!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_OUTPUT_EXCMD	mixed	/number, pattern, mixed, or combineV2/
!_TAG_OUTPUT_FILESEP	slash	/slash or backslash/
!_TAG_OUTPUT_MODE	u-ctags	/u-ctags or e-ctags/
!_TAG_PATTERN_LENGTH_LIMIT	96	/0 for no limit/
!_TAG_PROC_CWD	/home/work/HDD2/github/linux/arch/arm/boot/dts/	//
!_TAG_PROGRAM_AUTHOR	Universal Ctags Team	//
!_TAG_PROGRAM_NAME	Universal Ctags	/Derived from Exuberant Ctags/
!_TAG_PROGRAM_URL	https://ctags.io/	/official site/
!_TAG_PROGRAM_VERSION	5.9.0	/0673dacf/
A9_0	arm-realview-eb-a9mp.dts	/^		A9_0: cpu@0 {$/;"	l
A9_0	vexpress-v2p-ca9.dts	/^		A9_0: cpu@0 {$/;"	l
A9_1	arm-realview-eb-a9mp.dts	/^		A9_1: cpu@1 {$/;"	l
A9_1	vexpress-v2p-ca9.dts	/^		A9_1: cpu@1 {$/;"	l
A9_2	arm-realview-eb-a9mp.dts	/^		A9_2: cpu@2 {$/;"	l
A9_2	vexpress-v2p-ca9.dts	/^		A9_2: cpu@2 {$/;"	l
A9_3	arm-realview-eb-a9mp.dts	/^		A9_3: cpu@3 {$/;"	l
A9_3	vexpress-v2p-ca9.dts	/^		A9_3: cpu@3 {$/;"	l
ALT0	vf610-pinfunc.h	/^#define ALT0	/;"	d
ALT1	st-pincfg.h	/^#define ALT1	/;"	d
ALT1	vf610-pinfunc.h	/^#define ALT1	/;"	d
ALT2	st-pincfg.h	/^#define ALT2	/;"	d
ALT2	vf610-pinfunc.h	/^#define ALT2	/;"	d
ALT3	st-pincfg.h	/^#define ALT3	/;"	d
ALT3	vf610-pinfunc.h	/^#define ALT3	/;"	d
ALT4	st-pincfg.h	/^#define ALT4	/;"	d
ALT4	vf610-pinfunc.h	/^#define ALT4	/;"	d
ALT5	st-pincfg.h	/^#define ALT5	/;"	d
ALT5	vf610-pinfunc.h	/^#define ALT5	/;"	d
ALT6	st-pincfg.h	/^#define ALT6	/;"	d
ALT6	vf610-pinfunc.h	/^#define ALT6	/;"	d
ALT7	st-pincfg.h	/^#define ALT7	/;"	d
ALT7	vf610-pinfunc.h	/^#define ALT7	/;"	d
BIDIR	st-pincfg.h	/^#define BIDIR	/;"	d
BIDIR_PU	st-pincfg.h	/^#define BIDIR_PU	/;"	d
BOARD_InitPins	imx6sx-board.dtsi	/^        BOARD_InitPins: BOARD_InitPinsgrp {                \/*!< Function assigned for the core:/;"	l	label:product.processor.package_id.mcu_data
BOARD_InitPins	imx6sx-board.dtsi	/^BOARD_InitPins:$/;"	l	label:product.processor.package_id.mcu_data.BOARD_InitPins
BOARD_InitPins	imx6sxea-com-kit_v2-m4.dts	/^			BOARD_InitPins: BOARD_InitPinsgrp {     $/;"	l
BYPASS	st-pincfg.h	/^#define BYPASS	/;"	d
CLKNOTDATA	st-pincfg.h	/^#define CLKNOTDATA	/;"	d
CLK_A	st-pincfg.h	/^#define CLK_A	/;"	d
CLK_B	st-pincfg.h	/^#define CLK_B	/;"	d
CLK_C	st-pincfg.h	/^#define CLK_C	/;"	d
CLK_D	st-pincfg.h	/^#define CLK_D	/;"	d
CLUSTER_SLEEP_BIG	vexpress-v2p-ca15_a7.dts	/^			CLUSTER_SLEEP_BIG: cluster-sleep-big {$/;"	l
CLUSTER_SLEEP_LITTLE	vexpress-v2p-ca15_a7.dts	/^			CLUSTER_SLEEP_LITTLE: cluster-sleep-little {$/;"	l
CPU0	arm-realview-pbx-a9.dts	/^		CPU0: cpu@0 {$/;"	l
CPU0	axm5516-cpus.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU0	hip04.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU0	qcom-apq8064.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU0	qcom-msm8974.dtsi	/^		CPU0: cpu@0 {$/;"	l
CPU0	ste-dbx5x0.dtsi	/^		CPU0: cpu@300 {$/;"	l
CPU1	arm-realview-pbx-a9.dts	/^		CPU1: cpu@1 {$/;"	l
CPU1	axm5516-cpus.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU1	hip04.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU1	qcom-apq8064.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU1	qcom-msm8974.dtsi	/^		CPU1: cpu@1 {$/;"	l
CPU1	ste-dbx5x0.dtsi	/^		CPU1: cpu@301 {$/;"	l
CPU10	axm5516-cpus.dtsi	/^		CPU10: cpu@202 {$/;"	l
CPU10	hip04.dtsi	/^		CPU10: cpu@202 {$/;"	l
CPU11	axm5516-cpus.dtsi	/^		CPU11: cpu@203 {$/;"	l
CPU11	hip04.dtsi	/^		CPU11: cpu@203 {$/;"	l
CPU12	axm5516-cpus.dtsi	/^		CPU12: cpu@300 {$/;"	l
CPU12	hip04.dtsi	/^		CPU12: cpu@300 {$/;"	l
CPU13	axm5516-cpus.dtsi	/^		CPU13: cpu@301 {$/;"	l
CPU13	hip04.dtsi	/^		CPU13: cpu@301 {$/;"	l
CPU14	axm5516-cpus.dtsi	/^		CPU14: cpu@302 {$/;"	l
CPU14	hip04.dtsi	/^		CPU14: cpu@302 {$/;"	l
CPU15	axm5516-cpus.dtsi	/^		CPU15: cpu@303 {$/;"	l
CPU15	hip04.dtsi	/^		CPU15: cpu@303 {$/;"	l
CPU2	axm5516-cpus.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU2	hip04.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU2	qcom-apq8064.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU2	qcom-msm8974.dtsi	/^		CPU2: cpu@2 {$/;"	l
CPU3	axm5516-cpus.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU3	hip04.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU3	qcom-apq8064.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU3	qcom-msm8974.dtsi	/^		CPU3: cpu@3 {$/;"	l
CPU4	axm5516-cpus.dtsi	/^		CPU4: cpu@100 {$/;"	l
CPU4	hip04.dtsi	/^		CPU4: cpu@100 {$/;"	l
CPU5	axm5516-cpus.dtsi	/^		CPU5: cpu@101 {$/;"	l
CPU5	hip04.dtsi	/^		CPU5: cpu@101 {$/;"	l
CPU6	axm5516-cpus.dtsi	/^		CPU6: cpu@102 {$/;"	l
CPU6	hip04.dtsi	/^		CPU6: cpu@102 {$/;"	l
CPU7	axm5516-cpus.dtsi	/^		CPU7: cpu@103 {$/;"	l
CPU7	hip04.dtsi	/^		CPU7: cpu@103 {$/;"	l
CPU8	axm5516-cpus.dtsi	/^		CPU8: cpu@200 {$/;"	l
CPU8	hip04.dtsi	/^		CPU8: cpu@200 {$/;"	l
CPU9	axm5516-cpus.dtsi	/^		CPU9: cpu@201 {$/;"	l
CPU9	hip04.dtsi	/^		CPU9: cpu@201 {$/;"	l
CPU_SPC	qcom-apq8064.dtsi	/^			CPU_SPC: spc {$/;"	l
CPU_SPC	qcom-apq8084.dtsi	/^			CPU_SPC: spc {$/;"	l
CPU_SPC	qcom-msm8974.dtsi	/^			CPU_SPC: spc {$/;"	l
DE_IO	st-pincfg.h	/^#define DE_IO	/;"	d
DISPLAY_reg	imx6dl-sabresd.dts	/^                        DISPLAY_reg: DISPLAY {$/;"	l
DISPLAY_reg	imx6sl-evk.dts	/^			DISPLAY_reg: DISPLAY {$/;"	l
DISPLAY_reg	imx6sll-evk.dts	/^			DISPLAY_reg: DISPLAY {$/;"	l	label:max17135
DISPLAY_reg	imx6sll-lpddr3-arm2.dts	/^			DISPLAY_reg: DISPLAY {$/;"	l	label:max17135
DISPLAY_reg	imx6ull-14x14-ddr3-arm2.dts	/^			DISPLAY_reg: DISPLAY {$/;"	l	label:max17135
DISPLAY_reg	imx7d-12x12-lpddr3-arm2.dts	/^			DISPLAY_reg: DISPLAY {$/;"	l
DISPLAY_reg	imx7d-sdb.dts	/^			DISPLAY_reg: DISPLAY {$/;"	l	label:max17135
DOUBLE_EDGE	st-pincfg.h	/^#define DOUBLE_EDGE	/;"	d
End	axm55xx.dtsi	/^  End:$/;"	l	label:mode
GVDD_reg	imx6dl-sabresd.dts	/^                        GVDD_reg: GVDD {$/;"	l
GVDD_reg	imx6sl-evk.dts	/^			GVDD_reg: GVDD {$/;"	l
GVDD_reg	imx6sll-evk.dts	/^			GVDD_reg: GVDD {$/;"	l	label:max17135
GVDD_reg	imx6sll-lpddr3-arm2.dts	/^			GVDD_reg: GVDD {$/;"	l	label:max17135
GVDD_reg	imx6ull-14x14-ddr3-arm2.dts	/^			GVDD_reg: GVDD {$/;"	l	label:max17135
GVDD_reg	imx7d-12x12-lpddr3-arm2.dts	/^			GVDD_reg: GVDD {$/;"	l
GVDD_reg	imx7d-sdb.dts	/^			GVDD_reg: GVDD {$/;"	l	label:max17135
GVEE_reg	imx6dl-sabresd.dts	/^                        GVEE_reg: GVEE {$/;"	l
GVEE_reg	imx6sl-evk.dts	/^			GVEE_reg: GVEE {$/;"	l
GVEE_reg	imx6sll-evk.dts	/^			GVEE_reg: GVEE {$/;"	l	label:max17135
GVEE_reg	imx6sll-lpddr3-arm2.dts	/^			GVEE_reg: GVEE {$/;"	l	label:max17135
GVEE_reg	imx6ull-14x14-ddr3-arm2.dts	/^			GVEE_reg: GVEE {$/;"	l	label:max17135
GVEE_reg	imx7d-12x12-lpddr3-arm2.dts	/^			GVEE_reg: GVEE {$/;"	l
GVEE_reg	imx7d-sdb.dts	/^			GVEE_reg: GVEE {$/;"	l	label:max17135
HVINN_reg	imx6dl-sabresd.dts	/^                        HVINN_reg: HVINN {$/;"	l
HVINN_reg	imx6sl-evk.dts	/^			HVINN_reg: HVINN {$/;"	l
HVINN_reg	imx6sll-evk.dts	/^			HVINN_reg: HVINN {$/;"	l	label:max17135
HVINN_reg	imx6sll-lpddr3-arm2.dts	/^			HVINN_reg: HVINN {$/;"	l	label:max17135
HVINN_reg	imx6ull-14x14-ddr3-arm2.dts	/^			HVINN_reg: HVINN {$/;"	l	label:max17135
HVINN_reg	imx7d-12x12-lpddr3-arm2.dts	/^			HVINN_reg: HVINN {$/;"	l
HVINN_reg	imx7d-sdb.dts	/^			HVINN_reg: HVINN {$/;"	l	label:max17135
HVINP_reg	imx6dl-sabresd.dts	/^                        HVINP_reg: HVINP {$/;"	l
HVINP_reg	imx6sl-evk.dts	/^			HVINP_reg: HVINP {$/;"	l
HVINP_reg	imx6sll-evk.dts	/^			HVINP_reg: HVINP {$/;"	l	label:max17135
HVINP_reg	imx6sll-lpddr3-arm2.dts	/^			HVINP_reg: HVINP {$/;"	l	label:max17135
HVINP_reg	imx6ull-14x14-ddr3-arm2.dts	/^			HVINP_reg: HVINP {$/;"	l	label:max17135
HVINP_reg	imx7d-12x12-lpddr3-arm2.dts	/^			HVINP_reg: HVINP {$/;"	l
HVINP_reg	imx7d-sdb.dts	/^			HVINP_reg: HVINP {$/;"	l	label:max17135
ICLK	st-pincfg.h	/^#define ICLK	/;"	d
IMX7ULP_PAD_PTA0__CMP0_IN1_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__CMP0_IN1_3V /;"	d
IMX7ULP_PAD_PTA0__I2S0_RX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__I2S0_RX_BCLK /;"	d
IMX7ULP_PAD_PTA0__LLWU0_P0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__LLWU0_P0 /;"	d
IMX7ULP_PAD_PTA0__LPI2C0_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__LPI2C0_SCL /;"	d
IMX7ULP_PAD_PTA0__LPSPI0_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__LPSPI0_PCS1 /;"	d
IMX7ULP_PAD_PTA0__LPUART0_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__LPUART0_CTS_B /;"	d
IMX7ULP_PAD_PTA0__PTA0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__PTA0 /;"	d
IMX7ULP_PAD_PTA0__TPM0_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA0__TPM0_CLKIN /;"	d
IMX7ULP_PAD_PTA10__ADC1_CH6A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__ADC1_CH6A /;"	d
IMX7ULP_PAD_PTA10__I2S0_RX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__I2S0_RX_BCLK /;"	d
IMX7ULP_PAD_PTA10__LPI2C2_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__LPI2C2_HREQ /;"	d
IMX7ULP_PAD_PTA10__LPSPI1_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__LPSPI1_PCS3 /;"	d
IMX7ULP_PAD_PTA10__LPUART2_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__LPUART2_TX /;"	d
IMX7ULP_PAD_PTA10__PTA10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__PTA10 /;"	d
IMX7ULP_PAD_PTA10__TPM2_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA10__TPM2_CLKIN /;"	d
IMX7ULP_PAD_PTA11__ADC1_CH6B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA11__ADC1_CH6B /;"	d
IMX7ULP_PAD_PTA11__I2S0_RX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA11__I2S0_RX_FS /;"	d
IMX7ULP_PAD_PTA11__LPUART2_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA11__LPUART2_RX /;"	d
IMX7ULP_PAD_PTA11__PTA11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA11__PTA11 /;"	d
IMX7ULP_PAD_PTA11__TPM2_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA11__TPM2_CH0 /;"	d
IMX7ULP_PAD_PTA12__ADC1_CH7A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__ADC1_CH7A /;"	d
IMX7ULP_PAD_PTA12__I2S0_RXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__I2S0_RXD0 /;"	d
IMX7ULP_PAD_PTA12__LPI2C3_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__LPI2C3_SCL /;"	d
IMX7ULP_PAD_PTA12__LPSPI1_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__LPSPI1_SIN /;"	d
IMX7ULP_PAD_PTA12__LPUART3_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__LPUART3_CTS_B /;"	d
IMX7ULP_PAD_PTA12__PTA12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__PTA12 /;"	d
IMX7ULP_PAD_PTA12__TPM2_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA12__TPM2_CH1 /;"	d
IMX7ULP_PAD_PTA13__ADC1_CH7B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__ADC1_CH7B /;"	d
IMX7ULP_PAD_PTA13__CMP0_OUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__CMP0_OUT /;"	d
IMX7ULP_PAD_PTA13__I2S0_RXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__I2S0_RXD1 /;"	d
IMX7ULP_PAD_PTA13__LLWU0_P2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__LLWU0_P2 /;"	d
IMX7ULP_PAD_PTA13__LPI2C3_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__LPI2C3_SDA /;"	d
IMX7ULP_PAD_PTA13__LPSPI1_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__LPSPI1_SOUT /;"	d
IMX7ULP_PAD_PTA13__LPUART3_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__LPUART3_RTS_B /;"	d
IMX7ULP_PAD_PTA13__PTA13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__PTA13 /;"	d
IMX7ULP_PAD_PTA13__TPM3_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA13__TPM3_CLKIN /;"	d
IMX7ULP_PAD_PTA14__ADC1_CH8A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__ADC1_CH8A /;"	d
IMX7ULP_PAD_PTA14__I2S0_MCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__I2S0_MCLK /;"	d
IMX7ULP_PAD_PTA14__LLWU0_P3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__LLWU0_P3 /;"	d
IMX7ULP_PAD_PTA14__LPI2C3_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__LPI2C3_HREQ /;"	d
IMX7ULP_PAD_PTA14__LPSPI1_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__LPSPI1_SCK /;"	d
IMX7ULP_PAD_PTA14__LPUART3_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__LPUART3_TX /;"	d
IMX7ULP_PAD_PTA14__PTA14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__PTA14 /;"	d
IMX7ULP_PAD_PTA14__TPM3_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA14__TPM3_CH0 /;"	d
IMX7ULP_PAD_PTA15__ADC1_CH8B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA15__ADC1_CH8B /;"	d
IMX7ULP_PAD_PTA15__I2S0_TX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA15__I2S0_TX_BCLK /;"	d
IMX7ULP_PAD_PTA15__LPSPI1_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA15__LPSPI1_PCS0 /;"	d
IMX7ULP_PAD_PTA15__LPUART3_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA15__LPUART3_RX /;"	d
IMX7ULP_PAD_PTA15__PTA15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA15__PTA15 /;"	d
IMX7ULP_PAD_PTA15__TPM3_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA15__TPM3_CH1 /;"	d
IMX7ULP_PAD_PTA16__CMP1_IN5_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__CMP1_IN5_3V /;"	d
IMX7ULP_PAD_PTA16__FXIO0_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__FXIO0_D0 /;"	d
IMX7ULP_PAD_PTA16__I2S0_TX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__I2S0_TX_FS /;"	d
IMX7ULP_PAD_PTA16__LPI2C0_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__LPI2C0_SCL /;"	d
IMX7ULP_PAD_PTA16__LPSPI0_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__LPSPI0_SOUT /;"	d
IMX7ULP_PAD_PTA16__LPUART0_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__LPUART0_CTS_B /;"	d
IMX7ULP_PAD_PTA16__PTA16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__PTA16 /;"	d
IMX7ULP_PAD_PTA16__TPM3_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA16__TPM3_CH2 /;"	d
IMX7ULP_PAD_PTA17__CMP1_IN6_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__CMP1_IN6_3V /;"	d
IMX7ULP_PAD_PTA17__FXIO0_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__FXIO0_D1 /;"	d
IMX7ULP_PAD_PTA17__I2S0_TXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__I2S0_TXD0 /;"	d
IMX7ULP_PAD_PTA17__LPI2C0_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__LPI2C0_SDA /;"	d
IMX7ULP_PAD_PTA17__LPSPI0_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__LPSPI0_SCK /;"	d
IMX7ULP_PAD_PTA17__LPUART0_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__LPUART0_RTS_B /;"	d
IMX7ULP_PAD_PTA17__PTA17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__PTA17 /;"	d
IMX7ULP_PAD_PTA17__TPM3_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA17__TPM3_CH3 /;"	d
IMX7ULP_PAD_PTA18__CMP1_IN1_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__CMP1_IN1_3V /;"	d
IMX7ULP_PAD_PTA18__FXIO0_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__FXIO0_D2 /;"	d
IMX7ULP_PAD_PTA18__I2S0_TXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__I2S0_TXD1 /;"	d
IMX7ULP_PAD_PTA18__LLWU0_P4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__LLWU0_P4 /;"	d
IMX7ULP_PAD_PTA18__LPI2C0_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__LPI2C0_HREQ /;"	d
IMX7ULP_PAD_PTA18__LPSPI0_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__LPSPI0_PCS0 /;"	d
IMX7ULP_PAD_PTA18__LPUART0_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__LPUART0_TX /;"	d
IMX7ULP_PAD_PTA18__PTA18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__PTA18 /;"	d
IMX7ULP_PAD_PTA18__TPM3_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA18__TPM3_CH4 /;"	d
IMX7ULP_PAD_PTA19__CMP1_IN3_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__CMP1_IN3_3V /;"	d
IMX7ULP_PAD_PTA19__FXIO0_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__FXIO0_D3 /;"	d
IMX7ULP_PAD_PTA19__I2S1_RX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__I2S1_RX_BCLK /;"	d
IMX7ULP_PAD_PTA19__LLWU0_P5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__LLWU0_P5 /;"	d
IMX7ULP_PAD_PTA19__LPTMR0_ALT3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__LPTMR0_ALT3 /;"	d
IMX7ULP_PAD_PTA19__LPUART0_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__LPUART0_RX /;"	d
IMX7ULP_PAD_PTA19__PTA19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__PTA19 /;"	d
IMX7ULP_PAD_PTA19__TPM3_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA19__TPM3_CH5 /;"	d
IMX7ULP_PAD_PTA1__CMP0_IN2_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__CMP0_IN2_3V /;"	d
IMX7ULP_PAD_PTA1__I2S0_RX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__I2S0_RX_FS /;"	d
IMX7ULP_PAD_PTA1__LPI2C0_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__LPI2C0_SDA /;"	d
IMX7ULP_PAD_PTA1__LPSPI0_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__LPSPI0_PCS2 /;"	d
IMX7ULP_PAD_PTA1__LPUART0_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__LPUART0_RTS_B /;"	d
IMX7ULP_PAD_PTA1__PTA1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__PTA1 /;"	d
IMX7ULP_PAD_PTA1__TPM0_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA1__TPM0_CH0 /;"	d
IMX7ULP_PAD_PTA20__ADC0_CH10A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__ADC0_CH10A /;"	d
IMX7ULP_PAD_PTA20__FXIO0_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__FXIO0_D4 /;"	d
IMX7ULP_PAD_PTA20__I2S1_RX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__I2S1_RX_FS /;"	d
IMX7ULP_PAD_PTA20__LPI2C1_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__LPI2C1_SCL /;"	d
IMX7ULP_PAD_PTA20__LPSPI0_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__LPSPI0_SIN /;"	d
IMX7ULP_PAD_PTA20__LPUART1_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__LPUART1_CTS_B /;"	d
IMX7ULP_PAD_PTA20__PTA20	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__PTA20 /;"	d
IMX7ULP_PAD_PTA20__TPM0_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA20__TPM0_CLKIN /;"	d
IMX7ULP_PAD_PTA21__ADC0_CH10B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__ADC0_CH10B /;"	d
IMX7ULP_PAD_PTA21__FXIO0_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__FXIO0_D5 /;"	d
IMX7ULP_PAD_PTA21__I2S1_RXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__I2S1_RXD0 /;"	d
IMX7ULP_PAD_PTA21__LPI2C1_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__LPI2C1_SDA /;"	d
IMX7ULP_PAD_PTA21__LPSPI0_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__LPSPI0_PCS1 /;"	d
IMX7ULP_PAD_PTA21__LPUART1_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__LPUART1_RTS_B /;"	d
IMX7ULP_PAD_PTA21__PTA21	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__PTA21 /;"	d
IMX7ULP_PAD_PTA21__TPM0_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA21__TPM0_CH0 /;"	d
IMX7ULP_PAD_PTA22__ADC0_CH9A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__ADC0_CH9A /;"	d
IMX7ULP_PAD_PTA22__EWM_OUT_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__EWM_OUT_B /;"	d
IMX7ULP_PAD_PTA22__FXIO0_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__FXIO0_D6 /;"	d
IMX7ULP_PAD_PTA22__I2S1_RXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__I2S1_RXD1 /;"	d
IMX7ULP_PAD_PTA22__LPI2C1_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__LPI2C1_HREQ /;"	d
IMX7ULP_PAD_PTA22__LPSPI0_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__LPSPI0_PCS2 /;"	d
IMX7ULP_PAD_PTA22__LPTMR0_ALT2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__LPTMR0_ALT2 /;"	d
IMX7ULP_PAD_PTA22__LPUART1_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__LPUART1_TX /;"	d
IMX7ULP_PAD_PTA22__PTA22	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__PTA22 /;"	d
IMX7ULP_PAD_PTA22__TPM0_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA22__TPM0_CH1 /;"	d
IMX7ULP_PAD_PTA23__ADC0_CH9B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__ADC0_CH9B /;"	d
IMX7ULP_PAD_PTA23__FXIO0_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__FXIO0_D7 /;"	d
IMX7ULP_PAD_PTA23__I2S1_MCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__I2S1_MCLK /;"	d
IMX7ULP_PAD_PTA23__LLWU0_P6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__LLWU0_P6 /;"	d
IMX7ULP_PAD_PTA23__LPSPI0_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__LPSPI0_PCS3 /;"	d
IMX7ULP_PAD_PTA23__LPUART1_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__LPUART1_RX /;"	d
IMX7ULP_PAD_PTA23__PTA23	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__PTA23 /;"	d
IMX7ULP_PAD_PTA23__TPM0_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA23__TPM0_CH2 /;"	d
IMX7ULP_PAD_PTA24__ADC0_CH8A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__ADC0_CH8A /;"	d
IMX7ULP_PAD_PTA24__FXIO0_D8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__FXIO0_D8 /;"	d
IMX7ULP_PAD_PTA24__I2S1_TX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__I2S1_TX_BCLK /;"	d
IMX7ULP_PAD_PTA24__LPI2C2_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__LPI2C2_SCL /;"	d
IMX7ULP_PAD_PTA24__LPSPI1_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__LPSPI1_PCS1 /;"	d
IMX7ULP_PAD_PTA24__LPUART2_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__LPUART2_CTS_B /;"	d
IMX7ULP_PAD_PTA24__PTA24	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__PTA24 /;"	d
IMX7ULP_PAD_PTA24__TPM0_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA24__TPM0_CH3 /;"	d
IMX7ULP_PAD_PTA25__ADC0_CH8B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__ADC0_CH8B /;"	d
IMX7ULP_PAD_PTA25__FXIO0_D9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__FXIO0_D9 /;"	d
IMX7ULP_PAD_PTA25__I2S1_TX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__I2S1_TX_FS /;"	d
IMX7ULP_PAD_PTA25__LPI2C2_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__LPI2C2_SDA /;"	d
IMX7ULP_PAD_PTA25__LPSPI1_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__LPSPI1_PCS2 /;"	d
IMX7ULP_PAD_PTA25__LPUART2_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__LPUART2_RTS_B /;"	d
IMX7ULP_PAD_PTA25__PTA25	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__PTA25 /;"	d
IMX7ULP_PAD_PTA25__TPM0_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA25__TPM0_CH4 /;"	d
IMX7ULP_PAD_PTA26__FXIO0_D10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__FXIO0_D10 /;"	d
IMX7ULP_PAD_PTA26__I2S1_RXD2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__I2S1_RXD2 /;"	d
IMX7ULP_PAD_PTA26__JTAG_TMS_SWD_DIO	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__JTAG_TMS_SWD_DIO /;"	d
IMX7ULP_PAD_PTA26__LPI2C2_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__LPI2C2_HREQ /;"	d
IMX7ULP_PAD_PTA26__LPSPI1_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__LPSPI1_PCS3 /;"	d
IMX7ULP_PAD_PTA26__LPUART2_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__LPUART2_TX /;"	d
IMX7ULP_PAD_PTA26__PTA26	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__PTA26 /;"	d
IMX7ULP_PAD_PTA26__TPM0_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA26__TPM0_CH5 /;"	d
IMX7ULP_PAD_PTA27__FXIO0_D11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA27__FXIO0_D11 /;"	d
IMX7ULP_PAD_PTA27__I2S1_RXD3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA27__I2S1_RXD3 /;"	d
IMX7ULP_PAD_PTA27__JTAG_TDO	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA27__JTAG_TDO /;"	d
IMX7ULP_PAD_PTA27__LPUART2_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA27__LPUART2_RX /;"	d
IMX7ULP_PAD_PTA27__PTA27	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA27__PTA27 /;"	d
IMX7ULP_PAD_PTA27__TPM1_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA27__TPM1_CH1 /;"	d
IMX7ULP_PAD_PTA28__FXIO0_D12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__FXIO0_D12 /;"	d
IMX7ULP_PAD_PTA28__I2S1_TXD2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__I2S1_TXD2 /;"	d
IMX7ULP_PAD_PTA28__JTAG_TDI	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__JTAG_TDI /;"	d
IMX7ULP_PAD_PTA28__LPI2C3_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__LPI2C3_SCL /;"	d
IMX7ULP_PAD_PTA28__LPSPI1_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__LPSPI1_SIN /;"	d
IMX7ULP_PAD_PTA28__LPUART3_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__LPUART3_CTS_B /;"	d
IMX7ULP_PAD_PTA28__PTA28	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__PTA28 /;"	d
IMX7ULP_PAD_PTA28__TPM1_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA28__TPM1_CLKIN /;"	d
IMX7ULP_PAD_PTA29__FXIO0_D13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__FXIO0_D13 /;"	d
IMX7ULP_PAD_PTA29__I2S1_TXD3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__I2S1_TXD3 /;"	d
IMX7ULP_PAD_PTA29__JTAG_TCLK_SWD_CLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__JTAG_TCLK_SWD_CLK /;"	d
IMX7ULP_PAD_PTA29__LPI2C3_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__LPI2C3_SDA /;"	d
IMX7ULP_PAD_PTA29__LPSPI1_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__LPSPI1_SOUT /;"	d
IMX7ULP_PAD_PTA29__LPUART3_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__LPUART3_RTS_B /;"	d
IMX7ULP_PAD_PTA29__PTA29	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__PTA29 /;"	d
IMX7ULP_PAD_PTA29__TPM1_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA29__TPM1_CH0 /;"	d
IMX7ULP_PAD_PTA2__CMP1_IN2_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__CMP1_IN2_3V /;"	d
IMX7ULP_PAD_PTA2__I2S0_RXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__I2S0_RXD0 /;"	d
IMX7ULP_PAD_PTA2__LPI2C0_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__LPI2C0_HREQ /;"	d
IMX7ULP_PAD_PTA2__LPSPI0_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__LPSPI0_PCS3 /;"	d
IMX7ULP_PAD_PTA2__LPUART0_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__LPUART0_TX /;"	d
IMX7ULP_PAD_PTA2__PTA2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__PTA2 /;"	d
IMX7ULP_PAD_PTA2__TPM0_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA2__TPM0_CH1 /;"	d
IMX7ULP_PAD_PTA30__ADC0_CH1A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__ADC0_CH1A /;"	d
IMX7ULP_PAD_PTA30__FXIO0_D14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__FXIO0_D14 /;"	d
IMX7ULP_PAD_PTA30__I2S1_TXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__I2S1_TXD0 /;"	d
IMX7ULP_PAD_PTA30__JTAG_TRST_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__JTAG_TRST_B /;"	d
IMX7ULP_PAD_PTA30__LPI2C3_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__LPI2C3_HREQ /;"	d
IMX7ULP_PAD_PTA30__LPSPI1_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__LPSPI1_SCK /;"	d
IMX7ULP_PAD_PTA30__LPUART3_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__LPUART3_TX /;"	d
IMX7ULP_PAD_PTA30__PTA30	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__PTA30 /;"	d
IMX7ULP_PAD_PTA30__TPM2_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA30__TPM2_CLKIN /;"	d
IMX7ULP_PAD_PTA31__ADC0_CH1B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__ADC0_CH1B /;"	d
IMX7ULP_PAD_PTA31__EWM_IN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__EWM_IN /;"	d
IMX7ULP_PAD_PTA31__FXIO0_D15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__FXIO0_D15 /;"	d
IMX7ULP_PAD_PTA31__I2S1_TXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__I2S1_TXD1 /;"	d
IMX7ULP_PAD_PTA31__LLWU0_P7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__LLWU0_P7 /;"	d
IMX7ULP_PAD_PTA31__LPSPI1_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__LPSPI1_PCS0 /;"	d
IMX7ULP_PAD_PTA31__LPTMR0_ALT1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__LPTMR0_ALT1 /;"	d
IMX7ULP_PAD_PTA31__LPUART3_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__LPUART3_RX /;"	d
IMX7ULP_PAD_PTA31__PTA31	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__PTA31 /;"	d
IMX7ULP_PAD_PTA31__TPM2_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA31__TPM2_CH0 /;"	d
IMX7ULP_PAD_PTA3__CMP0_OUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__CMP0_OUT /;"	d
IMX7ULP_PAD_PTA3__CMP1_IN4_3V	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__CMP1_IN4_3V /;"	d
IMX7ULP_PAD_PTA3__I2S0_RXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__I2S0_RXD1 /;"	d
IMX7ULP_PAD_PTA3__LLWU0_P1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__LLWU0_P1 /;"	d
IMX7ULP_PAD_PTA3__LPSPI0_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__LPSPI0_PCS0 /;"	d
IMX7ULP_PAD_PTA3__LPUART0_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__LPUART0_RX /;"	d
IMX7ULP_PAD_PTA3__PTA3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__PTA3 /;"	d
IMX7ULP_PAD_PTA3__TPM0_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA3__TPM0_CH2 /;"	d
IMX7ULP_PAD_PTA4__ADC1_CH3A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__ADC1_CH3A /;"	d
IMX7ULP_PAD_PTA4__I2S0_MCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__I2S0_MCLK /;"	d
IMX7ULP_PAD_PTA4__LPI2C1_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__LPI2C1_SCL /;"	d
IMX7ULP_PAD_PTA4__LPSPI0_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__LPSPI0_SIN /;"	d
IMX7ULP_PAD_PTA4__LPUART1_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__LPUART1_CTS_B /;"	d
IMX7ULP_PAD_PTA4__PTA4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__PTA4 /;"	d
IMX7ULP_PAD_PTA4__TPM0_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA4__TPM0_CH3 /;"	d
IMX7ULP_PAD_PTA5__ADC1_CH3B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__ADC1_CH3B /;"	d
IMX7ULP_PAD_PTA5__I2S0_TX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__I2S0_TX_BCLK /;"	d
IMX7ULP_PAD_PTA5__LPI2C1_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__LPI2C1_SDA /;"	d
IMX7ULP_PAD_PTA5__LPSPI0_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__LPSPI0_SOUT /;"	d
IMX7ULP_PAD_PTA5__LPUART1_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__LPUART1_RTS_B /;"	d
IMX7ULP_PAD_PTA5__PTA5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__PTA5 /;"	d
IMX7ULP_PAD_PTA5__TPM0_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA5__TPM0_CH4 /;"	d
IMX7ULP_PAD_PTA6__ADC1_CH4A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__ADC1_CH4A /;"	d
IMX7ULP_PAD_PTA6__I2S0_TX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__I2S0_TX_FS /;"	d
IMX7ULP_PAD_PTA6__LPI2C1_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__LPI2C1_HREQ /;"	d
IMX7ULP_PAD_PTA6__LPSPI0_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__LPSPI0_SCK /;"	d
IMX7ULP_PAD_PTA6__LPUART1_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__LPUART1_TX /;"	d
IMX7ULP_PAD_PTA6__PTA6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__PTA6 /;"	d
IMX7ULP_PAD_PTA6__TPM0_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA6__TPM0_CH5 /;"	d
IMX7ULP_PAD_PTA7__ADC1_CH4B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA7__ADC1_CH4B /;"	d
IMX7ULP_PAD_PTA7__I2S0_TXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA7__I2S0_TXD0 /;"	d
IMX7ULP_PAD_PTA7__LPUART1_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA7__LPUART1_RX /;"	d
IMX7ULP_PAD_PTA7__PTA7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA7__PTA7 /;"	d
IMX7ULP_PAD_PTA7__TPM1_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA7__TPM1_CH1 /;"	d
IMX7ULP_PAD_PTA8__ADC1_CH5A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__ADC1_CH5A /;"	d
IMX7ULP_PAD_PTA8__I2S0_TXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__I2S0_TXD1 /;"	d
IMX7ULP_PAD_PTA8__LPI2C2_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__LPI2C2_SCL /;"	d
IMX7ULP_PAD_PTA8__LPSPI1_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__LPSPI1_PCS1 /;"	d
IMX7ULP_PAD_PTA8__LPUART2_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__LPUART2_CTS_B /;"	d
IMX7ULP_PAD_PTA8__PTA8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__PTA8 /;"	d
IMX7ULP_PAD_PTA8__TPM1_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA8__TPM1_CLKIN /;"	d
IMX7ULP_PAD_PTA9__ADC1_CH5B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__ADC1_CH5B /;"	d
IMX7ULP_PAD_PTA9__LPI2C2_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__LPI2C2_SDA /;"	d
IMX7ULP_PAD_PTA9__LPSPI1_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__LPSPI1_PCS2 /;"	d
IMX7ULP_PAD_PTA9__LPUART2_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__LPUART2_RTS_B /;"	d
IMX7ULP_PAD_PTA9__NMI0_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__NMI0_B /;"	d
IMX7ULP_PAD_PTA9__PTA9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__PTA9 /;"	d
IMX7ULP_PAD_PTA9__TPM1_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTA9__TPM1_CH0 /;"	d
IMX7ULP_PAD_PTB0__ADC0_CH0A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__ADC0_CH0A /;"	d
IMX7ULP_PAD_PTB0__CLKOUT0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__CLKOUT0 /;"	d
IMX7ULP_PAD_PTB0__CMP1_OUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__CMP1_OUT /;"	d
IMX7ULP_PAD_PTB0__EWM_OUT_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__EWM_OUT_B /;"	d
IMX7ULP_PAD_PTB0__FXIO0_D16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__FXIO0_D16 /;"	d
IMX7ULP_PAD_PTB0__LPSPI0_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__LPSPI0_SIN /;"	d
IMX7ULP_PAD_PTB0__LPUART0_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__LPUART0_TX /;"	d
IMX7ULP_PAD_PTB0__PTB0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__PTB0 /;"	d
IMX7ULP_PAD_PTB0__TPM2_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB0__TPM2_CH1 /;"	d
IMX7ULP_PAD_PTB10__CMP0_IN1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__CMP0_IN1 /;"	d
IMX7ULP_PAD_PTB10__FXIO0_D26	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__FXIO0_D26 /;"	d
IMX7ULP_PAD_PTB10__I2S1_RXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__I2S1_RXD0 /;"	d
IMX7ULP_PAD_PTB10__LPI2C2_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__LPI2C2_SCL /;"	d
IMX7ULP_PAD_PTB10__LPSPI1_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__LPSPI1_PCS0 /;"	d
IMX7ULP_PAD_PTB10__PTB10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__PTB10 /;"	d
IMX7ULP_PAD_PTB10__TPM0_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__TPM0_CH1 /;"	d
IMX7ULP_PAD_PTB10__TRACE_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB10__TRACE_D4 /;"	d
IMX7ULP_PAD_PTB11__CMP0_IN3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__CMP0_IN3 /;"	d
IMX7ULP_PAD_PTB11__FXIO0_D27	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__FXIO0_D27 /;"	d
IMX7ULP_PAD_PTB11__I2S1_RXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__I2S1_RXD1 /;"	d
IMX7ULP_PAD_PTB11__LPI2C2_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__LPI2C2_SDA /;"	d
IMX7ULP_PAD_PTB11__LPSPI1_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__LPSPI1_PCS1 /;"	d
IMX7ULP_PAD_PTB11__PTB11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__PTB11 /;"	d
IMX7ULP_PAD_PTB11__TPM1_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__TPM1_CLKIN /;"	d
IMX7ULP_PAD_PTB11__TRACE_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB11__TRACE_D5 /;"	d
IMX7ULP_PAD_PTB12__ADC1_CH13A_CMP1_IN0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__ADC1_CH13A_CMP1_IN0 /;"	d
IMX7ULP_PAD_PTB12__FXIO0_D28	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__FXIO0_D28 /;"	d
IMX7ULP_PAD_PTB12__I2S1_RXD2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__I2S1_RXD2 /;"	d
IMX7ULP_PAD_PTB12__LPI2C3_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__LPI2C3_SCL /;"	d
IMX7ULP_PAD_PTB12__LPSPI1_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__LPSPI1_PCS2 /;"	d
IMX7ULP_PAD_PTB12__LPUART2_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__LPUART2_TX /;"	d
IMX7ULP_PAD_PTB12__PTB12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__PTB12 /;"	d
IMX7ULP_PAD_PTB12__TPM1_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__TPM1_CH0 /;"	d
IMX7ULP_PAD_PTB12__TRACE_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB12__TRACE_D6 /;"	d
IMX7ULP_PAD_PTB13__ADC1_CH13B_CMP1_IN1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__ADC1_CH13B_CMP1_IN1 /;"	d
IMX7ULP_PAD_PTB13__FXIO0_D29	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__FXIO0_D29 /;"	d
IMX7ULP_PAD_PTB13__I2S1_RXD3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__I2S1_RXD3 /;"	d
IMX7ULP_PAD_PTB13__LPI2C3_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__LPI2C3_SDA /;"	d
IMX7ULP_PAD_PTB13__LPSPI1_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__LPSPI1_PCS3 /;"	d
IMX7ULP_PAD_PTB13__LPUART2_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__LPUART2_RX /;"	d
IMX7ULP_PAD_PTB13__PTB13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__PTB13 /;"	d
IMX7ULP_PAD_PTB13__QSPIA_DATA4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__QSPIA_DATA4 /;"	d
IMX7ULP_PAD_PTB13__TPM1_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__TPM1_CH1 /;"	d
IMX7ULP_PAD_PTB13__TRACE_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB13__TRACE_D7 /;"	d
IMX7ULP_PAD_PTB14__ADC1_CH2A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__ADC1_CH2A /;"	d
IMX7ULP_PAD_PTB14__FXIO0_D30	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__FXIO0_D30 /;"	d
IMX7ULP_PAD_PTB14__LLWU0_P13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__LLWU0_P13 /;"	d
IMX7ULP_PAD_PTB14__LPI2C2_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__LPI2C2_HREQ /;"	d
IMX7ULP_PAD_PTB14__PTB14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__PTB14 /;"	d
IMX7ULP_PAD_PTB14__QSPIA_SCLK_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__QSPIA_SCLK_B /;"	d
IMX7ULP_PAD_PTB14__QSPIA_SS1_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__QSPIA_SS1_B /;"	d
IMX7ULP_PAD_PTB14__RTC_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__RTC_CLKOUT /;"	d
IMX7ULP_PAD_PTB14__TPM2_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB14__TPM2_CLKIN /;"	d
IMX7ULP_PAD_PTB15__ADC1_CH2B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB15__ADC1_CH2B /;"	d
IMX7ULP_PAD_PTB15__FXIO0_D31	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB15__FXIO0_D31 /;"	d
IMX7ULP_PAD_PTB15__LPI2C3_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB15__LPI2C3_HREQ /;"	d
IMX7ULP_PAD_PTB15__PTB15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB15__PTB15 /;"	d
IMX7ULP_PAD_PTB15__QSPIA_SCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB15__QSPIA_SCLK /;"	d
IMX7ULP_PAD_PTB15__TPM2_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB15__TPM2_CH0 /;"	d
IMX7ULP_PAD_PTB16__ADC0_CH4A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB16__ADC0_CH4A /;"	d
IMX7ULP_PAD_PTB16__LLWU0_P14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB16__LLWU0_P14 /;"	d
IMX7ULP_PAD_PTB16__PTB16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB16__PTB16 /;"	d
IMX7ULP_PAD_PTB16__QSPIA_DATA3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB16__QSPIA_DATA3 /;"	d
IMX7ULP_PAD_PTB16__TPM2_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB16__TPM2_CH1 /;"	d
IMX7ULP_PAD_PTB17__ADC0_CH4B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB17__ADC0_CH4B /;"	d
IMX7ULP_PAD_PTB17__PTB17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB17__PTB17 /;"	d
IMX7ULP_PAD_PTB17__QSPIA_DATA2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB17__QSPIA_DATA2 /;"	d
IMX7ULP_PAD_PTB17__TPM3_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB17__TPM3_CLKIN /;"	d
IMX7ULP_PAD_PTB18__ADC0_CH5A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB18__ADC0_CH5A /;"	d
IMX7ULP_PAD_PTB18__PTB18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB18__PTB18 /;"	d
IMX7ULP_PAD_PTB18__QSPIA_DATA1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB18__QSPIA_DATA1 /;"	d
IMX7ULP_PAD_PTB18__TPM3_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB18__TPM3_CH0 /;"	d
IMX7ULP_PAD_PTB19__ADC0_CH5B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB19__ADC0_CH5B /;"	d
IMX7ULP_PAD_PTB19__LLWU0_P15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB19__LLWU0_P15 /;"	d
IMX7ULP_PAD_PTB19__PTB19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB19__PTB19 /;"	d
IMX7ULP_PAD_PTB19__QSPIA_DATA0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB19__QSPIA_DATA0 /;"	d
IMX7ULP_PAD_PTB19__TPM3_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB19__TPM3_CH1 /;"	d
IMX7ULP_PAD_PTB19__USB0_ID	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB19__USB0_ID /;"	d
IMX7ULP_PAD_PTB1__ADC0_CH0B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__ADC0_CH0B /;"	d
IMX7ULP_PAD_PTB1__EWM_IN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__EWM_IN /;"	d
IMX7ULP_PAD_PTB1__FXIO0_D17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__FXIO0_D17 /;"	d
IMX7ULP_PAD_PTB1__I2S1_TX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__I2S1_TX_BCLK /;"	d
IMX7ULP_PAD_PTB1__LLWU0_P8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__LLWU0_P8 /;"	d
IMX7ULP_PAD_PTB1__LPSPI0_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__LPSPI0_SOUT /;"	d
IMX7ULP_PAD_PTB1__LPUART0_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__LPUART0_RX /;"	d
IMX7ULP_PAD_PTB1__PTB1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__PTB1 /;"	d
IMX7ULP_PAD_PTB1__RTC_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__RTC_CLKOUT /;"	d
IMX7ULP_PAD_PTB1__TPM3_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB1__TPM3_CLKIN /;"	d
IMX7ULP_PAD_PTB2__ADC0_CH6A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__ADC0_CH6A /;"	d
IMX7ULP_PAD_PTB2__FXIO0_D18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__FXIO0_D18 /;"	d
IMX7ULP_PAD_PTB2__I2S1_TX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__I2S1_TX_FS /;"	d
IMX7ULP_PAD_PTB2__LPSPI0_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__LPSPI0_SCK /;"	d
IMX7ULP_PAD_PTB2__LPUART1_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__LPUART1_TX /;"	d
IMX7ULP_PAD_PTB2__PTB2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__PTB2 /;"	d
IMX7ULP_PAD_PTB2__TPM3_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__TPM3_CH0 /;"	d
IMX7ULP_PAD_PTB2__TRACE_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB2__TRACE_CLKOUT /;"	d
IMX7ULP_PAD_PTB3__ADC0_CH6B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__ADC0_CH6B /;"	d
IMX7ULP_PAD_PTB3__FXIO0_D19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__FXIO0_D19 /;"	d
IMX7ULP_PAD_PTB3__I2S1_TXD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__I2S1_TXD0 /;"	d
IMX7ULP_PAD_PTB3__LLWU0_P9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__LLWU0_P9 /;"	d
IMX7ULP_PAD_PTB3__LPSPI0_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__LPSPI0_PCS0 /;"	d
IMX7ULP_PAD_PTB3__LPTMR1_ALT2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__LPTMR1_ALT2 /;"	d
IMX7ULP_PAD_PTB3__LPUART1_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__LPUART1_RX /;"	d
IMX7ULP_PAD_PTB3__PTB3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__PTB3 /;"	d
IMX7ULP_PAD_PTB3__TPM3_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__TPM3_CH1 /;"	d
IMX7ULP_PAD_PTB3__TRACE_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB3__TRACE_D0 /;"	d
IMX7ULP_PAD_PTB4__FXIO0_D20	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__FXIO0_D20 /;"	d
IMX7ULP_PAD_PTB4__I2S1_TXD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__I2S1_TXD1 /;"	d
IMX7ULP_PAD_PTB4__LPI2C0_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__LPI2C0_HREQ /;"	d
IMX7ULP_PAD_PTB4__LPSPI0_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__LPSPI0_PCS1 /;"	d
IMX7ULP_PAD_PTB4__LPUART2_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__LPUART2_TX /;"	d
IMX7ULP_PAD_PTB4__PTB4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__PTB4 /;"	d
IMX7ULP_PAD_PTB4__QSPIA_DATA7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__QSPIA_DATA7 /;"	d
IMX7ULP_PAD_PTB4__SEC_VIO_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__SEC_VIO_B /;"	d
IMX7ULP_PAD_PTB4__TPM3_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__TPM3_CH2 /;"	d
IMX7ULP_PAD_PTB4__TRACE_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB4__TRACE_D1 /;"	d
IMX7ULP_PAD_PTB5__FXIO0_D21	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__FXIO0_D21 /;"	d
IMX7ULP_PAD_PTB5__I2S1_TXD2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__I2S1_TXD2 /;"	d
IMX7ULP_PAD_PTB5__LPI2C1_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__LPI2C1_HREQ /;"	d
IMX7ULP_PAD_PTB5__LPSPI0_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__LPSPI0_PCS2 /;"	d
IMX7ULP_PAD_PTB5__LPUART2_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__LPUART2_RX /;"	d
IMX7ULP_PAD_PTB5__PTB5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__PTB5 /;"	d
IMX7ULP_PAD_PTB5__QSPIA_DATA6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__QSPIA_DATA6 /;"	d
IMX7ULP_PAD_PTB5__RTC_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__RTC_CLKOUT /;"	d
IMX7ULP_PAD_PTB5__TPM3_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__TPM3_CH3 /;"	d
IMX7ULP_PAD_PTB5__TRACE_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB5__TRACE_D2 /;"	d
IMX7ULP_PAD_PTB6__ADC1_CH1A	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__ADC1_CH1A /;"	d
IMX7ULP_PAD_PTB6__FXIO0_D22	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__FXIO0_D22 /;"	d
IMX7ULP_PAD_PTB6__I2S1_TXD3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__I2S1_TXD3 /;"	d
IMX7ULP_PAD_PTB6__LLWU0_P10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__LLWU0_P10 /;"	d
IMX7ULP_PAD_PTB6__LPI2C0_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__LPI2C0_SCL /;"	d
IMX7ULP_PAD_PTB6__LPSPI0_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__LPSPI0_PCS3 /;"	d
IMX7ULP_PAD_PTB6__LPTMR1_ALT3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__LPTMR1_ALT3 /;"	d
IMX7ULP_PAD_PTB6__LPUART3_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__LPUART3_TX /;"	d
IMX7ULP_PAD_PTB6__PTB6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__PTB6 /;"	d
IMX7ULP_PAD_PTB6__QSPIA_DATA5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__QSPIA_DATA5 /;"	d
IMX7ULP_PAD_PTB6__TPM3_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__TPM3_CH4 /;"	d
IMX7ULP_PAD_PTB6__TRACE_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB6__TRACE_D3 /;"	d
IMX7ULP_PAD_PTB7__ADC1_CH1B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__ADC1_CH1B /;"	d
IMX7ULP_PAD_PTB7__CMP1_OUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__CMP1_OUT /;"	d
IMX7ULP_PAD_PTB7__FXIO0_D23	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__FXIO0_D23 /;"	d
IMX7ULP_PAD_PTB7__I2S1_MCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__I2S1_MCLK /;"	d
IMX7ULP_PAD_PTB7__LLWU0_P11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__LLWU0_P11 /;"	d
IMX7ULP_PAD_PTB7__LPI2C0_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__LPI2C0_SDA /;"	d
IMX7ULP_PAD_PTB7__LPSPI1_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__LPSPI1_SIN /;"	d
IMX7ULP_PAD_PTB7__LPUART3_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__LPUART3_RX /;"	d
IMX7ULP_PAD_PTB7__PTB7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__PTB7 /;"	d
IMX7ULP_PAD_PTB7__QSPIA_SS1_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__QSPIA_SS1_B /;"	d
IMX7ULP_PAD_PTB7__TPM3_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB7__TPM3_CH5 /;"	d
IMX7ULP_PAD_PTB8__ADC0_CH14A_CMP0_IN0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__ADC0_CH14A_CMP0_IN0 /;"	d
IMX7ULP_PAD_PTB8__FXIO0_D24	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__FXIO0_D24 /;"	d
IMX7ULP_PAD_PTB8__I2S1_RX_BCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__I2S1_RX_BCLK /;"	d
IMX7ULP_PAD_PTB8__LPI2C1_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__LPI2C1_SCL /;"	d
IMX7ULP_PAD_PTB8__LPSPI1_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__LPSPI1_SOUT /;"	d
IMX7ULP_PAD_PTB8__PTB8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__PTB8 /;"	d
IMX7ULP_PAD_PTB8__QSPIA_SS0_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__QSPIA_SS0_B /;"	d
IMX7ULP_PAD_PTB8__RTC_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__RTC_CLKOUT /;"	d
IMX7ULP_PAD_PTB8__TPM0_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB8__TPM0_CLKIN /;"	d
IMX7ULP_PAD_PTB9__ADC0_CH14B_CMP0_IN2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__ADC0_CH14B_CMP0_IN2 /;"	d
IMX7ULP_PAD_PTB9__FXIO0_D25	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__FXIO0_D25 /;"	d
IMX7ULP_PAD_PTB9__I2S1_RX_FS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__I2S1_RX_FS /;"	d
IMX7ULP_PAD_PTB9__LLWU0_P12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__LLWU0_P12 /;"	d
IMX7ULP_PAD_PTB9__LPI2C1_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__LPI2C1_SDA /;"	d
IMX7ULP_PAD_PTB9__LPSPI1_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__LPSPI1_SCK /;"	d
IMX7ULP_PAD_PTB9__PTB9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__PTB9 /;"	d
IMX7ULP_PAD_PTB9__QSPIA_DQS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__QSPIA_DQS /;"	d
IMX7ULP_PAD_PTB9__TPM0_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTB9__TPM0_CH0 /;"	d
IMX7ULP_PAD_PTC0__FB_AD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC0__FB_AD0 /;"	d
IMX7ULP_PAD_PTC0__LPI2C4_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC0__LPI2C4_SCL /;"	d
IMX7ULP_PAD_PTC0__LPUART4_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC0__LPUART4_CTS_B /;"	d
IMX7ULP_PAD_PTC0__PTC0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC0__PTC0 /;"	d
IMX7ULP_PAD_PTC0__TPM4_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC0__TPM4_CLKIN /;"	d
IMX7ULP_PAD_PTC0__TRACE_D15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC0__TRACE_D15 /;"	d
IMX7ULP_PAD_PTC10__FB_AD10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__FB_AD10 /;"	d
IMX7ULP_PAD_PTC10__FXIO1_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__FXIO1_D6 /;"	d
IMX7ULP_PAD_PTC10__LPI2C6_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__LPI2C6_HREQ /;"	d
IMX7ULP_PAD_PTC10__LPSPI2_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__LPSPI2_SCK /;"	d
IMX7ULP_PAD_PTC10__LPUART6_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__LPUART6_TX /;"	d
IMX7ULP_PAD_PTC10__PTC10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__PTC10 /;"	d
IMX7ULP_PAD_PTC10__TPM7_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__TPM7_CH3 /;"	d
IMX7ULP_PAD_PTC10__TRACE_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC10__TRACE_D5 /;"	d
IMX7ULP_PAD_PTC11__FB_AD11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__FB_AD11 /;"	d
IMX7ULP_PAD_PTC11__FXIO1_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__FXIO1_D7 /;"	d
IMX7ULP_PAD_PTC11__LPSPI2_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__LPSPI2_PCS0 /;"	d
IMX7ULP_PAD_PTC11__LPUART6_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__LPUART6_RX /;"	d
IMX7ULP_PAD_PTC11__PTC11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__PTC11 /;"	d
IMX7ULP_PAD_PTC11__TPM7_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__TPM7_CH4 /;"	d
IMX7ULP_PAD_PTC11__TRACE_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC11__TRACE_D4 /;"	d
IMX7ULP_PAD_PTC12__FB_AD12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__FB_AD12 /;"	d
IMX7ULP_PAD_PTC12__FXIO1_D8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__FXIO1_D8 /;"	d
IMX7ULP_PAD_PTC12__LPI2C7_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__LPI2C7_SCL /;"	d
IMX7ULP_PAD_PTC12__LPSPI3_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__LPSPI3_PCS1 /;"	d
IMX7ULP_PAD_PTC12__LPUART7_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__LPUART7_CTS_B /;"	d
IMX7ULP_PAD_PTC12__PTC12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__PTC12 /;"	d
IMX7ULP_PAD_PTC12__TPM7_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__TPM7_CH5 /;"	d
IMX7ULP_PAD_PTC12__TRACE_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC12__TRACE_D3 /;"	d
IMX7ULP_PAD_PTC13__FB_AD13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__FB_AD13 /;"	d
IMX7ULP_PAD_PTC13__FXIO1_D9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__FXIO1_D9 /;"	d
IMX7ULP_PAD_PTC13__LPI2C7_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__LPI2C7_SDA /;"	d
IMX7ULP_PAD_PTC13__LPSPI3_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__LPSPI3_PCS2 /;"	d
IMX7ULP_PAD_PTC13__LPUART7_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__LPUART7_RTS_B /;"	d
IMX7ULP_PAD_PTC13__PTC13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__PTC13 /;"	d
IMX7ULP_PAD_PTC13__TPM7_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__TPM7_CLKIN /;"	d
IMX7ULP_PAD_PTC13__TRACE_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__TRACE_D2 /;"	d
IMX7ULP_PAD_PTC13__USB0_ID	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC13__USB0_ID /;"	d
IMX7ULP_PAD_PTC14__FB_AD14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__FB_AD14 /;"	d
IMX7ULP_PAD_PTC14__FXIO1_D10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__FXIO1_D10 /;"	d
IMX7ULP_PAD_PTC14__LPI2C7_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__LPI2C7_HREQ /;"	d
IMX7ULP_PAD_PTC14__LPSPI3_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__LPSPI3_PCS3 /;"	d
IMX7ULP_PAD_PTC14__LPUART7_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__LPUART7_TX /;"	d
IMX7ULP_PAD_PTC14__PTC14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__PTC14 /;"	d
IMX7ULP_PAD_PTC14__TPM7_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__TPM7_CH0 /;"	d
IMX7ULP_PAD_PTC14__TRACE_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC14__TRACE_D1 /;"	d
IMX7ULP_PAD_PTC15__FB_AD15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC15__FB_AD15 /;"	d
IMX7ULP_PAD_PTC15__FXIO1_D11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC15__FXIO1_D11 /;"	d
IMX7ULP_PAD_PTC15__LPUART7_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC15__LPUART7_RX /;"	d
IMX7ULP_PAD_PTC15__PTC15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC15__PTC15 /;"	d
IMX7ULP_PAD_PTC15__TPM7_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC15__TPM7_CH1 /;"	d
IMX7ULP_PAD_PTC15__TRACE_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC15__TRACE_D0 /;"	d
IMX7ULP_PAD_PTC16__FB_ALE_FB_CS1_B_FB_TS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__FB_ALE_FB_CS1_B_FB_TS_B /;"	d
IMX7ULP_PAD_PTC16__FXIO1_D12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__FXIO1_D12 /;"	d
IMX7ULP_PAD_PTC16__LPSPI3_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__LPSPI3_SIN /;"	d
IMX7ULP_PAD_PTC16__PTC16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__PTC16 /;"	d
IMX7ULP_PAD_PTC16__TPM7_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__TPM7_CH2 /;"	d
IMX7ULP_PAD_PTC16__TRACE_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__TRACE_CLKOUT /;"	d
IMX7ULP_PAD_PTC16__USB1_OC2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC16__USB1_OC2 /;"	d
IMX7ULP_PAD_PTC17__FB_CS0_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC17__FB_CS0_B /;"	d
IMX7ULP_PAD_PTC17__FXIO1_D13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC17__FXIO1_D13 /;"	d
IMX7ULP_PAD_PTC17__LPSPI3_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC17__LPSPI3_SOUT /;"	d
IMX7ULP_PAD_PTC17__PTC17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC17__PTC17 /;"	d
IMX7ULP_PAD_PTC17__TPM6_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC17__TPM6_CLKIN /;"	d
IMX7ULP_PAD_PTC18__FB_OE_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__FB_OE_B /;"	d
IMX7ULP_PAD_PTC18__FXIO1_D14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__FXIO1_D14 /;"	d
IMX7ULP_PAD_PTC18__LPSPI3_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__LPSPI3_SCK /;"	d
IMX7ULP_PAD_PTC18__PTC18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__PTC18 /;"	d
IMX7ULP_PAD_PTC18__TPM6_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__TPM6_CH0 /;"	d
IMX7ULP_PAD_PTC18__USB0_ID	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__USB0_ID /;"	d
IMX7ULP_PAD_PTC18__VIU_DE	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC18__VIU_DE /;"	d
IMX7ULP_PAD_PTC19__FB_A16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__FB_A16 /;"	d
IMX7ULP_PAD_PTC19__FXIO1_D15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__FXIO1_D15 /;"	d
IMX7ULP_PAD_PTC19__LPSPI3_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__LPSPI3_PCS0 /;"	d
IMX7ULP_PAD_PTC19__PTC19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__PTC19 /;"	d
IMX7ULP_PAD_PTC19__TPM6_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__TPM6_CH1 /;"	d
IMX7ULP_PAD_PTC19__USB0_ID	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__USB0_ID /;"	d
IMX7ULP_PAD_PTC19__USB1_PWR2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__USB1_PWR2 /;"	d
IMX7ULP_PAD_PTC19__VIU_DE	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC19__VIU_DE /;"	d
IMX7ULP_PAD_PTC1__FB_AD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC1__FB_AD1 /;"	d
IMX7ULP_PAD_PTC1__LPI2C4_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC1__LPI2C4_SDA /;"	d
IMX7ULP_PAD_PTC1__LPUART4_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC1__LPUART4_RTS_B /;"	d
IMX7ULP_PAD_PTC1__PTC1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC1__PTC1 /;"	d
IMX7ULP_PAD_PTC1__TPM4_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC1__TPM4_CH0 /;"	d
IMX7ULP_PAD_PTC1__TRACE_D14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC1__TRACE_D14 /;"	d
IMX7ULP_PAD_PTC2__FB_AD2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC2__FB_AD2 /;"	d
IMX7ULP_PAD_PTC2__LPI2C4_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC2__LPI2C4_HREQ /;"	d
IMX7ULP_PAD_PTC2__LPUART4_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC2__LPUART4_TX /;"	d
IMX7ULP_PAD_PTC2__PTC2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC2__PTC2 /;"	d
IMX7ULP_PAD_PTC2__TPM4_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC2__TPM4_CH1 /;"	d
IMX7ULP_PAD_PTC2__TRACE_D13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC2__TRACE_D13 /;"	d
IMX7ULP_PAD_PTC3__FB_AD3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC3__FB_AD3 /;"	d
IMX7ULP_PAD_PTC3__LPUART4_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC3__LPUART4_RX /;"	d
IMX7ULP_PAD_PTC3__PTC3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC3__PTC3 /;"	d
IMX7ULP_PAD_PTC3__TPM4_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC3__TPM4_CH2 /;"	d
IMX7ULP_PAD_PTC3__TRACE_D12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC3__TRACE_D12 /;"	d
IMX7ULP_PAD_PTC4__FB_AD4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__FB_AD4 /;"	d
IMX7ULP_PAD_PTC4__FXIO1_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__FXIO1_D0 /;"	d
IMX7ULP_PAD_PTC4__LPI2C5_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__LPI2C5_SCL /;"	d
IMX7ULP_PAD_PTC4__LPSPI2_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__LPSPI2_PCS1 /;"	d
IMX7ULP_PAD_PTC4__LPUART5_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__LPUART5_CTS_B /;"	d
IMX7ULP_PAD_PTC4__PTC4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__PTC4 /;"	d
IMX7ULP_PAD_PTC4__TPM4_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__TPM4_CH3 /;"	d
IMX7ULP_PAD_PTC4__TRACE_D11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC4__TRACE_D11 /;"	d
IMX7ULP_PAD_PTC5__FB_AD5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__FB_AD5 /;"	d
IMX7ULP_PAD_PTC5__FXIO1_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__FXIO1_D1 /;"	d
IMX7ULP_PAD_PTC5__LPI2C5_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__LPI2C5_SDA /;"	d
IMX7ULP_PAD_PTC5__LPSPI2_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__LPSPI2_PCS2 /;"	d
IMX7ULP_PAD_PTC5__LPUART5_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__LPUART5_RTS_B /;"	d
IMX7ULP_PAD_PTC5__PTC5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__PTC5 /;"	d
IMX7ULP_PAD_PTC5__TPM4_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__TPM4_CH4 /;"	d
IMX7ULP_PAD_PTC5__TRACE_D10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC5__TRACE_D10 /;"	d
IMX7ULP_PAD_PTC6__FB_AD6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__FB_AD6 /;"	d
IMX7ULP_PAD_PTC6__FXIO1_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__FXIO1_D2 /;"	d
IMX7ULP_PAD_PTC6__LPI2C5_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__LPI2C5_HREQ /;"	d
IMX7ULP_PAD_PTC6__LPSPI2_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__LPSPI2_PCS3 /;"	d
IMX7ULP_PAD_PTC6__LPUART5_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__LPUART5_TX /;"	d
IMX7ULP_PAD_PTC6__PTC6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__PTC6 /;"	d
IMX7ULP_PAD_PTC6__TPM4_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__TPM4_CH5 /;"	d
IMX7ULP_PAD_PTC6__TRACE_D9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC6__TRACE_D9 /;"	d
IMX7ULP_PAD_PTC7__FB_AD7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC7__FB_AD7 /;"	d
IMX7ULP_PAD_PTC7__FXIO1_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC7__FXIO1_D3 /;"	d
IMX7ULP_PAD_PTC7__LPUART5_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC7__LPUART5_RX /;"	d
IMX7ULP_PAD_PTC7__PTC7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC7__PTC7 /;"	d
IMX7ULP_PAD_PTC7__TPM5_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC7__TPM5_CH1 /;"	d
IMX7ULP_PAD_PTC7__TRACE_D8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC7__TRACE_D8 /;"	d
IMX7ULP_PAD_PTC8__FB_AD8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__FB_AD8 /;"	d
IMX7ULP_PAD_PTC8__FXIO1_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__FXIO1_D4 /;"	d
IMX7ULP_PAD_PTC8__LPI2C6_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__LPI2C6_SCL /;"	d
IMX7ULP_PAD_PTC8__LPSPI2_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__LPSPI2_SIN /;"	d
IMX7ULP_PAD_PTC8__LPUART6_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__LPUART6_CTS_B /;"	d
IMX7ULP_PAD_PTC8__PTC8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__PTC8 /;"	d
IMX7ULP_PAD_PTC8__TPM5_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__TPM5_CLKIN /;"	d
IMX7ULP_PAD_PTC8__TRACE_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC8__TRACE_D7 /;"	d
IMX7ULP_PAD_PTC9__FB_AD9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__FB_AD9 /;"	d
IMX7ULP_PAD_PTC9__FXIO1_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__FXIO1_D5 /;"	d
IMX7ULP_PAD_PTC9__LPI2C6_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__LPI2C6_SDA /;"	d
IMX7ULP_PAD_PTC9__LPSPI2_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__LPSPI2_SOUT /;"	d
IMX7ULP_PAD_PTC9__LPUART6_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__LPUART6_RTS_B /;"	d
IMX7ULP_PAD_PTC9__PTC9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__PTC9 /;"	d
IMX7ULP_PAD_PTC9__TPM5_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__TPM5_CH0 /;"	d
IMX7ULP_PAD_PTC9__TRACE_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTC9__TRACE_D6 /;"	d
IMX7ULP_PAD_PTD0__PTD0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD0__PTD0 /;"	d
IMX7ULP_PAD_PTD0__SDHC0_RESET_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD0__SDHC0_RESET_B /;"	d
IMX7ULP_PAD_PTD10__PTD10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD10__PTD10 /;"	d
IMX7ULP_PAD_PTD10__SDHC0_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD10__SDHC0_D0 /;"	d
IMX7ULP_PAD_PTD10__TPM4_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD10__TPM4_CH1 /;"	d
IMX7ULP_PAD_PTD11__PTD11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD11__PTD11 /;"	d
IMX7ULP_PAD_PTD11__SDHC0_DQS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD11__SDHC0_DQS /;"	d
IMX7ULP_PAD_PTD11__TPM4_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD11__TPM4_CH2 /;"	d
IMX7ULP_PAD_PTD1__PTD1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD1__PTD1 /;"	d
IMX7ULP_PAD_PTD1__SDHC0_CMD	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD1__SDHC0_CMD /;"	d
IMX7ULP_PAD_PTD2__PTD2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD2__PTD2 /;"	d
IMX7ULP_PAD_PTD2__SDHC0_CLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD2__SDHC0_CLK /;"	d
IMX7ULP_PAD_PTD3__PTD3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD3__PTD3 /;"	d
IMX7ULP_PAD_PTD3__SDHC0_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD3__SDHC0_D7 /;"	d
IMX7ULP_PAD_PTD4__PTD4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD4__PTD4 /;"	d
IMX7ULP_PAD_PTD4__SDHC0_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD4__SDHC0_D6 /;"	d
IMX7ULP_PAD_PTD5__PTD5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD5__PTD5 /;"	d
IMX7ULP_PAD_PTD5__SDHC0_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD5__SDHC0_D5 /;"	d
IMX7ULP_PAD_PTD6__PTD6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD6__PTD6 /;"	d
IMX7ULP_PAD_PTD6__SDHC0_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD6__SDHC0_D4 /;"	d
IMX7ULP_PAD_PTD7__PTD7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD7__PTD7 /;"	d
IMX7ULP_PAD_PTD7__SDHC0_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD7__SDHC0_D3 /;"	d
IMX7ULP_PAD_PTD8__PTD8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD8__PTD8 /;"	d
IMX7ULP_PAD_PTD8__SDHC0_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD8__SDHC0_D2 /;"	d
IMX7ULP_PAD_PTD8__TPM4_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD8__TPM4_CLKIN /;"	d
IMX7ULP_PAD_PTD9__PTD9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD9__PTD9 /;"	d
IMX7ULP_PAD_PTD9__SDHC0_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD9__SDHC0_D1 /;"	d
IMX7ULP_PAD_PTD9__TPM4_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTD9__TPM4_CH0 /;"	d
IMX7ULP_PAD_PTE0__FB_A25	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__FB_A25 /;"	d
IMX7ULP_PAD_PTE0__FXIO1_D31	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__FXIO1_D31 /;"	d
IMX7ULP_PAD_PTE0__LPI2C4_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__LPI2C4_SCL /;"	d
IMX7ULP_PAD_PTE0__LPSPI2_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__LPSPI2_PCS1 /;"	d
IMX7ULP_PAD_PTE0__LPUART4_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__LPUART4_CTS_B /;"	d
IMX7ULP_PAD_PTE0__PTE0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__PTE0 /;"	d
IMX7ULP_PAD_PTE0__SDHC1_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE0__SDHC1_D1 /;"	d
IMX7ULP_PAD_PTE10__FB_A19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__FB_A19 /;"	d
IMX7ULP_PAD_PTE10__FXIO1_D21	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__FXIO1_D21 /;"	d
IMX7ULP_PAD_PTE10__LPI2C6_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__LPI2C6_HREQ /;"	d
IMX7ULP_PAD_PTE10__LPSPI3_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__LPSPI3_PCS3 /;"	d
IMX7ULP_PAD_PTE10__LPUART6_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__LPUART6_TX /;"	d
IMX7ULP_PAD_PTE10__PTE10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__PTE10 /;"	d
IMX7ULP_PAD_PTE10__SDHC1_DQS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__SDHC1_DQS /;"	d
IMX7ULP_PAD_PTE10__SDHC1_VS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__SDHC1_VS /;"	d
IMX7ULP_PAD_PTE10__TPM7_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__TPM7_CH0 /;"	d
IMX7ULP_PAD_PTE10__TRACE_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__TRACE_D4 /;"	d
IMX7ULP_PAD_PTE10__VIU_D18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE10__VIU_D18 /;"	d
IMX7ULP_PAD_PTE11__FB_A20	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__FB_A20 /;"	d
IMX7ULP_PAD_PTE11__FXIO1_D20	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__FXIO1_D20 /;"	d
IMX7ULP_PAD_PTE11__LPUART6_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__LPUART6_RX /;"	d
IMX7ULP_PAD_PTE11__PTE11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__PTE11 /;"	d
IMX7ULP_PAD_PTE11__SDHC1_RESET_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__SDHC1_RESET_B /;"	d
IMX7ULP_PAD_PTE11__TPM7_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__TPM7_CH1 /;"	d
IMX7ULP_PAD_PTE11__TRACE_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__TRACE_D3 /;"	d
IMX7ULP_PAD_PTE11__VIU_D19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE11__VIU_D19 /;"	d
IMX7ULP_PAD_PTE12__FB_A21	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__FB_A21 /;"	d
IMX7ULP_PAD_PTE12__FXIO1_D19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__FXIO1_D19 /;"	d
IMX7ULP_PAD_PTE12__LPI2C7_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__LPI2C7_SCL /;"	d
IMX7ULP_PAD_PTE12__LPSPI3_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__LPSPI3_SIN /;"	d
IMX7ULP_PAD_PTE12__LPUART7_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__LPUART7_CTS_B /;"	d
IMX7ULP_PAD_PTE12__PTE12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__PTE12 /;"	d
IMX7ULP_PAD_PTE12__SDHC1_WP	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__SDHC1_WP /;"	d
IMX7ULP_PAD_PTE12__TPM7_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__TPM7_CH2 /;"	d
IMX7ULP_PAD_PTE12__TRACE_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__TRACE_D2 /;"	d
IMX7ULP_PAD_PTE12__USB1_OC2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__USB1_OC2 /;"	d
IMX7ULP_PAD_PTE12__VIU_D20	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE12__VIU_D20 /;"	d
IMX7ULP_PAD_PTE13__FB_A22	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__FB_A22 /;"	d
IMX7ULP_PAD_PTE13__FXIO1_D18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__FXIO1_D18 /;"	d
IMX7ULP_PAD_PTE13__LPI2C7_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__LPI2C7_SDA /;"	d
IMX7ULP_PAD_PTE13__LPSPI3_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__LPSPI3_SOUT /;"	d
IMX7ULP_PAD_PTE13__LPUART7_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__LPUART7_RTS_B /;"	d
IMX7ULP_PAD_PTE13__PTE13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__PTE13 /;"	d
IMX7ULP_PAD_PTE13__SDHC1_CD	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__SDHC1_CD /;"	d
IMX7ULP_PAD_PTE13__TPM6_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__TPM6_CLKIN /;"	d
IMX7ULP_PAD_PTE13__TRACE_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__TRACE_D1 /;"	d
IMX7ULP_PAD_PTE13__USB1_PWR2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__USB1_PWR2 /;"	d
IMX7ULP_PAD_PTE13__VIU_D21	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE13__VIU_D21 /;"	d
IMX7ULP_PAD_PTE14__FB_A23	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__FB_A23 /;"	d
IMX7ULP_PAD_PTE14__FXIO1_D17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__FXIO1_D17 /;"	d
IMX7ULP_PAD_PTE14__LPI2C7_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__LPI2C7_HREQ /;"	d
IMX7ULP_PAD_PTE14__LPSPI3_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__LPSPI3_SCK /;"	d
IMX7ULP_PAD_PTE14__LPUART7_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__LPUART7_TX /;"	d
IMX7ULP_PAD_PTE14__PTE14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__PTE14 /;"	d
IMX7ULP_PAD_PTE14__SDHC1_VS	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__SDHC1_VS /;"	d
IMX7ULP_PAD_PTE14__TPM6_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__TPM6_CH0 /;"	d
IMX7ULP_PAD_PTE14__TRACE_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__TRACE_D0 /;"	d
IMX7ULP_PAD_PTE14__USB0_OC	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__USB0_OC /;"	d
IMX7ULP_PAD_PTE14__VIU_D22	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE14__VIU_D22 /;"	d
IMX7ULP_PAD_PTE15__FB_A24	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__FB_A24 /;"	d
IMX7ULP_PAD_PTE15__FXIO1_D16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__FXIO1_D16 /;"	d
IMX7ULP_PAD_PTE15__LPSPI3_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__LPSPI3_PCS0 /;"	d
IMX7ULP_PAD_PTE15__LPUART7_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__LPUART7_RX /;"	d
IMX7ULP_PAD_PTE15__PTE15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__PTE15 /;"	d
IMX7ULP_PAD_PTE15__TPM6_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__TPM6_CH1 /;"	d
IMX7ULP_PAD_PTE15__TRACE_CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__TRACE_CLKOUT /;"	d
IMX7ULP_PAD_PTE15__USB0_PWR	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__USB0_PWR /;"	d
IMX7ULP_PAD_PTE15__VIU_D23	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE15__VIU_D23 /;"	d
IMX7ULP_PAD_PTE1__FB_A26	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__FB_A26 /;"	d
IMX7ULP_PAD_PTE1__FXIO1_D30	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__FXIO1_D30 /;"	d
IMX7ULP_PAD_PTE1__LPI2C4_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__LPI2C4_SDA /;"	d
IMX7ULP_PAD_PTE1__LPSPI2_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__LPSPI2_PCS2 /;"	d
IMX7ULP_PAD_PTE1__LPUART4_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__LPUART4_RTS_B /;"	d
IMX7ULP_PAD_PTE1__PTE1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__PTE1 /;"	d
IMX7ULP_PAD_PTE1__SDHC1_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE1__SDHC1_D0 /;"	d
IMX7ULP_PAD_PTE2__FXIO1_D29	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE2__FXIO1_D29 /;"	d
IMX7ULP_PAD_PTE2__LPI2C4_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE2__LPI2C4_HREQ /;"	d
IMX7ULP_PAD_PTE2__LPSPI2_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE2__LPSPI2_PCS3 /;"	d
IMX7ULP_PAD_PTE2__LPUART4_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE2__LPUART4_TX /;"	d
IMX7ULP_PAD_PTE2__PTE2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE2__PTE2 /;"	d
IMX7ULP_PAD_PTE2__SDHC1_CLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE2__SDHC1_CLK /;"	d
IMX7ULP_PAD_PTE3__FXIO1_D28	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE3__FXIO1_D28 /;"	d
IMX7ULP_PAD_PTE3__LPUART4_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE3__LPUART4_RX /;"	d
IMX7ULP_PAD_PTE3__PTE3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE3__PTE3 /;"	d
IMX7ULP_PAD_PTE3__SDHC1_CMD	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE3__SDHC1_CMD /;"	d
IMX7ULP_PAD_PTE3__TPM5_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE3__TPM5_CH1 /;"	d
IMX7ULP_PAD_PTE4__FXIO1_D27	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__FXIO1_D27 /;"	d
IMX7ULP_PAD_PTE4__LPI2C5_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__LPI2C5_SCL /;"	d
IMX7ULP_PAD_PTE4__LPSPI2_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__LPSPI2_SIN /;"	d
IMX7ULP_PAD_PTE4__LPUART5_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__LPUART5_CTS_B /;"	d
IMX7ULP_PAD_PTE4__PTE4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__PTE4 /;"	d
IMX7ULP_PAD_PTE4__SDHC1_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__SDHC1_D3 /;"	d
IMX7ULP_PAD_PTE4__TPM5_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE4__TPM5_CLKIN /;"	d
IMX7ULP_PAD_PTE5__FXIO1_D26	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__FXIO1_D26 /;"	d
IMX7ULP_PAD_PTE5__LPI2C5_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__LPI2C5_SDA /;"	d
IMX7ULP_PAD_PTE5__LPSPI2_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__LPSPI2_SOUT /;"	d
IMX7ULP_PAD_PTE5__LPUART5_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__LPUART5_RTS_B /;"	d
IMX7ULP_PAD_PTE5__PTE5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__PTE5 /;"	d
IMX7ULP_PAD_PTE5__SDHC1_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__SDHC1_D2 /;"	d
IMX7ULP_PAD_PTE5__TPM5_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__TPM5_CH0 /;"	d
IMX7ULP_PAD_PTE5__VIU_DE	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE5__VIU_DE /;"	d
IMX7ULP_PAD_PTE6__FB_A17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__FB_A17 /;"	d
IMX7ULP_PAD_PTE6__FXIO1_D25	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__FXIO1_D25 /;"	d
IMX7ULP_PAD_PTE6__LPI2C5_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__LPI2C5_HREQ /;"	d
IMX7ULP_PAD_PTE6__LPSPI2_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__LPSPI2_SCK /;"	d
IMX7ULP_PAD_PTE6__LPUART5_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__LPUART5_TX /;"	d
IMX7ULP_PAD_PTE6__PTE6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__PTE6 /;"	d
IMX7ULP_PAD_PTE6__SDHC1_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__SDHC1_D4 /;"	d
IMX7ULP_PAD_PTE6__TPM7_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__TPM7_CH3 /;"	d
IMX7ULP_PAD_PTE6__USB0_OC	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE6__USB0_OC /;"	d
IMX7ULP_PAD_PTE7__FB_A18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__FB_A18 /;"	d
IMX7ULP_PAD_PTE7__FXIO1_D24	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__FXIO1_D24 /;"	d
IMX7ULP_PAD_PTE7__LPSPI2_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__LPSPI2_PCS0 /;"	d
IMX7ULP_PAD_PTE7__LPUART5_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__LPUART5_RX /;"	d
IMX7ULP_PAD_PTE7__PTE7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__PTE7 /;"	d
IMX7ULP_PAD_PTE7__SDHC1_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__SDHC1_D5 /;"	d
IMX7ULP_PAD_PTE7__TPM7_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__TPM7_CH4 /;"	d
IMX7ULP_PAD_PTE7__TRACE_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__TRACE_D7 /;"	d
IMX7ULP_PAD_PTE7__USB0_PWR	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__USB0_PWR /;"	d
IMX7ULP_PAD_PTE7__VIU_FID	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE7__VIU_FID /;"	d
IMX7ULP_PAD_PTE8__FB_CS3_B_FB_BE7_0_BLS31_24_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__FB_CS3_B_FB_BE7_0_BLS31_24_B /;"	d
IMX7ULP_PAD_PTE8__FXIO1_D23	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__FXIO1_D23 /;"	d
IMX7ULP_PAD_PTE8__LPI2C6_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__LPI2C6_SCL /;"	d
IMX7ULP_PAD_PTE8__LPSPI3_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__LPSPI3_PCS1 /;"	d
IMX7ULP_PAD_PTE8__LPUART6_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__LPUART6_CTS_B /;"	d
IMX7ULP_PAD_PTE8__PTE8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__PTE8 /;"	d
IMX7ULP_PAD_PTE8__SDHC1_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__SDHC1_D6 /;"	d
IMX7ULP_PAD_PTE8__SDHC1_WP	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__SDHC1_WP /;"	d
IMX7ULP_PAD_PTE8__TPM7_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__TPM7_CH5 /;"	d
IMX7ULP_PAD_PTE8__TRACE_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__TRACE_D6 /;"	d
IMX7ULP_PAD_PTE8__VIU_D16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE8__VIU_D16 /;"	d
IMX7ULP_PAD_PTE9__FB_TBST_B_FB_CS2_B_FB_BE15_8_BLS23_16_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__FB_TBST_B_FB_CS2_B_FB_BE15_8_BLS23_16_B /;"	d
IMX7ULP_PAD_PTE9__FXIO1_D22	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__FXIO1_D22 /;"	d
IMX7ULP_PAD_PTE9__LPI2C6_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__LPI2C6_SDA /;"	d
IMX7ULP_PAD_PTE9__LPSPI3_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__LPSPI3_PCS2 /;"	d
IMX7ULP_PAD_PTE9__LPUART6_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__LPUART6_RTS_B /;"	d
IMX7ULP_PAD_PTE9__PTE9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__PTE9 /;"	d
IMX7ULP_PAD_PTE9__SDHC1_CD	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__SDHC1_CD /;"	d
IMX7ULP_PAD_PTE9__SDHC1_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__SDHC1_D7 /;"	d
IMX7ULP_PAD_PTE9__TPM7_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__TPM7_CLKIN /;"	d
IMX7ULP_PAD_PTE9__TRACE_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__TRACE_D5 /;"	d
IMX7ULP_PAD_PTE9__VIU_D17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTE9__VIU_D17 /;"	d
IMX7ULP_PAD_PTF0__FB_RW_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF0__FB_RW_B /;"	d
IMX7ULP_PAD_PTF0__LPI2C4_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF0__LPI2C4_SCL /;"	d
IMX7ULP_PAD_PTF0__LPUART4_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF0__LPUART4_CTS_B /;"	d
IMX7ULP_PAD_PTF0__PTF0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF0__PTF0 /;"	d
IMX7ULP_PAD_PTF0__TPM4_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF0__TPM4_CLKIN /;"	d
IMX7ULP_PAD_PTF0__VIU_DE	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF0__VIU_DE /;"	d
IMX7ULP_PAD_PTF10__FB_AD23	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__FB_AD23 /;"	d
IMX7ULP_PAD_PTF10__FXIO1_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__FXIO1_D6 /;"	d
IMX7ULP_PAD_PTF10__LPI2C6_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__LPI2C6_HREQ /;"	d
IMX7ULP_PAD_PTF10__LPSPI2_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__LPSPI2_SCK /;"	d
IMX7ULP_PAD_PTF10__LPUART6_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__LPUART6_TX /;"	d
IMX7ULP_PAD_PTF10__PTF10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__PTF10 /;"	d
IMX7ULP_PAD_PTF10__TPM7_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__TPM7_CH3 /;"	d
IMX7ULP_PAD_PTF10__USB1_STP	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__USB1_STP /;"	d
IMX7ULP_PAD_PTF10__VIU_D6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF10__VIU_D6 /;"	d
IMX7ULP_PAD_PTF11__FB_CS4_B_FB_TSIZ0_FB_BE31_24_BLS7_0_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__FB_CS4_B_FB_TSIZ0_FB_BE31_24_BLS7_0_B /;"	d
IMX7ULP_PAD_PTF11__FXIO1_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__FXIO1_D7 /;"	d
IMX7ULP_PAD_PTF11__LPSPI2_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__LPSPI2_PCS0 /;"	d
IMX7ULP_PAD_PTF11__LPUART6_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__LPUART6_RX /;"	d
IMX7ULP_PAD_PTF11__PTF11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__PTF11 /;"	d
IMX7ULP_PAD_PTF11__TPM7_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__TPM7_CH4 /;"	d
IMX7ULP_PAD_PTF11__USB1_DIR	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__USB1_DIR /;"	d
IMX7ULP_PAD_PTF11__VIU_D7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF11__VIU_D7 /;"	d
IMX7ULP_PAD_PTF12__FB_AD24	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__FB_AD24 /;"	d
IMX7ULP_PAD_PTF12__FXIO1_D8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__FXIO1_D8 /;"	d
IMX7ULP_PAD_PTF12__LPI2C7_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__LPI2C7_SCL /;"	d
IMX7ULP_PAD_PTF12__LPSPI3_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__LPSPI3_PCS1 /;"	d
IMX7ULP_PAD_PTF12__LPUART7_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__LPUART7_CTS_B /;"	d
IMX7ULP_PAD_PTF12__PTF12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__PTF12 /;"	d
IMX7ULP_PAD_PTF12__TPM7_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__TPM7_CH5 /;"	d
IMX7ULP_PAD_PTF12__USB1_DATA0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__USB1_DATA0 /;"	d
IMX7ULP_PAD_PTF12__VIU_D8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF12__VIU_D8 /;"	d
IMX7ULP_PAD_PTF13__FB_AD25	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__FB_AD25 /;"	d
IMX7ULP_PAD_PTF13__FXIO1_D9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__FXIO1_D9 /;"	d
IMX7ULP_PAD_PTF13__LPI2C7_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__LPI2C7_SDA /;"	d
IMX7ULP_PAD_PTF13__LPSPI3_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__LPSPI3_PCS2 /;"	d
IMX7ULP_PAD_PTF13__LPUART7_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__LPUART7_RTS_B /;"	d
IMX7ULP_PAD_PTF13__PTF13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__PTF13 /;"	d
IMX7ULP_PAD_PTF13__TPM7_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__TPM7_CLKIN /;"	d
IMX7ULP_PAD_PTF13__USB1_DATA1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__USB1_DATA1 /;"	d
IMX7ULP_PAD_PTF13__VIU_D9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF13__VIU_D9 /;"	d
IMX7ULP_PAD_PTF14__FB_AD26	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__FB_AD26 /;"	d
IMX7ULP_PAD_PTF14__FXIO1_D10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__FXIO1_D10 /;"	d
IMX7ULP_PAD_PTF14__LPI2C7_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__LPI2C7_HREQ /;"	d
IMX7ULP_PAD_PTF14__LPSPI3_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__LPSPI3_PCS3 /;"	d
IMX7ULP_PAD_PTF14__LPUART7_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__LPUART7_TX /;"	d
IMX7ULP_PAD_PTF14__PTF14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__PTF14 /;"	d
IMX7ULP_PAD_PTF14__TPM7_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__TPM7_CH0 /;"	d
IMX7ULP_PAD_PTF14__USB1_DATA2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__USB1_DATA2 /;"	d
IMX7ULP_PAD_PTF14__VIU_D10	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF14__VIU_D10 /;"	d
IMX7ULP_PAD_PTF15__FB_AD27	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__FB_AD27 /;"	d
IMX7ULP_PAD_PTF15__FXIO1_D11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__FXIO1_D11 /;"	d
IMX7ULP_PAD_PTF15__LPUART7_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__LPUART7_RX /;"	d
IMX7ULP_PAD_PTF15__PTF15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__PTF15 /;"	d
IMX7ULP_PAD_PTF15__TPM7_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__TPM7_CH1 /;"	d
IMX7ULP_PAD_PTF15__USB1_DATA3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__USB1_DATA3 /;"	d
IMX7ULP_PAD_PTF15__VIU_D11	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF15__VIU_D11 /;"	d
IMX7ULP_PAD_PTF16__FB_AD28	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__FB_AD28 /;"	d
IMX7ULP_PAD_PTF16__FXIO1_D12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__FXIO1_D12 /;"	d
IMX7ULP_PAD_PTF16__LPSPI3_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__LPSPI3_SIN /;"	d
IMX7ULP_PAD_PTF16__PTF16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__PTF16 /;"	d
IMX7ULP_PAD_PTF16__TPM7_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__TPM7_CH2 /;"	d
IMX7ULP_PAD_PTF16__USB1_DATA4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__USB1_DATA4 /;"	d
IMX7ULP_PAD_PTF16__VIU_D12	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF16__VIU_D12 /;"	d
IMX7ULP_PAD_PTF17__FB_AD29	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__FB_AD29 /;"	d
IMX7ULP_PAD_PTF17__FXIO1_D13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__FXIO1_D13 /;"	d
IMX7ULP_PAD_PTF17__LPSPI3_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__LPSPI3_SOUT /;"	d
IMX7ULP_PAD_PTF17__PTF17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__PTF17 /;"	d
IMX7ULP_PAD_PTF17__TPM6_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__TPM6_CLKIN /;"	d
IMX7ULP_PAD_PTF17__USB1_DATA5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__USB1_DATA5 /;"	d
IMX7ULP_PAD_PTF17__VIU_D13	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF17__VIU_D13 /;"	d
IMX7ULP_PAD_PTF18__FB_AD30	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__FB_AD30 /;"	d
IMX7ULP_PAD_PTF18__FXIO1_D14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__FXIO1_D14 /;"	d
IMX7ULP_PAD_PTF18__LPSPI3_SCK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__LPSPI3_SCK /;"	d
IMX7ULP_PAD_PTF18__PTF18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__PTF18 /;"	d
IMX7ULP_PAD_PTF18__TPM6_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__TPM6_CH0 /;"	d
IMX7ULP_PAD_PTF18__USB1_DATA6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__USB1_DATA6 /;"	d
IMX7ULP_PAD_PTF18__VIU_D14	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF18__VIU_D14 /;"	d
IMX7ULP_PAD_PTF19__FB_AD31	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__FB_AD31 /;"	d
IMX7ULP_PAD_PTF19__FXIO1_D15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__FXIO1_D15 /;"	d
IMX7ULP_PAD_PTF19__LPSPI3_PCS0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__LPSPI3_PCS0 /;"	d
IMX7ULP_PAD_PTF19__PTF19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__PTF19 /;"	d
IMX7ULP_PAD_PTF19__TPM6_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__TPM6_CH1 /;"	d
IMX7ULP_PAD_PTF19__USB1_DATA7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__USB1_DATA7 /;"	d
IMX7ULP_PAD_PTF19__VIU_D15	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF19__VIU_D15 /;"	d
IMX7ULP_PAD_PTF1__CLKOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF1__CLKOUT /;"	d
IMX7ULP_PAD_PTF1__LPI2C4_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF1__LPI2C4_SDA /;"	d
IMX7ULP_PAD_PTF1__LPUART4_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF1__LPUART4_RTS_B /;"	d
IMX7ULP_PAD_PTF1__PTF1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF1__PTF1 /;"	d
IMX7ULP_PAD_PTF1__TPM4_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF1__TPM4_CH0 /;"	d
IMX7ULP_PAD_PTF1__VIU_HSYNC	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF1__VIU_HSYNC /;"	d
IMX7ULP_PAD_PTF2__FB_TSIZ1_FB_CS5_B_FB_BE23_16_BLS15_8_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF2__FB_TSIZ1_FB_CS5_B_FB_BE23_16_BLS15_8_B /;"	d
IMX7ULP_PAD_PTF2__LPI2C4_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF2__LPI2C4_HREQ /;"	d
IMX7ULP_PAD_PTF2__LPUART4_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF2__LPUART4_TX /;"	d
IMX7ULP_PAD_PTF2__PTF2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF2__PTF2 /;"	d
IMX7ULP_PAD_PTF2__TPM4_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF2__TPM4_CH1 /;"	d
IMX7ULP_PAD_PTF2__VIU_VSYNC	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF2__VIU_VSYNC /;"	d
IMX7ULP_PAD_PTF3__FB_AD16	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF3__FB_AD16 /;"	d
IMX7ULP_PAD_PTF3__LPUART4_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF3__LPUART4_RX /;"	d
IMX7ULP_PAD_PTF3__PTF3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF3__PTF3 /;"	d
IMX7ULP_PAD_PTF3__TPM4_CH2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF3__TPM4_CH2 /;"	d
IMX7ULP_PAD_PTF3__VIU_PCLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF3__VIU_PCLK /;"	d
IMX7ULP_PAD_PTF4__FB_AD17	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__FB_AD17 /;"	d
IMX7ULP_PAD_PTF4__FXIO1_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__FXIO1_D0 /;"	d
IMX7ULP_PAD_PTF4__LPI2C5_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__LPI2C5_SCL /;"	d
IMX7ULP_PAD_PTF4__LPSPI2_PCS1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__LPSPI2_PCS1 /;"	d
IMX7ULP_PAD_PTF4__LPUART5_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__LPUART5_CTS_B /;"	d
IMX7ULP_PAD_PTF4__PTF4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__PTF4 /;"	d
IMX7ULP_PAD_PTF4__TPM4_CH3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__TPM4_CH3 /;"	d
IMX7ULP_PAD_PTF4__VIU_D0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF4__VIU_D0 /;"	d
IMX7ULP_PAD_PTF5__FB_AD18	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__FB_AD18 /;"	d
IMX7ULP_PAD_PTF5__FXIO1_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__FXIO1_D1 /;"	d
IMX7ULP_PAD_PTF5__LPI2C5_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__LPI2C5_SDA /;"	d
IMX7ULP_PAD_PTF5__LPSPI2_PCS2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__LPSPI2_PCS2 /;"	d
IMX7ULP_PAD_PTF5__LPUART5_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__LPUART5_RTS_B /;"	d
IMX7ULP_PAD_PTF5__PTF5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__PTF5 /;"	d
IMX7ULP_PAD_PTF5__TPM4_CH4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__TPM4_CH4 /;"	d
IMX7ULP_PAD_PTF5__VIU_D1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF5__VIU_D1 /;"	d
IMX7ULP_PAD_PTF6__FB_AD19	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__FB_AD19 /;"	d
IMX7ULP_PAD_PTF6__FXIO1_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__FXIO1_D2 /;"	d
IMX7ULP_PAD_PTF6__LPI2C5_HREQ	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__LPI2C5_HREQ /;"	d
IMX7ULP_PAD_PTF6__LPSPI2_PCS3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__LPSPI2_PCS3 /;"	d
IMX7ULP_PAD_PTF6__LPUART5_TX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__LPUART5_TX /;"	d
IMX7ULP_PAD_PTF6__PTF6	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__PTF6 /;"	d
IMX7ULP_PAD_PTF6__TPM4_CH5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__TPM4_CH5 /;"	d
IMX7ULP_PAD_PTF6__VIU_D2	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF6__VIU_D2 /;"	d
IMX7ULP_PAD_PTF7__FB_AD20	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF7__FB_AD20 /;"	d
IMX7ULP_PAD_PTF7__FXIO1_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF7__FXIO1_D3 /;"	d
IMX7ULP_PAD_PTF7__LPUART5_RX	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF7__LPUART5_RX /;"	d
IMX7ULP_PAD_PTF7__PTF7	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF7__PTF7 /;"	d
IMX7ULP_PAD_PTF7__TPM5_CH1	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF7__TPM5_CH1 /;"	d
IMX7ULP_PAD_PTF7__VIU_D3	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF7__VIU_D3 /;"	d
IMX7ULP_PAD_PTF8__FB_AD21	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__FB_AD21 /;"	d
IMX7ULP_PAD_PTF8__FXIO1_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__FXIO1_D4 /;"	d
IMX7ULP_PAD_PTF8__LPI2C6_SCL	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__LPI2C6_SCL /;"	d
IMX7ULP_PAD_PTF8__LPSPI2_SIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__LPSPI2_SIN /;"	d
IMX7ULP_PAD_PTF8__LPUART6_CTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__LPUART6_CTS_B /;"	d
IMX7ULP_PAD_PTF8__PTF8	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__PTF8 /;"	d
IMX7ULP_PAD_PTF8__TPM5_CLKIN	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__TPM5_CLKIN /;"	d
IMX7ULP_PAD_PTF8__USB1_CLK	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__USB1_CLK /;"	d
IMX7ULP_PAD_PTF8__VIU_D4	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF8__VIU_D4 /;"	d
IMX7ULP_PAD_PTF9__FB_AD22	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__FB_AD22 /;"	d
IMX7ULP_PAD_PTF9__FXIO1_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__FXIO1_D5 /;"	d
IMX7ULP_PAD_PTF9__LPI2C6_SDA	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__LPI2C6_SDA /;"	d
IMX7ULP_PAD_PTF9__LPSPI2_SOUT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__LPSPI2_SOUT /;"	d
IMX7ULP_PAD_PTF9__LPUART6_RTS_B	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__LPUART6_RTS_B /;"	d
IMX7ULP_PAD_PTF9__PTF9	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__PTF9 /;"	d
IMX7ULP_PAD_PTF9__TPM5_CH0	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__TPM5_CH0 /;"	d
IMX7ULP_PAD_PTF9__USB1_NXT	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__USB1_NXT /;"	d
IMX7ULP_PAD_PTF9__VIU_D5	imx7ulp-pinfunc.h	/^#define IMX7ULP_PAD_PTF9__VIU_D5 /;"	d
IN	st-pincfg.h	/^#define IN	/;"	d
INVERTCLK	st-pincfg.h	/^#define INVERTCLK	/;"	d
IN_PU	st-pincfg.h	/^#define IN_PU	/;"	d
L2	arm-realview-eb-mp.dtsi	/^		L2: l2-cache {$/;"	l
L2	arm-realview-pb1176.dts	/^		L2: l2-cache {$/;"	l
L2	arm-realview-pb11mp.dts	/^	L2: l2-cache {$/;"	l
L2	arm-realview-pbx-a9.dts	/^	L2: l2-cache {$/;"	l
L2	armada-370.dtsi	/^			L2: l2-cache@8000 {$/;"	l
L2	armada-375.dtsi	/^			L2: cache-controller@8000 {$/;"	l
L2	armada-38x.dtsi	/^			L2: cache-controller@8000 {$/;"	l
L2	armada-39x.dtsi	/^			L2: cache-controller@8000 {$/;"	l
L2	armada-xp-98dx3236.dtsi	/^			L2: l2-cache@8000 {$/;"	l
L2	armada-xp.dtsi	/^			L2: l2-cache@8000 {$/;"	l
L2	bcm-cygnus.dtsi	/^		L2: l2-cache {$/;"	l
L2	bcm-nsp.dtsi	/^		L2: l2-cache {$/;"	l
L2	bcm11351.dtsi	/^	L2: l2-cache {$/;"	l
L2	bcm21664.dtsi	/^	L2: l2-cache {$/;"	l
L2	bcm5301x.dtsi	/^		L2: cache-controller@22000 {$/;"	l
L2	bcm63138.dtsi	/^		L2: cache-controller@1d000 {$/;"	l
L2	hi3620.dtsi	/^		L2: l2-cache {$/;"	l
L2	highbank.dts	/^		L2: l2-cache {$/;"	l
L2	imx35.dtsi	/^		L2: l2-cache@30000000 {$/;"	l
L2	imx6qdl.dtsi	/^		L2: l2-cache@00a02000 {$/;"	l
L2	imx6sl.dtsi	/^		L2: l2-cache@00a02000 {$/;"	l
L2	imx6sll.dtsi	/^		L2: l2-cache@00a02000 {$/;"	l
L2	imx6sx.dtsi	/^		L2: l2-cache@00a02000 {$/;"	l
L2	meson.dtsi	/^	L2: l2-cache-controller@c4200000 {$/;"	l
L2	mmp2.dtsi	/^		L2: l2-cache {$/;"	l
L2	omap4.dtsi	/^	L2: l2-cache-controller@48242000 {$/;"	l
L2	pxa910.dtsi	/^		L2: l2-cache {$/;"	l
L2	qcom-apq8064.dtsi	/^		L2: l2-cache {$/;"	l
L2	qcom-apq8084.dtsi	/^		L2: l2-cache {$/;"	l
L2	qcom-ipq8064.dtsi	/^		L2: l2-cache {$/;"	l
L2	qcom-mdm9615.dtsi	/^		L2: l2-cache@2040000 {$/;"	l	label:soc
L2	qcom-msm8660.dtsi	/^		L2: l2-cache {$/;"	l
L2	qcom-msm8960.dtsi	/^		L2: l2-cache {$/;"	l
L2	qcom-msm8974.dtsi	/^		L2: l2-cache {$/;"	l
L2	r7s72100.dtsi	/^	L2: cache-controller@3ffff000 {$/;"	l
L2	r8a7740.dtsi	/^	L2: cache-controller@f0100000 {$/;"	l
L2	rk3xxx.dtsi	/^	L2: l2-cache-controller@10138000 {$/;"	l
L2	sama5d2.dtsi	/^		L2: cache-controller@00a00000 {$/;"	l
L2	sama5d4.dtsi	/^		L2: cache-controller@00a00000 {$/;"	l
L2	sh73a0.dtsi	/^	L2: cache-controller@f0100000 {$/;"	l
L2	socfpga.dtsi	/^		L2: l2-cache@fffef000 {$/;"	l
L2	socfpga_arria10.dtsi	/^		L2: l2-cache@fffff000 {$/;"	l
L2	spear13xx.dtsi	/^	L2: l2-cache {$/;"	l
L2	ste-dbx5x0.dtsi	/^		L2: l2-cache {$/;"	l
L2	ste-nomadik-stn8815.dtsi	/^	L2: l2-cache {$/;"	l
L2	vexpress-v2p-ca5s.dts	/^	L2: cache-controller@2c0f0000 {$/;"	l
L2	vexpress-v2p-ca9.dts	/^	L2: cache-controller@1e00a000 {$/;"	l
L2	vf610.dtsi	/^	L2: l2-cache@40006000 {$/;"	l
L2	zynq-7000.dtsi	/^		L2: cache-controller@f8f02000 {$/;"	l	label:amba
L2_CA15	r8a73a4.dtsi	/^		L2_CA15: cache-controller-0 {$/;"	l
L2_CA15	r8a7743.dtsi	/^		L2_CA15: cache-controller-0 {$/;"	l
L2_CA15	r8a7790.dtsi	/^		L2_CA15: cache-controller-0 {$/;"	l
L2_CA15	r8a7791.dtsi	/^		L2_CA15: cache-controller-0 {$/;"	l
L2_CA15	r8a7792.dtsi	/^		L2_CA15: cache-controller-0 {$/;"	l
L2_CA15	r8a7793.dtsi	/^		L2_CA15: cache-controller-0 {$/;"	l
L2_CA7	r8a73a4.dtsi	/^		L2_CA7: cache-controller-1 {$/;"	l
L2_CA7	r8a7745.dtsi	/^		L2_CA7: cache-controller-0 {$/;"	l
L2_CA7	r8a7790.dtsi	/^		L2_CA7: cache-controller-1 {$/;"	l
L2_CA7	r8a7794.dtsi	/^		L2_CA7: cache-controller-0 {$/;"	l
MP11_0	arm-realview-eb-11mp.dts	/^		MP11_0: cpu@0 {$/;"	l
MP11_0	arm-realview-pb11mp.dts	/^		MP11_0: cpu@0 {$/;"	l
MP11_1	arm-realview-eb-11mp.dts	/^		MP11_1: cpu@1 {$/;"	l
MP11_1	arm-realview-pb11mp.dts	/^		MP11_1: cpu@1 {$/;"	l
MP11_2	arm-realview-eb-11mp.dts	/^		MP11_2: cpu@2 {$/;"	l
MP11_2	arm-realview-pb11mp.dts	/^		MP11_2: cpu@2 {$/;"	l
MP11_3	arm-realview-eb-11mp.dts	/^		MP11_3: cpu@3 {$/;"	l
MP11_3	arm-realview-pb11mp.dts	/^		MP11_3: cpu@3 {$/;"	l
MT2701_PIN_0_PWRAP_SPI0_MI__FUNC_GPIO0	mt2701-pinfunc.h	/^#define MT2701_PIN_0_PWRAP_SPI0_MI__FUNC_GPIO0 /;"	d
MT2701_PIN_0_PWRAP_SPI0_MI__FUNC_PWRAP_SPIDI	mt2701-pinfunc.h	/^#define MT2701_PIN_0_PWRAP_SPI0_MI__FUNC_PWRAP_SPIDI /;"	d
MT2701_PIN_0_PWRAP_SPI0_MI__FUNC_PWRAP_SPIDO	mt2701-pinfunc.h	/^#define MT2701_PIN_0_PWRAP_SPI0_MI__FUNC_PWRAP_SPIDO /;"	d
MT2701_PIN_100_TDP0__FUNC_GPI100	mt2701-pinfunc.h	/^#define MT2701_PIN_100_TDP0__FUNC_GPI100 /;"	d
MT2701_PIN_100_TDP0__FUNC_TDP0	mt2701-pinfunc.h	/^#define MT2701_PIN_100_TDP0__FUNC_TDP0 /;"	d
MT2701_PIN_101_SPI2_CSN__FUNC_GPIO101	mt2701-pinfunc.h	/^#define MT2701_PIN_101_SPI2_CSN__FUNC_GPIO101 /;"	d
MT2701_PIN_101_SPI2_CSN__FUNC_KROW0	mt2701-pinfunc.h	/^#define MT2701_PIN_101_SPI2_CSN__FUNC_KROW0 /;"	d
MT2701_PIN_101_SPI2_CSN__FUNC_SCL3	mt2701-pinfunc.h	/^#define MT2701_PIN_101_SPI2_CSN__FUNC_SCL3 /;"	d
MT2701_PIN_101_SPI2_CSN__FUNC_SPI2_CS	mt2701-pinfunc.h	/^#define MT2701_PIN_101_SPI2_CSN__FUNC_SPI2_CS /;"	d
MT2701_PIN_102_SPI2_MI__FUNC_GPIO102	mt2701-pinfunc.h	/^#define MT2701_PIN_102_SPI2_MI__FUNC_GPIO102 /;"	d
MT2701_PIN_102_SPI2_MI__FUNC_KROW1	mt2701-pinfunc.h	/^#define MT2701_PIN_102_SPI2_MI__FUNC_KROW1 /;"	d
MT2701_PIN_102_SPI2_MI__FUNC_SDA3	mt2701-pinfunc.h	/^#define MT2701_PIN_102_SPI2_MI__FUNC_SDA3 /;"	d
MT2701_PIN_102_SPI2_MI__FUNC_SPI2_MI	mt2701-pinfunc.h	/^#define MT2701_PIN_102_SPI2_MI__FUNC_SPI2_MI /;"	d
MT2701_PIN_102_SPI2_MI__FUNC_SPI2_MO	mt2701-pinfunc.h	/^#define MT2701_PIN_102_SPI2_MI__FUNC_SPI2_MO /;"	d
MT2701_PIN_103_SPI2_MO__FUNC_GPIO103	mt2701-pinfunc.h	/^#define MT2701_PIN_103_SPI2_MO__FUNC_GPIO103 /;"	d
MT2701_PIN_103_SPI2_MO__FUNC_KROW2	mt2701-pinfunc.h	/^#define MT2701_PIN_103_SPI2_MO__FUNC_KROW2 /;"	d
MT2701_PIN_103_SPI2_MO__FUNC_SCL3	mt2701-pinfunc.h	/^#define MT2701_PIN_103_SPI2_MO__FUNC_SCL3 /;"	d
MT2701_PIN_103_SPI2_MO__FUNC_SPI2_MI	mt2701-pinfunc.h	/^#define MT2701_PIN_103_SPI2_MO__FUNC_SPI2_MI /;"	d
MT2701_PIN_103_SPI2_MO__FUNC_SPI2_MO	mt2701-pinfunc.h	/^#define MT2701_PIN_103_SPI2_MO__FUNC_SPI2_MO /;"	d
MT2701_PIN_104_SPI2_CLK__FUNC_GPIO104	mt2701-pinfunc.h	/^#define MT2701_PIN_104_SPI2_CLK__FUNC_GPIO104 /;"	d
MT2701_PIN_104_SPI2_CLK__FUNC_KROW3	mt2701-pinfunc.h	/^#define MT2701_PIN_104_SPI2_CLK__FUNC_KROW3 /;"	d
MT2701_PIN_104_SPI2_CLK__FUNC_SDA3	mt2701-pinfunc.h	/^#define MT2701_PIN_104_SPI2_CLK__FUNC_SDA3 /;"	d
MT2701_PIN_104_SPI2_CLK__FUNC_SPI2_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_104_SPI2_CLK__FUNC_SPI2_CK /;"	d
MT2701_PIN_105_MSDC1_CMD__FUNC_ANT_SEL0	mt2701-pinfunc.h	/^#define MT2701_PIN_105_MSDC1_CMD__FUNC_ANT_SEL0 /;"	d
MT2701_PIN_105_MSDC1_CMD__FUNC_DBG_MON_B_27	mt2701-pinfunc.h	/^#define MT2701_PIN_105_MSDC1_CMD__FUNC_DBG_MON_B_27 /;"	d
MT2701_PIN_105_MSDC1_CMD__FUNC_GPIO105	mt2701-pinfunc.h	/^#define MT2701_PIN_105_MSDC1_CMD__FUNC_GPIO105 /;"	d
MT2701_PIN_105_MSDC1_CMD__FUNC_I2SOUT_BCK	mt2701-pinfunc.h	/^#define MT2701_PIN_105_MSDC1_CMD__FUNC_I2SOUT_BCK /;"	d
MT2701_PIN_105_MSDC1_CMD__FUNC_MSDC1_CMD	mt2701-pinfunc.h	/^#define MT2701_PIN_105_MSDC1_CMD__FUNC_MSDC1_CMD /;"	d
MT2701_PIN_105_MSDC1_CMD__FUNC_SDA1	mt2701-pinfunc.h	/^#define MT2701_PIN_105_MSDC1_CMD__FUNC_SDA1 /;"	d
MT2701_PIN_106_MSDC1_CLK__FUNC_ANT_SEL1	mt2701-pinfunc.h	/^#define MT2701_PIN_106_MSDC1_CLK__FUNC_ANT_SEL1 /;"	d
MT2701_PIN_106_MSDC1_CLK__FUNC_DBG_MON_B_28	mt2701-pinfunc.h	/^#define MT2701_PIN_106_MSDC1_CLK__FUNC_DBG_MON_B_28 /;"	d
MT2701_PIN_106_MSDC1_CLK__FUNC_GPIO106	mt2701-pinfunc.h	/^#define MT2701_PIN_106_MSDC1_CLK__FUNC_GPIO106 /;"	d
MT2701_PIN_106_MSDC1_CLK__FUNC_I2SOUT_LRCK	mt2701-pinfunc.h	/^#define MT2701_PIN_106_MSDC1_CLK__FUNC_I2SOUT_LRCK /;"	d
MT2701_PIN_106_MSDC1_CLK__FUNC_MSDC1_CLK	mt2701-pinfunc.h	/^#define MT2701_PIN_106_MSDC1_CLK__FUNC_MSDC1_CLK /;"	d
MT2701_PIN_106_MSDC1_CLK__FUNC_SCL1	mt2701-pinfunc.h	/^#define MT2701_PIN_106_MSDC1_CLK__FUNC_SCL1 /;"	d
MT2701_PIN_107_MSDC1_DAT0__FUNC_ANT_SEL2	mt2701-pinfunc.h	/^#define MT2701_PIN_107_MSDC1_DAT0__FUNC_ANT_SEL2 /;"	d
MT2701_PIN_107_MSDC1_DAT0__FUNC_DBG_MON_B_26	mt2701-pinfunc.h	/^#define MT2701_PIN_107_MSDC1_DAT0__FUNC_DBG_MON_B_26 /;"	d
MT2701_PIN_107_MSDC1_DAT0__FUNC_GPIO107	mt2701-pinfunc.h	/^#define MT2701_PIN_107_MSDC1_DAT0__FUNC_GPIO107 /;"	d
MT2701_PIN_107_MSDC1_DAT0__FUNC_I2SOUT_DATA_OUT	mt2701-pinfunc.h	/^#define MT2701_PIN_107_MSDC1_DAT0__FUNC_I2SOUT_DATA_OUT /;"	d
MT2701_PIN_107_MSDC1_DAT0__FUNC_MSDC1_DAT0	mt2701-pinfunc.h	/^#define MT2701_PIN_107_MSDC1_DAT0__FUNC_MSDC1_DAT0 /;"	d
MT2701_PIN_107_MSDC1_DAT0__FUNC_UTXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_107_MSDC1_DAT0__FUNC_UTXD0 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_ANT_SEL3	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_ANT_SEL3 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_DBG_MON_B_25	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_DBG_MON_B_25 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_GPIO108	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_GPIO108 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_MSDC1_DAT1	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_MSDC1_DAT1 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_PWM0	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_PWM0 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_PWM1	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_PWM1 /;"	d
MT2701_PIN_108_MSDC1_DAT1__FUNC_URXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_108_MSDC1_DAT1__FUNC_URXD0 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_ANT_SEL4	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_ANT_SEL4 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_DBG_MON_B_24	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_DBG_MON_B_24 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_GPIO109	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_GPIO109 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_MSDC1_DAT2	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_MSDC1_DAT2 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_PWM2	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_PWM2 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_SDA2	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_SDA2 /;"	d
MT2701_PIN_109_MSDC1_DAT2__FUNC_UTXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_109_MSDC1_DAT2__FUNC_UTXD1 /;"	d
MT2701_PIN_10_RTC32K_CK__FUNC_GPIO10	mt2701-pinfunc.h	/^#define MT2701_PIN_10_RTC32K_CK__FUNC_GPIO10 /;"	d
MT2701_PIN_10_RTC32K_CK__FUNC_RTC32K_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_10_RTC32K_CK__FUNC_RTC32K_CK /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_ANT_SEL5	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_ANT_SEL5 /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_DBG_MON_B_23	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_DBG_MON_B_23 /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_GPIO110	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_GPIO110 /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_MSDC1_DAT3	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_MSDC1_DAT3 /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_PWM3	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_PWM3 /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_SCL2	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_SCL2 /;"	d
MT2701_PIN_110_MSDC1_DAT3__FUNC_URXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_110_MSDC1_DAT3__FUNC_URXD1 /;"	d
MT2701_PIN_111_MSDC0_DAT7__FUNC_GPIO111	mt2701-pinfunc.h	/^#define MT2701_PIN_111_MSDC0_DAT7__FUNC_GPIO111 /;"	d
MT2701_PIN_111_MSDC0_DAT7__FUNC_MSDC0_DAT7	mt2701-pinfunc.h	/^#define MT2701_PIN_111_MSDC0_DAT7__FUNC_MSDC0_DAT7 /;"	d
MT2701_PIN_111_MSDC0_DAT7__FUNC_NLD7	mt2701-pinfunc.h	/^#define MT2701_PIN_111_MSDC0_DAT7__FUNC_NLD7 /;"	d
MT2701_PIN_112_MSDC0_DAT6__FUNC_GPIO112	mt2701-pinfunc.h	/^#define MT2701_PIN_112_MSDC0_DAT6__FUNC_GPIO112 /;"	d
MT2701_PIN_112_MSDC0_DAT6__FUNC_MSDC0_DAT6	mt2701-pinfunc.h	/^#define MT2701_PIN_112_MSDC0_DAT6__FUNC_MSDC0_DAT6 /;"	d
MT2701_PIN_112_MSDC0_DAT6__FUNC_NLD6	mt2701-pinfunc.h	/^#define MT2701_PIN_112_MSDC0_DAT6__FUNC_NLD6 /;"	d
MT2701_PIN_113_MSDC0_DAT5__FUNC_GPIO113	mt2701-pinfunc.h	/^#define MT2701_PIN_113_MSDC0_DAT5__FUNC_GPIO113 /;"	d
MT2701_PIN_113_MSDC0_DAT5__FUNC_MSDC0_DAT5	mt2701-pinfunc.h	/^#define MT2701_PIN_113_MSDC0_DAT5__FUNC_MSDC0_DAT5 /;"	d
MT2701_PIN_113_MSDC0_DAT5__FUNC_NLD5	mt2701-pinfunc.h	/^#define MT2701_PIN_113_MSDC0_DAT5__FUNC_NLD5 /;"	d
MT2701_PIN_114_MSDC0_DAT4__FUNC_GPIO114	mt2701-pinfunc.h	/^#define MT2701_PIN_114_MSDC0_DAT4__FUNC_GPIO114 /;"	d
MT2701_PIN_114_MSDC0_DAT4__FUNC_MSDC0_DAT4	mt2701-pinfunc.h	/^#define MT2701_PIN_114_MSDC0_DAT4__FUNC_MSDC0_DAT4 /;"	d
MT2701_PIN_114_MSDC0_DAT4__FUNC_NLD4	mt2701-pinfunc.h	/^#define MT2701_PIN_114_MSDC0_DAT4__FUNC_NLD4 /;"	d
MT2701_PIN_115_MSDC0_RSTB__FUNC_GPIO115	mt2701-pinfunc.h	/^#define MT2701_PIN_115_MSDC0_RSTB__FUNC_GPIO115 /;"	d
MT2701_PIN_115_MSDC0_RSTB__FUNC_MSDC0_RSTB	mt2701-pinfunc.h	/^#define MT2701_PIN_115_MSDC0_RSTB__FUNC_MSDC0_RSTB /;"	d
MT2701_PIN_115_MSDC0_RSTB__FUNC_NLD8	mt2701-pinfunc.h	/^#define MT2701_PIN_115_MSDC0_RSTB__FUNC_NLD8 /;"	d
MT2701_PIN_116_MSDC0_CMD__FUNC_GPIO116	mt2701-pinfunc.h	/^#define MT2701_PIN_116_MSDC0_CMD__FUNC_GPIO116 /;"	d
MT2701_PIN_116_MSDC0_CMD__FUNC_MSDC0_CMD	mt2701-pinfunc.h	/^#define MT2701_PIN_116_MSDC0_CMD__FUNC_MSDC0_CMD /;"	d
MT2701_PIN_116_MSDC0_CMD__FUNC_NALE	mt2701-pinfunc.h	/^#define MT2701_PIN_116_MSDC0_CMD__FUNC_NALE /;"	d
MT2701_PIN_117_MSDC0_CLK__FUNC_GPIO117	mt2701-pinfunc.h	/^#define MT2701_PIN_117_MSDC0_CLK__FUNC_GPIO117 /;"	d
MT2701_PIN_117_MSDC0_CLK__FUNC_MSDC0_CLK	mt2701-pinfunc.h	/^#define MT2701_PIN_117_MSDC0_CLK__FUNC_MSDC0_CLK /;"	d
MT2701_PIN_117_MSDC0_CLK__FUNC_NWEB	mt2701-pinfunc.h	/^#define MT2701_PIN_117_MSDC0_CLK__FUNC_NWEB /;"	d
MT2701_PIN_118_MSDC0_DAT3__FUNC_GPIO118	mt2701-pinfunc.h	/^#define MT2701_PIN_118_MSDC0_DAT3__FUNC_GPIO118 /;"	d
MT2701_PIN_118_MSDC0_DAT3__FUNC_MSDC0_DAT3	mt2701-pinfunc.h	/^#define MT2701_PIN_118_MSDC0_DAT3__FUNC_MSDC0_DAT3 /;"	d
MT2701_PIN_118_MSDC0_DAT3__FUNC_NLD3	mt2701-pinfunc.h	/^#define MT2701_PIN_118_MSDC0_DAT3__FUNC_NLD3 /;"	d
MT2701_PIN_119_MSDC0_DAT2__FUNC_GPIO119	mt2701-pinfunc.h	/^#define MT2701_PIN_119_MSDC0_DAT2__FUNC_GPIO119 /;"	d
MT2701_PIN_119_MSDC0_DAT2__FUNC_MSDC0_DAT2	mt2701-pinfunc.h	/^#define MT2701_PIN_119_MSDC0_DAT2__FUNC_MSDC0_DAT2 /;"	d
MT2701_PIN_119_MSDC0_DAT2__FUNC_NLD2	mt2701-pinfunc.h	/^#define MT2701_PIN_119_MSDC0_DAT2__FUNC_NLD2 /;"	d
MT2701_PIN_11_WATCHDOG__FUNC_GPIO11	mt2701-pinfunc.h	/^#define MT2701_PIN_11_WATCHDOG__FUNC_GPIO11 /;"	d
MT2701_PIN_11_WATCHDOG__FUNC_WATCHDOG	mt2701-pinfunc.h	/^#define MT2701_PIN_11_WATCHDOG__FUNC_WATCHDOG /;"	d
MT2701_PIN_120_MSDC0_DAT1__FUNC_GPIO120	mt2701-pinfunc.h	/^#define MT2701_PIN_120_MSDC0_DAT1__FUNC_GPIO120 /;"	d
MT2701_PIN_120_MSDC0_DAT1__FUNC_MSDC0_DAT1	mt2701-pinfunc.h	/^#define MT2701_PIN_120_MSDC0_DAT1__FUNC_MSDC0_DAT1 /;"	d
MT2701_PIN_120_MSDC0_DAT1__FUNC_NLD1	mt2701-pinfunc.h	/^#define MT2701_PIN_120_MSDC0_DAT1__FUNC_NLD1 /;"	d
MT2701_PIN_121_MSDC0_DAT0__FUNC_GPIO121	mt2701-pinfunc.h	/^#define MT2701_PIN_121_MSDC0_DAT0__FUNC_GPIO121 /;"	d
MT2701_PIN_121_MSDC0_DAT0__FUNC_MSDC0_DAT0	mt2701-pinfunc.h	/^#define MT2701_PIN_121_MSDC0_DAT0__FUNC_MSDC0_DAT0 /;"	d
MT2701_PIN_121_MSDC0_DAT0__FUNC_NLD0	mt2701-pinfunc.h	/^#define MT2701_PIN_121_MSDC0_DAT0__FUNC_NLD0 /;"	d
MT2701_PIN_121_MSDC0_DAT0__FUNC_WATCHDOG	mt2701-pinfunc.h	/^#define MT2701_PIN_121_MSDC0_DAT0__FUNC_WATCHDOG /;"	d
MT2701_PIN_122_CEC__FUNC_CEC	mt2701-pinfunc.h	/^#define MT2701_PIN_122_CEC__FUNC_CEC /;"	d
MT2701_PIN_122_CEC__FUNC_GPIO122	mt2701-pinfunc.h	/^#define MT2701_PIN_122_CEC__FUNC_GPIO122 /;"	d
MT2701_PIN_122_CEC__FUNC_SDA2	mt2701-pinfunc.h	/^#define MT2701_PIN_122_CEC__FUNC_SDA2 /;"	d
MT2701_PIN_122_CEC__FUNC_URXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_122_CEC__FUNC_URXD0 /;"	d
MT2701_PIN_123_HTPLG__FUNC_GPIO123	mt2701-pinfunc.h	/^#define MT2701_PIN_123_HTPLG__FUNC_GPIO123 /;"	d
MT2701_PIN_123_HTPLG__FUNC_HTPLG	mt2701-pinfunc.h	/^#define MT2701_PIN_123_HTPLG__FUNC_HTPLG /;"	d
MT2701_PIN_123_HTPLG__FUNC_SCL2	mt2701-pinfunc.h	/^#define MT2701_PIN_123_HTPLG__FUNC_SCL2 /;"	d
MT2701_PIN_123_HTPLG__FUNC_UTXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_123_HTPLG__FUNC_UTXD0 /;"	d
MT2701_PIN_124_HDMISCK__FUNC_GPIO124	mt2701-pinfunc.h	/^#define MT2701_PIN_124_HDMISCK__FUNC_GPIO124 /;"	d
MT2701_PIN_124_HDMISCK__FUNC_HDMISCK	mt2701-pinfunc.h	/^#define MT2701_PIN_124_HDMISCK__FUNC_HDMISCK /;"	d
MT2701_PIN_124_HDMISCK__FUNC_PWM3	mt2701-pinfunc.h	/^#define MT2701_PIN_124_HDMISCK__FUNC_PWM3 /;"	d
MT2701_PIN_124_HDMISCK__FUNC_SDA1	mt2701-pinfunc.h	/^#define MT2701_PIN_124_HDMISCK__FUNC_SDA1 /;"	d
MT2701_PIN_125_HDMISD__FUNC_GPIO125	mt2701-pinfunc.h	/^#define MT2701_PIN_125_HDMISD__FUNC_GPIO125 /;"	d
MT2701_PIN_125_HDMISD__FUNC_HDMISD	mt2701-pinfunc.h	/^#define MT2701_PIN_125_HDMISD__FUNC_HDMISD /;"	d
MT2701_PIN_125_HDMISD__FUNC_PWM4	mt2701-pinfunc.h	/^#define MT2701_PIN_125_HDMISD__FUNC_PWM4 /;"	d
MT2701_PIN_125_HDMISD__FUNC_SCL1	mt2701-pinfunc.h	/^#define MT2701_PIN_125_HDMISD__FUNC_SCL1 /;"	d
MT2701_PIN_126_I2S0_MCLK__FUNC_DBG_MON_B_6	mt2701-pinfunc.h	/^#define MT2701_PIN_126_I2S0_MCLK__FUNC_DBG_MON_B_6 /;"	d
MT2701_PIN_126_I2S0_MCLK__FUNC_GPIO126	mt2701-pinfunc.h	/^#define MT2701_PIN_126_I2S0_MCLK__FUNC_GPIO126 /;"	d
MT2701_PIN_126_I2S0_MCLK__FUNC_I2S0_MCLK	mt2701-pinfunc.h	/^#define MT2701_PIN_126_I2S0_MCLK__FUNC_I2S0_MCLK /;"	d
MT2701_PIN_126_I2S0_MCLK__FUNC_WCN_I2S_MCLK	mt2701-pinfunc.h	/^#define MT2701_PIN_126_I2S0_MCLK__FUNC_WCN_I2S_MCLK /;"	d
MT2701_PIN_12_SRCLKENA__FUNC_GPIO12	mt2701-pinfunc.h	/^#define MT2701_PIN_12_SRCLKENA__FUNC_GPIO12 /;"	d
MT2701_PIN_12_SRCLKENA__FUNC_SRCLKENA	mt2701-pinfunc.h	/^#define MT2701_PIN_12_SRCLKENA__FUNC_SRCLKENA /;"	d
MT2701_PIN_13_SRCLKENAI__FUNC_GPIO13	mt2701-pinfunc.h	/^#define MT2701_PIN_13_SRCLKENAI__FUNC_GPIO13 /;"	d
MT2701_PIN_13_SRCLKENAI__FUNC_SRCLKENAI	mt2701-pinfunc.h	/^#define MT2701_PIN_13_SRCLKENAI__FUNC_SRCLKENAI /;"	d
MT2701_PIN_14_URXD2__FUNC_DBG_MON_B_30	mt2701-pinfunc.h	/^#define MT2701_PIN_14_URXD2__FUNC_DBG_MON_B_30 /;"	d
MT2701_PIN_14_URXD2__FUNC_GPIO14	mt2701-pinfunc.h	/^#define MT2701_PIN_14_URXD2__FUNC_GPIO14 /;"	d
MT2701_PIN_14_URXD2__FUNC_SRCCLKENAI2	mt2701-pinfunc.h	/^#define MT2701_PIN_14_URXD2__FUNC_SRCCLKENAI2 /;"	d
MT2701_PIN_14_URXD2__FUNC_URXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_14_URXD2__FUNC_URXD2 /;"	d
MT2701_PIN_14_URXD2__FUNC_UTXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_14_URXD2__FUNC_UTXD2 /;"	d
MT2701_PIN_15_UTXD2__FUNC_DBG_MON_B_31	mt2701-pinfunc.h	/^#define MT2701_PIN_15_UTXD2__FUNC_DBG_MON_B_31 /;"	d
MT2701_PIN_15_UTXD2__FUNC_GPIO15	mt2701-pinfunc.h	/^#define MT2701_PIN_15_UTXD2__FUNC_GPIO15 /;"	d
MT2701_PIN_15_UTXD2__FUNC_URXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_15_UTXD2__FUNC_URXD2 /;"	d
MT2701_PIN_15_UTXD2__FUNC_UTXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_15_UTXD2__FUNC_UTXD2 /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_CONN_DSP_JCK	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_CONN_DSP_JCK /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_DBG_MON_A_3	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_DBG_MON_A_3 /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_GPIO18	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_GPIO18 /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_MM_TEST_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_MM_TEST_CK /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_MRG_CLK	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_MRG_CLK /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_PCM_CLK0	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_PCM_CLK0 /;"	d
MT2701_PIN_18_PCM_CLK__FUNC_WCN_PCM_CLKO	mt2701-pinfunc.h	/^#define MT2701_PIN_18_PCM_CLK__FUNC_WCN_PCM_CLKO /;"	d
MT2701_PIN_199_SPI1_CLK__FUNC_DBG_MON_B_15	mt2701-pinfunc.h	/^#define MT2701_PIN_199_SPI1_CLK__FUNC_DBG_MON_B_15 /;"	d
MT2701_PIN_199_SPI1_CLK__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_199_SPI1_CLK__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_199_SPI1_CLK__FUNC_GPIO199	mt2701-pinfunc.h	/^#define MT2701_PIN_199_SPI1_CLK__FUNC_GPIO199 /;"	d
MT2701_PIN_199_SPI1_CLK__FUNC_KCOL3	mt2701-pinfunc.h	/^#define MT2701_PIN_199_SPI1_CLK__FUNC_KCOL3 /;"	d
MT2701_PIN_199_SPI1_CLK__FUNC_SPI1_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_199_SPI1_CLK__FUNC_SPI1_CK /;"	d
MT2701_PIN_19_PCM_SYNC__FUNC_CONN_DSP_JINTP	mt2701-pinfunc.h	/^#define MT2701_PIN_19_PCM_SYNC__FUNC_CONN_DSP_JINTP /;"	d
MT2701_PIN_19_PCM_SYNC__FUNC_DBG_MON_A_5	mt2701-pinfunc.h	/^#define MT2701_PIN_19_PCM_SYNC__FUNC_DBG_MON_A_5 /;"	d
MT2701_PIN_19_PCM_SYNC__FUNC_GPIO19	mt2701-pinfunc.h	/^#define MT2701_PIN_19_PCM_SYNC__FUNC_GPIO19 /;"	d
MT2701_PIN_19_PCM_SYNC__FUNC_MRG_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_19_PCM_SYNC__FUNC_MRG_SYNC /;"	d
MT2701_PIN_19_PCM_SYNC__FUNC_PCM_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_19_PCM_SYNC__FUNC_PCM_SYNC /;"	d
MT2701_PIN_19_PCM_SYNC__FUNC_WCN_PCM_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_19_PCM_SYNC__FUNC_WCN_PCM_SYNC /;"	d
MT2701_PIN_1_PWRAP_SPI0_MO__FUNC_GPIO1	mt2701-pinfunc.h	/^#define MT2701_PIN_1_PWRAP_SPI0_MO__FUNC_GPIO1 /;"	d
MT2701_PIN_1_PWRAP_SPI0_MO__FUNC_PWRAP_SPIDI	mt2701-pinfunc.h	/^#define MT2701_PIN_1_PWRAP_SPI0_MO__FUNC_PWRAP_SPIDI /;"	d
MT2701_PIN_1_PWRAP_SPI0_MO__FUNC_PWRAP_SPIDO	mt2701-pinfunc.h	/^#define MT2701_PIN_1_PWRAP_SPI0_MO__FUNC_PWRAP_SPIDO /;"	d
MT2701_PIN_200_SPDIF_OUT__FUNC_DBG_MON_B_16	mt2701-pinfunc.h	/^#define MT2701_PIN_200_SPDIF_OUT__FUNC_DBG_MON_B_16 /;"	d
MT2701_PIN_200_SPDIF_OUT__FUNC_G1_TXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_200_SPDIF_OUT__FUNC_G1_TXD3 /;"	d
MT2701_PIN_200_SPDIF_OUT__FUNC_GPIO200	mt2701-pinfunc.h	/^#define MT2701_PIN_200_SPDIF_OUT__FUNC_GPIO200 /;"	d
MT2701_PIN_200_SPDIF_OUT__FUNC_SPDIF_OUT	mt2701-pinfunc.h	/^#define MT2701_PIN_200_SPDIF_OUT__FUNC_SPDIF_OUT /;"	d
MT2701_PIN_200_SPDIF_OUT__FUNC_URXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_200_SPDIF_OUT__FUNC_URXD2 /;"	d
MT2701_PIN_201_SPDIF_IN0__FUNC_DBG_MON_B_17	mt2701-pinfunc.h	/^#define MT2701_PIN_201_SPDIF_IN0__FUNC_DBG_MON_B_17 /;"	d
MT2701_PIN_201_SPDIF_IN0__FUNC_G1_TXEN	mt2701-pinfunc.h	/^#define MT2701_PIN_201_SPDIF_IN0__FUNC_G1_TXEN /;"	d
MT2701_PIN_201_SPDIF_IN0__FUNC_GPIO201	mt2701-pinfunc.h	/^#define MT2701_PIN_201_SPDIF_IN0__FUNC_GPIO201 /;"	d
MT2701_PIN_201_SPDIF_IN0__FUNC_SPDIF_IN0	mt2701-pinfunc.h	/^#define MT2701_PIN_201_SPDIF_IN0__FUNC_SPDIF_IN0 /;"	d
MT2701_PIN_201_SPDIF_IN0__FUNC_UTXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_201_SPDIF_IN0__FUNC_UTXD2 /;"	d
MT2701_PIN_202_SPDIF_IN1__FUNC_GPIO202	mt2701-pinfunc.h	/^#define MT2701_PIN_202_SPDIF_IN1__FUNC_GPIO202 /;"	d
MT2701_PIN_202_SPDIF_IN1__FUNC_SPDIF_IN1	mt2701-pinfunc.h	/^#define MT2701_PIN_202_SPDIF_IN1__FUNC_SPDIF_IN1 /;"	d
MT2701_PIN_203_PWM0__FUNC_DBG_MON_B_18	mt2701-pinfunc.h	/^#define MT2701_PIN_203_PWM0__FUNC_DBG_MON_B_18 /;"	d
MT2701_PIN_203_PWM0__FUNC_DISP_PWM	mt2701-pinfunc.h	/^#define MT2701_PIN_203_PWM0__FUNC_DISP_PWM /;"	d
MT2701_PIN_203_PWM0__FUNC_G1_TXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_203_PWM0__FUNC_G1_TXD2 /;"	d
MT2701_PIN_203_PWM0__FUNC_GPIO203	mt2701-pinfunc.h	/^#define MT2701_PIN_203_PWM0__FUNC_GPIO203 /;"	d
MT2701_PIN_203_PWM0__FUNC_I2S2_DATA	mt2701-pinfunc.h	/^#define MT2701_PIN_203_PWM0__FUNC_I2S2_DATA /;"	d
MT2701_PIN_203_PWM0__FUNC_PWM0	mt2701-pinfunc.h	/^#define MT2701_PIN_203_PWM0__FUNC_PWM0 /;"	d
MT2701_PIN_204_PWM1__FUNC_CLKM3	mt2701-pinfunc.h	/^#define MT2701_PIN_204_PWM1__FUNC_CLKM3 /;"	d
MT2701_PIN_204_PWM1__FUNC_DBG_MON_B_19	mt2701-pinfunc.h	/^#define MT2701_PIN_204_PWM1__FUNC_DBG_MON_B_19 /;"	d
MT2701_PIN_204_PWM1__FUNC_G1_TXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_204_PWM1__FUNC_G1_TXD1 /;"	d
MT2701_PIN_204_PWM1__FUNC_GPIO204	mt2701-pinfunc.h	/^#define MT2701_PIN_204_PWM1__FUNC_GPIO204 /;"	d
MT2701_PIN_204_PWM1__FUNC_I2S3_DATA	mt2701-pinfunc.h	/^#define MT2701_PIN_204_PWM1__FUNC_I2S3_DATA /;"	d
MT2701_PIN_204_PWM1__FUNC_PWM1	mt2701-pinfunc.h	/^#define MT2701_PIN_204_PWM1__FUNC_PWM1 /;"	d
MT2701_PIN_205_PWM2__FUNC_CLKM2	mt2701-pinfunc.h	/^#define MT2701_PIN_205_PWM2__FUNC_CLKM2 /;"	d
MT2701_PIN_205_PWM2__FUNC_DBG_MON_B_20	mt2701-pinfunc.h	/^#define MT2701_PIN_205_PWM2__FUNC_DBG_MON_B_20 /;"	d
MT2701_PIN_205_PWM2__FUNC_G1_TXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_205_PWM2__FUNC_G1_TXD0 /;"	d
MT2701_PIN_205_PWM2__FUNC_GPIO205	mt2701-pinfunc.h	/^#define MT2701_PIN_205_PWM2__FUNC_GPIO205 /;"	d
MT2701_PIN_205_PWM2__FUNC_PWM2	mt2701-pinfunc.h	/^#define MT2701_PIN_205_PWM2__FUNC_PWM2 /;"	d
MT2701_PIN_206_PWM3__FUNC_CLKM1	mt2701-pinfunc.h	/^#define MT2701_PIN_206_PWM3__FUNC_CLKM1 /;"	d
MT2701_PIN_206_PWM3__FUNC_DBG_MON_B_21	mt2701-pinfunc.h	/^#define MT2701_PIN_206_PWM3__FUNC_DBG_MON_B_21 /;"	d
MT2701_PIN_206_PWM3__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_206_PWM3__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_206_PWM3__FUNC_G1_TXC	mt2701-pinfunc.h	/^#define MT2701_PIN_206_PWM3__FUNC_G1_TXC /;"	d
MT2701_PIN_206_PWM3__FUNC_GPIO206	mt2701-pinfunc.h	/^#define MT2701_PIN_206_PWM3__FUNC_GPIO206 /;"	d
MT2701_PIN_206_PWM3__FUNC_PWM3	mt2701-pinfunc.h	/^#define MT2701_PIN_206_PWM3__FUNC_PWM3 /;"	d
MT2701_PIN_207_PWM4__FUNC_CLKM0	mt2701-pinfunc.h	/^#define MT2701_PIN_207_PWM4__FUNC_CLKM0 /;"	d
MT2701_PIN_207_PWM4__FUNC_DBG_MON_B_22	mt2701-pinfunc.h	/^#define MT2701_PIN_207_PWM4__FUNC_DBG_MON_B_22 /;"	d
MT2701_PIN_207_PWM4__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_207_PWM4__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_207_PWM4__FUNC_G1_RXC	mt2701-pinfunc.h	/^#define MT2701_PIN_207_PWM4__FUNC_G1_RXC /;"	d
MT2701_PIN_207_PWM4__FUNC_GPIO207	mt2701-pinfunc.h	/^#define MT2701_PIN_207_PWM4__FUNC_GPIO207 /;"	d
MT2701_PIN_207_PWM4__FUNC_PWM4	mt2701-pinfunc.h	/^#define MT2701_PIN_207_PWM4__FUNC_PWM4 /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_ANT_SEL5	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_ANT_SEL5 /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_AUD_EXT_CK1	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_AUD_EXT_CK1 /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_DBG_MON_A_31	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_DBG_MON_A_31 /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_DISP_PWM	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_DISP_PWM /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_GPIO208	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_GPIO208 /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_PCIE0_PERST_N	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_PCIE0_PERST_N /;"	d
MT2701_PIN_208_AUD_EXT_CK1__FUNC_PWM0	mt2701-pinfunc.h	/^#define MT2701_PIN_208_AUD_EXT_CK1__FUNC_PWM0 /;"	d
MT2701_PIN_209_AUD_EXT_CK2__FUNC_AUD_EXT_CK2	mt2701-pinfunc.h	/^#define MT2701_PIN_209_AUD_EXT_CK2__FUNC_AUD_EXT_CK2 /;"	d
MT2701_PIN_209_AUD_EXT_CK2__FUNC_DBG_MON_A_32	mt2701-pinfunc.h	/^#define MT2701_PIN_209_AUD_EXT_CK2__FUNC_DBG_MON_A_32 /;"	d
MT2701_PIN_209_AUD_EXT_CK2__FUNC_GPIO209	mt2701-pinfunc.h	/^#define MT2701_PIN_209_AUD_EXT_CK2__FUNC_GPIO209 /;"	d
MT2701_PIN_209_AUD_EXT_CK2__FUNC_MSDC1_WP	mt2701-pinfunc.h	/^#define MT2701_PIN_209_AUD_EXT_CK2__FUNC_MSDC1_WP /;"	d
MT2701_PIN_209_AUD_EXT_CK2__FUNC_PCIE1_PERST_N	mt2701-pinfunc.h	/^#define MT2701_PIN_209_AUD_EXT_CK2__FUNC_PCIE1_PERST_N /;"	d
MT2701_PIN_209_AUD_EXT_CK2__FUNC_PWM1	mt2701-pinfunc.h	/^#define MT2701_PIN_209_AUD_EXT_CK2__FUNC_PWM1 /;"	d
MT2701_PIN_20_PCM_RX__FUNC_CONN_DSP_JDI	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_CONN_DSP_JDI /;"	d
MT2701_PIN_20_PCM_RX__FUNC_DBG_MON_A_4	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_DBG_MON_A_4 /;"	d
MT2701_PIN_20_PCM_RX__FUNC_GPIO20	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_GPIO20 /;"	d
MT2701_PIN_20_PCM_RX__FUNC_MRG_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_MRG_RX /;"	d
MT2701_PIN_20_PCM_RX__FUNC_MRG_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_MRG_TX /;"	d
MT2701_PIN_20_PCM_RX__FUNC_PCM_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_PCM_RX /;"	d
MT2701_PIN_20_PCM_RX__FUNC_PCM_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_PCM_TX /;"	d
MT2701_PIN_20_PCM_RX__FUNC_WCN_PCM_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_20_PCM_RX__FUNC_WCN_PCM_RX /;"	d
MT2701_PIN_21_PCM_TX__FUNC_CONN_DSP_JMS	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_CONN_DSP_JMS /;"	d
MT2701_PIN_21_PCM_TX__FUNC_DBG_MON_A_2	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_DBG_MON_A_2 /;"	d
MT2701_PIN_21_PCM_TX__FUNC_GPIO21	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_GPIO21 /;"	d
MT2701_PIN_21_PCM_TX__FUNC_MRG_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_MRG_RX /;"	d
MT2701_PIN_21_PCM_TX__FUNC_MRG_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_MRG_TX /;"	d
MT2701_PIN_21_PCM_TX__FUNC_PCM_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_PCM_RX /;"	d
MT2701_PIN_21_PCM_TX__FUNC_PCM_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_PCM_TX /;"	d
MT2701_PIN_21_PCM_TX__FUNC_WCN_PCM_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_21_PCM_TX__FUNC_WCN_PCM_TX /;"	d
MT2701_PIN_22_EINT0__FUNC_CONN_DSP_JDO	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_CONN_DSP_JDO /;"	d
MT2701_PIN_22_EINT0__FUNC_DBG_MON_A_30	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_DBG_MON_A_30 /;"	d
MT2701_PIN_22_EINT0__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_22_EINT0__FUNC_GPIO22	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_GPIO22 /;"	d
MT2701_PIN_22_EINT0__FUNC_KCOL3	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_KCOL3 /;"	d
MT2701_PIN_22_EINT0__FUNC_PCIE0_PERST_N	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_PCIE0_PERST_N /;"	d
MT2701_PIN_22_EINT0__FUNC_UCTS0	mt2701-pinfunc.h	/^#define MT2701_PIN_22_EINT0__FUNC_UCTS0 /;"	d
MT2701_PIN_236_EXT_SDIO3__FUNC_DBG_MON_A_1	mt2701-pinfunc.h	/^#define MT2701_PIN_236_EXT_SDIO3__FUNC_DBG_MON_A_1 /;"	d
MT2701_PIN_236_EXT_SDIO3__FUNC_EXT_SDIO3	mt2701-pinfunc.h	/^#define MT2701_PIN_236_EXT_SDIO3__FUNC_EXT_SDIO3 /;"	d
MT2701_PIN_236_EXT_SDIO3__FUNC_GPIO236	mt2701-pinfunc.h	/^#define MT2701_PIN_236_EXT_SDIO3__FUNC_GPIO236 /;"	d
MT2701_PIN_236_EXT_SDIO3__FUNC_IDDIG	mt2701-pinfunc.h	/^#define MT2701_PIN_236_EXT_SDIO3__FUNC_IDDIG /;"	d
MT2701_PIN_237_EXT_SDIO2__FUNC_DRV_VBUS	mt2701-pinfunc.h	/^#define MT2701_PIN_237_EXT_SDIO2__FUNC_DRV_VBUS /;"	d
MT2701_PIN_237_EXT_SDIO2__FUNC_EXT_SDIO2	mt2701-pinfunc.h	/^#define MT2701_PIN_237_EXT_SDIO2__FUNC_EXT_SDIO2 /;"	d
MT2701_PIN_237_EXT_SDIO2__FUNC_GPIO237	mt2701-pinfunc.h	/^#define MT2701_PIN_237_EXT_SDIO2__FUNC_GPIO237 /;"	d
MT2701_PIN_238_EXT_SDIO1__FUNC_EXT_SDIO1	mt2701-pinfunc.h	/^#define MT2701_PIN_238_EXT_SDIO1__FUNC_EXT_SDIO1 /;"	d
MT2701_PIN_238_EXT_SDIO1__FUNC_GPIO238	mt2701-pinfunc.h	/^#define MT2701_PIN_238_EXT_SDIO1__FUNC_GPIO238 /;"	d
MT2701_PIN_238_EXT_SDIO1__FUNC_IDDIG_P1	mt2701-pinfunc.h	/^#define MT2701_PIN_238_EXT_SDIO1__FUNC_IDDIG_P1 /;"	d
MT2701_PIN_239_EXT_SDIO0__FUNC_DRV_VBUS_P1	mt2701-pinfunc.h	/^#define MT2701_PIN_239_EXT_SDIO0__FUNC_DRV_VBUS_P1 /;"	d
MT2701_PIN_239_EXT_SDIO0__FUNC_EXT_SDIO0	mt2701-pinfunc.h	/^#define MT2701_PIN_239_EXT_SDIO0__FUNC_EXT_SDIO0 /;"	d
MT2701_PIN_239_EXT_SDIO0__FUNC_GPIO239	mt2701-pinfunc.h	/^#define MT2701_PIN_239_EXT_SDIO0__FUNC_GPIO239 /;"	d
MT2701_PIN_23_EINT1__FUNC_CONN_MCU_TDO	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_CONN_MCU_TDO /;"	d
MT2701_PIN_23_EINT1__FUNC_DBG_MON_A_29	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_DBG_MON_A_29 /;"	d
MT2701_PIN_23_EINT1__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_23_EINT1__FUNC_GPIO23	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_GPIO23 /;"	d
MT2701_PIN_23_EINT1__FUNC_KCOL2	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_KCOL2 /;"	d
MT2701_PIN_23_EINT1__FUNC_PCIE1_PERST_N	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_PCIE1_PERST_N /;"	d
MT2701_PIN_23_EINT1__FUNC_URTS0	mt2701-pinfunc.h	/^#define MT2701_PIN_23_EINT1__FUNC_URTS0 /;"	d
MT2701_PIN_240_EXT_XCS__FUNC_EXT_XCS	mt2701-pinfunc.h	/^#define MT2701_PIN_240_EXT_XCS__FUNC_EXT_XCS /;"	d
MT2701_PIN_240_EXT_XCS__FUNC_GPIO240	mt2701-pinfunc.h	/^#define MT2701_PIN_240_EXT_XCS__FUNC_GPIO240 /;"	d
MT2701_PIN_241_EXT_SCK__FUNC_EXT_SCK	mt2701-pinfunc.h	/^#define MT2701_PIN_241_EXT_SCK__FUNC_EXT_SCK /;"	d
MT2701_PIN_241_EXT_SCK__FUNC_GPIO241	mt2701-pinfunc.h	/^#define MT2701_PIN_241_EXT_SCK__FUNC_GPIO241 /;"	d
MT2701_PIN_242_URTS2__FUNC_DBG_MON_B_32	mt2701-pinfunc.h	/^#define MT2701_PIN_242_URTS2__FUNC_DBG_MON_B_32 /;"	d
MT2701_PIN_242_URTS2__FUNC_GPIO242	mt2701-pinfunc.h	/^#define MT2701_PIN_242_URTS2__FUNC_GPIO242 /;"	d
MT2701_PIN_242_URTS2__FUNC_SCL1	mt2701-pinfunc.h	/^#define MT2701_PIN_242_URTS2__FUNC_SCL1 /;"	d
MT2701_PIN_242_URTS2__FUNC_URTS2	mt2701-pinfunc.h	/^#define MT2701_PIN_242_URTS2__FUNC_URTS2 /;"	d
MT2701_PIN_242_URTS2__FUNC_URXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_242_URTS2__FUNC_URXD3 /;"	d
MT2701_PIN_242_URTS2__FUNC_UTXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_242_URTS2__FUNC_UTXD3 /;"	d
MT2701_PIN_243_UCTS2__FUNC_DBG_MON_A_6	mt2701-pinfunc.h	/^#define MT2701_PIN_243_UCTS2__FUNC_DBG_MON_A_6 /;"	d
MT2701_PIN_243_UCTS2__FUNC_GPIO243	mt2701-pinfunc.h	/^#define MT2701_PIN_243_UCTS2__FUNC_GPIO243 /;"	d
MT2701_PIN_243_UCTS2__FUNC_SDA1	mt2701-pinfunc.h	/^#define MT2701_PIN_243_UCTS2__FUNC_SDA1 /;"	d
MT2701_PIN_243_UCTS2__FUNC_UCTS2	mt2701-pinfunc.h	/^#define MT2701_PIN_243_UCTS2__FUNC_UCTS2 /;"	d
MT2701_PIN_243_UCTS2__FUNC_URXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_243_UCTS2__FUNC_URXD3 /;"	d
MT2701_PIN_243_UCTS2__FUNC_UTXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_243_UCTS2__FUNC_UTXD3 /;"	d
MT2701_PIN_244_HDMI_SDA_RX__FUNC_GPIO244	mt2701-pinfunc.h	/^#define MT2701_PIN_244_HDMI_SDA_RX__FUNC_GPIO244 /;"	d
MT2701_PIN_244_HDMI_SDA_RX__FUNC_HDMI_SDA_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_244_HDMI_SDA_RX__FUNC_HDMI_SDA_RX /;"	d
MT2701_PIN_245_HDMI_SCL_RX__FUNC_GPIO245	mt2701-pinfunc.h	/^#define MT2701_PIN_245_HDMI_SCL_RX__FUNC_GPIO245 /;"	d
MT2701_PIN_245_HDMI_SCL_RX__FUNC_HDMI_SCL_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_245_HDMI_SCL_RX__FUNC_HDMI_SCL_RX /;"	d
MT2701_PIN_246_MHL_SENCE__FUNC_GPIO246	mt2701-pinfunc.h	/^#define MT2701_PIN_246_MHL_SENCE__FUNC_GPIO246 /;"	d
MT2701_PIN_247_HDMI_HPD_CBUS_RX__FUNC_GPIO247	mt2701-pinfunc.h	/^#define MT2701_PIN_247_HDMI_HPD_CBUS_RX__FUNC_GPIO247 /;"	d
MT2701_PIN_247_HDMI_HPD_CBUS_RX__FUNC_HDMI_HPD_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_247_HDMI_HPD_CBUS_RX__FUNC_HDMI_HPD_RX /;"	d
MT2701_PIN_248_HDMI_TESTOUTP_RX__FUNC_GPIO248	mt2701-pinfunc.h	/^#define MT2701_PIN_248_HDMI_TESTOUTP_RX__FUNC_GPIO248 /;"	d
MT2701_PIN_248_HDMI_TESTOUTP_RX__FUNC_HDMI_TESTOUTP_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_248_HDMI_TESTOUTP_RX__FUNC_HDMI_TESTOUTP_RX /;"	d
MT2701_PIN_249_MSDC0E_RSTB__FUNC_MSDC0E_RSTB	mt2701-pinfunc.h	/^#define MT2701_PIN_249_MSDC0E_RSTB__FUNC_MSDC0E_RSTB /;"	d
MT2701_PIN_24_EINT2__FUNC_CONN_MCU_DBGACK_N	mt2701-pinfunc.h	/^#define MT2701_PIN_24_EINT2__FUNC_CONN_MCU_DBGACK_N /;"	d
MT2701_PIN_24_EINT2__FUNC_DBG_MON_A_28	mt2701-pinfunc.h	/^#define MT2701_PIN_24_EINT2__FUNC_DBG_MON_A_28 /;"	d
MT2701_PIN_24_EINT2__FUNC_GPIO24	mt2701-pinfunc.h	/^#define MT2701_PIN_24_EINT2__FUNC_GPIO24 /;"	d
MT2701_PIN_24_EINT2__FUNC_KCOL1	mt2701-pinfunc.h	/^#define MT2701_PIN_24_EINT2__FUNC_KCOL1 /;"	d
MT2701_PIN_24_EINT2__FUNC_PCIE2_PERST_N	mt2701-pinfunc.h	/^#define MT2701_PIN_24_EINT2__FUNC_PCIE2_PERST_N /;"	d
MT2701_PIN_24_EINT2__FUNC_UCTS1	mt2701-pinfunc.h	/^#define MT2701_PIN_24_EINT2__FUNC_UCTS1 /;"	d
MT2701_PIN_250_MSDC0E_DAT7__FUNC_MSDC3_DAT7	mt2701-pinfunc.h	/^#define MT2701_PIN_250_MSDC0E_DAT7__FUNC_MSDC3_DAT7 /;"	d
MT2701_PIN_250_MSDC0E_DAT7__FUNC_PCIE0_CLKREQ_N	mt2701-pinfunc.h	/^#define MT2701_PIN_250_MSDC0E_DAT7__FUNC_PCIE0_CLKREQ_N /;"	d
MT2701_PIN_251_MSDC0E_DAT6__FUNC_MSDC3_DAT6	mt2701-pinfunc.h	/^#define MT2701_PIN_251_MSDC0E_DAT6__FUNC_MSDC3_DAT6 /;"	d
MT2701_PIN_251_MSDC0E_DAT6__FUNC_PCIE0_WAKE_N	mt2701-pinfunc.h	/^#define MT2701_PIN_251_MSDC0E_DAT6__FUNC_PCIE0_WAKE_N /;"	d
MT2701_PIN_252_MSDC0E_DAT5__FUNC_MSDC3_DAT5	mt2701-pinfunc.h	/^#define MT2701_PIN_252_MSDC0E_DAT5__FUNC_MSDC3_DAT5 /;"	d
MT2701_PIN_252_MSDC0E_DAT5__FUNC_PCIE1_CLKREQ_N	mt2701-pinfunc.h	/^#define MT2701_PIN_252_MSDC0E_DAT5__FUNC_PCIE1_CLKREQ_N /;"	d
MT2701_PIN_253_MSDC0E_DAT4__FUNC_MSDC3_DAT4	mt2701-pinfunc.h	/^#define MT2701_PIN_253_MSDC0E_DAT4__FUNC_MSDC3_DAT4 /;"	d
MT2701_PIN_253_MSDC0E_DAT4__FUNC_PCIE1_WAKE_N	mt2701-pinfunc.h	/^#define MT2701_PIN_253_MSDC0E_DAT4__FUNC_PCIE1_WAKE_N /;"	d
MT2701_PIN_254_MSDC0E_DAT3__FUNC_MSDC3_DAT3	mt2701-pinfunc.h	/^#define MT2701_PIN_254_MSDC0E_DAT3__FUNC_MSDC3_DAT3 /;"	d
MT2701_PIN_254_MSDC0E_DAT3__FUNC_PCIE2_CLKREQ_N	mt2701-pinfunc.h	/^#define MT2701_PIN_254_MSDC0E_DAT3__FUNC_PCIE2_CLKREQ_N /;"	d
MT2701_PIN_255_MSDC0E_DAT2__FUNC_MSDC3_DAT2	mt2701-pinfunc.h	/^#define MT2701_PIN_255_MSDC0E_DAT2__FUNC_MSDC3_DAT2 /;"	d
MT2701_PIN_255_MSDC0E_DAT2__FUNC_PCIE2_WAKE_N	mt2701-pinfunc.h	/^#define MT2701_PIN_255_MSDC0E_DAT2__FUNC_PCIE2_WAKE_N /;"	d
MT2701_PIN_256_MSDC0E_DAT1__FUNC_MSDC3_DAT1	mt2701-pinfunc.h	/^#define MT2701_PIN_256_MSDC0E_DAT1__FUNC_MSDC3_DAT1 /;"	d
MT2701_PIN_257_MSDC0E_DAT0__FUNC_MSDC3_DAT0	mt2701-pinfunc.h	/^#define MT2701_PIN_257_MSDC0E_DAT0__FUNC_MSDC3_DAT0 /;"	d
MT2701_PIN_258_MSDC0E_CMD__FUNC_MSDC3_CMD	mt2701-pinfunc.h	/^#define MT2701_PIN_258_MSDC0E_CMD__FUNC_MSDC3_CMD /;"	d
MT2701_PIN_259_MSDC0E_CLK__FUNC_MSDC3_CLK	mt2701-pinfunc.h	/^#define MT2701_PIN_259_MSDC0E_CLK__FUNC_MSDC3_CLK /;"	d
MT2701_PIN_25_EINT3__FUNC_CONN_MCU_DBGI_N	mt2701-pinfunc.h	/^#define MT2701_PIN_25_EINT3__FUNC_CONN_MCU_DBGI_N /;"	d
MT2701_PIN_25_EINT3__FUNC_DBG_MON_A_27	mt2701-pinfunc.h	/^#define MT2701_PIN_25_EINT3__FUNC_DBG_MON_A_27 /;"	d
MT2701_PIN_25_EINT3__FUNC_GPIO25	mt2701-pinfunc.h	/^#define MT2701_PIN_25_EINT3__FUNC_GPIO25 /;"	d
MT2701_PIN_25_EINT3__FUNC_KCOL0	mt2701-pinfunc.h	/^#define MT2701_PIN_25_EINT3__FUNC_KCOL0 /;"	d
MT2701_PIN_25_EINT3__FUNC_URTS1	mt2701-pinfunc.h	/^#define MT2701_PIN_25_EINT3__FUNC_URTS1 /;"	d
MT2701_PIN_260_MSDC0E_DSL__FUNC_MSDC3_DSL	mt2701-pinfunc.h	/^#define MT2701_PIN_260_MSDC0E_DSL__FUNC_MSDC3_DSL /;"	d
MT2701_PIN_261_MSDC1_INS__FUNC_DBG_MON_B_29	mt2701-pinfunc.h	/^#define MT2701_PIN_261_MSDC1_INS__FUNC_DBG_MON_B_29 /;"	d
MT2701_PIN_261_MSDC1_INS__FUNC_GPIO261	mt2701-pinfunc.h	/^#define MT2701_PIN_261_MSDC1_INS__FUNC_GPIO261 /;"	d
MT2701_PIN_261_MSDC1_INS__FUNC_MSDC1_INS	mt2701-pinfunc.h	/^#define MT2701_PIN_261_MSDC1_INS__FUNC_MSDC1_INS /;"	d
MT2701_PIN_262_G2_TXEN__FUNC_G2_TXEN	mt2701-pinfunc.h	/^#define MT2701_PIN_262_G2_TXEN__FUNC_G2_TXEN /;"	d
MT2701_PIN_262_G2_TXEN__FUNC_GPIO262	mt2701-pinfunc.h	/^#define MT2701_PIN_262_G2_TXEN__FUNC_GPIO262 /;"	d
MT2701_PIN_263_G2_TXD3__FUNC_ANT_SEL5	mt2701-pinfunc.h	/^#define MT2701_PIN_263_G2_TXD3__FUNC_ANT_SEL5 /;"	d
MT2701_PIN_263_G2_TXD3__FUNC_G2_TXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_263_G2_TXD3__FUNC_G2_TXD3 /;"	d
MT2701_PIN_263_G2_TXD3__FUNC_GPIO263	mt2701-pinfunc.h	/^#define MT2701_PIN_263_G2_TXD3__FUNC_GPIO263 /;"	d
MT2701_PIN_264_G2_TXD2__FUNC_ANT_SEL4	mt2701-pinfunc.h	/^#define MT2701_PIN_264_G2_TXD2__FUNC_ANT_SEL4 /;"	d
MT2701_PIN_264_G2_TXD2__FUNC_G2_TXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_264_G2_TXD2__FUNC_G2_TXD2 /;"	d
MT2701_PIN_264_G2_TXD2__FUNC_GPIO264	mt2701-pinfunc.h	/^#define MT2701_PIN_264_G2_TXD2__FUNC_GPIO264 /;"	d
MT2701_PIN_265_G2_TXD1__FUNC_ANT_SEL3	mt2701-pinfunc.h	/^#define MT2701_PIN_265_G2_TXD1__FUNC_ANT_SEL3 /;"	d
MT2701_PIN_265_G2_TXD1__FUNC_G2_TXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_265_G2_TXD1__FUNC_G2_TXD1 /;"	d
MT2701_PIN_265_G2_TXD1__FUNC_GPIO265	mt2701-pinfunc.h	/^#define MT2701_PIN_265_G2_TXD1__FUNC_GPIO265 /;"	d
MT2701_PIN_266_G2_TXD0__FUNC_ANT_SEL2	mt2701-pinfunc.h	/^#define MT2701_PIN_266_G2_TXD0__FUNC_ANT_SEL2 /;"	d
MT2701_PIN_266_G2_TXD0__FUNC_G2_TXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_266_G2_TXD0__FUNC_G2_TXD0 /;"	d
MT2701_PIN_266_G2_TXD0__FUNC_GPIO266	mt2701-pinfunc.h	/^#define MT2701_PIN_266_G2_TXD0__FUNC_GPIO266 /;"	d
MT2701_PIN_267_G2_TXC__FUNC_G2_TXC	mt2701-pinfunc.h	/^#define MT2701_PIN_267_G2_TXC__FUNC_G2_TXC /;"	d
MT2701_PIN_267_G2_TXC__FUNC_GPIO267	mt2701-pinfunc.h	/^#define MT2701_PIN_267_G2_TXC__FUNC_GPIO267 /;"	d
MT2701_PIN_268_G2_RXC__FUNC_G2_RXC	mt2701-pinfunc.h	/^#define MT2701_PIN_268_G2_RXC__FUNC_G2_RXC /;"	d
MT2701_PIN_268_G2_RXC__FUNC_GPIO268	mt2701-pinfunc.h	/^#define MT2701_PIN_268_G2_RXC__FUNC_GPIO268 /;"	d
MT2701_PIN_269_G2_RXD0__FUNC_G2_RXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_269_G2_RXD0__FUNC_G2_RXD0 /;"	d
MT2701_PIN_269_G2_RXD0__FUNC_GPIO269	mt2701-pinfunc.h	/^#define MT2701_PIN_269_G2_RXD0__FUNC_GPIO269 /;"	d
MT2701_PIN_26_EINT4__FUNC_CONN_MCU_AICE_JCKC	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_CONN_MCU_AICE_JCKC /;"	d
MT2701_PIN_26_EINT4__FUNC_CONN_MCU_TCK0	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_CONN_MCU_TCK0 /;"	d
MT2701_PIN_26_EINT4__FUNC_DBG_MON_A_26	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_DBG_MON_A_26 /;"	d
MT2701_PIN_26_EINT4__FUNC_DRV_VBUS_P1	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_DRV_VBUS_P1 /;"	d
MT2701_PIN_26_EINT4__FUNC_GPIO26	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_GPIO26 /;"	d
MT2701_PIN_26_EINT4__FUNC_KROW3	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_KROW3 /;"	d
MT2701_PIN_26_EINT4__FUNC_PCIE2_WAKE_N	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_PCIE2_WAKE_N /;"	d
MT2701_PIN_26_EINT4__FUNC_UCTS3	mt2701-pinfunc.h	/^#define MT2701_PIN_26_EINT4__FUNC_UCTS3 /;"	d
MT2701_PIN_270_G2_RXD1__FUNC_G2_RXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_270_G2_RXD1__FUNC_G2_RXD1 /;"	d
MT2701_PIN_270_G2_RXD1__FUNC_GPIO270	mt2701-pinfunc.h	/^#define MT2701_PIN_270_G2_RXD1__FUNC_GPIO270 /;"	d
MT2701_PIN_271_G2_RXD2__FUNC_G2_RXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_271_G2_RXD2__FUNC_G2_RXD2 /;"	d
MT2701_PIN_271_G2_RXD2__FUNC_GPIO271	mt2701-pinfunc.h	/^#define MT2701_PIN_271_G2_RXD2__FUNC_GPIO271 /;"	d
MT2701_PIN_272_G2_RXD3__FUNC_G2_RXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_272_G2_RXD3__FUNC_G2_RXD3 /;"	d
MT2701_PIN_272_G2_RXD3__FUNC_GPIO272	mt2701-pinfunc.h	/^#define MT2701_PIN_272_G2_RXD3__FUNC_GPIO272 /;"	d
MT2701_PIN_274_G2_RXDV__FUNC_G2_RXDV	mt2701-pinfunc.h	/^#define MT2701_PIN_274_G2_RXDV__FUNC_G2_RXDV /;"	d
MT2701_PIN_274_G2_RXDV__FUNC_GPIO274	mt2701-pinfunc.h	/^#define MT2701_PIN_274_G2_RXDV__FUNC_GPIO274 /;"	d
MT2701_PIN_275_MDC__FUNC_ANT_SEL0	mt2701-pinfunc.h	/^#define MT2701_PIN_275_MDC__FUNC_ANT_SEL0 /;"	d
MT2701_PIN_275_MDC__FUNC_GPIO275	mt2701-pinfunc.h	/^#define MT2701_PIN_275_MDC__FUNC_GPIO275 /;"	d
MT2701_PIN_275_MDC__FUNC_MDC	mt2701-pinfunc.h	/^#define MT2701_PIN_275_MDC__FUNC_MDC /;"	d
MT2701_PIN_276_MDIO__FUNC_ANT_SEL1	mt2701-pinfunc.h	/^#define MT2701_PIN_276_MDIO__FUNC_ANT_SEL1 /;"	d
MT2701_PIN_276_MDIO__FUNC_GPIO276	mt2701-pinfunc.h	/^#define MT2701_PIN_276_MDIO__FUNC_GPIO276 /;"	d
MT2701_PIN_276_MDIO__FUNC_MDIO	mt2701-pinfunc.h	/^#define MT2701_PIN_276_MDIO__FUNC_MDIO /;"	d
MT2701_PIN_278_JTAG_RESET__FUNC_GPIO278	mt2701-pinfunc.h	/^#define MT2701_PIN_278_JTAG_RESET__FUNC_GPIO278 /;"	d
MT2701_PIN_278_JTAG_RESET__FUNC_JTAG_RESET	mt2701-pinfunc.h	/^#define MT2701_PIN_278_JTAG_RESET__FUNC_JTAG_RESET /;"	d
MT2701_PIN_27_EINT5__FUNC_CONN_MCU_TDI	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_CONN_MCU_TDI /;"	d
MT2701_PIN_27_EINT5__FUNC_DBG_MON_A_25	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_DBG_MON_A_25 /;"	d
MT2701_PIN_27_EINT5__FUNC_GPIO27	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_GPIO27 /;"	d
MT2701_PIN_27_EINT5__FUNC_IDDIG_P1	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_IDDIG_P1 /;"	d
MT2701_PIN_27_EINT5__FUNC_KROW2	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_KROW2 /;"	d
MT2701_PIN_27_EINT5__FUNC_PCIE1_WAKE_N	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_PCIE1_WAKE_N /;"	d
MT2701_PIN_27_EINT5__FUNC_URTS3	mt2701-pinfunc.h	/^#define MT2701_PIN_27_EINT5__FUNC_URTS3 /;"	d
MT2701_PIN_28_EINT6__FUNC_CONN_MCU_TRST_B	mt2701-pinfunc.h	/^#define MT2701_PIN_28_EINT6__FUNC_CONN_MCU_TRST_B /;"	d
MT2701_PIN_28_EINT6__FUNC_DBG_MON_A_24	mt2701-pinfunc.h	/^#define MT2701_PIN_28_EINT6__FUNC_DBG_MON_A_24 /;"	d
MT2701_PIN_28_EINT6__FUNC_DRV_VBUS	mt2701-pinfunc.h	/^#define MT2701_PIN_28_EINT6__FUNC_DRV_VBUS /;"	d
MT2701_PIN_28_EINT6__FUNC_GPIO28	mt2701-pinfunc.h	/^#define MT2701_PIN_28_EINT6__FUNC_GPIO28 /;"	d
MT2701_PIN_28_EINT6__FUNC_KROW1	mt2701-pinfunc.h	/^#define MT2701_PIN_28_EINT6__FUNC_KROW1 /;"	d
MT2701_PIN_28_EINT6__FUNC_PCIE0_WAKE_N	mt2701-pinfunc.h	/^#define MT2701_PIN_28_EINT6__FUNC_PCIE0_WAKE_N /;"	d
MT2701_PIN_29_EINT7__FUNC_CONN_MCU_AICE_JMSC	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_CONN_MCU_AICE_JMSC /;"	d
MT2701_PIN_29_EINT7__FUNC_CONN_MCU_TMS	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_CONN_MCU_TMS /;"	d
MT2701_PIN_29_EINT7__FUNC_DBG_MON_A_23	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_DBG_MON_A_23 /;"	d
MT2701_PIN_29_EINT7__FUNC_GPIO29	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_GPIO29 /;"	d
MT2701_PIN_29_EINT7__FUNC_IDDIG	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_IDDIG /;"	d
MT2701_PIN_29_EINT7__FUNC_KROW0	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_KROW0 /;"	d
MT2701_PIN_29_EINT7__FUNC_MSDC1_WP	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_MSDC1_WP /;"	d
MT2701_PIN_29_EINT7__FUNC_PCIE2_PERST_N	mt2701-pinfunc.h	/^#define MT2701_PIN_29_EINT7__FUNC_PCIE2_PERST_N /;"	d
MT2701_PIN_2_PWRAP_INT__FUNC_GPIO2	mt2701-pinfunc.h	/^#define MT2701_PIN_2_PWRAP_INT__FUNC_GPIO2 /;"	d
MT2701_PIN_2_PWRAP_INT__FUNC_PWRAP_INT	mt2701-pinfunc.h	/^#define MT2701_PIN_2_PWRAP_INT__FUNC_PWRAP_INT /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_DBG_MON_B_8	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_DBG_MON_B_8 /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_G1_RXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_G1_RXD0 /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_GPIO33	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_GPIO33 /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_I2S1_DATA	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_I2S1_DATA /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_I2S1_DATA_BYPS	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_I2S1_DATA_BYPS /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_IMG_TEST_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_IMG_TEST_CK /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_PCM_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_PCM_TX /;"	d
MT2701_PIN_33_I2S1_DATA__FUNC_WCN_PCM_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_33_I2S1_DATA__FUNC_WCN_PCM_TX /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_DBG_MON_B_7	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_DBG_MON_B_7 /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_G1_RXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_G1_RXD1 /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_GPIO34	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_GPIO34 /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_I2S1_DATA_IN	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_I2S1_DATA_IN /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_PCM_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_PCM_RX /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_VDEC_TEST_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_VDEC_TEST_CK /;"	d
MT2701_PIN_34_I2S1_DATA_IN__FUNC_WCN_PCM_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_34_I2S1_DATA_IN__FUNC_WCN_PCM_RX /;"	d
MT2701_PIN_35_I2S1_BCK__FUNC_DBG_MON_B_9	mt2701-pinfunc.h	/^#define MT2701_PIN_35_I2S1_BCK__FUNC_DBG_MON_B_9 /;"	d
MT2701_PIN_35_I2S1_BCK__FUNC_G1_RXD2	mt2701-pinfunc.h	/^#define MT2701_PIN_35_I2S1_BCK__FUNC_G1_RXD2 /;"	d
MT2701_PIN_35_I2S1_BCK__FUNC_GPIO35	mt2701-pinfunc.h	/^#define MT2701_PIN_35_I2S1_BCK__FUNC_GPIO35 /;"	d
MT2701_PIN_35_I2S1_BCK__FUNC_I2S1_BCK	mt2701-pinfunc.h	/^#define MT2701_PIN_35_I2S1_BCK__FUNC_I2S1_BCK /;"	d
MT2701_PIN_35_I2S1_BCK__FUNC_PCM_CLK0	mt2701-pinfunc.h	/^#define MT2701_PIN_35_I2S1_BCK__FUNC_PCM_CLK0 /;"	d
MT2701_PIN_35_I2S1_BCK__FUNC_WCN_PCM_CLKO	mt2701-pinfunc.h	/^#define MT2701_PIN_35_I2S1_BCK__FUNC_WCN_PCM_CLKO /;"	d
MT2701_PIN_36_I2S1_LRCK__FUNC_DBG_MON_B_10	mt2701-pinfunc.h	/^#define MT2701_PIN_36_I2S1_LRCK__FUNC_DBG_MON_B_10 /;"	d
MT2701_PIN_36_I2S1_LRCK__FUNC_G1_RXD3	mt2701-pinfunc.h	/^#define MT2701_PIN_36_I2S1_LRCK__FUNC_G1_RXD3 /;"	d
MT2701_PIN_36_I2S1_LRCK__FUNC_GPIO36	mt2701-pinfunc.h	/^#define MT2701_PIN_36_I2S1_LRCK__FUNC_GPIO36 /;"	d
MT2701_PIN_36_I2S1_LRCK__FUNC_I2S1_LRCK	mt2701-pinfunc.h	/^#define MT2701_PIN_36_I2S1_LRCK__FUNC_I2S1_LRCK /;"	d
MT2701_PIN_36_I2S1_LRCK__FUNC_PCM_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_36_I2S1_LRCK__FUNC_PCM_SYNC /;"	d
MT2701_PIN_36_I2S1_LRCK__FUNC_WCN_PCM_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_36_I2S1_LRCK__FUNC_WCN_PCM_SYNC /;"	d
MT2701_PIN_37_I2S1_MCLK__FUNC_DBG_MON_B_11	mt2701-pinfunc.h	/^#define MT2701_PIN_37_I2S1_MCLK__FUNC_DBG_MON_B_11 /;"	d
MT2701_PIN_37_I2S1_MCLK__FUNC_G1_RXDV	mt2701-pinfunc.h	/^#define MT2701_PIN_37_I2S1_MCLK__FUNC_G1_RXDV /;"	d
MT2701_PIN_37_I2S1_MCLK__FUNC_GPIO37	mt2701-pinfunc.h	/^#define MT2701_PIN_37_I2S1_MCLK__FUNC_GPIO37 /;"	d
MT2701_PIN_37_I2S1_MCLK__FUNC_I2S1_MCLK	mt2701-pinfunc.h	/^#define MT2701_PIN_37_I2S1_MCLK__FUNC_I2S1_MCLK /;"	d
MT2701_PIN_39_JTMS__FUNC_CONN_MCU_AICE_JMSC	mt2701-pinfunc.h	/^#define MT2701_PIN_39_JTMS__FUNC_CONN_MCU_AICE_JMSC /;"	d
MT2701_PIN_39_JTMS__FUNC_CONN_MCU_TMS	mt2701-pinfunc.h	/^#define MT2701_PIN_39_JTMS__FUNC_CONN_MCU_TMS /;"	d
MT2701_PIN_39_JTMS__FUNC_DFD_TMS_XI	mt2701-pinfunc.h	/^#define MT2701_PIN_39_JTMS__FUNC_DFD_TMS_XI /;"	d
MT2701_PIN_39_JTMS__FUNC_GPIO39	mt2701-pinfunc.h	/^#define MT2701_PIN_39_JTMS__FUNC_GPIO39 /;"	d
MT2701_PIN_39_JTMS__FUNC_JTMS	mt2701-pinfunc.h	/^#define MT2701_PIN_39_JTMS__FUNC_JTMS /;"	d
MT2701_PIN_3_PWRAP_SPI0_CK__FUNC_GPIO3	mt2701-pinfunc.h	/^#define MT2701_PIN_3_PWRAP_SPI0_CK__FUNC_GPIO3 /;"	d
MT2701_PIN_3_PWRAP_SPI0_CK__FUNC_PWRAP_SPICK_I	mt2701-pinfunc.h	/^#define MT2701_PIN_3_PWRAP_SPI0_CK__FUNC_PWRAP_SPICK_I /;"	d
MT2701_PIN_40_JTCK__FUNC_CONN_MCU_AICE_JCKC	mt2701-pinfunc.h	/^#define MT2701_PIN_40_JTCK__FUNC_CONN_MCU_AICE_JCKC /;"	d
MT2701_PIN_40_JTCK__FUNC_CONN_MCU_TCK1	mt2701-pinfunc.h	/^#define MT2701_PIN_40_JTCK__FUNC_CONN_MCU_TCK1 /;"	d
MT2701_PIN_40_JTCK__FUNC_DFD_TCK_XI	mt2701-pinfunc.h	/^#define MT2701_PIN_40_JTCK__FUNC_DFD_TCK_XI /;"	d
MT2701_PIN_40_JTCK__FUNC_GPIO40	mt2701-pinfunc.h	/^#define MT2701_PIN_40_JTCK__FUNC_GPIO40 /;"	d
MT2701_PIN_40_JTCK__FUNC_JTCK	mt2701-pinfunc.h	/^#define MT2701_PIN_40_JTCK__FUNC_JTCK /;"	d
MT2701_PIN_41_JTDI__FUNC_CONN_MCU_TDI	mt2701-pinfunc.h	/^#define MT2701_PIN_41_JTDI__FUNC_CONN_MCU_TDI /;"	d
MT2701_PIN_41_JTDI__FUNC_DFD_TDI_XI	mt2701-pinfunc.h	/^#define MT2701_PIN_41_JTDI__FUNC_DFD_TDI_XI /;"	d
MT2701_PIN_41_JTDI__FUNC_GPIO41	mt2701-pinfunc.h	/^#define MT2701_PIN_41_JTDI__FUNC_GPIO41 /;"	d
MT2701_PIN_41_JTDI__FUNC_JTDI	mt2701-pinfunc.h	/^#define MT2701_PIN_41_JTDI__FUNC_JTDI /;"	d
MT2701_PIN_42_JTDO__FUNC_CONN_MCU_TDO	mt2701-pinfunc.h	/^#define MT2701_PIN_42_JTDO__FUNC_CONN_MCU_TDO /;"	d
MT2701_PIN_42_JTDO__FUNC_DFD_TDO	mt2701-pinfunc.h	/^#define MT2701_PIN_42_JTDO__FUNC_DFD_TDO /;"	d
MT2701_PIN_42_JTDO__FUNC_GPIO42	mt2701-pinfunc.h	/^#define MT2701_PIN_42_JTDO__FUNC_GPIO42 /;"	d
MT2701_PIN_42_JTDO__FUNC_JTDO	mt2701-pinfunc.h	/^#define MT2701_PIN_42_JTDO__FUNC_JTDO /;"	d
MT2701_PIN_43_NCLE__FUNC_EXT_XCS2	mt2701-pinfunc.h	/^#define MT2701_PIN_43_NCLE__FUNC_EXT_XCS2 /;"	d
MT2701_PIN_43_NCLE__FUNC_GPIO43	mt2701-pinfunc.h	/^#define MT2701_PIN_43_NCLE__FUNC_GPIO43 /;"	d
MT2701_PIN_43_NCLE__FUNC_NCLE	mt2701-pinfunc.h	/^#define MT2701_PIN_43_NCLE__FUNC_NCLE /;"	d
MT2701_PIN_44_NCEB1__FUNC_GPIO44	mt2701-pinfunc.h	/^#define MT2701_PIN_44_NCEB1__FUNC_GPIO44 /;"	d
MT2701_PIN_44_NCEB1__FUNC_IDDIG	mt2701-pinfunc.h	/^#define MT2701_PIN_44_NCEB1__FUNC_IDDIG /;"	d
MT2701_PIN_44_NCEB1__FUNC_NCEB1	mt2701-pinfunc.h	/^#define MT2701_PIN_44_NCEB1__FUNC_NCEB1 /;"	d
MT2701_PIN_45_NCEB0__FUNC_DRV_VBUS	mt2701-pinfunc.h	/^#define MT2701_PIN_45_NCEB0__FUNC_DRV_VBUS /;"	d
MT2701_PIN_45_NCEB0__FUNC_GPIO45	mt2701-pinfunc.h	/^#define MT2701_PIN_45_NCEB0__FUNC_GPIO45 /;"	d
MT2701_PIN_45_NCEB0__FUNC_NCEB0	mt2701-pinfunc.h	/^#define MT2701_PIN_45_NCEB0__FUNC_NCEB0 /;"	d
MT2701_PIN_46_IR__FUNC_GPIO46	mt2701-pinfunc.h	/^#define MT2701_PIN_46_IR__FUNC_GPIO46 /;"	d
MT2701_PIN_46_IR__FUNC_IR	mt2701-pinfunc.h	/^#define MT2701_PIN_46_IR__FUNC_IR /;"	d
MT2701_PIN_47_NREB__FUNC_GPIO47	mt2701-pinfunc.h	/^#define MT2701_PIN_47_NREB__FUNC_GPIO47 /;"	d
MT2701_PIN_47_NREB__FUNC_IDDIG_P1	mt2701-pinfunc.h	/^#define MT2701_PIN_47_NREB__FUNC_IDDIG_P1 /;"	d
MT2701_PIN_47_NREB__FUNC_NREB	mt2701-pinfunc.h	/^#define MT2701_PIN_47_NREB__FUNC_NREB /;"	d
MT2701_PIN_48_NRNB__FUNC_DRV_VBUS_P1	mt2701-pinfunc.h	/^#define MT2701_PIN_48_NRNB__FUNC_DRV_VBUS_P1 /;"	d
MT2701_PIN_48_NRNB__FUNC_GPIO48	mt2701-pinfunc.h	/^#define MT2701_PIN_48_NRNB__FUNC_GPIO48 /;"	d
MT2701_PIN_48_NRNB__FUNC_NRNB	mt2701-pinfunc.h	/^#define MT2701_PIN_48_NRNB__FUNC_NRNB /;"	d
MT2701_PIN_49_I2S0_DATA__FUNC_DBG_MON_B_3	mt2701-pinfunc.h	/^#define MT2701_PIN_49_I2S0_DATA__FUNC_DBG_MON_B_3 /;"	d
MT2701_PIN_49_I2S0_DATA__FUNC_GPIO49	mt2701-pinfunc.h	/^#define MT2701_PIN_49_I2S0_DATA__FUNC_GPIO49 /;"	d
MT2701_PIN_49_I2S0_DATA__FUNC_I2S0_DATA	mt2701-pinfunc.h	/^#define MT2701_PIN_49_I2S0_DATA__FUNC_I2S0_DATA /;"	d
MT2701_PIN_49_I2S0_DATA__FUNC_I2S0_DATA_BYPS	mt2701-pinfunc.h	/^#define MT2701_PIN_49_I2S0_DATA__FUNC_I2S0_DATA_BYPS /;"	d
MT2701_PIN_49_I2S0_DATA__FUNC_PCM_TX	mt2701-pinfunc.h	/^#define MT2701_PIN_49_I2S0_DATA__FUNC_PCM_TX /;"	d
MT2701_PIN_49_I2S0_DATA__FUNC_WCN_I2S_DO	mt2701-pinfunc.h	/^#define MT2701_PIN_49_I2S0_DATA__FUNC_WCN_I2S_DO /;"	d
MT2701_PIN_4_PWRAP_SPI0_CSN__FUNC_GPIO4	mt2701-pinfunc.h	/^#define MT2701_PIN_4_PWRAP_SPI0_CSN__FUNC_GPIO4 /;"	d
MT2701_PIN_4_PWRAP_SPI0_CSN__FUNC_PWRAP_SPICS_B_I	mt2701-pinfunc.h	/^#define MT2701_PIN_4_PWRAP_SPI0_CSN__FUNC_PWRAP_SPICS_B_I /;"	d
MT2701_PIN_53_SPI0_CSN__FUNC_ADC_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_53_SPI0_CSN__FUNC_ADC_CK /;"	d
MT2701_PIN_53_SPI0_CSN__FUNC_DBG_MON_A_7	mt2701-pinfunc.h	/^#define MT2701_PIN_53_SPI0_CSN__FUNC_DBG_MON_A_7 /;"	d
MT2701_PIN_53_SPI0_CSN__FUNC_GPIO53	mt2701-pinfunc.h	/^#define MT2701_PIN_53_SPI0_CSN__FUNC_GPIO53 /;"	d
MT2701_PIN_53_SPI0_CSN__FUNC_PWM1	mt2701-pinfunc.h	/^#define MT2701_PIN_53_SPI0_CSN__FUNC_PWM1 /;"	d
MT2701_PIN_53_SPI0_CSN__FUNC_SPDIF	mt2701-pinfunc.h	/^#define MT2701_PIN_53_SPI0_CSN__FUNC_SPDIF /;"	d
MT2701_PIN_53_SPI0_CSN__FUNC_SPI0_CS	mt2701-pinfunc.h	/^#define MT2701_PIN_53_SPI0_CSN__FUNC_SPI0_CS /;"	d
MT2701_PIN_54_SPI0_CK__FUNC_ADC_DAT_IN	mt2701-pinfunc.h	/^#define MT2701_PIN_54_SPI0_CK__FUNC_ADC_DAT_IN /;"	d
MT2701_PIN_54_SPI0_CK__FUNC_DBG_MON_A_10	mt2701-pinfunc.h	/^#define MT2701_PIN_54_SPI0_CK__FUNC_DBG_MON_A_10 /;"	d
MT2701_PIN_54_SPI0_CK__FUNC_GPIO54	mt2701-pinfunc.h	/^#define MT2701_PIN_54_SPI0_CK__FUNC_GPIO54 /;"	d
MT2701_PIN_54_SPI0_CK__FUNC_SPDIF_IN1	mt2701-pinfunc.h	/^#define MT2701_PIN_54_SPI0_CK__FUNC_SPDIF_IN1 /;"	d
MT2701_PIN_54_SPI0_CK__FUNC_SPI0_CK	mt2701-pinfunc.h	/^#define MT2701_PIN_54_SPI0_CK__FUNC_SPI0_CK /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_ADC_WS	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_ADC_WS /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_DBG_MON_A_8	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_DBG_MON_A_8 /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_GPIO55	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_GPIO55 /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_MSDC1_WP	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_MSDC1_WP /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_PWM2	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_PWM2 /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_SPI0_MI	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_SPI0_MI /;"	d
MT2701_PIN_55_SPI0_MI__FUNC_SPI0_MO	mt2701-pinfunc.h	/^#define MT2701_PIN_55_SPI0_MI__FUNC_SPI0_MO /;"	d
MT2701_PIN_56_SPI0_MO__FUNC_DBG_MON_A_9	mt2701-pinfunc.h	/^#define MT2701_PIN_56_SPI0_MO__FUNC_DBG_MON_A_9 /;"	d
MT2701_PIN_56_SPI0_MO__FUNC_GPIO56	mt2701-pinfunc.h	/^#define MT2701_PIN_56_SPI0_MO__FUNC_GPIO56 /;"	d
MT2701_PIN_56_SPI0_MO__FUNC_SPDIF_IN0	mt2701-pinfunc.h	/^#define MT2701_PIN_56_SPI0_MO__FUNC_SPDIF_IN0 /;"	d
MT2701_PIN_56_SPI0_MO__FUNC_SPI0_MI	mt2701-pinfunc.h	/^#define MT2701_PIN_56_SPI0_MO__FUNC_SPI0_MI /;"	d
MT2701_PIN_56_SPI0_MO__FUNC_SPI0_MO	mt2701-pinfunc.h	/^#define MT2701_PIN_56_SPI0_MO__FUNC_SPI0_MO /;"	d
MT2701_PIN_57_SDA1__FUNC_GPIO57	mt2701-pinfunc.h	/^#define MT2701_PIN_57_SDA1__FUNC_GPIO57 /;"	d
MT2701_PIN_57_SDA1__FUNC_SDA1	mt2701-pinfunc.h	/^#define MT2701_PIN_57_SDA1__FUNC_SDA1 /;"	d
MT2701_PIN_58_SCL1__FUNC_GPIO58	mt2701-pinfunc.h	/^#define MT2701_PIN_58_SCL1__FUNC_GPIO58 /;"	d
MT2701_PIN_58_SCL1__FUNC_SCL1	mt2701-pinfunc.h	/^#define MT2701_PIN_58_SCL1__FUNC_SCL1 /;"	d
MT2701_PIN_5_PWRAP_SPI0_CK2__FUNC_ANT_SEL1	mt2701-pinfunc.h	/^#define MT2701_PIN_5_PWRAP_SPI0_CK2__FUNC_ANT_SEL1 /;"	d
MT2701_PIN_5_PWRAP_SPI0_CK2__FUNC_GPIO5	mt2701-pinfunc.h	/^#define MT2701_PIN_5_PWRAP_SPI0_CK2__FUNC_GPIO5 /;"	d
MT2701_PIN_5_PWRAP_SPI0_CK2__FUNC_PWRAP_SPICK2_I	mt2701-pinfunc.h	/^#define MT2701_PIN_5_PWRAP_SPI0_CK2__FUNC_PWRAP_SPICK2_I /;"	d
MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_ANT_SEL0	mt2701-pinfunc.h	/^#define MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_ANT_SEL0 /;"	d
MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_DBG_MON_A_0	mt2701-pinfunc.h	/^#define MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_DBG_MON_A_0 /;"	d
MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_GPIO6	mt2701-pinfunc.h	/^#define MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_GPIO6 /;"	d
MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_PWRAP_SPICS2_B_I	mt2701-pinfunc.h	/^#define MT2701_PIN_6_PWRAP_SPI0_CSN2__FUNC_PWRAP_SPICS2_B_I /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_DBG_MON_B_2	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_DBG_MON_B_2 /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_DISP_PWM	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_DISP_PWM /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_GPIO72	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_GPIO72 /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_I2S0_DATA_IN	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_I2S0_DATA_IN /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_PCM_RX	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_PCM_RX /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_PWM0	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_PWM0 /;"	d
MT2701_PIN_72_I2S0_DATA_IN__FUNC_WCN_I2S_DI	mt2701-pinfunc.h	/^#define MT2701_PIN_72_I2S0_DATA_IN__FUNC_WCN_I2S_DI /;"	d
MT2701_PIN_73_I2S0_LRCK__FUNC_DBG_MON_B_5	mt2701-pinfunc.h	/^#define MT2701_PIN_73_I2S0_LRCK__FUNC_DBG_MON_B_5 /;"	d
MT2701_PIN_73_I2S0_LRCK__FUNC_GPIO73	mt2701-pinfunc.h	/^#define MT2701_PIN_73_I2S0_LRCK__FUNC_GPIO73 /;"	d
MT2701_PIN_73_I2S0_LRCK__FUNC_I2S0_LRCK	mt2701-pinfunc.h	/^#define MT2701_PIN_73_I2S0_LRCK__FUNC_I2S0_LRCK /;"	d
MT2701_PIN_73_I2S0_LRCK__FUNC_PCM_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_73_I2S0_LRCK__FUNC_PCM_SYNC /;"	d
MT2701_PIN_73_I2S0_LRCK__FUNC_WCN_I2S_LRCK	mt2701-pinfunc.h	/^#define MT2701_PIN_73_I2S0_LRCK__FUNC_WCN_I2S_LRCK /;"	d
MT2701_PIN_74_I2S0_BCK__FUNC_DBG_MON_B_4	mt2701-pinfunc.h	/^#define MT2701_PIN_74_I2S0_BCK__FUNC_DBG_MON_B_4 /;"	d
MT2701_PIN_74_I2S0_BCK__FUNC_GPIO74	mt2701-pinfunc.h	/^#define MT2701_PIN_74_I2S0_BCK__FUNC_GPIO74 /;"	d
MT2701_PIN_74_I2S0_BCK__FUNC_I2S0_BCK	mt2701-pinfunc.h	/^#define MT2701_PIN_74_I2S0_BCK__FUNC_I2S0_BCK /;"	d
MT2701_PIN_74_I2S0_BCK__FUNC_PCM_CLK0	mt2701-pinfunc.h	/^#define MT2701_PIN_74_I2S0_BCK__FUNC_PCM_CLK0 /;"	d
MT2701_PIN_74_I2S0_BCK__FUNC_WCN_I2S_BCK	mt2701-pinfunc.h	/^#define MT2701_PIN_74_I2S0_BCK__FUNC_WCN_I2S_BCK /;"	d
MT2701_PIN_75_SDA0__FUNC_GPIO75	mt2701-pinfunc.h	/^#define MT2701_PIN_75_SDA0__FUNC_GPIO75 /;"	d
MT2701_PIN_75_SDA0__FUNC_SDA0	mt2701-pinfunc.h	/^#define MT2701_PIN_75_SDA0__FUNC_SDA0 /;"	d
MT2701_PIN_76_SCL0__FUNC_GPIO76	mt2701-pinfunc.h	/^#define MT2701_PIN_76_SCL0__FUNC_GPIO76 /;"	d
MT2701_PIN_76_SCL0__FUNC_SCL0	mt2701-pinfunc.h	/^#define MT2701_PIN_76_SCL0__FUNC_SCL0 /;"	d
MT2701_PIN_77_SDA2__FUNC_GPIO77	mt2701-pinfunc.h	/^#define MT2701_PIN_77_SDA2__FUNC_GPIO77 /;"	d
MT2701_PIN_77_SDA2__FUNC_SDA2	mt2701-pinfunc.h	/^#define MT2701_PIN_77_SDA2__FUNC_SDA2 /;"	d
MT2701_PIN_78_SCL2__FUNC_GPIO78	mt2701-pinfunc.h	/^#define MT2701_PIN_78_SCL2__FUNC_GPIO78 /;"	d
MT2701_PIN_78_SCL2__FUNC_SCL2	mt2701-pinfunc.h	/^#define MT2701_PIN_78_SCL2__FUNC_SCL2 /;"	d
MT2701_PIN_79_URXD0__FUNC_	mt2701-pinfunc.h	/^#define MT2701_PIN_79_URXD0__FUNC_ /;"	d
MT2701_PIN_79_URXD0__FUNC_GPIO79	mt2701-pinfunc.h	/^#define MT2701_PIN_79_URXD0__FUNC_GPIO79 /;"	d
MT2701_PIN_79_URXD0__FUNC_URXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_79_URXD0__FUNC_URXD0 /;"	d
MT2701_PIN_79_URXD0__FUNC_UTXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_79_URXD0__FUNC_UTXD0 /;"	d
MT2701_PIN_7_SPI1_CSN__FUNC_DBG_MON_B_12	mt2701-pinfunc.h	/^#define MT2701_PIN_7_SPI1_CSN__FUNC_DBG_MON_B_12 /;"	d
MT2701_PIN_7_SPI1_CSN__FUNC_GPIO7	mt2701-pinfunc.h	/^#define MT2701_PIN_7_SPI1_CSN__FUNC_GPIO7 /;"	d
MT2701_PIN_7_SPI1_CSN__FUNC_KCOL0	mt2701-pinfunc.h	/^#define MT2701_PIN_7_SPI1_CSN__FUNC_KCOL0 /;"	d
MT2701_PIN_7_SPI1_CSN__FUNC_SPI1_CS	mt2701-pinfunc.h	/^#define MT2701_PIN_7_SPI1_CSN__FUNC_SPI1_CS /;"	d
MT2701_PIN_80_UTXD0__FUNC_GPIO80	mt2701-pinfunc.h	/^#define MT2701_PIN_80_UTXD0__FUNC_GPIO80 /;"	d
MT2701_PIN_80_UTXD0__FUNC_URXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_80_UTXD0__FUNC_URXD0 /;"	d
MT2701_PIN_80_UTXD0__FUNC_UTXD0	mt2701-pinfunc.h	/^#define MT2701_PIN_80_UTXD0__FUNC_UTXD0 /;"	d
MT2701_PIN_81_URXD1__FUNC_GPIO81	mt2701-pinfunc.h	/^#define MT2701_PIN_81_URXD1__FUNC_GPIO81 /;"	d
MT2701_PIN_81_URXD1__FUNC_URXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_81_URXD1__FUNC_URXD1 /;"	d
MT2701_PIN_81_URXD1__FUNC_UTXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_81_URXD1__FUNC_UTXD1 /;"	d
MT2701_PIN_82_UTXD1__FUNC_GPIO82	mt2701-pinfunc.h	/^#define MT2701_PIN_82_UTXD1__FUNC_GPIO82 /;"	d
MT2701_PIN_82_UTXD1__FUNC_URXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_82_UTXD1__FUNC_URXD1 /;"	d
MT2701_PIN_82_UTXD1__FUNC_UTXD1	mt2701-pinfunc.h	/^#define MT2701_PIN_82_UTXD1__FUNC_UTXD1 /;"	d
MT2701_PIN_83_LCM_RST__FUNC_DBG_MON_B_1	mt2701-pinfunc.h	/^#define MT2701_PIN_83_LCM_RST__FUNC_DBG_MON_B_1 /;"	d
MT2701_PIN_83_LCM_RST__FUNC_GPIO83	mt2701-pinfunc.h	/^#define MT2701_PIN_83_LCM_RST__FUNC_GPIO83 /;"	d
MT2701_PIN_83_LCM_RST__FUNC_LCM_RST	mt2701-pinfunc.h	/^#define MT2701_PIN_83_LCM_RST__FUNC_LCM_RST /;"	d
MT2701_PIN_83_LCM_RST__FUNC_VDAC_CK_XI	mt2701-pinfunc.h	/^#define MT2701_PIN_83_LCM_RST__FUNC_VDAC_CK_XI /;"	d
MT2701_PIN_84_DSI_TE__FUNC_DBG_MON_B_0	mt2701-pinfunc.h	/^#define MT2701_PIN_84_DSI_TE__FUNC_DBG_MON_B_0 /;"	d
MT2701_PIN_84_DSI_TE__FUNC_DSI_TE	mt2701-pinfunc.h	/^#define MT2701_PIN_84_DSI_TE__FUNC_DSI_TE /;"	d
MT2701_PIN_84_DSI_TE__FUNC_GPIO84	mt2701-pinfunc.h	/^#define MT2701_PIN_84_DSI_TE__FUNC_GPIO84 /;"	d
MT2701_PIN_8_SPI1_MI__FUNC_DBG_MON_B_13	mt2701-pinfunc.h	/^#define MT2701_PIN_8_SPI1_MI__FUNC_DBG_MON_B_13 /;"	d
MT2701_PIN_8_SPI1_MI__FUNC_GPIO8	mt2701-pinfunc.h	/^#define MT2701_PIN_8_SPI1_MI__FUNC_GPIO8 /;"	d
MT2701_PIN_8_SPI1_MI__FUNC_KCOL1	mt2701-pinfunc.h	/^#define MT2701_PIN_8_SPI1_MI__FUNC_KCOL1 /;"	d
MT2701_PIN_8_SPI1_MI__FUNC_SPI1_MI	mt2701-pinfunc.h	/^#define MT2701_PIN_8_SPI1_MI__FUNC_SPI1_MI /;"	d
MT2701_PIN_8_SPI1_MI__FUNC_SPI1_MO	mt2701-pinfunc.h	/^#define MT2701_PIN_8_SPI1_MI__FUNC_SPI1_MO /;"	d
MT2701_PIN_91_TDN3__FUNC_GPI91	mt2701-pinfunc.h	/^#define MT2701_PIN_91_TDN3__FUNC_GPI91 /;"	d
MT2701_PIN_91_TDN3__FUNC_TDN3	mt2701-pinfunc.h	/^#define MT2701_PIN_91_TDN3__FUNC_TDN3 /;"	d
MT2701_PIN_92_TDP3__FUNC_GPI92	mt2701-pinfunc.h	/^#define MT2701_PIN_92_TDP3__FUNC_GPI92 /;"	d
MT2701_PIN_92_TDP3__FUNC_TDP3	mt2701-pinfunc.h	/^#define MT2701_PIN_92_TDP3__FUNC_TDP3 /;"	d
MT2701_PIN_93_TDN2__FUNC_GPI93	mt2701-pinfunc.h	/^#define MT2701_PIN_93_TDN2__FUNC_GPI93 /;"	d
MT2701_PIN_93_TDN2__FUNC_TDN2	mt2701-pinfunc.h	/^#define MT2701_PIN_93_TDN2__FUNC_TDN2 /;"	d
MT2701_PIN_94_TDP2__FUNC_GPI94	mt2701-pinfunc.h	/^#define MT2701_PIN_94_TDP2__FUNC_GPI94 /;"	d
MT2701_PIN_94_TDP2__FUNC_TDP2	mt2701-pinfunc.h	/^#define MT2701_PIN_94_TDP2__FUNC_TDP2 /;"	d
MT2701_PIN_95_TCN__FUNC_GPI95	mt2701-pinfunc.h	/^#define MT2701_PIN_95_TCN__FUNC_GPI95 /;"	d
MT2701_PIN_95_TCN__FUNC_TCN	mt2701-pinfunc.h	/^#define MT2701_PIN_95_TCN__FUNC_TCN /;"	d
MT2701_PIN_96_TCP__FUNC_GPI96	mt2701-pinfunc.h	/^#define MT2701_PIN_96_TCP__FUNC_GPI96 /;"	d
MT2701_PIN_96_TCP__FUNC_TCP	mt2701-pinfunc.h	/^#define MT2701_PIN_96_TCP__FUNC_TCP /;"	d
MT2701_PIN_97_TDN1__FUNC_GPI97	mt2701-pinfunc.h	/^#define MT2701_PIN_97_TDN1__FUNC_GPI97 /;"	d
MT2701_PIN_97_TDN1__FUNC_TDN1	mt2701-pinfunc.h	/^#define MT2701_PIN_97_TDN1__FUNC_TDN1 /;"	d
MT2701_PIN_98_TDP1__FUNC_GPI98	mt2701-pinfunc.h	/^#define MT2701_PIN_98_TDP1__FUNC_GPI98 /;"	d
MT2701_PIN_98_TDP1__FUNC_TDP1	mt2701-pinfunc.h	/^#define MT2701_PIN_98_TDP1__FUNC_TDP1 /;"	d
MT2701_PIN_99_TDN0__FUNC_GPI99	mt2701-pinfunc.h	/^#define MT2701_PIN_99_TDN0__FUNC_GPI99 /;"	d
MT2701_PIN_99_TDN0__FUNC_TDN0	mt2701-pinfunc.h	/^#define MT2701_PIN_99_TDN0__FUNC_TDN0 /;"	d
MT2701_PIN_9_SPI1_MO__FUNC_DBG_MON_B_14	mt2701-pinfunc.h	/^#define MT2701_PIN_9_SPI1_MO__FUNC_DBG_MON_B_14 /;"	d
MT2701_PIN_9_SPI1_MO__FUNC_EXT_FRAME_SYNC	mt2701-pinfunc.h	/^#define MT2701_PIN_9_SPI1_MO__FUNC_EXT_FRAME_SYNC /;"	d
MT2701_PIN_9_SPI1_MO__FUNC_GPIO9	mt2701-pinfunc.h	/^#define MT2701_PIN_9_SPI1_MO__FUNC_GPIO9 /;"	d
MT2701_PIN_9_SPI1_MO__FUNC_KCOL2	mt2701-pinfunc.h	/^#define MT2701_PIN_9_SPI1_MO__FUNC_KCOL2 /;"	d
MT2701_PIN_9_SPI1_MO__FUNC_SPI1_MI	mt2701-pinfunc.h	/^#define MT2701_PIN_9_SPI1_MO__FUNC_SPI1_MI /;"	d
MT2701_PIN_9_SPI1_MO__FUNC_SPI1_MO	mt2701-pinfunc.h	/^#define MT2701_PIN_9_SPI1_MO__FUNC_SPI1_MO /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_EINT49	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_EINT49 /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_GPIO0	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_GPIO0 /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_MSDC0_DAT7	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_MSDC0_DAT7 /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_NALE	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_NALE /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_PCM1_DO /;"	d
MT8135_PIN_0_MSDC0_DAT7__FUNC_SPI1_MO	mt8135-pinfunc.h	/^#define MT8135_PIN_0_MSDC0_DAT7__FUNC_SPI1_MO /;"	d
MT8135_PIN_100_SDA0__FUNC_A_FUNC_DIN_15	mt8135-pinfunc.h	/^#define MT8135_PIN_100_SDA0__FUNC_A_FUNC_DIN_15 /;"	d
MT8135_PIN_100_SDA0__FUNC_CLKM1	mt8135-pinfunc.h	/^#define MT8135_PIN_100_SDA0__FUNC_CLKM1 /;"	d
MT8135_PIN_100_SDA0__FUNC_EINT91	mt8135-pinfunc.h	/^#define MT8135_PIN_100_SDA0__FUNC_EINT91 /;"	d
MT8135_PIN_100_SDA0__FUNC_GPIO100	mt8135-pinfunc.h	/^#define MT8135_PIN_100_SDA0__FUNC_GPIO100 /;"	d
MT8135_PIN_100_SDA0__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_100_SDA0__FUNC_PWM1 /;"	d
MT8135_PIN_100_SDA0__FUNC_SDA0	mt8135-pinfunc.h	/^#define MT8135_PIN_100_SDA0__FUNC_SDA0 /;"	d
MT8135_PIN_101_SCL0__FUNC_A_FUNC_DIN_16	mt8135-pinfunc.h	/^#define MT8135_PIN_101_SCL0__FUNC_A_FUNC_DIN_16 /;"	d
MT8135_PIN_101_SCL0__FUNC_CLKM0	mt8135-pinfunc.h	/^#define MT8135_PIN_101_SCL0__FUNC_CLKM0 /;"	d
MT8135_PIN_101_SCL0__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_101_SCL0__FUNC_DISP_PWM /;"	d
MT8135_PIN_101_SCL0__FUNC_EINT90	mt8135-pinfunc.h	/^#define MT8135_PIN_101_SCL0__FUNC_EINT90 /;"	d
MT8135_PIN_101_SCL0__FUNC_GPIO101	mt8135-pinfunc.h	/^#define MT8135_PIN_101_SCL0__FUNC_GPIO101 /;"	d
MT8135_PIN_101_SCL0__FUNC_SCL0	mt8135-pinfunc.h	/^#define MT8135_PIN_101_SCL0__FUNC_SCL0 /;"	d
MT8135_PIN_102_EINT10_AUXIN2__FUNC_A_FUNC_DIN_17	mt8135-pinfunc.h	/^#define MT8135_PIN_102_EINT10_AUXIN2__FUNC_A_FUNC_DIN_17 /;"	d
MT8135_PIN_102_EINT10_AUXIN2__FUNC_EINT10	mt8135-pinfunc.h	/^#define MT8135_PIN_102_EINT10_AUXIN2__FUNC_EINT10 /;"	d
MT8135_PIN_102_EINT10_AUXIN2__FUNC_GPIO102	mt8135-pinfunc.h	/^#define MT8135_PIN_102_EINT10_AUXIN2__FUNC_GPIO102 /;"	d
MT8135_PIN_102_EINT10_AUXIN2__FUNC_TESTB_OUT16	mt8135-pinfunc.h	/^#define MT8135_PIN_102_EINT10_AUXIN2__FUNC_TESTB_OUT16 /;"	d
MT8135_PIN_102_EINT10_AUXIN2__FUNC_USB_TEST_IO_16	mt8135-pinfunc.h	/^#define MT8135_PIN_102_EINT10_AUXIN2__FUNC_USB_TEST_IO_16 /;"	d
MT8135_PIN_103_EINT11_AUXIN3__FUNC_A_FUNC_DIN_18	mt8135-pinfunc.h	/^#define MT8135_PIN_103_EINT11_AUXIN3__FUNC_A_FUNC_DIN_18 /;"	d
MT8135_PIN_103_EINT11_AUXIN3__FUNC_EINT11	mt8135-pinfunc.h	/^#define MT8135_PIN_103_EINT11_AUXIN3__FUNC_EINT11 /;"	d
MT8135_PIN_103_EINT11_AUXIN3__FUNC_GPIO103	mt8135-pinfunc.h	/^#define MT8135_PIN_103_EINT11_AUXIN3__FUNC_GPIO103 /;"	d
MT8135_PIN_103_EINT11_AUXIN3__FUNC_TESTB_OUT17	mt8135-pinfunc.h	/^#define MT8135_PIN_103_EINT11_AUXIN3__FUNC_TESTB_OUT17 /;"	d
MT8135_PIN_103_EINT11_AUXIN3__FUNC_USB_TEST_IO_17	mt8135-pinfunc.h	/^#define MT8135_PIN_103_EINT11_AUXIN3__FUNC_USB_TEST_IO_17 /;"	d
MT8135_PIN_104_EINT16_AUXIN4__FUNC_A_FUNC_DIN_19	mt8135-pinfunc.h	/^#define MT8135_PIN_104_EINT16_AUXIN4__FUNC_A_FUNC_DIN_19 /;"	d
MT8135_PIN_104_EINT16_AUXIN4__FUNC_EINT16	mt8135-pinfunc.h	/^#define MT8135_PIN_104_EINT16_AUXIN4__FUNC_EINT16 /;"	d
MT8135_PIN_104_EINT16_AUXIN4__FUNC_GPIO104	mt8135-pinfunc.h	/^#define MT8135_PIN_104_EINT16_AUXIN4__FUNC_GPIO104 /;"	d
MT8135_PIN_104_EINT16_AUXIN4__FUNC_TESTB_OUT18	mt8135-pinfunc.h	/^#define MT8135_PIN_104_EINT16_AUXIN4__FUNC_TESTB_OUT18 /;"	d
MT8135_PIN_104_EINT16_AUXIN4__FUNC_USB_TEST_IO_18	mt8135-pinfunc.h	/^#define MT8135_PIN_104_EINT16_AUXIN4__FUNC_USB_TEST_IO_18 /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_A_FUNC_DIN_20	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_A_FUNC_DIN_20 /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_DAC_CK /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_EINT10	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_EINT10 /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_GPIO105	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_GPIO105 /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_I2SIN_CK /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_PCM1_CK /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_TESTB_OUT19	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_TESTB_OUT19 /;"	d
MT8135_PIN_105_I2S_CLK__FUNC_USB_TEST_IO_19	mt8135-pinfunc.h	/^#define MT8135_PIN_105_I2S_CLK__FUNC_USB_TEST_IO_19 /;"	d
MT8135_PIN_106_I2S_WS__FUNC_A_FUNC_DIN_21	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_A_FUNC_DIN_21 /;"	d
MT8135_PIN_106_I2S_WS__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_DAC_WS /;"	d
MT8135_PIN_106_I2S_WS__FUNC_EINT13	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_EINT13 /;"	d
MT8135_PIN_106_I2S_WS__FUNC_GPIO106	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_GPIO106 /;"	d
MT8135_PIN_106_I2S_WS__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_I2SIN_WS /;"	d
MT8135_PIN_106_I2S_WS__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_PCM1_WS /;"	d
MT8135_PIN_106_I2S_WS__FUNC_TESTB_OUT20	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_TESTB_OUT20 /;"	d
MT8135_PIN_106_I2S_WS__FUNC_USB_TEST_IO_20	mt8135-pinfunc.h	/^#define MT8135_PIN_106_I2S_WS__FUNC_USB_TEST_IO_20 /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_A_FUNC_DIN_22	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_A_FUNC_DIN_22 /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_EINT11	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_EINT11 /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_GPIO107	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_GPIO107 /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_I2SIN_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_I2SIN_DAT /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_PCM1_DI /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_TESTB_OUT22	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_TESTB_OUT22 /;"	d
MT8135_PIN_107_I2S_DATA_IN__FUNC_USB_TEST_IO_21	mt8135-pinfunc.h	/^#define MT8135_PIN_107_I2S_DATA_IN__FUNC_USB_TEST_IO_21 /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_A_FUNC_DIN_23	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_A_FUNC_DIN_23 /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_EINT12	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_EINT12 /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_GPIO108	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_GPIO108 /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_PCM1_DO /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_TESTB_OUT23	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_TESTB_OUT23 /;"	d
MT8135_PIN_108_I2S_DATA_OUT__FUNC_USB_TEST_IO_22	mt8135-pinfunc.h	/^#define MT8135_PIN_108_I2S_DATA_OUT__FUNC_USB_TEST_IO_22 /;"	d
MT8135_PIN_109_EINT5__FUNC_A_FUNC_DIN_24	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_A_FUNC_DIN_24 /;"	d
MT8135_PIN_109_EINT5__FUNC_CLKM3	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_CLKM3 /;"	d
MT8135_PIN_109_EINT5__FUNC_EINT5	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_EINT5 /;"	d
MT8135_PIN_109_EINT5__FUNC_GPIO109	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_GPIO109 /;"	d
MT8135_PIN_109_EINT5__FUNC_GPU_JTRSTB	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_GPU_JTRSTB /;"	d
MT8135_PIN_109_EINT5__FUNC_PWM5	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_PWM5 /;"	d
MT8135_PIN_109_EINT5__FUNC_TESTB_OUT26	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_TESTB_OUT26 /;"	d
MT8135_PIN_109_EINT5__FUNC_USB_TEST_IO_23	mt8135-pinfunc.h	/^#define MT8135_PIN_109_EINT5__FUNC_USB_TEST_IO_23 /;"	d
MT8135_PIN_10_NCEB0__FUNC_EINT139	mt8135-pinfunc.h	/^#define MT8135_PIN_10_NCEB0__FUNC_EINT139 /;"	d
MT8135_PIN_10_NCEB0__FUNC_GPIO10	mt8135-pinfunc.h	/^#define MT8135_PIN_10_NCEB0__FUNC_GPIO10 /;"	d
MT8135_PIN_10_NCEB0__FUNC_NCEB0	mt8135-pinfunc.h	/^#define MT8135_PIN_10_NCEB0__FUNC_NCEB0 /;"	d
MT8135_PIN_10_NCEB0__FUNC_TESTA_OUT4	mt8135-pinfunc.h	/^#define MT8135_PIN_10_NCEB0__FUNC_TESTA_OUT4 /;"	d
MT8135_PIN_110_EINT6__FUNC_A_FUNC_DIN_25	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_A_FUNC_DIN_25 /;"	d
MT8135_PIN_110_EINT6__FUNC_CLKM4	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_CLKM4 /;"	d
MT8135_PIN_110_EINT6__FUNC_EINT6	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_EINT6 /;"	d
MT8135_PIN_110_EINT6__FUNC_GPIO110	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_GPIO110 /;"	d
MT8135_PIN_110_EINT6__FUNC_GPU_JTMS	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_GPU_JTMS /;"	d
MT8135_PIN_110_EINT6__FUNC_PWM6	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_PWM6 /;"	d
MT8135_PIN_110_EINT6__FUNC_TESTB_OUT27	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_TESTB_OUT27 /;"	d
MT8135_PIN_110_EINT6__FUNC_USB_TEST_IO_24	mt8135-pinfunc.h	/^#define MT8135_PIN_110_EINT6__FUNC_USB_TEST_IO_24 /;"	d
MT8135_PIN_111_EINT7__FUNC_A_FUNC_DIN_26	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_A_FUNC_DIN_26 /;"	d
MT8135_PIN_111_EINT7__FUNC_CLKM5	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_CLKM5 /;"	d
MT8135_PIN_111_EINT7__FUNC_EINT7	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_EINT7 /;"	d
MT8135_PIN_111_EINT7__FUNC_GPIO111	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_GPIO111 /;"	d
MT8135_PIN_111_EINT7__FUNC_GPU_JTDO	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_GPU_JTDO /;"	d
MT8135_PIN_111_EINT7__FUNC_PWM7	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_PWM7 /;"	d
MT8135_PIN_111_EINT7__FUNC_TESTB_OUT28	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_TESTB_OUT28 /;"	d
MT8135_PIN_111_EINT7__FUNC_USB_TEST_IO_25	mt8135-pinfunc.h	/^#define MT8135_PIN_111_EINT7__FUNC_USB_TEST_IO_25 /;"	d
MT8135_PIN_112_EINT8__FUNC_CLKM6	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_CLKM6 /;"	d
MT8135_PIN_112_EINT8__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_DISP_PWM /;"	d
MT8135_PIN_112_EINT8__FUNC_EINT8	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_EINT8 /;"	d
MT8135_PIN_112_EINT8__FUNC_EXT_FRAME_SYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_EXT_FRAME_SYNC /;"	d
MT8135_PIN_112_EINT8__FUNC_GPIO112	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_GPIO112 /;"	d
MT8135_PIN_112_EINT8__FUNC_GPU_JTDI	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_GPU_JTDI /;"	d
MT8135_PIN_112_EINT8__FUNC_TESTB_OUT29	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_TESTB_OUT29 /;"	d
MT8135_PIN_112_EINT8__FUNC_USB_TEST_IO_26	mt8135-pinfunc.h	/^#define MT8135_PIN_112_EINT8__FUNC_USB_TEST_IO_26 /;"	d
MT8135_PIN_113_EINT9__FUNC_A_FUNC_DIN_27	mt8135-pinfunc.h	/^#define MT8135_PIN_113_EINT9__FUNC_A_FUNC_DIN_27 /;"	d
MT8135_PIN_113_EINT9__FUNC_EINT9	mt8135-pinfunc.h	/^#define MT8135_PIN_113_EINT9__FUNC_EINT9 /;"	d
MT8135_PIN_113_EINT9__FUNC_GPIO113	mt8135-pinfunc.h	/^#define MT8135_PIN_113_EINT9__FUNC_GPIO113 /;"	d
MT8135_PIN_113_EINT9__FUNC_GPU_JTCK	mt8135-pinfunc.h	/^#define MT8135_PIN_113_EINT9__FUNC_GPU_JTCK /;"	d
MT8135_PIN_113_EINT9__FUNC_TESTB_OUT30	mt8135-pinfunc.h	/^#define MT8135_PIN_113_EINT9__FUNC_TESTB_OUT30 /;"	d
MT8135_PIN_113_EINT9__FUNC_USB_DRVVBUS	mt8135-pinfunc.h	/^#define MT8135_PIN_113_EINT9__FUNC_USB_DRVVBUS /;"	d
MT8135_PIN_114_LPCE1B__FUNC_A_FUNC_DIN_28	mt8135-pinfunc.h	/^#define MT8135_PIN_114_LPCE1B__FUNC_A_FUNC_DIN_28 /;"	d
MT8135_PIN_114_LPCE1B__FUNC_EINT127	mt8135-pinfunc.h	/^#define MT8135_PIN_114_LPCE1B__FUNC_EINT127 /;"	d
MT8135_PIN_114_LPCE1B__FUNC_GPIO114	mt8135-pinfunc.h	/^#define MT8135_PIN_114_LPCE1B__FUNC_GPIO114 /;"	d
MT8135_PIN_114_LPCE1B__FUNC_LPCE1B	mt8135-pinfunc.h	/^#define MT8135_PIN_114_LPCE1B__FUNC_LPCE1B /;"	d
MT8135_PIN_114_LPCE1B__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_114_LPCE1B__FUNC_PWM2 /;"	d
MT8135_PIN_114_LPCE1B__FUNC_TESTB_OUT14	mt8135-pinfunc.h	/^#define MT8135_PIN_114_LPCE1B__FUNC_TESTB_OUT14 /;"	d
MT8135_PIN_115_LPCE0B__FUNC_A_FUNC_DIN_29	mt8135-pinfunc.h	/^#define MT8135_PIN_115_LPCE0B__FUNC_A_FUNC_DIN_29 /;"	d
MT8135_PIN_115_LPCE0B__FUNC_EINT126	mt8135-pinfunc.h	/^#define MT8135_PIN_115_LPCE0B__FUNC_EINT126 /;"	d
MT8135_PIN_115_LPCE0B__FUNC_GPIO115	mt8135-pinfunc.h	/^#define MT8135_PIN_115_LPCE0B__FUNC_GPIO115 /;"	d
MT8135_PIN_115_LPCE0B__FUNC_LPCE0B	mt8135-pinfunc.h	/^#define MT8135_PIN_115_LPCE0B__FUNC_LPCE0B /;"	d
MT8135_PIN_115_LPCE0B__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_115_LPCE0B__FUNC_PWM1 /;"	d
MT8135_PIN_115_LPCE0B__FUNC_TESTB_OUT15	mt8135-pinfunc.h	/^#define MT8135_PIN_115_LPCE0B__FUNC_TESTB_OUT15 /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_DISP_PWM /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_EINT77	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_EINT77 /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_GPIO116	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_GPIO116 /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_LSDI	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_LSDI /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_PWM1 /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_PWM2 /;"	d
MT8135_PIN_116_DISP_PWM__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_116_DISP_PWM__FUNC_PWM3 /;"	d
MT8135_PIN_117_EINT1__FUNC_CLKM1	mt8135-pinfunc.h	/^#define MT8135_PIN_117_EINT1__FUNC_CLKM1 /;"	d
MT8135_PIN_117_EINT1__FUNC_EINT1	mt8135-pinfunc.h	/^#define MT8135_PIN_117_EINT1__FUNC_EINT1 /;"	d
MT8135_PIN_117_EINT1__FUNC_GPIO117	mt8135-pinfunc.h	/^#define MT8135_PIN_117_EINT1__FUNC_GPIO117 /;"	d
MT8135_PIN_117_EINT1__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_117_EINT1__FUNC_PWM2 /;"	d
MT8135_PIN_117_EINT1__FUNC_USB_SDA	mt8135-pinfunc.h	/^#define MT8135_PIN_117_EINT1__FUNC_USB_SDA /;"	d
MT8135_PIN_117_EINT1__FUNC_USB_TEST_IO_13	mt8135-pinfunc.h	/^#define MT8135_PIN_117_EINT1__FUNC_USB_TEST_IO_13 /;"	d
MT8135_PIN_118_EINT2__FUNC_A_FUNC_DIN_30	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_A_FUNC_DIN_30 /;"	d
MT8135_PIN_118_EINT2__FUNC_CLKM2	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_CLKM2 /;"	d
MT8135_PIN_118_EINT2__FUNC_EINT2	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_EINT2 /;"	d
MT8135_PIN_118_EINT2__FUNC_GPIO118	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_GPIO118 /;"	d
MT8135_PIN_118_EINT2__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_PWM3 /;"	d
MT8135_PIN_118_EINT2__FUNC_SRCLKENAI2	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_SRCLKENAI2 /;"	d
MT8135_PIN_118_EINT2__FUNC_USB_TEST_IO_14	mt8135-pinfunc.h	/^#define MT8135_PIN_118_EINT2__FUNC_USB_TEST_IO_14 /;"	d
MT8135_PIN_119_EINT3__FUNC_EINT3	mt8135-pinfunc.h	/^#define MT8135_PIN_119_EINT3__FUNC_EINT3 /;"	d
MT8135_PIN_119_EINT3__FUNC_EXT_26M_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_119_EINT3__FUNC_EXT_26M_CK /;"	d
MT8135_PIN_119_EINT3__FUNC_GPIO119	mt8135-pinfunc.h	/^#define MT8135_PIN_119_EINT3__FUNC_GPIO119 /;"	d
MT8135_PIN_119_EINT3__FUNC_SRCLKENAI1	mt8135-pinfunc.h	/^#define MT8135_PIN_119_EINT3__FUNC_SRCLKENAI1 /;"	d
MT8135_PIN_119_EINT3__FUNC_USB_TEST_IO_15	mt8135-pinfunc.h	/^#define MT8135_PIN_119_EINT3__FUNC_USB_TEST_IO_15 /;"	d
MT8135_PIN_11_NCEB1__FUNC_EINT140	mt8135-pinfunc.h	/^#define MT8135_PIN_11_NCEB1__FUNC_EINT140 /;"	d
MT8135_PIN_11_NCEB1__FUNC_GPIO11	mt8135-pinfunc.h	/^#define MT8135_PIN_11_NCEB1__FUNC_GPIO11 /;"	d
MT8135_PIN_11_NCEB1__FUNC_NCEB1	mt8135-pinfunc.h	/^#define MT8135_PIN_11_NCEB1__FUNC_NCEB1 /;"	d
MT8135_PIN_11_NCEB1__FUNC_TESTA_OUT5	mt8135-pinfunc.h	/^#define MT8135_PIN_11_NCEB1__FUNC_TESTA_OUT5 /;"	d
MT8135_PIN_11_NCEB1__FUNC_USB_DRVVBUS	mt8135-pinfunc.h	/^#define MT8135_PIN_11_NCEB1__FUNC_USB_DRVVBUS /;"	d
MT8135_PIN_120_EINT4__FUNC_A_FUNC_DIN_31	mt8135-pinfunc.h	/^#define MT8135_PIN_120_EINT4__FUNC_A_FUNC_DIN_31 /;"	d
MT8135_PIN_120_EINT4__FUNC_EINT4	mt8135-pinfunc.h	/^#define MT8135_PIN_120_EINT4__FUNC_EINT4 /;"	d
MT8135_PIN_120_EINT4__FUNC_GPIO120	mt8135-pinfunc.h	/^#define MT8135_PIN_120_EINT4__FUNC_GPIO120 /;"	d
MT8135_PIN_120_EINT4__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_120_EINT4__FUNC_PWM4 /;"	d
MT8135_PIN_120_EINT4__FUNC_USB_DRVVBUS	mt8135-pinfunc.h	/^#define MT8135_PIN_120_EINT4__FUNC_USB_DRVVBUS /;"	d
MT8135_PIN_121_DPIDE__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_121_DPIDE__FUNC_DPI0_DE	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_DPI0_DE /;"	d
MT8135_PIN_121_DPIDE__FUNC_EINT100	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_EINT100 /;"	d
MT8135_PIN_121_DPIDE__FUNC_GPIO121	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_GPIO121 /;"	d
MT8135_PIN_121_DPIDE__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_121_DPIDE__FUNC_IRDA_TXD	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_IRDA_TXD /;"	d
MT8135_PIN_121_DPIDE__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_121_DPIDE__FUNC_PCM1_DO /;"	d
MT8135_PIN_122_DPICK__FUNC_DPI0_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_122_DPICK__FUNC_DPI0_CK /;"	d
MT8135_PIN_122_DPICK__FUNC_EINT101	mt8135-pinfunc.h	/^#define MT8135_PIN_122_DPICK__FUNC_EINT101 /;"	d
MT8135_PIN_122_DPICK__FUNC_GPIO122	mt8135-pinfunc.h	/^#define MT8135_PIN_122_DPICK__FUNC_GPIO122 /;"	d
MT8135_PIN_122_DPICK__FUNC_I2SIN_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_122_DPICK__FUNC_I2SIN_DAT /;"	d
MT8135_PIN_122_DPICK__FUNC_IRDA_PDN	mt8135-pinfunc.h	/^#define MT8135_PIN_122_DPICK__FUNC_IRDA_PDN /;"	d
MT8135_PIN_122_DPICK__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_122_DPICK__FUNC_PCM1_DI /;"	d
MT8135_PIN_123_DPIG4__FUNC_CM2DAT_2X_0	mt8135-pinfunc.h	/^#define MT8135_PIN_123_DPIG4__FUNC_CM2DAT_2X_0 /;"	d
MT8135_PIN_123_DPIG4__FUNC_DPI0_G4	mt8135-pinfunc.h	/^#define MT8135_PIN_123_DPIG4__FUNC_DPI0_G4 /;"	d
MT8135_PIN_123_DPIG4__FUNC_DSP2_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_123_DPIG4__FUNC_DSP2_ID /;"	d
MT8135_PIN_123_DPIG4__FUNC_EINT114	mt8135-pinfunc.h	/^#define MT8135_PIN_123_DPIG4__FUNC_EINT114 /;"	d
MT8135_PIN_123_DPIG4__FUNC_GPIO123	mt8135-pinfunc.h	/^#define MT8135_PIN_123_DPIG4__FUNC_GPIO123 /;"	d
MT8135_PIN_124_DPIG5__FUNC_CM2DAT_2X_1	mt8135-pinfunc.h	/^#define MT8135_PIN_124_DPIG5__FUNC_CM2DAT_2X_1 /;"	d
MT8135_PIN_124_DPIG5__FUNC_DPI0_G5	mt8135-pinfunc.h	/^#define MT8135_PIN_124_DPIG5__FUNC_DPI0_G5 /;"	d
MT8135_PIN_124_DPIG5__FUNC_DSP2_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_124_DPIG5__FUNC_DSP2_ICK /;"	d
MT8135_PIN_124_DPIG5__FUNC_EINT115	mt8135-pinfunc.h	/^#define MT8135_PIN_124_DPIG5__FUNC_EINT115 /;"	d
MT8135_PIN_124_DPIG5__FUNC_GPIO124	mt8135-pinfunc.h	/^#define MT8135_PIN_124_DPIG5__FUNC_GPIO124 /;"	d
MT8135_PIN_125_DPIR3__FUNC_CM2DAT_2X_7	mt8135-pinfunc.h	/^#define MT8135_PIN_125_DPIR3__FUNC_CM2DAT_2X_7 /;"	d
MT8135_PIN_125_DPIR3__FUNC_DPI0_R3	mt8135-pinfunc.h	/^#define MT8135_PIN_125_DPIR3__FUNC_DPI0_R3 /;"	d
MT8135_PIN_125_DPIR3__FUNC_EINT121	mt8135-pinfunc.h	/^#define MT8135_PIN_125_DPIR3__FUNC_EINT121 /;"	d
MT8135_PIN_125_DPIR3__FUNC_GPIO125	mt8135-pinfunc.h	/^#define MT8135_PIN_125_DPIR3__FUNC_GPIO125 /;"	d
MT8135_PIN_126_DPIG1__FUNC_DPI0_G1	mt8135-pinfunc.h	/^#define MT8135_PIN_126_DPIG1__FUNC_DPI0_G1 /;"	d
MT8135_PIN_126_DPIG1__FUNC_DSP1_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_126_DPIG1__FUNC_DSP1_ICK /;"	d
MT8135_PIN_126_DPIG1__FUNC_EINT111	mt8135-pinfunc.h	/^#define MT8135_PIN_126_DPIG1__FUNC_EINT111 /;"	d
MT8135_PIN_126_DPIG1__FUNC_GPIO126	mt8135-pinfunc.h	/^#define MT8135_PIN_126_DPIG1__FUNC_GPIO126 /;"	d
MT8135_PIN_127_DPIVSYNC__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_127_DPIVSYNC__FUNC_DAC_CK /;"	d
MT8135_PIN_127_DPIVSYNC__FUNC_DPI0_VSYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_127_DPIVSYNC__FUNC_DPI0_VSYNC /;"	d
MT8135_PIN_127_DPIVSYNC__FUNC_EINT98	mt8135-pinfunc.h	/^#define MT8135_PIN_127_DPIVSYNC__FUNC_EINT98 /;"	d
MT8135_PIN_127_DPIVSYNC__FUNC_GPIO127	mt8135-pinfunc.h	/^#define MT8135_PIN_127_DPIVSYNC__FUNC_GPIO127 /;"	d
MT8135_PIN_127_DPIVSYNC__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_127_DPIVSYNC__FUNC_I2SIN_CK /;"	d
MT8135_PIN_127_DPIVSYNC__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_127_DPIVSYNC__FUNC_PCM1_CK /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_DAC_WS /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_DPI0_HSYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_DPI0_HSYNC /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_EINT99	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_EINT99 /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_GPIO128	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_GPIO128 /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_I2SIN_WS /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_IRDA_RXD	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_IRDA_RXD /;"	d
MT8135_PIN_128_DPIHSYNC__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_128_DPIHSYNC__FUNC_PCM1_WS /;"	d
MT8135_PIN_129_DPIB0__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_129_DPIB0__FUNC_DISP_PWM /;"	d
MT8135_PIN_129_DPIB0__FUNC_DPI0_B0	mt8135-pinfunc.h	/^#define MT8135_PIN_129_DPIB0__FUNC_DPI0_B0 /;"	d
MT8135_PIN_129_DPIB0__FUNC_EINT102	mt8135-pinfunc.h	/^#define MT8135_PIN_129_DPIB0__FUNC_EINT102 /;"	d
MT8135_PIN_129_DPIB0__FUNC_GPIO129	mt8135-pinfunc.h	/^#define MT8135_PIN_129_DPIB0__FUNC_GPIO129 /;"	d
MT8135_PIN_129_DPIB0__FUNC_SCL0	mt8135-pinfunc.h	/^#define MT8135_PIN_129_DPIB0__FUNC_SCL0 /;"	d
MT8135_PIN_12_NRNB__FUNC_A_FUNC_DOUT_4	mt8135-pinfunc.h	/^#define MT8135_PIN_12_NRNB__FUNC_A_FUNC_DOUT_4 /;"	d
MT8135_PIN_12_NRNB__FUNC_EINT141	mt8135-pinfunc.h	/^#define MT8135_PIN_12_NRNB__FUNC_EINT141 /;"	d
MT8135_PIN_12_NRNB__FUNC_GPIO12	mt8135-pinfunc.h	/^#define MT8135_PIN_12_NRNB__FUNC_GPIO12 /;"	d
MT8135_PIN_12_NRNB__FUNC_NRNB	mt8135-pinfunc.h	/^#define MT8135_PIN_12_NRNB__FUNC_NRNB /;"	d
MT8135_PIN_12_NRNB__FUNC_TESTA_OUT6	mt8135-pinfunc.h	/^#define MT8135_PIN_12_NRNB__FUNC_TESTA_OUT6 /;"	d
MT8135_PIN_130_DPIB1__FUNC_CLKM0	mt8135-pinfunc.h	/^#define MT8135_PIN_130_DPIB1__FUNC_CLKM0 /;"	d
MT8135_PIN_130_DPIB1__FUNC_DPI0_B1	mt8135-pinfunc.h	/^#define MT8135_PIN_130_DPIB1__FUNC_DPI0_B1 /;"	d
MT8135_PIN_130_DPIB1__FUNC_EINT103	mt8135-pinfunc.h	/^#define MT8135_PIN_130_DPIB1__FUNC_EINT103 /;"	d
MT8135_PIN_130_DPIB1__FUNC_GPIO130	mt8135-pinfunc.h	/^#define MT8135_PIN_130_DPIB1__FUNC_GPIO130 /;"	d
MT8135_PIN_130_DPIB1__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_130_DPIB1__FUNC_PWM1 /;"	d
MT8135_PIN_130_DPIB1__FUNC_SDA0	mt8135-pinfunc.h	/^#define MT8135_PIN_130_DPIB1__FUNC_SDA0 /;"	d
MT8135_PIN_131_DPIB2__FUNC_CLKM1	mt8135-pinfunc.h	/^#define MT8135_PIN_131_DPIB2__FUNC_CLKM1 /;"	d
MT8135_PIN_131_DPIB2__FUNC_DPI0_B2	mt8135-pinfunc.h	/^#define MT8135_PIN_131_DPIB2__FUNC_DPI0_B2 /;"	d
MT8135_PIN_131_DPIB2__FUNC_EINT104	mt8135-pinfunc.h	/^#define MT8135_PIN_131_DPIB2__FUNC_EINT104 /;"	d
MT8135_PIN_131_DPIB2__FUNC_GPIO131	mt8135-pinfunc.h	/^#define MT8135_PIN_131_DPIB2__FUNC_GPIO131 /;"	d
MT8135_PIN_131_DPIB2__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_131_DPIB2__FUNC_PWM2 /;"	d
MT8135_PIN_131_DPIB2__FUNC_SCL1	mt8135-pinfunc.h	/^#define MT8135_PIN_131_DPIB2__FUNC_SCL1 /;"	d
MT8135_PIN_132_DPIB3__FUNC_CLKM2	mt8135-pinfunc.h	/^#define MT8135_PIN_132_DPIB3__FUNC_CLKM2 /;"	d
MT8135_PIN_132_DPIB3__FUNC_DPI0_B3	mt8135-pinfunc.h	/^#define MT8135_PIN_132_DPIB3__FUNC_DPI0_B3 /;"	d
MT8135_PIN_132_DPIB3__FUNC_EINT105	mt8135-pinfunc.h	/^#define MT8135_PIN_132_DPIB3__FUNC_EINT105 /;"	d
MT8135_PIN_132_DPIB3__FUNC_GPIO132	mt8135-pinfunc.h	/^#define MT8135_PIN_132_DPIB3__FUNC_GPIO132 /;"	d
MT8135_PIN_132_DPIB3__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_132_DPIB3__FUNC_PWM3 /;"	d
MT8135_PIN_132_DPIB3__FUNC_SDA1	mt8135-pinfunc.h	/^#define MT8135_PIN_132_DPIB3__FUNC_SDA1 /;"	d
MT8135_PIN_133_DPIB4__FUNC_CLKM3	mt8135-pinfunc.h	/^#define MT8135_PIN_133_DPIB4__FUNC_CLKM3 /;"	d
MT8135_PIN_133_DPIB4__FUNC_DPI0_B4	mt8135-pinfunc.h	/^#define MT8135_PIN_133_DPIB4__FUNC_DPI0_B4 /;"	d
MT8135_PIN_133_DPIB4__FUNC_EINT106	mt8135-pinfunc.h	/^#define MT8135_PIN_133_DPIB4__FUNC_EINT106 /;"	d
MT8135_PIN_133_DPIB4__FUNC_GPIO133	mt8135-pinfunc.h	/^#define MT8135_PIN_133_DPIB4__FUNC_GPIO133 /;"	d
MT8135_PIN_133_DPIB4__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_133_DPIB4__FUNC_PWM4 /;"	d
MT8135_PIN_133_DPIB4__FUNC_SCL2	mt8135-pinfunc.h	/^#define MT8135_PIN_133_DPIB4__FUNC_SCL2 /;"	d
MT8135_PIN_134_DPIB5__FUNC_CLKM4	mt8135-pinfunc.h	/^#define MT8135_PIN_134_DPIB5__FUNC_CLKM4 /;"	d
MT8135_PIN_134_DPIB5__FUNC_DPI0_B5	mt8135-pinfunc.h	/^#define MT8135_PIN_134_DPIB5__FUNC_DPI0_B5 /;"	d
MT8135_PIN_134_DPIB5__FUNC_EINT107	mt8135-pinfunc.h	/^#define MT8135_PIN_134_DPIB5__FUNC_EINT107 /;"	d
MT8135_PIN_134_DPIB5__FUNC_GPIO134	mt8135-pinfunc.h	/^#define MT8135_PIN_134_DPIB5__FUNC_GPIO134 /;"	d
MT8135_PIN_134_DPIB5__FUNC_PWM5	mt8135-pinfunc.h	/^#define MT8135_PIN_134_DPIB5__FUNC_PWM5 /;"	d
MT8135_PIN_134_DPIB5__FUNC_SDA2	mt8135-pinfunc.h	/^#define MT8135_PIN_134_DPIB5__FUNC_SDA2 /;"	d
MT8135_PIN_135_DPIB6__FUNC_CLKM5	mt8135-pinfunc.h	/^#define MT8135_PIN_135_DPIB6__FUNC_CLKM5 /;"	d
MT8135_PIN_135_DPIB6__FUNC_DPI0_B6	mt8135-pinfunc.h	/^#define MT8135_PIN_135_DPIB6__FUNC_DPI0_B6 /;"	d
MT8135_PIN_135_DPIB6__FUNC_EINT108	mt8135-pinfunc.h	/^#define MT8135_PIN_135_DPIB6__FUNC_EINT108 /;"	d
MT8135_PIN_135_DPIB6__FUNC_GPIO135	mt8135-pinfunc.h	/^#define MT8135_PIN_135_DPIB6__FUNC_GPIO135 /;"	d
MT8135_PIN_135_DPIB6__FUNC_PWM6	mt8135-pinfunc.h	/^#define MT8135_PIN_135_DPIB6__FUNC_PWM6 /;"	d
MT8135_PIN_135_DPIB6__FUNC_SCL3	mt8135-pinfunc.h	/^#define MT8135_PIN_135_DPIB6__FUNC_SCL3 /;"	d
MT8135_PIN_136_DPIB7__FUNC_CLKM6	mt8135-pinfunc.h	/^#define MT8135_PIN_136_DPIB7__FUNC_CLKM6 /;"	d
MT8135_PIN_136_DPIB7__FUNC_DPI0_B7	mt8135-pinfunc.h	/^#define MT8135_PIN_136_DPIB7__FUNC_DPI0_B7 /;"	d
MT8135_PIN_136_DPIB7__FUNC_EINT109	mt8135-pinfunc.h	/^#define MT8135_PIN_136_DPIB7__FUNC_EINT109 /;"	d
MT8135_PIN_136_DPIB7__FUNC_GPIO136	mt8135-pinfunc.h	/^#define MT8135_PIN_136_DPIB7__FUNC_GPIO136 /;"	d
MT8135_PIN_136_DPIB7__FUNC_PWM7	mt8135-pinfunc.h	/^#define MT8135_PIN_136_DPIB7__FUNC_PWM7 /;"	d
MT8135_PIN_136_DPIB7__FUNC_SDA3	mt8135-pinfunc.h	/^#define MT8135_PIN_136_DPIB7__FUNC_SDA3 /;"	d
MT8135_PIN_137_DPIG0__FUNC_DPI0_G0	mt8135-pinfunc.h	/^#define MT8135_PIN_137_DPIG0__FUNC_DPI0_G0 /;"	d
MT8135_PIN_137_DPIG0__FUNC_DSP1_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_137_DPIG0__FUNC_DSP1_ID /;"	d
MT8135_PIN_137_DPIG0__FUNC_EINT110	mt8135-pinfunc.h	/^#define MT8135_PIN_137_DPIG0__FUNC_EINT110 /;"	d
MT8135_PIN_137_DPIG0__FUNC_GPIO137	mt8135-pinfunc.h	/^#define MT8135_PIN_137_DPIG0__FUNC_GPIO137 /;"	d
MT8135_PIN_138_DPIG2__FUNC_DPI0_G2	mt8135-pinfunc.h	/^#define MT8135_PIN_138_DPIG2__FUNC_DPI0_G2 /;"	d
MT8135_PIN_138_DPIG2__FUNC_DSP1_IMS	mt8135-pinfunc.h	/^#define MT8135_PIN_138_DPIG2__FUNC_DSP1_IMS /;"	d
MT8135_PIN_138_DPIG2__FUNC_EINT112	mt8135-pinfunc.h	/^#define MT8135_PIN_138_DPIG2__FUNC_EINT112 /;"	d
MT8135_PIN_138_DPIG2__FUNC_GPIO138	mt8135-pinfunc.h	/^#define MT8135_PIN_138_DPIG2__FUNC_GPIO138 /;"	d
MT8135_PIN_139_DPIG3__FUNC_DPI0_G3	mt8135-pinfunc.h	/^#define MT8135_PIN_139_DPIG3__FUNC_DPI0_G3 /;"	d
MT8135_PIN_139_DPIG3__FUNC_DSP2_IMS	mt8135-pinfunc.h	/^#define MT8135_PIN_139_DPIG3__FUNC_DSP2_IMS /;"	d
MT8135_PIN_139_DPIG3__FUNC_EINT113	mt8135-pinfunc.h	/^#define MT8135_PIN_139_DPIG3__FUNC_EINT113 /;"	d
MT8135_PIN_139_DPIG3__FUNC_GPIO139	mt8135-pinfunc.h	/^#define MT8135_PIN_139_DPIG3__FUNC_GPIO139 /;"	d
MT8135_PIN_13_NCLE__FUNC_A_FUNC_DOUT_5	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_A_FUNC_DOUT_5 /;"	d
MT8135_PIN_13_NCLE__FUNC_CM2PDN_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_CM2PDN_1X /;"	d
MT8135_PIN_13_NCLE__FUNC_EINT142	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_EINT142 /;"	d
MT8135_PIN_13_NCLE__FUNC_GPIO13	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_GPIO13 /;"	d
MT8135_PIN_13_NCLE__FUNC_NALE	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_NALE /;"	d
MT8135_PIN_13_NCLE__FUNC_NCLE	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_NCLE /;"	d
MT8135_PIN_13_NCLE__FUNC_TESTA_OUT7	mt8135-pinfunc.h	/^#define MT8135_PIN_13_NCLE__FUNC_TESTA_OUT7 /;"	d
MT8135_PIN_140_DPIG6__FUNC_CM2DAT_2X_2	mt8135-pinfunc.h	/^#define MT8135_PIN_140_DPIG6__FUNC_CM2DAT_2X_2 /;"	d
MT8135_PIN_140_DPIG6__FUNC_DPI0_G6	mt8135-pinfunc.h	/^#define MT8135_PIN_140_DPIG6__FUNC_DPI0_G6 /;"	d
MT8135_PIN_140_DPIG6__FUNC_EINT116	mt8135-pinfunc.h	/^#define MT8135_PIN_140_DPIG6__FUNC_EINT116 /;"	d
MT8135_PIN_140_DPIG6__FUNC_GPIO140	mt8135-pinfunc.h	/^#define MT8135_PIN_140_DPIG6__FUNC_GPIO140 /;"	d
MT8135_PIN_141_DPIG7__FUNC_CM2DAT_2X_3	mt8135-pinfunc.h	/^#define MT8135_PIN_141_DPIG7__FUNC_CM2DAT_2X_3 /;"	d
MT8135_PIN_141_DPIG7__FUNC_DPI0_G7	mt8135-pinfunc.h	/^#define MT8135_PIN_141_DPIG7__FUNC_DPI0_G7 /;"	d
MT8135_PIN_141_DPIG7__FUNC_EINT117	mt8135-pinfunc.h	/^#define MT8135_PIN_141_DPIG7__FUNC_EINT117 /;"	d
MT8135_PIN_141_DPIG7__FUNC_GPIO141	mt8135-pinfunc.h	/^#define MT8135_PIN_141_DPIG7__FUNC_GPIO141 /;"	d
MT8135_PIN_142_DPIR0__FUNC_CM2DAT_2X_4	mt8135-pinfunc.h	/^#define MT8135_PIN_142_DPIR0__FUNC_CM2DAT_2X_4 /;"	d
MT8135_PIN_142_DPIR0__FUNC_DPI0_R0	mt8135-pinfunc.h	/^#define MT8135_PIN_142_DPIR0__FUNC_DPI0_R0 /;"	d
MT8135_PIN_142_DPIR0__FUNC_EINT118	mt8135-pinfunc.h	/^#define MT8135_PIN_142_DPIR0__FUNC_EINT118 /;"	d
MT8135_PIN_142_DPIR0__FUNC_GPIO142	mt8135-pinfunc.h	/^#define MT8135_PIN_142_DPIR0__FUNC_GPIO142 /;"	d
MT8135_PIN_143_DPIR1__FUNC_CM2DAT_2X_5	mt8135-pinfunc.h	/^#define MT8135_PIN_143_DPIR1__FUNC_CM2DAT_2X_5 /;"	d
MT8135_PIN_143_DPIR1__FUNC_DPI0_R1	mt8135-pinfunc.h	/^#define MT8135_PIN_143_DPIR1__FUNC_DPI0_R1 /;"	d
MT8135_PIN_143_DPIR1__FUNC_EINT119	mt8135-pinfunc.h	/^#define MT8135_PIN_143_DPIR1__FUNC_EINT119 /;"	d
MT8135_PIN_143_DPIR1__FUNC_GPIO143	mt8135-pinfunc.h	/^#define MT8135_PIN_143_DPIR1__FUNC_GPIO143 /;"	d
MT8135_PIN_144_DPIR2__FUNC_CM2DAT_2X_6	mt8135-pinfunc.h	/^#define MT8135_PIN_144_DPIR2__FUNC_CM2DAT_2X_6 /;"	d
MT8135_PIN_144_DPIR2__FUNC_DPI0_R2	mt8135-pinfunc.h	/^#define MT8135_PIN_144_DPIR2__FUNC_DPI0_R2 /;"	d
MT8135_PIN_144_DPIR2__FUNC_EINT120	mt8135-pinfunc.h	/^#define MT8135_PIN_144_DPIR2__FUNC_EINT120 /;"	d
MT8135_PIN_144_DPIR2__FUNC_GPIO144	mt8135-pinfunc.h	/^#define MT8135_PIN_144_DPIR2__FUNC_GPIO144 /;"	d
MT8135_PIN_145_DPIR4__FUNC_CM2DAT_2X_8	mt8135-pinfunc.h	/^#define MT8135_PIN_145_DPIR4__FUNC_CM2DAT_2X_8 /;"	d
MT8135_PIN_145_DPIR4__FUNC_DPI0_R4	mt8135-pinfunc.h	/^#define MT8135_PIN_145_DPIR4__FUNC_DPI0_R4 /;"	d
MT8135_PIN_145_DPIR4__FUNC_EINT122	mt8135-pinfunc.h	/^#define MT8135_PIN_145_DPIR4__FUNC_EINT122 /;"	d
MT8135_PIN_145_DPIR4__FUNC_GPIO145	mt8135-pinfunc.h	/^#define MT8135_PIN_145_DPIR4__FUNC_GPIO145 /;"	d
MT8135_PIN_146_DPIR5__FUNC_CM2DAT_2X_9	mt8135-pinfunc.h	/^#define MT8135_PIN_146_DPIR5__FUNC_CM2DAT_2X_9 /;"	d
MT8135_PIN_146_DPIR5__FUNC_DPI0_R5	mt8135-pinfunc.h	/^#define MT8135_PIN_146_DPIR5__FUNC_DPI0_R5 /;"	d
MT8135_PIN_146_DPIR5__FUNC_EINT123	mt8135-pinfunc.h	/^#define MT8135_PIN_146_DPIR5__FUNC_EINT123 /;"	d
MT8135_PIN_146_DPIR5__FUNC_GPIO146	mt8135-pinfunc.h	/^#define MT8135_PIN_146_DPIR5__FUNC_GPIO146 /;"	d
MT8135_PIN_147_DPIR6__FUNC_CM2VSYNC_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_147_DPIR6__FUNC_CM2VSYNC_2X /;"	d
MT8135_PIN_147_DPIR6__FUNC_DPI0_R6	mt8135-pinfunc.h	/^#define MT8135_PIN_147_DPIR6__FUNC_DPI0_R6 /;"	d
MT8135_PIN_147_DPIR6__FUNC_EINT124	mt8135-pinfunc.h	/^#define MT8135_PIN_147_DPIR6__FUNC_EINT124 /;"	d
MT8135_PIN_147_DPIR6__FUNC_GPIO147	mt8135-pinfunc.h	/^#define MT8135_PIN_147_DPIR6__FUNC_GPIO147 /;"	d
MT8135_PIN_148_DPIR7__FUNC_CM2HSYNC_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_148_DPIR7__FUNC_CM2HSYNC_2X /;"	d
MT8135_PIN_148_DPIR7__FUNC_DPI0_R7	mt8135-pinfunc.h	/^#define MT8135_PIN_148_DPIR7__FUNC_DPI0_R7 /;"	d
MT8135_PIN_148_DPIR7__FUNC_EINT125	mt8135-pinfunc.h	/^#define MT8135_PIN_148_DPIR7__FUNC_EINT125 /;"	d
MT8135_PIN_148_DPIR7__FUNC_GPIO148	mt8135-pinfunc.h	/^#define MT8135_PIN_148_DPIR7__FUNC_GPIO148 /;"	d
MT8135_PIN_149_TDN3__FUNC_EINT36	mt8135-pinfunc.h	/^#define MT8135_PIN_149_TDN3__FUNC_EINT36 /;"	d
MT8135_PIN_149_TDN3__FUNC_GPIO149	mt8135-pinfunc.h	/^#define MT8135_PIN_149_TDN3__FUNC_GPIO149 /;"	d
MT8135_PIN_14_NALE__FUNC_A_FUNC_DOUT_6	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_A_FUNC_DOUT_6 /;"	d
MT8135_PIN_14_NALE__FUNC_CM2MCLK_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_CM2MCLK_1X /;"	d
MT8135_PIN_14_NALE__FUNC_EINT143	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_EINT143 /;"	d
MT8135_PIN_14_NALE__FUNC_GPIO14	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_GPIO14 /;"	d
MT8135_PIN_14_NALE__FUNC_IRDA_RXD	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_IRDA_RXD /;"	d
MT8135_PIN_14_NALE__FUNC_NALE	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_NALE /;"	d
MT8135_PIN_14_NALE__FUNC_NCLE	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_NCLE /;"	d
MT8135_PIN_14_NALE__FUNC_TESTA_OUT8	mt8135-pinfunc.h	/^#define MT8135_PIN_14_NALE__FUNC_TESTA_OUT8 /;"	d
MT8135_PIN_150_TDP3__FUNC_EINT35	mt8135-pinfunc.h	/^#define MT8135_PIN_150_TDP3__FUNC_EINT35 /;"	d
MT8135_PIN_150_TDP3__FUNC_GPIO150	mt8135-pinfunc.h	/^#define MT8135_PIN_150_TDP3__FUNC_GPIO150 /;"	d
MT8135_PIN_151_TDN2__FUNC_EINT169	mt8135-pinfunc.h	/^#define MT8135_PIN_151_TDN2__FUNC_EINT169 /;"	d
MT8135_PIN_151_TDN2__FUNC_GPIO151	mt8135-pinfunc.h	/^#define MT8135_PIN_151_TDN2__FUNC_GPIO151 /;"	d
MT8135_PIN_152_TDP2__FUNC_EINT168	mt8135-pinfunc.h	/^#define MT8135_PIN_152_TDP2__FUNC_EINT168 /;"	d
MT8135_PIN_152_TDP2__FUNC_GPIO152	mt8135-pinfunc.h	/^#define MT8135_PIN_152_TDP2__FUNC_GPIO152 /;"	d
MT8135_PIN_153_TCN__FUNC_EINT163	mt8135-pinfunc.h	/^#define MT8135_PIN_153_TCN__FUNC_EINT163 /;"	d
MT8135_PIN_153_TCN__FUNC_GPIO153	mt8135-pinfunc.h	/^#define MT8135_PIN_153_TCN__FUNC_GPIO153 /;"	d
MT8135_PIN_154_TCP__FUNC_EINT162	mt8135-pinfunc.h	/^#define MT8135_PIN_154_TCP__FUNC_EINT162 /;"	d
MT8135_PIN_154_TCP__FUNC_GPIO154	mt8135-pinfunc.h	/^#define MT8135_PIN_154_TCP__FUNC_GPIO154 /;"	d
MT8135_PIN_155_TDN1__FUNC_EINT167	mt8135-pinfunc.h	/^#define MT8135_PIN_155_TDN1__FUNC_EINT167 /;"	d
MT8135_PIN_155_TDN1__FUNC_GPIO155	mt8135-pinfunc.h	/^#define MT8135_PIN_155_TDN1__FUNC_GPIO155 /;"	d
MT8135_PIN_156_TDP1__FUNC_EINT166	mt8135-pinfunc.h	/^#define MT8135_PIN_156_TDP1__FUNC_EINT166 /;"	d
MT8135_PIN_156_TDP1__FUNC_GPIO156	mt8135-pinfunc.h	/^#define MT8135_PIN_156_TDP1__FUNC_GPIO156 /;"	d
MT8135_PIN_157_TDN0__FUNC_EINT165	mt8135-pinfunc.h	/^#define MT8135_PIN_157_TDN0__FUNC_EINT165 /;"	d
MT8135_PIN_157_TDN0__FUNC_GPIO157	mt8135-pinfunc.h	/^#define MT8135_PIN_157_TDN0__FUNC_GPIO157 /;"	d
MT8135_PIN_158_TDP0__FUNC_EINT164	mt8135-pinfunc.h	/^#define MT8135_PIN_158_TDP0__FUNC_EINT164 /;"	d
MT8135_PIN_158_TDP0__FUNC_GPIO158	mt8135-pinfunc.h	/^#define MT8135_PIN_158_TDP0__FUNC_GPIO158 /;"	d
MT8135_PIN_159_RDN3__FUNC_EINT18	mt8135-pinfunc.h	/^#define MT8135_PIN_159_RDN3__FUNC_EINT18 /;"	d
MT8135_PIN_159_RDN3__FUNC_GPIO159	mt8135-pinfunc.h	/^#define MT8135_PIN_159_RDN3__FUNC_GPIO159 /;"	d
MT8135_PIN_15_NREB__FUNC_A_FUNC_DOUT_7	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_A_FUNC_DOUT_7 /;"	d
MT8135_PIN_15_NREB__FUNC_CM2RST_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_CM2RST_1X /;"	d
MT8135_PIN_15_NREB__FUNC_EINT144	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_EINT144 /;"	d
MT8135_PIN_15_NREB__FUNC_GPIO15	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_GPIO15 /;"	d
MT8135_PIN_15_NREB__FUNC_IRDA_TXD	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_IRDA_TXD /;"	d
MT8135_PIN_15_NREB__FUNC_NREB	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_NREB /;"	d
MT8135_PIN_15_NREB__FUNC_TESTA_OUT9	mt8135-pinfunc.h	/^#define MT8135_PIN_15_NREB__FUNC_TESTA_OUT9 /;"	d
MT8135_PIN_160_RDP3__FUNC_EINT30	mt8135-pinfunc.h	/^#define MT8135_PIN_160_RDP3__FUNC_EINT30 /;"	d
MT8135_PIN_160_RDP3__FUNC_GPIO160	mt8135-pinfunc.h	/^#define MT8135_PIN_160_RDP3__FUNC_GPIO160 /;"	d
MT8135_PIN_161_RDN2__FUNC_EINT31	mt8135-pinfunc.h	/^#define MT8135_PIN_161_RDN2__FUNC_EINT31 /;"	d
MT8135_PIN_161_RDN2__FUNC_GPIO161	mt8135-pinfunc.h	/^#define MT8135_PIN_161_RDN2__FUNC_GPIO161 /;"	d
MT8135_PIN_162_RDP2__FUNC_EINT32	mt8135-pinfunc.h	/^#define MT8135_PIN_162_RDP2__FUNC_EINT32 /;"	d
MT8135_PIN_162_RDP2__FUNC_GPIO162	mt8135-pinfunc.h	/^#define MT8135_PIN_162_RDP2__FUNC_GPIO162 /;"	d
MT8135_PIN_163_RCN__FUNC_EINT33	mt8135-pinfunc.h	/^#define MT8135_PIN_163_RCN__FUNC_EINT33 /;"	d
MT8135_PIN_163_RCN__FUNC_GPIO163	mt8135-pinfunc.h	/^#define MT8135_PIN_163_RCN__FUNC_GPIO163 /;"	d
MT8135_PIN_164_RCP__FUNC_EINT39	mt8135-pinfunc.h	/^#define MT8135_PIN_164_RCP__FUNC_EINT39 /;"	d
MT8135_PIN_164_RCP__FUNC_GPIO164	mt8135-pinfunc.h	/^#define MT8135_PIN_164_RCP__FUNC_GPIO164 /;"	d
MT8135_PIN_165_RDN1__FUNC_GPIO165	mt8135-pinfunc.h	/^#define MT8135_PIN_165_RDN1__FUNC_GPIO165 /;"	d
MT8135_PIN_166_RDP1__FUNC_GPIO166	mt8135-pinfunc.h	/^#define MT8135_PIN_166_RDP1__FUNC_GPIO166 /;"	d
MT8135_PIN_167_RDN0__FUNC_GPIO167	mt8135-pinfunc.h	/^#define MT8135_PIN_167_RDN0__FUNC_GPIO167 /;"	d
MT8135_PIN_168_RDP0__FUNC_GPIO168	mt8135-pinfunc.h	/^#define MT8135_PIN_168_RDP0__FUNC_GPIO168 /;"	d
MT8135_PIN_169_RDN1_A__FUNC_CMDAT6	mt8135-pinfunc.h	/^#define MT8135_PIN_169_RDN1_A__FUNC_CMDAT6 /;"	d
MT8135_PIN_169_RDN1_A__FUNC_EINT175	mt8135-pinfunc.h	/^#define MT8135_PIN_169_RDN1_A__FUNC_EINT175 /;"	d
MT8135_PIN_169_RDN1_A__FUNC_GPIO169	mt8135-pinfunc.h	/^#define MT8135_PIN_169_RDN1_A__FUNC_GPIO169 /;"	d
MT8135_PIN_16_NWEB__FUNC_A_FUNC_DIN_0	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_A_FUNC_DIN_0 /;"	d
MT8135_PIN_16_NWEB__FUNC_CM2PCLK_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_CM2PCLK_1X /;"	d
MT8135_PIN_16_NWEB__FUNC_EINT145	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_EINT145 /;"	d
MT8135_PIN_16_NWEB__FUNC_GPIO16	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_GPIO16 /;"	d
MT8135_PIN_16_NWEB__FUNC_IRDA_PDN	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_IRDA_PDN /;"	d
MT8135_PIN_16_NWEB__FUNC_NWEB	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_NWEB /;"	d
MT8135_PIN_16_NWEB__FUNC_TESTA_OUT10	mt8135-pinfunc.h	/^#define MT8135_PIN_16_NWEB__FUNC_TESTA_OUT10 /;"	d
MT8135_PIN_170_RDP1_A__FUNC_CMDAT7	mt8135-pinfunc.h	/^#define MT8135_PIN_170_RDP1_A__FUNC_CMDAT7 /;"	d
MT8135_PIN_170_RDP1_A__FUNC_EINT174	mt8135-pinfunc.h	/^#define MT8135_PIN_170_RDP1_A__FUNC_EINT174 /;"	d
MT8135_PIN_170_RDP1_A__FUNC_GPIO170	mt8135-pinfunc.h	/^#define MT8135_PIN_170_RDP1_A__FUNC_GPIO170 /;"	d
MT8135_PIN_171_RCN_A__FUNC_CMDAT8	mt8135-pinfunc.h	/^#define MT8135_PIN_171_RCN_A__FUNC_CMDAT8 /;"	d
MT8135_PIN_171_RCN_A__FUNC_EINT171	mt8135-pinfunc.h	/^#define MT8135_PIN_171_RCN_A__FUNC_EINT171 /;"	d
MT8135_PIN_171_RCN_A__FUNC_GPIO171	mt8135-pinfunc.h	/^#define MT8135_PIN_171_RCN_A__FUNC_GPIO171 /;"	d
MT8135_PIN_172_RCP_A__FUNC_CMDAT9	mt8135-pinfunc.h	/^#define MT8135_PIN_172_RCP_A__FUNC_CMDAT9 /;"	d
MT8135_PIN_172_RCP_A__FUNC_EINT170	mt8135-pinfunc.h	/^#define MT8135_PIN_172_RCP_A__FUNC_EINT170 /;"	d
MT8135_PIN_172_RCP_A__FUNC_GPIO172	mt8135-pinfunc.h	/^#define MT8135_PIN_172_RCP_A__FUNC_GPIO172 /;"	d
MT8135_PIN_173_RDN0_A__FUNC_CMHSYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_173_RDN0_A__FUNC_CMHSYNC /;"	d
MT8135_PIN_173_RDN0_A__FUNC_EINT173	mt8135-pinfunc.h	/^#define MT8135_PIN_173_RDN0_A__FUNC_EINT173 /;"	d
MT8135_PIN_173_RDN0_A__FUNC_GPIO173	mt8135-pinfunc.h	/^#define MT8135_PIN_173_RDN0_A__FUNC_GPIO173 /;"	d
MT8135_PIN_174_RDP0_A__FUNC_CMVSYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_174_RDP0_A__FUNC_CMVSYNC /;"	d
MT8135_PIN_174_RDP0_A__FUNC_EINT172	mt8135-pinfunc.h	/^#define MT8135_PIN_174_RDP0_A__FUNC_EINT172 /;"	d
MT8135_PIN_174_RDP0_A__FUNC_GPIO174	mt8135-pinfunc.h	/^#define MT8135_PIN_174_RDP0_A__FUNC_GPIO174 /;"	d
MT8135_PIN_175_RDN1_B__FUNC_CMCSD2	mt8135-pinfunc.h	/^#define MT8135_PIN_175_RDN1_B__FUNC_CMCSD2 /;"	d
MT8135_PIN_175_RDN1_B__FUNC_CMDAT2	mt8135-pinfunc.h	/^#define MT8135_PIN_175_RDN1_B__FUNC_CMDAT2 /;"	d
MT8135_PIN_175_RDN1_B__FUNC_EINT181	mt8135-pinfunc.h	/^#define MT8135_PIN_175_RDN1_B__FUNC_EINT181 /;"	d
MT8135_PIN_175_RDN1_B__FUNC_GPIO175	mt8135-pinfunc.h	/^#define MT8135_PIN_175_RDN1_B__FUNC_GPIO175 /;"	d
MT8135_PIN_176_RDP1_B__FUNC_CMCSD3	mt8135-pinfunc.h	/^#define MT8135_PIN_176_RDP1_B__FUNC_CMCSD3 /;"	d
MT8135_PIN_176_RDP1_B__FUNC_CMDAT3	mt8135-pinfunc.h	/^#define MT8135_PIN_176_RDP1_B__FUNC_CMDAT3 /;"	d
MT8135_PIN_176_RDP1_B__FUNC_EINT180	mt8135-pinfunc.h	/^#define MT8135_PIN_176_RDP1_B__FUNC_EINT180 /;"	d
MT8135_PIN_176_RDP1_B__FUNC_GPIO176	mt8135-pinfunc.h	/^#define MT8135_PIN_176_RDP1_B__FUNC_GPIO176 /;"	d
MT8135_PIN_177_RCN_B__FUNC_CMDAT4	mt8135-pinfunc.h	/^#define MT8135_PIN_177_RCN_B__FUNC_CMDAT4 /;"	d
MT8135_PIN_177_RCN_B__FUNC_EINT177	mt8135-pinfunc.h	/^#define MT8135_PIN_177_RCN_B__FUNC_EINT177 /;"	d
MT8135_PIN_177_RCN_B__FUNC_GPIO177	mt8135-pinfunc.h	/^#define MT8135_PIN_177_RCN_B__FUNC_GPIO177 /;"	d
MT8135_PIN_178_RCP_B__FUNC_CMDAT5	mt8135-pinfunc.h	/^#define MT8135_PIN_178_RCP_B__FUNC_CMDAT5 /;"	d
MT8135_PIN_178_RCP_B__FUNC_EINT176	mt8135-pinfunc.h	/^#define MT8135_PIN_178_RCP_B__FUNC_EINT176 /;"	d
MT8135_PIN_178_RCP_B__FUNC_GPIO178	mt8135-pinfunc.h	/^#define MT8135_PIN_178_RCP_B__FUNC_GPIO178 /;"	d
MT8135_PIN_179_RDN0_B__FUNC_CMCSD0	mt8135-pinfunc.h	/^#define MT8135_PIN_179_RDN0_B__FUNC_CMCSD0 /;"	d
MT8135_PIN_179_RDN0_B__FUNC_CMDAT0	mt8135-pinfunc.h	/^#define MT8135_PIN_179_RDN0_B__FUNC_CMDAT0 /;"	d
MT8135_PIN_179_RDN0_B__FUNC_EINT179	mt8135-pinfunc.h	/^#define MT8135_PIN_179_RDN0_B__FUNC_EINT179 /;"	d
MT8135_PIN_179_RDN0_B__FUNC_GPIO179	mt8135-pinfunc.h	/^#define MT8135_PIN_179_RDN0_B__FUNC_GPIO179 /;"	d
MT8135_PIN_17_NLD0__FUNC_A_FUNC_DIN_1	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_A_FUNC_DIN_1 /;"	d
MT8135_PIN_17_NLD0__FUNC_CM2DAT_1X_0	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_CM2DAT_1X_0 /;"	d
MT8135_PIN_17_NLD0__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_DAC_CK /;"	d
MT8135_PIN_17_NLD0__FUNC_EINT146	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_EINT146 /;"	d
MT8135_PIN_17_NLD0__FUNC_GPIO17	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_GPIO17 /;"	d
MT8135_PIN_17_NLD0__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_I2SIN_CK /;"	d
MT8135_PIN_17_NLD0__FUNC_NLD0	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_NLD0 /;"	d
MT8135_PIN_17_NLD0__FUNC_TESTA_OUT11	mt8135-pinfunc.h	/^#define MT8135_PIN_17_NLD0__FUNC_TESTA_OUT11 /;"	d
MT8135_PIN_180_RDP0_B__FUNC_CMCSD1	mt8135-pinfunc.h	/^#define MT8135_PIN_180_RDP0_B__FUNC_CMCSD1 /;"	d
MT8135_PIN_180_RDP0_B__FUNC_CMDAT1	mt8135-pinfunc.h	/^#define MT8135_PIN_180_RDP0_B__FUNC_CMDAT1 /;"	d
MT8135_PIN_180_RDP0_B__FUNC_EINT178	mt8135-pinfunc.h	/^#define MT8135_PIN_180_RDP0_B__FUNC_EINT178 /;"	d
MT8135_PIN_180_RDP0_B__FUNC_GPIO180	mt8135-pinfunc.h	/^#define MT8135_PIN_180_RDP0_B__FUNC_GPIO180 /;"	d
MT8135_PIN_181_CMPCLK__FUNC_CM2MCLK_4X	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_CM2MCLK_4X /;"	d
MT8135_PIN_181_CMPCLK__FUNC_CMCSK	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_CMCSK /;"	d
MT8135_PIN_181_CMPCLK__FUNC_CMPCLK	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_CMPCLK /;"	d
MT8135_PIN_181_CMPCLK__FUNC_EINT182	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_EINT182 /;"	d
MT8135_PIN_181_CMPCLK__FUNC_GPIO181	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_GPIO181 /;"	d
MT8135_PIN_181_CMPCLK__FUNC_TESTA_OUT27	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_TESTA_OUT27 /;"	d
MT8135_PIN_181_CMPCLK__FUNC_TS_AUXADC_SEL_3	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_TS_AUXADC_SEL_3 /;"	d
MT8135_PIN_181_CMPCLK__FUNC_VENC_TEST_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_181_CMPCLK__FUNC_VENC_TEST_CK /;"	d
MT8135_PIN_182_CMMCLK__FUNC_CMMCLK	mt8135-pinfunc.h	/^#define MT8135_PIN_182_CMMCLK__FUNC_CMMCLK /;"	d
MT8135_PIN_182_CMMCLK__FUNC_EINT183	mt8135-pinfunc.h	/^#define MT8135_PIN_182_CMMCLK__FUNC_EINT183 /;"	d
MT8135_PIN_182_CMMCLK__FUNC_GPIO182	mt8135-pinfunc.h	/^#define MT8135_PIN_182_CMMCLK__FUNC_GPIO182 /;"	d
MT8135_PIN_182_CMMCLK__FUNC_TESTA_OUT28	mt8135-pinfunc.h	/^#define MT8135_PIN_182_CMMCLK__FUNC_TESTA_OUT28 /;"	d
MT8135_PIN_182_CMMCLK__FUNC_TS_AUXADC_SEL_2	mt8135-pinfunc.h	/^#define MT8135_PIN_182_CMMCLK__FUNC_TS_AUXADC_SEL_2 /;"	d
MT8135_PIN_183_CMRST__FUNC_CMRST	mt8135-pinfunc.h	/^#define MT8135_PIN_183_CMRST__FUNC_CMRST /;"	d
MT8135_PIN_183_CMRST__FUNC_EINT185	mt8135-pinfunc.h	/^#define MT8135_PIN_183_CMRST__FUNC_EINT185 /;"	d
MT8135_PIN_183_CMRST__FUNC_GPIO183	mt8135-pinfunc.h	/^#define MT8135_PIN_183_CMRST__FUNC_GPIO183 /;"	d
MT8135_PIN_183_CMRST__FUNC_TESTA_OUT30	mt8135-pinfunc.h	/^#define MT8135_PIN_183_CMRST__FUNC_TESTA_OUT30 /;"	d
MT8135_PIN_183_CMRST__FUNC_TS_AUXADC_SEL_1	mt8135-pinfunc.h	/^#define MT8135_PIN_183_CMRST__FUNC_TS_AUXADC_SEL_1 /;"	d
MT8135_PIN_184_CMPDN__FUNC_CMPDN	mt8135-pinfunc.h	/^#define MT8135_PIN_184_CMPDN__FUNC_CMPDN /;"	d
MT8135_PIN_184_CMPDN__FUNC_EINT184	mt8135-pinfunc.h	/^#define MT8135_PIN_184_CMPDN__FUNC_EINT184 /;"	d
MT8135_PIN_184_CMPDN__FUNC_GPIO184	mt8135-pinfunc.h	/^#define MT8135_PIN_184_CMPDN__FUNC_GPIO184 /;"	d
MT8135_PIN_184_CMPDN__FUNC_TESTA_OUT29	mt8135-pinfunc.h	/^#define MT8135_PIN_184_CMPDN__FUNC_TESTA_OUT29 /;"	d
MT8135_PIN_184_CMPDN__FUNC_TS_AUXADC_SEL_0	mt8135-pinfunc.h	/^#define MT8135_PIN_184_CMPDN__FUNC_TS_AUXADC_SEL_0 /;"	d
MT8135_PIN_185_CMFLASH__FUNC_CM2MCLK_3X	mt8135-pinfunc.h	/^#define MT8135_PIN_185_CMFLASH__FUNC_CM2MCLK_3X /;"	d
MT8135_PIN_185_CMFLASH__FUNC_CMFLASH	mt8135-pinfunc.h	/^#define MT8135_PIN_185_CMFLASH__FUNC_CMFLASH /;"	d
MT8135_PIN_185_CMFLASH__FUNC_EINT186	mt8135-pinfunc.h	/^#define MT8135_PIN_185_CMFLASH__FUNC_EINT186 /;"	d
MT8135_PIN_185_CMFLASH__FUNC_GPIO185	mt8135-pinfunc.h	/^#define MT8135_PIN_185_CMFLASH__FUNC_GPIO185 /;"	d
MT8135_PIN_185_CMFLASH__FUNC_MFG_TEST_CK_1	mt8135-pinfunc.h	/^#define MT8135_PIN_185_CMFLASH__FUNC_MFG_TEST_CK_1 /;"	d
MT8135_PIN_185_CMFLASH__FUNC_TESTA_OUT31	mt8135-pinfunc.h	/^#define MT8135_PIN_185_CMFLASH__FUNC_TESTA_OUT31 /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_DSP2_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_DSP2_ICK /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_EINT14	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_EINT14 /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_GPIO186	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_GPIO186 /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_I2SIN_CK /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_IMG_TEST_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_IMG_TEST_CK /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_MRG_I2S_P_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_MRG_I2S_P_CLK /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_PCM0_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_PCM0_CK /;"	d
MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_USB_SCL	mt8135-pinfunc.h	/^#define MT8135_PIN_186_MRG_I2S_PCM_CLK__FUNC_USB_SCL /;"	d
MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_DISP_TEST_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_DISP_TEST_CK /;"	d
MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_EINT16	mt8135-pinfunc.h	/^#define MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_EINT16 /;"	d
MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_GPIO187	mt8135-pinfunc.h	/^#define MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_GPIO187 /;"	d
MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_I2SIN_WS /;"	d
MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_MRG_I2S_SYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_MRG_I2S_SYNC /;"	d
MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_PCM0_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_187_MRG_I2S_PCM_SYNC__FUNC_PCM0_WS /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_DSP2_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_DSP2_ID /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_EINT15	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_EINT15 /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_GPIO188	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_GPIO188 /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_I2SIN_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_I2SIN_DAT /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_MFG_TEST_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_MFG_TEST_CK /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_MRG_I2S_PCM_RX	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_MRG_I2S_PCM_RX /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_PCM0_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_PCM0_DI /;"	d
MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_USB_SDA	mt8135-pinfunc.h	/^#define MT8135_PIN_188_MRG_I2S_PCM_RX__FUNC_USB_SDA /;"	d
MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_EINT17	mt8135-pinfunc.h	/^#define MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_EINT17 /;"	d
MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_GPIO189	mt8135-pinfunc.h	/^#define MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_GPIO189 /;"	d
MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_MRG_I2S_PCM_TX	mt8135-pinfunc.h	/^#define MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_MRG_I2S_PCM_TX /;"	d
MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_PCM0_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_PCM0_DO /;"	d
MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_VDEC_TEST_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_189_MRG_I2S_PCM_TX__FUNC_VDEC_TEST_CK /;"	d
MT8135_PIN_18_NLD1__FUNC_A_FUNC_DIN_2	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_A_FUNC_DIN_2 /;"	d
MT8135_PIN_18_NLD1__FUNC_CM2DAT_1X_1	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_CM2DAT_1X_1 /;"	d
MT8135_PIN_18_NLD1__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_DAC_WS /;"	d
MT8135_PIN_18_NLD1__FUNC_EINT147	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_EINT147 /;"	d
MT8135_PIN_18_NLD1__FUNC_GPIO18	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_GPIO18 /;"	d
MT8135_PIN_18_NLD1__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_I2SIN_WS /;"	d
MT8135_PIN_18_NLD1__FUNC_NLD1	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_NLD1 /;"	d
MT8135_PIN_18_NLD1__FUNC_TESTA_OUT12	mt8135-pinfunc.h	/^#define MT8135_PIN_18_NLD1__FUNC_TESTA_OUT12 /;"	d
MT8135_PIN_190_SRCLKENAI__FUNC_GPIO190	mt8135-pinfunc.h	/^#define MT8135_PIN_190_SRCLKENAI__FUNC_GPIO190 /;"	d
MT8135_PIN_190_SRCLKENAI__FUNC_SRCLKENAI	mt8135-pinfunc.h	/^#define MT8135_PIN_190_SRCLKENAI__FUNC_SRCLKENAI /;"	d
MT8135_PIN_191_URXD3__FUNC_EINT87	mt8135-pinfunc.h	/^#define MT8135_PIN_191_URXD3__FUNC_EINT87 /;"	d
MT8135_PIN_191_URXD3__FUNC_GPIO191	mt8135-pinfunc.h	/^#define MT8135_PIN_191_URXD3__FUNC_GPIO191 /;"	d
MT8135_PIN_191_URXD3__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_191_URXD3__FUNC_PWM4 /;"	d
MT8135_PIN_191_URXD3__FUNC_TS_AUX_ST	mt8135-pinfunc.h	/^#define MT8135_PIN_191_URXD3__FUNC_TS_AUX_ST /;"	d
MT8135_PIN_191_URXD3__FUNC_URXD3	mt8135-pinfunc.h	/^#define MT8135_PIN_191_URXD3__FUNC_URXD3 /;"	d
MT8135_PIN_191_URXD3__FUNC_UTXD3	mt8135-pinfunc.h	/^#define MT8135_PIN_191_URXD3__FUNC_UTXD3 /;"	d
MT8135_PIN_192_UTXD3__FUNC_EINT86	mt8135-pinfunc.h	/^#define MT8135_PIN_192_UTXD3__FUNC_EINT86 /;"	d
MT8135_PIN_192_UTXD3__FUNC_GPIO192	mt8135-pinfunc.h	/^#define MT8135_PIN_192_UTXD3__FUNC_GPIO192 /;"	d
MT8135_PIN_192_UTXD3__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_192_UTXD3__FUNC_PWM3 /;"	d
MT8135_PIN_192_UTXD3__FUNC_TS_AUX_CS_B	mt8135-pinfunc.h	/^#define MT8135_PIN_192_UTXD3__FUNC_TS_AUX_CS_B /;"	d
MT8135_PIN_192_UTXD3__FUNC_URXD3	mt8135-pinfunc.h	/^#define MT8135_PIN_192_UTXD3__FUNC_URXD3 /;"	d
MT8135_PIN_192_UTXD3__FUNC_UTXD3	mt8135-pinfunc.h	/^#define MT8135_PIN_192_UTXD3__FUNC_UTXD3 /;"	d
MT8135_PIN_193_SDA2__FUNC_CLKM5	mt8135-pinfunc.h	/^#define MT8135_PIN_193_SDA2__FUNC_CLKM5 /;"	d
MT8135_PIN_193_SDA2__FUNC_EINT95	mt8135-pinfunc.h	/^#define MT8135_PIN_193_SDA2__FUNC_EINT95 /;"	d
MT8135_PIN_193_SDA2__FUNC_GPIO193	mt8135-pinfunc.h	/^#define MT8135_PIN_193_SDA2__FUNC_GPIO193 /;"	d
MT8135_PIN_193_SDA2__FUNC_PWM5	mt8135-pinfunc.h	/^#define MT8135_PIN_193_SDA2__FUNC_PWM5 /;"	d
MT8135_PIN_193_SDA2__FUNC_SDA2	mt8135-pinfunc.h	/^#define MT8135_PIN_193_SDA2__FUNC_SDA2 /;"	d
MT8135_PIN_193_SDA2__FUNC_TS_AUX_PWDB	mt8135-pinfunc.h	/^#define MT8135_PIN_193_SDA2__FUNC_TS_AUX_PWDB /;"	d
MT8135_PIN_194_SCL2__FUNC_CLKM4	mt8135-pinfunc.h	/^#define MT8135_PIN_194_SCL2__FUNC_CLKM4 /;"	d
MT8135_PIN_194_SCL2__FUNC_EINT94	mt8135-pinfunc.h	/^#define MT8135_PIN_194_SCL2__FUNC_EINT94 /;"	d
MT8135_PIN_194_SCL2__FUNC_GPIO194	mt8135-pinfunc.h	/^#define MT8135_PIN_194_SCL2__FUNC_GPIO194 /;"	d
MT8135_PIN_194_SCL2__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_194_SCL2__FUNC_PWM4 /;"	d
MT8135_PIN_194_SCL2__FUNC_SCL2	mt8135-pinfunc.h	/^#define MT8135_PIN_194_SCL2__FUNC_SCL2 /;"	d
MT8135_PIN_194_SCL2__FUNC_TS_AUXADC_TEST_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_194_SCL2__FUNC_TS_AUXADC_TEST_CK /;"	d
MT8135_PIN_195_SDA1__FUNC_CLKM3	mt8135-pinfunc.h	/^#define MT8135_PIN_195_SDA1__FUNC_CLKM3 /;"	d
MT8135_PIN_195_SDA1__FUNC_EINT93	mt8135-pinfunc.h	/^#define MT8135_PIN_195_SDA1__FUNC_EINT93 /;"	d
MT8135_PIN_195_SDA1__FUNC_GPIO195	mt8135-pinfunc.h	/^#define MT8135_PIN_195_SDA1__FUNC_GPIO195 /;"	d
MT8135_PIN_195_SDA1__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_195_SDA1__FUNC_PWM3 /;"	d
MT8135_PIN_195_SDA1__FUNC_SDA1	mt8135-pinfunc.h	/^#define MT8135_PIN_195_SDA1__FUNC_SDA1 /;"	d
MT8135_PIN_195_SDA1__FUNC_TS_AUX_SCLK_PWDB	mt8135-pinfunc.h	/^#define MT8135_PIN_195_SDA1__FUNC_TS_AUX_SCLK_PWDB /;"	d
MT8135_PIN_196_SCL1__FUNC_CLKM2	mt8135-pinfunc.h	/^#define MT8135_PIN_196_SCL1__FUNC_CLKM2 /;"	d
MT8135_PIN_196_SCL1__FUNC_EINT92	mt8135-pinfunc.h	/^#define MT8135_PIN_196_SCL1__FUNC_EINT92 /;"	d
MT8135_PIN_196_SCL1__FUNC_GPIO196	mt8135-pinfunc.h	/^#define MT8135_PIN_196_SCL1__FUNC_GPIO196 /;"	d
MT8135_PIN_196_SCL1__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_196_SCL1__FUNC_PWM2 /;"	d
MT8135_PIN_196_SCL1__FUNC_SCL1	mt8135-pinfunc.h	/^#define MT8135_PIN_196_SCL1__FUNC_SCL1 /;"	d
MT8135_PIN_196_SCL1__FUNC_TS_AUX_DIN	mt8135-pinfunc.h	/^#define MT8135_PIN_196_SCL1__FUNC_TS_AUX_DIN /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_CLKM4	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_CLKM4 /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_EINT71	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_EINT71 /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_GPIO197	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_GPIO197 /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_MFG_TEST_CK_2	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_MFG_TEST_CK_2 /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_MSDC3_DAT2	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_MSDC3_DAT2 /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_PWM5	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_PWM5 /;"	d
MT8135_PIN_197_MSDC3_DAT2__FUNC_SCL6	mt8135-pinfunc.h	/^#define MT8135_PIN_197_MSDC3_DAT2__FUNC_SCL6 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_CLKM5	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_CLKM5 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_EINT72	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_EINT72 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_GPIO198	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_GPIO198 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_MFG_TEST_CK_3	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_MFG_TEST_CK_3 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_MSDC3_DAT3	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_MSDC3_DAT3 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_PWM6	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_PWM6 /;"	d
MT8135_PIN_198_MSDC3_DAT3__FUNC_SDA6	mt8135-pinfunc.h	/^#define MT8135_PIN_198_MSDC3_DAT3__FUNC_SDA6 /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_CLKM1	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_CLKM1 /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_EINT68	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_EINT68 /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_GPIO199	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_GPIO199 /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_MFG_TEST_CK_4	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_MFG_TEST_CK_4 /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_MSDC3_CMD	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_MSDC3_CMD /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_PWM2 /;"	d
MT8135_PIN_199_MSDC3_CMD__FUNC_SDA2	mt8135-pinfunc.h	/^#define MT8135_PIN_199_MSDC3_CMD__FUNC_SDA2 /;"	d
MT8135_PIN_19_NLD2__FUNC_A_FUNC_DIN_3	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_A_FUNC_DIN_3 /;"	d
MT8135_PIN_19_NLD2__FUNC_CM2DAT_1X_2	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_CM2DAT_1X_2 /;"	d
MT8135_PIN_19_NLD2__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_19_NLD2__FUNC_EINT148	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_EINT148 /;"	d
MT8135_PIN_19_NLD2__FUNC_GPIO19	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_GPIO19 /;"	d
MT8135_PIN_19_NLD2__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_19_NLD2__FUNC_NLD2	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_NLD2 /;"	d
MT8135_PIN_19_NLD2__FUNC_TESTA_OUT13	mt8135-pinfunc.h	/^#define MT8135_PIN_19_NLD2__FUNC_TESTA_OUT13 /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_DAC_WS /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_EINT48	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_EINT48 /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_GPIO1	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_GPIO1 /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_I2SIN_WS /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_MSDC0_DAT6	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_MSDC0_DAT6 /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_NCLE	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_NCLE /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_PCM1_WS /;"	d
MT8135_PIN_1_MSDC0_DAT6__FUNC_SPI1_CSN	mt8135-pinfunc.h	/^#define MT8135_PIN_1_MSDC0_DAT6__FUNC_SPI1_CSN /;"	d
MT8135_PIN_200_MSDC3_CLK__FUNC_CLKM0	mt8135-pinfunc.h	/^#define MT8135_PIN_200_MSDC3_CLK__FUNC_CLKM0 /;"	d
MT8135_PIN_200_MSDC3_CLK__FUNC_EINT67	mt8135-pinfunc.h	/^#define MT8135_PIN_200_MSDC3_CLK__FUNC_EINT67 /;"	d
MT8135_PIN_200_MSDC3_CLK__FUNC_GPIO200	mt8135-pinfunc.h	/^#define MT8135_PIN_200_MSDC3_CLK__FUNC_GPIO200 /;"	d
MT8135_PIN_200_MSDC3_CLK__FUNC_MSDC3_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_200_MSDC3_CLK__FUNC_MSDC3_CLK /;"	d
MT8135_PIN_200_MSDC3_CLK__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_200_MSDC3_CLK__FUNC_PWM1 /;"	d
MT8135_PIN_200_MSDC3_CLK__FUNC_SCL2	mt8135-pinfunc.h	/^#define MT8135_PIN_200_MSDC3_CLK__FUNC_SCL2 /;"	d
MT8135_PIN_201_MSDC3_DAT1__FUNC_CLKM3	mt8135-pinfunc.h	/^#define MT8135_PIN_201_MSDC3_DAT1__FUNC_CLKM3 /;"	d
MT8135_PIN_201_MSDC3_DAT1__FUNC_EINT70	mt8135-pinfunc.h	/^#define MT8135_PIN_201_MSDC3_DAT1__FUNC_EINT70 /;"	d
MT8135_PIN_201_MSDC3_DAT1__FUNC_GPIO201	mt8135-pinfunc.h	/^#define MT8135_PIN_201_MSDC3_DAT1__FUNC_GPIO201 /;"	d
MT8135_PIN_201_MSDC3_DAT1__FUNC_MSDC3_DAT1	mt8135-pinfunc.h	/^#define MT8135_PIN_201_MSDC3_DAT1__FUNC_MSDC3_DAT1 /;"	d
MT8135_PIN_201_MSDC3_DAT1__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_201_MSDC3_DAT1__FUNC_PWM4 /;"	d
MT8135_PIN_201_MSDC3_DAT1__FUNC_SDA3	mt8135-pinfunc.h	/^#define MT8135_PIN_201_MSDC3_DAT1__FUNC_SDA3 /;"	d
MT8135_PIN_202_MSDC3_DAT0__FUNC_CLKM2	mt8135-pinfunc.h	/^#define MT8135_PIN_202_MSDC3_DAT0__FUNC_CLKM2 /;"	d
MT8135_PIN_202_MSDC3_DAT0__FUNC_EINT69	mt8135-pinfunc.h	/^#define MT8135_PIN_202_MSDC3_DAT0__FUNC_EINT69 /;"	d
MT8135_PIN_202_MSDC3_DAT0__FUNC_GPIO202	mt8135-pinfunc.h	/^#define MT8135_PIN_202_MSDC3_DAT0__FUNC_GPIO202 /;"	d
MT8135_PIN_202_MSDC3_DAT0__FUNC_MSDC3_DAT0	mt8135-pinfunc.h	/^#define MT8135_PIN_202_MSDC3_DAT0__FUNC_MSDC3_DAT0 /;"	d
MT8135_PIN_202_MSDC3_DAT0__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_202_MSDC3_DAT0__FUNC_PWM3 /;"	d
MT8135_PIN_202_MSDC3_DAT0__FUNC_SCL3	mt8135-pinfunc.h	/^#define MT8135_PIN_202_MSDC3_DAT0__FUNC_SCL3 /;"	d
MT8135_PIN_20_NLD3__FUNC_A_FUNC_DIN_4	mt8135-pinfunc.h	/^#define MT8135_PIN_20_NLD3__FUNC_A_FUNC_DIN_4 /;"	d
MT8135_PIN_20_NLD3__FUNC_CM2DAT_1X_3	mt8135-pinfunc.h	/^#define MT8135_PIN_20_NLD3__FUNC_CM2DAT_1X_3 /;"	d
MT8135_PIN_20_NLD3__FUNC_EINT149	mt8135-pinfunc.h	/^#define MT8135_PIN_20_NLD3__FUNC_EINT149 /;"	d
MT8135_PIN_20_NLD3__FUNC_GPIO20	mt8135-pinfunc.h	/^#define MT8135_PIN_20_NLD3__FUNC_GPIO20 /;"	d
MT8135_PIN_20_NLD3__FUNC_NLD3	mt8135-pinfunc.h	/^#define MT8135_PIN_20_NLD3__FUNC_NLD3 /;"	d
MT8135_PIN_20_NLD3__FUNC_TESTA_OUT14	mt8135-pinfunc.h	/^#define MT8135_PIN_20_NLD3__FUNC_TESTA_OUT14 /;"	d
MT8135_PIN_21_NLD4__FUNC_A_FUNC_DIN_5	mt8135-pinfunc.h	/^#define MT8135_PIN_21_NLD4__FUNC_A_FUNC_DIN_5 /;"	d
MT8135_PIN_21_NLD4__FUNC_CM2DAT_1X_4	mt8135-pinfunc.h	/^#define MT8135_PIN_21_NLD4__FUNC_CM2DAT_1X_4 /;"	d
MT8135_PIN_21_NLD4__FUNC_EINT150	mt8135-pinfunc.h	/^#define MT8135_PIN_21_NLD4__FUNC_EINT150 /;"	d
MT8135_PIN_21_NLD4__FUNC_GPIO21	mt8135-pinfunc.h	/^#define MT8135_PIN_21_NLD4__FUNC_GPIO21 /;"	d
MT8135_PIN_21_NLD4__FUNC_NLD4	mt8135-pinfunc.h	/^#define MT8135_PIN_21_NLD4__FUNC_NLD4 /;"	d
MT8135_PIN_21_NLD4__FUNC_TESTA_OUT15	mt8135-pinfunc.h	/^#define MT8135_PIN_21_NLD4__FUNC_TESTA_OUT15 /;"	d
MT8135_PIN_22_NLD5__FUNC_A_FUNC_DIN_6	mt8135-pinfunc.h	/^#define MT8135_PIN_22_NLD5__FUNC_A_FUNC_DIN_6 /;"	d
MT8135_PIN_22_NLD5__FUNC_CM2DAT_1X_5	mt8135-pinfunc.h	/^#define MT8135_PIN_22_NLD5__FUNC_CM2DAT_1X_5 /;"	d
MT8135_PIN_22_NLD5__FUNC_EINT151	mt8135-pinfunc.h	/^#define MT8135_PIN_22_NLD5__FUNC_EINT151 /;"	d
MT8135_PIN_22_NLD5__FUNC_GPIO22	mt8135-pinfunc.h	/^#define MT8135_PIN_22_NLD5__FUNC_GPIO22 /;"	d
MT8135_PIN_22_NLD5__FUNC_NLD5	mt8135-pinfunc.h	/^#define MT8135_PIN_22_NLD5__FUNC_NLD5 /;"	d
MT8135_PIN_22_NLD5__FUNC_TESTA_OUT16	mt8135-pinfunc.h	/^#define MT8135_PIN_22_NLD5__FUNC_TESTA_OUT16 /;"	d
MT8135_PIN_23_NLD6__FUNC_A_FUNC_DIN_7	mt8135-pinfunc.h	/^#define MT8135_PIN_23_NLD6__FUNC_A_FUNC_DIN_7 /;"	d
MT8135_PIN_23_NLD6__FUNC_CM2DAT_1X_6	mt8135-pinfunc.h	/^#define MT8135_PIN_23_NLD6__FUNC_CM2DAT_1X_6 /;"	d
MT8135_PIN_23_NLD6__FUNC_EINT152	mt8135-pinfunc.h	/^#define MT8135_PIN_23_NLD6__FUNC_EINT152 /;"	d
MT8135_PIN_23_NLD6__FUNC_GPIO23	mt8135-pinfunc.h	/^#define MT8135_PIN_23_NLD6__FUNC_GPIO23 /;"	d
MT8135_PIN_23_NLD6__FUNC_NLD6	mt8135-pinfunc.h	/^#define MT8135_PIN_23_NLD6__FUNC_NLD6 /;"	d
MT8135_PIN_23_NLD6__FUNC_TESTA_OUT17	mt8135-pinfunc.h	/^#define MT8135_PIN_23_NLD6__FUNC_TESTA_OUT17 /;"	d
MT8135_PIN_24_NLD7__FUNC_A_FUNC_DIN_8	mt8135-pinfunc.h	/^#define MT8135_PIN_24_NLD7__FUNC_A_FUNC_DIN_8 /;"	d
MT8135_PIN_24_NLD7__FUNC_CM2DAT_1X_7	mt8135-pinfunc.h	/^#define MT8135_PIN_24_NLD7__FUNC_CM2DAT_1X_7 /;"	d
MT8135_PIN_24_NLD7__FUNC_EINT153	mt8135-pinfunc.h	/^#define MT8135_PIN_24_NLD7__FUNC_EINT153 /;"	d
MT8135_PIN_24_NLD7__FUNC_GPIO24	mt8135-pinfunc.h	/^#define MT8135_PIN_24_NLD7__FUNC_GPIO24 /;"	d
MT8135_PIN_24_NLD7__FUNC_NLD7	mt8135-pinfunc.h	/^#define MT8135_PIN_24_NLD7__FUNC_NLD7 /;"	d
MT8135_PIN_24_NLD7__FUNC_TESTA_OUT18	mt8135-pinfunc.h	/^#define MT8135_PIN_24_NLD7__FUNC_TESTA_OUT18 /;"	d
MT8135_PIN_25_NLD8__FUNC_CM2DAT_1X_8	mt8135-pinfunc.h	/^#define MT8135_PIN_25_NLD8__FUNC_CM2DAT_1X_8 /;"	d
MT8135_PIN_25_NLD8__FUNC_EINT154	mt8135-pinfunc.h	/^#define MT8135_PIN_25_NLD8__FUNC_EINT154 /;"	d
MT8135_PIN_25_NLD8__FUNC_GPIO25	mt8135-pinfunc.h	/^#define MT8135_PIN_25_NLD8__FUNC_GPIO25 /;"	d
MT8135_PIN_25_NLD8__FUNC_NLD8	mt8135-pinfunc.h	/^#define MT8135_PIN_25_NLD8__FUNC_NLD8 /;"	d
MT8135_PIN_26_NLD9__FUNC_CM2DAT_1X_9	mt8135-pinfunc.h	/^#define MT8135_PIN_26_NLD9__FUNC_CM2DAT_1X_9 /;"	d
MT8135_PIN_26_NLD9__FUNC_EINT155	mt8135-pinfunc.h	/^#define MT8135_PIN_26_NLD9__FUNC_EINT155 /;"	d
MT8135_PIN_26_NLD9__FUNC_GPIO26	mt8135-pinfunc.h	/^#define MT8135_PIN_26_NLD9__FUNC_GPIO26 /;"	d
MT8135_PIN_26_NLD9__FUNC_NLD9	mt8135-pinfunc.h	/^#define MT8135_PIN_26_NLD9__FUNC_NLD9 /;"	d
MT8135_PIN_26_NLD9__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_26_NLD9__FUNC_PWM1 /;"	d
MT8135_PIN_27_NLD10__FUNC_CM2VSYNC_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_27_NLD10__FUNC_CM2VSYNC_1X /;"	d
MT8135_PIN_27_NLD10__FUNC_EINT156	mt8135-pinfunc.h	/^#define MT8135_PIN_27_NLD10__FUNC_EINT156 /;"	d
MT8135_PIN_27_NLD10__FUNC_GPIO27	mt8135-pinfunc.h	/^#define MT8135_PIN_27_NLD10__FUNC_GPIO27 /;"	d
MT8135_PIN_27_NLD10__FUNC_NLD10	mt8135-pinfunc.h	/^#define MT8135_PIN_27_NLD10__FUNC_NLD10 /;"	d
MT8135_PIN_27_NLD10__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_27_NLD10__FUNC_PWM2 /;"	d
MT8135_PIN_28_NLD11__FUNC_CM2HSYNC_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_28_NLD11__FUNC_CM2HSYNC_1X /;"	d
MT8135_PIN_28_NLD11__FUNC_EINT157	mt8135-pinfunc.h	/^#define MT8135_PIN_28_NLD11__FUNC_EINT157 /;"	d
MT8135_PIN_28_NLD11__FUNC_GPIO28	mt8135-pinfunc.h	/^#define MT8135_PIN_28_NLD11__FUNC_GPIO28 /;"	d
MT8135_PIN_28_NLD11__FUNC_NLD11	mt8135-pinfunc.h	/^#define MT8135_PIN_28_NLD11__FUNC_NLD11 /;"	d
MT8135_PIN_28_NLD11__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_28_NLD11__FUNC_PWM3 /;"	d
MT8135_PIN_29_NLD12__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_29_NLD12__FUNC_DAC_CK /;"	d
MT8135_PIN_29_NLD12__FUNC_EINT158	mt8135-pinfunc.h	/^#define MT8135_PIN_29_NLD12__FUNC_EINT158 /;"	d
MT8135_PIN_29_NLD12__FUNC_GPIO29	mt8135-pinfunc.h	/^#define MT8135_PIN_29_NLD12__FUNC_GPIO29 /;"	d
MT8135_PIN_29_NLD12__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_29_NLD12__FUNC_I2SIN_CK /;"	d
MT8135_PIN_29_NLD12__FUNC_NLD12	mt8135-pinfunc.h	/^#define MT8135_PIN_29_NLD12__FUNC_NLD12 /;"	d
MT8135_PIN_29_NLD12__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_29_NLD12__FUNC_PCM1_CK /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_DAC_CK /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_EINT47	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_EINT47 /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_GPIO2	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_GPIO2 /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_I2SIN_CK /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_MSDC0_DAT5	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_MSDC0_DAT5 /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_NLD4	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_NLD4 /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_PCM1_CK /;"	d
MT8135_PIN_2_MSDC0_DAT5__FUNC_SPI1_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_2_MSDC0_DAT5__FUNC_SPI1_CLK /;"	d
MT8135_PIN_30_NLD13__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_30_NLD13__FUNC_DAC_WS /;"	d
MT8135_PIN_30_NLD13__FUNC_EINT159	mt8135-pinfunc.h	/^#define MT8135_PIN_30_NLD13__FUNC_EINT159 /;"	d
MT8135_PIN_30_NLD13__FUNC_GPIO30	mt8135-pinfunc.h	/^#define MT8135_PIN_30_NLD13__FUNC_GPIO30 /;"	d
MT8135_PIN_30_NLD13__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_30_NLD13__FUNC_I2SIN_WS /;"	d
MT8135_PIN_30_NLD13__FUNC_NLD13	mt8135-pinfunc.h	/^#define MT8135_PIN_30_NLD13__FUNC_NLD13 /;"	d
MT8135_PIN_30_NLD13__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_30_NLD13__FUNC_PCM1_WS /;"	d
MT8135_PIN_31_NLD14__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_31_NLD14__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_31_NLD14__FUNC_EINT160	mt8135-pinfunc.h	/^#define MT8135_PIN_31_NLD14__FUNC_EINT160 /;"	d
MT8135_PIN_31_NLD14__FUNC_GPIO31	mt8135-pinfunc.h	/^#define MT8135_PIN_31_NLD14__FUNC_GPIO31 /;"	d
MT8135_PIN_31_NLD14__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_31_NLD14__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_31_NLD14__FUNC_NLD14	mt8135-pinfunc.h	/^#define MT8135_PIN_31_NLD14__FUNC_NLD14 /;"	d
MT8135_PIN_31_NLD14__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_31_NLD14__FUNC_PCM1_DO /;"	d
MT8135_PIN_32_NLD15__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_32_NLD15__FUNC_DISP_PWM /;"	d
MT8135_PIN_32_NLD15__FUNC_EINT161	mt8135-pinfunc.h	/^#define MT8135_PIN_32_NLD15__FUNC_EINT161 /;"	d
MT8135_PIN_32_NLD15__FUNC_GPIO32	mt8135-pinfunc.h	/^#define MT8135_PIN_32_NLD15__FUNC_GPIO32 /;"	d
MT8135_PIN_32_NLD15__FUNC_NLD15	mt8135-pinfunc.h	/^#define MT8135_PIN_32_NLD15__FUNC_NLD15 /;"	d
MT8135_PIN_32_NLD15__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_32_NLD15__FUNC_PCM1_DI /;"	d
MT8135_PIN_32_NLD15__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_32_NLD15__FUNC_PWM4 /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_EINT50	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_EINT50 /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_GPIO33	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_GPIO33 /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_I2SIN_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_I2SIN_DAT /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_MSDC0_RSTB	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_MSDC0_RSTB /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_NLD10	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_NLD10 /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_PCM1_DI /;"	d
MT8135_PIN_33_MSDC0_RSTB__FUNC_SPI1_MI	mt8135-pinfunc.h	/^#define MT8135_PIN_33_MSDC0_RSTB__FUNC_SPI1_MI /;"	d
MT8135_PIN_34_IDDIG__FUNC_EINT34	mt8135-pinfunc.h	/^#define MT8135_PIN_34_IDDIG__FUNC_EINT34 /;"	d
MT8135_PIN_34_IDDIG__FUNC_GPIO34	mt8135-pinfunc.h	/^#define MT8135_PIN_34_IDDIG__FUNC_GPIO34 /;"	d
MT8135_PIN_34_IDDIG__FUNC_IDDIG	mt8135-pinfunc.h	/^#define MT8135_PIN_34_IDDIG__FUNC_IDDIG /;"	d
MT8135_PIN_35_SCL3__FUNC_CLKM6	mt8135-pinfunc.h	/^#define MT8135_PIN_35_SCL3__FUNC_CLKM6 /;"	d
MT8135_PIN_35_SCL3__FUNC_EINT96	mt8135-pinfunc.h	/^#define MT8135_PIN_35_SCL3__FUNC_EINT96 /;"	d
MT8135_PIN_35_SCL3__FUNC_GPIO35	mt8135-pinfunc.h	/^#define MT8135_PIN_35_SCL3__FUNC_GPIO35 /;"	d
MT8135_PIN_35_SCL3__FUNC_PWM6	mt8135-pinfunc.h	/^#define MT8135_PIN_35_SCL3__FUNC_PWM6 /;"	d
MT8135_PIN_35_SCL3__FUNC_SCL3	mt8135-pinfunc.h	/^#define MT8135_PIN_35_SCL3__FUNC_SCL3 /;"	d
MT8135_PIN_36_SDA3__FUNC_EINT97	mt8135-pinfunc.h	/^#define MT8135_PIN_36_SDA3__FUNC_EINT97 /;"	d
MT8135_PIN_36_SDA3__FUNC_GPIO36	mt8135-pinfunc.h	/^#define MT8135_PIN_36_SDA3__FUNC_GPIO36 /;"	d
MT8135_PIN_36_SDA3__FUNC_SDA3	mt8135-pinfunc.h	/^#define MT8135_PIN_36_SDA3__FUNC_SDA3 /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_ADC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_ADC_CK /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_AUD_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_AUD_CLK /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_EINT19	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_EINT19 /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_GPIO37	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_GPIO37 /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_HDMI_SDATA0	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_HDMI_SDATA0 /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_TESTA_OUT19	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_TESTA_OUT19 /;"	d
MT8135_PIN_37_AUD_CLK_MOSI__FUNC_USB_TEST_IO_6	mt8135-pinfunc.h	/^#define MT8135_PIN_37_AUD_CLK_MOSI__FUNC_USB_TEST_IO_6 /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_ADC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_ADC_WS /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_AUD_DAT_MISO	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_AUD_DAT_MISO /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_AUD_DAT_MOSI	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_AUD_DAT_MOSI /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_EINT21	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_EINT21 /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_GPIO38	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_GPIO38 /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_TESTA_OUT20	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_TESTA_OUT20 /;"	d
MT8135_PIN_38_AUD_DAT_MOSI__FUNC_USB_TEST_IO_7	mt8135-pinfunc.h	/^#define MT8135_PIN_38_AUD_DAT_MOSI__FUNC_USB_TEST_IO_7 /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_ADC_DAT_IN	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_ADC_DAT_IN /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_AUD_DAT_MISO	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_AUD_DAT_MISO /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_AUD_DAT_MOSI	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_AUD_DAT_MOSI /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_EINT20	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_EINT20 /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_GPIO39	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_GPIO39 /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_TESTA_OUT21	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_TESTA_OUT21 /;"	d
MT8135_PIN_39_AUD_DAT_MISO__FUNC_USB_TEST_IO_8	mt8135-pinfunc.h	/^#define MT8135_PIN_39_AUD_DAT_MISO__FUNC_USB_TEST_IO_8 /;"	d
MT8135_PIN_3_MSDC0_DAT4__FUNC_A_FUNC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_3_MSDC0_DAT4__FUNC_A_FUNC_CK /;"	d
MT8135_PIN_3_MSDC0_DAT4__FUNC_EINT46	mt8135-pinfunc.h	/^#define MT8135_PIN_3_MSDC0_DAT4__FUNC_EINT46 /;"	d
MT8135_PIN_3_MSDC0_DAT4__FUNC_GPIO3	mt8135-pinfunc.h	/^#define MT8135_PIN_3_MSDC0_DAT4__FUNC_GPIO3 /;"	d
MT8135_PIN_3_MSDC0_DAT4__FUNC_LSCE1B_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_3_MSDC0_DAT4__FUNC_LSCE1B_2X /;"	d
MT8135_PIN_3_MSDC0_DAT4__FUNC_MSDC0_DAT4	mt8135-pinfunc.h	/^#define MT8135_PIN_3_MSDC0_DAT4__FUNC_MSDC0_DAT4 /;"	d
MT8135_PIN_3_MSDC0_DAT4__FUNC_NLD5	mt8135-pinfunc.h	/^#define MT8135_PIN_3_MSDC0_DAT4__FUNC_NLD5 /;"	d
MT8135_PIN_40_DAC_CLK__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_40_DAC_CLK__FUNC_DAC_CK /;"	d
MT8135_PIN_40_DAC_CLK__FUNC_EINT22	mt8135-pinfunc.h	/^#define MT8135_PIN_40_DAC_CLK__FUNC_EINT22 /;"	d
MT8135_PIN_40_DAC_CLK__FUNC_GPIO40	mt8135-pinfunc.h	/^#define MT8135_PIN_40_DAC_CLK__FUNC_GPIO40 /;"	d
MT8135_PIN_40_DAC_CLK__FUNC_HDMI_SDATA1	mt8135-pinfunc.h	/^#define MT8135_PIN_40_DAC_CLK__FUNC_HDMI_SDATA1 /;"	d
MT8135_PIN_40_DAC_CLK__FUNC_TESTA_OUT22	mt8135-pinfunc.h	/^#define MT8135_PIN_40_DAC_CLK__FUNC_TESTA_OUT22 /;"	d
MT8135_PIN_40_DAC_CLK__FUNC_USB_TEST_IO_9	mt8135-pinfunc.h	/^#define MT8135_PIN_40_DAC_CLK__FUNC_USB_TEST_IO_9 /;"	d
MT8135_PIN_41_DAC_WS__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_41_DAC_WS__FUNC_DAC_WS /;"	d
MT8135_PIN_41_DAC_WS__FUNC_EINT24	mt8135-pinfunc.h	/^#define MT8135_PIN_41_DAC_WS__FUNC_EINT24 /;"	d
MT8135_PIN_41_DAC_WS__FUNC_GPIO41	mt8135-pinfunc.h	/^#define MT8135_PIN_41_DAC_WS__FUNC_GPIO41 /;"	d
MT8135_PIN_41_DAC_WS__FUNC_HDMI_SDATA2	mt8135-pinfunc.h	/^#define MT8135_PIN_41_DAC_WS__FUNC_HDMI_SDATA2 /;"	d
MT8135_PIN_41_DAC_WS__FUNC_TESTA_OUT23	mt8135-pinfunc.h	/^#define MT8135_PIN_41_DAC_WS__FUNC_TESTA_OUT23 /;"	d
MT8135_PIN_41_DAC_WS__FUNC_USB_TEST_IO_10	mt8135-pinfunc.h	/^#define MT8135_PIN_41_DAC_WS__FUNC_USB_TEST_IO_10 /;"	d
MT8135_PIN_42_DAC_DAT_OUT__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_42_DAC_DAT_OUT__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_42_DAC_DAT_OUT__FUNC_EINT23	mt8135-pinfunc.h	/^#define MT8135_PIN_42_DAC_DAT_OUT__FUNC_EINT23 /;"	d
MT8135_PIN_42_DAC_DAT_OUT__FUNC_GPIO42	mt8135-pinfunc.h	/^#define MT8135_PIN_42_DAC_DAT_OUT__FUNC_GPIO42 /;"	d
MT8135_PIN_42_DAC_DAT_OUT__FUNC_HDMI_SDATA3	mt8135-pinfunc.h	/^#define MT8135_PIN_42_DAC_DAT_OUT__FUNC_HDMI_SDATA3 /;"	d
MT8135_PIN_42_DAC_DAT_OUT__FUNC_TESTA_OUT24	mt8135-pinfunc.h	/^#define MT8135_PIN_42_DAC_DAT_OUT__FUNC_TESTA_OUT24 /;"	d
MT8135_PIN_42_DAC_DAT_OUT__FUNC_USB_TEST_IO_11	mt8135-pinfunc.h	/^#define MT8135_PIN_42_DAC_DAT_OUT__FUNC_USB_TEST_IO_11 /;"	d
MT8135_PIN_43_PWRAP_SPI0_MO__FUNC_EINT29	mt8135-pinfunc.h	/^#define MT8135_PIN_43_PWRAP_SPI0_MO__FUNC_EINT29 /;"	d
MT8135_PIN_43_PWRAP_SPI0_MO__FUNC_GPIO43	mt8135-pinfunc.h	/^#define MT8135_PIN_43_PWRAP_SPI0_MO__FUNC_GPIO43 /;"	d
MT8135_PIN_43_PWRAP_SPI0_MO__FUNC_PWRAP_SPIDI	mt8135-pinfunc.h	/^#define MT8135_PIN_43_PWRAP_SPI0_MO__FUNC_PWRAP_SPIDI /;"	d
MT8135_PIN_44_PWRAP_SPI0_MI__FUNC_EINT28	mt8135-pinfunc.h	/^#define MT8135_PIN_44_PWRAP_SPI0_MI__FUNC_EINT28 /;"	d
MT8135_PIN_44_PWRAP_SPI0_MI__FUNC_GPIO44	mt8135-pinfunc.h	/^#define MT8135_PIN_44_PWRAP_SPI0_MI__FUNC_GPIO44 /;"	d
MT8135_PIN_44_PWRAP_SPI0_MI__FUNC_PWRAP_SPIDO	mt8135-pinfunc.h	/^#define MT8135_PIN_44_PWRAP_SPI0_MI__FUNC_PWRAP_SPIDO /;"	d
MT8135_PIN_45_PWRAP_SPI0_CSN__FUNC_EINT27	mt8135-pinfunc.h	/^#define MT8135_PIN_45_PWRAP_SPI0_CSN__FUNC_EINT27 /;"	d
MT8135_PIN_45_PWRAP_SPI0_CSN__FUNC_GPIO45	mt8135-pinfunc.h	/^#define MT8135_PIN_45_PWRAP_SPI0_CSN__FUNC_GPIO45 /;"	d
MT8135_PIN_45_PWRAP_SPI0_CSN__FUNC_PWRAP_SPICS_B_I	mt8135-pinfunc.h	/^#define MT8135_PIN_45_PWRAP_SPI0_CSN__FUNC_PWRAP_SPICS_B_I /;"	d
MT8135_PIN_46_PWRAP_SPI0_CLK__FUNC_EINT26	mt8135-pinfunc.h	/^#define MT8135_PIN_46_PWRAP_SPI0_CLK__FUNC_EINT26 /;"	d
MT8135_PIN_46_PWRAP_SPI0_CLK__FUNC_GPIO46	mt8135-pinfunc.h	/^#define MT8135_PIN_46_PWRAP_SPI0_CLK__FUNC_GPIO46 /;"	d
MT8135_PIN_46_PWRAP_SPI0_CLK__FUNC_PWRAP_SPICK_I	mt8135-pinfunc.h	/^#define MT8135_PIN_46_PWRAP_SPI0_CLK__FUNC_PWRAP_SPICK_I /;"	d
MT8135_PIN_47_PWRAP_EVENT__FUNC_EINT25	mt8135-pinfunc.h	/^#define MT8135_PIN_47_PWRAP_EVENT__FUNC_EINT25 /;"	d
MT8135_PIN_47_PWRAP_EVENT__FUNC_GPIO47	mt8135-pinfunc.h	/^#define MT8135_PIN_47_PWRAP_EVENT__FUNC_GPIO47 /;"	d
MT8135_PIN_47_PWRAP_EVENT__FUNC_PWRAP_EVENT_IN	mt8135-pinfunc.h	/^#define MT8135_PIN_47_PWRAP_EVENT__FUNC_PWRAP_EVENT_IN /;"	d
MT8135_PIN_47_PWRAP_EVENT__FUNC_TESTA_OUT2	mt8135-pinfunc.h	/^#define MT8135_PIN_47_PWRAP_EVENT__FUNC_TESTA_OUT2 /;"	d
MT8135_PIN_48_RTC32K_CK__FUNC_GPIO48	mt8135-pinfunc.h	/^#define MT8135_PIN_48_RTC32K_CK__FUNC_GPIO48 /;"	d
MT8135_PIN_48_RTC32K_CK__FUNC_RTC32K_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_48_RTC32K_CK__FUNC_RTC32K_CK /;"	d
MT8135_PIN_49_WATCHDOG__FUNC_EINT36	mt8135-pinfunc.h	/^#define MT8135_PIN_49_WATCHDOG__FUNC_EINT36 /;"	d
MT8135_PIN_49_WATCHDOG__FUNC_GPIO49	mt8135-pinfunc.h	/^#define MT8135_PIN_49_WATCHDOG__FUNC_GPIO49 /;"	d
MT8135_PIN_49_WATCHDOG__FUNC_WATCHDOG	mt8135-pinfunc.h	/^#define MT8135_PIN_49_WATCHDOG__FUNC_WATCHDOG /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_A_FUNC_DOUT_0	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_A_FUNC_DOUT_0 /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_EINT41	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_EINT41 /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_GPIO4	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_GPIO4 /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_LRSTB_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_LRSTB_2X /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_MSDC0_CMD	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_MSDC0_CMD /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_NRNB	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_NRNB /;"	d
MT8135_PIN_4_MSDC0_CMD__FUNC_USB_TEST_IO_0	mt8135-pinfunc.h	/^#define MT8135_PIN_4_MSDC0_CMD__FUNC_USB_TEST_IO_0 /;"	d
MT8135_PIN_50_SRCLKENA__FUNC_EINT38	mt8135-pinfunc.h	/^#define MT8135_PIN_50_SRCLKENA__FUNC_EINT38 /;"	d
MT8135_PIN_50_SRCLKENA__FUNC_GPIO50	mt8135-pinfunc.h	/^#define MT8135_PIN_50_SRCLKENA__FUNC_GPIO50 /;"	d
MT8135_PIN_50_SRCLKENA__FUNC_SRCLKENA	mt8135-pinfunc.h	/^#define MT8135_PIN_50_SRCLKENA__FUNC_SRCLKENA /;"	d
MT8135_PIN_51_SRCVOLTEN__FUNC_EINT37	mt8135-pinfunc.h	/^#define MT8135_PIN_51_SRCVOLTEN__FUNC_EINT37 /;"	d
MT8135_PIN_51_SRCVOLTEN__FUNC_GPIO51	mt8135-pinfunc.h	/^#define MT8135_PIN_51_SRCVOLTEN__FUNC_GPIO51 /;"	d
MT8135_PIN_51_SRCVOLTEN__FUNC_SRCVOLTEN	mt8135-pinfunc.h	/^#define MT8135_PIN_51_SRCVOLTEN__FUNC_SRCVOLTEN /;"	d
MT8135_PIN_52_EINT0__FUNC_CLKM0	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_CLKM0 /;"	d
MT8135_PIN_52_EINT0__FUNC_EINT0	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_EINT0 /;"	d
MT8135_PIN_52_EINT0__FUNC_GPIO52	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_GPIO52 /;"	d
MT8135_PIN_52_EINT0__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_PWM1 /;"	d
MT8135_PIN_52_EINT0__FUNC_SPDIF_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_SPDIF_OUT /;"	d
MT8135_PIN_52_EINT0__FUNC_USB_SCL	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_USB_SCL /;"	d
MT8135_PIN_52_EINT0__FUNC_USB_TEST_IO_12	mt8135-pinfunc.h	/^#define MT8135_PIN_52_EINT0__FUNC_USB_TEST_IO_12 /;"	d
MT8135_PIN_53_URXD2__FUNC_CLKM3	mt8135-pinfunc.h	/^#define MT8135_PIN_53_URXD2__FUNC_CLKM3 /;"	d
MT8135_PIN_53_URXD2__FUNC_EINT83	mt8135-pinfunc.h	/^#define MT8135_PIN_53_URXD2__FUNC_EINT83 /;"	d
MT8135_PIN_53_URXD2__FUNC_GPIO53	mt8135-pinfunc.h	/^#define MT8135_PIN_53_URXD2__FUNC_GPIO53 /;"	d
MT8135_PIN_53_URXD2__FUNC_HDMI_LRCK	mt8135-pinfunc.h	/^#define MT8135_PIN_53_URXD2__FUNC_HDMI_LRCK /;"	d
MT8135_PIN_53_URXD2__FUNC_URXD2	mt8135-pinfunc.h	/^#define MT8135_PIN_53_URXD2__FUNC_URXD2 /;"	d
MT8135_PIN_53_URXD2__FUNC_UTXD2	mt8135-pinfunc.h	/^#define MT8135_PIN_53_URXD2__FUNC_UTXD2 /;"	d
MT8135_PIN_54_UTXD2__FUNC_CLKM2	mt8135-pinfunc.h	/^#define MT8135_PIN_54_UTXD2__FUNC_CLKM2 /;"	d
MT8135_PIN_54_UTXD2__FUNC_EINT82	mt8135-pinfunc.h	/^#define MT8135_PIN_54_UTXD2__FUNC_EINT82 /;"	d
MT8135_PIN_54_UTXD2__FUNC_GPIO54	mt8135-pinfunc.h	/^#define MT8135_PIN_54_UTXD2__FUNC_GPIO54 /;"	d
MT8135_PIN_54_UTXD2__FUNC_HDMI_BCK_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_54_UTXD2__FUNC_HDMI_BCK_OUT /;"	d
MT8135_PIN_54_UTXD2__FUNC_URXD2	mt8135-pinfunc.h	/^#define MT8135_PIN_54_UTXD2__FUNC_URXD2 /;"	d
MT8135_PIN_54_UTXD2__FUNC_UTXD2	mt8135-pinfunc.h	/^#define MT8135_PIN_54_UTXD2__FUNC_UTXD2 /;"	d
MT8135_PIN_55_UCTS2__FUNC_EINT84	mt8135-pinfunc.h	/^#define MT8135_PIN_55_UCTS2__FUNC_EINT84 /;"	d
MT8135_PIN_55_UCTS2__FUNC_GPIO55	mt8135-pinfunc.h	/^#define MT8135_PIN_55_UCTS2__FUNC_GPIO55 /;"	d
MT8135_PIN_55_UCTS2__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_55_UCTS2__FUNC_PWM1 /;"	d
MT8135_PIN_55_UCTS2__FUNC_UCTS2	mt8135-pinfunc.h	/^#define MT8135_PIN_55_UCTS2__FUNC_UCTS2 /;"	d
MT8135_PIN_55_UCTS2__FUNC_URTS2	mt8135-pinfunc.h	/^#define MT8135_PIN_55_UCTS2__FUNC_URTS2 /;"	d
MT8135_PIN_56_URTS2__FUNC_EINT85	mt8135-pinfunc.h	/^#define MT8135_PIN_56_URTS2__FUNC_EINT85 /;"	d
MT8135_PIN_56_URTS2__FUNC_GPIO56	mt8135-pinfunc.h	/^#define MT8135_PIN_56_URTS2__FUNC_GPIO56 /;"	d
MT8135_PIN_56_URTS2__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_56_URTS2__FUNC_PWM2 /;"	d
MT8135_PIN_56_URTS2__FUNC_UCTS2	mt8135-pinfunc.h	/^#define MT8135_PIN_56_URTS2__FUNC_UCTS2 /;"	d
MT8135_PIN_56_URTS2__FUNC_URTS2	mt8135-pinfunc.h	/^#define MT8135_PIN_56_URTS2__FUNC_URTS2 /;"	d
MT8135_PIN_57_JTCK__FUNC_DSP1_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_57_JTCK__FUNC_DSP1_ICK /;"	d
MT8135_PIN_57_JTCK__FUNC_EINT188	mt8135-pinfunc.h	/^#define MT8135_PIN_57_JTCK__FUNC_EINT188 /;"	d
MT8135_PIN_57_JTCK__FUNC_GPIO57	mt8135-pinfunc.h	/^#define MT8135_PIN_57_JTCK__FUNC_GPIO57 /;"	d
MT8135_PIN_57_JTCK__FUNC_JTCK	mt8135-pinfunc.h	/^#define MT8135_PIN_57_JTCK__FUNC_JTCK /;"	d
MT8135_PIN_58_JTDO__FUNC_DSP2_IMS	mt8135-pinfunc.h	/^#define MT8135_PIN_58_JTDO__FUNC_DSP2_IMS /;"	d
MT8135_PIN_58_JTDO__FUNC_EINT190	mt8135-pinfunc.h	/^#define MT8135_PIN_58_JTDO__FUNC_EINT190 /;"	d
MT8135_PIN_58_JTDO__FUNC_GPIO58	mt8135-pinfunc.h	/^#define MT8135_PIN_58_JTDO__FUNC_GPIO58 /;"	d
MT8135_PIN_58_JTDO__FUNC_JTDO	mt8135-pinfunc.h	/^#define MT8135_PIN_58_JTDO__FUNC_JTDO /;"	d
MT8135_PIN_59_JTRST_B__FUNC_DSP2_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_59_JTRST_B__FUNC_DSP2_ICK /;"	d
MT8135_PIN_59_JTRST_B__FUNC_EINT0	mt8135-pinfunc.h	/^#define MT8135_PIN_59_JTRST_B__FUNC_EINT0 /;"	d
MT8135_PIN_59_JTRST_B__FUNC_GPIO59	mt8135-pinfunc.h	/^#define MT8135_PIN_59_JTRST_B__FUNC_GPIO59 /;"	d
MT8135_PIN_59_JTRST_B__FUNC_JTRST_B	mt8135-pinfunc.h	/^#define MT8135_PIN_59_JTRST_B__FUNC_JTRST_B /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_A_FUNC_DOUT_1	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_A_FUNC_DOUT_1 /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_EINT40	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_EINT40 /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_GPIO5	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_GPIO5 /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_LPTE	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_LPTE /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_MSDC0_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_MSDC0_CLK /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_NREB	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_NREB /;"	d
MT8135_PIN_5_MSDC0_CLK__FUNC_USB_TEST_IO_1	mt8135-pinfunc.h	/^#define MT8135_PIN_5_MSDC0_CLK__FUNC_USB_TEST_IO_1 /;"	d
MT8135_PIN_60_JTDI__FUNC_DSP1_IMS	mt8135-pinfunc.h	/^#define MT8135_PIN_60_JTDI__FUNC_DSP1_IMS /;"	d
MT8135_PIN_60_JTDI__FUNC_EINT189	mt8135-pinfunc.h	/^#define MT8135_PIN_60_JTDI__FUNC_EINT189 /;"	d
MT8135_PIN_60_JTDI__FUNC_GPIO60	mt8135-pinfunc.h	/^#define MT8135_PIN_60_JTDI__FUNC_GPIO60 /;"	d
MT8135_PIN_60_JTDI__FUNC_JTDI	mt8135-pinfunc.h	/^#define MT8135_PIN_60_JTDI__FUNC_JTDI /;"	d
MT8135_PIN_61_JRTCK__FUNC_DSP1_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_61_JRTCK__FUNC_DSP1_ID /;"	d
MT8135_PIN_61_JRTCK__FUNC_EINT187	mt8135-pinfunc.h	/^#define MT8135_PIN_61_JRTCK__FUNC_EINT187 /;"	d
MT8135_PIN_61_JRTCK__FUNC_GPIO61	mt8135-pinfunc.h	/^#define MT8135_PIN_61_JRTCK__FUNC_GPIO61 /;"	d
MT8135_PIN_61_JRTCK__FUNC_JRTCK	mt8135-pinfunc.h	/^#define MT8135_PIN_61_JRTCK__FUNC_JRTCK /;"	d
MT8135_PIN_62_JTMS__FUNC_DSP2_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_62_JTMS__FUNC_DSP2_ID /;"	d
MT8135_PIN_62_JTMS__FUNC_EINT191	mt8135-pinfunc.h	/^#define MT8135_PIN_62_JTMS__FUNC_EINT191 /;"	d
MT8135_PIN_62_JTMS__FUNC_GPIO62	mt8135-pinfunc.h	/^#define MT8135_PIN_62_JTMS__FUNC_GPIO62 /;"	d
MT8135_PIN_62_JTMS__FUNC_JTMS	mt8135-pinfunc.h	/^#define MT8135_PIN_62_JTMS__FUNC_JTMS /;"	d
MT8135_PIN_63_MSDC1_INSI__FUNC_CLKM5	mt8135-pinfunc.h	/^#define MT8135_PIN_63_MSDC1_INSI__FUNC_CLKM5 /;"	d
MT8135_PIN_63_MSDC1_INSI__FUNC_GPIO63	mt8135-pinfunc.h	/^#define MT8135_PIN_63_MSDC1_INSI__FUNC_GPIO63 /;"	d
MT8135_PIN_63_MSDC1_INSI__FUNC_MSDC1_INSI	mt8135-pinfunc.h	/^#define MT8135_PIN_63_MSDC1_INSI__FUNC_MSDC1_INSI /;"	d
MT8135_PIN_63_MSDC1_INSI__FUNC_PWM6	mt8135-pinfunc.h	/^#define MT8135_PIN_63_MSDC1_INSI__FUNC_PWM6 /;"	d
MT8135_PIN_63_MSDC1_INSI__FUNC_SCL5	mt8135-pinfunc.h	/^#define MT8135_PIN_63_MSDC1_INSI__FUNC_SCL5 /;"	d
MT8135_PIN_63_MSDC1_INSI__FUNC_TESTB_OUT6	mt8135-pinfunc.h	/^#define MT8135_PIN_63_MSDC1_INSI__FUNC_TESTB_OUT6 /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_CLKM6	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_CLKM6 /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_EINT58	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_EINT58 /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_GPIO64	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_GPIO64 /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_MSDC1_SDWPI	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_MSDC1_SDWPI /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_PWM7	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_PWM7 /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_SDA5	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_SDA5 /;"	d
MT8135_PIN_64_MSDC1_SDWPI__FUNC_TESTB_OUT7	mt8135-pinfunc.h	/^#define MT8135_PIN_64_MSDC1_SDWPI__FUNC_TESTB_OUT7 /;"	d
MT8135_PIN_65_MSDC2_INSI__FUNC_GPIO65	mt8135-pinfunc.h	/^#define MT8135_PIN_65_MSDC2_INSI__FUNC_GPIO65 /;"	d
MT8135_PIN_65_MSDC2_INSI__FUNC_MSDC2_INSI	mt8135-pinfunc.h	/^#define MT8135_PIN_65_MSDC2_INSI__FUNC_MSDC2_INSI /;"	d
MT8135_PIN_65_MSDC2_INSI__FUNC_TESTA_OUT3	mt8135-pinfunc.h	/^#define MT8135_PIN_65_MSDC2_INSI__FUNC_TESTA_OUT3 /;"	d
MT8135_PIN_65_MSDC2_INSI__FUNC_USB_TEST_IO_27	mt8135-pinfunc.h	/^#define MT8135_PIN_65_MSDC2_INSI__FUNC_USB_TEST_IO_27 /;"	d
MT8135_PIN_66_MSDC2_SDWPI__FUNC_EINT66	mt8135-pinfunc.h	/^#define MT8135_PIN_66_MSDC2_SDWPI__FUNC_EINT66 /;"	d
MT8135_PIN_66_MSDC2_SDWPI__FUNC_GPIO66	mt8135-pinfunc.h	/^#define MT8135_PIN_66_MSDC2_SDWPI__FUNC_GPIO66 /;"	d
MT8135_PIN_66_MSDC2_SDWPI__FUNC_MSDC2_SDWPI	mt8135-pinfunc.h	/^#define MT8135_PIN_66_MSDC2_SDWPI__FUNC_MSDC2_SDWPI /;"	d
MT8135_PIN_66_MSDC2_SDWPI__FUNC_USB_TEST_IO_28	mt8135-pinfunc.h	/^#define MT8135_PIN_66_MSDC2_SDWPI__FUNC_USB_TEST_IO_28 /;"	d
MT8135_PIN_67_URXD4__FUNC_EINT89	mt8135-pinfunc.h	/^#define MT8135_PIN_67_URXD4__FUNC_EINT89 /;"	d
MT8135_PIN_67_URXD4__FUNC_GPIO67	mt8135-pinfunc.h	/^#define MT8135_PIN_67_URXD4__FUNC_GPIO67 /;"	d
MT8135_PIN_67_URXD4__FUNC_TESTB_OUT10	mt8135-pinfunc.h	/^#define MT8135_PIN_67_URXD4__FUNC_TESTB_OUT10 /;"	d
MT8135_PIN_67_URXD4__FUNC_URXD1	mt8135-pinfunc.h	/^#define MT8135_PIN_67_URXD4__FUNC_URXD1 /;"	d
MT8135_PIN_67_URXD4__FUNC_URXD4	mt8135-pinfunc.h	/^#define MT8135_PIN_67_URXD4__FUNC_URXD4 /;"	d
MT8135_PIN_67_URXD4__FUNC_UTXD4	mt8135-pinfunc.h	/^#define MT8135_PIN_67_URXD4__FUNC_UTXD4 /;"	d
MT8135_PIN_68_UTXD4__FUNC_EINT88	mt8135-pinfunc.h	/^#define MT8135_PIN_68_UTXD4__FUNC_EINT88 /;"	d
MT8135_PIN_68_UTXD4__FUNC_GPIO68	mt8135-pinfunc.h	/^#define MT8135_PIN_68_UTXD4__FUNC_GPIO68 /;"	d
MT8135_PIN_68_UTXD4__FUNC_TESTB_OUT11	mt8135-pinfunc.h	/^#define MT8135_PIN_68_UTXD4__FUNC_TESTB_OUT11 /;"	d
MT8135_PIN_68_UTXD4__FUNC_URXD4	mt8135-pinfunc.h	/^#define MT8135_PIN_68_UTXD4__FUNC_URXD4 /;"	d
MT8135_PIN_68_UTXD4__FUNC_UTXD1	mt8135-pinfunc.h	/^#define MT8135_PIN_68_UTXD4__FUNC_UTXD1 /;"	d
MT8135_PIN_68_UTXD4__FUNC_UTXD4	mt8135-pinfunc.h	/^#define MT8135_PIN_68_UTXD4__FUNC_UTXD4 /;"	d
MT8135_PIN_69_URXD1__FUNC_EINT79	mt8135-pinfunc.h	/^#define MT8135_PIN_69_URXD1__FUNC_EINT79 /;"	d
MT8135_PIN_69_URXD1__FUNC_GPIO69	mt8135-pinfunc.h	/^#define MT8135_PIN_69_URXD1__FUNC_GPIO69 /;"	d
MT8135_PIN_69_URXD1__FUNC_TESTB_OUT24	mt8135-pinfunc.h	/^#define MT8135_PIN_69_URXD1__FUNC_TESTB_OUT24 /;"	d
MT8135_PIN_69_URXD1__FUNC_URXD1	mt8135-pinfunc.h	/^#define MT8135_PIN_69_URXD1__FUNC_URXD1 /;"	d
MT8135_PIN_69_URXD1__FUNC_URXD4	mt8135-pinfunc.h	/^#define MT8135_PIN_69_URXD1__FUNC_URXD4 /;"	d
MT8135_PIN_69_URXD1__FUNC_UTXD1	mt8135-pinfunc.h	/^#define MT8135_PIN_69_URXD1__FUNC_UTXD1 /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_A_FUNC_DOUT_2	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_A_FUNC_DOUT_2 /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_EINT45	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_EINT45 /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_GPIO6	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_GPIO6 /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_LSCE0B_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_LSCE0B_2X /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_MSDC0_DAT3	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_MSDC0_DAT3 /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_NLD7	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_NLD7 /;"	d
MT8135_PIN_6_MSDC0_DAT3__FUNC_USB_TEST_IO_2	mt8135-pinfunc.h	/^#define MT8135_PIN_6_MSDC0_DAT3__FUNC_USB_TEST_IO_2 /;"	d
MT8135_PIN_70_UTXD1__FUNC_EINT78	mt8135-pinfunc.h	/^#define MT8135_PIN_70_UTXD1__FUNC_EINT78 /;"	d
MT8135_PIN_70_UTXD1__FUNC_GPIO70	mt8135-pinfunc.h	/^#define MT8135_PIN_70_UTXD1__FUNC_GPIO70 /;"	d
MT8135_PIN_70_UTXD1__FUNC_TESTB_OUT25	mt8135-pinfunc.h	/^#define MT8135_PIN_70_UTXD1__FUNC_TESTB_OUT25 /;"	d
MT8135_PIN_70_UTXD1__FUNC_URXD1	mt8135-pinfunc.h	/^#define MT8135_PIN_70_UTXD1__FUNC_URXD1 /;"	d
MT8135_PIN_70_UTXD1__FUNC_UTXD1	mt8135-pinfunc.h	/^#define MT8135_PIN_70_UTXD1__FUNC_UTXD1 /;"	d
MT8135_PIN_70_UTXD1__FUNC_UTXD4	mt8135-pinfunc.h	/^#define MT8135_PIN_70_UTXD1__FUNC_UTXD4 /;"	d
MT8135_PIN_71_UCTS1__FUNC_CLKM0	mt8135-pinfunc.h	/^#define MT8135_PIN_71_UCTS1__FUNC_CLKM0 /;"	d
MT8135_PIN_71_UCTS1__FUNC_EINT80	mt8135-pinfunc.h	/^#define MT8135_PIN_71_UCTS1__FUNC_EINT80 /;"	d
MT8135_PIN_71_UCTS1__FUNC_GPIO71	mt8135-pinfunc.h	/^#define MT8135_PIN_71_UCTS1__FUNC_GPIO71 /;"	d
MT8135_PIN_71_UCTS1__FUNC_TESTB_OUT31	mt8135-pinfunc.h	/^#define MT8135_PIN_71_UCTS1__FUNC_TESTB_OUT31 /;"	d
MT8135_PIN_71_UCTS1__FUNC_UCTS1	mt8135-pinfunc.h	/^#define MT8135_PIN_71_UCTS1__FUNC_UCTS1 /;"	d
MT8135_PIN_71_UCTS1__FUNC_URTS1	mt8135-pinfunc.h	/^#define MT8135_PIN_71_UCTS1__FUNC_URTS1 /;"	d
MT8135_PIN_72_URTS1__FUNC_CLKM1	mt8135-pinfunc.h	/^#define MT8135_PIN_72_URTS1__FUNC_CLKM1 /;"	d
MT8135_PIN_72_URTS1__FUNC_EINT81	mt8135-pinfunc.h	/^#define MT8135_PIN_72_URTS1__FUNC_EINT81 /;"	d
MT8135_PIN_72_URTS1__FUNC_GPIO72	mt8135-pinfunc.h	/^#define MT8135_PIN_72_URTS1__FUNC_GPIO72 /;"	d
MT8135_PIN_72_URTS1__FUNC_TESTB_OUT21	mt8135-pinfunc.h	/^#define MT8135_PIN_72_URTS1__FUNC_TESTB_OUT21 /;"	d
MT8135_PIN_72_URTS1__FUNC_UCTS1	mt8135-pinfunc.h	/^#define MT8135_PIN_72_URTS1__FUNC_UCTS1 /;"	d
MT8135_PIN_72_URTS1__FUNC_URTS1	mt8135-pinfunc.h	/^#define MT8135_PIN_72_URTS1__FUNC_URTS1 /;"	d
MT8135_PIN_73_PWM1__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_73_PWM1__FUNC_DISP_PWM /;"	d
MT8135_PIN_73_PWM1__FUNC_EINT73	mt8135-pinfunc.h	/^#define MT8135_PIN_73_PWM1__FUNC_EINT73 /;"	d
MT8135_PIN_73_PWM1__FUNC_GPIO73	mt8135-pinfunc.h	/^#define MT8135_PIN_73_PWM1__FUNC_GPIO73 /;"	d
MT8135_PIN_73_PWM1__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_73_PWM1__FUNC_PWM1 /;"	d
MT8135_PIN_73_PWM1__FUNC_TESTB_OUT8	mt8135-pinfunc.h	/^#define MT8135_PIN_73_PWM1__FUNC_TESTB_OUT8 /;"	d
MT8135_PIN_73_PWM1__FUNC_USB_DRVVBUS	mt8135-pinfunc.h	/^#define MT8135_PIN_73_PWM1__FUNC_USB_DRVVBUS /;"	d
MT8135_PIN_74_PWM2__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_DISP_PWM /;"	d
MT8135_PIN_74_PWM2__FUNC_DPI33_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_DPI33_CK /;"	d
MT8135_PIN_74_PWM2__FUNC_EINT74	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_EINT74 /;"	d
MT8135_PIN_74_PWM2__FUNC_GPIO74	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_GPIO74 /;"	d
MT8135_PIN_74_PWM2__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_PWM2 /;"	d
MT8135_PIN_74_PWM2__FUNC_PWM5	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_PWM5 /;"	d
MT8135_PIN_74_PWM2__FUNC_TESTB_OUT9	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_TESTB_OUT9 /;"	d
MT8135_PIN_74_PWM2__FUNC_URXD2	mt8135-pinfunc.h	/^#define MT8135_PIN_74_PWM2__FUNC_URXD2 /;"	d
MT8135_PIN_75_PWM3__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_DISP_PWM /;"	d
MT8135_PIN_75_PWM3__FUNC_DPI33_D0	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_DPI33_D0 /;"	d
MT8135_PIN_75_PWM3__FUNC_EINT75	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_EINT75 /;"	d
MT8135_PIN_75_PWM3__FUNC_GPIO75	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_GPIO75 /;"	d
MT8135_PIN_75_PWM3__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_PWM3 /;"	d
MT8135_PIN_75_PWM3__FUNC_PWM6	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_PWM6 /;"	d
MT8135_PIN_75_PWM3__FUNC_TESTB_OUT12	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_TESTB_OUT12 /;"	d
MT8135_PIN_75_PWM3__FUNC_UTXD2	mt8135-pinfunc.h	/^#define MT8135_PIN_75_PWM3__FUNC_UTXD2 /;"	d
MT8135_PIN_76_PWM4__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_DISP_PWM /;"	d
MT8135_PIN_76_PWM4__FUNC_DPI33_D1	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_DPI33_D1 /;"	d
MT8135_PIN_76_PWM4__FUNC_EINT76	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_EINT76 /;"	d
MT8135_PIN_76_PWM4__FUNC_GPIO76	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_GPIO76 /;"	d
MT8135_PIN_76_PWM4__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_PWM4 /;"	d
MT8135_PIN_76_PWM4__FUNC_PWM7	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_PWM7 /;"	d
MT8135_PIN_76_PWM4__FUNC_TESTB_OUT13	mt8135-pinfunc.h	/^#define MT8135_PIN_76_PWM4__FUNC_TESTB_OUT13 /;"	d
MT8135_PIN_77_MSDC2_DAT2__FUNC_DPI33_D6	mt8135-pinfunc.h	/^#define MT8135_PIN_77_MSDC2_DAT2__FUNC_DPI33_D6 /;"	d
MT8135_PIN_77_MSDC2_DAT2__FUNC_DSP2_IMS	mt8135-pinfunc.h	/^#define MT8135_PIN_77_MSDC2_DAT2__FUNC_DSP2_IMS /;"	d
MT8135_PIN_77_MSDC2_DAT2__FUNC_EINT63	mt8135-pinfunc.h	/^#define MT8135_PIN_77_MSDC2_DAT2__FUNC_EINT63 /;"	d
MT8135_PIN_77_MSDC2_DAT2__FUNC_GPIO77	mt8135-pinfunc.h	/^#define MT8135_PIN_77_MSDC2_DAT2__FUNC_GPIO77 /;"	d
MT8135_PIN_77_MSDC2_DAT2__FUNC_MSDC2_DAT2	mt8135-pinfunc.h	/^#define MT8135_PIN_77_MSDC2_DAT2__FUNC_MSDC2_DAT2 /;"	d
MT8135_PIN_77_MSDC2_DAT2__FUNC_TESTA_OUT25	mt8135-pinfunc.h	/^#define MT8135_PIN_77_MSDC2_DAT2__FUNC_TESTA_OUT25 /;"	d
MT8135_PIN_78_MSDC2_DAT3__FUNC_DPI33_D7	mt8135-pinfunc.h	/^#define MT8135_PIN_78_MSDC2_DAT3__FUNC_DPI33_D7 /;"	d
MT8135_PIN_78_MSDC2_DAT3__FUNC_DSP2_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_78_MSDC2_DAT3__FUNC_DSP2_ID /;"	d
MT8135_PIN_78_MSDC2_DAT3__FUNC_EINT64	mt8135-pinfunc.h	/^#define MT8135_PIN_78_MSDC2_DAT3__FUNC_EINT64 /;"	d
MT8135_PIN_78_MSDC2_DAT3__FUNC_GPIO78	mt8135-pinfunc.h	/^#define MT8135_PIN_78_MSDC2_DAT3__FUNC_GPIO78 /;"	d
MT8135_PIN_78_MSDC2_DAT3__FUNC_MSDC2_DAT3	mt8135-pinfunc.h	/^#define MT8135_PIN_78_MSDC2_DAT3__FUNC_MSDC2_DAT3 /;"	d
MT8135_PIN_78_MSDC2_DAT3__FUNC_TESTA_OUT26	mt8135-pinfunc.h	/^#define MT8135_PIN_78_MSDC2_DAT3__FUNC_TESTA_OUT26 /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_DPI33_D3	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_DPI33_D3 /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_DSP1_IMS	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_DSP1_IMS /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_EINT60	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_EINT60 /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_GPIO79	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_GPIO79 /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_MSDC2_CMD	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_MSDC2_CMD /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_PCM1_WS /;"	d
MT8135_PIN_79_MSDC2_CMD__FUNC_TESTA_OUT0	mt8135-pinfunc.h	/^#define MT8135_PIN_79_MSDC2_CMD__FUNC_TESTA_OUT0 /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_A_FUNC_DOUT_3	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_A_FUNC_DOUT_3 /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_EINT44	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_EINT44 /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_GPIO7	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_GPIO7 /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_LSA0_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_LSA0_2X /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_MSDC0_DAT2	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_MSDC0_DAT2 /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_NLD14	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_NLD14 /;"	d
MT8135_PIN_7_MSDC0_DAT2__FUNC_USB_TEST_IO_3	mt8135-pinfunc.h	/^#define MT8135_PIN_7_MSDC0_DAT2__FUNC_USB_TEST_IO_3 /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_DPI33_D2	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_DPI33_D2 /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_DSP1_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_DSP1_ICK /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_EINT59	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_EINT59 /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_GPIO80	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_GPIO80 /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_MSDC2_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_MSDC2_CLK /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_PCM1_CK /;"	d
MT8135_PIN_80_MSDC2_CLK__FUNC_TESTA_OUT1	mt8135-pinfunc.h	/^#define MT8135_PIN_80_MSDC2_CLK__FUNC_TESTA_OUT1 /;"	d
MT8135_PIN_81_MSDC2_DAT1__FUNC_DPI33_D5	mt8135-pinfunc.h	/^#define MT8135_PIN_81_MSDC2_DAT1__FUNC_DPI33_D5 /;"	d
MT8135_PIN_81_MSDC2_DAT1__FUNC_DSP2_ICK	mt8135-pinfunc.h	/^#define MT8135_PIN_81_MSDC2_DAT1__FUNC_DSP2_ICK /;"	d
MT8135_PIN_81_MSDC2_DAT1__FUNC_EINT62	mt8135-pinfunc.h	/^#define MT8135_PIN_81_MSDC2_DAT1__FUNC_EINT62 /;"	d
MT8135_PIN_81_MSDC2_DAT1__FUNC_GPIO81	mt8135-pinfunc.h	/^#define MT8135_PIN_81_MSDC2_DAT1__FUNC_GPIO81 /;"	d
MT8135_PIN_81_MSDC2_DAT1__FUNC_MSDC2_DAT1	mt8135-pinfunc.h	/^#define MT8135_PIN_81_MSDC2_DAT1__FUNC_MSDC2_DAT1 /;"	d
MT8135_PIN_81_MSDC2_DAT1__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_81_MSDC2_DAT1__FUNC_PCM1_DO /;"	d
MT8135_PIN_82_MSDC2_DAT0__FUNC_DPI33_D4	mt8135-pinfunc.h	/^#define MT8135_PIN_82_MSDC2_DAT0__FUNC_DPI33_D4 /;"	d
MT8135_PIN_82_MSDC2_DAT0__FUNC_DSP1_ID	mt8135-pinfunc.h	/^#define MT8135_PIN_82_MSDC2_DAT0__FUNC_DSP1_ID /;"	d
MT8135_PIN_82_MSDC2_DAT0__FUNC_EINT61	mt8135-pinfunc.h	/^#define MT8135_PIN_82_MSDC2_DAT0__FUNC_EINT61 /;"	d
MT8135_PIN_82_MSDC2_DAT0__FUNC_GPIO82	mt8135-pinfunc.h	/^#define MT8135_PIN_82_MSDC2_DAT0__FUNC_GPIO82 /;"	d
MT8135_PIN_82_MSDC2_DAT0__FUNC_MSDC2_DAT0	mt8135-pinfunc.h	/^#define MT8135_PIN_82_MSDC2_DAT0__FUNC_MSDC2_DAT0 /;"	d
MT8135_PIN_82_MSDC2_DAT0__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_82_MSDC2_DAT0__FUNC_PCM1_DI /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_CLKM1	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_CLKM1 /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_EINT53	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_EINT53 /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_GPIO83	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_GPIO83 /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_MSDC1_DAT0	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_MSDC1_DAT0 /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_PWM2	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_PWM2 /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_SCL1	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_SCL1 /;"	d
MT8135_PIN_83_MSDC1_DAT0__FUNC_TESTB_OUT2	mt8135-pinfunc.h	/^#define MT8135_PIN_83_MSDC1_DAT0__FUNC_TESTB_OUT2 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_CLKM2	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_CLKM2 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_EINT54	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_EINT54 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_GPIO84	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_GPIO84 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_MSDC1_DAT1	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_MSDC1_DAT1 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_PWM3 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_SDA1	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_SDA1 /;"	d
MT8135_PIN_84_MSDC1_DAT1__FUNC_TESTB_OUT3	mt8135-pinfunc.h	/^#define MT8135_PIN_84_MSDC1_DAT1__FUNC_TESTB_OUT3 /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_CLKM0	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_CLKM0 /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_EINT52	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_EINT52 /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_GPIO85	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_GPIO85 /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_MSDC1_CMD	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_MSDC1_CMD /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_PWM1	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_PWM1 /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_SDA0	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_SDA0 /;"	d
MT8135_PIN_85_MSDC1_CMD__FUNC_TESTB_OUT1	mt8135-pinfunc.h	/^#define MT8135_PIN_85_MSDC1_CMD__FUNC_TESTB_OUT1 /;"	d
MT8135_PIN_86_MSDC1_CLK__FUNC_DISP_PWM	mt8135-pinfunc.h	/^#define MT8135_PIN_86_MSDC1_CLK__FUNC_DISP_PWM /;"	d
MT8135_PIN_86_MSDC1_CLK__FUNC_EINT51	mt8135-pinfunc.h	/^#define MT8135_PIN_86_MSDC1_CLK__FUNC_EINT51 /;"	d
MT8135_PIN_86_MSDC1_CLK__FUNC_GPIO86	mt8135-pinfunc.h	/^#define MT8135_PIN_86_MSDC1_CLK__FUNC_GPIO86 /;"	d
MT8135_PIN_86_MSDC1_CLK__FUNC_MSDC1_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_86_MSDC1_CLK__FUNC_MSDC1_CLK /;"	d
MT8135_PIN_86_MSDC1_CLK__FUNC_SCL0	mt8135-pinfunc.h	/^#define MT8135_PIN_86_MSDC1_CLK__FUNC_SCL0 /;"	d
MT8135_PIN_86_MSDC1_CLK__FUNC_TESTB_OUT0	mt8135-pinfunc.h	/^#define MT8135_PIN_86_MSDC1_CLK__FUNC_TESTB_OUT0 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_CLKM3	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_CLKM3 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_EINT55	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_EINT55 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_GPIO87	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_GPIO87 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_MSDC1_DAT2	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_MSDC1_DAT2 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_PWM4 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_SCL4	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_SCL4 /;"	d
MT8135_PIN_87_MSDC1_DAT2__FUNC_TESTB_OUT4	mt8135-pinfunc.h	/^#define MT8135_PIN_87_MSDC1_DAT2__FUNC_TESTB_OUT4 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_CLKM4	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_CLKM4 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_EINT56	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_EINT56 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_GPIO88	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_GPIO88 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_MSDC1_DAT3	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_MSDC1_DAT3 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_PWM5	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_PWM5 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_SDA4	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_SDA4 /;"	d
MT8135_PIN_88_MSDC1_DAT3__FUNC_TESTB_OUT5	mt8135-pinfunc.h	/^#define MT8135_PIN_88_MSDC1_DAT3__FUNC_TESTB_OUT5 /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_A_FUNC_DIN_9	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_A_FUNC_DIN_9 /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_EINT133	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_EINT133 /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_EXT_FRAME_SYNC	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_EXT_FRAME_SYNC /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_GPIO89	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_GPIO89 /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_LPTE	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_LPTE /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_MSDC4_DAT0	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_MSDC4_DAT0 /;"	d
MT8135_PIN_89_MSDC4_DAT0__FUNC_USB_DRVVBUS	mt8135-pinfunc.h	/^#define MT8135_PIN_89_MSDC4_DAT0__FUNC_USB_DRVVBUS /;"	d
MT8135_PIN_8_MSDC0_DAT1__FUNC_EINT43	mt8135-pinfunc.h	/^#define MT8135_PIN_8_MSDC0_DAT1__FUNC_EINT43 /;"	d
MT8135_PIN_8_MSDC0_DAT1__FUNC_GPIO8	mt8135-pinfunc.h	/^#define MT8135_PIN_8_MSDC0_DAT1__FUNC_GPIO8 /;"	d
MT8135_PIN_8_MSDC0_DAT1__FUNC_LSCK_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_8_MSDC0_DAT1__FUNC_LSCK_2X /;"	d
MT8135_PIN_8_MSDC0_DAT1__FUNC_MSDC0_DAT1	mt8135-pinfunc.h	/^#define MT8135_PIN_8_MSDC0_DAT1__FUNC_MSDC0_DAT1 /;"	d
MT8135_PIN_8_MSDC0_DAT1__FUNC_NLD11	mt8135-pinfunc.h	/^#define MT8135_PIN_8_MSDC0_DAT1__FUNC_NLD11 /;"	d
MT8135_PIN_8_MSDC0_DAT1__FUNC_USB_TEST_IO_4	mt8135-pinfunc.h	/^#define MT8135_PIN_8_MSDC0_DAT1__FUNC_USB_TEST_IO_4 /;"	d
MT8135_PIN_90_MSDC4_DAT1__FUNC_A_FUNC_DIN_10	mt8135-pinfunc.h	/^#define MT8135_PIN_90_MSDC4_DAT1__FUNC_A_FUNC_DIN_10 /;"	d
MT8135_PIN_90_MSDC4_DAT1__FUNC_EINT134	mt8135-pinfunc.h	/^#define MT8135_PIN_90_MSDC4_DAT1__FUNC_EINT134 /;"	d
MT8135_PIN_90_MSDC4_DAT1__FUNC_GPIO90	mt8135-pinfunc.h	/^#define MT8135_PIN_90_MSDC4_DAT1__FUNC_GPIO90 /;"	d
MT8135_PIN_90_MSDC4_DAT1__FUNC_LRSTB_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_90_MSDC4_DAT1__FUNC_LRSTB_1X /;"	d
MT8135_PIN_90_MSDC4_DAT1__FUNC_MSDC4_DAT1	mt8135-pinfunc.h	/^#define MT8135_PIN_90_MSDC4_DAT1__FUNC_MSDC4_DAT1 /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_A_FUNC_DIN_11	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_A_FUNC_DIN_11 /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_DAC_WS /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_EINT136	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_EINT136 /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_GPIO91	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_GPIO91 /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_I2SIN_WS /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_MSDC4_DAT5	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_MSDC4_DAT5 /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_PCM1_WS /;"	d
MT8135_PIN_91_MSDC4_DAT5__FUNC_SPI1_CSN	mt8135-pinfunc.h	/^#define MT8135_PIN_91_MSDC4_DAT5__FUNC_SPI1_CSN /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_A_FUNC_DIN_12	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_A_FUNC_DIN_12 /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_EINT137	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_EINT137 /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_GPIO92	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_GPIO92 /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_MSDC4_DAT6	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_MSDC4_DAT6 /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_PCM1_DO /;"	d
MT8135_PIN_92_MSDC4_DAT6__FUNC_SPI1_MO	mt8135-pinfunc.h	/^#define MT8135_PIN_92_MSDC4_DAT6__FUNC_SPI1_MO /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_A_FUNC_DIN_13	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_A_FUNC_DIN_13 /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_EINT138	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_EINT138 /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_GPIO93	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_GPIO93 /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_I2SIN_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_I2SIN_DAT /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_MSDC4_DAT7	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_MSDC4_DAT7 /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_PCM1_DI /;"	d
MT8135_PIN_93_MSDC4_DAT7__FUNC_SPI1_MI	mt8135-pinfunc.h	/^#define MT8135_PIN_93_MSDC4_DAT7__FUNC_SPI1_MI /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_A_FUNC_DIN_14	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_A_FUNC_DIN_14 /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_DAC_CK /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_EINT135	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_EINT135 /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_GPIO94	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_GPIO94 /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_I2SIN_CK /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_MSDC4_DAT4	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_MSDC4_DAT4 /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_PCM1_CK /;"	d
MT8135_PIN_94_MSDC4_DAT4__FUNC_SPI1_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_94_MSDC4_DAT4__FUNC_SPI1_CLK /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_CM2PDN_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_CM2PDN_2X /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_DAC_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_DAC_WS /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_EINT131	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_EINT131 /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_GPIO95	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_GPIO95 /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_I2SIN_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_I2SIN_WS /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_LSCE0B_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_LSCE0B_1X /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_MSDC4_DAT2	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_MSDC4_DAT2 /;"	d
MT8135_PIN_95_MSDC4_DAT2__FUNC_PCM1_WS	mt8135-pinfunc.h	/^#define MT8135_PIN_95_MSDC4_DAT2__FUNC_PCM1_WS /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_CM2PCLK_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_CM2PCLK_2X /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_DPI1_CK_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_DPI1_CK_2X /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_EINT129	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_EINT129 /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_GPIO96	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_GPIO96 /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_LSCK_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_LSCK_1X /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_MSDC4_CLK	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_MSDC4_CLK /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_PCM1_DI	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_PCM1_DI /;"	d
MT8135_PIN_96_MSDC4_CLK__FUNC_PWM4	mt8135-pinfunc.h	/^#define MT8135_PIN_96_MSDC4_CLK__FUNC_PWM4 /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_CM2RST_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_CM2RST_2X /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_DAC_DAT_OUT	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_DAC_DAT_OUT /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_EINT132	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_EINT132 /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_GPIO97	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_GPIO97 /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_I2SOUT_DAT	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_I2SOUT_DAT /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_LSCE1B_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_LSCE1B_1X /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_MSDC4_DAT3	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_MSDC4_DAT3 /;"	d
MT8135_PIN_97_MSDC4_DAT3__FUNC_PCM1_DO	mt8135-pinfunc.h	/^#define MT8135_PIN_97_MSDC4_DAT3__FUNC_PCM1_DO /;"	d
MT8135_PIN_98_MSDC4_CMD__FUNC_DPI1_DE_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_98_MSDC4_CMD__FUNC_DPI1_DE_2X /;"	d
MT8135_PIN_98_MSDC4_CMD__FUNC_EINT128	mt8135-pinfunc.h	/^#define MT8135_PIN_98_MSDC4_CMD__FUNC_EINT128 /;"	d
MT8135_PIN_98_MSDC4_CMD__FUNC_GPIO98	mt8135-pinfunc.h	/^#define MT8135_PIN_98_MSDC4_CMD__FUNC_GPIO98 /;"	d
MT8135_PIN_98_MSDC4_CMD__FUNC_LSDA_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_98_MSDC4_CMD__FUNC_LSDA_1X /;"	d
MT8135_PIN_98_MSDC4_CMD__FUNC_MSDC4_CMD	mt8135-pinfunc.h	/^#define MT8135_PIN_98_MSDC4_CMD__FUNC_MSDC4_CMD /;"	d
MT8135_PIN_98_MSDC4_CMD__FUNC_PWM3	mt8135-pinfunc.h	/^#define MT8135_PIN_98_MSDC4_CMD__FUNC_PWM3 /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_CM2MCLK_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_CM2MCLK_2X /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_DAC_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_DAC_CK /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_EINT130	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_EINT130 /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_GPIO99	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_GPIO99 /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_I2SIN_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_I2SIN_CK /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_LSA0_1X	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_LSA0_1X /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_MSDC4_RSTB	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_MSDC4_RSTB /;"	d
MT8135_PIN_99_MSDC4_RSTB__FUNC_PCM1_CK	mt8135-pinfunc.h	/^#define MT8135_PIN_99_MSDC4_RSTB__FUNC_PCM1_CK /;"	d
MT8135_PIN_9_MSDC0_DAT0__FUNC_EINT42	mt8135-pinfunc.h	/^#define MT8135_PIN_9_MSDC0_DAT0__FUNC_EINT42 /;"	d
MT8135_PIN_9_MSDC0_DAT0__FUNC_GPIO9	mt8135-pinfunc.h	/^#define MT8135_PIN_9_MSDC0_DAT0__FUNC_GPIO9 /;"	d
MT8135_PIN_9_MSDC0_DAT0__FUNC_LSDA_2X	mt8135-pinfunc.h	/^#define MT8135_PIN_9_MSDC0_DAT0__FUNC_LSDA_2X /;"	d
MT8135_PIN_9_MSDC0_DAT0__FUNC_MSDC0_DAT0	mt8135-pinfunc.h	/^#define MT8135_PIN_9_MSDC0_DAT0__FUNC_MSDC0_DAT0 /;"	d
MT8135_PIN_9_MSDC0_DAT0__FUNC_USB_TEST_IO_5	mt8135-pinfunc.h	/^#define MT8135_PIN_9_MSDC0_DAT0__FUNC_USB_TEST_IO_5 /;"	d
MX1_PAD_A0__A0	imx1-pinfunc.h	/^#define MX1_PAD_A0__A0	/;"	d
MX1_PAD_A0__GPIO1_21	imx1-pinfunc.h	/^#define MX1_PAD_A0__GPIO1_21	/;"	d
MX1_PAD_A16__A16	imx1-pinfunc.h	/^#define MX1_PAD_A16__A16	/;"	d
MX1_PAD_A16__GPIO1_24	imx1-pinfunc.h	/^#define MX1_PAD_A16__GPIO1_24	/;"	d
MX1_PAD_A17__A17	imx1-pinfunc.h	/^#define MX1_PAD_A17__A17	/;"	d
MX1_PAD_A17__GPIO1_25	imx1-pinfunc.h	/^#define MX1_PAD_A17__GPIO1_25	/;"	d
MX1_PAD_A18__A18	imx1-pinfunc.h	/^#define MX1_PAD_A18__A18	/;"	d
MX1_PAD_A18__GPIO1_26	imx1-pinfunc.h	/^#define MX1_PAD_A18__GPIO1_26	/;"	d
MX1_PAD_A19__A19	imx1-pinfunc.h	/^#define MX1_PAD_A19__A19	/;"	d
MX1_PAD_A19__GPIO1_27	imx1-pinfunc.h	/^#define MX1_PAD_A19__GPIO1_27	/;"	d
MX1_PAD_A20__A20	imx1-pinfunc.h	/^#define MX1_PAD_A20__A20	/;"	d
MX1_PAD_A20__GPIO1_28	imx1-pinfunc.h	/^#define MX1_PAD_A20__GPIO1_28	/;"	d
MX1_PAD_A21__A21	imx1-pinfunc.h	/^#define MX1_PAD_A21__A21	/;"	d
MX1_PAD_A21__GPIO1_29	imx1-pinfunc.h	/^#define MX1_PAD_A21__GPIO1_29	/;"	d
MX1_PAD_A22__A22	imx1-pinfunc.h	/^#define MX1_PAD_A22__A22	/;"	d
MX1_PAD_A22__GPIO1_30	imx1-pinfunc.h	/^#define MX1_PAD_A22__GPIO1_30	/;"	d
MX1_PAD_A23__A23	imx1-pinfunc.h	/^#define MX1_PAD_A23__A23	/;"	d
MX1_PAD_A23__GPIO1_31	imx1-pinfunc.h	/^#define MX1_PAD_A23__GPIO1_31	/;"	d
MX1_PAD_A24__A24	imx1-pinfunc.h	/^#define MX1_PAD_A24__A24	/;"	d
MX1_PAD_A24__GPIO1_0	imx1-pinfunc.h	/^#define MX1_PAD_A24__GPIO1_0	/;"	d
MX1_PAD_A24__SPI2_CLK	imx1-pinfunc.h	/^#define MX1_PAD_A24__SPI2_CLK	/;"	d
MX1_PAD_ACD_OE__ACD_OE	imx1-pinfunc.h	/^#define MX1_PAD_ACD_OE__ACD_OE	/;"	d
MX1_PAD_ACD_OE__GPIO4_12	imx1-pinfunc.h	/^#define MX1_PAD_ACD_OE__GPIO4_12	/;"	d
MX1_PAD_BCLK__BCLK	imx1-pinfunc.h	/^#define MX1_PAD_BCLK__BCLK	/;"	d
MX1_PAD_BCLK__GPIO1_18	imx1-pinfunc.h	/^#define MX1_PAD_BCLK__GPIO1_18	/;"	d
MX1_PAD_BT10__BT10	imx1-pinfunc.h	/^#define MX1_PAD_BT10__BT10	/;"	d
MX1_PAD_BT10__GPIO3_22	imx1-pinfunc.h	/^#define MX1_PAD_BT10__GPIO3_22	/;"	d
MX1_PAD_BT10__SSI2_TX	imx1-pinfunc.h	/^#define MX1_PAD_BT10__SSI2_TX	/;"	d
MX1_PAD_BT11__BT11	imx1-pinfunc.h	/^#define MX1_PAD_BT11__BT11	/;"	d
MX1_PAD_BT11__GPIO3_21	imx1-pinfunc.h	/^#define MX1_PAD_BT11__GPIO3_21	/;"	d
MX1_PAD_BT11__SSI2_TXCLK	imx1-pinfunc.h	/^#define MX1_PAD_BT11__SSI2_TXCLK	/;"	d
MX1_PAD_BT12__BT12	imx1-pinfunc.h	/^#define MX1_PAD_BT12__BT12	/;"	d
MX1_PAD_BT12__GPIO3_20	imx1-pinfunc.h	/^#define MX1_PAD_BT12__GPIO3_20	/;"	d
MX1_PAD_BT12__SSI2_TXFS	imx1-pinfunc.h	/^#define MX1_PAD_BT12__SSI2_TXFS	/;"	d
MX1_PAD_BT13__BT13	imx1-pinfunc.h	/^#define MX1_PAD_BT13__BT13	/;"	d
MX1_PAD_BT13__GPIO3_19	imx1-pinfunc.h	/^#define MX1_PAD_BT13__GPIO3_19	/;"	d
MX1_PAD_BT13__SSI2_RXCLK	imx1-pinfunc.h	/^#define MX1_PAD_BT13__SSI2_RXCLK	/;"	d
MX1_PAD_BT1__BT1	imx1-pinfunc.h	/^#define MX1_PAD_BT1__BT1	/;"	d
MX1_PAD_BT1__GPIO3_31	imx1-pinfunc.h	/^#define MX1_PAD_BT1__GPIO3_31	/;"	d
MX1_PAD_BT1__UART3_RX	imx1-pinfunc.h	/^#define MX1_PAD_BT1__UART3_RX	/;"	d
MX1_PAD_BT2__BT2	imx1-pinfunc.h	/^#define MX1_PAD_BT2__BT2	/;"	d
MX1_PAD_BT2__GPIO3_30	imx1-pinfunc.h	/^#define MX1_PAD_BT2__GPIO3_30	/;"	d
MX1_PAD_BT2__UART3_TX	imx1-pinfunc.h	/^#define MX1_PAD_BT2__UART3_TX	/;"	d
MX1_PAD_BT3__BT3	imx1-pinfunc.h	/^#define MX1_PAD_BT3__BT3	/;"	d
MX1_PAD_BT3__GPIO3_29	imx1-pinfunc.h	/^#define MX1_PAD_BT3__GPIO3_29	/;"	d
MX1_PAD_BT3__UART3_RTS	imx1-pinfunc.h	/^#define MX1_PAD_BT3__UART3_RTS	/;"	d
MX1_PAD_BT4__BT4	imx1-pinfunc.h	/^#define MX1_PAD_BT4__BT4	/;"	d
MX1_PAD_BT4__GPIO3_28	imx1-pinfunc.h	/^#define MX1_PAD_BT4__GPIO3_28	/;"	d
MX1_PAD_BT4__UART3_CTS	imx1-pinfunc.h	/^#define MX1_PAD_BT4__UART3_CTS	/;"	d
MX1_PAD_BT5__BT5	imx1-pinfunc.h	/^#define MX1_PAD_BT5__BT5	/;"	d
MX1_PAD_BT5__GPIO3_27	imx1-pinfunc.h	/^#define MX1_PAD_BT5__GPIO3_27	/;"	d
MX1_PAD_BT5__UART3_DCD	imx1-pinfunc.h	/^#define MX1_PAD_BT5__UART3_DCD	/;"	d
MX1_PAD_BT6__BT6	imx1-pinfunc.h	/^#define MX1_PAD_BT6__BT6	/;"	d
MX1_PAD_BT6__GPIO3_26	imx1-pinfunc.h	/^#define MX1_PAD_BT6__GPIO3_26	/;"	d
MX1_PAD_BT6__SPI2_SS3	imx1-pinfunc.h	/^#define MX1_PAD_BT6__SPI2_SS3	/;"	d
MX1_PAD_BT6__UART3_DTR	imx1-pinfunc.h	/^#define MX1_PAD_BT6__UART3_DTR	/;"	d
MX1_PAD_BT7__BT7	imx1-pinfunc.h	/^#define MX1_PAD_BT7__BT7	/;"	d
MX1_PAD_BT7__GPIO3_25	imx1-pinfunc.h	/^#define MX1_PAD_BT7__GPIO3_25	/;"	d
MX1_PAD_BT7__UART3_DSR	imx1-pinfunc.h	/^#define MX1_PAD_BT7__UART3_DSR	/;"	d
MX1_PAD_BT8__BT8	imx1-pinfunc.h	/^#define MX1_PAD_BT8__BT8	/;"	d
MX1_PAD_BT8__GPIO3_24	imx1-pinfunc.h	/^#define MX1_PAD_BT8__GPIO3_24	/;"	d
MX1_PAD_BT8__SSI2_RXFS	imx1-pinfunc.h	/^#define MX1_PAD_BT8__SSI2_RXFS	/;"	d
MX1_PAD_BT8__UART3_RI	imx1-pinfunc.h	/^#define MX1_PAD_BT8__UART3_RI	/;"	d
MX1_PAD_BT9__BT9	imx1-pinfunc.h	/^#define MX1_PAD_BT9__BT9	/;"	d
MX1_PAD_BT9__GPIO3_23	imx1-pinfunc.h	/^#define MX1_PAD_BT9__GPIO3_23	/;"	d
MX1_PAD_BT9__SSI2_RX	imx1-pinfunc.h	/^#define MX1_PAD_BT9__SSI2_RX	/;"	d
MX1_PAD_CLS__CLS	imx1-pinfunc.h	/^#define MX1_PAD_CLS__CLS	/;"	d
MX1_PAD_CLS__GPIO4_8	imx1-pinfunc.h	/^#define MX1_PAD_CLS__GPIO4_8	/;"	d
MX1_PAD_CLS__SPI2_SS	imx1-pinfunc.h	/^#define MX1_PAD_CLS__SPI2_SS	/;"	d
MX1_PAD_CLS__UART2_DCD	imx1-pinfunc.h	/^#define MX1_PAD_CLS__UART2_DCD	/;"	d
MX1_PAD_CONTRAST__CONTRAST	imx1-pinfunc.h	/^#define MX1_PAD_CONTRAST__CONTRAST	/;"	d
MX1_PAD_CONTRAST__GPIO4_11	imx1-pinfunc.h	/^#define MX1_PAD_CONTRAST__GPIO4_11	/;"	d
MX1_PAD_CONTRAST__SPI2_SS2	imx1-pinfunc.h	/^#define MX1_PAD_CONTRAST__SPI2_SS2	/;"	d
MX1_PAD_CS4__CS4	imx1-pinfunc.h	/^#define MX1_PAD_CS4__CS4	/;"	d
MX1_PAD_CS4__GPIO1_22	imx1-pinfunc.h	/^#define MX1_PAD_CS4__GPIO1_22	/;"	d
MX1_PAD_CS5__CS5	imx1-pinfunc.h	/^#define MX1_PAD_CS5__CS5	/;"	d
MX1_PAD_CS5__GPIO1_23	imx1-pinfunc.h	/^#define MX1_PAD_CS5__GPIO1_23	/;"	d
MX1_PAD_CSI_D0__CSI_D0	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D0__CSI_D0	/;"	d
MX1_PAD_CSI_D0__GPIO1_4	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D0__GPIO1_4	/;"	d
MX1_PAD_CSI_D1__CSI_D1	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D1__CSI_D1	/;"	d
MX1_PAD_CSI_D1__GPIO1_5	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D1__GPIO1_5	/;"	d
MX1_PAD_CSI_D2__CSI_D2	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D2__CSI_D2	/;"	d
MX1_PAD_CSI_D2__GPIO1_6	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D2__GPIO1_6	/;"	d
MX1_PAD_CSI_D3__CSI_D3	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D3__CSI_D3	/;"	d
MX1_PAD_CSI_D3__GPIO1_7	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D3__GPIO1_7	/;"	d
MX1_PAD_CSI_D4__CSI_D4	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D4__CSI_D4	/;"	d
MX1_PAD_CSI_D4__GPIO1_8	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D4__GPIO1_8	/;"	d
MX1_PAD_CSI_D5__CSI_D5	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D5__CSI_D5	/;"	d
MX1_PAD_CSI_D5__GPIO1_9	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D5__GPIO1_9	/;"	d
MX1_PAD_CSI_D6__CSI_D6	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D6__CSI_D6	/;"	d
MX1_PAD_CSI_D6__GPIO1_10	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D6__GPIO1_10	/;"	d
MX1_PAD_CSI_D7__CSI_D7	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D7__CSI_D7	/;"	d
MX1_PAD_CSI_D7__GPIO1_11	imx1-pinfunc.h	/^#define MX1_PAD_CSI_D7__GPIO1_11	/;"	d
MX1_PAD_CSI_HSYNC__CSI_HSYNC	imx1-pinfunc.h	/^#define MX1_PAD_CSI_HSYNC__CSI_HSYNC	/;"	d
MX1_PAD_CSI_HSYNC__GPIO1_13	imx1-pinfunc.h	/^#define MX1_PAD_CSI_HSYNC__GPIO1_13	/;"	d
MX1_PAD_CSI_MCLK__CSI_MCLK	imx1-pinfunc.h	/^#define MX1_PAD_CSI_MCLK__CSI_MCLK	/;"	d
MX1_PAD_CSI_MCLK__GPIO1_3	imx1-pinfunc.h	/^#define MX1_PAD_CSI_MCLK__GPIO1_3	/;"	d
MX1_PAD_CSI_PIXCLK__CSI_PIXCLK	imx1-pinfunc.h	/^#define MX1_PAD_CSI_PIXCLK__CSI_PIXCLK	/;"	d
MX1_PAD_CSI_PIXCLK__GPIO1_14	imx1-pinfunc.h	/^#define MX1_PAD_CSI_PIXCLK__GPIO1_14	/;"	d
MX1_PAD_CSI_VSYNC__CSI_VSYNC	imx1-pinfunc.h	/^#define MX1_PAD_CSI_VSYNC__CSI_VSYNC	/;"	d
MX1_PAD_CSI_VSYNC__GPIO1_12	imx1-pinfunc.h	/^#define MX1_PAD_CSI_VSYNC__GPIO1_12	/;"	d
MX1_PAD_DTACK__A25	imx1-pinfunc.h	/^#define MX1_PAD_DTACK__A25	/;"	d
MX1_PAD_DTACK__DTACK	imx1-pinfunc.h	/^#define MX1_PAD_DTACK__DTACK	/;"	d
MX1_PAD_DTACK__GPIO1_17	imx1-pinfunc.h	/^#define MX1_PAD_DTACK__GPIO1_17	/;"	d
MX1_PAD_DTACK__SPI2_SS	imx1-pinfunc.h	/^#define MX1_PAD_DTACK__SPI2_SS	/;"	d
MX1_PAD_ECB__ECB	imx1-pinfunc.h	/^#define MX1_PAD_ECB__ECB	/;"	d
MX1_PAD_ECB__GPIO1_20	imx1-pinfunc.h	/^#define MX1_PAD_ECB__GPIO1_20	/;"	d
MX1_PAD_FLM_VSYNC__FLM_VSYNC	imx1-pinfunc.h	/^#define MX1_PAD_FLM_VSYNC__FLM_VSYNC	/;"	d
MX1_PAD_FLM_VSYNC__GPIO4_14	imx1-pinfunc.h	/^#define MX1_PAD_FLM_VSYNC__GPIO4_14	/;"	d
MX1_PAD_I2C_SCL__GPIO1_16	imx1-pinfunc.h	/^#define MX1_PAD_I2C_SCL__GPIO1_16	/;"	d
MX1_PAD_I2C_SCL__I2C_SCL	imx1-pinfunc.h	/^#define MX1_PAD_I2C_SCL__I2C_SCL	/;"	d
MX1_PAD_I2C_SDA__GPIO1_15	imx1-pinfunc.h	/^#define MX1_PAD_I2C_SDA__GPIO1_15	/;"	d
MX1_PAD_I2C_SDA__I2C_SDA	imx1-pinfunc.h	/^#define MX1_PAD_I2C_SDA__I2C_SDA	/;"	d
MX1_PAD_LBA__GPIO1_19	imx1-pinfunc.h	/^#define MX1_PAD_LBA__GPIO1_19	/;"	d
MX1_PAD_LBA__LBA	imx1-pinfunc.h	/^#define MX1_PAD_LBA__LBA	/;"	d
MX1_PAD_LD0__GPIO4_15	imx1-pinfunc.h	/^#define MX1_PAD_LD0__GPIO4_15	/;"	d
MX1_PAD_LD0__LD0	imx1-pinfunc.h	/^#define MX1_PAD_LD0__LD0	/;"	d
MX1_PAD_LD10__GPIO4_25	imx1-pinfunc.h	/^#define MX1_PAD_LD10__GPIO4_25	/;"	d
MX1_PAD_LD10__LD10	imx1-pinfunc.h	/^#define MX1_PAD_LD10__LD10	/;"	d
MX1_PAD_LD11__GPIO4_26	imx1-pinfunc.h	/^#define MX1_PAD_LD11__GPIO4_26	/;"	d
MX1_PAD_LD11__LD11	imx1-pinfunc.h	/^#define MX1_PAD_LD11__LD11	/;"	d
MX1_PAD_LD12__GPIO4_27	imx1-pinfunc.h	/^#define MX1_PAD_LD12__GPIO4_27	/;"	d
MX1_PAD_LD12__LD12	imx1-pinfunc.h	/^#define MX1_PAD_LD12__LD12	/;"	d
MX1_PAD_LD13__GPIO4_28	imx1-pinfunc.h	/^#define MX1_PAD_LD13__GPIO4_28	/;"	d
MX1_PAD_LD13__LD13	imx1-pinfunc.h	/^#define MX1_PAD_LD13__LD13	/;"	d
MX1_PAD_LD14__GPIO4_29	imx1-pinfunc.h	/^#define MX1_PAD_LD14__GPIO4_29	/;"	d
MX1_PAD_LD14__LD14	imx1-pinfunc.h	/^#define MX1_PAD_LD14__LD14	/;"	d
MX1_PAD_LD15__GPIO4_30	imx1-pinfunc.h	/^#define MX1_PAD_LD15__GPIO4_30	/;"	d
MX1_PAD_LD15__LD15	imx1-pinfunc.h	/^#define MX1_PAD_LD15__LD15	/;"	d
MX1_PAD_LD1__GPIO4_16	imx1-pinfunc.h	/^#define MX1_PAD_LD1__GPIO4_16	/;"	d
MX1_PAD_LD1__LD1	imx1-pinfunc.h	/^#define MX1_PAD_LD1__LD1	/;"	d
MX1_PAD_LD2__GPIO4_17	imx1-pinfunc.h	/^#define MX1_PAD_LD2__GPIO4_17	/;"	d
MX1_PAD_LD2__LD2	imx1-pinfunc.h	/^#define MX1_PAD_LD2__LD2	/;"	d
MX1_PAD_LD3__GPIO4_18	imx1-pinfunc.h	/^#define MX1_PAD_LD3__GPIO4_18	/;"	d
MX1_PAD_LD3__LD3	imx1-pinfunc.h	/^#define MX1_PAD_LD3__LD3	/;"	d
MX1_PAD_LD4__GPIO4_19	imx1-pinfunc.h	/^#define MX1_PAD_LD4__GPIO4_19	/;"	d
MX1_PAD_LD4__LD4	imx1-pinfunc.h	/^#define MX1_PAD_LD4__LD4	/;"	d
MX1_PAD_LD5__GPIO4_20	imx1-pinfunc.h	/^#define MX1_PAD_LD5__GPIO4_20	/;"	d
MX1_PAD_LD5__LD5	imx1-pinfunc.h	/^#define MX1_PAD_LD5__LD5	/;"	d
MX1_PAD_LD6__GPIO4_21	imx1-pinfunc.h	/^#define MX1_PAD_LD6__GPIO4_21	/;"	d
MX1_PAD_LD6__LD6	imx1-pinfunc.h	/^#define MX1_PAD_LD6__LD6	/;"	d
MX1_PAD_LD7__GPIO4_22	imx1-pinfunc.h	/^#define MX1_PAD_LD7__GPIO4_22	/;"	d
MX1_PAD_LD7__LD7	imx1-pinfunc.h	/^#define MX1_PAD_LD7__LD7	/;"	d
MX1_PAD_LD8__GPIO4_23	imx1-pinfunc.h	/^#define MX1_PAD_LD8__GPIO4_23	/;"	d
MX1_PAD_LD8__LD8	imx1-pinfunc.h	/^#define MX1_PAD_LD8__LD8	/;"	d
MX1_PAD_LD9__GPIO4_24	imx1-pinfunc.h	/^#define MX1_PAD_LD9__GPIO4_24	/;"	d
MX1_PAD_LD9__LD9	imx1-pinfunc.h	/^#define MX1_PAD_LD9__LD9	/;"	d
MX1_PAD_LP_HSYNC__GPIO4_13	imx1-pinfunc.h	/^#define MX1_PAD_LP_HSYNC__GPIO4_13	/;"	d
MX1_PAD_LP_HSYNC__LP_HSYNC	imx1-pinfunc.h	/^#define MX1_PAD_LP_HSYNC__LP_HSYNC	/;"	d
MX1_PAD_LSCLK__GPIO4_6	imx1-pinfunc.h	/^#define MX1_PAD_LSCLK__GPIO4_6	/;"	d
MX1_PAD_LSCLK__LSCLK	imx1-pinfunc.h	/^#define MX1_PAD_LSCLK__LSCLK	/;"	d
MX1_PAD_PS__GPIO4_9	imx1-pinfunc.h	/^#define MX1_PAD_PS__GPIO4_9	/;"	d
MX1_PAD_PS__PS	imx1-pinfunc.h	/^#define MX1_PAD_PS__PS	/;"	d
MX1_PAD_PS__SPI2_RXD	imx1-pinfunc.h	/^#define MX1_PAD_PS__SPI2_RXD	/;"	d
MX1_PAD_PS__UART2_RI	imx1-pinfunc.h	/^#define MX1_PAD_PS__UART2_RI	/;"	d
MX1_PAD_PWMO__GPIO1_2	imx1-pinfunc.h	/^#define MX1_PAD_PWMO__GPIO1_2	/;"	d
MX1_PAD_PWMO__PWMO	imx1-pinfunc.h	/^#define MX1_PAD_PWMO__PWMO	/;"	d
MX1_PAD_REV__GPIO4_7	imx1-pinfunc.h	/^#define MX1_PAD_REV__GPIO4_7	/;"	d
MX1_PAD_REV__REV	imx1-pinfunc.h	/^#define MX1_PAD_REV__REV	/;"	d
MX1_PAD_REV__SPI2_CLK	imx1-pinfunc.h	/^#define MX1_PAD_REV__SPI2_CLK	/;"	d
MX1_PAD_REV__UART2_DTR	imx1-pinfunc.h	/^#define MX1_PAD_REV__UART2_DTR	/;"	d
MX1_PAD_SD_CMD__GPIO2_13	imx1-pinfunc.h	/^#define MX1_PAD_SD_CMD__GPIO2_13	/;"	d
MX1_PAD_SD_CMD__MS_BS	imx1-pinfunc.h	/^#define MX1_PAD_SD_CMD__MS_BS	/;"	d
MX1_PAD_SD_CMD__SD_CMD	imx1-pinfunc.h	/^#define MX1_PAD_SD_CMD__SD_CMD	/;"	d
MX1_PAD_SD_DAT0__GPIO2_8	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT0__GPIO2_8	/;"	d
MX1_PAD_SD_DAT0__MS_PI0	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT0__MS_PI0	/;"	d
MX1_PAD_SD_DAT0__SD_DAT0	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT0__SD_DAT0	/;"	d
MX1_PAD_SD_DAT1__GPIO2_9	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT1__GPIO2_9	/;"	d
MX1_PAD_SD_DAT1__MS_PI1	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT1__MS_PI1	/;"	d
MX1_PAD_SD_DAT1__SD_DAT1	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT1__SD_DAT1	/;"	d
MX1_PAD_SD_DAT2__GPIO2_10	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT2__GPIO2_10	/;"	d
MX1_PAD_SD_DAT2__MS_SCLKI	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT2__MS_SCLKI	/;"	d
MX1_PAD_SD_DAT2__SD_DAT2	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT2__SD_DAT2	/;"	d
MX1_PAD_SD_DAT3__GPIO2_11	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT3__GPIO2_11	/;"	d
MX1_PAD_SD_DAT3__MS_SDIO	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT3__MS_SDIO	/;"	d
MX1_PAD_SD_DAT3__SD_DAT3	imx1-pinfunc.h	/^#define MX1_PAD_SD_DAT3__SD_DAT3	/;"	d
MX1_PAD_SD_SCLK__GPIO2_12	imx1-pinfunc.h	/^#define MX1_PAD_SD_SCLK__GPIO2_12	/;"	d
MX1_PAD_SD_SCLK__MS_SCLKO	imx1-pinfunc.h	/^#define MX1_PAD_SD_SCLK__MS_SCLKO	/;"	d
MX1_PAD_SD_SCLK__SD_SCLK	imx1-pinfunc.h	/^#define MX1_PAD_SD_SCLK__SD_SCLK	/;"	d
MX1_PAD_SIM_CLK__GPIO2_19	imx1-pinfunc.h	/^#define MX1_PAD_SIM_CLK__GPIO2_19	/;"	d
MX1_PAD_SIM_CLK__SIM_CLK	imx1-pinfunc.h	/^#define MX1_PAD_SIM_CLK__SIM_CLK	/;"	d
MX1_PAD_SIM_CLK__SSI_TXCLK	imx1-pinfunc.h	/^#define MX1_PAD_SIM_CLK__SSI_TXCLK	/;"	d
MX1_PAD_SIM_PD__GPIO2_15	imx1-pinfunc.h	/^#define MX1_PAD_SIM_PD__GPIO2_15	/;"	d
MX1_PAD_SIM_PD__SIM_PD	imx1-pinfunc.h	/^#define MX1_PAD_SIM_PD__SIM_PD	/;"	d
MX1_PAD_SIM_PD__SSI_RXCLK	imx1-pinfunc.h	/^#define MX1_PAD_SIM_PD__SSI_RXCLK	/;"	d
MX1_PAD_SIM_RST__GPIO2_18	imx1-pinfunc.h	/^#define MX1_PAD_SIM_RST__GPIO2_18	/;"	d
MX1_PAD_SIM_RST__SIM_RST	imx1-pinfunc.h	/^#define MX1_PAD_SIM_RST__SIM_RST	/;"	d
MX1_PAD_SIM_RST__SSI_TXFS	imx1-pinfunc.h	/^#define MX1_PAD_SIM_RST__SSI_TXFS	/;"	d
MX1_PAD_SIM_RX__GPIO2_17	imx1-pinfunc.h	/^#define MX1_PAD_SIM_RX__GPIO2_17	/;"	d
MX1_PAD_SIM_RX__SIM_RX	imx1-pinfunc.h	/^#define MX1_PAD_SIM_RX__SIM_RX	/;"	d
MX1_PAD_SIM_RX__SSI_TXDAT	imx1-pinfunc.h	/^#define MX1_PAD_SIM_RX__SSI_TXDAT	/;"	d
MX1_PAD_SIM_SVEN__GPIO2_14	imx1-pinfunc.h	/^#define MX1_PAD_SIM_SVEN__GPIO2_14	/;"	d
MX1_PAD_SIM_SVEN__SIM_SVEN	imx1-pinfunc.h	/^#define MX1_PAD_SIM_SVEN__SIM_SVEN	/;"	d
MX1_PAD_SIM_SVEN__SSI_RXFS	imx1-pinfunc.h	/^#define MX1_PAD_SIM_SVEN__SSI_RXFS	/;"	d
MX1_PAD_SIM_TX__GPIO2_16	imx1-pinfunc.h	/^#define MX1_PAD_SIM_TX__GPIO2_16	/;"	d
MX1_PAD_SIM_TX__SIM_TX	imx1-pinfunc.h	/^#define MX1_PAD_SIM_TX__SIM_TX	/;"	d
MX1_PAD_SIM_TX__SSI_RXDAT	imx1-pinfunc.h	/^#define MX1_PAD_SIM_TX__SSI_RXDAT	/;"	d
MX1_PAD_SPI1_MISO__GPIO3_16	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_MISO__GPIO3_16	/;"	d
MX1_PAD_SPI1_MISO__SPI1_MISO	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_MISO__SPI1_MISO	/;"	d
MX1_PAD_SPI1_MOSI__GPIO3_17	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_MOSI__GPIO3_17	/;"	d
MX1_PAD_SPI1_MOSI__SPI1_MOSI	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_MOSI__SPI1_MOSI	/;"	d
MX1_PAD_SPI1_RDY__GPIO3_13	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_RDY__GPIO3_13	/;"	d
MX1_PAD_SPI1_RDY__SPI1_RDY	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_RDY__SPI1_RDY	/;"	d
MX1_PAD_SPI1_SCLK__GPIO3_14	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_SCLK__GPIO3_14	/;"	d
MX1_PAD_SPI1_SCLK__SPI1_SCLK	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_SCLK__SPI1_SCLK	/;"	d
MX1_PAD_SPI1_SS__GPIO3_15	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_SS__GPIO3_15	/;"	d
MX1_PAD_SPI1_SS__SPI1_SS	imx1-pinfunc.h	/^#define MX1_PAD_SPI1_SS__SPI1_SS	/;"	d
MX1_PAD_SPL_SPR__GPIO4_10	imx1-pinfunc.h	/^#define MX1_PAD_SPL_SPR__GPIO4_10	/;"	d
MX1_PAD_SPL_SPR__SPI2_TXD	imx1-pinfunc.h	/^#define MX1_PAD_SPL_SPR__SPI2_TXD	/;"	d
MX1_PAD_SPL_SPR__SPL_SPR	imx1-pinfunc.h	/^#define MX1_PAD_SPL_SPR__SPL_SPR	/;"	d
MX1_PAD_SPL_SPR__UART2_DSR	imx1-pinfunc.h	/^#define MX1_PAD_SPL_SPR__UART2_DSR	/;"	d
MX1_PAD_SSI_RXCLK__GPIO3_4	imx1-pinfunc.h	/^#define MX1_PAD_SSI_RXCLK__GPIO3_4	/;"	d
MX1_PAD_SSI_RXCLK__SSI_RXCLK	imx1-pinfunc.h	/^#define MX1_PAD_SSI_RXCLK__SSI_RXCLK	/;"	d
MX1_PAD_SSI_RXDAT__GPIO3_5	imx1-pinfunc.h	/^#define MX1_PAD_SSI_RXDAT__GPIO3_5	/;"	d
MX1_PAD_SSI_RXDAT__SSI_RXDAT	imx1-pinfunc.h	/^#define MX1_PAD_SSI_RXDAT__SSI_RXDAT	/;"	d
MX1_PAD_SSI_RXFS__GPIO3_3	imx1-pinfunc.h	/^#define MX1_PAD_SSI_RXFS__GPIO3_3	/;"	d
MX1_PAD_SSI_RXFS__SSI_RXFS	imx1-pinfunc.h	/^#define MX1_PAD_SSI_RXFS__SSI_RXFS	/;"	d
MX1_PAD_SSI_TXCLK__GPIO3_8	imx1-pinfunc.h	/^#define MX1_PAD_SSI_TXCLK__GPIO3_8	/;"	d
MX1_PAD_SSI_TXCLK__SSI_TXCLK	imx1-pinfunc.h	/^#define MX1_PAD_SSI_TXCLK__SSI_TXCLK	/;"	d
MX1_PAD_SSI_TXDAT__GPIO3_6	imx1-pinfunc.h	/^#define MX1_PAD_SSI_TXDAT__GPIO3_6	/;"	d
MX1_PAD_SSI_TXDAT__SSI_TXDAT	imx1-pinfunc.h	/^#define MX1_PAD_SSI_TXDAT__SSI_TXDAT	/;"	d
MX1_PAD_SSI_TXFS__GPIO3_7	imx1-pinfunc.h	/^#define MX1_PAD_SSI_TXFS__GPIO3_7	/;"	d
MX1_PAD_SSI_TXFS__SSI_TXFS	imx1-pinfunc.h	/^#define MX1_PAD_SSI_TXFS__SSI_TXFS	/;"	d
MX1_PAD_TIN__GPIO1_1	imx1-pinfunc.h	/^#define MX1_PAD_TIN__GPIO1_1	/;"	d
MX1_PAD_TIN__SPI2_RXD	imx1-pinfunc.h	/^#define MX1_PAD_TIN__SPI2_RXD	/;"	d
MX1_PAD_TIN__TIN	imx1-pinfunc.h	/^#define MX1_PAD_TIN__TIN	/;"	d
MX1_PAD_TMR2OUT__GPIO4_31	imx1-pinfunc.h	/^#define MX1_PAD_TMR2OUT__GPIO4_31	/;"	d
MX1_PAD_TMR2OUT__SPI2_TXD	imx1-pinfunc.h	/^#define MX1_PAD_TMR2OUT__SPI2_TXD	/;"	d
MX1_PAD_TMR2OUT__TMR2OUT	imx1-pinfunc.h	/^#define MX1_PAD_TMR2OUT__TMR2OUT	/;"	d
MX1_PAD_UART1_CTS__GPIO3_9	imx1-pinfunc.h	/^#define MX1_PAD_UART1_CTS__GPIO3_9	/;"	d
MX1_PAD_UART1_CTS__UART1_CTS	imx1-pinfunc.h	/^#define MX1_PAD_UART1_CTS__UART1_CTS	/;"	d
MX1_PAD_UART1_RTS__GPIO3_10	imx1-pinfunc.h	/^#define MX1_PAD_UART1_RTS__GPIO3_10	/;"	d
MX1_PAD_UART1_RTS__UART1_RTS	imx1-pinfunc.h	/^#define MX1_PAD_UART1_RTS__UART1_RTS	/;"	d
MX1_PAD_UART1_RXD__GPIO3_12	imx1-pinfunc.h	/^#define MX1_PAD_UART1_RXD__GPIO3_12	/;"	d
MX1_PAD_UART1_RXD__UART1_RXD	imx1-pinfunc.h	/^#define MX1_PAD_UART1_RXD__UART1_RXD	/;"	d
MX1_PAD_UART1_TXD__GPIO3_11	imx1-pinfunc.h	/^#define MX1_PAD_UART1_TXD__GPIO3_11	/;"	d
MX1_PAD_UART1_TXD__UART1_TXD	imx1-pinfunc.h	/^#define MX1_PAD_UART1_TXD__UART1_TXD	/;"	d
MX1_PAD_UART2_CTS__GPIO2_28	imx1-pinfunc.h	/^#define MX1_PAD_UART2_CTS__GPIO2_28	/;"	d
MX1_PAD_UART2_CTS__UART2_CTS	imx1-pinfunc.h	/^#define MX1_PAD_UART2_CTS__UART2_CTS	/;"	d
MX1_PAD_UART2_RTS__GPIO2_29	imx1-pinfunc.h	/^#define MX1_PAD_UART2_RTS__GPIO2_29	/;"	d
MX1_PAD_UART2_RTS__UART2_RTS	imx1-pinfunc.h	/^#define MX1_PAD_UART2_RTS__UART2_RTS	/;"	d
MX1_PAD_UART2_RXD__GPIO2_31	imx1-pinfunc.h	/^#define MX1_PAD_UART2_RXD__GPIO2_31	/;"	d
MX1_PAD_UART2_RXD__UART2_RXD	imx1-pinfunc.h	/^#define MX1_PAD_UART2_RXD__UART2_RXD	/;"	d
MX1_PAD_UART2_TXD__GPIO2_30	imx1-pinfunc.h	/^#define MX1_PAD_UART2_TXD__GPIO2_30	/;"	d
MX1_PAD_UART2_TXD__UART2_TXD	imx1-pinfunc.h	/^#define MX1_PAD_UART2_TXD__UART2_TXD	/;"	d
MX1_PAD_USBD_AFE__GPIO2_20	imx1-pinfunc.h	/^#define MX1_PAD_USBD_AFE__GPIO2_20	/;"	d
MX1_PAD_USBD_AFE__USBD_AFE	imx1-pinfunc.h	/^#define MX1_PAD_USBD_AFE__USBD_AFE	/;"	d
MX1_PAD_USBD_OE__GPIO2_21	imx1-pinfunc.h	/^#define MX1_PAD_USBD_OE__GPIO2_21	/;"	d
MX1_PAD_USBD_OE__USBD_OE	imx1-pinfunc.h	/^#define MX1_PAD_USBD_OE__USBD_OE	/;"	d
MX1_PAD_USBD_RCV__GPIO2_22	imx1-pinfunc.h	/^#define MX1_PAD_USBD_RCV__GPIO2_22	/;"	d
MX1_PAD_USBD_RCV__USBD_RCV	imx1-pinfunc.h	/^#define MX1_PAD_USBD_RCV__USBD_RCV	/;"	d
MX1_PAD_USBD_SUSPND__GPIO2_23	imx1-pinfunc.h	/^#define MX1_PAD_USBD_SUSPND__GPIO2_23	/;"	d
MX1_PAD_USBD_SUSPND__USBD_SUSPND	imx1-pinfunc.h	/^#define MX1_PAD_USBD_SUSPND__USBD_SUSPND	/;"	d
MX1_PAD_USBD_VMO__GPIO2_27	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VMO__GPIO2_27	/;"	d
MX1_PAD_USBD_VMO__USBD_VMO	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VMO__USBD_VMO	/;"	d
MX1_PAD_USBD_VM__GPIO2_25	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VM__GPIO2_25	/;"	d
MX1_PAD_USBD_VM__USBD_VM	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VM__USBD_VM	/;"	d
MX1_PAD_USBD_VPO__GPIO2_26	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VPO__GPIO2_26	/;"	d
MX1_PAD_USBD_VPO__USBD_VPO	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VPO__USBD_VPO	/;"	d
MX1_PAD_USBD_VP__GPIO2_24	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VP__GPIO2_24	/;"	d
MX1_PAD_USBD_VP__USBD_VP	imx1-pinfunc.h	/^#define MX1_PAD_USBD_VP__USBD_VP	/;"	d
MX23_PAD_AUART1_CTS__AUART1_CTS	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_CTS__AUART1_CTS	/;"	d
MX23_PAD_AUART1_CTS__GPIO_0_26	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_CTS__GPIO_0_26	/;"	d
MX23_PAD_AUART1_CTS__SSP1_DATA4	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_CTS__SSP1_DATA4	/;"	d
MX23_PAD_AUART1_RTS__AUART1_RTS	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RTS__AUART1_RTS	/;"	d
MX23_PAD_AUART1_RTS__GPIO_0_27	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RTS__GPIO_0_27	/;"	d
MX23_PAD_AUART1_RTS__IR_CLK	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RTS__IR_CLK	/;"	d
MX23_PAD_AUART1_RTS__SSP1_DATA5	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RTS__SSP1_DATA5	/;"	d
MX23_PAD_AUART1_RX__AUART1_RX	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RX__AUART1_RX	/;"	d
MX23_PAD_AUART1_RX__GPIO_0_28	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RX__GPIO_0_28	/;"	d
MX23_PAD_AUART1_RX__IR_RX	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RX__IR_RX	/;"	d
MX23_PAD_AUART1_RX__SSP1_DATA6	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_RX__SSP1_DATA6	/;"	d
MX23_PAD_AUART1_TX__AUART1_TX	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_TX__AUART1_TX	/;"	d
MX23_PAD_AUART1_TX__GPIO_0_29	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_TX__GPIO_0_29	/;"	d
MX23_PAD_AUART1_TX__IR_TX	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_TX__IR_TX	/;"	d
MX23_PAD_AUART1_TX__SSP1_DATA7	imx23-pinfunc.h	/^#define MX23_PAD_AUART1_TX__SSP1_DATA7	/;"	d
MX23_PAD_EMI_A00__EMI_A00	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A00__EMI_A00	/;"	d
MX23_PAD_EMI_A00__GPIO_2_9	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A00__GPIO_2_9	/;"	d
MX23_PAD_EMI_A01__EMI_A01	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A01__EMI_A01	/;"	d
MX23_PAD_EMI_A01__GPIO_2_10	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A01__GPIO_2_10	/;"	d
MX23_PAD_EMI_A02__EMI_A02	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A02__EMI_A02	/;"	d
MX23_PAD_EMI_A02__GPIO_2_11	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A02__GPIO_2_11	/;"	d
MX23_PAD_EMI_A03__EMI_A03	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A03__EMI_A03	/;"	d
MX23_PAD_EMI_A03__GPIO_2_12	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A03__GPIO_2_12	/;"	d
MX23_PAD_EMI_A04__EMI_A04	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A04__EMI_A04	/;"	d
MX23_PAD_EMI_A04__GPIO_2_13	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A04__GPIO_2_13	/;"	d
MX23_PAD_EMI_A05__EMI_A05	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A05__EMI_A05	/;"	d
MX23_PAD_EMI_A05__GPIO_2_14	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A05__GPIO_2_14	/;"	d
MX23_PAD_EMI_A06__EMI_A06	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A06__EMI_A06	/;"	d
MX23_PAD_EMI_A06__GPIO_2_15	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A06__GPIO_2_15	/;"	d
MX23_PAD_EMI_A07__EMI_A07	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A07__EMI_A07	/;"	d
MX23_PAD_EMI_A07__GPIO_2_16	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A07__GPIO_2_16	/;"	d
MX23_PAD_EMI_A08__EMI_A08	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A08__EMI_A08	/;"	d
MX23_PAD_EMI_A08__GPIO_2_17	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A08__GPIO_2_17	/;"	d
MX23_PAD_EMI_A09__EMI_A09	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A09__EMI_A09	/;"	d
MX23_PAD_EMI_A09__GPIO_2_18	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A09__GPIO_2_18	/;"	d
MX23_PAD_EMI_A10__EMI_A10	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A10__EMI_A10	/;"	d
MX23_PAD_EMI_A10__GPIO_2_19	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A10__GPIO_2_19	/;"	d
MX23_PAD_EMI_A11__EMI_A11	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A11__EMI_A11	/;"	d
MX23_PAD_EMI_A11__GPIO_2_20	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A11__GPIO_2_20	/;"	d
MX23_PAD_EMI_A12__EMI_A12	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A12__EMI_A12	/;"	d
MX23_PAD_EMI_A12__GPIO_2_21	imx23-pinfunc.h	/^#define MX23_PAD_EMI_A12__GPIO_2_21	/;"	d
MX23_PAD_EMI_BA0__EMI_BA0	imx23-pinfunc.h	/^#define MX23_PAD_EMI_BA0__EMI_BA0	/;"	d
MX23_PAD_EMI_BA0__GPIO_2_22	imx23-pinfunc.h	/^#define MX23_PAD_EMI_BA0__GPIO_2_22	/;"	d
MX23_PAD_EMI_BA1__EMI_BA1	imx23-pinfunc.h	/^#define MX23_PAD_EMI_BA1__EMI_BA1	/;"	d
MX23_PAD_EMI_BA1__GPIO_2_23	imx23-pinfunc.h	/^#define MX23_PAD_EMI_BA1__GPIO_2_23	/;"	d
MX23_PAD_EMI_CASN__EMI_CASN	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CASN__EMI_CASN	/;"	d
MX23_PAD_EMI_CASN__GPIO_2_24	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CASN__GPIO_2_24	/;"	d
MX23_PAD_EMI_CE0N__EMI_CE0N	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CE0N__EMI_CE0N	/;"	d
MX23_PAD_EMI_CE0N__GPIO_2_25	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CE0N__GPIO_2_25	/;"	d
MX23_PAD_EMI_CE1N__EMI_CE1N	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CE1N__EMI_CE1N	/;"	d
MX23_PAD_EMI_CE1N__GPIO_2_26	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CE1N__GPIO_2_26	/;"	d
MX23_PAD_EMI_CKE__EMI_CKE	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CKE__EMI_CKE	/;"	d
MX23_PAD_EMI_CKE__GPIO_2_29	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CKE__GPIO_2_29	/;"	d
MX23_PAD_EMI_CLKN__EMI_CLKN	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CLKN__EMI_CLKN	/;"	d
MX23_PAD_EMI_CLK__EMI_CLK	imx23-pinfunc.h	/^#define MX23_PAD_EMI_CLK__EMI_CLK	/;"	d
MX23_PAD_EMI_D00__EMI_D00	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D00__EMI_D00	/;"	d
MX23_PAD_EMI_D01__EMI_D01	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D01__EMI_D01	/;"	d
MX23_PAD_EMI_D02__EMI_D02	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D02__EMI_D02	/;"	d
MX23_PAD_EMI_D03__EMI_D03	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D03__EMI_D03	/;"	d
MX23_PAD_EMI_D04__EMI_D04	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D04__EMI_D04	/;"	d
MX23_PAD_EMI_D05__EMI_D05	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D05__EMI_D05	/;"	d
MX23_PAD_EMI_D06__EMI_D06	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D06__EMI_D06	/;"	d
MX23_PAD_EMI_D07__EMI_D07	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D07__EMI_D07	/;"	d
MX23_PAD_EMI_D08__EMI_D08	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D08__EMI_D08	/;"	d
MX23_PAD_EMI_D09__EMI_D09	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D09__EMI_D09	/;"	d
MX23_PAD_EMI_D10__EMI_D10	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D10__EMI_D10	/;"	d
MX23_PAD_EMI_D11__EMI_D11	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D11__EMI_D11	/;"	d
MX23_PAD_EMI_D12__EMI_D12	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D12__EMI_D12	/;"	d
MX23_PAD_EMI_D13__EMI_D13	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D13__EMI_D13	/;"	d
MX23_PAD_EMI_D14__EMI_D14	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D14__EMI_D14	/;"	d
MX23_PAD_EMI_D15__EMI_D15	imx23-pinfunc.h	/^#define MX23_PAD_EMI_D15__EMI_D15	/;"	d
MX23_PAD_EMI_DQM0__EMI_DQM0	imx23-pinfunc.h	/^#define MX23_PAD_EMI_DQM0__EMI_DQM0	/;"	d
MX23_PAD_EMI_DQM1__EMI_DQM1	imx23-pinfunc.h	/^#define MX23_PAD_EMI_DQM1__EMI_DQM1	/;"	d
MX23_PAD_EMI_DQS0__EMI_DQS0	imx23-pinfunc.h	/^#define MX23_PAD_EMI_DQS0__EMI_DQS0	/;"	d
MX23_PAD_EMI_DQS1__EMI_DQS1	imx23-pinfunc.h	/^#define MX23_PAD_EMI_DQS1__EMI_DQS1	/;"	d
MX23_PAD_EMI_RASN__EMI_RASN	imx23-pinfunc.h	/^#define MX23_PAD_EMI_RASN__EMI_RASN	/;"	d
MX23_PAD_EMI_RASN__GPIO_2_30	imx23-pinfunc.h	/^#define MX23_PAD_EMI_RASN__GPIO_2_30	/;"	d
MX23_PAD_EMI_WEN__EMI_WEN	imx23-pinfunc.h	/^#define MX23_PAD_EMI_WEN__EMI_WEN	/;"	d
MX23_PAD_EMI_WEN__GPIO_2_31	imx23-pinfunc.h	/^#define MX23_PAD_EMI_WEN__GPIO_2_31	/;"	d
MX23_PAD_GPMI_ALE__GPIO_0_17	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_ALE__GPIO_0_17	/;"	d
MX23_PAD_GPMI_ALE__GPMI_ALE	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_ALE__GPMI_ALE	/;"	d
MX23_PAD_GPMI_ALE__LCD_D17	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_ALE__LCD_D17	/;"	d
MX23_PAD_GPMI_CE0N__GPIO_2_28	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE0N__GPIO_2_28	/;"	d
MX23_PAD_GPMI_CE0N__GPMI_CE0N	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE0N__GPMI_CE0N	/;"	d
MX23_PAD_GPMI_CE1N__GPIO_2_27	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE1N__GPIO_2_27	/;"	d
MX23_PAD_GPMI_CE1N__GPMI_CE1N	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE1N__GPMI_CE1N	/;"	d
MX23_PAD_GPMI_CE2N__ATA_A2	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE2N__ATA_A2	/;"	d
MX23_PAD_GPMI_CE2N__GPIO_0_18	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE2N__GPIO_0_18	/;"	d
MX23_PAD_GPMI_CE2N__GPMI_CE2N	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CE2N__GPMI_CE2N	/;"	d
MX23_PAD_GPMI_CLE__GPIO_0_16	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CLE__GPIO_0_16	/;"	d
MX23_PAD_GPMI_CLE__GPMI_CLE	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CLE__GPMI_CLE	/;"	d
MX23_PAD_GPMI_CLE__LCD_D16	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_CLE__LCD_D16	/;"	d
MX23_PAD_GPMI_D00__GPIO_0_0	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D00__GPIO_0_0	/;"	d
MX23_PAD_GPMI_D00__GPMI_D00	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D00__GPMI_D00	/;"	d
MX23_PAD_GPMI_D00__LCD_D8	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D00__LCD_D8	/;"	d
MX23_PAD_GPMI_D00__SSP2_DATA0	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D00__SSP2_DATA0	/;"	d
MX23_PAD_GPMI_D01__GPIO_0_1	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D01__GPIO_0_1	/;"	d
MX23_PAD_GPMI_D01__GPMI_D01	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D01__GPMI_D01	/;"	d
MX23_PAD_GPMI_D01__LCD_D9	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D01__LCD_D9	/;"	d
MX23_PAD_GPMI_D01__SSP2_DATA1	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D01__SSP2_DATA1	/;"	d
MX23_PAD_GPMI_D02__GPIO_0_2	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D02__GPIO_0_2	/;"	d
MX23_PAD_GPMI_D02__GPMI_D02	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D02__GPMI_D02	/;"	d
MX23_PAD_GPMI_D02__LCD_D10	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D02__LCD_D10	/;"	d
MX23_PAD_GPMI_D02__SSP2_DATA2	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D02__SSP2_DATA2	/;"	d
MX23_PAD_GPMI_D03__GPIO_0_3	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D03__GPIO_0_3	/;"	d
MX23_PAD_GPMI_D03__GPMI_D03	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D03__GPMI_D03	/;"	d
MX23_PAD_GPMI_D03__LCD_D11	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D03__LCD_D11	/;"	d
MX23_PAD_GPMI_D03__SSP2_DATA3	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D03__SSP2_DATA3	/;"	d
MX23_PAD_GPMI_D04__GPIO_0_4	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D04__GPIO_0_4	/;"	d
MX23_PAD_GPMI_D04__GPMI_D04	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D04__GPMI_D04	/;"	d
MX23_PAD_GPMI_D04__LCD_D12	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D04__LCD_D12	/;"	d
MX23_PAD_GPMI_D04__SSP2_DATA4	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D04__SSP2_DATA4	/;"	d
MX23_PAD_GPMI_D05__GPIO_0_5	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D05__GPIO_0_5	/;"	d
MX23_PAD_GPMI_D05__GPMI_D05	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D05__GPMI_D05	/;"	d
MX23_PAD_GPMI_D05__LCD_D13	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D05__LCD_D13	/;"	d
MX23_PAD_GPMI_D05__SSP2_DATA5	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D05__SSP2_DATA5	/;"	d
MX23_PAD_GPMI_D06__GPIO_0_6	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D06__GPIO_0_6	/;"	d
MX23_PAD_GPMI_D06__GPMI_D06	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D06__GPMI_D06	/;"	d
MX23_PAD_GPMI_D06__LCD_D14	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D06__LCD_D14	/;"	d
MX23_PAD_GPMI_D06__SSP2_DATA6	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D06__SSP2_DATA6	/;"	d
MX23_PAD_GPMI_D07__GPIO_0_7	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D07__GPIO_0_7	/;"	d
MX23_PAD_GPMI_D07__GPMI_D07	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D07__GPMI_D07	/;"	d
MX23_PAD_GPMI_D07__LCD_D15	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D07__LCD_D15	/;"	d
MX23_PAD_GPMI_D07__SSP2_DATA7	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D07__SSP2_DATA7	/;"	d
MX23_PAD_GPMI_D08__GPIO_0_8	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D08__GPIO_0_8	/;"	d
MX23_PAD_GPMI_D08__GPMI_D08	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D08__GPMI_D08	/;"	d
MX23_PAD_GPMI_D08__LCD_D18	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D08__LCD_D18	/;"	d
MX23_PAD_GPMI_D08__SSP1_DATA4	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D08__SSP1_DATA4	/;"	d
MX23_PAD_GPMI_D09__GPIO_0_9	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D09__GPIO_0_9	/;"	d
MX23_PAD_GPMI_D09__GPMI_D09	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D09__GPMI_D09	/;"	d
MX23_PAD_GPMI_D09__LCD_D19	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D09__LCD_D19	/;"	d
MX23_PAD_GPMI_D09__SSP1_DATA5	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D09__SSP1_DATA5	/;"	d
MX23_PAD_GPMI_D10__GPIO_0_10	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D10__GPIO_0_10	/;"	d
MX23_PAD_GPMI_D10__GPMI_D10	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D10__GPMI_D10	/;"	d
MX23_PAD_GPMI_D10__LCD_D20	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D10__LCD_D20	/;"	d
MX23_PAD_GPMI_D10__SSP1_DATA6	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D10__SSP1_DATA6	/;"	d
MX23_PAD_GPMI_D11__GPIO_0_11	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D11__GPIO_0_11	/;"	d
MX23_PAD_GPMI_D11__GPMI_D11	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D11__GPMI_D11	/;"	d
MX23_PAD_GPMI_D11__LCD_D21	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D11__LCD_D21	/;"	d
MX23_PAD_GPMI_D11__SSP1_DATA7	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D11__SSP1_DATA7	/;"	d
MX23_PAD_GPMI_D12__GPIO_0_12	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D12__GPIO_0_12	/;"	d
MX23_PAD_GPMI_D12__GPMI_D12	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D12__GPMI_D12	/;"	d
MX23_PAD_GPMI_D12__LCD_D22	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D12__LCD_D22	/;"	d
MX23_PAD_GPMI_D13__GPIO_0_13	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D13__GPIO_0_13	/;"	d
MX23_PAD_GPMI_D13__GPMI_D13	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D13__GPMI_D13	/;"	d
MX23_PAD_GPMI_D13__LCD_D23	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D13__LCD_D23	/;"	d
MX23_PAD_GPMI_D14__AUART2_RX	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D14__AUART2_RX	/;"	d
MX23_PAD_GPMI_D14__GPIO_0_14	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D14__GPIO_0_14	/;"	d
MX23_PAD_GPMI_D14__GPMI_D14	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D14__GPMI_D14	/;"	d
MX23_PAD_GPMI_D15__AUART2_TX	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D15__AUART2_TX	/;"	d
MX23_PAD_GPMI_D15__GPIO_0_15	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D15__GPIO_0_15	/;"	d
MX23_PAD_GPMI_D15__GPMI_CE3N	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D15__GPMI_CE3N	/;"	d
MX23_PAD_GPMI_D15__GPMI_D15	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_D15__GPMI_D15	/;"	d
MX23_PAD_GPMI_RDN__GPIO_0_25	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDN__GPIO_0_25	/;"	d
MX23_PAD_GPMI_RDN__GPMI_RDN	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDN__GPMI_RDN	/;"	d
MX23_PAD_GPMI_RDY0__GPIO_0_19	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY0__GPIO_0_19	/;"	d
MX23_PAD_GPMI_RDY0__GPMI_RDY0	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY0__GPMI_RDY0	/;"	d
MX23_PAD_GPMI_RDY0__SSP2_DETECT	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY0__SSP2_DETECT	/;"	d
MX23_PAD_GPMI_RDY1__GPIO_0_20	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY1__GPIO_0_20	/;"	d
MX23_PAD_GPMI_RDY1__GPMI_RDY1	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY1__GPMI_RDY1	/;"	d
MX23_PAD_GPMI_RDY1__SSP2_CMD	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY1__SSP2_CMD	/;"	d
MX23_PAD_GPMI_RDY2__GPIO_0_21	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY2__GPIO_0_21	/;"	d
MX23_PAD_GPMI_RDY2__GPMI_RDY2	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY2__GPMI_RDY2	/;"	d
MX23_PAD_GPMI_RDY3__GPIO_0_22	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY3__GPIO_0_22	/;"	d
MX23_PAD_GPMI_RDY3__GPMI_RDY3	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_RDY3__GPMI_RDY3	/;"	d
MX23_PAD_GPMI_WPN__GPIO_0_23	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_WPN__GPIO_0_23	/;"	d
MX23_PAD_GPMI_WPN__GPMI_WPN	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_WPN__GPMI_WPN	/;"	d
MX23_PAD_GPMI_WRN__GPIO_0_24	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_WRN__GPIO_0_24	/;"	d
MX23_PAD_GPMI_WRN__GPMI_WRN	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_WRN__GPMI_WRN	/;"	d
MX23_PAD_GPMI_WRN__SSP2_SCK	imx23-pinfunc.h	/^#define MX23_PAD_GPMI_WRN__SSP2_SCK	/;"	d
MX23_PAD_I2C_SCL__AUART1_TX	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SCL__AUART1_TX	/;"	d
MX23_PAD_I2C_SCL__GPIO_0_30	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SCL__GPIO_0_30	/;"	d
MX23_PAD_I2C_SCL__GPMI_RDY2	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SCL__GPMI_RDY2	/;"	d
MX23_PAD_I2C_SCL__I2C_SCL	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SCL__I2C_SCL	/;"	d
MX23_PAD_I2C_SDA__AUART1_RX	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SDA__AUART1_RX	/;"	d
MX23_PAD_I2C_SDA__GPIO_0_31	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SDA__GPIO_0_31	/;"	d
MX23_PAD_I2C_SDA__GPMI_CE2N	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SDA__GPMI_CE2N	/;"	d
MX23_PAD_I2C_SDA__I2C_SDA	imx23-pinfunc.h	/^#define MX23_PAD_I2C_SDA__I2C_SDA	/;"	d
MX23_PAD_LCD_CS__GPIO_1_21	imx23-pinfunc.h	/^#define MX23_PAD_LCD_CS__GPIO_1_21	/;"	d
MX23_PAD_LCD_CS__LCD_CS	imx23-pinfunc.h	/^#define MX23_PAD_LCD_CS__LCD_CS	/;"	d
MX23_PAD_LCD_D00__ETM_DA8	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D00__ETM_DA8	/;"	d
MX23_PAD_LCD_D00__GPIO_1_0	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D00__GPIO_1_0	/;"	d
MX23_PAD_LCD_D00__LCD_D00	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D00__LCD_D00	/;"	d
MX23_PAD_LCD_D01__ETM_DA9	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D01__ETM_DA9	/;"	d
MX23_PAD_LCD_D01__GPIO_1_1	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D01__GPIO_1_1	/;"	d
MX23_PAD_LCD_D01__LCD_D01	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D01__LCD_D01	/;"	d
MX23_PAD_LCD_D02__ETM_DA10	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D02__ETM_DA10	/;"	d
MX23_PAD_LCD_D02__GPIO_1_2	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D02__GPIO_1_2	/;"	d
MX23_PAD_LCD_D02__LCD_D02	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D02__LCD_D02	/;"	d
MX23_PAD_LCD_D03__ETM_DA11	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D03__ETM_DA11	/;"	d
MX23_PAD_LCD_D03__GPIO_1_3	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D03__GPIO_1_3	/;"	d
MX23_PAD_LCD_D03__LCD_D03	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D03__LCD_D03	/;"	d
MX23_PAD_LCD_D04__ETM_DA12	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D04__ETM_DA12	/;"	d
MX23_PAD_LCD_D04__GPIO_1_4	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D04__GPIO_1_4	/;"	d
MX23_PAD_LCD_D04__LCD_D04	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D04__LCD_D04	/;"	d
MX23_PAD_LCD_D05__ETM_DA13	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D05__ETM_DA13	/;"	d
MX23_PAD_LCD_D05__GPIO_1_5	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D05__GPIO_1_5	/;"	d
MX23_PAD_LCD_D05__LCD_D05	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D05__LCD_D05	/;"	d
MX23_PAD_LCD_D06__ETM_DA14	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D06__ETM_DA14	/;"	d
MX23_PAD_LCD_D06__GPIO_1_6	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D06__GPIO_1_6	/;"	d
MX23_PAD_LCD_D06__LCD_D06	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D06__LCD_D06	/;"	d
MX23_PAD_LCD_D07__ETM_DA15	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D07__ETM_DA15	/;"	d
MX23_PAD_LCD_D07__GPIO_1_7	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D07__GPIO_1_7	/;"	d
MX23_PAD_LCD_D07__LCD_D07	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D07__LCD_D07	/;"	d
MX23_PAD_LCD_D08__ETM_DA0	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D08__ETM_DA0	/;"	d
MX23_PAD_LCD_D08__GPIO_1_8	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D08__GPIO_1_8	/;"	d
MX23_PAD_LCD_D08__LCD_D08	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D08__LCD_D08	/;"	d
MX23_PAD_LCD_D08__SAIF2_SDATA0	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D08__SAIF2_SDATA0	/;"	d
MX23_PAD_LCD_D09__ETM_DA1	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D09__ETM_DA1	/;"	d
MX23_PAD_LCD_D09__GPIO_1_9	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D09__GPIO_1_9	/;"	d
MX23_PAD_LCD_D09__LCD_D09	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D09__LCD_D09	/;"	d
MX23_PAD_LCD_D09__SAIF1_SDATA0	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D09__SAIF1_SDATA0	/;"	d
MX23_PAD_LCD_D10__ETM_DA2	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D10__ETM_DA2	/;"	d
MX23_PAD_LCD_D10__GPIO_1_10	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D10__GPIO_1_10	/;"	d
MX23_PAD_LCD_D10__LCD_D10	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D10__LCD_D10	/;"	d
MX23_PAD_LCD_D10__SAIF_MCLK_BITCLK	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D10__SAIF_MCLK_BITCLK	/;"	d
MX23_PAD_LCD_D11__ETM_DA3	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D11__ETM_DA3	/;"	d
MX23_PAD_LCD_D11__GPIO_1_11	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D11__GPIO_1_11	/;"	d
MX23_PAD_LCD_D11__LCD_D11	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D11__LCD_D11	/;"	d
MX23_PAD_LCD_D11__SAIF_LRCLK	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D11__SAIF_LRCLK	/;"	d
MX23_PAD_LCD_D12__ETM_DA4	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D12__ETM_DA4	/;"	d
MX23_PAD_LCD_D12__GPIO_1_12	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D12__GPIO_1_12	/;"	d
MX23_PAD_LCD_D12__LCD_D12	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D12__LCD_D12	/;"	d
MX23_PAD_LCD_D12__SAIF2_SDATA1	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D12__SAIF2_SDATA1	/;"	d
MX23_PAD_LCD_D13__ETM_DA5	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D13__ETM_DA5	/;"	d
MX23_PAD_LCD_D13__GPIO_1_13	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D13__GPIO_1_13	/;"	d
MX23_PAD_LCD_D13__LCD_D13	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D13__LCD_D13	/;"	d
MX23_PAD_LCD_D13__SAIF2_SDATA2	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D13__SAIF2_SDATA2	/;"	d
MX23_PAD_LCD_D14__ETM_DA6	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D14__ETM_DA6	/;"	d
MX23_PAD_LCD_D14__GPIO_1_14	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D14__GPIO_1_14	/;"	d
MX23_PAD_LCD_D14__LCD_D14	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D14__LCD_D14	/;"	d
MX23_PAD_LCD_D14__SAIF1_SDATA2	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D14__SAIF1_SDATA2	/;"	d
MX23_PAD_LCD_D15__ETM_DA7	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D15__ETM_DA7	/;"	d
MX23_PAD_LCD_D15__GPIO_1_15	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D15__GPIO_1_15	/;"	d
MX23_PAD_LCD_D15__LCD_D15	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D15__LCD_D15	/;"	d
MX23_PAD_LCD_D15__SAIF1_SDATA1	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D15__SAIF1_SDATA1	/;"	d
MX23_PAD_LCD_D16__GPIO_1_16	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D16__GPIO_1_16	/;"	d
MX23_PAD_LCD_D16__LCD_D16	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D16__LCD_D16	/;"	d
MX23_PAD_LCD_D16__SAIF_ALT_BITCLK	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D16__SAIF_ALT_BITCLK	/;"	d
MX23_PAD_LCD_D17__GPIO_1_17	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D17__GPIO_1_17	/;"	d
MX23_PAD_LCD_D17__LCD_D17	imx23-pinfunc.h	/^#define MX23_PAD_LCD_D17__LCD_D17	/;"	d
MX23_PAD_LCD_DOTCK__GPIO_1_22	imx23-pinfunc.h	/^#define MX23_PAD_LCD_DOTCK__GPIO_1_22	/;"	d
MX23_PAD_LCD_DOTCK__GPMI_RDY3	imx23-pinfunc.h	/^#define MX23_PAD_LCD_DOTCK__GPMI_RDY3	/;"	d
MX23_PAD_LCD_DOTCK__LCD_DOTCK	imx23-pinfunc.h	/^#define MX23_PAD_LCD_DOTCK__LCD_DOTCK	/;"	d
MX23_PAD_LCD_ENABLE__GPIO_1_23	imx23-pinfunc.h	/^#define MX23_PAD_LCD_ENABLE__GPIO_1_23	/;"	d
MX23_PAD_LCD_ENABLE__I2C_SCL	imx23-pinfunc.h	/^#define MX23_PAD_LCD_ENABLE__I2C_SCL	/;"	d
MX23_PAD_LCD_ENABLE__LCD_ENABLE	imx23-pinfunc.h	/^#define MX23_PAD_LCD_ENABLE__LCD_ENABLE	/;"	d
MX23_PAD_LCD_HSYNC__GPIO_1_24	imx23-pinfunc.h	/^#define MX23_PAD_LCD_HSYNC__GPIO_1_24	/;"	d
MX23_PAD_LCD_HSYNC__I2C_SDA	imx23-pinfunc.h	/^#define MX23_PAD_LCD_HSYNC__I2C_SDA	/;"	d
MX23_PAD_LCD_HSYNC__LCD_HSYNC	imx23-pinfunc.h	/^#define MX23_PAD_LCD_HSYNC__LCD_HSYNC	/;"	d
MX23_PAD_LCD_RESET__ETM_TCTL	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RESET__ETM_TCTL	/;"	d
MX23_PAD_LCD_RESET__GPIO_1_18	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RESET__GPIO_1_18	/;"	d
MX23_PAD_LCD_RESET__GPMI_CE3N	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RESET__GPMI_CE3N	/;"	d
MX23_PAD_LCD_RESET__LCD_RESET	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RESET__LCD_RESET	/;"	d
MX23_PAD_LCD_RS__ETM_TCLK	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RS__ETM_TCLK	/;"	d
MX23_PAD_LCD_RS__GPIO_1_19	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RS__GPIO_1_19	/;"	d
MX23_PAD_LCD_RS__LCD_RS	imx23-pinfunc.h	/^#define MX23_PAD_LCD_RS__LCD_RS	/;"	d
MX23_PAD_LCD_VSYNC__GPIO_1_25	imx23-pinfunc.h	/^#define MX23_PAD_LCD_VSYNC__GPIO_1_25	/;"	d
MX23_PAD_LCD_VSYNC__LCD_BUSY	imx23-pinfunc.h	/^#define MX23_PAD_LCD_VSYNC__LCD_BUSY	/;"	d
MX23_PAD_LCD_VSYNC__LCD_VSYNC	imx23-pinfunc.h	/^#define MX23_PAD_LCD_VSYNC__LCD_VSYNC	/;"	d
MX23_PAD_LCD_WR__GPIO_1_20	imx23-pinfunc.h	/^#define MX23_PAD_LCD_WR__GPIO_1_20	/;"	d
MX23_PAD_LCD_WR__LCD_WR	imx23-pinfunc.h	/^#define MX23_PAD_LCD_WR__LCD_WR	/;"	d
MX23_PAD_PWM0__DUART_RX	imx23-pinfunc.h	/^#define MX23_PAD_PWM0__DUART_RX	/;"	d
MX23_PAD_PWM0__GPIO_1_26	imx23-pinfunc.h	/^#define MX23_PAD_PWM0__GPIO_1_26	/;"	d
MX23_PAD_PWM0__PWM0	imx23-pinfunc.h	/^#define MX23_PAD_PWM0__PWM0	/;"	d
MX23_PAD_PWM0__ROTARYA	imx23-pinfunc.h	/^#define MX23_PAD_PWM0__ROTARYA	/;"	d
MX23_PAD_PWM1__DUART_TX	imx23-pinfunc.h	/^#define MX23_PAD_PWM1__DUART_TX	/;"	d
MX23_PAD_PWM1__GPIO_1_27	imx23-pinfunc.h	/^#define MX23_PAD_PWM1__GPIO_1_27	/;"	d
MX23_PAD_PWM1__PWM1	imx23-pinfunc.h	/^#define MX23_PAD_PWM1__PWM1	/;"	d
MX23_PAD_PWM1__ROTARYB	imx23-pinfunc.h	/^#define MX23_PAD_PWM1__ROTARYB	/;"	d
MX23_PAD_PWM2__GPIO_1_28	imx23-pinfunc.h	/^#define MX23_PAD_PWM2__GPIO_1_28	/;"	d
MX23_PAD_PWM2__GPMI_RDY3	imx23-pinfunc.h	/^#define MX23_PAD_PWM2__GPMI_RDY3	/;"	d
MX23_PAD_PWM2__PWM2	imx23-pinfunc.h	/^#define MX23_PAD_PWM2__PWM2	/;"	d
MX23_PAD_PWM3__AUART1_CTS	imx23-pinfunc.h	/^#define MX23_PAD_PWM3__AUART1_CTS	/;"	d
MX23_PAD_PWM3__ETM_TCTL	imx23-pinfunc.h	/^#define MX23_PAD_PWM3__ETM_TCTL	/;"	d
MX23_PAD_PWM3__GPIO_1_29	imx23-pinfunc.h	/^#define MX23_PAD_PWM3__GPIO_1_29	/;"	d
MX23_PAD_PWM3__PWM3	imx23-pinfunc.h	/^#define MX23_PAD_PWM3__PWM3	/;"	d
MX23_PAD_PWM4__AUART1_RTS	imx23-pinfunc.h	/^#define MX23_PAD_PWM4__AUART1_RTS	/;"	d
MX23_PAD_PWM4__ETM_TCLK	imx23-pinfunc.h	/^#define MX23_PAD_PWM4__ETM_TCLK	/;"	d
MX23_PAD_PWM4__GPIO_1_30	imx23-pinfunc.h	/^#define MX23_PAD_PWM4__GPIO_1_30	/;"	d
MX23_PAD_PWM4__PWM4	imx23-pinfunc.h	/^#define MX23_PAD_PWM4__PWM4	/;"	d
MX23_PAD_ROTARYA__AUART2_RTS	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYA__AUART2_RTS	/;"	d
MX23_PAD_ROTARYA__GPIO_2_7	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYA__GPIO_2_7	/;"	d
MX23_PAD_ROTARYA__ROTARYA	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYA__ROTARYA	/;"	d
MX23_PAD_ROTARYA__SPDIF	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYA__SPDIF	/;"	d
MX23_PAD_ROTARYB__AUART2_CTS	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYB__AUART2_CTS	/;"	d
MX23_PAD_ROTARYB__GPIO_2_8	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYB__GPIO_2_8	/;"	d
MX23_PAD_ROTARYB__GPMI_CE3N	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYB__GPMI_CE3N	/;"	d
MX23_PAD_ROTARYB__ROTARYB	imx23-pinfunc.h	/^#define MX23_PAD_ROTARYB__ROTARYB	/;"	d
MX23_PAD_SSP1_CMD__GPIO_2_0	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_CMD__GPIO_2_0	/;"	d
MX23_PAD_SSP1_CMD__JTAG_TDO	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_CMD__JTAG_TDO	/;"	d
MX23_PAD_SSP1_CMD__SSP1_CMD	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_CMD__SSP1_CMD	/;"	d
MX23_PAD_SSP1_DATA0__GPIO_2_2	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA0__GPIO_2_2	/;"	d
MX23_PAD_SSP1_DATA0__JTAG_TDI	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA0__JTAG_TDI	/;"	d
MX23_PAD_SSP1_DATA0__SSP1_DATA0	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA0__SSP1_DATA0	/;"	d
MX23_PAD_SSP1_DATA1__GPIO_2_3	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA1__GPIO_2_3	/;"	d
MX23_PAD_SSP1_DATA1__I2C_SCL	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA1__I2C_SCL	/;"	d
MX23_PAD_SSP1_DATA1__JTAG_TCLK	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA1__JTAG_TCLK	/;"	d
MX23_PAD_SSP1_DATA1__SSP1_DATA1	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA1__SSP1_DATA1	/;"	d
MX23_PAD_SSP1_DATA2__GPIO_2_4	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA2__GPIO_2_4	/;"	d
MX23_PAD_SSP1_DATA2__I2C_SDA	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA2__I2C_SDA	/;"	d
MX23_PAD_SSP1_DATA2__JTAG_RTCK	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA2__JTAG_RTCK	/;"	d
MX23_PAD_SSP1_DATA2__SSP1_DATA2	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA2__SSP1_DATA2	/;"	d
MX23_PAD_SSP1_DATA3__GPIO_2_5	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA3__GPIO_2_5	/;"	d
MX23_PAD_SSP1_DATA3__JTAG_TMS	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA3__JTAG_TMS	/;"	d
MX23_PAD_SSP1_DATA3__SSP1_DATA3	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DATA3__SSP1_DATA3	/;"	d
MX23_PAD_SSP1_DETECT__GPIO_2_1	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DETECT__GPIO_2_1	/;"	d
MX23_PAD_SSP1_DETECT__GPMI_CE3N	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DETECT__GPMI_CE3N	/;"	d
MX23_PAD_SSP1_DETECT__SSP1_DETECT	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DETECT__SSP1_DETECT	/;"	d
MX23_PAD_SSP1_DETECT__USB_OTG_ID	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_DETECT__USB_OTG_ID	/;"	d
MX23_PAD_SSP1_SCK__GPIO_2_6	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_SCK__GPIO_2_6	/;"	d
MX23_PAD_SSP1_SCK__JTAG_TRST	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_SCK__JTAG_TRST	/;"	d
MX23_PAD_SSP1_SCK__SSP1_SCK	imx23-pinfunc.h	/^#define MX23_PAD_SSP1_SCK__SSP1_SCK	/;"	d
MX25_PAD_A10__A10	imx25-pinfunc.h	/^#define MX25_PAD_A10__A10	/;"	d
MX25_PAD_A10__GPIO_4_0	imx25-pinfunc.h	/^#define MX25_PAD_A10__GPIO_4_0	/;"	d
MX25_PAD_A13__A13	imx25-pinfunc.h	/^#define MX25_PAD_A13__A13	/;"	d
MX25_PAD_A13__GPIO_4_1	imx25-pinfunc.h	/^#define MX25_PAD_A13__GPIO_4_1	/;"	d
MX25_PAD_A13__LCDC_CLS	imx25-pinfunc.h	/^#define MX25_PAD_A13__LCDC_CLS	/;"	d
MX25_PAD_A14__A14	imx25-pinfunc.h	/^#define MX25_PAD_A14__A14	/;"	d
MX25_PAD_A14__GPIO_2_0	imx25-pinfunc.h	/^#define MX25_PAD_A14__GPIO_2_0	/;"	d
MX25_PAD_A14__LCDC_SPL	imx25-pinfunc.h	/^#define MX25_PAD_A14__LCDC_SPL	/;"	d
MX25_PAD_A14__SIM1_CLK1	imx25-pinfunc.h	/^#define MX25_PAD_A14__SIM1_CLK1	/;"	d
MX25_PAD_A15__A15	imx25-pinfunc.h	/^#define MX25_PAD_A15__A15	/;"	d
MX25_PAD_A15__GPIO_2_1	imx25-pinfunc.h	/^#define MX25_PAD_A15__GPIO_2_1	/;"	d
MX25_PAD_A15__LCDC_PS	imx25-pinfunc.h	/^#define MX25_PAD_A15__LCDC_PS	/;"	d
MX25_PAD_A15__SIM1_RST1	imx25-pinfunc.h	/^#define MX25_PAD_A15__SIM1_RST1	/;"	d
MX25_PAD_A16__A16	imx25-pinfunc.h	/^#define MX25_PAD_A16__A16	/;"	d
MX25_PAD_A16__GPIO_2_2	imx25-pinfunc.h	/^#define MX25_PAD_A16__GPIO_2_2	/;"	d
MX25_PAD_A16__LCDC_REV	imx25-pinfunc.h	/^#define MX25_PAD_A16__LCDC_REV	/;"	d
MX25_PAD_A16__SIM1_VEN1	imx25-pinfunc.h	/^#define MX25_PAD_A16__SIM1_VEN1	/;"	d
MX25_PAD_A17__A17	imx25-pinfunc.h	/^#define MX25_PAD_A17__A17	/;"	d
MX25_PAD_A17__FEC_TX_ERR	imx25-pinfunc.h	/^#define MX25_PAD_A17__FEC_TX_ERR	/;"	d
MX25_PAD_A17__GPIO_2_3	imx25-pinfunc.h	/^#define MX25_PAD_A17__GPIO_2_3	/;"	d
MX25_PAD_A17__SIM1_TX	imx25-pinfunc.h	/^#define MX25_PAD_A17__SIM1_TX	/;"	d
MX25_PAD_A18__A18	imx25-pinfunc.h	/^#define MX25_PAD_A18__A18	/;"	d
MX25_PAD_A18__FEC_COL	imx25-pinfunc.h	/^#define MX25_PAD_A18__FEC_COL	/;"	d
MX25_PAD_A18__GPIO_2_4	imx25-pinfunc.h	/^#define MX25_PAD_A18__GPIO_2_4	/;"	d
MX25_PAD_A18__SIM1_PD1	imx25-pinfunc.h	/^#define MX25_PAD_A18__SIM1_PD1	/;"	d
MX25_PAD_A19__A19	imx25-pinfunc.h	/^#define MX25_PAD_A19__A19	/;"	d
MX25_PAD_A19__FEC_RX_ERR	imx25-pinfunc.h	/^#define MX25_PAD_A19__FEC_RX_ERR	/;"	d
MX25_PAD_A19__GPIO_2_5	imx25-pinfunc.h	/^#define MX25_PAD_A19__GPIO_2_5	/;"	d
MX25_PAD_A19__SIM1_RX1	imx25-pinfunc.h	/^#define MX25_PAD_A19__SIM1_RX1	/;"	d
MX25_PAD_A20__A20	imx25-pinfunc.h	/^#define MX25_PAD_A20__A20	/;"	d
MX25_PAD_A20__FEC_RDATA2	imx25-pinfunc.h	/^#define MX25_PAD_A20__FEC_RDATA2	/;"	d
MX25_PAD_A20__GPIO_2_6	imx25-pinfunc.h	/^#define MX25_PAD_A20__GPIO_2_6	/;"	d
MX25_PAD_A20__SIM2_CLK1	imx25-pinfunc.h	/^#define MX25_PAD_A20__SIM2_CLK1	/;"	d
MX25_PAD_A21__A21	imx25-pinfunc.h	/^#define MX25_PAD_A21__A21	/;"	d
MX25_PAD_A21__FEC_RDATA3	imx25-pinfunc.h	/^#define MX25_PAD_A21__FEC_RDATA3	/;"	d
MX25_PAD_A21__GPIO_2_7	imx25-pinfunc.h	/^#define MX25_PAD_A21__GPIO_2_7	/;"	d
MX25_PAD_A21__SIM2_RST1	imx25-pinfunc.h	/^#define MX25_PAD_A21__SIM2_RST1	/;"	d
MX25_PAD_A22__A22	imx25-pinfunc.h	/^#define MX25_PAD_A22__A22	/;"	d
MX25_PAD_A22__FEC_TDATA2	imx25-pinfunc.h	/^#define MX25_PAD_A22__FEC_TDATA2	/;"	d
MX25_PAD_A22__GPIO_2_8	imx25-pinfunc.h	/^#define MX25_PAD_A22__GPIO_2_8	/;"	d
MX25_PAD_A22__SIM2_VEN1	imx25-pinfunc.h	/^#define MX25_PAD_A22__SIM2_VEN1	/;"	d
MX25_PAD_A23__A23	imx25-pinfunc.h	/^#define MX25_PAD_A23__A23	/;"	d
MX25_PAD_A23__FEC_TDATA3	imx25-pinfunc.h	/^#define MX25_PAD_A23__FEC_TDATA3	/;"	d
MX25_PAD_A23__GPIO_2_9	imx25-pinfunc.h	/^#define MX25_PAD_A23__GPIO_2_9	/;"	d
MX25_PAD_A23__SIM2_TX1	imx25-pinfunc.h	/^#define MX25_PAD_A23__SIM2_TX1	/;"	d
MX25_PAD_A24__A24	imx25-pinfunc.h	/^#define MX25_PAD_A24__A24	/;"	d
MX25_PAD_A24__FEC_RX_CLK	imx25-pinfunc.h	/^#define MX25_PAD_A24__FEC_RX_CLK	/;"	d
MX25_PAD_A24__GPIO_2_10	imx25-pinfunc.h	/^#define MX25_PAD_A24__GPIO_2_10	/;"	d
MX25_PAD_A24__SIM2_PD1	imx25-pinfunc.h	/^#define MX25_PAD_A24__SIM2_PD1	/;"	d
MX25_PAD_A25__A25	imx25-pinfunc.h	/^#define MX25_PAD_A25__A25	/;"	d
MX25_PAD_A25__FEC_CRS	imx25-pinfunc.h	/^#define MX25_PAD_A25__FEC_CRS	/;"	d
MX25_PAD_A25__GPIO_2_11	imx25-pinfunc.h	/^#define MX25_PAD_A25__GPIO_2_11	/;"	d
MX25_PAD_BCLK__BCLK	imx25-pinfunc.h	/^#define MX25_PAD_BCLK__BCLK	/;"	d
MX25_PAD_BCLK__GPIO_4_4	imx25-pinfunc.h	/^#define MX25_PAD_BCLK__GPIO_4_4	/;"	d
MX25_PAD_BOOT_MODE0__BOOT_MODE0	imx25-pinfunc.h	/^#define MX25_PAD_BOOT_MODE0__BOOT_MODE0	/;"	d
MX25_PAD_BOOT_MODE0__GPIO_4_30	imx25-pinfunc.h	/^#define MX25_PAD_BOOT_MODE0__GPIO_4_30	/;"	d
MX25_PAD_BOOT_MODE1__BOOT_MODE1	imx25-pinfunc.h	/^#define MX25_PAD_BOOT_MODE1__BOOT_MODE1	/;"	d
MX25_PAD_BOOT_MODE1__GPIO_4_31	imx25-pinfunc.h	/^#define MX25_PAD_BOOT_MODE1__GPIO_4_31	/;"	d
MX25_PAD_CLKO__CLKO	imx25-pinfunc.h	/^#define MX25_PAD_CLKO__CLKO	/;"	d
MX25_PAD_CLKO__GPIO_2_21	imx25-pinfunc.h	/^#define MX25_PAD_CLKO__GPIO_2_21	/;"	d
MX25_PAD_CONTRAST__CC4	imx25-pinfunc.h	/^#define MX25_PAD_CONTRAST__CC4	/;"	d
MX25_PAD_CONTRAST__CONTRAST	imx25-pinfunc.h	/^#define MX25_PAD_CONTRAST__CONTRAST	/;"	d
MX25_PAD_CONTRAST__FEC_CRS	imx25-pinfunc.h	/^#define MX25_PAD_CONTRAST__FEC_CRS	/;"	d
MX25_PAD_CONTRAST__PWM4_PWMO	imx25-pinfunc.h	/^#define MX25_PAD_CONTRAST__PWM4_PWMO	/;"	d
MX25_PAD_CONTRAST__USBH2_PWR	imx25-pinfunc.h	/^#define MX25_PAD_CONTRAST__USBH2_PWR	/;"	d
MX25_PAD_CS0__CS0	imx25-pinfunc.h	/^#define MX25_PAD_CS0__CS0	/;"	d
MX25_PAD_CS0__GPIO_4_2	imx25-pinfunc.h	/^#define MX25_PAD_CS0__GPIO_4_2	/;"	d
MX25_PAD_CS1__CS1	imx25-pinfunc.h	/^#define MX25_PAD_CS1__CS1	/;"	d
MX25_PAD_CS1__GPIO_4_3	imx25-pinfunc.h	/^#define MX25_PAD_CS1__GPIO_4_3	/;"	d
MX25_PAD_CS1__NF_CE3	imx25-pinfunc.h	/^#define MX25_PAD_CS1__NF_CE3	/;"	d
MX25_PAD_CS4__CS4	imx25-pinfunc.h	/^#define MX25_PAD_CS4__CS4	/;"	d
MX25_PAD_CS4__GPIO_3_20	imx25-pinfunc.h	/^#define MX25_PAD_CS4__GPIO_3_20	/;"	d
MX25_PAD_CS4__NF_CE1	imx25-pinfunc.h	/^#define MX25_PAD_CS4__NF_CE1	/;"	d
MX25_PAD_CS4__UART5_CTS	imx25-pinfunc.h	/^#define MX25_PAD_CS4__UART5_CTS	/;"	d
MX25_PAD_CS5__CS5	imx25-pinfunc.h	/^#define MX25_PAD_CS5__CS5	/;"	d
MX25_PAD_CS5__GPIO_3_21	imx25-pinfunc.h	/^#define MX25_PAD_CS5__GPIO_3_21	/;"	d
MX25_PAD_CS5__NF_CE2	imx25-pinfunc.h	/^#define MX25_PAD_CS5__NF_CE2	/;"	d
MX25_PAD_CS5__UART5_RTS	imx25-pinfunc.h	/^#define MX25_PAD_CS5__UART5_RTS	/;"	d
MX25_PAD_CSI_D2__CSI_D2	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D2__CSI_D2	/;"	d
MX25_PAD_CSI_D2__CSPI3_MOSI	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D2__CSPI3_MOSI	/;"	d
MX25_PAD_CSI_D2__GPIO_1_27	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D2__GPIO_1_27	/;"	d
MX25_PAD_CSI_D2__SIM1_CLK0	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D2__SIM1_CLK0	/;"	d
MX25_PAD_CSI_D2__UART5_RXD	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D2__UART5_RXD	/;"	d
MX25_PAD_CSI_D3__CSI_D3	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D3__CSI_D3	/;"	d
MX25_PAD_CSI_D3__CSPI3_MISO	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D3__CSPI3_MISO	/;"	d
MX25_PAD_CSI_D3__GPIO_1_28	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D3__GPIO_1_28	/;"	d
MX25_PAD_CSI_D3__SIM1_RST0	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D3__SIM1_RST0	/;"	d
MX25_PAD_CSI_D3__UART5_TXD	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D3__UART5_TXD	/;"	d
MX25_PAD_CSI_D4__CSI_D4	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D4__CSI_D4	/;"	d
MX25_PAD_CSI_D4__CSPI3_SCLK	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D4__CSPI3_SCLK	/;"	d
MX25_PAD_CSI_D4__GPIO_1_29	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D4__GPIO_1_29	/;"	d
MX25_PAD_CSI_D4__SIM1_VEN0	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D4__SIM1_VEN0	/;"	d
MX25_PAD_CSI_D4__UART5_RTS	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D4__UART5_RTS	/;"	d
MX25_PAD_CSI_D5__CSI_D5	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D5__CSI_D5	/;"	d
MX25_PAD_CSI_D5__CSPI3_RDY	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D5__CSPI3_RDY	/;"	d
MX25_PAD_CSI_D5__GPIO_1_30	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D5__GPIO_1_30	/;"	d
MX25_PAD_CSI_D5__SIM1_TX0	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D5__SIM1_TX0	/;"	d
MX25_PAD_CSI_D5__UART5_CTS	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D5__UART5_CTS	/;"	d
MX25_PAD_CSI_D6__CSI_D6	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D6__CSI_D6	/;"	d
MX25_PAD_CSI_D6__GPIO_1_31	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D6__GPIO_1_31	/;"	d
MX25_PAD_CSI_D6__SDHC2_CMD	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D6__SDHC2_CMD	/;"	d
MX25_PAD_CSI_D6__SIM1_PD0	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D6__SIM1_PD0	/;"	d
MX25_PAD_CSI_D7__CSI_D7	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D7__CSI_D7	/;"	d
MX25_PAD_CSI_D7__GPIO_1_6	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D7__GPIO_1_6	/;"	d
MX25_PAD_CSI_D7__SDHC2_DAT_CLK	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D7__SDHC2_DAT_CLK	/;"	d
MX25_PAD_CSI_D8__AUD6_RXC	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D8__AUD6_RXC	/;"	d
MX25_PAD_CSI_D8__CSI_D8	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D8__CSI_D8	/;"	d
MX25_PAD_CSI_D8__CSPI3_SS2	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D8__CSPI3_SS2	/;"	d
MX25_PAD_CSI_D8__GPIO_1_7	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D8__GPIO_1_7	/;"	d
MX25_PAD_CSI_D9__AUD6_RXFS	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D9__AUD6_RXFS	/;"	d
MX25_PAD_CSI_D9__CSI_D9	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D9__CSI_D9	/;"	d
MX25_PAD_CSI_D9__CSPI3_SS3	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D9__CSPI3_SS3	/;"	d
MX25_PAD_CSI_D9__GPIO_4_21	imx25-pinfunc.h	/^#define MX25_PAD_CSI_D9__GPIO_4_21	/;"	d
MX25_PAD_CSI_HSYNC__AUD6_TXC	imx25-pinfunc.h	/^#define MX25_PAD_CSI_HSYNC__AUD6_TXC	/;"	d
MX25_PAD_CSI_HSYNC__CSI_HSYNC	imx25-pinfunc.h	/^#define MX25_PAD_CSI_HSYNC__CSI_HSYNC	/;"	d
MX25_PAD_CSI_HSYNC__GPIO_1_10	imx25-pinfunc.h	/^#define MX25_PAD_CSI_HSYNC__GPIO_1_10	/;"	d
MX25_PAD_CSI_HSYNC__SDHC2_DAT2	imx25-pinfunc.h	/^#define MX25_PAD_CSI_HSYNC__SDHC2_DAT2	/;"	d
MX25_PAD_CSI_MCLK__AUD6_TXD	imx25-pinfunc.h	/^#define MX25_PAD_CSI_MCLK__AUD6_TXD	/;"	d
MX25_PAD_CSI_MCLK__CSI_MCLK	imx25-pinfunc.h	/^#define MX25_PAD_CSI_MCLK__CSI_MCLK	/;"	d
MX25_PAD_CSI_MCLK__GPIO_1_8	imx25-pinfunc.h	/^#define MX25_PAD_CSI_MCLK__GPIO_1_8	/;"	d
MX25_PAD_CSI_MCLK__SDHC2_DAT0	imx25-pinfunc.h	/^#define MX25_PAD_CSI_MCLK__SDHC2_DAT0	/;"	d
MX25_PAD_CSI_PIXCLK__AUD6_TXFS	imx25-pinfunc.h	/^#define MX25_PAD_CSI_PIXCLK__AUD6_TXFS	/;"	d
MX25_PAD_CSI_PIXCLK__CSI_PIXCLK	imx25-pinfunc.h	/^#define MX25_PAD_CSI_PIXCLK__CSI_PIXCLK	/;"	d
MX25_PAD_CSI_PIXCLK__GPIO_1_11	imx25-pinfunc.h	/^#define MX25_PAD_CSI_PIXCLK__GPIO_1_11	/;"	d
MX25_PAD_CSI_PIXCLK__SDHC2_DAT3	imx25-pinfunc.h	/^#define MX25_PAD_CSI_PIXCLK__SDHC2_DAT3	/;"	d
MX25_PAD_CSI_VSYNC__AUD6_RXD	imx25-pinfunc.h	/^#define MX25_PAD_CSI_VSYNC__AUD6_RXD	/;"	d
MX25_PAD_CSI_VSYNC__CSI_VSYNC	imx25-pinfunc.h	/^#define MX25_PAD_CSI_VSYNC__CSI_VSYNC	/;"	d
MX25_PAD_CSI_VSYNC__GPIO_1_9	imx25-pinfunc.h	/^#define MX25_PAD_CSI_VSYNC__GPIO_1_9	/;"	d
MX25_PAD_CSI_VSYNC__SDHC2_DAT1	imx25-pinfunc.h	/^#define MX25_PAD_CSI_VSYNC__SDHC2_DAT1	/;"	d
MX25_PAD_CSPI1_MISO__CSPI1_MISO	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_MISO__CSPI1_MISO	/;"	d
MX25_PAD_CSPI1_MISO__GPIO_1_15	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_MISO__GPIO_1_15	/;"	d
MX25_PAD_CSPI1_MISO__UART3_TXD	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_MISO__UART3_TXD	/;"	d
MX25_PAD_CSPI1_MOSI__CSPI1_MOSI	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_MOSI__CSPI1_MOSI	/;"	d
MX25_PAD_CSPI1_MOSI__GPIO_1_14	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_MOSI__GPIO_1_14	/;"	d
MX25_PAD_CSPI1_MOSI__UART3_RXD	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_MOSI__UART3_RXD	/;"	d
MX25_PAD_CSPI1_RDY__CSPI1_RDY	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_RDY__CSPI1_RDY	/;"	d
MX25_PAD_CSPI1_RDY__GPIO_2_22	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_RDY__GPIO_2_22	/;"	d
MX25_PAD_CSPI1_SCLK__CSPI1_SCLK	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SCLK__CSPI1_SCLK	/;"	d
MX25_PAD_CSPI1_SCLK__GPIO_1_18	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SCLK__GPIO_1_18	/;"	d
MX25_PAD_CSPI1_SCLK__UART3_CTS	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SCLK__UART3_CTS	/;"	d
MX25_PAD_CSPI1_SS0__CSPI1_SS0	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS0__CSPI1_SS0	/;"	d
MX25_PAD_CSPI1_SS0__GPIO_1_16	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS0__GPIO_1_16	/;"	d
MX25_PAD_CSPI1_SS0__PWM2_PWMO	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS0__PWM2_PWMO	/;"	d
MX25_PAD_CSPI1_SS1__CSPI1_SS1	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS1__CSPI1_SS1	/;"	d
MX25_PAD_CSPI1_SS1__GPIO_1_17	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS1__GPIO_1_17	/;"	d
MX25_PAD_CSPI1_SS1__I2C3_DAT	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS1__I2C3_DAT	/;"	d
MX25_PAD_CSPI1_SS1__UART3_RTS	imx25-pinfunc.h	/^#define MX25_PAD_CSPI1_SS1__UART3_RTS	/;"	d
MX25_PAD_D0__D0	imx25-pinfunc.h	/^#define MX25_PAD_D0__D0	/;"	d
MX25_PAD_D0__GPIO_4_20	imx25-pinfunc.h	/^#define MX25_PAD_D0__GPIO_4_20	/;"	d
MX25_PAD_D10__D10	imx25-pinfunc.h	/^#define MX25_PAD_D10__D10	/;"	d
MX25_PAD_D10__GPIO_4_10	imx25-pinfunc.h	/^#define MX25_PAD_D10__GPIO_4_10	/;"	d
MX25_PAD_D10__USBOTG_OC	imx25-pinfunc.h	/^#define MX25_PAD_D10__USBOTG_OC	/;"	d
MX25_PAD_D11__D11	imx25-pinfunc.h	/^#define MX25_PAD_D11__D11	/;"	d
MX25_PAD_D11__GPIO_4_9	imx25-pinfunc.h	/^#define MX25_PAD_D11__GPIO_4_9	/;"	d
MX25_PAD_D11__USBOTG_PWR	imx25-pinfunc.h	/^#define MX25_PAD_D11__USBOTG_PWR	/;"	d
MX25_PAD_D12__D12	imx25-pinfunc.h	/^#define MX25_PAD_D12__D12	/;"	d
MX25_PAD_D12__GPIO_4_8	imx25-pinfunc.h	/^#define MX25_PAD_D12__GPIO_4_8	/;"	d
MX25_PAD_D12__SDHC1_DAT4	imx25-pinfunc.h	/^#define MX25_PAD_D12__SDHC1_DAT4	/;"	d
MX25_PAD_D13__D13	imx25-pinfunc.h	/^#define MX25_PAD_D13__D13	/;"	d
MX25_PAD_D13__GPIO_4_7	imx25-pinfunc.h	/^#define MX25_PAD_D13__GPIO_4_7	/;"	d
MX25_PAD_D13__LD18	imx25-pinfunc.h	/^#define MX25_PAD_D13__LD18	/;"	d
MX25_PAD_D13__SDHC1_DAT5	imx25-pinfunc.h	/^#define MX25_PAD_D13__SDHC1_DAT5	/;"	d
MX25_PAD_D14__D14	imx25-pinfunc.h	/^#define MX25_PAD_D14__D14	/;"	d
MX25_PAD_D14__GPIO_4_6	imx25-pinfunc.h	/^#define MX25_PAD_D14__GPIO_4_6	/;"	d
MX25_PAD_D14__LD17	imx25-pinfunc.h	/^#define MX25_PAD_D14__LD17	/;"	d
MX25_PAD_D14__SDHC1_DAT6	imx25-pinfunc.h	/^#define MX25_PAD_D14__SDHC1_DAT6	/;"	d
MX25_PAD_D15__D15	imx25-pinfunc.h	/^#define MX25_PAD_D15__D15	/;"	d
MX25_PAD_D15__GPIO_4_5	imx25-pinfunc.h	/^#define MX25_PAD_D15__GPIO_4_5	/;"	d
MX25_PAD_D15__LD16	imx25-pinfunc.h	/^#define MX25_PAD_D15__LD16	/;"	d
MX25_PAD_D15__SDHC1_DAT7	imx25-pinfunc.h	/^#define MX25_PAD_D15__SDHC1_DAT7	/;"	d
MX25_PAD_D1__D1	imx25-pinfunc.h	/^#define MX25_PAD_D1__D1	/;"	d
MX25_PAD_D1__GPIO_4_19	imx25-pinfunc.h	/^#define MX25_PAD_D1__GPIO_4_19	/;"	d
MX25_PAD_D2__D2	imx25-pinfunc.h	/^#define MX25_PAD_D2__D2	/;"	d
MX25_PAD_D2__GPIO_4_18	imx25-pinfunc.h	/^#define MX25_PAD_D2__GPIO_4_18	/;"	d
MX25_PAD_D3__D3	imx25-pinfunc.h	/^#define MX25_PAD_D3__D3	/;"	d
MX25_PAD_D3__GPIO_4_17	imx25-pinfunc.h	/^#define MX25_PAD_D3__GPIO_4_17	/;"	d
MX25_PAD_D4__D4	imx25-pinfunc.h	/^#define MX25_PAD_D4__D4	/;"	d
MX25_PAD_D4__GPIO_4_16	imx25-pinfunc.h	/^#define MX25_PAD_D4__GPIO_4_16	/;"	d
MX25_PAD_D5__D5	imx25-pinfunc.h	/^#define MX25_PAD_D5__D5	/;"	d
MX25_PAD_D5__GPIO_4_15	imx25-pinfunc.h	/^#define MX25_PAD_D5__GPIO_4_15	/;"	d
MX25_PAD_D6__D6	imx25-pinfunc.h	/^#define MX25_PAD_D6__D6	/;"	d
MX25_PAD_D6__GPIO_4_14	imx25-pinfunc.h	/^#define MX25_PAD_D6__GPIO_4_14	/;"	d
MX25_PAD_D7__D7	imx25-pinfunc.h	/^#define MX25_PAD_D7__D7	/;"	d
MX25_PAD_D7__GPIO_4_13	imx25-pinfunc.h	/^#define MX25_PAD_D7__GPIO_4_13	/;"	d
MX25_PAD_D8__D8	imx25-pinfunc.h	/^#define MX25_PAD_D8__D8	/;"	d
MX25_PAD_D8__GPIO_4_12	imx25-pinfunc.h	/^#define MX25_PAD_D8__GPIO_4_12	/;"	d
MX25_PAD_D8__USBH2_OC	imx25-pinfunc.h	/^#define MX25_PAD_D8__USBH2_OC	/;"	d
MX25_PAD_D9__D9	imx25-pinfunc.h	/^#define MX25_PAD_D9__D9	/;"	d
MX25_PAD_D9__GPIO_4_11	imx25-pinfunc.h	/^#define MX25_PAD_D9__GPIO_4_11	/;"	d
MX25_PAD_D9__USBH2_PWR	imx25-pinfunc.h	/^#define MX25_PAD_D9__USBH2_PWR	/;"	d
MX25_PAD_DE_B__DE_B	imx25-pinfunc.h	/^#define MX25_PAD_DE_B__DE_B	/;"	d
MX25_PAD_DE_B__GPIO_2_20	imx25-pinfunc.h	/^#define MX25_PAD_DE_B__GPIO_2_20	/;"	d
MX25_PAD_EB0__AUD4_TXD	imx25-pinfunc.h	/^#define MX25_PAD_EB0__AUD4_TXD	/;"	d
MX25_PAD_EB0__EB0	imx25-pinfunc.h	/^#define MX25_PAD_EB0__EB0	/;"	d
MX25_PAD_EB0__GPIO_2_12	imx25-pinfunc.h	/^#define MX25_PAD_EB0__GPIO_2_12	/;"	d
MX25_PAD_EB1__AUD4_RXD	imx25-pinfunc.h	/^#define MX25_PAD_EB1__AUD4_RXD	/;"	d
MX25_PAD_EB1__EB1	imx25-pinfunc.h	/^#define MX25_PAD_EB1__EB1	/;"	d
MX25_PAD_EB1__GPIO_2_13	imx25-pinfunc.h	/^#define MX25_PAD_EB1__GPIO_2_13	/;"	d
MX25_PAD_ECB__ECB	imx25-pinfunc.h	/^#define MX25_PAD_ECB__ECB	/;"	d
MX25_PAD_ECB__GPIO_3_23	imx25-pinfunc.h	/^#define MX25_PAD_ECB__GPIO_3_23	/;"	d
MX25_PAD_ECB__UART5_TXD	imx25-pinfunc.h	/^#define MX25_PAD_ECB__UART5_TXD	/;"	d
MX25_PAD_EXT_ARMCLK__EXT_ARMCLK	imx25-pinfunc.h	/^#define MX25_PAD_EXT_ARMCLK__EXT_ARMCLK	/;"	d
MX25_PAD_EXT_ARMCLK__GPIO_3_15	imx25-pinfunc.h	/^#define MX25_PAD_EXT_ARMCLK__GPIO_3_15	/;"	d
MX25_PAD_FEC_MDC__AUD4_TXD	imx25-pinfunc.h	/^#define MX25_PAD_FEC_MDC__AUD4_TXD	/;"	d
MX25_PAD_FEC_MDC__FEC_MDC	imx25-pinfunc.h	/^#define MX25_PAD_FEC_MDC__FEC_MDC	/;"	d
MX25_PAD_FEC_MDC__GPIO_3_5	imx25-pinfunc.h	/^#define MX25_PAD_FEC_MDC__GPIO_3_5	/;"	d
MX25_PAD_FEC_MDIO__AUD4_RXD	imx25-pinfunc.h	/^#define MX25_PAD_FEC_MDIO__AUD4_RXD	/;"	d
MX25_PAD_FEC_MDIO__FEC_MDIO	imx25-pinfunc.h	/^#define MX25_PAD_FEC_MDIO__FEC_MDIO	/;"	d
MX25_PAD_FEC_MDIO__GPIO_3_6	imx25-pinfunc.h	/^#define MX25_PAD_FEC_MDIO__GPIO_3_6	/;"	d
MX25_PAD_FEC_RDATA0__FEC_RDATA0	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RDATA0__FEC_RDATA0	/;"	d
MX25_PAD_FEC_RDATA0__GPIO_3_10	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RDATA0__GPIO_3_10	/;"	d
MX25_PAD_FEC_RDATA1__CAN2_TX	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RDATA1__CAN2_TX	/;"	d
MX25_PAD_FEC_RDATA1__FEC_RDATA1	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RDATA1__FEC_RDATA1	/;"	d
MX25_PAD_FEC_RDATA1__GPIO_3_11	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RDATA1__GPIO_3_11	/;"	d
MX25_PAD_FEC_RX_DV__CAN2_RX	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RX_DV__CAN2_RX	/;"	d
MX25_PAD_FEC_RX_DV__FEC_RX_DV	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RX_DV__FEC_RX_DV	/;"	d
MX25_PAD_FEC_RX_DV__GPIO_3_12	imx25-pinfunc.h	/^#define MX25_PAD_FEC_RX_DV__GPIO_3_12	/;"	d
MX25_PAD_FEC_TDATA0__FEC_TDATA0	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TDATA0__FEC_TDATA0	/;"	d
MX25_PAD_FEC_TDATA0__GPIO_3_7	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TDATA0__GPIO_3_7	/;"	d
MX25_PAD_FEC_TDATA1__AUD4_TXFS	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TDATA1__AUD4_TXFS	/;"	d
MX25_PAD_FEC_TDATA1__FEC_TDATA1	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TDATA1__FEC_TDATA1	/;"	d
MX25_PAD_FEC_TDATA1__GPIO_3_8	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TDATA1__GPIO_3_8	/;"	d
MX25_PAD_FEC_TX_CLK__FEC_TX_CLK	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TX_CLK__FEC_TX_CLK	/;"	d
MX25_PAD_FEC_TX_CLK__GPIO_3_13	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TX_CLK__GPIO_3_13	/;"	d
MX25_PAD_FEC_TX_EN__FEC_TX_EN	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TX_EN__FEC_TX_EN	/;"	d
MX25_PAD_FEC_TX_EN__GPIO_3_9	imx25-pinfunc.h	/^#define MX25_PAD_FEC_TX_EN__GPIO_3_9	/;"	d
MX25_PAD_GPIO_A__CAN1_TX	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_A__CAN1_TX	/;"	d
MX25_PAD_GPIO_A__GPIO_A	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_A__GPIO_A	/;"	d
MX25_PAD_GPIO_A__USBOTG_PWR	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_A__USBOTG_PWR	/;"	d
MX25_PAD_GPIO_B__CAN1_RX	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_B__CAN1_RX	/;"	d
MX25_PAD_GPIO_B__GPIO_B	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_B__GPIO_B	/;"	d
MX25_PAD_GPIO_B__USBOTG_OC	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_B__USBOTG_OC	/;"	d
MX25_PAD_GPIO_C__CAN2_TX	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_C__CAN2_TX	/;"	d
MX25_PAD_GPIO_C__GPIO_C	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_C__GPIO_C	/;"	d
MX25_PAD_GPIO_C__I2C2_SCL	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_C__I2C2_SCL	/;"	d
MX25_PAD_GPIO_C__KPP_COL4	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_C__KPP_COL4	/;"	d
MX25_PAD_GPIO_C__PWM4_PWMO	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_C__PWM4_PWMO	/;"	d
MX25_PAD_GPIO_D__CAN2_RX	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_D__CAN2_RX	/;"	d
MX25_PAD_GPIO_D__GPIO_D	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_D__GPIO_D	/;"	d
MX25_PAD_GPIO_D__I2C2_SDA	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_D__I2C2_SDA	/;"	d
MX25_PAD_GPIO_E__AUD7_TXD	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_E__AUD7_TXD	/;"	d
MX25_PAD_GPIO_E__GPIO_E	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_E__GPIO_E	/;"	d
MX25_PAD_GPIO_E__I2C3_CLK	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_E__I2C3_CLK	/;"	d
MX25_PAD_GPIO_E__LD16	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_E__LD16	/;"	d
MX25_PAD_GPIO_E__UART4_RXD	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_E__UART4_RXD	/;"	d
MX25_PAD_GPIO_F__AUD7_TXC	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_F__AUD7_TXC	/;"	d
MX25_PAD_GPIO_F__GPIO_F	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_F__GPIO_F	/;"	d
MX25_PAD_GPIO_F__LD17	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_F__LD17	/;"	d
MX25_PAD_GPIO_F__UART4_TXD	imx25-pinfunc.h	/^#define MX25_PAD_GPIO_F__UART4_TXD	/;"	d
MX25_PAD_HSYNC__GPIO_1_22	imx25-pinfunc.h	/^#define MX25_PAD_HSYNC__GPIO_1_22	/;"	d
MX25_PAD_HSYNC__HSYNC	imx25-pinfunc.h	/^#define MX25_PAD_HSYNC__HSYNC	/;"	d
MX25_PAD_I2C1_CLK__GPIO_1_12	imx25-pinfunc.h	/^#define MX25_PAD_I2C1_CLK__GPIO_1_12	/;"	d
MX25_PAD_I2C1_CLK__I2C1_CLK	imx25-pinfunc.h	/^#define MX25_PAD_I2C1_CLK__I2C1_CLK	/;"	d
MX25_PAD_I2C1_DAT__GPIO_1_13	imx25-pinfunc.h	/^#define MX25_PAD_I2C1_DAT__GPIO_1_13	/;"	d
MX25_PAD_I2C1_DAT__I2C1_DAT	imx25-pinfunc.h	/^#define MX25_PAD_I2C1_DAT__I2C1_DAT	/;"	d
MX25_PAD_KPP_COL0__AUD5_TXD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL0__AUD5_TXD	/;"	d
MX25_PAD_KPP_COL0__GPIO_3_1	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL0__GPIO_3_1	/;"	d
MX25_PAD_KPP_COL0__KPP_COL0	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL0__KPP_COL0	/;"	d
MX25_PAD_KPP_COL0__UART4_RXD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL0__UART4_RXD	/;"	d
MX25_PAD_KPP_COL1__AUD5_RXD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL1__AUD5_RXD	/;"	d
MX25_PAD_KPP_COL1__GPIO_3_2	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL1__GPIO_3_2	/;"	d
MX25_PAD_KPP_COL1__KPP_COL1	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL1__KPP_COL1	/;"	d
MX25_PAD_KPP_COL1__UART4_TXD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL1__UART4_TXD	/;"	d
MX25_PAD_KPP_COL2__AUD5_TXC	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL2__AUD5_TXC	/;"	d
MX25_PAD_KPP_COL2__GPIO_3_3	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL2__GPIO_3_3	/;"	d
MX25_PAD_KPP_COL2__KPP_COL2	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL2__KPP_COL2	/;"	d
MX25_PAD_KPP_COL2__UART4_RTS	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL2__UART4_RTS	/;"	d
MX25_PAD_KPP_COL3__AUD5_TXFS	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL3__AUD5_TXFS	/;"	d
MX25_PAD_KPP_COL3__GPIO_3_4	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL3__GPIO_3_4	/;"	d
MX25_PAD_KPP_COL3__KPP_COL3	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL3__KPP_COL3	/;"	d
MX25_PAD_KPP_COL3__UART4_CTS	imx25-pinfunc.h	/^#define MX25_PAD_KPP_COL3__UART4_CTS	/;"	d
MX25_PAD_KPP_ROW0__GPIO_2_29	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW0__GPIO_2_29	/;"	d
MX25_PAD_KPP_ROW0__KPP_ROW0	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW0__KPP_ROW0	/;"	d
MX25_PAD_KPP_ROW0__UART1_DTR	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW0__UART1_DTR	/;"	d
MX25_PAD_KPP_ROW0__UART3_RXD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW0__UART3_RXD	/;"	d
MX25_PAD_KPP_ROW1__GPIO_2_30	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW1__GPIO_2_30	/;"	d
MX25_PAD_KPP_ROW1__KPP_ROW1	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW1__KPP_ROW1	/;"	d
MX25_PAD_KPP_ROW1__UART1_DSR	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW1__UART1_DSR	/;"	d
MX25_PAD_KPP_ROW1__UART3_TXD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW1__UART3_TXD	/;"	d
MX25_PAD_KPP_ROW2__CSI_D0	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW2__CSI_D0	/;"	d
MX25_PAD_KPP_ROW2__GPIO_2_31	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW2__GPIO_2_31	/;"	d
MX25_PAD_KPP_ROW2__KPP_ROW2	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW2__KPP_ROW2	/;"	d
MX25_PAD_KPP_ROW2__UART1_DCD	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW2__UART1_DCD	/;"	d
MX25_PAD_KPP_ROW2__UART3_RTS	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW2__UART3_RTS	/;"	d
MX25_PAD_KPP_ROW3__CSI_D1	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW3__CSI_D1	/;"	d
MX25_PAD_KPP_ROW3__GPIO_3_0	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW3__GPIO_3_0	/;"	d
MX25_PAD_KPP_ROW3__KPP_ROW3	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW3__KPP_ROW3	/;"	d
MX25_PAD_KPP_ROW3__UART1_RI	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW3__UART1_RI	/;"	d
MX25_PAD_KPP_ROW3__UART3_CTS	imx25-pinfunc.h	/^#define MX25_PAD_KPP_ROW3__UART3_CTS	/;"	d
MX25_PAD_LBA__GPIO_3_24	imx25-pinfunc.h	/^#define MX25_PAD_LBA__GPIO_3_24	/;"	d
MX25_PAD_LBA__LBA	imx25-pinfunc.h	/^#define MX25_PAD_LBA__LBA	/;"	d
MX25_PAD_LBA__UART5_RXD	imx25-pinfunc.h	/^#define MX25_PAD_LBA__UART5_RXD	/;"	d
MX25_PAD_LD0__CSI_D0	imx25-pinfunc.h	/^#define MX25_PAD_LD0__CSI_D0	/;"	d
MX25_PAD_LD0__GPIO_2_15	imx25-pinfunc.h	/^#define MX25_PAD_LD0__GPIO_2_15	/;"	d
MX25_PAD_LD0__LD0	imx25-pinfunc.h	/^#define MX25_PAD_LD0__LD0	/;"	d
MX25_PAD_LD10__FEC_RX_ERR	imx25-pinfunc.h	/^#define MX25_PAD_LD10__FEC_RX_ERR	/;"	d
MX25_PAD_LD10__LD10	imx25-pinfunc.h	/^#define MX25_PAD_LD10__LD10	/;"	d
MX25_PAD_LD10__UART4_RTS	imx25-pinfunc.h	/^#define MX25_PAD_LD10__UART4_RTS	/;"	d
MX25_PAD_LD11__FEC_RDATA2	imx25-pinfunc.h	/^#define MX25_PAD_LD11__FEC_RDATA2	/;"	d
MX25_PAD_LD11__LD11	imx25-pinfunc.h	/^#define MX25_PAD_LD11__LD11	/;"	d
MX25_PAD_LD11__SDHC2_DAT1	imx25-pinfunc.h	/^#define MX25_PAD_LD11__SDHC2_DAT1	/;"	d
MX25_PAD_LD11__UART4_CTS	imx25-pinfunc.h	/^#define MX25_PAD_LD11__UART4_CTS	/;"	d
MX25_PAD_LD12__CSPI2_MOSI	imx25-pinfunc.h	/^#define MX25_PAD_LD12__CSPI2_MOSI	/;"	d
MX25_PAD_LD12__FEC_RDATA3	imx25-pinfunc.h	/^#define MX25_PAD_LD12__FEC_RDATA3	/;"	d
MX25_PAD_LD12__LD12	imx25-pinfunc.h	/^#define MX25_PAD_LD12__LD12	/;"	d
MX25_PAD_LD13__CSPI2_MISO	imx25-pinfunc.h	/^#define MX25_PAD_LD13__CSPI2_MISO	/;"	d
MX25_PAD_LD13__FEC_TDATA2	imx25-pinfunc.h	/^#define MX25_PAD_LD13__FEC_TDATA2	/;"	d
MX25_PAD_LD13__LD13	imx25-pinfunc.h	/^#define MX25_PAD_LD13__LD13	/;"	d
MX25_PAD_LD14__CSPI2_SCLK	imx25-pinfunc.h	/^#define MX25_PAD_LD14__CSPI2_SCLK	/;"	d
MX25_PAD_LD14__FEC_TDATA3	imx25-pinfunc.h	/^#define MX25_PAD_LD14__FEC_TDATA3	/;"	d
MX25_PAD_LD14__LD14	imx25-pinfunc.h	/^#define MX25_PAD_LD14__LD14	/;"	d
MX25_PAD_LD15__CSPI2_RDY	imx25-pinfunc.h	/^#define MX25_PAD_LD15__CSPI2_RDY	/;"	d
MX25_PAD_LD15__FEC_RX_CLK	imx25-pinfunc.h	/^#define MX25_PAD_LD15__FEC_RX_CLK	/;"	d
MX25_PAD_LD15__LD15	imx25-pinfunc.h	/^#define MX25_PAD_LD15__LD15	/;"	d
MX25_PAD_LD1__CSI_D1	imx25-pinfunc.h	/^#define MX25_PAD_LD1__CSI_D1	/;"	d
MX25_PAD_LD1__GPIO_2_16	imx25-pinfunc.h	/^#define MX25_PAD_LD1__GPIO_2_16	/;"	d
MX25_PAD_LD1__LD1	imx25-pinfunc.h	/^#define MX25_PAD_LD1__LD1	/;"	d
MX25_PAD_LD2__GPIO_2_17	imx25-pinfunc.h	/^#define MX25_PAD_LD2__GPIO_2_17	/;"	d
MX25_PAD_LD2__LD2	imx25-pinfunc.h	/^#define MX25_PAD_LD2__LD2	/;"	d
MX25_PAD_LD3__GPIO_2_18	imx25-pinfunc.h	/^#define MX25_PAD_LD3__GPIO_2_18	/;"	d
MX25_PAD_LD3__LD3	imx25-pinfunc.h	/^#define MX25_PAD_LD3__LD3	/;"	d
MX25_PAD_LD4__GPIO_2_19	imx25-pinfunc.h	/^#define MX25_PAD_LD4__GPIO_2_19	/;"	d
MX25_PAD_LD4__LD4	imx25-pinfunc.h	/^#define MX25_PAD_LD4__LD4	/;"	d
MX25_PAD_LD5__GPIO_1_19	imx25-pinfunc.h	/^#define MX25_PAD_LD5__GPIO_1_19	/;"	d
MX25_PAD_LD5__LD5	imx25-pinfunc.h	/^#define MX25_PAD_LD5__LD5	/;"	d
MX25_PAD_LD6__GPIO_1_20	imx25-pinfunc.h	/^#define MX25_PAD_LD6__GPIO_1_20	/;"	d
MX25_PAD_LD6__LD6	imx25-pinfunc.h	/^#define MX25_PAD_LD6__LD6	/;"	d
MX25_PAD_LD7__GPIO_1_21	imx25-pinfunc.h	/^#define MX25_PAD_LD7__GPIO_1_21	/;"	d
MX25_PAD_LD7__LD7	imx25-pinfunc.h	/^#define MX25_PAD_LD7__LD7	/;"	d
MX25_PAD_LD8__FEC_TX_ERR	imx25-pinfunc.h	/^#define MX25_PAD_LD8__FEC_TX_ERR	/;"	d
MX25_PAD_LD8__LD8	imx25-pinfunc.h	/^#define MX25_PAD_LD8__LD8	/;"	d
MX25_PAD_LD8__SDHC2_CMD	imx25-pinfunc.h	/^#define MX25_PAD_LD8__SDHC2_CMD	/;"	d
MX25_PAD_LD8__UART4_RXD	imx25-pinfunc.h	/^#define MX25_PAD_LD8__UART4_RXD	/;"	d
MX25_PAD_LD9__FEC_COL	imx25-pinfunc.h	/^#define MX25_PAD_LD9__FEC_COL	/;"	d
MX25_PAD_LD9__LD9	imx25-pinfunc.h	/^#define MX25_PAD_LD9__LD9	/;"	d
MX25_PAD_LD9__SDHC2_CLK	imx25-pinfunc.h	/^#define MX25_PAD_LD9__SDHC2_CLK	/;"	d
MX25_PAD_LD9__UART4_TXD	imx25-pinfunc.h	/^#define MX25_PAD_LD9__UART4_TXD	/;"	d
MX25_PAD_LSCLK__GPIO_1_24	imx25-pinfunc.h	/^#define MX25_PAD_LSCLK__GPIO_1_24	/;"	d
MX25_PAD_LSCLK__LSCLK	imx25-pinfunc.h	/^#define MX25_PAD_LSCLK__LSCLK	/;"	d
MX25_PAD_NFALE__GPIO_3_28	imx25-pinfunc.h	/^#define MX25_PAD_NFALE__GPIO_3_28	/;"	d
MX25_PAD_NFALE__NFALE	imx25-pinfunc.h	/^#define MX25_PAD_NFALE__NFALE	/;"	d
MX25_PAD_NFCLE__GPIO_3_29	imx25-pinfunc.h	/^#define MX25_PAD_NFCLE__GPIO_3_29	/;"	d
MX25_PAD_NFCLE__NFCLE	imx25-pinfunc.h	/^#define MX25_PAD_NFCLE__NFCLE	/;"	d
MX25_PAD_NFRB__GPIO_3_31	imx25-pinfunc.h	/^#define MX25_PAD_NFRB__GPIO_3_31	/;"	d
MX25_PAD_NFRB__NFRB	imx25-pinfunc.h	/^#define MX25_PAD_NFRB__NFRB	/;"	d
MX25_PAD_NFRE_B__GPIO_3_27	imx25-pinfunc.h	/^#define MX25_PAD_NFRE_B__GPIO_3_27	/;"	d
MX25_PAD_NFRE_B__NFRE_B	imx25-pinfunc.h	/^#define MX25_PAD_NFRE_B__NFRE_B	/;"	d
MX25_PAD_NFWE_B__GPIO_3_26	imx25-pinfunc.h	/^#define MX25_PAD_NFWE_B__GPIO_3_26	/;"	d
MX25_PAD_NFWE_B__NFWE_B	imx25-pinfunc.h	/^#define MX25_PAD_NFWE_B__NFWE_B	/;"	d
MX25_PAD_NFWP_B__GPIO_3_30	imx25-pinfunc.h	/^#define MX25_PAD_NFWP_B__GPIO_3_30	/;"	d
MX25_PAD_NFWP_B__NFWP_B	imx25-pinfunc.h	/^#define MX25_PAD_NFWP_B__NFWP_B	/;"	d
MX25_PAD_NF_CE0__GPIO_3_22	imx25-pinfunc.h	/^#define MX25_PAD_NF_CE0__GPIO_3_22	/;"	d
MX25_PAD_NF_CE0__NF_CE0	imx25-pinfunc.h	/^#define MX25_PAD_NF_CE0__NF_CE0	/;"	d
MX25_PAD_OE_ACD__CSPI2_SS0	imx25-pinfunc.h	/^#define MX25_PAD_OE_ACD__CSPI2_SS0	/;"	d
MX25_PAD_OE_ACD__GPIO_1_25	imx25-pinfunc.h	/^#define MX25_PAD_OE_ACD__GPIO_1_25	/;"	d
MX25_PAD_OE_ACD__OE_ACD	imx25-pinfunc.h	/^#define MX25_PAD_OE_ACD__OE_ACD	/;"	d
MX25_PAD_OE__AUD4_TXC	imx25-pinfunc.h	/^#define MX25_PAD_OE__AUD4_TXC	/;"	d
MX25_PAD_OE__GPIO_2_14	imx25-pinfunc.h	/^#define MX25_PAD_OE__GPIO_2_14	/;"	d
MX25_PAD_OE__OE	imx25-pinfunc.h	/^#define MX25_PAD_OE__OE	/;"	d
MX25_PAD_POWER_FAIL__AUD7_RXD	imx25-pinfunc.h	/^#define MX25_PAD_POWER_FAIL__AUD7_RXD	/;"	d
MX25_PAD_POWER_FAIL__GPIO_3_19	imx25-pinfunc.h	/^#define MX25_PAD_POWER_FAIL__GPIO_3_19	/;"	d
MX25_PAD_POWER_FAIL__POWER_FAIL	imx25-pinfunc.h	/^#define MX25_PAD_POWER_FAIL__POWER_FAIL	/;"	d
MX25_PAD_POWER_FAIL__UART4_CTS	imx25-pinfunc.h	/^#define MX25_PAD_POWER_FAIL__UART4_CTS	/;"	d
MX25_PAD_PWM__GPIO_1_26	imx25-pinfunc.h	/^#define MX25_PAD_PWM__GPIO_1_26	/;"	d
MX25_PAD_PWM__PWM	imx25-pinfunc.h	/^#define MX25_PAD_PWM__PWM	/;"	d
MX25_PAD_PWM__USBH2_OC	imx25-pinfunc.h	/^#define MX25_PAD_PWM__USBH2_OC	/;"	d
MX25_PAD_RTCK__GPIO_3_14	imx25-pinfunc.h	/^#define MX25_PAD_RTCK__GPIO_3_14	/;"	d
MX25_PAD_RTCK__OWIRE	imx25-pinfunc.h	/^#define MX25_PAD_RTCK__OWIRE	/;"	d
MX25_PAD_RTCK__RTCK	imx25-pinfunc.h	/^#define MX25_PAD_RTCK__RTCK	/;"	d
MX25_PAD_RW__AUD4_TXFS	imx25-pinfunc.h	/^#define MX25_PAD_RW__AUD4_TXFS	/;"	d
MX25_PAD_RW__GPIO_3_25	imx25-pinfunc.h	/^#define MX25_PAD_RW__GPIO_3_25	/;"	d
MX25_PAD_RW__RW	imx25-pinfunc.h	/^#define MX25_PAD_RW__RW	/;"	d
MX25_PAD_SD1_CLK__CSPI2_MISO	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CLK__CSPI2_MISO	/;"	d
MX25_PAD_SD1_CLK__FEC_RDATA3	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CLK__FEC_RDATA3	/;"	d
MX25_PAD_SD1_CLK__GPIO_2_24	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CLK__GPIO_2_24	/;"	d
MX25_PAD_SD1_CLK__SD1_CLK	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CLK__SD1_CLK	/;"	d
MX25_PAD_SD1_CMD__CSPI2_MOSI	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CMD__CSPI2_MOSI	/;"	d
MX25_PAD_SD1_CMD__FEC_RDATA2	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CMD__FEC_RDATA2	/;"	d
MX25_PAD_SD1_CMD__GPIO_2_23	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CMD__GPIO_2_23	/;"	d
MX25_PAD_SD1_CMD__SD1_CMD	imx25-pinfunc.h	/^#define MX25_PAD_SD1_CMD__SD1_CMD	/;"	d
MX25_PAD_SD1_DATA0__CSPI2_SCLK	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA0__CSPI2_SCLK	/;"	d
MX25_PAD_SD1_DATA0__GPIO_2_25	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA0__GPIO_2_25	/;"	d
MX25_PAD_SD1_DATA0__SD1_DATA0	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA0__SD1_DATA0	/;"	d
MX25_PAD_SD1_DATA1__AUD7_RXD	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA1__AUD7_RXD	/;"	d
MX25_PAD_SD1_DATA1__GPIO_2_26	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA1__GPIO_2_26	/;"	d
MX25_PAD_SD1_DATA1__SD1_DATA1	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA1__SD1_DATA1	/;"	d
MX25_PAD_SD1_DATA2__FEC_RX_CLK	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA2__FEC_RX_CLK	/;"	d
MX25_PAD_SD1_DATA2__GPIO_2_27	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA2__GPIO_2_27	/;"	d
MX25_PAD_SD1_DATA2__SD1_DATA2	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA2__SD1_DATA2	/;"	d
MX25_PAD_SD1_DATA3__FEC_CRS	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA3__FEC_CRS	/;"	d
MX25_PAD_SD1_DATA3__GPIO_2_28	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA3__GPIO_2_28	/;"	d
MX25_PAD_SD1_DATA3__SD1_DATA3	imx25-pinfunc.h	/^#define MX25_PAD_SD1_DATA3__SD1_DATA3	/;"	d
MX25_PAD_TDO__TDO	imx25-pinfunc.h	/^#define MX25_PAD_TDO__TDO	/;"	d
MX25_PAD_UART1_CTS__CSI_D1	imx25-pinfunc.h	/^#define MX25_PAD_UART1_CTS__CSI_D1	/;"	d
MX25_PAD_UART1_CTS__GPIO_4_25	imx25-pinfunc.h	/^#define MX25_PAD_UART1_CTS__GPIO_4_25	/;"	d
MX25_PAD_UART1_CTS__UART1_CTS	imx25-pinfunc.h	/^#define MX25_PAD_UART1_CTS__UART1_CTS	/;"	d
MX25_PAD_UART1_CTS__UART2_RI	imx25-pinfunc.h	/^#define MX25_PAD_UART1_CTS__UART2_RI	/;"	d
MX25_PAD_UART1_RTS__CC3	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RTS__CC3	/;"	d
MX25_PAD_UART1_RTS__CSI_D0	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RTS__CSI_D0	/;"	d
MX25_PAD_UART1_RTS__GPIO_4_24	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RTS__GPIO_4_24	/;"	d
MX25_PAD_UART1_RTS__UART1_RTS	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RTS__UART1_RTS	/;"	d
MX25_PAD_UART1_RTS__UART2_DCD	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RTS__UART2_DCD	/;"	d
MX25_PAD_UART1_RXD__GPIO_4_22	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RXD__GPIO_4_22	/;"	d
MX25_PAD_UART1_RXD__UART1_RXD	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RXD__UART1_RXD	/;"	d
MX25_PAD_UART1_RXD__UART2_DTR	imx25-pinfunc.h	/^#define MX25_PAD_UART1_RXD__UART2_DTR	/;"	d
MX25_PAD_UART1_TXD__GPIO_4_23	imx25-pinfunc.h	/^#define MX25_PAD_UART1_TXD__GPIO_4_23	/;"	d
MX25_PAD_UART1_TXD__UART1_TXD	imx25-pinfunc.h	/^#define MX25_PAD_UART1_TXD__UART1_TXD	/;"	d
MX25_PAD_UART1_TXD__UART2_DSR	imx25-pinfunc.h	/^#define MX25_PAD_UART1_TXD__UART2_DSR	/;"	d
MX25_PAD_UART2_CTS__FEC_RX_ERR	imx25-pinfunc.h	/^#define MX25_PAD_UART2_CTS__FEC_RX_ERR	/;"	d
MX25_PAD_UART2_CTS__GPIO_4_29	imx25-pinfunc.h	/^#define MX25_PAD_UART2_CTS__GPIO_4_29	/;"	d
MX25_PAD_UART2_CTS__UART2_CTS	imx25-pinfunc.h	/^#define MX25_PAD_UART2_CTS__UART2_CTS	/;"	d
MX25_PAD_UART2_RTS__CC1	imx25-pinfunc.h	/^#define MX25_PAD_UART2_RTS__CC1	/;"	d
MX25_PAD_UART2_RTS__FEC_COL	imx25-pinfunc.h	/^#define MX25_PAD_UART2_RTS__FEC_COL	/;"	d
MX25_PAD_UART2_RTS__GPIO_4_28	imx25-pinfunc.h	/^#define MX25_PAD_UART2_RTS__GPIO_4_28	/;"	d
MX25_PAD_UART2_RTS__UART2_RTS	imx25-pinfunc.h	/^#define MX25_PAD_UART2_RTS__UART2_RTS	/;"	d
MX25_PAD_UART2_RXD__GPIO_4_26	imx25-pinfunc.h	/^#define MX25_PAD_UART2_RXD__GPIO_4_26	/;"	d
MX25_PAD_UART2_RXD__UART2_RXD	imx25-pinfunc.h	/^#define MX25_PAD_UART2_RXD__UART2_RXD	/;"	d
MX25_PAD_UART2_TXD__GPIO_4_27	imx25-pinfunc.h	/^#define MX25_PAD_UART2_TXD__GPIO_4_27	/;"	d
MX25_PAD_UART2_TXD__UART2_TXD	imx25-pinfunc.h	/^#define MX25_PAD_UART2_TXD__UART2_TXD	/;"	d
MX25_PAD_UPLL_BYPCLK__GPIO_3_16	imx25-pinfunc.h	/^#define MX25_PAD_UPLL_BYPCLK__GPIO_3_16	/;"	d
MX25_PAD_UPLL_BYPCLK__UPLL_BYPCLK	imx25-pinfunc.h	/^#define MX25_PAD_UPLL_BYPCLK__UPLL_BYPCLK	/;"	d
MX25_PAD_VSTBY_ACK__GPIO_3_18	imx25-pinfunc.h	/^#define MX25_PAD_VSTBY_ACK__GPIO_3_18	/;"	d
MX25_PAD_VSTBY_ACK__VSTBY_ACK	imx25-pinfunc.h	/^#define MX25_PAD_VSTBY_ACK__VSTBY_ACK	/;"	d
MX25_PAD_VSTBY_REQ__AUD7_TXFS	imx25-pinfunc.h	/^#define MX25_PAD_VSTBY_REQ__AUD7_TXFS	/;"	d
MX25_PAD_VSTBY_REQ__GPIO_3_17	imx25-pinfunc.h	/^#define MX25_PAD_VSTBY_REQ__GPIO_3_17	/;"	d
MX25_PAD_VSTBY_REQ__UART4_RTS	imx25-pinfunc.h	/^#define MX25_PAD_VSTBY_REQ__UART4_RTS	/;"	d
MX25_PAD_VSTBY_REQ__VSTBY_REQ	imx25-pinfunc.h	/^#define MX25_PAD_VSTBY_REQ__VSTBY_REQ	/;"	d
MX25_PAD_VSYNC__GPIO_1_23	imx25-pinfunc.h	/^#define MX25_PAD_VSYNC__GPIO_1_23	/;"	d
MX25_PAD_VSYNC__VSYNC	imx25-pinfunc.h	/^#define MX25_PAD_VSYNC__VSYNC	/;"	d
MX27_PAD_ATA_DATA0__ATA_DATA0	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA0__ATA_DATA0 /;"	d
MX27_PAD_ATA_DATA0__FEC_TXD2	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA0__FEC_TXD2 /;"	d
MX27_PAD_ATA_DATA0__GPIO4_2	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA0__GPIO4_2 /;"	d
MX27_PAD_ATA_DATA0__SD3_D0	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA0__SD3_D0 /;"	d
MX27_PAD_ATA_DATA10__ATA_DATA10	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA10__ATA_DATA10 /;"	d
MX27_PAD_ATA_DATA10__ETMTRACEPKT9	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA10__ETMTRACEPKT9 /;"	d
MX27_PAD_ATA_DATA10__FEC_RXD0	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA10__FEC_RXD0 /;"	d
MX27_PAD_ATA_DATA10__GPIO4_12	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA10__GPIO4_12 /;"	d
MX27_PAD_ATA_DATA11__ATA_DATA11	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA11__ATA_DATA11 /;"	d
MX27_PAD_ATA_DATA11__ETMTRACEPKT8	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA11__ETMTRACEPKT8 /;"	d
MX27_PAD_ATA_DATA11__FEC_RX_DV	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA11__FEC_RX_DV /;"	d
MX27_PAD_ATA_DATA11__GPIO4_13	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA11__GPIO4_13 /;"	d
MX27_PAD_ATA_DATA12__ATA_DATA12	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA12__ATA_DATA12 /;"	d
MX27_PAD_ATA_DATA12__ETMTRACEPKT7	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA12__ETMTRACEPKT7 /;"	d
MX27_PAD_ATA_DATA12__FEC_RX_CLK	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA12__FEC_RX_CLK /;"	d
MX27_PAD_ATA_DATA12__GPIO4_14	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA12__GPIO4_14 /;"	d
MX27_PAD_ATA_DATA13__ATA_DATA13	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA13__ATA_DATA13 /;"	d
MX27_PAD_ATA_DATA13__ETMTRACEPKT6	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA13__ETMTRACEPKT6 /;"	d
MX27_PAD_ATA_DATA13__FEC_COL	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA13__FEC_COL /;"	d
MX27_PAD_ATA_DATA13__GPIO4_15	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA13__GPIO4_15 /;"	d
MX27_PAD_ATA_DATA14__ATA_DATA14	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA14__ATA_DATA14 /;"	d
MX27_PAD_ATA_DATA14__ETMTRACEPKT5	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA14__ETMTRACEPKT5 /;"	d
MX27_PAD_ATA_DATA14__FEC_TX_ER	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA14__FEC_TX_ER /;"	d
MX27_PAD_ATA_DATA14__GPIO4_16	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA14__GPIO4_16 /;"	d
MX27_PAD_ATA_DATA15__ATA_DATA15	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA15__ATA_DATA15 /;"	d
MX27_PAD_ATA_DATA15__ETMTRACEPKT4	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA15__ETMTRACEPKT4 /;"	d
MX27_PAD_ATA_DATA15__FEC_TX_EN	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA15__FEC_TX_EN /;"	d
MX27_PAD_ATA_DATA15__GPIO6_23	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA15__GPIO6_23 /;"	d
MX27_PAD_ATA_DATA1__ATA_DATA1	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA1__ATA_DATA1 /;"	d
MX27_PAD_ATA_DATA1__FEC_TXD3	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA1__FEC_TXD3 /;"	d
MX27_PAD_ATA_DATA1__GPIO4_3	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA1__GPIO4_3 /;"	d
MX27_PAD_ATA_DATA1__SD3_D1	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA1__SD3_D1 /;"	d
MX27_PAD_ATA_DATA2__ATA_DATA2	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA2__ATA_DATA2 /;"	d
MX27_PAD_ATA_DATA2__FEC_RX_ER	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA2__FEC_RX_ER /;"	d
MX27_PAD_ATA_DATA2__GPIO4_4	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA2__GPIO4_4 /;"	d
MX27_PAD_ATA_DATA2__SD3_D2	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA2__SD3_D2 /;"	d
MX27_PAD_ATA_DATA3__ATA_DATA3	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA3__ATA_DATA3 /;"	d
MX27_PAD_ATA_DATA3__FEC_RXD1	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA3__FEC_RXD1 /;"	d
MX27_PAD_ATA_DATA3__GPIO4_5	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA3__GPIO4_5 /;"	d
MX27_PAD_ATA_DATA3__SD3_D3	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA3__SD3_D3 /;"	d
MX27_PAD_ATA_DATA4__ATA_DATA4	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA4__ATA_DATA4 /;"	d
MX27_PAD_ATA_DATA4__ETMTRACEPKT14	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA4__ETMTRACEPKT14 /;"	d
MX27_PAD_ATA_DATA4__FEC_RXD2	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA4__FEC_RXD2 /;"	d
MX27_PAD_ATA_DATA4__GPIO4_6	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA4__GPIO4_6 /;"	d
MX27_PAD_ATA_DATA5__ATA_DATA5	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA5__ATA_DATA5 /;"	d
MX27_PAD_ATA_DATA5__ETMTRACEPKT13	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA5__ETMTRACEPKT13 /;"	d
MX27_PAD_ATA_DATA5__FEC_RXD3	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA5__FEC_RXD3 /;"	d
MX27_PAD_ATA_DATA5__GPIO4_7	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA5__GPIO4_7 /;"	d
MX27_PAD_ATA_DATA6__ATA_DATA6	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA6__ATA_DATA6 /;"	d
MX27_PAD_ATA_DATA6__FEC_MDIO	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA6__FEC_MDIO /;"	d
MX27_PAD_ATA_DATA6__GPIO4_8	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA6__GPIO4_8 /;"	d
MX27_PAD_ATA_DATA7__ATA_DATA7	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA7__ATA_DATA7 /;"	d
MX27_PAD_ATA_DATA7__ETMTRACEPKT12	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA7__ETMTRACEPKT12 /;"	d
MX27_PAD_ATA_DATA7__FEC_MDC	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA7__FEC_MDC /;"	d
MX27_PAD_ATA_DATA7__GPIO4_9	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA7__GPIO4_9 /;"	d
MX27_PAD_ATA_DATA8__ATA_DATA8	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA8__ATA_DATA8 /;"	d
MX27_PAD_ATA_DATA8__ETMTRACEPKT11	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA8__ETMTRACEPKT11 /;"	d
MX27_PAD_ATA_DATA8__FEC_CRS	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA8__FEC_CRS /;"	d
MX27_PAD_ATA_DATA8__GPIO4_10	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA8__GPIO4_10 /;"	d
MX27_PAD_ATA_DATA9__ATA_DATA9	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA9__ATA_DATA9 /;"	d
MX27_PAD_ATA_DATA9__ETMTRACEPKT10	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA9__ETMTRACEPKT10 /;"	d
MX27_PAD_ATA_DATA9__FEC_TX_CLK	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA9__FEC_TX_CLK /;"	d
MX27_PAD_ATA_DATA9__GPIO4_11	imx27-pinfunc.h	/^#define MX27_PAD_ATA_DATA9__GPIO4_11 /;"	d
MX27_PAD_CLKO__CLKO	imx27-pinfunc.h	/^#define MX27_PAD_CLKO__CLKO /;"	d
MX27_PAD_CLKO__GPIO6_15	imx27-pinfunc.h	/^#define MX27_PAD_CLKO__GPIO6_15 /;"	d
MX27_PAD_CLS__CLS	imx27-pinfunc.h	/^#define MX27_PAD_CLS__CLS /;"	d
MX27_PAD_CLS__GPIO1_25	imx27-pinfunc.h	/^#define MX27_PAD_CLS__GPIO1_25 /;"	d
MX27_PAD_CONTRAST__CONTRAST	imx27-pinfunc.h	/^#define MX27_PAD_CONTRAST__CONTRAST /;"	d
MX27_PAD_CONTRAST__GPIO1_30	imx27-pinfunc.h	/^#define MX27_PAD_CONTRAST__GPIO1_30 /;"	d
MX27_PAD_CS4_B__CS4_B	imx27-pinfunc.h	/^#define MX27_PAD_CS4_B__CS4_B /;"	d
MX27_PAD_CS4_B__ETMTRACESYNC	imx27-pinfunc.h	/^#define MX27_PAD_CS4_B__ETMTRACESYNC /;"	d
MX27_PAD_CS4_B__GPIO6_21	imx27-pinfunc.h	/^#define MX27_PAD_CS4_B__GPIO6_21 /;"	d
MX27_PAD_CS5_B__CS5_B	imx27-pinfunc.h	/^#define MX27_PAD_CS5_B__CS5_B /;"	d
MX27_PAD_CS5_B__ETMTRACECLK	imx27-pinfunc.h	/^#define MX27_PAD_CS5_B__ETMTRACECLK /;"	d
MX27_PAD_CS5_B__GPIO6_22	imx27-pinfunc.h	/^#define MX27_PAD_CS5_B__GPIO6_22 /;"	d
MX27_PAD_CSI_D0__CSI_D0	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D0__CSI_D0 /;"	d
MX27_PAD_CSI_D0__GPIO2_10	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D0__GPIO2_10 /;"	d
MX27_PAD_CSI_D0__UART6_TXD	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D0__UART6_TXD /;"	d
MX27_PAD_CSI_D1__CSI_D1	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D1__CSI_D1 /;"	d
MX27_PAD_CSI_D1__GPIO2_11	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D1__GPIO2_11 /;"	d
MX27_PAD_CSI_D1__UART6_RXD	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D1__UART6_RXD /;"	d
MX27_PAD_CSI_D2__CSI_D2	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D2__CSI_D2 /;"	d
MX27_PAD_CSI_D2__GPIO2_12	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D2__GPIO2_12 /;"	d
MX27_PAD_CSI_D2__UART6_CTS	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D2__UART6_CTS /;"	d
MX27_PAD_CSI_D3__CSI_D3	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D3__CSI_D3 /;"	d
MX27_PAD_CSI_D3__GPIO2_13	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D3__GPIO2_13 /;"	d
MX27_PAD_CSI_D3__UART6_RTS	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D3__UART6_RTS /;"	d
MX27_PAD_CSI_D4__CSI_D4	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D4__CSI_D4 /;"	d
MX27_PAD_CSI_D4__GPIO2_14	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D4__GPIO2_14 /;"	d
MX27_PAD_CSI_D5__CSI_D5	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D5__CSI_D5 /;"	d
MX27_PAD_CSI_D5__GPIO2_17	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D5__GPIO2_17 /;"	d
MX27_PAD_CSI_D6__CSI_D6	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D6__CSI_D6 /;"	d
MX27_PAD_CSI_D6__GPIO2_18	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D6__GPIO2_18 /;"	d
MX27_PAD_CSI_D6__UART5_TXD	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D6__UART5_TXD /;"	d
MX27_PAD_CSI_D7__CSI_D7	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D7__CSI_D7 /;"	d
MX27_PAD_CSI_D7__GPIO2_19	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D7__GPIO2_19 /;"	d
MX27_PAD_CSI_D7__UART5_RXD	imx27-pinfunc.h	/^#define MX27_PAD_CSI_D7__UART5_RXD /;"	d
MX27_PAD_CSI_HSYNC__CSI_HSYNC	imx27-pinfunc.h	/^#define MX27_PAD_CSI_HSYNC__CSI_HSYNC /;"	d
MX27_PAD_CSI_HSYNC__GPIO2_21	imx27-pinfunc.h	/^#define MX27_PAD_CSI_HSYNC__GPIO2_21 /;"	d
MX27_PAD_CSI_HSYNC__UART5_RTS	imx27-pinfunc.h	/^#define MX27_PAD_CSI_HSYNC__UART5_RTS /;"	d
MX27_PAD_CSI_MCLK__CSI_MCLK	imx27-pinfunc.h	/^#define MX27_PAD_CSI_MCLK__CSI_MCLK /;"	d
MX27_PAD_CSI_MCLK__GPIO2_15	imx27-pinfunc.h	/^#define MX27_PAD_CSI_MCLK__GPIO2_15 /;"	d
MX27_PAD_CSI_PIXCLK__CSI_PIXCLK	imx27-pinfunc.h	/^#define MX27_PAD_CSI_PIXCLK__CSI_PIXCLK /;"	d
MX27_PAD_CSI_PIXCLK__GPIO2_16	imx27-pinfunc.h	/^#define MX27_PAD_CSI_PIXCLK__GPIO2_16 /;"	d
MX27_PAD_CSI_VSYNC__CSI_VSYNC	imx27-pinfunc.h	/^#define MX27_PAD_CSI_VSYNC__CSI_VSYNC /;"	d
MX27_PAD_CSI_VSYNC__GPIO2_20	imx27-pinfunc.h	/^#define MX27_PAD_CSI_VSYNC__GPIO2_20 /;"	d
MX27_PAD_CSI_VSYNC__UART5_CTS	imx27-pinfunc.h	/^#define MX27_PAD_CSI_VSYNC__UART5_CTS /;"	d
MX27_PAD_CSPI1_MISO__CSPI1_MISO	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_MISO__CSPI1_MISO /;"	d
MX27_PAD_CSPI1_MISO__GPIO4_30	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_MISO__GPIO4_30 /;"	d
MX27_PAD_CSPI1_MOSI__CSPI1_MOSI	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_MOSI__CSPI1_MOSI /;"	d
MX27_PAD_CSPI1_MOSI__GPIO4_31	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_MOSI__GPIO4_31 /;"	d
MX27_PAD_CSPI1_RDY__CSPI1_RDY	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_RDY__CSPI1_RDY /;"	d
MX27_PAD_CSPI1_RDY__GPIO4_25	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_RDY__GPIO4_25 /;"	d
MX27_PAD_CSPI1_SCLK__CSPI1_SCLK	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SCLK__CSPI1_SCLK /;"	d
MX27_PAD_CSPI1_SCLK__GPIO4_29	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SCLK__GPIO4_29 /;"	d
MX27_PAD_CSPI1_SS0__CSPI1_SS0	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS0__CSPI1_SS0 /;"	d
MX27_PAD_CSPI1_SS0__GPIO4_28	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS0__GPIO4_28 /;"	d
MX27_PAD_CSPI1_SS1__CSPI1_SS1	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS1__CSPI1_SS1 /;"	d
MX27_PAD_CSPI1_SS1__GPIO4_27	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS1__GPIO4_27 /;"	d
MX27_PAD_CSPI1_SS2__CSPI1_SS2	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS2__CSPI1_SS2 /;"	d
MX27_PAD_CSPI1_SS2__GPIO4_26	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS2__GPIO4_26 /;"	d
MX27_PAD_CSPI1_SS2__USBH2_DATA5	imx27-pinfunc.h	/^#define MX27_PAD_CSPI1_SS2__USBH2_DATA5 /;"	d
MX27_PAD_CSPI2_MISO__CSPI2_MISO	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_MISO__CSPI2_MISO /;"	d
MX27_PAD_CSPI2_MISO__GPIO4_23	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_MISO__GPIO4_23 /;"	d
MX27_PAD_CSPI2_MISO__USBH2_DATA2	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_MISO__USBH2_DATA2 /;"	d
MX27_PAD_CSPI2_MOSI__CSPI2_MOSI	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_MOSI__CSPI2_MOSI /;"	d
MX27_PAD_CSPI2_MOSI__GPIO4_24	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_MOSI__GPIO4_24 /;"	d
MX27_PAD_CSPI2_MOSI__USBH2_DATA1	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_MOSI__USBH2_DATA1 /;"	d
MX27_PAD_CSPI2_SCLK__CSPI2_SCLK	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SCLK__CSPI2_SCLK /;"	d
MX27_PAD_CSPI2_SCLK__GPIO4_22	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SCLK__GPIO4_22 /;"	d
MX27_PAD_CSPI2_SCLK__USBH2_DATA0	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SCLK__USBH2_DATA0 /;"	d
MX27_PAD_CSPI2_SS0__CSPI2_SS0	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS0__CSPI2_SS0 /;"	d
MX27_PAD_CSPI2_SS0__GPIO4_21	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS0__GPIO4_21 /;"	d
MX27_PAD_CSPI2_SS0__USBH2_DATA6	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS0__USBH2_DATA6 /;"	d
MX27_PAD_CSPI2_SS1__CSPI2_SS1	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS1__CSPI2_SS1 /;"	d
MX27_PAD_CSPI2_SS1__GPIO4_20	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS1__GPIO4_20 /;"	d
MX27_PAD_CSPI2_SS1__USBH2_DATA3	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS1__USBH2_DATA3 /;"	d
MX27_PAD_CSPI2_SS2__CSPI2_SS2	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS2__CSPI2_SS2 /;"	d
MX27_PAD_CSPI2_SS2__GPIO4_19	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS2__GPIO4_19 /;"	d
MX27_PAD_CSPI2_SS2__USBH2_DATA4	imx27-pinfunc.h	/^#define MX27_PAD_CSPI2_SS2__USBH2_DATA4 /;"	d
MX27_PAD_HSYNC__GPIO1_28	imx27-pinfunc.h	/^#define MX27_PAD_HSYNC__GPIO1_28 /;"	d
MX27_PAD_HSYNC__HSYNC	imx27-pinfunc.h	/^#define MX27_PAD_HSYNC__HSYNC /;"	d
MX27_PAD_I2C2_SCL__GPIO3_6	imx27-pinfunc.h	/^#define MX27_PAD_I2C2_SCL__GPIO3_6 /;"	d
MX27_PAD_I2C2_SCL__I2C2_SCL	imx27-pinfunc.h	/^#define MX27_PAD_I2C2_SCL__I2C2_SCL /;"	d
MX27_PAD_I2C2_SDA__GPIO3_5	imx27-pinfunc.h	/^#define MX27_PAD_I2C2_SDA__GPIO3_5 /;"	d
MX27_PAD_I2C2_SDA__I2C2_SDA	imx27-pinfunc.h	/^#define MX27_PAD_I2C2_SDA__I2C2_SDA /;"	d
MX27_PAD_I2C_CLK__GPIO4_18	imx27-pinfunc.h	/^#define MX27_PAD_I2C_CLK__GPIO4_18 /;"	d
MX27_PAD_I2C_CLK__I2C_CLK	imx27-pinfunc.h	/^#define MX27_PAD_I2C_CLK__I2C_CLK /;"	d
MX27_PAD_I2C_DATA__GPIO4_17	imx27-pinfunc.h	/^#define MX27_PAD_I2C_DATA__GPIO4_17 /;"	d
MX27_PAD_I2C_DATA__I2C_DATA	imx27-pinfunc.h	/^#define MX27_PAD_I2C_DATA__I2C_DATA /;"	d
MX27_PAD_IOIS16__ATA_INTRQ	imx27-pinfunc.h	/^#define MX27_PAD_IOIS16__ATA_INTRQ /;"	d
MX27_PAD_IOIS16__GPIO6_9	imx27-pinfunc.h	/^#define MX27_PAD_IOIS16__GPIO6_9 /;"	d
MX27_PAD_IOIS16__IOIS16	imx27-pinfunc.h	/^#define MX27_PAD_IOIS16__IOIS16 /;"	d
MX27_PAD_LD0__GPIO1_6	imx27-pinfunc.h	/^#define MX27_PAD_LD0__GPIO1_6 /;"	d
MX27_PAD_LD0__LD0	imx27-pinfunc.h	/^#define MX27_PAD_LD0__LD0 /;"	d
MX27_PAD_LD10__GPIO1_16	imx27-pinfunc.h	/^#define MX27_PAD_LD10__GPIO1_16 /;"	d
MX27_PAD_LD10__LD10	imx27-pinfunc.h	/^#define MX27_PAD_LD10__LD10 /;"	d
MX27_PAD_LD11__GPIO1_17	imx27-pinfunc.h	/^#define MX27_PAD_LD11__GPIO1_17 /;"	d
MX27_PAD_LD11__LD11	imx27-pinfunc.h	/^#define MX27_PAD_LD11__LD11 /;"	d
MX27_PAD_LD12__GPIO1_18	imx27-pinfunc.h	/^#define MX27_PAD_LD12__GPIO1_18 /;"	d
MX27_PAD_LD12__LD12	imx27-pinfunc.h	/^#define MX27_PAD_LD12__LD12 /;"	d
MX27_PAD_LD13__GPIO1_19	imx27-pinfunc.h	/^#define MX27_PAD_LD13__GPIO1_19 /;"	d
MX27_PAD_LD13__LD13	imx27-pinfunc.h	/^#define MX27_PAD_LD13__LD13 /;"	d
MX27_PAD_LD14__GPIO1_20	imx27-pinfunc.h	/^#define MX27_PAD_LD14__GPIO1_20 /;"	d
MX27_PAD_LD14__LD14	imx27-pinfunc.h	/^#define MX27_PAD_LD14__LD14 /;"	d
MX27_PAD_LD15__GPIO1_21	imx27-pinfunc.h	/^#define MX27_PAD_LD15__GPIO1_21 /;"	d
MX27_PAD_LD15__LD15	imx27-pinfunc.h	/^#define MX27_PAD_LD15__LD15 /;"	d
MX27_PAD_LD16__GPIO1_22	imx27-pinfunc.h	/^#define MX27_PAD_LD16__GPIO1_22 /;"	d
MX27_PAD_LD16__LD16	imx27-pinfunc.h	/^#define MX27_PAD_LD16__LD16 /;"	d
MX27_PAD_LD17__GPIO1_23	imx27-pinfunc.h	/^#define MX27_PAD_LD17__GPIO1_23 /;"	d
MX27_PAD_LD17__LD17	imx27-pinfunc.h	/^#define MX27_PAD_LD17__LD17 /;"	d
MX27_PAD_LD1__GPIO1_7	imx27-pinfunc.h	/^#define MX27_PAD_LD1__GPIO1_7 /;"	d
MX27_PAD_LD1__LD1	imx27-pinfunc.h	/^#define MX27_PAD_LD1__LD1 /;"	d
MX27_PAD_LD2__GPIO1_8	imx27-pinfunc.h	/^#define MX27_PAD_LD2__GPIO1_8 /;"	d
MX27_PAD_LD2__LD2	imx27-pinfunc.h	/^#define MX27_PAD_LD2__LD2 /;"	d
MX27_PAD_LD3__GPIO1_9	imx27-pinfunc.h	/^#define MX27_PAD_LD3__GPIO1_9 /;"	d
MX27_PAD_LD3__LD3	imx27-pinfunc.h	/^#define MX27_PAD_LD3__LD3 /;"	d
MX27_PAD_LD4__GPIO1_10	imx27-pinfunc.h	/^#define MX27_PAD_LD4__GPIO1_10 /;"	d
MX27_PAD_LD4__LD4	imx27-pinfunc.h	/^#define MX27_PAD_LD4__LD4 /;"	d
MX27_PAD_LD5__GPIO1_11	imx27-pinfunc.h	/^#define MX27_PAD_LD5__GPIO1_11 /;"	d
MX27_PAD_LD5__LD5	imx27-pinfunc.h	/^#define MX27_PAD_LD5__LD5 /;"	d
MX27_PAD_LD6__GPIO1_12	imx27-pinfunc.h	/^#define MX27_PAD_LD6__GPIO1_12 /;"	d
MX27_PAD_LD6__LD6	imx27-pinfunc.h	/^#define MX27_PAD_LD6__LD6 /;"	d
MX27_PAD_LD7__GPIO1_13	imx27-pinfunc.h	/^#define MX27_PAD_LD7__GPIO1_13 /;"	d
MX27_PAD_LD7__LD7	imx27-pinfunc.h	/^#define MX27_PAD_LD7__LD7 /;"	d
MX27_PAD_LD8__GPIO1_14	imx27-pinfunc.h	/^#define MX27_PAD_LD8__GPIO1_14 /;"	d
MX27_PAD_LD8__LD8	imx27-pinfunc.h	/^#define MX27_PAD_LD8__LD8 /;"	d
MX27_PAD_LD9__GPIO1_15	imx27-pinfunc.h	/^#define MX27_PAD_LD9__GPIO1_15 /;"	d
MX27_PAD_LD9__LD9	imx27-pinfunc.h	/^#define MX27_PAD_LD9__LD9 /;"	d
MX27_PAD_LSCLK__GPIO1_5	imx27-pinfunc.h	/^#define MX27_PAD_LSCLK__GPIO1_5 /;"	d
MX27_PAD_LSCLK__LSCLK	imx27-pinfunc.h	/^#define MX27_PAD_LSCLK__LSCLK /;"	d
MX27_PAD_NFALE__ETMPIPESTAT0	imx27-pinfunc.h	/^#define MX27_PAD_NFALE__ETMPIPESTAT0 /;"	d
MX27_PAD_NFALE__GPIO6_4	imx27-pinfunc.h	/^#define MX27_PAD_NFALE__GPIO6_4 /;"	d
MX27_PAD_NFALE__NFALE	imx27-pinfunc.h	/^#define MX27_PAD_NFALE__NFALE /;"	d
MX27_PAD_NFCE_B__ETMTRACEPKT2	imx27-pinfunc.h	/^#define MX27_PAD_NFCE_B__ETMTRACEPKT2 /;"	d
MX27_PAD_NFCE_B__GPIO6_3	imx27-pinfunc.h	/^#define MX27_PAD_NFCE_B__GPIO6_3 /;"	d
MX27_PAD_NFCE_B__NFCE_B	imx27-pinfunc.h	/^#define MX27_PAD_NFCE_B__NFCE_B /;"	d
MX27_PAD_NFCLE__ETMTRACEPKT0	imx27-pinfunc.h	/^#define MX27_PAD_NFCLE__ETMTRACEPKT0 /;"	d
MX27_PAD_NFCLE__GPIO6_1	imx27-pinfunc.h	/^#define MX27_PAD_NFCLE__GPIO6_1 /;"	d
MX27_PAD_NFCLE__NFCLE	imx27-pinfunc.h	/^#define MX27_PAD_NFCLE__NFCLE /;"	d
MX27_PAD_NFRB__ETMTRACEPKT3	imx27-pinfunc.h	/^#define MX27_PAD_NFRB__ETMTRACEPKT3 /;"	d
MX27_PAD_NFRB__GPIO6_0	imx27-pinfunc.h	/^#define MX27_PAD_NFRB__GPIO6_0 /;"	d
MX27_PAD_NFRB__NFRB	imx27-pinfunc.h	/^#define MX27_PAD_NFRB__NFRB /;"	d
MX27_PAD_NFRE_B__ETMPIPESTAT1	imx27-pinfunc.h	/^#define MX27_PAD_NFRE_B__ETMPIPESTAT1 /;"	d
MX27_PAD_NFRE_B__GPIO6_5	imx27-pinfunc.h	/^#define MX27_PAD_NFRE_B__GPIO6_5 /;"	d
MX27_PAD_NFRE_B__NFRE_B	imx27-pinfunc.h	/^#define MX27_PAD_NFRE_B__NFRE_B /;"	d
MX27_PAD_NFWE_B__ETMPIPESTAT2	imx27-pinfunc.h	/^#define MX27_PAD_NFWE_B__ETMPIPESTAT2 /;"	d
MX27_PAD_NFWE_B__GPIO6_6	imx27-pinfunc.h	/^#define MX27_PAD_NFWE_B__GPIO6_6 /;"	d
MX27_PAD_NFWE_B__NFWE_B	imx27-pinfunc.h	/^#define MX27_PAD_NFWE_B__NFWE_B /;"	d
MX27_PAD_NFWP_B__ETMTRACEPKT1	imx27-pinfunc.h	/^#define MX27_PAD_NFWP_B__ETMTRACEPKT1 /;"	d
MX27_PAD_NFWP_B__GPIO6_2	imx27-pinfunc.h	/^#define MX27_PAD_NFWP_B__GPIO6_2 /;"	d
MX27_PAD_NFWP_B__NFWP_B	imx27-pinfunc.h	/^#define MX27_PAD_NFWP_B__NFWP_B /;"	d
MX27_PAD_OE_ACD__GPIO1_31	imx27-pinfunc.h	/^#define MX27_PAD_OE_ACD__GPIO1_31 /;"	d
MX27_PAD_OE_ACD__OE_ACD	imx27-pinfunc.h	/^#define MX27_PAD_OE_ACD__OE_ACD /;"	d
MX27_PAD_PC_BVD1__ATA_DMARQ	imx27-pinfunc.h	/^#define MX27_PAD_PC_BVD1__ATA_DMARQ /;"	d
MX27_PAD_PC_BVD1__GPIO6_12	imx27-pinfunc.h	/^#define MX27_PAD_PC_BVD1__GPIO6_12 /;"	d
MX27_PAD_PC_BVD1__PC_BVD1	imx27-pinfunc.h	/^#define MX27_PAD_PC_BVD1__PC_BVD1 /;"	d
MX27_PAD_PC_BVD2__ATA_DMACK	imx27-pinfunc.h	/^#define MX27_PAD_PC_BVD2__ATA_DMACK /;"	d
MX27_PAD_PC_BVD2__GPIO6_11	imx27-pinfunc.h	/^#define MX27_PAD_PC_BVD2__GPIO6_11 /;"	d
MX27_PAD_PC_BVD2__PC_BVD2	imx27-pinfunc.h	/^#define MX27_PAD_PC_BVD2__PC_BVD2 /;"	d
MX27_PAD_PC_CD1_B__ATA_DIOR	imx27-pinfunc.h	/^#define MX27_PAD_PC_CD1_B__ATA_DIOR /;"	d
MX27_PAD_PC_CD1_B__GPIO6_20	imx27-pinfunc.h	/^#define MX27_PAD_PC_CD1_B__GPIO6_20 /;"	d
MX27_PAD_PC_CD1_B__PC_CD1_B	imx27-pinfunc.h	/^#define MX27_PAD_PC_CD1_B__PC_CD1_B /;"	d
MX27_PAD_PC_CD2_B__ATA_DIOW	imx27-pinfunc.h	/^#define MX27_PAD_PC_CD2_B__ATA_DIOW /;"	d
MX27_PAD_PC_CD2_B__GPIO6_19	imx27-pinfunc.h	/^#define MX27_PAD_PC_CD2_B__GPIO6_19 /;"	d
MX27_PAD_PC_CD2_B__PC_CD2_B	imx27-pinfunc.h	/^#define MX27_PAD_PC_CD2_B__PC_CD2_B /;"	d
MX27_PAD_PC_POE__ATA_BUFFER_EN	imx27-pinfunc.h	/^#define MX27_PAD_PC_POE__ATA_BUFFER_EN /;"	d
MX27_PAD_PC_POE__GPIO6_7	imx27-pinfunc.h	/^#define MX27_PAD_PC_POE__GPIO6_7 /;"	d
MX27_PAD_PC_POE__PC_POE	imx27-pinfunc.h	/^#define MX27_PAD_PC_POE__PC_POE /;"	d
MX27_PAD_PC_PWRON__ATA_DA2	imx27-pinfunc.h	/^#define MX27_PAD_PC_PWRON__ATA_DA2 /;"	d
MX27_PAD_PC_PWRON__GPIO6_16	imx27-pinfunc.h	/^#define MX27_PAD_PC_PWRON__GPIO6_16 /;"	d
MX27_PAD_PC_PWRON__PC_PWRON	imx27-pinfunc.h	/^#define MX27_PAD_PC_PWRON__PC_PWRON /;"	d
MX27_PAD_PC_READY__ATA_CS0	imx27-pinfunc.h	/^#define MX27_PAD_PC_READY__ATA_CS0 /;"	d
MX27_PAD_PC_READY__GPIO6_17	imx27-pinfunc.h	/^#define MX27_PAD_PC_READY__GPIO6_17 /;"	d
MX27_PAD_PC_READY__PC_READY	imx27-pinfunc.h	/^#define MX27_PAD_PC_READY__PC_READY /;"	d
MX27_PAD_PC_RST__ATA_RESET_B	imx27-pinfunc.h	/^#define MX27_PAD_PC_RST__ATA_RESET_B /;"	d
MX27_PAD_PC_RST__GPIO6_10	imx27-pinfunc.h	/^#define MX27_PAD_PC_RST__GPIO6_10 /;"	d
MX27_PAD_PC_RST__PC_RST	imx27-pinfunc.h	/^#define MX27_PAD_PC_RST__PC_RST /;"	d
MX27_PAD_PC_RW_B__ATA_IORDY	imx27-pinfunc.h	/^#define MX27_PAD_PC_RW_B__ATA_IORDY /;"	d
MX27_PAD_PC_RW_B__GPIO6_8	imx27-pinfunc.h	/^#define MX27_PAD_PC_RW_B__GPIO6_8 /;"	d
MX27_PAD_PC_RW_B__PC_RW_B	imx27-pinfunc.h	/^#define MX27_PAD_PC_RW_B__PC_RW_B /;"	d
MX27_PAD_PC_VS1__ATA_DA1	imx27-pinfunc.h	/^#define MX27_PAD_PC_VS1__ATA_DA1 /;"	d
MX27_PAD_PC_VS1__GPIO6_14	imx27-pinfunc.h	/^#define MX27_PAD_PC_VS1__GPIO6_14 /;"	d
MX27_PAD_PC_VS1__PC_VS1	imx27-pinfunc.h	/^#define MX27_PAD_PC_VS1__PC_VS1 /;"	d
MX27_PAD_PC_VS2__ATA_DA0	imx27-pinfunc.h	/^#define MX27_PAD_PC_VS2__ATA_DA0 /;"	d
MX27_PAD_PC_VS2__GPIO6_13	imx27-pinfunc.h	/^#define MX27_PAD_PC_VS2__GPIO6_13 /;"	d
MX27_PAD_PC_VS2__PC_VS2	imx27-pinfunc.h	/^#define MX27_PAD_PC_VS2__PC_VS2 /;"	d
MX27_PAD_PC_WAIT_B__ATA_CS1	imx27-pinfunc.h	/^#define MX27_PAD_PC_WAIT_B__ATA_CS1 /;"	d
MX27_PAD_PC_WAIT_B__GPIO6_18	imx27-pinfunc.h	/^#define MX27_PAD_PC_WAIT_B__GPIO6_18 /;"	d
MX27_PAD_PC_WAIT_B__PC_WAIT_B	imx27-pinfunc.h	/^#define MX27_PAD_PC_WAIT_B__PC_WAIT_B /;"	d
MX27_PAD_PS__GPIO1_26	imx27-pinfunc.h	/^#define MX27_PAD_PS__GPIO1_26 /;"	d
MX27_PAD_PS__PS	imx27-pinfunc.h	/^#define MX27_PAD_PS__PS /;"	d
MX27_PAD_PWMO__GPIO5_5	imx27-pinfunc.h	/^#define MX27_PAD_PWMO__GPIO5_5 /;"	d
MX27_PAD_PWMO__PWMO	imx27-pinfunc.h	/^#define MX27_PAD_PWMO__PWMO /;"	d
MX27_PAD_RESET_OUT_B__GPIO5_17	imx27-pinfunc.h	/^#define MX27_PAD_RESET_OUT_B__GPIO5_17 /;"	d
MX27_PAD_RESET_OUT_B__RESET_OUT_B	imx27-pinfunc.h	/^#define MX27_PAD_RESET_OUT_B__RESET_OUT_B /;"	d
MX27_PAD_REV__GPIO1_24	imx27-pinfunc.h	/^#define MX27_PAD_REV__GPIO1_24 /;"	d
MX27_PAD_REV__REV	imx27-pinfunc.h	/^#define MX27_PAD_REV__REV /;"	d
MX27_PAD_RTCK__GPIO5_16	imx27-pinfunc.h	/^#define MX27_PAD_RTCK__GPIO5_16 /;"	d
MX27_PAD_RTCK__OWIRE	imx27-pinfunc.h	/^#define MX27_PAD_RTCK__OWIRE /;"	d
MX27_PAD_RTCK__RTCK	imx27-pinfunc.h	/^#define MX27_PAD_RTCK__RTCK /;"	d
MX27_PAD_SD1_CLK__CSPI3_SCLK	imx27-pinfunc.h	/^#define MX27_PAD_SD1_CLK__CSPI3_SCLK /;"	d
MX27_PAD_SD1_CLK__GPIO5_23	imx27-pinfunc.h	/^#define MX27_PAD_SD1_CLK__GPIO5_23 /;"	d
MX27_PAD_SD1_CLK__SD1_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SD1_CLK__SD1_CLK /;"	d
MX27_PAD_SD1_CMD__CSPI3_MOSI	imx27-pinfunc.h	/^#define MX27_PAD_SD1_CMD__CSPI3_MOSI /;"	d
MX27_PAD_SD1_CMD__GPIO5_22	imx27-pinfunc.h	/^#define MX27_PAD_SD1_CMD__GPIO5_22 /;"	d
MX27_PAD_SD1_CMD__SD1_CMD	imx27-pinfunc.h	/^#define MX27_PAD_SD1_CMD__SD1_CMD /;"	d
MX27_PAD_SD1_D0__CSPI3_MISO	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D0__CSPI3_MISO /;"	d
MX27_PAD_SD1_D0__GPIO5_18	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D0__GPIO5_18 /;"	d
MX27_PAD_SD1_D0__SD1_D0	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D0__SD1_D0 /;"	d
MX27_PAD_SD1_D1__GPIO5_19	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D1__GPIO5_19 /;"	d
MX27_PAD_SD1_D1__SD1_D1	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D1__SD1_D1 /;"	d
MX27_PAD_SD1_D2__GPIO5_20	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D2__GPIO5_20 /;"	d
MX27_PAD_SD1_D2__SD1_D2	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D2__SD1_D2 /;"	d
MX27_PAD_SD1_D3__CSPI3_SS	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D3__CSPI3_SS /;"	d
MX27_PAD_SD1_D3__GPIO5_21	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D3__GPIO5_21 /;"	d
MX27_PAD_SD1_D3__SD1_D3	imx27-pinfunc.h	/^#define MX27_PAD_SD1_D3__SD1_D3 /;"	d
MX27_PAD_SD2_CLK__GPIO2_9	imx27-pinfunc.h	/^#define MX27_PAD_SD2_CLK__GPIO2_9 /;"	d
MX27_PAD_SD2_CLK__MSHC_SCLK	imx27-pinfunc.h	/^#define MX27_PAD_SD2_CLK__MSHC_SCLK /;"	d
MX27_PAD_SD2_CLK__SD2_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SD2_CLK__SD2_CLK /;"	d
MX27_PAD_SD2_CMD__GPIO2_8	imx27-pinfunc.h	/^#define MX27_PAD_SD2_CMD__GPIO2_8 /;"	d
MX27_PAD_SD2_CMD__MSHC_BS	imx27-pinfunc.h	/^#define MX27_PAD_SD2_CMD__MSHC_BS /;"	d
MX27_PAD_SD2_CMD__SD2_CMD	imx27-pinfunc.h	/^#define MX27_PAD_SD2_CMD__SD2_CMD /;"	d
MX27_PAD_SD2_D0__GPIO2_4	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D0__GPIO2_4 /;"	d
MX27_PAD_SD2_D0__MSHC_DATA0	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D0__MSHC_DATA0 /;"	d
MX27_PAD_SD2_D0__SD2_D0	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D0__SD2_D0 /;"	d
MX27_PAD_SD2_D1__GPIO2_5	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D1__GPIO2_5 /;"	d
MX27_PAD_SD2_D1__MSHC_DATA1	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D1__MSHC_DATA1 /;"	d
MX27_PAD_SD2_D1__SD2_D1	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D1__SD2_D1 /;"	d
MX27_PAD_SD2_D2__GPIO2_6	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D2__GPIO2_6 /;"	d
MX27_PAD_SD2_D2__MSHC_DATA2	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D2__MSHC_DATA2 /;"	d
MX27_PAD_SD2_D2__SD2_D2	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D2__SD2_D2 /;"	d
MX27_PAD_SD2_D3__GPIO2_7	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D3__GPIO2_7 /;"	d
MX27_PAD_SD2_D3__MSHC_DATA3	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D3__MSHC_DATA3 /;"	d
MX27_PAD_SD2_D3__SD2_D3	imx27-pinfunc.h	/^#define MX27_PAD_SD2_D3__SD2_D3 /;"	d
MX27_PAD_SD3_CLK__ETMTRACEPKT15	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CLK__ETMTRACEPKT15 /;"	d
MX27_PAD_SD3_CLK__FEC_TXD1	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CLK__FEC_TXD1 /;"	d
MX27_PAD_SD3_CLK__GPIO4_1	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CLK__GPIO4_1 /;"	d
MX27_PAD_SD3_CLK__SD3_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CLK__SD3_CLK /;"	d
MX27_PAD_SD3_CMD__FEC_TXD0	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CMD__FEC_TXD0 /;"	d
MX27_PAD_SD3_CMD__GPIO4_0	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CMD__GPIO4_0 /;"	d
MX27_PAD_SD3_CMD__SD3_CMD	imx27-pinfunc.h	/^#define MX27_PAD_SD3_CMD__SD3_CMD /;"	d
MX27_PAD_SPL_SPR__GPIO1_27	imx27-pinfunc.h	/^#define MX27_PAD_SPL_SPR__GPIO1_27 /;"	d
MX27_PAD_SPL_SPR__SPL_SPR	imx27-pinfunc.h	/^#define MX27_PAD_SPL_SPR__SPL_SPR /;"	d
MX27_PAD_SSI1_CLK__GPIO3_23	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_CLK__GPIO3_23 /;"	d
MX27_PAD_SSI1_CLK__SSI1_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_CLK__SSI1_CLK /;"	d
MX27_PAD_SSI1_FS__GPIO3_20	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_FS__GPIO3_20 /;"	d
MX27_PAD_SSI1_FS__SSI1_FS	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_FS__SSI1_FS /;"	d
MX27_PAD_SSI1_RXDAT__GPIO3_21	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_RXDAT__GPIO3_21 /;"	d
MX27_PAD_SSI1_RXDAT__SSI1_RXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_RXDAT__SSI1_RXDAT /;"	d
MX27_PAD_SSI1_TXDAT__GPIO3_22	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_TXDAT__GPIO3_22 /;"	d
MX27_PAD_SSI1_TXDAT__SSI1_TXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI1_TXDAT__SSI1_TXDAT /;"	d
MX27_PAD_SSI2_CLK__GPIO3_27	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_CLK__GPIO3_27 /;"	d
MX27_PAD_SSI2_CLK__GPT4_TIN	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_CLK__GPT4_TIN /;"	d
MX27_PAD_SSI2_CLK__SSI2_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_CLK__SSI2_CLK /;"	d
MX27_PAD_SSI2_FS__GPIO3_24	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_FS__GPIO3_24 /;"	d
MX27_PAD_SSI2_FS__GPT5_TOUT	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_FS__GPT5_TOUT /;"	d
MX27_PAD_SSI2_FS__SSI2_FS	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_FS__SSI2_FS /;"	d
MX27_PAD_SSI2_RXDAT__GPIO3_25	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_RXDAT__GPIO3_25 /;"	d
MX27_PAD_SSI2_RXDAT__GPTS_TIN	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_RXDAT__GPTS_TIN /;"	d
MX27_PAD_SSI2_RXDAT__SSI2_RXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_RXDAT__SSI2_RXDAT /;"	d
MX27_PAD_SSI2_TXDAT__GPIO3_26	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_TXDAT__GPIO3_26 /;"	d
MX27_PAD_SSI2_TXDAT__GPT4_TOUT	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_TXDAT__GPT4_TOUT /;"	d
MX27_PAD_SSI2_TXDAT__SSI2_TXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI2_TXDAT__SSI2_TXDAT /;"	d
MX27_PAD_SSI3_CLK__GPIO3_31	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_CLK__GPIO3_31 /;"	d
MX27_PAD_SSI3_CLK__SLCDC2_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_CLK__SLCDC2_CLK /;"	d
MX27_PAD_SSI3_CLK__SSI3_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_CLK__SSI3_CLK /;"	d
MX27_PAD_SSI3_FS__GPIO3_28	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_FS__GPIO3_28 /;"	d
MX27_PAD_SSI3_FS__SLCDC2_D0	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_FS__SLCDC2_D0 /;"	d
MX27_PAD_SSI3_FS__SSI3_FS	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_FS__SSI3_FS /;"	d
MX27_PAD_SSI3_RXDAT__GPIO3_29	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_RXDAT__GPIO3_29 /;"	d
MX27_PAD_SSI3_RXDAT__SLCDC2_RS	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_RXDAT__SLCDC2_RS /;"	d
MX27_PAD_SSI3_RXDAT__SSI3_RXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_RXDAT__SSI3_RXDAT /;"	d
MX27_PAD_SSI3_TXDAT__GPIO3_30	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_TXDAT__GPIO3_30 /;"	d
MX27_PAD_SSI3_TXDAT__SLCDC2_CS	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_TXDAT__SLCDC2_CS /;"	d
MX27_PAD_SSI3_TXDAT__SSI3_TXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI3_TXDAT__SSI3_TXDAT /;"	d
MX27_PAD_SSI4_CLK__GPIO3_19	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_CLK__GPIO3_19 /;"	d
MX27_PAD_SSI4_CLK__SSI4_CLK	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_CLK__SSI4_CLK /;"	d
MX27_PAD_SSI4_FS__GPIO3_16	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_FS__GPIO3_16 /;"	d
MX27_PAD_SSI4_FS__SSI4_FS	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_FS__SSI4_FS /;"	d
MX27_PAD_SSI4_RXDAT__GPIO3_17	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_RXDAT__GPIO3_17 /;"	d
MX27_PAD_SSI4_RXDAT__SSI4_RXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_RXDAT__SSI4_RXDAT /;"	d
MX27_PAD_SSI4_TXDAT__GPIO3_18	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_TXDAT__GPIO3_18 /;"	d
MX27_PAD_SSI4_TXDAT__SSI4_TXDAT	imx27-pinfunc.h	/^#define MX27_PAD_SSI4_TXDAT__SSI4_TXDAT /;"	d
MX27_PAD_TIN__GPIO3_15	imx27-pinfunc.h	/^#define MX27_PAD_TIN__GPIO3_15 /;"	d
MX27_PAD_TIN__TIN	imx27-pinfunc.h	/^#define MX27_PAD_TIN__TIN /;"	d
MX27_PAD_TOUT__GPIO3_14	imx27-pinfunc.h	/^#define MX27_PAD_TOUT__GPIO3_14 /;"	d
MX27_PAD_TOUT__TOUT	imx27-pinfunc.h	/^#define MX27_PAD_TOUT__TOUT /;"	d
MX27_PAD_UART1_CTS__GPIO5_14	imx27-pinfunc.h	/^#define MX27_PAD_UART1_CTS__GPIO5_14 /;"	d
MX27_PAD_UART1_CTS__UART1_CTS	imx27-pinfunc.h	/^#define MX27_PAD_UART1_CTS__UART1_CTS /;"	d
MX27_PAD_UART1_RTS__GPIO5_15	imx27-pinfunc.h	/^#define MX27_PAD_UART1_RTS__GPIO5_15 /;"	d
MX27_PAD_UART1_RTS__UART1_RTS	imx27-pinfunc.h	/^#define MX27_PAD_UART1_RTS__UART1_RTS /;"	d
MX27_PAD_UART1_RXD__GPIO5_13	imx27-pinfunc.h	/^#define MX27_PAD_UART1_RXD__GPIO5_13 /;"	d
MX27_PAD_UART1_RXD__UART1_RXD	imx27-pinfunc.h	/^#define MX27_PAD_UART1_RXD__UART1_RXD /;"	d
MX27_PAD_UART1_TXD__GPIO5_12	imx27-pinfunc.h	/^#define MX27_PAD_UART1_TXD__GPIO5_12 /;"	d
MX27_PAD_UART1_TXD__UART1_TXD	imx27-pinfunc.h	/^#define MX27_PAD_UART1_TXD__UART1_TXD /;"	d
MX27_PAD_UART2_CTS__GPIO5_3	imx27-pinfunc.h	/^#define MX27_PAD_UART2_CTS__GPIO5_3 /;"	d
MX27_PAD_UART2_CTS__KP_COL7	imx27-pinfunc.h	/^#define MX27_PAD_UART2_CTS__KP_COL7 /;"	d
MX27_PAD_UART2_CTS__UART2_CTS	imx27-pinfunc.h	/^#define MX27_PAD_UART2_CTS__UART2_CTS /;"	d
MX27_PAD_UART2_RTS__GPIO5_4	imx27-pinfunc.h	/^#define MX27_PAD_UART2_RTS__GPIO5_4 /;"	d
MX27_PAD_UART2_RTS__KP_ROW7	imx27-pinfunc.h	/^#define MX27_PAD_UART2_RTS__KP_ROW7 /;"	d
MX27_PAD_UART2_RTS__UART2_RTS	imx27-pinfunc.h	/^#define MX27_PAD_UART2_RTS__UART2_RTS /;"	d
MX27_PAD_UART2_RXD__GPIO5_7	imx27-pinfunc.h	/^#define MX27_PAD_UART2_RXD__GPIO5_7 /;"	d
MX27_PAD_UART2_RXD__KP_ROW6	imx27-pinfunc.h	/^#define MX27_PAD_UART2_RXD__KP_ROW6 /;"	d
MX27_PAD_UART2_RXD__UART2_RXD	imx27-pinfunc.h	/^#define MX27_PAD_UART2_RXD__UART2_RXD /;"	d
MX27_PAD_UART2_TXD__GPIO5_6	imx27-pinfunc.h	/^#define MX27_PAD_UART2_TXD__GPIO5_6 /;"	d
MX27_PAD_UART2_TXD__KP_COL6	imx27-pinfunc.h	/^#define MX27_PAD_UART2_TXD__KP_COL6 /;"	d
MX27_PAD_UART2_TXD__UART2_TXD	imx27-pinfunc.h	/^#define MX27_PAD_UART2_TXD__UART2_TXD /;"	d
MX27_PAD_UART3_CTS__GPIO5_10	imx27-pinfunc.h	/^#define MX27_PAD_UART3_CTS__GPIO5_10 /;"	d
MX27_PAD_UART3_CTS__UART3_CTS	imx27-pinfunc.h	/^#define MX27_PAD_UART3_CTS__UART3_CTS /;"	d
MX27_PAD_UART3_RTS__GPIO5_11	imx27-pinfunc.h	/^#define MX27_PAD_UART3_RTS__GPIO5_11 /;"	d
MX27_PAD_UART3_RTS__UART3_RTS	imx27-pinfunc.h	/^#define MX27_PAD_UART3_RTS__UART3_RTS /;"	d
MX27_PAD_UART3_RXD__GPIO5_9	imx27-pinfunc.h	/^#define MX27_PAD_UART3_RXD__GPIO5_9 /;"	d
MX27_PAD_UART3_RXD__UART3_RXD	imx27-pinfunc.h	/^#define MX27_PAD_UART3_RXD__UART3_RXD /;"	d
MX27_PAD_UART3_TXD__GPIO5_8	imx27-pinfunc.h	/^#define MX27_PAD_UART3_TXD__GPIO5_8 /;"	d
MX27_PAD_UART3_TXD__UART3_TXD	imx27-pinfunc.h	/^#define MX27_PAD_UART3_TXD__UART3_TXD /;"	d
MX27_PAD_USBH1_FS__GPIO2_26	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_FS__GPIO2_26 /;"	d
MX27_PAD_USBH1_FS__UART4_RTS	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_FS__UART4_RTS /;"	d
MX27_PAD_USBH1_FS__USBH1_FS	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_FS__USBH1_FS /;"	d
MX27_PAD_USBH1_OE_B__GPIO2_27	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_OE_B__GPIO2_27 /;"	d
MX27_PAD_USBH1_OE_B__USBH1_OE_B	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_OE_B__USBH1_OE_B /;"	d
MX27_PAD_USBH1_RCV__GPIO2_25	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RCV__GPIO2_25 /;"	d
MX27_PAD_USBH1_RCV__USBH1_RCV	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RCV__USBH1_RCV /;"	d
MX27_PAD_USBH1_RXDM__GPIO2_30	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RXDM__GPIO2_30 /;"	d
MX27_PAD_USBH1_RXDM__USBH1_RXDM	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RXDM__USBH1_RXDM /;"	d
MX27_PAD_USBH1_RXDP__GPIO2_31	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RXDP__GPIO2_31 /;"	d
MX27_PAD_USBH1_RXDP__UART4_RXD	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RXDP__UART4_RXD /;"	d
MX27_PAD_USBH1_RXDP__USBH1_RXDP	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_RXDP__USBH1_RXDP /;"	d
MX27_PAD_USBH1_SUSP__GPIO2_22	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_SUSP__GPIO2_22 /;"	d
MX27_PAD_USBH1_SUSP__USBH1_SUSP	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_SUSP__USBH1_SUSP /;"	d
MX27_PAD_USBH1_TXDM__GPIO2_28	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_TXDM__GPIO2_28 /;"	d
MX27_PAD_USBH1_TXDM__UART4_TXD	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_TXDM__UART4_TXD /;"	d
MX27_PAD_USBH1_TXDM__USBH1_TXDM	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_TXDM__USBH1_TXDM /;"	d
MX27_PAD_USBH1_TXDP__GPIO2_29	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_TXDP__GPIO2_29 /;"	d
MX27_PAD_USBH1_TXDP__UART4_CTS	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_TXDP__UART4_CTS /;"	d
MX27_PAD_USBH1_TXDP__USBH1_TXDP	imx27-pinfunc.h	/^#define MX27_PAD_USBH1_TXDP__USBH1_TXDP /;"	d
MX27_PAD_USBH2_CLK__GPIO1_0	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_CLK__GPIO1_0 /;"	d
MX27_PAD_USBH2_CLK__USBH2_CLK	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_CLK__USBH2_CLK /;"	d
MX27_PAD_USBH2_DATA7__GPIO1_2	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_DATA7__GPIO1_2 /;"	d
MX27_PAD_USBH2_DATA7__USBH2_DATA7	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_DATA7__USBH2_DATA7 /;"	d
MX27_PAD_USBH2_DIR__GPIO1_1	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_DIR__GPIO1_1 /;"	d
MX27_PAD_USBH2_DIR__USBH2_DIR	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_DIR__USBH2_DIR /;"	d
MX27_PAD_USBH2_NXT__GPIO1_3	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_NXT__GPIO1_3 /;"	d
MX27_PAD_USBH2_NXT__USBH2_NXT	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_NXT__USBH2_NXT /;"	d
MX27_PAD_USBH2_STP__GPIO1_4	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_STP__GPIO1_4 /;"	d
MX27_PAD_USBH2_STP__USBH2_STP	imx27-pinfunc.h	/^#define MX27_PAD_USBH2_STP__USBH2_STP /;"	d
MX27_PAD_USBOTG_CLK__GPIO5_24	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_CLK__GPIO5_24 /;"	d
MX27_PAD_USBOTG_CLK__USBOTG_CLK	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_CLK__USBOTG_CLK /;"	d
MX27_PAD_USBOTG_DATA0__GPIO3_9	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA0__GPIO3_9 /;"	d
MX27_PAD_USBOTG_DATA0__USBOTG_DATA0	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA0__USBOTG_DATA0 /;"	d
MX27_PAD_USBOTG_DATA1__GPIO3_11	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA1__GPIO3_11 /;"	d
MX27_PAD_USBOTG_DATA1__USBOTG_DATA1	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA1__USBOTG_DATA1 /;"	d
MX27_PAD_USBOTG_DATA2__GPIO3_10	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA2__GPIO3_10 /;"	d
MX27_PAD_USBOTG_DATA2__USBOTG_DATA2	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA2__USBOTG_DATA2 /;"	d
MX27_PAD_USBOTG_DATA3__GPIO3_13	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA3__GPIO3_13 /;"	d
MX27_PAD_USBOTG_DATA3__USBOTG_DATA3	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA3__USBOTG_DATA3 /;"	d
MX27_PAD_USBOTG_DATA4__GPIO3_12	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA4__GPIO3_12 /;"	d
MX27_PAD_USBOTG_DATA4__USBOTG_DATA4	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA4__USBOTG_DATA4 /;"	d
MX27_PAD_USBOTG_DATA5__GPIO3_7	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA5__GPIO3_7 /;"	d
MX27_PAD_USBOTG_DATA5__USBOTG_DATA5	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA5__USBOTG_DATA5 /;"	d
MX27_PAD_USBOTG_DATA6__GPIO3_8	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA6__GPIO3_8 /;"	d
MX27_PAD_USBOTG_DATA6__USBOTG_DATA6	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA6__USBOTG_DATA6 /;"	d
MX27_PAD_USBOTG_DATA7__GPIO5_25	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA7__GPIO5_25 /;"	d
MX27_PAD_USBOTG_DATA7__USBOTG_DATA7	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DATA7__USBOTG_DATA7 /;"	d
MX27_PAD_USBOTG_DIR__GPIO5_2	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DIR__GPIO5_2 /;"	d
MX27_PAD_USBOTG_DIR__KP_ROW7A	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DIR__KP_ROW7A /;"	d
MX27_PAD_USBOTG_DIR__USBOTG_DIR	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_DIR__USBOTG_DIR /;"	d
MX27_PAD_USBOTG_NXT__GPIO5_0	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_NXT__GPIO5_0 /;"	d
MX27_PAD_USBOTG_NXT__KP_COL6A	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_NXT__KP_COL6A /;"	d
MX27_PAD_USBOTG_NXT__USBOTG_NXT	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_NXT__USBOTG_NXT /;"	d
MX27_PAD_USBOTG_STP__GPIO5_1	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_STP__GPIO5_1 /;"	d
MX27_PAD_USBOTG_STP__KP_ROW6A	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_STP__KP_ROW6A /;"	d
MX27_PAD_USBOTG_STP__USBOTG_STP	imx27-pinfunc.h	/^#define MX27_PAD_USBOTG_STP__USBOTG_STP /;"	d
MX27_PAD_USB_OC_B__GPIO2_24	imx27-pinfunc.h	/^#define MX27_PAD_USB_OC_B__GPIO2_24 /;"	d
MX27_PAD_USB_OC_B__USB_OC_B	imx27-pinfunc.h	/^#define MX27_PAD_USB_OC_B__USB_OC_B /;"	d
MX27_PAD_USB_PWR__GPIO2_23	imx27-pinfunc.h	/^#define MX27_PAD_USB_PWR__GPIO2_23 /;"	d
MX27_PAD_USB_PWR__USB_PWR	imx27-pinfunc.h	/^#define MX27_PAD_USB_PWR__USB_PWR /;"	d
MX27_PAD_VSYNC__GPIO1_29	imx27-pinfunc.h	/^#define MX27_PAD_VSYNC__GPIO1_29 /;"	d
MX27_PAD_VSYNC__VSYNC	imx27-pinfunc.h	/^#define MX27_PAD_VSYNC__VSYNC /;"	d
MX28_PAD_AUART0_CTS__AUART0_CTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_CTS__AUART0_CTS	/;"	d
MX28_PAD_AUART0_CTS__AUART4_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_CTS__AUART4_RX	/;"	d
MX28_PAD_AUART0_CTS__DUART_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_CTS__DUART_RX	/;"	d
MX28_PAD_AUART0_CTS__GPIO_3_2	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_CTS__GPIO_3_2	/;"	d
MX28_PAD_AUART0_RTS__AUART0_RTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RTS__AUART0_RTS	/;"	d
MX28_PAD_AUART0_RTS__AUART4_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RTS__AUART4_TX	/;"	d
MX28_PAD_AUART0_RTS__DUART_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RTS__DUART_TX	/;"	d
MX28_PAD_AUART0_RTS__GPIO_3_3	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RTS__GPIO_3_3	/;"	d
MX28_PAD_AUART0_RX__AUART0_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RX__AUART0_RX	/;"	d
MX28_PAD_AUART0_RX__DUART_CTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RX__DUART_CTS	/;"	d
MX28_PAD_AUART0_RX__GPIO_3_0	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RX__GPIO_3_0	/;"	d
MX28_PAD_AUART0_RX__I2C0_SCL	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_RX__I2C0_SCL	/;"	d
MX28_PAD_AUART0_TX__AUART0_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_TX__AUART0_TX	/;"	d
MX28_PAD_AUART0_TX__DUART_RTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_TX__DUART_RTS	/;"	d
MX28_PAD_AUART0_TX__GPIO_3_1	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_TX__GPIO_3_1	/;"	d
MX28_PAD_AUART0_TX__I2C0_SDA	imx28-pinfunc.h	/^#define MX28_PAD_AUART0_TX__I2C0_SDA	/;"	d
MX28_PAD_AUART1_CTS__AUART1_CTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_CTS__AUART1_CTS	/;"	d
MX28_PAD_AUART1_CTS__GPIO_3_6	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_CTS__GPIO_3_6	/;"	d
MX28_PAD_AUART1_CTS__TIMROT_ROTARYA	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_CTS__TIMROT_ROTARYA	/;"	d
MX28_PAD_AUART1_CTS__USB0_OVERCURRENT	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_CTS__USB0_OVERCURRENT	/;"	d
MX28_PAD_AUART1_RTS__AUART1_RTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RTS__AUART1_RTS	/;"	d
MX28_PAD_AUART1_RTS__GPIO_3_7	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RTS__GPIO_3_7	/;"	d
MX28_PAD_AUART1_RTS__TIMROT_ROTARYB	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RTS__TIMROT_ROTARYB	/;"	d
MX28_PAD_AUART1_RTS__USB0_ID	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RTS__USB0_ID	/;"	d
MX28_PAD_AUART1_RX__AUART1_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RX__AUART1_RX	/;"	d
MX28_PAD_AUART1_RX__GPIO_3_4	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RX__GPIO_3_4	/;"	d
MX28_PAD_AUART1_RX__PWM_0	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RX__PWM_0	/;"	d
MX28_PAD_AUART1_RX__SSP2_CARD_DETECT	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_RX__SSP2_CARD_DETECT	/;"	d
MX28_PAD_AUART1_TX__AUART1_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_TX__AUART1_TX	/;"	d
MX28_PAD_AUART1_TX__GPIO_3_5	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_TX__GPIO_3_5	/;"	d
MX28_PAD_AUART1_TX__PWM_1	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_TX__PWM_1	/;"	d
MX28_PAD_AUART1_TX__SSP3_CARD_DETECT	imx28-pinfunc.h	/^#define MX28_PAD_AUART1_TX__SSP3_CARD_DETECT	/;"	d
MX28_PAD_AUART2_CTS__AUART2_CTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_CTS__AUART2_CTS	/;"	d
MX28_PAD_AUART2_CTS__GPIO_3_10	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_CTS__GPIO_3_10	/;"	d
MX28_PAD_AUART2_CTS__I2C1_SCL	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_CTS__I2C1_SCL	/;"	d
MX28_PAD_AUART2_CTS__SAIF1_BITCLK	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_CTS__SAIF1_BITCLK	/;"	d
MX28_PAD_AUART2_RTS__AUART2_RTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RTS__AUART2_RTS	/;"	d
MX28_PAD_AUART2_RTS__GPIO_3_11	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RTS__GPIO_3_11	/;"	d
MX28_PAD_AUART2_RTS__I2C1_SDA	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RTS__I2C1_SDA	/;"	d
MX28_PAD_AUART2_RTS__SAIF1_LRCLK	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RTS__SAIF1_LRCLK	/;"	d
MX28_PAD_AUART2_RX__AUART2_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RX__AUART2_RX	/;"	d
MX28_PAD_AUART2_RX__GPIO_3_8	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RX__GPIO_3_8	/;"	d
MX28_PAD_AUART2_RX__SSP3_D1	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RX__SSP3_D1	/;"	d
MX28_PAD_AUART2_RX__SSP3_D4	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_RX__SSP3_D4	/;"	d
MX28_PAD_AUART2_TX__AUART2_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_TX__AUART2_TX	/;"	d
MX28_PAD_AUART2_TX__GPIO_3_9	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_TX__GPIO_3_9	/;"	d
MX28_PAD_AUART2_TX__SSP3_D2	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_TX__SSP3_D2	/;"	d
MX28_PAD_AUART2_TX__SSP3_D5	imx28-pinfunc.h	/^#define MX28_PAD_AUART2_TX__SSP3_D5	/;"	d
MX28_PAD_AUART3_CTS__AUART3_CTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_CTS__AUART3_CTS	/;"	d
MX28_PAD_AUART3_CTS__CAN1_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_CTS__CAN1_TX	/;"	d
MX28_PAD_AUART3_CTS__ENET0_1588_EVENT1_OUT	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_CTS__ENET0_1588_EVENT1_OUT	/;"	d
MX28_PAD_AUART3_CTS__GPIO_3_14	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_CTS__GPIO_3_14	/;"	d
MX28_PAD_AUART3_RTS__AUART3_RTS	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RTS__AUART3_RTS	/;"	d
MX28_PAD_AUART3_RTS__CAN1_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RTS__CAN1_RX	/;"	d
MX28_PAD_AUART3_RTS__ENET0_1588_EVENT1_IN	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RTS__ENET0_1588_EVENT1_IN	/;"	d
MX28_PAD_AUART3_RTS__GPIO_3_15	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RTS__GPIO_3_15	/;"	d
MX28_PAD_AUART3_RX__AUART3_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RX__AUART3_RX	/;"	d
MX28_PAD_AUART3_RX__CAN0_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RX__CAN0_TX	/;"	d
MX28_PAD_AUART3_RX__ENET0_1588_EVENT0_OUT	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RX__ENET0_1588_EVENT0_OUT	/;"	d
MX28_PAD_AUART3_RX__GPIO_3_12	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_RX__GPIO_3_12	/;"	d
MX28_PAD_AUART3_TX__AUART3_TX	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_TX__AUART3_TX	/;"	d
MX28_PAD_AUART3_TX__CAN0_RX	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_TX__CAN0_RX	/;"	d
MX28_PAD_AUART3_TX__ENET0_1588_EVENT0_IN	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_TX__ENET0_1588_EVENT0_IN	/;"	d
MX28_PAD_AUART3_TX__GPIO_3_13	imx28-pinfunc.h	/^#define MX28_PAD_AUART3_TX__GPIO_3_13	/;"	d
MX28_PAD_EMI_A00__EMI_ADDR0	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A00__EMI_ADDR0	/;"	d
MX28_PAD_EMI_A01__EMI_ADDR1	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A01__EMI_ADDR1	/;"	d
MX28_PAD_EMI_A02__EMI_ADDR2	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A02__EMI_ADDR2	/;"	d
MX28_PAD_EMI_A03__EMI_ADDR3	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A03__EMI_ADDR3	/;"	d
MX28_PAD_EMI_A04__EMI_ADDR4	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A04__EMI_ADDR4	/;"	d
MX28_PAD_EMI_A05__EMI_ADDR5	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A05__EMI_ADDR5	/;"	d
MX28_PAD_EMI_A06__EMI_ADDR6	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A06__EMI_ADDR6	/;"	d
MX28_PAD_EMI_A07__EMI_ADDR7	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A07__EMI_ADDR7	/;"	d
MX28_PAD_EMI_A08__EMI_ADDR8	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A08__EMI_ADDR8	/;"	d
MX28_PAD_EMI_A09__EMI_ADDR9	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A09__EMI_ADDR9	/;"	d
MX28_PAD_EMI_A10__EMI_ADDR10	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A10__EMI_ADDR10	/;"	d
MX28_PAD_EMI_A11__EMI_ADDR11	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A11__EMI_ADDR11	/;"	d
MX28_PAD_EMI_A12__EMI_ADDR12	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A12__EMI_ADDR12	/;"	d
MX28_PAD_EMI_A13__EMI_ADDR13	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A13__EMI_ADDR13	/;"	d
MX28_PAD_EMI_A14__EMI_ADDR14	imx28-pinfunc.h	/^#define MX28_PAD_EMI_A14__EMI_ADDR14	/;"	d
MX28_PAD_EMI_BA0__EMI_BA0	imx28-pinfunc.h	/^#define MX28_PAD_EMI_BA0__EMI_BA0	/;"	d
MX28_PAD_EMI_BA1__EMI_BA1	imx28-pinfunc.h	/^#define MX28_PAD_EMI_BA1__EMI_BA1	/;"	d
MX28_PAD_EMI_BA2__EMI_BA2	imx28-pinfunc.h	/^#define MX28_PAD_EMI_BA2__EMI_BA2	/;"	d
MX28_PAD_EMI_CASN__EMI_CASN	imx28-pinfunc.h	/^#define MX28_PAD_EMI_CASN__EMI_CASN	/;"	d
MX28_PAD_EMI_CE0N__EMI_CE0N	imx28-pinfunc.h	/^#define MX28_PAD_EMI_CE0N__EMI_CE0N	/;"	d
MX28_PAD_EMI_CE1N__EMI_CE1N	imx28-pinfunc.h	/^#define MX28_PAD_EMI_CE1N__EMI_CE1N	/;"	d
MX28_PAD_EMI_CKE__EMI_CKE	imx28-pinfunc.h	/^#define MX28_PAD_EMI_CKE__EMI_CKE	/;"	d
MX28_PAD_EMI_CLK__EMI_CLK	imx28-pinfunc.h	/^#define MX28_PAD_EMI_CLK__EMI_CLK	/;"	d
MX28_PAD_EMI_D00__EMI_DATA0	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D00__EMI_DATA0	/;"	d
MX28_PAD_EMI_D01__EMI_DATA1	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D01__EMI_DATA1	/;"	d
MX28_PAD_EMI_D02__EMI_DATA2	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D02__EMI_DATA2	/;"	d
MX28_PAD_EMI_D03__EMI_DATA3	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D03__EMI_DATA3	/;"	d
MX28_PAD_EMI_D04__EMI_DATA4	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D04__EMI_DATA4	/;"	d
MX28_PAD_EMI_D05__EMI_DATA5	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D05__EMI_DATA5	/;"	d
MX28_PAD_EMI_D06__EMI_DATA6	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D06__EMI_DATA6	/;"	d
MX28_PAD_EMI_D07__EMI_DATA7	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D07__EMI_DATA7	/;"	d
MX28_PAD_EMI_D08__EMI_DATA8	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D08__EMI_DATA8	/;"	d
MX28_PAD_EMI_D09__EMI_DATA9	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D09__EMI_DATA9	/;"	d
MX28_PAD_EMI_D10__EMI_DATA10	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D10__EMI_DATA10	/;"	d
MX28_PAD_EMI_D11__EMI_DATA11	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D11__EMI_DATA11	/;"	d
MX28_PAD_EMI_D12__EMI_DATA12	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D12__EMI_DATA12	/;"	d
MX28_PAD_EMI_D13__EMI_DATA13	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D13__EMI_DATA13	/;"	d
MX28_PAD_EMI_D14__EMI_DATA14	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D14__EMI_DATA14	/;"	d
MX28_PAD_EMI_D15__EMI_DATA15	imx28-pinfunc.h	/^#define MX28_PAD_EMI_D15__EMI_DATA15	/;"	d
MX28_PAD_EMI_DDR_OPEN_FB__EMI_DDR_OPEN_FEEDBACK	imx28-pinfunc.h	/^#define MX28_PAD_EMI_DDR_OPEN_FB__EMI_DDR_OPEN_FEEDBACK	/;"	d
MX28_PAD_EMI_DDR_OPEN__EMI_DDR_OPEN	imx28-pinfunc.h	/^#define MX28_PAD_EMI_DDR_OPEN__EMI_DDR_OPEN	/;"	d
MX28_PAD_EMI_DQM0__EMI_DQM0	imx28-pinfunc.h	/^#define MX28_PAD_EMI_DQM0__EMI_DQM0	/;"	d
MX28_PAD_EMI_DQM1__EMI_DQM1	imx28-pinfunc.h	/^#define MX28_PAD_EMI_DQM1__EMI_DQM1	/;"	d
MX28_PAD_EMI_DQS0__EMI_DQS0	imx28-pinfunc.h	/^#define MX28_PAD_EMI_DQS0__EMI_DQS0	/;"	d
MX28_PAD_EMI_DQS1__EMI_DQS1	imx28-pinfunc.h	/^#define MX28_PAD_EMI_DQS1__EMI_DQS1	/;"	d
MX28_PAD_EMI_ODT0__EMI_ODT0	imx28-pinfunc.h	/^#define MX28_PAD_EMI_ODT0__EMI_ODT0	/;"	d
MX28_PAD_EMI_ODT1__EMI_ODT1	imx28-pinfunc.h	/^#define MX28_PAD_EMI_ODT1__EMI_ODT1	/;"	d
MX28_PAD_EMI_RASN__EMI_RASN	imx28-pinfunc.h	/^#define MX28_PAD_EMI_RASN__EMI_RASN	/;"	d
MX28_PAD_EMI_WEN__EMI_WEN	imx28-pinfunc.h	/^#define MX28_PAD_EMI_WEN__EMI_WEN	/;"	d
MX28_PAD_ENET0_COL__ENET0_1588_EVENT3_OUT	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_COL__ENET0_1588_EVENT3_OUT	/;"	d
MX28_PAD_ENET0_COL__ENET0_COL	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_COL__ENET0_COL	/;"	d
MX28_PAD_ENET0_COL__ENET1_TX_EN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_COL__ENET1_TX_EN	/;"	d
MX28_PAD_ENET0_COL__GPIO_4_14	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_COL__GPIO_4_14	/;"	d
MX28_PAD_ENET0_CRS__ENET0_1588_EVENT3_IN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_CRS__ENET0_1588_EVENT3_IN	/;"	d
MX28_PAD_ENET0_CRS__ENET0_CRS	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_CRS__ENET0_CRS	/;"	d
MX28_PAD_ENET0_CRS__ENET1_RX_EN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_CRS__ENET1_RX_EN	/;"	d
MX28_PAD_ENET0_CRS__GPIO_4_15	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_CRS__GPIO_4_15	/;"	d
MX28_PAD_ENET0_MDC__ENET0_MDC	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDC__ENET0_MDC	/;"	d
MX28_PAD_ENET0_MDC__GPIO_4_0	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDC__GPIO_4_0	/;"	d
MX28_PAD_ENET0_MDC__GPMI_CE4N	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDC__GPMI_CE4N	/;"	d
MX28_PAD_ENET0_MDC__SAIF0_SDATA1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDC__SAIF0_SDATA1	/;"	d
MX28_PAD_ENET0_MDIO__ENET0_MDIO	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDIO__ENET0_MDIO	/;"	d
MX28_PAD_ENET0_MDIO__GPIO_4_1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDIO__GPIO_4_1	/;"	d
MX28_PAD_ENET0_MDIO__GPMI_CE5N	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDIO__GPMI_CE5N	/;"	d
MX28_PAD_ENET0_MDIO__SAIF0_SDATA2	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_MDIO__SAIF0_SDATA2	/;"	d
MX28_PAD_ENET0_RXD0__ENET0_RXD0	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD0__ENET0_RXD0	/;"	d
MX28_PAD_ENET0_RXD0__GPIO_4_3	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD0__GPIO_4_3	/;"	d
MX28_PAD_ENET0_RXD0__GPMI_CE7N	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD0__GPMI_CE7N	/;"	d
MX28_PAD_ENET0_RXD0__SAIF1_SDATA2	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD0__SAIF1_SDATA2	/;"	d
MX28_PAD_ENET0_RXD1__ENET0_RXD1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD1__ENET0_RXD1	/;"	d
MX28_PAD_ENET0_RXD1__GPIO_4_4	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD1__GPIO_4_4	/;"	d
MX28_PAD_ENET0_RXD1__GPMI_READY4	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD1__GPMI_READY4	/;"	d
MX28_PAD_ENET0_RXD2__ENET0_1588_EVENT0_OUT	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD2__ENET0_1588_EVENT0_OUT	/;"	d
MX28_PAD_ENET0_RXD2__ENET0_RXD2	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD2__ENET0_RXD2	/;"	d
MX28_PAD_ENET0_RXD2__ENET1_RXD0	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD2__ENET1_RXD0	/;"	d
MX28_PAD_ENET0_RXD2__GPIO_4_9	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD2__GPIO_4_9	/;"	d
MX28_PAD_ENET0_RXD3__ENET0_1588_EVENT0_IN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD3__ENET0_1588_EVENT0_IN	/;"	d
MX28_PAD_ENET0_RXD3__ENET0_RXD3	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD3__ENET0_RXD3	/;"	d
MX28_PAD_ENET0_RXD3__ENET1_RXD1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD3__ENET1_RXD1	/;"	d
MX28_PAD_ENET0_RXD3__GPIO_4_10	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RXD3__GPIO_4_10	/;"	d
MX28_PAD_ENET0_RX_CLK__ENET0_1588_EVENT2_IN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_CLK__ENET0_1588_EVENT2_IN	/;"	d
MX28_PAD_ENET0_RX_CLK__ENET0_RX_CLK	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_CLK__ENET0_RX_CLK	/;"	d
MX28_PAD_ENET0_RX_CLK__ENET0_RX_ER	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_CLK__ENET0_RX_ER	/;"	d
MX28_PAD_ENET0_RX_CLK__GPIO_4_13	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_CLK__GPIO_4_13	/;"	d
MX28_PAD_ENET0_RX_EN__ENET0_RX_EN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_EN__ENET0_RX_EN	/;"	d
MX28_PAD_ENET0_RX_EN__GPIO_4_2	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_EN__GPIO_4_2	/;"	d
MX28_PAD_ENET0_RX_EN__GPMI_CE6N	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_EN__GPMI_CE6N	/;"	d
MX28_PAD_ENET0_RX_EN__SAIF1_SDATA1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_RX_EN__SAIF1_SDATA1	/;"	d
MX28_PAD_ENET0_TXD0__ENET0_TXD0	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD0__ENET0_TXD0	/;"	d
MX28_PAD_ENET0_TXD0__GPIO_4_7	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD0__GPIO_4_7	/;"	d
MX28_PAD_ENET0_TXD0__GPMI_READY6	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD0__GPMI_READY6	/;"	d
MX28_PAD_ENET0_TXD1__ENET0_TXD1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD1__ENET0_TXD1	/;"	d
MX28_PAD_ENET0_TXD1__GPIO_4_8	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD1__GPIO_4_8	/;"	d
MX28_PAD_ENET0_TXD1__GPMI_READY7	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD1__GPMI_READY7	/;"	d
MX28_PAD_ENET0_TXD2__ENET0_1588_EVENT1_OUT	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD2__ENET0_1588_EVENT1_OUT	/;"	d
MX28_PAD_ENET0_TXD2__ENET0_TXD2	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD2__ENET0_TXD2	/;"	d
MX28_PAD_ENET0_TXD2__ENET1_TXD0	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD2__ENET1_TXD0	/;"	d
MX28_PAD_ENET0_TXD2__GPIO_4_11	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD2__GPIO_4_11	/;"	d
MX28_PAD_ENET0_TXD3__ENET0_1588_EVENT1_IN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD3__ENET0_1588_EVENT1_IN	/;"	d
MX28_PAD_ENET0_TXD3__ENET0_TXD3	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD3__ENET0_TXD3	/;"	d
MX28_PAD_ENET0_TXD3__ENET1_TXD1	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD3__ENET1_TXD1	/;"	d
MX28_PAD_ENET0_TXD3__GPIO_4_12	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TXD3__GPIO_4_12	/;"	d
MX28_PAD_ENET0_TX_CLK__ENET0_1588_EVENT2_OUT	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_CLK__ENET0_1588_EVENT2_OUT	/;"	d
MX28_PAD_ENET0_TX_CLK__ENET0_TX_CLK	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_CLK__ENET0_TX_CLK	/;"	d
MX28_PAD_ENET0_TX_CLK__GPIO_4_5	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_CLK__GPIO_4_5	/;"	d
MX28_PAD_ENET0_TX_CLK__HSADC_TRIGGER	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_CLK__HSADC_TRIGGER	/;"	d
MX28_PAD_ENET0_TX_EN__ENET0_TX_EN	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_EN__ENET0_TX_EN	/;"	d
MX28_PAD_ENET0_TX_EN__GPIO_4_6	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_EN__GPIO_4_6	/;"	d
MX28_PAD_ENET0_TX_EN__GPMI_READY5	imx28-pinfunc.h	/^#define MX28_PAD_ENET0_TX_EN__GPMI_READY5	/;"	d
MX28_PAD_ENET_CLK__CLKCTRL_ENET	imx28-pinfunc.h	/^#define MX28_PAD_ENET_CLK__CLKCTRL_ENET	/;"	d
MX28_PAD_ENET_CLK__GPIO_4_16	imx28-pinfunc.h	/^#define MX28_PAD_ENET_CLK__GPIO_4_16	/;"	d
MX28_PAD_GPMI_ALE__GPIO_0_26	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_ALE__GPIO_0_26	/;"	d
MX28_PAD_GPMI_ALE__GPMI_ALE	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_ALE__GPMI_ALE	/;"	d
MX28_PAD_GPMI_ALE__SSP3_D1	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_ALE__SSP3_D1	/;"	d
MX28_PAD_GPMI_ALE__SSP3_D4	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_ALE__SSP3_D4	/;"	d
MX28_PAD_GPMI_CE0N__GPIO_0_16	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE0N__GPIO_0_16	/;"	d
MX28_PAD_GPMI_CE0N__GPMI_CE0N	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE0N__GPMI_CE0N	/;"	d
MX28_PAD_GPMI_CE0N__SSP3_D0	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE0N__SSP3_D0	/;"	d
MX28_PAD_GPMI_CE1N__GPIO_0_17	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE1N__GPIO_0_17	/;"	d
MX28_PAD_GPMI_CE1N__GPMI_CE1N	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE1N__GPMI_CE1N	/;"	d
MX28_PAD_GPMI_CE1N__SSP3_D3	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE1N__SSP3_D3	/;"	d
MX28_PAD_GPMI_CE2N__CAN1_TX	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE2N__CAN1_TX	/;"	d
MX28_PAD_GPMI_CE2N__ENET0_RX_ER	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE2N__ENET0_RX_ER	/;"	d
MX28_PAD_GPMI_CE2N__GPIO_0_18	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE2N__GPIO_0_18	/;"	d
MX28_PAD_GPMI_CE2N__GPMI_CE2N	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE2N__GPMI_CE2N	/;"	d
MX28_PAD_GPMI_CE3N__CAN1_RX	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE3N__CAN1_RX	/;"	d
MX28_PAD_GPMI_CE3N__GPIO_0_19	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE3N__GPIO_0_19	/;"	d
MX28_PAD_GPMI_CE3N__GPMI_CE3N	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE3N__GPMI_CE3N	/;"	d
MX28_PAD_GPMI_CE3N__SAIF1_MCLK	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CE3N__SAIF1_MCLK	/;"	d
MX28_PAD_GPMI_CLE__GPIO_0_27	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CLE__GPIO_0_27	/;"	d
MX28_PAD_GPMI_CLE__GPMI_CLE	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CLE__GPMI_CLE	/;"	d
MX28_PAD_GPMI_CLE__SSP3_D2	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CLE__SSP3_D2	/;"	d
MX28_PAD_GPMI_CLE__SSP3_D5	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_CLE__SSP3_D5	/;"	d
MX28_PAD_GPMI_D00__GPIO_0_0	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D00__GPIO_0_0	/;"	d
MX28_PAD_GPMI_D00__GPMI_D0	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D00__GPMI_D0	/;"	d
MX28_PAD_GPMI_D00__SSP1_D0	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D00__SSP1_D0	/;"	d
MX28_PAD_GPMI_D01__GPIO_0_1	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D01__GPIO_0_1	/;"	d
MX28_PAD_GPMI_D01__GPMI_D1	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D01__GPMI_D1	/;"	d
MX28_PAD_GPMI_D01__SSP1_D1	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D01__SSP1_D1	/;"	d
MX28_PAD_GPMI_D02__GPIO_0_2	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D02__GPIO_0_2	/;"	d
MX28_PAD_GPMI_D02__GPMI_D2	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D02__GPMI_D2	/;"	d
MX28_PAD_GPMI_D02__SSP1_D2	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D02__SSP1_D2	/;"	d
MX28_PAD_GPMI_D03__GPIO_0_3	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D03__GPIO_0_3	/;"	d
MX28_PAD_GPMI_D03__GPMI_D3	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D03__GPMI_D3	/;"	d
MX28_PAD_GPMI_D03__SSP1_D3	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D03__SSP1_D3	/;"	d
MX28_PAD_GPMI_D04__GPIO_0_4	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D04__GPIO_0_4	/;"	d
MX28_PAD_GPMI_D04__GPMI_D4	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D04__GPMI_D4	/;"	d
MX28_PAD_GPMI_D04__SSP1_D4	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D04__SSP1_D4	/;"	d
MX28_PAD_GPMI_D05__GPIO_0_5	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D05__GPIO_0_5	/;"	d
MX28_PAD_GPMI_D05__GPMI_D5	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D05__GPMI_D5	/;"	d
MX28_PAD_GPMI_D05__SSP1_D5	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D05__SSP1_D5	/;"	d
MX28_PAD_GPMI_D06__GPIO_0_6	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D06__GPIO_0_6	/;"	d
MX28_PAD_GPMI_D06__GPMI_D6	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D06__GPMI_D6	/;"	d
MX28_PAD_GPMI_D06__SSP1_D6	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D06__SSP1_D6	/;"	d
MX28_PAD_GPMI_D07__GPIO_0_7	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D07__GPIO_0_7	/;"	d
MX28_PAD_GPMI_D07__GPMI_D7	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D07__GPMI_D7	/;"	d
MX28_PAD_GPMI_D07__SSP1_D7	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_D07__SSP1_D7	/;"	d
MX28_PAD_GPMI_RDN__GPIO_0_24	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDN__GPIO_0_24	/;"	d
MX28_PAD_GPMI_RDN__GPMI_RDN	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDN__GPMI_RDN	/;"	d
MX28_PAD_GPMI_RDN__SSP3_SCK	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDN__SSP3_SCK	/;"	d
MX28_PAD_GPMI_RDY0__GPIO_0_20	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY0__GPIO_0_20	/;"	d
MX28_PAD_GPMI_RDY0__GPMI_READY0	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY0__GPMI_READY0	/;"	d
MX28_PAD_GPMI_RDY0__SSP1_CARD_DETECT	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY0__SSP1_CARD_DETECT	/;"	d
MX28_PAD_GPMI_RDY0__USB0_ID	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY0__USB0_ID	/;"	d
MX28_PAD_GPMI_RDY1__GPIO_0_21	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY1__GPIO_0_21	/;"	d
MX28_PAD_GPMI_RDY1__GPMI_READY1	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY1__GPMI_READY1	/;"	d
MX28_PAD_GPMI_RDY1__SSP1_CMD	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY1__SSP1_CMD	/;"	d
MX28_PAD_GPMI_RDY2__CAN0_TX	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY2__CAN0_TX	/;"	d
MX28_PAD_GPMI_RDY2__ENET0_TX_ER	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY2__ENET0_TX_ER	/;"	d
MX28_PAD_GPMI_RDY2__GPIO_0_22	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY2__GPIO_0_22	/;"	d
MX28_PAD_GPMI_RDY2__GPMI_READY2	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY2__GPMI_READY2	/;"	d
MX28_PAD_GPMI_RDY3__CAN0_RX	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY3__CAN0_RX	/;"	d
MX28_PAD_GPMI_RDY3__GPIO_0_23	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY3__GPIO_0_23	/;"	d
MX28_PAD_GPMI_RDY3__GPMI_READY3	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY3__GPMI_READY3	/;"	d
MX28_PAD_GPMI_RDY3__HSADC_TRIGGER	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RDY3__HSADC_TRIGGER	/;"	d
MX28_PAD_GPMI_RESETN__GPIO_0_28	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RESETN__GPIO_0_28	/;"	d
MX28_PAD_GPMI_RESETN__GPMI_RESETN	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RESETN__GPMI_RESETN	/;"	d
MX28_PAD_GPMI_RESETN__SSP3_CMD	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_RESETN__SSP3_CMD	/;"	d
MX28_PAD_GPMI_WRN__GPIO_0_25	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_WRN__GPIO_0_25	/;"	d
MX28_PAD_GPMI_WRN__GPMI_WRN	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_WRN__GPMI_WRN	/;"	d
MX28_PAD_GPMI_WRN__SSP1_SCK	imx28-pinfunc.h	/^#define MX28_PAD_GPMI_WRN__SSP1_SCK	/;"	d
MX28_PAD_I2C0_SCL__DUART_RX	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SCL__DUART_RX	/;"	d
MX28_PAD_I2C0_SCL__GPIO_3_24	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SCL__GPIO_3_24	/;"	d
MX28_PAD_I2C0_SCL__I2C0_SCL	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SCL__I2C0_SCL	/;"	d
MX28_PAD_I2C0_SCL__TIMROT_ROTARYA	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SCL__TIMROT_ROTARYA	/;"	d
MX28_PAD_I2C0_SDA__DUART_TX	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SDA__DUART_TX	/;"	d
MX28_PAD_I2C0_SDA__GPIO_3_25	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SDA__GPIO_3_25	/;"	d
MX28_PAD_I2C0_SDA__I2C0_SDA	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SDA__I2C0_SDA	/;"	d
MX28_PAD_I2C0_SDA__TIMROT_ROTARYB	imx28-pinfunc.h	/^#define MX28_PAD_I2C0_SDA__TIMROT_ROTARYB	/;"	d
MX28_PAD_JTAG_RTCK__GPIO_4_20	imx28-pinfunc.h	/^#define MX28_PAD_JTAG_RTCK__GPIO_4_20	/;"	d
MX28_PAD_JTAG_RTCK__JTAG_RTCK	imx28-pinfunc.h	/^#define MX28_PAD_JTAG_RTCK__JTAG_RTCK	/;"	d
MX28_PAD_LCD_CS__GPIO_1_27	imx28-pinfunc.h	/^#define MX28_PAD_LCD_CS__GPIO_1_27	/;"	d
MX28_PAD_LCD_CS__LCD_CS	imx28-pinfunc.h	/^#define MX28_PAD_LCD_CS__LCD_CS	/;"	d
MX28_PAD_LCD_CS__LCD_ENABLE	imx28-pinfunc.h	/^#define MX28_PAD_LCD_CS__LCD_ENABLE	/;"	d
MX28_PAD_LCD_D00__ETM_DA0	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D00__ETM_DA0	/;"	d
MX28_PAD_LCD_D00__GPIO_1_0	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D00__GPIO_1_0	/;"	d
MX28_PAD_LCD_D00__LCD_D0	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D00__LCD_D0	/;"	d
MX28_PAD_LCD_D01__ETM_DA1	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D01__ETM_DA1	/;"	d
MX28_PAD_LCD_D01__GPIO_1_1	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D01__GPIO_1_1	/;"	d
MX28_PAD_LCD_D01__LCD_D1	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D01__LCD_D1	/;"	d
MX28_PAD_LCD_D02__ETM_DA2	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D02__ETM_DA2	/;"	d
MX28_PAD_LCD_D02__GPIO_1_2	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D02__GPIO_1_2	/;"	d
MX28_PAD_LCD_D02__LCD_D2	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D02__LCD_D2	/;"	d
MX28_PAD_LCD_D03__ETM_DA3	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D03__ETM_DA3	/;"	d
MX28_PAD_LCD_D03__ETM_DA8	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D03__ETM_DA8	/;"	d
MX28_PAD_LCD_D03__GPIO_1_3	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D03__GPIO_1_3	/;"	d
MX28_PAD_LCD_D03__LCD_D3	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D03__LCD_D3	/;"	d
MX28_PAD_LCD_D04__ETM_DA4	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D04__ETM_DA4	/;"	d
MX28_PAD_LCD_D04__ETM_DA9	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D04__ETM_DA9	/;"	d
MX28_PAD_LCD_D04__GPIO_1_4	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D04__GPIO_1_4	/;"	d
MX28_PAD_LCD_D04__LCD_D4	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D04__LCD_D4	/;"	d
MX28_PAD_LCD_D05__ETM_DA5	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D05__ETM_DA5	/;"	d
MX28_PAD_LCD_D05__GPIO_1_5	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D05__GPIO_1_5	/;"	d
MX28_PAD_LCD_D05__LCD_D5	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D05__LCD_D5	/;"	d
MX28_PAD_LCD_D06__ETM_DA6	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D06__ETM_DA6	/;"	d
MX28_PAD_LCD_D06__GPIO_1_6	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D06__GPIO_1_6	/;"	d
MX28_PAD_LCD_D06__LCD_D6	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D06__LCD_D6	/;"	d
MX28_PAD_LCD_D07__ETM_DA7	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D07__ETM_DA7	/;"	d
MX28_PAD_LCD_D07__GPIO_1_7	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D07__GPIO_1_7	/;"	d
MX28_PAD_LCD_D07__LCD_D7	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D07__LCD_D7	/;"	d
MX28_PAD_LCD_D08__ETM_DA3	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D08__ETM_DA3	/;"	d
MX28_PAD_LCD_D08__ETM_DA8	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D08__ETM_DA8	/;"	d
MX28_PAD_LCD_D08__GPIO_1_8	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D08__GPIO_1_8	/;"	d
MX28_PAD_LCD_D08__LCD_D8	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D08__LCD_D8	/;"	d
MX28_PAD_LCD_D09__ETM_DA4	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D09__ETM_DA4	/;"	d
MX28_PAD_LCD_D09__ETM_DA9	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D09__ETM_DA9	/;"	d
MX28_PAD_LCD_D09__GPIO_1_9	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D09__GPIO_1_9	/;"	d
MX28_PAD_LCD_D09__LCD_D9	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D09__LCD_D9	/;"	d
MX28_PAD_LCD_D10__ETM_DA10	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D10__ETM_DA10	/;"	d
MX28_PAD_LCD_D10__GPIO_1_10	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D10__GPIO_1_10	/;"	d
MX28_PAD_LCD_D10__LCD_D10	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D10__LCD_D10	/;"	d
MX28_PAD_LCD_D11__ETM_DA11	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D11__ETM_DA11	/;"	d
MX28_PAD_LCD_D11__GPIO_1_11	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D11__GPIO_1_11	/;"	d
MX28_PAD_LCD_D11__LCD_D11	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D11__LCD_D11	/;"	d
MX28_PAD_LCD_D12__ETM_DA12	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D12__ETM_DA12	/;"	d
MX28_PAD_LCD_D12__GPIO_1_12	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D12__GPIO_1_12	/;"	d
MX28_PAD_LCD_D12__LCD_D12	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D12__LCD_D12	/;"	d
MX28_PAD_LCD_D13__ETM_DA13	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D13__ETM_DA13	/;"	d
MX28_PAD_LCD_D13__GPIO_1_13	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D13__GPIO_1_13	/;"	d
MX28_PAD_LCD_D13__LCD_D13	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D13__LCD_D13	/;"	d
MX28_PAD_LCD_D14__ETM_DA14	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D14__ETM_DA14	/;"	d
MX28_PAD_LCD_D14__GPIO_1_14	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D14__GPIO_1_14	/;"	d
MX28_PAD_LCD_D14__LCD_D14	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D14__LCD_D14	/;"	d
MX28_PAD_LCD_D15__ETM_DA15	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D15__ETM_DA15	/;"	d
MX28_PAD_LCD_D15__GPIO_1_15	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D15__GPIO_1_15	/;"	d
MX28_PAD_LCD_D15__LCD_D15	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D15__LCD_D15	/;"	d
MX28_PAD_LCD_D16__ETM_DA7	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D16__ETM_DA7	/;"	d
MX28_PAD_LCD_D16__GPIO_1_16	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D16__GPIO_1_16	/;"	d
MX28_PAD_LCD_D16__LCD_D16	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D16__LCD_D16	/;"	d
MX28_PAD_LCD_D17__ETM_DA6	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D17__ETM_DA6	/;"	d
MX28_PAD_LCD_D17__GPIO_1_17	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D17__GPIO_1_17	/;"	d
MX28_PAD_LCD_D17__LCD_D17	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D17__LCD_D17	/;"	d
MX28_PAD_LCD_D18__ETM_DA5	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D18__ETM_DA5	/;"	d
MX28_PAD_LCD_D18__GPIO_1_18	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D18__GPIO_1_18	/;"	d
MX28_PAD_LCD_D18__LCD_D18	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D18__LCD_D18	/;"	d
MX28_PAD_LCD_D19__ETM_DA4	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D19__ETM_DA4	/;"	d
MX28_PAD_LCD_D19__GPIO_1_19	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D19__GPIO_1_19	/;"	d
MX28_PAD_LCD_D19__LCD_D19	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D19__LCD_D19	/;"	d
MX28_PAD_LCD_D20__ENET1_1588_EVENT2_OUT	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D20__ENET1_1588_EVENT2_OUT	/;"	d
MX28_PAD_LCD_D20__ETM_DA3	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D20__ETM_DA3	/;"	d
MX28_PAD_LCD_D20__GPIO_1_20	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D20__GPIO_1_20	/;"	d
MX28_PAD_LCD_D20__LCD_D20	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D20__LCD_D20	/;"	d
MX28_PAD_LCD_D21__ENET1_1588_EVENT2_IN	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D21__ENET1_1588_EVENT2_IN	/;"	d
MX28_PAD_LCD_D21__ETM_DA2	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D21__ETM_DA2	/;"	d
MX28_PAD_LCD_D21__GPIO_1_21	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D21__GPIO_1_21	/;"	d
MX28_PAD_LCD_D21__LCD_D21	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D21__LCD_D21	/;"	d
MX28_PAD_LCD_D22__ENET1_1588_EVENT3_OUT	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D22__ENET1_1588_EVENT3_OUT	/;"	d
MX28_PAD_LCD_D22__ETM_DA1	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D22__ETM_DA1	/;"	d
MX28_PAD_LCD_D22__GPIO_1_22	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D22__GPIO_1_22	/;"	d
MX28_PAD_LCD_D22__LCD_D22	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D22__LCD_D22	/;"	d
MX28_PAD_LCD_D23__ENET1_1588_EVENT3_IN	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D23__ENET1_1588_EVENT3_IN	/;"	d
MX28_PAD_LCD_D23__ETM_DA0	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D23__ETM_DA0	/;"	d
MX28_PAD_LCD_D23__GPIO_1_23	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D23__GPIO_1_23	/;"	d
MX28_PAD_LCD_D23__LCD_D23	imx28-pinfunc.h	/^#define MX28_PAD_LCD_D23__LCD_D23	/;"	d
MX28_PAD_LCD_DOTCLK__ETM_TCLK	imx28-pinfunc.h	/^#define MX28_PAD_LCD_DOTCLK__ETM_TCLK	/;"	d
MX28_PAD_LCD_DOTCLK__GPIO_1_30	imx28-pinfunc.h	/^#define MX28_PAD_LCD_DOTCLK__GPIO_1_30	/;"	d
MX28_PAD_LCD_DOTCLK__LCD_DOTCLK	imx28-pinfunc.h	/^#define MX28_PAD_LCD_DOTCLK__LCD_DOTCLK	/;"	d
MX28_PAD_LCD_DOTCLK__SAIF1_MCLK	imx28-pinfunc.h	/^#define MX28_PAD_LCD_DOTCLK__SAIF1_MCLK	/;"	d
MX28_PAD_LCD_ENABLE__GPIO_1_31	imx28-pinfunc.h	/^#define MX28_PAD_LCD_ENABLE__GPIO_1_31	/;"	d
MX28_PAD_LCD_ENABLE__LCD_ENABLE	imx28-pinfunc.h	/^#define MX28_PAD_LCD_ENABLE__LCD_ENABLE	/;"	d
MX28_PAD_LCD_HSYNC__ETM_TCTL	imx28-pinfunc.h	/^#define MX28_PAD_LCD_HSYNC__ETM_TCTL	/;"	d
MX28_PAD_LCD_HSYNC__GPIO_1_29	imx28-pinfunc.h	/^#define MX28_PAD_LCD_HSYNC__GPIO_1_29	/;"	d
MX28_PAD_LCD_HSYNC__LCD_HSYNC	imx28-pinfunc.h	/^#define MX28_PAD_LCD_HSYNC__LCD_HSYNC	/;"	d
MX28_PAD_LCD_HSYNC__SAIF1_SDATA1	imx28-pinfunc.h	/^#define MX28_PAD_LCD_HSYNC__SAIF1_SDATA1	/;"	d
MX28_PAD_LCD_RD_E__ETM_TCTL	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RD_E__ETM_TCTL	/;"	d
MX28_PAD_LCD_RD_E__GPIO_1_24	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RD_E__GPIO_1_24	/;"	d
MX28_PAD_LCD_RD_E__LCD_RD_E	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RD_E__LCD_RD_E	/;"	d
MX28_PAD_LCD_RD_E__LCD_VSYNC	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RD_E__LCD_VSYNC	/;"	d
MX28_PAD_LCD_RESET__GPIO_3_30	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RESET__GPIO_3_30	/;"	d
MX28_PAD_LCD_RESET__LCD_RESET	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RESET__LCD_RESET	/;"	d
MX28_PAD_LCD_RESET__LCD_VSYNC	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RESET__LCD_VSYNC	/;"	d
MX28_PAD_LCD_RS__GPIO_1_26	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RS__GPIO_1_26	/;"	d
MX28_PAD_LCD_RS__LCD_DOTCLK	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RS__LCD_DOTCLK	/;"	d
MX28_PAD_LCD_RS__LCD_RS	imx28-pinfunc.h	/^#define MX28_PAD_LCD_RS__LCD_RS	/;"	d
MX28_PAD_LCD_VSYNC__GPIO_1_28	imx28-pinfunc.h	/^#define MX28_PAD_LCD_VSYNC__GPIO_1_28	/;"	d
MX28_PAD_LCD_VSYNC__LCD_VSYNC	imx28-pinfunc.h	/^#define MX28_PAD_LCD_VSYNC__LCD_VSYNC	/;"	d
MX28_PAD_LCD_VSYNC__SAIF1_SDATA0	imx28-pinfunc.h	/^#define MX28_PAD_LCD_VSYNC__SAIF1_SDATA0	/;"	d
MX28_PAD_LCD_WR_RWN__ETM_TCLK	imx28-pinfunc.h	/^#define MX28_PAD_LCD_WR_RWN__ETM_TCLK	/;"	d
MX28_PAD_LCD_WR_RWN__GPIO_1_25	imx28-pinfunc.h	/^#define MX28_PAD_LCD_WR_RWN__GPIO_1_25	/;"	d
MX28_PAD_LCD_WR_RWN__LCD_HSYNC	imx28-pinfunc.h	/^#define MX28_PAD_LCD_WR_RWN__LCD_HSYNC	/;"	d
MX28_PAD_LCD_WR_RWN__LCD_WR_RWN	imx28-pinfunc.h	/^#define MX28_PAD_LCD_WR_RWN__LCD_WR_RWN	/;"	d
MX28_PAD_PWM0__DUART_RX	imx28-pinfunc.h	/^#define MX28_PAD_PWM0__DUART_RX	/;"	d
MX28_PAD_PWM0__GPIO_3_16	imx28-pinfunc.h	/^#define MX28_PAD_PWM0__GPIO_3_16	/;"	d
MX28_PAD_PWM0__I2C1_SCL	imx28-pinfunc.h	/^#define MX28_PAD_PWM0__I2C1_SCL	/;"	d
MX28_PAD_PWM0__PWM_0	imx28-pinfunc.h	/^#define MX28_PAD_PWM0__PWM_0	/;"	d
MX28_PAD_PWM1__DUART_TX	imx28-pinfunc.h	/^#define MX28_PAD_PWM1__DUART_TX	/;"	d
MX28_PAD_PWM1__GPIO_3_17	imx28-pinfunc.h	/^#define MX28_PAD_PWM1__GPIO_3_17	/;"	d
MX28_PAD_PWM1__I2C1_SDA	imx28-pinfunc.h	/^#define MX28_PAD_PWM1__I2C1_SDA	/;"	d
MX28_PAD_PWM1__PWM_1	imx28-pinfunc.h	/^#define MX28_PAD_PWM1__PWM_1	/;"	d
MX28_PAD_PWM2__GPIO_3_18	imx28-pinfunc.h	/^#define MX28_PAD_PWM2__GPIO_3_18	/;"	d
MX28_PAD_PWM2__PWM_2	imx28-pinfunc.h	/^#define MX28_PAD_PWM2__PWM_2	/;"	d
MX28_PAD_PWM2__USB0_ID	imx28-pinfunc.h	/^#define MX28_PAD_PWM2__USB0_ID	/;"	d
MX28_PAD_PWM2__USB1_OVERCURRENT	imx28-pinfunc.h	/^#define MX28_PAD_PWM2__USB1_OVERCURRENT	/;"	d
MX28_PAD_PWM3__GPIO_3_28	imx28-pinfunc.h	/^#define MX28_PAD_PWM3__GPIO_3_28	/;"	d
MX28_PAD_PWM3__PWM_3	imx28-pinfunc.h	/^#define MX28_PAD_PWM3__PWM_3	/;"	d
MX28_PAD_PWM4__GPIO_3_29	imx28-pinfunc.h	/^#define MX28_PAD_PWM4__GPIO_3_29	/;"	d
MX28_PAD_PWM4__PWM_4	imx28-pinfunc.h	/^#define MX28_PAD_PWM4__PWM_4	/;"	d
MX28_PAD_SAIF0_BITCLK__AUART4_RX	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_BITCLK__AUART4_RX	/;"	d
MX28_PAD_SAIF0_BITCLK__GPIO_3_22	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_BITCLK__GPIO_3_22	/;"	d
MX28_PAD_SAIF0_BITCLK__PWM_5	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_BITCLK__PWM_5	/;"	d
MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_BITCLK__SAIF0_BITCLK	/;"	d
MX28_PAD_SAIF0_LRCLK__AUART4_RTS	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_LRCLK__AUART4_RTS	/;"	d
MX28_PAD_SAIF0_LRCLK__GPIO_3_21	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_LRCLK__GPIO_3_21	/;"	d
MX28_PAD_SAIF0_LRCLK__PWM_4	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_LRCLK__PWM_4	/;"	d
MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_LRCLK__SAIF0_LRCLK	/;"	d
MX28_PAD_SAIF0_MCLK__AUART4_CTS	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_MCLK__AUART4_CTS	/;"	d
MX28_PAD_SAIF0_MCLK__GPIO_3_20	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_MCLK__GPIO_3_20	/;"	d
MX28_PAD_SAIF0_MCLK__PWM_3	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_MCLK__PWM_3	/;"	d
MX28_PAD_SAIF0_MCLK__SAIF0_MCLK	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_MCLK__SAIF0_MCLK	/;"	d
MX28_PAD_SAIF0_SDATA0__AUART4_TX	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_SDATA0__AUART4_TX	/;"	d
MX28_PAD_SAIF0_SDATA0__GPIO_3_23	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_SDATA0__GPIO_3_23	/;"	d
MX28_PAD_SAIF0_SDATA0__PWM_6	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_SDATA0__PWM_6	/;"	d
MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0	imx28-pinfunc.h	/^#define MX28_PAD_SAIF0_SDATA0__SAIF0_SDATA0	/;"	d
MX28_PAD_SAIF1_SDATA0__GPIO_3_26	imx28-pinfunc.h	/^#define MX28_PAD_SAIF1_SDATA0__GPIO_3_26	/;"	d
MX28_PAD_SAIF1_SDATA0__PWM_7	imx28-pinfunc.h	/^#define MX28_PAD_SAIF1_SDATA0__PWM_7	/;"	d
MX28_PAD_SAIF1_SDATA0__SAIF0_SDATA1	imx28-pinfunc.h	/^#define MX28_PAD_SAIF1_SDATA0__SAIF0_SDATA1	/;"	d
MX28_PAD_SAIF1_SDATA0__SAIF1_SDATA0	imx28-pinfunc.h	/^#define MX28_PAD_SAIF1_SDATA0__SAIF1_SDATA0	/;"	d
MX28_PAD_SPDIF__ENET1_RX_ER	imx28-pinfunc.h	/^#define MX28_PAD_SPDIF__ENET1_RX_ER	/;"	d
MX28_PAD_SPDIF__GPIO_3_27	imx28-pinfunc.h	/^#define MX28_PAD_SPDIF__GPIO_3_27	/;"	d
MX28_PAD_SPDIF__SPDIF_TX	imx28-pinfunc.h	/^#define MX28_PAD_SPDIF__SPDIF_TX	/;"	d
MX28_PAD_SSP0_CMD__GPIO_2_8	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_CMD__GPIO_2_8	/;"	d
MX28_PAD_SSP0_CMD__SSP0_CMD	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_CMD__SSP0_CMD	/;"	d
MX28_PAD_SSP0_DATA0__GPIO_2_0	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA0__GPIO_2_0	/;"	d
MX28_PAD_SSP0_DATA0__SSP0_D0	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA0__SSP0_D0	/;"	d
MX28_PAD_SSP0_DATA1__GPIO_2_1	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA1__GPIO_2_1	/;"	d
MX28_PAD_SSP0_DATA1__SSP0_D1	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA1__SSP0_D1	/;"	d
MX28_PAD_SSP0_DATA2__GPIO_2_2	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA2__GPIO_2_2	/;"	d
MX28_PAD_SSP0_DATA2__SSP0_D2	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA2__SSP0_D2	/;"	d
MX28_PAD_SSP0_DATA3__GPIO_2_3	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA3__GPIO_2_3	/;"	d
MX28_PAD_SSP0_DATA3__SSP0_D3	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA3__SSP0_D3	/;"	d
MX28_PAD_SSP0_DATA4__GPIO_2_4	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA4__GPIO_2_4	/;"	d
MX28_PAD_SSP0_DATA4__SSP0_D4	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA4__SSP0_D4	/;"	d
MX28_PAD_SSP0_DATA4__SSP2_D0	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA4__SSP2_D0	/;"	d
MX28_PAD_SSP0_DATA5__GPIO_2_5	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA5__GPIO_2_5	/;"	d
MX28_PAD_SSP0_DATA5__SSP0_D5	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA5__SSP0_D5	/;"	d
MX28_PAD_SSP0_DATA5__SSP2_D3	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA5__SSP2_D3	/;"	d
MX28_PAD_SSP0_DATA6__GPIO_2_6	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA6__GPIO_2_6	/;"	d
MX28_PAD_SSP0_DATA6__SSP0_D6	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA6__SSP0_D6	/;"	d
MX28_PAD_SSP0_DATA6__SSP2_CMD	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA6__SSP2_CMD	/;"	d
MX28_PAD_SSP0_DATA7__GPIO_2_7	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA7__GPIO_2_7	/;"	d
MX28_PAD_SSP0_DATA7__SSP0_D7	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA7__SSP0_D7	/;"	d
MX28_PAD_SSP0_DATA7__SSP2_SCK	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DATA7__SSP2_SCK	/;"	d
MX28_PAD_SSP0_DETECT__GPIO_2_9	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DETECT__GPIO_2_9	/;"	d
MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_DETECT__SSP0_CARD_DETECT	/;"	d
MX28_PAD_SSP0_SCK__GPIO_2_10	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_SCK__GPIO_2_10	/;"	d
MX28_PAD_SSP0_SCK__SSP0_SCK	imx28-pinfunc.h	/^#define MX28_PAD_SSP0_SCK__SSP0_SCK	/;"	d
MX28_PAD_SSP1_CMD__ENET0_1588_EVENT2_IN	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_CMD__ENET0_1588_EVENT2_IN	/;"	d
MX28_PAD_SSP1_CMD__GPIO_2_13	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_CMD__GPIO_2_13	/;"	d
MX28_PAD_SSP1_CMD__SSP1_CMD	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_CMD__SSP1_CMD	/;"	d
MX28_PAD_SSP1_CMD__SSP2_D2	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_CMD__SSP2_D2	/;"	d
MX28_PAD_SSP1_DATA0__ENET0_1588_EVENT3_OUT	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA0__ENET0_1588_EVENT3_OUT	/;"	d
MX28_PAD_SSP1_DATA0__GPIO_2_14	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA0__GPIO_2_14	/;"	d
MX28_PAD_SSP1_DATA0__SSP1_D0	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA0__SSP1_D0	/;"	d
MX28_PAD_SSP1_DATA0__SSP2_D6	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA0__SSP2_D6	/;"	d
MX28_PAD_SSP1_DATA3__ENET0_1588_EVENT3_IN	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA3__ENET0_1588_EVENT3_IN	/;"	d
MX28_PAD_SSP1_DATA3__GPIO_2_15	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA3__GPIO_2_15	/;"	d
MX28_PAD_SSP1_DATA3__SSP1_D3	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA3__SSP1_D3	/;"	d
MX28_PAD_SSP1_DATA3__SSP2_D7	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_DATA3__SSP2_D7	/;"	d
MX28_PAD_SSP1_SCK__ENET0_1588_EVENT2_OUT	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_SCK__ENET0_1588_EVENT2_OUT	/;"	d
MX28_PAD_SSP1_SCK__GPIO_2_12	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_SCK__GPIO_2_12	/;"	d
MX28_PAD_SSP1_SCK__SSP1_SCK	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_SCK__SSP1_SCK	/;"	d
MX28_PAD_SSP1_SCK__SSP2_D1	imx28-pinfunc.h	/^#define MX28_PAD_SSP1_SCK__SSP2_D1	/;"	d
MX28_PAD_SSP2_MISO__AUART3_RX	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MISO__AUART3_RX	/;"	d
MX28_PAD_SSP2_MISO__GPIO_2_18	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MISO__GPIO_2_18	/;"	d
MX28_PAD_SSP2_MISO__SAIF1_SDATA1	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MISO__SAIF1_SDATA1	/;"	d
MX28_PAD_SSP2_MISO__SSP2_D0	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MISO__SSP2_D0	/;"	d
MX28_PAD_SSP2_MOSI__AUART2_TX	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MOSI__AUART2_TX	/;"	d
MX28_PAD_SSP2_MOSI__GPIO_2_17	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MOSI__GPIO_2_17	/;"	d
MX28_PAD_SSP2_MOSI__SAIF0_SDATA2	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MOSI__SAIF0_SDATA2	/;"	d
MX28_PAD_SSP2_MOSI__SSP2_CMD	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_MOSI__SSP2_CMD	/;"	d
MX28_PAD_SSP2_SCK__AUART2_RX	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SCK__AUART2_RX	/;"	d
MX28_PAD_SSP2_SCK__GPIO_2_16	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SCK__GPIO_2_16	/;"	d
MX28_PAD_SSP2_SCK__SAIF0_SDATA1	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SCK__SAIF0_SDATA1	/;"	d
MX28_PAD_SSP2_SCK__SSP2_SCK	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SCK__SSP2_SCK	/;"	d
MX28_PAD_SSP2_SS0__AUART3_TX	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS0__AUART3_TX	/;"	d
MX28_PAD_SSP2_SS0__GPIO_2_19	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS0__GPIO_2_19	/;"	d
MX28_PAD_SSP2_SS0__SAIF1_SDATA2	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS0__SAIF1_SDATA2	/;"	d
MX28_PAD_SSP2_SS0__SSP2_D3	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS0__SSP2_D3	/;"	d
MX28_PAD_SSP2_SS1__GPIO_2_20	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS1__GPIO_2_20	/;"	d
MX28_PAD_SSP2_SS1__SSP2_D1	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS1__SSP2_D1	/;"	d
MX28_PAD_SSP2_SS1__SSP2_D4	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS1__SSP2_D4	/;"	d
MX28_PAD_SSP2_SS1__USB1_OVERCURRENT	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS1__USB1_OVERCURRENT	/;"	d
MX28_PAD_SSP2_SS2__GPIO_2_21	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS2__GPIO_2_21	/;"	d
MX28_PAD_SSP2_SS2__SSP2_D2	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS2__SSP2_D2	/;"	d
MX28_PAD_SSP2_SS2__SSP2_D5	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS2__SSP2_D5	/;"	d
MX28_PAD_SSP2_SS2__USB0_OVERCURRENT	imx28-pinfunc.h	/^#define MX28_PAD_SSP2_SS2__USB0_OVERCURRENT	/;"	d
MX28_PAD_SSP3_MISO__AUART4_RTS	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MISO__AUART4_RTS	/;"	d
MX28_PAD_SSP3_MISO__ENET1_1588_EVENT1_OUT	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MISO__ENET1_1588_EVENT1_OUT	/;"	d
MX28_PAD_SSP3_MISO__GPIO_2_26	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MISO__GPIO_2_26	/;"	d
MX28_PAD_SSP3_MISO__SSP3_D0	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MISO__SSP3_D0	/;"	d
MX28_PAD_SSP3_MOSI__AUART4_RX	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MOSI__AUART4_RX	/;"	d
MX28_PAD_SSP3_MOSI__ENET1_1588_EVENT0_IN	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MOSI__ENET1_1588_EVENT0_IN	/;"	d
MX28_PAD_SSP3_MOSI__GPIO_2_25	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MOSI__GPIO_2_25	/;"	d
MX28_PAD_SSP3_MOSI__SSP3_CMD	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_MOSI__SSP3_CMD	/;"	d
MX28_PAD_SSP3_SCK__AUART4_TX	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SCK__AUART4_TX	/;"	d
MX28_PAD_SSP3_SCK__ENET1_1588_EVENT0_OUT	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SCK__ENET1_1588_EVENT0_OUT	/;"	d
MX28_PAD_SSP3_SCK__GPIO_2_24	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SCK__GPIO_2_24	/;"	d
MX28_PAD_SSP3_SCK__SSP3_SCK	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SCK__SSP3_SCK	/;"	d
MX28_PAD_SSP3_SS0__AUART4_CTS	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SS0__AUART4_CTS	/;"	d
MX28_PAD_SSP3_SS0__ENET1_1588_EVENT1_IN	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SS0__ENET1_1588_EVENT1_IN	/;"	d
MX28_PAD_SSP3_SS0__GPIO_2_27	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SS0__GPIO_2_27	/;"	d
MX28_PAD_SSP3_SS0__SSP3_D3	imx28-pinfunc.h	/^#define MX28_PAD_SSP3_SS0__SSP3_D3	/;"	d
MX35_PAD_A0__EMI_EIM_DA_L_0	imx35-pinfunc.h	/^#define MX35_PAD_A0__EMI_EIM_DA_L_0	/;"	d
MX35_PAD_A10__EMI_EIM_DA_H_10	imx35-pinfunc.h	/^#define MX35_PAD_A10__EMI_EIM_DA_H_10	/;"	d
MX35_PAD_A11__EMI_EIM_DA_H_11	imx35-pinfunc.h	/^#define MX35_PAD_A11__EMI_EIM_DA_H_11	/;"	d
MX35_PAD_A12__EMI_EIM_DA_H_12	imx35-pinfunc.h	/^#define MX35_PAD_A12__EMI_EIM_DA_H_12	/;"	d
MX35_PAD_A13__EMI_EIM_DA_H_13	imx35-pinfunc.h	/^#define MX35_PAD_A13__EMI_EIM_DA_H_13	/;"	d
MX35_PAD_A14__EMI_EIM_DA_H2_14	imx35-pinfunc.h	/^#define MX35_PAD_A14__EMI_EIM_DA_H2_14	/;"	d
MX35_PAD_A15__EMI_EIM_DA_H2_15	imx35-pinfunc.h	/^#define MX35_PAD_A15__EMI_EIM_DA_H2_15	/;"	d
MX35_PAD_A16__EMI_EIM_A_16	imx35-pinfunc.h	/^#define MX35_PAD_A16__EMI_EIM_A_16	/;"	d
MX35_PAD_A17__EMI_EIM_A_17	imx35-pinfunc.h	/^#define MX35_PAD_A17__EMI_EIM_A_17	/;"	d
MX35_PAD_A18__EMI_EIM_A_18	imx35-pinfunc.h	/^#define MX35_PAD_A18__EMI_EIM_A_18	/;"	d
MX35_PAD_A19__EMI_EIM_A_19	imx35-pinfunc.h	/^#define MX35_PAD_A19__EMI_EIM_A_19	/;"	d
MX35_PAD_A1__EMI_EIM_DA_L_1	imx35-pinfunc.h	/^#define MX35_PAD_A1__EMI_EIM_DA_L_1	/;"	d
MX35_PAD_A20__EMI_EIM_A_20	imx35-pinfunc.h	/^#define MX35_PAD_A20__EMI_EIM_A_20	/;"	d
MX35_PAD_A21__EMI_EIM_A_21	imx35-pinfunc.h	/^#define MX35_PAD_A21__EMI_EIM_A_21	/;"	d
MX35_PAD_A22__EMI_EIM_A_22	imx35-pinfunc.h	/^#define MX35_PAD_A22__EMI_EIM_A_22	/;"	d
MX35_PAD_A23__EMI_EIM_A_23	imx35-pinfunc.h	/^#define MX35_PAD_A23__EMI_EIM_A_23	/;"	d
MX35_PAD_A24__EMI_EIM_A_24	imx35-pinfunc.h	/^#define MX35_PAD_A24__EMI_EIM_A_24	/;"	d
MX35_PAD_A25__EMI_EIM_A_25	imx35-pinfunc.h	/^#define MX35_PAD_A25__EMI_EIM_A_25	/;"	d
MX35_PAD_A2__EMI_EIM_DA_L_2	imx35-pinfunc.h	/^#define MX35_PAD_A2__EMI_EIM_DA_L_2	/;"	d
MX35_PAD_A3__EMI_EIM_DA_L_3	imx35-pinfunc.h	/^#define MX35_PAD_A3__EMI_EIM_DA_L_3	/;"	d
MX35_PAD_A4__EMI_EIM_DA_L_4	imx35-pinfunc.h	/^#define MX35_PAD_A4__EMI_EIM_DA_L_4	/;"	d
MX35_PAD_A5__EMI_EIM_DA_L_5	imx35-pinfunc.h	/^#define MX35_PAD_A5__EMI_EIM_DA_L_5	/;"	d
MX35_PAD_A6__EMI_EIM_DA_L_6	imx35-pinfunc.h	/^#define MX35_PAD_A6__EMI_EIM_DA_L_6	/;"	d
MX35_PAD_A7__EMI_EIM_DA_L_7	imx35-pinfunc.h	/^#define MX35_PAD_A7__EMI_EIM_DA_L_7	/;"	d
MX35_PAD_A8__EMI_EIM_DA_H_8	imx35-pinfunc.h	/^#define MX35_PAD_A8__EMI_EIM_DA_H_8	/;"	d
MX35_PAD_A9__EMI_EIM_DA_H_9	imx35-pinfunc.h	/^#define MX35_PAD_A9__EMI_EIM_DA_H_9	/;"	d
MX35_PAD_ATA_BUFF_EN__ATA_BUFFER_EN	imx35-pinfunc.h	/^#define MX35_PAD_ATA_BUFF_EN__ATA_BUFFER_EN	/;"	d
MX35_PAD_ATA_BUFF_EN__GPIO2_30	imx35-pinfunc.h	/^#define MX35_PAD_ATA_BUFF_EN__GPIO2_30	/;"	d
MX35_PAD_ATA_BUFF_EN__IPU_CSI_D_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_BUFF_EN__IPU_CSI_D_3	/;"	d
MX35_PAD_ATA_BUFF_EN__IPU_DIAGB_24	imx35-pinfunc.h	/^#define MX35_PAD_ATA_BUFF_EN__IPU_DIAGB_24	/;"	d
MX35_PAD_ATA_BUFF_EN__KPP_ROW_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_BUFF_EN__KPP_ROW_3	/;"	d
MX35_PAD_ATA_CS0__ARM11P_TOP_MAX1_HMASTER_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS0__ARM11P_TOP_MAX1_HMASTER_0	/;"	d
MX35_PAD_ATA_CS0__ATA_CS0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS0__ATA_CS0	/;"	d
MX35_PAD_ATA_CS0__CSPI1_SS3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS0__CSPI1_SS3	/;"	d
MX35_PAD_ATA_CS0__GPIO2_6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS0__GPIO2_6	/;"	d
MX35_PAD_ATA_CS0__IPU_DIAGB_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS0__IPU_DIAGB_0	/;"	d
MX35_PAD_ATA_CS0__IPU_DISPB_CS1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS0__IPU_DISPB_CS1	/;"	d
MX35_PAD_ATA_CS1__ARM11P_TOP_MAX1_HMASTER_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS1__ARM11P_TOP_MAX1_HMASTER_1	/;"	d
MX35_PAD_ATA_CS1__ATA_CS1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS1__ATA_CS1	/;"	d
MX35_PAD_ATA_CS1__CSPI2_SS0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS1__CSPI2_SS0	/;"	d
MX35_PAD_ATA_CS1__GPIO2_7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS1__GPIO2_7	/;"	d
MX35_PAD_ATA_CS1__IPU_DIAGB_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS1__IPU_DIAGB_1	/;"	d
MX35_PAD_ATA_CS1__IPU_DISPB_CS2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_CS1__IPU_DISPB_CS2	/;"	d
MX35_PAD_ATA_DA0__ATA_DA_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA0__ATA_DA_0	/;"	d
MX35_PAD_ATA_DA0__ECT_CTI_TRIG_IN1_5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA0__ECT_CTI_TRIG_IN1_5	/;"	d
MX35_PAD_ATA_DA0__GPIO3_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA0__GPIO3_0	/;"	d
MX35_PAD_ATA_DA0__IPU_CSI_D_5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA0__IPU_CSI_D_5	/;"	d
MX35_PAD_ATA_DA0__IPU_DIAGB_26	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA0__IPU_DIAGB_26	/;"	d
MX35_PAD_ATA_DA0__KPP_COL_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA0__KPP_COL_1	/;"	d
MX35_PAD_ATA_DA1__ATA_DA_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA1__ATA_DA_1	/;"	d
MX35_PAD_ATA_DA1__ECT_CTI_TRIG_IN1_6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA1__ECT_CTI_TRIG_IN1_6	/;"	d
MX35_PAD_ATA_DA1__GPIO3_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA1__GPIO3_1	/;"	d
MX35_PAD_ATA_DA1__IPU_CSI_D_6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA1__IPU_CSI_D_6	/;"	d
MX35_PAD_ATA_DA1__IPU_DIAGB_27	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA1__IPU_DIAGB_27	/;"	d
MX35_PAD_ATA_DA1__KPP_COL_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA1__KPP_COL_2	/;"	d
MX35_PAD_ATA_DA2__ATA_DA_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA2__ATA_DA_2	/;"	d
MX35_PAD_ATA_DA2__ECT_CTI_TRIG_IN1_7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA2__ECT_CTI_TRIG_IN1_7	/;"	d
MX35_PAD_ATA_DA2__GPIO3_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA2__GPIO3_2	/;"	d
MX35_PAD_ATA_DA2__IPU_CSI_D_7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA2__IPU_CSI_D_7	/;"	d
MX35_PAD_ATA_DA2__IPU_DIAGB_28	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA2__IPU_DIAGB_28	/;"	d
MX35_PAD_ATA_DA2__KPP_COL_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DA2__KPP_COL_3	/;"	d
MX35_PAD_ATA_DATA0__ARM11P_TOP_MAX0_HMASTER_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__ARM11P_TOP_MAX0_HMASTER_3	/;"	d
MX35_PAD_ATA_DATA0__ATA_DATA_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__ATA_DATA_0	/;"	d
MX35_PAD_ATA_DATA0__ESDHC2_DAT5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__ESDHC2_DAT5	/;"	d
MX35_PAD_ATA_DATA0__ESDHC3_DAT5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__ESDHC3_DAT5	/;"	d
MX35_PAD_ATA_DATA0__GPIO2_13	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__GPIO2_13	/;"	d
MX35_PAD_ATA_DATA0__IPU_DIAGB_7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__IPU_DIAGB_7	/;"	d
MX35_PAD_ATA_DATA0__IPU_DISPB_D12_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__IPU_DISPB_D12_VSYNC	/;"	d
MX35_PAD_ATA_DATA0__USB_TOP_USBOTG_DATA_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA0__USB_TOP_USBOTG_DATA_2	/;"	d
MX35_PAD_ATA_DATA10__ATA_DATA_10	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA10__ATA_DATA_10	/;"	d
MX35_PAD_ATA_DATA10__AUDMUX_AUD6_RXC	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA10__AUDMUX_AUD6_RXC	/;"	d
MX35_PAD_ATA_DATA10__GPIO2_23	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA10__GPIO2_23	/;"	d
MX35_PAD_ATA_DATA10__IPU_DIAGB_17	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA10__IPU_DIAGB_17	/;"	d
MX35_PAD_ATA_DATA10__UART3_RXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA10__UART3_RXD_MUX	/;"	d
MX35_PAD_ATA_DATA11__ATA_DATA_11	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA11__ATA_DATA_11	/;"	d
MX35_PAD_ATA_DATA11__AUDMUX_AUD6_RXFS	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA11__AUDMUX_AUD6_RXFS	/;"	d
MX35_PAD_ATA_DATA11__GPIO2_24	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA11__GPIO2_24	/;"	d
MX35_PAD_ATA_DATA11__IPU_DIAGB_18	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA11__IPU_DIAGB_18	/;"	d
MX35_PAD_ATA_DATA11__UART3_TXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA11__UART3_TXD_MUX	/;"	d
MX35_PAD_ATA_DATA12__ATA_DATA_12	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA12__ATA_DATA_12	/;"	d
MX35_PAD_ATA_DATA12__GPIO2_25	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA12__GPIO2_25	/;"	d
MX35_PAD_ATA_DATA12__I2C3_SCL	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA12__I2C3_SCL	/;"	d
MX35_PAD_ATA_DATA12__IPU_DIAGB_19	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA12__IPU_DIAGB_19	/;"	d
MX35_PAD_ATA_DATA13__ATA_DATA_13	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA13__ATA_DATA_13	/;"	d
MX35_PAD_ATA_DATA13__GPIO2_26	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA13__GPIO2_26	/;"	d
MX35_PAD_ATA_DATA13__I2C3_SDA	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA13__I2C3_SDA	/;"	d
MX35_PAD_ATA_DATA13__IPU_DIAGB_20	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA13__IPU_DIAGB_20	/;"	d
MX35_PAD_ATA_DATA14__ATA_DATA_14	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA14__ATA_DATA_14	/;"	d
MX35_PAD_ATA_DATA14__GPIO2_27	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA14__GPIO2_27	/;"	d
MX35_PAD_ATA_DATA14__IPU_CSI_D_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA14__IPU_CSI_D_0	/;"	d
MX35_PAD_ATA_DATA14__IPU_DIAGB_21	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA14__IPU_DIAGB_21	/;"	d
MX35_PAD_ATA_DATA14__KPP_ROW_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA14__KPP_ROW_0	/;"	d
MX35_PAD_ATA_DATA15__ATA_DATA_15	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA15__ATA_DATA_15	/;"	d
MX35_PAD_ATA_DATA15__GPIO2_28	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA15__GPIO2_28	/;"	d
MX35_PAD_ATA_DATA15__IPU_CSI_D_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA15__IPU_CSI_D_1	/;"	d
MX35_PAD_ATA_DATA15__IPU_DIAGB_22	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA15__IPU_DIAGB_22	/;"	d
MX35_PAD_ATA_DATA15__KPP_ROW_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA15__KPP_ROW_1	/;"	d
MX35_PAD_ATA_DATA1__ARM11P_TOP_TRACE_27	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__ARM11P_TOP_TRACE_27	/;"	d
MX35_PAD_ATA_DATA1__ATA_DATA_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__ATA_DATA_1	/;"	d
MX35_PAD_ATA_DATA1__ESDHC2_DAT6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__ESDHC2_DAT6	/;"	d
MX35_PAD_ATA_DATA1__ESDHC3_DAT6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__ESDHC3_DAT6	/;"	d
MX35_PAD_ATA_DATA1__GPIO2_14	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__GPIO2_14	/;"	d
MX35_PAD_ATA_DATA1__IPU_DIAGB_8	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__IPU_DIAGB_8	/;"	d
MX35_PAD_ATA_DATA1__IPU_DISPB_SD_CLK	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__IPU_DISPB_SD_CLK	/;"	d
MX35_PAD_ATA_DATA1__USB_TOP_USBOTG_DATA_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA1__USB_TOP_USBOTG_DATA_3	/;"	d
MX35_PAD_ATA_DATA2__ARM11P_TOP_TRACE_28	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__ARM11P_TOP_TRACE_28	/;"	d
MX35_PAD_ATA_DATA2__ATA_DATA_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__ATA_DATA_2	/;"	d
MX35_PAD_ATA_DATA2__ESDHC2_DAT7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__ESDHC2_DAT7	/;"	d
MX35_PAD_ATA_DATA2__ESDHC3_DAT7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__ESDHC3_DAT7	/;"	d
MX35_PAD_ATA_DATA2__GPIO2_15	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__GPIO2_15	/;"	d
MX35_PAD_ATA_DATA2__IPU_DIAGB_9	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__IPU_DIAGB_9	/;"	d
MX35_PAD_ATA_DATA2__IPU_DISPB_SER_RS	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__IPU_DISPB_SER_RS	/;"	d
MX35_PAD_ATA_DATA2__USB_TOP_USBOTG_DATA_4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA2__USB_TOP_USBOTG_DATA_4	/;"	d
MX35_PAD_ATA_DATA3__ARM11P_TOP_TRACE_29	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__ARM11P_TOP_TRACE_29	/;"	d
MX35_PAD_ATA_DATA3__ATA_DATA_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__ATA_DATA_3	/;"	d
MX35_PAD_ATA_DATA3__CSPI2_SCLK	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__CSPI2_SCLK	/;"	d
MX35_PAD_ATA_DATA3__ESDHC3_CLK	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__ESDHC3_CLK	/;"	d
MX35_PAD_ATA_DATA3__GPIO2_16	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__GPIO2_16	/;"	d
MX35_PAD_ATA_DATA3__IPU_DIAGB_10	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__IPU_DIAGB_10	/;"	d
MX35_PAD_ATA_DATA3__USB_TOP_USBOTG_DATA_5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA3__USB_TOP_USBOTG_DATA_5	/;"	d
MX35_PAD_ATA_DATA4__ARM11P_TOP_TRACE_30	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA4__ARM11P_TOP_TRACE_30	/;"	d
MX35_PAD_ATA_DATA4__ATA_DATA_4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA4__ATA_DATA_4	/;"	d
MX35_PAD_ATA_DATA4__ESDHC3_CMD	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA4__ESDHC3_CMD	/;"	d
MX35_PAD_ATA_DATA4__GPIO2_17	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA4__GPIO2_17	/;"	d
MX35_PAD_ATA_DATA4__IPU_DIAGB_11	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA4__IPU_DIAGB_11	/;"	d
MX35_PAD_ATA_DATA4__USB_TOP_USBOTG_DATA_6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA4__USB_TOP_USBOTG_DATA_6	/;"	d
MX35_PAD_ATA_DATA5__ARM11P_TOP_TRACE_31	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA5__ARM11P_TOP_TRACE_31	/;"	d
MX35_PAD_ATA_DATA5__ATA_DATA_5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA5__ATA_DATA_5	/;"	d
MX35_PAD_ATA_DATA5__GPIO2_18	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA5__GPIO2_18	/;"	d
MX35_PAD_ATA_DATA5__IPU_DIAGB_12	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA5__IPU_DIAGB_12	/;"	d
MX35_PAD_ATA_DATA5__USB_TOP_USBOTG_DATA_7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA5__USB_TOP_USBOTG_DATA_7	/;"	d
MX35_PAD_ATA_DATA6__ATA_DATA_6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA6__ATA_DATA_6	/;"	d
MX35_PAD_ATA_DATA6__AUDMUX_AUD6_TXD	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA6__AUDMUX_AUD6_TXD	/;"	d
MX35_PAD_ATA_DATA6__CAN1_TXCAN	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA6__CAN1_TXCAN	/;"	d
MX35_PAD_ATA_DATA6__GPIO2_19	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA6__GPIO2_19	/;"	d
MX35_PAD_ATA_DATA6__IPU_DIAGB_13	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA6__IPU_DIAGB_13	/;"	d
MX35_PAD_ATA_DATA6__UART1_DTR	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA6__UART1_DTR	/;"	d
MX35_PAD_ATA_DATA7__ATA_DATA_7	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA7__ATA_DATA_7	/;"	d
MX35_PAD_ATA_DATA7__AUDMUX_AUD6_RXD	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA7__AUDMUX_AUD6_RXD	/;"	d
MX35_PAD_ATA_DATA7__CAN1_RXCAN	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA7__CAN1_RXCAN	/;"	d
MX35_PAD_ATA_DATA7__GPIO2_20	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA7__GPIO2_20	/;"	d
MX35_PAD_ATA_DATA7__IPU_DIAGB_14	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA7__IPU_DIAGB_14	/;"	d
MX35_PAD_ATA_DATA7__UART1_DSR	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA7__UART1_DSR	/;"	d
MX35_PAD_ATA_DATA8__ATA_DATA_8	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA8__ATA_DATA_8	/;"	d
MX35_PAD_ATA_DATA8__AUDMUX_AUD6_TXC	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA8__AUDMUX_AUD6_TXC	/;"	d
MX35_PAD_ATA_DATA8__GPIO2_21	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA8__GPIO2_21	/;"	d
MX35_PAD_ATA_DATA8__IPU_DIAGB_15	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA8__IPU_DIAGB_15	/;"	d
MX35_PAD_ATA_DATA8__UART1_RI	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA8__UART1_RI	/;"	d
MX35_PAD_ATA_DATA8__UART3_RTS	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA8__UART3_RTS	/;"	d
MX35_PAD_ATA_DATA9__ATA_DATA_9	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA9__ATA_DATA_9	/;"	d
MX35_PAD_ATA_DATA9__AUDMUX_AUD6_TXFS	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA9__AUDMUX_AUD6_TXFS	/;"	d
MX35_PAD_ATA_DATA9__GPIO2_22	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA9__GPIO2_22	/;"	d
MX35_PAD_ATA_DATA9__IPU_DIAGB_16	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA9__IPU_DIAGB_16	/;"	d
MX35_PAD_ATA_DATA9__UART1_DCD	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA9__UART1_DCD	/;"	d
MX35_PAD_ATA_DATA9__UART3_CTS	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DATA9__UART3_CTS	/;"	d
MX35_PAD_ATA_DIOR__ARM11P_TOP_MAX1_HMASTER_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__ARM11P_TOP_MAX1_HMASTER_2	/;"	d
MX35_PAD_ATA_DIOR__ATA_DIOR	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__ATA_DIOR	/;"	d
MX35_PAD_ATA_DIOR__CSPI2_SS1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__CSPI2_SS1	/;"	d
MX35_PAD_ATA_DIOR__ESDHC3_DAT0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__ESDHC3_DAT0	/;"	d
MX35_PAD_ATA_DIOR__GPIO2_8	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__GPIO2_8	/;"	d
MX35_PAD_ATA_DIOR__IPU_DIAGB_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__IPU_DIAGB_2	/;"	d
MX35_PAD_ATA_DIOR__IPU_DISPB_BE0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__IPU_DISPB_BE0	/;"	d
MX35_PAD_ATA_DIOR__USB_TOP_USBOTG_DIR	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOR__USB_TOP_USBOTG_DIR	/;"	d
MX35_PAD_ATA_DIOW__ARM11P_TOP_MAX1_HMASTER_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__ARM11P_TOP_MAX1_HMASTER_3	/;"	d
MX35_PAD_ATA_DIOW__ATA_DIOW	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__ATA_DIOW	/;"	d
MX35_PAD_ATA_DIOW__CSPI2_MOSI	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__CSPI2_MOSI	/;"	d
MX35_PAD_ATA_DIOW__ESDHC3_DAT1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__ESDHC3_DAT1	/;"	d
MX35_PAD_ATA_DIOW__GPIO2_9	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__GPIO2_9	/;"	d
MX35_PAD_ATA_DIOW__IPU_DIAGB_3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__IPU_DIAGB_3	/;"	d
MX35_PAD_ATA_DIOW__IPU_DISPB_BE1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__IPU_DISPB_BE1	/;"	d
MX35_PAD_ATA_DIOW__USB_TOP_USBOTG_STP	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DIOW__USB_TOP_USBOTG_STP	/;"	d
MX35_PAD_ATA_DMACK__ARM11P_TOP_MAX0_HMASTER_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__ARM11P_TOP_MAX0_HMASTER_0	/;"	d
MX35_PAD_ATA_DMACK__ATA_DMACK	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__ATA_DMACK	/;"	d
MX35_PAD_ATA_DMACK__CSPI2_MISO	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__CSPI2_MISO	/;"	d
MX35_PAD_ATA_DMACK__ESDHC3_DAT2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__ESDHC3_DAT2	/;"	d
MX35_PAD_ATA_DMACK__GPIO2_10	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__GPIO2_10	/;"	d
MX35_PAD_ATA_DMACK__IPU_DIAGB_4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__IPU_DIAGB_4	/;"	d
MX35_PAD_ATA_DMACK__USB_TOP_USBOTG_NXT	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMACK__USB_TOP_USBOTG_NXT	/;"	d
MX35_PAD_ATA_DMARQ__ATA_DMARQ	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMARQ__ATA_DMARQ	/;"	d
MX35_PAD_ATA_DMARQ__ECT_CTI_TRIG_IN1_4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMARQ__ECT_CTI_TRIG_IN1_4	/;"	d
MX35_PAD_ATA_DMARQ__GPIO2_31	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMARQ__GPIO2_31	/;"	d
MX35_PAD_ATA_DMARQ__IPU_CSI_D_4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMARQ__IPU_CSI_D_4	/;"	d
MX35_PAD_ATA_DMARQ__IPU_DIAGB_25	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMARQ__IPU_DIAGB_25	/;"	d
MX35_PAD_ATA_DMARQ__KPP_COL_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_DMARQ__KPP_COL_0	/;"	d
MX35_PAD_ATA_INTRQ__ATA_INTRQ	imx35-pinfunc.h	/^#define MX35_PAD_ATA_INTRQ__ATA_INTRQ	/;"	d
MX35_PAD_ATA_INTRQ__GPIO2_29	imx35-pinfunc.h	/^#define MX35_PAD_ATA_INTRQ__GPIO2_29	/;"	d
MX35_PAD_ATA_INTRQ__IPU_CSI_D_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_INTRQ__IPU_CSI_D_2	/;"	d
MX35_PAD_ATA_INTRQ__IPU_DIAGB_23	imx35-pinfunc.h	/^#define MX35_PAD_ATA_INTRQ__IPU_DIAGB_23	/;"	d
MX35_PAD_ATA_INTRQ__KPP_ROW_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_INTRQ__KPP_ROW_2	/;"	d
MX35_PAD_ATA_IORDY__ARM11P_TOP_MAX0_HMASTER_2	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__ARM11P_TOP_MAX0_HMASTER_2	/;"	d
MX35_PAD_ATA_IORDY__ATA_IORDY	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__ATA_IORDY	/;"	d
MX35_PAD_ATA_IORDY__ESDHC2_DAT4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__ESDHC2_DAT4	/;"	d
MX35_PAD_ATA_IORDY__ESDHC3_DAT4	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__ESDHC3_DAT4	/;"	d
MX35_PAD_ATA_IORDY__GPIO2_12	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__GPIO2_12	/;"	d
MX35_PAD_ATA_IORDY__IPU_DIAGB_6	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__IPU_DIAGB_6	/;"	d
MX35_PAD_ATA_IORDY__IPU_DISPB_SD_D_IO	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__IPU_DISPB_SD_D_IO	/;"	d
MX35_PAD_ATA_IORDY__USB_TOP_USBOTG_DATA_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_IORDY__USB_TOP_USBOTG_DATA_1	/;"	d
MX35_PAD_ATA_RESET_B__ARM11P_TOP_MAX0_HMASTER_1	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__ARM11P_TOP_MAX0_HMASTER_1	/;"	d
MX35_PAD_ATA_RESET_B__ATA_RESET_B	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__ATA_RESET_B	/;"	d
MX35_PAD_ATA_RESET_B__CSPI2_RDY	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__CSPI2_RDY	/;"	d
MX35_PAD_ATA_RESET_B__ESDHC3_DAT3	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__ESDHC3_DAT3	/;"	d
MX35_PAD_ATA_RESET_B__GPIO2_11	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__GPIO2_11	/;"	d
MX35_PAD_ATA_RESET_B__IPU_DIAGB_5	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__IPU_DIAGB_5	/;"	d
MX35_PAD_ATA_RESET_B__IPU_DISPB_SD_D_O	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__IPU_DISPB_SD_D_O	/;"	d
MX35_PAD_ATA_RESET_B__USB_TOP_USBOTG_DATA_0	imx35-pinfunc.h	/^#define MX35_PAD_ATA_RESET_B__USB_TOP_USBOTG_DATA_0	/;"	d
MX35_PAD_BCLK__EMI_EIM_BCLK	imx35-pinfunc.h	/^#define MX35_PAD_BCLK__EMI_EIM_BCLK	/;"	d
MX35_PAD_BOOT_MODE0__CCM_BOOT_MODE_0	imx35-pinfunc.h	/^#define MX35_PAD_BOOT_MODE0__CCM_BOOT_MODE_0	/;"	d
MX35_PAD_BOOT_MODE1__CCM_BOOT_MODE_1	imx35-pinfunc.h	/^#define MX35_PAD_BOOT_MODE1__CCM_BOOT_MODE_1	/;"	d
MX35_PAD_CAPTURE__CCM_CLK32K	imx35-pinfunc.h	/^#define MX35_PAD_CAPTURE__CCM_CLK32K	/;"	d
MX35_PAD_CAPTURE__CSPI2_SS1	imx35-pinfunc.h	/^#define MX35_PAD_CAPTURE__CSPI2_SS1	/;"	d
MX35_PAD_CAPTURE__EPIT1_EPITO	imx35-pinfunc.h	/^#define MX35_PAD_CAPTURE__EPIT1_EPITO	/;"	d
MX35_PAD_CAPTURE__GPIO1_4	imx35-pinfunc.h	/^#define MX35_PAD_CAPTURE__GPIO1_4	/;"	d
MX35_PAD_CAPTURE__GPT_CAPIN1	imx35-pinfunc.h	/^#define MX35_PAD_CAPTURE__GPT_CAPIN1	/;"	d
MX35_PAD_CAPTURE__GPT_CMPOUT2	imx35-pinfunc.h	/^#define MX35_PAD_CAPTURE__GPT_CMPOUT2	/;"	d
MX35_PAD_CAS__EMI_DRAM_CAS	imx35-pinfunc.h	/^#define MX35_PAD_CAS__EMI_DRAM_CAS	/;"	d
MX35_PAD_CLKO__CCM_CLKO	imx35-pinfunc.h	/^#define MX35_PAD_CLKO__CCM_CLKO	/;"	d
MX35_PAD_CLKO__GPIO1_8	imx35-pinfunc.h	/^#define MX35_PAD_CLKO__GPIO1_8	/;"	d
MX35_PAD_CLK_MODE0__CCM_CLK_MODE_0	imx35-pinfunc.h	/^#define MX35_PAD_CLK_MODE0__CCM_CLK_MODE_0	/;"	d
MX35_PAD_CLK_MODE1__CCM_CLK_MODE_1	imx35-pinfunc.h	/^#define MX35_PAD_CLK_MODE1__CCM_CLK_MODE_1	/;"	d
MX35_PAD_COMPARE__EPIT2_EPITO	imx35-pinfunc.h	/^#define MX35_PAD_COMPARE__EPIT2_EPITO	/;"	d
MX35_PAD_COMPARE__GPIO1_5	imx35-pinfunc.h	/^#define MX35_PAD_COMPARE__GPIO1_5	/;"	d
MX35_PAD_COMPARE__GPT_CAPIN2	imx35-pinfunc.h	/^#define MX35_PAD_COMPARE__GPT_CAPIN2	/;"	d
MX35_PAD_COMPARE__GPT_CMPOUT1	imx35-pinfunc.h	/^#define MX35_PAD_COMPARE__GPT_CMPOUT1	/;"	d
MX35_PAD_COMPARE__GPT_CMPOUT3	imx35-pinfunc.h	/^#define MX35_PAD_COMPARE__GPT_CMPOUT3	/;"	d
MX35_PAD_COMPARE__SDMA_EXTDMA_2	imx35-pinfunc.h	/^#define MX35_PAD_COMPARE__SDMA_EXTDMA_2	/;"	d
MX35_PAD_CONTRAST__ARM11P_TOP_TRACE_18	imx35-pinfunc.h	/^#define MX35_PAD_CONTRAST__ARM11P_TOP_TRACE_18	/;"	d
MX35_PAD_CONTRAST__GPIO1_1	imx35-pinfunc.h	/^#define MX35_PAD_CONTRAST__GPIO1_1	/;"	d
MX35_PAD_CONTRAST__IPU_DISPB_CONTR	imx35-pinfunc.h	/^#define MX35_PAD_CONTRAST__IPU_DISPB_CONTR	/;"	d
MX35_PAD_CONTRAST__SDMA_SDMA_DEBUG_CORE_STATUS_2	imx35-pinfunc.h	/^#define MX35_PAD_CONTRAST__SDMA_SDMA_DEBUG_CORE_STATUS_2	/;"	d
MX35_PAD_CS0__EMI_EIM_CS0	imx35-pinfunc.h	/^#define MX35_PAD_CS0__EMI_EIM_CS0	/;"	d
MX35_PAD_CS1__EMI_EIM_CS1	imx35-pinfunc.h	/^#define MX35_PAD_CS1__EMI_EIM_CS1	/;"	d
MX35_PAD_CS1__EMI_NANDF_CE3	imx35-pinfunc.h	/^#define MX35_PAD_CS1__EMI_NANDF_CE3	/;"	d
MX35_PAD_CS2__EMI_EIM_CS2	imx35-pinfunc.h	/^#define MX35_PAD_CS2__EMI_EIM_CS2	/;"	d
MX35_PAD_CS3__EMI_EIM_CS3	imx35-pinfunc.h	/^#define MX35_PAD_CS3__EMI_EIM_CS3	/;"	d
MX35_PAD_CS4__EMI_DTACK_B	imx35-pinfunc.h	/^#define MX35_PAD_CS4__EMI_DTACK_B	/;"	d
MX35_PAD_CS4__EMI_EIM_CS4	imx35-pinfunc.h	/^#define MX35_PAD_CS4__EMI_EIM_CS4	/;"	d
MX35_PAD_CS4__EMI_NANDF_CE1	imx35-pinfunc.h	/^#define MX35_PAD_CS4__EMI_NANDF_CE1	/;"	d
MX35_PAD_CS4__GPIO1_20	imx35-pinfunc.h	/^#define MX35_PAD_CS4__GPIO1_20	/;"	d
MX35_PAD_CS5__CSPI1_SS2	imx35-pinfunc.h	/^#define MX35_PAD_CS5__CSPI1_SS2	/;"	d
MX35_PAD_CS5__CSPI2_SS2	imx35-pinfunc.h	/^#define MX35_PAD_CS5__CSPI2_SS2	/;"	d
MX35_PAD_CS5__EMI_EIM_CS5	imx35-pinfunc.h	/^#define MX35_PAD_CS5__EMI_EIM_CS5	/;"	d
MX35_PAD_CS5__EMI_NANDF_CE2	imx35-pinfunc.h	/^#define MX35_PAD_CS5__EMI_NANDF_CE2	/;"	d
MX35_PAD_CS5__GPIO1_21	imx35-pinfunc.h	/^#define MX35_PAD_CS5__GPIO1_21	/;"	d
MX35_PAD_CSI_D10__ARM11P_TOP_EVNTBUS_15	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D10__ARM11P_TOP_EVNTBUS_15	/;"	d
MX35_PAD_CSI_D10__GPIO1_22	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D10__GPIO1_22	/;"	d
MX35_PAD_CSI_D10__IPU_CSI_D_10	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D10__IPU_CSI_D_10	/;"	d
MX35_PAD_CSI_D10__KPP_COL_2	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D10__KPP_COL_2	/;"	d
MX35_PAD_CSI_D11__GPIO1_23	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D11__GPIO1_23	/;"	d
MX35_PAD_CSI_D11__IPU_CSI_D_11	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D11__IPU_CSI_D_11	/;"	d
MX35_PAD_CSI_D11__KPP_COL_3	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D11__KPP_COL_3	/;"	d
MX35_PAD_CSI_D12__GPIO1_24	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D12__GPIO1_24	/;"	d
MX35_PAD_CSI_D12__IPU_CSI_D_12	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D12__IPU_CSI_D_12	/;"	d
MX35_PAD_CSI_D12__KPP_ROW_0	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D12__KPP_ROW_0	/;"	d
MX35_PAD_CSI_D13__GPIO1_25	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D13__GPIO1_25	/;"	d
MX35_PAD_CSI_D13__IPU_CSI_D_13	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D13__IPU_CSI_D_13	/;"	d
MX35_PAD_CSI_D13__KPP_ROW_1	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D13__KPP_ROW_1	/;"	d
MX35_PAD_CSI_D14__GPIO1_26	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D14__GPIO1_26	/;"	d
MX35_PAD_CSI_D14__IPU_CSI_D_14	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D14__IPU_CSI_D_14	/;"	d
MX35_PAD_CSI_D14__KPP_ROW_2	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D14__KPP_ROW_2	/;"	d
MX35_PAD_CSI_D15__GPIO1_27	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D15__GPIO1_27	/;"	d
MX35_PAD_CSI_D15__IPU_CSI_D_15	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D15__IPU_CSI_D_15	/;"	d
MX35_PAD_CSI_D15__KPP_ROW_3	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D15__KPP_ROW_3	/;"	d
MX35_PAD_CSI_D8__ARM11P_TOP_EVNTBUS_13	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D8__ARM11P_TOP_EVNTBUS_13	/;"	d
MX35_PAD_CSI_D8__GPIO1_20	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D8__GPIO1_20	/;"	d
MX35_PAD_CSI_D8__IPU_CSI_D_8	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D8__IPU_CSI_D_8	/;"	d
MX35_PAD_CSI_D8__KPP_COL_0	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D8__KPP_COL_0	/;"	d
MX35_PAD_CSI_D9__ARM11P_TOP_EVNTBUS_14	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D9__ARM11P_TOP_EVNTBUS_14	/;"	d
MX35_PAD_CSI_D9__GPIO1_21	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D9__GPIO1_21	/;"	d
MX35_PAD_CSI_D9__IPU_CSI_D_9	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D9__IPU_CSI_D_9	/;"	d
MX35_PAD_CSI_D9__KPP_COL_1	imx35-pinfunc.h	/^#define MX35_PAD_CSI_D9__KPP_COL_1	/;"	d
MX35_PAD_CSI_HSYNC__GPIO1_30	imx35-pinfunc.h	/^#define MX35_PAD_CSI_HSYNC__GPIO1_30	/;"	d
MX35_PAD_CSI_HSYNC__IPU_CSI_HSYNC	imx35-pinfunc.h	/^#define MX35_PAD_CSI_HSYNC__IPU_CSI_HSYNC	/;"	d
MX35_PAD_CSI_MCLK__GPIO1_28	imx35-pinfunc.h	/^#define MX35_PAD_CSI_MCLK__GPIO1_28	/;"	d
MX35_PAD_CSI_MCLK__IPU_CSI_MCLK	imx35-pinfunc.h	/^#define MX35_PAD_CSI_MCLK__IPU_CSI_MCLK	/;"	d
MX35_PAD_CSI_PIXCLK__GPIO1_31	imx35-pinfunc.h	/^#define MX35_PAD_CSI_PIXCLK__GPIO1_31	/;"	d
MX35_PAD_CSI_PIXCLK__IPU_CSI_PIXCLK	imx35-pinfunc.h	/^#define MX35_PAD_CSI_PIXCLK__IPU_CSI_PIXCLK	/;"	d
MX35_PAD_CSI_VSYNC__GPIO1_29	imx35-pinfunc.h	/^#define MX35_PAD_CSI_VSYNC__GPIO1_29	/;"	d
MX35_PAD_CSI_VSYNC__IPU_CSI_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_CSI_VSYNC__IPU_CSI_VSYNC	/;"	d
MX35_PAD_CSPI1_MISO__CSPI1_MISO	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_MISO__CSPI1_MISO	/;"	d
MX35_PAD_CSPI1_MISO__ECT_CTI_TRIG_OUT1_3	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_MISO__ECT_CTI_TRIG_OUT1_3	/;"	d
MX35_PAD_CSPI1_MISO__GPIO1_17	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_MISO__GPIO1_17	/;"	d
MX35_PAD_CSPI1_MOSI__CSPI1_MOSI	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_MOSI__CSPI1_MOSI	/;"	d
MX35_PAD_CSPI1_MOSI__ECT_CTI_TRIG_OUT1_2	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_MOSI__ECT_CTI_TRIG_OUT1_2	/;"	d
MX35_PAD_CSPI1_MOSI__GPIO1_16	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_MOSI__GPIO1_16	/;"	d
MX35_PAD_CSPI1_SCLK__CSPI1_SCLK	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SCLK__CSPI1_SCLK	/;"	d
MX35_PAD_CSPI1_SCLK__EMI_M3IF_CHOSEN_MASTER_1	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SCLK__EMI_M3IF_CHOSEN_MASTER_1	/;"	d
MX35_PAD_CSPI1_SCLK__GPIO3_4	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SCLK__GPIO3_4	/;"	d
MX35_PAD_CSPI1_SCLK__IPU_DIAGB_30	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SCLK__IPU_DIAGB_30	/;"	d
MX35_PAD_CSPI1_SPI_RDY__CSPI1_RDY	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SPI_RDY__CSPI1_RDY	/;"	d
MX35_PAD_CSPI1_SPI_RDY__EMI_M3IF_CHOSEN_MASTER_2	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SPI_RDY__EMI_M3IF_CHOSEN_MASTER_2	/;"	d
MX35_PAD_CSPI1_SPI_RDY__GPIO3_5	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SPI_RDY__GPIO3_5	/;"	d
MX35_PAD_CSPI1_SPI_RDY__IPU_DIAGB_31	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SPI_RDY__IPU_DIAGB_31	/;"	d
MX35_PAD_CSPI1_SS0__CSPI1_SS0	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS0__CSPI1_SS0	/;"	d
MX35_PAD_CSPI1_SS0__CSPI2_SS3	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS0__CSPI2_SS3	/;"	d
MX35_PAD_CSPI1_SS0__ECT_CTI_TRIG_OUT1_4	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS0__ECT_CTI_TRIG_OUT1_4	/;"	d
MX35_PAD_CSPI1_SS0__GPIO1_18	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS0__GPIO1_18	/;"	d
MX35_PAD_CSPI1_SS0__OWIRE_LINE	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS0__OWIRE_LINE	/;"	d
MX35_PAD_CSPI1_SS1__CCM_CLK32K	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS1__CCM_CLK32K	/;"	d
MX35_PAD_CSPI1_SS1__CSPI1_SS1	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS1__CSPI1_SS1	/;"	d
MX35_PAD_CSPI1_SS1__ECT_CTI_TRIG_OUT1_5	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS1__ECT_CTI_TRIG_OUT1_5	/;"	d
MX35_PAD_CSPI1_SS1__GPIO1_19	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS1__GPIO1_19	/;"	d
MX35_PAD_CSPI1_SS1__IPU_DIAGB_29	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS1__IPU_DIAGB_29	/;"	d
MX35_PAD_CSPI1_SS1__PWM_PWMO	imx35-pinfunc.h	/^#define MX35_PAD_CSPI1_SS1__PWM_PWMO	/;"	d
MX35_PAD_CTS1__ARM11P_TOP_EVNTBUS_19	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__ARM11P_TOP_EVNTBUS_19	/;"	d
MX35_PAD_CTS1__CSPI2_RDY	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__CSPI2_RDY	/;"	d
MX35_PAD_CTS1__EMI_NANDF_CE2	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__EMI_NANDF_CE2	/;"	d
MX35_PAD_CTS1__GPIO3_9	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__GPIO3_9	/;"	d
MX35_PAD_CTS1__I2C3_SDA	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__I2C3_SDA	/;"	d
MX35_PAD_CTS1__IPU_CSI_D_1	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__IPU_CSI_D_1	/;"	d
MX35_PAD_CTS1__KPP_COL_7	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__KPP_COL_7	/;"	d
MX35_PAD_CTS1__UART1_CTS	imx35-pinfunc.h	/^#define MX35_PAD_CTS1__UART1_CTS	/;"	d
MX35_PAD_CTS2__AUDMUX_AUD5_RXFS	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__AUDMUX_AUD5_RXFS	/;"	d
MX35_PAD_CTS2__CAN2_TXCAN	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__CAN2_TXCAN	/;"	d
MX35_PAD_CTS2__GPIO3_13	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__GPIO3_13	/;"	d
MX35_PAD_CTS2__IPU_CSI_D_3	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__IPU_CSI_D_3	/;"	d
MX35_PAD_CTS2__KPP_ROW_7	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__KPP_ROW_7	/;"	d
MX35_PAD_CTS2__SPDIF_SPDIF_OUT1	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__SPDIF_SPDIF_OUT1	/;"	d
MX35_PAD_CTS2__UART2_CTS	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__UART2_CTS	/;"	d
MX35_PAD_CTS2__UART3_TXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_CTS2__UART3_TXD_MUX	/;"	d
MX35_PAD_D0__EMI_EIM_D_0	imx35-pinfunc.h	/^#define MX35_PAD_D0__EMI_EIM_D_0	/;"	d
MX35_PAD_D10__EMI_EIM_D_10	imx35-pinfunc.h	/^#define MX35_PAD_D10__EMI_EIM_D_10	/;"	d
MX35_PAD_D11__EMI_EIM_D_11	imx35-pinfunc.h	/^#define MX35_PAD_D11__EMI_EIM_D_11	/;"	d
MX35_PAD_D12__EMI_EIM_D_12	imx35-pinfunc.h	/^#define MX35_PAD_D12__EMI_EIM_D_12	/;"	d
MX35_PAD_D13__EMI_EIM_D_13	imx35-pinfunc.h	/^#define MX35_PAD_D13__EMI_EIM_D_13	/;"	d
MX35_PAD_D14__EMI_EIM_D_14	imx35-pinfunc.h	/^#define MX35_PAD_D14__EMI_EIM_D_14	/;"	d
MX35_PAD_D15__EMI_EIM_D_15	imx35-pinfunc.h	/^#define MX35_PAD_D15__EMI_EIM_D_15	/;"	d
MX35_PAD_D1__EMI_EIM_D_1	imx35-pinfunc.h	/^#define MX35_PAD_D1__EMI_EIM_D_1	/;"	d
MX35_PAD_D2__EMI_EIM_D_2	imx35-pinfunc.h	/^#define MX35_PAD_D2__EMI_EIM_D_2	/;"	d
MX35_PAD_D3_CLS__ARM11P_TOP_TRACE_21	imx35-pinfunc.h	/^#define MX35_PAD_D3_CLS__ARM11P_TOP_TRACE_21	/;"	d
MX35_PAD_D3_CLS__GPIO1_4	imx35-pinfunc.h	/^#define MX35_PAD_D3_CLS__GPIO1_4	/;"	d
MX35_PAD_D3_CLS__IPU_DISPB_CS2	imx35-pinfunc.h	/^#define MX35_PAD_D3_CLS__IPU_DISPB_CS2	/;"	d
MX35_PAD_D3_CLS__IPU_DISPB_D3_CLS	imx35-pinfunc.h	/^#define MX35_PAD_D3_CLS__IPU_DISPB_D3_CLS	/;"	d
MX35_PAD_D3_CLS__SDMA_DEBUG_BUS_DEVICE_0	imx35-pinfunc.h	/^#define MX35_PAD_D3_CLS__SDMA_DEBUG_BUS_DEVICE_0	/;"	d
MX35_PAD_D3_DRDY__ARM11P_TOP_TRACE_17	imx35-pinfunc.h	/^#define MX35_PAD_D3_DRDY__ARM11P_TOP_TRACE_17	/;"	d
MX35_PAD_D3_DRDY__GPIO1_0	imx35-pinfunc.h	/^#define MX35_PAD_D3_DRDY__GPIO1_0	/;"	d
MX35_PAD_D3_DRDY__IPU_DISPB_D3_DRDY	imx35-pinfunc.h	/^#define MX35_PAD_D3_DRDY__IPU_DISPB_D3_DRDY	/;"	d
MX35_PAD_D3_DRDY__IPU_DISPB_SD_D_O	imx35-pinfunc.h	/^#define MX35_PAD_D3_DRDY__IPU_DISPB_SD_D_O	/;"	d
MX35_PAD_D3_DRDY__SDMA_SDMA_DEBUG_CORE_STATUS_1	imx35-pinfunc.h	/^#define MX35_PAD_D3_DRDY__SDMA_SDMA_DEBUG_CORE_STATUS_1	/;"	d
MX35_PAD_D3_FPSHIFT__ARM11P_TOP_TRACE_16	imx35-pinfunc.h	/^#define MX35_PAD_D3_FPSHIFT__ARM11P_TOP_TRACE_16	/;"	d
MX35_PAD_D3_FPSHIFT__GPIO3_31	imx35-pinfunc.h	/^#define MX35_PAD_D3_FPSHIFT__GPIO3_31	/;"	d
MX35_PAD_D3_FPSHIFT__IPU_DISPB_D3_CLK	imx35-pinfunc.h	/^#define MX35_PAD_D3_FPSHIFT__IPU_DISPB_D3_CLK	/;"	d
MX35_PAD_D3_FPSHIFT__IPU_DISPB_SD_CLK	imx35-pinfunc.h	/^#define MX35_PAD_D3_FPSHIFT__IPU_DISPB_SD_CLK	/;"	d
MX35_PAD_D3_FPSHIFT__SDMA_SDMA_DEBUG_CORE_STATUS_0	imx35-pinfunc.h	/^#define MX35_PAD_D3_FPSHIFT__SDMA_SDMA_DEBUG_CORE_STATUS_0	/;"	d
MX35_PAD_D3_HSYNC__ARM11P_TOP_TRACE_15	imx35-pinfunc.h	/^#define MX35_PAD_D3_HSYNC__ARM11P_TOP_TRACE_15	/;"	d
MX35_PAD_D3_HSYNC__GPIO3_30	imx35-pinfunc.h	/^#define MX35_PAD_D3_HSYNC__GPIO3_30	/;"	d
MX35_PAD_D3_HSYNC__IPU_DISPB_D3_HSYNC	imx35-pinfunc.h	/^#define MX35_PAD_D3_HSYNC__IPU_DISPB_D3_HSYNC	/;"	d
MX35_PAD_D3_HSYNC__IPU_DISPB_SD_D_IO	imx35-pinfunc.h	/^#define MX35_PAD_D3_HSYNC__IPU_DISPB_SD_D_IO	/;"	d
MX35_PAD_D3_HSYNC__SDMA_DEBUG_RTBUFFER_WRITE	imx35-pinfunc.h	/^#define MX35_PAD_D3_HSYNC__SDMA_DEBUG_RTBUFFER_WRITE	/;"	d
MX35_PAD_D3_REV__ARM11P_TOP_TRACE_20	imx35-pinfunc.h	/^#define MX35_PAD_D3_REV__ARM11P_TOP_TRACE_20	/;"	d
MX35_PAD_D3_REV__GPIO1_3	imx35-pinfunc.h	/^#define MX35_PAD_D3_REV__GPIO1_3	/;"	d
MX35_PAD_D3_REV__IPU_DISPB_D3_REV	imx35-pinfunc.h	/^#define MX35_PAD_D3_REV__IPU_DISPB_D3_REV	/;"	d
MX35_PAD_D3_REV__IPU_DISPB_SER_RS	imx35-pinfunc.h	/^#define MX35_PAD_D3_REV__IPU_DISPB_SER_RS	/;"	d
MX35_PAD_D3_REV__SDMA_DEBUG_BUS_RWB	imx35-pinfunc.h	/^#define MX35_PAD_D3_REV__SDMA_DEBUG_BUS_RWB	/;"	d
MX35_PAD_D3_SPL__ARM11P_TOP_TRACE_22	imx35-pinfunc.h	/^#define MX35_PAD_D3_SPL__ARM11P_TOP_TRACE_22	/;"	d
MX35_PAD_D3_SPL__GPIO1_5	imx35-pinfunc.h	/^#define MX35_PAD_D3_SPL__GPIO1_5	/;"	d
MX35_PAD_D3_SPL__IPU_DISPB_D12_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_D3_SPL__IPU_DISPB_D12_VSYNC	/;"	d
MX35_PAD_D3_SPL__IPU_DISPB_D3_SPL	imx35-pinfunc.h	/^#define MX35_PAD_D3_SPL__IPU_DISPB_D3_SPL	/;"	d
MX35_PAD_D3_SPL__SDMA_DEBUG_BUS_DEVICE_1	imx35-pinfunc.h	/^#define MX35_PAD_D3_SPL__SDMA_DEBUG_BUS_DEVICE_1	/;"	d
MX35_PAD_D3_VSYNC__ARM11P_TOP_TRACE_19	imx35-pinfunc.h	/^#define MX35_PAD_D3_VSYNC__ARM11P_TOP_TRACE_19	/;"	d
MX35_PAD_D3_VSYNC__GPIO1_2	imx35-pinfunc.h	/^#define MX35_PAD_D3_VSYNC__GPIO1_2	/;"	d
MX35_PAD_D3_VSYNC__IPU_DISPB_CS1	imx35-pinfunc.h	/^#define MX35_PAD_D3_VSYNC__IPU_DISPB_CS1	/;"	d
MX35_PAD_D3_VSYNC__IPU_DISPB_D3_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_D3_VSYNC__IPU_DISPB_D3_VSYNC	/;"	d
MX35_PAD_D3_VSYNC__SDMA_DEBUG_YIELD	imx35-pinfunc.h	/^#define MX35_PAD_D3_VSYNC__SDMA_DEBUG_YIELD	/;"	d
MX35_PAD_D3__EMI_EIM_D_3	imx35-pinfunc.h	/^#define MX35_PAD_D3__EMI_EIM_D_3	/;"	d
MX35_PAD_D4__EMI_EIM_D_4	imx35-pinfunc.h	/^#define MX35_PAD_D4__EMI_EIM_D_4	/;"	d
MX35_PAD_D5__EMI_EIM_D_5	imx35-pinfunc.h	/^#define MX35_PAD_D5__EMI_EIM_D_5	/;"	d
MX35_PAD_D6__EMI_EIM_D_6	imx35-pinfunc.h	/^#define MX35_PAD_D6__EMI_EIM_D_6	/;"	d
MX35_PAD_D7__EMI_EIM_D_7	imx35-pinfunc.h	/^#define MX35_PAD_D7__EMI_EIM_D_7	/;"	d
MX35_PAD_D8__EMI_EIM_D_8	imx35-pinfunc.h	/^#define MX35_PAD_D8__EMI_EIM_D_8	/;"	d
MX35_PAD_D9__EMI_EIM_D_9	imx35-pinfunc.h	/^#define MX35_PAD_D9__EMI_EIM_D_9	/;"	d
MX35_PAD_DE_B__SJC_DE_B	imx35-pinfunc.h	/^#define MX35_PAD_DE_B__SJC_DE_B	/;"	d
MX35_PAD_DQM0__EMI_DRAM_DQM_0	imx35-pinfunc.h	/^#define MX35_PAD_DQM0__EMI_DRAM_DQM_0	/;"	d
MX35_PAD_DQM1__EMI_DRAM_DQM_1	imx35-pinfunc.h	/^#define MX35_PAD_DQM1__EMI_DRAM_DQM_1	/;"	d
MX35_PAD_DQM2__EMI_DRAM_DQM_2	imx35-pinfunc.h	/^#define MX35_PAD_DQM2__EMI_DRAM_DQM_2	/;"	d
MX35_PAD_DQM3__EMI_DRAM_DQM_3	imx35-pinfunc.h	/^#define MX35_PAD_DQM3__EMI_DRAM_DQM_3	/;"	d
MX35_PAD_EB0__EMI_EIM_EB0_B	imx35-pinfunc.h	/^#define MX35_PAD_EB0__EMI_EIM_EB0_B	/;"	d
MX35_PAD_EB1__EMI_EIM_EB1_B	imx35-pinfunc.h	/^#define MX35_PAD_EB1__EMI_EIM_EB1_B	/;"	d
MX35_PAD_ECB__EMI_EIM_ECB	imx35-pinfunc.h	/^#define MX35_PAD_ECB__EMI_EIM_ECB	/;"	d
MX35_PAD_EXT_ARMCLK__CCM_EXT_ARMCLK	imx35-pinfunc.h	/^#define MX35_PAD_EXT_ARMCLK__CCM_EXT_ARMCLK	/;"	d
MX35_PAD_FEC_COL__ARM11P_TOP_EVNTBUS_3	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__ARM11P_TOP_EVNTBUS_3	/;"	d
MX35_PAD_FEC_COL__CSPI2_RDY	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__CSPI2_RDY	/;"	d
MX35_PAD_FEC_COL__ESDHC1_DAT7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__ESDHC1_DAT7	/;"	d
MX35_PAD_FEC_COL__FEC_COL	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__FEC_COL	/;"	d
MX35_PAD_FEC_COL__GPIO3_9	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__GPIO3_9	/;"	d
MX35_PAD_FEC_COL__IPU_DISPB_SER_RS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__IPU_DISPB_SER_RS	/;"	d
MX35_PAD_FEC_COL__UART3_CTS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__UART3_CTS	/;"	d
MX35_PAD_FEC_COL__USB_TOP_USBH2_DATA_0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_COL__USB_TOP_USBH2_DATA_0	/;"	d
MX35_PAD_FEC_CRS__FEC_CRS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_CRS__FEC_CRS	/;"	d
MX35_PAD_FEC_CRS__GPIO3_17	imx35-pinfunc.h	/^#define MX35_PAD_FEC_CRS__GPIO3_17	/;"	d
MX35_PAD_FEC_CRS__IPU_CSI_D_1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_CRS__IPU_CSI_D_1	/;"	d
MX35_PAD_FEC_CRS__IPU_FLASH_STROBE	imx35-pinfunc.h	/^#define MX35_PAD_FEC_CRS__IPU_FLASH_STROBE	/;"	d
MX35_PAD_FEC_CRS__KPP_COL_5	imx35-pinfunc.h	/^#define MX35_PAD_FEC_CRS__KPP_COL_5	/;"	d
MX35_PAD_FEC_CRS__USB_TOP_USBH2_PWR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_CRS__USB_TOP_USBH2_PWR	/;"	d
MX35_PAD_FEC_MDC__ARM11P_TOP_EVNTBUS_7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__ARM11P_TOP_EVNTBUS_7	/;"	d
MX35_PAD_FEC_MDC__CAN2_TXCAN	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__CAN2_TXCAN	/;"	d
MX35_PAD_FEC_MDC__FEC_MDC	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__FEC_MDC	/;"	d
MX35_PAD_FEC_MDC__GPIO3_13	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__GPIO3_13	/;"	d
MX35_PAD_FEC_MDC__IPU_DISPB_WR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__IPU_DISPB_WR	/;"	d
MX35_PAD_FEC_MDC__UART3_DCD	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__UART3_DCD	/;"	d
MX35_PAD_FEC_MDC__USB_TOP_USBH2_DATA_4	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDC__USB_TOP_USBH2_DATA_4	/;"	d
MX35_PAD_FEC_MDIO__ARM11P_TOP_EVNTBUS_8	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDIO__ARM11P_TOP_EVNTBUS_8	/;"	d
MX35_PAD_FEC_MDIO__CAN2_RXCAN	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDIO__CAN2_RXCAN	/;"	d
MX35_PAD_FEC_MDIO__FEC_MDIO	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDIO__FEC_MDIO	/;"	d
MX35_PAD_FEC_MDIO__GPIO3_14	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDIO__GPIO3_14	/;"	d
MX35_PAD_FEC_MDIO__IPU_DISPB_RD	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDIO__IPU_DISPB_RD	/;"	d
MX35_PAD_FEC_MDIO__USB_TOP_USBH2_DATA_5	imx35-pinfunc.h	/^#define MX35_PAD_FEC_MDIO__USB_TOP_USBH2_DATA_5	/;"	d
MX35_PAD_FEC_RDATA0__ARM11P_TOP_EVNTBUS_4	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__ARM11P_TOP_EVNTBUS_4	/;"	d
MX35_PAD_FEC_RDATA0__CSPI2_SS0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__CSPI2_SS0	/;"	d
MX35_PAD_FEC_RDATA0__FEC_RDATA_0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__FEC_RDATA_0	/;"	d
MX35_PAD_FEC_RDATA0__GPIO3_10	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__GPIO3_10	/;"	d
MX35_PAD_FEC_RDATA0__IPU_DISPB_CS1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__IPU_DISPB_CS1	/;"	d
MX35_PAD_FEC_RDATA0__PWM_PWMO	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__PWM_PWMO	/;"	d
MX35_PAD_FEC_RDATA0__UART3_DTR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__UART3_DTR	/;"	d
MX35_PAD_FEC_RDATA0__USB_TOP_USBH2_DATA_1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA0__USB_TOP_USBH2_DATA_1	/;"	d
MX35_PAD_FEC_RDATA1__AUDMUX_AUD6_RXC	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__AUDMUX_AUD6_RXC	/;"	d
MX35_PAD_FEC_RDATA1__FEC_RDATA_1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__FEC_RDATA_1	/;"	d
MX35_PAD_FEC_RDATA1__GPIO3_18	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__GPIO3_18	/;"	d
MX35_PAD_FEC_RDATA1__IPU_CSI_D_2	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__IPU_CSI_D_2	/;"	d
MX35_PAD_FEC_RDATA1__IPU_DISPB_BE0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__IPU_DISPB_BE0	/;"	d
MX35_PAD_FEC_RDATA1__KPP_COL_6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__KPP_COL_6	/;"	d
MX35_PAD_FEC_RDATA1__USB_TOP_USBH2_OC	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA1__USB_TOP_USBH2_OC	/;"	d
MX35_PAD_FEC_RDATA2__AUDMUX_AUD6_TXD	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA2__AUDMUX_AUD6_TXD	/;"	d
MX35_PAD_FEC_RDATA2__FEC_RDATA_2	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA2__FEC_RDATA_2	/;"	d
MX35_PAD_FEC_RDATA2__GPIO3_20	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA2__GPIO3_20	/;"	d
MX35_PAD_FEC_RDATA2__IPU_CSI_D_4	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA2__IPU_CSI_D_4	/;"	d
MX35_PAD_FEC_RDATA2__KPP_ROW_4	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA2__KPP_ROW_4	/;"	d
MX35_PAD_FEC_RDATA3__AUDMUX_AUD6_TXC	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA3__AUDMUX_AUD6_TXC	/;"	d
MX35_PAD_FEC_RDATA3__FEC_RDATA_3	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA3__FEC_RDATA_3	/;"	d
MX35_PAD_FEC_RDATA3__GPIO3_22	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA3__GPIO3_22	/;"	d
MX35_PAD_FEC_RDATA3__IPU_CSI_D_6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA3__IPU_CSI_D_6	/;"	d
MX35_PAD_FEC_RDATA3__KPP_ROW_6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RDATA3__KPP_ROW_6	/;"	d
MX35_PAD_FEC_RX_CLK__ARM11P_TOP_EVNTBUS_1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__ARM11P_TOP_EVNTBUS_1	/;"	d
MX35_PAD_FEC_RX_CLK__CSPI2_MISO	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__CSPI2_MISO	/;"	d
MX35_PAD_FEC_RX_CLK__ESDHC1_DAT5	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__ESDHC1_DAT5	/;"	d
MX35_PAD_FEC_RX_CLK__FEC_RX_CLK	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__FEC_RX_CLK	/;"	d
MX35_PAD_FEC_RX_CLK__GPIO3_7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__GPIO3_7	/;"	d
MX35_PAD_FEC_RX_CLK__IPU_DISPB_SD_D_I	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__IPU_DISPB_SD_D_I	/;"	d
MX35_PAD_FEC_RX_CLK__UART3_TXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__UART3_TXD_MUX	/;"	d
MX35_PAD_FEC_RX_CLK__USB_TOP_USBH2_STP	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_CLK__USB_TOP_USBH2_STP	/;"	d
MX35_PAD_FEC_RX_DV__ARM11P_TOP_EVNTBUS_2	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__ARM11P_TOP_EVNTBUS_2	/;"	d
MX35_PAD_FEC_RX_DV__CSPI2_SCLK	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__CSPI2_SCLK	/;"	d
MX35_PAD_FEC_RX_DV__ESDHC1_DAT6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__ESDHC1_DAT6	/;"	d
MX35_PAD_FEC_RX_DV__FEC_RX_DV	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__FEC_RX_DV	/;"	d
MX35_PAD_FEC_RX_DV__GPIO3_8	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__GPIO3_8	/;"	d
MX35_PAD_FEC_RX_DV__IPU_DISPB_SD_CLK	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__IPU_DISPB_SD_CLK	/;"	d
MX35_PAD_FEC_RX_DV__UART3_RTS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__UART3_RTS	/;"	d
MX35_PAD_FEC_RX_DV__USB_TOP_USBH2_NXT	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_DV__USB_TOP_USBH2_NXT	/;"	d
MX35_PAD_FEC_RX_ERR__FEC_RX_ERR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_ERR__FEC_RX_ERR	/;"	d
MX35_PAD_FEC_RX_ERR__GPIO3_16	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_ERR__GPIO3_16	/;"	d
MX35_PAD_FEC_RX_ERR__IPU_CSI_D_0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_ERR__IPU_CSI_D_0	/;"	d
MX35_PAD_FEC_RX_ERR__IPU_DISPB_SD_D_IO	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_ERR__IPU_DISPB_SD_D_IO	/;"	d
MX35_PAD_FEC_RX_ERR__KPP_COL_4	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_ERR__KPP_COL_4	/;"	d
MX35_PAD_FEC_RX_ERR__USB_TOP_USBH2_DATA_7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_RX_ERR__USB_TOP_USBH2_DATA_7	/;"	d
MX35_PAD_FEC_TDATA0__ARM11P_TOP_EVNTBUS_5	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__ARM11P_TOP_EVNTBUS_5	/;"	d
MX35_PAD_FEC_TDATA0__CSPI2_SS1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__CSPI2_SS1	/;"	d
MX35_PAD_FEC_TDATA0__FEC_TDATA_0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__FEC_TDATA_0	/;"	d
MX35_PAD_FEC_TDATA0__GPIO3_11	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__GPIO3_11	/;"	d
MX35_PAD_FEC_TDATA0__IPU_DISPB_CS0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__IPU_DISPB_CS0	/;"	d
MX35_PAD_FEC_TDATA0__SPDIF_SPDIF_OUT1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__SPDIF_SPDIF_OUT1	/;"	d
MX35_PAD_FEC_TDATA0__UART3_DSR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__UART3_DSR	/;"	d
MX35_PAD_FEC_TDATA0__USB_TOP_USBH2_DATA_2	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA0__USB_TOP_USBH2_DATA_2	/;"	d
MX35_PAD_FEC_TDATA1__AUDMUX_AUD6_RXFS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA1__AUDMUX_AUD6_RXFS	/;"	d
MX35_PAD_FEC_TDATA1__FEC_TDATA_1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA1__FEC_TDATA_1	/;"	d
MX35_PAD_FEC_TDATA1__GPIO3_19	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA1__GPIO3_19	/;"	d
MX35_PAD_FEC_TDATA1__IPU_CSI_D_3	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA1__IPU_CSI_D_3	/;"	d
MX35_PAD_FEC_TDATA1__IPU_DISPB_BE1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA1__IPU_DISPB_BE1	/;"	d
MX35_PAD_FEC_TDATA1__KPP_COL_7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA1__KPP_COL_7	/;"	d
MX35_PAD_FEC_TDATA2__AUDMUX_AUD6_RXD	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA2__AUDMUX_AUD6_RXD	/;"	d
MX35_PAD_FEC_TDATA2__FEC_TDATA_2	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA2__FEC_TDATA_2	/;"	d
MX35_PAD_FEC_TDATA2__GPIO3_21	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA2__GPIO3_21	/;"	d
MX35_PAD_FEC_TDATA2__IPU_CSI_D_5	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA2__IPU_CSI_D_5	/;"	d
MX35_PAD_FEC_TDATA2__KPP_ROW_5	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA2__KPP_ROW_5	/;"	d
MX35_PAD_FEC_TDATA3__AUDMUX_AUD6_TXFS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA3__AUDMUX_AUD6_TXFS	/;"	d
MX35_PAD_FEC_TDATA3__FEC_TDATA_3	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA3__FEC_TDATA_3	/;"	d
MX35_PAD_FEC_TDATA3__GPIO3_23	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA3__GPIO3_23	/;"	d
MX35_PAD_FEC_TDATA3__IPU_CSI_D_7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA3__IPU_CSI_D_7	/;"	d
MX35_PAD_FEC_TDATA3__KPP_ROW_7	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TDATA3__KPP_ROW_7	/;"	d
MX35_PAD_FEC_TX_CLK__ARM11P_TOP_EVNTBUS_0	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__ARM11P_TOP_EVNTBUS_0	/;"	d
MX35_PAD_FEC_TX_CLK__CSPI2_MOSI	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__CSPI2_MOSI	/;"	d
MX35_PAD_FEC_TX_CLK__ESDHC1_DAT4	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__ESDHC1_DAT4	/;"	d
MX35_PAD_FEC_TX_CLK__FEC_TX_CLK	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__FEC_TX_CLK	/;"	d
MX35_PAD_FEC_TX_CLK__GPIO3_6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__GPIO3_6	/;"	d
MX35_PAD_FEC_TX_CLK__IPU_DISPB_D12_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__IPU_DISPB_D12_VSYNC	/;"	d
MX35_PAD_FEC_TX_CLK__UART3_RXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__UART3_RXD_MUX	/;"	d
MX35_PAD_FEC_TX_CLK__USB_TOP_USBH2_DIR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_CLK__USB_TOP_USBH2_DIR	/;"	d
MX35_PAD_FEC_TX_EN__ARM11P_TOP_EVNTBUS_6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__ARM11P_TOP_EVNTBUS_6	/;"	d
MX35_PAD_FEC_TX_EN__FEC_TX_EN	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__FEC_TX_EN	/;"	d
MX35_PAD_FEC_TX_EN__GPIO3_12	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__GPIO3_12	/;"	d
MX35_PAD_FEC_TX_EN__IPU_DISPB_PAR_RS	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__IPU_DISPB_PAR_RS	/;"	d
MX35_PAD_FEC_TX_EN__SPDIF_SPDIF_IN1	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__SPDIF_SPDIF_IN1	/;"	d
MX35_PAD_FEC_TX_EN__UART3_RI	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__UART3_RI	/;"	d
MX35_PAD_FEC_TX_EN__USB_TOP_USBH2_DATA_3	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_EN__USB_TOP_USBH2_DATA_3	/;"	d
MX35_PAD_FEC_TX_ERR__ARM11P_TOP_EVNTBUS_9	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__ARM11P_TOP_EVNTBUS_9	/;"	d
MX35_PAD_FEC_TX_ERR__FEC_TX_ERR	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__FEC_TX_ERR	/;"	d
MX35_PAD_FEC_TX_ERR__GPIO3_15	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__GPIO3_15	/;"	d
MX35_PAD_FEC_TX_ERR__IPU_DISPB_D0_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__IPU_DISPB_D0_VSYNC	/;"	d
MX35_PAD_FEC_TX_ERR__OWIRE_LINE	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__OWIRE_LINE	/;"	d
MX35_PAD_FEC_TX_ERR__SPDIF_SPDIF_EXTCLK	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__SPDIF_SPDIF_EXTCLK	/;"	d
MX35_PAD_FEC_TX_ERR__USB_TOP_USBH2_DATA_6	imx35-pinfunc.h	/^#define MX35_PAD_FEC_TX_ERR__USB_TOP_USBH2_DATA_6	/;"	d
MX35_PAD_FSR__ARM11P_TOP_EVNTBUS_11	imx35-pinfunc.h	/^#define MX35_PAD_FSR__ARM11P_TOP_EVNTBUS_11	/;"	d
MX35_PAD_FSR__ESAI_FSR	imx35-pinfunc.h	/^#define MX35_PAD_FSR__ESAI_FSR	/;"	d
MX35_PAD_FSR__GPIO1_5	imx35-pinfunc.h	/^#define MX35_PAD_FSR__GPIO1_5	/;"	d
MX35_PAD_FST__ESAI_FST	imx35-pinfunc.h	/^#define MX35_PAD_FST__ESAI_FST	/;"	d
MX35_PAD_FST__GPIO1_8	imx35-pinfunc.h	/^#define MX35_PAD_FST__GPIO1_8	/;"	d
MX35_PAD_FST__IPU_CSI_D_1	imx35-pinfunc.h	/^#define MX35_PAD_FST__IPU_CSI_D_1	/;"	d
MX35_PAD_FST__KPP_ROW_3	imx35-pinfunc.h	/^#define MX35_PAD_FST__KPP_ROW_3	/;"	d
MX35_PAD_GPIO1_0__CCM_PMIC_RDY	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_0__CCM_PMIC_RDY	/;"	d
MX35_PAD_GPIO1_0__GPIO1_0	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_0__GPIO1_0	/;"	d
MX35_PAD_GPIO1_0__OWIRE_LINE	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_0__OWIRE_LINE	/;"	d
MX35_PAD_GPIO1_0__SDMA_EXTDMA_0	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_0__SDMA_EXTDMA_0	/;"	d
MX35_PAD_GPIO1_1__CSPI1_SS2	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_1__CSPI1_SS2	/;"	d
MX35_PAD_GPIO1_1__GPIO1_1	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_1__GPIO1_1	/;"	d
MX35_PAD_GPIO1_1__PWM_PWMO	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_1__PWM_PWMO	/;"	d
MX35_PAD_GPIO1_1__SCC_TAMPER_DETECT	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_1__SCC_TAMPER_DETECT	/;"	d
MX35_PAD_GPIO1_1__SDMA_EXTDMA_1	imx35-pinfunc.h	/^#define MX35_PAD_GPIO1_1__SDMA_EXTDMA_1	/;"	d
MX35_PAD_GPIO2_0__GPIO2_0	imx35-pinfunc.h	/^#define MX35_PAD_GPIO2_0__GPIO2_0	/;"	d
MX35_PAD_GPIO2_0__USB_TOP_USBOTG_CLK	imx35-pinfunc.h	/^#define MX35_PAD_GPIO2_0__USB_TOP_USBOTG_CLK	/;"	d
MX35_PAD_GPIO3_0__GPIO3_0	imx35-pinfunc.h	/^#define MX35_PAD_GPIO3_0__GPIO3_0	/;"	d
MX35_PAD_GPIO3_0__USB_TOP_USBH2_CLK	imx35-pinfunc.h	/^#define MX35_PAD_GPIO3_0__USB_TOP_USBH2_CLK	/;"	d
MX35_PAD_HCKR__ARM11P_TOP_EVNTBUS_12	imx35-pinfunc.h	/^#define MX35_PAD_HCKR__ARM11P_TOP_EVNTBUS_12	/;"	d
MX35_PAD_HCKR__AUDMUX_AUD5_RXFS	imx35-pinfunc.h	/^#define MX35_PAD_HCKR__AUDMUX_AUD5_RXFS	/;"	d
MX35_PAD_HCKR__CSPI2_SS0	imx35-pinfunc.h	/^#define MX35_PAD_HCKR__CSPI2_SS0	/;"	d
MX35_PAD_HCKR__ESAI_HCKR	imx35-pinfunc.h	/^#define MX35_PAD_HCKR__ESAI_HCKR	/;"	d
MX35_PAD_HCKR__GPIO1_6	imx35-pinfunc.h	/^#define MX35_PAD_HCKR__GPIO1_6	/;"	d
MX35_PAD_HCKR__IPU_FLASH_STROBE	imx35-pinfunc.h	/^#define MX35_PAD_HCKR__IPU_FLASH_STROBE	/;"	d
MX35_PAD_HCKT__AUDMUX_AUD5_RXC	imx35-pinfunc.h	/^#define MX35_PAD_HCKT__AUDMUX_AUD5_RXC	/;"	d
MX35_PAD_HCKT__ESAI_HCKT	imx35-pinfunc.h	/^#define MX35_PAD_HCKT__ESAI_HCKT	/;"	d
MX35_PAD_HCKT__GPIO1_9	imx35-pinfunc.h	/^#define MX35_PAD_HCKT__GPIO1_9	/;"	d
MX35_PAD_HCKT__IPU_CSI_D_2	imx35-pinfunc.h	/^#define MX35_PAD_HCKT__IPU_CSI_D_2	/;"	d
MX35_PAD_HCKT__KPP_COL_3	imx35-pinfunc.h	/^#define MX35_PAD_HCKT__KPP_COL_3	/;"	d
MX35_PAD_I2C1_CLK__CCM_USB_BYP_CLK	imx35-pinfunc.h	/^#define MX35_PAD_I2C1_CLK__CCM_USB_BYP_CLK	/;"	d
MX35_PAD_I2C1_CLK__GPIO2_24	imx35-pinfunc.h	/^#define MX35_PAD_I2C1_CLK__GPIO2_24	/;"	d
MX35_PAD_I2C1_CLK__I2C1_SCL	imx35-pinfunc.h	/^#define MX35_PAD_I2C1_CLK__I2C1_SCL	/;"	d
MX35_PAD_I2C1_DAT__GPIO2_25	imx35-pinfunc.h	/^#define MX35_PAD_I2C1_DAT__GPIO2_25	/;"	d
MX35_PAD_I2C1_DAT__I2C1_SDA	imx35-pinfunc.h	/^#define MX35_PAD_I2C1_DAT__I2C1_SDA	/;"	d
MX35_PAD_I2C2_CLK__CAN1_TXCAN	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_CLK__CAN1_TXCAN	/;"	d
MX35_PAD_I2C2_CLK__GPIO2_26	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_CLK__GPIO2_26	/;"	d
MX35_PAD_I2C2_CLK__I2C2_SCL	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_CLK__I2C2_SCL	/;"	d
MX35_PAD_I2C2_CLK__SDMA_DEBUG_BUS_DEVICE_2	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_CLK__SDMA_DEBUG_BUS_DEVICE_2	/;"	d
MX35_PAD_I2C2_CLK__USB_TOP_USBH2_PWR	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_CLK__USB_TOP_USBH2_PWR	/;"	d
MX35_PAD_I2C2_DAT__CAN1_RXCAN	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_DAT__CAN1_RXCAN	/;"	d
MX35_PAD_I2C2_DAT__GPIO2_27	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_DAT__GPIO2_27	/;"	d
MX35_PAD_I2C2_DAT__I2C2_SDA	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_DAT__I2C2_SDA	/;"	d
MX35_PAD_I2C2_DAT__SDMA_DEBUG_BUS_DEVICE_3	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_DAT__SDMA_DEBUG_BUS_DEVICE_3	/;"	d
MX35_PAD_I2C2_DAT__USB_TOP_USBH2_OC	imx35-pinfunc.h	/^#define MX35_PAD_I2C2_DAT__USB_TOP_USBH2_OC	/;"	d
MX35_PAD_LBA__EMI_EIM_LBA	imx35-pinfunc.h	/^#define MX35_PAD_LBA__EMI_EIM_LBA	/;"	d
MX35_PAD_LD0__GPIO2_0	imx35-pinfunc.h	/^#define MX35_PAD_LD0__GPIO2_0	/;"	d
MX35_PAD_LD0__IPU_DISPB_DAT_0	imx35-pinfunc.h	/^#define MX35_PAD_LD0__IPU_DISPB_DAT_0	/;"	d
MX35_PAD_LD0__SDMA_SDMA_DEBUG_PC_0	imx35-pinfunc.h	/^#define MX35_PAD_LD0__SDMA_SDMA_DEBUG_PC_0	/;"	d
MX35_PAD_LD10__GPIO2_10	imx35-pinfunc.h	/^#define MX35_PAD_LD10__GPIO2_10	/;"	d
MX35_PAD_LD10__IPU_DISPB_DAT_10	imx35-pinfunc.h	/^#define MX35_PAD_LD10__IPU_DISPB_DAT_10	/;"	d
MX35_PAD_LD10__SDMA_SDMA_DEBUG_PC_10	imx35-pinfunc.h	/^#define MX35_PAD_LD10__SDMA_SDMA_DEBUG_PC_10	/;"	d
MX35_PAD_LD11__ARM11P_TOP_TRACE_4	imx35-pinfunc.h	/^#define MX35_PAD_LD11__ARM11P_TOP_TRACE_4	/;"	d
MX35_PAD_LD11__GPIO2_11	imx35-pinfunc.h	/^#define MX35_PAD_LD11__GPIO2_11	/;"	d
MX35_PAD_LD11__IPU_DISPB_DAT_11	imx35-pinfunc.h	/^#define MX35_PAD_LD11__IPU_DISPB_DAT_11	/;"	d
MX35_PAD_LD11__SDMA_SDMA_DEBUG_PC_11	imx35-pinfunc.h	/^#define MX35_PAD_LD11__SDMA_SDMA_DEBUG_PC_11	/;"	d
MX35_PAD_LD12__ARM11P_TOP_TRACE_5	imx35-pinfunc.h	/^#define MX35_PAD_LD12__ARM11P_TOP_TRACE_5	/;"	d
MX35_PAD_LD12__GPIO2_12	imx35-pinfunc.h	/^#define MX35_PAD_LD12__GPIO2_12	/;"	d
MX35_PAD_LD12__IPU_DISPB_DAT_12	imx35-pinfunc.h	/^#define MX35_PAD_LD12__IPU_DISPB_DAT_12	/;"	d
MX35_PAD_LD12__SDMA_SDMA_DEBUG_PC_12	imx35-pinfunc.h	/^#define MX35_PAD_LD12__SDMA_SDMA_DEBUG_PC_12	/;"	d
MX35_PAD_LD13__ARM11P_TOP_TRACE_6	imx35-pinfunc.h	/^#define MX35_PAD_LD13__ARM11P_TOP_TRACE_6	/;"	d
MX35_PAD_LD13__GPIO2_13	imx35-pinfunc.h	/^#define MX35_PAD_LD13__GPIO2_13	/;"	d
MX35_PAD_LD13__IPU_DISPB_DAT_13	imx35-pinfunc.h	/^#define MX35_PAD_LD13__IPU_DISPB_DAT_13	/;"	d
MX35_PAD_LD13__SDMA_SDMA_DEBUG_PC_13	imx35-pinfunc.h	/^#define MX35_PAD_LD13__SDMA_SDMA_DEBUG_PC_13	/;"	d
MX35_PAD_LD14__ARM11P_TOP_TRACE_7	imx35-pinfunc.h	/^#define MX35_PAD_LD14__ARM11P_TOP_TRACE_7	/;"	d
MX35_PAD_LD14__GPIO2_14	imx35-pinfunc.h	/^#define MX35_PAD_LD14__GPIO2_14	/;"	d
MX35_PAD_LD14__IPU_DISPB_DAT_14	imx35-pinfunc.h	/^#define MX35_PAD_LD14__IPU_DISPB_DAT_14	/;"	d
MX35_PAD_LD14__SDMA_SDMA_DEBUG_EVENT_CHANNEL_0	imx35-pinfunc.h	/^#define MX35_PAD_LD14__SDMA_SDMA_DEBUG_EVENT_CHANNEL_0	/;"	d
MX35_PAD_LD15__ARM11P_TOP_TRACE_8	imx35-pinfunc.h	/^#define MX35_PAD_LD15__ARM11P_TOP_TRACE_8	/;"	d
MX35_PAD_LD15__GPIO2_15	imx35-pinfunc.h	/^#define MX35_PAD_LD15__GPIO2_15	/;"	d
MX35_PAD_LD15__IPU_DISPB_DAT_15	imx35-pinfunc.h	/^#define MX35_PAD_LD15__IPU_DISPB_DAT_15	/;"	d
MX35_PAD_LD15__SDMA_SDMA_DEBUG_EVENT_CHANNEL_1	imx35-pinfunc.h	/^#define MX35_PAD_LD15__SDMA_SDMA_DEBUG_EVENT_CHANNEL_1	/;"	d
MX35_PAD_LD16__ARM11P_TOP_TRACE_9	imx35-pinfunc.h	/^#define MX35_PAD_LD16__ARM11P_TOP_TRACE_9	/;"	d
MX35_PAD_LD16__GPIO2_16	imx35-pinfunc.h	/^#define MX35_PAD_LD16__GPIO2_16	/;"	d
MX35_PAD_LD16__IPU_DISPB_D12_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_LD16__IPU_DISPB_D12_VSYNC	/;"	d
MX35_PAD_LD16__IPU_DISPB_DAT_16	imx35-pinfunc.h	/^#define MX35_PAD_LD16__IPU_DISPB_DAT_16	/;"	d
MX35_PAD_LD16__SDMA_SDMA_DEBUG_EVENT_CHANNEL_2	imx35-pinfunc.h	/^#define MX35_PAD_LD16__SDMA_SDMA_DEBUG_EVENT_CHANNEL_2	/;"	d
MX35_PAD_LD17__ARM11P_TOP_TRACE_10	imx35-pinfunc.h	/^#define MX35_PAD_LD17__ARM11P_TOP_TRACE_10	/;"	d
MX35_PAD_LD17__GPIO2_17	imx35-pinfunc.h	/^#define MX35_PAD_LD17__GPIO2_17	/;"	d
MX35_PAD_LD17__IPU_DISPB_CS2	imx35-pinfunc.h	/^#define MX35_PAD_LD17__IPU_DISPB_CS2	/;"	d
MX35_PAD_LD17__IPU_DISPB_DAT_17	imx35-pinfunc.h	/^#define MX35_PAD_LD17__IPU_DISPB_DAT_17	/;"	d
MX35_PAD_LD17__SDMA_SDMA_DEBUG_EVENT_CHANNEL_3	imx35-pinfunc.h	/^#define MX35_PAD_LD17__SDMA_SDMA_DEBUG_EVENT_CHANNEL_3	/;"	d
MX35_PAD_LD18__ARM11P_TOP_TRACE_11	imx35-pinfunc.h	/^#define MX35_PAD_LD18__ARM11P_TOP_TRACE_11	/;"	d
MX35_PAD_LD18__ESDHC3_CMD	imx35-pinfunc.h	/^#define MX35_PAD_LD18__ESDHC3_CMD	/;"	d
MX35_PAD_LD18__GPIO3_24	imx35-pinfunc.h	/^#define MX35_PAD_LD18__GPIO3_24	/;"	d
MX35_PAD_LD18__IPU_DISPB_D0_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_LD18__IPU_DISPB_D0_VSYNC	/;"	d
MX35_PAD_LD18__IPU_DISPB_D12_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_LD18__IPU_DISPB_D12_VSYNC	/;"	d
MX35_PAD_LD18__IPU_DISPB_DAT_18	imx35-pinfunc.h	/^#define MX35_PAD_LD18__IPU_DISPB_DAT_18	/;"	d
MX35_PAD_LD18__SDMA_SDMA_DEBUG_EVENT_CHANNEL_4	imx35-pinfunc.h	/^#define MX35_PAD_LD18__SDMA_SDMA_DEBUG_EVENT_CHANNEL_4	/;"	d
MX35_PAD_LD18__USB_TOP_USBOTG_DATA_3	imx35-pinfunc.h	/^#define MX35_PAD_LD18__USB_TOP_USBOTG_DATA_3	/;"	d
MX35_PAD_LD19__ARM11P_TOP_TRACE_12	imx35-pinfunc.h	/^#define MX35_PAD_LD19__ARM11P_TOP_TRACE_12	/;"	d
MX35_PAD_LD19__ESDHC3_CLK	imx35-pinfunc.h	/^#define MX35_PAD_LD19__ESDHC3_CLK	/;"	d
MX35_PAD_LD19__GPIO3_25	imx35-pinfunc.h	/^#define MX35_PAD_LD19__GPIO3_25	/;"	d
MX35_PAD_LD19__IPU_DISPB_BCLK	imx35-pinfunc.h	/^#define MX35_PAD_LD19__IPU_DISPB_BCLK	/;"	d
MX35_PAD_LD19__IPU_DISPB_CS1	imx35-pinfunc.h	/^#define MX35_PAD_LD19__IPU_DISPB_CS1	/;"	d
MX35_PAD_LD19__IPU_DISPB_DAT_19	imx35-pinfunc.h	/^#define MX35_PAD_LD19__IPU_DISPB_DAT_19	/;"	d
MX35_PAD_LD19__SDMA_SDMA_DEBUG_EVENT_CHANNEL_5	imx35-pinfunc.h	/^#define MX35_PAD_LD19__SDMA_SDMA_DEBUG_EVENT_CHANNEL_5	/;"	d
MX35_PAD_LD19__USB_TOP_USBOTG_DIR	imx35-pinfunc.h	/^#define MX35_PAD_LD19__USB_TOP_USBOTG_DIR	/;"	d
MX35_PAD_LD1__GPIO2_1	imx35-pinfunc.h	/^#define MX35_PAD_LD1__GPIO2_1	/;"	d
MX35_PAD_LD1__IPU_DISPB_DAT_1	imx35-pinfunc.h	/^#define MX35_PAD_LD1__IPU_DISPB_DAT_1	/;"	d
MX35_PAD_LD1__SDMA_SDMA_DEBUG_PC_1	imx35-pinfunc.h	/^#define MX35_PAD_LD1__SDMA_SDMA_DEBUG_PC_1	/;"	d
MX35_PAD_LD20__ARM11P_TOP_TRACE_13	imx35-pinfunc.h	/^#define MX35_PAD_LD20__ARM11P_TOP_TRACE_13	/;"	d
MX35_PAD_LD20__ESDHC3_DAT0	imx35-pinfunc.h	/^#define MX35_PAD_LD20__ESDHC3_DAT0	/;"	d
MX35_PAD_LD20__GPIO3_26	imx35-pinfunc.h	/^#define MX35_PAD_LD20__GPIO3_26	/;"	d
MX35_PAD_LD20__IPU_DISPB_CS0	imx35-pinfunc.h	/^#define MX35_PAD_LD20__IPU_DISPB_CS0	/;"	d
MX35_PAD_LD20__IPU_DISPB_DAT_20	imx35-pinfunc.h	/^#define MX35_PAD_LD20__IPU_DISPB_DAT_20	/;"	d
MX35_PAD_LD20__IPU_DISPB_SD_CLK	imx35-pinfunc.h	/^#define MX35_PAD_LD20__IPU_DISPB_SD_CLK	/;"	d
MX35_PAD_LD20__SDMA_SDMA_DEBUG_CORE_STATUS_3	imx35-pinfunc.h	/^#define MX35_PAD_LD20__SDMA_SDMA_DEBUG_CORE_STATUS_3	/;"	d
MX35_PAD_LD21__ARM11P_TOP_TRACE_14	imx35-pinfunc.h	/^#define MX35_PAD_LD21__ARM11P_TOP_TRACE_14	/;"	d
MX35_PAD_LD21__ESDHC3_DAT1	imx35-pinfunc.h	/^#define MX35_PAD_LD21__ESDHC3_DAT1	/;"	d
MX35_PAD_LD21__GPIO3_27	imx35-pinfunc.h	/^#define MX35_PAD_LD21__GPIO3_27	/;"	d
MX35_PAD_LD21__IPU_DISPB_DAT_21	imx35-pinfunc.h	/^#define MX35_PAD_LD21__IPU_DISPB_DAT_21	/;"	d
MX35_PAD_LD21__IPU_DISPB_PAR_RS	imx35-pinfunc.h	/^#define MX35_PAD_LD21__IPU_DISPB_PAR_RS	/;"	d
MX35_PAD_LD21__IPU_DISPB_SER_RS	imx35-pinfunc.h	/^#define MX35_PAD_LD21__IPU_DISPB_SER_RS	/;"	d
MX35_PAD_LD21__SDMA_DEBUG_EVENT_CHANNEL_SEL	imx35-pinfunc.h	/^#define MX35_PAD_LD21__SDMA_DEBUG_EVENT_CHANNEL_SEL	/;"	d
MX35_PAD_LD21__USB_TOP_USBOTG_STP	imx35-pinfunc.h	/^#define MX35_PAD_LD21__USB_TOP_USBOTG_STP	/;"	d
MX35_PAD_LD22__ARM11P_TOP_TRCTL	imx35-pinfunc.h	/^#define MX35_PAD_LD22__ARM11P_TOP_TRCTL	/;"	d
MX35_PAD_LD22__ESDHC3_DAT2	imx35-pinfunc.h	/^#define MX35_PAD_LD22__ESDHC3_DAT2	/;"	d
MX35_PAD_LD22__GPIO3_28	imx35-pinfunc.h	/^#define MX35_PAD_LD22__GPIO3_28	/;"	d
MX35_PAD_LD22__IPU_DISPB_DAT_22	imx35-pinfunc.h	/^#define MX35_PAD_LD22__IPU_DISPB_DAT_22	/;"	d
MX35_PAD_LD22__IPU_DISPB_SD_D_I	imx35-pinfunc.h	/^#define MX35_PAD_LD22__IPU_DISPB_SD_D_I	/;"	d
MX35_PAD_LD22__IPU_DISPB_WR	imx35-pinfunc.h	/^#define MX35_PAD_LD22__IPU_DISPB_WR	/;"	d
MX35_PAD_LD22__SDMA_DEBUG_BUS_ERROR	imx35-pinfunc.h	/^#define MX35_PAD_LD22__SDMA_DEBUG_BUS_ERROR	/;"	d
MX35_PAD_LD22__USB_TOP_USBOTG_NXT	imx35-pinfunc.h	/^#define MX35_PAD_LD22__USB_TOP_USBOTG_NXT	/;"	d
MX35_PAD_LD23__ARM11P_TOP_TRCLK	imx35-pinfunc.h	/^#define MX35_PAD_LD23__ARM11P_TOP_TRCLK	/;"	d
MX35_PAD_LD23__ESDHC3_DAT3	imx35-pinfunc.h	/^#define MX35_PAD_LD23__ESDHC3_DAT3	/;"	d
MX35_PAD_LD23__GPIO3_29	imx35-pinfunc.h	/^#define MX35_PAD_LD23__GPIO3_29	/;"	d
MX35_PAD_LD23__IPU_DISPB_DAT_23	imx35-pinfunc.h	/^#define MX35_PAD_LD23__IPU_DISPB_DAT_23	/;"	d
MX35_PAD_LD23__IPU_DISPB_RD	imx35-pinfunc.h	/^#define MX35_PAD_LD23__IPU_DISPB_RD	/;"	d
MX35_PAD_LD23__IPU_DISPB_SD_D_IO	imx35-pinfunc.h	/^#define MX35_PAD_LD23__IPU_DISPB_SD_D_IO	/;"	d
MX35_PAD_LD23__SDMA_DEBUG_MATCHED_DMBUS	imx35-pinfunc.h	/^#define MX35_PAD_LD23__SDMA_DEBUG_MATCHED_DMBUS	/;"	d
MX35_PAD_LD23__USB_TOP_USBOTG_DATA_7	imx35-pinfunc.h	/^#define MX35_PAD_LD23__USB_TOP_USBOTG_DATA_7	/;"	d
MX35_PAD_LD2__GPIO2_2	imx35-pinfunc.h	/^#define MX35_PAD_LD2__GPIO2_2	/;"	d
MX35_PAD_LD2__IPU_DISPB_DAT_2	imx35-pinfunc.h	/^#define MX35_PAD_LD2__IPU_DISPB_DAT_2	/;"	d
MX35_PAD_LD2__SDMA_SDMA_DEBUG_PC_2	imx35-pinfunc.h	/^#define MX35_PAD_LD2__SDMA_SDMA_DEBUG_PC_2	/;"	d
MX35_PAD_LD3__GPIO2_3	imx35-pinfunc.h	/^#define MX35_PAD_LD3__GPIO2_3	/;"	d
MX35_PAD_LD3__IPU_DISPB_DAT_3	imx35-pinfunc.h	/^#define MX35_PAD_LD3__IPU_DISPB_DAT_3	/;"	d
MX35_PAD_LD3__SDMA_SDMA_DEBUG_PC_3	imx35-pinfunc.h	/^#define MX35_PAD_LD3__SDMA_SDMA_DEBUG_PC_3	/;"	d
MX35_PAD_LD4__GPIO2_4	imx35-pinfunc.h	/^#define MX35_PAD_LD4__GPIO2_4	/;"	d
MX35_PAD_LD4__IPU_DISPB_DAT_4	imx35-pinfunc.h	/^#define MX35_PAD_LD4__IPU_DISPB_DAT_4	/;"	d
MX35_PAD_LD4__SDMA_SDMA_DEBUG_PC_4	imx35-pinfunc.h	/^#define MX35_PAD_LD4__SDMA_SDMA_DEBUG_PC_4	/;"	d
MX35_PAD_LD5__GPIO2_5	imx35-pinfunc.h	/^#define MX35_PAD_LD5__GPIO2_5	/;"	d
MX35_PAD_LD5__IPU_DISPB_DAT_5	imx35-pinfunc.h	/^#define MX35_PAD_LD5__IPU_DISPB_DAT_5	/;"	d
MX35_PAD_LD5__SDMA_SDMA_DEBUG_PC_5	imx35-pinfunc.h	/^#define MX35_PAD_LD5__SDMA_SDMA_DEBUG_PC_5	/;"	d
MX35_PAD_LD6__GPIO2_6	imx35-pinfunc.h	/^#define MX35_PAD_LD6__GPIO2_6	/;"	d
MX35_PAD_LD6__IPU_DISPB_DAT_6	imx35-pinfunc.h	/^#define MX35_PAD_LD6__IPU_DISPB_DAT_6	/;"	d
MX35_PAD_LD6__SDMA_SDMA_DEBUG_PC_6	imx35-pinfunc.h	/^#define MX35_PAD_LD6__SDMA_SDMA_DEBUG_PC_6	/;"	d
MX35_PAD_LD7__GPIO2_7	imx35-pinfunc.h	/^#define MX35_PAD_LD7__GPIO2_7	/;"	d
MX35_PAD_LD7__IPU_DISPB_DAT_7	imx35-pinfunc.h	/^#define MX35_PAD_LD7__IPU_DISPB_DAT_7	/;"	d
MX35_PAD_LD7__SDMA_SDMA_DEBUG_PC_7	imx35-pinfunc.h	/^#define MX35_PAD_LD7__SDMA_SDMA_DEBUG_PC_7	/;"	d
MX35_PAD_LD8__GPIO2_8	imx35-pinfunc.h	/^#define MX35_PAD_LD8__GPIO2_8	/;"	d
MX35_PAD_LD8__IPU_DISPB_DAT_8	imx35-pinfunc.h	/^#define MX35_PAD_LD8__IPU_DISPB_DAT_8	/;"	d
MX35_PAD_LD8__SDMA_SDMA_DEBUG_PC_8	imx35-pinfunc.h	/^#define MX35_PAD_LD8__SDMA_SDMA_DEBUG_PC_8	/;"	d
MX35_PAD_LD9__GPIO2_9	imx35-pinfunc.h	/^#define MX35_PAD_LD9__GPIO2_9	/;"	d
MX35_PAD_LD9__IPU_DISPB_DAT_9	imx35-pinfunc.h	/^#define MX35_PAD_LD9__IPU_DISPB_DAT_9	/;"	d
MX35_PAD_LD9__SDMA_SDMA_DEBUG_PC_9	imx35-pinfunc.h	/^#define MX35_PAD_LD9__SDMA_SDMA_DEBUG_PC_9	/;"	d
MX35_PAD_MA10__EMI_MA10	imx35-pinfunc.h	/^#define MX35_PAD_MA10__EMI_MA10	/;"	d
MX35_PAD_MLB_CLK__GPIO3_3	imx35-pinfunc.h	/^#define MX35_PAD_MLB_CLK__GPIO3_3	/;"	d
MX35_PAD_MLB_CLK__MLB_MLBCLK	imx35-pinfunc.h	/^#define MX35_PAD_MLB_CLK__MLB_MLBCLK	/;"	d
MX35_PAD_MLB_DAT__GPIO3_4	imx35-pinfunc.h	/^#define MX35_PAD_MLB_DAT__GPIO3_4	/;"	d
MX35_PAD_MLB_DAT__MLB_MLBDAT	imx35-pinfunc.h	/^#define MX35_PAD_MLB_DAT__MLB_MLBDAT	/;"	d
MX35_PAD_MLB_SIG__GPIO3_5	imx35-pinfunc.h	/^#define MX35_PAD_MLB_SIG__GPIO3_5	/;"	d
MX35_PAD_MLB_SIG__MLB_MLBSIG	imx35-pinfunc.h	/^#define MX35_PAD_MLB_SIG__MLB_MLBSIG	/;"	d
MX35_PAD_NFALE__ARM11P_TOP_TRACE_2	imx35-pinfunc.h	/^#define MX35_PAD_NFALE__ARM11P_TOP_TRACE_2	/;"	d
MX35_PAD_NFALE__EMI_NANDF_ALE	imx35-pinfunc.h	/^#define MX35_PAD_NFALE__EMI_NANDF_ALE	/;"	d
MX35_PAD_NFALE__GPIO2_20	imx35-pinfunc.h	/^#define MX35_PAD_NFALE__GPIO2_20	/;"	d
MX35_PAD_NFALE__IPU_DISPB_CS0	imx35-pinfunc.h	/^#define MX35_PAD_NFALE__IPU_DISPB_CS0	/;"	d
MX35_PAD_NFALE__USB_TOP_USBH2_STP	imx35-pinfunc.h	/^#define MX35_PAD_NFALE__USB_TOP_USBH2_STP	/;"	d
MX35_PAD_NFCLE__ARM11P_TOP_TRACE_3	imx35-pinfunc.h	/^#define MX35_PAD_NFCLE__ARM11P_TOP_TRACE_3	/;"	d
MX35_PAD_NFCLE__EMI_NANDF_CLE	imx35-pinfunc.h	/^#define MX35_PAD_NFCLE__EMI_NANDF_CLE	/;"	d
MX35_PAD_NFCLE__GPIO2_21	imx35-pinfunc.h	/^#define MX35_PAD_NFCLE__GPIO2_21	/;"	d
MX35_PAD_NFCLE__IPU_DISPB_PAR_RS	imx35-pinfunc.h	/^#define MX35_PAD_NFCLE__IPU_DISPB_PAR_RS	/;"	d
MX35_PAD_NFCLE__USB_TOP_USBH2_NXT	imx35-pinfunc.h	/^#define MX35_PAD_NFCLE__USB_TOP_USBH2_NXT	/;"	d
MX35_PAD_NFRB__ARM11P_TOP_TRCLK	imx35-pinfunc.h	/^#define MX35_PAD_NFRB__ARM11P_TOP_TRCLK	/;"	d
MX35_PAD_NFRB__EMI_NANDF_RB	imx35-pinfunc.h	/^#define MX35_PAD_NFRB__EMI_NANDF_RB	/;"	d
MX35_PAD_NFRB__GPIO2_23	imx35-pinfunc.h	/^#define MX35_PAD_NFRB__GPIO2_23	/;"	d
MX35_PAD_NFRB__IPU_DISPB_RD	imx35-pinfunc.h	/^#define MX35_PAD_NFRB__IPU_DISPB_RD	/;"	d
MX35_PAD_NFRE_B__ARM11P_TOP_TRACE_1	imx35-pinfunc.h	/^#define MX35_PAD_NFRE_B__ARM11P_TOP_TRACE_1	/;"	d
MX35_PAD_NFRE_B__EMI_NANDF_RE_B	imx35-pinfunc.h	/^#define MX35_PAD_NFRE_B__EMI_NANDF_RE_B	/;"	d
MX35_PAD_NFRE_B__GPIO2_19	imx35-pinfunc.h	/^#define MX35_PAD_NFRE_B__GPIO2_19	/;"	d
MX35_PAD_NFRE_B__IPU_DISPB_BCLK	imx35-pinfunc.h	/^#define MX35_PAD_NFRE_B__IPU_DISPB_BCLK	/;"	d
MX35_PAD_NFRE_B__USB_TOP_USBH2_DIR	imx35-pinfunc.h	/^#define MX35_PAD_NFRE_B__USB_TOP_USBH2_DIR	/;"	d
MX35_PAD_NFWE_B__ARM11P_TOP_TRACE_0	imx35-pinfunc.h	/^#define MX35_PAD_NFWE_B__ARM11P_TOP_TRACE_0	/;"	d
MX35_PAD_NFWE_B__EMI_NANDF_WE_B	imx35-pinfunc.h	/^#define MX35_PAD_NFWE_B__EMI_NANDF_WE_B	/;"	d
MX35_PAD_NFWE_B__GPIO2_18	imx35-pinfunc.h	/^#define MX35_PAD_NFWE_B__GPIO2_18	/;"	d
MX35_PAD_NFWE_B__IPU_DISPB_D0_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_NFWE_B__IPU_DISPB_D0_VSYNC	/;"	d
MX35_PAD_NFWE_B__USB_TOP_USBH2_DATA_3	imx35-pinfunc.h	/^#define MX35_PAD_NFWE_B__USB_TOP_USBH2_DATA_3	/;"	d
MX35_PAD_NFWP_B__ARM11P_TOP_TRCTL	imx35-pinfunc.h	/^#define MX35_PAD_NFWP_B__ARM11P_TOP_TRCTL	/;"	d
MX35_PAD_NFWP_B__EMI_NANDF_WP_B	imx35-pinfunc.h	/^#define MX35_PAD_NFWP_B__EMI_NANDF_WP_B	/;"	d
MX35_PAD_NFWP_B__GPIO2_22	imx35-pinfunc.h	/^#define MX35_PAD_NFWP_B__GPIO2_22	/;"	d
MX35_PAD_NFWP_B__IPU_DISPB_WR	imx35-pinfunc.h	/^#define MX35_PAD_NFWP_B__IPU_DISPB_WR	/;"	d
MX35_PAD_NFWP_B__USB_TOP_USBH2_DATA_7	imx35-pinfunc.h	/^#define MX35_PAD_NFWP_B__USB_TOP_USBH2_DATA_7	/;"	d
MX35_PAD_NF_CE0__EMI_NANDF_CE0	imx35-pinfunc.h	/^#define MX35_PAD_NF_CE0__EMI_NANDF_CE0	/;"	d
MX35_PAD_NF_CE0__GPIO1_22	imx35-pinfunc.h	/^#define MX35_PAD_NF_CE0__GPIO1_22	/;"	d
MX35_PAD_OE__EMI_EIM_OE	imx35-pinfunc.h	/^#define MX35_PAD_OE__EMI_EIM_OE	/;"	d
MX35_PAD_POR_B__CCM_POR_B	imx35-pinfunc.h	/^#define MX35_PAD_POR_B__CCM_POR_B	/;"	d
MX35_PAD_POWER_FAIL__CCM_DSM_WAKEUP_INT_26	imx35-pinfunc.h	/^#define MX35_PAD_POWER_FAIL__CCM_DSM_WAKEUP_INT_26	/;"	d
MX35_PAD_RAS__EMI_DRAM_RAS	imx35-pinfunc.h	/^#define MX35_PAD_RAS__EMI_DRAM_RAS	/;"	d
MX35_PAD_RESET_IN_B__CCM_RESET_IN_B	imx35-pinfunc.h	/^#define MX35_PAD_RESET_IN_B__CCM_RESET_IN_B	/;"	d
MX35_PAD_RTCK__ARM11P_TOP_RTCK	imx35-pinfunc.h	/^#define MX35_PAD_RTCK__ARM11P_TOP_RTCK	/;"	d
MX35_PAD_RTS1__ARM11P_TOP_EVNTBUS_18	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__ARM11P_TOP_EVNTBUS_18	/;"	d
MX35_PAD_RTS1__CSPI2_SCLK	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__CSPI2_SCLK	/;"	d
MX35_PAD_RTS1__EMI_NANDF_CE1	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__EMI_NANDF_CE1	/;"	d
MX35_PAD_RTS1__GPIO3_8	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__GPIO3_8	/;"	d
MX35_PAD_RTS1__I2C3_SCL	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__I2C3_SCL	/;"	d
MX35_PAD_RTS1__IPU_CSI_D_0	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__IPU_CSI_D_0	/;"	d
MX35_PAD_RTS1__KPP_COL_6	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__KPP_COL_6	/;"	d
MX35_PAD_RTS1__UART1_RTS	imx35-pinfunc.h	/^#define MX35_PAD_RTS1__UART1_RTS	/;"	d
MX35_PAD_RTS2__AUDMUX_AUD5_RXC	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__AUDMUX_AUD5_RXC	/;"	d
MX35_PAD_RTS2__CAN2_RXCAN	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__CAN2_RXCAN	/;"	d
MX35_PAD_RTS2__GPIO3_12	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__GPIO3_12	/;"	d
MX35_PAD_RTS2__IPU_CSI_D_2	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__IPU_CSI_D_2	/;"	d
MX35_PAD_RTS2__KPP_ROW_6	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__KPP_ROW_6	/;"	d
MX35_PAD_RTS2__SPDIF_SPDIF_IN1	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__SPDIF_SPDIF_IN1	/;"	d
MX35_PAD_RTS2__UART2_RTS	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__UART2_RTS	/;"	d
MX35_PAD_RTS2__UART3_RXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_RTS2__UART3_RXD_MUX	/;"	d
MX35_PAD_RW__EMI_EIM_RW	imx35-pinfunc.h	/^#define MX35_PAD_RW__EMI_EIM_RW	/;"	d
MX35_PAD_RXD1__ARM11P_TOP_EVNTBUS_16	imx35-pinfunc.h	/^#define MX35_PAD_RXD1__ARM11P_TOP_EVNTBUS_16	/;"	d
MX35_PAD_RXD1__CSPI2_MOSI	imx35-pinfunc.h	/^#define MX35_PAD_RXD1__CSPI2_MOSI	/;"	d
MX35_PAD_RXD1__GPIO3_6	imx35-pinfunc.h	/^#define MX35_PAD_RXD1__GPIO3_6	/;"	d
MX35_PAD_RXD1__KPP_COL_4	imx35-pinfunc.h	/^#define MX35_PAD_RXD1__KPP_COL_4	/;"	d
MX35_PAD_RXD1__UART1_RXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_RXD1__UART1_RXD_MUX	/;"	d
MX35_PAD_RXD2__GPIO3_10	imx35-pinfunc.h	/^#define MX35_PAD_RXD2__GPIO3_10	/;"	d
MX35_PAD_RXD2__KPP_ROW_4	imx35-pinfunc.h	/^#define MX35_PAD_RXD2__KPP_ROW_4	/;"	d
MX35_PAD_RXD2__UART2_RXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_RXD2__UART2_RXD_MUX	/;"	d
MX35_PAD_SCK4__ARM11P_TOP_ARM_COREASID2	imx35-pinfunc.h	/^#define MX35_PAD_SCK4__ARM11P_TOP_ARM_COREASID2	/;"	d
MX35_PAD_SCK4__AUDMUX_AUD4_TXC	imx35-pinfunc.h	/^#define MX35_PAD_SCK4__AUDMUX_AUD4_TXC	/;"	d
MX35_PAD_SCK4__GPIO2_30	imx35-pinfunc.h	/^#define MX35_PAD_SCK4__GPIO2_30	/;"	d
MX35_PAD_SCK5__ARM11P_TOP_ARM_COREASID6	imx35-pinfunc.h	/^#define MX35_PAD_SCK5__ARM11P_TOP_ARM_COREASID6	/;"	d
MX35_PAD_SCK5__AUDMUX_AUD5_TXC	imx35-pinfunc.h	/^#define MX35_PAD_SCK5__AUDMUX_AUD5_TXC	/;"	d
MX35_PAD_SCK5__CSPI2_SCLK	imx35-pinfunc.h	/^#define MX35_PAD_SCK5__CSPI2_SCLK	/;"	d
MX35_PAD_SCK5__GPIO1_2	imx35-pinfunc.h	/^#define MX35_PAD_SCK5__GPIO1_2	/;"	d
MX35_PAD_SCK5__SPDIF_SPDIF_EXTCLK	imx35-pinfunc.h	/^#define MX35_PAD_SCK5__SPDIF_SPDIF_EXTCLK	/;"	d
MX35_PAD_SCKR__ARM11P_TOP_EVNTBUS_10	imx35-pinfunc.h	/^#define MX35_PAD_SCKR__ARM11P_TOP_EVNTBUS_10	/;"	d
MX35_PAD_SCKR__ESAI_SCKR	imx35-pinfunc.h	/^#define MX35_PAD_SCKR__ESAI_SCKR	/;"	d
MX35_PAD_SCKR__GPIO1_4	imx35-pinfunc.h	/^#define MX35_PAD_SCKR__GPIO1_4	/;"	d
MX35_PAD_SCKT__ESAI_SCKT	imx35-pinfunc.h	/^#define MX35_PAD_SCKT__ESAI_SCKT	/;"	d
MX35_PAD_SCKT__GPIO1_7	imx35-pinfunc.h	/^#define MX35_PAD_SCKT__GPIO1_7	/;"	d
MX35_PAD_SCKT__IPU_CSI_D_0	imx35-pinfunc.h	/^#define MX35_PAD_SCKT__IPU_CSI_D_0	/;"	d
MX35_PAD_SCKT__KPP_ROW_2	imx35-pinfunc.h	/^#define MX35_PAD_SCKT__KPP_ROW_2	/;"	d
MX35_PAD_SD0__EMI_DRAM_D_0	imx35-pinfunc.h	/^#define MX35_PAD_SD0__EMI_DRAM_D_0	/;"	d
MX35_PAD_SD10__EMI_DRAM_D_10	imx35-pinfunc.h	/^#define MX35_PAD_SD10__EMI_DRAM_D_10	/;"	d
MX35_PAD_SD11__EMI_DRAM_D_11	imx35-pinfunc.h	/^#define MX35_PAD_SD11__EMI_DRAM_D_11	/;"	d
MX35_PAD_SD12__EMI_DRAM_D_12	imx35-pinfunc.h	/^#define MX35_PAD_SD12__EMI_DRAM_D_12	/;"	d
MX35_PAD_SD13__EMI_DRAM_D_13	imx35-pinfunc.h	/^#define MX35_PAD_SD13__EMI_DRAM_D_13	/;"	d
MX35_PAD_SD14__EMI_DRAM_D_14	imx35-pinfunc.h	/^#define MX35_PAD_SD14__EMI_DRAM_D_14	/;"	d
MX35_PAD_SD15__EMI_DRAM_D_15	imx35-pinfunc.h	/^#define MX35_PAD_SD15__EMI_DRAM_D_15	/;"	d
MX35_PAD_SD16__EMI_DRAM_D_16	imx35-pinfunc.h	/^#define MX35_PAD_SD16__EMI_DRAM_D_16	/;"	d
MX35_PAD_SD17__EMI_DRAM_D_17	imx35-pinfunc.h	/^#define MX35_PAD_SD17__EMI_DRAM_D_17	/;"	d
MX35_PAD_SD18__EMI_DRAM_D_18	imx35-pinfunc.h	/^#define MX35_PAD_SD18__EMI_DRAM_D_18	/;"	d
MX35_PAD_SD19__EMI_DRAM_D_19	imx35-pinfunc.h	/^#define MX35_PAD_SD19__EMI_DRAM_D_19	/;"	d
MX35_PAD_SD1_CLK__ARM11P_TOP_TRCLK	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CLK__ARM11P_TOP_TRCLK	/;"	d
MX35_PAD_SD1_CLK__ESDHC1_CLK	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CLK__ESDHC1_CLK	/;"	d
MX35_PAD_SD1_CLK__GPIO1_7	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CLK__GPIO1_7	/;"	d
MX35_PAD_SD1_CLK__IPU_DISPB_BCLK	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CLK__IPU_DISPB_BCLK	/;"	d
MX35_PAD_SD1_CLK__MSHC_BS	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CLK__MSHC_BS	/;"	d
MX35_PAD_SD1_CLK__USB_TOP_USBOTG_DATA_5	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CLK__USB_TOP_USBOTG_DATA_5	/;"	d
MX35_PAD_SD1_CMD__ARM11P_TOP_TRCTL	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CMD__ARM11P_TOP_TRCTL	/;"	d
MX35_PAD_SD1_CMD__ESDHC1_CMD	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CMD__ESDHC1_CMD	/;"	d
MX35_PAD_SD1_CMD__GPIO1_6	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CMD__GPIO1_6	/;"	d
MX35_PAD_SD1_CMD__IPU_DISPB_D0_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CMD__IPU_DISPB_D0_VSYNC	/;"	d
MX35_PAD_SD1_CMD__MSHC_SCLK	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CMD__MSHC_SCLK	/;"	d
MX35_PAD_SD1_CMD__USB_TOP_USBOTG_DATA_4	imx35-pinfunc.h	/^#define MX35_PAD_SD1_CMD__USB_TOP_USBOTG_DATA_4	/;"	d
MX35_PAD_SD1_DATA0__ARM11P_TOP_TRACE_23	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA0__ARM11P_TOP_TRACE_23	/;"	d
MX35_PAD_SD1_DATA0__ESDHC1_DAT0	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA0__ESDHC1_DAT0	/;"	d
MX35_PAD_SD1_DATA0__GPIO1_8	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA0__GPIO1_8	/;"	d
MX35_PAD_SD1_DATA0__IPU_DISPB_CS0	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA0__IPU_DISPB_CS0	/;"	d
MX35_PAD_SD1_DATA0__MSHC_DATA_0	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA0__MSHC_DATA_0	/;"	d
MX35_PAD_SD1_DATA0__USB_TOP_USBOTG_DATA_6	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA0__USB_TOP_USBOTG_DATA_6	/;"	d
MX35_PAD_SD1_DATA1__ARM11P_TOP_TRACE_24	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA1__ARM11P_TOP_TRACE_24	/;"	d
MX35_PAD_SD1_DATA1__ESDHC1_DAT1	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA1__ESDHC1_DAT1	/;"	d
MX35_PAD_SD1_DATA1__GPIO1_9	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA1__GPIO1_9	/;"	d
MX35_PAD_SD1_DATA1__IPU_DISPB_PAR_RS	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA1__IPU_DISPB_PAR_RS	/;"	d
MX35_PAD_SD1_DATA1__MSHC_DATA_1	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA1__MSHC_DATA_1	/;"	d
MX35_PAD_SD1_DATA1__USB_TOP_USBOTG_DATA_0	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA1__USB_TOP_USBOTG_DATA_0	/;"	d
MX35_PAD_SD1_DATA2__ARM11P_TOP_TRACE_25	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA2__ARM11P_TOP_TRACE_25	/;"	d
MX35_PAD_SD1_DATA2__ESDHC1_DAT2	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA2__ESDHC1_DAT2	/;"	d
MX35_PAD_SD1_DATA2__GPIO1_10	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA2__GPIO1_10	/;"	d
MX35_PAD_SD1_DATA2__IPU_DISPB_WR	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA2__IPU_DISPB_WR	/;"	d
MX35_PAD_SD1_DATA2__MSHC_DATA_2	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA2__MSHC_DATA_2	/;"	d
MX35_PAD_SD1_DATA2__USB_TOP_USBOTG_DATA_1	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA2__USB_TOP_USBOTG_DATA_1	/;"	d
MX35_PAD_SD1_DATA3__ARM11P_TOP_TRACE_26	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA3__ARM11P_TOP_TRACE_26	/;"	d
MX35_PAD_SD1_DATA3__ESDHC1_DAT3	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA3__ESDHC1_DAT3	/;"	d
MX35_PAD_SD1_DATA3__GPIO1_11	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA3__GPIO1_11	/;"	d
MX35_PAD_SD1_DATA3__IPU_DISPB_RD	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA3__IPU_DISPB_RD	/;"	d
MX35_PAD_SD1_DATA3__MSHC_DATA_3	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA3__MSHC_DATA_3	/;"	d
MX35_PAD_SD1_DATA3__USB_TOP_USBOTG_DATA_2	imx35-pinfunc.h	/^#define MX35_PAD_SD1_DATA3__USB_TOP_USBOTG_DATA_2	/;"	d
MX35_PAD_SD1__EMI_DRAM_D_1	imx35-pinfunc.h	/^#define MX35_PAD_SD1__EMI_DRAM_D_1	/;"	d
MX35_PAD_SD20__EMI_DRAM_D_20	imx35-pinfunc.h	/^#define MX35_PAD_SD20__EMI_DRAM_D_20	/;"	d
MX35_PAD_SD21__EMI_DRAM_D_21	imx35-pinfunc.h	/^#define MX35_PAD_SD21__EMI_DRAM_D_21	/;"	d
MX35_PAD_SD22__EMI_DRAM_D_22	imx35-pinfunc.h	/^#define MX35_PAD_SD22__EMI_DRAM_D_22	/;"	d
MX35_PAD_SD23__EMI_DRAM_D_23	imx35-pinfunc.h	/^#define MX35_PAD_SD23__EMI_DRAM_D_23	/;"	d
MX35_PAD_SD24__EMI_DRAM_D_24	imx35-pinfunc.h	/^#define MX35_PAD_SD24__EMI_DRAM_D_24	/;"	d
MX35_PAD_SD25__EMI_DRAM_D_25	imx35-pinfunc.h	/^#define MX35_PAD_SD25__EMI_DRAM_D_25	/;"	d
MX35_PAD_SD26__EMI_DRAM_D_26	imx35-pinfunc.h	/^#define MX35_PAD_SD26__EMI_DRAM_D_26	/;"	d
MX35_PAD_SD27__EMI_DRAM_D_27	imx35-pinfunc.h	/^#define MX35_PAD_SD27__EMI_DRAM_D_27	/;"	d
MX35_PAD_SD28__EMI_DRAM_D_28	imx35-pinfunc.h	/^#define MX35_PAD_SD28__EMI_DRAM_D_28	/;"	d
MX35_PAD_SD29__EMI_DRAM_D_29	imx35-pinfunc.h	/^#define MX35_PAD_SD29__EMI_DRAM_D_29	/;"	d
MX35_PAD_SD2_CLK__ESDHC1_DAT5	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__ESDHC1_DAT5	/;"	d
MX35_PAD_SD2_CLK__ESDHC2_CLK	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__ESDHC2_CLK	/;"	d
MX35_PAD_SD2_CLK__GPIO2_1	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__GPIO2_1	/;"	d
MX35_PAD_SD2_CLK__I2C3_SDA	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__I2C3_SDA	/;"	d
MX35_PAD_SD2_CLK__IPU_CSI_D_3	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__IPU_CSI_D_3	/;"	d
MX35_PAD_SD2_CLK__IPU_DISPB_CS2	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__IPU_DISPB_CS2	/;"	d
MX35_PAD_SD2_CLK__SPDIF_SPDIF_IN1	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__SPDIF_SPDIF_IN1	/;"	d
MX35_PAD_SD2_CLK__USB_TOP_USBH2_DATA_5	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CLK__USB_TOP_USBH2_DATA_5	/;"	d
MX35_PAD_SD2_CMD__ESDHC1_DAT4	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__ESDHC1_DAT4	/;"	d
MX35_PAD_SD2_CMD__ESDHC2_CMD	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__ESDHC2_CMD	/;"	d
MX35_PAD_SD2_CMD__GPIO2_0	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__GPIO2_0	/;"	d
MX35_PAD_SD2_CMD__I2C3_SCL	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__I2C3_SCL	/;"	d
MX35_PAD_SD2_CMD__IPU_CSI_D_2	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__IPU_CSI_D_2	/;"	d
MX35_PAD_SD2_CMD__IPU_DISPB_D12_VSYNC	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__IPU_DISPB_D12_VSYNC	/;"	d
MX35_PAD_SD2_CMD__SPDIF_SPDIF_OUT1	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__SPDIF_SPDIF_OUT1	/;"	d
MX35_PAD_SD2_CMD__USB_TOP_USBH2_DATA_4	imx35-pinfunc.h	/^#define MX35_PAD_SD2_CMD__USB_TOP_USBH2_DATA_4	/;"	d
MX35_PAD_SD2_DATA0__ESDHC1_DAT6	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__ESDHC1_DAT6	/;"	d
MX35_PAD_SD2_DATA0__ESDHC2_DAT0	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__ESDHC2_DAT0	/;"	d
MX35_PAD_SD2_DATA0__GPIO2_2	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__GPIO2_2	/;"	d
MX35_PAD_SD2_DATA0__IPU_CSI_D_4	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__IPU_CSI_D_4	/;"	d
MX35_PAD_SD2_DATA0__SPDIF_SPDIF_EXTCLK	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__SPDIF_SPDIF_EXTCLK	/;"	d
MX35_PAD_SD2_DATA0__UART3_RXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__UART3_RXD_MUX	/;"	d
MX35_PAD_SD2_DATA0__USB_TOP_USBH2_DATA_6	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA0__USB_TOP_USBH2_DATA_6	/;"	d
MX35_PAD_SD2_DATA1__ESDHC1_DAT7	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA1__ESDHC1_DAT7	/;"	d
MX35_PAD_SD2_DATA1__ESDHC2_DAT1	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA1__ESDHC2_DAT1	/;"	d
MX35_PAD_SD2_DATA1__GPIO2_3	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA1__GPIO2_3	/;"	d
MX35_PAD_SD2_DATA1__IPU_CSI_D_5	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA1__IPU_CSI_D_5	/;"	d
MX35_PAD_SD2_DATA1__UART3_TXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA1__UART3_TXD_MUX	/;"	d
MX35_PAD_SD2_DATA1__USB_TOP_USBH2_DATA_0	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA1__USB_TOP_USBH2_DATA_0	/;"	d
MX35_PAD_SD2_DATA2__CAN1_RXCAN	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA2__CAN1_RXCAN	/;"	d
MX35_PAD_SD2_DATA2__ESDHC2_DAT2	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA2__ESDHC2_DAT2	/;"	d
MX35_PAD_SD2_DATA2__GPIO2_4	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA2__GPIO2_4	/;"	d
MX35_PAD_SD2_DATA2__IPU_CSI_D_6	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA2__IPU_CSI_D_6	/;"	d
MX35_PAD_SD2_DATA2__UART3_RTS	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA2__UART3_RTS	/;"	d
MX35_PAD_SD2_DATA2__USB_TOP_USBH2_DATA_1	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA2__USB_TOP_USBH2_DATA_1	/;"	d
MX35_PAD_SD2_DATA3__CAN1_TXCAN	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA3__CAN1_TXCAN	/;"	d
MX35_PAD_SD2_DATA3__ESDHC2_DAT3	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA3__ESDHC2_DAT3	/;"	d
MX35_PAD_SD2_DATA3__GPIO2_5	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA3__GPIO2_5	/;"	d
MX35_PAD_SD2_DATA3__IPU_CSI_D_7	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA3__IPU_CSI_D_7	/;"	d
MX35_PAD_SD2_DATA3__UART3_CTS	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA3__UART3_CTS	/;"	d
MX35_PAD_SD2_DATA3__USB_TOP_USBH2_DATA_2	imx35-pinfunc.h	/^#define MX35_PAD_SD2_DATA3__USB_TOP_USBH2_DATA_2	/;"	d
MX35_PAD_SD2__EMI_DRAM_D_2	imx35-pinfunc.h	/^#define MX35_PAD_SD2__EMI_DRAM_D_2	/;"	d
MX35_PAD_SD30__EMI_DRAM_D_30	imx35-pinfunc.h	/^#define MX35_PAD_SD30__EMI_DRAM_D_30	/;"	d
MX35_PAD_SD31__EMI_DRAM_D_31	imx35-pinfunc.h	/^#define MX35_PAD_SD31__EMI_DRAM_D_31	/;"	d
MX35_PAD_SD3__EMI_DRAM_D_3	imx35-pinfunc.h	/^#define MX35_PAD_SD3__EMI_DRAM_D_3	/;"	d
MX35_PAD_SD4__EMI_DRAM_D_4	imx35-pinfunc.h	/^#define MX35_PAD_SD4__EMI_DRAM_D_4	/;"	d
MX35_PAD_SD5__EMI_DRAM_D_5	imx35-pinfunc.h	/^#define MX35_PAD_SD5__EMI_DRAM_D_5	/;"	d
MX35_PAD_SD6__EMI_DRAM_D_6	imx35-pinfunc.h	/^#define MX35_PAD_SD6__EMI_DRAM_D_6	/;"	d
MX35_PAD_SD7__EMI_DRAM_D_7	imx35-pinfunc.h	/^#define MX35_PAD_SD7__EMI_DRAM_D_7	/;"	d
MX35_PAD_SD8__EMI_DRAM_D_8	imx35-pinfunc.h	/^#define MX35_PAD_SD8__EMI_DRAM_D_8	/;"	d
MX35_PAD_SD9__EMI_DRAM_D_9	imx35-pinfunc.h	/^#define MX35_PAD_SD9__EMI_DRAM_D_9	/;"	d
MX35_PAD_SDBA0__EMI_EIM_SDBA0	imx35-pinfunc.h	/^#define MX35_PAD_SDBA0__EMI_EIM_SDBA0	/;"	d
MX35_PAD_SDBA1__EMI_EIM_SDBA1	imx35-pinfunc.h	/^#define MX35_PAD_SDBA1__EMI_EIM_SDBA1	/;"	d
MX35_PAD_SDCKE0__EMI_DRAM_SDCKE_0	imx35-pinfunc.h	/^#define MX35_PAD_SDCKE0__EMI_DRAM_SDCKE_0	/;"	d
MX35_PAD_SDCKE1__EMI_DRAM_SDCKE_1	imx35-pinfunc.h	/^#define MX35_PAD_SDCKE1__EMI_DRAM_SDCKE_1	/;"	d
MX35_PAD_SDCLK__EMI_DRAM_SDCLK	imx35-pinfunc.h	/^#define MX35_PAD_SDCLK__EMI_DRAM_SDCLK	/;"	d
MX35_PAD_SDQS0__EMI_DRAM_SDQS_0	imx35-pinfunc.h	/^#define MX35_PAD_SDQS0__EMI_DRAM_SDQS_0	/;"	d
MX35_PAD_SDQS1__EMI_DRAM_SDQS_1	imx35-pinfunc.h	/^#define MX35_PAD_SDQS1__EMI_DRAM_SDQS_1	/;"	d
MX35_PAD_SDQS2__EMI_DRAM_SDQS_2	imx35-pinfunc.h	/^#define MX35_PAD_SDQS2__EMI_DRAM_SDQS_2	/;"	d
MX35_PAD_SDQS3__EMI_DRAM_SDQS_3	imx35-pinfunc.h	/^#define MX35_PAD_SDQS3__EMI_DRAM_SDQS_3	/;"	d
MX35_PAD_SDWE__EMI_DRAM_SDWE	imx35-pinfunc.h	/^#define MX35_PAD_SDWE__EMI_DRAM_SDWE	/;"	d
MX35_PAD_SJC_MOD__SJC_MOD	imx35-pinfunc.h	/^#define MX35_PAD_SJC_MOD__SJC_MOD	/;"	d
MX35_PAD_SRXD4__ARM11P_TOP_ARM_COREASID1	imx35-pinfunc.h	/^#define MX35_PAD_SRXD4__ARM11P_TOP_ARM_COREASID1	/;"	d
MX35_PAD_SRXD4__AUDMUX_AUD4_RXD	imx35-pinfunc.h	/^#define MX35_PAD_SRXD4__AUDMUX_AUD4_RXD	/;"	d
MX35_PAD_SRXD4__GPIO2_29	imx35-pinfunc.h	/^#define MX35_PAD_SRXD4__GPIO2_29	/;"	d
MX35_PAD_SRXD5__ARM11P_TOP_ARM_COREASID5	imx35-pinfunc.h	/^#define MX35_PAD_SRXD5__ARM11P_TOP_ARM_COREASID5	/;"	d
MX35_PAD_SRXD5__AUDMUX_AUD5_RXD	imx35-pinfunc.h	/^#define MX35_PAD_SRXD5__AUDMUX_AUD5_RXD	/;"	d
MX35_PAD_SRXD5__CSPI2_MISO	imx35-pinfunc.h	/^#define MX35_PAD_SRXD5__CSPI2_MISO	/;"	d
MX35_PAD_SRXD5__GPIO1_1	imx35-pinfunc.h	/^#define MX35_PAD_SRXD5__GPIO1_1	/;"	d
MX35_PAD_SRXD5__SPDIF_SPDIF_IN1	imx35-pinfunc.h	/^#define MX35_PAD_SRXD5__SPDIF_SPDIF_IN1	/;"	d
MX35_PAD_STXD4__ARM11P_TOP_ARM_COREASID0	imx35-pinfunc.h	/^#define MX35_PAD_STXD4__ARM11P_TOP_ARM_COREASID0	/;"	d
MX35_PAD_STXD4__AUDMUX_AUD4_TXD	imx35-pinfunc.h	/^#define MX35_PAD_STXD4__AUDMUX_AUD4_TXD	/;"	d
MX35_PAD_STXD4__GPIO2_28	imx35-pinfunc.h	/^#define MX35_PAD_STXD4__GPIO2_28	/;"	d
MX35_PAD_STXD5__ARM11P_TOP_ARM_COREASID4	imx35-pinfunc.h	/^#define MX35_PAD_STXD5__ARM11P_TOP_ARM_COREASID4	/;"	d
MX35_PAD_STXD5__AUDMUX_AUD5_TXD	imx35-pinfunc.h	/^#define MX35_PAD_STXD5__AUDMUX_AUD5_TXD	/;"	d
MX35_PAD_STXD5__CSPI2_MOSI	imx35-pinfunc.h	/^#define MX35_PAD_STXD5__CSPI2_MOSI	/;"	d
MX35_PAD_STXD5__GPIO1_0	imx35-pinfunc.h	/^#define MX35_PAD_STXD5__GPIO1_0	/;"	d
MX35_PAD_STXD5__SPDIF_SPDIF_OUT1	imx35-pinfunc.h	/^#define MX35_PAD_STXD5__SPDIF_SPDIF_OUT1	/;"	d
MX35_PAD_STXFS4__ARM11P_TOP_ARM_COREASID3	imx35-pinfunc.h	/^#define MX35_PAD_STXFS4__ARM11P_TOP_ARM_COREASID3	/;"	d
MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS	imx35-pinfunc.h	/^#define MX35_PAD_STXFS4__AUDMUX_AUD4_TXFS	/;"	d
MX35_PAD_STXFS4__GPIO2_31	imx35-pinfunc.h	/^#define MX35_PAD_STXFS4__GPIO2_31	/;"	d
MX35_PAD_STXFS5__ARM11P_TOP_ARM_COREASID7	imx35-pinfunc.h	/^#define MX35_PAD_STXFS5__ARM11P_TOP_ARM_COREASID7	/;"	d
MX35_PAD_STXFS5__AUDMUX_AUD5_TXFS	imx35-pinfunc.h	/^#define MX35_PAD_STXFS5__AUDMUX_AUD5_TXFS	/;"	d
MX35_PAD_STXFS5__CSPI2_RDY	imx35-pinfunc.h	/^#define MX35_PAD_STXFS5__CSPI2_RDY	/;"	d
MX35_PAD_STXFS5__GPIO1_3	imx35-pinfunc.h	/^#define MX35_PAD_STXFS5__GPIO1_3	/;"	d
MX35_PAD_TCK__SJC_TCK	imx35-pinfunc.h	/^#define MX35_PAD_TCK__SJC_TCK	/;"	d
MX35_PAD_TDI__SJC_TDI	imx35-pinfunc.h	/^#define MX35_PAD_TDI__SJC_TDI	/;"	d
MX35_PAD_TDO__SJC_TDO	imx35-pinfunc.h	/^#define MX35_PAD_TDO__SJC_TDO	/;"	d
MX35_PAD_TEST_MODE__TCU_TEST_MODE	imx35-pinfunc.h	/^#define MX35_PAD_TEST_MODE__TCU_TEST_MODE	/;"	d
MX35_PAD_TMS__SJC_TMS	imx35-pinfunc.h	/^#define MX35_PAD_TMS__SJC_TMS	/;"	d
MX35_PAD_TRSTB__SJC_TRSTB	imx35-pinfunc.h	/^#define MX35_PAD_TRSTB__SJC_TRSTB	/;"	d
MX35_PAD_TX0__CSPI1_SS3	imx35-pinfunc.h	/^#define MX35_PAD_TX0__CSPI1_SS3	/;"	d
MX35_PAD_TX0__EMI_DTACK_B	imx35-pinfunc.h	/^#define MX35_PAD_TX0__EMI_DTACK_B	/;"	d
MX35_PAD_TX0__ESAI_TX0	imx35-pinfunc.h	/^#define MX35_PAD_TX0__ESAI_TX0	/;"	d
MX35_PAD_TX0__GPIO1_15	imx35-pinfunc.h	/^#define MX35_PAD_TX0__GPIO1_15	/;"	d
MX35_PAD_TX0__IPU_CSI_D_7	imx35-pinfunc.h	/^#define MX35_PAD_TX0__IPU_CSI_D_7	/;"	d
MX35_PAD_TX0__KPP_COL_2	imx35-pinfunc.h	/^#define MX35_PAD_TX0__KPP_COL_2	/;"	d
MX35_PAD_TX0__SPDIF_SPDIF_EXTCLK	imx35-pinfunc.h	/^#define MX35_PAD_TX0__SPDIF_SPDIF_EXTCLK	/;"	d
MX35_PAD_TX0__UART2_DCD	imx35-pinfunc.h	/^#define MX35_PAD_TX0__UART2_DCD	/;"	d
MX35_PAD_TX1__CCM_PMIC_RDY	imx35-pinfunc.h	/^#define MX35_PAD_TX1__CCM_PMIC_RDY	/;"	d
MX35_PAD_TX1__CSPI1_SS2	imx35-pinfunc.h	/^#define MX35_PAD_TX1__CSPI1_SS2	/;"	d
MX35_PAD_TX1__EMI_NANDF_CE3	imx35-pinfunc.h	/^#define MX35_PAD_TX1__EMI_NANDF_CE3	/;"	d
MX35_PAD_TX1__ESAI_TX1	imx35-pinfunc.h	/^#define MX35_PAD_TX1__ESAI_TX1	/;"	d
MX35_PAD_TX1__GPIO1_14	imx35-pinfunc.h	/^#define MX35_PAD_TX1__GPIO1_14	/;"	d
MX35_PAD_TX1__IPU_CSI_D_6	imx35-pinfunc.h	/^#define MX35_PAD_TX1__IPU_CSI_D_6	/;"	d
MX35_PAD_TX1__KPP_COL_1	imx35-pinfunc.h	/^#define MX35_PAD_TX1__KPP_COL_1	/;"	d
MX35_PAD_TX1__UART2_RI	imx35-pinfunc.h	/^#define MX35_PAD_TX1__UART2_RI	/;"	d
MX35_PAD_TX2_RX3__EMI_NANDF_CE2	imx35-pinfunc.h	/^#define MX35_PAD_TX2_RX3__EMI_NANDF_CE2	/;"	d
MX35_PAD_TX2_RX3__ESAI_TX2_RX3	imx35-pinfunc.h	/^#define MX35_PAD_TX2_RX3__ESAI_TX2_RX3	/;"	d
MX35_PAD_TX2_RX3__GPIO1_13	imx35-pinfunc.h	/^#define MX35_PAD_TX2_RX3__GPIO1_13	/;"	d
MX35_PAD_TX2_RX3__I2C3_SDA	imx35-pinfunc.h	/^#define MX35_PAD_TX2_RX3__I2C3_SDA	/;"	d
MX35_PAD_TX2_RX3__IPU_CSI_D_5	imx35-pinfunc.h	/^#define MX35_PAD_TX2_RX3__IPU_CSI_D_5	/;"	d
MX35_PAD_TX2_RX3__KPP_COL_0	imx35-pinfunc.h	/^#define MX35_PAD_TX2_RX3__KPP_COL_0	/;"	d
MX35_PAD_TX3_RX2__EMI_NANDF_CE1	imx35-pinfunc.h	/^#define MX35_PAD_TX3_RX2__EMI_NANDF_CE1	/;"	d
MX35_PAD_TX3_RX2__ESAI_TX3_RX2	imx35-pinfunc.h	/^#define MX35_PAD_TX3_RX2__ESAI_TX3_RX2	/;"	d
MX35_PAD_TX3_RX2__GPIO1_12	imx35-pinfunc.h	/^#define MX35_PAD_TX3_RX2__GPIO1_12	/;"	d
MX35_PAD_TX3_RX2__I2C3_SCL	imx35-pinfunc.h	/^#define MX35_PAD_TX3_RX2__I2C3_SCL	/;"	d
MX35_PAD_TX3_RX2__IPU_CSI_D_4	imx35-pinfunc.h	/^#define MX35_PAD_TX3_RX2__IPU_CSI_D_4	/;"	d
MX35_PAD_TX3_RX2__KPP_ROW_1	imx35-pinfunc.h	/^#define MX35_PAD_TX3_RX2__KPP_ROW_1	/;"	d
MX35_PAD_TX4_RX1__AUDMUX_AUD4_RXFS	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__AUDMUX_AUD4_RXFS	/;"	d
MX35_PAD_TX4_RX1__CAN2_RXCAN	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__CAN2_RXCAN	/;"	d
MX35_PAD_TX4_RX1__CSPI2_SS3	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__CSPI2_SS3	/;"	d
MX35_PAD_TX4_RX1__ESAI_TX4_RX1	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__ESAI_TX4_RX1	/;"	d
MX35_PAD_TX4_RX1__GPIO1_11	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__GPIO1_11	/;"	d
MX35_PAD_TX4_RX1__IPU_CSI_D_3	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__IPU_CSI_D_3	/;"	d
MX35_PAD_TX4_RX1__KPP_ROW_0	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__KPP_ROW_0	/;"	d
MX35_PAD_TX4_RX1__UART2_DSR	imx35-pinfunc.h	/^#define MX35_PAD_TX4_RX1__UART2_DSR	/;"	d
MX35_PAD_TX5_RX0__AUDMUX_AUD4_RXC	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__AUDMUX_AUD4_RXC	/;"	d
MX35_PAD_TX5_RX0__CAN2_TXCAN	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__CAN2_TXCAN	/;"	d
MX35_PAD_TX5_RX0__CSPI2_SS2	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__CSPI2_SS2	/;"	d
MX35_PAD_TX5_RX0__EMI_M3IF_CHOSEN_MASTER_0	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__EMI_M3IF_CHOSEN_MASTER_0	/;"	d
MX35_PAD_TX5_RX0__ESAI_TX5_RX0	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__ESAI_TX5_RX0	/;"	d
MX35_PAD_TX5_RX0__GPIO1_10	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__GPIO1_10	/;"	d
MX35_PAD_TX5_RX0__UART2_DTR	imx35-pinfunc.h	/^#define MX35_PAD_TX5_RX0__UART2_DTR	/;"	d
MX35_PAD_TXD1__ARM11P_TOP_EVNTBUS_17	imx35-pinfunc.h	/^#define MX35_PAD_TXD1__ARM11P_TOP_EVNTBUS_17	/;"	d
MX35_PAD_TXD1__CSPI2_MISO	imx35-pinfunc.h	/^#define MX35_PAD_TXD1__CSPI2_MISO	/;"	d
MX35_PAD_TXD1__GPIO3_7	imx35-pinfunc.h	/^#define MX35_PAD_TXD1__GPIO3_7	/;"	d
MX35_PAD_TXD1__KPP_COL_5	imx35-pinfunc.h	/^#define MX35_PAD_TXD1__KPP_COL_5	/;"	d
MX35_PAD_TXD1__UART1_TXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_TXD1__UART1_TXD_MUX	/;"	d
MX35_PAD_TXD2__GPIO3_11	imx35-pinfunc.h	/^#define MX35_PAD_TXD2__GPIO3_11	/;"	d
MX35_PAD_TXD2__KPP_ROW_5	imx35-pinfunc.h	/^#define MX35_PAD_TXD2__KPP_ROW_5	/;"	d
MX35_PAD_TXD2__SPDIF_SPDIF_EXTCLK	imx35-pinfunc.h	/^#define MX35_PAD_TXD2__SPDIF_SPDIF_EXTCLK	/;"	d
MX35_PAD_TXD2__UART2_TXD_MUX	imx35-pinfunc.h	/^#define MX35_PAD_TXD2__UART2_TXD_MUX	/;"	d
MX35_PAD_USBOTG_OC__GPIO3_15	imx35-pinfunc.h	/^#define MX35_PAD_USBOTG_OC__GPIO3_15	/;"	d
MX35_PAD_USBOTG_OC__USB_TOP_USBH2_OC	imx35-pinfunc.h	/^#define MX35_PAD_USBOTG_OC__USB_TOP_USBH2_OC	/;"	d
MX35_PAD_USBOTG_OC__USB_TOP_USBOTG_OC	imx35-pinfunc.h	/^#define MX35_PAD_USBOTG_OC__USB_TOP_USBOTG_OC	/;"	d
MX35_PAD_USBOTG_PWR__GPIO3_14	imx35-pinfunc.h	/^#define MX35_PAD_USBOTG_PWR__GPIO3_14	/;"	d
MX35_PAD_USBOTG_PWR__USB_TOP_USBH2_PWR	imx35-pinfunc.h	/^#define MX35_PAD_USBOTG_PWR__USB_TOP_USBH2_PWR	/;"	d
MX35_PAD_USBOTG_PWR__USB_TOP_USBOTG_PWR	imx35-pinfunc.h	/^#define MX35_PAD_USBOTG_PWR__USB_TOP_USBOTG_PWR	/;"	d
MX35_PAD_VSTBY__CCM_VSTBY	imx35-pinfunc.h	/^#define MX35_PAD_VSTBY__CCM_VSTBY	/;"	d
MX35_PAD_VSTBY__GPIO1_7	imx35-pinfunc.h	/^#define MX35_PAD_VSTBY__GPIO1_7	/;"	d
MX35_PAD_WDOG_RST__GPIO1_6	imx35-pinfunc.h	/^#define MX35_PAD_WDOG_RST__GPIO1_6	/;"	d
MX35_PAD_WDOG_RST__IPU_FLASH_STROBE	imx35-pinfunc.h	/^#define MX35_PAD_WDOG_RST__IPU_FLASH_STROBE	/;"	d
MX35_PAD_WDOG_RST__WDOG_WDOG_B	imx35-pinfunc.h	/^#define MX35_PAD_WDOG_RST__WDOG_WDOG_B	/;"	d
MX50_PAD_CSPI_MISO__CSPI_MISO	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_MISO__CSPI_MISO	/;"	d
MX50_PAD_CSPI_MISO__GPIO4_10	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_MISO__GPIO4_10	/;"	d
MX50_PAD_CSPI_MOSI__CSPI_MOSI	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_MOSI__CSPI_MOSI	/;"	d
MX50_PAD_CSPI_MOSI__GPIO4_9	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_MOSI__GPIO4_9	/;"	d
MX50_PAD_CSPI_SCLK__CSPI_SCLK	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_SCLK__CSPI_SCLK	/;"	d
MX50_PAD_CSPI_SCLK__GPIO4_8	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_SCLK__GPIO4_8	/;"	d
MX50_PAD_CSPI_SS0__CSPI_SS0	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_SS0__CSPI_SS0	/;"	d
MX50_PAD_CSPI_SS0__GPIO4_11	imx50-pinfunc.h	/^#define MX50_PAD_CSPI_SS0__GPIO4_11	/;"	d
MX50_PAD_DISP_BUSY__EIM_WEIM_CS_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_BUSY__EIM_WEIM_CS_3	/;"	d
MX50_PAD_DISP_BUSY__ELCDIF_BUSY	imx50-pinfunc.h	/^#define MX50_PAD_DISP_BUSY__ELCDIF_BUSY	/;"	d
MX50_PAD_DISP_BUSY__GPIO2_18	imx50-pinfunc.h	/^#define MX50_PAD_DISP_BUSY__GPIO2_18	/;"	d
MX50_PAD_DISP_BUSY__SDMA_DEBUG_PC_12	imx50-pinfunc.h	/^#define MX50_PAD_DISP_BUSY__SDMA_DEBUG_PC_12	/;"	d
MX50_PAD_DISP_BUSY__USBPHY2_HOSTDISCONNECT	imx50-pinfunc.h	/^#define MX50_PAD_DISP_BUSY__USBPHY2_HOSTDISCONNECT	/;"	d
MX50_PAD_DISP_CS__EIM_WEIM_A_27	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__EIM_WEIM_A_27	/;"	d
MX50_PAD_DISP_CS__EIM_WEIM_CS_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__EIM_WEIM_CS_3	/;"	d
MX50_PAD_DISP_CS__ELCDIF_CS	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__ELCDIF_CS	/;"	d
MX50_PAD_DISP_CS__ELCDIF_HSYNC	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__ELCDIF_HSYNC	/;"	d
MX50_PAD_DISP_CS__GPIO2_21	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__GPIO2_21	/;"	d
MX50_PAD_DISP_CS__SDMA_DEBUG_PC_11	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__SDMA_DEBUG_PC_11	/;"	d
MX50_PAD_DISP_CS__USBPHY1_IDDIG	imx50-pinfunc.h	/^#define MX50_PAD_DISP_CS__USBPHY1_IDDIG	/;"	d
MX50_PAD_DISP_D0__EIM_WEIM_A_16	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D0__EIM_WEIM_A_16	/;"	d
MX50_PAD_DISP_D0__ELCDIF_DAT_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D0__ELCDIF_DAT_0	/;"	d
MX50_PAD_DISP_D0__FEC_TX_CLK	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D0__FEC_TX_CLK	/;"	d
MX50_PAD_DISP_D0__GPIO2_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D0__GPIO2_0	/;"	d
MX50_PAD_DISP_D0__SDMA_DEBUG_PC_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D0__SDMA_DEBUG_PC_0	/;"	d
MX50_PAD_DISP_D0__USBPHY1_VSTATUS_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D0__USBPHY1_VSTATUS_0	/;"	d
MX50_PAD_DISP_D10__EIM_NANDF_CEN_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__EIM_NANDF_CEN_0	/;"	d
MX50_PAD_DISP_D10__ELCDIF_DAT_10	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__ELCDIF_DAT_10	/;"	d
MX50_PAD_DISP_D10__ESDHC3_LCTL	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__ESDHC3_LCTL	/;"	d
MX50_PAD_DISP_D10__ESDHC4_DAT0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__ESDHC4_DAT0	/;"	d
MX50_PAD_DISP_D10__FEC_RX_DV	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__FEC_RX_DV	/;"	d
MX50_PAD_DISP_D10__GPIO2_10	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__GPIO2_10	/;"	d
MX50_PAD_DISP_D10__KPP_COL_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__KPP_COL_5	/;"	d
MX50_PAD_DISP_D10__USBPHY1_DATAOUT_2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D10__USBPHY1_DATAOUT_2	/;"	d
MX50_PAD_DISP_D11__EIM_NANDF_CEN_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__EIM_NANDF_CEN_1	/;"	d
MX50_PAD_DISP_D11__ELCDIF_DAT_11	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__ELCDIF_DAT_11	/;"	d
MX50_PAD_DISP_D11__ESDHC4_DAT1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__ESDHC4_DAT1	/;"	d
MX50_PAD_DISP_D11__FEC_RDATA_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__FEC_RDATA_1	/;"	d
MX50_PAD_DISP_D11__GPIO2_11	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__GPIO2_11	/;"	d
MX50_PAD_DISP_D11__KPP_ROW_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__KPP_ROW_5	/;"	d
MX50_PAD_DISP_D11__USBPHY1_DATAOUT_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D11__USBPHY1_DATAOUT_3	/;"	d
MX50_PAD_DISP_D12__EIM_NANDF_CEN_2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__EIM_NANDF_CEN_2	/;"	d
MX50_PAD_DISP_D12__ELCDIF_DAT_12	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__ELCDIF_DAT_12	/;"	d
MX50_PAD_DISP_D12__ESDHC1_CD	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__ESDHC1_CD	/;"	d
MX50_PAD_DISP_D12__ESDHC4_DAT2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__ESDHC4_DAT2	/;"	d
MX50_PAD_DISP_D12__FEC_RDATA_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__FEC_RDATA_0	/;"	d
MX50_PAD_DISP_D12__GPIO2_12	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__GPIO2_12	/;"	d
MX50_PAD_DISP_D12__KPP_COL_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__KPP_COL_6	/;"	d
MX50_PAD_DISP_D12__USBPHY1_DATAOUT_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D12__USBPHY1_DATAOUT_4	/;"	d
MX50_PAD_DISP_D13__EIM_NANDF_CEN_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__EIM_NANDF_CEN_3	/;"	d
MX50_PAD_DISP_D13__ELCDIF_DAT_13	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__ELCDIF_DAT_13	/;"	d
MX50_PAD_DISP_D13__ESDHC3_CD	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__ESDHC3_CD	/;"	d
MX50_PAD_DISP_D13__ESDHC4_DAT3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__ESDHC4_DAT3	/;"	d
MX50_PAD_DISP_D13__FEC_TX_EN	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__FEC_TX_EN	/;"	d
MX50_PAD_DISP_D13__GPIO2_13	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__GPIO2_13	/;"	d
MX50_PAD_DISP_D13__KPP_ROW_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__KPP_ROW_6	/;"	d
MX50_PAD_DISP_D13__USBPHY1_DATAOUT_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D13__USBPHY1_DATAOUT_5	/;"	d
MX50_PAD_DISP_D14__EIM_NANDF_READY0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__EIM_NANDF_READY0	/;"	d
MX50_PAD_DISP_D14__ELCDIF_DAT_14	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__ELCDIF_DAT_14	/;"	d
MX50_PAD_DISP_D14__ESDHC1_WP	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__ESDHC1_WP	/;"	d
MX50_PAD_DISP_D14__ESDHC4_WP	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__ESDHC4_WP	/;"	d
MX50_PAD_DISP_D14__FEC_TDATA_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__FEC_TDATA_1	/;"	d
MX50_PAD_DISP_D14__GPIO2_14	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__GPIO2_14	/;"	d
MX50_PAD_DISP_D14__KPP_COL_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__KPP_COL_7	/;"	d
MX50_PAD_DISP_D14__USBPHY1_DATAOUT_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D14__USBPHY1_DATAOUT_6	/;"	d
MX50_PAD_DISP_D15__EIM_NANDF_DQS	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__EIM_NANDF_DQS	/;"	d
MX50_PAD_DISP_D15__ELCDIF_DAT_15	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__ELCDIF_DAT_15	/;"	d
MX50_PAD_DISP_D15__ESDHC3_RST	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__ESDHC3_RST	/;"	d
MX50_PAD_DISP_D15__ESDHC4_CD	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__ESDHC4_CD	/;"	d
MX50_PAD_DISP_D15__FEC_TDATA_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__FEC_TDATA_0	/;"	d
MX50_PAD_DISP_D15__GPIO2_15	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__GPIO2_15	/;"	d
MX50_PAD_DISP_D15__KPP_ROW_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__KPP_ROW_7	/;"	d
MX50_PAD_DISP_D15__USBPHY1_DATAOUT_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D15__USBPHY1_DATAOUT_7	/;"	d
MX50_PAD_DISP_D1__EIM_WEIM_A_17	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D1__EIM_WEIM_A_17	/;"	d
MX50_PAD_DISP_D1__ELCDIF_DAT_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D1__ELCDIF_DAT_1	/;"	d
MX50_PAD_DISP_D1__FEC_RX_ERR	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D1__FEC_RX_ERR	/;"	d
MX50_PAD_DISP_D1__GPIO2_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D1__GPIO2_1	/;"	d
MX50_PAD_DISP_D1__SDMA_DEBUG_PC_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D1__SDMA_DEBUG_PC_1	/;"	d
MX50_PAD_DISP_D1__USBPHY1_VSTATUS_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D1__USBPHY1_VSTATUS_1	/;"	d
MX50_PAD_DISP_D2__EIM_WEIM_A_18	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D2__EIM_WEIM_A_18	/;"	d
MX50_PAD_DISP_D2__ELCDIF_DAT_2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D2__ELCDIF_DAT_2	/;"	d
MX50_PAD_DISP_D2__FEC_RX_DV	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D2__FEC_RX_DV	/;"	d
MX50_PAD_DISP_D2__GPIO2_2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D2__GPIO2_2	/;"	d
MX50_PAD_DISP_D2__SDMA_DEBUG_PC_2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D2__SDMA_DEBUG_PC_2	/;"	d
MX50_PAD_DISP_D2__USBPHY1_VSTATUS_2	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D2__USBPHY1_VSTATUS_2	/;"	d
MX50_PAD_DISP_D3__EIM_WEIM_A_19	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__EIM_WEIM_A_19	/;"	d
MX50_PAD_DISP_D3__ELCDIF_DAT_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__ELCDIF_DAT_3	/;"	d
MX50_PAD_DISP_D3__FEC_COL	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__FEC_COL	/;"	d
MX50_PAD_DISP_D3__FEC_RDATA_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__FEC_RDATA_1	/;"	d
MX50_PAD_DISP_D3__GPIO2_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__GPIO2_3	/;"	d
MX50_PAD_DISP_D3__SDMA_DEBUG_PC_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__SDMA_DEBUG_PC_3	/;"	d
MX50_PAD_DISP_D3__USBPHY1_VSTATUS_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D3__USBPHY1_VSTATUS_3	/;"	d
MX50_PAD_DISP_D4__EIM_WEIM_A_20	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D4__EIM_WEIM_A_20	/;"	d
MX50_PAD_DISP_D4__ELCDIF_DAT_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D4__ELCDIF_DAT_4	/;"	d
MX50_PAD_DISP_D4__FEC_RDATA_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D4__FEC_RDATA_0	/;"	d
MX50_PAD_DISP_D4__GPIO2_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D4__GPIO2_4	/;"	d
MX50_PAD_DISP_D4__SDMA_DEBUG_PC_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D4__SDMA_DEBUG_PC_4	/;"	d
MX50_PAD_DISP_D4__USBPHY1_VSTATUS_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D4__USBPHY1_VSTATUS_4	/;"	d
MX50_PAD_DISP_D5__EIM_WEIM_A_21	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D5__EIM_WEIM_A_21	/;"	d
MX50_PAD_DISP_D5__ELCDIF_DAT_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D5__ELCDIF_DAT_5	/;"	d
MX50_PAD_DISP_D5__FEC_TX_EN	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D5__FEC_TX_EN	/;"	d
MX50_PAD_DISP_D5__GPIO2_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D5__GPIO2_5	/;"	d
MX50_PAD_DISP_D5__SDMA_DEBUG_PC_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D5__SDMA_DEBUG_PC_5	/;"	d
MX50_PAD_DISP_D5__USBPHY1_VSTATUS_5	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D5__USBPHY1_VSTATUS_5	/;"	d
MX50_PAD_DISP_D6__EIM_WEIM_A_22	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__EIM_WEIM_A_22	/;"	d
MX50_PAD_DISP_D6__ELCDIF_DAT_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__ELCDIF_DAT_6	/;"	d
MX50_PAD_DISP_D6__FEC_RX_CLK	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__FEC_RX_CLK	/;"	d
MX50_PAD_DISP_D6__FEC_TDATA_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__FEC_TDATA_1	/;"	d
MX50_PAD_DISP_D6__GPIO2_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__GPIO2_6	/;"	d
MX50_PAD_DISP_D6__SDMA_DEBUG_PC_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__SDMA_DEBUG_PC_6	/;"	d
MX50_PAD_DISP_D6__USBPHY1_VSTATUS_6	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D6__USBPHY1_VSTATUS_6	/;"	d
MX50_PAD_DISP_D7__EIM_WEIM_A_23	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D7__EIM_WEIM_A_23	/;"	d
MX50_PAD_DISP_D7__ELCDIF_DAT_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D7__ELCDIF_DAT_7	/;"	d
MX50_PAD_DISP_D7__FEC_TDATA_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D7__FEC_TDATA_0	/;"	d
MX50_PAD_DISP_D7__GPIO2_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D7__GPIO2_7	/;"	d
MX50_PAD_DISP_D7__SDMA_DEBUG_PC_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D7__SDMA_DEBUG_PC_7	/;"	d
MX50_PAD_DISP_D7__USBPHY1_VSTATUS_7	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D7__USBPHY1_VSTATUS_7	/;"	d
MX50_PAD_DISP_D8__EIM_NANDF_CLE	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__EIM_NANDF_CLE	/;"	d
MX50_PAD_DISP_D8__ELCDIF_DAT_8	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__ELCDIF_DAT_8	/;"	d
MX50_PAD_DISP_D8__ESDHC1_LCTL	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__ESDHC1_LCTL	/;"	d
MX50_PAD_DISP_D8__ESDHC4_CMD	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__ESDHC4_CMD	/;"	d
MX50_PAD_DISP_D8__FEC_TX_CLK	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__FEC_TX_CLK	/;"	d
MX50_PAD_DISP_D8__GPIO2_8	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__GPIO2_8	/;"	d
MX50_PAD_DISP_D8__KPP_COL_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__KPP_COL_4	/;"	d
MX50_PAD_DISP_D8__USBPHY1_DATAOUT_0	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D8__USBPHY1_DATAOUT_0	/;"	d
MX50_PAD_DISP_D9__EIM_NANDF_ALE	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__EIM_NANDF_ALE	/;"	d
MX50_PAD_DISP_D9__ELCDIF_DAT_9	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__ELCDIF_DAT_9	/;"	d
MX50_PAD_DISP_D9__ESDHC2_LCTL	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__ESDHC2_LCTL	/;"	d
MX50_PAD_DISP_D9__ESDHC4_CLK	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__ESDHC4_CLK	/;"	d
MX50_PAD_DISP_D9__FEC_RX_ER	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__FEC_RX_ER	/;"	d
MX50_PAD_DISP_D9__GPIO2_9	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__GPIO2_9	/;"	d
MX50_PAD_DISP_D9__KPP_ROW_4	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__KPP_ROW_4	/;"	d
MX50_PAD_DISP_D9__USBPHY1_DATAOUT_1	imx50-pinfunc.h	/^#define MX50_PAD_DISP_D9__USBPHY1_DATAOUT_1	/;"	d
MX50_PAD_DISP_RD__EIM_WEIM_A_25	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RD__EIM_WEIM_A_25	/;"	d
MX50_PAD_DISP_RD__ELCDIF_ENABLE	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RD__ELCDIF_ENABLE	/;"	d
MX50_PAD_DISP_RD__ELCDIF_RD_E	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RD__ELCDIF_RD_E	/;"	d
MX50_PAD_DISP_RD__GPIO2_19	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RD__GPIO2_19	/;"	d
MX50_PAD_DISP_RD__SDMA_DEBUG_PC_9	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RD__SDMA_DEBUG_PC_9	/;"	d
MX50_PAD_DISP_RD__USBPHY1_BVALID	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RD__USBPHY1_BVALID	/;"	d
MX50_PAD_DISP_RESET__EIM_WEIM_CS_3	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RESET__EIM_WEIM_CS_3	/;"	d
MX50_PAD_DISP_RESET__ELCDIF_RESET	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RESET__ELCDIF_RESET	/;"	d
MX50_PAD_DISP_RESET__GPIO2_20	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RESET__GPIO2_20	/;"	d
MX50_PAD_DISP_RESET__SDMA_DEBUG_PC_13	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RESET__SDMA_DEBUG_PC_13	/;"	d
MX50_PAD_DISP_RESET__USBPHY2_BISTOK	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RESET__USBPHY2_BISTOK	/;"	d
MX50_PAD_DISP_RS__EIM_WEIM_A_26	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RS__EIM_WEIM_A_26	/;"	d
MX50_PAD_DISP_RS__ELCDIF_RS	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RS__ELCDIF_RS	/;"	d
MX50_PAD_DISP_RS__ELCDIF_VSYNC	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RS__ELCDIF_VSYNC	/;"	d
MX50_PAD_DISP_RS__GPIO2_17	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RS__GPIO2_17	/;"	d
MX50_PAD_DISP_RS__SDMA_DEBUG_PC_10	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RS__SDMA_DEBUG_PC_10	/;"	d
MX50_PAD_DISP_RS__USBPHY1_ENDSESSION	imx50-pinfunc.h	/^#define MX50_PAD_DISP_RS__USBPHY1_ENDSESSION	/;"	d
MX50_PAD_DISP_WR__EIM_WEIM_A_24	imx50-pinfunc.h	/^#define MX50_PAD_DISP_WR__EIM_WEIM_A_24	/;"	d
MX50_PAD_DISP_WR__ELCDIF_DOTCLK	imx50-pinfunc.h	/^#define MX50_PAD_DISP_WR__ELCDIF_DOTCLK	/;"	d
MX50_PAD_DISP_WR__ELCDIF_WR_RWN	imx50-pinfunc.h	/^#define MX50_PAD_DISP_WR__ELCDIF_WR_RWN	/;"	d
MX50_PAD_DISP_WR__GPIO2_16	imx50-pinfunc.h	/^#define MX50_PAD_DISP_WR__GPIO2_16	/;"	d
MX50_PAD_DISP_WR__SDMA_DEBUG_PC_8	imx50-pinfunc.h	/^#define MX50_PAD_DISP_WR__SDMA_DEBUG_PC_8	/;"	d
MX50_PAD_DISP_WR__USBPHY1_AVALID	imx50-pinfunc.h	/^#define MX50_PAD_DISP_WR__USBPHY1_AVALID	/;"	d
MX50_PAD_ECSPI1_MISO__CSPI_SS2	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__CSPI_SS2	/;"	d
MX50_PAD_ECSPI1_MISO__ECSPI1_MISO	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__ECSPI1_MISO	/;"	d
MX50_PAD_ECSPI1_MISO__ECSPI2_SS2	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__ECSPI2_SS2	/;"	d
MX50_PAD_ECSPI1_MISO__EIM_WEIM_D_10	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__EIM_WEIM_D_10	/;"	d
MX50_PAD_ECSPI1_MISO__EPDC_SDCE_8	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__EPDC_SDCE_8	/;"	d
MX50_PAD_ECSPI1_MISO__GPIO4_14	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__GPIO4_14	/;"	d
MX50_PAD_ECSPI1_MISO__UART4_RTS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MISO__UART4_RTS	/;"	d
MX50_PAD_ECSPI1_MOSI__CSPI_SS1	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__CSPI_SS1	/;"	d
MX50_PAD_ECSPI1_MOSI__ECSPI1_MOSI	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__ECSPI1_MOSI	/;"	d
MX50_PAD_ECSPI1_MOSI__ECSPI2_SS1	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__ECSPI2_SS1	/;"	d
MX50_PAD_ECSPI1_MOSI__EIM_WEIM_D_9	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__EIM_WEIM_D_9	/;"	d
MX50_PAD_ECSPI1_MOSI__EPDC_SDCE_7	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__EPDC_SDCE_7	/;"	d
MX50_PAD_ECSPI1_MOSI__GPIO4_13	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__GPIO4_13	/;"	d
MX50_PAD_ECSPI1_MOSI__UART3_CTS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_MOSI__UART3_CTS	/;"	d
MX50_PAD_ECSPI1_SCLK__CSPI_RDY	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__CSPI_RDY	/;"	d
MX50_PAD_ECSPI1_SCLK__ECSPI1_SCLK	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__ECSPI1_SCLK	/;"	d
MX50_PAD_ECSPI1_SCLK__ECSPI2_RDY	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__ECSPI2_RDY	/;"	d
MX50_PAD_ECSPI1_SCLK__EIM_WEIM_D_8	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__EIM_WEIM_D_8	/;"	d
MX50_PAD_ECSPI1_SCLK__EPDC_SDCE_6	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__EPDC_SDCE_6	/;"	d
MX50_PAD_ECSPI1_SCLK__GPIO4_12	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__GPIO4_12	/;"	d
MX50_PAD_ECSPI1_SCLK__UART3_RTS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SCLK__UART3_RTS	/;"	d
MX50_PAD_ECSPI1_SS0__CSPI_SS3	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__CSPI_SS3	/;"	d
MX50_PAD_ECSPI1_SS0__ECSPI1_SS0	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__ECSPI1_SS0	/;"	d
MX50_PAD_ECSPI1_SS0__ECSPI2_SS3	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__ECSPI2_SS3	/;"	d
MX50_PAD_ECSPI1_SS0__EIM_WEIM_D_11	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__EIM_WEIM_D_11	/;"	d
MX50_PAD_ECSPI1_SS0__EPDC_SDCE_9	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__EPDC_SDCE_9	/;"	d
MX50_PAD_ECSPI1_SS0__GPIO4_15	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__GPIO4_15	/;"	d
MX50_PAD_ECSPI1_SS0__UART4_CTS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI1_SS0__UART4_CTS	/;"	d
MX50_PAD_ECSPI2_MISO__ECSPI1_SS2	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__ECSPI1_SS2	/;"	d
MX50_PAD_ECSPI2_MISO__ECSPI2_MISO	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__ECSPI2_MISO	/;"	d
MX50_PAD_ECSPI2_MISO__EIM_NANDF_CEN_6	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__EIM_NANDF_CEN_6	/;"	d
MX50_PAD_ECSPI2_MISO__EIM_WEIM_D_10	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__EIM_WEIM_D_10	/;"	d
MX50_PAD_ECSPI2_MISO__ELCDIF_RS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__ELCDIF_RS	/;"	d
MX50_PAD_ECSPI2_MISO__ELCDIF_VSYNC	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__ELCDIF_VSYNC	/;"	d
MX50_PAD_ECSPI2_MISO__GPIO4_18	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__GPIO4_18	/;"	d
MX50_PAD_ECSPI2_MISO__UART5_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MISO__UART5_TXD_MUX	/;"	d
MX50_PAD_ECSPI2_MOSI__ECSPI1_SS1	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__ECSPI1_SS1	/;"	d
MX50_PAD_ECSPI2_MOSI__ECSPI2_MOSI	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__ECSPI2_MOSI	/;"	d
MX50_PAD_ECSPI2_MOSI__EIM_NANDF_CEN_5	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__EIM_NANDF_CEN_5	/;"	d
MX50_PAD_ECSPI2_MOSI__EIM_WEIM_D_9	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__EIM_WEIM_D_9	/;"	d
MX50_PAD_ECSPI2_MOSI__ELCDIF_ENABLE	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__ELCDIF_ENABLE	/;"	d
MX50_PAD_ECSPI2_MOSI__ELCDIF_RE_E	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__ELCDIF_RE_E	/;"	d
MX50_PAD_ECSPI2_MOSI__GPIO4_17	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__GPIO4_17	/;"	d
MX50_PAD_ECSPI2_MOSI__UART5_CTS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_MOSI__UART5_CTS	/;"	d
MX50_PAD_ECSPI2_SCLK__ECSPI1_RDY	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__ECSPI1_RDY	/;"	d
MX50_PAD_ECSPI2_SCLK__ECSPI2_SCLK	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__ECSPI2_SCLK	/;"	d
MX50_PAD_ECSPI2_SCLK__EIM_NANDF_CEN_4	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__EIM_NANDF_CEN_4	/;"	d
MX50_PAD_ECSPI2_SCLK__EIM_WEIM_D_8	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__EIM_WEIM_D_8	/;"	d
MX50_PAD_ECSPI2_SCLK__ELCDIF_DOTCLK	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__ELCDIF_DOTCLK	/;"	d
MX50_PAD_ECSPI2_SCLK__ELCDIF_WR_RWN	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__ELCDIF_WR_RWN	/;"	d
MX50_PAD_ECSPI2_SCLK__GPIO4_16	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__GPIO4_16	/;"	d
MX50_PAD_ECSPI2_SCLK__UART5_RTS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SCLK__UART5_RTS	/;"	d
MX50_PAD_ECSPI2_SS0__ECSPI2_SS0	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__ECSPI2_SS0	/;"	d
MX50_PAD_ECSPI2_SS0__ECSPI2_SS3	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__ECSPI2_SS3	/;"	d
MX50_PAD_ECSPI2_SS0__EIM_NANDF_CEN_7	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__EIM_NANDF_CEN_7	/;"	d
MX50_PAD_ECSPI2_SS0__EIM_WEIM_D_11	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__EIM_WEIM_D_11	/;"	d
MX50_PAD_ECSPI2_SS0__ELCDIF_CS	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__ELCDIF_CS	/;"	d
MX50_PAD_ECSPI2_SS0__ELCDIF_HSYNC	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__ELCDIF_HSYNC	/;"	d
MX50_PAD_ECSPI2_SS0__GPIO4_19	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__GPIO4_19	/;"	d
MX50_PAD_ECSPI2_SS0__UART5_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_ECSPI2_SS0__UART5_RXD_MUX	/;"	d
MX50_PAD_EIM_BCLK__EIM_WEIM_BCLK	imx50-pinfunc.h	/^#define MX50_PAD_EIM_BCLK__EIM_WEIM_BCLK	/;"	d
MX50_PAD_EIM_BCLK__GPIO1_22	imx50-pinfunc.h	/^#define MX50_PAD_EIM_BCLK__GPIO1_22	/;"	d
MX50_PAD_EIM_BCLK__SRC_BT_CFG3_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_BCLK__SRC_BT_CFG3_6	/;"	d
MX50_PAD_EIM_CRE__EIM_WEIM_CRE	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CRE__EIM_WEIM_CRE	/;"	d
MX50_PAD_EIM_CRE__GPIO1_27	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CRE__GPIO1_27	/;"	d
MX50_PAD_EIM_CS0__EIM_WEIM_CS_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS0__EIM_WEIM_CS_0	/;"	d
MX50_PAD_EIM_CS0__GPIO1_18	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS0__GPIO1_18	/;"	d
MX50_PAD_EIM_CS0__SRC_BT_CFG3_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS0__SRC_BT_CFG3_2	/;"	d
MX50_PAD_EIM_CS1__EIM_WEIM_CS_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS1__EIM_WEIM_CS_1	/;"	d
MX50_PAD_EIM_CS1__GPIO1_17	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS1__GPIO1_17	/;"	d
MX50_PAD_EIM_CS1__SRC_BT_CFG3_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS1__SRC_BT_CFG3_1	/;"	d
MX50_PAD_EIM_CS1__TPIU_TRCTL	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS1__TPIU_TRCTL	/;"	d
MX50_PAD_EIM_CS2__EIM_WEIM_A_27	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS2__EIM_WEIM_A_27	/;"	d
MX50_PAD_EIM_CS2__EIM_WEIM_CS_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS2__EIM_WEIM_CS_2	/;"	d
MX50_PAD_EIM_CS2__GPIO1_16	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS2__GPIO1_16	/;"	d
MX50_PAD_EIM_CS2__SRC_BT_CFG3_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS2__SRC_BT_CFG3_0	/;"	d
MX50_PAD_EIM_CS2__TPIU_TRCLK	imx50-pinfunc.h	/^#define MX50_PAD_EIM_CS2__TPIU_TRCLK	/;"	d
MX50_PAD_EIM_DA0__EIM_WEIM_A_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA0__EIM_WEIM_A_0	/;"	d
MX50_PAD_EIM_DA0__GPIO1_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA0__GPIO1_0	/;"	d
MX50_PAD_EIM_DA0__KPP_COL_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA0__KPP_COL_4	/;"	d
MX50_PAD_EIM_DA0__SRC_BT_CFG1_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA0__SRC_BT_CFG1_0	/;"	d
MX50_PAD_EIM_DA0__TPIU_TRACE_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA0__TPIU_TRACE_0	/;"	d
MX50_PAD_EIM_DA10__EIM_NANDF_CEN_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA10__EIM_NANDF_CEN_0	/;"	d
MX50_PAD_EIM_DA10__EIM_WEIM_A_10	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA10__EIM_WEIM_A_10	/;"	d
MX50_PAD_EIM_DA10__GPIO1_10	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA10__GPIO1_10	/;"	d
MX50_PAD_EIM_DA10__SRC_BT_CFG2_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA10__SRC_BT_CFG2_2	/;"	d
MX50_PAD_EIM_DA10__TPIU_TRACE_10	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA10__TPIU_TRACE_10	/;"	d
MX50_PAD_EIM_DA11__EIM_NANDF_CEN_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA11__EIM_NANDF_CEN_1	/;"	d
MX50_PAD_EIM_DA11__EIM_WEIM_A_11	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA11__EIM_WEIM_A_11	/;"	d
MX50_PAD_EIM_DA11__GPIO1_11	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA11__GPIO1_11	/;"	d
MX50_PAD_EIM_DA11__SRC_BT_CFG2_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA11__SRC_BT_CFG2_3	/;"	d
MX50_PAD_EIM_DA11__TPIU_TRACE_11	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA11__TPIU_TRACE_11	/;"	d
MX50_PAD_EIM_DA12__EIM_NANDF_CEN_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA12__EIM_NANDF_CEN_2	/;"	d
MX50_PAD_EIM_DA12__EIM_WEIM_A_12	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA12__EIM_WEIM_A_12	/;"	d
MX50_PAD_EIM_DA12__EPDC_SDCE_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA12__EPDC_SDCE_6	/;"	d
MX50_PAD_EIM_DA12__GPIO1_12	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA12__GPIO1_12	/;"	d
MX50_PAD_EIM_DA12__SRC_BT_CFG2_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA12__SRC_BT_CFG2_4	/;"	d
MX50_PAD_EIM_DA12__TPIU_TRACE_12	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA12__TPIU_TRACE_12	/;"	d
MX50_PAD_EIM_DA13__EIM_NANDF_CEN_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA13__EIM_NANDF_CEN_3	/;"	d
MX50_PAD_EIM_DA13__EIM_WEIM_A_13	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA13__EIM_WEIM_A_13	/;"	d
MX50_PAD_EIM_DA13__EPDC_SDCE_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA13__EPDC_SDCE_7	/;"	d
MX50_PAD_EIM_DA13__GPIO1_13	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA13__GPIO1_13	/;"	d
MX50_PAD_EIM_DA13__SRC_BT_CFG2_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA13__SRC_BT_CFG2_5	/;"	d
MX50_PAD_EIM_DA13__TPIU_TRACE_13	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA13__TPIU_TRACE_13	/;"	d
MX50_PAD_EIM_DA14__EIM_NANDF_READY0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA14__EIM_NANDF_READY0	/;"	d
MX50_PAD_EIM_DA14__EIM_WEIM_A_14	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA14__EIM_WEIM_A_14	/;"	d
MX50_PAD_EIM_DA14__EPDC_SDCE_8	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA14__EPDC_SDCE_8	/;"	d
MX50_PAD_EIM_DA14__GPIO1_14	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA14__GPIO1_14	/;"	d
MX50_PAD_EIM_DA14__SRC_BT_CFG2_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA14__SRC_BT_CFG2_6	/;"	d
MX50_PAD_EIM_DA14__TPIU_TRACE_14	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA14__TPIU_TRACE_14	/;"	d
MX50_PAD_EIM_DA15__EIM_NANDF_DQS	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA15__EIM_NANDF_DQS	/;"	d
MX50_PAD_EIM_DA15__EIM_WEIM_A_15	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA15__EIM_WEIM_A_15	/;"	d
MX50_PAD_EIM_DA15__EPDC_SDCE_9	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA15__EPDC_SDCE_9	/;"	d
MX50_PAD_EIM_DA15__GPIO1_15	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA15__GPIO1_15	/;"	d
MX50_PAD_EIM_DA15__SRC_BT_CFG2_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA15__SRC_BT_CFG2_7	/;"	d
MX50_PAD_EIM_DA15__TPIU_TRACE_15	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA15__TPIU_TRACE_15	/;"	d
MX50_PAD_EIM_DA1__EIM_WEIM_A_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA1__EIM_WEIM_A_1	/;"	d
MX50_PAD_EIM_DA1__GPIO1_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA1__GPIO1_1	/;"	d
MX50_PAD_EIM_DA1__KPP_ROW_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA1__KPP_ROW_4	/;"	d
MX50_PAD_EIM_DA1__SRC_BT_CFG1_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA1__SRC_BT_CFG1_1	/;"	d
MX50_PAD_EIM_DA1__TPIU_TRACE_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA1__TPIU_TRACE_1	/;"	d
MX50_PAD_EIM_DA2__EIM_WEIM_A_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA2__EIM_WEIM_A_2	/;"	d
MX50_PAD_EIM_DA2__GPIO1_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA2__GPIO1_2	/;"	d
MX50_PAD_EIM_DA2__KPP_COL_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA2__KPP_COL_5	/;"	d
MX50_PAD_EIM_DA2__SRC_BT_CFG1_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA2__SRC_BT_CFG1_2	/;"	d
MX50_PAD_EIM_DA2__TPIU_TRACE_2	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA2__TPIU_TRACE_2	/;"	d
MX50_PAD_EIM_DA3__EIM_WEIM_A_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA3__EIM_WEIM_A_3	/;"	d
MX50_PAD_EIM_DA3__GPIO1_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA3__GPIO1_3	/;"	d
MX50_PAD_EIM_DA3__KPP_ROW_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA3__KPP_ROW_5	/;"	d
MX50_PAD_EIM_DA3__SRC_BT_CFG1_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA3__SRC_BT_CFG1_3	/;"	d
MX50_PAD_EIM_DA3__TPIU_TRACE_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA3__TPIU_TRACE_3	/;"	d
MX50_PAD_EIM_DA4__EIM_WEIM_A_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA4__EIM_WEIM_A_4	/;"	d
MX50_PAD_EIM_DA4__GPIO1_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA4__GPIO1_4	/;"	d
MX50_PAD_EIM_DA4__KPP_COL_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA4__KPP_COL_6	/;"	d
MX50_PAD_EIM_DA4__SRC_BT_CFG1_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA4__SRC_BT_CFG1_4	/;"	d
MX50_PAD_EIM_DA4__TPIU_TRACE_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA4__TPIU_TRACE_4	/;"	d
MX50_PAD_EIM_DA5__EIM_WEIM_A_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA5__EIM_WEIM_A_5	/;"	d
MX50_PAD_EIM_DA5__GPIO1_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA5__GPIO1_5	/;"	d
MX50_PAD_EIM_DA5__KPP_ROW_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA5__KPP_ROW_6	/;"	d
MX50_PAD_EIM_DA5__SRC_BT_CFG1_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA5__SRC_BT_CFG1_5	/;"	d
MX50_PAD_EIM_DA5__TPIU_TRACE_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA5__TPIU_TRACE_5	/;"	d
MX50_PAD_EIM_DA6__EIM_WEIM_A_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA6__EIM_WEIM_A_6	/;"	d
MX50_PAD_EIM_DA6__GPIO1_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA6__GPIO1_6	/;"	d
MX50_PAD_EIM_DA6__KPP_COL_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA6__KPP_COL_7	/;"	d
MX50_PAD_EIM_DA6__SRC_BT_CFG1_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA6__SRC_BT_CFG1_6	/;"	d
MX50_PAD_EIM_DA6__TPIU_TRACE_6	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA6__TPIU_TRACE_6	/;"	d
MX50_PAD_EIM_DA7__EIM_WEIM_A_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA7__EIM_WEIM_A_7	/;"	d
MX50_PAD_EIM_DA7__GPIO1_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA7__GPIO1_7	/;"	d
MX50_PAD_EIM_DA7__KPP_ROW_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA7__KPP_ROW_7	/;"	d
MX50_PAD_EIM_DA7__SRC_BT_CFG1_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA7__SRC_BT_CFG1_7	/;"	d
MX50_PAD_EIM_DA7__TPIU_TRACE_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA7__TPIU_TRACE_7	/;"	d
MX50_PAD_EIM_DA8__EIM_NANDF_CLE	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA8__EIM_NANDF_CLE	/;"	d
MX50_PAD_EIM_DA8__EIM_WEIM_A_8	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA8__EIM_WEIM_A_8	/;"	d
MX50_PAD_EIM_DA8__GPIO1_8	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA8__GPIO1_8	/;"	d
MX50_PAD_EIM_DA8__SRC_BT_CFG2_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA8__SRC_BT_CFG2_0	/;"	d
MX50_PAD_EIM_DA8__TPIU_TRACE_8	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA8__TPIU_TRACE_8	/;"	d
MX50_PAD_EIM_DA9__EIM_NANDF_ALE	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA9__EIM_NANDF_ALE	/;"	d
MX50_PAD_EIM_DA9__EIM_WEIM_A_9	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA9__EIM_WEIM_A_9	/;"	d
MX50_PAD_EIM_DA9__GPIO1_9	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA9__GPIO1_9	/;"	d
MX50_PAD_EIM_DA9__SRC_BT_CFG2_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA9__SRC_BT_CFG2_1	/;"	d
MX50_PAD_EIM_DA9__TPIU_TRACE_9	imx50-pinfunc.h	/^#define MX50_PAD_EIM_DA9__TPIU_TRACE_9	/;"	d
MX50_PAD_EIM_EB0__EIM_WEIM_EB_0	imx50-pinfunc.h	/^#define MX50_PAD_EIM_EB0__EIM_WEIM_EB_0	/;"	d
MX50_PAD_EIM_EB0__GPIO1_19	imx50-pinfunc.h	/^#define MX50_PAD_EIM_EB0__GPIO1_19	/;"	d
MX50_PAD_EIM_EB0__SRC_BT_CFG3_3	imx50-pinfunc.h	/^#define MX50_PAD_EIM_EB0__SRC_BT_CFG3_3	/;"	d
MX50_PAD_EIM_EB1__EIM_WEIM_EB_1	imx50-pinfunc.h	/^#define MX50_PAD_EIM_EB1__EIM_WEIM_EB_1	/;"	d
MX50_PAD_EIM_EB1__GPIO1_20	imx50-pinfunc.h	/^#define MX50_PAD_EIM_EB1__GPIO1_20	/;"	d
MX50_PAD_EIM_EB1__SRC_BT_CFG3_4	imx50-pinfunc.h	/^#define MX50_PAD_EIM_EB1__SRC_BT_CFG3_4	/;"	d
MX50_PAD_EIM_LBA__EIM_WEIM_LBA	imx50-pinfunc.h	/^#define MX50_PAD_EIM_LBA__EIM_WEIM_LBA	/;"	d
MX50_PAD_EIM_LBA__GPIO1_26	imx50-pinfunc.h	/^#define MX50_PAD_EIM_LBA__GPIO1_26	/;"	d
MX50_PAD_EIM_LBA__TESTER_ACK	imx50-pinfunc.h	/^#define MX50_PAD_EIM_LBA__TESTER_ACK	/;"	d
MX50_PAD_EIM_OE__EIM_WEIM_OE	imx50-pinfunc.h	/^#define MX50_PAD_EIM_OE__EIM_WEIM_OE	/;"	d
MX50_PAD_EIM_OE__GPIO1_24	imx50-pinfunc.h	/^#define MX50_PAD_EIM_OE__GPIO1_24	/;"	d
MX50_PAD_EIM_OE__INT_BOOT	imx50-pinfunc.h	/^#define MX50_PAD_EIM_OE__INT_BOOT	/;"	d
MX50_PAD_EIM_RDY__EIM_WEIM_RDY	imx50-pinfunc.h	/^#define MX50_PAD_EIM_RDY__EIM_WEIM_RDY	/;"	d
MX50_PAD_EIM_RDY__GPIO1_23	imx50-pinfunc.h	/^#define MX50_PAD_EIM_RDY__GPIO1_23	/;"	d
MX50_PAD_EIM_RDY__SRC_BT_CFG3_7	imx50-pinfunc.h	/^#define MX50_PAD_EIM_RDY__SRC_BT_CFG3_7	/;"	d
MX50_PAD_EIM_RW__EIM_WEIM_RW	imx50-pinfunc.h	/^#define MX50_PAD_EIM_RW__EIM_WEIM_RW	/;"	d
MX50_PAD_EIM_RW__GPIO1_25	imx50-pinfunc.h	/^#define MX50_PAD_EIM_RW__GPIO1_25	/;"	d
MX50_PAD_EIM_RW__SYSTEM_RST	imx50-pinfunc.h	/^#define MX50_PAD_EIM_RW__SYSTEM_RST	/;"	d
MX50_PAD_EIM_WAIT__EIM_WEIM_DTACK_B	imx50-pinfunc.h	/^#define MX50_PAD_EIM_WAIT__EIM_WEIM_DTACK_B	/;"	d
MX50_PAD_EIM_WAIT__EIM_WEIM_WAIT	imx50-pinfunc.h	/^#define MX50_PAD_EIM_WAIT__EIM_WEIM_WAIT	/;"	d
MX50_PAD_EIM_WAIT__GPIO1_21	imx50-pinfunc.h	/^#define MX50_PAD_EIM_WAIT__GPIO1_21	/;"	d
MX50_PAD_EIM_WAIT__SRC_BT_CFG3_5	imx50-pinfunc.h	/^#define MX50_PAD_EIM_WAIT__SRC_BT_CFG3_5	/;"	d
MX50_PAD_EPDC_BDR0__ELCDIF_DAT_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_BDR0__ELCDIF_DAT_7	/;"	d
MX50_PAD_EPDC_BDR0__EPCD_BDR_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_BDR0__EPCD_BDR_0	/;"	d
MX50_PAD_EPDC_BDR0__GPIO4_23	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_BDR0__GPIO4_23	/;"	d
MX50_PAD_EPDC_BDR1__ELCDIF_DAT_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_BDR1__ELCDIF_DAT_6	/;"	d
MX50_PAD_EPDC_BDR1__EPCD_BDR_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_BDR1__EPCD_BDR_1	/;"	d
MX50_PAD_EPDC_BDR1__GPIO4_24	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_BDR1__GPIO4_24	/;"	d
MX50_PAD_EPDC_D0__EIM_WEIM_D_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__EIM_WEIM_D_0	/;"	d
MX50_PAD_EPDC_D0__ELCDIF_DOTCLK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__ELCDIF_DOTCLK	/;"	d
MX50_PAD_EPDC_D0__ELCDIF_RS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__ELCDIF_RS	/;"	d
MX50_PAD_EPDC_D0__EPDC_SDDO_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__EPDC_SDDO_0	/;"	d
MX50_PAD_EPDC_D0__GPIO3_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__GPIO3_0	/;"	d
MX50_PAD_EPDC_D0__SDMA_DEBUG_EVT_CHN_LINES_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__SDMA_DEBUG_EVT_CHN_LINES_0	/;"	d
MX50_PAD_EPDC_D0__USBPHY2_DATAOUT_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D0__USBPHY2_DATAOUT_0	/;"	d
MX50_PAD_EPDC_D10__EIM_WEIM_D_10	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D10__EIM_WEIM_D_10	/;"	d
MX50_PAD_EPDC_D10__ELCDIF_DAT_26	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D10__ELCDIF_DAT_26	/;"	d
MX50_PAD_EPDC_D10__EPDC_SDDO_10	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D10__EPDC_SDDO_10	/;"	d
MX50_PAD_EPDC_D10__GPIO3_10	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D10__GPIO3_10	/;"	d
MX50_PAD_EPDC_D10__SDMA_DEBUG_EVENT_CHANNEL_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D10__SDMA_DEBUG_EVENT_CHANNEL_0	/;"	d
MX50_PAD_EPDC_D10__USBPHY2_VSTATUS_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D10__USBPHY2_VSTATUS_2	/;"	d
MX50_PAD_EPDC_D11__EIM_WEIM_D_11	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D11__EIM_WEIM_D_11	/;"	d
MX50_PAD_EPDC_D11__ELCDIF_DAT_27	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D11__ELCDIF_DAT_27	/;"	d
MX50_PAD_EPDC_D11__EPDC_SDDO_11	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D11__EPDC_SDDO_11	/;"	d
MX50_PAD_EPDC_D11__GPIO3_11	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D11__GPIO3_11	/;"	d
MX50_PAD_EPDC_D11__SDMA_DEBUG_EVENT_CHANNEL_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D11__SDMA_DEBUG_EVENT_CHANNEL_1	/;"	d
MX50_PAD_EPDC_D11__USBPHY2_VSTATUS_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D11__USBPHY2_VSTATUS_3	/;"	d
MX50_PAD_EPDC_D12__EIM_WEIM_D_12	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D12__EIM_WEIM_D_12	/;"	d
MX50_PAD_EPDC_D12__ELCDIF_DAT_28	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D12__ELCDIF_DAT_28	/;"	d
MX50_PAD_EPDC_D12__EPDC_SDDO_12	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D12__EPDC_SDDO_12	/;"	d
MX50_PAD_EPDC_D12__GPIO3_12	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D12__GPIO3_12	/;"	d
MX50_PAD_EPDC_D12__SDMA_DEBUG_EVENT_CHANNEL_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D12__SDMA_DEBUG_EVENT_CHANNEL_2	/;"	d
MX50_PAD_EPDC_D12__USBPHY2_VSTATUS_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D12__USBPHY2_VSTATUS_4	/;"	d
MX50_PAD_EPDC_D13__EIM_WEIM_D_13	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D13__EIM_WEIM_D_13	/;"	d
MX50_PAD_EPDC_D13__ELCDIF_DAT_29	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D13__ELCDIF_DAT_29	/;"	d
MX50_PAD_EPDC_D13__EPDC_SDDO_13	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D13__EPDC_SDDO_13	/;"	d
MX50_PAD_EPDC_D13__GPIO3_13	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D13__GPIO3_13	/;"	d
MX50_PAD_EPDC_D13__SDMA_DEBUG_EVENT_CHANNEL_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D13__SDMA_DEBUG_EVENT_CHANNEL_3	/;"	d
MX50_PAD_EPDC_D13__USBPHY2_VSTATUS_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D13__USBPHY2_VSTATUS_5	/;"	d
MX50_PAD_EPDC_D14__AUDMUX_AUD6_TXD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__AUDMUX_AUD6_TXD	/;"	d
MX50_PAD_EPDC_D14__EIM_WEIM_D_14	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__EIM_WEIM_D_14	/;"	d
MX50_PAD_EPDC_D14__ELCDIF_DAT_30	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__ELCDIF_DAT_30	/;"	d
MX50_PAD_EPDC_D14__EPDC_SDDO_14	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__EPDC_SDDO_14	/;"	d
MX50_PAD_EPDC_D14__GPIO3_14	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__GPIO3_14	/;"	d
MX50_PAD_EPDC_D14__SDMA_DEBUG_EVENT_CHANNEL_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__SDMA_DEBUG_EVENT_CHANNEL_4	/;"	d
MX50_PAD_EPDC_D14__USBPHY2_VSTATUS_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D14__USBPHY2_VSTATUS_6	/;"	d
MX50_PAD_EPDC_D15__AUDMUX_AUD6_TXC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__AUDMUX_AUD6_TXC	/;"	d
MX50_PAD_EPDC_D15__EIM_WEIM_D_15	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__EIM_WEIM_D_15	/;"	d
MX50_PAD_EPDC_D15__ELCDIF_DAT_31	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__ELCDIF_DAT_31	/;"	d
MX50_PAD_EPDC_D15__EPDC_SDDO_15	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__EPDC_SDDO_15	/;"	d
MX50_PAD_EPDC_D15__GPIO3_15	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__GPIO3_15	/;"	d
MX50_PAD_EPDC_D15__SDMA_DEBUG_EVENT_CHANNEL_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__SDMA_DEBUG_EVENT_CHANNEL_5	/;"	d
MX50_PAD_EPDC_D15__USBPHY2_VSTATUS_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D15__USBPHY2_VSTATUS_7	/;"	d
MX50_PAD_EPDC_D1__EIM_WEIM_D_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__EIM_WEIM_D_1	/;"	d
MX50_PAD_EPDC_D1__ELCDIF_CS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__ELCDIF_CS	/;"	d
MX50_PAD_EPDC_D1__ELCDIF_ENABLE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__ELCDIF_ENABLE	/;"	d
MX50_PAD_EPDC_D1__EPDC_SDDO_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__EPDC_SDDO_1	/;"	d
MX50_PAD_EPDC_D1__GPIO3_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__GPIO3_1	/;"	d
MX50_PAD_EPDC_D1__SDMA_DEBUG_EVT_CHN_LINES_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__SDMA_DEBUG_EVT_CHN_LINES_1	/;"	d
MX50_PAD_EPDC_D1__USBPHY2_DATAOUT_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D1__USBPHY2_DATAOUT_1	/;"	d
MX50_PAD_EPDC_D2__EIM_WEIM_D_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__EIM_WEIM_D_2	/;"	d
MX50_PAD_EPDC_D2__ELCDIF_VSYNC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__ELCDIF_VSYNC	/;"	d
MX50_PAD_EPDC_D2__ELCDIF_WR_RWN	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__ELCDIF_WR_RWN	/;"	d
MX50_PAD_EPDC_D2__EPDC_SDDO_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__EPDC_SDDO_2	/;"	d
MX50_PAD_EPDC_D2__GPIO3_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__GPIO3_2	/;"	d
MX50_PAD_EPDC_D2__SDMA_DEBUG_EVT_CHN_LINES_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__SDMA_DEBUG_EVT_CHN_LINES_2	/;"	d
MX50_PAD_EPDC_D2__USBPHY2_DATAOUT_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D2__USBPHY2_DATAOUT_2	/;"	d
MX50_PAD_EPDC_D3__EIM_WEIM_D_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__EIM_WEIM_D_3	/;"	d
MX50_PAD_EPDC_D3__ELCDIF_HSYNC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__ELCDIF_HSYNC	/;"	d
MX50_PAD_EPDC_D3__ELCDIF_RD_E	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__ELCDIF_RD_E	/;"	d
MX50_PAD_EPDC_D3__EPDC_SDDO_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__EPDC_SDDO_3	/;"	d
MX50_PAD_EPDC_D3__GPIO3_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__GPIO3_3	/;"	d
MX50_PAD_EPDC_D3__SDMA_DEBUG_EVT_CHN_LINES_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__SDMA_DEBUG_EVT_CHN_LINES_3	/;"	d
MX50_PAD_EPDC_D3__USBPHY2_DATAOUT_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D3__USBPHY2_DATAOUT_3	/;"	d
MX50_PAD_EPDC_D4__EIM_WEIM_D_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D4__EIM_WEIM_D_4	/;"	d
MX50_PAD_EPDC_D4__EPDC_SDDO_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D4__EPDC_SDDO_4	/;"	d
MX50_PAD_EPDC_D4__GPIO3_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D4__GPIO3_4	/;"	d
MX50_PAD_EPDC_D4__SDMA_DEBUG_EVT_CHN_LINES_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D4__SDMA_DEBUG_EVT_CHN_LINES_4	/;"	d
MX50_PAD_EPDC_D4__USBPHY2_DATAOUT_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D4__USBPHY2_DATAOUT_4	/;"	d
MX50_PAD_EPDC_D5__EIM_WEIM_D_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D5__EIM_WEIM_D_5	/;"	d
MX50_PAD_EPDC_D5__EPDC_SDDO_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D5__EPDC_SDDO_5	/;"	d
MX50_PAD_EPDC_D5__GPIO3_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D5__GPIO3_5	/;"	d
MX50_PAD_EPDC_D5__SDMA_DEBUG_EVT_CHN_LINES_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D5__SDMA_DEBUG_EVT_CHN_LINES_5	/;"	d
MX50_PAD_EPDC_D5__USBPHY2_DATAOUT_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D5__USBPHY2_DATAOUT_5	/;"	d
MX50_PAD_EPDC_D6__EIM_WEIM_D_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D6__EIM_WEIM_D_6	/;"	d
MX50_PAD_EPDC_D6__EPDC_SDDO_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D6__EPDC_SDDO_6	/;"	d
MX50_PAD_EPDC_D6__GPIO3_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D6__GPIO3_6	/;"	d
MX50_PAD_EPDC_D6__SDMA_DEBUG_EVT_CHN_LINES_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D6__SDMA_DEBUG_EVT_CHN_LINES_6	/;"	d
MX50_PAD_EPDC_D6__USBPHY2_DATAOUT_6	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D6__USBPHY2_DATAOUT_6	/;"	d
MX50_PAD_EPDC_D7__EIM_WEIM_D_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D7__EIM_WEIM_D_7	/;"	d
MX50_PAD_EPDC_D7__EPDC_SDDO_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D7__EPDC_SDDO_7	/;"	d
MX50_PAD_EPDC_D7__GPIO3_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D7__GPIO3_7	/;"	d
MX50_PAD_EPDC_D7__SDMA_DEBUG_EVT_CHN_LINES_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D7__SDMA_DEBUG_EVT_CHN_LINES_7	/;"	d
MX50_PAD_EPDC_D7__USBPHY2_DATAOUT_7	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D7__USBPHY2_DATAOUT_7	/;"	d
MX50_PAD_EPDC_D8__EIM_WEIM_D_8	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D8__EIM_WEIM_D_8	/;"	d
MX50_PAD_EPDC_D8__ELCDIF_DAT_24	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D8__ELCDIF_DAT_24	/;"	d
MX50_PAD_EPDC_D8__EPDC_SDDO_8	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D8__EPDC_SDDO_8	/;"	d
MX50_PAD_EPDC_D8__GPIO3_8	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D8__GPIO3_8	/;"	d
MX50_PAD_EPDC_D8__SDMA_DEBUG_MATCHED_DMBUS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D8__SDMA_DEBUG_MATCHED_DMBUS	/;"	d
MX50_PAD_EPDC_D8__USBPHY2_VSTATUS_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D8__USBPHY2_VSTATUS_0	/;"	d
MX50_PAD_EPDC_D9__EIM_WEIM_D_9	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D9__EIM_WEIM_D_9	/;"	d
MX50_PAD_EPDC_D9__ELCDIF_DAT_25	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D9__ELCDIF_DAT_25	/;"	d
MX50_PAD_EPDC_D9__EPDC_SDDO_9	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D9__EPDC_SDDO_9	/;"	d
MX50_PAD_EPDC_D9__GPIO3_9	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D9__GPIO3_9	/;"	d
MX50_PAD_EPDC_D9__SDMA_DEBUG_EVENT_CHANNEL_SEL	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D9__SDMA_DEBUG_EVENT_CHANNEL_SEL	/;"	d
MX50_PAD_EPDC_D9__USBPHY2_VSTATUS_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_D9__USBPHY2_VSTATUS_1	/;"	d
MX50_PAD_EPDC_GDCLK__AUDMUX_AUD6_TXFS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__AUDMUX_AUD6_TXFS	/;"	d
MX50_PAD_EPDC_GDCLK__EIM_WEIM_D_16	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__EIM_WEIM_D_16	/;"	d
MX50_PAD_EPDC_GDCLK__ELCDIF_DAT_16	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__ELCDIF_DAT_16	/;"	d
MX50_PAD_EPDC_GDCLK__EPDC_GDCLK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__EPDC_GDCLK	/;"	d
MX50_PAD_EPDC_GDCLK__GPIO3_16	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__GPIO3_16	/;"	d
MX50_PAD_EPDC_GDCLK__SDMA_DEBUG_CORE_STATE_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__SDMA_DEBUG_CORE_STATE_0	/;"	d
MX50_PAD_EPDC_GDCLK__USBPHY2_BISTOK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDCLK__USBPHY2_BISTOK	/;"	d
MX50_PAD_EPDC_GDOE__AUDMUX_AUD6_RXC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__AUDMUX_AUD6_RXC	/;"	d
MX50_PAD_EPDC_GDOE__EIM_WEIM_D_18	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__EIM_WEIM_D_18	/;"	d
MX50_PAD_EPDC_GDOE__ELCDIF_DAT_18	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__ELCDIF_DAT_18	/;"	d
MX50_PAD_EPDC_GDOE__EPCD_GDOE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__EPCD_GDOE	/;"	d
MX50_PAD_EPDC_GDOE__GPIO3_18	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__GPIO3_18	/;"	d
MX50_PAD_EPDC_GDOE__SDMA_DEBUG_CORE_STATE_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__SDMA_DEBUG_CORE_STATE_2	/;"	d
MX50_PAD_EPDC_GDOE__USBPHY2_ENDSESSION	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDOE__USBPHY2_ENDSESSION	/;"	d
MX50_PAD_EPDC_GDRL__AUDMUX_AUD6_RXFS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__AUDMUX_AUD6_RXFS	/;"	d
MX50_PAD_EPDC_GDRL__EIM_WEIM_D_19	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__EIM_WEIM_D_19	/;"	d
MX50_PAD_EPDC_GDRL__ELCDIF_DAT_19	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__ELCDIF_DAT_19	/;"	d
MX50_PAD_EPDC_GDRL__EPCD_GDRL	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__EPCD_GDRL	/;"	d
MX50_PAD_EPDC_GDRL__GPIO3_19	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__GPIO3_19	/;"	d
MX50_PAD_EPDC_GDRL__SDMA_DEBUG_CORE_STATE_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__SDMA_DEBUG_CORE_STATE_3	/;"	d
MX50_PAD_EPDC_GDRL__USBPHY2_IDDIG	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDRL__USBPHY2_IDDIG	/;"	d
MX50_PAD_EPDC_GDSP__AUDMUX_AUD6_RXD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__AUDMUX_AUD6_RXD	/;"	d
MX50_PAD_EPDC_GDSP__EIM_WEIM_D_17	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__EIM_WEIM_D_17	/;"	d
MX50_PAD_EPDC_GDSP__ELCDIF_DAT_17	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__ELCDIF_DAT_17	/;"	d
MX50_PAD_EPDC_GDSP__EPCD_GDSP	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__EPCD_GDSP	/;"	d
MX50_PAD_EPDC_GDSP__GPIO3_17	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__GPIO3_17	/;"	d
MX50_PAD_EPDC_GDSP__SDMA_DEBUG_CORE_STATE_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__SDMA_DEBUG_CORE_STATE_1	/;"	d
MX50_PAD_EPDC_GDSP__USBPHY2_BVALID	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_GDSP__USBPHY2_BVALID	/;"	d
MX50_PAD_EPDC_PWRCOM__AUDMUX_AUD4_TXC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__AUDMUX_AUD4_TXC	/;"	d
MX50_PAD_EPDC_PWRCOM__EIM_WEIM_D_27	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__EIM_WEIM_D_27	/;"	d
MX50_PAD_EPDC_PWRCOM__ELCDIF_DAT_11	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__ELCDIF_DAT_11	/;"	d
MX50_PAD_EPDC_PWRCOM__EPCD_PWRCOM	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__EPCD_PWRCOM	/;"	d
MX50_PAD_EPDC_PWRCOM__GPIO3_27	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__GPIO3_27	/;"	d
MX50_PAD_EPDC_PWRCOM__SDMA_DEBUG_CORE_RUN	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__SDMA_DEBUG_CORE_RUN	/;"	d
MX50_PAD_EPDC_PWRCOM__USBPHY2_LINESTATE_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCOM__USBPHY2_LINESTATE_1	/;"	d
MX50_PAD_EPDC_PWRCTRL0__AUDMUX_AUD4_RXD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__AUDMUX_AUD4_RXD	/;"	d
MX50_PAD_EPDC_PWRCTRL0__EIM_WEIM_D_29	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__EIM_WEIM_D_29	/;"	d
MX50_PAD_EPDC_PWRCTRL0__ELCDIF_DAT_13	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__ELCDIF_DAT_13	/;"	d
MX50_PAD_EPDC_PWRCTRL0__EPCD_PWRCTRL0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__EPCD_PWRCTRL0	/;"	d
MX50_PAD_EPDC_PWRCTRL0__GPIO3_29	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__GPIO3_29	/;"	d
MX50_PAD_EPDC_PWRCTRL0__SDMA_DEBUG_RTBUFFER_WRITE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__SDMA_DEBUG_RTBUFFER_WRITE	/;"	d
MX50_PAD_EPDC_PWRCTRL0__USBPHY2_AVALID	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL0__USBPHY2_AVALID	/;"	d
MX50_PAD_EPDC_PWRCTRL1__AUDMUX_AUD4_RXC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__AUDMUX_AUD4_RXC	/;"	d
MX50_PAD_EPDC_PWRCTRL1__EIM_WEIM_D_30	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__EIM_WEIM_D_30	/;"	d
MX50_PAD_EPDC_PWRCTRL1__ELCDIF_DAT_14	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__ELCDIF_DAT_14	/;"	d
MX50_PAD_EPDC_PWRCTRL1__EPCD_PWRCTRL1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__EPCD_PWRCTRL1	/;"	d
MX50_PAD_EPDC_PWRCTRL1__GPIO3_30	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__GPIO3_30	/;"	d
MX50_PAD_EPDC_PWRCTRL1__SDMA_DEBUG_YIELD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__SDMA_DEBUG_YIELD	/;"	d
MX50_PAD_EPDC_PWRCTRL1__USBPHY1_ONBIST	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL1__USBPHY1_ONBIST	/;"	d
MX50_PAD_EPDC_PWRCTRL2__AUDMUX_AUD4_RXFS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__AUDMUX_AUD4_RXFS	/;"	d
MX50_PAD_EPDC_PWRCTRL2__EIM_WEIM_D_31	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__EIM_WEIM_D_31	/;"	d
MX50_PAD_EPDC_PWRCTRL2__ELCDIF_DAT_15	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__ELCDIF_DAT_15	/;"	d
MX50_PAD_EPDC_PWRCTRL2__EPCD_PWRCTRL2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__EPCD_PWRCTRL2	/;"	d
MX50_PAD_EPDC_PWRCTRL2__GPIO3_31	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__GPIO3_31	/;"	d
MX50_PAD_EPDC_PWRCTRL2__SDMA_EXT_EVENT_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__SDMA_EXT_EVENT_0	/;"	d
MX50_PAD_EPDC_PWRCTRL2__USBPHY2_ONBIST	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL2__USBPHY2_ONBIST	/;"	d
MX50_PAD_EPDC_PWRCTRL3__EIM_WEIM_EB_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL3__EIM_WEIM_EB_2	/;"	d
MX50_PAD_EPDC_PWRCTRL3__EPCD_PWRCTRL3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL3__EPCD_PWRCTRL3	/;"	d
MX50_PAD_EPDC_PWRCTRL3__GPIO4_20	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL3__GPIO4_20	/;"	d
MX50_PAD_EPDC_PWRCTRL3__SDMA_EXT_EVENT_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL3__SDMA_EXT_EVENT_1	/;"	d
MX50_PAD_EPDC_PWRCTRL3__USBPHY1_BISTOK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRCTRL3__USBPHY1_BISTOK	/;"	d
MX50_PAD_EPDC_PWRSTAT__AUDMUX_AUD4_TXFS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__AUDMUX_AUD4_TXFS	/;"	d
MX50_PAD_EPDC_PWRSTAT__EIM_WEIM_D_28	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__EIM_WEIM_D_28	/;"	d
MX50_PAD_EPDC_PWRSTAT__ELCDIF_DAT_12	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__ELCDIF_DAT_12	/;"	d
MX50_PAD_EPDC_PWRSTAT__EPCD_PWRSTAT	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__EPCD_PWRSTAT	/;"	d
MX50_PAD_EPDC_PWRSTAT__GPIO3_28	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__GPIO3_28	/;"	d
MX50_PAD_EPDC_PWRSTAT__SDMA_DEBUG_MODE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__SDMA_DEBUG_MODE	/;"	d
MX50_PAD_EPDC_PWRSTAT__USBPHY2_VBUSVALID	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_PWRSTAT__USBPHY2_VBUSVALID	/;"	d
MX50_PAD_EPDC_SDCE0__ELCDIF_DAT_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE0__ELCDIF_DAT_5	/;"	d
MX50_PAD_EPDC_SDCE0__EPCD_SDCE_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE0__EPCD_SDCE_0	/;"	d
MX50_PAD_EPDC_SDCE0__GPIO4_25	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE0__GPIO4_25	/;"	d
MX50_PAD_EPDC_SDCE1__ELCDIF_DAT_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE1__ELCDIF_DAT_4	/;"	d
MX50_PAD_EPDC_SDCE1__EPCD_SDCE_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE1__EPCD_SDCE_1	/;"	d
MX50_PAD_EPDC_SDCE1__GPIO4_26	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE1__GPIO4_26	/;"	d
MX50_PAD_EPDC_SDCE2__ELCDIF_DAT_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE2__ELCDIF_DAT_3	/;"	d
MX50_PAD_EPDC_SDCE2__EPCD_SDCE_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE2__EPCD_SDCE_2	/;"	d
MX50_PAD_EPDC_SDCE2__GPIO4_27	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE2__GPIO4_27	/;"	d
MX50_PAD_EPDC_SDCE3__ELCDIF_DAT_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE3__ELCDIF_DAT_2	/;"	d
MX50_PAD_EPDC_SDCE3__EPCD_SDCE_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE3__EPCD_SDCE_3	/;"	d
MX50_PAD_EPDC_SDCE3__GPIO4_28	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE3__GPIO4_28	/;"	d
MX50_PAD_EPDC_SDCE4__ELCDIF_DAT_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE4__ELCDIF_DAT_1	/;"	d
MX50_PAD_EPDC_SDCE4__EPCD_SDCE_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE4__EPCD_SDCE_4	/;"	d
MX50_PAD_EPDC_SDCE4__GPIO4_29	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE4__GPIO4_29	/;"	d
MX50_PAD_EPDC_SDCE5__ELCDIF_DAT_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE5__ELCDIF_DAT_0	/;"	d
MX50_PAD_EPDC_SDCE5__EPCD_SDCE_5	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE5__EPCD_SDCE_5	/;"	d
MX50_PAD_EPDC_SDCE5__GPIO4_30	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCE5__GPIO4_30	/;"	d
MX50_PAD_EPDC_SDCLKN__AUDMUX_AUD5_RXFS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__AUDMUX_AUD5_RXFS	/;"	d
MX50_PAD_EPDC_SDCLKN__EIM_WEIM_D_25	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__EIM_WEIM_D_25	/;"	d
MX50_PAD_EPDC_SDCLKN__ELCDIF_DAT_9	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__ELCDIF_DAT_9	/;"	d
MX50_PAD_EPDC_SDCLKN__EPCD_SDCLKN	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__EPCD_SDCLKN	/;"	d
MX50_PAD_EPDC_SDCLKN__GPIO3_25	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__GPIO3_25	/;"	d
MX50_PAD_EPDC_SDCLKN__SDMA_DEBUG_BUS_ERROR	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__SDMA_DEBUG_BUS_ERROR	/;"	d
MX50_PAD_EPDC_SDCLKN__USBPHY2_SIECLOCK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLKN__USBPHY2_SIECLOCK	/;"	d
MX50_PAD_EPDC_SDCLK__AUDMUX_AUD5_TXD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__AUDMUX_AUD5_TXD	/;"	d
MX50_PAD_EPDC_SDCLK__EIM_WEIM_D_20	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__EIM_WEIM_D_20	/;"	d
MX50_PAD_EPDC_SDCLK__ELCDIF_DAT_20	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__ELCDIF_DAT_20	/;"	d
MX50_PAD_EPDC_SDCLK__EPCD_SDCLK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__EPCD_SDCLK	/;"	d
MX50_PAD_EPDC_SDCLK__GPIO3_20	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__GPIO3_20	/;"	d
MX50_PAD_EPDC_SDCLK__SDMA_DEBUG_BUS_DEVICE_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__SDMA_DEBUG_BUS_DEVICE_0	/;"	d
MX50_PAD_EPDC_SDCLK__USBPHY2_HOSTDISCONNECT	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDCLK__USBPHY2_HOSTDISCONNECT	/;"	d
MX50_PAD_EPDC_SDLE__AUDMUX_AUD5_RXC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__AUDMUX_AUD5_RXC	/;"	d
MX50_PAD_EPDC_SDLE__EIM_WEIM_D_24	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__EIM_WEIM_D_24	/;"	d
MX50_PAD_EPDC_SDLE__ELCDIF_DAT_8	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__ELCDIF_DAT_8	/;"	d
MX50_PAD_EPDC_SDLE__EPCD_SDLE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__EPCD_SDLE	/;"	d
MX50_PAD_EPDC_SDLE__GPIO3_24	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__GPIO3_24	/;"	d
MX50_PAD_EPDC_SDLE__SDMA_DEBUG_BUS_DEVICE_4	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__SDMA_DEBUG_BUS_DEVICE_4	/;"	d
MX50_PAD_EPDC_SDLE__USBPHY2_RXERROR	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDLE__USBPHY2_RXERROR	/;"	d
MX50_PAD_EPDC_SDOED__AUDMUX_AUD5_TXFS	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__AUDMUX_AUD5_TXFS	/;"	d
MX50_PAD_EPDC_SDOED__EIM_WEIM_D_22	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__EIM_WEIM_D_22	/;"	d
MX50_PAD_EPDC_SDOED__ELCDIF_DAT_22	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__ELCDIF_DAT_22	/;"	d
MX50_PAD_EPDC_SDOED__EPCD_SDOED	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__EPCD_SDOED	/;"	d
MX50_PAD_EPDC_SDOED__GPIO3_22	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__GPIO3_22	/;"	d
MX50_PAD_EPDC_SDOED__SDMA_DEBUG_BUS_DEVICE_2	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__SDMA_DEBUG_BUS_DEVICE_2	/;"	d
MX50_PAD_EPDC_SDOED__USBPHY2_RXVALID	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOED__USBPHY2_RXVALID	/;"	d
MX50_PAD_EPDC_SDOEZ__AUDMUX_AUD5_TXC	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__AUDMUX_AUD5_TXC	/;"	d
MX50_PAD_EPDC_SDOEZ__EIM_WEIM_D_21	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__EIM_WEIM_D_21	/;"	d
MX50_PAD_EPDC_SDOEZ__ELCDIF_DAT_21	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__ELCDIF_DAT_21	/;"	d
MX50_PAD_EPDC_SDOEZ__EPCD_SDOEZ	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__EPCD_SDOEZ	/;"	d
MX50_PAD_EPDC_SDOEZ__GPIO3_21	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__GPIO3_21	/;"	d
MX50_PAD_EPDC_SDOEZ__SDMA_DEBUG_BUS_DEVICE_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__SDMA_DEBUG_BUS_DEVICE_1	/;"	d
MX50_PAD_EPDC_SDOEZ__USBPHY2_TXREADY	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOEZ__USBPHY2_TXREADY	/;"	d
MX50_PAD_EPDC_SDOE__AUDMUX_AUD5_RXD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__AUDMUX_AUD5_RXD	/;"	d
MX50_PAD_EPDC_SDOE__EIM_WEIM_D_23	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__EIM_WEIM_D_23	/;"	d
MX50_PAD_EPDC_SDOE__ELCDIF_DAT_23	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__ELCDIF_DAT_23	/;"	d
MX50_PAD_EPDC_SDOE__EPCD_SDOE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__EPCD_SDOE	/;"	d
MX50_PAD_EPDC_SDOE__GPIO3_23	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__GPIO3_23	/;"	d
MX50_PAD_EPDC_SDOE__SDMA_DEBUG_BUS_DEVICE_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__SDMA_DEBUG_BUS_DEVICE_3	/;"	d
MX50_PAD_EPDC_SDOE__USBPHY2_RXACTIVE	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDOE__USBPHY2_RXACTIVE	/;"	d
MX50_PAD_EPDC_SDSHR__AUDMUX_AUD4_TXD	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__AUDMUX_AUD4_TXD	/;"	d
MX50_PAD_EPDC_SDSHR__EIM_WEIM_D_26	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__EIM_WEIM_D_26	/;"	d
MX50_PAD_EPDC_SDSHR__ELCDIF_DAT_10	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__ELCDIF_DAT_10	/;"	d
MX50_PAD_EPDC_SDSHR__EPCD_SDSHR	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__EPCD_SDSHR	/;"	d
MX50_PAD_EPDC_SDSHR__GPIO3_26	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__GPIO3_26	/;"	d
MX50_PAD_EPDC_SDSHR__SDMA_DEBUG_BUS_RWB	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__SDMA_DEBUG_BUS_RWB	/;"	d
MX50_PAD_EPDC_SDSHR__USBPHY2_LINESTATE_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_SDSHR__USBPHY2_LINESTATE_0	/;"	d
MX50_PAD_EPDC_VCOM0__EIM_WEIM_EB_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM0__EIM_WEIM_EB_3	/;"	d
MX50_PAD_EPDC_VCOM0__EPCD_VCOM_0	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM0__EPCD_VCOM_0	/;"	d
MX50_PAD_EPDC_VCOM0__GPIO4_21	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM0__GPIO4_21	/;"	d
MX50_PAD_EPDC_VCOM0__USBPHY2_BISTOK	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM0__USBPHY2_BISTOK	/;"	d
MX50_PAD_EPDC_VCOM1__EIM_WEIM_CS_3	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM1__EIM_WEIM_CS_3	/;"	d
MX50_PAD_EPDC_VCOM1__EPCD_VCOM_1	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM1__EPCD_VCOM_1	/;"	d
MX50_PAD_EPDC_VCOM1__GPIO4_22	imx50-pinfunc.h	/^#define MX50_PAD_EPDC_VCOM1__GPIO4_22	/;"	d
MX50_PAD_EPITO__CCM_SSI_EXT2_CLK	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__CCM_SSI_EXT2_CLK	/;"	d
MX50_PAD_EPITO__DPLLIP1_TOG_EN	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__DPLLIP1_TOG_EN	/;"	d
MX50_PAD_EPITO__EPIT1_EPITO	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__EPIT1_EPITO	/;"	d
MX50_PAD_EPITO__GPIO6_27	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__GPIO6_27	/;"	d
MX50_PAD_EPITO__GPT_CLK_IN	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__GPT_CLK_IN	/;"	d
MX50_PAD_EPITO__PMU_IRQ_B	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__PMU_IRQ_B	/;"	d
MX50_PAD_EPITO__SJC_DE_B	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__SJC_DE_B	/;"	d
MX50_PAD_EPITO__USBOH1_USBH1_PWR	imx50-pinfunc.h	/^#define MX50_PAD_EPITO__USBOH1_USBH1_PWR	/;"	d
MX50_PAD_I2C1_SCL__GPIO6_18	imx50-pinfunc.h	/^#define MX50_PAD_I2C1_SCL__GPIO6_18	/;"	d
MX50_PAD_I2C1_SCL__I2C1_SCL	imx50-pinfunc.h	/^#define MX50_PAD_I2C1_SCL__I2C1_SCL	/;"	d
MX50_PAD_I2C1_SCL__UART2_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_I2C1_SCL__UART2_TXD_MUX	/;"	d
MX50_PAD_I2C1_SDA__GPIO6_19	imx50-pinfunc.h	/^#define MX50_PAD_I2C1_SDA__GPIO6_19	/;"	d
MX50_PAD_I2C1_SDA__I2C1_SDA	imx50-pinfunc.h	/^#define MX50_PAD_I2C1_SDA__I2C1_SDA	/;"	d
MX50_PAD_I2C1_SDA__UART2_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_I2C1_SDA__UART2_RXD_MUX	/;"	d
MX50_PAD_I2C2_SCL__GPIO6_20	imx50-pinfunc.h	/^#define MX50_PAD_I2C2_SCL__GPIO6_20	/;"	d
MX50_PAD_I2C2_SCL__I2C2_SCL	imx50-pinfunc.h	/^#define MX50_PAD_I2C2_SCL__I2C2_SCL	/;"	d
MX50_PAD_I2C2_SCL__UART2_CTS	imx50-pinfunc.h	/^#define MX50_PAD_I2C2_SCL__UART2_CTS	/;"	d
MX50_PAD_I2C2_SDA__GPIO6_21	imx50-pinfunc.h	/^#define MX50_PAD_I2C2_SDA__GPIO6_21	/;"	d
MX50_PAD_I2C2_SDA__I2C2_SDA	imx50-pinfunc.h	/^#define MX50_PAD_I2C2_SDA__I2C2_SDA	/;"	d
MX50_PAD_I2C2_SDA__UART2_RTS	imx50-pinfunc.h	/^#define MX50_PAD_I2C2_SDA__UART2_RTS	/;"	d
MX50_PAD_I2C3_SCL__FEC_MDC	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__FEC_MDC	/;"	d
MX50_PAD_I2C3_SCL__GPC_PMIC_RDY	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__GPC_PMIC_RDY	/;"	d
MX50_PAD_I2C3_SCL__GPIO6_22	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__GPIO6_22	/;"	d
MX50_PAD_I2C3_SCL__GPT_CAPIN1	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__GPT_CAPIN1	/;"	d
MX50_PAD_I2C3_SCL__I2C3_SCL	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__I2C3_SCL	/;"	d
MX50_PAD_I2C3_SCL__OBSERVE_MUX_OBSRV_INT_OUT0	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__OBSERVE_MUX_OBSRV_INT_OUT0	/;"	d
MX50_PAD_I2C3_SCL__USBOH1_USBOTG_OC	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SCL__USBOH1_USBOTG_OC	/;"	d
MX50_PAD_I2C3_SDA__FEC_MDIO	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__FEC_MDIO	/;"	d
MX50_PAD_I2C3_SDA__GPIO6_23	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__GPIO6_23	/;"	d
MX50_PAD_I2C3_SDA__GPT_CAPIN2	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__GPT_CAPIN2	/;"	d
MX50_PAD_I2C3_SDA__I2C3_SDA	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__I2C3_SDA	/;"	d
MX50_PAD_I2C3_SDA__OBSERVE_MUX_OBSRV_INT_OUT1	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__OBSERVE_MUX_OBSRV_INT_OUT1	/;"	d
MX50_PAD_I2C3_SDA__SRTC_ALARM_DEB	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__SRTC_ALARM_DEB	/;"	d
MX50_PAD_I2C3_SDA__TZIC_PWRFAIL_INT	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__TZIC_PWRFAIL_INT	/;"	d
MX50_PAD_I2C3_SDA__USBOH1_USBOTG_PWR	imx50-pinfunc.h	/^#define MX50_PAD_I2C3_SDA__USBOH1_USBOTG_PWR	/;"	d
MX50_PAD_KEY_COL0__CTI_TRIGIN7	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL0__CTI_TRIGIN7	/;"	d
MX50_PAD_KEY_COL0__EIM_NANDF_CLE	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL0__EIM_NANDF_CLE	/;"	d
MX50_PAD_KEY_COL0__GPIO4_0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL0__GPIO4_0	/;"	d
MX50_PAD_KEY_COL0__KPP_COL_0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL0__KPP_COL_0	/;"	d
MX50_PAD_KEY_COL0__USBPHY1_TXREADY	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL0__USBPHY1_TXREADY	/;"	d
MX50_PAD_KEY_COL1__CTI_TRIGOUT_ACK6	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL1__CTI_TRIGOUT_ACK6	/;"	d
MX50_PAD_KEY_COL1__EIM_NANDF_CEN_0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL1__EIM_NANDF_CEN_0	/;"	d
MX50_PAD_KEY_COL1__GPIO4_2	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL1__GPIO4_2	/;"	d
MX50_PAD_KEY_COL1__KPP_COL_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL1__KPP_COL_1	/;"	d
MX50_PAD_KEY_COL1__USBPHY1_RXACTIVE	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL1__USBPHY1_RXACTIVE	/;"	d
MX50_PAD_KEY_COL2__CTI_TRIGOUT6	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL2__CTI_TRIGOUT6	/;"	d
MX50_PAD_KEY_COL2__EIM_NANDF_CEN_2	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL2__EIM_NANDF_CEN_2	/;"	d
MX50_PAD_KEY_COL2__GPIO4_4	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL2__GPIO4_4	/;"	d
MX50_PAD_KEY_COL2__KPP_COL_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL2__KPP_COL_1	/;"	d
MX50_PAD_KEY_COL2__USBPHY1_SIECLOCK	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL2__USBPHY1_SIECLOCK	/;"	d
MX50_PAD_KEY_COL3__EIM_NANDF_READY0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL3__EIM_NANDF_READY0	/;"	d
MX50_PAD_KEY_COL3__GPIO4_6	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL3__GPIO4_6	/;"	d
MX50_PAD_KEY_COL3__KPP_COL_2	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL3__KPP_COL_2	/;"	d
MX50_PAD_KEY_COL3__SDMA_EXT_EVENT_0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL3__SDMA_EXT_EVENT_0	/;"	d
MX50_PAD_KEY_COL3__USBPHY1_LINESTATE_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_COL3__USBPHY1_LINESTATE_1	/;"	d
MX50_PAD_KEY_ROW0__CTI_TRIGIN_ACK7	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW0__CTI_TRIGIN_ACK7	/;"	d
MX50_PAD_KEY_ROW0__EIM_NANDF_ALE	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW0__EIM_NANDF_ALE	/;"	d
MX50_PAD_KEY_ROW0__GPIO4_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW0__GPIO4_1	/;"	d
MX50_PAD_KEY_ROW0__KPP_ROW_0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW0__KPP_ROW_0	/;"	d
MX50_PAD_KEY_ROW0__USBPHY1_RXVALID	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW0__USBPHY1_RXVALID	/;"	d
MX50_PAD_KEY_ROW1__CTI_TRIGOUT_ACK7	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW1__CTI_TRIGOUT_ACK7	/;"	d
MX50_PAD_KEY_ROW1__EIM_NANDF_CEN_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW1__EIM_NANDF_CEN_1	/;"	d
MX50_PAD_KEY_ROW1__GPIO4_3	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW1__GPIO4_3	/;"	d
MX50_PAD_KEY_ROW1__KPP_ROW_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW1__KPP_ROW_1	/;"	d
MX50_PAD_KEY_ROW1__USBPHY1_RXERROR	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW1__USBPHY1_RXERROR	/;"	d
MX50_PAD_KEY_ROW2__CTI_TRIGOUT7	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW2__CTI_TRIGOUT7	/;"	d
MX50_PAD_KEY_ROW2__EIM_NANDF_CEN_3	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW2__EIM_NANDF_CEN_3	/;"	d
MX50_PAD_KEY_ROW2__GPIO4_5	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW2__GPIO4_5	/;"	d
MX50_PAD_KEY_ROW2__KPP_ROW_2	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW2__KPP_ROW_2	/;"	d
MX50_PAD_KEY_ROW2__USBPHY1_LINESTATE_0	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW2__USBPHY1_LINESTATE_0	/;"	d
MX50_PAD_KEY_ROW3__EIM_NANDF_DQS	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW3__EIM_NANDF_DQS	/;"	d
MX50_PAD_KEY_ROW3__GPIO4_7	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW3__GPIO4_7	/;"	d
MX50_PAD_KEY_ROW3__KPP_ROW_3	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW3__KPP_ROW_3	/;"	d
MX50_PAD_KEY_ROW3__SDMA_EXT_EVENT_1	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW3__SDMA_EXT_EVENT_1	/;"	d
MX50_PAD_KEY_ROW3__USBPHY1_VBUSVALID	imx50-pinfunc.h	/^#define MX50_PAD_KEY_ROW3__USBPHY1_VBUSVALID	/;"	d
MX50_PAD_OWIRE__CCM_SSI_EXT1_CLK	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__CCM_SSI_EXT1_CLK	/;"	d
MX50_PAD_OWIRE__EPDC_PWRIRQ	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__EPDC_PWRIRQ	/;"	d
MX50_PAD_OWIRE__GPIO6_26	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__GPIO6_26	/;"	d
MX50_PAD_OWIRE__GPT_CMPOUT3	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__GPT_CMPOUT3	/;"	d
MX50_PAD_OWIRE__OBSERVE_MUX_OBSRV_INT_OUT4	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__OBSERVE_MUX_OBSRV_INT_OUT4	/;"	d
MX50_PAD_OWIRE__OWIRE_LINE	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__OWIRE_LINE	/;"	d
MX50_PAD_OWIRE__SJC_JTAG_ACT	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__SJC_JTAG_ACT	/;"	d
MX50_PAD_OWIRE__USBOH1_USBH1_OC	imx50-pinfunc.h	/^#define MX50_PAD_OWIRE__USBOH1_USBH1_OC	/;"	d
MX50_PAD_PWM1__GPIO6_24	imx50-pinfunc.h	/^#define MX50_PAD_PWM1__GPIO6_24	/;"	d
MX50_PAD_PWM1__GPT_CMPOUT1	imx50-pinfunc.h	/^#define MX50_PAD_PWM1__GPT_CMPOUT1	/;"	d
MX50_PAD_PWM1__OBSERVE_MUX_OBSRV_INT_OUT2	imx50-pinfunc.h	/^#define MX50_PAD_PWM1__OBSERVE_MUX_OBSRV_INT_OUT2	/;"	d
MX50_PAD_PWM1__PWM1_PWMO	imx50-pinfunc.h	/^#define MX50_PAD_PWM1__PWM1_PWMO	/;"	d
MX50_PAD_PWM1__SJC_FAIL	imx50-pinfunc.h	/^#define MX50_PAD_PWM1__SJC_FAIL	/;"	d
MX50_PAD_PWM1__USBOH1_USBOTG_OC	imx50-pinfunc.h	/^#define MX50_PAD_PWM1__USBOH1_USBOTG_OC	/;"	d
MX50_PAD_PWM2__GPIO6_25	imx50-pinfunc.h	/^#define MX50_PAD_PWM2__GPIO6_25	/;"	d
MX50_PAD_PWM2__GPT_CMPOUT2	imx50-pinfunc.h	/^#define MX50_PAD_PWM2__GPT_CMPOUT2	/;"	d
MX50_PAD_PWM2__OBSERVE_MUX_OBSRV_INT_OUT3	imx50-pinfunc.h	/^#define MX50_PAD_PWM2__OBSERVE_MUX_OBSRV_INT_OUT3	/;"	d
MX50_PAD_PWM2__PWM2_PWMO	imx50-pinfunc.h	/^#define MX50_PAD_PWM2__PWM2_PWMO	/;"	d
MX50_PAD_PWM2__SRC_ANY_PU_RST	imx50-pinfunc.h	/^#define MX50_PAD_PWM2__SRC_ANY_PU_RST	/;"	d
MX50_PAD_PWM2__USBOH1_USBOTG_PWR	imx50-pinfunc.h	/^#define MX50_PAD_PWM2__USBOH1_USBOTG_PWR	/;"	d
MX50_PAD_SD1_CLK__CCM_CLKO	imx50-pinfunc.h	/^#define MX50_PAD_SD1_CLK__CCM_CLKO	/;"	d
MX50_PAD_SD1_CLK__ESDHC1_CLK	imx50-pinfunc.h	/^#define MX50_PAD_SD1_CLK__ESDHC1_CLK	/;"	d
MX50_PAD_SD1_CLK__GPIO5_0	imx50-pinfunc.h	/^#define MX50_PAD_SD1_CLK__GPIO5_0	/;"	d
MX50_PAD_SD1_CMD__CCM_CLKO2	imx50-pinfunc.h	/^#define MX50_PAD_SD1_CMD__CCM_CLKO2	/;"	d
MX50_PAD_SD1_CMD__ESDHC1_CMD	imx50-pinfunc.h	/^#define MX50_PAD_SD1_CMD__ESDHC1_CMD	/;"	d
MX50_PAD_SD1_CMD__GPIO5_1	imx50-pinfunc.h	/^#define MX50_PAD_SD1_CMD__GPIO5_1	/;"	d
MX50_PAD_SD1_D0__CCM_PLL1_BYP	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D0__CCM_PLL1_BYP	/;"	d
MX50_PAD_SD1_D0__ESDHC1_DAT0	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D0__ESDHC1_DAT0	/;"	d
MX50_PAD_SD1_D0__GPIO5_2	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D0__GPIO5_2	/;"	d
MX50_PAD_SD1_D1__CCM_PLL2_BYP	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D1__CCM_PLL2_BYP	/;"	d
MX50_PAD_SD1_D1__ESDHC1_DAT1	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D1__ESDHC1_DAT1	/;"	d
MX50_PAD_SD1_D1__GPIO5_3	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D1__GPIO5_3	/;"	d
MX50_PAD_SD1_D2__CCM_PLL3_BYP	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D2__CCM_PLL3_BYP	/;"	d
MX50_PAD_SD1_D2__ESDHC1_DAT2	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D2__ESDHC1_DAT2	/;"	d
MX50_PAD_SD1_D2__GPIO5_4	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D2__GPIO5_4	/;"	d
MX50_PAD_SD1_D3__ESDHC1_DAT3	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D3__ESDHC1_DAT3	/;"	d
MX50_PAD_SD1_D3__GPIO5_5	imx50-pinfunc.h	/^#define MX50_PAD_SD1_D3__GPIO5_5	/;"	d
MX50_PAD_SD2_CD__AUDMUX_AUD4_TXC	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CD__AUDMUX_AUD4_TXC	/;"	d
MX50_PAD_SD2_CD__CCM_REF_EN_B	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CD__CCM_REF_EN_B	/;"	d
MX50_PAD_SD2_CD__EIM_WEIM_D_5	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CD__EIM_WEIM_D_5	/;"	d
MX50_PAD_SD2_CD__ESDHC2_CD	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CD__ESDHC2_CD	/;"	d
MX50_PAD_SD2_CD__GPIO5_17	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CD__GPIO5_17	/;"	d
MX50_PAD_SD2_CLK__ESDHC2_CLK	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CLK__ESDHC2_CLK	/;"	d
MX50_PAD_SD2_CLK__GPIO5_6	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CLK__GPIO5_6	/;"	d
MX50_PAD_SD2_CLK__MSHC_SCLK	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CLK__MSHC_SCLK	/;"	d
MX50_PAD_SD2_CMD__ESDHC2_CMD	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CMD__ESDHC2_CMD	/;"	d
MX50_PAD_SD2_CMD__GPIO5_7	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CMD__GPIO5_7	/;"	d
MX50_PAD_SD2_CMD__MSHC_BS	imx50-pinfunc.h	/^#define MX50_PAD_SD2_CMD__MSHC_BS	/;"	d
MX50_PAD_SD2_D0__ESDHC2_DAT0	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D0__ESDHC2_DAT0	/;"	d
MX50_PAD_SD2_D0__GPIO5_8	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D0__GPIO5_8	/;"	d
MX50_PAD_SD2_D0__KPP_COL_4	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D0__KPP_COL_4	/;"	d
MX50_PAD_SD2_D0__MSHC_DATA_0	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D0__MSHC_DATA_0	/;"	d
MX50_PAD_SD2_D1__ESDHC2_DAT1	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D1__ESDHC2_DAT1	/;"	d
MX50_PAD_SD2_D1__GPIO5_9	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D1__GPIO5_9	/;"	d
MX50_PAD_SD2_D1__KPP_ROW_4	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D1__KPP_ROW_4	/;"	d
MX50_PAD_SD2_D1__MSHC_DATA_1	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D1__MSHC_DATA_1	/;"	d
MX50_PAD_SD2_D2__ESDHC2_DAT2	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D2__ESDHC2_DAT2	/;"	d
MX50_PAD_SD2_D2__GPIO5_10	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D2__GPIO5_10	/;"	d
MX50_PAD_SD2_D2__KPP_COL_5	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D2__KPP_COL_5	/;"	d
MX50_PAD_SD2_D2__MSHC_DATA_2	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D2__MSHC_DATA_2	/;"	d
MX50_PAD_SD2_D3__ESDHC2_DAT3	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D3__ESDHC2_DAT3	/;"	d
MX50_PAD_SD2_D3__GPIO5_11	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D3__GPIO5_11	/;"	d
MX50_PAD_SD2_D3__KPP_ROW_5	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D3__KPP_ROW_5	/;"	d
MX50_PAD_SD2_D3__MSHC_DATA_3	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D3__MSHC_DATA_3	/;"	d
MX50_PAD_SD2_D4__AUDMUX_AUD4_RXFS	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D4__AUDMUX_AUD4_RXFS	/;"	d
MX50_PAD_SD2_D4__CCM_CCM_OUT_0	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D4__CCM_CCM_OUT_0	/;"	d
MX50_PAD_SD2_D4__EIM_WEIM_D_0	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D4__EIM_WEIM_D_0	/;"	d
MX50_PAD_SD2_D4__ESDHC2_DAT4	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D4__ESDHC2_DAT4	/;"	d
MX50_PAD_SD2_D4__GPIO5_12	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D4__GPIO5_12	/;"	d
MX50_PAD_SD2_D4__KPP_COL_6	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D4__KPP_COL_6	/;"	d
MX50_PAD_SD2_D5__AUDMUX_AUD4_RXC	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D5__AUDMUX_AUD4_RXC	/;"	d
MX50_PAD_SD2_D5__CCM_CCM_OUT_1	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D5__CCM_CCM_OUT_1	/;"	d
MX50_PAD_SD2_D5__EIM_WEIM_D_1	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D5__EIM_WEIM_D_1	/;"	d
MX50_PAD_SD2_D5__ESDHC2_DAT5	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D5__ESDHC2_DAT5	/;"	d
MX50_PAD_SD2_D5__GPIO5_13	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D5__GPIO5_13	/;"	d
MX50_PAD_SD2_D5__KPP_ROW_6	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D5__KPP_ROW_6	/;"	d
MX50_PAD_SD2_D6__AUDMUX_AUD4_RXD	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D6__AUDMUX_AUD4_RXD	/;"	d
MX50_PAD_SD2_D6__CCM_CCM_OUT_2	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D6__CCM_CCM_OUT_2	/;"	d
MX50_PAD_SD2_D6__EIM_WEIM_D_2	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D6__EIM_WEIM_D_2	/;"	d
MX50_PAD_SD2_D6__ESDHC2_DAT6	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D6__ESDHC2_DAT6	/;"	d
MX50_PAD_SD2_D6__GPIO5_14	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D6__GPIO5_14	/;"	d
MX50_PAD_SD2_D6__KPP_COL_7	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D6__KPP_COL_7	/;"	d
MX50_PAD_SD2_D7__AUDMUX_AUD4_TXFS	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D7__AUDMUX_AUD4_TXFS	/;"	d
MX50_PAD_SD2_D7__CCM_STOP	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D7__CCM_STOP	/;"	d
MX50_PAD_SD2_D7__EIM_WEIM_D_3	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D7__EIM_WEIM_D_3	/;"	d
MX50_PAD_SD2_D7__ESDHC2_DAT7	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D7__ESDHC2_DAT7	/;"	d
MX50_PAD_SD2_D7__GPIO5_15	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D7__GPIO5_15	/;"	d
MX50_PAD_SD2_D7__KPP_ROW_7	imx50-pinfunc.h	/^#define MX50_PAD_SD2_D7__KPP_ROW_7	/;"	d
MX50_PAD_SD2_WP__AUDMUX_AUD4_TXD	imx50-pinfunc.h	/^#define MX50_PAD_SD2_WP__AUDMUX_AUD4_TXD	/;"	d
MX50_PAD_SD2_WP__CCM_WAIT	imx50-pinfunc.h	/^#define MX50_PAD_SD2_WP__CCM_WAIT	/;"	d
MX50_PAD_SD2_WP__EIM_WEIM_D_4	imx50-pinfunc.h	/^#define MX50_PAD_SD2_WP__EIM_WEIM_D_4	/;"	d
MX50_PAD_SD2_WP__ESDHC2_WP	imx50-pinfunc.h	/^#define MX50_PAD_SD2_WP__ESDHC2_WP	/;"	d
MX50_PAD_SD2_WP__GPIO5_16	imx50-pinfunc.h	/^#define MX50_PAD_SD2_WP__GPIO5_16	/;"	d
MX50_PAD_SD3_CLK__EIM_NANDF_RDN	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CLK__EIM_NANDF_RDN	/;"	d
MX50_PAD_SD3_CLK__ESDHC3_CLK	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CLK__ESDHC3_CLK	/;"	d
MX50_PAD_SD3_CLK__GPIO5_19	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CLK__GPIO5_19	/;"	d
MX50_PAD_SD3_CLK__SSP_CLK	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CLK__SSP_CLK	/;"	d
MX50_PAD_SD3_CMD__EIM_NANDF_WRN	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CMD__EIM_NANDF_WRN	/;"	d
MX50_PAD_SD3_CMD__ESDHC3_CMD	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CMD__ESDHC3_CMD	/;"	d
MX50_PAD_SD3_CMD__GPIO5_18	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CMD__GPIO5_18	/;"	d
MX50_PAD_SD3_CMD__SSP_CMD	imx50-pinfunc.h	/^#define MX50_PAD_SD3_CMD__SSP_CMD	/;"	d
MX50_PAD_SD3_D0__CCM_PLL1_BYP	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D0__CCM_PLL1_BYP	/;"	d
MX50_PAD_SD3_D0__EIM_NANDF_D_4	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D0__EIM_NANDF_D_4	/;"	d
MX50_PAD_SD3_D0__ESDHC3_DAT0	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D0__ESDHC3_DAT0	/;"	d
MX50_PAD_SD3_D0__GPIO5_20	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D0__GPIO5_20	/;"	d
MX50_PAD_SD3_D0__SSP_D0	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D0__SSP_D0	/;"	d
MX50_PAD_SD3_D1__CCM_PLL2_BYP	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D1__CCM_PLL2_BYP	/;"	d
MX50_PAD_SD3_D1__EIM_NANDF_D_5	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D1__EIM_NANDF_D_5	/;"	d
MX50_PAD_SD3_D1__ESDHC3_DAT1	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D1__ESDHC3_DAT1	/;"	d
MX50_PAD_SD3_D1__GPIO5_21	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D1__GPIO5_21	/;"	d
MX50_PAD_SD3_D1__SSP_D1	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D1__SSP_D1	/;"	d
MX50_PAD_SD3_D2__CCM_PLL3_BYP	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D2__CCM_PLL3_BYP	/;"	d
MX50_PAD_SD3_D2__EIM_NANDF_D_6	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D2__EIM_NANDF_D_6	/;"	d
MX50_PAD_SD3_D2__ESDHC3_DAT2	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D2__ESDHC3_DAT2	/;"	d
MX50_PAD_SD3_D2__GPIO5_22	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D2__GPIO5_22	/;"	d
MX50_PAD_SD3_D2__SSP_D2	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D2__SSP_D2	/;"	d
MX50_PAD_SD3_D3__EIM_NANDF_D_7	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D3__EIM_NANDF_D_7	/;"	d
MX50_PAD_SD3_D3__ESDHC3_DAT3	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D3__ESDHC3_DAT3	/;"	d
MX50_PAD_SD3_D3__GPIO5_23	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D3__GPIO5_23	/;"	d
MX50_PAD_SD3_D3__SSP_D3	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D3__SSP_D3	/;"	d
MX50_PAD_SD3_D4__EIM_NANDF_D_0	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D4__EIM_NANDF_D_0	/;"	d
MX50_PAD_SD3_D4__ESDHC3_DAT4	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D4__ESDHC3_DAT4	/;"	d
MX50_PAD_SD3_D4__GPIO5_24	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D4__GPIO5_24	/;"	d
MX50_PAD_SD3_D4__SSP_D4	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D4__SSP_D4	/;"	d
MX50_PAD_SD3_D5__EIM_NANDF_D_1	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D5__EIM_NANDF_D_1	/;"	d
MX50_PAD_SD3_D5__ESDHC3_DAT5	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D5__ESDHC3_DAT5	/;"	d
MX50_PAD_SD3_D5__GPIO5_25	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D5__GPIO5_25	/;"	d
MX50_PAD_SD3_D5__SSP_D5	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D5__SSP_D5	/;"	d
MX50_PAD_SD3_D6__EIM_NANDF_D_2	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D6__EIM_NANDF_D_2	/;"	d
MX50_PAD_SD3_D6__ESDHC3_DAT6	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D6__ESDHC3_DAT6	/;"	d
MX50_PAD_SD3_D6__GPIO5_26	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D6__GPIO5_26	/;"	d
MX50_PAD_SD3_D6__SSP_D6	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D6__SSP_D6	/;"	d
MX50_PAD_SD3_D7__EIM_NANDF_D_3	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D7__EIM_NANDF_D_3	/;"	d
MX50_PAD_SD3_D7__ESDHC3_DAT7	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D7__ESDHC3_DAT7	/;"	d
MX50_PAD_SD3_D7__GPIO5_27	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D7__GPIO5_27	/;"	d
MX50_PAD_SD3_D7__SSP_D7	imx50-pinfunc.h	/^#define MX50_PAD_SD3_D7__SSP_D7	/;"	d
MX50_PAD_SD3_WP__EIM_NANDF_RESETN	imx50-pinfunc.h	/^#define MX50_PAD_SD3_WP__EIM_NANDF_RESETN	/;"	d
MX50_PAD_SD3_WP__EIM_WEIM_CS_3	imx50-pinfunc.h	/^#define MX50_PAD_SD3_WP__EIM_WEIM_CS_3	/;"	d
MX50_PAD_SD3_WP__ESDHC3_WP	imx50-pinfunc.h	/^#define MX50_PAD_SD3_WP__ESDHC3_WP	/;"	d
MX50_PAD_SD3_WP__ESDHC4_LCTL	imx50-pinfunc.h	/^#define MX50_PAD_SD3_WP__ESDHC4_LCTL	/;"	d
MX50_PAD_SD3_WP__GPIO5_28	imx50-pinfunc.h	/^#define MX50_PAD_SD3_WP__GPIO5_28	/;"	d
MX50_PAD_SD3_WP__SSP_CD	imx50-pinfunc.h	/^#define MX50_PAD_SD3_WP__SSP_CD	/;"	d
MX50_PAD_SSI_RXC__AUDMUX_AUD3_RXC	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__AUDMUX_AUD3_RXC	/;"	d
MX50_PAD_SSI_RXC__CSPI_SS1	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__CSPI_SS1	/;"	d
MX50_PAD_SSI_RXC__EIM_WEIM_D_7	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__EIM_WEIM_D_7	/;"	d
MX50_PAD_SSI_RXC__FEC_MDIO	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__FEC_MDIO	/;"	d
MX50_PAD_SSI_RXC__FEC_RX_CLK	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__FEC_RX_CLK	/;"	d
MX50_PAD_SSI_RXC__GPIO6_5	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__GPIO6_5	/;"	d
MX50_PAD_SSI_RXC__UART5_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__UART5_RXD_MUX	/;"	d
MX50_PAD_SSI_RXC__USBPHY1_DATAOUT_13	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXC__USBPHY1_DATAOUT_13	/;"	d
MX50_PAD_SSI_RXD__AUDMUX_AUD3_RXD	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXD__AUDMUX_AUD3_RXD	/;"	d
MX50_PAD_SSI_RXD__CSPI_SS3	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXD__CSPI_SS3	/;"	d
MX50_PAD_SSI_RXD__GPIO6_3	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXD__GPIO6_3	/;"	d
MX50_PAD_SSI_RXD__USBPHY1_DATAOUT_11	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXD__USBPHY1_DATAOUT_11	/;"	d
MX50_PAD_SSI_RXFS__AUDMUX_AUD3_RXFS	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__AUDMUX_AUD3_RXFS	/;"	d
MX50_PAD_SSI_RXFS__CSPI_SS2	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__CSPI_SS2	/;"	d
MX50_PAD_SSI_RXFS__EIM_WEIM_D_6	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__EIM_WEIM_D_6	/;"	d
MX50_PAD_SSI_RXFS__FEC_COL	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__FEC_COL	/;"	d
MX50_PAD_SSI_RXFS__FEC_MDC	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__FEC_MDC	/;"	d
MX50_PAD_SSI_RXFS__GPIO6_4	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__GPIO6_4	/;"	d
MX50_PAD_SSI_RXFS__UART5_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__UART5_TXD_MUX	/;"	d
MX50_PAD_SSI_RXFS__USBPHY1_DATAOUT_12	imx50-pinfunc.h	/^#define MX50_PAD_SSI_RXFS__USBPHY1_DATAOUT_12	/;"	d
MX50_PAD_SSI_TXC__AUDMUX_AUD3_TXC	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXC__AUDMUX_AUD3_TXC	/;"	d
MX50_PAD_SSI_TXC__GPIO6_1	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXC__GPIO6_1	/;"	d
MX50_PAD_SSI_TXC__SRC_BT_FUSE_RSV_0	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXC__SRC_BT_FUSE_RSV_0	/;"	d
MX50_PAD_SSI_TXC__USBPHY1_DATAOUT_9	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXC__USBPHY1_DATAOUT_9	/;"	d
MX50_PAD_SSI_TXD__AUDMUX_AUD3_TXD	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXD__AUDMUX_AUD3_TXD	/;"	d
MX50_PAD_SSI_TXD__CSPI_RDY	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXD__CSPI_RDY	/;"	d
MX50_PAD_SSI_TXD__GPIO6_2	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXD__GPIO6_2	/;"	d
MX50_PAD_SSI_TXD__USBPHY1_DATAOUT_10	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXD__USBPHY1_DATAOUT_10	/;"	d
MX50_PAD_SSI_TXFS__AUDMUX_AUD3_TXFS	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXFS__AUDMUX_AUD3_TXFS	/;"	d
MX50_PAD_SSI_TXFS__GPIO6_0	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXFS__GPIO6_0	/;"	d
MX50_PAD_SSI_TXFS__SRC_BT_FUSE_RSV_1	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXFS__SRC_BT_FUSE_RSV_1	/;"	d
MX50_PAD_SSI_TXFS__USBPHY1_DATAOUT_8	imx50-pinfunc.h	/^#define MX50_PAD_SSI_TXFS__USBPHY1_DATAOUT_8	/;"	d
MX50_PAD_UART1_CTS__ESDHC4_CMD	imx50-pinfunc.h	/^#define MX50_PAD_UART1_CTS__ESDHC4_CMD	/;"	d
MX50_PAD_UART1_CTS__ESDHC4_DAT4	imx50-pinfunc.h	/^#define MX50_PAD_UART1_CTS__ESDHC4_DAT4	/;"	d
MX50_PAD_UART1_CTS__GPIO6_8	imx50-pinfunc.h	/^#define MX50_PAD_UART1_CTS__GPIO6_8	/;"	d
MX50_PAD_UART1_CTS__UART1_CTS	imx50-pinfunc.h	/^#define MX50_PAD_UART1_CTS__UART1_CTS	/;"	d
MX50_PAD_UART1_CTS__UART5_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART1_CTS__UART5_TXD_MUX	/;"	d
MX50_PAD_UART1_CTS__USBPHY2_DATAOUT_8	imx50-pinfunc.h	/^#define MX50_PAD_UART1_CTS__USBPHY2_DATAOUT_8	/;"	d
MX50_PAD_UART1_RTS__ESDHC4_CLK	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RTS__ESDHC4_CLK	/;"	d
MX50_PAD_UART1_RTS__ESDHC4_DAT5	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RTS__ESDHC4_DAT5	/;"	d
MX50_PAD_UART1_RTS__GPIO6_9	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RTS__GPIO6_9	/;"	d
MX50_PAD_UART1_RTS__UART1_RTS	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RTS__UART1_RTS	/;"	d
MX50_PAD_UART1_RTS__UART5_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RTS__UART5_RXD_MUX	/;"	d
MX50_PAD_UART1_RTS__USBPHY2_DATAOUT_9	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RTS__USBPHY2_DATAOUT_9	/;"	d
MX50_PAD_UART1_RXD__GPIO6_7	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RXD__GPIO6_7	/;"	d
MX50_PAD_UART1_RXD__UART1_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RXD__UART1_RXD_MUX	/;"	d
MX50_PAD_UART1_RXD__USBPHY1_DATAOUT_15	imx50-pinfunc.h	/^#define MX50_PAD_UART1_RXD__USBPHY1_DATAOUT_15	/;"	d
MX50_PAD_UART1_TXD__GPIO6_6	imx50-pinfunc.h	/^#define MX50_PAD_UART1_TXD__GPIO6_6	/;"	d
MX50_PAD_UART1_TXD__UART1_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART1_TXD__UART1_TXD_MUX	/;"	d
MX50_PAD_UART1_TXD__USBPHY1_DATAOUT_14	imx50-pinfunc.h	/^#define MX50_PAD_UART1_TXD__USBPHY1_DATAOUT_14	/;"	d
MX50_PAD_UART2_CTS__ESDHC4_CMD	imx50-pinfunc.h	/^#define MX50_PAD_UART2_CTS__ESDHC4_CMD	/;"	d
MX50_PAD_UART2_CTS__ESDHC4_DAT6	imx50-pinfunc.h	/^#define MX50_PAD_UART2_CTS__ESDHC4_DAT6	/;"	d
MX50_PAD_UART2_CTS__GPIO6_12	imx50-pinfunc.h	/^#define MX50_PAD_UART2_CTS__GPIO6_12	/;"	d
MX50_PAD_UART2_CTS__UART2_CTS	imx50-pinfunc.h	/^#define MX50_PAD_UART2_CTS__UART2_CTS	/;"	d
MX50_PAD_UART2_CTS__USBPHY2_DATAOUT_12	imx50-pinfunc.h	/^#define MX50_PAD_UART2_CTS__USBPHY2_DATAOUT_12	/;"	d
MX50_PAD_UART2_RTS__ESDHC4_CLK	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RTS__ESDHC4_CLK	/;"	d
MX50_PAD_UART2_RTS__ESDHC4_DAT7	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RTS__ESDHC4_DAT7	/;"	d
MX50_PAD_UART2_RTS__GPIO6_13	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RTS__GPIO6_13	/;"	d
MX50_PAD_UART2_RTS__UART2_RTS	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RTS__UART2_RTS	/;"	d
MX50_PAD_UART2_RTS__USBPHY2_DATAOUT_13	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RTS__USBPHY2_DATAOUT_13	/;"	d
MX50_PAD_UART2_RXD__ESDHC4_DAT5	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RXD__ESDHC4_DAT5	/;"	d
MX50_PAD_UART2_RXD__ESDHC4_DAT7	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RXD__ESDHC4_DAT7	/;"	d
MX50_PAD_UART2_RXD__GPIO6_11	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RXD__GPIO6_11	/;"	d
MX50_PAD_UART2_RXD__UART2_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RXD__UART2_RXD_MUX	/;"	d
MX50_PAD_UART2_RXD__USBPHY2_DATAOUT_11	imx50-pinfunc.h	/^#define MX50_PAD_UART2_RXD__USBPHY2_DATAOUT_11	/;"	d
MX50_PAD_UART2_TXD__ESDHC4_DAT4	imx50-pinfunc.h	/^#define MX50_PAD_UART2_TXD__ESDHC4_DAT4	/;"	d
MX50_PAD_UART2_TXD__ESDHC4_DAT6	imx50-pinfunc.h	/^#define MX50_PAD_UART2_TXD__ESDHC4_DAT6	/;"	d
MX50_PAD_UART2_TXD__GPIO6_10	imx50-pinfunc.h	/^#define MX50_PAD_UART2_TXD__GPIO6_10	/;"	d
MX50_PAD_UART2_TXD__UART2_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART2_TXD__UART2_TXD_MUX	/;"	d
MX50_PAD_UART2_TXD__USBPHY2_DATAOUT_10	imx50-pinfunc.h	/^#define MX50_PAD_UART2_TXD__USBPHY2_DATAOUT_10	/;"	d
MX50_PAD_UART3_RXD__EIM_WEIM_D_13	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__EIM_WEIM_D_13	/;"	d
MX50_PAD_UART3_RXD__ESDHC1_DAT5	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__ESDHC1_DAT5	/;"	d
MX50_PAD_UART3_RXD__ESDHC2_CD	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__ESDHC2_CD	/;"	d
MX50_PAD_UART3_RXD__ESDHC4_DAT1	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__ESDHC4_DAT1	/;"	d
MX50_PAD_UART3_RXD__GPIO6_15	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__GPIO6_15	/;"	d
MX50_PAD_UART3_RXD__UART3_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__UART3_RXD_MUX	/;"	d
MX50_PAD_UART3_RXD__USBPHY2_DATAOUT_15	imx50-pinfunc.h	/^#define MX50_PAD_UART3_RXD__USBPHY2_DATAOUT_15	/;"	d
MX50_PAD_UART3_TXD__EIM_WEIM_D_12	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__EIM_WEIM_D_12	/;"	d
MX50_PAD_UART3_TXD__ESDHC1_DAT4	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__ESDHC1_DAT4	/;"	d
MX50_PAD_UART3_TXD__ESDHC2_WP	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__ESDHC2_WP	/;"	d
MX50_PAD_UART3_TXD__ESDHC4_DAT0	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__ESDHC4_DAT0	/;"	d
MX50_PAD_UART3_TXD__GPIO6_14	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__GPIO6_14	/;"	d
MX50_PAD_UART3_TXD__UART3_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__UART3_TXD_MUX	/;"	d
MX50_PAD_UART3_TXD__USBPHY2_DATAOUT_14	imx50-pinfunc.h	/^#define MX50_PAD_UART3_TXD__USBPHY2_DATAOUT_14	/;"	d
MX50_PAD_UART4_RXD__EIM_WEIM_D_15	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__EIM_WEIM_D_15	/;"	d
MX50_PAD_UART4_RXD__ESDHC1_DAT7	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__ESDHC1_DAT7	/;"	d
MX50_PAD_UART4_RXD__ESDHC1_LCTL	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__ESDHC1_LCTL	/;"	d
MX50_PAD_UART4_RXD__ESDHC4_DAT3	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__ESDHC4_DAT3	/;"	d
MX50_PAD_UART4_RXD__GPIO6_17	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__GPIO6_17	/;"	d
MX50_PAD_UART4_RXD__UART3_RTS	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__UART3_RTS	/;"	d
MX50_PAD_UART4_RXD__UART4_RXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART4_RXD__UART4_RXD_MUX	/;"	d
MX50_PAD_UART4_TXD__EIM_WEIM_D_14	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__EIM_WEIM_D_14	/;"	d
MX50_PAD_UART4_TXD__ESDHC1_DAT6	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__ESDHC1_DAT6	/;"	d
MX50_PAD_UART4_TXD__ESDHC2_LCTL	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__ESDHC2_LCTL	/;"	d
MX50_PAD_UART4_TXD__ESDHC4_DAT2	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__ESDHC4_DAT2	/;"	d
MX50_PAD_UART4_TXD__GPIO6_16	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__GPIO6_16	/;"	d
MX50_PAD_UART4_TXD__UART3_CTS	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__UART3_CTS	/;"	d
MX50_PAD_UART4_TXD__UART4_TXD_MUX	imx50-pinfunc.h	/^#define MX50_PAD_UART4_TXD__UART4_TXD_MUX	/;"	d
MX50_PAD_WDOG__CCM_XTAL32K	imx50-pinfunc.h	/^#define MX50_PAD_WDOG__CCM_XTAL32K	/;"	d
MX50_PAD_WDOG__GPIO6_28	imx50-pinfunc.h	/^#define MX50_PAD_WDOG__GPIO6_28	/;"	d
MX50_PAD_WDOG__SJC_DONE	imx50-pinfunc.h	/^#define MX50_PAD_WDOG__SJC_DONE	/;"	d
MX50_PAD_WDOG__WDOG1_WDOG_B	imx50-pinfunc.h	/^#define MX50_PAD_WDOG__WDOG1_WDOG_B	/;"	d
MX50_PAD_WDOG__WDOG1_WDOG_RST_B_DEB	imx50-pinfunc.h	/^#define MX50_PAD_WDOG__WDOG1_WDOG_RST_B_DEB	/;"	d
MX51_PAD_AUD3_BB_CK__AUD3_TXC	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_CK__AUD3_TXC	/;"	d
MX51_PAD_AUD3_BB_CK__GPIO4_20	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_CK__GPIO4_20	/;"	d
MX51_PAD_AUD3_BB_FS__AUD3_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_FS__AUD3_TXFS	/;"	d
MX51_PAD_AUD3_BB_FS__GPIO4_21	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_FS__GPIO4_21	/;"	d
MX51_PAD_AUD3_BB_FS__UART3_TXD	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_FS__UART3_TXD	/;"	d
MX51_PAD_AUD3_BB_RXD__AUD3_RXD	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_RXD__AUD3_RXD	/;"	d
MX51_PAD_AUD3_BB_RXD__GPIO4_19	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_RXD__GPIO4_19	/;"	d
MX51_PAD_AUD3_BB_RXD__UART3_RXD	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_RXD__UART3_RXD	/;"	d
MX51_PAD_AUD3_BB_TXD__AUD3_TXD	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_TXD__AUD3_TXD	/;"	d
MX51_PAD_AUD3_BB_TXD__GPIO4_18	imx51-pinfunc.h	/^#define MX51_PAD_AUD3_BB_TXD__GPIO4_18	/;"	d
MX51_PAD_CSI1_D10__CSI1_D10	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D10__CSI1_D10	/;"	d
MX51_PAD_CSI1_D11__CSI1_D11	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D11__CSI1_D11	/;"	d
MX51_PAD_CSI1_D12__CSI1_D12	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D12__CSI1_D12	/;"	d
MX51_PAD_CSI1_D13__CSI1_D13	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D13__CSI1_D13	/;"	d
MX51_PAD_CSI1_D14__CSI1_D14	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D14__CSI1_D14	/;"	d
MX51_PAD_CSI1_D15__CSI1_D15	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D15__CSI1_D15	/;"	d
MX51_PAD_CSI1_D16__CSI1_D16	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D16__CSI1_D16	/;"	d
MX51_PAD_CSI1_D17__CSI1_D17	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D17__CSI1_D17	/;"	d
MX51_PAD_CSI1_D18__CSI1_D18	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D18__CSI1_D18	/;"	d
MX51_PAD_CSI1_D19__CSI1_D19	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D19__CSI1_D19	/;"	d
MX51_PAD_CSI1_D8__CSI1_D8	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D8__CSI1_D8	/;"	d
MX51_PAD_CSI1_D8__GPIO3_12	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D8__GPIO3_12	/;"	d
MX51_PAD_CSI1_D9__CSI1_D9	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D9__CSI1_D9	/;"	d
MX51_PAD_CSI1_D9__GPIO3_13	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_D9__GPIO3_13	/;"	d
MX51_PAD_CSI1_HSYNC__CSI1_HSYNC	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_HSYNC__CSI1_HSYNC	/;"	d
MX51_PAD_CSI1_HSYNC__GPIO3_15	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_HSYNC__GPIO3_15	/;"	d
MX51_PAD_CSI1_MCLK__CSI1_MCLK	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_MCLK__CSI1_MCLK	/;"	d
MX51_PAD_CSI1_PIXCLK__CSI1_PIXCLK	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_PIXCLK__CSI1_PIXCLK	/;"	d
MX51_PAD_CSI1_VSYNC__CSI1_VSYNC	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_VSYNC__CSI1_VSYNC	/;"	d
MX51_PAD_CSI1_VSYNC__GPIO3_14	imx51-pinfunc.h	/^#define MX51_PAD_CSI1_VSYNC__GPIO3_14	/;"	d
MX51_PAD_CSI2_D12__CSI2_D12	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D12__CSI2_D12	/;"	d
MX51_PAD_CSI2_D12__GPIO4_9	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D12__GPIO4_9	/;"	d
MX51_PAD_CSI2_D13__CSI2_D13	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D13__CSI2_D13	/;"	d
MX51_PAD_CSI2_D13__GPIO4_10	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D13__GPIO4_10	/;"	d
MX51_PAD_CSI2_D14__CSI2_D14	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D14__CSI2_D14	/;"	d
MX51_PAD_CSI2_D15__CSI2_D15	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D15__CSI2_D15	/;"	d
MX51_PAD_CSI2_D16__CSI2_D16	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D16__CSI2_D16	/;"	d
MX51_PAD_CSI2_D17__CSI2_D17	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D17__CSI2_D17	/;"	d
MX51_PAD_CSI2_D18__CSI2_D18	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D18__CSI2_D18	/;"	d
MX51_PAD_CSI2_D18__GPIO4_11	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D18__GPIO4_11	/;"	d
MX51_PAD_CSI2_D19__CSI2_D19	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D19__CSI2_D19	/;"	d
MX51_PAD_CSI2_D19__GPIO4_12	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_D19__GPIO4_12	/;"	d
MX51_PAD_CSI2_HSYNC__CSI2_HSYNC	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_HSYNC__CSI2_HSYNC	/;"	d
MX51_PAD_CSI2_HSYNC__GPIO4_14	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_HSYNC__GPIO4_14	/;"	d
MX51_PAD_CSI2_PIXCLK__CSI2_PIXCLK	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_PIXCLK__CSI2_PIXCLK	/;"	d
MX51_PAD_CSI2_PIXCLK__GPIO4_15	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_PIXCLK__GPIO4_15	/;"	d
MX51_PAD_CSI2_VSYNC__CSI2_VSYNC	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_VSYNC__CSI2_VSYNC	/;"	d
MX51_PAD_CSI2_VSYNC__GPIO4_13	imx51-pinfunc.h	/^#define MX51_PAD_CSI2_VSYNC__GPIO4_13	/;"	d
MX51_PAD_CSPI1_MISO__AUD4_RXD	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_MISO__AUD4_RXD	/;"	d
MX51_PAD_CSPI1_MISO__ECSPI1_MISO	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_MISO__ECSPI1_MISO	/;"	d
MX51_PAD_CSPI1_MISO__GPIO4_23	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_MISO__GPIO4_23	/;"	d
MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_MOSI__ECSPI1_MOSI	/;"	d
MX51_PAD_CSPI1_MOSI__GPIO4_22	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_MOSI__GPIO4_22	/;"	d
MX51_PAD_CSPI1_MOSI__I2C1_SDA	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_MOSI__I2C1_SDA	/;"	d
MX51_PAD_CSPI1_RDY__AUD4_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_RDY__AUD4_TXFS	/;"	d
MX51_PAD_CSPI1_RDY__ECSPI1_RDY	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_RDY__ECSPI1_RDY	/;"	d
MX51_PAD_CSPI1_RDY__GPIO4_26	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_RDY__GPIO4_26	/;"	d
MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SCLK__ECSPI1_SCLK	/;"	d
MX51_PAD_CSPI1_SCLK__GPIO4_27	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SCLK__GPIO4_27	/;"	d
MX51_PAD_CSPI1_SCLK__I2C1_SCL	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SCLK__I2C1_SCL	/;"	d
MX51_PAD_CSPI1_SS0__AUD4_TXC	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SS0__AUD4_TXC	/;"	d
MX51_PAD_CSPI1_SS0__ECSPI1_SS0	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SS0__ECSPI1_SS0	/;"	d
MX51_PAD_CSPI1_SS0__GPIO4_24	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SS0__GPIO4_24	/;"	d
MX51_PAD_CSPI1_SS1__AUD4_TXD	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SS1__AUD4_TXD	/;"	d
MX51_PAD_CSPI1_SS1__ECSPI1_SS1	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SS1__ECSPI1_SS1	/;"	d
MX51_PAD_CSPI1_SS1__GPIO4_25	imx51-pinfunc.h	/^#define MX51_PAD_CSPI1_SS1__GPIO4_25	/;"	d
MX51_PAD_DI1_D0_CS__DI1_D0_CS	imx51-pinfunc.h	/^#define MX51_PAD_DI1_D0_CS__DI1_D0_CS	/;"	d
MX51_PAD_DI1_D0_CS__GPIO3_3	imx51-pinfunc.h	/^#define MX51_PAD_DI1_D0_CS__GPIO3_3	/;"	d
MX51_PAD_DI1_D1_CS__DI1_D1_CS	imx51-pinfunc.h	/^#define MX51_PAD_DI1_D1_CS__DI1_D1_CS	/;"	d
MX51_PAD_DI1_D1_CS__DISP1_PIN14	imx51-pinfunc.h	/^#define MX51_PAD_DI1_D1_CS__DISP1_PIN14	/;"	d
MX51_PAD_DI1_D1_CS__DISP1_PIN5	imx51-pinfunc.h	/^#define MX51_PAD_DI1_D1_CS__DISP1_PIN5	/;"	d
MX51_PAD_DI1_D1_CS__GPIO3_4	imx51-pinfunc.h	/^#define MX51_PAD_DI1_D1_CS__GPIO3_4	/;"	d
MX51_PAD_DI1_PIN11__DI1_PIN11	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN11__DI1_PIN11	/;"	d
MX51_PAD_DI1_PIN11__ECSPI1_SS2	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN11__ECSPI1_SS2	/;"	d
MX51_PAD_DI1_PIN11__GPIO3_0	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN11__GPIO3_0	/;"	d
MX51_PAD_DI1_PIN12__DI1_PIN12	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN12__DI1_PIN12	/;"	d
MX51_PAD_DI1_PIN12__GPIO3_1	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN12__GPIO3_1	/;"	d
MX51_PAD_DI1_PIN13__DI1_PIN13	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN13__DI1_PIN13	/;"	d
MX51_PAD_DI1_PIN13__GPIO3_2	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN13__GPIO3_2	/;"	d
MX51_PAD_DI1_PIN2__DI1_PIN2	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN2__DI1_PIN2	/;"	d
MX51_PAD_DI1_PIN3__DI1_PIN3	imx51-pinfunc.h	/^#define MX51_PAD_DI1_PIN3__DI1_PIN3	/;"	d
MX51_PAD_DI2_DISP_CLK__DI2_DISP_CLK	imx51-pinfunc.h	/^#define MX51_PAD_DI2_DISP_CLK__DI2_DISP_CLK	/;"	d
MX51_PAD_DI2_DISP_CLK__FEC_RDATA1	imx51-pinfunc.h	/^#define MX51_PAD_DI2_DISP_CLK__FEC_RDATA1	/;"	d
MX51_PAD_DI2_PIN2__DI2_PIN2	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN2__DI2_PIN2	/;"	d
MX51_PAD_DI2_PIN2__FEC_MDC	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN2__FEC_MDC	/;"	d
MX51_PAD_DI2_PIN3__DI2_PIN3	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN3__DI2_PIN3	/;"	d
MX51_PAD_DI2_PIN3__FEC_MDIO	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN3__FEC_MDIO	/;"	d
MX51_PAD_DI2_PIN4__CSI2_DATA_EN	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN4__CSI2_DATA_EN	/;"	d
MX51_PAD_DI2_PIN4__DI2_PIN4	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN4__DI2_PIN4	/;"	d
MX51_PAD_DI2_PIN4__FEC_CRS	imx51-pinfunc.h	/^#define MX51_PAD_DI2_PIN4__FEC_CRS	/;"	d
MX51_PAD_DISP1_DAT0__DISP1_DAT0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT0__DISP1_DAT0	/;"	d
MX51_PAD_DISP1_DAT10__BOOT_SPARE_SIZE	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT10__BOOT_SPARE_SIZE	/;"	d
MX51_PAD_DISP1_DAT10__DISP1_DAT10	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT10__DISP1_DAT10	/;"	d
MX51_PAD_DISP1_DAT11__BOOT_LPB_FREQ2	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT11__BOOT_LPB_FREQ2	/;"	d
MX51_PAD_DISP1_DAT11__DISP1_DAT11	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT11__DISP1_DAT11	/;"	d
MX51_PAD_DISP1_DAT12__BOOT_MLC_SEL	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT12__BOOT_MLC_SEL	/;"	d
MX51_PAD_DISP1_DAT12__DISP1_DAT12	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT12__DISP1_DAT12	/;"	d
MX51_PAD_DISP1_DAT13__BOOT_MEM_CTL0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT13__BOOT_MEM_CTL0	/;"	d
MX51_PAD_DISP1_DAT13__DISP1_DAT13	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT13__DISP1_DAT13	/;"	d
MX51_PAD_DISP1_DAT14__BOOT_MEM_CTL1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT14__BOOT_MEM_CTL1	/;"	d
MX51_PAD_DISP1_DAT14__DISP1_DAT14	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT14__DISP1_DAT14	/;"	d
MX51_PAD_DISP1_DAT15__BOOT_BUS_WIDTH	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT15__BOOT_BUS_WIDTH	/;"	d
MX51_PAD_DISP1_DAT15__DISP1_DAT15	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT15__DISP1_DAT15	/;"	d
MX51_PAD_DISP1_DAT16__BOOT_PAGE_SIZE0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT16__BOOT_PAGE_SIZE0	/;"	d
MX51_PAD_DISP1_DAT16__DISP1_DAT16	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT16__DISP1_DAT16	/;"	d
MX51_PAD_DISP1_DAT17__BOOT_PAGE_SIZE1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT17__BOOT_PAGE_SIZE1	/;"	d
MX51_PAD_DISP1_DAT17__DISP1_DAT17	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT17__DISP1_DAT17	/;"	d
MX51_PAD_DISP1_DAT18__BOOT_WEIM_MUXED0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT18__BOOT_WEIM_MUXED0	/;"	d
MX51_PAD_DISP1_DAT18__DISP1_DAT18	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT18__DISP1_DAT18	/;"	d
MX51_PAD_DISP1_DAT18__DISP2_PIN11	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT18__DISP2_PIN11	/;"	d
MX51_PAD_DISP1_DAT18__DISP2_PIN5	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT18__DISP2_PIN5	/;"	d
MX51_PAD_DISP1_DAT19__BOOT_WEIM_MUXED1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT19__BOOT_WEIM_MUXED1	/;"	d
MX51_PAD_DISP1_DAT19__DISP1_DAT19	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT19__DISP1_DAT19	/;"	d
MX51_PAD_DISP1_DAT19__DISP2_PIN12	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT19__DISP2_PIN12	/;"	d
MX51_PAD_DISP1_DAT19__DISP2_PIN6	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT19__DISP2_PIN6	/;"	d
MX51_PAD_DISP1_DAT1__DISP1_DAT1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT1__DISP1_DAT1	/;"	d
MX51_PAD_DISP1_DAT20__BOOT_MEM_TYPE0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT20__BOOT_MEM_TYPE0	/;"	d
MX51_PAD_DISP1_DAT20__DISP1_DAT20	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT20__DISP1_DAT20	/;"	d
MX51_PAD_DISP1_DAT20__DISP2_PIN13	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT20__DISP2_PIN13	/;"	d
MX51_PAD_DISP1_DAT20__DISP2_PIN7	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT20__DISP2_PIN7	/;"	d
MX51_PAD_DISP1_DAT21__BOOT_MEM_TYPE1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT21__BOOT_MEM_TYPE1	/;"	d
MX51_PAD_DISP1_DAT21__DISP1_DAT21	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT21__DISP1_DAT21	/;"	d
MX51_PAD_DISP1_DAT21__DISP2_PIN14	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT21__DISP2_PIN14	/;"	d
MX51_PAD_DISP1_DAT21__DISP2_PIN8	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT21__DISP2_PIN8	/;"	d
MX51_PAD_DISP1_DAT22__BOOT_LPB_FREQ0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT22__BOOT_LPB_FREQ0	/;"	d
MX51_PAD_DISP1_DAT22__DISP1_DAT22	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT22__DISP1_DAT22	/;"	d
MX51_PAD_DISP1_DAT22__DISP2_D0_CS	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT22__DISP2_D0_CS	/;"	d
MX51_PAD_DISP1_DAT22__DISP2_DAT16	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT22__DISP2_DAT16	/;"	d
MX51_PAD_DISP1_DAT23__BOOT_LPB_FREQ1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT23__BOOT_LPB_FREQ1	/;"	d
MX51_PAD_DISP1_DAT23__DISP1_DAT23	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT23__DISP1_DAT23	/;"	d
MX51_PAD_DISP1_DAT23__DISP2_D1_CS	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT23__DISP2_D1_CS	/;"	d
MX51_PAD_DISP1_DAT23__DISP2_DAT17	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT23__DISP2_DAT17	/;"	d
MX51_PAD_DISP1_DAT23__DISP2_SER_CS	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT23__DISP2_SER_CS	/;"	d
MX51_PAD_DISP1_DAT2__DISP1_DAT2	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT2__DISP1_DAT2	/;"	d
MX51_PAD_DISP1_DAT3__DISP1_DAT3	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT3__DISP1_DAT3	/;"	d
MX51_PAD_DISP1_DAT4__DISP1_DAT4	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT4__DISP1_DAT4	/;"	d
MX51_PAD_DISP1_DAT5__DISP1_DAT5	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT5__DISP1_DAT5	/;"	d
MX51_PAD_DISP1_DAT6__BOOT_USB_SRC	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT6__BOOT_USB_SRC	/;"	d
MX51_PAD_DISP1_DAT6__DISP1_DAT6	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT6__DISP1_DAT6	/;"	d
MX51_PAD_DISP1_DAT7__BOOT_EEPROM_CFG	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT7__BOOT_EEPROM_CFG	/;"	d
MX51_PAD_DISP1_DAT7__DISP1_DAT7	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT7__DISP1_DAT7	/;"	d
MX51_PAD_DISP1_DAT8__BOOT_SRC0	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT8__BOOT_SRC0	/;"	d
MX51_PAD_DISP1_DAT8__DISP1_DAT8	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT8__DISP1_DAT8	/;"	d
MX51_PAD_DISP1_DAT9__BOOT_SRC1	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT9__BOOT_SRC1	/;"	d
MX51_PAD_DISP1_DAT9__DISP1_DAT9	imx51-pinfunc.h	/^#define MX51_PAD_DISP1_DAT9__DISP1_DAT9	/;"	d
MX51_PAD_DISP2_DAT0__DISP2_DAT0	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT0__DISP2_DAT0	/;"	d
MX51_PAD_DISP2_DAT0__FEC_RDATA3	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT0__FEC_RDATA3	/;"	d
MX51_PAD_DISP2_DAT0__KEY_COL6	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT0__KEY_COL6	/;"	d
MX51_PAD_DISP2_DAT0__UART3_RXD	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT0__UART3_RXD	/;"	d
MX51_PAD_DISP2_DAT0__USBH3_CLK	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT0__USBH3_CLK	/;"	d
MX51_PAD_DISP2_DAT10__DISP2_DAT10	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT10__DISP2_DAT10	/;"	d
MX51_PAD_DISP2_DAT10__DISP2_SER_CS	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT10__DISP2_SER_CS	/;"	d
MX51_PAD_DISP2_DAT10__FEC_COL	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT10__FEC_COL	/;"	d
MX51_PAD_DISP2_DAT10__KEY_ROW7	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT10__KEY_ROW7	/;"	d
MX51_PAD_DISP2_DAT10__USBH3_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT10__USBH3_DATA2	/;"	d
MX51_PAD_DISP2_DAT11__AUD6_TXD	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT11__AUD6_TXD	/;"	d
MX51_PAD_DISP2_DAT11__DISP2_DAT11	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT11__DISP2_DAT11	/;"	d
MX51_PAD_DISP2_DAT11__FEC_RX_CLK	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT11__FEC_RX_CLK	/;"	d
MX51_PAD_DISP2_DAT11__GPIO1_10	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT11__GPIO1_10	/;"	d
MX51_PAD_DISP2_DAT11__USBH3_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT11__USBH3_DATA3	/;"	d
MX51_PAD_DISP2_DAT12__AUD6_RXD	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT12__AUD6_RXD	/;"	d
MX51_PAD_DISP2_DAT12__DISP2_DAT12	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT12__DISP2_DAT12	/;"	d
MX51_PAD_DISP2_DAT12__FEC_RX_DV	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT12__FEC_RX_DV	/;"	d
MX51_PAD_DISP2_DAT12__USBH3_DATA4	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT12__USBH3_DATA4	/;"	d
MX51_PAD_DISP2_DAT13__AUD6_TXC	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT13__AUD6_TXC	/;"	d
MX51_PAD_DISP2_DAT13__DISP2_DAT13	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT13__DISP2_DAT13	/;"	d
MX51_PAD_DISP2_DAT13__FEC_TX_CLK	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT13__FEC_TX_CLK	/;"	d
MX51_PAD_DISP2_DAT13__USBH3_DATA5	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT13__USBH3_DATA5	/;"	d
MX51_PAD_DISP2_DAT14__AUD6_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT14__AUD6_TXFS	/;"	d
MX51_PAD_DISP2_DAT14__DISP2_DAT14	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT14__DISP2_DAT14	/;"	d
MX51_PAD_DISP2_DAT14__FEC_RDATA0	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT14__FEC_RDATA0	/;"	d
MX51_PAD_DISP2_DAT14__USBH3_DATA6	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT14__USBH3_DATA6	/;"	d
MX51_PAD_DISP2_DAT15__AUD6_RXFS	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT15__AUD6_RXFS	/;"	d
MX51_PAD_DISP2_DAT15__DISP1_SER_CS	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT15__DISP1_SER_CS	/;"	d
MX51_PAD_DISP2_DAT15__DISP2_DAT15	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT15__DISP2_DAT15	/;"	d
MX51_PAD_DISP2_DAT15__FEC_TDATA0	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT15__FEC_TDATA0	/;"	d
MX51_PAD_DISP2_DAT15__USBH3_DATA7	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT15__USBH3_DATA7	/;"	d
MX51_PAD_DISP2_DAT1__DISP2_DAT1	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT1__DISP2_DAT1	/;"	d
MX51_PAD_DISP2_DAT1__FEC_RX_ER	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT1__FEC_RX_ER	/;"	d
MX51_PAD_DISP2_DAT1__KEY_COL7	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT1__KEY_COL7	/;"	d
MX51_PAD_DISP2_DAT1__UART3_TXD	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT1__UART3_TXD	/;"	d
MX51_PAD_DISP2_DAT1__USBH3_DIR	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT1__USBH3_DIR	/;"	d
MX51_PAD_DISP2_DAT2__DISP2_DAT2	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT2__DISP2_DAT2	/;"	d
MX51_PAD_DISP2_DAT3__DISP2_DAT3	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT3__DISP2_DAT3	/;"	d
MX51_PAD_DISP2_DAT4__DISP2_DAT4	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT4__DISP2_DAT4	/;"	d
MX51_PAD_DISP2_DAT5__DISP2_DAT5	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT5__DISP2_DAT5	/;"	d
MX51_PAD_DISP2_DAT6__DISP2_DAT6	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT6__DISP2_DAT6	/;"	d
MX51_PAD_DISP2_DAT6__FEC_TDATA1	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT6__FEC_TDATA1	/;"	d
MX51_PAD_DISP2_DAT6__GPIO1_19	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT6__GPIO1_19	/;"	d
MX51_PAD_DISP2_DAT6__KEY_ROW4	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT6__KEY_ROW4	/;"	d
MX51_PAD_DISP2_DAT6__USBH3_STP	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT6__USBH3_STP	/;"	d
MX51_PAD_DISP2_DAT7__DISP2_DAT7	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT7__DISP2_DAT7	/;"	d
MX51_PAD_DISP2_DAT7__FEC_TDATA2	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT7__FEC_TDATA2	/;"	d
MX51_PAD_DISP2_DAT7__GPIO1_29	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT7__GPIO1_29	/;"	d
MX51_PAD_DISP2_DAT7__KEY_ROW5	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT7__KEY_ROW5	/;"	d
MX51_PAD_DISP2_DAT7__USBH3_NXT	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT7__USBH3_NXT	/;"	d
MX51_PAD_DISP2_DAT8__DISP2_DAT8	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT8__DISP2_DAT8	/;"	d
MX51_PAD_DISP2_DAT8__FEC_TDATA3	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT8__FEC_TDATA3	/;"	d
MX51_PAD_DISP2_DAT8__GPIO1_30	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT8__GPIO1_30	/;"	d
MX51_PAD_DISP2_DAT8__KEY_ROW6	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT8__KEY_ROW6	/;"	d
MX51_PAD_DISP2_DAT8__USBH3_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT8__USBH3_DATA0	/;"	d
MX51_PAD_DISP2_DAT9__AUD6_RXC	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT9__AUD6_RXC	/;"	d
MX51_PAD_DISP2_DAT9__DISP2_DAT9	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT9__DISP2_DAT9	/;"	d
MX51_PAD_DISP2_DAT9__FEC_TX_EN	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT9__FEC_TX_EN	/;"	d
MX51_PAD_DISP2_DAT9__GPIO1_31	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT9__GPIO1_31	/;"	d
MX51_PAD_DISP2_DAT9__USBH3_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_DISP2_DAT9__USBH3_DATA1	/;"	d
MX51_PAD_DISPB2_SER_CLK__DISP1_PIN17	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_CLK__DISP1_PIN17	/;"	d
MX51_PAD_DISPB2_SER_CLK__DISP1_PIN7	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_CLK__DISP1_PIN7	/;"	d
MX51_PAD_DISPB2_SER_CLK__DISPB2_SER_CLK	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_CLK__DISPB2_SER_CLK	/;"	d
MX51_PAD_DISPB2_SER_CLK__GPIO3_7	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_CLK__GPIO3_7	/;"	d
MX51_PAD_DISPB2_SER_DIN__DISP1_PIN1	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_DIN__DISP1_PIN1	/;"	d
MX51_PAD_DISPB2_SER_DIN__DISPB2_SER_DIN	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_DIN__DISPB2_SER_DIN	/;"	d
MX51_PAD_DISPB2_SER_DIN__GPIO3_5	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_DIN__GPIO3_5	/;"	d
MX51_PAD_DISPB2_SER_DIO__DISP1_PIN6	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_DIO__DISP1_PIN6	/;"	d
MX51_PAD_DISPB2_SER_DIO__DISPB2_SER_DIO	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_DIO__DISPB2_SER_DIO	/;"	d
MX51_PAD_DISPB2_SER_DIO__GPIO3_6	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_DIO__GPIO3_6	/;"	d
MX51_PAD_DISPB2_SER_RS__DISP1_PIN16	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_RS__DISP1_PIN16	/;"	d
MX51_PAD_DISPB2_SER_RS__DISP1_PIN8	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_RS__DISP1_PIN8	/;"	d
MX51_PAD_DISPB2_SER_RS__DISPB2_SER_RS	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_RS__DISPB2_SER_RS	/;"	d
MX51_PAD_DISPB2_SER_RS__GPIO3_8	imx51-pinfunc.h	/^#define MX51_PAD_DISPB2_SER_RS__GPIO3_8	/;"	d
MX51_PAD_DI_GP2__DISP1_SER_CLK	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP2__DISP1_SER_CLK	/;"	d
MX51_PAD_DI_GP2__DISP2_WAIT	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP2__DISP2_WAIT	/;"	d
MX51_PAD_DI_GP3__CSI1_DATA_EN	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP3__CSI1_DATA_EN	/;"	d
MX51_PAD_DI_GP3__DISP1_SER_DIO	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP3__DISP1_SER_DIO	/;"	d
MX51_PAD_DI_GP3__FEC_TX_ER	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP3__FEC_TX_ER	/;"	d
MX51_PAD_DI_GP4__DI2_PIN15	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP4__DI2_PIN15	/;"	d
MX51_PAD_DI_GP4__DISP1_SER_DIN	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP4__DISP1_SER_DIN	/;"	d
MX51_PAD_DI_GP4__DISP2_PIN1	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP4__DISP2_PIN1	/;"	d
MX51_PAD_DI_GP4__FEC_RDATA2	imx51-pinfunc.h	/^#define MX51_PAD_DI_GP4__FEC_RDATA2	/;"	d
MX51_PAD_DRAM_CS1__DRAM_CS1	imx51-pinfunc.h	/^#define MX51_PAD_DRAM_CS1__DRAM_CS1	/;"	d
MX51_PAD_EIM_A16__EIM_A16	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A16__EIM_A16	/;"	d
MX51_PAD_EIM_A16__GPIO2_10	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A16__GPIO2_10	/;"	d
MX51_PAD_EIM_A16__OSC_FREQ_SEL0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A16__OSC_FREQ_SEL0	/;"	d
MX51_PAD_EIM_A17__EIM_A17	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A17__EIM_A17	/;"	d
MX51_PAD_EIM_A17__GPIO2_11	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A17__GPIO2_11	/;"	d
MX51_PAD_EIM_A17__OSC_FREQ_SEL1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A17__OSC_FREQ_SEL1	/;"	d
MX51_PAD_EIM_A18__BOOT_LPB0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A18__BOOT_LPB0	/;"	d
MX51_PAD_EIM_A18__EIM_A18	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A18__EIM_A18	/;"	d
MX51_PAD_EIM_A18__GPIO2_12	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A18__GPIO2_12	/;"	d
MX51_PAD_EIM_A19__BOOT_LPB1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A19__BOOT_LPB1	/;"	d
MX51_PAD_EIM_A19__EIM_A19	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A19__EIM_A19	/;"	d
MX51_PAD_EIM_A19__GPIO2_13	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A19__GPIO2_13	/;"	d
MX51_PAD_EIM_A20__BOOT_UART_SRC0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A20__BOOT_UART_SRC0	/;"	d
MX51_PAD_EIM_A20__EIM_A20	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A20__EIM_A20	/;"	d
MX51_PAD_EIM_A20__GPIO2_14	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A20__GPIO2_14	/;"	d
MX51_PAD_EIM_A21__BOOT_UART_SRC1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A21__BOOT_UART_SRC1	/;"	d
MX51_PAD_EIM_A21__EIM_A21	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A21__EIM_A21	/;"	d
MX51_PAD_EIM_A21__GPIO2_15	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A21__GPIO2_15	/;"	d
MX51_PAD_EIM_A22__EIM_A22	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A22__EIM_A22	/;"	d
MX51_PAD_EIM_A22__GPIO2_16	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A22__GPIO2_16	/;"	d
MX51_PAD_EIM_A23__BOOT_HPN_EN	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A23__BOOT_HPN_EN	/;"	d
MX51_PAD_EIM_A23__EIM_A23	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A23__EIM_A23	/;"	d
MX51_PAD_EIM_A23__GPIO2_17	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A23__GPIO2_17	/;"	d
MX51_PAD_EIM_A24__EIM_A24	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A24__EIM_A24	/;"	d
MX51_PAD_EIM_A24__GPIO2_18	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A24__GPIO2_18	/;"	d
MX51_PAD_EIM_A24__USBH2_CLK	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A24__USBH2_CLK	/;"	d
MX51_PAD_EIM_A25__DISP1_PIN4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A25__DISP1_PIN4	/;"	d
MX51_PAD_EIM_A25__EIM_A25	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A25__EIM_A25	/;"	d
MX51_PAD_EIM_A25__GPIO2_19	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A25__GPIO2_19	/;"	d
MX51_PAD_EIM_A25__USBH2_DIR	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A25__USBH2_DIR	/;"	d
MX51_PAD_EIM_A26__CSI1_DATA_EN	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A26__CSI1_DATA_EN	/;"	d
MX51_PAD_EIM_A26__DISP2_EXT_CLK	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A26__DISP2_EXT_CLK	/;"	d
MX51_PAD_EIM_A26__EIM_A26	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A26__EIM_A26	/;"	d
MX51_PAD_EIM_A26__GPIO2_20	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A26__GPIO2_20	/;"	d
MX51_PAD_EIM_A26__USBH2_STP	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A26__USBH2_STP	/;"	d
MX51_PAD_EIM_A27__CSI2_DATA_EN	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A27__CSI2_DATA_EN	/;"	d
MX51_PAD_EIM_A27__DISP1_PIN1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A27__DISP1_PIN1	/;"	d
MX51_PAD_EIM_A27__EIM_A27	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A27__EIM_A27	/;"	d
MX51_PAD_EIM_A27__GPIO2_21	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A27__GPIO2_21	/;"	d
MX51_PAD_EIM_A27__USBH2_NXT	imx51-pinfunc.h	/^#define MX51_PAD_EIM_A27__USBH2_NXT	/;"	d
MX51_PAD_EIM_CRE__EIM_CRE	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CRE__EIM_CRE	/;"	d
MX51_PAD_EIM_CRE__GPIO3_2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CRE__GPIO3_2	/;"	d
MX51_PAD_EIM_CS0__EIM_CS0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS0__EIM_CS0	/;"	d
MX51_PAD_EIM_CS0__GPIO2_25	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS0__GPIO2_25	/;"	d
MX51_PAD_EIM_CS1__EIM_CS1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS1__EIM_CS1	/;"	d
MX51_PAD_EIM_CS1__GPIO2_26	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS1__GPIO2_26	/;"	d
MX51_PAD_EIM_CS2__AUD5_TXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS2__AUD5_TXD	/;"	d
MX51_PAD_EIM_CS2__CSI1_D4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS2__CSI1_D4	/;"	d
MX51_PAD_EIM_CS2__EIM_CS2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS2__EIM_CS2	/;"	d
MX51_PAD_EIM_CS2__FEC_RDATA2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS2__FEC_RDATA2	/;"	d
MX51_PAD_EIM_CS2__GPIO2_27	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS2__GPIO2_27	/;"	d
MX51_PAD_EIM_CS2__USBOTG_STP	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS2__USBOTG_STP	/;"	d
MX51_PAD_EIM_CS3__AUD5_RXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS3__AUD5_RXD	/;"	d
MX51_PAD_EIM_CS3__CSI1_D5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS3__CSI1_D5	/;"	d
MX51_PAD_EIM_CS3__EIM_CS3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS3__EIM_CS3	/;"	d
MX51_PAD_EIM_CS3__FEC_RDATA3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS3__FEC_RDATA3	/;"	d
MX51_PAD_EIM_CS3__GPIO2_28	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS3__GPIO2_28	/;"	d
MX51_PAD_EIM_CS3__USBOTG_NXT	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS3__USBOTG_NXT	/;"	d
MX51_PAD_EIM_CS4__AUD5_TXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS4__AUD5_TXC	/;"	d
MX51_PAD_EIM_CS4__CSI1_D6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS4__CSI1_D6	/;"	d
MX51_PAD_EIM_CS4__EIM_CS4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS4__EIM_CS4	/;"	d
MX51_PAD_EIM_CS4__FEC_RX_ER	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS4__FEC_RX_ER	/;"	d
MX51_PAD_EIM_CS4__GPIO2_29	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS4__GPIO2_29	/;"	d
MX51_PAD_EIM_CS4__USBOTG_CLK	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS4__USBOTG_CLK	/;"	d
MX51_PAD_EIM_CS5__AUD5_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__AUD5_TXFS	/;"	d
MX51_PAD_EIM_CS5__CSI1_D7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__CSI1_D7	/;"	d
MX51_PAD_EIM_CS5__DISP1_EXT_CLK	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__DISP1_EXT_CLK	/;"	d
MX51_PAD_EIM_CS5__EIM_CS5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__EIM_CS5	/;"	d
MX51_PAD_EIM_CS5__FEC_CRS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__FEC_CRS	/;"	d
MX51_PAD_EIM_CS5__GPIO2_30	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__GPIO2_30	/;"	d
MX51_PAD_EIM_CS5__USBOTG_DIR	imx51-pinfunc.h	/^#define MX51_PAD_EIM_CS5__USBOTG_DIR	/;"	d
MX51_PAD_EIM_D16__AUD4_RXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__AUD4_RXFS	/;"	d
MX51_PAD_EIM_D16__AUD5_TXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__AUD5_TXD	/;"	d
MX51_PAD_EIM_D16__EIM_D16	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__EIM_D16	/;"	d
MX51_PAD_EIM_D16__GPIO2_0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__GPIO2_0	/;"	d
MX51_PAD_EIM_D16__I2C1_SDA	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__I2C1_SDA	/;"	d
MX51_PAD_EIM_D16__UART2_CTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__UART2_CTS	/;"	d
MX51_PAD_EIM_D16__USBH2_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D16__USBH2_DATA0	/;"	d
MX51_PAD_EIM_D17__AUD5_RXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D17__AUD5_RXD	/;"	d
MX51_PAD_EIM_D17__EIM_D17	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D17__EIM_D17	/;"	d
MX51_PAD_EIM_D17__GPIO2_1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D17__GPIO2_1	/;"	d
MX51_PAD_EIM_D17__UART2_RXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D17__UART2_RXD	/;"	d
MX51_PAD_EIM_D17__UART3_CTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D17__UART3_CTS	/;"	d
MX51_PAD_EIM_D17__USBH2_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D17__USBH2_DATA1	/;"	d
MX51_PAD_EIM_D18__AUD5_TXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D18__AUD5_TXC	/;"	d
MX51_PAD_EIM_D18__EIM_D18	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D18__EIM_D18	/;"	d
MX51_PAD_EIM_D18__GPIO2_2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D18__GPIO2_2	/;"	d
MX51_PAD_EIM_D18__UART2_TXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D18__UART2_TXD	/;"	d
MX51_PAD_EIM_D18__UART3_RTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D18__UART3_RTS	/;"	d
MX51_PAD_EIM_D18__USBH2_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D18__USBH2_DATA2	/;"	d
MX51_PAD_EIM_D19__AUD4_RXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__AUD4_RXC	/;"	d
MX51_PAD_EIM_D19__AUD5_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__AUD5_TXFS	/;"	d
MX51_PAD_EIM_D19__EIM_D19	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__EIM_D19	/;"	d
MX51_PAD_EIM_D19__GPIO2_3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__GPIO2_3	/;"	d
MX51_PAD_EIM_D19__I2C1_SCL	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__I2C1_SCL	/;"	d
MX51_PAD_EIM_D19__UART2_RTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__UART2_RTS	/;"	d
MX51_PAD_EIM_D19__USBH2_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D19__USBH2_DATA3	/;"	d
MX51_PAD_EIM_D20__AUD4_TXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D20__AUD4_TXD	/;"	d
MX51_PAD_EIM_D20__EIM_D20	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D20__EIM_D20	/;"	d
MX51_PAD_EIM_D20__GPIO2_4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D20__GPIO2_4	/;"	d
MX51_PAD_EIM_D20__SRTC_ALARM_DEB	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D20__SRTC_ALARM_DEB	/;"	d
MX51_PAD_EIM_D20__USBH2_DATA4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D20__USBH2_DATA4	/;"	d
MX51_PAD_EIM_D21__AUD4_RXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D21__AUD4_RXD	/;"	d
MX51_PAD_EIM_D21__EIM_D21	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D21__EIM_D21	/;"	d
MX51_PAD_EIM_D21__GPIO2_5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D21__GPIO2_5	/;"	d
MX51_PAD_EIM_D21__SRTC_ALARM_DEB	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D21__SRTC_ALARM_DEB	/;"	d
MX51_PAD_EIM_D21__USBH2_DATA5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D21__USBH2_DATA5	/;"	d
MX51_PAD_EIM_D22__AUD4_TXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D22__AUD4_TXC	/;"	d
MX51_PAD_EIM_D22__EIM_D22	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D22__EIM_D22	/;"	d
MX51_PAD_EIM_D22__GPIO2_6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D22__GPIO2_6	/;"	d
MX51_PAD_EIM_D22__USBH2_DATA6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D22__USBH2_DATA6	/;"	d
MX51_PAD_EIM_D23__AUD4_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D23__AUD4_TXFS	/;"	d
MX51_PAD_EIM_D23__EIM_D23	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D23__EIM_D23	/;"	d
MX51_PAD_EIM_D23__GPIO2_7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D23__GPIO2_7	/;"	d
MX51_PAD_EIM_D23__SPDIF_OUT1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D23__SPDIF_OUT1	/;"	d
MX51_PAD_EIM_D23__USBH2_DATA7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D23__USBH2_DATA7	/;"	d
MX51_PAD_EIM_D24__AUD6_RXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D24__AUD6_RXFS	/;"	d
MX51_PAD_EIM_D24__EIM_D24	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D24__EIM_D24	/;"	d
MX51_PAD_EIM_D24__GPIO2_8	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D24__GPIO2_8	/;"	d
MX51_PAD_EIM_D24__I2C2_SDA	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D24__I2C2_SDA	/;"	d
MX51_PAD_EIM_D24__UART3_CTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D24__UART3_CTS	/;"	d
MX51_PAD_EIM_D24__USBOTG_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D24__USBOTG_DATA0	/;"	d
MX51_PAD_EIM_D25__EIM_D25	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D25__EIM_D25	/;"	d
MX51_PAD_EIM_D25__KEY_COL6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D25__KEY_COL6	/;"	d
MX51_PAD_EIM_D25__UART2_CTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D25__UART2_CTS	/;"	d
MX51_PAD_EIM_D25__UART3_RXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D25__UART3_RXD	/;"	d
MX51_PAD_EIM_D25__USBOTG_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D25__USBOTG_DATA1	/;"	d
MX51_PAD_EIM_D26__EIM_D26	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D26__EIM_D26	/;"	d
MX51_PAD_EIM_D26__KEY_COL7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D26__KEY_COL7	/;"	d
MX51_PAD_EIM_D26__UART2_RTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D26__UART2_RTS	/;"	d
MX51_PAD_EIM_D26__UART3_TXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D26__UART3_TXD	/;"	d
MX51_PAD_EIM_D26__USBOTG_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D26__USBOTG_DATA2	/;"	d
MX51_PAD_EIM_D27__AUD6_RXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D27__AUD6_RXC	/;"	d
MX51_PAD_EIM_D27__EIM_D27	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D27__EIM_D27	/;"	d
MX51_PAD_EIM_D27__GPIO2_9	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D27__GPIO2_9	/;"	d
MX51_PAD_EIM_D27__I2C2_SCL	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D27__I2C2_SCL	/;"	d
MX51_PAD_EIM_D27__UART3_RTS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D27__UART3_RTS	/;"	d
MX51_PAD_EIM_D27__USBOTG_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D27__USBOTG_DATA3	/;"	d
MX51_PAD_EIM_D28__AUD6_TXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D28__AUD6_TXD	/;"	d
MX51_PAD_EIM_D28__EIM_D28	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D28__EIM_D28	/;"	d
MX51_PAD_EIM_D28__KEY_ROW4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D28__KEY_ROW4	/;"	d
MX51_PAD_EIM_D28__USBOTG_DATA4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D28__USBOTG_DATA4	/;"	d
MX51_PAD_EIM_D29__AUD6_RXD	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D29__AUD6_RXD	/;"	d
MX51_PAD_EIM_D29__EIM_D29	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D29__EIM_D29	/;"	d
MX51_PAD_EIM_D29__KEY_ROW5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D29__KEY_ROW5	/;"	d
MX51_PAD_EIM_D29__USBOTG_DATA5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D29__USBOTG_DATA5	/;"	d
MX51_PAD_EIM_D30__AUD6_TXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D30__AUD6_TXC	/;"	d
MX51_PAD_EIM_D30__EIM_D30	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D30__EIM_D30	/;"	d
MX51_PAD_EIM_D30__KEY_ROW6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D30__KEY_ROW6	/;"	d
MX51_PAD_EIM_D30__USBOTG_DATA6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D30__USBOTG_DATA6	/;"	d
MX51_PAD_EIM_D31__AUD6_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D31__AUD6_TXFS	/;"	d
MX51_PAD_EIM_D31__EIM_D31	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D31__EIM_D31	/;"	d
MX51_PAD_EIM_D31__KEY_ROW7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D31__KEY_ROW7	/;"	d
MX51_PAD_EIM_D31__USBOTG_DATA7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_D31__USBOTG_DATA7	/;"	d
MX51_PAD_EIM_DA0__EIM_DA0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA0__EIM_DA0	/;"	d
MX51_PAD_EIM_DA10__EIM_DA10	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA10__EIM_DA10	/;"	d
MX51_PAD_EIM_DA11__EIM_DA11	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA11__EIM_DA11	/;"	d
MX51_PAD_EIM_DA12__EIM_DA12	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA12__EIM_DA12	/;"	d
MX51_PAD_EIM_DA13__EIM_DA13	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA13__EIM_DA13	/;"	d
MX51_PAD_EIM_DA14__EIM_DA14	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA14__EIM_DA14	/;"	d
MX51_PAD_EIM_DA15__EIM_DA15	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA15__EIM_DA15	/;"	d
MX51_PAD_EIM_DA1__EIM_DA1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA1__EIM_DA1	/;"	d
MX51_PAD_EIM_DA2__EIM_DA2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA2__EIM_DA2	/;"	d
MX51_PAD_EIM_DA3__EIM_DA3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA3__EIM_DA3	/;"	d
MX51_PAD_EIM_DA4__EIM_DA4	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA4__EIM_DA4	/;"	d
MX51_PAD_EIM_DA5__EIM_DA5	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA5__EIM_DA5	/;"	d
MX51_PAD_EIM_DA6__EIM_DA6	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA6__EIM_DA6	/;"	d
MX51_PAD_EIM_DA7__EIM_DA7	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA7__EIM_DA7	/;"	d
MX51_PAD_EIM_DA8__EIM_DA8	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA8__EIM_DA8	/;"	d
MX51_PAD_EIM_DA9__EIM_DA9	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DA9__EIM_DA9	/;"	d
MX51_PAD_EIM_DTACK__EIM_DTACK	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DTACK__EIM_DTACK	/;"	d
MX51_PAD_EIM_DTACK__GPIO2_31	imx51-pinfunc.h	/^#define MX51_PAD_EIM_DTACK__GPIO2_31	/;"	d
MX51_PAD_EIM_EB0__EIM_EB0	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB0__EIM_EB0	/;"	d
MX51_PAD_EIM_EB1__EIM_EB1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB1__EIM_EB1	/;"	d
MX51_PAD_EIM_EB2__AUD5_RXFS	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB2__AUD5_RXFS	/;"	d
MX51_PAD_EIM_EB2__CSI1_D2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB2__CSI1_D2	/;"	d
MX51_PAD_EIM_EB2__EIM_EB2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB2__EIM_EB2	/;"	d
MX51_PAD_EIM_EB2__FEC_MDIO	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB2__FEC_MDIO	/;"	d
MX51_PAD_EIM_EB2__GPIO2_22	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB2__GPIO2_22	/;"	d
MX51_PAD_EIM_EB2__GPT_CMPOUT1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB2__GPT_CMPOUT1	/;"	d
MX51_PAD_EIM_EB3__AUD5_RXC	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB3__AUD5_RXC	/;"	d
MX51_PAD_EIM_EB3__CSI1_D3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB3__CSI1_D3	/;"	d
MX51_PAD_EIM_EB3__EIM_EB3	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB3__EIM_EB3	/;"	d
MX51_PAD_EIM_EB3__FEC_RDATA1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB3__FEC_RDATA1	/;"	d
MX51_PAD_EIM_EB3__GPIO2_23	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB3__GPIO2_23	/;"	d
MX51_PAD_EIM_EB3__GPT_CMPOUT2	imx51-pinfunc.h	/^#define MX51_PAD_EIM_EB3__GPT_CMPOUT2	/;"	d
MX51_PAD_EIM_LBA__EIM_LBA	imx51-pinfunc.h	/^#define MX51_PAD_EIM_LBA__EIM_LBA	/;"	d
MX51_PAD_EIM_LBA__GPIO3_1	imx51-pinfunc.h	/^#define MX51_PAD_EIM_LBA__GPIO3_1	/;"	d
MX51_PAD_EIM_OE__EIM_OE	imx51-pinfunc.h	/^#define MX51_PAD_EIM_OE__EIM_OE	/;"	d
MX51_PAD_EIM_OE__GPIO2_24	imx51-pinfunc.h	/^#define MX51_PAD_EIM_OE__GPIO2_24	/;"	d
MX51_PAD_GPIO1_0__CSPI_SS2	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_0__CSPI_SS2	/;"	d
MX51_PAD_GPIO1_0__GPIO1_0	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_0__GPIO1_0	/;"	d
MX51_PAD_GPIO1_0__SD1_CD	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_0__SD1_CD	/;"	d
MX51_PAD_GPIO1_1__CSPI_MISO	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_1__CSPI_MISO	/;"	d
MX51_PAD_GPIO1_1__GPIO1_1	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_1__GPIO1_1	/;"	d
MX51_PAD_GPIO1_1__SD1_WP	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_1__SD1_WP	/;"	d
MX51_PAD_GPIO1_2__CCM_OUT_2	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_2__CCM_OUT_2	/;"	d
MX51_PAD_GPIO1_2__GPIO1_2	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_2__GPIO1_2	/;"	d
MX51_PAD_GPIO1_2__I2C2_SCL	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_2__I2C2_SCL	/;"	d
MX51_PAD_GPIO1_2__PLL1_BYP	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_2__PLL1_BYP	/;"	d
MX51_PAD_GPIO1_2__PWM1_PWMO	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_2__PWM1_PWMO	/;"	d
MX51_PAD_GPIO1_3__GPIO1_3	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_3__GPIO1_3	/;"	d
MX51_PAD_GPIO1_3__I2C2_SDA	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_3__I2C2_SDA	/;"	d
MX51_PAD_GPIO1_3__PLL2_BYP	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_3__PLL2_BYP	/;"	d
MX51_PAD_GPIO1_3__PWM2_PWMO	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_3__PWM2_PWMO	/;"	d
MX51_PAD_GPIO1_4__DISP2_EXT_CLK	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_4__DISP2_EXT_CLK	/;"	d
MX51_PAD_GPIO1_4__EIM_RDY	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_4__EIM_RDY	/;"	d
MX51_PAD_GPIO1_4__GPIO1_4	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_4__GPIO1_4	/;"	d
MX51_PAD_GPIO1_4__WDOG1_WDOG_B	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_4__WDOG1_WDOG_B	/;"	d
MX51_PAD_GPIO1_5__CSI2_MCLK	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_5__CSI2_MCLK	/;"	d
MX51_PAD_GPIO1_5__DISP2_PIN16	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_5__DISP2_PIN16	/;"	d
MX51_PAD_GPIO1_5__GPIO1_5	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_5__GPIO1_5	/;"	d
MX51_PAD_GPIO1_5__WDOG2_WDOG_B	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_5__WDOG2_WDOG_B	/;"	d
MX51_PAD_GPIO1_6__DISP2_PIN17	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_6__DISP2_PIN17	/;"	d
MX51_PAD_GPIO1_6__GPIO1_6	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_6__GPIO1_6	/;"	d
MX51_PAD_GPIO1_6__REF_EN_B	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_6__REF_EN_B	/;"	d
MX51_PAD_GPIO1_7__CCM_OUT_0	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_7__CCM_OUT_0	/;"	d
MX51_PAD_GPIO1_7__GPIO1_7	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_7__GPIO1_7	/;"	d
MX51_PAD_GPIO1_7__SD2_WP	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_7__SD2_WP	/;"	d
MX51_PAD_GPIO1_7__SPDIF_OUT1	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_7__SPDIF_OUT1	/;"	d
MX51_PAD_GPIO1_8__CSI2_DATA_EN	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_8__CSI2_DATA_EN	/;"	d
MX51_PAD_GPIO1_8__GPIO1_8	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_8__GPIO1_8	/;"	d
MX51_PAD_GPIO1_8__SD2_CD	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_8__SD2_CD	/;"	d
MX51_PAD_GPIO1_8__USBH3_PWR	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_8__USBH3_PWR	/;"	d
MX51_PAD_GPIO1_9__CCM_OUT_1	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_9__CCM_OUT_1	/;"	d
MX51_PAD_GPIO1_9__DISP2_D1_CS	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_9__DISP2_D1_CS	/;"	d
MX51_PAD_GPIO1_9__DISP2_SER_CS	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_9__DISP2_SER_CS	/;"	d
MX51_PAD_GPIO1_9__GPIO1_9	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_9__GPIO1_9	/;"	d
MX51_PAD_GPIO1_9__SD2_LCTL	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_9__SD2_LCTL	/;"	d
MX51_PAD_GPIO1_9__USBH3_OC	imx51-pinfunc.h	/^#define MX51_PAD_GPIO1_9__USBH3_OC	/;"	d
MX51_PAD_GPIO_NAND__GPIO_NAND	imx51-pinfunc.h	/^#define MX51_PAD_GPIO_NAND__GPIO_NAND	/;"	d
MX51_PAD_GPIO_NAND__PATA_INTRQ	imx51-pinfunc.h	/^#define MX51_PAD_GPIO_NAND__PATA_INTRQ	/;"	d
MX51_PAD_I2C1_CLK__GPIO4_16	imx51-pinfunc.h	/^#define MX51_PAD_I2C1_CLK__GPIO4_16	/;"	d
MX51_PAD_I2C1_CLK__I2C1_CLK	imx51-pinfunc.h	/^#define MX51_PAD_I2C1_CLK__I2C1_CLK	/;"	d
MX51_PAD_I2C1_DAT__GPIO4_17	imx51-pinfunc.h	/^#define MX51_PAD_I2C1_DAT__GPIO4_17	/;"	d
MX51_PAD_I2C1_DAT__I2C1_DAT	imx51-pinfunc.h	/^#define MX51_PAD_I2C1_DAT__I2C1_DAT	/;"	d
MX51_PAD_KEY_COL0__KEY_COL0	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL0__KEY_COL0	/;"	d
MX51_PAD_KEY_COL0__PLL1_BYP	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL0__PLL1_BYP	/;"	d
MX51_PAD_KEY_COL1__KEY_COL1	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL1__KEY_COL1	/;"	d
MX51_PAD_KEY_COL1__PLL2_BYP	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL1__PLL2_BYP	/;"	d
MX51_PAD_KEY_COL2__KEY_COL2	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL2__KEY_COL2	/;"	d
MX51_PAD_KEY_COL2__PLL3_BYP	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL2__PLL3_BYP	/;"	d
MX51_PAD_KEY_COL3__KEY_COL3	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL3__KEY_COL3	/;"	d
MX51_PAD_KEY_COL4__I2C2_SCL	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL4__I2C2_SCL	/;"	d
MX51_PAD_KEY_COL4__KEY_COL4	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL4__KEY_COL4	/;"	d
MX51_PAD_KEY_COL4__SPDIF_OUT1	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL4__SPDIF_OUT1	/;"	d
MX51_PAD_KEY_COL4__UART1_RI	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL4__UART1_RI	/;"	d
MX51_PAD_KEY_COL4__UART3_RTS	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL4__UART3_RTS	/;"	d
MX51_PAD_KEY_COL5__I2C2_SDA	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL5__I2C2_SDA	/;"	d
MX51_PAD_KEY_COL5__KEY_COL5	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL5__KEY_COL5	/;"	d
MX51_PAD_KEY_COL5__UART1_DCD	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL5__UART1_DCD	/;"	d
MX51_PAD_KEY_COL5__UART3_CTS	imx51-pinfunc.h	/^#define MX51_PAD_KEY_COL5__UART3_CTS	/;"	d
MX51_PAD_KEY_ROW0__KEY_ROW0	imx51-pinfunc.h	/^#define MX51_PAD_KEY_ROW0__KEY_ROW0	/;"	d
MX51_PAD_KEY_ROW1__KEY_ROW1	imx51-pinfunc.h	/^#define MX51_PAD_KEY_ROW1__KEY_ROW1	/;"	d
MX51_PAD_KEY_ROW2__KEY_ROW2	imx51-pinfunc.h	/^#define MX51_PAD_KEY_ROW2__KEY_ROW2	/;"	d
MX51_PAD_KEY_ROW3__KEY_ROW3	imx51-pinfunc.h	/^#define MX51_PAD_KEY_ROW3__KEY_ROW3	/;"	d
MX51_PAD_NANDF_ALE__GPIO3_5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_ALE__GPIO3_5	/;"	d
MX51_PAD_NANDF_ALE__NANDF_ALE	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_ALE__NANDF_ALE	/;"	d
MX51_PAD_NANDF_ALE__PATA_BUFFER_EN	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_ALE__PATA_BUFFER_EN	/;"	d
MX51_PAD_NANDF_CLE__GPIO3_6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CLE__GPIO3_6	/;"	d
MX51_PAD_NANDF_CLE__NANDF_CLE	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CLE__NANDF_CLE	/;"	d
MX51_PAD_NANDF_CLE__PATA_RESET_B	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CLE__PATA_RESET_B	/;"	d
MX51_PAD_NANDF_CS0__GPIO3_16	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS0__GPIO3_16	/;"	d
MX51_PAD_NANDF_CS0__NANDF_CS0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS0__NANDF_CS0	/;"	d
MX51_PAD_NANDF_CS1__GPIO3_17	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS1__GPIO3_17	/;"	d
MX51_PAD_NANDF_CS1__NANDF_CS1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS1__NANDF_CS1	/;"	d
MX51_PAD_NANDF_CS2__CSPI_SCLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__CSPI_SCLK	/;"	d
MX51_PAD_NANDF_CS2__FEC_TX_ER	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__FEC_TX_ER	/;"	d
MX51_PAD_NANDF_CS2__GPIO3_18	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__GPIO3_18	/;"	d
MX51_PAD_NANDF_CS2__NANDF_CS2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__NANDF_CS2	/;"	d
MX51_PAD_NANDF_CS2__PATA_CS_0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__PATA_CS_0	/;"	d
MX51_PAD_NANDF_CS2__SD4_CLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__SD4_CLK	/;"	d
MX51_PAD_NANDF_CS2__USBH3_H1_DP	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS2__USBH3_H1_DP	/;"	d
MX51_PAD_NANDF_CS3__FEC_MDC	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS3__FEC_MDC	/;"	d
MX51_PAD_NANDF_CS3__GPIO3_19	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS3__GPIO3_19	/;"	d
MX51_PAD_NANDF_CS3__NANDF_CS3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS3__NANDF_CS3	/;"	d
MX51_PAD_NANDF_CS3__PATA_CS_1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS3__PATA_CS_1	/;"	d
MX51_PAD_NANDF_CS3__SD4_DAT0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS3__SD4_DAT0	/;"	d
MX51_PAD_NANDF_CS3__USBH3_H1_DM	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS3__USBH3_H1_DM	/;"	d
MX51_PAD_NANDF_CS4__FEC_TDATA1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS4__FEC_TDATA1	/;"	d
MX51_PAD_NANDF_CS4__GPIO3_20	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS4__GPIO3_20	/;"	d
MX51_PAD_NANDF_CS4__NANDF_CS4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS4__NANDF_CS4	/;"	d
MX51_PAD_NANDF_CS4__PATA_DA_0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS4__PATA_DA_0	/;"	d
MX51_PAD_NANDF_CS4__SD4_DAT1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS4__SD4_DAT1	/;"	d
MX51_PAD_NANDF_CS4__USBH3_STP	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS4__USBH3_STP	/;"	d
MX51_PAD_NANDF_CS5__FEC_TDATA2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS5__FEC_TDATA2	/;"	d
MX51_PAD_NANDF_CS5__GPIO3_21	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS5__GPIO3_21	/;"	d
MX51_PAD_NANDF_CS5__NANDF_CS5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS5__NANDF_CS5	/;"	d
MX51_PAD_NANDF_CS5__PATA_DA_1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS5__PATA_DA_1	/;"	d
MX51_PAD_NANDF_CS5__SD4_DAT2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS5__SD4_DAT2	/;"	d
MX51_PAD_NANDF_CS5__USBH3_DIR	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS5__USBH3_DIR	/;"	d
MX51_PAD_NANDF_CS6__CSPI_SS3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS6__CSPI_SS3	/;"	d
MX51_PAD_NANDF_CS6__FEC_TDATA3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS6__FEC_TDATA3	/;"	d
MX51_PAD_NANDF_CS6__GPIO3_22	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS6__GPIO3_22	/;"	d
MX51_PAD_NANDF_CS6__NANDF_CS6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS6__NANDF_CS6	/;"	d
MX51_PAD_NANDF_CS6__PATA_DA_2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS6__PATA_DA_2	/;"	d
MX51_PAD_NANDF_CS6__SD4_DAT3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS6__SD4_DAT3	/;"	d
MX51_PAD_NANDF_CS7__FEC_TX_EN	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS7__FEC_TX_EN	/;"	d
MX51_PAD_NANDF_CS7__GPIO3_23	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS7__GPIO3_23	/;"	d
MX51_PAD_NANDF_CS7__NANDF_CS7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS7__NANDF_CS7	/;"	d
MX51_PAD_NANDF_CS7__SD3_CLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_CS7__SD3_CLK	/;"	d
MX51_PAD_NANDF_D0__GPIO4_8	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D0__GPIO4_8	/;"	d
MX51_PAD_NANDF_D0__NANDF_D0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D0__NANDF_D0	/;"	d
MX51_PAD_NANDF_D0__PATA_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D0__PATA_DATA0	/;"	d
MX51_PAD_NANDF_D0__SD4_DAT7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D0__SD4_DAT7	/;"	d
MX51_PAD_NANDF_D0__USBH3_DATA7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D0__USBH3_DATA7	/;"	d
MX51_PAD_NANDF_D10__GPIO3_30	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D10__GPIO3_30	/;"	d
MX51_PAD_NANDF_D10__NANDF_D10	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D10__NANDF_D10	/;"	d
MX51_PAD_NANDF_D10__PATA_DATA10	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D10__PATA_DATA10	/;"	d
MX51_PAD_NANDF_D10__SD3_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D10__SD3_DATA2	/;"	d
MX51_PAD_NANDF_D11__FEC_RX_DV	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D11__FEC_RX_DV	/;"	d
MX51_PAD_NANDF_D11__GPIO3_29	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D11__GPIO3_29	/;"	d
MX51_PAD_NANDF_D11__NANDF_D11	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D11__NANDF_D11	/;"	d
MX51_PAD_NANDF_D11__PATA_DATA11	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D11__PATA_DATA11	/;"	d
MX51_PAD_NANDF_D11__SD3_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D11__SD3_DATA3	/;"	d
MX51_PAD_NANDF_D12__ECSPI2_SS1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D12__ECSPI2_SS1	/;"	d
MX51_PAD_NANDF_D12__GPIO3_28	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D12__GPIO3_28	/;"	d
MX51_PAD_NANDF_D12__NANDF_D12	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D12__NANDF_D12	/;"	d
MX51_PAD_NANDF_D12__PATA_DATA12	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D12__PATA_DATA12	/;"	d
MX51_PAD_NANDF_D12__SD3_DAT4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D12__SD3_DAT4	/;"	d
MX51_PAD_NANDF_D13__ECSPI2_SS2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D13__ECSPI2_SS2	/;"	d
MX51_PAD_NANDF_D13__GPIO3_27	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D13__GPIO3_27	/;"	d
MX51_PAD_NANDF_D13__NANDF_D13	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D13__NANDF_D13	/;"	d
MX51_PAD_NANDF_D13__PATA_DATA13	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D13__PATA_DATA13	/;"	d
MX51_PAD_NANDF_D13__SD3_DAT5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D13__SD3_DAT5	/;"	d
MX51_PAD_NANDF_D14__ECSPI2_SS3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D14__ECSPI2_SS3	/;"	d
MX51_PAD_NANDF_D14__GPIO3_26	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D14__GPIO3_26	/;"	d
MX51_PAD_NANDF_D14__NANDF_D14	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D14__NANDF_D14	/;"	d
MX51_PAD_NANDF_D14__PATA_DATA14	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D14__PATA_DATA14	/;"	d
MX51_PAD_NANDF_D14__SD3_DAT6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D14__SD3_DAT6	/;"	d
MX51_PAD_NANDF_D15__ECSPI2_MOSI	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D15__ECSPI2_MOSI	/;"	d
MX51_PAD_NANDF_D15__GPIO3_25	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D15__GPIO3_25	/;"	d
MX51_PAD_NANDF_D15__NANDF_D15	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D15__NANDF_D15	/;"	d
MX51_PAD_NANDF_D15__PATA_DATA15	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D15__PATA_DATA15	/;"	d
MX51_PAD_NANDF_D15__SD3_DAT7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D15__SD3_DAT7	/;"	d
MX51_PAD_NANDF_D1__GPIO4_7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D1__GPIO4_7	/;"	d
MX51_PAD_NANDF_D1__NANDF_D1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D1__NANDF_D1	/;"	d
MX51_PAD_NANDF_D1__PATA_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D1__PATA_DATA1	/;"	d
MX51_PAD_NANDF_D1__SD4_DAT6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D1__SD4_DAT6	/;"	d
MX51_PAD_NANDF_D1__USBH3_DATA6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D1__USBH3_DATA6	/;"	d
MX51_PAD_NANDF_D2__GPIO4_6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D2__GPIO4_6	/;"	d
MX51_PAD_NANDF_D2__NANDF_D2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D2__NANDF_D2	/;"	d
MX51_PAD_NANDF_D2__PATA_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D2__PATA_DATA2	/;"	d
MX51_PAD_NANDF_D2__SD4_DAT5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D2__SD4_DAT5	/;"	d
MX51_PAD_NANDF_D2__USBH3_DATA5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D2__USBH3_DATA5	/;"	d
MX51_PAD_NANDF_D3__GPIO4_5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D3__GPIO4_5	/;"	d
MX51_PAD_NANDF_D3__NANDF_D3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D3__NANDF_D3	/;"	d
MX51_PAD_NANDF_D3__PATA_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D3__PATA_DATA3	/;"	d
MX51_PAD_NANDF_D3__SD4_DAT4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D3__SD4_DAT4	/;"	d
MX51_PAD_NANDF_D3__USBH3_DATA4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D3__USBH3_DATA4	/;"	d
MX51_PAD_NANDF_D4__GPIO4_4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D4__GPIO4_4	/;"	d
MX51_PAD_NANDF_D4__NANDF_D4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D4__NANDF_D4	/;"	d
MX51_PAD_NANDF_D4__PATA_DATA4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D4__PATA_DATA4	/;"	d
MX51_PAD_NANDF_D4__SD4_CD	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D4__SD4_CD	/;"	d
MX51_PAD_NANDF_D4__USBH3_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D4__USBH3_DATA3	/;"	d
MX51_PAD_NANDF_D5__GPIO4_3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D5__GPIO4_3	/;"	d
MX51_PAD_NANDF_D5__NANDF_D5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D5__NANDF_D5	/;"	d
MX51_PAD_NANDF_D5__PATA_DATA5	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D5__PATA_DATA5	/;"	d
MX51_PAD_NANDF_D5__SD4_WP	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D5__SD4_WP	/;"	d
MX51_PAD_NANDF_D5__USBH3_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D5__USBH3_DATA2	/;"	d
MX51_PAD_NANDF_D6__GPIO4_2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D6__GPIO4_2	/;"	d
MX51_PAD_NANDF_D6__NANDF_D6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D6__NANDF_D6	/;"	d
MX51_PAD_NANDF_D6__PATA_DATA6	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D6__PATA_DATA6	/;"	d
MX51_PAD_NANDF_D6__SD4_LCTL	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D6__SD4_LCTL	/;"	d
MX51_PAD_NANDF_D6__USBH3_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D6__USBH3_DATA1	/;"	d
MX51_PAD_NANDF_D7__GPIO4_1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D7__GPIO4_1	/;"	d
MX51_PAD_NANDF_D7__NANDF_D7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D7__NANDF_D7	/;"	d
MX51_PAD_NANDF_D7__PATA_DATA7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D7__PATA_DATA7	/;"	d
MX51_PAD_NANDF_D7__USBH3_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D7__USBH3_DATA0	/;"	d
MX51_PAD_NANDF_D8__FEC_TDATA0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D8__FEC_TDATA0	/;"	d
MX51_PAD_NANDF_D8__GPIO4_0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D8__GPIO4_0	/;"	d
MX51_PAD_NANDF_D8__NANDF_D8	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D8__NANDF_D8	/;"	d
MX51_PAD_NANDF_D8__PATA_DATA8	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D8__PATA_DATA8	/;"	d
MX51_PAD_NANDF_D8__SD3_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D8__SD3_DATA0	/;"	d
MX51_PAD_NANDF_D9__FEC_RDATA0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D9__FEC_RDATA0	/;"	d
MX51_PAD_NANDF_D9__GPIO3_31	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D9__GPIO3_31	/;"	d
MX51_PAD_NANDF_D9__NANDF_D9	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D9__NANDF_D9	/;"	d
MX51_PAD_NANDF_D9__PATA_DATA9	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D9__PATA_DATA9	/;"	d
MX51_PAD_NANDF_D9__SD3_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_D9__SD3_DATA1	/;"	d
MX51_PAD_NANDF_RB0__ECSPI2_SS1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB0__ECSPI2_SS1	/;"	d
MX51_PAD_NANDF_RB0__GPIO3_8	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB0__GPIO3_8	/;"	d
MX51_PAD_NANDF_RB0__NANDF_RB0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB0__NANDF_RB0	/;"	d
MX51_PAD_NANDF_RB0__PATA_DMARQ	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB0__PATA_DMARQ	/;"	d
MX51_PAD_NANDF_RB0__SD3_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB0__SD3_DATA3	/;"	d
MX51_PAD_NANDF_RB1__CSPI_MOSI	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB1__CSPI_MOSI	/;"	d
MX51_PAD_NANDF_RB1__ECSPI2_RDY	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB1__ECSPI2_RDY	/;"	d
MX51_PAD_NANDF_RB1__GPIO3_9	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB1__GPIO3_9	/;"	d
MX51_PAD_NANDF_RB1__NANDF_RB1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB1__NANDF_RB1	/;"	d
MX51_PAD_NANDF_RB1__PATA_IORDY	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB1__PATA_IORDY	/;"	d
MX51_PAD_NANDF_RB1__SD4_CMD	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB1__SD4_CMD	/;"	d
MX51_PAD_NANDF_RB2__DISP2_WAIT	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__DISP2_WAIT	/;"	d
MX51_PAD_NANDF_RB2__ECSPI2_SCLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__ECSPI2_SCLK	/;"	d
MX51_PAD_NANDF_RB2__FEC_COL	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__FEC_COL	/;"	d
MX51_PAD_NANDF_RB2__GPIO3_10	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__GPIO3_10	/;"	d
MX51_PAD_NANDF_RB2__NANDF_RB2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__NANDF_RB2	/;"	d
MX51_PAD_NANDF_RB2__USBH3_H3_DP	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__USBH3_H3_DP	/;"	d
MX51_PAD_NANDF_RB2__USBH3_NXT	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB2__USBH3_NXT	/;"	d
MX51_PAD_NANDF_RB3__DISP1_WAIT	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__DISP1_WAIT	/;"	d
MX51_PAD_NANDF_RB3__ECSPI2_MISO	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__ECSPI2_MISO	/;"	d
MX51_PAD_NANDF_RB3__FEC_RX_CLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__FEC_RX_CLK	/;"	d
MX51_PAD_NANDF_RB3__GPIO3_11	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__GPIO3_11	/;"	d
MX51_PAD_NANDF_RB3__NANDF_RB3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__NANDF_RB3	/;"	d
MX51_PAD_NANDF_RB3__USBH3_CLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__USBH3_CLK	/;"	d
MX51_PAD_NANDF_RB3__USBH3_H3_DM	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RB3__USBH3_H3_DM	/;"	d
MX51_PAD_NANDF_RDY_INT__ECSPI2_SS0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RDY_INT__ECSPI2_SS0	/;"	d
MX51_PAD_NANDF_RDY_INT__FEC_TX_CLK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RDY_INT__FEC_TX_CLK	/;"	d
MX51_PAD_NANDF_RDY_INT__GPIO3_24	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RDY_INT__GPIO3_24	/;"	d
MX51_PAD_NANDF_RDY_INT__NANDF_RDY_INT	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RDY_INT__NANDF_RDY_INT	/;"	d
MX51_PAD_NANDF_RDY_INT__SD3_CMD	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RDY_INT__SD3_CMD	/;"	d
MX51_PAD_NANDF_RE_B__GPIO3_4	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RE_B__GPIO3_4	/;"	d
MX51_PAD_NANDF_RE_B__NANDF_RE_B	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RE_B__NANDF_RE_B	/;"	d
MX51_PAD_NANDF_RE_B__PATA_DIOR	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RE_B__PATA_DIOR	/;"	d
MX51_PAD_NANDF_RE_B__SD3_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_RE_B__SD3_DATA1	/;"	d
MX51_PAD_NANDF_WE_B__GPIO3_3	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WE_B__GPIO3_3	/;"	d
MX51_PAD_NANDF_WE_B__NANDF_WE_B	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WE_B__NANDF_WE_B	/;"	d
MX51_PAD_NANDF_WE_B__PATA_DIOW	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WE_B__PATA_DIOW	/;"	d
MX51_PAD_NANDF_WE_B__SD3_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WE_B__SD3_DATA0	/;"	d
MX51_PAD_NANDF_WP_B__GPIO3_7	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WP_B__GPIO3_7	/;"	d
MX51_PAD_NANDF_WP_B__NANDF_WP_B	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WP_B__NANDF_WP_B	/;"	d
MX51_PAD_NANDF_WP_B__PATA_DMACK	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WP_B__PATA_DMACK	/;"	d
MX51_PAD_NANDF_WP_B__SD3_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_NANDF_WP_B__SD3_DATA2	/;"	d
MX51_PAD_OWIRE_LINE__GPIO1_24	imx51-pinfunc.h	/^#define MX51_PAD_OWIRE_LINE__GPIO1_24	/;"	d
MX51_PAD_OWIRE_LINE__OWIRE_LINE	imx51-pinfunc.h	/^#define MX51_PAD_OWIRE_LINE__OWIRE_LINE	/;"	d
MX51_PAD_OWIRE_LINE__SPDIF_OUT	imx51-pinfunc.h	/^#define MX51_PAD_OWIRE_LINE__SPDIF_OUT	/;"	d
MX51_PAD_PMIC_INT_REQ__PMIC_INT_REQ	imx51-pinfunc.h	/^#define MX51_PAD_PMIC_INT_REQ__PMIC_INT_REQ	/;"	d
MX51_PAD_PMIC_INT_REQ__PMIC_PMU_IRQ_B	imx51-pinfunc.h	/^#define MX51_PAD_PMIC_INT_REQ__PMIC_PMU_IRQ_B	/;"	d
MX51_PAD_SD1_CLK__AUD5_RXC	imx51-pinfunc.h	/^#define MX51_PAD_SD1_CLK__AUD5_RXC	/;"	d
MX51_PAD_SD1_CLK__CSPI_SCLK	imx51-pinfunc.h	/^#define MX51_PAD_SD1_CLK__CSPI_SCLK	/;"	d
MX51_PAD_SD1_CLK__SD1_CLK	imx51-pinfunc.h	/^#define MX51_PAD_SD1_CLK__SD1_CLK	/;"	d
MX51_PAD_SD1_CMD__AUD5_RXFS	imx51-pinfunc.h	/^#define MX51_PAD_SD1_CMD__AUD5_RXFS	/;"	d
MX51_PAD_SD1_CMD__CSPI_MOSI	imx51-pinfunc.h	/^#define MX51_PAD_SD1_CMD__CSPI_MOSI	/;"	d
MX51_PAD_SD1_CMD__SD1_CMD	imx51-pinfunc.h	/^#define MX51_PAD_SD1_CMD__SD1_CMD	/;"	d
MX51_PAD_SD1_DATA0__AUD5_TXD	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA0__AUD5_TXD	/;"	d
MX51_PAD_SD1_DATA0__CSPI_MISO	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA0__CSPI_MISO	/;"	d
MX51_PAD_SD1_DATA0__SD1_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA0__SD1_DATA0	/;"	d
MX51_PAD_SD1_DATA1__AUD5_RXD	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA1__AUD5_RXD	/;"	d
MX51_PAD_SD1_DATA1__SD1_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA1__SD1_DATA1	/;"	d
MX51_PAD_SD1_DATA2__AUD5_TXC	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA2__AUD5_TXC	/;"	d
MX51_PAD_SD1_DATA2__SD1_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA2__SD1_DATA2	/;"	d
MX51_PAD_SD1_DATA3__AUD5_TXFS	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA3__AUD5_TXFS	/;"	d
MX51_PAD_SD1_DATA3__CSPI_SS1	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA3__CSPI_SS1	/;"	d
MX51_PAD_SD1_DATA3__SD1_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_SD1_DATA3__SD1_DATA3	/;"	d
MX51_PAD_SD2_CLK__CSPI_SCLK	imx51-pinfunc.h	/^#define MX51_PAD_SD2_CLK__CSPI_SCLK	/;"	d
MX51_PAD_SD2_CLK__I2C1_SDA	imx51-pinfunc.h	/^#define MX51_PAD_SD2_CLK__I2C1_SDA	/;"	d
MX51_PAD_SD2_CLK__SD2_CLK	imx51-pinfunc.h	/^#define MX51_PAD_SD2_CLK__SD2_CLK	/;"	d
MX51_PAD_SD2_CMD__CSPI_MOSI	imx51-pinfunc.h	/^#define MX51_PAD_SD2_CMD__CSPI_MOSI	/;"	d
MX51_PAD_SD2_CMD__I2C1_SCL	imx51-pinfunc.h	/^#define MX51_PAD_SD2_CMD__I2C1_SCL	/;"	d
MX51_PAD_SD2_CMD__SD2_CMD	imx51-pinfunc.h	/^#define MX51_PAD_SD2_CMD__SD2_CMD	/;"	d
MX51_PAD_SD2_DATA0__CSPI_MISO	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA0__CSPI_MISO	/;"	d
MX51_PAD_SD2_DATA0__SD1_DAT4	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA0__SD1_DAT4	/;"	d
MX51_PAD_SD2_DATA0__SD2_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA0__SD2_DATA0	/;"	d
MX51_PAD_SD2_DATA1__SD1_DAT5	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA1__SD1_DAT5	/;"	d
MX51_PAD_SD2_DATA1__SD2_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA1__SD2_DATA1	/;"	d
MX51_PAD_SD2_DATA1__USBH3_H2_DP	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA1__USBH3_H2_DP	/;"	d
MX51_PAD_SD2_DATA2__SD1_DAT6	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA2__SD1_DAT6	/;"	d
MX51_PAD_SD2_DATA2__SD2_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA2__SD2_DATA2	/;"	d
MX51_PAD_SD2_DATA2__USBH3_H2_DM	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA2__USBH3_H2_DM	/;"	d
MX51_PAD_SD2_DATA3__CSPI_SS2	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA3__CSPI_SS2	/;"	d
MX51_PAD_SD2_DATA3__SD1_DAT7	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA3__SD1_DAT7	/;"	d
MX51_PAD_SD2_DATA3__SD2_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_SD2_DATA3__SD2_DATA3	/;"	d
MX51_PAD_UART1_CTS__GPIO4_31	imx51-pinfunc.h	/^#define MX51_PAD_UART1_CTS__GPIO4_31	/;"	d
MX51_PAD_UART1_CTS__UART1_CTS	imx51-pinfunc.h	/^#define MX51_PAD_UART1_CTS__UART1_CTS	/;"	d
MX51_PAD_UART1_RTS__GPIO4_30	imx51-pinfunc.h	/^#define MX51_PAD_UART1_RTS__GPIO4_30	/;"	d
MX51_PAD_UART1_RTS__UART1_RTS	imx51-pinfunc.h	/^#define MX51_PAD_UART1_RTS__UART1_RTS	/;"	d
MX51_PAD_UART1_RXD__GPIO4_28	imx51-pinfunc.h	/^#define MX51_PAD_UART1_RXD__GPIO4_28	/;"	d
MX51_PAD_UART1_RXD__UART1_RXD	imx51-pinfunc.h	/^#define MX51_PAD_UART1_RXD__UART1_RXD	/;"	d
MX51_PAD_UART1_TXD__GPIO4_29	imx51-pinfunc.h	/^#define MX51_PAD_UART1_TXD__GPIO4_29	/;"	d
MX51_PAD_UART1_TXD__PWM2_PWMO	imx51-pinfunc.h	/^#define MX51_PAD_UART1_TXD__PWM2_PWMO	/;"	d
MX51_PAD_UART1_TXD__UART1_TXD	imx51-pinfunc.h	/^#define MX51_PAD_UART1_TXD__UART1_TXD	/;"	d
MX51_PAD_UART2_RXD__FIRI_TXD	imx51-pinfunc.h	/^#define MX51_PAD_UART2_RXD__FIRI_TXD	/;"	d
MX51_PAD_UART2_RXD__GPIO1_20	imx51-pinfunc.h	/^#define MX51_PAD_UART2_RXD__GPIO1_20	/;"	d
MX51_PAD_UART2_RXD__UART2_RXD	imx51-pinfunc.h	/^#define MX51_PAD_UART2_RXD__UART2_RXD	/;"	d
MX51_PAD_UART2_TXD__FIRI_RXD	imx51-pinfunc.h	/^#define MX51_PAD_UART2_TXD__FIRI_RXD	/;"	d
MX51_PAD_UART2_TXD__GPIO1_21	imx51-pinfunc.h	/^#define MX51_PAD_UART2_TXD__GPIO1_21	/;"	d
MX51_PAD_UART2_TXD__UART2_TXD	imx51-pinfunc.h	/^#define MX51_PAD_UART2_TXD__UART2_TXD	/;"	d
MX51_PAD_UART3_RXD__CSI1_D0	imx51-pinfunc.h	/^#define MX51_PAD_UART3_RXD__CSI1_D0	/;"	d
MX51_PAD_UART3_RXD__GPIO1_22	imx51-pinfunc.h	/^#define MX51_PAD_UART3_RXD__GPIO1_22	/;"	d
MX51_PAD_UART3_RXD__UART1_DTR	imx51-pinfunc.h	/^#define MX51_PAD_UART3_RXD__UART1_DTR	/;"	d
MX51_PAD_UART3_RXD__UART3_RXD	imx51-pinfunc.h	/^#define MX51_PAD_UART3_RXD__UART3_RXD	/;"	d
MX51_PAD_UART3_TXD__CSI1_D1	imx51-pinfunc.h	/^#define MX51_PAD_UART3_TXD__CSI1_D1	/;"	d
MX51_PAD_UART3_TXD__GPIO1_23	imx51-pinfunc.h	/^#define MX51_PAD_UART3_TXD__GPIO1_23	/;"	d
MX51_PAD_UART3_TXD__UART1_DSR	imx51-pinfunc.h	/^#define MX51_PAD_UART3_TXD__UART1_DSR	/;"	d
MX51_PAD_UART3_TXD__UART3_TXD	imx51-pinfunc.h	/^#define MX51_PAD_UART3_TXD__UART3_TXD	/;"	d
MX51_PAD_USBH1_CLK__CSPI_SCLK	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_CLK__CSPI_SCLK	/;"	d
MX51_PAD_USBH1_CLK__GPIO1_25	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_CLK__GPIO1_25	/;"	d
MX51_PAD_USBH1_CLK__I2C2_SCL	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_CLK__I2C2_SCL	/;"	d
MX51_PAD_USBH1_CLK__USBH1_CLK	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_CLK__USBH1_CLK	/;"	d
MX51_PAD_USBH1_DATA0__GPIO1_11	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA0__GPIO1_11	/;"	d
MX51_PAD_USBH1_DATA0__UART2_CTS	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA0__UART2_CTS	/;"	d
MX51_PAD_USBH1_DATA0__USBH1_DATA0	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA0__USBH1_DATA0	/;"	d
MX51_PAD_USBH1_DATA1__GPIO1_12	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA1__GPIO1_12	/;"	d
MX51_PAD_USBH1_DATA1__UART2_RXD	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA1__UART2_RXD	/;"	d
MX51_PAD_USBH1_DATA1__USBH1_DATA1	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA1__USBH1_DATA1	/;"	d
MX51_PAD_USBH1_DATA2__GPIO1_13	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA2__GPIO1_13	/;"	d
MX51_PAD_USBH1_DATA2__UART2_TXD	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA2__UART2_TXD	/;"	d
MX51_PAD_USBH1_DATA2__USBH1_DATA2	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA2__USBH1_DATA2	/;"	d
MX51_PAD_USBH1_DATA3__GPIO1_14	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA3__GPIO1_14	/;"	d
MX51_PAD_USBH1_DATA3__UART2_RTS	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA3__UART2_RTS	/;"	d
MX51_PAD_USBH1_DATA3__USBH1_DATA3	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA3__USBH1_DATA3	/;"	d
MX51_PAD_USBH1_DATA4__CSPI_SS0	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA4__CSPI_SS0	/;"	d
MX51_PAD_USBH1_DATA4__GPIO1_15	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA4__GPIO1_15	/;"	d
MX51_PAD_USBH1_DATA4__USBH1_DATA4	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA4__USBH1_DATA4	/;"	d
MX51_PAD_USBH1_DATA5__CSPI_SS1	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA5__CSPI_SS1	/;"	d
MX51_PAD_USBH1_DATA5__GPIO1_16	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA5__GPIO1_16	/;"	d
MX51_PAD_USBH1_DATA5__USBH1_DATA5	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA5__USBH1_DATA5	/;"	d
MX51_PAD_USBH1_DATA6__CSPI_SS3	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA6__CSPI_SS3	/;"	d
MX51_PAD_USBH1_DATA6__GPIO1_17	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA6__GPIO1_17	/;"	d
MX51_PAD_USBH1_DATA6__USBH1_DATA6	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA6__USBH1_DATA6	/;"	d
MX51_PAD_USBH1_DATA7__ECSPI1_SS3	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA7__ECSPI1_SS3	/;"	d
MX51_PAD_USBH1_DATA7__ECSPI2_SS3	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA7__ECSPI2_SS3	/;"	d
MX51_PAD_USBH1_DATA7__GPIO1_18	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA7__GPIO1_18	/;"	d
MX51_PAD_USBH1_DATA7__USBH1_DATA7	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DATA7__USBH1_DATA7	/;"	d
MX51_PAD_USBH1_DIR__CSPI_MOSI	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DIR__CSPI_MOSI	/;"	d
MX51_PAD_USBH1_DIR__GPIO1_26	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DIR__GPIO1_26	/;"	d
MX51_PAD_USBH1_DIR__I2C2_SDA	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DIR__I2C2_SDA	/;"	d
MX51_PAD_USBH1_DIR__USBH1_DIR	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_DIR__USBH1_DIR	/;"	d
MX51_PAD_USBH1_NXT__CSPI_MISO	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_NXT__CSPI_MISO	/;"	d
MX51_PAD_USBH1_NXT__GPIO1_28	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_NXT__GPIO1_28	/;"	d
MX51_PAD_USBH1_NXT__UART3_TXD	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_NXT__UART3_TXD	/;"	d
MX51_PAD_USBH1_NXT__USBH1_NXT	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_NXT__USBH1_NXT	/;"	d
MX51_PAD_USBH1_STP__CSPI_RDY	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_STP__CSPI_RDY	/;"	d
MX51_PAD_USBH1_STP__GPIO1_27	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_STP__GPIO1_27	/;"	d
MX51_PAD_USBH1_STP__UART3_RXD	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_STP__UART3_RXD	/;"	d
MX51_PAD_USBH1_STP__USBH1_STP	imx51-pinfunc.h	/^#define MX51_PAD_USBH1_STP__USBH1_STP	/;"	d
MX53_PAD_CSI0_DAT10__AUDMUX_AUD3_RXC	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__AUDMUX_AUD3_RXC	/;"	d
MX53_PAD_CSI0_DAT10__ECSPI2_MISO	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__ECSPI2_MISO	/;"	d
MX53_PAD_CSI0_DAT10__EMI_EMI_DEBUG_39	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__EMI_EMI_DEBUG_39	/;"	d
MX53_PAD_CSI0_DAT10__GPIO5_28	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__GPIO5_28	/;"	d
MX53_PAD_CSI0_DAT10__IPU_CSI0_D_10	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__IPU_CSI0_D_10	/;"	d
MX53_PAD_CSI0_DAT10__SDMA_DEBUG_PC_4	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__SDMA_DEBUG_PC_4	/;"	d
MX53_PAD_CSI0_DAT10__TPIU_TRACE_7	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__TPIU_TRACE_7	/;"	d
MX53_PAD_CSI0_DAT10__UART1_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT10__UART1_TXD_MUX	/;"	d
MX53_PAD_CSI0_DAT11__AUDMUX_AUD3_RXFS	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__AUDMUX_AUD3_RXFS	/;"	d
MX53_PAD_CSI0_DAT11__ECSPI2_SS0	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__ECSPI2_SS0	/;"	d
MX53_PAD_CSI0_DAT11__EMI_EMI_DEBUG_40	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__EMI_EMI_DEBUG_40	/;"	d
MX53_PAD_CSI0_DAT11__GPIO5_29	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__GPIO5_29	/;"	d
MX53_PAD_CSI0_DAT11__IPU_CSI0_D_11	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__IPU_CSI0_D_11	/;"	d
MX53_PAD_CSI0_DAT11__SDMA_DEBUG_PC_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__SDMA_DEBUG_PC_5	/;"	d
MX53_PAD_CSI0_DAT11__TPIU_TRACE_8	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__TPIU_TRACE_8	/;"	d
MX53_PAD_CSI0_DAT11__UART1_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT11__UART1_RXD_MUX	/;"	d
MX53_PAD_CSI0_DAT12__EMI_EMI_DEBUG_41	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__EMI_EMI_DEBUG_41	/;"	d
MX53_PAD_CSI0_DAT12__GPIO5_30	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__GPIO5_30	/;"	d
MX53_PAD_CSI0_DAT12__IPU_CSI0_D_12	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__IPU_CSI0_D_12	/;"	d
MX53_PAD_CSI0_DAT12__SDMA_DEBUG_PC_6	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__SDMA_DEBUG_PC_6	/;"	d
MX53_PAD_CSI0_DAT12__TPIU_TRACE_9	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__TPIU_TRACE_9	/;"	d
MX53_PAD_CSI0_DAT12__UART4_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__UART4_TXD_MUX	/;"	d
MX53_PAD_CSI0_DAT12__USBOH3_USBH3_DATA_0	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT12__USBOH3_USBH3_DATA_0	/;"	d
MX53_PAD_CSI0_DAT13__EMI_EMI_DEBUG_42	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__EMI_EMI_DEBUG_42	/;"	d
MX53_PAD_CSI0_DAT13__GPIO5_31	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__GPIO5_31	/;"	d
MX53_PAD_CSI0_DAT13__IPU_CSI0_D_13	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__IPU_CSI0_D_13	/;"	d
MX53_PAD_CSI0_DAT13__SDMA_DEBUG_PC_7	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__SDMA_DEBUG_PC_7	/;"	d
MX53_PAD_CSI0_DAT13__TPIU_TRACE_10	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__TPIU_TRACE_10	/;"	d
MX53_PAD_CSI0_DAT13__UART4_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__UART4_RXD_MUX	/;"	d
MX53_PAD_CSI0_DAT13__USBOH3_USBH3_DATA_1	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT13__USBOH3_USBH3_DATA_1	/;"	d
MX53_PAD_CSI0_DAT14__EMI_EMI_DEBUG_43	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__EMI_EMI_DEBUG_43	/;"	d
MX53_PAD_CSI0_DAT14__GPIO6_0	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__GPIO6_0	/;"	d
MX53_PAD_CSI0_DAT14__IPU_CSI0_D_14	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__IPU_CSI0_D_14	/;"	d
MX53_PAD_CSI0_DAT14__SDMA_DEBUG_PC_8	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__SDMA_DEBUG_PC_8	/;"	d
MX53_PAD_CSI0_DAT14__TPIU_TRACE_11	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__TPIU_TRACE_11	/;"	d
MX53_PAD_CSI0_DAT14__UART5_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__UART5_TXD_MUX	/;"	d
MX53_PAD_CSI0_DAT14__USBOH3_USBH3_DATA_2	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT14__USBOH3_USBH3_DATA_2	/;"	d
MX53_PAD_CSI0_DAT15__EMI_EMI_DEBUG_44	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__EMI_EMI_DEBUG_44	/;"	d
MX53_PAD_CSI0_DAT15__GPIO6_1	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__GPIO6_1	/;"	d
MX53_PAD_CSI0_DAT15__IPU_CSI0_D_15	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__IPU_CSI0_D_15	/;"	d
MX53_PAD_CSI0_DAT15__SDMA_DEBUG_PC_9	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__SDMA_DEBUG_PC_9	/;"	d
MX53_PAD_CSI0_DAT15__TPIU_TRACE_12	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__TPIU_TRACE_12	/;"	d
MX53_PAD_CSI0_DAT15__UART5_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__UART5_RXD_MUX	/;"	d
MX53_PAD_CSI0_DAT15__USBOH3_USBH3_DATA_3	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT15__USBOH3_USBH3_DATA_3	/;"	d
MX53_PAD_CSI0_DAT16__EMI_EMI_DEBUG_45	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__EMI_EMI_DEBUG_45	/;"	d
MX53_PAD_CSI0_DAT16__GPIO6_2	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__GPIO6_2	/;"	d
MX53_PAD_CSI0_DAT16__IPU_CSI0_D_16	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__IPU_CSI0_D_16	/;"	d
MX53_PAD_CSI0_DAT16__SDMA_DEBUG_PC_10	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__SDMA_DEBUG_PC_10	/;"	d
MX53_PAD_CSI0_DAT16__TPIU_TRACE_13	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__TPIU_TRACE_13	/;"	d
MX53_PAD_CSI0_DAT16__UART4_RTS	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__UART4_RTS	/;"	d
MX53_PAD_CSI0_DAT16__USBOH3_USBH3_DATA_4	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT16__USBOH3_USBH3_DATA_4	/;"	d
MX53_PAD_CSI0_DAT17__EMI_EMI_DEBUG_46	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__EMI_EMI_DEBUG_46	/;"	d
MX53_PAD_CSI0_DAT17__GPIO6_3	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__GPIO6_3	/;"	d
MX53_PAD_CSI0_DAT17__IPU_CSI0_D_17	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__IPU_CSI0_D_17	/;"	d
MX53_PAD_CSI0_DAT17__SDMA_DEBUG_PC_11	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__SDMA_DEBUG_PC_11	/;"	d
MX53_PAD_CSI0_DAT17__TPIU_TRACE_14	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__TPIU_TRACE_14	/;"	d
MX53_PAD_CSI0_DAT17__UART4_CTS	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__UART4_CTS	/;"	d
MX53_PAD_CSI0_DAT17__USBOH3_USBH3_DATA_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT17__USBOH3_USBH3_DATA_5	/;"	d
MX53_PAD_CSI0_DAT18__EMI_EMI_DEBUG_47	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__EMI_EMI_DEBUG_47	/;"	d
MX53_PAD_CSI0_DAT18__GPIO6_4	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__GPIO6_4	/;"	d
MX53_PAD_CSI0_DAT18__IPU_CSI0_D_18	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__IPU_CSI0_D_18	/;"	d
MX53_PAD_CSI0_DAT18__SDMA_DEBUG_PC_12	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__SDMA_DEBUG_PC_12	/;"	d
MX53_PAD_CSI0_DAT18__TPIU_TRACE_15	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__TPIU_TRACE_15	/;"	d
MX53_PAD_CSI0_DAT18__UART5_RTS	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__UART5_RTS	/;"	d
MX53_PAD_CSI0_DAT18__USBOH3_USBH3_DATA_6	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT18__USBOH3_USBH3_DATA_6	/;"	d
MX53_PAD_CSI0_DAT19__EMI_EMI_DEBUG_48	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__EMI_EMI_DEBUG_48	/;"	d
MX53_PAD_CSI0_DAT19__GPIO6_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__GPIO6_5	/;"	d
MX53_PAD_CSI0_DAT19__IPU_CSI0_D_19	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__IPU_CSI0_D_19	/;"	d
MX53_PAD_CSI0_DAT19__SDMA_DEBUG_PC_13	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__SDMA_DEBUG_PC_13	/;"	d
MX53_PAD_CSI0_DAT19__UART5_CTS	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__UART5_CTS	/;"	d
MX53_PAD_CSI0_DAT19__USBOH3_USBH3_DATA_7	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__USBOH3_USBH3_DATA_7	/;"	d
MX53_PAD_CSI0_DAT19__USBPHY2_BISTOK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT19__USBPHY2_BISTOK	/;"	d
MX53_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__AUDMUX_AUD3_TXC	/;"	d
MX53_PAD_CSI0_DAT4__ECSPI1_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__ECSPI1_SCLK	/;"	d
MX53_PAD_CSI0_DAT4__EMI_EMI_DEBUG_33	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__EMI_EMI_DEBUG_33	/;"	d
MX53_PAD_CSI0_DAT4__GPIO5_22	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__GPIO5_22	/;"	d
MX53_PAD_CSI0_DAT4__IPU_CSI0_D_4	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__IPU_CSI0_D_4	/;"	d
MX53_PAD_CSI0_DAT4__KPP_COL_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__KPP_COL_5	/;"	d
MX53_PAD_CSI0_DAT4__TPIU_TRACE_1	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__TPIU_TRACE_1	/;"	d
MX53_PAD_CSI0_DAT4__USBOH3_USBH3_STP	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT4__USBOH3_USBH3_STP	/;"	d
MX53_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__AUDMUX_AUD3_TXD	/;"	d
MX53_PAD_CSI0_DAT5__ECSPI1_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__ECSPI1_MOSI	/;"	d
MX53_PAD_CSI0_DAT5__EMI_EMI_DEBUG_34	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__EMI_EMI_DEBUG_34	/;"	d
MX53_PAD_CSI0_DAT5__GPIO5_23	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__GPIO5_23	/;"	d
MX53_PAD_CSI0_DAT5__IPU_CSI0_D_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__IPU_CSI0_D_5	/;"	d
MX53_PAD_CSI0_DAT5__KPP_ROW_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__KPP_ROW_5	/;"	d
MX53_PAD_CSI0_DAT5__TPIU_TRACE_2	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__TPIU_TRACE_2	/;"	d
MX53_PAD_CSI0_DAT5__USBOH3_USBH3_NXT	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT5__USBOH3_USBH3_NXT	/;"	d
MX53_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__AUDMUX_AUD3_TXFS	/;"	d
MX53_PAD_CSI0_DAT6__ECSPI1_MISO	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__ECSPI1_MISO	/;"	d
MX53_PAD_CSI0_DAT6__EMI_EMI_DEBUG_35	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__EMI_EMI_DEBUG_35	/;"	d
MX53_PAD_CSI0_DAT6__GPIO5_24	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__GPIO5_24	/;"	d
MX53_PAD_CSI0_DAT6__IPU_CSI0_D_6	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__IPU_CSI0_D_6	/;"	d
MX53_PAD_CSI0_DAT6__KPP_COL_6	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__KPP_COL_6	/;"	d
MX53_PAD_CSI0_DAT6__TPIU_TRACE_3	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__TPIU_TRACE_3	/;"	d
MX53_PAD_CSI0_DAT6__USBOH3_USBH3_CLK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT6__USBOH3_USBH3_CLK	/;"	d
MX53_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__AUDMUX_AUD3_RXD	/;"	d
MX53_PAD_CSI0_DAT7__ECSPI1_SS0	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__ECSPI1_SS0	/;"	d
MX53_PAD_CSI0_DAT7__EMI_EMI_DEBUG_36	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__EMI_EMI_DEBUG_36	/;"	d
MX53_PAD_CSI0_DAT7__GPIO5_25	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__GPIO5_25	/;"	d
MX53_PAD_CSI0_DAT7__IPU_CSI0_D_7	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__IPU_CSI0_D_7	/;"	d
MX53_PAD_CSI0_DAT7__KPP_ROW_6	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__KPP_ROW_6	/;"	d
MX53_PAD_CSI0_DAT7__TPIU_TRACE_4	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__TPIU_TRACE_4	/;"	d
MX53_PAD_CSI0_DAT7__USBOH3_USBH3_DIR	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT7__USBOH3_USBH3_DIR	/;"	d
MX53_PAD_CSI0_DAT8__ECSPI2_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__ECSPI2_SCLK	/;"	d
MX53_PAD_CSI0_DAT8__EMI_EMI_DEBUG_37	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__EMI_EMI_DEBUG_37	/;"	d
MX53_PAD_CSI0_DAT8__GPIO5_26	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__GPIO5_26	/;"	d
MX53_PAD_CSI0_DAT8__I2C1_SDA	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__I2C1_SDA	/;"	d
MX53_PAD_CSI0_DAT8__IPU_CSI0_D_8	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__IPU_CSI0_D_8	/;"	d
MX53_PAD_CSI0_DAT8__KPP_COL_7	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__KPP_COL_7	/;"	d
MX53_PAD_CSI0_DAT8__TPIU_TRACE_5	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__TPIU_TRACE_5	/;"	d
MX53_PAD_CSI0_DAT8__USBOH3_USBH3_OC	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT8__USBOH3_USBH3_OC	/;"	d
MX53_PAD_CSI0_DAT9__ECSPI2_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__ECSPI2_MOSI	/;"	d
MX53_PAD_CSI0_DAT9__EMI_EMI_DEBUG_38	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__EMI_EMI_DEBUG_38	/;"	d
MX53_PAD_CSI0_DAT9__GPIO5_27	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__GPIO5_27	/;"	d
MX53_PAD_CSI0_DAT9__I2C1_SCL	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__I2C1_SCL	/;"	d
MX53_PAD_CSI0_DAT9__IPU_CSI0_D_9	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__IPU_CSI0_D_9	/;"	d
MX53_PAD_CSI0_DAT9__KPP_ROW_7	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__KPP_ROW_7	/;"	d
MX53_PAD_CSI0_DAT9__TPIU_TRACE_6	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__TPIU_TRACE_6	/;"	d
MX53_PAD_CSI0_DAT9__USBOH3_USBH3_PWR	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DAT9__USBOH3_USBH3_PWR	/;"	d
MX53_PAD_CSI0_DATA_EN__EMI_EMI_DEBUG_31	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DATA_EN__EMI_EMI_DEBUG_31	/;"	d
MX53_PAD_CSI0_DATA_EN__GPIO5_20	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DATA_EN__GPIO5_20	/;"	d
MX53_PAD_CSI0_DATA_EN__IPU_CSI0_DATA_EN	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DATA_EN__IPU_CSI0_DATA_EN	/;"	d
MX53_PAD_CSI0_DATA_EN__SDMA_DEBUG_PC_2	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DATA_EN__SDMA_DEBUG_PC_2	/;"	d
MX53_PAD_CSI0_DATA_EN__TPIU_TRCLK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_DATA_EN__TPIU_TRCLK	/;"	d
MX53_PAD_CSI0_MCLK__CCM_CSI0_MCLK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_MCLK__CCM_CSI0_MCLK	/;"	d
MX53_PAD_CSI0_MCLK__EMI_EMI_DEBUG_30	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_MCLK__EMI_EMI_DEBUG_30	/;"	d
MX53_PAD_CSI0_MCLK__GPIO5_19	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_MCLK__GPIO5_19	/;"	d
MX53_PAD_CSI0_MCLK__IPU_CSI0_HSYNC	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_MCLK__IPU_CSI0_HSYNC	/;"	d
MX53_PAD_CSI0_MCLK__SDMA_DEBUG_PC_1	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_MCLK__SDMA_DEBUG_PC_1	/;"	d
MX53_PAD_CSI0_MCLK__TPIU_TRCTL	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_MCLK__TPIU_TRCTL	/;"	d
MX53_PAD_CSI0_PIXCLK__EMI_EMI_DEBUG_29	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_PIXCLK__EMI_EMI_DEBUG_29	/;"	d
MX53_PAD_CSI0_PIXCLK__GPIO5_18	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_PIXCLK__GPIO5_18	/;"	d
MX53_PAD_CSI0_PIXCLK__IPU_CSI0_PIXCLK	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_PIXCLK__IPU_CSI0_PIXCLK	/;"	d
MX53_PAD_CSI0_PIXCLK__SDMA_DEBUG_PC_0	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_PIXCLK__SDMA_DEBUG_PC_0	/;"	d
MX53_PAD_CSI0_VSYNC__EMI_EMI_DEBUG_32	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_VSYNC__EMI_EMI_DEBUG_32	/;"	d
MX53_PAD_CSI0_VSYNC__GPIO5_21	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_VSYNC__GPIO5_21	/;"	d
MX53_PAD_CSI0_VSYNC__IPU_CSI0_VSYNC	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_VSYNC__IPU_CSI0_VSYNC	/;"	d
MX53_PAD_CSI0_VSYNC__SDMA_DEBUG_PC_3	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_VSYNC__SDMA_DEBUG_PC_3	/;"	d
MX53_PAD_CSI0_VSYNC__TPIU_TRACE_0	imx53-pinfunc.h	/^#define MX53_PAD_CSI0_VSYNC__TPIU_TRACE_0	/;"	d
MX53_PAD_DI0_DISP_CLK__EMI_EMI_DEBUG_0	imx53-pinfunc.h	/^#define MX53_PAD_DI0_DISP_CLK__EMI_EMI_DEBUG_0	/;"	d
MX53_PAD_DI0_DISP_CLK__GPIO4_16	imx53-pinfunc.h	/^#define MX53_PAD_DI0_DISP_CLK__GPIO4_16	/;"	d
MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK	imx53-pinfunc.h	/^#define MX53_PAD_DI0_DISP_CLK__IPU_DI0_DISP_CLK	/;"	d
MX53_PAD_DI0_DISP_CLK__SDMA_DEBUG_CORE_STATE_0	imx53-pinfunc.h	/^#define MX53_PAD_DI0_DISP_CLK__SDMA_DEBUG_CORE_STATE_0	/;"	d
MX53_PAD_DI0_DISP_CLK__USBOH3_USBH2_DIR	imx53-pinfunc.h	/^#define MX53_PAD_DI0_DISP_CLK__USBOH3_USBH2_DIR	/;"	d
MX53_PAD_DI0_DISP_CLK__USBPHY1_AVALID	imx53-pinfunc.h	/^#define MX53_PAD_DI0_DISP_CLK__USBPHY1_AVALID	/;"	d
MX53_PAD_DI0_PIN15__AUDMUX_AUD6_TXC	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN15__AUDMUX_AUD6_TXC	/;"	d
MX53_PAD_DI0_PIN15__EMI_EMI_DEBUG_1	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN15__EMI_EMI_DEBUG_1	/;"	d
MX53_PAD_DI0_PIN15__GPIO4_17	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN15__GPIO4_17	/;"	d
MX53_PAD_DI0_PIN15__IPU_DI0_PIN15	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN15__IPU_DI0_PIN15	/;"	d
MX53_PAD_DI0_PIN15__SDMA_DEBUG_CORE_STATE_1	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN15__SDMA_DEBUG_CORE_STATE_1	/;"	d
MX53_PAD_DI0_PIN15__USBPHY1_BVALID	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN15__USBPHY1_BVALID	/;"	d
MX53_PAD_DI0_PIN2__AUDMUX_AUD6_TXD	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN2__AUDMUX_AUD6_TXD	/;"	d
MX53_PAD_DI0_PIN2__EMI_EMI_DEBUG_2	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN2__EMI_EMI_DEBUG_2	/;"	d
MX53_PAD_DI0_PIN2__GPIO4_18	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN2__GPIO4_18	/;"	d
MX53_PAD_DI0_PIN2__IPU_DI0_PIN2	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN2__IPU_DI0_PIN2	/;"	d
MX53_PAD_DI0_PIN2__SDMA_DEBUG_CORE_STATE_2	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN2__SDMA_DEBUG_CORE_STATE_2	/;"	d
MX53_PAD_DI0_PIN2__USBPHY1_ENDSESSION	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN2__USBPHY1_ENDSESSION	/;"	d
MX53_PAD_DI0_PIN3__AUDMUX_AUD6_TXFS	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN3__AUDMUX_AUD6_TXFS	/;"	d
MX53_PAD_DI0_PIN3__EMI_EMI_DEBUG_3	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN3__EMI_EMI_DEBUG_3	/;"	d
MX53_PAD_DI0_PIN3__GPIO4_19	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN3__GPIO4_19	/;"	d
MX53_PAD_DI0_PIN3__IPU_DI0_PIN3	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN3__IPU_DI0_PIN3	/;"	d
MX53_PAD_DI0_PIN3__SDMA_DEBUG_CORE_STATE_3	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN3__SDMA_DEBUG_CORE_STATE_3	/;"	d
MX53_PAD_DI0_PIN3__USBPHY1_IDDIG	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN3__USBPHY1_IDDIG	/;"	d
MX53_PAD_DI0_PIN4__AUDMUX_AUD6_RXD	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__AUDMUX_AUD6_RXD	/;"	d
MX53_PAD_DI0_PIN4__EMI_EMI_DEBUG_4	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__EMI_EMI_DEBUG_4	/;"	d
MX53_PAD_DI0_PIN4__ESDHC1_WP	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__ESDHC1_WP	/;"	d
MX53_PAD_DI0_PIN4__GPIO4_20	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__GPIO4_20	/;"	d
MX53_PAD_DI0_PIN4__IPU_DI0_PIN4	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__IPU_DI0_PIN4	/;"	d
MX53_PAD_DI0_PIN4__SDMA_DEBUG_YIELD	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__SDMA_DEBUG_YIELD	/;"	d
MX53_PAD_DI0_PIN4__USBPHY1_HOSTDISCONNECT	imx53-pinfunc.h	/^#define MX53_PAD_DI0_PIN4__USBPHY1_HOSTDISCONNECT	/;"	d
MX53_PAD_DISP0_DAT0__CSPI_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__CSPI_SCLK	/;"	d
MX53_PAD_DISP0_DAT0__EMI_EMI_DEBUG_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__EMI_EMI_DEBUG_5	/;"	d
MX53_PAD_DISP0_DAT0__GPIO4_21	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__GPIO4_21	/;"	d
MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__IPU_DISP0_DAT_0	/;"	d
MX53_PAD_DISP0_DAT0__SDMA_DEBUG_CORE_RUN	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__SDMA_DEBUG_CORE_RUN	/;"	d
MX53_PAD_DISP0_DAT0__USBOH3_USBH2_DATA_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__USBOH3_USBH2_DATA_0	/;"	d
MX53_PAD_DISP0_DAT0__USBPHY2_TXREADY	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT0__USBPHY2_TXREADY	/;"	d
MX53_PAD_DISP0_DAT10__EMI_EMI_DEBUG_15	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT10__EMI_EMI_DEBUG_15	/;"	d
MX53_PAD_DISP0_DAT10__GPIO4_31	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT10__GPIO4_31	/;"	d
MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT10__IPU_DISP0_DAT_10	/;"	d
MX53_PAD_DISP0_DAT10__SDMA_DEBUG_EVENT_CHANNEL_3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT10__SDMA_DEBUG_EVENT_CHANNEL_3	/;"	d
MX53_PAD_DISP0_DAT10__USBOH3_USBH2_STP	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT10__USBOH3_USBH2_STP	/;"	d
MX53_PAD_DISP0_DAT10__USBPHY2_VSTATUS_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT10__USBPHY2_VSTATUS_1	/;"	d
MX53_PAD_DISP0_DAT11__EMI_EMI_DEBUG_16	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT11__EMI_EMI_DEBUG_16	/;"	d
MX53_PAD_DISP0_DAT11__GPIO5_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT11__GPIO5_5	/;"	d
MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT11__IPU_DISP0_DAT_11	/;"	d
MX53_PAD_DISP0_DAT11__SDMA_DEBUG_EVENT_CHANNEL_4	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT11__SDMA_DEBUG_EVENT_CHANNEL_4	/;"	d
MX53_PAD_DISP0_DAT11__USBOH3_USBH2_NXT	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT11__USBOH3_USBH2_NXT	/;"	d
MX53_PAD_DISP0_DAT11__USBPHY2_VSTATUS_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT11__USBPHY2_VSTATUS_2	/;"	d
MX53_PAD_DISP0_DAT12__EMI_EMI_DEBUG_17	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT12__EMI_EMI_DEBUG_17	/;"	d
MX53_PAD_DISP0_DAT12__GPIO5_6	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT12__GPIO5_6	/;"	d
MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT12__IPU_DISP0_DAT_12	/;"	d
MX53_PAD_DISP0_DAT12__SDMA_DEBUG_EVENT_CHANNEL_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT12__SDMA_DEBUG_EVENT_CHANNEL_5	/;"	d
MX53_PAD_DISP0_DAT12__USBOH3_USBH2_CLK	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT12__USBOH3_USBH2_CLK	/;"	d
MX53_PAD_DISP0_DAT12__USBPHY2_VSTATUS_3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT12__USBPHY2_VSTATUS_3	/;"	d
MX53_PAD_DISP0_DAT13__AUDMUX_AUD5_RXFS	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT13__AUDMUX_AUD5_RXFS	/;"	d
MX53_PAD_DISP0_DAT13__EMI_EMI_DEBUG_18	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT13__EMI_EMI_DEBUG_18	/;"	d
MX53_PAD_DISP0_DAT13__GPIO5_7	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT13__GPIO5_7	/;"	d
MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT13__IPU_DISP0_DAT_13	/;"	d
MX53_PAD_DISP0_DAT13__SDMA_DEBUG_EVT_CHN_LINES_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT13__SDMA_DEBUG_EVT_CHN_LINES_0	/;"	d
MX53_PAD_DISP0_DAT13__USBPHY2_VSTATUS_4	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT13__USBPHY2_VSTATUS_4	/;"	d
MX53_PAD_DISP0_DAT14__AUDMUX_AUD5_RXC	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT14__AUDMUX_AUD5_RXC	/;"	d
MX53_PAD_DISP0_DAT14__EMI_EMI_DEBUG_19	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT14__EMI_EMI_DEBUG_19	/;"	d
MX53_PAD_DISP0_DAT14__GPIO5_8	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT14__GPIO5_8	/;"	d
MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT14__IPU_DISP0_DAT_14	/;"	d
MX53_PAD_DISP0_DAT14__SDMA_DEBUG_EVT_CHN_LINES_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT14__SDMA_DEBUG_EVT_CHN_LINES_1	/;"	d
MX53_PAD_DISP0_DAT14__USBPHY2_VSTATUS_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT14__USBPHY2_VSTATUS_5	/;"	d
MX53_PAD_DISP0_DAT15__ECSPI1_SS1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__ECSPI1_SS1	/;"	d
MX53_PAD_DISP0_DAT15__ECSPI2_SS1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__ECSPI2_SS1	/;"	d
MX53_PAD_DISP0_DAT15__EMI_EMI_DEBUG_20	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__EMI_EMI_DEBUG_20	/;"	d
MX53_PAD_DISP0_DAT15__GPIO5_9	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__GPIO5_9	/;"	d
MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__IPU_DISP0_DAT_15	/;"	d
MX53_PAD_DISP0_DAT15__SDMA_DEBUG_EVT_CHN_LINES_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__SDMA_DEBUG_EVT_CHN_LINES_2	/;"	d
MX53_PAD_DISP0_DAT15__USBPHY2_VSTATUS_6	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT15__USBPHY2_VSTATUS_6	/;"	d
MX53_PAD_DISP0_DAT16__AUDMUX_AUD5_TXC	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__AUDMUX_AUD5_TXC	/;"	d
MX53_PAD_DISP0_DAT16__ECSPI2_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__ECSPI2_MOSI	/;"	d
MX53_PAD_DISP0_DAT16__EMI_EMI_DEBUG_21	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__EMI_EMI_DEBUG_21	/;"	d
MX53_PAD_DISP0_DAT16__GPIO5_10	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__GPIO5_10	/;"	d
MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__IPU_DISP0_DAT_16	/;"	d
MX53_PAD_DISP0_DAT16__SDMA_DEBUG_EVT_CHN_LINES_3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__SDMA_DEBUG_EVT_CHN_LINES_3	/;"	d
MX53_PAD_DISP0_DAT16__SDMA_EXT_EVENT_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__SDMA_EXT_EVENT_0	/;"	d
MX53_PAD_DISP0_DAT16__USBPHY2_VSTATUS_7	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT16__USBPHY2_VSTATUS_7	/;"	d
MX53_PAD_DISP0_DAT17__AUDMUX_AUD5_TXD	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__AUDMUX_AUD5_TXD	/;"	d
MX53_PAD_DISP0_DAT17__ECSPI2_MISO	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__ECSPI2_MISO	/;"	d
MX53_PAD_DISP0_DAT17__EMI_EMI_DEBUG_22	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__EMI_EMI_DEBUG_22	/;"	d
MX53_PAD_DISP0_DAT17__GPIO5_11	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__GPIO5_11	/;"	d
MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__IPU_DISP0_DAT_17	/;"	d
MX53_PAD_DISP0_DAT17__SDMA_DEBUG_EVT_CHN_LINES_4	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__SDMA_DEBUG_EVT_CHN_LINES_4	/;"	d
MX53_PAD_DISP0_DAT17__SDMA_EXT_EVENT_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT17__SDMA_EXT_EVENT_1	/;"	d
MX53_PAD_DISP0_DAT18__AUDMUX_AUD4_RXFS	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__AUDMUX_AUD4_RXFS	/;"	d
MX53_PAD_DISP0_DAT18__AUDMUX_AUD5_TXFS	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__AUDMUX_AUD5_TXFS	/;"	d
MX53_PAD_DISP0_DAT18__ECSPI2_SS0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__ECSPI2_SS0	/;"	d
MX53_PAD_DISP0_DAT18__EMI_EMI_DEBUG_23	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__EMI_EMI_DEBUG_23	/;"	d
MX53_PAD_DISP0_DAT18__EMI_WEIM_CS_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__EMI_WEIM_CS_2	/;"	d
MX53_PAD_DISP0_DAT18__GPIO5_12	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__GPIO5_12	/;"	d
MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__IPU_DISP0_DAT_18	/;"	d
MX53_PAD_DISP0_DAT18__SDMA_DEBUG_EVT_CHN_LINES_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT18__SDMA_DEBUG_EVT_CHN_LINES_5	/;"	d
MX53_PAD_DISP0_DAT19__AUDMUX_AUD4_RXC	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__AUDMUX_AUD4_RXC	/;"	d
MX53_PAD_DISP0_DAT19__AUDMUX_AUD5_RXD	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__AUDMUX_AUD5_RXD	/;"	d
MX53_PAD_DISP0_DAT19__ECSPI2_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__ECSPI2_SCLK	/;"	d
MX53_PAD_DISP0_DAT19__EMI_EMI_DEBUG_24	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__EMI_EMI_DEBUG_24	/;"	d
MX53_PAD_DISP0_DAT19__EMI_WEIM_CS_3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__EMI_WEIM_CS_3	/;"	d
MX53_PAD_DISP0_DAT19__GPIO5_13	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__GPIO5_13	/;"	d
MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__IPU_DISP0_DAT_19	/;"	d
MX53_PAD_DISP0_DAT19__SDMA_DEBUG_EVT_CHN_LINES_6	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT19__SDMA_DEBUG_EVT_CHN_LINES_6	/;"	d
MX53_PAD_DISP0_DAT1__CSPI_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__CSPI_MOSI	/;"	d
MX53_PAD_DISP0_DAT1__EMI_EMI_DEBUG_6	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__EMI_EMI_DEBUG_6	/;"	d
MX53_PAD_DISP0_DAT1__GPIO4_22	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__GPIO4_22	/;"	d
MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__IPU_DISP0_DAT_1	/;"	d
MX53_PAD_DISP0_DAT1__SDMA_DEBUG_EVENT_CHANNEL_SEL	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__SDMA_DEBUG_EVENT_CHANNEL_SEL	/;"	d
MX53_PAD_DISP0_DAT1__USBOH3_USBH2_DATA_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__USBOH3_USBH2_DATA_1	/;"	d
MX53_PAD_DISP0_DAT1__USBPHY2_RXVALID	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT1__USBPHY2_RXVALID	/;"	d
MX53_PAD_DISP0_DAT20__AUDMUX_AUD4_TXC	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__AUDMUX_AUD4_TXC	/;"	d
MX53_PAD_DISP0_DAT20__ECSPI1_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__ECSPI1_SCLK	/;"	d
MX53_PAD_DISP0_DAT20__EMI_EMI_DEBUG_25	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__EMI_EMI_DEBUG_25	/;"	d
MX53_PAD_DISP0_DAT20__GPIO5_14	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__GPIO5_14	/;"	d
MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__IPU_DISP0_DAT_20	/;"	d
MX53_PAD_DISP0_DAT20__SATA_PHY_TDI	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__SATA_PHY_TDI	/;"	d
MX53_PAD_DISP0_DAT20__SDMA_DEBUG_EVT_CHN_LINES_7	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT20__SDMA_DEBUG_EVT_CHN_LINES_7	/;"	d
MX53_PAD_DISP0_DAT21__AUDMUX_AUD4_TXD	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__AUDMUX_AUD4_TXD	/;"	d
MX53_PAD_DISP0_DAT21__ECSPI1_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__ECSPI1_MOSI	/;"	d
MX53_PAD_DISP0_DAT21__EMI_EMI_DEBUG_26	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__EMI_EMI_DEBUG_26	/;"	d
MX53_PAD_DISP0_DAT21__GPIO5_15	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__GPIO5_15	/;"	d
MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__IPU_DISP0_DAT_21	/;"	d
MX53_PAD_DISP0_DAT21__SATA_PHY_TDO	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__SATA_PHY_TDO	/;"	d
MX53_PAD_DISP0_DAT21__SDMA_DEBUG_BUS_DEVICE_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT21__SDMA_DEBUG_BUS_DEVICE_0	/;"	d
MX53_PAD_DISP0_DAT22__AUDMUX_AUD4_TXFS	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__AUDMUX_AUD4_TXFS	/;"	d
MX53_PAD_DISP0_DAT22__ECSPI1_MISO	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__ECSPI1_MISO	/;"	d
MX53_PAD_DISP0_DAT22__EMI_EMI_DEBUG_27	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__EMI_EMI_DEBUG_27	/;"	d
MX53_PAD_DISP0_DAT22__GPIO5_16	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__GPIO5_16	/;"	d
MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__IPU_DISP0_DAT_22	/;"	d
MX53_PAD_DISP0_DAT22__SATA_PHY_TCK	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__SATA_PHY_TCK	/;"	d
MX53_PAD_DISP0_DAT22__SDMA_DEBUG_BUS_DEVICE_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT22__SDMA_DEBUG_BUS_DEVICE_1	/;"	d
MX53_PAD_DISP0_DAT23__AUDMUX_AUD4_RXD	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__AUDMUX_AUD4_RXD	/;"	d
MX53_PAD_DISP0_DAT23__ECSPI1_SS0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__ECSPI1_SS0	/;"	d
MX53_PAD_DISP0_DAT23__EMI_EMI_DEBUG_28	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__EMI_EMI_DEBUG_28	/;"	d
MX53_PAD_DISP0_DAT23__GPIO5_17	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__GPIO5_17	/;"	d
MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__IPU_DISP0_DAT_23	/;"	d
MX53_PAD_DISP0_DAT23__SATA_PHY_TMS	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__SATA_PHY_TMS	/;"	d
MX53_PAD_DISP0_DAT23__SDMA_DEBUG_BUS_DEVICE_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT23__SDMA_DEBUG_BUS_DEVICE_2	/;"	d
MX53_PAD_DISP0_DAT2__CSPI_MISO	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__CSPI_MISO	/;"	d
MX53_PAD_DISP0_DAT2__EMI_EMI_DEBUG_7	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__EMI_EMI_DEBUG_7	/;"	d
MX53_PAD_DISP0_DAT2__GPIO4_23	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__GPIO4_23	/;"	d
MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__IPU_DISP0_DAT_2	/;"	d
MX53_PAD_DISP0_DAT2__SDMA_DEBUG_MODE	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__SDMA_DEBUG_MODE	/;"	d
MX53_PAD_DISP0_DAT2__USBOH3_USBH2_DATA_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__USBOH3_USBH2_DATA_2	/;"	d
MX53_PAD_DISP0_DAT2__USBPHY2_RXACTIVE	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT2__USBPHY2_RXACTIVE	/;"	d
MX53_PAD_DISP0_DAT3__CSPI_SS0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__CSPI_SS0	/;"	d
MX53_PAD_DISP0_DAT3__EMI_EMI_DEBUG_8	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__EMI_EMI_DEBUG_8	/;"	d
MX53_PAD_DISP0_DAT3__GPIO4_24	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__GPIO4_24	/;"	d
MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__IPU_DISP0_DAT_3	/;"	d
MX53_PAD_DISP0_DAT3__SDMA_DEBUG_BUS_ERROR	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__SDMA_DEBUG_BUS_ERROR	/;"	d
MX53_PAD_DISP0_DAT3__USBOH3_USBH2_DATA_3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__USBOH3_USBH2_DATA_3	/;"	d
MX53_PAD_DISP0_DAT3__USBPHY2_RXERROR	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT3__USBPHY2_RXERROR	/;"	d
MX53_PAD_DISP0_DAT4__CSPI_SS1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__CSPI_SS1	/;"	d
MX53_PAD_DISP0_DAT4__EMI_EMI_DEBUG_9	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__EMI_EMI_DEBUG_9	/;"	d
MX53_PAD_DISP0_DAT4__GPIO4_25	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__GPIO4_25	/;"	d
MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__IPU_DISP0_DAT_4	/;"	d
MX53_PAD_DISP0_DAT4__SDMA_DEBUG_BUS_RWB	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__SDMA_DEBUG_BUS_RWB	/;"	d
MX53_PAD_DISP0_DAT4__USBOH3_USBH2_DATA_4	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__USBOH3_USBH2_DATA_4	/;"	d
MX53_PAD_DISP0_DAT4__USBPHY2_SIECLOCK	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT4__USBPHY2_SIECLOCK	/;"	d
MX53_PAD_DISP0_DAT5__CSPI_SS2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__CSPI_SS2	/;"	d
MX53_PAD_DISP0_DAT5__EMI_EMI_DEBUG_10	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__EMI_EMI_DEBUG_10	/;"	d
MX53_PAD_DISP0_DAT5__GPIO4_26	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__GPIO4_26	/;"	d
MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__IPU_DISP0_DAT_5	/;"	d
MX53_PAD_DISP0_DAT5__SDMA_DEBUG_MATCHED_DMBUS	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__SDMA_DEBUG_MATCHED_DMBUS	/;"	d
MX53_PAD_DISP0_DAT5__USBOH3_USBH2_DATA_5	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__USBOH3_USBH2_DATA_5	/;"	d
MX53_PAD_DISP0_DAT5__USBPHY2_LINESTATE_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT5__USBPHY2_LINESTATE_0	/;"	d
MX53_PAD_DISP0_DAT6__CSPI_SS3	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__CSPI_SS3	/;"	d
MX53_PAD_DISP0_DAT6__EMI_EMI_DEBUG_11	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__EMI_EMI_DEBUG_11	/;"	d
MX53_PAD_DISP0_DAT6__GPIO4_27	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__GPIO4_27	/;"	d
MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__IPU_DISP0_DAT_6	/;"	d
MX53_PAD_DISP0_DAT6__SDMA_DEBUG_RTBUFFER_WRITE	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__SDMA_DEBUG_RTBUFFER_WRITE	/;"	d
MX53_PAD_DISP0_DAT6__USBOH3_USBH2_DATA_6	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__USBOH3_USBH2_DATA_6	/;"	d
MX53_PAD_DISP0_DAT6__USBPHY2_LINESTATE_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT6__USBPHY2_LINESTATE_1	/;"	d
MX53_PAD_DISP0_DAT7__CSPI_RDY	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__CSPI_RDY	/;"	d
MX53_PAD_DISP0_DAT7__EMI_EMI_DEBUG_12	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__EMI_EMI_DEBUG_12	/;"	d
MX53_PAD_DISP0_DAT7__GPIO4_28	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__GPIO4_28	/;"	d
MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__IPU_DISP0_DAT_7	/;"	d
MX53_PAD_DISP0_DAT7__SDMA_DEBUG_EVENT_CHANNEL_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__SDMA_DEBUG_EVENT_CHANNEL_0	/;"	d
MX53_PAD_DISP0_DAT7__USBOH3_USBH2_DATA_7	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__USBOH3_USBH2_DATA_7	/;"	d
MX53_PAD_DISP0_DAT7__USBPHY2_VBUSVALID	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT7__USBPHY2_VBUSVALID	/;"	d
MX53_PAD_DISP0_DAT8__EMI_EMI_DEBUG_13	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__EMI_EMI_DEBUG_13	/;"	d
MX53_PAD_DISP0_DAT8__GPIO4_29	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__GPIO4_29	/;"	d
MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__IPU_DISP0_DAT_8	/;"	d
MX53_PAD_DISP0_DAT8__PWM1_PWMO	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__PWM1_PWMO	/;"	d
MX53_PAD_DISP0_DAT8__SDMA_DEBUG_EVENT_CHANNEL_1	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__SDMA_DEBUG_EVENT_CHANNEL_1	/;"	d
MX53_PAD_DISP0_DAT8__USBPHY2_AVALID	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__USBPHY2_AVALID	/;"	d
MX53_PAD_DISP0_DAT8__WDOG1_WDOG_B	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT8__WDOG1_WDOG_B	/;"	d
MX53_PAD_DISP0_DAT9__EMI_EMI_DEBUG_14	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__EMI_EMI_DEBUG_14	/;"	d
MX53_PAD_DISP0_DAT9__GPIO4_30	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__GPIO4_30	/;"	d
MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__IPU_DISP0_DAT_9	/;"	d
MX53_PAD_DISP0_DAT9__PWM2_PWMO	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__PWM2_PWMO	/;"	d
MX53_PAD_DISP0_DAT9__SDMA_DEBUG_EVENT_CHANNEL_2	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__SDMA_DEBUG_EVENT_CHANNEL_2	/;"	d
MX53_PAD_DISP0_DAT9__USBPHY2_VSTATUS_0	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__USBPHY2_VSTATUS_0	/;"	d
MX53_PAD_DISP0_DAT9__WDOG2_WDOG_B	imx53-pinfunc.h	/^#define MX53_PAD_DISP0_DAT9__WDOG2_WDOG_B	/;"	d
MX53_PAD_EIM_A16__EMI_WEIM_A_16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A16__EMI_WEIM_A_16	/;"	d
MX53_PAD_EIM_A16__GPIO2_22	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A16__GPIO2_22	/;"	d
MX53_PAD_EIM_A16__IPU_CSI1_PIXCLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A16__IPU_CSI1_PIXCLK	/;"	d
MX53_PAD_EIM_A16__IPU_DI1_DISP_CLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A16__IPU_DI1_DISP_CLK	/;"	d
MX53_PAD_EIM_A16__SRC_BT_CFG1_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A16__SRC_BT_CFG1_1	/;"	d
MX53_PAD_EIM_A17__EMI_WEIM_A_17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A17__EMI_WEIM_A_17	/;"	d
MX53_PAD_EIM_A17__GPIO2_21	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A17__GPIO2_21	/;"	d
MX53_PAD_EIM_A17__IPU_CSI1_D_12	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A17__IPU_CSI1_D_12	/;"	d
MX53_PAD_EIM_A17__IPU_DISP1_DAT_12	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A17__IPU_DISP1_DAT_12	/;"	d
MX53_PAD_EIM_A17__SRC_BT_CFG1_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A17__SRC_BT_CFG1_2	/;"	d
MX53_PAD_EIM_A18__EMI_WEIM_A_18	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A18__EMI_WEIM_A_18	/;"	d
MX53_PAD_EIM_A18__GPIO2_20	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A18__GPIO2_20	/;"	d
MX53_PAD_EIM_A18__IPU_CSI1_D_13	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A18__IPU_CSI1_D_13	/;"	d
MX53_PAD_EIM_A18__IPU_DISP1_DAT_13	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A18__IPU_DISP1_DAT_13	/;"	d
MX53_PAD_EIM_A18__SRC_BT_CFG1_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A18__SRC_BT_CFG1_3	/;"	d
MX53_PAD_EIM_A19__EMI_WEIM_A_19	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A19__EMI_WEIM_A_19	/;"	d
MX53_PAD_EIM_A19__GPIO2_19	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A19__GPIO2_19	/;"	d
MX53_PAD_EIM_A19__IPU_CSI1_D_14	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A19__IPU_CSI1_D_14	/;"	d
MX53_PAD_EIM_A19__IPU_DISP1_DAT_14	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A19__IPU_DISP1_DAT_14	/;"	d
MX53_PAD_EIM_A19__SRC_BT_CFG1_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A19__SRC_BT_CFG1_4	/;"	d
MX53_PAD_EIM_A20__EMI_WEIM_A_20	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A20__EMI_WEIM_A_20	/;"	d
MX53_PAD_EIM_A20__GPIO2_18	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A20__GPIO2_18	/;"	d
MX53_PAD_EIM_A20__IPU_CSI1_D_15	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A20__IPU_CSI1_D_15	/;"	d
MX53_PAD_EIM_A20__IPU_DISP1_DAT_15	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A20__IPU_DISP1_DAT_15	/;"	d
MX53_PAD_EIM_A20__SRC_BT_CFG1_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A20__SRC_BT_CFG1_5	/;"	d
MX53_PAD_EIM_A21__EMI_WEIM_A_21	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A21__EMI_WEIM_A_21	/;"	d
MX53_PAD_EIM_A21__GPIO2_17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A21__GPIO2_17	/;"	d
MX53_PAD_EIM_A21__IPU_CSI1_D_16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A21__IPU_CSI1_D_16	/;"	d
MX53_PAD_EIM_A21__IPU_DISP1_DAT_16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A21__IPU_DISP1_DAT_16	/;"	d
MX53_PAD_EIM_A21__SRC_BT_CFG1_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A21__SRC_BT_CFG1_6	/;"	d
MX53_PAD_EIM_A22__EMI_WEIM_A_22	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A22__EMI_WEIM_A_22	/;"	d
MX53_PAD_EIM_A22__GPIO2_16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A22__GPIO2_16	/;"	d
MX53_PAD_EIM_A22__IPU_CSI1_D_17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A22__IPU_CSI1_D_17	/;"	d
MX53_PAD_EIM_A22__IPU_DISP1_DAT_17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A22__IPU_DISP1_DAT_17	/;"	d
MX53_PAD_EIM_A22__SRC_BT_CFG1_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A22__SRC_BT_CFG1_7	/;"	d
MX53_PAD_EIM_A23__EMI_WEIM_A_23	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A23__EMI_WEIM_A_23	/;"	d
MX53_PAD_EIM_A23__GPIO6_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A23__GPIO6_6	/;"	d
MX53_PAD_EIM_A23__IPU_CSI1_D_18	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A23__IPU_CSI1_D_18	/;"	d
MX53_PAD_EIM_A23__IPU_DISP1_DAT_18	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A23__IPU_DISP1_DAT_18	/;"	d
MX53_PAD_EIM_A23__IPU_SISG_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A23__IPU_SISG_3	/;"	d
MX53_PAD_EIM_A23__USBPHY2_ENDSESSION	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A23__USBPHY2_ENDSESSION	/;"	d
MX53_PAD_EIM_A24__EMI_WEIM_A_24	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A24__EMI_WEIM_A_24	/;"	d
MX53_PAD_EIM_A24__GPIO5_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A24__GPIO5_4	/;"	d
MX53_PAD_EIM_A24__IPU_CSI1_D_19	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A24__IPU_CSI1_D_19	/;"	d
MX53_PAD_EIM_A24__IPU_DISP1_DAT_19	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A24__IPU_DISP1_DAT_19	/;"	d
MX53_PAD_EIM_A24__IPU_SISG_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A24__IPU_SISG_2	/;"	d
MX53_PAD_EIM_A24__USBPHY2_BVALID	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A24__USBPHY2_BVALID	/;"	d
MX53_PAD_EIM_A25__CSPI_SS1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__CSPI_SS1	/;"	d
MX53_PAD_EIM_A25__ECSPI2_RDY	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__ECSPI2_RDY	/;"	d
MX53_PAD_EIM_A25__EMI_WEIM_A_25	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__EMI_WEIM_A_25	/;"	d
MX53_PAD_EIM_A25__GPIO5_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__GPIO5_2	/;"	d
MX53_PAD_EIM_A25__IPU_DI0_D1_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__IPU_DI0_D1_CS	/;"	d
MX53_PAD_EIM_A25__IPU_DI1_PIN12	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__IPU_DI1_PIN12	/;"	d
MX53_PAD_EIM_A25__USBPHY1_BISTOK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_A25__USBPHY1_BISTOK	/;"	d
MX53_PAD_EIM_CS0__ECSPI2_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS0__ECSPI2_SCLK	/;"	d
MX53_PAD_EIM_CS0__EMI_WEIM_CS_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS0__EMI_WEIM_CS_0	/;"	d
MX53_PAD_EIM_CS0__GPIO2_23	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS0__GPIO2_23	/;"	d
MX53_PAD_EIM_CS0__IPU_DI1_PIN5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS0__IPU_DI1_PIN5	/;"	d
MX53_PAD_EIM_CS1__ECSPI2_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS1__ECSPI2_MOSI	/;"	d
MX53_PAD_EIM_CS1__EMI_WEIM_CS_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS1__EMI_WEIM_CS_1	/;"	d
MX53_PAD_EIM_CS1__GPIO2_24	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS1__GPIO2_24	/;"	d
MX53_PAD_EIM_CS1__IPU_DI1_PIN6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_CS1__IPU_DI1_PIN6	/;"	d
MX53_PAD_EIM_D16__ECSPI1_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D16__ECSPI1_SCLK	/;"	d
MX53_PAD_EIM_D16__EMI_WEIM_D_16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D16__EMI_WEIM_D_16	/;"	d
MX53_PAD_EIM_D16__GPIO3_16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D16__GPIO3_16	/;"	d
MX53_PAD_EIM_D16__I2C2_SDA	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D16__I2C2_SDA	/;"	d
MX53_PAD_EIM_D16__IPU_DI0_PIN5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D16__IPU_DI0_PIN5	/;"	d
MX53_PAD_EIM_D16__IPU_DISPB1_SER_CLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D16__IPU_DISPB1_SER_CLK	/;"	d
MX53_PAD_EIM_D17__ECSPI1_MISO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D17__ECSPI1_MISO	/;"	d
MX53_PAD_EIM_D17__EMI_WEIM_D_17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D17__EMI_WEIM_D_17	/;"	d
MX53_PAD_EIM_D17__GPIO3_17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D17__GPIO3_17	/;"	d
MX53_PAD_EIM_D17__I2C3_SCL	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D17__I2C3_SCL	/;"	d
MX53_PAD_EIM_D17__IPU_DI0_PIN6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D17__IPU_DI0_PIN6	/;"	d
MX53_PAD_EIM_D17__IPU_DISPB1_SER_DIN	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D17__IPU_DISPB1_SER_DIN	/;"	d
MX53_PAD_EIM_D18__ECSPI1_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__ECSPI1_MOSI	/;"	d
MX53_PAD_EIM_D18__EMI_WEIM_D_18	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__EMI_WEIM_D_18	/;"	d
MX53_PAD_EIM_D18__GPIO3_18	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__GPIO3_18	/;"	d
MX53_PAD_EIM_D18__I2C3_SDA	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__I2C3_SDA	/;"	d
MX53_PAD_EIM_D18__IPU_DI0_PIN7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__IPU_DI0_PIN7	/;"	d
MX53_PAD_EIM_D18__IPU_DI1_D0_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__IPU_DI1_D0_CS	/;"	d
MX53_PAD_EIM_D18__IPU_DISPB1_SER_DIO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D18__IPU_DISPB1_SER_DIO	/;"	d
MX53_PAD_EIM_D19__ECSPI1_SS1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__ECSPI1_SS1	/;"	d
MX53_PAD_EIM_D19__EMI_WEIM_D_19	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__EMI_WEIM_D_19	/;"	d
MX53_PAD_EIM_D19__EPIT1_EPITO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__EPIT1_EPITO	/;"	d
MX53_PAD_EIM_D19__GPIO3_19	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__GPIO3_19	/;"	d
MX53_PAD_EIM_D19__IPU_DI0_PIN8	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__IPU_DI0_PIN8	/;"	d
MX53_PAD_EIM_D19__IPU_DISPB1_SER_RS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__IPU_DISPB1_SER_RS	/;"	d
MX53_PAD_EIM_D19__UART1_CTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__UART1_CTS	/;"	d
MX53_PAD_EIM_D19__USBOH3_USBH2_OC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D19__USBOH3_USBH2_OC	/;"	d
MX53_PAD_EIM_D20__CSPI_SS0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__CSPI_SS0	/;"	d
MX53_PAD_EIM_D20__EMI_WEIM_D_20	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__EMI_WEIM_D_20	/;"	d
MX53_PAD_EIM_D20__EPIT2_EPITO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__EPIT2_EPITO	/;"	d
MX53_PAD_EIM_D20__GPIO3_20	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__GPIO3_20	/;"	d
MX53_PAD_EIM_D20__IPU_DI0_PIN16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__IPU_DI0_PIN16	/;"	d
MX53_PAD_EIM_D20__IPU_SER_DISP0_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__IPU_SER_DISP0_CS	/;"	d
MX53_PAD_EIM_D20__UART1_RTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__UART1_RTS	/;"	d
MX53_PAD_EIM_D20__USBOH3_USBH2_PWR	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D20__USBOH3_USBH2_PWR	/;"	d
MX53_PAD_EIM_D21__CSPI_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__CSPI_SCLK	/;"	d
MX53_PAD_EIM_D21__EMI_WEIM_D_21	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__EMI_WEIM_D_21	/;"	d
MX53_PAD_EIM_D21__GPIO3_21	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__GPIO3_21	/;"	d
MX53_PAD_EIM_D21__I2C1_SCL	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__I2C1_SCL	/;"	d
MX53_PAD_EIM_D21__IPU_DI0_PIN17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__IPU_DI0_PIN17	/;"	d
MX53_PAD_EIM_D21__IPU_DISPB0_SER_CLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__IPU_DISPB0_SER_CLK	/;"	d
MX53_PAD_EIM_D21__USBOH3_USBOTG_OC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D21__USBOH3_USBOTG_OC	/;"	d
MX53_PAD_EIM_D22__CSPI_MISO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D22__CSPI_MISO	/;"	d
MX53_PAD_EIM_D22__EMI_WEIM_D_22	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D22__EMI_WEIM_D_22	/;"	d
MX53_PAD_EIM_D22__GPIO3_22	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D22__GPIO3_22	/;"	d
MX53_PAD_EIM_D22__IPU_DI0_PIN1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D22__IPU_DI0_PIN1	/;"	d
MX53_PAD_EIM_D22__IPU_DISPB0_SER_DIN	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D22__IPU_DISPB0_SER_DIN	/;"	d
MX53_PAD_EIM_D22__USBOH3_USBOTG_PWR	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D22__USBOH3_USBOTG_PWR	/;"	d
MX53_PAD_EIM_D23__EMI_WEIM_D_23	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__EMI_WEIM_D_23	/;"	d
MX53_PAD_EIM_D23__GPIO3_23	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__GPIO3_23	/;"	d
MX53_PAD_EIM_D23__IPU_CSI1_DATA_EN	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__IPU_CSI1_DATA_EN	/;"	d
MX53_PAD_EIM_D23__IPU_DI0_D0_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__IPU_DI0_D0_CS	/;"	d
MX53_PAD_EIM_D23__IPU_DI1_PIN14	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__IPU_DI1_PIN14	/;"	d
MX53_PAD_EIM_D23__IPU_DI1_PIN2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__IPU_DI1_PIN2	/;"	d
MX53_PAD_EIM_D23__UART1_DCD	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__UART1_DCD	/;"	d
MX53_PAD_EIM_D23__UART3_CTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D23__UART3_CTS	/;"	d
MX53_PAD_EIM_D24__AUDMUX_AUD5_RXFS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__AUDMUX_AUD5_RXFS	/;"	d
MX53_PAD_EIM_D24__CSPI_SS2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__CSPI_SS2	/;"	d
MX53_PAD_EIM_D24__ECSPI1_SS2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__ECSPI1_SS2	/;"	d
MX53_PAD_EIM_D24__ECSPI2_SS2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__ECSPI2_SS2	/;"	d
MX53_PAD_EIM_D24__EMI_WEIM_D_24	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__EMI_WEIM_D_24	/;"	d
MX53_PAD_EIM_D24__GPIO3_24	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__GPIO3_24	/;"	d
MX53_PAD_EIM_D24__UART1_DTR	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__UART1_DTR	/;"	d
MX53_PAD_EIM_D24__UART3_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D24__UART3_TXD_MUX	/;"	d
MX53_PAD_EIM_D25__AUDMUX_AUD5_RXC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__AUDMUX_AUD5_RXC	/;"	d
MX53_PAD_EIM_D25__CSPI_SS3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__CSPI_SS3	/;"	d
MX53_PAD_EIM_D25__ECSPI1_SS3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__ECSPI1_SS3	/;"	d
MX53_PAD_EIM_D25__ECSPI2_SS3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__ECSPI2_SS3	/;"	d
MX53_PAD_EIM_D25__EMI_WEIM_D_25	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__EMI_WEIM_D_25	/;"	d
MX53_PAD_EIM_D25__GPIO3_25	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__GPIO3_25	/;"	d
MX53_PAD_EIM_D25__UART1_DSR	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__UART1_DSR	/;"	d
MX53_PAD_EIM_D25__UART3_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D25__UART3_RXD_MUX	/;"	d
MX53_PAD_EIM_D26__EMI_WEIM_D_26	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__EMI_WEIM_D_26	/;"	d
MX53_PAD_EIM_D26__FIRI_RXD	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__FIRI_RXD	/;"	d
MX53_PAD_EIM_D26__GPIO3_26	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__GPIO3_26	/;"	d
MX53_PAD_EIM_D26__IPU_CSI0_D_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__IPU_CSI0_D_1	/;"	d
MX53_PAD_EIM_D26__IPU_DI1_PIN11	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__IPU_DI1_PIN11	/;"	d
MX53_PAD_EIM_D26__IPU_DISP1_DAT_22	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__IPU_DISP1_DAT_22	/;"	d
MX53_PAD_EIM_D26__IPU_SISG_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__IPU_SISG_2	/;"	d
MX53_PAD_EIM_D26__UART2_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__UART2_RXD_MUX	/;"	d
MX53_PAD_EIM_D26__UART2_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D26__UART2_TXD_MUX	/;"	d
MX53_PAD_EIM_D27__EMI_WEIM_D_27	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__EMI_WEIM_D_27	/;"	d
MX53_PAD_EIM_D27__FIRI_TXD	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__FIRI_TXD	/;"	d
MX53_PAD_EIM_D27__GPIO3_27	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__GPIO3_27	/;"	d
MX53_PAD_EIM_D27__IPU_CSI0_D_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__IPU_CSI0_D_0	/;"	d
MX53_PAD_EIM_D27__IPU_DI1_PIN13	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__IPU_DI1_PIN13	/;"	d
MX53_PAD_EIM_D27__IPU_DISP1_DAT_23	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__IPU_DISP1_DAT_23	/;"	d
MX53_PAD_EIM_D27__IPU_SISG_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__IPU_SISG_3	/;"	d
MX53_PAD_EIM_D27__UART2_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__UART2_RXD_MUX	/;"	d
MX53_PAD_EIM_D27__UART2_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D27__UART2_TXD_MUX	/;"	d
MX53_PAD_EIM_D28__CSPI_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__CSPI_MOSI	/;"	d
MX53_PAD_EIM_D28__EMI_WEIM_D_28	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__EMI_WEIM_D_28	/;"	d
MX53_PAD_EIM_D28__GPIO3_28	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__GPIO3_28	/;"	d
MX53_PAD_EIM_D28__I2C1_SDA	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__I2C1_SDA	/;"	d
MX53_PAD_EIM_D28__IPU_DI0_PIN13	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__IPU_DI0_PIN13	/;"	d
MX53_PAD_EIM_D28__IPU_DISPB0_SER_DIO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__IPU_DISPB0_SER_DIO	/;"	d
MX53_PAD_EIM_D28__IPU_EXT_TRIG	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__IPU_EXT_TRIG	/;"	d
MX53_PAD_EIM_D28__UART2_CTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__UART2_CTS	/;"	d
MX53_PAD_EIM_D28__UART2_RTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D28__UART2_RTS	/;"	d
MX53_PAD_EIM_D29__CSPI_SS0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__CSPI_SS0	/;"	d
MX53_PAD_EIM_D29__EMI_WEIM_D_29	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__EMI_WEIM_D_29	/;"	d
MX53_PAD_EIM_D29__GPIO3_29	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__GPIO3_29	/;"	d
MX53_PAD_EIM_D29__IPU_CSI1_VSYNC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__IPU_CSI1_VSYNC	/;"	d
MX53_PAD_EIM_D29__IPU_DI0_PIN14	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__IPU_DI0_PIN14	/;"	d
MX53_PAD_EIM_D29__IPU_DI1_PIN15	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__IPU_DI1_PIN15	/;"	d
MX53_PAD_EIM_D29__IPU_DISPB0_SER_RS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__IPU_DISPB0_SER_RS	/;"	d
MX53_PAD_EIM_D29__UART2_CTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__UART2_CTS	/;"	d
MX53_PAD_EIM_D29__UART2_RTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D29__UART2_RTS	/;"	d
MX53_PAD_EIM_D30__EMI_WEIM_D_30	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__EMI_WEIM_D_30	/;"	d
MX53_PAD_EIM_D30__GPIO3_30	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__GPIO3_30	/;"	d
MX53_PAD_EIM_D30__IPU_CSI0_D_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__IPU_CSI0_D_3	/;"	d
MX53_PAD_EIM_D30__IPU_DI0_PIN11	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__IPU_DI0_PIN11	/;"	d
MX53_PAD_EIM_D30__IPU_DISP1_DAT_21	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__IPU_DISP1_DAT_21	/;"	d
MX53_PAD_EIM_D30__UART3_CTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__UART3_CTS	/;"	d
MX53_PAD_EIM_D30__USBOH3_USBH1_OC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__USBOH3_USBH1_OC	/;"	d
MX53_PAD_EIM_D30__USBOH3_USBH2_OC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D30__USBOH3_USBH2_OC	/;"	d
MX53_PAD_EIM_D31__EMI_WEIM_D_31	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__EMI_WEIM_D_31	/;"	d
MX53_PAD_EIM_D31__GPIO3_31	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__GPIO3_31	/;"	d
MX53_PAD_EIM_D31__IPU_CSI0_D_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__IPU_CSI0_D_2	/;"	d
MX53_PAD_EIM_D31__IPU_DI0_PIN12	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__IPU_DI0_PIN12	/;"	d
MX53_PAD_EIM_D31__IPU_DISP1_DAT_20	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__IPU_DISP1_DAT_20	/;"	d
MX53_PAD_EIM_D31__UART3_RTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__UART3_RTS	/;"	d
MX53_PAD_EIM_D31__USBOH3_USBH1_PWR	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__USBOH3_USBH1_PWR	/;"	d
MX53_PAD_EIM_D31__USBOH3_USBH2_PWR	imx53-pinfunc.h	/^#define MX53_PAD_EIM_D31__USBOH3_USBH2_PWR	/;"	d
MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA0__EMI_NAND_WEIM_DA_0	/;"	d
MX53_PAD_EIM_DA0__GPIO3_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA0__GPIO3_0	/;"	d
MX53_PAD_EIM_DA0__IPU_CSI1_D_9	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA0__IPU_CSI1_D_9	/;"	d
MX53_PAD_EIM_DA0__IPU_DISP1_DAT_9	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA0__IPU_DISP1_DAT_9	/;"	d
MX53_PAD_EIM_DA0__SRC_BT_CFG2_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA0__SRC_BT_CFG2_5	/;"	d
MX53_PAD_EIM_DA10__EMI_NAND_WEIM_DA_10	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA10__EMI_NAND_WEIM_DA_10	/;"	d
MX53_PAD_EIM_DA10__GPIO3_10	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA10__GPIO3_10	/;"	d
MX53_PAD_EIM_DA10__IPU_CSI1_DATA_EN	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA10__IPU_CSI1_DATA_EN	/;"	d
MX53_PAD_EIM_DA10__IPU_DI1_PIN15	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA10__IPU_DI1_PIN15	/;"	d
MX53_PAD_EIM_DA10__SRC_BT_CFG3_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA10__SRC_BT_CFG3_1	/;"	d
MX53_PAD_EIM_DA11__EMI_NAND_WEIM_DA_11	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA11__EMI_NAND_WEIM_DA_11	/;"	d
MX53_PAD_EIM_DA11__GPIO3_11	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA11__GPIO3_11	/;"	d
MX53_PAD_EIM_DA11__IPU_CSI1_HSYNC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA11__IPU_CSI1_HSYNC	/;"	d
MX53_PAD_EIM_DA11__IPU_DI1_PIN2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA11__IPU_DI1_PIN2	/;"	d
MX53_PAD_EIM_DA12__EMI_NAND_WEIM_DA_12	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA12__EMI_NAND_WEIM_DA_12	/;"	d
MX53_PAD_EIM_DA12__GPIO3_12	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA12__GPIO3_12	/;"	d
MX53_PAD_EIM_DA12__IPU_CSI1_VSYNC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA12__IPU_CSI1_VSYNC	/;"	d
MX53_PAD_EIM_DA12__IPU_DI1_PIN3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA12__IPU_DI1_PIN3	/;"	d
MX53_PAD_EIM_DA13__CCM_DI1_EXT_CLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA13__CCM_DI1_EXT_CLK	/;"	d
MX53_PAD_EIM_DA13__EMI_NAND_WEIM_DA_13	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA13__EMI_NAND_WEIM_DA_13	/;"	d
MX53_PAD_EIM_DA13__GPIO3_13	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA13__GPIO3_13	/;"	d
MX53_PAD_EIM_DA13__IPU_DI1_D0_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA13__IPU_DI1_D0_CS	/;"	d
MX53_PAD_EIM_DA14__CCM_DI0_EXT_CLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA14__CCM_DI0_EXT_CLK	/;"	d
MX53_PAD_EIM_DA14__EMI_NAND_WEIM_DA_14	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA14__EMI_NAND_WEIM_DA_14	/;"	d
MX53_PAD_EIM_DA14__GPIO3_14	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA14__GPIO3_14	/;"	d
MX53_PAD_EIM_DA14__IPU_DI1_D1_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA14__IPU_DI1_D1_CS	/;"	d
MX53_PAD_EIM_DA15__EMI_NAND_WEIM_DA_15	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA15__EMI_NAND_WEIM_DA_15	/;"	d
MX53_PAD_EIM_DA15__GPIO3_15	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA15__GPIO3_15	/;"	d
MX53_PAD_EIM_DA15__IPU_DI1_PIN1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA15__IPU_DI1_PIN1	/;"	d
MX53_PAD_EIM_DA15__IPU_DI1_PIN4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA15__IPU_DI1_PIN4	/;"	d
MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA1__EMI_NAND_WEIM_DA_1	/;"	d
MX53_PAD_EIM_DA1__GPIO3_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA1__GPIO3_1	/;"	d
MX53_PAD_EIM_DA1__IPU_CSI1_D_8	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA1__IPU_CSI1_D_8	/;"	d
MX53_PAD_EIM_DA1__IPU_DISP1_DAT_8	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA1__IPU_DISP1_DAT_8	/;"	d
MX53_PAD_EIM_DA1__SRC_BT_CFG2_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA1__SRC_BT_CFG2_4	/;"	d
MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA2__EMI_NAND_WEIM_DA_2	/;"	d
MX53_PAD_EIM_DA2__GPIO3_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA2__GPIO3_2	/;"	d
MX53_PAD_EIM_DA2__IPU_CSI1_D_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA2__IPU_CSI1_D_7	/;"	d
MX53_PAD_EIM_DA2__IPU_DISP1_DAT_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA2__IPU_DISP1_DAT_7	/;"	d
MX53_PAD_EIM_DA2__SRC_BT_CFG2_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA2__SRC_BT_CFG2_3	/;"	d
MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA3__EMI_NAND_WEIM_DA_3	/;"	d
MX53_PAD_EIM_DA3__GPIO3_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA3__GPIO3_3	/;"	d
MX53_PAD_EIM_DA3__IPU_CSI1_D_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA3__IPU_CSI1_D_6	/;"	d
MX53_PAD_EIM_DA3__IPU_DISP1_DAT_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA3__IPU_DISP1_DAT_6	/;"	d
MX53_PAD_EIM_DA3__SRC_BT_CFG2_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA3__SRC_BT_CFG2_2	/;"	d
MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA4__EMI_NAND_WEIM_DA_4	/;"	d
MX53_PAD_EIM_DA4__GPIO3_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA4__GPIO3_4	/;"	d
MX53_PAD_EIM_DA4__IPU_CSI1_D_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA4__IPU_CSI1_D_5	/;"	d
MX53_PAD_EIM_DA4__IPU_DISP1_DAT_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA4__IPU_DISP1_DAT_5	/;"	d
MX53_PAD_EIM_DA4__SRC_BT_CFG3_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA4__SRC_BT_CFG3_7	/;"	d
MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA5__EMI_NAND_WEIM_DA_5	/;"	d
MX53_PAD_EIM_DA5__GPIO3_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA5__GPIO3_5	/;"	d
MX53_PAD_EIM_DA5__IPU_CSI1_D_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA5__IPU_CSI1_D_4	/;"	d
MX53_PAD_EIM_DA5__IPU_DISP1_DAT_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA5__IPU_DISP1_DAT_4	/;"	d
MX53_PAD_EIM_DA5__SRC_BT_CFG3_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA5__SRC_BT_CFG3_6	/;"	d
MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA6__EMI_NAND_WEIM_DA_6	/;"	d
MX53_PAD_EIM_DA6__GPIO3_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA6__GPIO3_6	/;"	d
MX53_PAD_EIM_DA6__IPU_CSI1_D_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA6__IPU_CSI1_D_3	/;"	d
MX53_PAD_EIM_DA6__IPU_DISP1_DAT_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA6__IPU_DISP1_DAT_3	/;"	d
MX53_PAD_EIM_DA6__SRC_BT_CFG3_5	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA6__SRC_BT_CFG3_5	/;"	d
MX53_PAD_EIM_DA7__EMI_NAND_WEIM_DA_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA7__EMI_NAND_WEIM_DA_7	/;"	d
MX53_PAD_EIM_DA7__GPIO3_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA7__GPIO3_7	/;"	d
MX53_PAD_EIM_DA7__IPU_CSI1_D_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA7__IPU_CSI1_D_2	/;"	d
MX53_PAD_EIM_DA7__IPU_DISP1_DAT_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA7__IPU_DISP1_DAT_2	/;"	d
MX53_PAD_EIM_DA7__SRC_BT_CFG3_4	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA7__SRC_BT_CFG3_4	/;"	d
MX53_PAD_EIM_DA8__EMI_NAND_WEIM_DA_8	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA8__EMI_NAND_WEIM_DA_8	/;"	d
MX53_PAD_EIM_DA8__GPIO3_8	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA8__GPIO3_8	/;"	d
MX53_PAD_EIM_DA8__IPU_CSI1_D_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA8__IPU_CSI1_D_1	/;"	d
MX53_PAD_EIM_DA8__IPU_DISP1_DAT_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA8__IPU_DISP1_DAT_1	/;"	d
MX53_PAD_EIM_DA8__SRC_BT_CFG3_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA8__SRC_BT_CFG3_3	/;"	d
MX53_PAD_EIM_DA9__EMI_NAND_WEIM_DA_9	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA9__EMI_NAND_WEIM_DA_9	/;"	d
MX53_PAD_EIM_DA9__GPIO3_9	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA9__GPIO3_9	/;"	d
MX53_PAD_EIM_DA9__IPU_CSI1_D_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA9__IPU_CSI1_D_0	/;"	d
MX53_PAD_EIM_DA9__IPU_DISP1_DAT_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA9__IPU_DISP1_DAT_0	/;"	d
MX53_PAD_EIM_DA9__SRC_BT_CFG3_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_DA9__SRC_BT_CFG3_2	/;"	d
MX53_PAD_EIM_EB0__EMI_WEIM_EB_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB0__EMI_WEIM_EB_0	/;"	d
MX53_PAD_EIM_EB0__GPC_PMIC_RDY	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB0__GPC_PMIC_RDY	/;"	d
MX53_PAD_EIM_EB0__GPIO2_28	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB0__GPIO2_28	/;"	d
MX53_PAD_EIM_EB0__IPU_CSI1_D_11	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB0__IPU_CSI1_D_11	/;"	d
MX53_PAD_EIM_EB0__IPU_DISP1_DAT_11	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB0__IPU_DISP1_DAT_11	/;"	d
MX53_PAD_EIM_EB0__SRC_BT_CFG2_7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB0__SRC_BT_CFG2_7	/;"	d
MX53_PAD_EIM_EB1__EMI_WEIM_EB_1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB1__EMI_WEIM_EB_1	/;"	d
MX53_PAD_EIM_EB1__GPIO2_29	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB1__GPIO2_29	/;"	d
MX53_PAD_EIM_EB1__IPU_CSI1_D_10	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB1__IPU_CSI1_D_10	/;"	d
MX53_PAD_EIM_EB1__IPU_DISP1_DAT_10	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB1__IPU_DISP1_DAT_10	/;"	d
MX53_PAD_EIM_EB1__SRC_BT_CFG2_6	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB1__SRC_BT_CFG2_6	/;"	d
MX53_PAD_EIM_EB2__CCM_DI1_EXT_CLK	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB2__CCM_DI1_EXT_CLK	/;"	d
MX53_PAD_EIM_EB2__ECSPI1_SS0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB2__ECSPI1_SS0	/;"	d
MX53_PAD_EIM_EB2__EMI_WEIM_EB_2	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB2__EMI_WEIM_EB_2	/;"	d
MX53_PAD_EIM_EB2__GPIO2_30	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB2__GPIO2_30	/;"	d
MX53_PAD_EIM_EB2__I2C2_SCL	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB2__I2C2_SCL	/;"	d
MX53_PAD_EIM_EB2__IPU_SER_DISP1_CS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB2__IPU_SER_DISP1_CS	/;"	d
MX53_PAD_EIM_EB3__EMI_WEIM_EB_3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__EMI_WEIM_EB_3	/;"	d
MX53_PAD_EIM_EB3__GPIO2_31	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__GPIO2_31	/;"	d
MX53_PAD_EIM_EB3__IPU_CSI1_HSYNC	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__IPU_CSI1_HSYNC	/;"	d
MX53_PAD_EIM_EB3__IPU_DI1_PIN16	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__IPU_DI1_PIN16	/;"	d
MX53_PAD_EIM_EB3__IPU_DI1_PIN3	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__IPU_DI1_PIN3	/;"	d
MX53_PAD_EIM_EB3__UART1_RI	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__UART1_RI	/;"	d
MX53_PAD_EIM_EB3__UART3_RTS	imx53-pinfunc.h	/^#define MX53_PAD_EIM_EB3__UART3_RTS	/;"	d
MX53_PAD_EIM_LBA__ECSPI2_SS1	imx53-pinfunc.h	/^#define MX53_PAD_EIM_LBA__ECSPI2_SS1	/;"	d
MX53_PAD_EIM_LBA__EMI_WEIM_LBA	imx53-pinfunc.h	/^#define MX53_PAD_EIM_LBA__EMI_WEIM_LBA	/;"	d
MX53_PAD_EIM_LBA__GPIO2_27	imx53-pinfunc.h	/^#define MX53_PAD_EIM_LBA__GPIO2_27	/;"	d
MX53_PAD_EIM_LBA__IPU_DI1_PIN17	imx53-pinfunc.h	/^#define MX53_PAD_EIM_LBA__IPU_DI1_PIN17	/;"	d
MX53_PAD_EIM_LBA__SRC_BT_CFG1_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_LBA__SRC_BT_CFG1_0	/;"	d
MX53_PAD_EIM_OE__ECSPI2_MISO	imx53-pinfunc.h	/^#define MX53_PAD_EIM_OE__ECSPI2_MISO	/;"	d
MX53_PAD_EIM_OE__EMI_WEIM_OE	imx53-pinfunc.h	/^#define MX53_PAD_EIM_OE__EMI_WEIM_OE	/;"	d
MX53_PAD_EIM_OE__GPIO2_25	imx53-pinfunc.h	/^#define MX53_PAD_EIM_OE__GPIO2_25	/;"	d
MX53_PAD_EIM_OE__IPU_DI1_PIN7	imx53-pinfunc.h	/^#define MX53_PAD_EIM_OE__IPU_DI1_PIN7	/;"	d
MX53_PAD_EIM_OE__USBPHY2_IDDIG	imx53-pinfunc.h	/^#define MX53_PAD_EIM_OE__USBPHY2_IDDIG	/;"	d
MX53_PAD_EIM_RW__ECSPI2_SS0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_RW__ECSPI2_SS0	/;"	d
MX53_PAD_EIM_RW__EMI_WEIM_RW	imx53-pinfunc.h	/^#define MX53_PAD_EIM_RW__EMI_WEIM_RW	/;"	d
MX53_PAD_EIM_RW__GPIO2_26	imx53-pinfunc.h	/^#define MX53_PAD_EIM_RW__GPIO2_26	/;"	d
MX53_PAD_EIM_RW__IPU_DI1_PIN8	imx53-pinfunc.h	/^#define MX53_PAD_EIM_RW__IPU_DI1_PIN8	/;"	d
MX53_PAD_EIM_RW__USBPHY2_HOSTDISCONNECT	imx53-pinfunc.h	/^#define MX53_PAD_EIM_RW__USBPHY2_HOSTDISCONNECT	/;"	d
MX53_PAD_EIM_WAIT__EMI_WEIM_DTACK_B	imx53-pinfunc.h	/^#define MX53_PAD_EIM_WAIT__EMI_WEIM_DTACK_B	/;"	d
MX53_PAD_EIM_WAIT__EMI_WEIM_WAIT	imx53-pinfunc.h	/^#define MX53_PAD_EIM_WAIT__EMI_WEIM_WAIT	/;"	d
MX53_PAD_EIM_WAIT__GPIO5_0	imx53-pinfunc.h	/^#define MX53_PAD_EIM_WAIT__GPIO5_0	/;"	d
MX53_PAD_FEC_CRS_DV__ESAI1_SCKT	imx53-pinfunc.h	/^#define MX53_PAD_FEC_CRS_DV__ESAI1_SCKT	/;"	d
MX53_PAD_FEC_CRS_DV__FEC_RX_DV	imx53-pinfunc.h	/^#define MX53_PAD_FEC_CRS_DV__FEC_RX_DV	/;"	d
MX53_PAD_FEC_CRS_DV__GPIO1_25	imx53-pinfunc.h	/^#define MX53_PAD_FEC_CRS_DV__GPIO1_25	/;"	d
MX53_PAD_FEC_MDC__ESAI1_TX5_RX0	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDC__ESAI1_TX5_RX0	/;"	d
MX53_PAD_FEC_MDC__FEC_MDC	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDC__FEC_MDC	/;"	d
MX53_PAD_FEC_MDC__GPIO1_31	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDC__GPIO1_31	/;"	d
MX53_PAD_FEC_MDC__MLB_MLBDAT	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDC__MLB_MLBDAT	/;"	d
MX53_PAD_FEC_MDC__RTC_CE_RTC_ALARM1_TRIG	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDC__RTC_CE_RTC_ALARM1_TRIG	/;"	d
MX53_PAD_FEC_MDC__USBPHY2_DATAOUT_1	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDC__USBPHY2_DATAOUT_1	/;"	d
MX53_PAD_FEC_MDIO__EMI_EMI_DEBUG_49	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__EMI_EMI_DEBUG_49	/;"	d
MX53_PAD_FEC_MDIO__ESAI1_SCKR	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__ESAI1_SCKR	/;"	d
MX53_PAD_FEC_MDIO__FEC_COL	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__FEC_COL	/;"	d
MX53_PAD_FEC_MDIO__FEC_MDIO	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__FEC_MDIO	/;"	d
MX53_PAD_FEC_MDIO__GPIO1_22	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__GPIO1_22	/;"	d
MX53_PAD_FEC_MDIO__RTC_CE_RTC_PS2	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__RTC_CE_RTC_PS2	/;"	d
MX53_PAD_FEC_MDIO__SDMA_DEBUG_BUS_DEVICE_3	imx53-pinfunc.h	/^#define MX53_PAD_FEC_MDIO__SDMA_DEBUG_BUS_DEVICE_3	/;"	d
MX53_PAD_FEC_REF_CLK__EMI_EMI_DEBUG_50	imx53-pinfunc.h	/^#define MX53_PAD_FEC_REF_CLK__EMI_EMI_DEBUG_50	/;"	d
MX53_PAD_FEC_REF_CLK__ESAI1_FSR	imx53-pinfunc.h	/^#define MX53_PAD_FEC_REF_CLK__ESAI1_FSR	/;"	d
MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	imx53-pinfunc.h	/^#define MX53_PAD_FEC_REF_CLK__FEC_TX_CLK	/;"	d
MX53_PAD_FEC_REF_CLK__GPIO1_23	imx53-pinfunc.h	/^#define MX53_PAD_FEC_REF_CLK__GPIO1_23	/;"	d
MX53_PAD_FEC_REF_CLK__SDMA_DEBUG_BUS_DEVICE_4	imx53-pinfunc.h	/^#define MX53_PAD_FEC_REF_CLK__SDMA_DEBUG_BUS_DEVICE_4	/;"	d
MX53_PAD_FEC_RXD0__ESAI1_HCKT	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD0__ESAI1_HCKT	/;"	d
MX53_PAD_FEC_RXD0__FEC_RDATA_0	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD0__FEC_RDATA_0	/;"	d
MX53_PAD_FEC_RXD0__GPIO1_27	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD0__GPIO1_27	/;"	d
MX53_PAD_FEC_RXD0__OSC32k_32K_OUT	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD0__OSC32k_32K_OUT	/;"	d
MX53_PAD_FEC_RXD1__ESAI1_FST	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD1__ESAI1_FST	/;"	d
MX53_PAD_FEC_RXD1__FEC_RDATA_1	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD1__FEC_RDATA_1	/;"	d
MX53_PAD_FEC_RXD1__GPIO1_26	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD1__GPIO1_26	/;"	d
MX53_PAD_FEC_RXD1__MLB_MLBSIG	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD1__MLB_MLBSIG	/;"	d
MX53_PAD_FEC_RXD1__RTC_CE_RTC_PS1	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RXD1__RTC_CE_RTC_PS1	/;"	d
MX53_PAD_FEC_RX_ER__ESAI1_HCKR	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RX_ER__ESAI1_HCKR	/;"	d
MX53_PAD_FEC_RX_ER__FEC_RX_CLK	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RX_ER__FEC_RX_CLK	/;"	d
MX53_PAD_FEC_RX_ER__FEC_RX_ER	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RX_ER__FEC_RX_ER	/;"	d
MX53_PAD_FEC_RX_ER__GPIO1_24	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RX_ER__GPIO1_24	/;"	d
MX53_PAD_FEC_RX_ER__RTC_CE_RTC_PS3	imx53-pinfunc.h	/^#define MX53_PAD_FEC_RX_ER__RTC_CE_RTC_PS3	/;"	d
MX53_PAD_FEC_TXD0__ESAI1_TX4_RX1	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD0__ESAI1_TX4_RX1	/;"	d
MX53_PAD_FEC_TXD0__FEC_TDATA_0	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD0__FEC_TDATA_0	/;"	d
MX53_PAD_FEC_TXD0__GPIO1_30	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD0__GPIO1_30	/;"	d
MX53_PAD_FEC_TXD0__USBPHY2_DATAOUT_0	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD0__USBPHY2_DATAOUT_0	/;"	d
MX53_PAD_FEC_TXD1__ESAI1_TX2_RX3	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD1__ESAI1_TX2_RX3	/;"	d
MX53_PAD_FEC_TXD1__FEC_TDATA_1	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD1__FEC_TDATA_1	/;"	d
MX53_PAD_FEC_TXD1__GPIO1_29	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD1__GPIO1_29	/;"	d
MX53_PAD_FEC_TXD1__MLB_MLBCLK	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD1__MLB_MLBCLK	/;"	d
MX53_PAD_FEC_TXD1__RTC_CE_RTC_PRSC_CLK	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TXD1__RTC_CE_RTC_PRSC_CLK	/;"	d
MX53_PAD_FEC_TX_EN__ESAI1_TX3_RX2	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TX_EN__ESAI1_TX3_RX2	/;"	d
MX53_PAD_FEC_TX_EN__FEC_TX_EN	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TX_EN__FEC_TX_EN	/;"	d
MX53_PAD_FEC_TX_EN__GPIO1_28	imx53-pinfunc.h	/^#define MX53_PAD_FEC_TX_EN__GPIO1_28	/;"	d
MX53_PAD_GPIO_0__CCM_CLKO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__CCM_CLKO	/;"	d
MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__CCM_SSI_EXT1_CLK	/;"	d
MX53_PAD_GPIO_0__CSU_TD	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__CSU_TD	/;"	d
MX53_PAD_GPIO_0__EPIT1_EPITO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__EPIT1_EPITO	/;"	d
MX53_PAD_GPIO_0__GPIO1_0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__GPIO1_0	/;"	d
MX53_PAD_GPIO_0__KPP_COL_5	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__KPP_COL_5	/;"	d
MX53_PAD_GPIO_0__SRTC_ALARM_DEB	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__SRTC_ALARM_DEB	/;"	d
MX53_PAD_GPIO_0__USBOH3_USBH1_PWR	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_0__USBOH3_USBH1_PWR	/;"	d
MX53_PAD_GPIO_10__GPIO4_0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_10__GPIO4_0	/;"	d
MX53_PAD_GPIO_10__OSC32k_32K_OUT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_10__OSC32k_32K_OUT	/;"	d
MX53_PAD_GPIO_11__GPIO4_1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_11__GPIO4_1	/;"	d
MX53_PAD_GPIO_12__GPIO4_2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_12__GPIO4_2	/;"	d
MX53_PAD_GPIO_13__GPIO4_3	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_13__GPIO4_3	/;"	d
MX53_PAD_GPIO_14__GPIO4_4	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_14__GPIO4_4	/;"	d
MX53_PAD_GPIO_16__ESAI1_TX3_RX2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__ESAI1_TX3_RX2	/;"	d
MX53_PAD_GPIO_16__GPIO7_11	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__GPIO7_11	/;"	d
MX53_PAD_GPIO_16__I2C3_SDA	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__I2C3_SDA	/;"	d
MX53_PAD_GPIO_16__RTC_CE_RTC_EXT_TRIG1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__RTC_CE_RTC_EXT_TRIG1	/;"	d
MX53_PAD_GPIO_16__SJC_DE_B	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__SJC_DE_B	/;"	d
MX53_PAD_GPIO_16__SPDIF_IN1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__SPDIF_IN1	/;"	d
MX53_PAD_GPIO_16__TZIC_PWRFAIL_INT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_16__TZIC_PWRFAIL_INT	/;"	d
MX53_PAD_GPIO_17__ESAI1_TX0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__ESAI1_TX0	/;"	d
MX53_PAD_GPIO_17__GPC_PMIC_RDY	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__GPC_PMIC_RDY	/;"	d
MX53_PAD_GPIO_17__GPIO7_12	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__GPIO7_12	/;"	d
MX53_PAD_GPIO_17__IPU_SNOOP2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__IPU_SNOOP2	/;"	d
MX53_PAD_GPIO_17__RTC_CE_RTC_FSV_TRIG	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__RTC_CE_RTC_FSV_TRIG	/;"	d
MX53_PAD_GPIO_17__SDMA_EXT_EVENT_0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__SDMA_EXT_EVENT_0	/;"	d
MX53_PAD_GPIO_17__SJC_JTAG_ACT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__SJC_JTAG_ACT	/;"	d
MX53_PAD_GPIO_17__SPDIF_OUT1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_17__SPDIF_OUT1	/;"	d
MX53_PAD_GPIO_18__CCM_ASRC_EXT_CLK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__CCM_ASRC_EXT_CLK	/;"	d
MX53_PAD_GPIO_18__ESAI1_TX1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__ESAI1_TX1	/;"	d
MX53_PAD_GPIO_18__ESDHC1_LCTL	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__ESDHC1_LCTL	/;"	d
MX53_PAD_GPIO_18__GPIO7_13	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__GPIO7_13	/;"	d
MX53_PAD_GPIO_18__OWIRE_LINE	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__OWIRE_LINE	/;"	d
MX53_PAD_GPIO_18__RTC_CE_RTC_ALARM2_TRIG	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__RTC_CE_RTC_ALARM2_TRIG	/;"	d
MX53_PAD_GPIO_18__SDMA_EXT_EVENT_1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__SDMA_EXT_EVENT_1	/;"	d
MX53_PAD_GPIO_18__SRC_SYSTEM_RST	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_18__SRC_SYSTEM_RST	/;"	d
MX53_PAD_GPIO_19__CCM_CLKO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__CCM_CLKO	/;"	d
MX53_PAD_GPIO_19__ECSPI1_RDY	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__ECSPI1_RDY	/;"	d
MX53_PAD_GPIO_19__FEC_TDATA_3	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__FEC_TDATA_3	/;"	d
MX53_PAD_GPIO_19__GPIO4_5	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__GPIO4_5	/;"	d
MX53_PAD_GPIO_19__KPP_COL_5	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__KPP_COL_5	/;"	d
MX53_PAD_GPIO_19__RTC_CE_RTC_EXT_TRIG2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__RTC_CE_RTC_EXT_TRIG2	/;"	d
MX53_PAD_GPIO_19__SPDIF_OUT1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__SPDIF_OUT1	/;"	d
MX53_PAD_GPIO_19__SRC_INT_BOOT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_19__SRC_INT_BOOT	/;"	d
MX53_PAD_GPIO_1__CCM_SSI_EXT2_CLK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__CCM_SSI_EXT2_CLK	/;"	d
MX53_PAD_GPIO_1__ESAI1_SCKR	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__ESAI1_SCKR	/;"	d
MX53_PAD_GPIO_1__ESDHC1_CD	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__ESDHC1_CD	/;"	d
MX53_PAD_GPIO_1__GPIO1_1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__GPIO1_1	/;"	d
MX53_PAD_GPIO_1__KPP_ROW_5	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__KPP_ROW_5	/;"	d
MX53_PAD_GPIO_1__PWM2_PWMO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__PWM2_PWMO	/;"	d
MX53_PAD_GPIO_1__SRC_TESTER_ACK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__SRC_TESTER_ACK	/;"	d
MX53_PAD_GPIO_1__WDOG2_WDOG_B	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_1__WDOG2_WDOG_B	/;"	d
MX53_PAD_GPIO_2__CCM_CCM_OUT_1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__CCM_CCM_OUT_1	/;"	d
MX53_PAD_GPIO_2__CSU_CSU_ALARM_AUT_0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__CSU_CSU_ALARM_AUT_0	/;"	d
MX53_PAD_GPIO_2__ESAI1_FST	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__ESAI1_FST	/;"	d
MX53_PAD_GPIO_2__ESDHC2_WP	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__ESDHC2_WP	/;"	d
MX53_PAD_GPIO_2__GPIO1_2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__GPIO1_2	/;"	d
MX53_PAD_GPIO_2__KPP_ROW_6	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__KPP_ROW_6	/;"	d
MX53_PAD_GPIO_2__MLB_MLBDAT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__MLB_MLBDAT	/;"	d
MX53_PAD_GPIO_2__OBSERVE_MUX_OBSRV_INT_OUT2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_2__OBSERVE_MUX_OBSRV_INT_OUT2	/;"	d
MX53_PAD_GPIO_3__CCM_CLKO2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__CCM_CLKO2	/;"	d
MX53_PAD_GPIO_3__DPLLIP1_TOG_EN	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__DPLLIP1_TOG_EN	/;"	d
MX53_PAD_GPIO_3__ESAI1_HCKR	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__ESAI1_HCKR	/;"	d
MX53_PAD_GPIO_3__GPIO1_3	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__GPIO1_3	/;"	d
MX53_PAD_GPIO_3__I2C3_SCL	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__I2C3_SCL	/;"	d
MX53_PAD_GPIO_3__MLB_MLBCLK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__MLB_MLBCLK	/;"	d
MX53_PAD_GPIO_3__OBSERVE_MUX_OBSRV_INT_OUT0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__OBSERVE_MUX_OBSRV_INT_OUT0	/;"	d
MX53_PAD_GPIO_3__USBOH3_USBH1_OC	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_3__USBOH3_USBH1_OC	/;"	d
MX53_PAD_GPIO_4__CCM_CCM_OUT_2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__CCM_CCM_OUT_2	/;"	d
MX53_PAD_GPIO_4__CSU_CSU_ALARM_AUT_1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__CSU_CSU_ALARM_AUT_1	/;"	d
MX53_PAD_GPIO_4__ESAI1_HCKT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__ESAI1_HCKT	/;"	d
MX53_PAD_GPIO_4__ESDHC2_CD	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__ESDHC2_CD	/;"	d
MX53_PAD_GPIO_4__GPIO1_4	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__GPIO1_4	/;"	d
MX53_PAD_GPIO_4__KPP_COL_7	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__KPP_COL_7	/;"	d
MX53_PAD_GPIO_4__OBSERVE_MUX_OBSRV_INT_OUT3	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__OBSERVE_MUX_OBSRV_INT_OUT3	/;"	d
MX53_PAD_GPIO_4__SCC_SEC_STATE	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_4__SCC_SEC_STATE	/;"	d
MX53_PAD_GPIO_5__CCM_CLKO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__CCM_CLKO	/;"	d
MX53_PAD_GPIO_5__CCM_PLL1_BYP	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__CCM_PLL1_BYP	/;"	d
MX53_PAD_GPIO_5__CSU_CSU_ALARM_AUT_2	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__CSU_CSU_ALARM_AUT_2	/;"	d
MX53_PAD_GPIO_5__ESAI1_TX2_RX3	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__ESAI1_TX2_RX3	/;"	d
MX53_PAD_GPIO_5__GPIO1_5	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__GPIO1_5	/;"	d
MX53_PAD_GPIO_5__I2C3_SCL	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__I2C3_SCL	/;"	d
MX53_PAD_GPIO_5__KPP_ROW_7	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__KPP_ROW_7	/;"	d
MX53_PAD_GPIO_5__OBSERVE_MUX_OBSRV_INT_OUT4	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_5__OBSERVE_MUX_OBSRV_INT_OUT4	/;"	d
MX53_PAD_GPIO_6__CCM_CCM_OUT_0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__CCM_CCM_OUT_0	/;"	d
MX53_PAD_GPIO_6__CSU_CSU_INT_DEB	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__CSU_CSU_INT_DEB	/;"	d
MX53_PAD_GPIO_6__ESAI1_SCKT	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__ESAI1_SCKT	/;"	d
MX53_PAD_GPIO_6__ESDHC2_LCTL	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__ESDHC2_LCTL	/;"	d
MX53_PAD_GPIO_6__GPIO1_6	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__GPIO1_6	/;"	d
MX53_PAD_GPIO_6__I2C3_SDA	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__I2C3_SDA	/;"	d
MX53_PAD_GPIO_6__MLB_MLBSIG	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__MLB_MLBSIG	/;"	d
MX53_PAD_GPIO_6__OBSERVE_MUX_OBSRV_INT_OUT1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_6__OBSERVE_MUX_OBSRV_INT_OUT1	/;"	d
MX53_PAD_GPIO_7__CAN1_TXCAN	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__CAN1_TXCAN	/;"	d
MX53_PAD_GPIO_7__CCM_PLL2_BYP	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__CCM_PLL2_BYP	/;"	d
MX53_PAD_GPIO_7__EPIT1_EPITO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__EPIT1_EPITO	/;"	d
MX53_PAD_GPIO_7__ESAI1_TX4_RX1	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__ESAI1_TX4_RX1	/;"	d
MX53_PAD_GPIO_7__FIRI_RXD	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__FIRI_RXD	/;"	d
MX53_PAD_GPIO_7__GPIO1_7	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__GPIO1_7	/;"	d
MX53_PAD_GPIO_7__SPDIF_PLOCK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__SPDIF_PLOCK	/;"	d
MX53_PAD_GPIO_7__UART2_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_7__UART2_TXD_MUX	/;"	d
MX53_PAD_GPIO_8__CAN1_RXCAN	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__CAN1_RXCAN	/;"	d
MX53_PAD_GPIO_8__CCM_PLL3_BYP	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__CCM_PLL3_BYP	/;"	d
MX53_PAD_GPIO_8__EPIT2_EPITO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__EPIT2_EPITO	/;"	d
MX53_PAD_GPIO_8__ESAI1_TX5_RX0	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__ESAI1_TX5_RX0	/;"	d
MX53_PAD_GPIO_8__FIRI_TXD	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__FIRI_TXD	/;"	d
MX53_PAD_GPIO_8__GPIO1_8	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__GPIO1_8	/;"	d
MX53_PAD_GPIO_8__SPDIF_SRCLK	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__SPDIF_SRCLK	/;"	d
MX53_PAD_GPIO_8__UART2_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_8__UART2_RXD_MUX	/;"	d
MX53_PAD_GPIO_9__CCM_REF_EN_B	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__CCM_REF_EN_B	/;"	d
MX53_PAD_GPIO_9__ESAI1_FSR	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__ESAI1_FSR	/;"	d
MX53_PAD_GPIO_9__ESDHC1_WP	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__ESDHC1_WP	/;"	d
MX53_PAD_GPIO_9__GPIO1_9	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__GPIO1_9	/;"	d
MX53_PAD_GPIO_9__KPP_COL_6	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__KPP_COL_6	/;"	d
MX53_PAD_GPIO_9__PWM1_PWMO	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__PWM1_PWMO	/;"	d
MX53_PAD_GPIO_9__SCC_FAIL_STATE	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__SCC_FAIL_STATE	/;"	d
MX53_PAD_GPIO_9__WDOG1_WDOG_B	imx53-pinfunc.h	/^#define MX53_PAD_GPIO_9__WDOG1_WDOG_B	/;"	d
MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__AUDMUX_AUD5_TXC	/;"	d
MX53_PAD_KEY_COL0__ECSPI1_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__ECSPI1_SCLK	/;"	d
MX53_PAD_KEY_COL0__FEC_RDATA_3	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__FEC_RDATA_3	/;"	d
MX53_PAD_KEY_COL0__GPIO4_6	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__GPIO4_6	/;"	d
MX53_PAD_KEY_COL0__KPP_COL_0	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__KPP_COL_0	/;"	d
MX53_PAD_KEY_COL0__SRC_ANY_PU_RST	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__SRC_ANY_PU_RST	/;"	d
MX53_PAD_KEY_COL0__UART4_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL0__UART4_TXD_MUX	/;"	d
MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__AUDMUX_AUD5_TXFS	/;"	d
MX53_PAD_KEY_COL1__ECSPI1_MISO	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__ECSPI1_MISO	/;"	d
MX53_PAD_KEY_COL1__FEC_RX_CLK	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__FEC_RX_CLK	/;"	d
MX53_PAD_KEY_COL1__GPIO4_8	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__GPIO4_8	/;"	d
MX53_PAD_KEY_COL1__KPP_COL_1	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__KPP_COL_1	/;"	d
MX53_PAD_KEY_COL1__UART5_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__UART5_TXD_MUX	/;"	d
MX53_PAD_KEY_COL1__USBPHY1_TXREADY	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL1__USBPHY1_TXREADY	/;"	d
MX53_PAD_KEY_COL2__CAN1_TXCAN	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__CAN1_TXCAN	/;"	d
MX53_PAD_KEY_COL2__ECSPI1_SS1	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__ECSPI1_SS1	/;"	d
MX53_PAD_KEY_COL2__FEC_MDIO	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__FEC_MDIO	/;"	d
MX53_PAD_KEY_COL2__FEC_RDATA_2	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__FEC_RDATA_2	/;"	d
MX53_PAD_KEY_COL2__GPIO4_10	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__GPIO4_10	/;"	d
MX53_PAD_KEY_COL2__KPP_COL_2	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__KPP_COL_2	/;"	d
MX53_PAD_KEY_COL2__USBPHY1_RXACTIVE	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL2__USBPHY1_RXACTIVE	/;"	d
MX53_PAD_KEY_COL3__ECSPI1_SS3	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__ECSPI1_SS3	/;"	d
MX53_PAD_KEY_COL3__FEC_CRS	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__FEC_CRS	/;"	d
MX53_PAD_KEY_COL3__GPIO4_12	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__GPIO4_12	/;"	d
MX53_PAD_KEY_COL3__I2C2_SCL	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__I2C2_SCL	/;"	d
MX53_PAD_KEY_COL3__KPP_COL_3	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__KPP_COL_3	/;"	d
MX53_PAD_KEY_COL3__SPDIF_IN1	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__SPDIF_IN1	/;"	d
MX53_PAD_KEY_COL3__USBOH3_H2_DP	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__USBOH3_H2_DP	/;"	d
MX53_PAD_KEY_COL3__USBPHY1_SIECLOCK	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL3__USBPHY1_SIECLOCK	/;"	d
MX53_PAD_KEY_COL4__CAN2_TXCAN	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__CAN2_TXCAN	/;"	d
MX53_PAD_KEY_COL4__GPIO4_14	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__GPIO4_14	/;"	d
MX53_PAD_KEY_COL4__IPU_SISG_4	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__IPU_SISG_4	/;"	d
MX53_PAD_KEY_COL4__KPP_COL_4	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__KPP_COL_4	/;"	d
MX53_PAD_KEY_COL4__UART5_RTS	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__UART5_RTS	/;"	d
MX53_PAD_KEY_COL4__USBOH3_USBOTG_OC	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__USBOH3_USBOTG_OC	/;"	d
MX53_PAD_KEY_COL4__USBPHY1_LINESTATE_1	imx53-pinfunc.h	/^#define MX53_PAD_KEY_COL4__USBPHY1_LINESTATE_1	/;"	d
MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW0__AUDMUX_AUD5_TXD	/;"	d
MX53_PAD_KEY_ROW0__ECSPI1_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW0__ECSPI1_MOSI	/;"	d
MX53_PAD_KEY_ROW0__FEC_TX_ER	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW0__FEC_TX_ER	/;"	d
MX53_PAD_KEY_ROW0__GPIO4_7	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW0__GPIO4_7	/;"	d
MX53_PAD_KEY_ROW0__KPP_ROW_0	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW0__KPP_ROW_0	/;"	d
MX53_PAD_KEY_ROW0__UART4_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW0__UART4_RXD_MUX	/;"	d
MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__AUDMUX_AUD5_RXD	/;"	d
MX53_PAD_KEY_ROW1__ECSPI1_SS0	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__ECSPI1_SS0	/;"	d
MX53_PAD_KEY_ROW1__FEC_COL	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__FEC_COL	/;"	d
MX53_PAD_KEY_ROW1__GPIO4_9	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__GPIO4_9	/;"	d
MX53_PAD_KEY_ROW1__KPP_ROW_1	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__KPP_ROW_1	/;"	d
MX53_PAD_KEY_ROW1__UART5_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__UART5_RXD_MUX	/;"	d
MX53_PAD_KEY_ROW1__USBPHY1_RXVALID	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW1__USBPHY1_RXVALID	/;"	d
MX53_PAD_KEY_ROW2__CAN1_RXCAN	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__CAN1_RXCAN	/;"	d
MX53_PAD_KEY_ROW2__ECSPI1_SS2	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__ECSPI1_SS2	/;"	d
MX53_PAD_KEY_ROW2__FEC_MDC	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__FEC_MDC	/;"	d
MX53_PAD_KEY_ROW2__FEC_TDATA_2	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__FEC_TDATA_2	/;"	d
MX53_PAD_KEY_ROW2__GPIO4_11	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__GPIO4_11	/;"	d
MX53_PAD_KEY_ROW2__KPP_ROW_2	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__KPP_ROW_2	/;"	d
MX53_PAD_KEY_ROW2__USBPHY1_RXERROR	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW2__USBPHY1_RXERROR	/;"	d
MX53_PAD_KEY_ROW3__CCM_ASRC_EXT_CLK	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__CCM_ASRC_EXT_CLK	/;"	d
MX53_PAD_KEY_ROW3__CCM_PLL4_BYP	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__CCM_PLL4_BYP	/;"	d
MX53_PAD_KEY_ROW3__GPIO4_13	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__GPIO4_13	/;"	d
MX53_PAD_KEY_ROW3__I2C2_SDA	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__I2C2_SDA	/;"	d
MX53_PAD_KEY_ROW3__KPP_ROW_3	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__KPP_ROW_3	/;"	d
MX53_PAD_KEY_ROW3__OSC32K_32K_OUT	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__OSC32K_32K_OUT	/;"	d
MX53_PAD_KEY_ROW3__USBOH3_H2_DM	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__USBOH3_H2_DM	/;"	d
MX53_PAD_KEY_ROW3__USBPHY1_LINESTATE_0	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW3__USBPHY1_LINESTATE_0	/;"	d
MX53_PAD_KEY_ROW4__CAN2_RXCAN	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__CAN2_RXCAN	/;"	d
MX53_PAD_KEY_ROW4__GPIO4_15	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__GPIO4_15	/;"	d
MX53_PAD_KEY_ROW4__IPU_SISG_5	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__IPU_SISG_5	/;"	d
MX53_PAD_KEY_ROW4__KPP_ROW_4	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__KPP_ROW_4	/;"	d
MX53_PAD_KEY_ROW4__UART5_CTS	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__UART5_CTS	/;"	d
MX53_PAD_KEY_ROW4__USBOH3_USBOTG_PWR	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__USBOH3_USBOTG_PWR	/;"	d
MX53_PAD_KEY_ROW4__USBPHY1_VBUSVALID	imx53-pinfunc.h	/^#define MX53_PAD_KEY_ROW4__USBPHY1_VBUSVALID	/;"	d
MX53_PAD_LVDS0_CLK_P__GPIO7_24	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_CLK_P__GPIO7_24	/;"	d
MX53_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_CLK_P__LDB_LVDS0_CLK	/;"	d
MX53_PAD_LVDS0_TX0_P__GPIO7_30	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX0_P__GPIO7_30	/;"	d
MX53_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX0_P__LDB_LVDS0_TX0	/;"	d
MX53_PAD_LVDS0_TX1_P__GPIO7_28	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX1_P__GPIO7_28	/;"	d
MX53_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX1_P__LDB_LVDS0_TX1	/;"	d
MX53_PAD_LVDS0_TX2_P__GPIO7_26	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX2_P__GPIO7_26	/;"	d
MX53_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX2_P__LDB_LVDS0_TX2	/;"	d
MX53_PAD_LVDS0_TX3_P__GPIO7_22	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX3_P__GPIO7_22	/;"	d
MX53_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3	imx53-pinfunc.h	/^#define MX53_PAD_LVDS0_TX3_P__LDB_LVDS0_TX3	/;"	d
MX53_PAD_LVDS1_CLK_P__GPIO6_26	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_CLK_P__GPIO6_26	/;"	d
MX53_PAD_LVDS1_CLK_P__LDB_LVDS1_CLK	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_CLK_P__LDB_LVDS1_CLK	/;"	d
MX53_PAD_LVDS1_TX0_P__GPIO6_30	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX0_P__GPIO6_30	/;"	d
MX53_PAD_LVDS1_TX0_P__LDB_LVDS1_TX0	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX0_P__LDB_LVDS1_TX0	/;"	d
MX53_PAD_LVDS1_TX1_P__GPIO6_28	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX1_P__GPIO6_28	/;"	d
MX53_PAD_LVDS1_TX1_P__LDB_LVDS1_TX1	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX1_P__LDB_LVDS1_TX1	/;"	d
MX53_PAD_LVDS1_TX2_P__GPIO6_24	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX2_P__GPIO6_24	/;"	d
MX53_PAD_LVDS1_TX2_P__LDB_LVDS1_TX2	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX2_P__LDB_LVDS1_TX2	/;"	d
MX53_PAD_LVDS1_TX3_P__GPIO6_22	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX3_P__GPIO6_22	/;"	d
MX53_PAD_LVDS1_TX3_P__LDB_LVDS1_TX3	imx53-pinfunc.h	/^#define MX53_PAD_LVDS1_TX3_P__LDB_LVDS1_TX3	/;"	d
MX53_PAD_NANDF_ALE__EMI_NANDF_ALE	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_ALE__EMI_NANDF_ALE	/;"	d
MX53_PAD_NANDF_ALE__GPIO6_8	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_ALE__GPIO6_8	/;"	d
MX53_PAD_NANDF_ALE__USBPHY1_VSTATUS_1	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_ALE__USBPHY1_VSTATUS_1	/;"	d
MX53_PAD_NANDF_CLE__EMI_NANDF_CLE	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CLE__EMI_NANDF_CLE	/;"	d
MX53_PAD_NANDF_CLE__GPIO6_7	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CLE__GPIO6_7	/;"	d
MX53_PAD_NANDF_CLE__USBPHY1_VSTATUS_0	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CLE__USBPHY1_VSTATUS_0	/;"	d
MX53_PAD_NANDF_CS0__EMI_NANDF_CS_0	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS0__EMI_NANDF_CS_0	/;"	d
MX53_PAD_NANDF_CS0__GPIO6_11	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS0__GPIO6_11	/;"	d
MX53_PAD_NANDF_CS0__USBPHY1_VSTATUS_4	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS0__USBPHY1_VSTATUS_4	/;"	d
MX53_PAD_NANDF_CS1__EMI_NANDF_CS_1	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS1__EMI_NANDF_CS_1	/;"	d
MX53_PAD_NANDF_CS1__GPIO6_14	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS1__GPIO6_14	/;"	d
MX53_PAD_NANDF_CS1__MLB_MLBCLK	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS1__MLB_MLBCLK	/;"	d
MX53_PAD_NANDF_CS1__USBPHY1_VSTATUS_5	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS1__USBPHY1_VSTATUS_5	/;"	d
MX53_PAD_NANDF_CS2__CCM_CSI0_MCLK	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__CCM_CSI0_MCLK	/;"	d
MX53_PAD_NANDF_CS2__EMI_NANDF_CS_2	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__EMI_NANDF_CS_2	/;"	d
MX53_PAD_NANDF_CS2__EMI_WEIM_CRE	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__EMI_WEIM_CRE	/;"	d
MX53_PAD_NANDF_CS2__ESAI1_TX0	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__ESAI1_TX0	/;"	d
MX53_PAD_NANDF_CS2__GPIO6_15	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__GPIO6_15	/;"	d
MX53_PAD_NANDF_CS2__IPU_SISG_0	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__IPU_SISG_0	/;"	d
MX53_PAD_NANDF_CS2__MLB_MLBSIG	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__MLB_MLBSIG	/;"	d
MX53_PAD_NANDF_CS2__USBPHY1_VSTATUS_6	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS2__USBPHY1_VSTATUS_6	/;"	d
MX53_PAD_NANDF_CS3__EMI_NANDF_CS_3	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__EMI_NANDF_CS_3	/;"	d
MX53_PAD_NANDF_CS3__EMI_WEIM_A_26	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__EMI_WEIM_A_26	/;"	d
MX53_PAD_NANDF_CS3__ESAI1_TX1	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__ESAI1_TX1	/;"	d
MX53_PAD_NANDF_CS3__GPIO6_16	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__GPIO6_16	/;"	d
MX53_PAD_NANDF_CS3__IPU_SISG_1	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__IPU_SISG_1	/;"	d
MX53_PAD_NANDF_CS3__MLB_MLBDAT	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__MLB_MLBDAT	/;"	d
MX53_PAD_NANDF_CS3__USBPHY1_VSTATUS_7	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_CS3__USBPHY1_VSTATUS_7	/;"	d
MX53_PAD_NANDF_RB0__EMI_NANDF_RB_0	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_RB0__EMI_NANDF_RB_0	/;"	d
MX53_PAD_NANDF_RB0__GPIO6_10	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_RB0__GPIO6_10	/;"	d
MX53_PAD_NANDF_RB0__USBPHY1_VSTATUS_3	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_RB0__USBPHY1_VSTATUS_3	/;"	d
MX53_PAD_NANDF_RE_B__EMI_NANDF_RE_B	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_RE_B__EMI_NANDF_RE_B	/;"	d
MX53_PAD_NANDF_RE_B__GPIO6_13	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_RE_B__GPIO6_13	/;"	d
MX53_PAD_NANDF_WE_B__EMI_NANDF_WE_B	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_WE_B__EMI_NANDF_WE_B	/;"	d
MX53_PAD_NANDF_WE_B__GPIO6_12	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_WE_B__GPIO6_12	/;"	d
MX53_PAD_NANDF_WP_B__EMI_NANDF_WP_B	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_WP_B__EMI_NANDF_WP_B	/;"	d
MX53_PAD_NANDF_WP_B__GPIO6_9	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_WP_B__GPIO6_9	/;"	d
MX53_PAD_NANDF_WP_B__USBPHY1_VSTATUS_2	imx53-pinfunc.h	/^#define MX53_PAD_NANDF_WP_B__USBPHY1_VSTATUS_2	/;"	d
MX53_PAD_PATA_BUFFER_EN__CCM_CCM_OUT_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_BUFFER_EN__CCM_CCM_OUT_1	/;"	d
MX53_PAD_PATA_BUFFER_EN__GPIO7_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_BUFFER_EN__GPIO7_1	/;"	d
MX53_PAD_PATA_BUFFER_EN__PATA_BUFFER_EN	imx53-pinfunc.h	/^#define MX53_PAD_PATA_BUFFER_EN__PATA_BUFFER_EN	/;"	d
MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_PATA_BUFFER_EN__UART2_RXD_MUX	/;"	d
MX53_PAD_PATA_BUFFER_EN__USBPHY2_DATAOUT_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_BUFFER_EN__USBPHY2_DATAOUT_5	/;"	d
MX53_PAD_PATA_CS_0__GPIO7_9	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_0__GPIO7_9	/;"	d
MX53_PAD_PATA_CS_0__PATA_CS_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_0__PATA_CS_0	/;"	d
MX53_PAD_PATA_CS_0__UART3_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_0__UART3_TXD_MUX	/;"	d
MX53_PAD_PATA_CS_0__USBPHY1_DATAOUT_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_0__USBPHY1_DATAOUT_5	/;"	d
MX53_PAD_PATA_CS_1__GPIO7_10	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_1__GPIO7_10	/;"	d
MX53_PAD_PATA_CS_1__PATA_CS_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_1__PATA_CS_1	/;"	d
MX53_PAD_PATA_CS_1__UART3_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_1__UART3_RXD_MUX	/;"	d
MX53_PAD_PATA_CS_1__USBPHY1_DATAOUT_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_CS_1__USBPHY1_DATAOUT_6	/;"	d
MX53_PAD_PATA_DATA0__EMI_NANDF_D_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__EMI_NANDF_D_0	/;"	d
MX53_PAD_PATA_DATA0__ESDHC3_DAT4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__ESDHC3_DAT4	/;"	d
MX53_PAD_PATA_DATA0__GPIO2_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__GPIO2_0	/;"	d
MX53_PAD_PATA_DATA0__GPU3d_GPU_DEBUG_OUT_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__GPU3d_GPU_DEBUG_OUT_0	/;"	d
MX53_PAD_PATA_DATA0__IPU_DIAG_BUS_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__IPU_DIAG_BUS_0	/;"	d
MX53_PAD_PATA_DATA0__PATA_DATA_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__PATA_DATA_0	/;"	d
MX53_PAD_PATA_DATA0__USBPHY1_DATAOUT_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA0__USBPHY1_DATAOUT_7	/;"	d
MX53_PAD_PATA_DATA10__EMI_NANDF_D_10	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__EMI_NANDF_D_10	/;"	d
MX53_PAD_PATA_DATA10__ESDHC1_DAT6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__ESDHC1_DAT6	/;"	d
MX53_PAD_PATA_DATA10__ESDHC3_DAT2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__ESDHC3_DAT2	/;"	d
MX53_PAD_PATA_DATA10__GPIO2_10	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__GPIO2_10	/;"	d
MX53_PAD_PATA_DATA10__GPU3d_GPU_DEBUG_OUT_10	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__GPU3d_GPU_DEBUG_OUT_10	/;"	d
MX53_PAD_PATA_DATA10__IPU_DIAG_BUS_10	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__IPU_DIAG_BUS_10	/;"	d
MX53_PAD_PATA_DATA10__PATA_DATA_10	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA10__PATA_DATA_10	/;"	d
MX53_PAD_PATA_DATA11__EMI_NANDF_D_11	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__EMI_NANDF_D_11	/;"	d
MX53_PAD_PATA_DATA11__ESDHC1_DAT7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__ESDHC1_DAT7	/;"	d
MX53_PAD_PATA_DATA11__ESDHC3_DAT3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__ESDHC3_DAT3	/;"	d
MX53_PAD_PATA_DATA11__GPIO2_11	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__GPIO2_11	/;"	d
MX53_PAD_PATA_DATA11__GPU3d_GPU_DEBUG_OUT_11	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__GPU3d_GPU_DEBUG_OUT_11	/;"	d
MX53_PAD_PATA_DATA11__IPU_DIAG_BUS_11	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__IPU_DIAG_BUS_11	/;"	d
MX53_PAD_PATA_DATA11__PATA_DATA_11	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA11__PATA_DATA_11	/;"	d
MX53_PAD_PATA_DATA12__EMI_NANDF_D_12	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__EMI_NANDF_D_12	/;"	d
MX53_PAD_PATA_DATA12__ESDHC2_DAT4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__ESDHC2_DAT4	/;"	d
MX53_PAD_PATA_DATA12__ESDHC4_DAT0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__ESDHC4_DAT0	/;"	d
MX53_PAD_PATA_DATA12__GPIO2_12	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__GPIO2_12	/;"	d
MX53_PAD_PATA_DATA12__GPU3d_GPU_DEBUG_OUT_12	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__GPU3d_GPU_DEBUG_OUT_12	/;"	d
MX53_PAD_PATA_DATA12__IPU_DIAG_BUS_12	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__IPU_DIAG_BUS_12	/;"	d
MX53_PAD_PATA_DATA12__PATA_DATA_12	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA12__PATA_DATA_12	/;"	d
MX53_PAD_PATA_DATA13__EMI_NANDF_D_13	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__EMI_NANDF_D_13	/;"	d
MX53_PAD_PATA_DATA13__ESDHC2_DAT5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__ESDHC2_DAT5	/;"	d
MX53_PAD_PATA_DATA13__ESDHC4_DAT1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__ESDHC4_DAT1	/;"	d
MX53_PAD_PATA_DATA13__GPIO2_13	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__GPIO2_13	/;"	d
MX53_PAD_PATA_DATA13__GPU3d_GPU_DEBUG_OUT_13	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__GPU3d_GPU_DEBUG_OUT_13	/;"	d
MX53_PAD_PATA_DATA13__IPU_DIAG_BUS_13	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__IPU_DIAG_BUS_13	/;"	d
MX53_PAD_PATA_DATA13__PATA_DATA_13	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA13__PATA_DATA_13	/;"	d
MX53_PAD_PATA_DATA14__EMI_NANDF_D_14	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__EMI_NANDF_D_14	/;"	d
MX53_PAD_PATA_DATA14__ESDHC2_DAT6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__ESDHC2_DAT6	/;"	d
MX53_PAD_PATA_DATA14__ESDHC4_DAT2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__ESDHC4_DAT2	/;"	d
MX53_PAD_PATA_DATA14__GPIO2_14	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__GPIO2_14	/;"	d
MX53_PAD_PATA_DATA14__GPU3d_GPU_DEBUG_OUT_14	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__GPU3d_GPU_DEBUG_OUT_14	/;"	d
MX53_PAD_PATA_DATA14__IPU_DIAG_BUS_14	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__IPU_DIAG_BUS_14	/;"	d
MX53_PAD_PATA_DATA14__PATA_DATA_14	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA14__PATA_DATA_14	/;"	d
MX53_PAD_PATA_DATA15__EMI_NANDF_D_15	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__EMI_NANDF_D_15	/;"	d
MX53_PAD_PATA_DATA15__ESDHC2_DAT7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__ESDHC2_DAT7	/;"	d
MX53_PAD_PATA_DATA15__ESDHC4_DAT3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__ESDHC4_DAT3	/;"	d
MX53_PAD_PATA_DATA15__GPIO2_15	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__GPIO2_15	/;"	d
MX53_PAD_PATA_DATA15__GPU3d_GPU_DEBUG_OUT_15	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__GPU3d_GPU_DEBUG_OUT_15	/;"	d
MX53_PAD_PATA_DATA15__IPU_DIAG_BUS_15	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__IPU_DIAG_BUS_15	/;"	d
MX53_PAD_PATA_DATA15__PATA_DATA_15	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA15__PATA_DATA_15	/;"	d
MX53_PAD_PATA_DATA1__EMI_NANDF_D_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA1__EMI_NANDF_D_1	/;"	d
MX53_PAD_PATA_DATA1__ESDHC3_DAT5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA1__ESDHC3_DAT5	/;"	d
MX53_PAD_PATA_DATA1__GPIO2_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA1__GPIO2_1	/;"	d
MX53_PAD_PATA_DATA1__GPU3d_GPU_DEBUG_OUT_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA1__GPU3d_GPU_DEBUG_OUT_1	/;"	d
MX53_PAD_PATA_DATA1__IPU_DIAG_BUS_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA1__IPU_DIAG_BUS_1	/;"	d
MX53_PAD_PATA_DATA1__PATA_DATA_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA1__PATA_DATA_1	/;"	d
MX53_PAD_PATA_DATA2__EMI_NANDF_D_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA2__EMI_NANDF_D_2	/;"	d
MX53_PAD_PATA_DATA2__ESDHC3_DAT6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA2__ESDHC3_DAT6	/;"	d
MX53_PAD_PATA_DATA2__GPIO2_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA2__GPIO2_2	/;"	d
MX53_PAD_PATA_DATA2__GPU3d_GPU_DEBUG_OUT_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA2__GPU3d_GPU_DEBUG_OUT_2	/;"	d
MX53_PAD_PATA_DATA2__IPU_DIAG_BUS_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA2__IPU_DIAG_BUS_2	/;"	d
MX53_PAD_PATA_DATA2__PATA_DATA_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA2__PATA_DATA_2	/;"	d
MX53_PAD_PATA_DATA3__EMI_NANDF_D_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA3__EMI_NANDF_D_3	/;"	d
MX53_PAD_PATA_DATA3__ESDHC3_DAT7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA3__ESDHC3_DAT7	/;"	d
MX53_PAD_PATA_DATA3__GPIO2_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA3__GPIO2_3	/;"	d
MX53_PAD_PATA_DATA3__GPU3d_GPU_DEBUG_OUT_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA3__GPU3d_GPU_DEBUG_OUT_3	/;"	d
MX53_PAD_PATA_DATA3__IPU_DIAG_BUS_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA3__IPU_DIAG_BUS_3	/;"	d
MX53_PAD_PATA_DATA3__PATA_DATA_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA3__PATA_DATA_3	/;"	d
MX53_PAD_PATA_DATA4__EMI_NANDF_D_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA4__EMI_NANDF_D_4	/;"	d
MX53_PAD_PATA_DATA4__ESDHC4_DAT4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA4__ESDHC4_DAT4	/;"	d
MX53_PAD_PATA_DATA4__GPIO2_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA4__GPIO2_4	/;"	d
MX53_PAD_PATA_DATA4__GPU3d_GPU_DEBUG_OUT_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA4__GPU3d_GPU_DEBUG_OUT_4	/;"	d
MX53_PAD_PATA_DATA4__IPU_DIAG_BUS_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA4__IPU_DIAG_BUS_4	/;"	d
MX53_PAD_PATA_DATA4__PATA_DATA_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA4__PATA_DATA_4	/;"	d
MX53_PAD_PATA_DATA5__EMI_NANDF_D_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA5__EMI_NANDF_D_5	/;"	d
MX53_PAD_PATA_DATA5__ESDHC4_DAT5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA5__ESDHC4_DAT5	/;"	d
MX53_PAD_PATA_DATA5__GPIO2_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA5__GPIO2_5	/;"	d
MX53_PAD_PATA_DATA5__GPU3d_GPU_DEBUG_OUT_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA5__GPU3d_GPU_DEBUG_OUT_5	/;"	d
MX53_PAD_PATA_DATA5__IPU_DIAG_BUS_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA5__IPU_DIAG_BUS_5	/;"	d
MX53_PAD_PATA_DATA5__PATA_DATA_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA5__PATA_DATA_5	/;"	d
MX53_PAD_PATA_DATA6__EMI_NANDF_D_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA6__EMI_NANDF_D_6	/;"	d
MX53_PAD_PATA_DATA6__ESDHC4_DAT6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA6__ESDHC4_DAT6	/;"	d
MX53_PAD_PATA_DATA6__GPIO2_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA6__GPIO2_6	/;"	d
MX53_PAD_PATA_DATA6__GPU3d_GPU_DEBUG_OUT_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA6__GPU3d_GPU_DEBUG_OUT_6	/;"	d
MX53_PAD_PATA_DATA6__IPU_DIAG_BUS_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA6__IPU_DIAG_BUS_6	/;"	d
MX53_PAD_PATA_DATA6__PATA_DATA_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA6__PATA_DATA_6	/;"	d
MX53_PAD_PATA_DATA7__EMI_NANDF_D_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA7__EMI_NANDF_D_7	/;"	d
MX53_PAD_PATA_DATA7__ESDHC4_DAT7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA7__ESDHC4_DAT7	/;"	d
MX53_PAD_PATA_DATA7__GPIO2_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA7__GPIO2_7	/;"	d
MX53_PAD_PATA_DATA7__GPU3d_GPU_DEBUG_OUT_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA7__GPU3d_GPU_DEBUG_OUT_7	/;"	d
MX53_PAD_PATA_DATA7__IPU_DIAG_BUS_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA7__IPU_DIAG_BUS_7	/;"	d
MX53_PAD_PATA_DATA7__PATA_DATA_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA7__PATA_DATA_7	/;"	d
MX53_PAD_PATA_DATA8__EMI_NANDF_D_8	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__EMI_NANDF_D_8	/;"	d
MX53_PAD_PATA_DATA8__ESDHC1_DAT4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__ESDHC1_DAT4	/;"	d
MX53_PAD_PATA_DATA8__ESDHC3_DAT0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__ESDHC3_DAT0	/;"	d
MX53_PAD_PATA_DATA8__GPIO2_8	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__GPIO2_8	/;"	d
MX53_PAD_PATA_DATA8__GPU3d_GPU_DEBUG_OUT_8	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__GPU3d_GPU_DEBUG_OUT_8	/;"	d
MX53_PAD_PATA_DATA8__IPU_DIAG_BUS_8	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__IPU_DIAG_BUS_8	/;"	d
MX53_PAD_PATA_DATA8__PATA_DATA_8	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA8__PATA_DATA_8	/;"	d
MX53_PAD_PATA_DATA9__EMI_NANDF_D_9	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__EMI_NANDF_D_9	/;"	d
MX53_PAD_PATA_DATA9__ESDHC1_DAT5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__ESDHC1_DAT5	/;"	d
MX53_PAD_PATA_DATA9__ESDHC3_DAT1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__ESDHC3_DAT1	/;"	d
MX53_PAD_PATA_DATA9__GPIO2_9	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__GPIO2_9	/;"	d
MX53_PAD_PATA_DATA9__GPU3d_GPU_DEBUG_OUT_9	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__GPU3d_GPU_DEBUG_OUT_9	/;"	d
MX53_PAD_PATA_DATA9__IPU_DIAG_BUS_9	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__IPU_DIAG_BUS_9	/;"	d
MX53_PAD_PATA_DATA9__PATA_DATA_9	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DATA9__PATA_DATA_9	/;"	d
MX53_PAD_PATA_DA_0__ESDHC3_RST	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_0__ESDHC3_RST	/;"	d
MX53_PAD_PATA_DA_0__GPIO7_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_0__GPIO7_6	/;"	d
MX53_PAD_PATA_DA_0__OWIRE_LINE	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_0__OWIRE_LINE	/;"	d
MX53_PAD_PATA_DA_0__PATA_DA_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_0__PATA_DA_0	/;"	d
MX53_PAD_PATA_DA_0__USBPHY1_DATAOUT_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_0__USBPHY1_DATAOUT_2	/;"	d
MX53_PAD_PATA_DA_1__ESDHC4_CMD	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_1__ESDHC4_CMD	/;"	d
MX53_PAD_PATA_DA_1__GPIO7_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_1__GPIO7_7	/;"	d
MX53_PAD_PATA_DA_1__PATA_DA_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_1__PATA_DA_1	/;"	d
MX53_PAD_PATA_DA_1__UART3_CTS	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_1__UART3_CTS	/;"	d
MX53_PAD_PATA_DA_1__USBPHY1_DATAOUT_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_1__USBPHY1_DATAOUT_3	/;"	d
MX53_PAD_PATA_DA_2__ESDHC4_CLK	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_2__ESDHC4_CLK	/;"	d
MX53_PAD_PATA_DA_2__GPIO7_8	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_2__GPIO7_8	/;"	d
MX53_PAD_PATA_DA_2__PATA_DA_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_2__PATA_DA_2	/;"	d
MX53_PAD_PATA_DA_2__UART3_RTS	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_2__UART3_RTS	/;"	d
MX53_PAD_PATA_DA_2__USBPHY1_DATAOUT_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DA_2__USBPHY1_DATAOUT_4	/;"	d
MX53_PAD_PATA_DIOR__CAN1_RXCAN	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOR__CAN1_RXCAN	/;"	d
MX53_PAD_PATA_DIOR__GPIO7_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOR__GPIO7_3	/;"	d
MX53_PAD_PATA_DIOR__PATA_DIOR	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOR__PATA_DIOR	/;"	d
MX53_PAD_PATA_DIOR__UART2_RTS	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOR__UART2_RTS	/;"	d
MX53_PAD_PATA_DIOR__USBPHY2_DATAOUT_7	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOR__USBPHY2_DATAOUT_7	/;"	d
MX53_PAD_PATA_DIOW__GPIO6_17	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOW__GPIO6_17	/;"	d
MX53_PAD_PATA_DIOW__PATA_DIOW	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOW__PATA_DIOW	/;"	d
MX53_PAD_PATA_DIOW__UART1_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOW__UART1_TXD_MUX	/;"	d
MX53_PAD_PATA_DIOW__USBPHY2_DATAOUT_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DIOW__USBPHY2_DATAOUT_2	/;"	d
MX53_PAD_PATA_DMACK__GPIO6_18	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMACK__GPIO6_18	/;"	d
MX53_PAD_PATA_DMACK__PATA_DMACK	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMACK__PATA_DMACK	/;"	d
MX53_PAD_PATA_DMACK__UART1_RXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMACK__UART1_RXD_MUX	/;"	d
MX53_PAD_PATA_DMACK__USBPHY2_DATAOUT_3	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMACK__USBPHY2_DATAOUT_3	/;"	d
MX53_PAD_PATA_DMARQ__CCM_CCM_OUT_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMARQ__CCM_CCM_OUT_0	/;"	d
MX53_PAD_PATA_DMARQ__GPIO7_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMARQ__GPIO7_0	/;"	d
MX53_PAD_PATA_DMARQ__PATA_DMARQ	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMARQ__PATA_DMARQ	/;"	d
MX53_PAD_PATA_DMARQ__UART2_TXD_MUX	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMARQ__UART2_TXD_MUX	/;"	d
MX53_PAD_PATA_DMARQ__USBPHY2_DATAOUT_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_DMARQ__USBPHY2_DATAOUT_4	/;"	d
MX53_PAD_PATA_INTRQ__CAN1_TXCAN	imx53-pinfunc.h	/^#define MX53_PAD_PATA_INTRQ__CAN1_TXCAN	/;"	d
MX53_PAD_PATA_INTRQ__CCM_CCM_OUT_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_INTRQ__CCM_CCM_OUT_2	/;"	d
MX53_PAD_PATA_INTRQ__GPIO7_2	imx53-pinfunc.h	/^#define MX53_PAD_PATA_INTRQ__GPIO7_2	/;"	d
MX53_PAD_PATA_INTRQ__PATA_INTRQ	imx53-pinfunc.h	/^#define MX53_PAD_PATA_INTRQ__PATA_INTRQ	/;"	d
MX53_PAD_PATA_INTRQ__UART2_CTS	imx53-pinfunc.h	/^#define MX53_PAD_PATA_INTRQ__UART2_CTS	/;"	d
MX53_PAD_PATA_INTRQ__USBPHY2_DATAOUT_6	imx53-pinfunc.h	/^#define MX53_PAD_PATA_INTRQ__USBPHY2_DATAOUT_6	/;"	d
MX53_PAD_PATA_IORDY__CAN2_RXCAN	imx53-pinfunc.h	/^#define MX53_PAD_PATA_IORDY__CAN2_RXCAN	/;"	d
MX53_PAD_PATA_IORDY__ESDHC3_CLK	imx53-pinfunc.h	/^#define MX53_PAD_PATA_IORDY__ESDHC3_CLK	/;"	d
MX53_PAD_PATA_IORDY__GPIO7_5	imx53-pinfunc.h	/^#define MX53_PAD_PATA_IORDY__GPIO7_5	/;"	d
MX53_PAD_PATA_IORDY__PATA_IORDY	imx53-pinfunc.h	/^#define MX53_PAD_PATA_IORDY__PATA_IORDY	/;"	d
MX53_PAD_PATA_IORDY__UART1_RTS	imx53-pinfunc.h	/^#define MX53_PAD_PATA_IORDY__UART1_RTS	/;"	d
MX53_PAD_PATA_IORDY__USBPHY1_DATAOUT_1	imx53-pinfunc.h	/^#define MX53_PAD_PATA_IORDY__USBPHY1_DATAOUT_1	/;"	d
MX53_PAD_PATA_RESET_B__CAN2_TXCAN	imx53-pinfunc.h	/^#define MX53_PAD_PATA_RESET_B__CAN2_TXCAN	/;"	d
MX53_PAD_PATA_RESET_B__ESDHC3_CMD	imx53-pinfunc.h	/^#define MX53_PAD_PATA_RESET_B__ESDHC3_CMD	/;"	d
MX53_PAD_PATA_RESET_B__GPIO7_4	imx53-pinfunc.h	/^#define MX53_PAD_PATA_RESET_B__GPIO7_4	/;"	d
MX53_PAD_PATA_RESET_B__PATA_PATA_RESET_B	imx53-pinfunc.h	/^#define MX53_PAD_PATA_RESET_B__PATA_PATA_RESET_B	/;"	d
MX53_PAD_PATA_RESET_B__UART1_CTS	imx53-pinfunc.h	/^#define MX53_PAD_PATA_RESET_B__UART1_CTS	/;"	d
MX53_PAD_PATA_RESET_B__USBPHY1_DATAOUT_0	imx53-pinfunc.h	/^#define MX53_PAD_PATA_RESET_B__USBPHY1_DATAOUT_0	/;"	d
MX53_PAD_SD1_CLK__CSPI_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CLK__CSPI_SCLK	/;"	d
MX53_PAD_SD1_CLK__ESDHC1_CLK	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CLK__ESDHC1_CLK	/;"	d
MX53_PAD_SD1_CLK__GPIO1_20	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CLK__GPIO1_20	/;"	d
MX53_PAD_SD1_CLK__GPT_CLKIN	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CLK__GPT_CLKIN	/;"	d
MX53_PAD_SD1_CLK__OSC32k_32K_OUT	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CLK__OSC32k_32K_OUT	/;"	d
MX53_PAD_SD1_CLK__SATA_PHY_DTB_0	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CLK__SATA_PHY_DTB_0	/;"	d
MX53_PAD_SD1_CMD__CCM_PLL1_BYP	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CMD__CCM_PLL1_BYP	/;"	d
MX53_PAD_SD1_CMD__CSPI_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CMD__CSPI_MOSI	/;"	d
MX53_PAD_SD1_CMD__ESDHC1_CMD	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CMD__ESDHC1_CMD	/;"	d
MX53_PAD_SD1_CMD__GPIO1_18	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CMD__GPIO1_18	/;"	d
MX53_PAD_SD1_CMD__GPT_CMPOUT1	imx53-pinfunc.h	/^#define MX53_PAD_SD1_CMD__GPT_CMPOUT1	/;"	d
MX53_PAD_SD1_DATA0__CCM_PLL3_BYP	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA0__CCM_PLL3_BYP	/;"	d
MX53_PAD_SD1_DATA0__CSPI_MISO	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA0__CSPI_MISO	/;"	d
MX53_PAD_SD1_DATA0__ESDHC1_DAT0	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA0__ESDHC1_DAT0	/;"	d
MX53_PAD_SD1_DATA0__GPIO1_16	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA0__GPIO1_16	/;"	d
MX53_PAD_SD1_DATA0__GPT_CAPIN1	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA0__GPT_CAPIN1	/;"	d
MX53_PAD_SD1_DATA1__CCM_PLL4_BYP	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA1__CCM_PLL4_BYP	/;"	d
MX53_PAD_SD1_DATA1__CSPI_SS0	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA1__CSPI_SS0	/;"	d
MX53_PAD_SD1_DATA1__ESDHC1_DAT1	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA1__ESDHC1_DAT1	/;"	d
MX53_PAD_SD1_DATA1__GPIO1_17	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA1__GPIO1_17	/;"	d
MX53_PAD_SD1_DATA1__GPT_CAPIN2	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA1__GPT_CAPIN2	/;"	d
MX53_PAD_SD1_DATA2__CCM_PLL2_BYP	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__CCM_PLL2_BYP	/;"	d
MX53_PAD_SD1_DATA2__CSPI_SS1	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__CSPI_SS1	/;"	d
MX53_PAD_SD1_DATA2__ESDHC1_DAT2	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__ESDHC1_DAT2	/;"	d
MX53_PAD_SD1_DATA2__GPIO1_19	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__GPIO1_19	/;"	d
MX53_PAD_SD1_DATA2__GPT_CMPOUT2	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__GPT_CMPOUT2	/;"	d
MX53_PAD_SD1_DATA2__PWM2_PWMO	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__PWM2_PWMO	/;"	d
MX53_PAD_SD1_DATA2__WDOG1_WDOG_B	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__WDOG1_WDOG_B	/;"	d
MX53_PAD_SD1_DATA2__WDOG1_WDOG_RST_B_DEB	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA2__WDOG1_WDOG_RST_B_DEB	/;"	d
MX53_PAD_SD1_DATA3__CSPI_SS2	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__CSPI_SS2	/;"	d
MX53_PAD_SD1_DATA3__ESDHC1_DAT3	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__ESDHC1_DAT3	/;"	d
MX53_PAD_SD1_DATA3__GPIO1_21	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__GPIO1_21	/;"	d
MX53_PAD_SD1_DATA3__GPT_CMPOUT3	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__GPT_CMPOUT3	/;"	d
MX53_PAD_SD1_DATA3__PWM1_PWMO	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__PWM1_PWMO	/;"	d
MX53_PAD_SD1_DATA3__SATA_PHY_DTB_1	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__SATA_PHY_DTB_1	/;"	d
MX53_PAD_SD1_DATA3__WDOG2_WDOG_B	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__WDOG2_WDOG_B	/;"	d
MX53_PAD_SD1_DATA3__WDOG2_WDOG_RST_B_DEB	imx53-pinfunc.h	/^#define MX53_PAD_SD1_DATA3__WDOG2_WDOG_RST_B_DEB	/;"	d
MX53_PAD_SD2_CLK__AUDMUX_AUD4_RXFS	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CLK__AUDMUX_AUD4_RXFS	/;"	d
MX53_PAD_SD2_CLK__CSPI_SCLK	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CLK__CSPI_SCLK	/;"	d
MX53_PAD_SD2_CLK__ESDHC2_CLK	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CLK__ESDHC2_CLK	/;"	d
MX53_PAD_SD2_CLK__GPIO1_10	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CLK__GPIO1_10	/;"	d
MX53_PAD_SD2_CLK__KPP_COL_5	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CLK__KPP_COL_5	/;"	d
MX53_PAD_SD2_CLK__SCC_RANDOM_V	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CLK__SCC_RANDOM_V	/;"	d
MX53_PAD_SD2_CMD__AUDMUX_AUD4_RXC	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CMD__AUDMUX_AUD4_RXC	/;"	d
MX53_PAD_SD2_CMD__CSPI_MOSI	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CMD__CSPI_MOSI	/;"	d
MX53_PAD_SD2_CMD__ESDHC2_CMD	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CMD__ESDHC2_CMD	/;"	d
MX53_PAD_SD2_CMD__GPIO1_11	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CMD__GPIO1_11	/;"	d
MX53_PAD_SD2_CMD__KPP_ROW_5	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CMD__KPP_ROW_5	/;"	d
MX53_PAD_SD2_CMD__SCC_RANDOM	imx53-pinfunc.h	/^#define MX53_PAD_SD2_CMD__SCC_RANDOM	/;"	d
MX53_PAD_SD2_DATA0__AUDMUX_AUD4_RXD	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA0__AUDMUX_AUD4_RXD	/;"	d
MX53_PAD_SD2_DATA0__CSPI_MISO	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA0__CSPI_MISO	/;"	d
MX53_PAD_SD2_DATA0__ESDHC2_DAT0	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA0__ESDHC2_DAT0	/;"	d
MX53_PAD_SD2_DATA0__GPIO1_15	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA0__GPIO1_15	/;"	d
MX53_PAD_SD2_DATA0__KPP_ROW_7	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA0__KPP_ROW_7	/;"	d
MX53_PAD_SD2_DATA0__RTIC_DONE_INT	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA0__RTIC_DONE_INT	/;"	d
MX53_PAD_SD2_DATA1__AUDMUX_AUD4_TXFS	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA1__AUDMUX_AUD4_TXFS	/;"	d
MX53_PAD_SD2_DATA1__CSPI_SS0	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA1__CSPI_SS0	/;"	d
MX53_PAD_SD2_DATA1__ESDHC2_DAT1	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA1__ESDHC2_DAT1	/;"	d
MX53_PAD_SD2_DATA1__GPIO1_14	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA1__GPIO1_14	/;"	d
MX53_PAD_SD2_DATA1__KPP_COL_7	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA1__KPP_COL_7	/;"	d
MX53_PAD_SD2_DATA1__RTIC_SEC_VIO	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA1__RTIC_SEC_VIO	/;"	d
MX53_PAD_SD2_DATA2__AUDMUX_AUD4_TXD	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA2__AUDMUX_AUD4_TXD	/;"	d
MX53_PAD_SD2_DATA2__CSPI_SS1	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA2__CSPI_SS1	/;"	d
MX53_PAD_SD2_DATA2__ESDHC2_DAT2	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA2__ESDHC2_DAT2	/;"	d
MX53_PAD_SD2_DATA2__GPIO1_13	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA2__GPIO1_13	/;"	d
MX53_PAD_SD2_DATA2__KPP_ROW_6	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA2__KPP_ROW_6	/;"	d
MX53_PAD_SD2_DATA2__SJC_FAIL	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA2__SJC_FAIL	/;"	d
MX53_PAD_SD2_DATA3__AUDMUX_AUD4_TXC	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA3__AUDMUX_AUD4_TXC	/;"	d
MX53_PAD_SD2_DATA3__CSPI_SS2	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA3__CSPI_SS2	/;"	d
MX53_PAD_SD2_DATA3__ESDHC2_DAT3	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA3__ESDHC2_DAT3	/;"	d
MX53_PAD_SD2_DATA3__GPIO1_12	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA3__GPIO1_12	/;"	d
MX53_PAD_SD2_DATA3__KPP_COL_6	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA3__KPP_COL_6	/;"	d
MX53_PAD_SD2_DATA3__SJC_DONE	imx53-pinfunc.h	/^#define MX53_PAD_SD2_DATA3__SJC_DONE	/;"	d
MX6QDL_PAD_CSI0_DAT10__ARM_TRACE07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__ARM_TRACE07 /;"	d
MX6QDL_PAD_CSI0_DAT10__ARM_TRACE07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__ARM_TRACE07 /;"	d
MX6QDL_PAD_CSI0_DAT10__AUD3_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__AUD3_RXC /;"	d
MX6QDL_PAD_CSI0_DAT10__AUD3_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__AUD3_RXC /;"	d
MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO /;"	d
MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__ECSPI2_MISO /;"	d
MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28 /;"	d
MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__GPIO5_IO28 /;"	d
MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 /;"	d
MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__IPU1_CSI0_DATA10 /;"	d
MX6QDL_PAD_CSI0_DAT10__UART1_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__UART1_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT10__UART1_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__UART1_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT11__ARM_TRACE08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__ARM_TRACE08 /;"	d
MX6QDL_PAD_CSI0_DAT11__ARM_TRACE08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__ARM_TRACE08 /;"	d
MX6QDL_PAD_CSI0_DAT11__AUD3_RXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__AUD3_RXFS /;"	d
MX6QDL_PAD_CSI0_DAT11__AUD3_RXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__AUD3_RXFS /;"	d
MX6QDL_PAD_CSI0_DAT11__ECSPI2_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__ECSPI2_SS0 /;"	d
MX6QDL_PAD_CSI0_DAT11__ECSPI2_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__ECSPI2_SS0 /;"	d
MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29 /;"	d
MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__GPIO5_IO29 /;"	d
MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 /;"	d
MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__IPU1_CSI0_DATA11 /;"	d
MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT11__UART1_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__UART1_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT11__UART1_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT11__UART1_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT12__ARM_TRACE09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__ARM_TRACE09 /;"	d
MX6QDL_PAD_CSI0_DAT12__ARM_TRACE09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__ARM_TRACE09 /;"	d
MX6QDL_PAD_CSI0_DAT12__EIM_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__EIM_DATA08 /;"	d
MX6QDL_PAD_CSI0_DAT12__EIM_DATA08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__EIM_DATA08 /;"	d
MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30 /;"	d
MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__GPIO5_IO30 /;"	d
MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 /;"	d
MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__IPU1_CSI0_DATA12 /;"	d
MX6QDL_PAD_CSI0_DAT12__UART4_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__UART4_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT12__UART4_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__UART4_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT12__UART4_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT13__ARM_TRACE10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__ARM_TRACE10 /;"	d
MX6QDL_PAD_CSI0_DAT13__ARM_TRACE10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__ARM_TRACE10 /;"	d
MX6QDL_PAD_CSI0_DAT13__EIM_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__EIM_DATA09 /;"	d
MX6QDL_PAD_CSI0_DAT13__EIM_DATA09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__EIM_DATA09 /;"	d
MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31 /;"	d
MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__GPIO5_IO31 /;"	d
MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 /;"	d
MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__IPU1_CSI0_DATA13 /;"	d
MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__UART4_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT13__UART4_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__UART4_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT13__UART4_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT13__UART4_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT14__ARM_TRACE11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__ARM_TRACE11 /;"	d
MX6QDL_PAD_CSI0_DAT14__ARM_TRACE11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__ARM_TRACE11 /;"	d
MX6QDL_PAD_CSI0_DAT14__EIM_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__EIM_DATA10 /;"	d
MX6QDL_PAD_CSI0_DAT14__EIM_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__EIM_DATA10 /;"	d
MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00 /;"	d
MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__GPIO6_IO00 /;"	d
MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 /;"	d
MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__IPU1_CSI0_DATA14 /;"	d
MX6QDL_PAD_CSI0_DAT14__UART5_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__UART5_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT14__UART5_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__UART5_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT14__UART5_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT15__ARM_TRACE12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__ARM_TRACE12 /;"	d
MX6QDL_PAD_CSI0_DAT15__ARM_TRACE12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__ARM_TRACE12 /;"	d
MX6QDL_PAD_CSI0_DAT15__EIM_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__EIM_DATA11 /;"	d
MX6QDL_PAD_CSI0_DAT15__EIM_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__EIM_DATA11 /;"	d
MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01 /;"	d
MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__GPIO6_IO01 /;"	d
MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 /;"	d
MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__IPU1_CSI0_DATA15 /;"	d
MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__UART5_RX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT15__UART5_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__UART5_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT15__UART5_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT15__UART5_TX_DATA /;"	d
MX6QDL_PAD_CSI0_DAT16__ARM_TRACE13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__ARM_TRACE13 /;"	d
MX6QDL_PAD_CSI0_DAT16__ARM_TRACE13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__ARM_TRACE13 /;"	d
MX6QDL_PAD_CSI0_DAT16__EIM_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__EIM_DATA12 /;"	d
MX6QDL_PAD_CSI0_DAT16__EIM_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__EIM_DATA12 /;"	d
MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02 /;"	d
MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__GPIO6_IO02 /;"	d
MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 /;"	d
MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__IPU1_CSI0_DATA16 /;"	d
MX6QDL_PAD_CSI0_DAT16__UART4_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__UART4_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT16__UART4_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__UART4_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT16__UART4_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT17__ARM_TRACE14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__ARM_TRACE14 /;"	d
MX6QDL_PAD_CSI0_DAT17__ARM_TRACE14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__ARM_TRACE14 /;"	d
MX6QDL_PAD_CSI0_DAT17__EIM_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__EIM_DATA13 /;"	d
MX6QDL_PAD_CSI0_DAT17__EIM_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__EIM_DATA13 /;"	d
MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 /;"	d
MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__GPIO6_IO03 /;"	d
MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 /;"	d
MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__IPU1_CSI0_DATA17 /;"	d
MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__UART4_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT17__UART4_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__UART4_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT17__UART4_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT17__UART4_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT18__ARM_TRACE15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__ARM_TRACE15 /;"	d
MX6QDL_PAD_CSI0_DAT18__ARM_TRACE15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__ARM_TRACE15 /;"	d
MX6QDL_PAD_CSI0_DAT18__EIM_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__EIM_DATA14 /;"	d
MX6QDL_PAD_CSI0_DAT18__EIM_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__EIM_DATA14 /;"	d
MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04 /;"	d
MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__GPIO6_IO04 /;"	d
MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 /;"	d
MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__IPU1_CSI0_DATA18 /;"	d
MX6QDL_PAD_CSI0_DAT18__UART5_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__UART5_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT18__UART5_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__UART5_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT18__UART5_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT19__EIM_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__EIM_DATA15 /;"	d
MX6QDL_PAD_CSI0_DAT19__EIM_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__EIM_DATA15 /;"	d
MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05 /;"	d
MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__GPIO6_IO05 /;"	d
MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 /;"	d
MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__IPU1_CSI0_DATA19 /;"	d
MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__UART5_CTS_B /;"	d
MX6QDL_PAD_CSI0_DAT19__UART5_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__UART5_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT19__UART5_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT19__UART5_RTS_B /;"	d
MX6QDL_PAD_CSI0_DAT4__ARM_TRACE01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__ARM_TRACE01 /;"	d
MX6QDL_PAD_CSI0_DAT4__ARM_TRACE01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__ARM_TRACE01 /;"	d
MX6QDL_PAD_CSI0_DAT4__AUD3_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__AUD3_TXC /;"	d
MX6QDL_PAD_CSI0_DAT4__AUD3_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__AUD3_TXC /;"	d
MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK /;"	d
MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__ECSPI1_SCLK /;"	d
MX6QDL_PAD_CSI0_DAT4__EIM_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__EIM_DATA02 /;"	d
MX6QDL_PAD_CSI0_DAT4__EIM_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__EIM_DATA02 /;"	d
MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22 /;"	d
MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__GPIO5_IO22 /;"	d
MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04 /;"	d
MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__IPU1_CSI0_DATA04 /;"	d
MX6QDL_PAD_CSI0_DAT4__KEY_COL5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__KEY_COL5 /;"	d
MX6QDL_PAD_CSI0_DAT4__KEY_COL5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT4__KEY_COL5 /;"	d
MX6QDL_PAD_CSI0_DAT5__ARM_TRACE02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__ARM_TRACE02 /;"	d
MX6QDL_PAD_CSI0_DAT5__ARM_TRACE02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__ARM_TRACE02 /;"	d
MX6QDL_PAD_CSI0_DAT5__AUD3_TXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__AUD3_TXD /;"	d
MX6QDL_PAD_CSI0_DAT5__AUD3_TXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__AUD3_TXD /;"	d
MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI /;"	d
MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__ECSPI1_MOSI /;"	d
MX6QDL_PAD_CSI0_DAT5__EIM_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__EIM_DATA03 /;"	d
MX6QDL_PAD_CSI0_DAT5__EIM_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__EIM_DATA03 /;"	d
MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23 /;"	d
MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__GPIO5_IO23 /;"	d
MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05 /;"	d
MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__IPU1_CSI0_DATA05 /;"	d
MX6QDL_PAD_CSI0_DAT5__KEY_ROW5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__KEY_ROW5 /;"	d
MX6QDL_PAD_CSI0_DAT5__KEY_ROW5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT5__KEY_ROW5 /;"	d
MX6QDL_PAD_CSI0_DAT6__ARM_TRACE03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__ARM_TRACE03 /;"	d
MX6QDL_PAD_CSI0_DAT6__ARM_TRACE03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__ARM_TRACE03 /;"	d
MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS /;"	d
MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__AUD3_TXFS /;"	d
MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO /;"	d
MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__ECSPI1_MISO /;"	d
MX6QDL_PAD_CSI0_DAT6__EIM_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__EIM_DATA04 /;"	d
MX6QDL_PAD_CSI0_DAT6__EIM_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__EIM_DATA04 /;"	d
MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24 /;"	d
MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__GPIO5_IO24 /;"	d
MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06 /;"	d
MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__IPU1_CSI0_DATA06 /;"	d
MX6QDL_PAD_CSI0_DAT6__KEY_COL6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__KEY_COL6 /;"	d
MX6QDL_PAD_CSI0_DAT6__KEY_COL6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT6__KEY_COL6 /;"	d
MX6QDL_PAD_CSI0_DAT7__ARM_TRACE04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__ARM_TRACE04 /;"	d
MX6QDL_PAD_CSI0_DAT7__ARM_TRACE04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__ARM_TRACE04 /;"	d
MX6QDL_PAD_CSI0_DAT7__AUD3_RXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__AUD3_RXD /;"	d
MX6QDL_PAD_CSI0_DAT7__AUD3_RXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__AUD3_RXD /;"	d
MX6QDL_PAD_CSI0_DAT7__ECSPI1_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__ECSPI1_SS0 /;"	d
MX6QDL_PAD_CSI0_DAT7__ECSPI1_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__ECSPI1_SS0 /;"	d
MX6QDL_PAD_CSI0_DAT7__EIM_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__EIM_DATA05 /;"	d
MX6QDL_PAD_CSI0_DAT7__EIM_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__EIM_DATA05 /;"	d
MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25 /;"	d
MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__GPIO5_IO25 /;"	d
MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07 /;"	d
MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__IPU1_CSI0_DATA07 /;"	d
MX6QDL_PAD_CSI0_DAT7__KEY_ROW6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__KEY_ROW6 /;"	d
MX6QDL_PAD_CSI0_DAT7__KEY_ROW6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT7__KEY_ROW6 /;"	d
MX6QDL_PAD_CSI0_DAT8__ARM_TRACE05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__ARM_TRACE05 /;"	d
MX6QDL_PAD_CSI0_DAT8__ARM_TRACE05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__ARM_TRACE05 /;"	d
MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK /;"	d
MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__ECSPI2_SCLK /;"	d
MX6QDL_PAD_CSI0_DAT8__EIM_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__EIM_DATA06 /;"	d
MX6QDL_PAD_CSI0_DAT8__EIM_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__EIM_DATA06 /;"	d
MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 /;"	d
MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__GPIO5_IO26 /;"	d
MX6QDL_PAD_CSI0_DAT8__I2C1_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__I2C1_SDA /;"	d
MX6QDL_PAD_CSI0_DAT8__I2C1_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__I2C1_SDA /;"	d
MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08 /;"	d
MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__IPU1_CSI0_DATA08 /;"	d
MX6QDL_PAD_CSI0_DAT8__KEY_COL7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__KEY_COL7 /;"	d
MX6QDL_PAD_CSI0_DAT8__KEY_COL7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT8__KEY_COL7 /;"	d
MX6QDL_PAD_CSI0_DAT9__ARM_TRACE06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__ARM_TRACE06 /;"	d
MX6QDL_PAD_CSI0_DAT9__ARM_TRACE06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__ARM_TRACE06 /;"	d
MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI /;"	d
MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__ECSPI2_MOSI /;"	d
MX6QDL_PAD_CSI0_DAT9__EIM_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__EIM_DATA07 /;"	d
MX6QDL_PAD_CSI0_DAT9__EIM_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__EIM_DATA07 /;"	d
MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 /;"	d
MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__GPIO5_IO27 /;"	d
MX6QDL_PAD_CSI0_DAT9__I2C1_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__I2C1_SCL /;"	d
MX6QDL_PAD_CSI0_DAT9__I2C1_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__I2C1_SCL /;"	d
MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09 /;"	d
MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__IPU1_CSI0_DATA09 /;"	d
MX6QDL_PAD_CSI0_DAT9__KEY_ROW7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__KEY_ROW7 /;"	d
MX6QDL_PAD_CSI0_DAT9__KEY_ROW7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DAT9__KEY_ROW7 /;"	d
MX6QDL_PAD_CSI0_DATA_EN__ARM_TRACE_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__ARM_TRACE_CLK /;"	d
MX6QDL_PAD_CSI0_DATA_EN__ARM_TRACE_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__ARM_TRACE_CLK /;"	d
MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00 /;"	d
MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00 /;"	d
MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 /;"	d
MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__GPIO5_IO20 /;"	d
MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN /;"	d
MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_DATA_EN__IPU1_CSI0_DATA_EN /;"	d
MX6QDL_PAD_CSI0_MCLK__ARM_TRACE_CTL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__ARM_TRACE_CTL /;"	d
MX6QDL_PAD_CSI0_MCLK__ARM_TRACE_CTL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__ARM_TRACE_CTL /;"	d
MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1 /;"	d
MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__CCM_CLKO1 /;"	d
MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19 /;"	d
MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19 /;"	d
MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC /;"	d
MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_MCLK__IPU1_CSI0_HSYNC /;"	d
MX6QDL_PAD_CSI0_PIXCLK__ARM_EVENTO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_PIXCLK__ARM_EVENTO /;"	d
MX6QDL_PAD_CSI0_PIXCLK__ARM_EVENTO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_PIXCLK__ARM_EVENTO /;"	d
MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 /;"	d
MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18 /;"	d
MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK /;"	d
MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_PIXCLK__IPU1_CSI0_PIXCLK /;"	d
MX6QDL_PAD_CSI0_VSYNC__ARM_TRACE00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__ARM_TRACE00 /;"	d
MX6QDL_PAD_CSI0_VSYNC__ARM_TRACE00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__ARM_TRACE00 /;"	d
MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01 /;"	d
MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01 /;"	d
MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21 /;"	d
MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__GPIO5_IO21 /;"	d
MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC /;"	d
MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_CSI0_VSYNC__IPU1_CSI0_VSYNC /;"	d
MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16 /;"	d
MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__GPIO4_IO16 /;"	d
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK /;"	d
MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK /;"	d
MX6QDL_PAD_DI0_DISP_CLK__IPU2_DI0_DISP_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__IPU2_DI0_DISP_CLK /;"	d
MX6QDL_PAD_DI0_DISP_CLK__LCD_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__LCD_CLK /;"	d
MX6QDL_PAD_DI0_DISP_CLK__LCD_WR_RWN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_DISP_CLK__LCD_WR_RWN /;"	d
MX6QDL_PAD_DI0_PIN15__AUD6_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__AUD6_TXC /;"	d
MX6QDL_PAD_DI0_PIN15__AUD6_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__AUD6_TXC /;"	d
MX6QDL_PAD_DI0_PIN15__GPIO4_IO17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__GPIO4_IO17 /;"	d
MX6QDL_PAD_DI0_PIN15__GPIO4_IO17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__GPIO4_IO17 /;"	d
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 /;"	d
MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15 /;"	d
MX6QDL_PAD_DI0_PIN15__IPU2_DI0_PIN15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__IPU2_DI0_PIN15 /;"	d
MX6QDL_PAD_DI0_PIN15__LCD_ENABLE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__LCD_ENABLE /;"	d
MX6QDL_PAD_DI0_PIN15__LCD_RD_E	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN15__LCD_RD_E /;"	d
MX6QDL_PAD_DI0_PIN2__AUD6_TXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__AUD6_TXD /;"	d
MX6QDL_PAD_DI0_PIN2__AUD6_TXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__AUD6_TXD /;"	d
MX6QDL_PAD_DI0_PIN2__GPIO4_IO18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 /;"	d
MX6QDL_PAD_DI0_PIN2__GPIO4_IO18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 /;"	d
MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 /;"	d
MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02 /;"	d
MX6QDL_PAD_DI0_PIN2__IPU2_DI0_PIN02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__IPU2_DI0_PIN02 /;"	d
MX6QDL_PAD_DI0_PIN2__LCD_HSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__LCD_HSYNC /;"	d
MX6QDL_PAD_DI0_PIN2__LCD_RS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN2__LCD_RS /;"	d
MX6QDL_PAD_DI0_PIN3__AUD6_TXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__AUD6_TXFS /;"	d
MX6QDL_PAD_DI0_PIN3__AUD6_TXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__AUD6_TXFS /;"	d
MX6QDL_PAD_DI0_PIN3__GPIO4_IO19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__GPIO4_IO19 /;"	d
MX6QDL_PAD_DI0_PIN3__GPIO4_IO19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__GPIO4_IO19 /;"	d
MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 /;"	d
MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03 /;"	d
MX6QDL_PAD_DI0_PIN3__IPU2_DI0_PIN03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__IPU2_DI0_PIN03 /;"	d
MX6QDL_PAD_DI0_PIN3__LCD_CS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__LCD_CS /;"	d
MX6QDL_PAD_DI0_PIN3__LCD_VSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN3__LCD_VSYNC /;"	d
MX6QDL_PAD_DI0_PIN4__AUD6_RXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__AUD6_RXD /;"	d
MX6QDL_PAD_DI0_PIN4__AUD6_RXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__AUD6_RXD /;"	d
MX6QDL_PAD_DI0_PIN4__GPIO4_IO20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 /;"	d
MX6QDL_PAD_DI0_PIN4__GPIO4_IO20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__GPIO4_IO20 /;"	d
MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04 /;"	d
MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__IPU1_DI0_PIN04 /;"	d
MX6QDL_PAD_DI0_PIN4__IPU2_DI0_PIN04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__IPU2_DI0_PIN04 /;"	d
MX6QDL_PAD_DI0_PIN4__LCD_BUSY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__LCD_BUSY /;"	d
MX6QDL_PAD_DI0_PIN4__LCD_RESET	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__LCD_RESET /;"	d
MX6QDL_PAD_DI0_PIN4__SD1_WP	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__SD1_WP /;"	d
MX6QDL_PAD_DI0_PIN4__SD1_WP	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DI0_PIN4__SD1_WP /;"	d
MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK /;"	d
MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__ECSPI3_SCLK /;"	d
MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21 /;"	d
MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__GPIO4_IO21 /;"	d
MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 /;"	d
MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00 /;"	d
MX6QDL_PAD_DISP0_DAT0__IPU2_DISP0_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__IPU2_DISP0_DATA00 /;"	d
MX6QDL_PAD_DISP0_DAT0__LCD_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT0__LCD_DATA00 /;"	d
MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31 /;"	d
MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT10__GPIO4_IO31 /;"	d
MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 /;"	d
MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10 /;"	d
MX6QDL_PAD_DISP0_DAT10__IPU2_DISP0_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT10__IPU2_DISP0_DATA10 /;"	d
MX6QDL_PAD_DISP0_DAT10__LCD_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT10__LCD_DATA10 /;"	d
MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 /;"	d
MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT11__GPIO5_IO05 /;"	d
MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 /;"	d
MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11 /;"	d
MX6QDL_PAD_DISP0_DAT11__IPU2_DISP0_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT11__IPU2_DISP0_DATA11 /;"	d
MX6QDL_PAD_DISP0_DAT11__LCD_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT11__LCD_DATA11 /;"	d
MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06 /;"	d
MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT12__GPIO5_IO06 /;"	d
MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 /;"	d
MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12 /;"	d
MX6QDL_PAD_DISP0_DAT12__IPU2_DISP0_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT12__IPU2_DISP0_DATA12 /;"	d
MX6QDL_PAD_DISP0_DAT12__LCD_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT12__LCD_DATA12 /;"	d
MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS /;"	d
MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__AUD5_RXFS /;"	d
MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07 /;"	d
MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07 /;"	d
MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 /;"	d
MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13 /;"	d
MX6QDL_PAD_DISP0_DAT13__IPU2_DISP0_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__IPU2_DISP0_DATA13 /;"	d
MX6QDL_PAD_DISP0_DAT13__LCD_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT13__LCD_DATA13 /;"	d
MX6QDL_PAD_DISP0_DAT14__AUD5_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__AUD5_RXC /;"	d
MX6QDL_PAD_DISP0_DAT14__AUD5_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__AUD5_RXC /;"	d
MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08 /;"	d
MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08 /;"	d
MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 /;"	d
MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14 /;"	d
MX6QDL_PAD_DISP0_DAT14__IPU2_DISP0_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__IPU2_DISP0_DATA14 /;"	d
MX6QDL_PAD_DISP0_DAT14__LCD_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT14__LCD_DATA14 /;"	d
MX6QDL_PAD_DISP0_DAT15__ECSPI1_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__ECSPI1_SS1 /;"	d
MX6QDL_PAD_DISP0_DAT15__ECSPI1_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__ECSPI1_SS1 /;"	d
MX6QDL_PAD_DISP0_DAT15__ECSPI2_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__ECSPI2_SS1 /;"	d
MX6QDL_PAD_DISP0_DAT15__ECSPI2_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__ECSPI2_SS1 /;"	d
MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 /;"	d
MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__GPIO5_IO09 /;"	d
MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 /;"	d
MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15 /;"	d
MX6QDL_PAD_DISP0_DAT15__IPU2_DISP0_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__IPU2_DISP0_DATA15 /;"	d
MX6QDL_PAD_DISP0_DAT15__LCD_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT15__LCD_DATA15 /;"	d
MX6QDL_PAD_DISP0_DAT16__AUD5_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__AUD5_TXC /;"	d
MX6QDL_PAD_DISP0_DAT16__AUD5_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__AUD5_TXC /;"	d
MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI /;"	d
MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__ECSPI2_MOSI /;"	d
MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10 /;"	d
MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__GPIO5_IO10 /;"	d
MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 /;"	d
MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16 /;"	d
MX6QDL_PAD_DISP0_DAT16__IPU2_DISP0_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__IPU2_DISP0_DATA16 /;"	d
MX6QDL_PAD_DISP0_DAT16__LCD_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__LCD_DATA16 /;"	d
MX6QDL_PAD_DISP0_DAT16__SDMA_EXT_EVENT0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__SDMA_EXT_EVENT0 /;"	d
MX6QDL_PAD_DISP0_DAT16__SDMA_EXT_EVENT0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT16__SDMA_EXT_EVENT0 /;"	d
MX6QDL_PAD_DISP0_DAT17__AUD5_TXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__AUD5_TXD /;"	d
MX6QDL_PAD_DISP0_DAT17__AUD5_TXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__AUD5_TXD /;"	d
MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO /;"	d
MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__ECSPI2_MISO /;"	d
MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11 /;"	d
MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__GPIO5_IO11 /;"	d
MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 /;"	d
MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17 /;"	d
MX6QDL_PAD_DISP0_DAT17__IPU2_DISP0_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__IPU2_DISP0_DATA17 /;"	d
MX6QDL_PAD_DISP0_DAT17__LCD_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__LCD_DATA17 /;"	d
MX6QDL_PAD_DISP0_DAT17__SDMA_EXT_EVENT1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__SDMA_EXT_EVENT1 /;"	d
MX6QDL_PAD_DISP0_DAT17__SDMA_EXT_EVENT1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT17__SDMA_EXT_EVENT1 /;"	d
MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS /;"	d
MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__AUD4_RXFS /;"	d
MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS /;"	d
MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__AUD5_TXFS /;"	d
MX6QDL_PAD_DISP0_DAT18__ECSPI2_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__ECSPI2_SS0 /;"	d
MX6QDL_PAD_DISP0_DAT18__ECSPI2_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__ECSPI2_SS0 /;"	d
MX6QDL_PAD_DISP0_DAT18__EIM_CS2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__EIM_CS2_B /;"	d
MX6QDL_PAD_DISP0_DAT18__EIM_CS2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__EIM_CS2_B /;"	d
MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 /;"	d
MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__GPIO5_IO12 /;"	d
MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 /;"	d
MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18 /;"	d
MX6QDL_PAD_DISP0_DAT18__IPU2_DISP0_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__IPU2_DISP0_DATA18 /;"	d
MX6QDL_PAD_DISP0_DAT18__LCD_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT18__LCD_DATA18 /;"	d
MX6QDL_PAD_DISP0_DAT19__AUD4_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__AUD4_RXC /;"	d
MX6QDL_PAD_DISP0_DAT19__AUD4_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__AUD4_RXC /;"	d
MX6QDL_PAD_DISP0_DAT19__AUD5_RXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__AUD5_RXD /;"	d
MX6QDL_PAD_DISP0_DAT19__AUD5_RXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__AUD5_RXD /;"	d
MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK /;"	d
MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__ECSPI2_SCLK /;"	d
MX6QDL_PAD_DISP0_DAT19__EIM_CS3_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__EIM_CS3_B /;"	d
MX6QDL_PAD_DISP0_DAT19__EIM_CS3_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__EIM_CS3_B /;"	d
MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13 /;"	d
MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__GPIO5_IO13 /;"	d
MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 /;"	d
MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19 /;"	d
MX6QDL_PAD_DISP0_DAT19__IPU2_DISP0_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__IPU2_DISP0_DATA19 /;"	d
MX6QDL_PAD_DISP0_DAT19__LCD_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT19__LCD_DATA19 /;"	d
MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI /;"	d
MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__ECSPI3_MOSI /;"	d
MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22 /;"	d
MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__GPIO4_IO22 /;"	d
MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 /;"	d
MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01 /;"	d
MX6QDL_PAD_DISP0_DAT1__IPU2_DISP0_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__IPU2_DISP0_DATA01 /;"	d
MX6QDL_PAD_DISP0_DAT1__LCD_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT1__LCD_DATA01 /;"	d
MX6QDL_PAD_DISP0_DAT20__AUD4_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__AUD4_TXC /;"	d
MX6QDL_PAD_DISP0_DAT20__AUD4_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__AUD4_TXC /;"	d
MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK /;"	d
MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__ECSPI1_SCLK /;"	d
MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 /;"	d
MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__GPIO5_IO14 /;"	d
MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 /;"	d
MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20 /;"	d
MX6QDL_PAD_DISP0_DAT20__IPU2_DISP0_DATA20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__IPU2_DISP0_DATA20 /;"	d
MX6QDL_PAD_DISP0_DAT20__LCD_DATA20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT20__LCD_DATA20 /;"	d
MX6QDL_PAD_DISP0_DAT21__AUD4_TXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__AUD4_TXD /;"	d
MX6QDL_PAD_DISP0_DAT21__AUD4_TXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__AUD4_TXD /;"	d
MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI /;"	d
MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__ECSPI1_MOSI /;"	d
MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15 /;"	d
MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__GPIO5_IO15 /;"	d
MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 /;"	d
MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21 /;"	d
MX6QDL_PAD_DISP0_DAT21__IPU2_DISP0_DATA21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__IPU2_DISP0_DATA21 /;"	d
MX6QDL_PAD_DISP0_DAT21__LCD_DATA21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT21__LCD_DATA21 /;"	d
MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS /;"	d
MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__AUD4_TXFS /;"	d
MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO /;"	d
MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__ECSPI1_MISO /;"	d
MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 /;"	d
MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__GPIO5_IO16 /;"	d
MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 /;"	d
MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22 /;"	d
MX6QDL_PAD_DISP0_DAT22__IPU2_DISP0_DATA22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__IPU2_DISP0_DATA22 /;"	d
MX6QDL_PAD_DISP0_DAT22__LCD_DATA22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT22__LCD_DATA22 /;"	d
MX6QDL_PAD_DISP0_DAT23__AUD4_RXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__AUD4_RXD /;"	d
MX6QDL_PAD_DISP0_DAT23__AUD4_RXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__AUD4_RXD /;"	d
MX6QDL_PAD_DISP0_DAT23__ECSPI1_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__ECSPI1_SS0 /;"	d
MX6QDL_PAD_DISP0_DAT23__ECSPI1_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__ECSPI1_SS0 /;"	d
MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 /;"	d
MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__GPIO5_IO17 /;"	d
MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 /;"	d
MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23 /;"	d
MX6QDL_PAD_DISP0_DAT23__IPU2_DISP0_DATA23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__IPU2_DISP0_DATA23 /;"	d
MX6QDL_PAD_DISP0_DAT23__LCD_DATA23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT23__LCD_DATA23 /;"	d
MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO /;"	d
MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__ECSPI3_MISO /;"	d
MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23 /;"	d
MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__GPIO4_IO23 /;"	d
MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 /;"	d
MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02 /;"	d
MX6QDL_PAD_DISP0_DAT2__IPU2_DISP0_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__IPU2_DISP0_DATA02 /;"	d
MX6QDL_PAD_DISP0_DAT2__LCD_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT2__LCD_DATA02 /;"	d
MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0 /;"	d
MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__ECSPI3_SS0 /;"	d
MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 /;"	d
MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__GPIO4_IO24 /;"	d
MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 /;"	d
MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03 /;"	d
MX6QDL_PAD_DISP0_DAT3__IPU2_DISP0_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__IPU2_DISP0_DATA03 /;"	d
MX6QDL_PAD_DISP0_DAT3__LCD_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT3__LCD_DATA03 /;"	d
MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1 /;"	d
MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__ECSPI3_SS1 /;"	d
MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 /;"	d
MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__GPIO4_IO25 /;"	d
MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 /;"	d
MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04 /;"	d
MX6QDL_PAD_DISP0_DAT4__IPU2_DISP0_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__IPU2_DISP0_DATA04 /;"	d
MX6QDL_PAD_DISP0_DAT4__LCD_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT4__LCD_DATA04 /;"	d
MX6QDL_PAD_DISP0_DAT5__AUD6_RXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__AUD6_RXFS /;"	d
MX6QDL_PAD_DISP0_DAT5__AUD6_RXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__AUD6_RXFS /;"	d
MX6QDL_PAD_DISP0_DAT5__ECSPI3_SS2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__ECSPI3_SS2 /;"	d
MX6QDL_PAD_DISP0_DAT5__ECSPI3_SS2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__ECSPI3_SS2 /;"	d
MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26 /;"	d
MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__GPIO4_IO26 /;"	d
MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 /;"	d
MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05 /;"	d
MX6QDL_PAD_DISP0_DAT5__IPU2_DISP0_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__IPU2_DISP0_DATA05 /;"	d
MX6QDL_PAD_DISP0_DAT5__LCD_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT5__LCD_DATA05 /;"	d
MX6QDL_PAD_DISP0_DAT6__AUD6_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__AUD6_RXC /;"	d
MX6QDL_PAD_DISP0_DAT6__AUD6_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__AUD6_RXC /;"	d
MX6QDL_PAD_DISP0_DAT6__ECSPI3_SS3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__ECSPI3_SS3 /;"	d
MX6QDL_PAD_DISP0_DAT6__ECSPI3_SS3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__ECSPI3_SS3 /;"	d
MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27 /;"	d
MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__GPIO4_IO27 /;"	d
MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 /;"	d
MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06 /;"	d
MX6QDL_PAD_DISP0_DAT6__IPU2_DISP0_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__IPU2_DISP0_DATA06 /;"	d
MX6QDL_PAD_DISP0_DAT6__LCD_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT6__LCD_DATA06 /;"	d
MX6QDL_PAD_DISP0_DAT7__ECSPI3_RDY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__ECSPI3_RDY /;"	d
MX6QDL_PAD_DISP0_DAT7__ECSPI3_RDY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__ECSPI3_RDY /;"	d
MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28 /;"	d
MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__GPIO4_IO28 /;"	d
MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 /;"	d
MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07 /;"	d
MX6QDL_PAD_DISP0_DAT7__IPU2_DISP0_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__IPU2_DISP0_DATA07 /;"	d
MX6QDL_PAD_DISP0_DAT7__LCD_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT7__LCD_DATA07 /;"	d
MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29 /;"	d
MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__GPIO4_IO29 /;"	d
MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 /;"	d
MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08 /;"	d
MX6QDL_PAD_DISP0_DAT8__IPU2_DISP0_DATA08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__IPU2_DISP0_DATA08 /;"	d
MX6QDL_PAD_DISP0_DAT8__LCD_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__LCD_DATA08 /;"	d
MX6QDL_PAD_DISP0_DAT8__PWM1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__PWM1_OUT /;"	d
MX6QDL_PAD_DISP0_DAT8__PWM1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__PWM1_OUT /;"	d
MX6QDL_PAD_DISP0_DAT8__WDOG1_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__WDOG1_B /;"	d
MX6QDL_PAD_DISP0_DAT8__WDOG1_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT8__WDOG1_B /;"	d
MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 /;"	d
MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30 /;"	d
MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 /;"	d
MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09 /;"	d
MX6QDL_PAD_DISP0_DAT9__IPU2_DISP0_DATA09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__IPU2_DISP0_DATA09 /;"	d
MX6QDL_PAD_DISP0_DAT9__LCD_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__LCD_DATA09 /;"	d
MX6QDL_PAD_DISP0_DAT9__PWM2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__PWM2_OUT /;"	d
MX6QDL_PAD_DISP0_DAT9__PWM2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__PWM2_OUT /;"	d
MX6QDL_PAD_DISP0_DAT9__WDOG2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__WDOG2_B /;"	d
MX6QDL_PAD_DISP0_DAT9__WDOG2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_DISP0_DAT9__WDOG2_B /;"	d
MX6QDL_PAD_EIM_A16__EIM_ADDR16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__EIM_ADDR16 /;"	d
MX6QDL_PAD_EIM_A16__EIM_ADDR16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__EIM_ADDR16 /;"	d
MX6QDL_PAD_EIM_A16__EPDC_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__EPDC_DATA00 /;"	d
MX6QDL_PAD_EIM_A16__GPIO2_IO22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__GPIO2_IO22 /;"	d
MX6QDL_PAD_EIM_A16__GPIO2_IO22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__GPIO2_IO22 /;"	d
MX6QDL_PAD_EIM_A16__IPU1_CSI1_PIXCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__IPU1_CSI1_PIXCLK /;"	d
MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK /;"	d
MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK /;"	d
MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__IPU2_CSI1_PIXCLK /;"	d
MX6QDL_PAD_EIM_A16__SRC_BOOT_CFG16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__SRC_BOOT_CFG16 /;"	d
MX6QDL_PAD_EIM_A16__SRC_BOOT_CFG16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A16__SRC_BOOT_CFG16 /;"	d
MX6QDL_PAD_EIM_A17__EIM_ADDR17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__EIM_ADDR17 /;"	d
MX6QDL_PAD_EIM_A17__EIM_ADDR17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__EIM_ADDR17 /;"	d
MX6QDL_PAD_EIM_A17__EPDC_PWR_STAT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__EPDC_PWR_STAT /;"	d
MX6QDL_PAD_EIM_A17__GPIO2_IO21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__GPIO2_IO21 /;"	d
MX6QDL_PAD_EIM_A17__GPIO2_IO21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__GPIO2_IO21 /;"	d
MX6QDL_PAD_EIM_A17__IPU1_CSI1_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__IPU1_CSI1_DATA12 /;"	d
MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12 /;"	d
MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12 /;"	d
MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__IPU2_CSI1_DATA12 /;"	d
MX6QDL_PAD_EIM_A17__SRC_BOOT_CFG17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__SRC_BOOT_CFG17 /;"	d
MX6QDL_PAD_EIM_A17__SRC_BOOT_CFG17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A17__SRC_BOOT_CFG17 /;"	d
MX6QDL_PAD_EIM_A18__EIM_ADDR18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__EIM_ADDR18 /;"	d
MX6QDL_PAD_EIM_A18__EIM_ADDR18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__EIM_ADDR18 /;"	d
MX6QDL_PAD_EIM_A18__EPDC_PWR_CTRL0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__EPDC_PWR_CTRL0 /;"	d
MX6QDL_PAD_EIM_A18__GPIO2_IO20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__GPIO2_IO20 /;"	d
MX6QDL_PAD_EIM_A18__GPIO2_IO20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__GPIO2_IO20 /;"	d
MX6QDL_PAD_EIM_A18__IPU1_CSI1_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__IPU1_CSI1_DATA13 /;"	d
MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13 /;"	d
MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13 /;"	d
MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__IPU2_CSI1_DATA13 /;"	d
MX6QDL_PAD_EIM_A18__SRC_BOOT_CFG18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__SRC_BOOT_CFG18 /;"	d
MX6QDL_PAD_EIM_A18__SRC_BOOT_CFG18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A18__SRC_BOOT_CFG18 /;"	d
MX6QDL_PAD_EIM_A19__EIM_ADDR19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__EIM_ADDR19 /;"	d
MX6QDL_PAD_EIM_A19__EIM_ADDR19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__EIM_ADDR19 /;"	d
MX6QDL_PAD_EIM_A19__EPDC_PWR_CTRL1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__EPDC_PWR_CTRL1 /;"	d
MX6QDL_PAD_EIM_A19__GPIO2_IO19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__GPIO2_IO19 /;"	d
MX6QDL_PAD_EIM_A19__GPIO2_IO19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__GPIO2_IO19 /;"	d
MX6QDL_PAD_EIM_A19__IPU1_CSI1_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__IPU1_CSI1_DATA14 /;"	d
MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14 /;"	d
MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14 /;"	d
MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__IPU2_CSI1_DATA14 /;"	d
MX6QDL_PAD_EIM_A19__SRC_BOOT_CFG19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__SRC_BOOT_CFG19 /;"	d
MX6QDL_PAD_EIM_A19__SRC_BOOT_CFG19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A19__SRC_BOOT_CFG19 /;"	d
MX6QDL_PAD_EIM_A20__EIM_ADDR20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__EIM_ADDR20 /;"	d
MX6QDL_PAD_EIM_A20__EIM_ADDR20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__EIM_ADDR20 /;"	d
MX6QDL_PAD_EIM_A20__EPDC_PWR_CTRL2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__EPDC_PWR_CTRL2 /;"	d
MX6QDL_PAD_EIM_A20__GPIO2_IO18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__GPIO2_IO18 /;"	d
MX6QDL_PAD_EIM_A20__GPIO2_IO18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__GPIO2_IO18 /;"	d
MX6QDL_PAD_EIM_A20__IPU1_CSI1_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__IPU1_CSI1_DATA15 /;"	d
MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15 /;"	d
MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15 /;"	d
MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__IPU2_CSI1_DATA15 /;"	d
MX6QDL_PAD_EIM_A20__SRC_BOOT_CFG20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__SRC_BOOT_CFG20 /;"	d
MX6QDL_PAD_EIM_A20__SRC_BOOT_CFG20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A20__SRC_BOOT_CFG20 /;"	d
MX6QDL_PAD_EIM_A21__EIM_ADDR21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__EIM_ADDR21 /;"	d
MX6QDL_PAD_EIM_A21__EIM_ADDR21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__EIM_ADDR21 /;"	d
MX6QDL_PAD_EIM_A21__EPDC_GDCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__EPDC_GDCLK /;"	d
MX6QDL_PAD_EIM_A21__GPIO2_IO17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__GPIO2_IO17 /;"	d
MX6QDL_PAD_EIM_A21__GPIO2_IO17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__GPIO2_IO17 /;"	d
MX6QDL_PAD_EIM_A21__IPU1_CSI1_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__IPU1_CSI1_DATA16 /;"	d
MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16 /;"	d
MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16 /;"	d
MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__IPU2_CSI1_DATA16 /;"	d
MX6QDL_PAD_EIM_A21__SRC_BOOT_CFG21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__SRC_BOOT_CFG21 /;"	d
MX6QDL_PAD_EIM_A21__SRC_BOOT_CFG21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A21__SRC_BOOT_CFG21 /;"	d
MX6QDL_PAD_EIM_A22__EIM_ADDR22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__EIM_ADDR22 /;"	d
MX6QDL_PAD_EIM_A22__EIM_ADDR22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__EIM_ADDR22 /;"	d
MX6QDL_PAD_EIM_A22__EPDC_GDSP	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__EPDC_GDSP /;"	d
MX6QDL_PAD_EIM_A22__GPIO2_IO16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__GPIO2_IO16 /;"	d
MX6QDL_PAD_EIM_A22__GPIO2_IO16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__GPIO2_IO16 /;"	d
MX6QDL_PAD_EIM_A22__IPU1_CSI1_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__IPU1_CSI1_DATA17 /;"	d
MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17 /;"	d
MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17 /;"	d
MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__IPU2_CSI1_DATA17 /;"	d
MX6QDL_PAD_EIM_A22__SRC_BOOT_CFG22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__SRC_BOOT_CFG22 /;"	d
MX6QDL_PAD_EIM_A22__SRC_BOOT_CFG22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A22__SRC_BOOT_CFG22 /;"	d
MX6QDL_PAD_EIM_A23__EIM_ADDR23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__EIM_ADDR23 /;"	d
MX6QDL_PAD_EIM_A23__EIM_ADDR23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__EIM_ADDR23 /;"	d
MX6QDL_PAD_EIM_A23__EPDC_GDOE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__EPDC_GDOE /;"	d
MX6QDL_PAD_EIM_A23__GPIO6_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__GPIO6_IO06 /;"	d
MX6QDL_PAD_EIM_A23__GPIO6_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__GPIO6_IO06 /;"	d
MX6QDL_PAD_EIM_A23__IPU1_CSI1_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU1_CSI1_DATA18 /;"	d
MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18 /;"	d
MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18 /;"	d
MX6QDL_PAD_EIM_A23__IPU1_SISG3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU1_SISG3 /;"	d
MX6QDL_PAD_EIM_A23__IPU1_SISG3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU1_SISG3 /;"	d
MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU2_CSI1_DATA18 /;"	d
MX6QDL_PAD_EIM_A23__IPU2_SISG3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__IPU2_SISG3 /;"	d
MX6QDL_PAD_EIM_A23__SRC_BOOT_CFG23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__SRC_BOOT_CFG23 /;"	d
MX6QDL_PAD_EIM_A23__SRC_BOOT_CFG23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A23__SRC_BOOT_CFG23 /;"	d
MX6QDL_PAD_EIM_A24__EIM_ADDR24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__EIM_ADDR24 /;"	d
MX6QDL_PAD_EIM_A24__EIM_ADDR24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__EIM_ADDR24 /;"	d
MX6QDL_PAD_EIM_A24__EPDC_GDRL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__EPDC_GDRL /;"	d
MX6QDL_PAD_EIM_A24__GPIO5_IO04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__GPIO5_IO04 /;"	d
MX6QDL_PAD_EIM_A24__GPIO5_IO04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__GPIO5_IO04 /;"	d
MX6QDL_PAD_EIM_A24__IPU1_CSI1_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU1_CSI1_DATA19 /;"	d
MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19 /;"	d
MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19 /;"	d
MX6QDL_PAD_EIM_A24__IPU1_SISG2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU1_SISG2 /;"	d
MX6QDL_PAD_EIM_A24__IPU1_SISG2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU1_SISG2 /;"	d
MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU2_CSI1_DATA19 /;"	d
MX6QDL_PAD_EIM_A24__IPU2_SISG2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__IPU2_SISG2 /;"	d
MX6QDL_PAD_EIM_A24__SRC_BOOT_CFG24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__SRC_BOOT_CFG24 /;"	d
MX6QDL_PAD_EIM_A24__SRC_BOOT_CFG24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A24__SRC_BOOT_CFG24 /;"	d
MX6QDL_PAD_EIM_A25__ECSPI2_RDY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__ECSPI2_RDY /;"	d
MX6QDL_PAD_EIM_A25__ECSPI2_RDY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__ECSPI2_RDY /;"	d
MX6QDL_PAD_EIM_A25__ECSPI4_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__ECSPI4_SS1 /;"	d
MX6QDL_PAD_EIM_A25__ECSPI4_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__ECSPI4_SS1 /;"	d
MX6QDL_PAD_EIM_A25__EIM_ACLK_FREERUN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__EIM_ACLK_FREERUN /;"	d
MX6QDL_PAD_EIM_A25__EIM_ADDR25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__EIM_ADDR25 /;"	d
MX6QDL_PAD_EIM_A25__EIM_ADDR25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__EIM_ADDR25 /;"	d
MX6QDL_PAD_EIM_A25__EPDC_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__EPDC_DATA15 /;"	d
MX6QDL_PAD_EIM_A25__GPIO5_IO02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__GPIO5_IO02 /;"	d
MX6QDL_PAD_EIM_A25__GPIO5_IO02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__GPIO5_IO02 /;"	d
MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE /;"	d
MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__HDMI_TX_CEC_LINE /;"	d
MX6QDL_PAD_EIM_A25__IPU1_DI0_D1_CS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__IPU1_DI0_D1_CS /;"	d
MX6QDL_PAD_EIM_A25__IPU1_DI0_D1_CS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__IPU1_DI0_D1_CS /;"	d
MX6QDL_PAD_EIM_A25__IPU1_DI1_PIN12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__IPU1_DI1_PIN12 /;"	d
MX6QDL_PAD_EIM_A25__IPU1_DI1_PIN12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_A25__IPU1_DI1_PIN12 /;"	d
MX6QDL_PAD_EIM_BCLK__EIM_BCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__EIM_BCLK /;"	d
MX6QDL_PAD_EIM_BCLK__EIM_BCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__EIM_BCLK /;"	d
MX6QDL_PAD_EIM_BCLK__EPDC_SDCE9	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__EPDC_SDCE9 /;"	d
MX6QDL_PAD_EIM_BCLK__GPIO6_IO31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__GPIO6_IO31 /;"	d
MX6QDL_PAD_EIM_BCLK__GPIO6_IO31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__GPIO6_IO31 /;"	d
MX6QDL_PAD_EIM_BCLK__IPU1_DI1_PIN16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__IPU1_DI1_PIN16 /;"	d
MX6QDL_PAD_EIM_BCLK__IPU1_DI1_PIN16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_BCLK__IPU1_DI1_PIN16 /;"	d
MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK /;"	d
MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__ECSPI2_SCLK /;"	d
MX6QDL_PAD_EIM_CS0__EIM_CS0_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__EIM_CS0_B /;"	d
MX6QDL_PAD_EIM_CS0__EIM_CS0_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__EIM_CS0_B /;"	d
MX6QDL_PAD_EIM_CS0__EPDC_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__EPDC_DATA06 /;"	d
MX6QDL_PAD_EIM_CS0__GPIO2_IO23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__GPIO2_IO23 /;"	d
MX6QDL_PAD_EIM_CS0__GPIO2_IO23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__GPIO2_IO23 /;"	d
MX6QDL_PAD_EIM_CS0__IPU1_DI1_PIN05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__IPU1_DI1_PIN05 /;"	d
MX6QDL_PAD_EIM_CS0__IPU1_DI1_PIN05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS0__IPU1_DI1_PIN05 /;"	d
MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI /;"	d
MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__ECSPI2_MOSI /;"	d
MX6QDL_PAD_EIM_CS1__EIM_CS1_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__EIM_CS1_B /;"	d
MX6QDL_PAD_EIM_CS1__EIM_CS1_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__EIM_CS1_B /;"	d
MX6QDL_PAD_EIM_CS1__EPDC_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__EPDC_DATA08 /;"	d
MX6QDL_PAD_EIM_CS1__GPIO2_IO24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__GPIO2_IO24 /;"	d
MX6QDL_PAD_EIM_CS1__GPIO2_IO24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__GPIO2_IO24 /;"	d
MX6QDL_PAD_EIM_CS1__IPU1_DI1_PIN06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__IPU1_DI1_PIN06 /;"	d
MX6QDL_PAD_EIM_CS1__IPU1_DI1_PIN06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_CS1__IPU1_DI1_PIN06 /;"	d
MX6QDL_PAD_EIM_D16__ECSPI1_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__ECSPI1_SCLK /;"	d
MX6QDL_PAD_EIM_D16__ECSPI1_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__ECSPI1_SCLK /;"	d
MX6QDL_PAD_EIM_D16__EIM_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__EIM_DATA16 /;"	d
MX6QDL_PAD_EIM_D16__EIM_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__EIM_DATA16 /;"	d
MX6QDL_PAD_EIM_D16__EPDC_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__EPDC_DATA10 /;"	d
MX6QDL_PAD_EIM_D16__GPIO3_IO16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__GPIO3_IO16 /;"	d
MX6QDL_PAD_EIM_D16__GPIO3_IO16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__GPIO3_IO16 /;"	d
MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA /;"	d
MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__HDMI_TX_DDC_SDA /;"	d
MX6QDL_PAD_EIM_D16__I2C2_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__I2C2_SDA /;"	d
MX6QDL_PAD_EIM_D16__I2C2_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__I2C2_SDA /;"	d
MX6QDL_PAD_EIM_D16__IPU1_CSI1_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__IPU1_CSI1_DATA18 /;"	d
MX6QDL_PAD_EIM_D16__IPU1_DI0_PIN05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__IPU1_DI0_PIN05 /;"	d
MX6QDL_PAD_EIM_D16__IPU1_DI0_PIN05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__IPU1_DI0_PIN05 /;"	d
MX6QDL_PAD_EIM_D16__IPU2_CSI1_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D16__IPU2_CSI1_DATA18 /;"	d
MX6QDL_PAD_EIM_D17__DCIC1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__DCIC1_OUT /;"	d
MX6QDL_PAD_EIM_D17__DCIC1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__DCIC1_OUT /;"	d
MX6QDL_PAD_EIM_D17__ECSPI1_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__ECSPI1_MISO /;"	d
MX6QDL_PAD_EIM_D17__ECSPI1_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__ECSPI1_MISO /;"	d
MX6QDL_PAD_EIM_D17__EIM_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__EIM_DATA17 /;"	d
MX6QDL_PAD_EIM_D17__EIM_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__EIM_DATA17 /;"	d
MX6QDL_PAD_EIM_D17__EPDC_VCOM0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__EPDC_VCOM0 /;"	d
MX6QDL_PAD_EIM_D17__GPIO3_IO17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__GPIO3_IO17 /;"	d
MX6QDL_PAD_EIM_D17__GPIO3_IO17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__GPIO3_IO17 /;"	d
MX6QDL_PAD_EIM_D17__I2C3_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__I2C3_SCL /;"	d
MX6QDL_PAD_EIM_D17__I2C3_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__I2C3_SCL /;"	d
MX6QDL_PAD_EIM_D17__IPU1_CSI1_PIXCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__IPU1_CSI1_PIXCLK /;"	d
MX6QDL_PAD_EIM_D17__IPU1_DI0_PIN06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__IPU1_DI0_PIN06 /;"	d
MX6QDL_PAD_EIM_D17__IPU1_DI0_PIN06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__IPU1_DI0_PIN06 /;"	d
MX6QDL_PAD_EIM_D17__IPU2_CSI1_PIXCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D17__IPU2_CSI1_PIXCLK /;"	d
MX6QDL_PAD_EIM_D18__ECSPI1_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__ECSPI1_MOSI /;"	d
MX6QDL_PAD_EIM_D18__ECSPI1_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__ECSPI1_MOSI /;"	d
MX6QDL_PAD_EIM_D18__EIM_DATA18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__EIM_DATA18 /;"	d
MX6QDL_PAD_EIM_D18__EIM_DATA18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__EIM_DATA18 /;"	d
MX6QDL_PAD_EIM_D18__EPDC_VCOM1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__EPDC_VCOM1 /;"	d
MX6QDL_PAD_EIM_D18__GPIO3_IO18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__GPIO3_IO18 /;"	d
MX6QDL_PAD_EIM_D18__GPIO3_IO18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__GPIO3_IO18 /;"	d
MX6QDL_PAD_EIM_D18__I2C3_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__I2C3_SDA /;"	d
MX6QDL_PAD_EIM_D18__I2C3_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__I2C3_SDA /;"	d
MX6QDL_PAD_EIM_D18__IPU1_CSI1_DATA17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__IPU1_CSI1_DATA17 /;"	d
MX6QDL_PAD_EIM_D18__IPU1_DI0_PIN07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__IPU1_DI0_PIN07 /;"	d
MX6QDL_PAD_EIM_D18__IPU1_DI0_PIN07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__IPU1_DI0_PIN07 /;"	d
MX6QDL_PAD_EIM_D18__IPU1_DI1_D0_CS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__IPU1_DI1_D0_CS /;"	d
MX6QDL_PAD_EIM_D18__IPU1_DI1_D0_CS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__IPU1_DI1_D0_CS /;"	d
MX6QDL_PAD_EIM_D18__IPU2_CSI1_DATA17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D18__IPU2_CSI1_DATA17 /;"	d
MX6QDL_PAD_EIM_D19__ECSPI1_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__ECSPI1_SS1 /;"	d
MX6QDL_PAD_EIM_D19__ECSPI1_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__ECSPI1_SS1 /;"	d
MX6QDL_PAD_EIM_D19__EIM_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__EIM_DATA19 /;"	d
MX6QDL_PAD_EIM_D19__EIM_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__EIM_DATA19 /;"	d
MX6QDL_PAD_EIM_D19__EPDC_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__EPDC_DATA12 /;"	d
MX6QDL_PAD_EIM_D19__EPIT1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__EPIT1_OUT /;"	d
MX6QDL_PAD_EIM_D19__EPIT1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__EPIT1_OUT /;"	d
MX6QDL_PAD_EIM_D19__GPIO3_IO19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__GPIO3_IO19 /;"	d
MX6QDL_PAD_EIM_D19__GPIO3_IO19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__GPIO3_IO19 /;"	d
MX6QDL_PAD_EIM_D19__IPU1_CSI1_DATA16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__IPU1_CSI1_DATA16 /;"	d
MX6QDL_PAD_EIM_D19__IPU1_DI0_PIN08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__IPU1_DI0_PIN08 /;"	d
MX6QDL_PAD_EIM_D19__IPU1_DI0_PIN08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__IPU1_DI0_PIN08 /;"	d
MX6QDL_PAD_EIM_D19__IPU2_CSI1_DATA16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__IPU2_CSI1_DATA16 /;"	d
MX6QDL_PAD_EIM_D19__UART1_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__UART1_CTS_B /;"	d
MX6QDL_PAD_EIM_D19__UART1_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__UART1_CTS_B /;"	d
MX6QDL_PAD_EIM_D19__UART1_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__UART1_RTS_B /;"	d
MX6QDL_PAD_EIM_D19__UART1_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D19__UART1_RTS_B /;"	d
MX6QDL_PAD_EIM_D20__ECSPI4_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__ECSPI4_SS0 /;"	d
MX6QDL_PAD_EIM_D20__ECSPI4_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__ECSPI4_SS0 /;"	d
MX6QDL_PAD_EIM_D20__EIM_DATA20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__EIM_DATA20 /;"	d
MX6QDL_PAD_EIM_D20__EIM_DATA20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__EIM_DATA20 /;"	d
MX6QDL_PAD_EIM_D20__EPIT2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__EPIT2_OUT /;"	d
MX6QDL_PAD_EIM_D20__EPIT2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__EPIT2_OUT /;"	d
MX6QDL_PAD_EIM_D20__GPIO3_IO20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__GPIO3_IO20 /;"	d
MX6QDL_PAD_EIM_D20__GPIO3_IO20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__GPIO3_IO20 /;"	d
MX6QDL_PAD_EIM_D20__IPU1_CSI1_DATA15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__IPU1_CSI1_DATA15 /;"	d
MX6QDL_PAD_EIM_D20__IPU1_DI0_PIN16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__IPU1_DI0_PIN16 /;"	d
MX6QDL_PAD_EIM_D20__IPU1_DI0_PIN16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__IPU1_DI0_PIN16 /;"	d
MX6QDL_PAD_EIM_D20__IPU2_CSI1_DATA15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__IPU2_CSI1_DATA15 /;"	d
MX6QDL_PAD_EIM_D20__UART1_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__UART1_CTS_B /;"	d
MX6QDL_PAD_EIM_D20__UART1_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__UART1_CTS_B /;"	d
MX6QDL_PAD_EIM_D20__UART1_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__UART1_RTS_B /;"	d
MX6QDL_PAD_EIM_D20__UART1_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D20__UART1_RTS_B /;"	d
MX6QDL_PAD_EIM_D21__ECSPI4_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__ECSPI4_SCLK /;"	d
MX6QDL_PAD_EIM_D21__ECSPI4_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__ECSPI4_SCLK /;"	d
MX6QDL_PAD_EIM_D21__EIM_DATA21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__EIM_DATA21 /;"	d
MX6QDL_PAD_EIM_D21__EIM_DATA21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__EIM_DATA21 /;"	d
MX6QDL_PAD_EIM_D21__GPIO3_IO21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__GPIO3_IO21 /;"	d
MX6QDL_PAD_EIM_D21__GPIO3_IO21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__GPIO3_IO21 /;"	d
MX6QDL_PAD_EIM_D21__I2C1_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__I2C1_SCL /;"	d
MX6QDL_PAD_EIM_D21__I2C1_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__I2C1_SCL /;"	d
MX6QDL_PAD_EIM_D21__IPU1_CSI1_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__IPU1_CSI1_DATA11 /;"	d
MX6QDL_PAD_EIM_D21__IPU1_DI0_PIN17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__IPU1_DI0_PIN17 /;"	d
MX6QDL_PAD_EIM_D21__IPU1_DI0_PIN17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__IPU1_DI0_PIN17 /;"	d
MX6QDL_PAD_EIM_D21__IPU2_CSI1_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__IPU2_CSI1_DATA11 /;"	d
MX6QDL_PAD_EIM_D21__SPDIF_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__SPDIF_IN /;"	d
MX6QDL_PAD_EIM_D21__SPDIF_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__SPDIF_IN /;"	d
MX6QDL_PAD_EIM_D21__USB_OTG_OC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__USB_OTG_OC /;"	d
MX6QDL_PAD_EIM_D21__USB_OTG_OC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D21__USB_OTG_OC /;"	d
MX6QDL_PAD_EIM_D22__ECSPI4_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__ECSPI4_MISO /;"	d
MX6QDL_PAD_EIM_D22__ECSPI4_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__ECSPI4_MISO /;"	d
MX6QDL_PAD_EIM_D22__EIM_DATA22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__EIM_DATA22 /;"	d
MX6QDL_PAD_EIM_D22__EIM_DATA22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__EIM_DATA22 /;"	d
MX6QDL_PAD_EIM_D22__EPDC_SDCE6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__EPDC_SDCE6 /;"	d
MX6QDL_PAD_EIM_D22__GPIO3_IO22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__GPIO3_IO22 /;"	d
MX6QDL_PAD_EIM_D22__GPIO3_IO22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__GPIO3_IO22 /;"	d
MX6QDL_PAD_EIM_D22__IPU1_CSI1_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__IPU1_CSI1_DATA10 /;"	d
MX6QDL_PAD_EIM_D22__IPU1_DI0_PIN01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__IPU1_DI0_PIN01 /;"	d
MX6QDL_PAD_EIM_D22__IPU1_DI0_PIN01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__IPU1_DI0_PIN01 /;"	d
MX6QDL_PAD_EIM_D22__IPU2_CSI1_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__IPU2_CSI1_DATA10 /;"	d
MX6QDL_PAD_EIM_D22__SPDIF_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__SPDIF_OUT /;"	d
MX6QDL_PAD_EIM_D22__SPDIF_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__SPDIF_OUT /;"	d
MX6QDL_PAD_EIM_D22__USB_OTG_PWR	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__USB_OTG_PWR /;"	d
MX6QDL_PAD_EIM_D22__USB_OTG_PWR	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D22__USB_OTG_PWR /;"	d
MX6QDL_PAD_EIM_D23__EIM_DATA23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__EIM_DATA23 /;"	d
MX6QDL_PAD_EIM_D23__EIM_DATA23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__EIM_DATA23 /;"	d
MX6QDL_PAD_EIM_D23__EPDC_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__EPDC_DATA11 /;"	d
MX6QDL_PAD_EIM_D23__GPIO3_IO23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__GPIO3_IO23 /;"	d
MX6QDL_PAD_EIM_D23__GPIO3_IO23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__GPIO3_IO23 /;"	d
MX6QDL_PAD_EIM_D23__IPU1_CSI1_DATA_EN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_CSI1_DATA_EN /;"	d
MX6QDL_PAD_EIM_D23__IPU1_DI0_D0_CS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_DI0_D0_CS /;"	d
MX6QDL_PAD_EIM_D23__IPU1_DI0_D0_CS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_DI0_D0_CS /;"	d
MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN02 /;"	d
MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN02 /;"	d
MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN14 /;"	d
MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU1_DI1_PIN14 /;"	d
MX6QDL_PAD_EIM_D23__IPU2_CSI1_DATA_EN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__IPU2_CSI1_DATA_EN /;"	d
MX6QDL_PAD_EIM_D23__UART1_DCD_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__UART1_DCD_B /;"	d
MX6QDL_PAD_EIM_D23__UART1_DCD_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__UART1_DCD_B /;"	d
MX6QDL_PAD_EIM_D23__UART3_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_D23__UART3_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_D23__UART3_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_D23__UART3_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D23__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_D24__AUD5_RXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__AUD5_RXFS /;"	d
MX6QDL_PAD_EIM_D24__AUD5_RXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__AUD5_RXFS /;"	d
MX6QDL_PAD_EIM_D24__ECSPI1_SS2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__ECSPI1_SS2 /;"	d
MX6QDL_PAD_EIM_D24__ECSPI1_SS2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__ECSPI1_SS2 /;"	d
MX6QDL_PAD_EIM_D24__ECSPI2_SS2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__ECSPI2_SS2 /;"	d
MX6QDL_PAD_EIM_D24__ECSPI2_SS2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__ECSPI2_SS2 /;"	d
MX6QDL_PAD_EIM_D24__ECSPI4_SS2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__ECSPI4_SS2 /;"	d
MX6QDL_PAD_EIM_D24__ECSPI4_SS2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__ECSPI4_SS2 /;"	d
MX6QDL_PAD_EIM_D24__EIM_DATA24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__EIM_DATA24 /;"	d
MX6QDL_PAD_EIM_D24__EIM_DATA24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__EIM_DATA24 /;"	d
MX6QDL_PAD_EIM_D24__EPDC_SDCE7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__EPDC_SDCE7 /;"	d
MX6QDL_PAD_EIM_D24__GPIO3_IO24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__GPIO3_IO24 /;"	d
MX6QDL_PAD_EIM_D24__GPIO3_IO24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__GPIO3_IO24 /;"	d
MX6QDL_PAD_EIM_D24__UART1_DTR_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__UART1_DTR_B /;"	d
MX6QDL_PAD_EIM_D24__UART1_DTR_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__UART1_DTR_B /;"	d
MX6QDL_PAD_EIM_D24__UART3_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__UART3_RX_DATA /;"	d
MX6QDL_PAD_EIM_D24__UART3_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__UART3_RX_DATA /;"	d
MX6QDL_PAD_EIM_D24__UART3_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__UART3_TX_DATA /;"	d
MX6QDL_PAD_EIM_D24__UART3_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D24__UART3_TX_DATA /;"	d
MX6QDL_PAD_EIM_D25__AUD5_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__AUD5_RXC /;"	d
MX6QDL_PAD_EIM_D25__AUD5_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__AUD5_RXC /;"	d
MX6QDL_PAD_EIM_D25__ECSPI1_SS3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__ECSPI1_SS3 /;"	d
MX6QDL_PAD_EIM_D25__ECSPI1_SS3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__ECSPI1_SS3 /;"	d
MX6QDL_PAD_EIM_D25__ECSPI2_SS3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__ECSPI2_SS3 /;"	d
MX6QDL_PAD_EIM_D25__ECSPI2_SS3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__ECSPI2_SS3 /;"	d
MX6QDL_PAD_EIM_D25__ECSPI4_SS3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__ECSPI4_SS3 /;"	d
MX6QDL_PAD_EIM_D25__ECSPI4_SS3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__ECSPI4_SS3 /;"	d
MX6QDL_PAD_EIM_D25__EIM_DATA25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__EIM_DATA25 /;"	d
MX6QDL_PAD_EIM_D25__EIM_DATA25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__EIM_DATA25 /;"	d
MX6QDL_PAD_EIM_D25__EPDC_SDCE8	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__EPDC_SDCE8 /;"	d
MX6QDL_PAD_EIM_D25__GPIO3_IO25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__GPIO3_IO25 /;"	d
MX6QDL_PAD_EIM_D25__GPIO3_IO25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__GPIO3_IO25 /;"	d
MX6QDL_PAD_EIM_D25__UART1_DSR_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__UART1_DSR_B /;"	d
MX6QDL_PAD_EIM_D25__UART1_DSR_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__UART1_DSR_B /;"	d
MX6QDL_PAD_EIM_D25__UART3_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__UART3_RX_DATA /;"	d
MX6QDL_PAD_EIM_D25__UART3_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__UART3_RX_DATA /;"	d
MX6QDL_PAD_EIM_D25__UART3_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__UART3_TX_DATA /;"	d
MX6QDL_PAD_EIM_D25__UART3_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D25__UART3_TX_DATA /;"	d
MX6QDL_PAD_EIM_D26__EIM_DATA26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__EIM_DATA26 /;"	d
MX6QDL_PAD_EIM_D26__EIM_DATA26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__EIM_DATA26 /;"	d
MX6QDL_PAD_EIM_D26__EPDC_SDOED	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__EPDC_SDOED /;"	d
MX6QDL_PAD_EIM_D26__GPIO3_IO26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__GPIO3_IO26 /;"	d
MX6QDL_PAD_EIM_D26__GPIO3_IO26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__GPIO3_IO26 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_CSI0_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_CSI0_DATA01 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_CSI0_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_CSI0_DATA01 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_CSI1_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_CSI1_DATA14 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_DI1_PIN11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_DI1_PIN11 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_DI1_PIN11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_DI1_PIN11 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_SISG2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_SISG2 /;"	d
MX6QDL_PAD_EIM_D26__IPU1_SISG2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU1_SISG2 /;"	d
MX6QDL_PAD_EIM_D26__IPU2_CSI1_DATA14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__IPU2_CSI1_DATA14 /;"	d
MX6QDL_PAD_EIM_D26__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__UART2_RX_DATA /;"	d
MX6QDL_PAD_EIM_D26__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__UART2_RX_DATA /;"	d
MX6QDL_PAD_EIM_D26__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__UART2_TX_DATA /;"	d
MX6QDL_PAD_EIM_D26__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D26__UART2_TX_DATA /;"	d
MX6QDL_PAD_EIM_D27__EIM_DATA27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__EIM_DATA27 /;"	d
MX6QDL_PAD_EIM_D27__EIM_DATA27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__EIM_DATA27 /;"	d
MX6QDL_PAD_EIM_D27__EPDC_SDOE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__EPDC_SDOE /;"	d
MX6QDL_PAD_EIM_D27__GPIO3_IO27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__GPIO3_IO27 /;"	d
MX6QDL_PAD_EIM_D27__GPIO3_IO27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__GPIO3_IO27 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_CSI0_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_CSI0_DATA00 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_CSI0_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_CSI0_DATA00 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_CSI1_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_CSI1_DATA13 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_DI1_PIN13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_DI1_PIN13 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_DI1_PIN13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_DI1_PIN13 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_SISG3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_SISG3 /;"	d
MX6QDL_PAD_EIM_D27__IPU1_SISG3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU1_SISG3 /;"	d
MX6QDL_PAD_EIM_D27__IPU2_CSI1_DATA13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__IPU2_CSI1_DATA13 /;"	d
MX6QDL_PAD_EIM_D27__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__UART2_RX_DATA /;"	d
MX6QDL_PAD_EIM_D27__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__UART2_RX_DATA /;"	d
MX6QDL_PAD_EIM_D27__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__UART2_TX_DATA /;"	d
MX6QDL_PAD_EIM_D27__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D27__UART2_TX_DATA /;"	d
MX6QDL_PAD_EIM_D28__ECSPI4_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__ECSPI4_MOSI /;"	d
MX6QDL_PAD_EIM_D28__ECSPI4_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__ECSPI4_MOSI /;"	d
MX6QDL_PAD_EIM_D28__EIM_DATA28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__EIM_DATA28 /;"	d
MX6QDL_PAD_EIM_D28__EIM_DATA28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__EIM_DATA28 /;"	d
MX6QDL_PAD_EIM_D28__EPDC_PWR_CTRL3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__EPDC_PWR_CTRL3 /;"	d
MX6QDL_PAD_EIM_D28__GPIO3_IO28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__GPIO3_IO28 /;"	d
MX6QDL_PAD_EIM_D28__GPIO3_IO28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__GPIO3_IO28 /;"	d
MX6QDL_PAD_EIM_D28__I2C1_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__I2C1_SDA /;"	d
MX6QDL_PAD_EIM_D28__I2C1_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__I2C1_SDA /;"	d
MX6QDL_PAD_EIM_D28__IPU1_CSI1_DATA12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__IPU1_CSI1_DATA12 /;"	d
MX6QDL_PAD_EIM_D28__IPU1_DI0_PIN13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__IPU1_DI0_PIN13 /;"	d
MX6QDL_PAD_EIM_D28__IPU1_DI0_PIN13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__IPU1_DI0_PIN13 /;"	d
MX6QDL_PAD_EIM_D28__IPU1_EXT_TRIG	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__IPU1_EXT_TRIG /;"	d
MX6QDL_PAD_EIM_D28__IPU1_EXT_TRIG	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__IPU1_EXT_TRIG /;"	d
MX6QDL_PAD_EIM_D28__IPU2_CSI1_DATA12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__IPU2_CSI1_DATA12 /;"	d
MX6QDL_PAD_EIM_D28__UART2_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_CTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_CTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_DTE_CTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_DTE_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_DTE_RTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_DTE_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_DTE_RTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_RTS_B /;"	d
MX6QDL_PAD_EIM_D28__UART2_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D28__UART2_RTS_B /;"	d
MX6QDL_PAD_EIM_D29__ECSPI4_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__ECSPI4_SS0 /;"	d
MX6QDL_PAD_EIM_D29__ECSPI4_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__ECSPI4_SS0 /;"	d
MX6QDL_PAD_EIM_D29__EIM_DATA29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__EIM_DATA29 /;"	d
MX6QDL_PAD_EIM_D29__EIM_DATA29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__EIM_DATA29 /;"	d
MX6QDL_PAD_EIM_D29__EPDC_PWR_WAKE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__EPDC_PWR_WAKE /;"	d
MX6QDL_PAD_EIM_D29__GPIO3_IO29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__GPIO3_IO29 /;"	d
MX6QDL_PAD_EIM_D29__GPIO3_IO29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__GPIO3_IO29 /;"	d
MX6QDL_PAD_EIM_D29__IPU1_CSI1_VSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__IPU1_CSI1_VSYNC /;"	d
MX6QDL_PAD_EIM_D29__IPU1_DI0_PIN14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__IPU1_DI0_PIN14 /;"	d
MX6QDL_PAD_EIM_D29__IPU1_DI0_PIN14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__IPU1_DI0_PIN14 /;"	d
MX6QDL_PAD_EIM_D29__IPU1_DI1_PIN15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__IPU1_DI1_PIN15 /;"	d
MX6QDL_PAD_EIM_D29__IPU1_DI1_PIN15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__IPU1_DI1_PIN15 /;"	d
MX6QDL_PAD_EIM_D29__IPU2_CSI1_VSYNC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__IPU2_CSI1_VSYNC /;"	d
MX6QDL_PAD_EIM_D29__UART2_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_CTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_CTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_DTE_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_DTE_CTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_DTE_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_DTE_CTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_DTE_RTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_RTS_B /;"	d
MX6QDL_PAD_EIM_D29__UART2_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D29__UART2_RTS_B /;"	d
MX6QDL_PAD_EIM_D30__EIM_DATA30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__EIM_DATA30 /;"	d
MX6QDL_PAD_EIM_D30__EIM_DATA30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__EIM_DATA30 /;"	d
MX6QDL_PAD_EIM_D30__EPDC_SDOEZ	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__EPDC_SDOEZ /;"	d
MX6QDL_PAD_EIM_D30__GPIO3_IO30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__GPIO3_IO30 /;"	d
MX6QDL_PAD_EIM_D30__GPIO3_IO30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__GPIO3_IO30 /;"	d
MX6QDL_PAD_EIM_D30__IPU1_CSI0_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__IPU1_CSI0_DATA03 /;"	d
MX6QDL_PAD_EIM_D30__IPU1_CSI0_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__IPU1_CSI0_DATA03 /;"	d
MX6QDL_PAD_EIM_D30__IPU1_DI0_PIN11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__IPU1_DI0_PIN11 /;"	d
MX6QDL_PAD_EIM_D30__IPU1_DI0_PIN11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__IPU1_DI0_PIN11 /;"	d
MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21 /;"	d
MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21 /;"	d
MX6QDL_PAD_EIM_D30__UART3_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_D30__UART3_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_D30__UART3_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_D30__UART3_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_D30__USB_H1_OC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__USB_H1_OC /;"	d
MX6QDL_PAD_EIM_D30__USB_H1_OC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D30__USB_H1_OC /;"	d
MX6QDL_PAD_EIM_D31__EIM_ACLK_FREERUN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__EIM_ACLK_FREERUN /;"	d
MX6QDL_PAD_EIM_D31__EIM_DATA31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__EIM_DATA31 /;"	d
MX6QDL_PAD_EIM_D31__EIM_DATA31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__EIM_DATA31 /;"	d
MX6QDL_PAD_EIM_D31__EPDC_SDCLK_P	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__EPDC_SDCLK_P /;"	d
MX6QDL_PAD_EIM_D31__GPIO3_IO31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__GPIO3_IO31 /;"	d
MX6QDL_PAD_EIM_D31__GPIO3_IO31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__GPIO3_IO31 /;"	d
MX6QDL_PAD_EIM_D31__IPU1_CSI0_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__IPU1_CSI0_DATA02 /;"	d
MX6QDL_PAD_EIM_D31__IPU1_CSI0_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__IPU1_CSI0_DATA02 /;"	d
MX6QDL_PAD_EIM_D31__IPU1_DI0_PIN12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__IPU1_DI0_PIN12 /;"	d
MX6QDL_PAD_EIM_D31__IPU1_DI0_PIN12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__IPU1_DI0_PIN12 /;"	d
MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20 /;"	d
MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20 /;"	d
MX6QDL_PAD_EIM_D31__UART3_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_D31__UART3_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_D31__UART3_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_D31__UART3_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_D31__USB_H1_PWR	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__USB_H1_PWR /;"	d
MX6QDL_PAD_EIM_D31__USB_H1_PWR	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_D31__USB_H1_PWR /;"	d
MX6QDL_PAD_EIM_DA0__EIM_AD00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__EIM_AD00 /;"	d
MX6QDL_PAD_EIM_DA0__EIM_AD00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__EIM_AD00 /;"	d
MX6QDL_PAD_EIM_DA0__EPDC_SDCLK_N	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__EPDC_SDCLK_N /;"	d
MX6QDL_PAD_EIM_DA0__GPIO3_IO00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__GPIO3_IO00 /;"	d
MX6QDL_PAD_EIM_DA0__GPIO3_IO00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__GPIO3_IO00 /;"	d
MX6QDL_PAD_EIM_DA0__IPU1_CSI1_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__IPU1_CSI1_DATA09 /;"	d
MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09 /;"	d
MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09 /;"	d
MX6QDL_PAD_EIM_DA0__IPU2_CSI1_DATA09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__IPU2_CSI1_DATA09 /;"	d
MX6QDL_PAD_EIM_DA0__SRC_BOOT_CFG00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__SRC_BOOT_CFG00 /;"	d
MX6QDL_PAD_EIM_DA0__SRC_BOOT_CFG00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA0__SRC_BOOT_CFG00 /;"	d
MX6QDL_PAD_EIM_DA10__EIM_AD10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__EIM_AD10 /;"	d
MX6QDL_PAD_EIM_DA10__EIM_AD10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__EIM_AD10 /;"	d
MX6QDL_PAD_EIM_DA10__EPDC_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__EPDC_DATA01 /;"	d
MX6QDL_PAD_EIM_DA10__GPIO3_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__GPIO3_IO10 /;"	d
MX6QDL_PAD_EIM_DA10__GPIO3_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__GPIO3_IO10 /;"	d
MX6QDL_PAD_EIM_DA10__IPU1_CSI1_DATA_EN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__IPU1_CSI1_DATA_EN /;"	d
MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15 /;"	d
MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15 /;"	d
MX6QDL_PAD_EIM_DA10__IPU2_CSI1_DATA_EN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__IPU2_CSI1_DATA_EN /;"	d
MX6QDL_PAD_EIM_DA10__SRC_BOOT_CFG10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__SRC_BOOT_CFG10 /;"	d
MX6QDL_PAD_EIM_DA10__SRC_BOOT_CFG10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA10__SRC_BOOT_CFG10 /;"	d
MX6QDL_PAD_EIM_DA11__EIM_AD11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__EIM_AD11 /;"	d
MX6QDL_PAD_EIM_DA11__EIM_AD11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__EIM_AD11 /;"	d
MX6QDL_PAD_EIM_DA11__EPDC_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__EPDC_DATA03 /;"	d
MX6QDL_PAD_EIM_DA11__GPIO3_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__GPIO3_IO11 /;"	d
MX6QDL_PAD_EIM_DA11__GPIO3_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__GPIO3_IO11 /;"	d
MX6QDL_PAD_EIM_DA11__IPU1_CSI1_HSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__IPU1_CSI1_HSYNC /;"	d
MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02 /;"	d
MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02 /;"	d
MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__IPU2_CSI1_HSYNC /;"	d
MX6QDL_PAD_EIM_DA11__SRC_BOOT_CFG11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__SRC_BOOT_CFG11 /;"	d
MX6QDL_PAD_EIM_DA11__SRC_BOOT_CFG11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA11__SRC_BOOT_CFG11 /;"	d
MX6QDL_PAD_EIM_DA12__EIM_AD12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__EIM_AD12 /;"	d
MX6QDL_PAD_EIM_DA12__EIM_AD12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__EIM_AD12 /;"	d
MX6QDL_PAD_EIM_DA12__EPDC_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__EPDC_DATA02 /;"	d
MX6QDL_PAD_EIM_DA12__GPIO3_IO12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__GPIO3_IO12 /;"	d
MX6QDL_PAD_EIM_DA12__GPIO3_IO12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__GPIO3_IO12 /;"	d
MX6QDL_PAD_EIM_DA12__IPU1_CSI1_VSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__IPU1_CSI1_VSYNC /;"	d
MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03 /;"	d
MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03 /;"	d
MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__IPU2_CSI1_VSYNC /;"	d
MX6QDL_PAD_EIM_DA12__SRC_BOOT_CFG12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__SRC_BOOT_CFG12 /;"	d
MX6QDL_PAD_EIM_DA12__SRC_BOOT_CFG12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA12__SRC_BOOT_CFG12 /;"	d
MX6QDL_PAD_EIM_DA13__EIM_AD13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__EIM_AD13 /;"	d
MX6QDL_PAD_EIM_DA13__EIM_AD13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__EIM_AD13 /;"	d
MX6QDL_PAD_EIM_DA13__EPDC_DATA13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__EPDC_DATA13 /;"	d
MX6QDL_PAD_EIM_DA13__GPIO3_IO13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__GPIO3_IO13 /;"	d
MX6QDL_PAD_EIM_DA13__GPIO3_IO13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__GPIO3_IO13 /;"	d
MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS /;"	d
MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS /;"	d
MX6QDL_PAD_EIM_DA13__SRC_BOOT_CFG13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__SRC_BOOT_CFG13 /;"	d
MX6QDL_PAD_EIM_DA13__SRC_BOOT_CFG13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA13__SRC_BOOT_CFG13 /;"	d
MX6QDL_PAD_EIM_DA14__EIM_AD14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__EIM_AD14 /;"	d
MX6QDL_PAD_EIM_DA14__EIM_AD14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__EIM_AD14 /;"	d
MX6QDL_PAD_EIM_DA14__EPDC_DATA14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__EPDC_DATA14 /;"	d
MX6QDL_PAD_EIM_DA14__GPIO3_IO14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__GPIO3_IO14 /;"	d
MX6QDL_PAD_EIM_DA14__GPIO3_IO14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__GPIO3_IO14 /;"	d
MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS /;"	d
MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS /;"	d
MX6QDL_PAD_EIM_DA14__SRC_BOOT_CFG14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__SRC_BOOT_CFG14 /;"	d
MX6QDL_PAD_EIM_DA14__SRC_BOOT_CFG14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA14__SRC_BOOT_CFG14 /;"	d
MX6QDL_PAD_EIM_DA15__EIM_AD15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__EIM_AD15 /;"	d
MX6QDL_PAD_EIM_DA15__EIM_AD15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__EIM_AD15 /;"	d
MX6QDL_PAD_EIM_DA15__EPDC_DATA09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__EPDC_DATA09 /;"	d
MX6QDL_PAD_EIM_DA15__GPIO3_IO15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__GPIO3_IO15 /;"	d
MX6QDL_PAD_EIM_DA15__GPIO3_IO15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__GPIO3_IO15 /;"	d
MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN01 /;"	d
MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN01 /;"	d
MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN04 /;"	d
MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__IPU1_DI1_PIN04 /;"	d
MX6QDL_PAD_EIM_DA15__SRC_BOOT_CFG15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__SRC_BOOT_CFG15 /;"	d
MX6QDL_PAD_EIM_DA15__SRC_BOOT_CFG15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA15__SRC_BOOT_CFG15 /;"	d
MX6QDL_PAD_EIM_DA1__EIM_AD01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__EIM_AD01 /;"	d
MX6QDL_PAD_EIM_DA1__EIM_AD01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__EIM_AD01 /;"	d
MX6QDL_PAD_EIM_DA1__EPDC_SDLE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__EPDC_SDLE /;"	d
MX6QDL_PAD_EIM_DA1__GPIO3_IO01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__GPIO3_IO01 /;"	d
MX6QDL_PAD_EIM_DA1__GPIO3_IO01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__GPIO3_IO01 /;"	d
MX6QDL_PAD_EIM_DA1__IPU1_CSI1_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__IPU1_CSI1_DATA08 /;"	d
MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08 /;"	d
MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08 /;"	d
MX6QDL_PAD_EIM_DA1__IPU2_CSI1_DATA08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__IPU2_CSI1_DATA08 /;"	d
MX6QDL_PAD_EIM_DA1__SRC_BOOT_CFG01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__SRC_BOOT_CFG01 /;"	d
MX6QDL_PAD_EIM_DA1__SRC_BOOT_CFG01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA1__SRC_BOOT_CFG01 /;"	d
MX6QDL_PAD_EIM_DA2__EIM_AD02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__EIM_AD02 /;"	d
MX6QDL_PAD_EIM_DA2__EIM_AD02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__EIM_AD02 /;"	d
MX6QDL_PAD_EIM_DA2__EPDC_BDR0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__EPDC_BDR0 /;"	d
MX6QDL_PAD_EIM_DA2__GPIO3_IO02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__GPIO3_IO02 /;"	d
MX6QDL_PAD_EIM_DA2__GPIO3_IO02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__GPIO3_IO02 /;"	d
MX6QDL_PAD_EIM_DA2__IPU1_CSI1_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__IPU1_CSI1_DATA07 /;"	d
MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07 /;"	d
MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07 /;"	d
MX6QDL_PAD_EIM_DA2__IPU2_CSI1_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__IPU2_CSI1_DATA07 /;"	d
MX6QDL_PAD_EIM_DA2__SRC_BOOT_CFG02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__SRC_BOOT_CFG02 /;"	d
MX6QDL_PAD_EIM_DA2__SRC_BOOT_CFG02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA2__SRC_BOOT_CFG02 /;"	d
MX6QDL_PAD_EIM_DA3__EIM_AD03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__EIM_AD03 /;"	d
MX6QDL_PAD_EIM_DA3__EIM_AD03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__EIM_AD03 /;"	d
MX6QDL_PAD_EIM_DA3__EPDC_BDR1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__EPDC_BDR1 /;"	d
MX6QDL_PAD_EIM_DA3__GPIO3_IO03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__GPIO3_IO03 /;"	d
MX6QDL_PAD_EIM_DA3__GPIO3_IO03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__GPIO3_IO03 /;"	d
MX6QDL_PAD_EIM_DA3__IPU1_CSI1_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__IPU1_CSI1_DATA06 /;"	d
MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06 /;"	d
MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06 /;"	d
MX6QDL_PAD_EIM_DA3__IPU2_CSI1_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__IPU2_CSI1_DATA06 /;"	d
MX6QDL_PAD_EIM_DA3__SRC_BOOT_CFG03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__SRC_BOOT_CFG03 /;"	d
MX6QDL_PAD_EIM_DA3__SRC_BOOT_CFG03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA3__SRC_BOOT_CFG03 /;"	d
MX6QDL_PAD_EIM_DA4__EIM_AD04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__EIM_AD04 /;"	d
MX6QDL_PAD_EIM_DA4__EIM_AD04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__EIM_AD04 /;"	d
MX6QDL_PAD_EIM_DA4__EPDC_SDCE0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__EPDC_SDCE0 /;"	d
MX6QDL_PAD_EIM_DA4__GPIO3_IO04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__GPIO3_IO04 /;"	d
MX6QDL_PAD_EIM_DA4__GPIO3_IO04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__GPIO3_IO04 /;"	d
MX6QDL_PAD_EIM_DA4__IPU1_CSI1_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__IPU1_CSI1_DATA05 /;"	d
MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05 /;"	d
MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05 /;"	d
MX6QDL_PAD_EIM_DA4__IPU2_CSI1_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__IPU2_CSI1_DATA05 /;"	d
MX6QDL_PAD_EIM_DA4__SRC_BOOT_CFG04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__SRC_BOOT_CFG04 /;"	d
MX6QDL_PAD_EIM_DA4__SRC_BOOT_CFG04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA4__SRC_BOOT_CFG04 /;"	d
MX6QDL_PAD_EIM_DA5__EIM_AD05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__EIM_AD05 /;"	d
MX6QDL_PAD_EIM_DA5__EIM_AD05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__EIM_AD05 /;"	d
MX6QDL_PAD_EIM_DA5__EPDC_SDCE1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__EPDC_SDCE1 /;"	d
MX6QDL_PAD_EIM_DA5__GPIO3_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__GPIO3_IO05 /;"	d
MX6QDL_PAD_EIM_DA5__GPIO3_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__GPIO3_IO05 /;"	d
MX6QDL_PAD_EIM_DA5__IPU1_CSI1_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__IPU1_CSI1_DATA04 /;"	d
MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04 /;"	d
MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04 /;"	d
MX6QDL_PAD_EIM_DA5__IPU2_CSI1_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__IPU2_CSI1_DATA04 /;"	d
MX6QDL_PAD_EIM_DA5__SRC_BOOT_CFG05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__SRC_BOOT_CFG05 /;"	d
MX6QDL_PAD_EIM_DA5__SRC_BOOT_CFG05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA5__SRC_BOOT_CFG05 /;"	d
MX6QDL_PAD_EIM_DA6__EIM_AD06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__EIM_AD06 /;"	d
MX6QDL_PAD_EIM_DA6__EIM_AD06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__EIM_AD06 /;"	d
MX6QDL_PAD_EIM_DA6__EPDC_SDCE2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__EPDC_SDCE2 /;"	d
MX6QDL_PAD_EIM_DA6__GPIO3_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__GPIO3_IO06 /;"	d
MX6QDL_PAD_EIM_DA6__GPIO3_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__GPIO3_IO06 /;"	d
MX6QDL_PAD_EIM_DA6__IPU1_CSI1_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__IPU1_CSI1_DATA03 /;"	d
MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03 /;"	d
MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03 /;"	d
MX6QDL_PAD_EIM_DA6__IPU2_CSI1_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__IPU2_CSI1_DATA03 /;"	d
MX6QDL_PAD_EIM_DA6__SRC_BOOT_CFG06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__SRC_BOOT_CFG06 /;"	d
MX6QDL_PAD_EIM_DA6__SRC_BOOT_CFG06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA6__SRC_BOOT_CFG06 /;"	d
MX6QDL_PAD_EIM_DA7__EIM_AD07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__EIM_AD07 /;"	d
MX6QDL_PAD_EIM_DA7__EIM_AD07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__EIM_AD07 /;"	d
MX6QDL_PAD_EIM_DA7__EPDC_SDCE3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__EPDC_SDCE3 /;"	d
MX6QDL_PAD_EIM_DA7__GPIO3_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__GPIO3_IO07 /;"	d
MX6QDL_PAD_EIM_DA7__GPIO3_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__GPIO3_IO07 /;"	d
MX6QDL_PAD_EIM_DA7__IPU1_CSI1_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__IPU1_CSI1_DATA02 /;"	d
MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02 /;"	d
MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02 /;"	d
MX6QDL_PAD_EIM_DA7__IPU2_CSI1_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__IPU2_CSI1_DATA02 /;"	d
MX6QDL_PAD_EIM_DA7__SRC_BOOT_CFG07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__SRC_BOOT_CFG07 /;"	d
MX6QDL_PAD_EIM_DA7__SRC_BOOT_CFG07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA7__SRC_BOOT_CFG07 /;"	d
MX6QDL_PAD_EIM_DA8__EIM_AD08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__EIM_AD08 /;"	d
MX6QDL_PAD_EIM_DA8__EIM_AD08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__EIM_AD08 /;"	d
MX6QDL_PAD_EIM_DA8__EPDC_SDCE4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__EPDC_SDCE4 /;"	d
MX6QDL_PAD_EIM_DA8__GPIO3_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__GPIO3_IO08 /;"	d
MX6QDL_PAD_EIM_DA8__GPIO3_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__GPIO3_IO08 /;"	d
MX6QDL_PAD_EIM_DA8__IPU1_CSI1_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__IPU1_CSI1_DATA01 /;"	d
MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01 /;"	d
MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01 /;"	d
MX6QDL_PAD_EIM_DA8__IPU2_CSI1_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__IPU2_CSI1_DATA01 /;"	d
MX6QDL_PAD_EIM_DA8__SRC_BOOT_CFG08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__SRC_BOOT_CFG08 /;"	d
MX6QDL_PAD_EIM_DA8__SRC_BOOT_CFG08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA8__SRC_BOOT_CFG08 /;"	d
MX6QDL_PAD_EIM_DA9__EIM_AD09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__EIM_AD09 /;"	d
MX6QDL_PAD_EIM_DA9__EIM_AD09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__EIM_AD09 /;"	d
MX6QDL_PAD_EIM_DA9__EPDC_SDCE5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__EPDC_SDCE5 /;"	d
MX6QDL_PAD_EIM_DA9__GPIO3_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__GPIO3_IO09 /;"	d
MX6QDL_PAD_EIM_DA9__GPIO3_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__GPIO3_IO09 /;"	d
MX6QDL_PAD_EIM_DA9__IPU1_CSI1_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__IPU1_CSI1_DATA00 /;"	d
MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00 /;"	d
MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00 /;"	d
MX6QDL_PAD_EIM_DA9__IPU2_CSI1_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__IPU2_CSI1_DATA00 /;"	d
MX6QDL_PAD_EIM_DA9__SRC_BOOT_CFG09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__SRC_BOOT_CFG09 /;"	d
MX6QDL_PAD_EIM_DA9__SRC_BOOT_CFG09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_DA9__SRC_BOOT_CFG09 /;"	d
MX6QDL_PAD_EIM_EB0__CCM_PMIC_READY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__CCM_PMIC_READY /;"	d
MX6QDL_PAD_EIM_EB0__CCM_PMIC_READY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__CCM_PMIC_READY /;"	d
MX6QDL_PAD_EIM_EB0__EIM_EB0_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__EIM_EB0_B /;"	d
MX6QDL_PAD_EIM_EB0__EIM_EB0_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__EIM_EB0_B /;"	d
MX6QDL_PAD_EIM_EB0__EPDC_PWR_COM	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__EPDC_PWR_COM /;"	d
MX6QDL_PAD_EIM_EB0__GPIO2_IO28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__GPIO2_IO28 /;"	d
MX6QDL_PAD_EIM_EB0__GPIO2_IO28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__GPIO2_IO28 /;"	d
MX6QDL_PAD_EIM_EB0__IPU1_CSI1_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__IPU1_CSI1_DATA11 /;"	d
MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11 /;"	d
MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11 /;"	d
MX6QDL_PAD_EIM_EB0__IPU2_CSI1_DATA11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__IPU2_CSI1_DATA11 /;"	d
MX6QDL_PAD_EIM_EB0__SRC_BOOT_CFG27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__SRC_BOOT_CFG27 /;"	d
MX6QDL_PAD_EIM_EB0__SRC_BOOT_CFG27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB0__SRC_BOOT_CFG27 /;"	d
MX6QDL_PAD_EIM_EB1__EIM_EB1_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__EIM_EB1_B /;"	d
MX6QDL_PAD_EIM_EB1__EIM_EB1_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__EIM_EB1_B /;"	d
MX6QDL_PAD_EIM_EB1__EPDC_SDSHR	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__EPDC_SDSHR /;"	d
MX6QDL_PAD_EIM_EB1__GPIO2_IO29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__GPIO2_IO29 /;"	d
MX6QDL_PAD_EIM_EB1__GPIO2_IO29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__GPIO2_IO29 /;"	d
MX6QDL_PAD_EIM_EB1__IPU1_CSI1_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__IPU1_CSI1_DATA10 /;"	d
MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10 /;"	d
MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10 /;"	d
MX6QDL_PAD_EIM_EB1__IPU2_CSI1_DATA10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__IPU2_CSI1_DATA10 /;"	d
MX6QDL_PAD_EIM_EB1__SRC_BOOT_CFG28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__SRC_BOOT_CFG28 /;"	d
MX6QDL_PAD_EIM_EB1__SRC_BOOT_CFG28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB1__SRC_BOOT_CFG28 /;"	d
MX6QDL_PAD_EIM_EB2__ECSPI1_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__ECSPI1_SS0 /;"	d
MX6QDL_PAD_EIM_EB2__ECSPI1_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__ECSPI1_SS0 /;"	d
MX6QDL_PAD_EIM_EB2__EIM_EB2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__EIM_EB2_B /;"	d
MX6QDL_PAD_EIM_EB2__EIM_EB2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__EIM_EB2_B /;"	d
MX6QDL_PAD_EIM_EB2__EPDC_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__EPDC_DATA05 /;"	d
MX6QDL_PAD_EIM_EB2__GPIO2_IO30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__GPIO2_IO30 /;"	d
MX6QDL_PAD_EIM_EB2__GPIO2_IO30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__GPIO2_IO30 /;"	d
MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL /;"	d
MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__HDMI_TX_DDC_SCL /;"	d
MX6QDL_PAD_EIM_EB2__I2C2_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__I2C2_SCL /;"	d
MX6QDL_PAD_EIM_EB2__I2C2_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__I2C2_SCL /;"	d
MX6QDL_PAD_EIM_EB2__IPU1_CSI1_DATA19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__IPU1_CSI1_DATA19 /;"	d
MX6QDL_PAD_EIM_EB2__IPU2_CSI1_DATA19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__IPU2_CSI1_DATA19 /;"	d
MX6QDL_PAD_EIM_EB2__SRC_BOOT_CFG30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__SRC_BOOT_CFG30 /;"	d
MX6QDL_PAD_EIM_EB2__SRC_BOOT_CFG30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB2__SRC_BOOT_CFG30 /;"	d
MX6QDL_PAD_EIM_EB3__ECSPI4_RDY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__ECSPI4_RDY /;"	d
MX6QDL_PAD_EIM_EB3__ECSPI4_RDY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__ECSPI4_RDY /;"	d
MX6QDL_PAD_EIM_EB3__EIM_ACLK_FREERUN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__EIM_ACLK_FREERUN /;"	d
MX6QDL_PAD_EIM_EB3__EIM_EB3_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__EIM_EB3_B /;"	d
MX6QDL_PAD_EIM_EB3__EIM_EB3_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__EIM_EB3_B /;"	d
MX6QDL_PAD_EIM_EB3__EPDC_SDCE0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__EPDC_SDCE0 /;"	d
MX6QDL_PAD_EIM_EB3__GPIO2_IO31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__GPIO2_IO31 /;"	d
MX6QDL_PAD_EIM_EB3__GPIO2_IO31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__GPIO2_IO31 /;"	d
MX6QDL_PAD_EIM_EB3__IPU1_CSI1_HSYNC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__IPU1_CSI1_HSYNC /;"	d
MX6QDL_PAD_EIM_EB3__IPU1_DI1_PIN03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__IPU1_DI1_PIN03 /;"	d
MX6QDL_PAD_EIM_EB3__IPU1_DI1_PIN03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__IPU1_DI1_PIN03 /;"	d
MX6QDL_PAD_EIM_EB3__IPU2_CSI1_HSYNC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__IPU2_CSI1_HSYNC /;"	d
MX6QDL_PAD_EIM_EB3__SRC_BOOT_CFG31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__SRC_BOOT_CFG31 /;"	d
MX6QDL_PAD_EIM_EB3__SRC_BOOT_CFG31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__SRC_BOOT_CFG31 /;"	d
MX6QDL_PAD_EIM_EB3__UART1_RI_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__UART1_RI_B /;"	d
MX6QDL_PAD_EIM_EB3__UART1_RI_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__UART1_RI_B /;"	d
MX6QDL_PAD_EIM_EB3__UART3_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_EB3__UART3_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__UART3_CTS_B /;"	d
MX6QDL_PAD_EIM_EB3__UART3_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_EB3__UART3_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_EB3__UART3_RTS_B /;"	d
MX6QDL_PAD_EIM_LBA__ECSPI2_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__ECSPI2_SS1 /;"	d
MX6QDL_PAD_EIM_LBA__ECSPI2_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__ECSPI2_SS1 /;"	d
MX6QDL_PAD_EIM_LBA__EIM_LBA_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__EIM_LBA_B /;"	d
MX6QDL_PAD_EIM_LBA__EIM_LBA_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__EIM_LBA_B /;"	d
MX6QDL_PAD_EIM_LBA__EPDC_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__EPDC_DATA04 /;"	d
MX6QDL_PAD_EIM_LBA__GPIO2_IO27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__GPIO2_IO27 /;"	d
MX6QDL_PAD_EIM_LBA__GPIO2_IO27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__GPIO2_IO27 /;"	d
MX6QDL_PAD_EIM_LBA__IPU1_DI1_PIN17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__IPU1_DI1_PIN17 /;"	d
MX6QDL_PAD_EIM_LBA__IPU1_DI1_PIN17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__IPU1_DI1_PIN17 /;"	d
MX6QDL_PAD_EIM_LBA__SRC_BOOT_CFG26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__SRC_BOOT_CFG26 /;"	d
MX6QDL_PAD_EIM_LBA__SRC_BOOT_CFG26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_LBA__SRC_BOOT_CFG26 /;"	d
MX6QDL_PAD_EIM_OE__ECSPI2_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__ECSPI2_MISO /;"	d
MX6QDL_PAD_EIM_OE__ECSPI2_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__ECSPI2_MISO /;"	d
MX6QDL_PAD_EIM_OE__EIM_OE_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__EIM_OE_B /;"	d
MX6QDL_PAD_EIM_OE__EIM_OE_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__EIM_OE_B /;"	d
MX6QDL_PAD_EIM_OE__EPDC_PWR_IRQ	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__EPDC_PWR_IRQ /;"	d
MX6QDL_PAD_EIM_OE__GPIO2_IO25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__GPIO2_IO25 /;"	d
MX6QDL_PAD_EIM_OE__GPIO2_IO25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__GPIO2_IO25 /;"	d
MX6QDL_PAD_EIM_OE__IPU1_DI1_PIN07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__IPU1_DI1_PIN07 /;"	d
MX6QDL_PAD_EIM_OE__IPU1_DI1_PIN07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_OE__IPU1_DI1_PIN07 /;"	d
MX6QDL_PAD_EIM_RW__ECSPI2_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__ECSPI2_SS0 /;"	d
MX6QDL_PAD_EIM_RW__ECSPI2_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__ECSPI2_SS0 /;"	d
MX6QDL_PAD_EIM_RW__EIM_RW	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__EIM_RW /;"	d
MX6QDL_PAD_EIM_RW__EIM_RW	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__EIM_RW /;"	d
MX6QDL_PAD_EIM_RW__EPDC_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__EPDC_DATA07 /;"	d
MX6QDL_PAD_EIM_RW__GPIO2_IO26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__GPIO2_IO26 /;"	d
MX6QDL_PAD_EIM_RW__GPIO2_IO26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__GPIO2_IO26 /;"	d
MX6QDL_PAD_EIM_RW__IPU1_DI1_PIN08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__IPU1_DI1_PIN08 /;"	d
MX6QDL_PAD_EIM_RW__IPU1_DI1_PIN08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__IPU1_DI1_PIN08 /;"	d
MX6QDL_PAD_EIM_RW__SRC_BOOT_CFG29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__SRC_BOOT_CFG29 /;"	d
MX6QDL_PAD_EIM_RW__SRC_BOOT_CFG29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_RW__SRC_BOOT_CFG29 /;"	d
MX6QDL_PAD_EIM_WAIT__EIM_DTACK_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__EIM_DTACK_B /;"	d
MX6QDL_PAD_EIM_WAIT__EIM_DTACK_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__EIM_DTACK_B /;"	d
MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B /;"	d
MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B /;"	d
MX6QDL_PAD_EIM_WAIT__GPIO5_IO00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 /;"	d
MX6QDL_PAD_EIM_WAIT__GPIO5_IO00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__GPIO5_IO00 /;"	d
MX6QDL_PAD_EIM_WAIT__SRC_BOOT_CFG25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__SRC_BOOT_CFG25 /;"	d
MX6QDL_PAD_EIM_WAIT__SRC_BOOT_CFG25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_EIM_WAIT__SRC_BOOT_CFG25 /;"	d
MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN /;"	d
MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN /;"	d
MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK /;"	d
MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__ESAI_TX_CLK /;"	d
MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 /;"	d
MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25 /;"	d
MX6QDL_PAD_ENET_CRS_DV__SPDIF_EXT_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__SPDIF_EXT_CLK /;"	d
MX6QDL_PAD_ENET_CRS_DV__SPDIF_EXT_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_CRS_DV__SPDIF_EXT_CLK /;"	d
MX6QDL_PAD_ENET_MDC__ENET_1588_EVENT1_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__ENET_1588_EVENT1_IN /;"	d
MX6QDL_PAD_ENET_MDC__ENET_1588_EVENT1_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__ENET_1588_EVENT1_IN /;"	d
MX6QDL_PAD_ENET_MDC__ENET_MDC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__ENET_MDC /;"	d
MX6QDL_PAD_ENET_MDC__ENET_MDC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__ENET_MDC /;"	d
MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0 /;"	d
MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__ESAI_TX5_RX0 /;"	d
MX6QDL_PAD_ENET_MDC__GPIO1_IO31	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__GPIO1_IO31 /;"	d
MX6QDL_PAD_ENET_MDC__GPIO1_IO31	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__GPIO1_IO31 /;"	d
MX6QDL_PAD_ENET_MDC__MLB_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__MLB_DATA /;"	d
MX6QDL_PAD_ENET_MDC__MLB_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDC__MLB_DATA /;"	d
MX6QDL_PAD_ENET_MDIO__ENET_1588_EVENT1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__ENET_1588_EVENT1_OUT /;"	d
MX6QDL_PAD_ENET_MDIO__ENET_1588_EVENT1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__ENET_1588_EVENT1_OUT /;"	d
MX6QDL_PAD_ENET_MDIO__ENET_MDIO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__ENET_MDIO /;"	d
MX6QDL_PAD_ENET_MDIO__ENET_MDIO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__ENET_MDIO /;"	d
MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK /;"	d
MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__ESAI_RX_CLK /;"	d
MX6QDL_PAD_ENET_MDIO__GPIO1_IO22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 /;"	d
MX6QDL_PAD_ENET_MDIO__GPIO1_IO22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__GPIO1_IO22 /;"	d
MX6QDL_PAD_ENET_MDIO__SPDIF_LOCK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__SPDIF_LOCK /;"	d
MX6QDL_PAD_ENET_MDIO__SPDIF_LOCK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_MDIO__SPDIF_LOCK /;"	d
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK /;"	d
MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK /;"	d
MX6QDL_PAD_ENET_REF_CLK__ESAI_RX_FS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__ESAI_RX_FS /;"	d
MX6QDL_PAD_ENET_REF_CLK__ESAI_RX_FS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__ESAI_RX_FS /;"	d
MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 /;"	d
MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23 /;"	d
MX6QDL_PAD_ENET_REF_CLK__SPDIF_SR_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__SPDIF_SR_CLK /;"	d
MX6QDL_PAD_ENET_REF_CLK__SPDIF_SR_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_REF_CLK__SPDIF_SR_CLK /;"	d
MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 /;"	d
MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0 /;"	d
MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK /;"	d
MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__ESAI_TX_HF_CLK /;"	d
MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 /;"	d
MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__GPIO1_IO27 /;"	d
MX6QDL_PAD_ENET_RXD0__SPDIF_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__SPDIF_OUT /;"	d
MX6QDL_PAD_ENET_RXD0__SPDIF_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD0__SPDIF_OUT /;"	d
MX6QDL_PAD_ENET_RXD1__ENET_1588_EVENT3_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__ENET_1588_EVENT3_OUT /;"	d
MX6QDL_PAD_ENET_RXD1__ENET_1588_EVENT3_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__ENET_1588_EVENT3_OUT /;"	d
MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 /;"	d
MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1 /;"	d
MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS /;"	d
MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__ESAI_TX_FS /;"	d
MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 /;"	d
MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__GPIO1_IO26 /;"	d
MX6QDL_PAD_ENET_RXD1__MLB_SIG	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__MLB_SIG /;"	d
MX6QDL_PAD_ENET_RXD1__MLB_SIG	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RXD1__MLB_SIG /;"	d
MX6QDL_PAD_ENET_RX_ER__ENET_1588_EVENT2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__ENET_1588_EVENT2_OUT /;"	d
MX6QDL_PAD_ENET_RX_ER__ENET_1588_EVENT2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__ENET_1588_EVENT2_OUT /;"	d
MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER /;"	d
MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__ENET_RX_ER /;"	d
MX6QDL_PAD_ENET_RX_ER__ESAI_RX_HF_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__ESAI_RX_HF_CLK /;"	d
MX6QDL_PAD_ENET_RX_ER__ESAI_RX_HF_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__ESAI_RX_HF_CLK /;"	d
MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 /;"	d
MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__GPIO1_IO24 /;"	d
MX6QDL_PAD_ENET_RX_ER__SPDIF_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__SPDIF_IN /;"	d
MX6QDL_PAD_ENET_RX_ER__SPDIF_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__SPDIF_IN /;"	d
MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID /;"	d
MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID /;"	d
MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 /;"	d
MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 /;"	d
MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1 /;"	d
MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD0__ESAI_TX4_RX1 /;"	d
MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 /;"	d
MX6QDL_PAD_ENET_TXD0__GPIO1_IO30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD0__GPIO1_IO30 /;"	d
MX6QDL_PAD_ENET_TXD1__ENET_1588_EVENT0_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__ENET_1588_EVENT0_IN /;"	d
MX6QDL_PAD_ENET_TXD1__ENET_1588_EVENT0_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__ENET_1588_EVENT0_IN /;"	d
MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 /;"	d
MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1 /;"	d
MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3 /;"	d
MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__ESAI_TX2_RX3 /;"	d
MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 /;"	d
MX6QDL_PAD_ENET_TXD1__GPIO1_IO29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__GPIO1_IO29 /;"	d
MX6QDL_PAD_ENET_TXD1__I2C4_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__I2C4_SDA /;"	d
MX6QDL_PAD_ENET_TXD1__MLB_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__MLB_CLK /;"	d
MX6QDL_PAD_ENET_TXD1__MLB_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TXD1__MLB_CLK /;"	d
MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN /;"	d
MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN /;"	d
MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 /;"	d
MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__ESAI_TX3_RX2 /;"	d
MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 /;"	d
MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__GPIO1_IO28 /;"	d
MX6QDL_PAD_ENET_TX_EN__I2C4_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_ENET_TX_EN__I2C4_SCL /;"	d
MX6QDL_PAD_GPIO_0__ASRC_EXT_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__ASRC_EXT_CLK /;"	d
MX6QDL_PAD_GPIO_0__ASRC_EXT_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__ASRC_EXT_CLK /;"	d
MX6QDL_PAD_GPIO_0__CCM_CLKO1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__CCM_CLKO1 /;"	d
MX6QDL_PAD_GPIO_0__CCM_CLKO1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__CCM_CLKO1 /;"	d
MX6QDL_PAD_GPIO_0__EPIT1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__EPIT1_OUT /;"	d
MX6QDL_PAD_GPIO_0__EPIT1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__EPIT1_OUT /;"	d
MX6QDL_PAD_GPIO_0__GPIO1_IO00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__GPIO1_IO00 /;"	d
MX6QDL_PAD_GPIO_0__GPIO1_IO00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__GPIO1_IO00 /;"	d
MX6QDL_PAD_GPIO_0__KEY_COL5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__KEY_COL5 /;"	d
MX6QDL_PAD_GPIO_0__KEY_COL5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__KEY_COL5 /;"	d
MX6QDL_PAD_GPIO_0__SNVS_VIO_5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__SNVS_VIO_5 /;"	d
MX6QDL_PAD_GPIO_0__SNVS_VIO_5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__SNVS_VIO_5 /;"	d
MX6QDL_PAD_GPIO_0__USB_H1_PWR	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__USB_H1_PWR /;"	d
MX6QDL_PAD_GPIO_0__USB_H1_PWR	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_0__USB_H1_PWR /;"	d
MX6QDL_PAD_GPIO_16__ENET_1588_EVENT2_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__ENET_1588_EVENT2_IN /;"	d
MX6QDL_PAD_GPIO_16__ENET_1588_EVENT2_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__ENET_1588_EVENT2_IN /;"	d
MX6QDL_PAD_GPIO_16__ENET_REF_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__ENET_REF_CLK /;"	d
MX6QDL_PAD_GPIO_16__ENET_REF_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__ENET_REF_CLK /;"	d
MX6QDL_PAD_GPIO_16__ESAI_TX3_RX2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__ESAI_TX3_RX2 /;"	d
MX6QDL_PAD_GPIO_16__ESAI_TX3_RX2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__ESAI_TX3_RX2 /;"	d
MX6QDL_PAD_GPIO_16__GPIO7_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__GPIO7_IO11 /;"	d
MX6QDL_PAD_GPIO_16__GPIO7_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__GPIO7_IO11 /;"	d
MX6QDL_PAD_GPIO_16__I2C3_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__I2C3_SDA /;"	d
MX6QDL_PAD_GPIO_16__I2C3_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__I2C3_SDA /;"	d
MX6QDL_PAD_GPIO_16__JTAG_DE_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__JTAG_DE_B /;"	d
MX6QDL_PAD_GPIO_16__JTAG_DE_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__JTAG_DE_B /;"	d
MX6QDL_PAD_GPIO_16__SD1_LCTL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__SD1_LCTL /;"	d
MX6QDL_PAD_GPIO_16__SD1_LCTL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__SD1_LCTL /;"	d
MX6QDL_PAD_GPIO_16__SPDIF_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__SPDIF_IN /;"	d
MX6QDL_PAD_GPIO_16__SPDIF_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_16__SPDIF_IN /;"	d
MX6QDL_PAD_GPIO_17__CCM_PMIC_READY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__CCM_PMIC_READY /;"	d
MX6QDL_PAD_GPIO_17__CCM_PMIC_READY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__CCM_PMIC_READY /;"	d
MX6QDL_PAD_GPIO_17__ENET_1588_EVENT3_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__ENET_1588_EVENT3_IN /;"	d
MX6QDL_PAD_GPIO_17__ENET_1588_EVENT3_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__ENET_1588_EVENT3_IN /;"	d
MX6QDL_PAD_GPIO_17__ESAI_TX0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__ESAI_TX0 /;"	d
MX6QDL_PAD_GPIO_17__ESAI_TX0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__ESAI_TX0 /;"	d
MX6QDL_PAD_GPIO_17__GPIO7_IO12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__GPIO7_IO12 /;"	d
MX6QDL_PAD_GPIO_17__GPIO7_IO12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__GPIO7_IO12 /;"	d
MX6QDL_PAD_GPIO_17__SDMA_EXT_EVENT0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__SDMA_EXT_EVENT0 /;"	d
MX6QDL_PAD_GPIO_17__SDMA_EXT_EVENT0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__SDMA_EXT_EVENT0 /;"	d
MX6QDL_PAD_GPIO_17__SPDIF_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__SPDIF_OUT /;"	d
MX6QDL_PAD_GPIO_17__SPDIF_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_17__SPDIF_OUT /;"	d
MX6QDL_PAD_GPIO_18__ASRC_EXT_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__ASRC_EXT_CLK /;"	d
MX6QDL_PAD_GPIO_18__ASRC_EXT_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__ASRC_EXT_CLK /;"	d
MX6QDL_PAD_GPIO_18__ENET_RX_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__ENET_RX_CLK /;"	d
MX6QDL_PAD_GPIO_18__ENET_RX_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__ENET_RX_CLK /;"	d
MX6QDL_PAD_GPIO_18__ESAI_TX1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__ESAI_TX1 /;"	d
MX6QDL_PAD_GPIO_18__ESAI_TX1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__ESAI_TX1 /;"	d
MX6QDL_PAD_GPIO_18__GPIO7_IO13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__GPIO7_IO13 /;"	d
MX6QDL_PAD_GPIO_18__GPIO7_IO13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__GPIO7_IO13 /;"	d
MX6QDL_PAD_GPIO_18__SD3_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__SD3_VSELECT /;"	d
MX6QDL_PAD_GPIO_18__SD3_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__SD3_VSELECT /;"	d
MX6QDL_PAD_GPIO_18__SDMA_EXT_EVENT1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__SDMA_EXT_EVENT1 /;"	d
MX6QDL_PAD_GPIO_18__SDMA_EXT_EVENT1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__SDMA_EXT_EVENT1 /;"	d
MX6QDL_PAD_GPIO_18__SNVS_VIO_5_CTL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__SNVS_VIO_5_CTL /;"	d
MX6QDL_PAD_GPIO_18__SNVS_VIO_5_CTL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_18__SNVS_VIO_5_CTL /;"	d
MX6QDL_PAD_GPIO_19__CCM_CLKO1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__CCM_CLKO1 /;"	d
MX6QDL_PAD_GPIO_19__CCM_CLKO1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__CCM_CLKO1 /;"	d
MX6QDL_PAD_GPIO_19__ECSPI1_RDY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__ECSPI1_RDY /;"	d
MX6QDL_PAD_GPIO_19__ECSPI1_RDY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__ECSPI1_RDY /;"	d
MX6QDL_PAD_GPIO_19__ENET_1588_EVENT0_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__ENET_1588_EVENT0_OUT /;"	d
MX6QDL_PAD_GPIO_19__ENET_1588_EVENT0_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__ENET_1588_EVENT0_OUT /;"	d
MX6QDL_PAD_GPIO_19__ENET_TX_ER	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__ENET_TX_ER /;"	d
MX6QDL_PAD_GPIO_19__ENET_TX_ER	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__ENET_TX_ER /;"	d
MX6QDL_PAD_GPIO_19__GPIO4_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__GPIO4_IO05 /;"	d
MX6QDL_PAD_GPIO_19__GPIO4_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__GPIO4_IO05 /;"	d
MX6QDL_PAD_GPIO_19__KEY_COL5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__KEY_COL5 /;"	d
MX6QDL_PAD_GPIO_19__KEY_COL5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__KEY_COL5 /;"	d
MX6QDL_PAD_GPIO_19__SPDIF_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__SPDIF_OUT /;"	d
MX6QDL_PAD_GPIO_19__SPDIF_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_19__SPDIF_OUT /;"	d
MX6QDL_PAD_GPIO_1__ESAI_RX_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__ESAI_RX_CLK /;"	d
MX6QDL_PAD_GPIO_1__ESAI_RX_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__ESAI_RX_CLK /;"	d
MX6QDL_PAD_GPIO_1__GPIO1_IO01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__GPIO1_IO01 /;"	d
MX6QDL_PAD_GPIO_1__GPIO1_IO01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__GPIO1_IO01 /;"	d
MX6QDL_PAD_GPIO_1__KEY_ROW5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__KEY_ROW5 /;"	d
MX6QDL_PAD_GPIO_1__KEY_ROW5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__KEY_ROW5 /;"	d
MX6QDL_PAD_GPIO_1__PWM2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__PWM2_OUT /;"	d
MX6QDL_PAD_GPIO_1__PWM2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__PWM2_OUT /;"	d
MX6QDL_PAD_GPIO_1__SD1_CD_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__SD1_CD_B /;"	d
MX6QDL_PAD_GPIO_1__SD1_CD_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__SD1_CD_B /;"	d
MX6QDL_PAD_GPIO_1__USB_OTG_ID	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__USB_OTG_ID /;"	d
MX6QDL_PAD_GPIO_1__USB_OTG_ID	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__USB_OTG_ID /;"	d
MX6QDL_PAD_GPIO_1__WDOG2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__WDOG2_B /;"	d
MX6QDL_PAD_GPIO_1__WDOG2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_1__WDOG2_B /;"	d
MX6QDL_PAD_GPIO_2__ESAI_TX_FS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__ESAI_TX_FS /;"	d
MX6QDL_PAD_GPIO_2__ESAI_TX_FS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__ESAI_TX_FS /;"	d
MX6QDL_PAD_GPIO_2__GPIO1_IO02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__GPIO1_IO02 /;"	d
MX6QDL_PAD_GPIO_2__GPIO1_IO02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__GPIO1_IO02 /;"	d
MX6QDL_PAD_GPIO_2__KEY_ROW6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__KEY_ROW6 /;"	d
MX6QDL_PAD_GPIO_2__KEY_ROW6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__KEY_ROW6 /;"	d
MX6QDL_PAD_GPIO_2__MLB_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__MLB_DATA /;"	d
MX6QDL_PAD_GPIO_2__MLB_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__MLB_DATA /;"	d
MX6QDL_PAD_GPIO_2__SD2_WP	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__SD2_WP /;"	d
MX6QDL_PAD_GPIO_2__SD2_WP	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_2__SD2_WP /;"	d
MX6QDL_PAD_GPIO_3__CCM_CLKO2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__CCM_CLKO2 /;"	d
MX6QDL_PAD_GPIO_3__CCM_CLKO2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__CCM_CLKO2 /;"	d
MX6QDL_PAD_GPIO_3__ESAI_RX_HF_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__ESAI_RX_HF_CLK /;"	d
MX6QDL_PAD_GPIO_3__ESAI_RX_HF_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__ESAI_RX_HF_CLK /;"	d
MX6QDL_PAD_GPIO_3__GPIO1_IO03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__GPIO1_IO03 /;"	d
MX6QDL_PAD_GPIO_3__GPIO1_IO03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__GPIO1_IO03 /;"	d
MX6QDL_PAD_GPIO_3__I2C3_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__I2C3_SCL /;"	d
MX6QDL_PAD_GPIO_3__I2C3_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__I2C3_SCL /;"	d
MX6QDL_PAD_GPIO_3__MLB_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__MLB_CLK /;"	d
MX6QDL_PAD_GPIO_3__MLB_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__MLB_CLK /;"	d
MX6QDL_PAD_GPIO_3__USB_H1_OC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__USB_H1_OC /;"	d
MX6QDL_PAD_GPIO_3__USB_H1_OC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__USB_H1_OC /;"	d
MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M /;"	d
MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_3__XTALOSC_REF_CLK_24M /;"	d
MX6QDL_PAD_GPIO_4__ESAI_TX_HF_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__ESAI_TX_HF_CLK /;"	d
MX6QDL_PAD_GPIO_4__ESAI_TX_HF_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__ESAI_TX_HF_CLK /;"	d
MX6QDL_PAD_GPIO_4__GPIO1_IO04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__GPIO1_IO04 /;"	d
MX6QDL_PAD_GPIO_4__GPIO1_IO04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__GPIO1_IO04 /;"	d
MX6QDL_PAD_GPIO_4__KEY_COL7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__KEY_COL7 /;"	d
MX6QDL_PAD_GPIO_4__KEY_COL7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__KEY_COL7 /;"	d
MX6QDL_PAD_GPIO_4__SD2_CD_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__SD2_CD_B /;"	d
MX6QDL_PAD_GPIO_4__SD2_CD_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_4__SD2_CD_B /;"	d
MX6QDL_PAD_GPIO_5__ARM_EVENTI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__ARM_EVENTI /;"	d
MX6QDL_PAD_GPIO_5__ARM_EVENTI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__ARM_EVENTI /;"	d
MX6QDL_PAD_GPIO_5__CCM_CLKO1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__CCM_CLKO1 /;"	d
MX6QDL_PAD_GPIO_5__CCM_CLKO1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__CCM_CLKO1 /;"	d
MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3 /;"	d
MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__ESAI_TX2_RX3 /;"	d
MX6QDL_PAD_GPIO_5__GPIO1_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__GPIO1_IO05 /;"	d
MX6QDL_PAD_GPIO_5__GPIO1_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__GPIO1_IO05 /;"	d
MX6QDL_PAD_GPIO_5__I2C3_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__I2C3_SCL /;"	d
MX6QDL_PAD_GPIO_5__I2C3_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__I2C3_SCL /;"	d
MX6QDL_PAD_GPIO_5__KEY_ROW7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__KEY_ROW7 /;"	d
MX6QDL_PAD_GPIO_5__KEY_ROW7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_5__KEY_ROW7 /;"	d
MX6QDL_PAD_GPIO_6__ENET_IRQ	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__ENET_IRQ	/;"	d
MX6QDL_PAD_GPIO_6__ENET_IRQ	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__ENET_IRQ	/;"	d
MX6QDL_PAD_GPIO_6__ESAI_TX_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__ESAI_TX_CLK /;"	d
MX6QDL_PAD_GPIO_6__ESAI_TX_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__ESAI_TX_CLK /;"	d
MX6QDL_PAD_GPIO_6__GPIO1_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__GPIO1_IO06 /;"	d
MX6QDL_PAD_GPIO_6__GPIO1_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__GPIO1_IO06 /;"	d
MX6QDL_PAD_GPIO_6__I2C3_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__I2C3_SDA /;"	d
MX6QDL_PAD_GPIO_6__I2C3_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__I2C3_SDA /;"	d
MX6QDL_PAD_GPIO_6__MLB_SIG	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__MLB_SIG /;"	d
MX6QDL_PAD_GPIO_6__MLB_SIG	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__MLB_SIG /;"	d
MX6QDL_PAD_GPIO_6__SD2_LCTL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__SD2_LCTL /;"	d
MX6QDL_PAD_GPIO_6__SD2_LCTL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_6__SD2_LCTL /;"	d
MX6QDL_PAD_GPIO_7__ECSPI5_RDY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__ECSPI5_RDY /;"	d
MX6QDL_PAD_GPIO_7__EPIT1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__EPIT1_OUT /;"	d
MX6QDL_PAD_GPIO_7__EPIT1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__EPIT1_OUT /;"	d
MX6QDL_PAD_GPIO_7__ESAI_TX4_RX1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__ESAI_TX4_RX1 /;"	d
MX6QDL_PAD_GPIO_7__ESAI_TX4_RX1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__ESAI_TX4_RX1 /;"	d
MX6QDL_PAD_GPIO_7__FLEXCAN1_TX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__FLEXCAN1_TX /;"	d
MX6QDL_PAD_GPIO_7__FLEXCAN1_TX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__FLEXCAN1_TX /;"	d
MX6QDL_PAD_GPIO_7__GPIO1_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__GPIO1_IO07 /;"	d
MX6QDL_PAD_GPIO_7__GPIO1_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__GPIO1_IO07 /;"	d
MX6QDL_PAD_GPIO_7__I2C4_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__I2C4_SCL /;"	d
MX6QDL_PAD_GPIO_7__SPDIF_LOCK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__SPDIF_LOCK /;"	d
MX6QDL_PAD_GPIO_7__SPDIF_LOCK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__SPDIF_LOCK /;"	d
MX6QDL_PAD_GPIO_7__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__UART2_RX_DATA /;"	d
MX6QDL_PAD_GPIO_7__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__UART2_RX_DATA /;"	d
MX6QDL_PAD_GPIO_7__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__UART2_TX_DATA /;"	d
MX6QDL_PAD_GPIO_7__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__UART2_TX_DATA /;"	d
MX6QDL_PAD_GPIO_7__USB_OTG_HOST_MODE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__USB_OTG_HOST_MODE /;"	d
MX6QDL_PAD_GPIO_7__USB_OTG_HOST_MODE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_7__USB_OTG_HOST_MODE /;"	d
MX6QDL_PAD_GPIO_8__EPIT2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__EPIT2_OUT /;"	d
MX6QDL_PAD_GPIO_8__EPIT2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__EPIT2_OUT /;"	d
MX6QDL_PAD_GPIO_8__ESAI_TX5_RX0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__ESAI_TX5_RX0 /;"	d
MX6QDL_PAD_GPIO_8__ESAI_TX5_RX0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__ESAI_TX5_RX0 /;"	d
MX6QDL_PAD_GPIO_8__FLEXCAN1_RX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__FLEXCAN1_RX /;"	d
MX6QDL_PAD_GPIO_8__FLEXCAN1_RX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__FLEXCAN1_RX /;"	d
MX6QDL_PAD_GPIO_8__GPIO1_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__GPIO1_IO08 /;"	d
MX6QDL_PAD_GPIO_8__GPIO1_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__GPIO1_IO08 /;"	d
MX6QDL_PAD_GPIO_8__I2C4_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__I2C4_SDA /;"	d
MX6QDL_PAD_GPIO_8__SPDIF_SR_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__SPDIF_SR_CLK /;"	d
MX6QDL_PAD_GPIO_8__SPDIF_SR_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__SPDIF_SR_CLK /;"	d
MX6QDL_PAD_GPIO_8__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__UART2_RX_DATA /;"	d
MX6QDL_PAD_GPIO_8__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__UART2_RX_DATA /;"	d
MX6QDL_PAD_GPIO_8__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__UART2_TX_DATA /;"	d
MX6QDL_PAD_GPIO_8__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__UART2_TX_DATA /;"	d
MX6QDL_PAD_GPIO_8__USB_OTG_PWR_CTL_WAKE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__USB_OTG_PWR_CTL_WAKE /;"	d
MX6QDL_PAD_GPIO_8__USB_OTG_PWR_CTL_WAKE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__USB_OTG_PWR_CTL_WAKE /;"	d
MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K /;"	d
MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_8__XTALOSC_REF_CLK_32K /;"	d
MX6QDL_PAD_GPIO_9__CCM_REF_EN_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__CCM_REF_EN_B /;"	d
MX6QDL_PAD_GPIO_9__CCM_REF_EN_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__CCM_REF_EN_B /;"	d
MX6QDL_PAD_GPIO_9__ESAI_RX_FS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__ESAI_RX_FS /;"	d
MX6QDL_PAD_GPIO_9__ESAI_RX_FS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__ESAI_RX_FS /;"	d
MX6QDL_PAD_GPIO_9__GPIO1_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__GPIO1_IO09 /;"	d
MX6QDL_PAD_GPIO_9__GPIO1_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__GPIO1_IO09 /;"	d
MX6QDL_PAD_GPIO_9__KEY_COL6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__KEY_COL6 /;"	d
MX6QDL_PAD_GPIO_9__KEY_COL6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__KEY_COL6 /;"	d
MX6QDL_PAD_GPIO_9__PWM1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__PWM1_OUT /;"	d
MX6QDL_PAD_GPIO_9__PWM1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__PWM1_OUT /;"	d
MX6QDL_PAD_GPIO_9__SD1_WP	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__SD1_WP /;"	d
MX6QDL_PAD_GPIO_9__SD1_WP	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__SD1_WP /;"	d
MX6QDL_PAD_GPIO_9__WDOG1_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__WDOG1_B /;"	d
MX6QDL_PAD_GPIO_9__WDOG1_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_GPIO_9__WDOG1_B /;"	d
MX6QDL_PAD_KEY_COL0__AUD5_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__AUD5_TXC /;"	d
MX6QDL_PAD_KEY_COL0__AUD5_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__AUD5_TXC /;"	d
MX6QDL_PAD_KEY_COL0__DCIC1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__DCIC1_OUT /;"	d
MX6QDL_PAD_KEY_COL0__DCIC1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__DCIC1_OUT /;"	d
MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK /;"	d
MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__ECSPI1_SCLK /;"	d
MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3 /;"	d
MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__ENET_RX_DATA3 /;"	d
MX6QDL_PAD_KEY_COL0__GPIO4_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__GPIO4_IO06 /;"	d
MX6QDL_PAD_KEY_COL0__GPIO4_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__GPIO4_IO06 /;"	d
MX6QDL_PAD_KEY_COL0__KEY_COL0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__KEY_COL0 /;"	d
MX6QDL_PAD_KEY_COL0__KEY_COL0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__KEY_COL0 /;"	d
MX6QDL_PAD_KEY_COL0__UART4_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__UART4_RX_DATA /;"	d
MX6QDL_PAD_KEY_COL0__UART4_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__UART4_RX_DATA /;"	d
MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__UART4_TX_DATA /;"	d
MX6QDL_PAD_KEY_COL0__UART4_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL0__UART4_TX_DATA /;"	d
MX6QDL_PAD_KEY_COL1__AUD5_TXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__AUD5_TXFS /;"	d
MX6QDL_PAD_KEY_COL1__AUD5_TXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__AUD5_TXFS /;"	d
MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__ECSPI1_MISO /;"	d
MX6QDL_PAD_KEY_COL1__ECSPI1_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__ECSPI1_MISO /;"	d
MX6QDL_PAD_KEY_COL1__ENET_MDIO	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__ENET_MDIO /;"	d
MX6QDL_PAD_KEY_COL1__ENET_MDIO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__ENET_MDIO /;"	d
MX6QDL_PAD_KEY_COL1__GPIO4_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__GPIO4_IO08 /;"	d
MX6QDL_PAD_KEY_COL1__GPIO4_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__GPIO4_IO08 /;"	d
MX6QDL_PAD_KEY_COL1__KEY_COL1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__KEY_COL1 /;"	d
MX6QDL_PAD_KEY_COL1__KEY_COL1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__KEY_COL1 /;"	d
MX6QDL_PAD_KEY_COL1__SD1_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__SD1_VSELECT /;"	d
MX6QDL_PAD_KEY_COL1__SD1_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__SD1_VSELECT /;"	d
MX6QDL_PAD_KEY_COL1__UART5_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__UART5_RX_DATA /;"	d
MX6QDL_PAD_KEY_COL1__UART5_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__UART5_RX_DATA /;"	d
MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__UART5_TX_DATA /;"	d
MX6QDL_PAD_KEY_COL1__UART5_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL1__UART5_TX_DATA /;"	d
MX6QDL_PAD_KEY_COL2__ECSPI1_SS1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__ECSPI1_SS1 /;"	d
MX6QDL_PAD_KEY_COL2__ECSPI1_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__ECSPI1_SS1 /;"	d
MX6QDL_PAD_KEY_COL2__ENET_MDC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__ENET_MDC /;"	d
MX6QDL_PAD_KEY_COL2__ENET_MDC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__ENET_MDC /;"	d
MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2 /;"	d
MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__ENET_RX_DATA2 /;"	d
MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX /;"	d
MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX /;"	d
MX6QDL_PAD_KEY_COL2__GPIO4_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__GPIO4_IO10 /;"	d
MX6QDL_PAD_KEY_COL2__GPIO4_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__GPIO4_IO10 /;"	d
MX6QDL_PAD_KEY_COL2__KEY_COL2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__KEY_COL2 /;"	d
MX6QDL_PAD_KEY_COL2__KEY_COL2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__KEY_COL2 /;"	d
MX6QDL_PAD_KEY_COL2__USB_H1_PWR_CTL_WAKE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__USB_H1_PWR_CTL_WAKE /;"	d
MX6QDL_PAD_KEY_COL2__USB_H1_PWR_CTL_WAKE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL2__USB_H1_PWR_CTL_WAKE /;"	d
MX6QDL_PAD_KEY_COL3__ECSPI1_SS3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__ECSPI1_SS3 /;"	d
MX6QDL_PAD_KEY_COL3__ECSPI1_SS3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__ECSPI1_SS3 /;"	d
MX6QDL_PAD_KEY_COL3__ENET_CRS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__ENET_CRS /;"	d
MX6QDL_PAD_KEY_COL3__ENET_CRS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__ENET_CRS /;"	d
MX6QDL_PAD_KEY_COL3__GPIO4_IO12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__GPIO4_IO12 /;"	d
MX6QDL_PAD_KEY_COL3__GPIO4_IO12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__GPIO4_IO12 /;"	d
MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL /;"	d
MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__HDMI_TX_DDC_SCL /;"	d
MX6QDL_PAD_KEY_COL3__I2C2_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__I2C2_SCL /;"	d
MX6QDL_PAD_KEY_COL3__I2C2_SCL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__I2C2_SCL /;"	d
MX6QDL_PAD_KEY_COL3__KEY_COL3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__KEY_COL3 /;"	d
MX6QDL_PAD_KEY_COL3__KEY_COL3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__KEY_COL3 /;"	d
MX6QDL_PAD_KEY_COL3__SPDIF_IN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__SPDIF_IN /;"	d
MX6QDL_PAD_KEY_COL3__SPDIF_IN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL3__SPDIF_IN /;"	d
MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX /;"	d
MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__FLEXCAN2_TX /;"	d
MX6QDL_PAD_KEY_COL4__GPIO4_IO14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__GPIO4_IO14 /;"	d
MX6QDL_PAD_KEY_COL4__GPIO4_IO14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__GPIO4_IO14 /;"	d
MX6QDL_PAD_KEY_COL4__IPU1_SISG4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__IPU1_SISG4 /;"	d
MX6QDL_PAD_KEY_COL4__IPU1_SISG4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__IPU1_SISG4 /;"	d
MX6QDL_PAD_KEY_COL4__KEY_COL4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__KEY_COL4 /;"	d
MX6QDL_PAD_KEY_COL4__KEY_COL4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__KEY_COL4 /;"	d
MX6QDL_PAD_KEY_COL4__UART5_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__UART5_CTS_B /;"	d
MX6QDL_PAD_KEY_COL4__UART5_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__UART5_CTS_B /;"	d
MX6QDL_PAD_KEY_COL4__UART5_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__UART5_RTS_B /;"	d
MX6QDL_PAD_KEY_COL4__UART5_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__UART5_RTS_B /;"	d
MX6QDL_PAD_KEY_COL4__USB_OTG_OC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__USB_OTG_OC /;"	d
MX6QDL_PAD_KEY_COL4__USB_OTG_OC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_COL4__USB_OTG_OC /;"	d
MX6QDL_PAD_KEY_ROW0__AUD5_TXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__AUD5_TXD /;"	d
MX6QDL_PAD_KEY_ROW0__AUD5_TXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__AUD5_TXD /;"	d
MX6QDL_PAD_KEY_ROW0__DCIC2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__DCIC2_OUT /;"	d
MX6QDL_PAD_KEY_ROW0__DCIC2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__DCIC2_OUT /;"	d
MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI /;"	d
MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__ECSPI1_MOSI /;"	d
MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3 /;"	d
MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__ENET_TX_DATA3 /;"	d
MX6QDL_PAD_KEY_ROW0__GPIO4_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 /;"	d
MX6QDL_PAD_KEY_ROW0__GPIO4_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__GPIO4_IO07 /;"	d
MX6QDL_PAD_KEY_ROW0__KEY_ROW0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__KEY_ROW0 /;"	d
MX6QDL_PAD_KEY_ROW0__KEY_ROW0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__KEY_ROW0 /;"	d
MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA /;"	d
MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__UART4_RX_DATA /;"	d
MX6QDL_PAD_KEY_ROW0__UART4_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__UART4_TX_DATA /;"	d
MX6QDL_PAD_KEY_ROW0__UART4_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW0__UART4_TX_DATA /;"	d
MX6QDL_PAD_KEY_ROW1__AUD5_RXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__AUD5_RXD /;"	d
MX6QDL_PAD_KEY_ROW1__AUD5_RXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__AUD5_RXD /;"	d
MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0 /;"	d
MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__ECSPI1_SS0 /;"	d
MX6QDL_PAD_KEY_ROW1__ENET_COL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__ENET_COL /;"	d
MX6QDL_PAD_KEY_ROW1__ENET_COL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__ENET_COL /;"	d
MX6QDL_PAD_KEY_ROW1__GPIO4_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 /;"	d
MX6QDL_PAD_KEY_ROW1__GPIO4_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__GPIO4_IO09 /;"	d
MX6QDL_PAD_KEY_ROW1__KEY_ROW1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__KEY_ROW1 /;"	d
MX6QDL_PAD_KEY_ROW1__KEY_ROW1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__KEY_ROW1 /;"	d
MX6QDL_PAD_KEY_ROW1__SD2_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__SD2_VSELECT /;"	d
MX6QDL_PAD_KEY_ROW1__SD2_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__SD2_VSELECT /;"	d
MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA /;"	d
MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__UART5_RX_DATA /;"	d
MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA /;"	d
MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW1__UART5_TX_DATA /;"	d
MX6QDL_PAD_KEY_ROW2__ECSPI1_SS2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__ECSPI1_SS2 /;"	d
MX6QDL_PAD_KEY_ROW2__ECSPI1_SS2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__ECSPI1_SS2 /;"	d
MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2 /;"	d
MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__ENET_TX_DATA2 /;"	d
MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX /;"	d
MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX /;"	d
MX6QDL_PAD_KEY_ROW2__GPIO4_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 /;"	d
MX6QDL_PAD_KEY_ROW2__GPIO4_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__GPIO4_IO11 /;"	d
MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE /;"	d
MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__HDMI_TX_CEC_LINE /;"	d
MX6QDL_PAD_KEY_ROW2__KEY_ROW2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__KEY_ROW2 /;"	d
MX6QDL_PAD_KEY_ROW2__KEY_ROW2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__KEY_ROW2 /;"	d
MX6QDL_PAD_KEY_ROW2__SD2_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__SD2_VSELECT /;"	d
MX6QDL_PAD_KEY_ROW2__SD2_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW2__SD2_VSELECT /;"	d
MX6QDL_PAD_KEY_ROW3__ASRC_EXT_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__ASRC_EXT_CLK /;"	d
MX6QDL_PAD_KEY_ROW3__ASRC_EXT_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__ASRC_EXT_CLK /;"	d
MX6QDL_PAD_KEY_ROW3__GPIO4_IO13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 /;"	d
MX6QDL_PAD_KEY_ROW3__GPIO4_IO13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__GPIO4_IO13 /;"	d
MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA /;"	d
MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__HDMI_TX_DDC_SDA /;"	d
MX6QDL_PAD_KEY_ROW3__I2C2_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__I2C2_SDA /;"	d
MX6QDL_PAD_KEY_ROW3__I2C2_SDA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__I2C2_SDA /;"	d
MX6QDL_PAD_KEY_ROW3__KEY_ROW3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__KEY_ROW3 /;"	d
MX6QDL_PAD_KEY_ROW3__KEY_ROW3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__KEY_ROW3 /;"	d
MX6QDL_PAD_KEY_ROW3__SD1_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__SD1_VSELECT /;"	d
MX6QDL_PAD_KEY_ROW3__SD1_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW3__SD1_VSELECT /;"	d
MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX /;"	d
MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__FLEXCAN2_RX /;"	d
MX6QDL_PAD_KEY_ROW4__GPIO4_IO15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 /;"	d
MX6QDL_PAD_KEY_ROW4__GPIO4_IO15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__GPIO4_IO15 /;"	d
MX6QDL_PAD_KEY_ROW4__IPU1_SISG5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__IPU1_SISG5 /;"	d
MX6QDL_PAD_KEY_ROW4__IPU1_SISG5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__IPU1_SISG5 /;"	d
MX6QDL_PAD_KEY_ROW4__KEY_ROW4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__KEY_ROW4 /;"	d
MX6QDL_PAD_KEY_ROW4__KEY_ROW4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__KEY_ROW4 /;"	d
MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__UART5_CTS_B /;"	d
MX6QDL_PAD_KEY_ROW4__UART5_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__UART5_CTS_B /;"	d
MX6QDL_PAD_KEY_ROW4__UART5_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__UART5_RTS_B /;"	d
MX6QDL_PAD_KEY_ROW4__UART5_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__UART5_RTS_B /;"	d
MX6QDL_PAD_KEY_ROW4__USB_OTG_PWR	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__USB_OTG_PWR /;"	d
MX6QDL_PAD_KEY_ROW4__USB_OTG_PWR	imx6q-pinfunc.h	/^#define MX6QDL_PAD_KEY_ROW4__USB_OTG_PWR /;"	d
MX6QDL_PAD_NANDF_ALE__GPIO6_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 /;"	d
MX6QDL_PAD_NANDF_ALE__GPIO6_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_ALE__GPIO6_IO08 /;"	d
MX6QDL_PAD_NANDF_ALE__NAND_ALE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_ALE__NAND_ALE /;"	d
MX6QDL_PAD_NANDF_ALE__NAND_ALE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_ALE__NAND_ALE /;"	d
MX6QDL_PAD_NANDF_ALE__SD4_RESET	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_ALE__SD4_RESET /;"	d
MX6QDL_PAD_NANDF_ALE__SD4_RESET	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_ALE__SD4_RESET /;"	d
MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 /;"	d
MX6QDL_PAD_NANDF_CLE__GPIO6_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CLE__GPIO6_IO07 /;"	d
MX6QDL_PAD_NANDF_CLE__IPU2_SISG4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CLE__IPU2_SISG4 /;"	d
MX6QDL_PAD_NANDF_CLE__NAND_CLE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CLE__NAND_CLE /;"	d
MX6QDL_PAD_NANDF_CLE__NAND_CLE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CLE__NAND_CLE /;"	d
MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 /;"	d
MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS0__GPIO6_IO11 /;"	d
MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS0__NAND_CE0_B /;"	d
MX6QDL_PAD_NANDF_CS0__NAND_CE0_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS0__NAND_CE0_B /;"	d
MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 /;"	d
MX6QDL_PAD_NANDF_CS1__GPIO6_IO14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__GPIO6_IO14 /;"	d
MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__NAND_CE1_B /;"	d
MX6QDL_PAD_NANDF_CS1__NAND_CE1_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__NAND_CE1_B /;"	d
MX6QDL_PAD_NANDF_CS1__SD3_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__SD3_VSELECT /;"	d
MX6QDL_PAD_NANDF_CS1__SD3_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__SD3_VSELECT /;"	d
MX6QDL_PAD_NANDF_CS1__SD4_VSELECT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__SD4_VSELECT /;"	d
MX6QDL_PAD_NANDF_CS1__SD4_VSELECT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS1__SD4_VSELECT /;"	d
MX6QDL_PAD_NANDF_CS2__CCM_CLKO2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__CCM_CLKO2 /;"	d
MX6QDL_PAD_NANDF_CS2__CCM_CLKO2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__CCM_CLKO2 /;"	d
MX6QDL_PAD_NANDF_CS2__EIM_CRE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__EIM_CRE /;"	d
MX6QDL_PAD_NANDF_CS2__EIM_CRE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__EIM_CRE /;"	d
MX6QDL_PAD_NANDF_CS2__ESAI_TX0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__ESAI_TX0 /;"	d
MX6QDL_PAD_NANDF_CS2__ESAI_TX0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__ESAI_TX0 /;"	d
MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 /;"	d
MX6QDL_PAD_NANDF_CS2__GPIO6_IO15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__GPIO6_IO15 /;"	d
MX6QDL_PAD_NANDF_CS2__IPU1_SISG0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__IPU1_SISG0 /;"	d
MX6QDL_PAD_NANDF_CS2__IPU1_SISG0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__IPU1_SISG0 /;"	d
MX6QDL_PAD_NANDF_CS2__IPU2_SISG0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__IPU2_SISG0 /;"	d
MX6QDL_PAD_NANDF_CS2__NAND_CE2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__NAND_CE2_B /;"	d
MX6QDL_PAD_NANDF_CS2__NAND_CE2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS2__NAND_CE2_B /;"	d
MX6QDL_PAD_NANDF_CS3__EIM_ADDR26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__EIM_ADDR26 /;"	d
MX6QDL_PAD_NANDF_CS3__EIM_ADDR26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__EIM_ADDR26 /;"	d
MX6QDL_PAD_NANDF_CS3__ESAI_TX1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__ESAI_TX1 /;"	d
MX6QDL_PAD_NANDF_CS3__ESAI_TX1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__ESAI_TX1 /;"	d
MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 /;"	d
MX6QDL_PAD_NANDF_CS3__GPIO6_IO16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__GPIO6_IO16 /;"	d
MX6QDL_PAD_NANDF_CS3__I2C4_SDA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__I2C4_SDA /;"	d
MX6QDL_PAD_NANDF_CS3__IPU1_SISG1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__IPU1_SISG1 /;"	d
MX6QDL_PAD_NANDF_CS3__IPU1_SISG1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__IPU1_SISG1 /;"	d
MX6QDL_PAD_NANDF_CS3__IPU2_SISG1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__IPU2_SISG1 /;"	d
MX6QDL_PAD_NANDF_CS3__NAND_CE3_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__NAND_CE3_B /;"	d
MX6QDL_PAD_NANDF_CS3__NAND_CE3_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_CS3__NAND_CE3_B /;"	d
MX6QDL_PAD_NANDF_D0__GPIO2_IO00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D0__GPIO2_IO00 /;"	d
MX6QDL_PAD_NANDF_D0__GPIO2_IO00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D0__GPIO2_IO00 /;"	d
MX6QDL_PAD_NANDF_D0__NAND_DATA00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D0__NAND_DATA00 /;"	d
MX6QDL_PAD_NANDF_D0__NAND_DATA00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D0__NAND_DATA00 /;"	d
MX6QDL_PAD_NANDF_D0__SD1_DATA4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D0__SD1_DATA4 /;"	d
MX6QDL_PAD_NANDF_D0__SD1_DATA4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D0__SD1_DATA4 /;"	d
MX6QDL_PAD_NANDF_D1__GPIO2_IO01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D1__GPIO2_IO01 /;"	d
MX6QDL_PAD_NANDF_D1__GPIO2_IO01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D1__GPIO2_IO01 /;"	d
MX6QDL_PAD_NANDF_D1__NAND_DATA01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D1__NAND_DATA01 /;"	d
MX6QDL_PAD_NANDF_D1__NAND_DATA01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D1__NAND_DATA01 /;"	d
MX6QDL_PAD_NANDF_D1__SD1_DATA5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D1__SD1_DATA5 /;"	d
MX6QDL_PAD_NANDF_D1__SD1_DATA5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D1__SD1_DATA5 /;"	d
MX6QDL_PAD_NANDF_D2__GPIO2_IO02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D2__GPIO2_IO02 /;"	d
MX6QDL_PAD_NANDF_D2__GPIO2_IO02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D2__GPIO2_IO02 /;"	d
MX6QDL_PAD_NANDF_D2__NAND_DATA02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D2__NAND_DATA02 /;"	d
MX6QDL_PAD_NANDF_D2__NAND_DATA02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D2__NAND_DATA02 /;"	d
MX6QDL_PAD_NANDF_D2__SD1_DATA6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D2__SD1_DATA6 /;"	d
MX6QDL_PAD_NANDF_D2__SD1_DATA6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D2__SD1_DATA6 /;"	d
MX6QDL_PAD_NANDF_D3__GPIO2_IO03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D3__GPIO2_IO03 /;"	d
MX6QDL_PAD_NANDF_D3__GPIO2_IO03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D3__GPIO2_IO03 /;"	d
MX6QDL_PAD_NANDF_D3__NAND_DATA03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D3__NAND_DATA03 /;"	d
MX6QDL_PAD_NANDF_D3__NAND_DATA03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D3__NAND_DATA03 /;"	d
MX6QDL_PAD_NANDF_D3__SD1_DATA7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D3__SD1_DATA7 /;"	d
MX6QDL_PAD_NANDF_D3__SD1_DATA7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D3__SD1_DATA7 /;"	d
MX6QDL_PAD_NANDF_D4__GPIO2_IO04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D4__GPIO2_IO04 /;"	d
MX6QDL_PAD_NANDF_D4__GPIO2_IO04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D4__GPIO2_IO04 /;"	d
MX6QDL_PAD_NANDF_D4__NAND_DATA04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D4__NAND_DATA04 /;"	d
MX6QDL_PAD_NANDF_D4__NAND_DATA04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D4__NAND_DATA04 /;"	d
MX6QDL_PAD_NANDF_D4__SD2_DATA4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D4__SD2_DATA4 /;"	d
MX6QDL_PAD_NANDF_D4__SD2_DATA4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D4__SD2_DATA4 /;"	d
MX6QDL_PAD_NANDF_D5__GPIO2_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D5__GPIO2_IO05 /;"	d
MX6QDL_PAD_NANDF_D5__GPIO2_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D5__GPIO2_IO05 /;"	d
MX6QDL_PAD_NANDF_D5__NAND_DATA05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D5__NAND_DATA05 /;"	d
MX6QDL_PAD_NANDF_D5__NAND_DATA05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D5__NAND_DATA05 /;"	d
MX6QDL_PAD_NANDF_D5__SD2_DATA5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D5__SD2_DATA5 /;"	d
MX6QDL_PAD_NANDF_D5__SD2_DATA5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D5__SD2_DATA5 /;"	d
MX6QDL_PAD_NANDF_D6__GPIO2_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D6__GPIO2_IO06 /;"	d
MX6QDL_PAD_NANDF_D6__GPIO2_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D6__GPIO2_IO06 /;"	d
MX6QDL_PAD_NANDF_D6__NAND_DATA06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D6__NAND_DATA06 /;"	d
MX6QDL_PAD_NANDF_D6__NAND_DATA06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D6__NAND_DATA06 /;"	d
MX6QDL_PAD_NANDF_D6__SD2_DATA6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D6__SD2_DATA6 /;"	d
MX6QDL_PAD_NANDF_D6__SD2_DATA6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D6__SD2_DATA6 /;"	d
MX6QDL_PAD_NANDF_D7__GPIO2_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D7__GPIO2_IO07 /;"	d
MX6QDL_PAD_NANDF_D7__GPIO2_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D7__GPIO2_IO07 /;"	d
MX6QDL_PAD_NANDF_D7__NAND_DATA07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D7__NAND_DATA07 /;"	d
MX6QDL_PAD_NANDF_D7__NAND_DATA07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D7__NAND_DATA07 /;"	d
MX6QDL_PAD_NANDF_D7__SD2_DATA7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D7__SD2_DATA7 /;"	d
MX6QDL_PAD_NANDF_D7__SD2_DATA7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_D7__SD2_DATA7 /;"	d
MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_RB0__GPIO6_IO10 /;"	d
MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_RB0__GPIO6_IO10 /;"	d
MX6QDL_PAD_NANDF_RB0__IPU2_DI0_PIN01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_RB0__IPU2_DI0_PIN01 /;"	d
MX6QDL_PAD_NANDF_RB0__NAND_READY_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_RB0__NAND_READY_B /;"	d
MX6QDL_PAD_NANDF_RB0__NAND_READY_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_RB0__NAND_READY_B /;"	d
MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 /;"	d
MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09 /;"	d
MX6QDL_PAD_NANDF_WP_B__I2C4_SCL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_WP_B__I2C4_SCL /;"	d
MX6QDL_PAD_NANDF_WP_B__IPU2_SISG5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_WP_B__IPU2_SISG5 /;"	d
MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_NANDF_WP_B__NAND_WP_B /;"	d
MX6QDL_PAD_NANDF_WP_B__NAND_WP_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_NANDF_WP_B__NAND_WP_B /;"	d
MX6QDL_PAD_RGMII_RD0__GPIO6_IO25	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD0__GPIO6_IO25 /;"	d
MX6QDL_PAD_RGMII_RD0__GPIO6_IO25	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD0__GPIO6_IO25 /;"	d
MX6QDL_PAD_RGMII_RD0__HSI_RX_READY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD0__HSI_RX_READY /;"	d
MX6QDL_PAD_RGMII_RD0__HSI_RX_READY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD0__HSI_RX_READY /;"	d
MX6QDL_PAD_RGMII_RD0__RGMII_RD0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD0__RGMII_RD0 /;"	d
MX6QDL_PAD_RGMII_RD0__RGMII_RD0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD0__RGMII_RD0 /;"	d
MX6QDL_PAD_RGMII_RD1__GPIO6_IO27	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD1__GPIO6_IO27 /;"	d
MX6QDL_PAD_RGMII_RD1__GPIO6_IO27	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD1__GPIO6_IO27 /;"	d
MX6QDL_PAD_RGMII_RD1__HSI_TX_FLAG	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD1__HSI_TX_FLAG /;"	d
MX6QDL_PAD_RGMII_RD1__HSI_TX_FLAG	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD1__HSI_TX_FLAG /;"	d
MX6QDL_PAD_RGMII_RD1__RGMII_RD1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD1__RGMII_RD1 /;"	d
MX6QDL_PAD_RGMII_RD1__RGMII_RD1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD1__RGMII_RD1 /;"	d
MX6QDL_PAD_RGMII_RD2__GPIO6_IO28	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD2__GPIO6_IO28 /;"	d
MX6QDL_PAD_RGMII_RD2__GPIO6_IO28	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD2__GPIO6_IO28 /;"	d
MX6QDL_PAD_RGMII_RD2__HSI_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD2__HSI_TX_DATA /;"	d
MX6QDL_PAD_RGMII_RD2__HSI_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD2__HSI_TX_DATA /;"	d
MX6QDL_PAD_RGMII_RD2__RGMII_RD2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD2__RGMII_RD2 /;"	d
MX6QDL_PAD_RGMII_RD2__RGMII_RD2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD2__RGMII_RD2 /;"	d
MX6QDL_PAD_RGMII_RD3__GPIO6_IO29	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD3__GPIO6_IO29 /;"	d
MX6QDL_PAD_RGMII_RD3__GPIO6_IO29	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD3__GPIO6_IO29 /;"	d
MX6QDL_PAD_RGMII_RD3__HSI_TX_WAKE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD3__HSI_TX_WAKE /;"	d
MX6QDL_PAD_RGMII_RD3__HSI_TX_WAKE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD3__HSI_TX_WAKE /;"	d
MX6QDL_PAD_RGMII_RD3__RGMII_RD3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD3__RGMII_RD3 /;"	d
MX6QDL_PAD_RGMII_RD3__RGMII_RD3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RD3__RGMII_RD3 /;"	d
MX6QDL_PAD_RGMII_RXC__GPIO6_IO30	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RXC__GPIO6_IO30 /;"	d
MX6QDL_PAD_RGMII_RXC__GPIO6_IO30	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RXC__GPIO6_IO30 /;"	d
MX6QDL_PAD_RGMII_RXC__RGMII_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RXC__RGMII_RXC /;"	d
MX6QDL_PAD_RGMII_RXC__RGMII_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RXC__RGMII_RXC /;"	d
MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE /;"	d
MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RXC__USB_H3_STROBE /;"	d
MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24 /;"	d
MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RX_CTL__GPIO6_IO24 /;"	d
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL /;"	d
MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL /;"	d
MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA /;"	d
MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_RX_CTL__USB_H3_DATA /;"	d
MX6QDL_PAD_RGMII_TD0__GPIO6_IO20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD0__GPIO6_IO20 /;"	d
MX6QDL_PAD_RGMII_TD0__GPIO6_IO20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD0__GPIO6_IO20 /;"	d
MX6QDL_PAD_RGMII_TD0__HSI_TX_READY	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD0__HSI_TX_READY /;"	d
MX6QDL_PAD_RGMII_TD0__HSI_TX_READY	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD0__HSI_TX_READY /;"	d
MX6QDL_PAD_RGMII_TD0__RGMII_TD0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD0__RGMII_TD0 /;"	d
MX6QDL_PAD_RGMII_TD0__RGMII_TD0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD0__RGMII_TD0 /;"	d
MX6QDL_PAD_RGMII_TD1__GPIO6_IO21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD1__GPIO6_IO21 /;"	d
MX6QDL_PAD_RGMII_TD1__GPIO6_IO21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD1__GPIO6_IO21 /;"	d
MX6QDL_PAD_RGMII_TD1__HSI_RX_FLAG	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD1__HSI_RX_FLAG /;"	d
MX6QDL_PAD_RGMII_TD1__HSI_RX_FLAG	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD1__HSI_RX_FLAG /;"	d
MX6QDL_PAD_RGMII_TD1__RGMII_TD1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD1__RGMII_TD1 /;"	d
MX6QDL_PAD_RGMII_TD1__RGMII_TD1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD1__RGMII_TD1 /;"	d
MX6QDL_PAD_RGMII_TD2__GPIO6_IO22	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD2__GPIO6_IO22 /;"	d
MX6QDL_PAD_RGMII_TD2__GPIO6_IO22	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD2__GPIO6_IO22 /;"	d
MX6QDL_PAD_RGMII_TD2__HSI_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD2__HSI_RX_DATA /;"	d
MX6QDL_PAD_RGMII_TD2__HSI_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD2__HSI_RX_DATA /;"	d
MX6QDL_PAD_RGMII_TD2__RGMII_TD2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD2__RGMII_TD2 /;"	d
MX6QDL_PAD_RGMII_TD2__RGMII_TD2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD2__RGMII_TD2 /;"	d
MX6QDL_PAD_RGMII_TD3__GPIO6_IO23	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 /;"	d
MX6QDL_PAD_RGMII_TD3__GPIO6_IO23	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD3__GPIO6_IO23 /;"	d
MX6QDL_PAD_RGMII_TD3__HSI_RX_WAKE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD3__HSI_RX_WAKE /;"	d
MX6QDL_PAD_RGMII_TD3__HSI_RX_WAKE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD3__HSI_RX_WAKE /;"	d
MX6QDL_PAD_RGMII_TD3__RGMII_TD3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD3__RGMII_TD3 /;"	d
MX6QDL_PAD_RGMII_TD3__RGMII_TD3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TD3__RGMII_TD3 /;"	d
MX6QDL_PAD_RGMII_TXC__GPIO6_IO19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__GPIO6_IO19 /;"	d
MX6QDL_PAD_RGMII_TXC__GPIO6_IO19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__GPIO6_IO19 /;"	d
MX6QDL_PAD_RGMII_TXC__RGMII_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__RGMII_TXC /;"	d
MX6QDL_PAD_RGMII_TXC__RGMII_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__RGMII_TXC /;"	d
MX6QDL_PAD_RGMII_TXC__SPDIF_EXT_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__SPDIF_EXT_CLK /;"	d
MX6QDL_PAD_RGMII_TXC__SPDIF_EXT_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__SPDIF_EXT_CLK /;"	d
MX6QDL_PAD_RGMII_TXC__USB_H2_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__USB_H2_DATA /;"	d
MX6QDL_PAD_RGMII_TXC__USB_H2_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__USB_H2_DATA /;"	d
MX6QDL_PAD_RGMII_TXC__XTALOSC_REF_CLK_24M	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__XTALOSC_REF_CLK_24M /;"	d
MX6QDL_PAD_RGMII_TXC__XTALOSC_REF_CLK_24M	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TXC__XTALOSC_REF_CLK_24M /;"	d
MX6QDL_PAD_RGMII_TX_CTL__ENET_REF_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__ENET_REF_CLK /;"	d
MX6QDL_PAD_RGMII_TX_CTL__ENET_REF_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__ENET_REF_CLK /;"	d
MX6QDL_PAD_RGMII_TX_CTL__GPIO6_IO26	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__GPIO6_IO26 /;"	d
MX6QDL_PAD_RGMII_TX_CTL__GPIO6_IO26	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__GPIO6_IO26 /;"	d
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL /;"	d
MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL /;"	d
MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE /;"	d
MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE	imx6q-pinfunc.h	/^#define MX6QDL_PAD_RGMII_TX_CTL__USB_H2_STROBE /;"	d
MX6QDL_PAD_SD1_CLK__ECSPI5_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__ECSPI5_SCLK /;"	d
MX6QDL_PAD_SD1_CLK__GPIO1_IO20	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__GPIO1_IO20 /;"	d
MX6QDL_PAD_SD1_CLK__GPIO1_IO20	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__GPIO1_IO20 /;"	d
MX6QDL_PAD_SD1_CLK__GPT_CLKIN	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__GPT_CLKIN /;"	d
MX6QDL_PAD_SD1_CLK__GPT_CLKIN	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__GPT_CLKIN /;"	d
MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT /;"	d
MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__OSC32K_32K_OUT /;"	d
MX6QDL_PAD_SD1_CLK__SD1_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__SD1_CLK /;"	d
MX6QDL_PAD_SD1_CLK__SD1_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CLK__SD1_CLK /;"	d
MX6QDL_PAD_SD1_CMD__ECSPI5_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__ECSPI5_MOSI /;"	d
MX6QDL_PAD_SD1_CMD__GPIO1_IO18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__GPIO1_IO18 /;"	d
MX6QDL_PAD_SD1_CMD__GPIO1_IO18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__GPIO1_IO18 /;"	d
MX6QDL_PAD_SD1_CMD__GPT_COMPARE1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__GPT_COMPARE1 /;"	d
MX6QDL_PAD_SD1_CMD__GPT_COMPARE1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__GPT_COMPARE1 /;"	d
MX6QDL_PAD_SD1_CMD__PWM4_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__PWM4_OUT /;"	d
MX6QDL_PAD_SD1_CMD__PWM4_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__PWM4_OUT /;"	d
MX6QDL_PAD_SD1_CMD__SD1_CMD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__SD1_CMD /;"	d
MX6QDL_PAD_SD1_CMD__SD1_CMD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_CMD__SD1_CMD /;"	d
MX6QDL_PAD_SD1_DAT0__ECSPI5_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__ECSPI5_MISO /;"	d
MX6QDL_PAD_SD1_DAT0__GPIO1_IO16	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 /;"	d
MX6QDL_PAD_SD1_DAT0__GPIO1_IO16	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__GPIO1_IO16 /;"	d
MX6QDL_PAD_SD1_DAT0__GPT_CAPTURE1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__GPT_CAPTURE1 /;"	d
MX6QDL_PAD_SD1_DAT0__GPT_CAPTURE1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__GPT_CAPTURE1 /;"	d
MX6QDL_PAD_SD1_DAT0__SD1_DATA0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__SD1_DATA0 /;"	d
MX6QDL_PAD_SD1_DAT0__SD1_DATA0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT0__SD1_DATA0 /;"	d
MX6QDL_PAD_SD1_DAT1__ECSPI5_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__ECSPI5_SS0 /;"	d
MX6QDL_PAD_SD1_DAT1__GPIO1_IO17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__GPIO1_IO17 /;"	d
MX6QDL_PAD_SD1_DAT1__GPIO1_IO17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__GPIO1_IO17 /;"	d
MX6QDL_PAD_SD1_DAT1__GPT_CAPTURE2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__GPT_CAPTURE2 /;"	d
MX6QDL_PAD_SD1_DAT1__GPT_CAPTURE2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__GPT_CAPTURE2 /;"	d
MX6QDL_PAD_SD1_DAT1__PWM3_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__PWM3_OUT /;"	d
MX6QDL_PAD_SD1_DAT1__PWM3_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__PWM3_OUT /;"	d
MX6QDL_PAD_SD1_DAT1__SD1_DATA1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__SD1_DATA1 /;"	d
MX6QDL_PAD_SD1_DAT1__SD1_DATA1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT1__SD1_DATA1 /;"	d
MX6QDL_PAD_SD1_DAT2__ECSPI5_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__ECSPI5_SS1 /;"	d
MX6QDL_PAD_SD1_DAT2__GPIO1_IO19	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__GPIO1_IO19 /;"	d
MX6QDL_PAD_SD1_DAT2__GPIO1_IO19	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__GPIO1_IO19 /;"	d
MX6QDL_PAD_SD1_DAT2__GPT_COMPARE2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__GPT_COMPARE2 /;"	d
MX6QDL_PAD_SD1_DAT2__GPT_COMPARE2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__GPT_COMPARE2 /;"	d
MX6QDL_PAD_SD1_DAT2__PWM2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__PWM2_OUT /;"	d
MX6QDL_PAD_SD1_DAT2__PWM2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__PWM2_OUT /;"	d
MX6QDL_PAD_SD1_DAT2__SD1_DATA2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__SD1_DATA2 /;"	d
MX6QDL_PAD_SD1_DAT2__SD1_DATA2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__SD1_DATA2 /;"	d
MX6QDL_PAD_SD1_DAT2__WDOG1_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__WDOG1_B /;"	d
MX6QDL_PAD_SD1_DAT2__WDOG1_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__WDOG1_B /;"	d
MX6QDL_PAD_SD1_DAT2__WDOG1_RESET_B_DEB	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__WDOG1_RESET_B_DEB /;"	d
MX6QDL_PAD_SD1_DAT2__WDOG1_RESET_B_DEB	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT2__WDOG1_RESET_B_DEB /;"	d
MX6QDL_PAD_SD1_DAT3__ECSPI5_SS2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__ECSPI5_SS2 /;"	d
MX6QDL_PAD_SD1_DAT3__GPIO1_IO21	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__GPIO1_IO21 /;"	d
MX6QDL_PAD_SD1_DAT3__GPIO1_IO21	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__GPIO1_IO21 /;"	d
MX6QDL_PAD_SD1_DAT3__GPT_COMPARE3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__GPT_COMPARE3 /;"	d
MX6QDL_PAD_SD1_DAT3__GPT_COMPARE3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__GPT_COMPARE3 /;"	d
MX6QDL_PAD_SD1_DAT3__PWM1_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__PWM1_OUT /;"	d
MX6QDL_PAD_SD1_DAT3__PWM1_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__PWM1_OUT /;"	d
MX6QDL_PAD_SD1_DAT3__SD1_DATA3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__SD1_DATA3 /;"	d
MX6QDL_PAD_SD1_DAT3__SD1_DATA3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__SD1_DATA3 /;"	d
MX6QDL_PAD_SD1_DAT3__WDOG2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__WDOG2_B /;"	d
MX6QDL_PAD_SD1_DAT3__WDOG2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__WDOG2_B /;"	d
MX6QDL_PAD_SD1_DAT3__WDOG2_RESET_B_DEB	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__WDOG2_RESET_B_DEB /;"	d
MX6QDL_PAD_SD1_DAT3__WDOG2_RESET_B_DEB	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD1_DAT3__WDOG2_RESET_B_DEB /;"	d
MX6QDL_PAD_SD2_CLK__AUD4_RXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__AUD4_RXFS /;"	d
MX6QDL_PAD_SD2_CLK__AUD4_RXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__AUD4_RXFS /;"	d
MX6QDL_PAD_SD2_CLK__ECSPI5_SCLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__ECSPI5_SCLK /;"	d
MX6QDL_PAD_SD2_CLK__GPIO1_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__GPIO1_IO10 /;"	d
MX6QDL_PAD_SD2_CLK__GPIO1_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__GPIO1_IO10 /;"	d
MX6QDL_PAD_SD2_CLK__KEY_COL5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__KEY_COL5 /;"	d
MX6QDL_PAD_SD2_CLK__KEY_COL5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__KEY_COL5 /;"	d
MX6QDL_PAD_SD2_CLK__SD2_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__SD2_CLK /;"	d
MX6QDL_PAD_SD2_CLK__SD2_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CLK__SD2_CLK /;"	d
MX6QDL_PAD_SD2_CMD__AUD4_RXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__AUD4_RXC /;"	d
MX6QDL_PAD_SD2_CMD__AUD4_RXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__AUD4_RXC /;"	d
MX6QDL_PAD_SD2_CMD__ECSPI5_MOSI	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__ECSPI5_MOSI /;"	d
MX6QDL_PAD_SD2_CMD__GPIO1_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__GPIO1_IO11 /;"	d
MX6QDL_PAD_SD2_CMD__GPIO1_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__GPIO1_IO11 /;"	d
MX6QDL_PAD_SD2_CMD__KEY_ROW5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__KEY_ROW5 /;"	d
MX6QDL_PAD_SD2_CMD__KEY_ROW5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__KEY_ROW5 /;"	d
MX6QDL_PAD_SD2_CMD__SD2_CMD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__SD2_CMD /;"	d
MX6QDL_PAD_SD2_CMD__SD2_CMD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_CMD__SD2_CMD /;"	d
MX6QDL_PAD_SD2_DAT0__AUD4_RXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__AUD4_RXD /;"	d
MX6QDL_PAD_SD2_DAT0__AUD4_RXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__AUD4_RXD /;"	d
MX6QDL_PAD_SD2_DAT0__DCIC2_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__DCIC2_OUT /;"	d
MX6QDL_PAD_SD2_DAT0__DCIC2_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__DCIC2_OUT /;"	d
MX6QDL_PAD_SD2_DAT0__ECSPI5_MISO	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__ECSPI5_MISO /;"	d
MX6QDL_PAD_SD2_DAT0__GPIO1_IO15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__GPIO1_IO15 /;"	d
MX6QDL_PAD_SD2_DAT0__GPIO1_IO15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__GPIO1_IO15 /;"	d
MX6QDL_PAD_SD2_DAT0__KEY_ROW7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__KEY_ROW7 /;"	d
MX6QDL_PAD_SD2_DAT0__KEY_ROW7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__KEY_ROW7 /;"	d
MX6QDL_PAD_SD2_DAT0__SD2_DATA0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__SD2_DATA0 /;"	d
MX6QDL_PAD_SD2_DAT0__SD2_DATA0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT0__SD2_DATA0 /;"	d
MX6QDL_PAD_SD2_DAT1__AUD4_TXFS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__AUD4_TXFS /;"	d
MX6QDL_PAD_SD2_DAT1__AUD4_TXFS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__AUD4_TXFS /;"	d
MX6QDL_PAD_SD2_DAT1__ECSPI5_SS0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__ECSPI5_SS0 /;"	d
MX6QDL_PAD_SD2_DAT1__EIM_CS2_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__EIM_CS2_B /;"	d
MX6QDL_PAD_SD2_DAT1__EIM_CS2_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__EIM_CS2_B /;"	d
MX6QDL_PAD_SD2_DAT1__GPIO1_IO14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__GPIO1_IO14 /;"	d
MX6QDL_PAD_SD2_DAT1__GPIO1_IO14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__GPIO1_IO14 /;"	d
MX6QDL_PAD_SD2_DAT1__KEY_COL7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__KEY_COL7 /;"	d
MX6QDL_PAD_SD2_DAT1__KEY_COL7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__KEY_COL7 /;"	d
MX6QDL_PAD_SD2_DAT1__SD2_DATA1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__SD2_DATA1 /;"	d
MX6QDL_PAD_SD2_DAT1__SD2_DATA1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT1__SD2_DATA1 /;"	d
MX6QDL_PAD_SD2_DAT2__AUD4_TXD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__AUD4_TXD /;"	d
MX6QDL_PAD_SD2_DAT2__AUD4_TXD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__AUD4_TXD /;"	d
MX6QDL_PAD_SD2_DAT2__ECSPI5_SS1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__ECSPI5_SS1 /;"	d
MX6QDL_PAD_SD2_DAT2__EIM_CS3_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__EIM_CS3_B /;"	d
MX6QDL_PAD_SD2_DAT2__EIM_CS3_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__EIM_CS3_B /;"	d
MX6QDL_PAD_SD2_DAT2__GPIO1_IO13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__GPIO1_IO13 /;"	d
MX6QDL_PAD_SD2_DAT2__GPIO1_IO13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__GPIO1_IO13 /;"	d
MX6QDL_PAD_SD2_DAT2__KEY_ROW6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__KEY_ROW6 /;"	d
MX6QDL_PAD_SD2_DAT2__KEY_ROW6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__KEY_ROW6 /;"	d
MX6QDL_PAD_SD2_DAT2__SD2_DATA2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__SD2_DATA2 /;"	d
MX6QDL_PAD_SD2_DAT2__SD2_DATA2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT2__SD2_DATA2 /;"	d
MX6QDL_PAD_SD2_DAT3__AUD4_TXC	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__AUD4_TXC /;"	d
MX6QDL_PAD_SD2_DAT3__AUD4_TXC	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__AUD4_TXC /;"	d
MX6QDL_PAD_SD2_DAT3__ECSPI5_SS3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__ECSPI5_SS3 /;"	d
MX6QDL_PAD_SD2_DAT3__GPIO1_IO12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__GPIO1_IO12 /;"	d
MX6QDL_PAD_SD2_DAT3__GPIO1_IO12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__GPIO1_IO12 /;"	d
MX6QDL_PAD_SD2_DAT3__KEY_COL6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__KEY_COL6 /;"	d
MX6QDL_PAD_SD2_DAT3__KEY_COL6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__KEY_COL6 /;"	d
MX6QDL_PAD_SD2_DAT3__SD2_DATA3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__SD2_DATA3 /;"	d
MX6QDL_PAD_SD2_DAT3__SD2_DATA3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD2_DAT3__SD2_DATA3 /;"	d
MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX /;"	d
MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__FLEXCAN1_RX /;"	d
MX6QDL_PAD_SD3_CLK__GPIO7_IO03	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__GPIO7_IO03 /;"	d
MX6QDL_PAD_SD3_CLK__GPIO7_IO03	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__GPIO7_IO03 /;"	d
MX6QDL_PAD_SD3_CLK__SD3_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__SD3_CLK /;"	d
MX6QDL_PAD_SD3_CLK__SD3_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__SD3_CLK /;"	d
MX6QDL_PAD_SD3_CLK__UART2_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__UART2_CTS_B /;"	d
MX6QDL_PAD_SD3_CLK__UART2_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__UART2_CTS_B /;"	d
MX6QDL_PAD_SD3_CLK__UART2_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__UART2_RTS_B /;"	d
MX6QDL_PAD_SD3_CLK__UART2_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CLK__UART2_RTS_B /;"	d
MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX /;"	d
MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__FLEXCAN1_TX /;"	d
MX6QDL_PAD_SD3_CMD__GPIO7_IO02	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__GPIO7_IO02 /;"	d
MX6QDL_PAD_SD3_CMD__GPIO7_IO02	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__GPIO7_IO02 /;"	d
MX6QDL_PAD_SD3_CMD__SD3_CMD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__SD3_CMD /;"	d
MX6QDL_PAD_SD3_CMD__SD3_CMD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__SD3_CMD /;"	d
MX6QDL_PAD_SD3_CMD__UART2_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__UART2_CTS_B /;"	d
MX6QDL_PAD_SD3_CMD__UART2_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__UART2_CTS_B /;"	d
MX6QDL_PAD_SD3_CMD__UART2_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__UART2_RTS_B /;"	d
MX6QDL_PAD_SD3_CMD__UART2_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_CMD__UART2_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX /;"	d
MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__FLEXCAN2_TX /;"	d
MX6QDL_PAD_SD3_DAT0__GPIO7_IO04	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__GPIO7_IO04 /;"	d
MX6QDL_PAD_SD3_DAT0__GPIO7_IO04	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__GPIO7_IO04 /;"	d
MX6QDL_PAD_SD3_DAT0__SD3_DATA0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__SD3_DATA0 /;"	d
MX6QDL_PAD_SD3_DAT0__SD3_DATA0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__SD3_DATA0 /;"	d
MX6QDL_PAD_SD3_DAT0__UART1_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__UART1_CTS_B /;"	d
MX6QDL_PAD_SD3_DAT0__UART1_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__UART1_CTS_B /;"	d
MX6QDL_PAD_SD3_DAT0__UART1_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__UART1_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT0__UART1_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT0__UART1_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX /;"	d
MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__FLEXCAN2_RX /;"	d
MX6QDL_PAD_SD3_DAT1__GPIO7_IO05	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__GPIO7_IO05 /;"	d
MX6QDL_PAD_SD3_DAT1__GPIO7_IO05	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__GPIO7_IO05 /;"	d
MX6QDL_PAD_SD3_DAT1__SD3_DATA1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__SD3_DATA1 /;"	d
MX6QDL_PAD_SD3_DAT1__SD3_DATA1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__SD3_DATA1 /;"	d
MX6QDL_PAD_SD3_DAT1__UART1_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__UART1_CTS_B /;"	d
MX6QDL_PAD_SD3_DAT1__UART1_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__UART1_CTS_B /;"	d
MX6QDL_PAD_SD3_DAT1__UART1_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__UART1_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT1__UART1_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT1__UART1_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT2__GPIO7_IO06	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT2__GPIO7_IO06 /;"	d
MX6QDL_PAD_SD3_DAT2__GPIO7_IO06	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT2__GPIO7_IO06 /;"	d
MX6QDL_PAD_SD3_DAT2__SD3_DATA2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT2__SD3_DATA2 /;"	d
MX6QDL_PAD_SD3_DAT2__SD3_DATA2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT2__SD3_DATA2 /;"	d
MX6QDL_PAD_SD3_DAT3__GPIO7_IO07	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__GPIO7_IO07 /;"	d
MX6QDL_PAD_SD3_DAT3__GPIO7_IO07	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__GPIO7_IO07 /;"	d
MX6QDL_PAD_SD3_DAT3__SD3_DATA3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__SD3_DATA3 /;"	d
MX6QDL_PAD_SD3_DAT3__SD3_DATA3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__SD3_DATA3 /;"	d
MX6QDL_PAD_SD3_DAT3__UART3_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__UART3_CTS_B /;"	d
MX6QDL_PAD_SD3_DAT3__UART3_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__UART3_CTS_B /;"	d
MX6QDL_PAD_SD3_DAT3__UART3_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__UART3_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT3__UART3_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT3__UART3_RTS_B /;"	d
MX6QDL_PAD_SD3_DAT4__GPIO7_IO01	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 /;"	d
MX6QDL_PAD_SD3_DAT4__GPIO7_IO01	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__GPIO7_IO01 /;"	d
MX6QDL_PAD_SD3_DAT4__SD3_DATA4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__SD3_DATA4 /;"	d
MX6QDL_PAD_SD3_DAT4__SD3_DATA4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__SD3_DATA4 /;"	d
MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT4__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT4__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT4__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT5__GPIO7_IO00	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 /;"	d
MX6QDL_PAD_SD3_DAT5__GPIO7_IO00	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__GPIO7_IO00 /;"	d
MX6QDL_PAD_SD3_DAT5__SD3_DATA5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__SD3_DATA5 /;"	d
MX6QDL_PAD_SD3_DAT5__SD3_DATA5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__SD3_DATA5 /;"	d
MX6QDL_PAD_SD3_DAT5__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT5__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT5__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT6__GPIO6_IO18	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 /;"	d
MX6QDL_PAD_SD3_DAT6__GPIO6_IO18	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 /;"	d
MX6QDL_PAD_SD3_DAT6__SD3_DATA6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__SD3_DATA6 /;"	d
MX6QDL_PAD_SD3_DAT6__SD3_DATA6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__SD3_DATA6 /;"	d
MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__UART1_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT6__UART1_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__UART1_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT6__UART1_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT6__UART1_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT7__GPIO6_IO17	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 /;"	d
MX6QDL_PAD_SD3_DAT7__GPIO6_IO17	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__GPIO6_IO17 /;"	d
MX6QDL_PAD_SD3_DAT7__SD3_DATA7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__SD3_DATA7 /;"	d
MX6QDL_PAD_SD3_DAT7__SD3_DATA7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__SD3_DATA7 /;"	d
MX6QDL_PAD_SD3_DAT7__UART1_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__UART1_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT7__UART1_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__UART1_RX_DATA /;"	d
MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA /;"	d
MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_DAT7__UART1_TX_DATA /;"	d
MX6QDL_PAD_SD3_RST__GPIO7_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__GPIO7_IO08 /;"	d
MX6QDL_PAD_SD3_RST__GPIO7_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__GPIO7_IO08 /;"	d
MX6QDL_PAD_SD3_RST__SD3_RESET	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__SD3_RESET /;"	d
MX6QDL_PAD_SD3_RST__SD3_RESET	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__SD3_RESET /;"	d
MX6QDL_PAD_SD3_RST__UART3_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__UART3_CTS_B /;"	d
MX6QDL_PAD_SD3_RST__UART3_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__UART3_CTS_B /;"	d
MX6QDL_PAD_SD3_RST__UART3_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__UART3_RTS_B /;"	d
MX6QDL_PAD_SD3_RST__UART3_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD3_RST__UART3_RTS_B /;"	d
MX6QDL_PAD_SD4_CLK__GPIO7_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__GPIO7_IO10 /;"	d
MX6QDL_PAD_SD4_CLK__GPIO7_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__GPIO7_IO10 /;"	d
MX6QDL_PAD_SD4_CLK__NAND_WE_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__NAND_WE_B /;"	d
MX6QDL_PAD_SD4_CLK__NAND_WE_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__NAND_WE_B /;"	d
MX6QDL_PAD_SD4_CLK__SD4_CLK	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__SD4_CLK /;"	d
MX6QDL_PAD_SD4_CLK__SD4_CLK	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__SD4_CLK /;"	d
MX6QDL_PAD_SD4_CLK__UART3_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__UART3_RX_DATA /;"	d
MX6QDL_PAD_SD4_CLK__UART3_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__UART3_RX_DATA /;"	d
MX6QDL_PAD_SD4_CLK__UART3_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__UART3_TX_DATA /;"	d
MX6QDL_PAD_SD4_CLK__UART3_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CLK__UART3_TX_DATA /;"	d
MX6QDL_PAD_SD4_CMD__GPIO7_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__GPIO7_IO09 /;"	d
MX6QDL_PAD_SD4_CMD__GPIO7_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__GPIO7_IO09 /;"	d
MX6QDL_PAD_SD4_CMD__NAND_RE_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__NAND_RE_B /;"	d
MX6QDL_PAD_SD4_CMD__NAND_RE_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__NAND_RE_B /;"	d
MX6QDL_PAD_SD4_CMD__SD4_CMD	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__SD4_CMD /;"	d
MX6QDL_PAD_SD4_CMD__SD4_CMD	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__SD4_CMD /;"	d
MX6QDL_PAD_SD4_CMD__UART3_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__UART3_RX_DATA /;"	d
MX6QDL_PAD_SD4_CMD__UART3_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__UART3_RX_DATA /;"	d
MX6QDL_PAD_SD4_CMD__UART3_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__UART3_TX_DATA /;"	d
MX6QDL_PAD_SD4_CMD__UART3_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_CMD__UART3_TX_DATA /;"	d
MX6QDL_PAD_SD4_DAT0__GPIO2_IO08	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 /;"	d
MX6QDL_PAD_SD4_DAT0__GPIO2_IO08	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT0__GPIO2_IO08 /;"	d
MX6QDL_PAD_SD4_DAT0__NAND_DQS	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT0__NAND_DQS /;"	d
MX6QDL_PAD_SD4_DAT0__NAND_DQS	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT0__NAND_DQS /;"	d
MX6QDL_PAD_SD4_DAT0__SD4_DATA0	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT0__SD4_DATA0 /;"	d
MX6QDL_PAD_SD4_DAT0__SD4_DATA0	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT0__SD4_DATA0 /;"	d
MX6QDL_PAD_SD4_DAT1__GPIO2_IO09	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT1__GPIO2_IO09 /;"	d
MX6QDL_PAD_SD4_DAT1__GPIO2_IO09	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT1__GPIO2_IO09 /;"	d
MX6QDL_PAD_SD4_DAT1__PWM3_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT1__PWM3_OUT /;"	d
MX6QDL_PAD_SD4_DAT1__PWM3_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT1__PWM3_OUT /;"	d
MX6QDL_PAD_SD4_DAT1__SD4_DATA1	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT1__SD4_DATA1 /;"	d
MX6QDL_PAD_SD4_DAT1__SD4_DATA1	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT1__SD4_DATA1 /;"	d
MX6QDL_PAD_SD4_DAT2__GPIO2_IO10	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT2__GPIO2_IO10 /;"	d
MX6QDL_PAD_SD4_DAT2__GPIO2_IO10	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT2__GPIO2_IO10 /;"	d
MX6QDL_PAD_SD4_DAT2__PWM4_OUT	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT2__PWM4_OUT /;"	d
MX6QDL_PAD_SD4_DAT2__PWM4_OUT	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT2__PWM4_OUT /;"	d
MX6QDL_PAD_SD4_DAT2__SD4_DATA2	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT2__SD4_DATA2 /;"	d
MX6QDL_PAD_SD4_DAT2__SD4_DATA2	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT2__SD4_DATA2 /;"	d
MX6QDL_PAD_SD4_DAT3__GPIO2_IO11	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 /;"	d
MX6QDL_PAD_SD4_DAT3__GPIO2_IO11	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT3__GPIO2_IO11 /;"	d
MX6QDL_PAD_SD4_DAT3__SD4_DATA3	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT3__SD4_DATA3 /;"	d
MX6QDL_PAD_SD4_DAT3__SD4_DATA3	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT3__SD4_DATA3 /;"	d
MX6QDL_PAD_SD4_DAT4__GPIO2_IO12	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__GPIO2_IO12 /;"	d
MX6QDL_PAD_SD4_DAT4__GPIO2_IO12	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__GPIO2_IO12 /;"	d
MX6QDL_PAD_SD4_DAT4__SD4_DATA4	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__SD4_DATA4 /;"	d
MX6QDL_PAD_SD4_DAT4__SD4_DATA4	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__SD4_DATA4 /;"	d
MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD4_DAT4__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD4_DAT4__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT4__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD4_DAT5__GPIO2_IO13	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__GPIO2_IO13 /;"	d
MX6QDL_PAD_SD4_DAT5__GPIO2_IO13	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__GPIO2_IO13 /;"	d
MX6QDL_PAD_SD4_DAT5__SD4_DATA5	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__SD4_DATA5 /;"	d
MX6QDL_PAD_SD4_DAT5__SD4_DATA5	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__SD4_DATA5 /;"	d
MX6QDL_PAD_SD4_DAT5__UART2_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__UART2_CTS_B /;"	d
MX6QDL_PAD_SD4_DAT5__UART2_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__UART2_CTS_B /;"	d
MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__UART2_RTS_B /;"	d
MX6QDL_PAD_SD4_DAT5__UART2_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT5__UART2_RTS_B /;"	d
MX6QDL_PAD_SD4_DAT6__GPIO2_IO14	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__GPIO2_IO14 /;"	d
MX6QDL_PAD_SD4_DAT6__GPIO2_IO14	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__GPIO2_IO14 /;"	d
MX6QDL_PAD_SD4_DAT6__SD4_DATA6	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__SD4_DATA6 /;"	d
MX6QDL_PAD_SD4_DAT6__SD4_DATA6	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__SD4_DATA6 /;"	d
MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__UART2_CTS_B /;"	d
MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__UART2_CTS_B /;"	d
MX6QDL_PAD_SD4_DAT6__UART2_RTS_B	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__UART2_RTS_B /;"	d
MX6QDL_PAD_SD4_DAT6__UART2_RTS_B	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT6__UART2_RTS_B /;"	d
MX6QDL_PAD_SD4_DAT7__GPIO2_IO15	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__GPIO2_IO15 /;"	d
MX6QDL_PAD_SD4_DAT7__GPIO2_IO15	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__GPIO2_IO15 /;"	d
MX6QDL_PAD_SD4_DAT7__SD4_DATA7	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__SD4_DATA7 /;"	d
MX6QDL_PAD_SD4_DAT7__SD4_DATA7	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__SD4_DATA7 /;"	d
MX6QDL_PAD_SD4_DAT7__UART2_RX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD4_DAT7__UART2_RX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__UART2_RX_DATA /;"	d
MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	imx6dl-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA /;"	d
MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	imx6q-pinfunc.h	/^#define MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA /;"	d
MX6SLL_PAD_AUD_MCLK__AUDIO_CLK_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_MCLK__AUDIO_CLK_OUT /;"	d
MX6SLL_PAD_AUD_MCLK__ECSPI3_RDY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_MCLK__ECSPI3_RDY /;"	d
MX6SLL_PAD_AUD_MCLK__GPIO1_IO06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_MCLK__GPIO1_IO06 /;"	d
MX6SLL_PAD_AUD_MCLK__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_MCLK__PWM4_OUT /;"	d
MX6SLL_PAD_AUD_MCLK__SPDIF_EXT_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_MCLK__SPDIF_EXT_CLK /;"	d
MX6SLL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB /;"	d
MX6SLL_PAD_AUD_RXC__AUD3_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__AUD3_RXC /;"	d
MX6SLL_PAD_AUD_RXC__ECSPI3_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__ECSPI3_SS1 /;"	d
MX6SLL_PAD_AUD_RXC__GPIO1_IO01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__GPIO1_IO01 /;"	d
MX6SLL_PAD_AUD_RXC__I2C1_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__I2C1_SDA /;"	d
MX6SLL_PAD_AUD_RXC__I2C3_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__I2C3_SDA /;"	d
MX6SLL_PAD_AUD_RXC__UART3_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__UART3_DCE_TX /;"	d
MX6SLL_PAD_AUD_RXC__UART3_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXC__UART3_DTE_RX /;"	d
MX6SLL_PAD_AUD_RXD__AUD3_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXD__AUD3_RXD /;"	d
MX6SLL_PAD_AUD_RXD__ECSPI3_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXD__ECSPI3_MOSI /;"	d
MX6SLL_PAD_AUD_RXD__GPIO1_IO02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXD__GPIO1_IO02 /;"	d
MX6SLL_PAD_AUD_RXD__SD1_LCTL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXD__SD1_LCTL /;"	d
MX6SLL_PAD_AUD_RXD__UART4_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXD__UART4_DCE_RX /;"	d
MX6SLL_PAD_AUD_RXD__UART4_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXD__UART4_DTE_TX /;"	d
MX6SLL_PAD_AUD_RXFS__AUD3_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__AUD3_RXFS /;"	d
MX6SLL_PAD_AUD_RXFS__ECSPI3_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__ECSPI3_SS0 /;"	d
MX6SLL_PAD_AUD_RXFS__GPIO1_IO00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__GPIO1_IO00 /;"	d
MX6SLL_PAD_AUD_RXFS__I2C1_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__I2C1_SCL /;"	d
MX6SLL_PAD_AUD_RXFS__I2C3_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__I2C3_SCL /;"	d
MX6SLL_PAD_AUD_RXFS__MBIST_BEND	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__MBIST_BEND /;"	d
MX6SLL_PAD_AUD_RXFS__UART3_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__UART3_DCE_RX /;"	d
MX6SLL_PAD_AUD_RXFS__UART3_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_RXFS__UART3_DTE_TX /;"	d
MX6SLL_PAD_AUD_TXC__AUD3_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXC__AUD3_TXC /;"	d
MX6SLL_PAD_AUD_TXC__ECSPI3_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXC__ECSPI3_MISO /;"	d
MX6SLL_PAD_AUD_TXC__GPIO1_IO03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXC__GPIO1_IO03 /;"	d
MX6SLL_PAD_AUD_TXC__SD2_LCTL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXC__SD2_LCTL /;"	d
MX6SLL_PAD_AUD_TXC__UART4_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXC__UART4_DCE_TX /;"	d
MX6SLL_PAD_AUD_TXC__UART4_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXC__UART4_DTE_RX /;"	d
MX6SLL_PAD_AUD_TXD__AUD3_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXD__AUD3_TXD /;"	d
MX6SLL_PAD_AUD_TXD__ECSPI3_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXD__ECSPI3_SCLK /;"	d
MX6SLL_PAD_AUD_TXD__GPIO1_IO05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXD__GPIO1_IO05 /;"	d
MX6SLL_PAD_AUD_TXD__UART4_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXD__UART4_DCE_CTS /;"	d
MX6SLL_PAD_AUD_TXD__UART4_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXD__UART4_DTE_RTS /;"	d
MX6SLL_PAD_AUD_TXFS__AUD3_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXFS__AUD3_TXFS /;"	d
MX6SLL_PAD_AUD_TXFS__GPIO1_IO04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXFS__GPIO1_IO04 /;"	d
MX6SLL_PAD_AUD_TXFS__PWM3_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXFS__PWM3_OUT /;"	d
MX6SLL_PAD_AUD_TXFS__SD3_LCTL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXFS__SD3_LCTL /;"	d
MX6SLL_PAD_AUD_TXFS__UART4_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXFS__UART4_DCE_RTS /;"	d
MX6SLL_PAD_AUD_TXFS__UART4_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_AUD_TXFS__UART4_DTE_CTS /;"	d
MX6SLL_PAD_ECSPI1_MISO__AUD4_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__AUD4_TXFS /;"	d
MX6SLL_PAD_ECSPI1_MISO__ECSPI1_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__ECSPI1_MISO /;"	d
MX6SLL_PAD_ECSPI1_MISO__EPDC_BDR0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__EPDC_BDR0 /;"	d
MX6SLL_PAD_ECSPI1_MISO__GPIO4_IO10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__GPIO4_IO10 /;"	d
MX6SLL_PAD_ECSPI1_MISO__SD2_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__SD2_WP /;"	d
MX6SLL_PAD_ECSPI1_MISO__UART5_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__UART5_DCE_RTS /;"	d
MX6SLL_PAD_ECSPI1_MISO__UART5_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MISO__UART5_DTE_CTS /;"	d
MX6SLL_PAD_ECSPI1_MOSI__AUD4_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__AUD4_TXC /;"	d
MX6SLL_PAD_ECSPI1_MOSI__ECSPI1_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__ECSPI1_MOSI /;"	d
MX6SLL_PAD_ECSPI1_MOSI__EPDC_VCOM1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__EPDC_VCOM1 /;"	d
MX6SLL_PAD_ECSPI1_MOSI__GPIO4_IO09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__GPIO4_IO09 /;"	d
MX6SLL_PAD_ECSPI1_MOSI__SD2_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__SD2_VSELECT /;"	d
MX6SLL_PAD_ECSPI1_MOSI__UART5_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__UART5_DCE_TX /;"	d
MX6SLL_PAD_ECSPI1_MOSI__UART5_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_MOSI__UART5_DTE_RX /;"	d
MX6SLL_PAD_ECSPI1_SCLK__AUD4_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__AUD4_TXD /;"	d
MX6SLL_PAD_ECSPI1_SCLK__ECSPI1_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__ECSPI1_SCLK /;"	d
MX6SLL_PAD_ECSPI1_SCLK__EPDC_VCOM0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__EPDC_VCOM0 /;"	d
MX6SLL_PAD_ECSPI1_SCLK__GPIO4_IO08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__GPIO4_IO08 /;"	d
MX6SLL_PAD_ECSPI1_SCLK__SD2_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__SD2_RESET /;"	d
MX6SLL_PAD_ECSPI1_SCLK__UART5_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__UART5_DCE_RX /;"	d
MX6SLL_PAD_ECSPI1_SCLK__UART5_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__UART5_DTE_TX /;"	d
MX6SLL_PAD_ECSPI1_SCLK__USB_OTG2_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SCLK__USB_OTG2_OC /;"	d
MX6SLL_PAD_ECSPI1_SS0__AUD4_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__AUD4_RXD /;"	d
MX6SLL_PAD_ECSPI1_SS0__ECSPI1_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__ECSPI1_SS0 /;"	d
MX6SLL_PAD_ECSPI1_SS0__EPDC_BDR1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__EPDC_BDR1 /;"	d
MX6SLL_PAD_ECSPI1_SS0__GPIO4_IO11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__GPIO4_IO11 /;"	d
MX6SLL_PAD_ECSPI1_SS0__SD2_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__SD2_CD_B /;"	d
MX6SLL_PAD_ECSPI1_SS0__UART5_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__UART5_DCE_CTS /;"	d
MX6SLL_PAD_ECSPI1_SS0__UART5_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__UART5_DTE_RTS /;"	d
MX6SLL_PAD_ECSPI1_SS0__USB_OTG2_PWR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI1_SS0__USB_OTG2_PWR /;"	d
MX6SLL_PAD_ECSPI2_MISO__CSI_MCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__CSI_MCLK /;"	d
MX6SLL_PAD_ECSPI2_MISO__ECSPI2_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__ECSPI2_MISO /;"	d
MX6SLL_PAD_ECSPI2_MISO__GPIO4_IO14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__GPIO4_IO14 /;"	d
MX6SLL_PAD_ECSPI2_MISO__SD1_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__SD1_WP /;"	d
MX6SLL_PAD_ECSPI2_MISO__SDMA_EXT_EVENT0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__SDMA_EXT_EVENT0 /;"	d
MX6SLL_PAD_ECSPI2_MISO__UART3_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__UART3_DCE_RTS /;"	d
MX6SLL_PAD_ECSPI2_MISO__UART3_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__UART3_DTE_CTS /;"	d
MX6SLL_PAD_ECSPI2_MISO__USB_OTG1_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MISO__USB_OTG1_OC /;"	d
MX6SLL_PAD_ECSPI2_MOSI__CSI_HSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__CSI_HSYNC /;"	d
MX6SLL_PAD_ECSPI2_MOSI__ECSPI2_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__ECSPI2_MOSI /;"	d
MX6SLL_PAD_ECSPI2_MOSI__GPIO4_IO13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__GPIO4_IO13 /;"	d
MX6SLL_PAD_ECSPI2_MOSI__SD1_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__SD1_VSELECT /;"	d
MX6SLL_PAD_ECSPI2_MOSI__SDMA_EXT_EVENT1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__SDMA_EXT_EVENT1 /;"	d
MX6SLL_PAD_ECSPI2_MOSI__UART3_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__UART3_DCE_TX /;"	d
MX6SLL_PAD_ECSPI2_MOSI__UART3_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_MOSI__UART3_DTE_RX /;"	d
MX6SLL_PAD_ECSPI2_SCLK__CSI_PIXCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__CSI_PIXCLK /;"	d
MX6SLL_PAD_ECSPI2_SCLK__ECSPI2_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__ECSPI2_SCLK /;"	d
MX6SLL_PAD_ECSPI2_SCLK__GPIO4_IO12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__GPIO4_IO12 /;"	d
MX6SLL_PAD_ECSPI2_SCLK__SD1_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__SD1_RESET /;"	d
MX6SLL_PAD_ECSPI2_SCLK__SPDIF_EXT_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__SPDIF_EXT_CLK /;"	d
MX6SLL_PAD_ECSPI2_SCLK__UART3_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__UART3_DCE_RX /;"	d
MX6SLL_PAD_ECSPI2_SCLK__UART3_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__UART3_DTE_TX /;"	d
MX6SLL_PAD_ECSPI2_SCLK__USB_OTG2_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SCLK__USB_OTG2_OC /;"	d
MX6SLL_PAD_ECSPI2_SS0__CSI_VSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__CSI_VSYNC /;"	d
MX6SLL_PAD_ECSPI2_SS0__ECSPI1_SS3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__ECSPI1_SS3 /;"	d
MX6SLL_PAD_ECSPI2_SS0__ECSPI2_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__ECSPI2_SS0 /;"	d
MX6SLL_PAD_ECSPI2_SS0__GPIO4_IO15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__GPIO4_IO15 /;"	d
MX6SLL_PAD_ECSPI2_SS0__SD1_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__SD1_CD_B /;"	d
MX6SLL_PAD_ECSPI2_SS0__UART3_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__UART3_DCE_CTS /;"	d
MX6SLL_PAD_ECSPI2_SS0__UART3_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__UART3_DTE_RTS /;"	d
MX6SLL_PAD_ECSPI2_SS0__USB_OTG1_PWR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_ECSPI2_SS0__USB_OTG1_PWR /;"	d
MX6SLL_PAD_EPDC_BDR0__EPDC_BDR0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR0__EPDC_BDR0 /;"	d
MX6SLL_PAD_EPDC_BDR0__EPDC_SDCE7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR0__EPDC_SDCE7 /;"	d
MX6SLL_PAD_EPDC_BDR0__GPIO2_IO05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR0__GPIO2_IO05 /;"	d
MX6SLL_PAD_EPDC_BDR0__UART3_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR0__UART3_DCE_RTS /;"	d
MX6SLL_PAD_EPDC_BDR0__UART3_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR0__UART3_DTE_CTS /;"	d
MX6SLL_PAD_EPDC_BDR1__EPDC_BDR1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR1__EPDC_BDR1 /;"	d
MX6SLL_PAD_EPDC_BDR1__EPDC_SDCE8	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR1__EPDC_SDCE8 /;"	d
MX6SLL_PAD_EPDC_BDR1__GPIO2_IO06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR1__GPIO2_IO06 /;"	d
MX6SLL_PAD_EPDC_BDR1__UART3_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR1__UART3_DCE_CTS /;"	d
MX6SLL_PAD_EPDC_BDR1__UART3_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_BDR1__UART3_DTE_RTS /;"	d
MX6SLL_PAD_EPDC_DATA00__CSI_DATA00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA00__CSI_DATA00 /;"	d
MX6SLL_PAD_EPDC_DATA00__ECSPI4_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA00__ECSPI4_MOSI /;"	d
MX6SLL_PAD_EPDC_DATA00__EPDC_DATA00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA00__EPDC_DATA00 /;"	d
MX6SLL_PAD_EPDC_DATA00__GPIO1_IO07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA00__GPIO1_IO07 /;"	d
MX6SLL_PAD_EPDC_DATA00__LCD_DATA24	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA00__LCD_DATA24 /;"	d
MX6SLL_PAD_EPDC_DATA01__CSI_DATA01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA01__CSI_DATA01 /;"	d
MX6SLL_PAD_EPDC_DATA01__ECSPI4_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA01__ECSPI4_MISO /;"	d
MX6SLL_PAD_EPDC_DATA01__EPDC_DATA01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA01__EPDC_DATA01 /;"	d
MX6SLL_PAD_EPDC_DATA01__GPIO1_IO08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA01__GPIO1_IO08 /;"	d
MX6SLL_PAD_EPDC_DATA01__LCD_DATA25	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA01__LCD_DATA25 /;"	d
MX6SLL_PAD_EPDC_DATA02__CSI_DATA02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA02__CSI_DATA02 /;"	d
MX6SLL_PAD_EPDC_DATA02__ECSPI4_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA02__ECSPI4_SS0 /;"	d
MX6SLL_PAD_EPDC_DATA02__EPDC_DATA02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA02__EPDC_DATA02 /;"	d
MX6SLL_PAD_EPDC_DATA02__GPIO1_IO09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA02__GPIO1_IO09 /;"	d
MX6SLL_PAD_EPDC_DATA02__LCD_DATA26	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA02__LCD_DATA26 /;"	d
MX6SLL_PAD_EPDC_DATA03__CSI_DATA03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA03__CSI_DATA03 /;"	d
MX6SLL_PAD_EPDC_DATA03__ECSPI4_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA03__ECSPI4_SCLK /;"	d
MX6SLL_PAD_EPDC_DATA03__EPDC_DATA03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA03__EPDC_DATA03 /;"	d
MX6SLL_PAD_EPDC_DATA03__GPIO1_IO10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA03__GPIO1_IO10 /;"	d
MX6SLL_PAD_EPDC_DATA03__LCD_DATA27	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA03__LCD_DATA27 /;"	d
MX6SLL_PAD_EPDC_DATA04__CSI_DATA04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA04__CSI_DATA04 /;"	d
MX6SLL_PAD_EPDC_DATA04__ECSPI4_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA04__ECSPI4_SS1 /;"	d
MX6SLL_PAD_EPDC_DATA04__EPDC_DATA04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA04__EPDC_DATA04 /;"	d
MX6SLL_PAD_EPDC_DATA04__GPIO1_IO11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA04__GPIO1_IO11 /;"	d
MX6SLL_PAD_EPDC_DATA04__LCD_DATA28	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA04__LCD_DATA28 /;"	d
MX6SLL_PAD_EPDC_DATA05__CSI_DATA05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA05__CSI_DATA05 /;"	d
MX6SLL_PAD_EPDC_DATA05__ECSPI4_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA05__ECSPI4_SS2 /;"	d
MX6SLL_PAD_EPDC_DATA05__EPDC_DATA05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA05__EPDC_DATA05 /;"	d
MX6SLL_PAD_EPDC_DATA05__GPIO1_IO12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA05__GPIO1_IO12 /;"	d
MX6SLL_PAD_EPDC_DATA05__LCD_DATA29	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA05__LCD_DATA29 /;"	d
MX6SLL_PAD_EPDC_DATA06__CSI_DATA06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA06__CSI_DATA06 /;"	d
MX6SLL_PAD_EPDC_DATA06__ECSPI4_SS3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA06__ECSPI4_SS3 /;"	d
MX6SLL_PAD_EPDC_DATA06__EPDC_DATA06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA06__EPDC_DATA06 /;"	d
MX6SLL_PAD_EPDC_DATA06__GPIO1_IO13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA06__GPIO1_IO13 /;"	d
MX6SLL_PAD_EPDC_DATA06__LCD_DATA30	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA06__LCD_DATA30 /;"	d
MX6SLL_PAD_EPDC_DATA07__CSI_DATA07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA07__CSI_DATA07 /;"	d
MX6SLL_PAD_EPDC_DATA07__ECSPI4_RDY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA07__ECSPI4_RDY /;"	d
MX6SLL_PAD_EPDC_DATA07__EPDC_DATA07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA07__EPDC_DATA07 /;"	d
MX6SLL_PAD_EPDC_DATA07__GPIO1_IO14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA07__GPIO1_IO14 /;"	d
MX6SLL_PAD_EPDC_DATA07__LCD_DATA31	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA07__LCD_DATA31 /;"	d
MX6SLL_PAD_EPDC_DATA08__ECSPI3_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA08__ECSPI3_MOSI /;"	d
MX6SLL_PAD_EPDC_DATA08__EPDC_DATA08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA08__EPDC_DATA08 /;"	d
MX6SLL_PAD_EPDC_DATA08__EPDC_PWR_CTRL0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA08__EPDC_PWR_CTRL0 /;"	d
MX6SLL_PAD_EPDC_DATA08__GPIO1_IO15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA08__GPIO1_IO15 /;"	d
MX6SLL_PAD_EPDC_DATA09__ECSPI3_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA09__ECSPI3_MISO /;"	d
MX6SLL_PAD_EPDC_DATA09__EPDC_DATA09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA09__EPDC_DATA09 /;"	d
MX6SLL_PAD_EPDC_DATA09__EPDC_PWR_CTRL1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA09__EPDC_PWR_CTRL1 /;"	d
MX6SLL_PAD_EPDC_DATA09__GPIO1_IO16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA09__GPIO1_IO16 /;"	d
MX6SLL_PAD_EPDC_DATA10__ECSPI3_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA10__ECSPI3_SS0 /;"	d
MX6SLL_PAD_EPDC_DATA10__EPDC_DATA10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA10__EPDC_DATA10 /;"	d
MX6SLL_PAD_EPDC_DATA10__EPDC_PWR_CTRL2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA10__EPDC_PWR_CTRL2 /;"	d
MX6SLL_PAD_EPDC_DATA10__GPIO1_IO17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA10__GPIO1_IO17 /;"	d
MX6SLL_PAD_EPDC_DATA11__ECSPI3_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA11__ECSPI3_SCLK /;"	d
MX6SLL_PAD_EPDC_DATA11__EPDC_DATA11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA11__EPDC_DATA11 /;"	d
MX6SLL_PAD_EPDC_DATA11__EPDC_PWR_CTRL3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA11__EPDC_PWR_CTRL3 /;"	d
MX6SLL_PAD_EPDC_DATA11__GPIO1_IO18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA11__GPIO1_IO18 /;"	d
MX6SLL_PAD_EPDC_DATA12__ECSPI3_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA12__ECSPI3_SS1 /;"	d
MX6SLL_PAD_EPDC_DATA12__EPDC_DATA12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA12__EPDC_DATA12 /;"	d
MX6SLL_PAD_EPDC_DATA12__EPDC_PWR_COM	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA12__EPDC_PWR_COM /;"	d
MX6SLL_PAD_EPDC_DATA12__GPIO1_IO19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA12__GPIO1_IO19 /;"	d
MX6SLL_PAD_EPDC_DATA12__UART2_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA12__UART2_DCE_RX /;"	d
MX6SLL_PAD_EPDC_DATA12__UART2_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA12__UART2_DTE_TX /;"	d
MX6SLL_PAD_EPDC_DATA13__ECSPI3_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA13__ECSPI3_SS2 /;"	d
MX6SLL_PAD_EPDC_DATA13__EPDC_DATA13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA13__EPDC_DATA13 /;"	d
MX6SLL_PAD_EPDC_DATA13__EPDC_PWR_IRQ	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA13__EPDC_PWR_IRQ /;"	d
MX6SLL_PAD_EPDC_DATA13__GPIO1_IO20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA13__GPIO1_IO20 /;"	d
MX6SLL_PAD_EPDC_DATA13__UART2_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA13__UART2_DCE_TX /;"	d
MX6SLL_PAD_EPDC_DATA13__UART2_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA13__UART2_DTE_RX /;"	d
MX6SLL_PAD_EPDC_DATA14__ECSPI3_SS3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA14__ECSPI3_SS3 /;"	d
MX6SLL_PAD_EPDC_DATA14__EPDC_DATA14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA14__EPDC_DATA14 /;"	d
MX6SLL_PAD_EPDC_DATA14__EPDC_PWR_STAT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA14__EPDC_PWR_STAT /;"	d
MX6SLL_PAD_EPDC_DATA14__GPIO1_IO21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA14__GPIO1_IO21 /;"	d
MX6SLL_PAD_EPDC_DATA14__UART2_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA14__UART2_DCE_RTS /;"	d
MX6SLL_PAD_EPDC_DATA14__UART2_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA14__UART2_DTE_CTS /;"	d
MX6SLL_PAD_EPDC_DATA15__ECSPI3_RDY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA15__ECSPI3_RDY /;"	d
MX6SLL_PAD_EPDC_DATA15__EPDC_DATA15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA15__EPDC_DATA15 /;"	d
MX6SLL_PAD_EPDC_DATA15__EPDC_PWR_WAKE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA15__EPDC_PWR_WAKE /;"	d
MX6SLL_PAD_EPDC_DATA15__GPIO1_IO22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA15__GPIO1_IO22 /;"	d
MX6SLL_PAD_EPDC_DATA15__UART2_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA15__UART2_DCE_CTS /;"	d
MX6SLL_PAD_EPDC_DATA15__UART2_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_DATA15__UART2_DTE_RTS /;"	d
MX6SLL_PAD_EPDC_GDCLK__CSI_PIXCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDCLK__CSI_PIXCLK /;"	d
MX6SLL_PAD_EPDC_GDCLK__ECSPI2_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDCLK__ECSPI2_SS2 /;"	d
MX6SLL_PAD_EPDC_GDCLK__EPDC_GDCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDCLK__EPDC_GDCLK /;"	d
MX6SLL_PAD_EPDC_GDCLK__GPIO1_IO31	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDCLK__GPIO1_IO31 /;"	d
MX6SLL_PAD_EPDC_GDCLK__SD2_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDCLK__SD2_RESET /;"	d
MX6SLL_PAD_EPDC_GDOE__CSI_HSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDOE__CSI_HSYNC /;"	d
MX6SLL_PAD_EPDC_GDOE__ECSPI2_SS3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDOE__ECSPI2_SS3 /;"	d
MX6SLL_PAD_EPDC_GDOE__EPDC_GDOE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDOE__EPDC_GDOE /;"	d
MX6SLL_PAD_EPDC_GDOE__GPIO2_IO00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDOE__GPIO2_IO00 /;"	d
MX6SLL_PAD_EPDC_GDOE__SD2_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDOE__SD2_VSELECT /;"	d
MX6SLL_PAD_EPDC_GDRL__CSI_MCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDRL__CSI_MCLK /;"	d
MX6SLL_PAD_EPDC_GDRL__ECSPI2_RDY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDRL__ECSPI2_RDY /;"	d
MX6SLL_PAD_EPDC_GDRL__EPDC_GDRL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDRL__EPDC_GDRL /;"	d
MX6SLL_PAD_EPDC_GDRL__GPIO2_IO01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDRL__GPIO2_IO01 /;"	d
MX6SLL_PAD_EPDC_GDRL__SD2_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDRL__SD2_WP /;"	d
MX6SLL_PAD_EPDC_GDSP__CSI_VSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDSP__CSI_VSYNC /;"	d
MX6SLL_PAD_EPDC_GDSP__EPDC_GDSP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDSP__EPDC_GDSP /;"	d
MX6SLL_PAD_EPDC_GDSP__GPIO2_IO02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDSP__GPIO2_IO02 /;"	d
MX6SLL_PAD_EPDC_GDSP__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDSP__PWM4_OUT /;"	d
MX6SLL_PAD_EPDC_GDSP__SD2_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_GDSP__SD2_CD_B /;"	d
MX6SLL_PAD_EPDC_PWR_COM__EPDC_PWR_COM	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_COM__EPDC_PWR_COM /;"	d
MX6SLL_PAD_EPDC_PWR_COM__GPIO2_IO11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_COM__GPIO2_IO11 /;"	d
MX6SLL_PAD_EPDC_PWR_COM__LCD_DATA20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_COM__LCD_DATA20 /;"	d
MX6SLL_PAD_EPDC_PWR_COM__SD3_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_COM__SD3_RESET /;"	d
MX6SLL_PAD_EPDC_PWR_COM__USB_OTG1_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_COM__USB_OTG1_ID /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL0__AUD5_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL0__AUD5_RXC /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL0__EPDC_PWR_CTRL0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL0__EPDC_PWR_CTRL0 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL0__GPIO2_IO07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL0__GPIO2_IO07 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL0__LCD_DATA16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL0__LCD_DATA16 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL1__AUD5_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL1__AUD5_TXFS /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL1__EPDC_PWR_CTRL1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL1__EPDC_PWR_CTRL1 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL1__GPIO2_IO08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL1__GPIO2_IO08 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL1__LCD_DATA17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL1__LCD_DATA17 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL2__AUD5_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL2__AUD5_TXD /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL2__EPDC_PWR_CTRL2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL2__EPDC_PWR_CTRL2 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL2__GPIO2_IO09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL2__GPIO2_IO09 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL2__LCD_DATA18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL2__LCD_DATA18 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL3__AUD5_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL3__AUD5_TXC /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL3__EPDC_PWR_CTRL3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL3__EPDC_PWR_CTRL3 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL3__GPIO2_IO10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL3__GPIO2_IO10 /;"	d
MX6SLL_PAD_EPDC_PWR_CTRL3__LCD_DATA19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_CTRL3__LCD_DATA19 /;"	d
MX6SLL_PAD_EPDC_PWR_IRQ__EPDC_PWR_IRQ	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_IRQ__EPDC_PWR_IRQ /;"	d
MX6SLL_PAD_EPDC_PWR_IRQ__GPIO2_IO12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_IRQ__GPIO2_IO12 /;"	d
MX6SLL_PAD_EPDC_PWR_IRQ__LCD_DATA21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_IRQ__LCD_DATA21 /;"	d
MX6SLL_PAD_EPDC_PWR_IRQ__SD3_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_IRQ__SD3_VSELECT /;"	d
MX6SLL_PAD_EPDC_PWR_IRQ__USB_OTG2_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_IRQ__USB_OTG2_ID /;"	d
MX6SLL_PAD_EPDC_PWR_STAT__ARM_EVENTI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_STAT__ARM_EVENTI /;"	d
MX6SLL_PAD_EPDC_PWR_STAT__EPDC_PWR_STAT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_STAT__EPDC_PWR_STAT /;"	d
MX6SLL_PAD_EPDC_PWR_STAT__GPIO2_IO13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_STAT__GPIO2_IO13 /;"	d
MX6SLL_PAD_EPDC_PWR_STAT__LCD_DATA22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_STAT__LCD_DATA22 /;"	d
MX6SLL_PAD_EPDC_PWR_STAT__SD3_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_STAT__SD3_WP /;"	d
MX6SLL_PAD_EPDC_PWR_WAKE__ARM_EVENTO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_WAKE__ARM_EVENTO /;"	d
MX6SLL_PAD_EPDC_PWR_WAKE__EPDC_PWR_WAKE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_WAKE__EPDC_PWR_WAKE /;"	d
MX6SLL_PAD_EPDC_PWR_WAKE__GPIO2_IO14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_WAKE__GPIO2_IO14 /;"	d
MX6SLL_PAD_EPDC_PWR_WAKE__LCD_DATA23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_WAKE__LCD_DATA23 /;"	d
MX6SLL_PAD_EPDC_PWR_WAKE__SD3_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_PWR_WAKE__SD3_CD_B /;"	d
MX6SLL_PAD_EPDC_SDCE0__ECSPI2_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE0__ECSPI2_SS1 /;"	d
MX6SLL_PAD_EPDC_SDCE0__EPDC_SDCE0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE0__EPDC_SDCE0 /;"	d
MX6SLL_PAD_EPDC_SDCE0__GPIO1_IO27	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE0__GPIO1_IO27 /;"	d
MX6SLL_PAD_EPDC_SDCE0__PWM3_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE0__PWM3_OUT /;"	d
MX6SLL_PAD_EPDC_SDCE1__EPDC_SDCE1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE1__EPDC_SDCE1 /;"	d
MX6SLL_PAD_EPDC_SDCE1__GPIO1_IO28	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE1__GPIO1_IO28 /;"	d
MX6SLL_PAD_EPDC_SDCE1__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE1__PWM4_OUT /;"	d
MX6SLL_PAD_EPDC_SDCE1__WDOG2_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE1__WDOG2_B /;"	d
MX6SLL_PAD_EPDC_SDCE2__EPDC_SDCE2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE2__EPDC_SDCE2 /;"	d
MX6SLL_PAD_EPDC_SDCE2__GPIO1_IO29	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE2__GPIO1_IO29 /;"	d
MX6SLL_PAD_EPDC_SDCE2__I2C3_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE2__I2C3_SCL /;"	d
MX6SLL_PAD_EPDC_SDCE2__PWM1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE2__PWM1_OUT /;"	d
MX6SLL_PAD_EPDC_SDCE3__EPDC_SDCE3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE3__EPDC_SDCE3 /;"	d
MX6SLL_PAD_EPDC_SDCE3__GPIO1_IO30	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE3__GPIO1_IO30 /;"	d
MX6SLL_PAD_EPDC_SDCE3__I2C3_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE3__I2C3_SDA /;"	d
MX6SLL_PAD_EPDC_SDCE3__PWM2_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCE3__PWM2_OUT /;"	d
MX6SLL_PAD_EPDC_SDCLK__CSI_DATA08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCLK__CSI_DATA08 /;"	d
MX6SLL_PAD_EPDC_SDCLK__ECSPI2_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCLK__ECSPI2_MOSI /;"	d
MX6SLL_PAD_EPDC_SDCLK__EPDC_SDCLK_P	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCLK__EPDC_SDCLK_P /;"	d
MX6SLL_PAD_EPDC_SDCLK__GPIO1_IO23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCLK__GPIO1_IO23 /;"	d
MX6SLL_PAD_EPDC_SDCLK__I2C2_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDCLK__I2C2_SCL /;"	d
MX6SLL_PAD_EPDC_SDLE__CSI_DATA09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDLE__CSI_DATA09 /;"	d
MX6SLL_PAD_EPDC_SDLE__ECSPI2_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDLE__ECSPI2_MISO /;"	d
MX6SLL_PAD_EPDC_SDLE__EPDC_SDLE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDLE__EPDC_SDLE /;"	d
MX6SLL_PAD_EPDC_SDLE__GPIO1_IO24	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDLE__GPIO1_IO24 /;"	d
MX6SLL_PAD_EPDC_SDLE__I2C2_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDLE__I2C2_SDA /;"	d
MX6SLL_PAD_EPDC_SDOE__CSI_DATA10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDOE__CSI_DATA10 /;"	d
MX6SLL_PAD_EPDC_SDOE__ECSPI2_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDOE__ECSPI2_SS0 /;"	d
MX6SLL_PAD_EPDC_SDOE__EPDC_SDOE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDOE__EPDC_SDOE /;"	d
MX6SLL_PAD_EPDC_SDOE__GPIO1_IO25	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDOE__GPIO1_IO25 /;"	d
MX6SLL_PAD_EPDC_SDSHR__CSI_DATA11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDSHR__CSI_DATA11 /;"	d
MX6SLL_PAD_EPDC_SDSHR__ECSPI2_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDSHR__ECSPI2_SCLK /;"	d
MX6SLL_PAD_EPDC_SDSHR__EPDC_SDCE4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDSHR__EPDC_SDCE4 /;"	d
MX6SLL_PAD_EPDC_SDSHR__EPDC_SDSHR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDSHR__EPDC_SDSHR /;"	d
MX6SLL_PAD_EPDC_SDSHR__GPIO1_IO26	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_SDSHR__GPIO1_IO26 /;"	d
MX6SLL_PAD_EPDC_VCOM0__AUD5_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM0__AUD5_RXFS /;"	d
MX6SLL_PAD_EPDC_VCOM0__EPDC_SDCE5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM0__EPDC_SDCE5 /;"	d
MX6SLL_PAD_EPDC_VCOM0__EPDC_VCOM0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM0__EPDC_VCOM0 /;"	d
MX6SLL_PAD_EPDC_VCOM0__GPIO2_IO03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM0__GPIO2_IO03 /;"	d
MX6SLL_PAD_EPDC_VCOM0__UART3_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM0__UART3_DCE_RX /;"	d
MX6SLL_PAD_EPDC_VCOM0__UART3_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM0__UART3_DTE_TX /;"	d
MX6SLL_PAD_EPDC_VCOM1__AUD5_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM1__AUD5_RXD /;"	d
MX6SLL_PAD_EPDC_VCOM1__EPDC_SDCE6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM1__EPDC_SDCE6 /;"	d
MX6SLL_PAD_EPDC_VCOM1__EPDC_VCOM1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM1__EPDC_VCOM1 /;"	d
MX6SLL_PAD_EPDC_VCOM1__GPIO2_IO04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM1__GPIO2_IO04 /;"	d
MX6SLL_PAD_EPDC_VCOM1__UART3_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM1__UART3_DCE_TX /;"	d
MX6SLL_PAD_EPDC_VCOM1__UART3_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_EPDC_VCOM1__UART3_DTE_RX /;"	d
MX6SLL_PAD_GPIO4_IO16__GPIO4_IO16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO16__GPIO4_IO16 /;"	d
MX6SLL_PAD_GPIO4_IO16__SD1_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO16__SD1_CD_B /;"	d
MX6SLL_PAD_GPIO4_IO16__SD3_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO16__SD3_CD_B /;"	d
MX6SLL_PAD_GPIO4_IO16__SPDIF_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO16__SPDIF_OUT /;"	d
MX6SLL_PAD_GPIO4_IO17__GPIO4_IO17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO17__GPIO4_IO17 /;"	d
MX6SLL_PAD_GPIO4_IO17__SD1_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO17__SD1_VSELECT /;"	d
MX6SLL_PAD_GPIO4_IO17__SD3_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO17__SD3_VSELECT /;"	d
MX6SLL_PAD_GPIO4_IO17__USB_OTG1_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO17__USB_OTG1_ID /;"	d
MX6SLL_PAD_GPIO4_IO18__AUD6_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO18__AUD6_TXFS /;"	d
MX6SLL_PAD_GPIO4_IO18__ECSPI4_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO18__ECSPI4_SS1 /;"	d
MX6SLL_PAD_GPIO4_IO18__GPIO4_IO18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO18__GPIO4_IO18 /;"	d
MX6SLL_PAD_GPIO4_IO18__GPT_COMPARE3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO18__GPT_COMPARE3 /;"	d
MX6SLL_PAD_GPIO4_IO19__AUD6_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO19__AUD6_RXD /;"	d
MX6SLL_PAD_GPIO4_IO19__ECSPI4_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO19__ECSPI4_MOSI /;"	d
MX6SLL_PAD_GPIO4_IO19__GPIO4_IO19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO19__GPIO4_IO19 /;"	d
MX6SLL_PAD_GPIO4_IO19__GPT_COMPARE1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO19__GPT_COMPARE1 /;"	d
MX6SLL_PAD_GPIO4_IO19__SD3_STROBE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO19__SD3_STROBE /;"	d
MX6SLL_PAD_GPIO4_IO20__AUD6_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO20__AUD6_RXFS /;"	d
MX6SLL_PAD_GPIO4_IO20__ECSPI4_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO20__ECSPI4_SS0 /;"	d
MX6SLL_PAD_GPIO4_IO20__GPIO4_IO20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO20__GPIO4_IO20 /;"	d
MX6SLL_PAD_GPIO4_IO20__GPT_CAPTURE1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO20__GPT_CAPTURE1 /;"	d
MX6SLL_PAD_GPIO4_IO20__SD1_STROBE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO20__SD1_STROBE /;"	d
MX6SLL_PAD_GPIO4_IO21__AUD6_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO21__AUD6_RXC /;"	d
MX6SLL_PAD_GPIO4_IO21__ECSPI4_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO21__ECSPI4_SCLK /;"	d
MX6SLL_PAD_GPIO4_IO21__GPIO4_IO21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO21__GPIO4_IO21 /;"	d
MX6SLL_PAD_GPIO4_IO21__GPT_CAPTURE2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO21__GPT_CAPTURE2 /;"	d
MX6SLL_PAD_GPIO4_IO21__SD2_STROBE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO21__SD2_STROBE /;"	d
MX6SLL_PAD_GPIO4_IO22__GPIO4_IO22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO22__GPIO4_IO22 /;"	d
MX6SLL_PAD_GPIO4_IO22__SD1_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO22__SD1_WP /;"	d
MX6SLL_PAD_GPIO4_IO22__SD3_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO22__SD3_WP /;"	d
MX6SLL_PAD_GPIO4_IO22__SPDIF_IN	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO22__SPDIF_IN /;"	d
MX6SLL_PAD_GPIO4_IO23__AUDIO_CLK_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO23__AUDIO_CLK_OUT /;"	d
MX6SLL_PAD_GPIO4_IO23__GPIO4_IO23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO23__GPIO4_IO23 /;"	d
MX6SLL_PAD_GPIO4_IO23__SD1_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO23__SD1_RESET /;"	d
MX6SLL_PAD_GPIO4_IO23__SD3_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO23__SD3_RESET /;"	d
MX6SLL_PAD_GPIO4_IO24__AUD6_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO24__AUD6_TXD /;"	d
MX6SLL_PAD_GPIO4_IO24__ECSPI4_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO24__ECSPI4_SS2 /;"	d
MX6SLL_PAD_GPIO4_IO24__GPIO4_IO24	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO24__GPIO4_IO24 /;"	d
MX6SLL_PAD_GPIO4_IO24__GPT_CLKIN	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO24__GPT_CLKIN /;"	d
MX6SLL_PAD_GPIO4_IO25__AUD6_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO25__AUD6_TXC /;"	d
MX6SLL_PAD_GPIO4_IO25__ECSPI4_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO25__ECSPI4_MISO /;"	d
MX6SLL_PAD_GPIO4_IO25__GPIO4_IO25	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO25__GPIO4_IO25 /;"	d
MX6SLL_PAD_GPIO4_IO25__GPT_COMPARE2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO25__GPT_COMPARE2 /;"	d
MX6SLL_PAD_GPIO4_IO26__CCM_PMIC_READY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO26__CCM_PMIC_READY /;"	d
MX6SLL_PAD_GPIO4_IO26__GPIO4_IO26	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO26__GPIO4_IO26 /;"	d
MX6SLL_PAD_GPIO4_IO26__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO26__PWM4_OUT /;"	d
MX6SLL_PAD_GPIO4_IO26__SPDIF_EXT_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO26__SPDIF_EXT_CLK /;"	d
MX6SLL_PAD_GPIO4_IO26__WDOG1_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_GPIO4_IO26__WDOG1_B /;"	d
MX6SLL_PAD_I2C1_SCL__ECSPI1_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__ECSPI1_SS1 /;"	d
MX6SLL_PAD_I2C1_SCL__ECSPI3_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__ECSPI3_SS2 /;"	d
MX6SLL_PAD_I2C1_SCL__GPIO3_IO12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__GPIO3_IO12 /;"	d
MX6SLL_PAD_I2C1_SCL__I2C1_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__I2C1_SCL /;"	d
MX6SLL_PAD_I2C1_SCL__SD3_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__SD3_RESET /;"	d
MX6SLL_PAD_I2C1_SCL__UART1_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__UART1_DCE_RTS /;"	d
MX6SLL_PAD_I2C1_SCL__UART1_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SCL__UART1_DTE_CTS /;"	d
MX6SLL_PAD_I2C1_SDA__ECSPI1_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__ECSPI1_SS2 /;"	d
MX6SLL_PAD_I2C1_SDA__ECSPI3_SS3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__ECSPI3_SS3 /;"	d
MX6SLL_PAD_I2C1_SDA__GPIO3_IO13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__GPIO3_IO13 /;"	d
MX6SLL_PAD_I2C1_SDA__I2C1_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__I2C1_SDA /;"	d
MX6SLL_PAD_I2C1_SDA__SD3_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__SD3_VSELECT /;"	d
MX6SLL_PAD_I2C1_SDA__UART1_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__UART1_DCE_CTS /;"	d
MX6SLL_PAD_I2C1_SDA__UART1_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C1_SDA__UART1_DTE_RTS /;"	d
MX6SLL_PAD_I2C2_SCL__AUD4_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SCL__AUD4_RXFS /;"	d
MX6SLL_PAD_I2C2_SCL__ECSPI1_RDY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SCL__ECSPI1_RDY /;"	d
MX6SLL_PAD_I2C2_SCL__GPIO3_IO14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SCL__GPIO3_IO14 /;"	d
MX6SLL_PAD_I2C2_SCL__I2C2_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SCL__I2C2_SCL /;"	d
MX6SLL_PAD_I2C2_SCL__SD3_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SCL__SD3_WP /;"	d
MX6SLL_PAD_I2C2_SCL__SPDIF_IN	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SCL__SPDIF_IN /;"	d
MX6SLL_PAD_I2C2_SDA__AUD4_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SDA__AUD4_RXC /;"	d
MX6SLL_PAD_I2C2_SDA__GPIO3_IO15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SDA__GPIO3_IO15 /;"	d
MX6SLL_PAD_I2C2_SDA__I2C2_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SDA__I2C2_SDA /;"	d
MX6SLL_PAD_I2C2_SDA__SD3_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SDA__SD3_CD_B /;"	d
MX6SLL_PAD_I2C2_SDA__SPDIF_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_I2C2_SDA__SPDIF_OUT /;"	d
MX6SLL_PAD_KEY_COL0__GPIO3_IO24	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL0__GPIO3_IO24 /;"	d
MX6SLL_PAD_KEY_COL0__I2C2_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL0__I2C2_SCL /;"	d
MX6SLL_PAD_KEY_COL0__KEY_COL0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL0__KEY_COL0 /;"	d
MX6SLL_PAD_KEY_COL0__LCD_DATA00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL0__LCD_DATA00 /;"	d
MX6SLL_PAD_KEY_COL0__SD1_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL0__SD1_CD_B /;"	d
MX6SLL_PAD_KEY_COL1__ECSPI4_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL1__ECSPI4_MOSI /;"	d
MX6SLL_PAD_KEY_COL1__GPIO3_IO26	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL1__GPIO3_IO26 /;"	d
MX6SLL_PAD_KEY_COL1__KEY_COL1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL1__KEY_COL1 /;"	d
MX6SLL_PAD_KEY_COL1__LCD_DATA02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL1__LCD_DATA02 /;"	d
MX6SLL_PAD_KEY_COL1__SD3_DATA4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL1__SD3_DATA4 /;"	d
MX6SLL_PAD_KEY_COL2__CSI_DATA12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL2__CSI_DATA12 /;"	d
MX6SLL_PAD_KEY_COL2__ECSPI4_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL2__ECSPI4_SS0 /;"	d
MX6SLL_PAD_KEY_COL2__GPIO3_IO28	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL2__GPIO3_IO28 /;"	d
MX6SLL_PAD_KEY_COL2__KEY_COL2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL2__KEY_COL2 /;"	d
MX6SLL_PAD_KEY_COL2__LCD_DATA04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL2__LCD_DATA04 /;"	d
MX6SLL_PAD_KEY_COL2__SD3_DATA6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL2__SD3_DATA6 /;"	d
MX6SLL_PAD_KEY_COL3__AUD6_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL3__AUD6_RXFS /;"	d
MX6SLL_PAD_KEY_COL3__CSI_DATA14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL3__CSI_DATA14 /;"	d
MX6SLL_PAD_KEY_COL3__GPIO3_IO30	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL3__GPIO3_IO30 /;"	d
MX6SLL_PAD_KEY_COL3__KEY_COL3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL3__KEY_COL3 /;"	d
MX6SLL_PAD_KEY_COL3__LCD_DATA06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL3__LCD_DATA06 /;"	d
MX6SLL_PAD_KEY_COL3__SD1_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL3__SD1_RESET /;"	d
MX6SLL_PAD_KEY_COL4__AUD6_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL4__AUD6_RXD /;"	d
MX6SLL_PAD_KEY_COL4__CSI_DATA16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL4__CSI_DATA16 /;"	d
MX6SLL_PAD_KEY_COL4__GPIO4_IO00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL4__GPIO4_IO00 /;"	d
MX6SLL_PAD_KEY_COL4__KEY_COL4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL4__KEY_COL4 /;"	d
MX6SLL_PAD_KEY_COL4__LCD_DATA08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL4__LCD_DATA08 /;"	d
MX6SLL_PAD_KEY_COL4__USB_OTG1_PWR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL4__USB_OTG1_PWR /;"	d
MX6SLL_PAD_KEY_COL5__AUD6_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL5__AUD6_TXFS /;"	d
MX6SLL_PAD_KEY_COL5__CSI_DATA18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL5__CSI_DATA18 /;"	d
MX6SLL_PAD_KEY_COL5__GPIO4_IO02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL5__GPIO4_IO02 /;"	d
MX6SLL_PAD_KEY_COL5__KEY_COL5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL5__KEY_COL5 /;"	d
MX6SLL_PAD_KEY_COL5__LCD_DATA10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL5__LCD_DATA10 /;"	d
MX6SLL_PAD_KEY_COL5__USB_OTG2_PWR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL5__USB_OTG2_PWR /;"	d
MX6SLL_PAD_KEY_COL6__CSI_DATA20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__CSI_DATA20 /;"	d
MX6SLL_PAD_KEY_COL6__GPIO4_IO04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__GPIO4_IO04 /;"	d
MX6SLL_PAD_KEY_COL6__KEY_COL6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__KEY_COL6 /;"	d
MX6SLL_PAD_KEY_COL6__LCD_DATA12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__LCD_DATA12 /;"	d
MX6SLL_PAD_KEY_COL6__SD3_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__SD3_RESET /;"	d
MX6SLL_PAD_KEY_COL6__UART4_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__UART4_DCE_RX /;"	d
MX6SLL_PAD_KEY_COL6__UART4_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL6__UART4_DTE_TX /;"	d
MX6SLL_PAD_KEY_COL7__CSI_DATA22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__CSI_DATA22 /;"	d
MX6SLL_PAD_KEY_COL7__GPIO4_IO06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__GPIO4_IO06 /;"	d
MX6SLL_PAD_KEY_COL7__KEY_COL7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__KEY_COL7 /;"	d
MX6SLL_PAD_KEY_COL7__LCD_DATA14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__LCD_DATA14 /;"	d
MX6SLL_PAD_KEY_COL7__SD1_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__SD1_WP /;"	d
MX6SLL_PAD_KEY_COL7__UART4_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__UART4_DCE_RTS /;"	d
MX6SLL_PAD_KEY_COL7__UART4_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_COL7__UART4_DTE_CTS /;"	d
MX6SLL_PAD_KEY_ROW0__GPIO3_IO25	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW0__GPIO3_IO25 /;"	d
MX6SLL_PAD_KEY_ROW0__I2C2_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW0__I2C2_SDA /;"	d
MX6SLL_PAD_KEY_ROW0__KEY_ROW0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW0__KEY_ROW0 /;"	d
MX6SLL_PAD_KEY_ROW0__LCD_DATA01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW0__LCD_DATA01 /;"	d
MX6SLL_PAD_KEY_ROW0__SD1_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW0__SD1_WP /;"	d
MX6SLL_PAD_KEY_ROW1__CSI_FIELD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW1__CSI_FIELD /;"	d
MX6SLL_PAD_KEY_ROW1__ECSPI4_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW1__ECSPI4_MISO /;"	d
MX6SLL_PAD_KEY_ROW1__GPIO3_IO27	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW1__GPIO3_IO27 /;"	d
MX6SLL_PAD_KEY_ROW1__KEY_ROW1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW1__KEY_ROW1 /;"	d
MX6SLL_PAD_KEY_ROW1__LCD_DATA03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW1__LCD_DATA03 /;"	d
MX6SLL_PAD_KEY_ROW1__SD3_DATA5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW1__SD3_DATA5 /;"	d
MX6SLL_PAD_KEY_ROW2__CSI_DATA13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW2__CSI_DATA13 /;"	d
MX6SLL_PAD_KEY_ROW2__ECSPI4_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW2__ECSPI4_SCLK /;"	d
MX6SLL_PAD_KEY_ROW2__GPIO3_IO29	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW2__GPIO3_IO29 /;"	d
MX6SLL_PAD_KEY_ROW2__KEY_ROW2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW2__KEY_ROW2 /;"	d
MX6SLL_PAD_KEY_ROW2__LCD_DATA05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW2__LCD_DATA05 /;"	d
MX6SLL_PAD_KEY_ROW2__SD3_DATA7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW2__SD3_DATA7 /;"	d
MX6SLL_PAD_KEY_ROW3__AUD6_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW3__AUD6_RXC /;"	d
MX6SLL_PAD_KEY_ROW3__CSI_DATA15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW3__CSI_DATA15 /;"	d
MX6SLL_PAD_KEY_ROW3__GPIO3_IO31	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW3__GPIO3_IO31 /;"	d
MX6SLL_PAD_KEY_ROW3__KEY_ROW3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW3__KEY_ROW3 /;"	d
MX6SLL_PAD_KEY_ROW3__LCD_DATA07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW3__LCD_DATA07 /;"	d
MX6SLL_PAD_KEY_ROW3__SD1_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW3__SD1_VSELECT /;"	d
MX6SLL_PAD_KEY_ROW4__AUD6_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW4__AUD6_TXC /;"	d
MX6SLL_PAD_KEY_ROW4__CSI_DATA17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW4__CSI_DATA17 /;"	d
MX6SLL_PAD_KEY_ROW4__GPIO4_IO01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW4__GPIO4_IO01 /;"	d
MX6SLL_PAD_KEY_ROW4__KEY_ROW4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW4__KEY_ROW4 /;"	d
MX6SLL_PAD_KEY_ROW4__LCD_DATA09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW4__LCD_DATA09 /;"	d
MX6SLL_PAD_KEY_ROW4__USB_OTG1_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW4__USB_OTG1_OC /;"	d
MX6SLL_PAD_KEY_ROW5__AUD6_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW5__AUD6_TXD /;"	d
MX6SLL_PAD_KEY_ROW5__CSI_DATA19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW5__CSI_DATA19 /;"	d
MX6SLL_PAD_KEY_ROW5__GPIO4_IO03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW5__GPIO4_IO03 /;"	d
MX6SLL_PAD_KEY_ROW5__KEY_ROW5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW5__KEY_ROW5 /;"	d
MX6SLL_PAD_KEY_ROW5__LCD_DATA11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW5__LCD_DATA11 /;"	d
MX6SLL_PAD_KEY_ROW5__USB_OTG2_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW5__USB_OTG2_OC /;"	d
MX6SLL_PAD_KEY_ROW6__CSI_DATA21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__CSI_DATA21 /;"	d
MX6SLL_PAD_KEY_ROW6__GPIO4_IO05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__GPIO4_IO05 /;"	d
MX6SLL_PAD_KEY_ROW6__KEY_ROW6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__KEY_ROW6 /;"	d
MX6SLL_PAD_KEY_ROW6__LCD_DATA13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__LCD_DATA13 /;"	d
MX6SLL_PAD_KEY_ROW6__SD3_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__SD3_VSELECT /;"	d
MX6SLL_PAD_KEY_ROW6__UART4_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__UART4_DCE_TX /;"	d
MX6SLL_PAD_KEY_ROW6__UART4_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW6__UART4_DTE_RX /;"	d
MX6SLL_PAD_KEY_ROW7__CSI_DATA23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__CSI_DATA23 /;"	d
MX6SLL_PAD_KEY_ROW7__GPIO4_IO07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__GPIO4_IO07 /;"	d
MX6SLL_PAD_KEY_ROW7__KEY_ROW7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__KEY_ROW7 /;"	d
MX6SLL_PAD_KEY_ROW7__LCD_DATA15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__LCD_DATA15 /;"	d
MX6SLL_PAD_KEY_ROW7__SD1_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__SD1_CD_B /;"	d
MX6SLL_PAD_KEY_ROW7__UART4_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__UART4_DCE_CTS /;"	d
MX6SLL_PAD_KEY_ROW7__UART4_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_KEY_ROW7__UART4_DTE_RTS /;"	d
MX6SLL_PAD_LCD_CLK__GPIO2_IO15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_CLK__GPIO2_IO15 /;"	d
MX6SLL_PAD_LCD_CLK__LCD_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_CLK__LCD_CLK /;"	d
MX6SLL_PAD_LCD_CLK__LCD_WR_RWN	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_CLK__LCD_WR_RWN /;"	d
MX6SLL_PAD_LCD_CLK__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_CLK__PWM4_OUT /;"	d
MX6SLL_PAD_LCD_DATA00__ARM_TRACE00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__ARM_TRACE00 /;"	d
MX6SLL_PAD_LCD_DATA00__ECSPI1_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__ECSPI1_MOSI /;"	d
MX6SLL_PAD_LCD_DATA00__GPIO2_IO20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__GPIO2_IO20 /;"	d
MX6SLL_PAD_LCD_DATA00__LCD_DATA00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__LCD_DATA00 /;"	d
MX6SLL_PAD_LCD_DATA00__PWM1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__PWM1_OUT /;"	d
MX6SLL_PAD_LCD_DATA00__SRC_BOOT_CFG00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__SRC_BOOT_CFG00 /;"	d
MX6SLL_PAD_LCD_DATA00__UART5_DTR_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__UART5_DTR_B /;"	d
MX6SLL_PAD_LCD_DATA00__USB_OTG2_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA00__USB_OTG2_ID /;"	d
MX6SLL_PAD_LCD_DATA01__ARM_TRACE01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__ARM_TRACE01 /;"	d
MX6SLL_PAD_LCD_DATA01__AUD4_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__AUD4_RXFS /;"	d
MX6SLL_PAD_LCD_DATA01__ECSPI1_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__ECSPI1_MISO /;"	d
MX6SLL_PAD_LCD_DATA01__GPIO2_IO21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__GPIO2_IO21 /;"	d
MX6SLL_PAD_LCD_DATA01__LCD_DATA01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__LCD_DATA01 /;"	d
MX6SLL_PAD_LCD_DATA01__PWM2_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__PWM2_OUT /;"	d
MX6SLL_PAD_LCD_DATA01__SRC_BOOT_CFG01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__SRC_BOOT_CFG01 /;"	d
MX6SLL_PAD_LCD_DATA01__USB_OTG1_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA01__USB_OTG1_ID /;"	d
MX6SLL_PAD_LCD_DATA02__ARM_TRACE02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__ARM_TRACE02 /;"	d
MX6SLL_PAD_LCD_DATA02__AUD4_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__AUD4_RXC /;"	d
MX6SLL_PAD_LCD_DATA02__ECSPI1_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__ECSPI1_SS0 /;"	d
MX6SLL_PAD_LCD_DATA02__EPIT2_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__EPIT2_OUT /;"	d
MX6SLL_PAD_LCD_DATA02__GPIO2_IO22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__GPIO2_IO22 /;"	d
MX6SLL_PAD_LCD_DATA02__LCD_DATA02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__LCD_DATA02 /;"	d
MX6SLL_PAD_LCD_DATA02__PWM3_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__PWM3_OUT /;"	d
MX6SLL_PAD_LCD_DATA02__SRC_BOOT_CFG02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA02__SRC_BOOT_CFG02 /;"	d
MX6SLL_PAD_LCD_DATA03__ARM_TRACE03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__ARM_TRACE03 /;"	d
MX6SLL_PAD_LCD_DATA03__AUD4_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__AUD4_RXD /;"	d
MX6SLL_PAD_LCD_DATA03__ECSPI1_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__ECSPI1_SCLK /;"	d
MX6SLL_PAD_LCD_DATA03__GPIO2_IO23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__GPIO2_IO23 /;"	d
MX6SLL_PAD_LCD_DATA03__LCD_DATA03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__LCD_DATA03 /;"	d
MX6SLL_PAD_LCD_DATA03__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__PWM4_OUT /;"	d
MX6SLL_PAD_LCD_DATA03__SRC_BOOT_CFG03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__SRC_BOOT_CFG03 /;"	d
MX6SLL_PAD_LCD_DATA03__UART5_DSR_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA03__UART5_DSR_B /;"	d
MX6SLL_PAD_LCD_DATA04__ARM_TRACE04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__ARM_TRACE04 /;"	d
MX6SLL_PAD_LCD_DATA04__AUD4_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__AUD4_TXC /;"	d
MX6SLL_PAD_LCD_DATA04__CSI_VSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__CSI_VSYNC /;"	d
MX6SLL_PAD_LCD_DATA04__ECSPI1_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__ECSPI1_SS1 /;"	d
MX6SLL_PAD_LCD_DATA04__GPIO2_IO24	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__GPIO2_IO24 /;"	d
MX6SLL_PAD_LCD_DATA04__LCD_DATA04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__LCD_DATA04 /;"	d
MX6SLL_PAD_LCD_DATA04__SRC_BOOT_CFG04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__SRC_BOOT_CFG04 /;"	d
MX6SLL_PAD_LCD_DATA04__WDOG2_RESET_B_DEB	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA04__WDOG2_RESET_B_DEB /;"	d
MX6SLL_PAD_LCD_DATA05__ARM_TRACE05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__ARM_TRACE05 /;"	d
MX6SLL_PAD_LCD_DATA05__AUD4_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__AUD4_TXFS /;"	d
MX6SLL_PAD_LCD_DATA05__CSI_HSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__CSI_HSYNC /;"	d
MX6SLL_PAD_LCD_DATA05__ECSPI1_SS2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__ECSPI1_SS2 /;"	d
MX6SLL_PAD_LCD_DATA05__GPIO2_IO25	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__GPIO2_IO25 /;"	d
MX6SLL_PAD_LCD_DATA05__LCD_DATA05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__LCD_DATA05 /;"	d
MX6SLL_PAD_LCD_DATA05__SRC_BOOT_CFG05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA05__SRC_BOOT_CFG05 /;"	d
MX6SLL_PAD_LCD_DATA06__ARM_TRACE06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__ARM_TRACE06 /;"	d
MX6SLL_PAD_LCD_DATA06__AUD4_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__AUD4_TXD /;"	d
MX6SLL_PAD_LCD_DATA06__CSI_PIXCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__CSI_PIXCLK /;"	d
MX6SLL_PAD_LCD_DATA06__ECSPI1_SS3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__ECSPI1_SS3 /;"	d
MX6SLL_PAD_LCD_DATA06__GPIO2_IO26	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__GPIO2_IO26 /;"	d
MX6SLL_PAD_LCD_DATA06__LCD_DATA06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__LCD_DATA06 /;"	d
MX6SLL_PAD_LCD_DATA06__SRC_BOOT_CFG06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA06__SRC_BOOT_CFG06 /;"	d
MX6SLL_PAD_LCD_DATA07__ARM_TRACE07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__ARM_TRACE07 /;"	d
MX6SLL_PAD_LCD_DATA07__AUDIO_CLK_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__AUDIO_CLK_OUT /;"	d
MX6SLL_PAD_LCD_DATA07__CSI_MCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__CSI_MCLK /;"	d
MX6SLL_PAD_LCD_DATA07__ECSPI1_RDY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__ECSPI1_RDY /;"	d
MX6SLL_PAD_LCD_DATA07__GPIO2_IO27	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__GPIO2_IO27 /;"	d
MX6SLL_PAD_LCD_DATA07__LCD_DATA07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__LCD_DATA07 /;"	d
MX6SLL_PAD_LCD_DATA07__SRC_BOOT_CFG07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA07__SRC_BOOT_CFG07 /;"	d
MX6SLL_PAD_LCD_DATA08__ARM_TRACE08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__ARM_TRACE08 /;"	d
MX6SLL_PAD_LCD_DATA08__CSI_DATA09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__CSI_DATA09 /;"	d
MX6SLL_PAD_LCD_DATA08__ECSPI2_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__ECSPI2_SCLK /;"	d
MX6SLL_PAD_LCD_DATA08__GPIO2_IO28	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__GPIO2_IO28 /;"	d
MX6SLL_PAD_LCD_DATA08__KEY_COL0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__KEY_COL0 /;"	d
MX6SLL_PAD_LCD_DATA08__LCD_DATA08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__LCD_DATA08 /;"	d
MX6SLL_PAD_LCD_DATA08__SRC_BOOT_CFG08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA08__SRC_BOOT_CFG08 /;"	d
MX6SLL_PAD_LCD_DATA09__ARM_TRACE09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__ARM_TRACE09 /;"	d
MX6SLL_PAD_LCD_DATA09__CSI_DATA08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__CSI_DATA08 /;"	d
MX6SLL_PAD_LCD_DATA09__ECSPI2_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__ECSPI2_MOSI /;"	d
MX6SLL_PAD_LCD_DATA09__GPIO2_IO29	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__GPIO2_IO29 /;"	d
MX6SLL_PAD_LCD_DATA09__KEY_ROW0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__KEY_ROW0 /;"	d
MX6SLL_PAD_LCD_DATA09__LCD_DATA09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__LCD_DATA09 /;"	d
MX6SLL_PAD_LCD_DATA09__SRC_BOOT_CFG09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA09__SRC_BOOT_CFG09 /;"	d
MX6SLL_PAD_LCD_DATA10__ARM_TRACE10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__ARM_TRACE10 /;"	d
MX6SLL_PAD_LCD_DATA10__CSI_DATA07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__CSI_DATA07 /;"	d
MX6SLL_PAD_LCD_DATA10__ECSPI2_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__ECSPI2_MISO /;"	d
MX6SLL_PAD_LCD_DATA10__GPIO2_IO30	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__GPIO2_IO30 /;"	d
MX6SLL_PAD_LCD_DATA10__KEY_COL1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__KEY_COL1 /;"	d
MX6SLL_PAD_LCD_DATA10__LCD_DATA10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__LCD_DATA10 /;"	d
MX6SLL_PAD_LCD_DATA10__SRC_BOOT_CFG10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA10__SRC_BOOT_CFG10 /;"	d
MX6SLL_PAD_LCD_DATA11__ARM_TRACE11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__ARM_TRACE11 /;"	d
MX6SLL_PAD_LCD_DATA11__CSI_DATA06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__CSI_DATA06 /;"	d
MX6SLL_PAD_LCD_DATA11__ECSPI2_SS1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__ECSPI2_SS1 /;"	d
MX6SLL_PAD_LCD_DATA11__GPIO2_IO31	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__GPIO2_IO31 /;"	d
MX6SLL_PAD_LCD_DATA11__KEY_ROW1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__KEY_ROW1 /;"	d
MX6SLL_PAD_LCD_DATA11__LCD_DATA11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__LCD_DATA11 /;"	d
MX6SLL_PAD_LCD_DATA11__SRC_BOOT_CFG11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA11__SRC_BOOT_CFG11 /;"	d
MX6SLL_PAD_LCD_DATA12__ARM_TRACE12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__ARM_TRACE12 /;"	d
MX6SLL_PAD_LCD_DATA12__CSI_DATA05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__CSI_DATA05 /;"	d
MX6SLL_PAD_LCD_DATA12__GPIO3_IO00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__GPIO3_IO00 /;"	d
MX6SLL_PAD_LCD_DATA12__KEY_COL2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__KEY_COL2 /;"	d
MX6SLL_PAD_LCD_DATA12__LCD_DATA12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__LCD_DATA12 /;"	d
MX6SLL_PAD_LCD_DATA12__SRC_BOOT_CFG12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__SRC_BOOT_CFG12 /;"	d
MX6SLL_PAD_LCD_DATA12__UART5_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__UART5_DCE_RTS /;"	d
MX6SLL_PAD_LCD_DATA12__UART5_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA12__UART5_DTE_CTS /;"	d
MX6SLL_PAD_LCD_DATA13__ARM_TRACE13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__ARM_TRACE13 /;"	d
MX6SLL_PAD_LCD_DATA13__CSI_DATA04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__CSI_DATA04 /;"	d
MX6SLL_PAD_LCD_DATA13__GPIO3_IO01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__GPIO3_IO01 /;"	d
MX6SLL_PAD_LCD_DATA13__KEY_ROW2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__KEY_ROW2 /;"	d
MX6SLL_PAD_LCD_DATA13__LCD_DATA13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__LCD_DATA13 /;"	d
MX6SLL_PAD_LCD_DATA13__SRC_BOOT_CFG13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__SRC_BOOT_CFG13 /;"	d
MX6SLL_PAD_LCD_DATA13__UART5_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__UART5_DCE_CTS /;"	d
MX6SLL_PAD_LCD_DATA13__UART5_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA13__UART5_DTE_RTS /;"	d
MX6SLL_PAD_LCD_DATA14__ARM_TRACE14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__ARM_TRACE14 /;"	d
MX6SLL_PAD_LCD_DATA14__CSI_DATA03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__CSI_DATA03 /;"	d
MX6SLL_PAD_LCD_DATA14__GPIO3_IO02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__GPIO3_IO02 /;"	d
MX6SLL_PAD_LCD_DATA14__KEY_COL3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__KEY_COL3 /;"	d
MX6SLL_PAD_LCD_DATA14__LCD_DATA14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__LCD_DATA14 /;"	d
MX6SLL_PAD_LCD_DATA14__SRC_BOOT_CFG14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__SRC_BOOT_CFG14 /;"	d
MX6SLL_PAD_LCD_DATA14__UART5_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__UART5_DCE_RX /;"	d
MX6SLL_PAD_LCD_DATA14__UART5_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA14__UART5_DTE_TX /;"	d
MX6SLL_PAD_LCD_DATA15__ARM_TRACE15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__ARM_TRACE15 /;"	d
MX6SLL_PAD_LCD_DATA15__CSI_DATA02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__CSI_DATA02 /;"	d
MX6SLL_PAD_LCD_DATA15__GPIO3_IO03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__GPIO3_IO03 /;"	d
MX6SLL_PAD_LCD_DATA15__KEY_ROW3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__KEY_ROW3 /;"	d
MX6SLL_PAD_LCD_DATA15__LCD_DATA15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__LCD_DATA15 /;"	d
MX6SLL_PAD_LCD_DATA15__SRC_BOOT_CFG15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__SRC_BOOT_CFG15 /;"	d
MX6SLL_PAD_LCD_DATA15__UART5_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__UART5_DCE_TX /;"	d
MX6SLL_PAD_LCD_DATA15__UART5_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA15__UART5_DTE_RX /;"	d
MX6SLL_PAD_LCD_DATA16__CSI_DATA01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA16__CSI_DATA01 /;"	d
MX6SLL_PAD_LCD_DATA16__GPIO3_IO04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA16__GPIO3_IO04 /;"	d
MX6SLL_PAD_LCD_DATA16__I2C2_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA16__I2C2_SCL /;"	d
MX6SLL_PAD_LCD_DATA16__KEY_COL4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA16__KEY_COL4 /;"	d
MX6SLL_PAD_LCD_DATA16__LCD_DATA16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA16__LCD_DATA16 /;"	d
MX6SLL_PAD_LCD_DATA16__SRC_BOOT_CFG24	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA16__SRC_BOOT_CFG24 /;"	d
MX6SLL_PAD_LCD_DATA17__CSI_DATA00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA17__CSI_DATA00 /;"	d
MX6SLL_PAD_LCD_DATA17__GPIO3_IO05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA17__GPIO3_IO05 /;"	d
MX6SLL_PAD_LCD_DATA17__I2C2_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA17__I2C2_SDA /;"	d
MX6SLL_PAD_LCD_DATA17__KEY_ROW4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA17__KEY_ROW4 /;"	d
MX6SLL_PAD_LCD_DATA17__LCD_DATA17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA17__LCD_DATA17 /;"	d
MX6SLL_PAD_LCD_DATA17__SRC_BOOT_CFG25	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA17__SRC_BOOT_CFG25 /;"	d
MX6SLL_PAD_LCD_DATA18__CSI_DATA15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA18__CSI_DATA15 /;"	d
MX6SLL_PAD_LCD_DATA18__GPIO3_IO06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA18__GPIO3_IO06 /;"	d
MX6SLL_PAD_LCD_DATA18__GPT_CAPTURE1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA18__GPT_CAPTURE1 /;"	d
MX6SLL_PAD_LCD_DATA18__KEY_COL5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA18__KEY_COL5 /;"	d
MX6SLL_PAD_LCD_DATA18__LCD_DATA18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA18__LCD_DATA18 /;"	d
MX6SLL_PAD_LCD_DATA18__SRC_BOOT_CFG26	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA18__SRC_BOOT_CFG26 /;"	d
MX6SLL_PAD_LCD_DATA19__CSI_DATA14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA19__CSI_DATA14 /;"	d
MX6SLL_PAD_LCD_DATA19__GPIO3_IO07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA19__GPIO3_IO07 /;"	d
MX6SLL_PAD_LCD_DATA19__GPT_CAPTURE2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA19__GPT_CAPTURE2 /;"	d
MX6SLL_PAD_LCD_DATA19__KEY_ROW5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA19__KEY_ROW5 /;"	d
MX6SLL_PAD_LCD_DATA19__LCD_DATA19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA19__LCD_DATA19 /;"	d
MX6SLL_PAD_LCD_DATA19__SRC_BOOT_CFG27	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA19__SRC_BOOT_CFG27 /;"	d
MX6SLL_PAD_LCD_DATA20__CSI_DATA13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA20__CSI_DATA13 /;"	d
MX6SLL_PAD_LCD_DATA20__GPIO3_IO08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA20__GPIO3_IO08 /;"	d
MX6SLL_PAD_LCD_DATA20__GPT_COMPARE1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA20__GPT_COMPARE1 /;"	d
MX6SLL_PAD_LCD_DATA20__KEY_COL6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA20__KEY_COL6 /;"	d
MX6SLL_PAD_LCD_DATA20__LCD_DATA20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA20__LCD_DATA20 /;"	d
MX6SLL_PAD_LCD_DATA20__SRC_BOOT_CFG28	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA20__SRC_BOOT_CFG28 /;"	d
MX6SLL_PAD_LCD_DATA21__CSI_DATA12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA21__CSI_DATA12 /;"	d
MX6SLL_PAD_LCD_DATA21__GPIO3_IO09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA21__GPIO3_IO09 /;"	d
MX6SLL_PAD_LCD_DATA21__GPT_COMPARE2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA21__GPT_COMPARE2 /;"	d
MX6SLL_PAD_LCD_DATA21__KEY_ROW6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA21__KEY_ROW6 /;"	d
MX6SLL_PAD_LCD_DATA21__LCD_DATA21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA21__LCD_DATA21 /;"	d
MX6SLL_PAD_LCD_DATA21__SRC_BOOT_CFG29	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA21__SRC_BOOT_CFG29 /;"	d
MX6SLL_PAD_LCD_DATA22__CSI_DATA11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA22__CSI_DATA11 /;"	d
MX6SLL_PAD_LCD_DATA22__GPIO3_IO10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA22__GPIO3_IO10 /;"	d
MX6SLL_PAD_LCD_DATA22__GPT_COMPARE3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA22__GPT_COMPARE3 /;"	d
MX6SLL_PAD_LCD_DATA22__KEY_COL7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA22__KEY_COL7 /;"	d
MX6SLL_PAD_LCD_DATA22__LCD_DATA22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA22__LCD_DATA22 /;"	d
MX6SLL_PAD_LCD_DATA22__SRC_BOOT_CFG30	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA22__SRC_BOOT_CFG30 /;"	d
MX6SLL_PAD_LCD_DATA23__CSI_DATA10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA23__CSI_DATA10 /;"	d
MX6SLL_PAD_LCD_DATA23__GPIO3_IO11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA23__GPIO3_IO11 /;"	d
MX6SLL_PAD_LCD_DATA23__GPT_CLKIN	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA23__GPT_CLKIN /;"	d
MX6SLL_PAD_LCD_DATA23__KEY_ROW7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA23__KEY_ROW7 /;"	d
MX6SLL_PAD_LCD_DATA23__LCD_DATA23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA23__LCD_DATA23 /;"	d
MX6SLL_PAD_LCD_DATA23__SRC_BOOT_CFG31	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_DATA23__SRC_BOOT_CFG31 /;"	d
MX6SLL_PAD_LCD_ENABLE__GPIO2_IO16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_ENABLE__GPIO2_IO16 /;"	d
MX6SLL_PAD_LCD_ENABLE__LCD_ENABLE	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_ENABLE__LCD_ENABLE /;"	d
MX6SLL_PAD_LCD_ENABLE__LCD_RD_E	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_ENABLE__LCD_RD_E /;"	d
MX6SLL_PAD_LCD_ENABLE__UART2_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_ENABLE__UART2_DCE_RX /;"	d
MX6SLL_PAD_LCD_ENABLE__UART2_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_ENABLE__UART2_DTE_TX /;"	d
MX6SLL_PAD_LCD_HSYNC__ARM_TRACE_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_HSYNC__ARM_TRACE_CLK /;"	d
MX6SLL_PAD_LCD_HSYNC__GPIO2_IO17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_HSYNC__GPIO2_IO17 /;"	d
MX6SLL_PAD_LCD_HSYNC__LCD_CS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_HSYNC__LCD_CS /;"	d
MX6SLL_PAD_LCD_HSYNC__LCD_HSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_HSYNC__LCD_HSYNC /;"	d
MX6SLL_PAD_LCD_HSYNC__UART2_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_HSYNC__UART2_DCE_TX /;"	d
MX6SLL_PAD_LCD_HSYNC__UART2_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_HSYNC__UART2_DTE_RX /;"	d
MX6SLL_PAD_LCD_RESET__CCM_PMIC_READY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_RESET__CCM_PMIC_READY /;"	d
MX6SLL_PAD_LCD_RESET__GPIO2_IO19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_RESET__GPIO2_IO19 /;"	d
MX6SLL_PAD_LCD_RESET__LCD_BUSY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_RESET__LCD_BUSY /;"	d
MX6SLL_PAD_LCD_RESET__LCD_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_RESET__LCD_RESET /;"	d
MX6SLL_PAD_LCD_RESET__UART2_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_RESET__UART2_DCE_CTS /;"	d
MX6SLL_PAD_LCD_RESET__UART2_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_RESET__UART2_DTE_RTS /;"	d
MX6SLL_PAD_LCD_VSYNC__ARM_TRACE_CTL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_VSYNC__ARM_TRACE_CTL /;"	d
MX6SLL_PAD_LCD_VSYNC__GPIO2_IO18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_VSYNC__GPIO2_IO18 /;"	d
MX6SLL_PAD_LCD_VSYNC__LCD_RS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_VSYNC__LCD_RS /;"	d
MX6SLL_PAD_LCD_VSYNC__LCD_VSYNC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_VSYNC__LCD_VSYNC /;"	d
MX6SLL_PAD_LCD_VSYNC__UART2_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_VSYNC__UART2_DCE_RTS /;"	d
MX6SLL_PAD_LCD_VSYNC__UART2_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_LCD_VSYNC__UART2_DTE_CTS /;"	d
MX6SLL_PAD_PWM1__AUDIO_CLK_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_PWM1__AUDIO_CLK_OUT /;"	d
MX6SLL_PAD_PWM1__CCM_CLKO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_PWM1__CCM_CLKO /;"	d
MX6SLL_PAD_PWM1__CSI_MCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_PWM1__CSI_MCLK /;"	d
MX6SLL_PAD_PWM1__EPIT1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_PWM1__EPIT1_OUT /;"	d
MX6SLL_PAD_PWM1__GPIO3_IO23	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_PWM1__GPIO3_IO23 /;"	d
MX6SLL_PAD_PWM1__PWM1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_PWM1__PWM1_OUT /;"	d
MX6SLL_PAD_REF_CLK_24M__CCM_PMIC_READY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__CCM_PMIC_READY /;"	d
MX6SLL_PAD_REF_CLK_24M__GPIO3_IO21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__GPIO3_IO21 /;"	d
MX6SLL_PAD_REF_CLK_24M__I2C3_SCL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__I2C3_SCL /;"	d
MX6SLL_PAD_REF_CLK_24M__PWM3_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__PWM3_OUT /;"	d
MX6SLL_PAD_REF_CLK_24M__SD3_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__SD3_WP /;"	d
MX6SLL_PAD_REF_CLK_24M__USB_OTG2_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__USB_OTG2_ID /;"	d
MX6SLL_PAD_REF_CLK_24M__XTALOSC_REF_CLK_24M	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_24M__XTALOSC_REF_CLK_24M /;"	d
MX6SLL_PAD_REF_CLK_32K__GPIO3_IO22	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__GPIO3_IO22 /;"	d
MX6SLL_PAD_REF_CLK_32K__I2C3_SDA	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__I2C3_SDA /;"	d
MX6SLL_PAD_REF_CLK_32K__PWM4_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__PWM4_OUT /;"	d
MX6SLL_PAD_REF_CLK_32K__SD1_LCTL	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__SD1_LCTL /;"	d
MX6SLL_PAD_REF_CLK_32K__SD3_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__SD3_CD_B /;"	d
MX6SLL_PAD_REF_CLK_32K__USB_OTG1_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__USB_OTG1_ID /;"	d
MX6SLL_PAD_REF_CLK_32K__XTALOSC_REF_CLK_32K	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_REF_CLK_32K__XTALOSC_REF_CLK_32K /;"	d
MX6SLL_PAD_SD1_CLK__EPDC_SDCE4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CLK__EPDC_SDCE4 /;"	d
MX6SLL_PAD_SD1_CLK__GPIO5_IO15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CLK__GPIO5_IO15 /;"	d
MX6SLL_PAD_SD1_CLK__KEY_COL0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CLK__KEY_COL0 /;"	d
MX6SLL_PAD_SD1_CLK__SD1_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CLK__SD1_CLK /;"	d
MX6SLL_PAD_SD1_CMD__EPDC_SDCE5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CMD__EPDC_SDCE5 /;"	d
MX6SLL_PAD_SD1_CMD__GPIO5_IO14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CMD__GPIO5_IO14 /;"	d
MX6SLL_PAD_SD1_CMD__KEY_ROW0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CMD__KEY_ROW0 /;"	d
MX6SLL_PAD_SD1_CMD__SD1_CMD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_CMD__SD1_CMD /;"	d
MX6SLL_PAD_SD1_DATA0__EPDC_SDCE6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA0__EPDC_SDCE6 /;"	d
MX6SLL_PAD_SD1_DATA0__GPIO5_IO11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA0__GPIO5_IO11 /;"	d
MX6SLL_PAD_SD1_DATA0__KEY_COL1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA0__KEY_COL1 /;"	d
MX6SLL_PAD_SD1_DATA0__SD1_DATA0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA0__SD1_DATA0 /;"	d
MX6SLL_PAD_SD1_DATA1__EPDC_SDCE7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA1__EPDC_SDCE7 /;"	d
MX6SLL_PAD_SD1_DATA1__GPIO5_IO08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA1__GPIO5_IO08 /;"	d
MX6SLL_PAD_SD1_DATA1__KEY_ROW1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA1__KEY_ROW1 /;"	d
MX6SLL_PAD_SD1_DATA1__SD1_DATA1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA1__SD1_DATA1 /;"	d
MX6SLL_PAD_SD1_DATA2__EPDC_SDCE8	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA2__EPDC_SDCE8 /;"	d
MX6SLL_PAD_SD1_DATA2__GPIO5_IO13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA2__GPIO5_IO13 /;"	d
MX6SLL_PAD_SD1_DATA2__KEY_COL2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA2__KEY_COL2 /;"	d
MX6SLL_PAD_SD1_DATA2__SD1_DATA2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA2__SD1_DATA2 /;"	d
MX6SLL_PAD_SD1_DATA3__EPDC_SDCE9	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA3__EPDC_SDCE9 /;"	d
MX6SLL_PAD_SD1_DATA3__GPIO5_IO06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA3__GPIO5_IO06 /;"	d
MX6SLL_PAD_SD1_DATA3__KEY_ROW2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA3__KEY_ROW2 /;"	d
MX6SLL_PAD_SD1_DATA3__SD1_DATA3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA3__SD1_DATA3 /;"	d
MX6SLL_PAD_SD1_DATA4__EPDC_SDCLK_N	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA4__EPDC_SDCLK_N /;"	d
MX6SLL_PAD_SD1_DATA4__GPIO5_IO12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA4__GPIO5_IO12 /;"	d
MX6SLL_PAD_SD1_DATA4__KEY_COL3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA4__KEY_COL3 /;"	d
MX6SLL_PAD_SD1_DATA4__SD1_DATA4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA4__SD1_DATA4 /;"	d
MX6SLL_PAD_SD1_DATA4__UART4_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA4__UART4_DCE_RX /;"	d
MX6SLL_PAD_SD1_DATA4__UART4_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA4__UART4_DTE_TX /;"	d
MX6SLL_PAD_SD1_DATA5__EPDC_SDOED	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA5__EPDC_SDOED /;"	d
MX6SLL_PAD_SD1_DATA5__GPIO5_IO09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA5__GPIO5_IO09 /;"	d
MX6SLL_PAD_SD1_DATA5__KEY_ROW3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA5__KEY_ROW3 /;"	d
MX6SLL_PAD_SD1_DATA5__SD1_DATA5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA5__SD1_DATA5 /;"	d
MX6SLL_PAD_SD1_DATA5__UART4_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA5__UART4_DCE_TX /;"	d
MX6SLL_PAD_SD1_DATA5__UART4_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA5__UART4_DTE_RX /;"	d
MX6SLL_PAD_SD1_DATA6__EPDC_SDOEZ	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA6__EPDC_SDOEZ /;"	d
MX6SLL_PAD_SD1_DATA6__GPIO5_IO07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA6__GPIO5_IO07 /;"	d
MX6SLL_PAD_SD1_DATA6__KEY_COL4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA6__KEY_COL4 /;"	d
MX6SLL_PAD_SD1_DATA6__SD1_DATA6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA6__SD1_DATA6 /;"	d
MX6SLL_PAD_SD1_DATA6__UART4_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA6__UART4_DCE_RTS /;"	d
MX6SLL_PAD_SD1_DATA6__UART4_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA6__UART4_DTE_CTS /;"	d
MX6SLL_PAD_SD1_DATA7__CCM_PMIC_READY	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA7__CCM_PMIC_READY /;"	d
MX6SLL_PAD_SD1_DATA7__GPIO5_IO10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA7__GPIO5_IO10 /;"	d
MX6SLL_PAD_SD1_DATA7__KEY_ROW4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA7__KEY_ROW4 /;"	d
MX6SLL_PAD_SD1_DATA7__SD1_DATA7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA7__SD1_DATA7 /;"	d
MX6SLL_PAD_SD1_DATA7__UART4_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA7__UART4_DCE_CTS /;"	d
MX6SLL_PAD_SD1_DATA7__UART4_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD1_DATA7__UART4_DTE_RTS /;"	d
MX6SLL_PAD_SD2_CLK__AUD4_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CLK__AUD4_RXFS /;"	d
MX6SLL_PAD_SD2_CLK__CSI_DATA00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CLK__CSI_DATA00 /;"	d
MX6SLL_PAD_SD2_CLK__ECSPI3_SCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CLK__ECSPI3_SCLK /;"	d
MX6SLL_PAD_SD2_CLK__GPIO5_IO05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CLK__GPIO5_IO05 /;"	d
MX6SLL_PAD_SD2_CLK__SD2_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CLK__SD2_CLK /;"	d
MX6SLL_PAD_SD2_CMD__AUD4_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CMD__AUD4_RXC /;"	d
MX6SLL_PAD_SD2_CMD__CSI_DATA01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CMD__CSI_DATA01 /;"	d
MX6SLL_PAD_SD2_CMD__ECSPI3_SS0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CMD__ECSPI3_SS0 /;"	d
MX6SLL_PAD_SD2_CMD__EPIT1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CMD__EPIT1_OUT /;"	d
MX6SLL_PAD_SD2_CMD__GPIO5_IO04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CMD__GPIO5_IO04 /;"	d
MX6SLL_PAD_SD2_CMD__SD2_CMD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_CMD__SD2_CMD /;"	d
MX6SLL_PAD_SD2_DATA0__AUD4_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__AUD4_RXD /;"	d
MX6SLL_PAD_SD2_DATA0__CSI_DATA02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__CSI_DATA02 /;"	d
MX6SLL_PAD_SD2_DATA0__ECSPI3_MOSI	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__ECSPI3_MOSI /;"	d
MX6SLL_PAD_SD2_DATA0__GPIO5_IO01	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__GPIO5_IO01 /;"	d
MX6SLL_PAD_SD2_DATA0__SD2_DATA0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__SD2_DATA0 /;"	d
MX6SLL_PAD_SD2_DATA0__UART5_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__UART5_DCE_RTS /;"	d
MX6SLL_PAD_SD2_DATA0__UART5_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA0__UART5_DTE_CTS /;"	d
MX6SLL_PAD_SD2_DATA1__AUD4_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__AUD4_TXC /;"	d
MX6SLL_PAD_SD2_DATA1__CSI_DATA03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__CSI_DATA03 /;"	d
MX6SLL_PAD_SD2_DATA1__ECSPI3_MISO	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__ECSPI3_MISO /;"	d
MX6SLL_PAD_SD2_DATA1__GPIO4_IO30	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__GPIO4_IO30 /;"	d
MX6SLL_PAD_SD2_DATA1__SD2_DATA1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__SD2_DATA1 /;"	d
MX6SLL_PAD_SD2_DATA1__UART5_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__UART5_DCE_CTS /;"	d
MX6SLL_PAD_SD2_DATA1__UART5_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA1__UART5_DTE_RTS /;"	d
MX6SLL_PAD_SD2_DATA2__AUD4_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA2__AUD4_TXFS /;"	d
MX6SLL_PAD_SD2_DATA2__CSI_DATA04	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA2__CSI_DATA04 /;"	d
MX6SLL_PAD_SD2_DATA2__GPIO5_IO03	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA2__GPIO5_IO03 /;"	d
MX6SLL_PAD_SD2_DATA2__SD2_DATA2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA2__SD2_DATA2 /;"	d
MX6SLL_PAD_SD2_DATA2__UART5_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA2__UART5_DCE_RX /;"	d
MX6SLL_PAD_SD2_DATA2__UART5_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA2__UART5_DTE_TX /;"	d
MX6SLL_PAD_SD2_DATA3__AUD4_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA3__AUD4_TXD /;"	d
MX6SLL_PAD_SD2_DATA3__CSI_DATA05	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA3__CSI_DATA05 /;"	d
MX6SLL_PAD_SD2_DATA3__GPIO4_IO28	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA3__GPIO4_IO28 /;"	d
MX6SLL_PAD_SD2_DATA3__SD2_DATA3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA3__SD2_DATA3 /;"	d
MX6SLL_PAD_SD2_DATA3__UART5_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA3__UART5_DCE_TX /;"	d
MX6SLL_PAD_SD2_DATA3__UART5_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA3__UART5_DTE_RX /;"	d
MX6SLL_PAD_SD2_DATA4__CSI_DATA06	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__CSI_DATA06 /;"	d
MX6SLL_PAD_SD2_DATA4__GPIO5_IO02	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__GPIO5_IO02 /;"	d
MX6SLL_PAD_SD2_DATA4__SD2_DATA4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__SD2_DATA4 /;"	d
MX6SLL_PAD_SD2_DATA4__SD3_DATA4	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__SD3_DATA4 /;"	d
MX6SLL_PAD_SD2_DATA4__SPDIF_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__SPDIF_OUT /;"	d
MX6SLL_PAD_SD2_DATA4__UART2_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__UART2_DCE_RX /;"	d
MX6SLL_PAD_SD2_DATA4__UART2_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA4__UART2_DTE_TX /;"	d
MX6SLL_PAD_SD2_DATA5__CSI_DATA07	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__CSI_DATA07 /;"	d
MX6SLL_PAD_SD2_DATA5__GPIO4_IO31	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__GPIO4_IO31 /;"	d
MX6SLL_PAD_SD2_DATA5__SD2_DATA5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__SD2_DATA5 /;"	d
MX6SLL_PAD_SD2_DATA5__SD3_DATA5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__SD3_DATA5 /;"	d
MX6SLL_PAD_SD2_DATA5__SPDIF_IN	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__SPDIF_IN /;"	d
MX6SLL_PAD_SD2_DATA5__UART2_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__UART2_DCE_TX /;"	d
MX6SLL_PAD_SD2_DATA5__UART2_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA5__UART2_DTE_RX /;"	d
MX6SLL_PAD_SD2_DATA6__CSI_DATA08	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__CSI_DATA08 /;"	d
MX6SLL_PAD_SD2_DATA6__GPIO4_IO29	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__GPIO4_IO29 /;"	d
MX6SLL_PAD_SD2_DATA6__SD2_DATA6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__SD2_DATA6 /;"	d
MX6SLL_PAD_SD2_DATA6__SD2_WP	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__SD2_WP /;"	d
MX6SLL_PAD_SD2_DATA6__SD3_DATA6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__SD3_DATA6 /;"	d
MX6SLL_PAD_SD2_DATA6__UART2_DCE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__UART2_DCE_RTS /;"	d
MX6SLL_PAD_SD2_DATA6__UART2_DTE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA6__UART2_DTE_CTS /;"	d
MX6SLL_PAD_SD2_DATA7__CSI_DATA09	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__CSI_DATA09 /;"	d
MX6SLL_PAD_SD2_DATA7__GPIO5_IO00	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__GPIO5_IO00 /;"	d
MX6SLL_PAD_SD2_DATA7__SD2_CD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__SD2_CD_B /;"	d
MX6SLL_PAD_SD2_DATA7__SD2_DATA7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__SD2_DATA7 /;"	d
MX6SLL_PAD_SD2_DATA7__SD3_DATA7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__SD3_DATA7 /;"	d
MX6SLL_PAD_SD2_DATA7__UART2_DCE_CTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__UART2_DCE_CTS /;"	d
MX6SLL_PAD_SD2_DATA7__UART2_DTE_RTS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_DATA7__UART2_DTE_RTS /;"	d
MX6SLL_PAD_SD2_RESET__CSI_MCLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_RESET__CSI_MCLK /;"	d
MX6SLL_PAD_SD2_RESET__GPIO4_IO27	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_RESET__GPIO4_IO27 /;"	d
MX6SLL_PAD_SD2_RESET__SD2_RESET	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_RESET__SD2_RESET /;"	d
MX6SLL_PAD_SD2_RESET__SPDIF_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_RESET__SPDIF_OUT /;"	d
MX6SLL_PAD_SD2_RESET__WDOG2_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD2_RESET__WDOG2_B /;"	d
MX6SLL_PAD_SD3_CLK__AUD5_RXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__AUD5_RXFS /;"	d
MX6SLL_PAD_SD3_CLK__CSI_DATA10	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__CSI_DATA10 /;"	d
MX6SLL_PAD_SD3_CLK__GPIO5_IO18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__GPIO5_IO18 /;"	d
MX6SLL_PAD_SD3_CLK__KEY_COL5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__KEY_COL5 /;"	d
MX6SLL_PAD_SD3_CLK__SD3_CLK	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__SD3_CLK /;"	d
MX6SLL_PAD_SD3_CLK__USB_OTG1_PWR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__USB_OTG1_PWR /;"	d
MX6SLL_PAD_SD3_CLK__WDOG1_RESET_B_DEB	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CLK__WDOG1_RESET_B_DEB /;"	d
MX6SLL_PAD_SD3_CMD__AUD5_RXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__AUD5_RXC /;"	d
MX6SLL_PAD_SD3_CMD__CSI_DATA11	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__CSI_DATA11 /;"	d
MX6SLL_PAD_SD3_CMD__GPIO5_IO21	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__GPIO5_IO21 /;"	d
MX6SLL_PAD_SD3_CMD__KEY_ROW5	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__KEY_ROW5 /;"	d
MX6SLL_PAD_SD3_CMD__SD3_CMD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__SD3_CMD /;"	d
MX6SLL_PAD_SD3_CMD__USB_OTG2_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__USB_OTG2_ID /;"	d
MX6SLL_PAD_SD3_CMD__USB_OTG2_PWR	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_CMD__USB_OTG2_PWR /;"	d
MX6SLL_PAD_SD3_DATA0__AUD5_RXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA0__AUD5_RXD /;"	d
MX6SLL_PAD_SD3_DATA0__CSI_DATA12	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA0__CSI_DATA12 /;"	d
MX6SLL_PAD_SD3_DATA0__GPIO5_IO19	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA0__GPIO5_IO19 /;"	d
MX6SLL_PAD_SD3_DATA0__KEY_COL6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA0__KEY_COL6 /;"	d
MX6SLL_PAD_SD3_DATA0__SD3_DATA0	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA0__SD3_DATA0 /;"	d
MX6SLL_PAD_SD3_DATA0__USB_OTG1_ID	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA0__USB_OTG1_ID /;"	d
MX6SLL_PAD_SD3_DATA1__AUD5_TXC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__AUD5_TXC /;"	d
MX6SLL_PAD_SD3_DATA1__CSI_DATA13	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__CSI_DATA13 /;"	d
MX6SLL_PAD_SD3_DATA1__GPIO5_IO20	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__GPIO5_IO20 /;"	d
MX6SLL_PAD_SD3_DATA1__JTAG_DE_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__JTAG_DE_B /;"	d
MX6SLL_PAD_SD3_DATA1__KEY_ROW6	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__KEY_ROW6 /;"	d
MX6SLL_PAD_SD3_DATA1__SD1_VSELECT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__SD1_VSELECT /;"	d
MX6SLL_PAD_SD3_DATA1__SD3_DATA1	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA1__SD3_DATA1 /;"	d
MX6SLL_PAD_SD3_DATA2__AUD5_TXFS	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__AUD5_TXFS /;"	d
MX6SLL_PAD_SD3_DATA2__CSI_DATA14	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__CSI_DATA14 /;"	d
MX6SLL_PAD_SD3_DATA2__EPIT1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__EPIT1_OUT /;"	d
MX6SLL_PAD_SD3_DATA2__GPIO5_IO16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__GPIO5_IO16 /;"	d
MX6SLL_PAD_SD3_DATA2__KEY_COL7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__KEY_COL7 /;"	d
MX6SLL_PAD_SD3_DATA2__SD3_DATA2	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__SD3_DATA2 /;"	d
MX6SLL_PAD_SD3_DATA2__USB_OTG2_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA2__USB_OTG2_OC /;"	d
MX6SLL_PAD_SD3_DATA3__AUD5_TXD	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__AUD5_TXD /;"	d
MX6SLL_PAD_SD3_DATA3__CSI_DATA15	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__CSI_DATA15 /;"	d
MX6SLL_PAD_SD3_DATA3__EPIT2_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__EPIT2_OUT /;"	d
MX6SLL_PAD_SD3_DATA3__GPIO5_IO17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__GPIO5_IO17 /;"	d
MX6SLL_PAD_SD3_DATA3__KEY_ROW7	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__KEY_ROW7 /;"	d
MX6SLL_PAD_SD3_DATA3__SD3_DATA3	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__SD3_DATA3 /;"	d
MX6SLL_PAD_SD3_DATA3__USB_OTG1_OC	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_SD3_DATA3__USB_OTG1_OC /;"	d
MX6SLL_PAD_UART1_RXD__GPIO3_IO16	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__GPIO3_IO16 /;"	d
MX6SLL_PAD_UART1_RXD__PWM1_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__PWM1_OUT /;"	d
MX6SLL_PAD_UART1_RXD__UART1_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__UART1_DCE_RX /;"	d
MX6SLL_PAD_UART1_RXD__UART1_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__UART1_DTE_TX /;"	d
MX6SLL_PAD_UART1_RXD__UART4_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__UART4_DCE_RX /;"	d
MX6SLL_PAD_UART1_RXD__UART4_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__UART4_DTE_TX /;"	d
MX6SLL_PAD_UART1_RXD__UART5_DCE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__UART5_DCE_RX /;"	d
MX6SLL_PAD_UART1_RXD__UART5_DTE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_RXD__UART5_DTE_TX /;"	d
MX6SLL_PAD_UART1_TXD__GPIO3_IO17	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__GPIO3_IO17 /;"	d
MX6SLL_PAD_UART1_TXD__PWM2_OUT	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__PWM2_OUT /;"	d
MX6SLL_PAD_UART1_TXD__UART1_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART1_DCE_TX /;"	d
MX6SLL_PAD_UART1_TXD__UART1_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART1_DTE_RX /;"	d
MX6SLL_PAD_UART1_TXD__UART4_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART4_DCE_TX /;"	d
MX6SLL_PAD_UART1_TXD__UART4_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART4_DTE_RX /;"	d
MX6SLL_PAD_UART1_TXD__UART5_DCD_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART5_DCD_B /;"	d
MX6SLL_PAD_UART1_TXD__UART5_DCE_TX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART5_DCE_TX /;"	d
MX6SLL_PAD_UART1_TXD__UART5_DTE_RX	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_UART1_TXD__UART5_DTE_RX /;"	d
MX6SLL_PAD_WDOG_B__GPIO3_IO18	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_WDOG_B__GPIO3_IO18 /;"	d
MX6SLL_PAD_WDOG_B__UART5_RI_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_WDOG_B__UART5_RI_B /;"	d
MX6SLL_PAD_WDOG_B__WDOG1_B	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_WDOG_B__WDOG1_B /;"	d
MX6SLL_PAD_WDOG_B__WDOG1_RESET_B_DEB	imx6sll-pinfunc.h	/^#define MX6SLL_PAD_WDOG_B__WDOG1_RESET_B_DEB /;"	d
MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__AUDIO_CLK_OUT /;"	d
MX6SL_PAD_AUD_MCLK__ECSPI3_RDY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__ECSPI3_RDY /;"	d
MX6SL_PAD_AUD_MCLK__FEC_MDC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__FEC_MDC /;"	d
MX6SL_PAD_AUD_MCLK__GPIO1_IO06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__GPIO1_IO06 /;"	d
MX6SL_PAD_AUD_MCLK__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__PWM4_OUT /;"	d
MX6SL_PAD_AUD_MCLK__SPDIF_EXT_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__SPDIF_EXT_CLK /;"	d
MX6SL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_MCLK__WDOG2_RESET_B_DEB /;"	d
MX6SL_PAD_AUD_RXC__AUD3_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__AUD3_RXC /;"	d
MX6SL_PAD_AUD_RXC__ECSPI3_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__ECSPI3_SS1 /;"	d
MX6SL_PAD_AUD_RXC__FEC_TX_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__FEC_TX_CLK /;"	d
MX6SL_PAD_AUD_RXC__GPIO1_IO01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__GPIO1_IO01 /;"	d
MX6SL_PAD_AUD_RXC__I2C1_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__I2C1_SDA /;"	d
MX6SL_PAD_AUD_RXC__I2C3_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__I2C3_SDA /;"	d
MX6SL_PAD_AUD_RXC__UART3_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__UART3_RX_DATA /;"	d
MX6SL_PAD_AUD_RXC__UART3_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXC__UART3_TX_DATA /;"	d
MX6SL_PAD_AUD_RXD__AUD3_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__AUD3_RXD /;"	d
MX6SL_PAD_AUD_RXD__ECSPI3_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__ECSPI3_MOSI /;"	d
MX6SL_PAD_AUD_RXD__FEC_RX_ER	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__FEC_RX_ER /;"	d
MX6SL_PAD_AUD_RXD__GPIO1_IO02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__GPIO1_IO02 /;"	d
MX6SL_PAD_AUD_RXD__SD1_LCTL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__SD1_LCTL /;"	d
MX6SL_PAD_AUD_RXD__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__UART4_RX_DATA /;"	d
MX6SL_PAD_AUD_RXD__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXD__UART4_TX_DATA /;"	d
MX6SL_PAD_AUD_RXFS__AUD3_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__AUD3_RXFS /;"	d
MX6SL_PAD_AUD_RXFS__ECSPI3_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__ECSPI3_SS0 /;"	d
MX6SL_PAD_AUD_RXFS__FEC_MDIO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__FEC_MDIO /;"	d
MX6SL_PAD_AUD_RXFS__GPIO1_IO00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__GPIO1_IO00 /;"	d
MX6SL_PAD_AUD_RXFS__I2C1_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__I2C1_SCL /;"	d
MX6SL_PAD_AUD_RXFS__I2C3_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__I2C3_SCL /;"	d
MX6SL_PAD_AUD_RXFS__UART3_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__UART3_RX_DATA /;"	d
MX6SL_PAD_AUD_RXFS__UART3_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_RXFS__UART3_TX_DATA /;"	d
MX6SL_PAD_AUD_TXC__AUD3_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__AUD3_TXC /;"	d
MX6SL_PAD_AUD_TXC__ECSPI3_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__ECSPI3_MISO /;"	d
MX6SL_PAD_AUD_TXC__FEC_RX_DV	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__FEC_RX_DV /;"	d
MX6SL_PAD_AUD_TXC__GPIO1_IO03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__GPIO1_IO03 /;"	d
MX6SL_PAD_AUD_TXC__SD2_LCTL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__SD2_LCTL /;"	d
MX6SL_PAD_AUD_TXC__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__UART4_RX_DATA /;"	d
MX6SL_PAD_AUD_TXC__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXC__UART4_TX_DATA /;"	d
MX6SL_PAD_AUD_TXD__AUD3_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__AUD3_TXD /;"	d
MX6SL_PAD_AUD_TXD__ECSPI3_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__ECSPI3_SCLK /;"	d
MX6SL_PAD_AUD_TXD__FEC_TX_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__FEC_TX_DATA0 /;"	d
MX6SL_PAD_AUD_TXD__GPIO1_IO05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__GPIO1_IO05 /;"	d
MX6SL_PAD_AUD_TXD__SD4_LCTL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__SD4_LCTL /;"	d
MX6SL_PAD_AUD_TXD__UART4_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__UART4_CTS_B /;"	d
MX6SL_PAD_AUD_TXD__UART4_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXD__UART4_RTS_B /;"	d
MX6SL_PAD_AUD_TXFS__AUD3_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__AUD3_TXFS /;"	d
MX6SL_PAD_AUD_TXFS__FEC_RX_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__FEC_RX_DATA1 /;"	d
MX6SL_PAD_AUD_TXFS__GPIO1_IO04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__GPIO1_IO04 /;"	d
MX6SL_PAD_AUD_TXFS__PWM3_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__PWM3_OUT /;"	d
MX6SL_PAD_AUD_TXFS__SD3_LCTL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__SD3_LCTL /;"	d
MX6SL_PAD_AUD_TXFS__UART4_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__UART4_CTS_B /;"	d
MX6SL_PAD_AUD_TXFS__UART4_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_AUD_TXFS__UART4_RTS_B /;"	d
MX6SL_PAD_ECSPI1_MISO__AUD4_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__AUD4_TXFS /;"	d
MX6SL_PAD_ECSPI1_MISO__ECSPI1_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__ECSPI1_MISO /;"	d
MX6SL_PAD_ECSPI1_MISO__EPDC_BDR0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__EPDC_BDR0 /;"	d
MX6SL_PAD_ECSPI1_MISO__GPIO4_IO10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__GPIO4_IO10 /;"	d
MX6SL_PAD_ECSPI1_MISO__SD2_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__SD2_WP /;"	d
MX6SL_PAD_ECSPI1_MISO__UART5_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__UART5_CTS_B /;"	d
MX6SL_PAD_ECSPI1_MISO__UART5_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MISO__UART5_RTS_B /;"	d
MX6SL_PAD_ECSPI1_MOSI__AUD4_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__AUD4_TXC /;"	d
MX6SL_PAD_ECSPI1_MOSI__ECSPI1_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__ECSPI1_MOSI /;"	d
MX6SL_PAD_ECSPI1_MOSI__EPDC_VCOM1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__EPDC_VCOM1 /;"	d
MX6SL_PAD_ECSPI1_MOSI__GPIO4_IO09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__GPIO4_IO09 /;"	d
MX6SL_PAD_ECSPI1_MOSI__SD2_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__SD2_VSELECT /;"	d
MX6SL_PAD_ECSPI1_MOSI__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__UART5_RX_DATA /;"	d
MX6SL_PAD_ECSPI1_MOSI__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_MOSI__UART5_TX_DATA /;"	d
MX6SL_PAD_ECSPI1_SCLK__AUD4_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__AUD4_TXD /;"	d
MX6SL_PAD_ECSPI1_SCLK__ECSPI1_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__ECSPI1_SCLK /;"	d
MX6SL_PAD_ECSPI1_SCLK__EPDC_VCOM0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__EPDC_VCOM0 /;"	d
MX6SL_PAD_ECSPI1_SCLK__GPIO4_IO08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__GPIO4_IO08 /;"	d
MX6SL_PAD_ECSPI1_SCLK__SD2_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__SD2_RESET /;"	d
MX6SL_PAD_ECSPI1_SCLK__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__UART5_RX_DATA /;"	d
MX6SL_PAD_ECSPI1_SCLK__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__UART5_TX_DATA /;"	d
MX6SL_PAD_ECSPI1_SCLK__USB_OTG2_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SCLK__USB_OTG2_OC /;"	d
MX6SL_PAD_ECSPI1_SS0__AUD4_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__AUD4_RXD /;"	d
MX6SL_PAD_ECSPI1_SS0__ECSPI1_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__ECSPI1_SS0 /;"	d
MX6SL_PAD_ECSPI1_SS0__EPDC_BDR1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__EPDC_BDR1 /;"	d
MX6SL_PAD_ECSPI1_SS0__GPIO4_IO11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__GPIO4_IO11 /;"	d
MX6SL_PAD_ECSPI1_SS0__SD2_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__SD2_CD_B /;"	d
MX6SL_PAD_ECSPI1_SS0__UART5_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__UART5_CTS_B /;"	d
MX6SL_PAD_ECSPI1_SS0__UART5_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__UART5_RTS_B /;"	d
MX6SL_PAD_ECSPI1_SS0__USB_OTG2_PWR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI1_SS0__USB_OTG2_PWR /;"	d
MX6SL_PAD_ECSPI2_MISO__CSI_MCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__CSI_MCLK /;"	d
MX6SL_PAD_ECSPI2_MISO__ECSPI2_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__ECSPI2_MISO /;"	d
MX6SL_PAD_ECSPI2_MISO__GPIO4_IO14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__GPIO4_IO14 /;"	d
MX6SL_PAD_ECSPI2_MISO__SD1_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__SD1_WP /;"	d
MX6SL_PAD_ECSPI2_MISO__SDMA_EXT_EVENT0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__SDMA_EXT_EVENT0 /;"	d
MX6SL_PAD_ECSPI2_MISO__UART3_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__UART3_CTS_B /;"	d
MX6SL_PAD_ECSPI2_MISO__UART3_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__UART3_RTS_B /;"	d
MX6SL_PAD_ECSPI2_MISO__USB_OTG1_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MISO__USB_OTG1_OC /;"	d
MX6SL_PAD_ECSPI2_MOSI__CSI_HSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__CSI_HSYNC /;"	d
MX6SL_PAD_ECSPI2_MOSI__ECSPI2_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__ECSPI2_MOSI /;"	d
MX6SL_PAD_ECSPI2_MOSI__GPIO4_IO13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__GPIO4_IO13 /;"	d
MX6SL_PAD_ECSPI2_MOSI__SD1_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__SD1_VSELECT /;"	d
MX6SL_PAD_ECSPI2_MOSI__SDMA_EXT_EVENT1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__SDMA_EXT_EVENT1 /;"	d
MX6SL_PAD_ECSPI2_MOSI__UART3_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__UART3_RX_DATA /;"	d
MX6SL_PAD_ECSPI2_MOSI__UART3_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_MOSI__UART3_TX_DATA /;"	d
MX6SL_PAD_ECSPI2_SCLK__CSI_PIXCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__CSI_PIXCLK /;"	d
MX6SL_PAD_ECSPI2_SCLK__ECSPI2_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__ECSPI2_SCLK /;"	d
MX6SL_PAD_ECSPI2_SCLK__GPIO4_IO12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__GPIO4_IO12 /;"	d
MX6SL_PAD_ECSPI2_SCLK__SD1_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__SD1_RESET /;"	d
MX6SL_PAD_ECSPI2_SCLK__SPDIF_EXT_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__SPDIF_EXT_CLK /;"	d
MX6SL_PAD_ECSPI2_SCLK__UART3_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__UART3_RX_DATA /;"	d
MX6SL_PAD_ECSPI2_SCLK__UART3_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__UART3_TX_DATA /;"	d
MX6SL_PAD_ECSPI2_SCLK__USB_OTG2_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SCLK__USB_OTG2_OC /;"	d
MX6SL_PAD_ECSPI2_SS0__CSI_VSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__CSI_VSYNC /;"	d
MX6SL_PAD_ECSPI2_SS0__ECSPI1_SS3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__ECSPI1_SS3 /;"	d
MX6SL_PAD_ECSPI2_SS0__ECSPI2_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__ECSPI2_SS0 /;"	d
MX6SL_PAD_ECSPI2_SS0__GPIO4_IO15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__GPIO4_IO15 /;"	d
MX6SL_PAD_ECSPI2_SS0__SD1_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__SD1_CD_B /;"	d
MX6SL_PAD_ECSPI2_SS0__UART3_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__UART3_CTS_B /;"	d
MX6SL_PAD_ECSPI2_SS0__UART3_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__UART3_RTS_B /;"	d
MX6SL_PAD_ECSPI2_SS0__USB_OTG1_PWR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_ECSPI2_SS0__USB_OTG1_PWR /;"	d
MX6SL_PAD_EPDC_BDR0__EIM_ADDR26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__EIM_ADDR26 /;"	d
MX6SL_PAD_EPDC_BDR0__EPDC_BDR0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__EPDC_BDR0 /;"	d
MX6SL_PAD_EPDC_BDR0__EPDC_SDCE7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__EPDC_SDCE7 /;"	d
MX6SL_PAD_EPDC_BDR0__GPIO2_IO05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__GPIO2_IO05 /;"	d
MX6SL_PAD_EPDC_BDR0__SD4_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__SD4_CLK /;"	d
MX6SL_PAD_EPDC_BDR0__SPDC_RL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__SPDC_RL /;"	d
MX6SL_PAD_EPDC_BDR0__UART3_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__UART3_CTS_B /;"	d
MX6SL_PAD_EPDC_BDR0__UART3_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR0__UART3_RTS_B /;"	d
MX6SL_PAD_EPDC_BDR1__EIM_CRE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__EIM_CRE /;"	d
MX6SL_PAD_EPDC_BDR1__EPDC_BDR1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__EPDC_BDR1 /;"	d
MX6SL_PAD_EPDC_BDR1__EPDC_SDCE8	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__EPDC_SDCE8 /;"	d
MX6SL_PAD_EPDC_BDR1__GPIO2_IO06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__GPIO2_IO06 /;"	d
MX6SL_PAD_EPDC_BDR1__SD4_CMD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__SD4_CMD /;"	d
MX6SL_PAD_EPDC_BDR1__SPDC_UD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__SPDC_UD /;"	d
MX6SL_PAD_EPDC_BDR1__UART3_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__UART3_CTS_B /;"	d
MX6SL_PAD_EPDC_BDR1__UART3_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_BDR1__UART3_RTS_B /;"	d
MX6SL_PAD_EPDC_D0__CSI_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D0__CSI_DATA00 /;"	d
MX6SL_PAD_EPDC_D0__ECSPI4_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D0__ECSPI4_MOSI /;"	d
MX6SL_PAD_EPDC_D0__EPDC_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D0__EPDC_DATA00 /;"	d
MX6SL_PAD_EPDC_D0__GPIO1_IO07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D0__GPIO1_IO07 /;"	d
MX6SL_PAD_EPDC_D0__LCD_DATA24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D0__LCD_DATA24 /;"	d
MX6SL_PAD_EPDC_D0__SPDC_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D0__SPDC_DATA00 /;"	d
MX6SL_PAD_EPDC_D10__ECSPI3_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__ECSPI3_SS0 /;"	d
MX6SL_PAD_EPDC_D10__EIM_ADDR18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__EIM_ADDR18 /;"	d
MX6SL_PAD_EPDC_D10__EPDC_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__EPDC_DATA10 /;"	d
MX6SL_PAD_EPDC_D10__EPDC_PWR_CTRL2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__EPDC_PWR_CTRL2 /;"	d
MX6SL_PAD_EPDC_D10__GPIO1_IO17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__GPIO1_IO17 /;"	d
MX6SL_PAD_EPDC_D10__SD4_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__SD4_WP /;"	d
MX6SL_PAD_EPDC_D10__SPDC_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D10__SPDC_DATA10 /;"	d
MX6SL_PAD_EPDC_D11__ECSPI3_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__ECSPI3_SCLK /;"	d
MX6SL_PAD_EPDC_D11__EIM_ADDR19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__EIM_ADDR19 /;"	d
MX6SL_PAD_EPDC_D11__EPDC_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__EPDC_DATA11 /;"	d
MX6SL_PAD_EPDC_D11__EPDC_PWR_CTRL3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__EPDC_PWR_CTRL3 /;"	d
MX6SL_PAD_EPDC_D11__GPIO1_IO18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__GPIO1_IO18 /;"	d
MX6SL_PAD_EPDC_D11__SD4_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__SD4_CD_B /;"	d
MX6SL_PAD_EPDC_D11__SPDC_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D11__SPDC_DATA11 /;"	d
MX6SL_PAD_EPDC_D12__ECSPI3_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__ECSPI3_SS1 /;"	d
MX6SL_PAD_EPDC_D12__EIM_ADDR20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__EIM_ADDR20 /;"	d
MX6SL_PAD_EPDC_D12__EPDC_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__EPDC_DATA12 /;"	d
MX6SL_PAD_EPDC_D12__EPDC_PWR_COM	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__EPDC_PWR_COM /;"	d
MX6SL_PAD_EPDC_D12__GPIO1_IO19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__GPIO1_IO19 /;"	d
MX6SL_PAD_EPDC_D12__SPDC_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__SPDC_DATA12 /;"	d
MX6SL_PAD_EPDC_D12__UART2_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__UART2_RX_DATA /;"	d
MX6SL_PAD_EPDC_D12__UART2_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D12__UART2_TX_DATA /;"	d
MX6SL_PAD_EPDC_D13__ECSPI3_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__ECSPI3_SS2 /;"	d
MX6SL_PAD_EPDC_D13__EIM_ADDR21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__EIM_ADDR21 /;"	d
MX6SL_PAD_EPDC_D13__EPDC_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__EPDC_DATA13 /;"	d
MX6SL_PAD_EPDC_D13__EPDC_PWR_IRQ	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__EPDC_PWR_IRQ /;"	d
MX6SL_PAD_EPDC_D13__GPIO1_IO20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__GPIO1_IO20 /;"	d
MX6SL_PAD_EPDC_D13__SPDC_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__SPDC_DATA13 /;"	d
MX6SL_PAD_EPDC_D13__UART2_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__UART2_RX_DATA /;"	d
MX6SL_PAD_EPDC_D13__UART2_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D13__UART2_TX_DATA /;"	d
MX6SL_PAD_EPDC_D14__ECSPI3_SS3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__ECSPI3_SS3 /;"	d
MX6SL_PAD_EPDC_D14__EIM_ADDR22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__EIM_ADDR22 /;"	d
MX6SL_PAD_EPDC_D14__EPDC_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__EPDC_DATA14 /;"	d
MX6SL_PAD_EPDC_D14__EPDC_PWR_STAT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__EPDC_PWR_STAT /;"	d
MX6SL_PAD_EPDC_D14__GPIO1_IO21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__GPIO1_IO21 /;"	d
MX6SL_PAD_EPDC_D14__SPDC_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__SPDC_DATA14 /;"	d
MX6SL_PAD_EPDC_D14__UART2_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__UART2_CTS_B /;"	d
MX6SL_PAD_EPDC_D14__UART2_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D14__UART2_RTS_B /;"	d
MX6SL_PAD_EPDC_D15__ECSPI3_RDY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__ECSPI3_RDY /;"	d
MX6SL_PAD_EPDC_D15__EIM_ADDR23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__EIM_ADDR23 /;"	d
MX6SL_PAD_EPDC_D15__EPDC_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__EPDC_DATA15 /;"	d
MX6SL_PAD_EPDC_D15__EPDC_PWR_WAKE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__EPDC_PWR_WAKE /;"	d
MX6SL_PAD_EPDC_D15__GPIO1_IO22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__GPIO1_IO22 /;"	d
MX6SL_PAD_EPDC_D15__SPDC_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__SPDC_DATA15 /;"	d
MX6SL_PAD_EPDC_D15__UART2_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__UART2_CTS_B /;"	d
MX6SL_PAD_EPDC_D15__UART2_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D15__UART2_RTS_B /;"	d
MX6SL_PAD_EPDC_D1__CSI_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D1__CSI_DATA01 /;"	d
MX6SL_PAD_EPDC_D1__ECSPI4_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D1__ECSPI4_MISO /;"	d
MX6SL_PAD_EPDC_D1__EPDC_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D1__EPDC_DATA01 /;"	d
MX6SL_PAD_EPDC_D1__GPIO1_IO08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D1__GPIO1_IO08 /;"	d
MX6SL_PAD_EPDC_D1__LCD_DATA25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D1__LCD_DATA25 /;"	d
MX6SL_PAD_EPDC_D1__SPDC_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D1__SPDC_DATA01 /;"	d
MX6SL_PAD_EPDC_D2__CSI_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D2__CSI_DATA02 /;"	d
MX6SL_PAD_EPDC_D2__ECSPI4_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D2__ECSPI4_SS0 /;"	d
MX6SL_PAD_EPDC_D2__EPDC_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D2__EPDC_DATA02 /;"	d
MX6SL_PAD_EPDC_D2__GPIO1_IO09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D2__GPIO1_IO09 /;"	d
MX6SL_PAD_EPDC_D2__LCD_DATA26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D2__LCD_DATA26 /;"	d
MX6SL_PAD_EPDC_D2__SPDC_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D2__SPDC_DATA02 /;"	d
MX6SL_PAD_EPDC_D3__CSI_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D3__CSI_DATA03 /;"	d
MX6SL_PAD_EPDC_D3__ECSPI4_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D3__ECSPI4_SCLK /;"	d
MX6SL_PAD_EPDC_D3__EPDC_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D3__EPDC_DATA03 /;"	d
MX6SL_PAD_EPDC_D3__GPIO1_IO10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D3__GPIO1_IO10 /;"	d
MX6SL_PAD_EPDC_D3__LCD_DATA27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D3__LCD_DATA27 /;"	d
MX6SL_PAD_EPDC_D3__SPDC_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D3__SPDC_DATA03 /;"	d
MX6SL_PAD_EPDC_D4__CSI_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D4__CSI_DATA04 /;"	d
MX6SL_PAD_EPDC_D4__ECSPI4_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D4__ECSPI4_SS1 /;"	d
MX6SL_PAD_EPDC_D4__EPDC_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D4__EPDC_DATA04 /;"	d
MX6SL_PAD_EPDC_D4__GPIO1_IO11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D4__GPIO1_IO11 /;"	d
MX6SL_PAD_EPDC_D4__LCD_DATA28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D4__LCD_DATA28 /;"	d
MX6SL_PAD_EPDC_D4__SPDC_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D4__SPDC_DATA04 /;"	d
MX6SL_PAD_EPDC_D5__CSI_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D5__CSI_DATA05 /;"	d
MX6SL_PAD_EPDC_D5__ECSPI4_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D5__ECSPI4_SS2 /;"	d
MX6SL_PAD_EPDC_D5__EPDC_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D5__EPDC_DATA05 /;"	d
MX6SL_PAD_EPDC_D5__GPIO1_IO12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D5__GPIO1_IO12 /;"	d
MX6SL_PAD_EPDC_D5__LCD_DATA29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D5__LCD_DATA29 /;"	d
MX6SL_PAD_EPDC_D5__SPDC_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D5__SPDC_DATA05 /;"	d
MX6SL_PAD_EPDC_D6__CSI_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D6__CSI_DATA06 /;"	d
MX6SL_PAD_EPDC_D6__ECSPI4_SS3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D6__ECSPI4_SS3 /;"	d
MX6SL_PAD_EPDC_D6__EPDC_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D6__EPDC_DATA06 /;"	d
MX6SL_PAD_EPDC_D6__GPIO1_IO13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D6__GPIO1_IO13 /;"	d
MX6SL_PAD_EPDC_D6__LCD_DATA30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D6__LCD_DATA30 /;"	d
MX6SL_PAD_EPDC_D6__SPDC_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D6__SPDC_DATA06 /;"	d
MX6SL_PAD_EPDC_D7__CSI_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D7__CSI_DATA07 /;"	d
MX6SL_PAD_EPDC_D7__ECSPI4_RDY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D7__ECSPI4_RDY /;"	d
MX6SL_PAD_EPDC_D7__EPDC_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D7__EPDC_DATA07 /;"	d
MX6SL_PAD_EPDC_D7__GPIO1_IO14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D7__GPIO1_IO14 /;"	d
MX6SL_PAD_EPDC_D7__LCD_DATA31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D7__LCD_DATA31 /;"	d
MX6SL_PAD_EPDC_D7__SPDC_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D7__SPDC_DATA07 /;"	d
MX6SL_PAD_EPDC_D8__ECSPI3_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__ECSPI3_MOSI /;"	d
MX6SL_PAD_EPDC_D8__EIM_ADDR16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__EIM_ADDR16 /;"	d
MX6SL_PAD_EPDC_D8__EPDC_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__EPDC_DATA08 /;"	d
MX6SL_PAD_EPDC_D8__EPDC_PWR_CTRL0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__EPDC_PWR_CTRL0 /;"	d
MX6SL_PAD_EPDC_D8__GPIO1_IO15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__GPIO1_IO15 /;"	d
MX6SL_PAD_EPDC_D8__SD4_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__SD4_RESET /;"	d
MX6SL_PAD_EPDC_D8__SPDC_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D8__SPDC_DATA08 /;"	d
MX6SL_PAD_EPDC_D9__ECSPI3_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__ECSPI3_MISO /;"	d
MX6SL_PAD_EPDC_D9__EIM_ADDR17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__EIM_ADDR17 /;"	d
MX6SL_PAD_EPDC_D9__EPDC_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__EPDC_DATA09 /;"	d
MX6SL_PAD_EPDC_D9__EPDC_PWR_CTRL1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__EPDC_PWR_CTRL1 /;"	d
MX6SL_PAD_EPDC_D9__GPIO1_IO16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__GPIO1_IO16 /;"	d
MX6SL_PAD_EPDC_D9__SD4_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__SD4_VSELECT /;"	d
MX6SL_PAD_EPDC_D9__SPDC_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_D9__SPDC_DATA09 /;"	d
MX6SL_PAD_EPDC_GDCLK__CSI_PIXCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__CSI_PIXCLK /;"	d
MX6SL_PAD_EPDC_GDCLK__ECSPI2_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__ECSPI2_SS2 /;"	d
MX6SL_PAD_EPDC_GDCLK__EPDC_GDCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__EPDC_GDCLK /;"	d
MX6SL_PAD_EPDC_GDCLK__GPIO1_IO31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__GPIO1_IO31 /;"	d
MX6SL_PAD_EPDC_GDCLK__SD2_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__SD2_RESET /;"	d
MX6SL_PAD_EPDC_GDCLK__SPDC_YCKL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__SPDC_YCKL /;"	d
MX6SL_PAD_EPDC_GDCLK__SPDC_YCKR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDCLK__SPDC_YCKR /;"	d
MX6SL_PAD_EPDC_GDOE__CSI_HSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__CSI_HSYNC /;"	d
MX6SL_PAD_EPDC_GDOE__ECSPI2_SS3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__ECSPI2_SS3 /;"	d
MX6SL_PAD_EPDC_GDOE__EPDC_GDOE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__EPDC_GDOE /;"	d
MX6SL_PAD_EPDC_GDOE__GPIO2_IO00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__GPIO2_IO00 /;"	d
MX6SL_PAD_EPDC_GDOE__SD2_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__SD2_VSELECT /;"	d
MX6SL_PAD_EPDC_GDOE__SPDC_YOEL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__SPDC_YOEL /;"	d
MX6SL_PAD_EPDC_GDOE__SPDC_YOER	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDOE__SPDC_YOER /;"	d
MX6SL_PAD_EPDC_GDRL__CSI_MCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__CSI_MCLK /;"	d
MX6SL_PAD_EPDC_GDRL__ECSPI2_RDY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__ECSPI2_RDY /;"	d
MX6SL_PAD_EPDC_GDRL__EPDC_GDRL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__EPDC_GDRL /;"	d
MX6SL_PAD_EPDC_GDRL__GPIO2_IO01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__GPIO2_IO01 /;"	d
MX6SL_PAD_EPDC_GDRL__SD2_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__SD2_WP /;"	d
MX6SL_PAD_EPDC_GDRL__SPDC_YDIOUL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__SPDC_YDIOUL /;"	d
MX6SL_PAD_EPDC_GDRL__SPDC_YDIOUR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDRL__SPDC_YDIOUR /;"	d
MX6SL_PAD_EPDC_GDSP__CSI_VSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__CSI_VSYNC /;"	d
MX6SL_PAD_EPDC_GDSP__EPDC_GDSP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__EPDC_GDSP /;"	d
MX6SL_PAD_EPDC_GDSP__GPIO2_IO02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__GPIO2_IO02 /;"	d
MX6SL_PAD_EPDC_GDSP__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__PWM4_OUT /;"	d
MX6SL_PAD_EPDC_GDSP__SD2_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__SD2_CD_B /;"	d
MX6SL_PAD_EPDC_GDSP__SPDC_YDIODL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__SPDC_YDIODL /;"	d
MX6SL_PAD_EPDC_GDSP__SPDC_YDIODR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_GDSP__SPDC_YDIODR /;"	d
MX6SL_PAD_EPDC_PWRCOM__EIM_BCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__EIM_BCLK /;"	d
MX6SL_PAD_EPDC_PWRCOM__EPDC_PWR_COM	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__EPDC_PWR_COM /;"	d
MX6SL_PAD_EPDC_PWRCOM__GPIO2_IO11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__GPIO2_IO11 /;"	d
MX6SL_PAD_EPDC_PWRCOM__LCD_DATA20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__LCD_DATA20 /;"	d
MX6SL_PAD_EPDC_PWRCOM__SD3_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__SD3_RESET /;"	d
MX6SL_PAD_EPDC_PWRCOM__SD4_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__SD4_DATA0 /;"	d
MX6SL_PAD_EPDC_PWRCOM__USB_OTG1_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCOM__USB_OTG1_ID /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__AUD5_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__AUD5_RXC /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__EIM_RW	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__EIM_RW /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__EPDC_PWR_CTRL0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__EPDC_PWR_CTRL0 /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__GPIO2_IO07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__GPIO2_IO07 /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__LCD_DATA16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__LCD_DATA16 /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__SD4_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__SD4_RESET /;"	d
MX6SL_PAD_EPDC_PWRCTRL0__SPDC_YCKL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL0__SPDC_YCKL /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__AUD5_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__AUD5_TXFS /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__EIM_OE_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__EIM_OE_B /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__EPDC_PWR_CTRL1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__EPDC_PWR_CTRL1 /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__GPIO2_IO08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__GPIO2_IO08 /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__LCD_DATA17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__LCD_DATA17 /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__SD4_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__SD4_VSELECT /;"	d
MX6SL_PAD_EPDC_PWRCTRL1__SPDC_YOEL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL1__SPDC_YOEL /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__AUD5_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__AUD5_TXD /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__EIM_CS0_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__EIM_CS0_B /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__EPDC_PWR_CTRL2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__EPDC_PWR_CTRL2 /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__GPIO2_IO09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__GPIO2_IO09 /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__LCD_DATA18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__LCD_DATA18 /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__SD4_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__SD4_WP /;"	d
MX6SL_PAD_EPDC_PWRCTRL2__SPDC_YDIOUL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL2__SPDC_YDIOUL /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__AUD5_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__AUD5_TXC /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__EIM_CS1_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__EIM_CS1_B /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__EPDC_PWR_CTRL3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__EPDC_PWR_CTRL3 /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__GPIO2_IO10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__GPIO2_IO10 /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__LCD_DATA19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__LCD_DATA19 /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__SD4_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__SD4_CD_B /;"	d
MX6SL_PAD_EPDC_PWRCTRL3__SPDC_YDIODL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRCTRL3__SPDC_YDIODL /;"	d
MX6SL_PAD_EPDC_PWRINT__EIM_ACLK_FREERUN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__EIM_ACLK_FREERUN /;"	d
MX6SL_PAD_EPDC_PWRINT__EPDC_PWR_IRQ	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__EPDC_PWR_IRQ /;"	d
MX6SL_PAD_EPDC_PWRINT__GPIO2_IO12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__GPIO2_IO12 /;"	d
MX6SL_PAD_EPDC_PWRINT__LCD_DATA21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__LCD_DATA21 /;"	d
MX6SL_PAD_EPDC_PWRINT__SD3_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__SD3_VSELECT /;"	d
MX6SL_PAD_EPDC_PWRINT__SD4_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__SD4_DATA1 /;"	d
MX6SL_PAD_EPDC_PWRINT__USB_OTG2_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRINT__USB_OTG2_ID /;"	d
MX6SL_PAD_EPDC_PWRSTAT__ARM_EVENTI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__ARM_EVENTI /;"	d
MX6SL_PAD_EPDC_PWRSTAT__EIM_WAIT_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__EIM_WAIT_B /;"	d
MX6SL_PAD_EPDC_PWRSTAT__EPDC_PWR_STAT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__EPDC_PWR_STAT /;"	d
MX6SL_PAD_EPDC_PWRSTAT__GPIO2_IO13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__GPIO2_IO13 /;"	d
MX6SL_PAD_EPDC_PWRSTAT__LCD_DATA22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__LCD_DATA22 /;"	d
MX6SL_PAD_EPDC_PWRSTAT__SD3_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__SD3_WP /;"	d
MX6SL_PAD_EPDC_PWRSTAT__SD4_DATA2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRSTAT__SD4_DATA2 /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__ARM_EVENTO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__ARM_EVENTO /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__EIM_DTACK_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__EIM_DTACK_B /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__EPDC_PWR_WAKE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__EPDC_PWR_WAKE /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__GPIO2_IO14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__GPIO2_IO14 /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__LCD_DATA23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__LCD_DATA23 /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__SD3_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__SD3_CD_B /;"	d
MX6SL_PAD_EPDC_PWRWAKEUP__SD4_DATA3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_PWRWAKEUP__SD4_DATA3 /;"	d
MX6SL_PAD_EPDC_SDCE0__ECSPI2_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE0__ECSPI2_SS1 /;"	d
MX6SL_PAD_EPDC_SDCE0__EIM_CS2_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE0__EIM_CS2_B /;"	d
MX6SL_PAD_EPDC_SDCE0__EPDC_SDCE0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE0__EPDC_SDCE0 /;"	d
MX6SL_PAD_EPDC_SDCE0__GPIO1_IO27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE0__GPIO1_IO27 /;"	d
MX6SL_PAD_EPDC_SDCE0__PWM3_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE0__PWM3_OUT /;"	d
MX6SL_PAD_EPDC_SDCE0__SPDC_YCKR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE0__SPDC_YCKR /;"	d
MX6SL_PAD_EPDC_SDCE1__EIM_LBA_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE1__EIM_LBA_B /;"	d
MX6SL_PAD_EPDC_SDCE1__EPDC_SDCE1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE1__EPDC_SDCE1 /;"	d
MX6SL_PAD_EPDC_SDCE1__GPIO1_IO28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE1__GPIO1_IO28 /;"	d
MX6SL_PAD_EPDC_SDCE1__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE1__PWM4_OUT /;"	d
MX6SL_PAD_EPDC_SDCE1__SPDC_YOER	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE1__SPDC_YOER /;"	d
MX6SL_PAD_EPDC_SDCE1__WDOG2_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE1__WDOG2_B /;"	d
MX6SL_PAD_EPDC_SDCE2__EIM_EB0_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE2__EIM_EB0_B /;"	d
MX6SL_PAD_EPDC_SDCE2__EPDC_SDCE2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE2__EPDC_SDCE2 /;"	d
MX6SL_PAD_EPDC_SDCE2__GPIO1_IO29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE2__GPIO1_IO29 /;"	d
MX6SL_PAD_EPDC_SDCE2__I2C3_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE2__I2C3_SCL /;"	d
MX6SL_PAD_EPDC_SDCE2__PWM1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE2__PWM1_OUT /;"	d
MX6SL_PAD_EPDC_SDCE2__SPDC_YDIOUR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE2__SPDC_YDIOUR /;"	d
MX6SL_PAD_EPDC_SDCE3__EIM_EB1_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE3__EIM_EB1_B /;"	d
MX6SL_PAD_EPDC_SDCE3__EPDC_SDCE3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE3__EPDC_SDCE3 /;"	d
MX6SL_PAD_EPDC_SDCE3__GPIO1_IO30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE3__GPIO1_IO30 /;"	d
MX6SL_PAD_EPDC_SDCE3__I2C3_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE3__I2C3_SDA /;"	d
MX6SL_PAD_EPDC_SDCE3__PWM2_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE3__PWM2_OUT /;"	d
MX6SL_PAD_EPDC_SDCE3__SPDC_YDIODR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCE3__SPDC_YDIODR /;"	d
MX6SL_PAD_EPDC_SDCLK__CSI_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCLK__CSI_DATA08 /;"	d
MX6SL_PAD_EPDC_SDCLK__ECSPI2_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCLK__ECSPI2_MOSI /;"	d
MX6SL_PAD_EPDC_SDCLK__EPDC_SDCLK_P	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCLK__EPDC_SDCLK_P /;"	d
MX6SL_PAD_EPDC_SDCLK__GPIO1_IO23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCLK__GPIO1_IO23 /;"	d
MX6SL_PAD_EPDC_SDCLK__I2C2_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCLK__I2C2_SCL /;"	d
MX6SL_PAD_EPDC_SDCLK__SPDC_CL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDCLK__SPDC_CL /;"	d
MX6SL_PAD_EPDC_SDLE__CSI_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDLE__CSI_DATA09 /;"	d
MX6SL_PAD_EPDC_SDLE__ECSPI2_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDLE__ECSPI2_MISO /;"	d
MX6SL_PAD_EPDC_SDLE__EPDC_SDLE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDLE__EPDC_SDLE /;"	d
MX6SL_PAD_EPDC_SDLE__GPIO1_IO24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDLE__GPIO1_IO24 /;"	d
MX6SL_PAD_EPDC_SDLE__I2C2_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDLE__I2C2_SDA /;"	d
MX6SL_PAD_EPDC_SDLE__SPDC_LD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDLE__SPDC_LD /;"	d
MX6SL_PAD_EPDC_SDOE__CSI_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDOE__CSI_DATA10 /;"	d
MX6SL_PAD_EPDC_SDOE__ECSPI2_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDOE__ECSPI2_SS0 /;"	d
MX6SL_PAD_EPDC_SDOE__EPDC_SDOE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDOE__EPDC_SDOE /;"	d
MX6SL_PAD_EPDC_SDOE__GPIO1_IO25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDOE__GPIO1_IO25 /;"	d
MX6SL_PAD_EPDC_SDOE__SPDC_XDIOL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDOE__SPDC_XDIOL /;"	d
MX6SL_PAD_EPDC_SDOE__SPDC_XDIOR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDOE__SPDC_XDIOR /;"	d
MX6SL_PAD_EPDC_SDSHR__CSI_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDSHR__CSI_DATA11 /;"	d
MX6SL_PAD_EPDC_SDSHR__ECSPI2_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDSHR__ECSPI2_SCLK /;"	d
MX6SL_PAD_EPDC_SDSHR__EPDC_SDCE4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDSHR__EPDC_SDCE4 /;"	d
MX6SL_PAD_EPDC_SDSHR__EPDC_SDSHR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDSHR__EPDC_SDSHR /;"	d
MX6SL_PAD_EPDC_SDSHR__GPIO1_IO26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDSHR__GPIO1_IO26 /;"	d
MX6SL_PAD_EPDC_SDSHR__SPDC_XDIOR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_SDSHR__SPDC_XDIOR /;"	d
MX6SL_PAD_EPDC_VCOM0__AUD5_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__AUD5_RXFS /;"	d
MX6SL_PAD_EPDC_VCOM0__EIM_ADDR24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__EIM_ADDR24 /;"	d
MX6SL_PAD_EPDC_VCOM0__EPDC_SDCE5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__EPDC_SDCE5 /;"	d
MX6SL_PAD_EPDC_VCOM0__EPDC_VCOM0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__EPDC_VCOM0 /;"	d
MX6SL_PAD_EPDC_VCOM0__GPIO2_IO03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__GPIO2_IO03 /;"	d
MX6SL_PAD_EPDC_VCOM0__SPDC_VCOM0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__SPDC_VCOM0 /;"	d
MX6SL_PAD_EPDC_VCOM0__UART3_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__UART3_RX_DATA /;"	d
MX6SL_PAD_EPDC_VCOM0__UART3_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM0__UART3_TX_DATA /;"	d
MX6SL_PAD_EPDC_VCOM1__AUD5_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__AUD5_RXD /;"	d
MX6SL_PAD_EPDC_VCOM1__EIM_ADDR25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__EIM_ADDR25 /;"	d
MX6SL_PAD_EPDC_VCOM1__EPDC_SDCE6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__EPDC_SDCE6 /;"	d
MX6SL_PAD_EPDC_VCOM1__EPDC_VCOM1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__EPDC_VCOM1 /;"	d
MX6SL_PAD_EPDC_VCOM1__GPIO2_IO04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__GPIO2_IO04 /;"	d
MX6SL_PAD_EPDC_VCOM1__SPDC_VCOM1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__SPDC_VCOM1 /;"	d
MX6SL_PAD_EPDC_VCOM1__UART3_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__UART3_RX_DATA /;"	d
MX6SL_PAD_EPDC_VCOM1__UART3_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_EPDC_VCOM1__UART3_TX_DATA /;"	d
MX6SL_PAD_FEC_CRS_DV__ARM_TRACE31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__ARM_TRACE31 /;"	d
MX6SL_PAD_FEC_CRS_DV__AUD6_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__AUD6_TXC /;"	d
MX6SL_PAD_FEC_CRS_DV__ECSPI4_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__ECSPI4_MISO /;"	d
MX6SL_PAD_FEC_CRS_DV__FEC_RX_DV	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__FEC_RX_DV /;"	d
MX6SL_PAD_FEC_CRS_DV__GPIO4_IO25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__GPIO4_IO25 /;"	d
MX6SL_PAD_FEC_CRS_DV__GPT_COMPARE2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__GPT_COMPARE2 /;"	d
MX6SL_PAD_FEC_CRS_DV__SD4_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_CRS_DV__SD4_DATA1 /;"	d
MX6SL_PAD_FEC_MDC__ARM_TRACE29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__ARM_TRACE29 /;"	d
MX6SL_PAD_FEC_MDC__AUDIO_CLK_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__AUDIO_CLK_OUT /;"	d
MX6SL_PAD_FEC_MDC__FEC_MDC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__FEC_MDC /;"	d
MX6SL_PAD_FEC_MDC__GPIO4_IO23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__GPIO4_IO23 /;"	d
MX6SL_PAD_FEC_MDC__SD1_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__SD1_RESET /;"	d
MX6SL_PAD_FEC_MDC__SD3_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__SD3_RESET /;"	d
MX6SL_PAD_FEC_MDC__SD4_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDC__SD4_DATA4 /;"	d
MX6SL_PAD_FEC_MDIO__ARM_TRACE26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__ARM_TRACE26 /;"	d
MX6SL_PAD_FEC_MDIO__AUD6_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__AUD6_RXFS /;"	d
MX6SL_PAD_FEC_MDIO__ECSPI4_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__ECSPI4_SS0 /;"	d
MX6SL_PAD_FEC_MDIO__FEC_MDIO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__FEC_MDIO /;"	d
MX6SL_PAD_FEC_MDIO__GPIO4_IO20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__GPIO4_IO20 /;"	d
MX6SL_PAD_FEC_MDIO__GPT_CAPTURE1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__GPT_CAPTURE1 /;"	d
MX6SL_PAD_FEC_MDIO__SD4_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_MDIO__SD4_CLK /;"	d
MX6SL_PAD_FEC_REF_CLK__CCM_PMIC_READY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__CCM_PMIC_READY /;"	d
MX6SL_PAD_FEC_REF_CLK__FEC_REF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__FEC_REF_OUT /;"	d
MX6SL_PAD_FEC_REF_CLK__GPIO4_IO26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__GPIO4_IO26 /;"	d
MX6SL_PAD_FEC_REF_CLK__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__PWM4_OUT /;"	d
MX6SL_PAD_FEC_REF_CLK__SD4_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__SD4_RESET /;"	d
MX6SL_PAD_FEC_REF_CLK__SPDIF_EXT_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__SPDIF_EXT_CLK /;"	d
MX6SL_PAD_FEC_REF_CLK__WDOG1_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_REF_CLK__WDOG1_B /;"	d
MX6SL_PAD_FEC_RXD0__ARM_TRACE24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__ARM_TRACE24 /;"	d
MX6SL_PAD_FEC_RXD0__FEC_RX_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__FEC_RX_DATA0 /;"	d
MX6SL_PAD_FEC_RXD0__GPIO4_IO17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__GPIO4_IO17 /;"	d
MX6SL_PAD_FEC_RXD0__SD1_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__SD1_VSELECT /;"	d
MX6SL_PAD_FEC_RXD0__SD3_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__SD3_VSELECT /;"	d
MX6SL_PAD_FEC_RXD0__SD4_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__SD4_DATA5 /;"	d
MX6SL_PAD_FEC_RXD0__USB_OTG1_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD0__USB_OTG1_ID /;"	d
MX6SL_PAD_FEC_RXD1__AUD6_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__AUD6_TXFS /;"	d
MX6SL_PAD_FEC_RXD1__ECSPI4_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__ECSPI4_SS1 /;"	d
MX6SL_PAD_FEC_RXD1__FEC_COL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__FEC_COL /;"	d
MX6SL_PAD_FEC_RXD1__FEC_RX_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__FEC_RX_DATA1 /;"	d
MX6SL_PAD_FEC_RXD1__GPIO4_IO18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__GPIO4_IO18 /;"	d
MX6SL_PAD_FEC_RXD1__GPT_COMPARE3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__GPT_COMPARE3 /;"	d
MX6SL_PAD_FEC_RXD1__SD4_DATA2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RXD1__SD4_DATA2 /;"	d
MX6SL_PAD_FEC_RX_ER__ARM_TRACE25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__ARM_TRACE25 /;"	d
MX6SL_PAD_FEC_RX_ER__AUD6_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__AUD6_RXD /;"	d
MX6SL_PAD_FEC_RX_ER__ECSPI4_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__ECSPI4_MOSI /;"	d
MX6SL_PAD_FEC_RX_ER__FEC_RX_ER	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__FEC_RX_ER /;"	d
MX6SL_PAD_FEC_RX_ER__GPIO4_IO19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__GPIO4_IO19 /;"	d
MX6SL_PAD_FEC_RX_ER__GPT_COMPARE1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__GPT_COMPARE1 /;"	d
MX6SL_PAD_FEC_RX_ER__SD4_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_RX_ER__SD4_DATA0 /;"	d
MX6SL_PAD_FEC_TXD0__ARM_TRACE30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__ARM_TRACE30 /;"	d
MX6SL_PAD_FEC_TXD0__AUD6_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__AUD6_TXD /;"	d
MX6SL_PAD_FEC_TXD0__ECSPI4_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__ECSPI4_SS2 /;"	d
MX6SL_PAD_FEC_TXD0__FEC_TX_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__FEC_TX_DATA0 /;"	d
MX6SL_PAD_FEC_TXD0__GPIO4_IO24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__GPIO4_IO24 /;"	d
MX6SL_PAD_FEC_TXD0__GPT_CLKIN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__GPT_CLKIN /;"	d
MX6SL_PAD_FEC_TXD0__SD4_DATA3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD0__SD4_DATA3 /;"	d
MX6SL_PAD_FEC_TXD1__FEC_RX_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__FEC_RX_CLK /;"	d
MX6SL_PAD_FEC_TXD1__FEC_TX_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__FEC_TX_DATA1 /;"	d
MX6SL_PAD_FEC_TXD1__GPIO4_IO16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__GPIO4_IO16 /;"	d
MX6SL_PAD_FEC_TXD1__SD1_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__SD1_CD_B /;"	d
MX6SL_PAD_FEC_TXD1__SD3_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__SD3_CD_B /;"	d
MX6SL_PAD_FEC_TXD1__SD4_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__SD4_DATA7 /;"	d
MX6SL_PAD_FEC_TXD1__SPDIF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TXD1__SPDIF_OUT /;"	d
MX6SL_PAD_FEC_TX_CLK__ARM_TRACE27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__ARM_TRACE27 /;"	d
MX6SL_PAD_FEC_TX_CLK__AUD6_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__AUD6_RXC /;"	d
MX6SL_PAD_FEC_TX_CLK__ECSPI4_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__ECSPI4_SCLK /;"	d
MX6SL_PAD_FEC_TX_CLK__FEC_TX_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__FEC_TX_CLK /;"	d
MX6SL_PAD_FEC_TX_CLK__GPIO4_IO21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__GPIO4_IO21 /;"	d
MX6SL_PAD_FEC_TX_CLK__GPT_CAPTURE2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__GPT_CAPTURE2 /;"	d
MX6SL_PAD_FEC_TX_CLK__SD4_CMD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_CLK__SD4_CMD /;"	d
MX6SL_PAD_FEC_TX_EN__ARM_TRACE28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__ARM_TRACE28 /;"	d
MX6SL_PAD_FEC_TX_EN__FEC_TX_EN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__FEC_TX_EN /;"	d
MX6SL_PAD_FEC_TX_EN__GPIO4_IO22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__GPIO4_IO22 /;"	d
MX6SL_PAD_FEC_TX_EN__SD1_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__SD1_WP /;"	d
MX6SL_PAD_FEC_TX_EN__SD3_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__SD3_WP /;"	d
MX6SL_PAD_FEC_TX_EN__SD4_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__SD4_DATA6 /;"	d
MX6SL_PAD_FEC_TX_EN__SPDIF_IN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_FEC_TX_EN__SPDIF_IN /;"	d
MX6SL_PAD_HSIC_DAT__GPIO3_IO19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_DAT__GPIO3_IO19 /;"	d
MX6SL_PAD_HSIC_DAT__I2C1_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_DAT__I2C1_SCL /;"	d
MX6SL_PAD_HSIC_DAT__PWM1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_DAT__PWM1_OUT /;"	d
MX6SL_PAD_HSIC_DAT__USB_H_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_DAT__USB_H_DATA /;"	d
MX6SL_PAD_HSIC_DAT__XTALOSC_REF_CLK_24M	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_DAT__XTALOSC_REF_CLK_24M /;"	d
MX6SL_PAD_HSIC_STROBE__GPIO3_IO20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_STROBE__GPIO3_IO20 /;"	d
MX6SL_PAD_HSIC_STROBE__I2C1_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_STROBE__I2C1_SDA /;"	d
MX6SL_PAD_HSIC_STROBE__PWM2_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_STROBE__PWM2_OUT /;"	d
MX6SL_PAD_HSIC_STROBE__USB_H_STROBE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_STROBE__USB_H_STROBE /;"	d
MX6SL_PAD_HSIC_STROBE__XTALOSC_REF_CLK_32K	imx6sl-pinfunc.h	/^#define MX6SL_PAD_HSIC_STROBE__XTALOSC_REF_CLK_32K /;"	d
MX6SL_PAD_I2C1_SCL__ECSPI1_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__ECSPI1_SS1 /;"	d
MX6SL_PAD_I2C1_SCL__ECSPI3_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__ECSPI3_SS2 /;"	d
MX6SL_PAD_I2C1_SCL__FEC_RX_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__FEC_RX_DATA0 /;"	d
MX6SL_PAD_I2C1_SCL__GPIO3_IO12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__GPIO3_IO12 /;"	d
MX6SL_PAD_I2C1_SCL__I2C1_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__I2C1_SCL /;"	d
MX6SL_PAD_I2C1_SCL__SD3_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__SD3_RESET /;"	d
MX6SL_PAD_I2C1_SCL__UART1_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__UART1_CTS_B /;"	d
MX6SL_PAD_I2C1_SCL__UART1_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SCL__UART1_RTS_B /;"	d
MX6SL_PAD_I2C1_SDA__ECSPI1_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__ECSPI1_SS2 /;"	d
MX6SL_PAD_I2C1_SDA__ECSPI3_SS3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__ECSPI3_SS3 /;"	d
MX6SL_PAD_I2C1_SDA__FEC_TX_EN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__FEC_TX_EN /;"	d
MX6SL_PAD_I2C1_SDA__GPIO3_IO13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__GPIO3_IO13 /;"	d
MX6SL_PAD_I2C1_SDA__I2C1_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__I2C1_SDA /;"	d
MX6SL_PAD_I2C1_SDA__SD3_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__SD3_VSELECT /;"	d
MX6SL_PAD_I2C1_SDA__UART1_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__UART1_CTS_B /;"	d
MX6SL_PAD_I2C1_SDA__UART1_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C1_SDA__UART1_RTS_B /;"	d
MX6SL_PAD_I2C2_SCL__AUD4_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__AUD4_RXFS /;"	d
MX6SL_PAD_I2C2_SCL__ECSPI1_RDY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__ECSPI1_RDY /;"	d
MX6SL_PAD_I2C2_SCL__FEC_TX_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__FEC_TX_DATA1 /;"	d
MX6SL_PAD_I2C2_SCL__GPIO3_IO14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__GPIO3_IO14 /;"	d
MX6SL_PAD_I2C2_SCL__I2C2_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__I2C2_SCL /;"	d
MX6SL_PAD_I2C2_SCL__SD3_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__SD3_WP /;"	d
MX6SL_PAD_I2C2_SCL__SPDIF_IN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SCL__SPDIF_IN /;"	d
MX6SL_PAD_I2C2_SDA__AUD4_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SDA__AUD4_RXC /;"	d
MX6SL_PAD_I2C2_SDA__FEC_REF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SDA__FEC_REF_OUT /;"	d
MX6SL_PAD_I2C2_SDA__GPIO3_IO15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SDA__GPIO3_IO15 /;"	d
MX6SL_PAD_I2C2_SDA__I2C2_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SDA__I2C2_SDA /;"	d
MX6SL_PAD_I2C2_SDA__SD3_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SDA__SD3_CD_B /;"	d
MX6SL_PAD_I2C2_SDA__SPDIF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_I2C2_SDA__SPDIF_OUT /;"	d
MX6SL_PAD_KEY_COL0__EIM_AD00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL0__EIM_AD00 /;"	d
MX6SL_PAD_KEY_COL0__GPIO3_IO24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL0__GPIO3_IO24 /;"	d
MX6SL_PAD_KEY_COL0__I2C2_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL0__I2C2_SCL /;"	d
MX6SL_PAD_KEY_COL0__KEY_COL0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL0__KEY_COL0 /;"	d
MX6SL_PAD_KEY_COL0__LCD_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL0__LCD_DATA00 /;"	d
MX6SL_PAD_KEY_COL0__SD1_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL0__SD1_CD_B /;"	d
MX6SL_PAD_KEY_COL1__ECSPI4_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL1__ECSPI4_MOSI /;"	d
MX6SL_PAD_KEY_COL1__EIM_AD02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL1__EIM_AD02 /;"	d
MX6SL_PAD_KEY_COL1__GPIO3_IO26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL1__GPIO3_IO26 /;"	d
MX6SL_PAD_KEY_COL1__KEY_COL1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL1__KEY_COL1 /;"	d
MX6SL_PAD_KEY_COL1__LCD_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL1__LCD_DATA02 /;"	d
MX6SL_PAD_KEY_COL1__SD3_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL1__SD3_DATA4 /;"	d
MX6SL_PAD_KEY_COL2__ECSPI4_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL2__ECSPI4_SS0 /;"	d
MX6SL_PAD_KEY_COL2__EIM_AD04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL2__EIM_AD04 /;"	d
MX6SL_PAD_KEY_COL2__GPIO3_IO28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL2__GPIO3_IO28 /;"	d
MX6SL_PAD_KEY_COL2__KEY_COL2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL2__KEY_COL2 /;"	d
MX6SL_PAD_KEY_COL2__LCD_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL2__LCD_DATA04 /;"	d
MX6SL_PAD_KEY_COL2__SD3_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL2__SD3_DATA6 /;"	d
MX6SL_PAD_KEY_COL3__AUD6_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__AUD6_RXFS /;"	d
MX6SL_PAD_KEY_COL3__EIM_AD06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__EIM_AD06 /;"	d
MX6SL_PAD_KEY_COL3__GPIO3_IO30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__GPIO3_IO30 /;"	d
MX6SL_PAD_KEY_COL3__KEY_COL3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__KEY_COL3 /;"	d
MX6SL_PAD_KEY_COL3__LCD_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__LCD_DATA06 /;"	d
MX6SL_PAD_KEY_COL3__SD1_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__SD1_RESET /;"	d
MX6SL_PAD_KEY_COL3__SD4_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL3__SD4_DATA6 /;"	d
MX6SL_PAD_KEY_COL4__AUD6_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__AUD6_RXD /;"	d
MX6SL_PAD_KEY_COL4__EIM_AD08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__EIM_AD08 /;"	d
MX6SL_PAD_KEY_COL4__GPIO4_IO00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__GPIO4_IO00 /;"	d
MX6SL_PAD_KEY_COL4__KEY_COL4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__KEY_COL4 /;"	d
MX6SL_PAD_KEY_COL4__LCD_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__LCD_DATA08 /;"	d
MX6SL_PAD_KEY_COL4__SD4_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__SD4_CLK /;"	d
MX6SL_PAD_KEY_COL4__USB_OTG1_PWR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL4__USB_OTG1_PWR /;"	d
MX6SL_PAD_KEY_COL5__AUD6_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__AUD6_TXFS /;"	d
MX6SL_PAD_KEY_COL5__EIM_AD10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__EIM_AD10 /;"	d
MX6SL_PAD_KEY_COL5__GPIO4_IO02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__GPIO4_IO02 /;"	d
MX6SL_PAD_KEY_COL5__KEY_COL5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__KEY_COL5 /;"	d
MX6SL_PAD_KEY_COL5__LCD_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__LCD_DATA10 /;"	d
MX6SL_PAD_KEY_COL5__SD4_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__SD4_DATA0 /;"	d
MX6SL_PAD_KEY_COL5__USB_OTG2_PWR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL5__USB_OTG2_PWR /;"	d
MX6SL_PAD_KEY_COL6__EIM_AD12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__EIM_AD12 /;"	d
MX6SL_PAD_KEY_COL6__GPIO4_IO04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__GPIO4_IO04 /;"	d
MX6SL_PAD_KEY_COL6__KEY_COL6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__KEY_COL6 /;"	d
MX6SL_PAD_KEY_COL6__LCD_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__LCD_DATA12 /;"	d
MX6SL_PAD_KEY_COL6__SD3_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__SD3_RESET /;"	d
MX6SL_PAD_KEY_COL6__SD4_DATA2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__SD4_DATA2 /;"	d
MX6SL_PAD_KEY_COL6__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__UART4_RX_DATA /;"	d
MX6SL_PAD_KEY_COL6__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL6__UART4_TX_DATA /;"	d
MX6SL_PAD_KEY_COL7__EIM_AD14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__EIM_AD14 /;"	d
MX6SL_PAD_KEY_COL7__GPIO4_IO06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__GPIO4_IO06 /;"	d
MX6SL_PAD_KEY_COL7__KEY_COL7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__KEY_COL7 /;"	d
MX6SL_PAD_KEY_COL7__LCD_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__LCD_DATA14 /;"	d
MX6SL_PAD_KEY_COL7__SD1_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__SD1_WP /;"	d
MX6SL_PAD_KEY_COL7__SD4_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__SD4_DATA4 /;"	d
MX6SL_PAD_KEY_COL7__UART4_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__UART4_CTS_B /;"	d
MX6SL_PAD_KEY_COL7__UART4_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_COL7__UART4_RTS_B /;"	d
MX6SL_PAD_KEY_ROW0__EIM_AD01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW0__EIM_AD01 /;"	d
MX6SL_PAD_KEY_ROW0__GPIO3_IO25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW0__GPIO3_IO25 /;"	d
MX6SL_PAD_KEY_ROW0__I2C2_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW0__I2C2_SDA /;"	d
MX6SL_PAD_KEY_ROW0__KEY_ROW0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW0__KEY_ROW0 /;"	d
MX6SL_PAD_KEY_ROW0__LCD_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW0__LCD_DATA01 /;"	d
MX6SL_PAD_KEY_ROW0__SD1_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW0__SD1_WP /;"	d
MX6SL_PAD_KEY_ROW1__ECSPI4_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW1__ECSPI4_MISO /;"	d
MX6SL_PAD_KEY_ROW1__EIM_AD03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW1__EIM_AD03 /;"	d
MX6SL_PAD_KEY_ROW1__GPIO3_IO27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW1__GPIO3_IO27 /;"	d
MX6SL_PAD_KEY_ROW1__KEY_ROW1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW1__KEY_ROW1 /;"	d
MX6SL_PAD_KEY_ROW1__LCD_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW1__LCD_DATA03 /;"	d
MX6SL_PAD_KEY_ROW1__SD3_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW1__SD3_DATA5 /;"	d
MX6SL_PAD_KEY_ROW2__ECSPI4_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW2__ECSPI4_SCLK /;"	d
MX6SL_PAD_KEY_ROW2__EIM_AD05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW2__EIM_AD05 /;"	d
MX6SL_PAD_KEY_ROW2__GPIO3_IO29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW2__GPIO3_IO29 /;"	d
MX6SL_PAD_KEY_ROW2__KEY_ROW2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW2__KEY_ROW2 /;"	d
MX6SL_PAD_KEY_ROW2__LCD_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW2__LCD_DATA05 /;"	d
MX6SL_PAD_KEY_ROW2__SD3_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW2__SD3_DATA7 /;"	d
MX6SL_PAD_KEY_ROW3__AUD6_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__AUD6_RXC /;"	d
MX6SL_PAD_KEY_ROW3__EIM_AD07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__EIM_AD07 /;"	d
MX6SL_PAD_KEY_ROW3__GPIO3_IO31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__GPIO3_IO31 /;"	d
MX6SL_PAD_KEY_ROW3__KEY_ROW3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__KEY_ROW3 /;"	d
MX6SL_PAD_KEY_ROW3__LCD_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__LCD_DATA07 /;"	d
MX6SL_PAD_KEY_ROW3__SD1_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__SD1_VSELECT /;"	d
MX6SL_PAD_KEY_ROW3__SD4_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW3__SD4_DATA7 /;"	d
MX6SL_PAD_KEY_ROW4__AUD6_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__AUD6_TXC /;"	d
MX6SL_PAD_KEY_ROW4__EIM_AD09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__EIM_AD09 /;"	d
MX6SL_PAD_KEY_ROW4__GPIO4_IO01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__GPIO4_IO01 /;"	d
MX6SL_PAD_KEY_ROW4__KEY_ROW4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__KEY_ROW4 /;"	d
MX6SL_PAD_KEY_ROW4__LCD_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__LCD_DATA09 /;"	d
MX6SL_PAD_KEY_ROW4__SD4_CMD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__SD4_CMD /;"	d
MX6SL_PAD_KEY_ROW4__USB_OTG1_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW4__USB_OTG1_OC /;"	d
MX6SL_PAD_KEY_ROW5__AUD6_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__AUD6_TXD /;"	d
MX6SL_PAD_KEY_ROW5__EIM_AD11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__EIM_AD11 /;"	d
MX6SL_PAD_KEY_ROW5__GPIO4_IO03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__GPIO4_IO03 /;"	d
MX6SL_PAD_KEY_ROW5__KEY_ROW5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__KEY_ROW5 /;"	d
MX6SL_PAD_KEY_ROW5__LCD_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__LCD_DATA11 /;"	d
MX6SL_PAD_KEY_ROW5__SD4_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__SD4_DATA1 /;"	d
MX6SL_PAD_KEY_ROW5__USB_OTG2_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW5__USB_OTG2_OC /;"	d
MX6SL_PAD_KEY_ROW6__EIM_AD13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__EIM_AD13 /;"	d
MX6SL_PAD_KEY_ROW6__GPIO4_IO05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__GPIO4_IO05 /;"	d
MX6SL_PAD_KEY_ROW6__KEY_ROW6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__KEY_ROW6 /;"	d
MX6SL_PAD_KEY_ROW6__LCD_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__LCD_DATA13 /;"	d
MX6SL_PAD_KEY_ROW6__SD3_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__SD3_VSELECT /;"	d
MX6SL_PAD_KEY_ROW6__SD4_DATA3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__SD4_DATA3 /;"	d
MX6SL_PAD_KEY_ROW6__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__UART4_RX_DATA /;"	d
MX6SL_PAD_KEY_ROW6__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW6__UART4_TX_DATA /;"	d
MX6SL_PAD_KEY_ROW7__EIM_AD15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__EIM_AD15 /;"	d
MX6SL_PAD_KEY_ROW7__GPIO4_IO07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__GPIO4_IO07 /;"	d
MX6SL_PAD_KEY_ROW7__KEY_ROW7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__KEY_ROW7 /;"	d
MX6SL_PAD_KEY_ROW7__LCD_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__LCD_DATA15 /;"	d
MX6SL_PAD_KEY_ROW7__SD1_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__SD1_CD_B /;"	d
MX6SL_PAD_KEY_ROW7__SD4_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__SD4_DATA5 /;"	d
MX6SL_PAD_KEY_ROW7__UART4_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__UART4_CTS_B /;"	d
MX6SL_PAD_KEY_ROW7__UART4_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_KEY_ROW7__UART4_RTS_B /;"	d
MX6SL_PAD_LCD_CLK__EIM_RW	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_CLK__EIM_RW /;"	d
MX6SL_PAD_LCD_CLK__GPIO2_IO15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_CLK__GPIO2_IO15 /;"	d
MX6SL_PAD_LCD_CLK__LCD_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_CLK__LCD_CLK /;"	d
MX6SL_PAD_LCD_CLK__LCD_WR_RWN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_CLK__LCD_WR_RWN /;"	d
MX6SL_PAD_LCD_CLK__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_CLK__PWM4_OUT /;"	d
MX6SL_PAD_LCD_CLK__SD4_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_CLK__SD4_DATA4 /;"	d
MX6SL_PAD_LCD_DAT0__ARM_TRACE00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__ARM_TRACE00 /;"	d
MX6SL_PAD_LCD_DAT0__ECSPI1_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__ECSPI1_MOSI /;"	d
MX6SL_PAD_LCD_DAT0__GPIO2_IO20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__GPIO2_IO20 /;"	d
MX6SL_PAD_LCD_DAT0__LCD_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__LCD_DATA00 /;"	d
MX6SL_PAD_LCD_DAT0__PWM1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__PWM1_OUT /;"	d
MX6SL_PAD_LCD_DAT0__SRC_BOOT_CFG00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__SRC_BOOT_CFG00 /;"	d
MX6SL_PAD_LCD_DAT0__UART5_DTR_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__UART5_DTR_B /;"	d
MX6SL_PAD_LCD_DAT0__USB_OTG2_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT0__USB_OTG2_ID /;"	d
MX6SL_PAD_LCD_DAT10__ARM_TRACE10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__ARM_TRACE10 /;"	d
MX6SL_PAD_LCD_DAT10__CSI_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__CSI_DATA07 /;"	d
MX6SL_PAD_LCD_DAT10__ECSPI2_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__ECSPI2_MISO /;"	d
MX6SL_PAD_LCD_DAT10__EIM_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__EIM_DATA04 /;"	d
MX6SL_PAD_LCD_DAT10__GPIO2_IO30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__GPIO2_IO30 /;"	d
MX6SL_PAD_LCD_DAT10__KEY_COL1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__KEY_COL1 /;"	d
MX6SL_PAD_LCD_DAT10__LCD_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__LCD_DATA10 /;"	d
MX6SL_PAD_LCD_DAT10__SRC_BOOT_CFG10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT10__SRC_BOOT_CFG10 /;"	d
MX6SL_PAD_LCD_DAT11__ARM_TRACE11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__ARM_TRACE11 /;"	d
MX6SL_PAD_LCD_DAT11__CSI_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__CSI_DATA06 /;"	d
MX6SL_PAD_LCD_DAT11__ECSPI2_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__ECSPI2_SS1 /;"	d
MX6SL_PAD_LCD_DAT11__EIM_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__EIM_DATA05 /;"	d
MX6SL_PAD_LCD_DAT11__GPIO2_IO31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__GPIO2_IO31 /;"	d
MX6SL_PAD_LCD_DAT11__KEY_ROW1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__KEY_ROW1 /;"	d
MX6SL_PAD_LCD_DAT11__LCD_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__LCD_DATA11 /;"	d
MX6SL_PAD_LCD_DAT11__SRC_BOOT_CFG11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT11__SRC_BOOT_CFG11 /;"	d
MX6SL_PAD_LCD_DAT12__ARM_TRACE12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__ARM_TRACE12 /;"	d
MX6SL_PAD_LCD_DAT12__CSI_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__CSI_DATA05 /;"	d
MX6SL_PAD_LCD_DAT12__EIM_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__EIM_DATA06 /;"	d
MX6SL_PAD_LCD_DAT12__GPIO3_IO00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__GPIO3_IO00 /;"	d
MX6SL_PAD_LCD_DAT12__KEY_COL2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__KEY_COL2 /;"	d
MX6SL_PAD_LCD_DAT12__LCD_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__LCD_DATA12 /;"	d
MX6SL_PAD_LCD_DAT12__SRC_BOOT_CFG12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__SRC_BOOT_CFG12 /;"	d
MX6SL_PAD_LCD_DAT12__UART5_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__UART5_CTS_B /;"	d
MX6SL_PAD_LCD_DAT12__UART5_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT12__UART5_RTS_B /;"	d
MX6SL_PAD_LCD_DAT13__ARM_TRACE13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__ARM_TRACE13 /;"	d
MX6SL_PAD_LCD_DAT13__CSI_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__CSI_DATA04 /;"	d
MX6SL_PAD_LCD_DAT13__EIM_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__EIM_DATA07 /;"	d
MX6SL_PAD_LCD_DAT13__GPIO3_IO01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__GPIO3_IO01 /;"	d
MX6SL_PAD_LCD_DAT13__KEY_ROW2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__KEY_ROW2 /;"	d
MX6SL_PAD_LCD_DAT13__LCD_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__LCD_DATA13 /;"	d
MX6SL_PAD_LCD_DAT13__SRC_BOOT_CFG13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__SRC_BOOT_CFG13 /;"	d
MX6SL_PAD_LCD_DAT13__UART5_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__UART5_CTS_B /;"	d
MX6SL_PAD_LCD_DAT13__UART5_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT13__UART5_RTS_B /;"	d
MX6SL_PAD_LCD_DAT14__ARM_TRACE14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__ARM_TRACE14 /;"	d
MX6SL_PAD_LCD_DAT14__CSI_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__CSI_DATA03 /;"	d
MX6SL_PAD_LCD_DAT14__EIM_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__EIM_DATA08 /;"	d
MX6SL_PAD_LCD_DAT14__GPIO3_IO02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__GPIO3_IO02 /;"	d
MX6SL_PAD_LCD_DAT14__KEY_COL3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__KEY_COL3 /;"	d
MX6SL_PAD_LCD_DAT14__LCD_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__LCD_DATA14 /;"	d
MX6SL_PAD_LCD_DAT14__SRC_BOOT_CFG14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__SRC_BOOT_CFG14 /;"	d
MX6SL_PAD_LCD_DAT14__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__UART5_RX_DATA /;"	d
MX6SL_PAD_LCD_DAT14__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT14__UART5_TX_DATA /;"	d
MX6SL_PAD_LCD_DAT15__ARM_TRACE15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__ARM_TRACE15 /;"	d
MX6SL_PAD_LCD_DAT15__CSI_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__CSI_DATA02 /;"	d
MX6SL_PAD_LCD_DAT15__EIM_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__EIM_DATA09 /;"	d
MX6SL_PAD_LCD_DAT15__GPIO3_IO03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__GPIO3_IO03 /;"	d
MX6SL_PAD_LCD_DAT15__KEY_ROW3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__KEY_ROW3 /;"	d
MX6SL_PAD_LCD_DAT15__LCD_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__LCD_DATA15 /;"	d
MX6SL_PAD_LCD_DAT15__SRC_BOOT_CFG15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__SRC_BOOT_CFG15 /;"	d
MX6SL_PAD_LCD_DAT15__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__UART5_RX_DATA /;"	d
MX6SL_PAD_LCD_DAT15__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT15__UART5_TX_DATA /;"	d
MX6SL_PAD_LCD_DAT16__ARM_TRACE16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__ARM_TRACE16 /;"	d
MX6SL_PAD_LCD_DAT16__CSI_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__CSI_DATA01 /;"	d
MX6SL_PAD_LCD_DAT16__EIM_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__EIM_DATA10 /;"	d
MX6SL_PAD_LCD_DAT16__GPIO3_IO04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__GPIO3_IO04 /;"	d
MX6SL_PAD_LCD_DAT16__I2C2_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__I2C2_SCL /;"	d
MX6SL_PAD_LCD_DAT16__KEY_COL4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__KEY_COL4 /;"	d
MX6SL_PAD_LCD_DAT16__LCD_DATA16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__LCD_DATA16 /;"	d
MX6SL_PAD_LCD_DAT16__SRC_BOOT_CFG24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT16__SRC_BOOT_CFG24 /;"	d
MX6SL_PAD_LCD_DAT17__ARM_TRACE17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__ARM_TRACE17 /;"	d
MX6SL_PAD_LCD_DAT17__CSI_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__CSI_DATA00 /;"	d
MX6SL_PAD_LCD_DAT17__EIM_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__EIM_DATA11 /;"	d
MX6SL_PAD_LCD_DAT17__GPIO3_IO05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__GPIO3_IO05 /;"	d
MX6SL_PAD_LCD_DAT17__I2C2_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__I2C2_SDA /;"	d
MX6SL_PAD_LCD_DAT17__KEY_ROW4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__KEY_ROW4 /;"	d
MX6SL_PAD_LCD_DAT17__LCD_DATA17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__LCD_DATA17 /;"	d
MX6SL_PAD_LCD_DAT17__SRC_BOOT_CFG25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT17__SRC_BOOT_CFG25 /;"	d
MX6SL_PAD_LCD_DAT18__ARM_TRACE18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__ARM_TRACE18 /;"	d
MX6SL_PAD_LCD_DAT18__CSI_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__CSI_DATA15 /;"	d
MX6SL_PAD_LCD_DAT18__EIM_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__EIM_DATA12 /;"	d
MX6SL_PAD_LCD_DAT18__GPIO3_IO06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__GPIO3_IO06 /;"	d
MX6SL_PAD_LCD_DAT18__GPT_CAPTURE1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__GPT_CAPTURE1 /;"	d
MX6SL_PAD_LCD_DAT18__KEY_COL5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__KEY_COL5 /;"	d
MX6SL_PAD_LCD_DAT18__LCD_DATA18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__LCD_DATA18 /;"	d
MX6SL_PAD_LCD_DAT18__SRC_BOOT_CFG26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT18__SRC_BOOT_CFG26 /;"	d
MX6SL_PAD_LCD_DAT19__ARM_TRACE19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__ARM_TRACE19 /;"	d
MX6SL_PAD_LCD_DAT19__CSI_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__CSI_DATA14 /;"	d
MX6SL_PAD_LCD_DAT19__EIM_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__EIM_DATA13 /;"	d
MX6SL_PAD_LCD_DAT19__GPIO3_IO07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__GPIO3_IO07 /;"	d
MX6SL_PAD_LCD_DAT19__GPT_CAPTURE2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__GPT_CAPTURE2 /;"	d
MX6SL_PAD_LCD_DAT19__KEY_ROW5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__KEY_ROW5 /;"	d
MX6SL_PAD_LCD_DAT19__LCD_DATA19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__LCD_DATA19 /;"	d
MX6SL_PAD_LCD_DAT19__SRC_BOOT_CFG27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT19__SRC_BOOT_CFG27 /;"	d
MX6SL_PAD_LCD_DAT1__ARM_TRACE01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__ARM_TRACE01 /;"	d
MX6SL_PAD_LCD_DAT1__AUD4_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__AUD4_RXFS /;"	d
MX6SL_PAD_LCD_DAT1__ECSPI1_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__ECSPI1_MISO /;"	d
MX6SL_PAD_LCD_DAT1__GPIO2_IO21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__GPIO2_IO21 /;"	d
MX6SL_PAD_LCD_DAT1__LCD_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__LCD_DATA01 /;"	d
MX6SL_PAD_LCD_DAT1__PWM2_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__PWM2_OUT /;"	d
MX6SL_PAD_LCD_DAT1__SRC_BOOT_CFG01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__SRC_BOOT_CFG01 /;"	d
MX6SL_PAD_LCD_DAT1__USB_OTG1_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT1__USB_OTG1_ID /;"	d
MX6SL_PAD_LCD_DAT20__ARM_TRACE20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__ARM_TRACE20 /;"	d
MX6SL_PAD_LCD_DAT20__CSI_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__CSI_DATA13 /;"	d
MX6SL_PAD_LCD_DAT20__EIM_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__EIM_DATA14 /;"	d
MX6SL_PAD_LCD_DAT20__GPIO3_IO08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__GPIO3_IO08 /;"	d
MX6SL_PAD_LCD_DAT20__GPT_COMPARE1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__GPT_COMPARE1 /;"	d
MX6SL_PAD_LCD_DAT20__KEY_COL6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__KEY_COL6 /;"	d
MX6SL_PAD_LCD_DAT20__LCD_DATA20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__LCD_DATA20 /;"	d
MX6SL_PAD_LCD_DAT20__SRC_BOOT_CFG28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT20__SRC_BOOT_CFG28 /;"	d
MX6SL_PAD_LCD_DAT21__ARM_TRACE21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__ARM_TRACE21 /;"	d
MX6SL_PAD_LCD_DAT21__CSI_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__CSI_DATA12 /;"	d
MX6SL_PAD_LCD_DAT21__EIM_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__EIM_DATA15 /;"	d
MX6SL_PAD_LCD_DAT21__GPIO3_IO09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__GPIO3_IO09 /;"	d
MX6SL_PAD_LCD_DAT21__GPT_COMPARE2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__GPT_COMPARE2 /;"	d
MX6SL_PAD_LCD_DAT21__KEY_ROW6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__KEY_ROW6 /;"	d
MX6SL_PAD_LCD_DAT21__LCD_DATA21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__LCD_DATA21 /;"	d
MX6SL_PAD_LCD_DAT21__SRC_BOOT_CFG29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT21__SRC_BOOT_CFG29 /;"	d
MX6SL_PAD_LCD_DAT22__ARM_TRACE22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__ARM_TRACE22 /;"	d
MX6SL_PAD_LCD_DAT22__CSI_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__CSI_DATA11 /;"	d
MX6SL_PAD_LCD_DAT22__EIM_EB3_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__EIM_EB3_B /;"	d
MX6SL_PAD_LCD_DAT22__GPIO3_IO10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__GPIO3_IO10 /;"	d
MX6SL_PAD_LCD_DAT22__GPT_COMPARE3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__GPT_COMPARE3 /;"	d
MX6SL_PAD_LCD_DAT22__KEY_COL7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__KEY_COL7 /;"	d
MX6SL_PAD_LCD_DAT22__LCD_DATA22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__LCD_DATA22 /;"	d
MX6SL_PAD_LCD_DAT22__SRC_BOOT_CFG30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT22__SRC_BOOT_CFG30 /;"	d
MX6SL_PAD_LCD_DAT23__ARM_TRACE23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__ARM_TRACE23 /;"	d
MX6SL_PAD_LCD_DAT23__CSI_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__CSI_DATA10 /;"	d
MX6SL_PAD_LCD_DAT23__EIM_EB2_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__EIM_EB2_B /;"	d
MX6SL_PAD_LCD_DAT23__GPIO3_IO11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__GPIO3_IO11 /;"	d
MX6SL_PAD_LCD_DAT23__GPT_CLKIN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__GPT_CLKIN /;"	d
MX6SL_PAD_LCD_DAT23__KEY_ROW7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__KEY_ROW7 /;"	d
MX6SL_PAD_LCD_DAT23__LCD_DATA23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__LCD_DATA23 /;"	d
MX6SL_PAD_LCD_DAT23__SRC_BOOT_CFG31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT23__SRC_BOOT_CFG31 /;"	d
MX6SL_PAD_LCD_DAT2__ARM_TRACE02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__ARM_TRACE02 /;"	d
MX6SL_PAD_LCD_DAT2__AUD4_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__AUD4_RXC /;"	d
MX6SL_PAD_LCD_DAT2__ECSPI1_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__ECSPI1_SS0 /;"	d
MX6SL_PAD_LCD_DAT2__EPIT2_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__EPIT2_OUT /;"	d
MX6SL_PAD_LCD_DAT2__GPIO2_IO22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__GPIO2_IO22 /;"	d
MX6SL_PAD_LCD_DAT2__LCD_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__LCD_DATA02 /;"	d
MX6SL_PAD_LCD_DAT2__PWM3_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__PWM3_OUT /;"	d
MX6SL_PAD_LCD_DAT2__SRC_BOOT_CFG02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT2__SRC_BOOT_CFG02 /;"	d
MX6SL_PAD_LCD_DAT3__ARM_TRACE03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__ARM_TRACE03 /;"	d
MX6SL_PAD_LCD_DAT3__AUD4_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__AUD4_RXD /;"	d
MX6SL_PAD_LCD_DAT3__ECSPI1_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__ECSPI1_SCLK /;"	d
MX6SL_PAD_LCD_DAT3__GPIO2_IO23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__GPIO2_IO23 /;"	d
MX6SL_PAD_LCD_DAT3__LCD_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__LCD_DATA03 /;"	d
MX6SL_PAD_LCD_DAT3__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__PWM4_OUT /;"	d
MX6SL_PAD_LCD_DAT3__SRC_BOOT_CFG03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__SRC_BOOT_CFG03 /;"	d
MX6SL_PAD_LCD_DAT3__UART5_DSR_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT3__UART5_DSR_B /;"	d
MX6SL_PAD_LCD_DAT4__ARM_TRACE04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__ARM_TRACE04 /;"	d
MX6SL_PAD_LCD_DAT4__AUD4_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__AUD4_TXC /;"	d
MX6SL_PAD_LCD_DAT4__CSI_VSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__CSI_VSYNC /;"	d
MX6SL_PAD_LCD_DAT4__ECSPI1_SS1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__ECSPI1_SS1 /;"	d
MX6SL_PAD_LCD_DAT4__GPIO2_IO24	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__GPIO2_IO24 /;"	d
MX6SL_PAD_LCD_DAT4__LCD_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__LCD_DATA04 /;"	d
MX6SL_PAD_LCD_DAT4__SRC_BOOT_CFG04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__SRC_BOOT_CFG04 /;"	d
MX6SL_PAD_LCD_DAT4__WDOG2_RESET_B_DEB	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT4__WDOG2_RESET_B_DEB /;"	d
MX6SL_PAD_LCD_DAT5__ARM_TRACE05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__ARM_TRACE05 /;"	d
MX6SL_PAD_LCD_DAT5__AUD4_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__AUD4_TXFS /;"	d
MX6SL_PAD_LCD_DAT5__CSI_HSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__CSI_HSYNC /;"	d
MX6SL_PAD_LCD_DAT5__ECSPI1_SS2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__ECSPI1_SS2 /;"	d
MX6SL_PAD_LCD_DAT5__EIM_CS3_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__EIM_CS3_B /;"	d
MX6SL_PAD_LCD_DAT5__GPIO2_IO25	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__GPIO2_IO25 /;"	d
MX6SL_PAD_LCD_DAT5__LCD_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__LCD_DATA05 /;"	d
MX6SL_PAD_LCD_DAT5__SRC_BOOT_CFG05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT5__SRC_BOOT_CFG05 /;"	d
MX6SL_PAD_LCD_DAT6__ARM_TRACE06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__ARM_TRACE06 /;"	d
MX6SL_PAD_LCD_DAT6__AUD4_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__AUD4_TXD /;"	d
MX6SL_PAD_LCD_DAT6__CSI_PIXCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__CSI_PIXCLK /;"	d
MX6SL_PAD_LCD_DAT6__ECSPI1_SS3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__ECSPI1_SS3 /;"	d
MX6SL_PAD_LCD_DAT6__EIM_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__EIM_DATA00 /;"	d
MX6SL_PAD_LCD_DAT6__GPIO2_IO26	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__GPIO2_IO26 /;"	d
MX6SL_PAD_LCD_DAT6__LCD_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__LCD_DATA06 /;"	d
MX6SL_PAD_LCD_DAT6__SRC_BOOT_CFG06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT6__SRC_BOOT_CFG06 /;"	d
MX6SL_PAD_LCD_DAT7__ARM_TRACE07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__ARM_TRACE07 /;"	d
MX6SL_PAD_LCD_DAT7__AUDIO_CLK_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__AUDIO_CLK_OUT /;"	d
MX6SL_PAD_LCD_DAT7__CSI_MCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__CSI_MCLK /;"	d
MX6SL_PAD_LCD_DAT7__ECSPI1_RDY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__ECSPI1_RDY /;"	d
MX6SL_PAD_LCD_DAT7__EIM_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__EIM_DATA01 /;"	d
MX6SL_PAD_LCD_DAT7__GPIO2_IO27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__GPIO2_IO27 /;"	d
MX6SL_PAD_LCD_DAT7__LCD_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__LCD_DATA07 /;"	d
MX6SL_PAD_LCD_DAT7__SRC_BOOT_CFG07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT7__SRC_BOOT_CFG07 /;"	d
MX6SL_PAD_LCD_DAT8__ARM_TRACE08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__ARM_TRACE08 /;"	d
MX6SL_PAD_LCD_DAT8__CSI_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__CSI_DATA09 /;"	d
MX6SL_PAD_LCD_DAT8__ECSPI2_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__ECSPI2_SCLK /;"	d
MX6SL_PAD_LCD_DAT8__EIM_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__EIM_DATA02 /;"	d
MX6SL_PAD_LCD_DAT8__GPIO2_IO28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__GPIO2_IO28 /;"	d
MX6SL_PAD_LCD_DAT8__KEY_COL0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__KEY_COL0 /;"	d
MX6SL_PAD_LCD_DAT8__LCD_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__LCD_DATA08 /;"	d
MX6SL_PAD_LCD_DAT8__SRC_BOOT_CFG08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT8__SRC_BOOT_CFG08 /;"	d
MX6SL_PAD_LCD_DAT9__ARM_TRACE09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__ARM_TRACE09 /;"	d
MX6SL_PAD_LCD_DAT9__CSI_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__CSI_DATA08 /;"	d
MX6SL_PAD_LCD_DAT9__ECSPI2_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__ECSPI2_MOSI /;"	d
MX6SL_PAD_LCD_DAT9__EIM_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__EIM_DATA03 /;"	d
MX6SL_PAD_LCD_DAT9__GPIO2_IO29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__GPIO2_IO29 /;"	d
MX6SL_PAD_LCD_DAT9__KEY_ROW0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__KEY_ROW0 /;"	d
MX6SL_PAD_LCD_DAT9__LCD_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__LCD_DATA09 /;"	d
MX6SL_PAD_LCD_DAT9__SRC_BOOT_CFG09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_DAT9__SRC_BOOT_CFG09 /;"	d
MX6SL_PAD_LCD_ENABLE__EIM_OE_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__EIM_OE_B /;"	d
MX6SL_PAD_LCD_ENABLE__GPIO2_IO16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__GPIO2_IO16 /;"	d
MX6SL_PAD_LCD_ENABLE__LCD_ENABLE	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__LCD_ENABLE /;"	d
MX6SL_PAD_LCD_ENABLE__LCD_RD_E	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__LCD_RD_E /;"	d
MX6SL_PAD_LCD_ENABLE__SD4_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__SD4_DATA5 /;"	d
MX6SL_PAD_LCD_ENABLE__UART2_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__UART2_RX_DATA /;"	d
MX6SL_PAD_LCD_ENABLE__UART2_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_ENABLE__UART2_TX_DATA /;"	d
MX6SL_PAD_LCD_HSYNC__ARM_TRACE_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__ARM_TRACE_CLK /;"	d
MX6SL_PAD_LCD_HSYNC__EIM_CS0_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__EIM_CS0_B /;"	d
MX6SL_PAD_LCD_HSYNC__GPIO2_IO17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__GPIO2_IO17 /;"	d
MX6SL_PAD_LCD_HSYNC__LCD_CS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__LCD_CS /;"	d
MX6SL_PAD_LCD_HSYNC__LCD_HSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__LCD_HSYNC /;"	d
MX6SL_PAD_LCD_HSYNC__SD4_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__SD4_DATA6 /;"	d
MX6SL_PAD_LCD_HSYNC__UART2_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__UART2_RX_DATA /;"	d
MX6SL_PAD_LCD_HSYNC__UART2_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_HSYNC__UART2_TX_DATA /;"	d
MX6SL_PAD_LCD_RESET__CCM_PMIC_READY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__CCM_PMIC_READY /;"	d
MX6SL_PAD_LCD_RESET__EIM_DTACK_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__EIM_DTACK_B /;"	d
MX6SL_PAD_LCD_RESET__EIM_WAIT_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__EIM_WAIT_B /;"	d
MX6SL_PAD_LCD_RESET__GPIO2_IO19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__GPIO2_IO19 /;"	d
MX6SL_PAD_LCD_RESET__LCD_BUSY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__LCD_BUSY /;"	d
MX6SL_PAD_LCD_RESET__LCD_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__LCD_RESET /;"	d
MX6SL_PAD_LCD_RESET__UART2_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__UART2_CTS_B /;"	d
MX6SL_PAD_LCD_RESET__UART2_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_RESET__UART2_RTS_B /;"	d
MX6SL_PAD_LCD_VSYNC__ARM_TRACE_CTL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__ARM_TRACE_CTL /;"	d
MX6SL_PAD_LCD_VSYNC__EIM_CS1_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__EIM_CS1_B /;"	d
MX6SL_PAD_LCD_VSYNC__GPIO2_IO18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__GPIO2_IO18 /;"	d
MX6SL_PAD_LCD_VSYNC__LCD_RS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__LCD_RS /;"	d
MX6SL_PAD_LCD_VSYNC__LCD_VSYNC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__LCD_VSYNC /;"	d
MX6SL_PAD_LCD_VSYNC__SD4_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__SD4_DATA7 /;"	d
MX6SL_PAD_LCD_VSYNC__UART2_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__UART2_CTS_B /;"	d
MX6SL_PAD_LCD_VSYNC__UART2_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_LCD_VSYNC__UART2_RTS_B /;"	d
MX6SL_PAD_PWM1__AUDIO_CLK_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__AUDIO_CLK_OUT /;"	d
MX6SL_PAD_PWM1__CCM_CLKO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__CCM_CLKO /;"	d
MX6SL_PAD_PWM1__CSI_MCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__CSI_MCLK /;"	d
MX6SL_PAD_PWM1__EPIT1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__EPIT1_OUT /;"	d
MX6SL_PAD_PWM1__FEC_REF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__FEC_REF_OUT /;"	d
MX6SL_PAD_PWM1__GPIO3_IO23	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__GPIO3_IO23 /;"	d
MX6SL_PAD_PWM1__PWM1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_PWM1__PWM1_OUT /;"	d
MX6SL_PAD_REF_CLK_24M__CCM_PMIC_READY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__CCM_PMIC_READY /;"	d
MX6SL_PAD_REF_CLK_24M__GPIO3_IO21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__GPIO3_IO21 /;"	d
MX6SL_PAD_REF_CLK_24M__I2C3_SCL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__I2C3_SCL /;"	d
MX6SL_PAD_REF_CLK_24M__PWM3_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__PWM3_OUT /;"	d
MX6SL_PAD_REF_CLK_24M__SD3_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__SD3_WP /;"	d
MX6SL_PAD_REF_CLK_24M__USB_OTG2_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__USB_OTG2_ID /;"	d
MX6SL_PAD_REF_CLK_24M__XTALOSC_REF_CLK_24M	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_24M__XTALOSC_REF_CLK_24M /;"	d
MX6SL_PAD_REF_CLK_32K__GPIO3_IO22	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__GPIO3_IO22 /;"	d
MX6SL_PAD_REF_CLK_32K__I2C3_SDA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__I2C3_SDA /;"	d
MX6SL_PAD_REF_CLK_32K__PWM4_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__PWM4_OUT /;"	d
MX6SL_PAD_REF_CLK_32K__SD1_LCTL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__SD1_LCTL /;"	d
MX6SL_PAD_REF_CLK_32K__SD3_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__SD3_CD_B /;"	d
MX6SL_PAD_REF_CLK_32K__USB_OTG1_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__USB_OTG1_ID /;"	d
MX6SL_PAD_REF_CLK_32K__XTALOSC_REF_CLK_32K	imx6sl-pinfunc.h	/^#define MX6SL_PAD_REF_CLK_32K__XTALOSC_REF_CLK_32K /;"	d
MX6SL_PAD_SD1_CLK__EPDC_SDCE4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CLK__EPDC_SDCE4 /;"	d
MX6SL_PAD_SD1_CLK__FEC_MDIO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CLK__FEC_MDIO /;"	d
MX6SL_PAD_SD1_CLK__GPIO5_IO15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CLK__GPIO5_IO15 /;"	d
MX6SL_PAD_SD1_CLK__KEY_COL0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CLK__KEY_COL0 /;"	d
MX6SL_PAD_SD1_CLK__SD1_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CLK__SD1_CLK /;"	d
MX6SL_PAD_SD1_CMD__EPDC_SDCE5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CMD__EPDC_SDCE5 /;"	d
MX6SL_PAD_SD1_CMD__FEC_TX_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CMD__FEC_TX_CLK /;"	d
MX6SL_PAD_SD1_CMD__GPIO5_IO14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CMD__GPIO5_IO14 /;"	d
MX6SL_PAD_SD1_CMD__KEY_ROW0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CMD__KEY_ROW0 /;"	d
MX6SL_PAD_SD1_CMD__SD1_CMD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_CMD__SD1_CMD /;"	d
MX6SL_PAD_SD1_DAT0__EPDC_SDCE6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT0__EPDC_SDCE6 /;"	d
MX6SL_PAD_SD1_DAT0__FEC_RX_ER	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT0__FEC_RX_ER /;"	d
MX6SL_PAD_SD1_DAT0__GPIO5_IO11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT0__GPIO5_IO11 /;"	d
MX6SL_PAD_SD1_DAT0__KEY_COL1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT0__KEY_COL1 /;"	d
MX6SL_PAD_SD1_DAT0__SD1_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT0__SD1_DATA0 /;"	d
MX6SL_PAD_SD1_DAT1__EPDC_SDCE7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT1__EPDC_SDCE7 /;"	d
MX6SL_PAD_SD1_DAT1__FEC_RX_DV	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT1__FEC_RX_DV /;"	d
MX6SL_PAD_SD1_DAT1__GPIO5_IO08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT1__GPIO5_IO08 /;"	d
MX6SL_PAD_SD1_DAT1__KEY_ROW1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT1__KEY_ROW1 /;"	d
MX6SL_PAD_SD1_DAT1__SD1_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT1__SD1_DATA1 /;"	d
MX6SL_PAD_SD1_DAT2__EPDC_SDCE8	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT2__EPDC_SDCE8 /;"	d
MX6SL_PAD_SD1_DAT2__FEC_RX_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT2__FEC_RX_DATA1 /;"	d
MX6SL_PAD_SD1_DAT2__GPIO5_IO13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT2__GPIO5_IO13 /;"	d
MX6SL_PAD_SD1_DAT2__KEY_COL2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT2__KEY_COL2 /;"	d
MX6SL_PAD_SD1_DAT2__SD1_DATA2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT2__SD1_DATA2 /;"	d
MX6SL_PAD_SD1_DAT3__EPDC_SDCE9	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT3__EPDC_SDCE9 /;"	d
MX6SL_PAD_SD1_DAT3__FEC_TX_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT3__FEC_TX_DATA0 /;"	d
MX6SL_PAD_SD1_DAT3__GPIO5_IO06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT3__GPIO5_IO06 /;"	d
MX6SL_PAD_SD1_DAT3__KEY_ROW2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT3__KEY_ROW2 /;"	d
MX6SL_PAD_SD1_DAT3__SD1_DATA3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT3__SD1_DATA3 /;"	d
MX6SL_PAD_SD1_DAT4__EPDC_SDCLK_N	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__EPDC_SDCLK_N /;"	d
MX6SL_PAD_SD1_DAT4__FEC_MDC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__FEC_MDC /;"	d
MX6SL_PAD_SD1_DAT4__GPIO5_IO12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__GPIO5_IO12 /;"	d
MX6SL_PAD_SD1_DAT4__KEY_COL3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__KEY_COL3 /;"	d
MX6SL_PAD_SD1_DAT4__SD1_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__SD1_DATA4 /;"	d
MX6SL_PAD_SD1_DAT4__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__UART4_RX_DATA /;"	d
MX6SL_PAD_SD1_DAT4__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT4__UART4_TX_DATA /;"	d
MX6SL_PAD_SD1_DAT5__EPDC_SDOED	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__EPDC_SDOED /;"	d
MX6SL_PAD_SD1_DAT5__FEC_RX_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__FEC_RX_DATA0 /;"	d
MX6SL_PAD_SD1_DAT5__GPIO5_IO09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__GPIO5_IO09 /;"	d
MX6SL_PAD_SD1_DAT5__KEY_ROW3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__KEY_ROW3 /;"	d
MX6SL_PAD_SD1_DAT5__SD1_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__SD1_DATA5 /;"	d
MX6SL_PAD_SD1_DAT5__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__UART4_RX_DATA /;"	d
MX6SL_PAD_SD1_DAT5__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT5__UART4_TX_DATA /;"	d
MX6SL_PAD_SD1_DAT6__EPDC_SDOEZ	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__EPDC_SDOEZ /;"	d
MX6SL_PAD_SD1_DAT6__FEC_TX_EN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__FEC_TX_EN /;"	d
MX6SL_PAD_SD1_DAT6__GPIO5_IO07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__GPIO5_IO07 /;"	d
MX6SL_PAD_SD1_DAT6__KEY_COL4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__KEY_COL4 /;"	d
MX6SL_PAD_SD1_DAT6__SD1_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__SD1_DATA6 /;"	d
MX6SL_PAD_SD1_DAT6__UART4_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__UART4_CTS_B /;"	d
MX6SL_PAD_SD1_DAT6__UART4_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT6__UART4_RTS_B /;"	d
MX6SL_PAD_SD1_DAT7__CCM_PMIC_READY	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__CCM_PMIC_READY /;"	d
MX6SL_PAD_SD1_DAT7__FEC_TX_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__FEC_TX_DATA1 /;"	d
MX6SL_PAD_SD1_DAT7__GPIO5_IO10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__GPIO5_IO10 /;"	d
MX6SL_PAD_SD1_DAT7__KEY_ROW4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__KEY_ROW4 /;"	d
MX6SL_PAD_SD1_DAT7__SD1_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__SD1_DATA7 /;"	d
MX6SL_PAD_SD1_DAT7__UART4_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__UART4_CTS_B /;"	d
MX6SL_PAD_SD1_DAT7__UART4_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD1_DAT7__UART4_RTS_B /;"	d
MX6SL_PAD_SD2_CLK__AUD4_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CLK__AUD4_RXFS /;"	d
MX6SL_PAD_SD2_CLK__CSI_DATA00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CLK__CSI_DATA00 /;"	d
MX6SL_PAD_SD2_CLK__ECSPI3_SCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CLK__ECSPI3_SCLK /;"	d
MX6SL_PAD_SD2_CLK__GPIO5_IO05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CLK__GPIO5_IO05 /;"	d
MX6SL_PAD_SD2_CLK__SD2_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CLK__SD2_CLK /;"	d
MX6SL_PAD_SD2_CMD__AUD4_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CMD__AUD4_RXC /;"	d
MX6SL_PAD_SD2_CMD__CSI_DATA01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CMD__CSI_DATA01 /;"	d
MX6SL_PAD_SD2_CMD__ECSPI3_SS0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CMD__ECSPI3_SS0 /;"	d
MX6SL_PAD_SD2_CMD__EPIT1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CMD__EPIT1_OUT /;"	d
MX6SL_PAD_SD2_CMD__GPIO5_IO04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CMD__GPIO5_IO04 /;"	d
MX6SL_PAD_SD2_CMD__SD2_CMD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_CMD__SD2_CMD /;"	d
MX6SL_PAD_SD2_DAT0__AUD4_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__AUD4_RXD /;"	d
MX6SL_PAD_SD2_DAT0__CSI_DATA02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__CSI_DATA02 /;"	d
MX6SL_PAD_SD2_DAT0__ECSPI3_MOSI	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__ECSPI3_MOSI /;"	d
MX6SL_PAD_SD2_DAT0__GPIO5_IO01	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__GPIO5_IO01 /;"	d
MX6SL_PAD_SD2_DAT0__SD2_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__SD2_DATA0 /;"	d
MX6SL_PAD_SD2_DAT0__UART5_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__UART5_CTS_B /;"	d
MX6SL_PAD_SD2_DAT0__UART5_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT0__UART5_RTS_B /;"	d
MX6SL_PAD_SD2_DAT1__AUD4_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__AUD4_TXC /;"	d
MX6SL_PAD_SD2_DAT1__CSI_DATA03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__CSI_DATA03 /;"	d
MX6SL_PAD_SD2_DAT1__ECSPI3_MISO	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__ECSPI3_MISO /;"	d
MX6SL_PAD_SD2_DAT1__GPIO4_IO30	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__GPIO4_IO30 /;"	d
MX6SL_PAD_SD2_DAT1__SD2_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__SD2_DATA1 /;"	d
MX6SL_PAD_SD2_DAT1__UART5_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__UART5_CTS_B /;"	d
MX6SL_PAD_SD2_DAT1__UART5_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT1__UART5_RTS_B /;"	d
MX6SL_PAD_SD2_DAT2__AUD4_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__AUD4_TXFS /;"	d
MX6SL_PAD_SD2_DAT2__CSI_DATA04	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__CSI_DATA04 /;"	d
MX6SL_PAD_SD2_DAT2__FEC_COL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__FEC_COL /;"	d
MX6SL_PAD_SD2_DAT2__GPIO5_IO03	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__GPIO5_IO03 /;"	d
MX6SL_PAD_SD2_DAT2__SD2_DATA2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__SD2_DATA2 /;"	d
MX6SL_PAD_SD2_DAT2__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__UART5_RX_DATA /;"	d
MX6SL_PAD_SD2_DAT2__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT2__UART5_TX_DATA /;"	d
MX6SL_PAD_SD2_DAT3__AUD4_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__AUD4_TXD /;"	d
MX6SL_PAD_SD2_DAT3__CSI_DATA05	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__CSI_DATA05 /;"	d
MX6SL_PAD_SD2_DAT3__FEC_RX_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__FEC_RX_CLK /;"	d
MX6SL_PAD_SD2_DAT3__GPIO4_IO28	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__GPIO4_IO28 /;"	d
MX6SL_PAD_SD2_DAT3__SD2_DATA3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__SD2_DATA3 /;"	d
MX6SL_PAD_SD2_DAT3__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__UART5_RX_DATA /;"	d
MX6SL_PAD_SD2_DAT3__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT3__UART5_TX_DATA /;"	d
MX6SL_PAD_SD2_DAT4__CSI_DATA06	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__CSI_DATA06 /;"	d
MX6SL_PAD_SD2_DAT4__GPIO5_IO02	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__GPIO5_IO02 /;"	d
MX6SL_PAD_SD2_DAT4__SD2_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__SD2_DATA4 /;"	d
MX6SL_PAD_SD2_DAT4__SD3_DATA4	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__SD3_DATA4 /;"	d
MX6SL_PAD_SD2_DAT4__SPDIF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__SPDIF_OUT /;"	d
MX6SL_PAD_SD2_DAT4__UART2_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__UART2_RX_DATA /;"	d
MX6SL_PAD_SD2_DAT4__UART2_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT4__UART2_TX_DATA /;"	d
MX6SL_PAD_SD2_DAT5__CSI_DATA07	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__CSI_DATA07 /;"	d
MX6SL_PAD_SD2_DAT5__GPIO4_IO31	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__GPIO4_IO31 /;"	d
MX6SL_PAD_SD2_DAT5__SD2_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__SD2_DATA5 /;"	d
MX6SL_PAD_SD2_DAT5__SD3_DATA5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__SD3_DATA5 /;"	d
MX6SL_PAD_SD2_DAT5__SPDIF_IN	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__SPDIF_IN /;"	d
MX6SL_PAD_SD2_DAT5__UART2_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__UART2_RX_DATA /;"	d
MX6SL_PAD_SD2_DAT5__UART2_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT5__UART2_TX_DATA /;"	d
MX6SL_PAD_SD2_DAT6__CSI_DATA08	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__CSI_DATA08 /;"	d
MX6SL_PAD_SD2_DAT6__GPIO4_IO29	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__GPIO4_IO29 /;"	d
MX6SL_PAD_SD2_DAT6__SD2_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__SD2_DATA6 /;"	d
MX6SL_PAD_SD2_DAT6__SD2_WP	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__SD2_WP /;"	d
MX6SL_PAD_SD2_DAT6__SD3_DATA6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__SD3_DATA6 /;"	d
MX6SL_PAD_SD2_DAT6__UART2_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__UART2_CTS_B /;"	d
MX6SL_PAD_SD2_DAT6__UART2_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT6__UART2_RTS_B /;"	d
MX6SL_PAD_SD2_DAT7__CSI_DATA09	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__CSI_DATA09 /;"	d
MX6SL_PAD_SD2_DAT7__GPIO5_IO00	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__GPIO5_IO00 /;"	d
MX6SL_PAD_SD2_DAT7__SD2_CD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__SD2_CD_B /;"	d
MX6SL_PAD_SD2_DAT7__SD2_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__SD2_DATA7 /;"	d
MX6SL_PAD_SD2_DAT7__SD3_DATA7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__SD3_DATA7 /;"	d
MX6SL_PAD_SD2_DAT7__UART2_CTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__UART2_CTS_B /;"	d
MX6SL_PAD_SD2_DAT7__UART2_RTS_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_DAT7__UART2_RTS_B /;"	d
MX6SL_PAD_SD2_RST__CSI_MCLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_RST__CSI_MCLK /;"	d
MX6SL_PAD_SD2_RST__FEC_REF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_RST__FEC_REF_OUT /;"	d
MX6SL_PAD_SD2_RST__GPIO4_IO27	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_RST__GPIO4_IO27 /;"	d
MX6SL_PAD_SD2_RST__SD2_RESET	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_RST__SD2_RESET /;"	d
MX6SL_PAD_SD2_RST__SPDIF_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_RST__SPDIF_OUT /;"	d
MX6SL_PAD_SD2_RST__WDOG2_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD2_RST__WDOG2_B /;"	d
MX6SL_PAD_SD3_CLK__AUD5_RXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__AUD5_RXFS /;"	d
MX6SL_PAD_SD3_CLK__CSI_DATA10	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__CSI_DATA10 /;"	d
MX6SL_PAD_SD3_CLK__GPIO5_IO18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__GPIO5_IO18 /;"	d
MX6SL_PAD_SD3_CLK__KEY_COL5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__KEY_COL5 /;"	d
MX6SL_PAD_SD3_CLK__SD3_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__SD3_CLK /;"	d
MX6SL_PAD_SD3_CLK__USB_OTG1_PWR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__USB_OTG1_PWR /;"	d
MX6SL_PAD_SD3_CLK__WDOG1_RESET_B_DEB	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CLK__WDOG1_RESET_B_DEB /;"	d
MX6SL_PAD_SD3_CMD__AUD5_RXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__AUD5_RXC /;"	d
MX6SL_PAD_SD3_CMD__CSI_DATA11	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__CSI_DATA11 /;"	d
MX6SL_PAD_SD3_CMD__GPIO5_IO21	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__GPIO5_IO21 /;"	d
MX6SL_PAD_SD3_CMD__KEY_ROW5	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__KEY_ROW5 /;"	d
MX6SL_PAD_SD3_CMD__SD3_CMD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__SD3_CMD /;"	d
MX6SL_PAD_SD3_CMD__USB_OTG2_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__USB_OTG2_ID /;"	d
MX6SL_PAD_SD3_CMD__USB_OTG2_PWR	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_CMD__USB_OTG2_PWR /;"	d
MX6SL_PAD_SD3_DAT0__AUD5_RXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT0__AUD5_RXD /;"	d
MX6SL_PAD_SD3_DAT0__CSI_DATA12	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT0__CSI_DATA12 /;"	d
MX6SL_PAD_SD3_DAT0__GPIO5_IO19	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT0__GPIO5_IO19 /;"	d
MX6SL_PAD_SD3_DAT0__KEY_COL6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT0__KEY_COL6 /;"	d
MX6SL_PAD_SD3_DAT0__SD3_DATA0	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT0__SD3_DATA0 /;"	d
MX6SL_PAD_SD3_DAT0__USB_OTG1_ID	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT0__USB_OTG1_ID /;"	d
MX6SL_PAD_SD3_DAT1__AUD5_TXC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__AUD5_TXC /;"	d
MX6SL_PAD_SD3_DAT1__CSI_DATA13	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__CSI_DATA13 /;"	d
MX6SL_PAD_SD3_DAT1__GPIO5_IO20	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__GPIO5_IO20 /;"	d
MX6SL_PAD_SD3_DAT1__JTAG_DE_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__JTAG_DE_B /;"	d
MX6SL_PAD_SD3_DAT1__KEY_ROW6	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__KEY_ROW6 /;"	d
MX6SL_PAD_SD3_DAT1__SD1_VSELECT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__SD1_VSELECT /;"	d
MX6SL_PAD_SD3_DAT1__SD3_DATA1	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT1__SD3_DATA1 /;"	d
MX6SL_PAD_SD3_DAT2__AUD5_TXFS	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__AUD5_TXFS /;"	d
MX6SL_PAD_SD3_DAT2__CSI_DATA14	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__CSI_DATA14 /;"	d
MX6SL_PAD_SD3_DAT2__EPIT1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__EPIT1_OUT /;"	d
MX6SL_PAD_SD3_DAT2__GPIO5_IO16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__GPIO5_IO16 /;"	d
MX6SL_PAD_SD3_DAT2__KEY_COL7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__KEY_COL7 /;"	d
MX6SL_PAD_SD3_DAT2__SD3_DATA2	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__SD3_DATA2 /;"	d
MX6SL_PAD_SD3_DAT2__USB_OTG2_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT2__USB_OTG2_OC /;"	d
MX6SL_PAD_SD3_DAT3__AUD5_TXD	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__AUD5_TXD /;"	d
MX6SL_PAD_SD3_DAT3__CSI_DATA15	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__CSI_DATA15 /;"	d
MX6SL_PAD_SD3_DAT3__EPIT2_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__EPIT2_OUT /;"	d
MX6SL_PAD_SD3_DAT3__GPIO5_IO17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__GPIO5_IO17 /;"	d
MX6SL_PAD_SD3_DAT3__KEY_ROW7	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__KEY_ROW7 /;"	d
MX6SL_PAD_SD3_DAT3__SD3_DATA3	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__SD3_DATA3 /;"	d
MX6SL_PAD_SD3_DAT3__USB_OTG1_OC	imx6sl-pinfunc.h	/^#define MX6SL_PAD_SD3_DAT3__USB_OTG1_OC /;"	d
MX6SL_PAD_UART1_RXD__FEC_COL	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__FEC_COL /;"	d
MX6SL_PAD_UART1_RXD__GPIO3_IO16	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__GPIO3_IO16 /;"	d
MX6SL_PAD_UART1_RXD__PWM1_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__PWM1_OUT /;"	d
MX6SL_PAD_UART1_RXD__UART1_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__UART1_RX_DATA /;"	d
MX6SL_PAD_UART1_RXD__UART1_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__UART1_TX_DATA /;"	d
MX6SL_PAD_UART1_RXD__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__UART4_RX_DATA /;"	d
MX6SL_PAD_UART1_RXD__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__UART4_TX_DATA /;"	d
MX6SL_PAD_UART1_RXD__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__UART5_RX_DATA /;"	d
MX6SL_PAD_UART1_RXD__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_RXD__UART5_TX_DATA /;"	d
MX6SL_PAD_UART1_TXD__FEC_RX_CLK	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__FEC_RX_CLK /;"	d
MX6SL_PAD_UART1_TXD__GPIO3_IO17	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__GPIO3_IO17 /;"	d
MX6SL_PAD_UART1_TXD__PWM2_OUT	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__PWM2_OUT /;"	d
MX6SL_PAD_UART1_TXD__UART1_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART1_RX_DATA /;"	d
MX6SL_PAD_UART1_TXD__UART1_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART1_TX_DATA /;"	d
MX6SL_PAD_UART1_TXD__UART4_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART4_RX_DATA /;"	d
MX6SL_PAD_UART1_TXD__UART4_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART4_TX_DATA /;"	d
MX6SL_PAD_UART1_TXD__UART5_DCD_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART5_DCD_B /;"	d
MX6SL_PAD_UART1_TXD__UART5_RX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART5_RX_DATA /;"	d
MX6SL_PAD_UART1_TXD__UART5_TX_DATA	imx6sl-pinfunc.h	/^#define MX6SL_PAD_UART1_TXD__UART5_TX_DATA /;"	d
MX6SL_PAD_WDOG_B__GPIO3_IO18	imx6sl-pinfunc.h	/^#define MX6SL_PAD_WDOG_B__GPIO3_IO18 /;"	d
MX6SL_PAD_WDOG_B__UART5_RI_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_WDOG_B__UART5_RI_B /;"	d
MX6SL_PAD_WDOG_B__WDOG1_B	imx6sl-pinfunc.h	/^#define MX6SL_PAD_WDOG_B__WDOG1_B /;"	d
MX6SL_PAD_WDOG_B__WDOG1_RESET_B_DEB	imx6sl-pinfunc.h	/^#define MX6SL_PAD_WDOG_B__WDOG1_RESET_B_DEB /;"	d
MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__AUDMUX_AUD6_TXC /;"	d
MX6SX_PAD_CSI_DATA00__CSI1_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__CSI1_DATA_2 /;"	d
MX6SX_PAD_CSI_DATA00__ESAI_TX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__ESAI_TX_CLK /;"	d
MX6SX_PAD_CSI_DATA00__GPIO1_IO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__GPIO1_IO_14 /;"	d
MX6SX_PAD_CSI_DATA00__I2C1_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__I2C1_SCL /;"	d
MX6SX_PAD_CSI_DATA00__MMDC_DEBUG_37	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__MMDC_DEBUG_37 /;"	d
MX6SX_PAD_CSI_DATA00__SAI1_TX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__SAI1_TX_BCLK /;"	d
MX6SX_PAD_CSI_DATA00__UART6_RI_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__UART6_RI_B /;"	d
MX6SX_PAD_CSI_DATA00__VADC_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__VADC_DATA_4 /;"	d
MX6SX_PAD_CSI_DATA00__WEIM_DATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA00__WEIM_DATA_23 /;"	d
MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__AUDMUX_AUD6_TXFS /;"	d
MX6SX_PAD_CSI_DATA01__CSI1_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__CSI1_DATA_3 /;"	d
MX6SX_PAD_CSI_DATA01__ESAI_TX_FS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__ESAI_TX_FS /;"	d
MX6SX_PAD_CSI_DATA01__GPIO1_IO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__GPIO1_IO_15 /;"	d
MX6SX_PAD_CSI_DATA01__I2C1_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__I2C1_SDA /;"	d
MX6SX_PAD_CSI_DATA01__MMDC_DEBUG_38	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__MMDC_DEBUG_38 /;"	d
MX6SX_PAD_CSI_DATA01__SAI1_TX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__SAI1_TX_SYNC /;"	d
MX6SX_PAD_CSI_DATA01__UART6_DSR_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__UART6_DSR_B /;"	d
MX6SX_PAD_CSI_DATA01__VADC_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__VADC_DATA_5 /;"	d
MX6SX_PAD_CSI_DATA01__WEIM_DATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA01__WEIM_DATA_22 /;"	d
MX6SX_PAD_CSI_DATA02__AUDMUX_AUD6_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__AUDMUX_AUD6_RXC /;"	d
MX6SX_PAD_CSI_DATA02__CSI1_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__CSI1_DATA_4 /;"	d
MX6SX_PAD_CSI_DATA02__ESAI_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__ESAI_RX_CLK /;"	d
MX6SX_PAD_CSI_DATA02__GPIO1_IO_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__GPIO1_IO_16 /;"	d
MX6SX_PAD_CSI_DATA02__KPP_COL_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__KPP_COL_5 /;"	d
MX6SX_PAD_CSI_DATA02__MMDC_DEBUG_39	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__MMDC_DEBUG_39 /;"	d
MX6SX_PAD_CSI_DATA02__SAI1_RX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__SAI1_RX_BCLK /;"	d
MX6SX_PAD_CSI_DATA02__UART6_DTR_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__UART6_DTR_B /;"	d
MX6SX_PAD_CSI_DATA02__VADC_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__VADC_DATA_6 /;"	d
MX6SX_PAD_CSI_DATA02__WEIM_DATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA02__WEIM_DATA_21 /;"	d
MX6SX_PAD_CSI_DATA03__AUDMUX_AUD6_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__AUDMUX_AUD6_RXFS /;"	d
MX6SX_PAD_CSI_DATA03__CSI1_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__CSI1_DATA_5 /;"	d
MX6SX_PAD_CSI_DATA03__ESAI_RX_FS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__ESAI_RX_FS /;"	d
MX6SX_PAD_CSI_DATA03__GPIO1_IO_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__GPIO1_IO_17 /;"	d
MX6SX_PAD_CSI_DATA03__KPP_ROW_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__KPP_ROW_5 /;"	d
MX6SX_PAD_CSI_DATA03__MMDC_DEBUG_40	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__MMDC_DEBUG_40 /;"	d
MX6SX_PAD_CSI_DATA03__SAI1_RX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__SAI1_RX_SYNC /;"	d
MX6SX_PAD_CSI_DATA03__UART6_DCD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__UART6_DCD_B /;"	d
MX6SX_PAD_CSI_DATA03__VADC_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__VADC_DATA_7 /;"	d
MX6SX_PAD_CSI_DATA03__WEIM_DATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA03__WEIM_DATA_20 /;"	d
MX6SX_PAD_CSI_DATA04__CSI1_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__CSI1_DATA_6 /;"	d
MX6SX_PAD_CSI_DATA04__ESAI_TX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__ESAI_TX1 /;"	d
MX6SX_PAD_CSI_DATA04__GPIO1_IO_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__GPIO1_IO_18 /;"	d
MX6SX_PAD_CSI_DATA04__KPP_COL_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__KPP_COL_6 /;"	d
MX6SX_PAD_CSI_DATA04__MMDC_DEBUG_41	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__MMDC_DEBUG_41 /;"	d
MX6SX_PAD_CSI_DATA04__PWM5_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__PWM5_OUT /;"	d
MX6SX_PAD_CSI_DATA04__SPDIF_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__SPDIF_OUT /;"	d
MX6SX_PAD_CSI_DATA04__UART6_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__UART6_RX /;"	d
MX6SX_PAD_CSI_DATA04__UART6_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__UART6_TX /;"	d
MX6SX_PAD_CSI_DATA04__VADC_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__VADC_DATA_8 /;"	d
MX6SX_PAD_CSI_DATA04__WEIM_DATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA04__WEIM_DATA_19 /;"	d
MX6SX_PAD_CSI_DATA05__CSI1_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__CSI1_DATA_7 /;"	d
MX6SX_PAD_CSI_DATA05__ESAI_TX4_RX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__ESAI_TX4_RX1 /;"	d
MX6SX_PAD_CSI_DATA05__GPIO1_IO_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__GPIO1_IO_19 /;"	d
MX6SX_PAD_CSI_DATA05__KPP_ROW_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__KPP_ROW_6 /;"	d
MX6SX_PAD_CSI_DATA05__MMDC_DEBUG_42	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__MMDC_DEBUG_42 /;"	d
MX6SX_PAD_CSI_DATA05__PWM6_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__PWM6_OUT /;"	d
MX6SX_PAD_CSI_DATA05__SPDIF_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__SPDIF_IN /;"	d
MX6SX_PAD_CSI_DATA05__UART6_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__UART6_RX /;"	d
MX6SX_PAD_CSI_DATA05__UART6_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__UART6_TX /;"	d
MX6SX_PAD_CSI_DATA05__VADC_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__VADC_DATA_9 /;"	d
MX6SX_PAD_CSI_DATA05__WEIM_DATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA05__WEIM_DATA_18 /;"	d
MX6SX_PAD_CSI_DATA06__CSI1_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__CSI1_DATA_8 /;"	d
MX6SX_PAD_CSI_DATA06__DCIC2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__DCIC2_OUT /;"	d
MX6SX_PAD_CSI_DATA06__ESAI_TX2_RX3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__ESAI_TX2_RX3 /;"	d
MX6SX_PAD_CSI_DATA06__GPIO1_IO_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__GPIO1_IO_20 /;"	d
MX6SX_PAD_CSI_DATA06__I2C4_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__I2C4_SCL /;"	d
MX6SX_PAD_CSI_DATA06__KPP_COL_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__KPP_COL_7 /;"	d
MX6SX_PAD_CSI_DATA06__MMDC_DEBUG_43	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__MMDC_DEBUG_43 /;"	d
MX6SX_PAD_CSI_DATA06__UART6_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__UART6_CTS_B /;"	d
MX6SX_PAD_CSI_DATA06__UART6_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__UART6_RTS_B /;"	d
MX6SX_PAD_CSI_DATA06__VADC_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__VADC_DATA_10 /;"	d
MX6SX_PAD_CSI_DATA06__WEIM_DATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA06__WEIM_DATA_17 /;"	d
MX6SX_PAD_CSI_DATA07__CSI1_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__CSI1_DATA_9 /;"	d
MX6SX_PAD_CSI_DATA07__DCIC1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__DCIC1_OUT /;"	d
MX6SX_PAD_CSI_DATA07__ESAI_TX3_RX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__ESAI_TX3_RX2 /;"	d
MX6SX_PAD_CSI_DATA07__GPIO1_IO_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__GPIO1_IO_21 /;"	d
MX6SX_PAD_CSI_DATA07__I2C4_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__I2C4_SDA /;"	d
MX6SX_PAD_CSI_DATA07__KPP_ROW_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__KPP_ROW_7 /;"	d
MX6SX_PAD_CSI_DATA07__MMDC_DEBUG_44	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__MMDC_DEBUG_44 /;"	d
MX6SX_PAD_CSI_DATA07__UART6_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__UART6_CTS_B /;"	d
MX6SX_PAD_CSI_DATA07__UART6_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__UART6_RTS_B /;"	d
MX6SX_PAD_CSI_DATA07__VADC_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__VADC_DATA_11 /;"	d
MX6SX_PAD_CSI_DATA07__WEIM_DATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_DATA07__WEIM_DATA_16 /;"	d
MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__AUDMUX_AUD6_TXD /;"	d
MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__CSI1_HSYNC /;"	d
MX6SX_PAD_CSI_HSYNC__ESAI_TX0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__ESAI_TX0 /;"	d
MX6SX_PAD_CSI_HSYNC__GPIO1_IO_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__GPIO1_IO_22 /;"	d
MX6SX_PAD_CSI_HSYNC__MMDC_DEBUG_35	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__MMDC_DEBUG_35 /;"	d
MX6SX_PAD_CSI_HSYNC__MQS_LEFT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__MQS_LEFT /;"	d
MX6SX_PAD_CSI_HSYNC__SAI1_TX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__SAI1_TX_DATA_0 /;"	d
MX6SX_PAD_CSI_HSYNC__UART4_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__UART4_CTS_B /;"	d
MX6SX_PAD_CSI_HSYNC__UART4_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__UART4_RTS_B /;"	d
MX6SX_PAD_CSI_HSYNC__VADC_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__VADC_DATA_2 /;"	d
MX6SX_PAD_CSI_HSYNC__WEIM_DATA_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_HSYNC__WEIM_DATA_25 /;"	d
MX6SX_PAD_CSI_MCLK__ANATOP_32K_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__ANATOP_32K_OUT /;"	d
MX6SX_PAD_CSI_MCLK__CSI1_FIELD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__CSI1_FIELD /;"	d
MX6SX_PAD_CSI_MCLK__CSI1_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__CSI1_MCLK /;"	d
MX6SX_PAD_CSI_MCLK__ESAI_TX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__ESAI_TX_HF_CLK /;"	d
MX6SX_PAD_CSI_MCLK__GPIO1_IO_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__GPIO1_IO_23 /;"	d
MX6SX_PAD_CSI_MCLK__MMDC_DEBUG_34	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__MMDC_DEBUG_34 /;"	d
MX6SX_PAD_CSI_MCLK__OSC32K_32K_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__OSC32K_32K_OUT /;"	d
MX6SX_PAD_CSI_MCLK__UART4_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__UART4_RX /;"	d
MX6SX_PAD_CSI_MCLK__UART4_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__UART4_TX /;"	d
MX6SX_PAD_CSI_MCLK__VADC_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__VADC_DATA_1 /;"	d
MX6SX_PAD_CSI_MCLK__WEIM_DATA_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_MCLK__WEIM_DATA_26 /;"	d
MX6SX_PAD_CSI_PIXCLK__ANATOP_24M_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__ANATOP_24M_OUT /;"	d
MX6SX_PAD_CSI_PIXCLK__AUDMUX_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__AUDMUX_MCLK /;"	d
MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__CSI1_PIXCLK /;"	d
MX6SX_PAD_CSI_PIXCLK__ESAI_RX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__ESAI_RX_HF_CLK /;"	d
MX6SX_PAD_CSI_PIXCLK__ESAI_TX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__ESAI_TX_HF_CLK /;"	d
MX6SX_PAD_CSI_PIXCLK__GPIO1_IO_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__GPIO1_IO_24 /;"	d
MX6SX_PAD_CSI_PIXCLK__MMDC_DEBUG_33	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__MMDC_DEBUG_33 /;"	d
MX6SX_PAD_CSI_PIXCLK__UART4_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__UART4_RX /;"	d
MX6SX_PAD_CSI_PIXCLK__UART4_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__UART4_TX /;"	d
MX6SX_PAD_CSI_PIXCLK__VADC_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__VADC_CLK /;"	d
MX6SX_PAD_CSI_PIXCLK__WEIM_DATA_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_PIXCLK__WEIM_DATA_27 /;"	d
MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__AUDMUX_AUD6_RXD /;"	d
MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__CSI1_VSYNC /;"	d
MX6SX_PAD_CSI_VSYNC__ESAI_TX5_RX0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__ESAI_TX5_RX0 /;"	d
MX6SX_PAD_CSI_VSYNC__GPIO1_IO_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__GPIO1_IO_25 /;"	d
MX6SX_PAD_CSI_VSYNC__MMDC_DEBUG_36	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__MMDC_DEBUG_36 /;"	d
MX6SX_PAD_CSI_VSYNC__MQS_RIGHT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__MQS_RIGHT /;"	d
MX6SX_PAD_CSI_VSYNC__SAI1_RX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__SAI1_RX_DATA_0 /;"	d
MX6SX_PAD_CSI_VSYNC__UART4_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__UART4_CTS_B /;"	d
MX6SX_PAD_CSI_VSYNC__UART4_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__UART4_RTS_B /;"	d
MX6SX_PAD_CSI_VSYNC__VADC_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__VADC_DATA_3 /;"	d
MX6SX_PAD_CSI_VSYNC__WEIM_DATA_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_CSI_VSYNC__WEIM_DATA_24 /;"	d
MX6SX_PAD_ENET1_COL__AUDMUX_AUD4_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__AUDMUX_AUD4_TXC /;"	d
MX6SX_PAD_ENET1_COL__CSI2_DATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__CSI2_DATA_23 /;"	d
MX6SX_PAD_ENET1_COL__ENET1_COL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__ENET1_COL /;"	d
MX6SX_PAD_ENET1_COL__ENET2_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__ENET2_MDC /;"	d
MX6SX_PAD_ENET1_COL__GPIO2_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__GPIO2_IO_0 /;"	d
MX6SX_PAD_ENET1_COL__LCDIF2_DATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__LCDIF2_DATA_16 /;"	d
MX6SX_PAD_ENET1_COL__PCIE_CTRL_DEBUG_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__PCIE_CTRL_DEBUG_31 /;"	d
MX6SX_PAD_ENET1_COL__SPDIF_EXT_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__SPDIF_EXT_CLK /;"	d
MX6SX_PAD_ENET1_COL__UART1_RI_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__UART1_RI_B /;"	d
MX6SX_PAD_ENET1_COL__VDEC_DEBUG_37	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_COL__VDEC_DEBUG_37 /;"	d
MX6SX_PAD_ENET1_CRS__AUDMUX_AUD4_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__AUDMUX_AUD4_TXD /;"	d
MX6SX_PAD_ENET1_CRS__CSI2_DATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__CSI2_DATA_22 /;"	d
MX6SX_PAD_ENET1_CRS__ENET1_CRS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__ENET1_CRS /;"	d
MX6SX_PAD_ENET1_CRS__ENET2_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__ENET2_MDIO /;"	d
MX6SX_PAD_ENET1_CRS__GPIO2_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__GPIO2_IO_1 /;"	d
MX6SX_PAD_ENET1_CRS__LCDIF2_DATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__LCDIF2_DATA_17 /;"	d
MX6SX_PAD_ENET1_CRS__PCIE_CTRL_DEBUG_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__PCIE_CTRL_DEBUG_30 /;"	d
MX6SX_PAD_ENET1_CRS__SPDIF_LOCK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__SPDIF_LOCK /;"	d
MX6SX_PAD_ENET1_CRS__UART1_DCD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__UART1_DCD_B /;"	d
MX6SX_PAD_ENET1_CRS__VDEC_DEBUG_36	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_CRS__VDEC_DEBUG_36 /;"	d
MX6SX_PAD_ENET1_MDC__ANATOP_24M_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__ANATOP_24M_OUT /;"	d
MX6SX_PAD_ENET1_MDC__AUDMUX_AUD3_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__AUDMUX_AUD3_RXFS /;"	d
MX6SX_PAD_ENET1_MDC__ENET1_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__ENET1_MDC /;"	d
MX6SX_PAD_ENET1_MDC__ENET2_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__ENET2_MDC /;"	d
MX6SX_PAD_ENET1_MDC__EPIT2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__EPIT2_OUT /;"	d
MX6SX_PAD_ENET1_MDC__GPIO2_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__GPIO2_IO_2 /;"	d
MX6SX_PAD_ENET1_MDC__PWM7_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__PWM7_OUT /;"	d
MX6SX_PAD_ENET1_MDC__USB_OTG1_PWR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDC__USB_OTG1_PWR /;"	d
MX6SX_PAD_ENET1_MDIO__AUDMUX_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__AUDMUX_MCLK /;"	d
MX6SX_PAD_ENET1_MDIO__ENET1_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__ENET1_MDIO /;"	d
MX6SX_PAD_ENET1_MDIO__ENET2_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__ENET2_MDIO /;"	d
MX6SX_PAD_ENET1_MDIO__EPIT1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__EPIT1_OUT /;"	d
MX6SX_PAD_ENET1_MDIO__GPIO2_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__GPIO2_IO_3 /;"	d
MX6SX_PAD_ENET1_MDIO__OSC32K_32K_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__OSC32K_32K_OUT /;"	d
MX6SX_PAD_ENET1_MDIO__PWM8_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__PWM8_OUT /;"	d
MX6SX_PAD_ENET1_MDIO__USB_OTG1_OC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_MDIO__USB_OTG1_OC /;"	d
MX6SX_PAD_ENET1_RX_CLK__AUDMUX_AUD4_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__AUDMUX_AUD4_TXFS /;"	d
MX6SX_PAD_ENET1_RX_CLK__CSI2_DATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__CSI2_DATA_21 /;"	d
MX6SX_PAD_ENET1_RX_CLK__ENET1_REF_CLK_25M	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__ENET1_REF_CLK_25M /;"	d
MX6SX_PAD_ENET1_RX_CLK__ENET1_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__ENET1_RX_CLK /;"	d
MX6SX_PAD_ENET1_RX_CLK__GPIO2_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__GPIO2_IO_4 /;"	d
MX6SX_PAD_ENET1_RX_CLK__LCDIF2_DATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__LCDIF2_DATA_18 /;"	d
MX6SX_PAD_ENET1_RX_CLK__PCIE_CTRL_DEBUG_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__PCIE_CTRL_DEBUG_29 /;"	d
MX6SX_PAD_ENET1_RX_CLK__SPDIF_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__SPDIF_OUT /;"	d
MX6SX_PAD_ENET1_RX_CLK__UART1_DSR_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__UART1_DSR_B /;"	d
MX6SX_PAD_ENET1_RX_CLK__VDEC_DEBUG_35	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_RX_CLK__VDEC_DEBUG_35 /;"	d
MX6SX_PAD_ENET1_TX_CLK__AUDMUX_AUD4_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__AUDMUX_AUD4_RXD /;"	d
MX6SX_PAD_ENET1_TX_CLK__CSI2_DATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__CSI2_DATA_20 /;"	d
MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__ENET1_REF_CLK1 /;"	d
MX6SX_PAD_ENET1_TX_CLK__ENET1_TX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__ENET1_TX_CLK /;"	d
MX6SX_PAD_ENET1_TX_CLK__GPIO2_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__GPIO2_IO_5 /;"	d
MX6SX_PAD_ENET1_TX_CLK__LCDIF2_DATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__LCDIF2_DATA_19 /;"	d
MX6SX_PAD_ENET1_TX_CLK__PCIE_CTRL_DEBUG_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__PCIE_CTRL_DEBUG_28 /;"	d
MX6SX_PAD_ENET1_TX_CLK__SPDIF_SR_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__SPDIF_SR_CLK /;"	d
MX6SX_PAD_ENET1_TX_CLK__UART1_DTR_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__UART1_DTR_B /;"	d
MX6SX_PAD_ENET1_TX_CLK__VDEC_DEBUG_34	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET1_TX_CLK__VDEC_DEBUG_34 /;"	d
MX6SX_PAD_ENET2_COL__ANATOP_OTG1_ID	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__ANATOP_OTG1_ID /;"	d
MX6SX_PAD_ENET2_COL__AUDMUX_AUD4_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__AUDMUX_AUD4_RXC /;"	d
MX6SX_PAD_ENET2_COL__ENET1_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__ENET1_MDC /;"	d
MX6SX_PAD_ENET2_COL__ENET2_COL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__ENET2_COL /;"	d
MX6SX_PAD_ENET2_COL__GPIO2_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__GPIO2_IO_6 /;"	d
MX6SX_PAD_ENET2_COL__LCDIF2_DATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__LCDIF2_DATA_20 /;"	d
MX6SX_PAD_ENET2_COL__PCIE_CTRL_DEBUG_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__PCIE_CTRL_DEBUG_27 /;"	d
MX6SX_PAD_ENET2_COL__SPDIF_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__SPDIF_IN /;"	d
MX6SX_PAD_ENET2_COL__UART1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__UART1_RX /;"	d
MX6SX_PAD_ENET2_COL__UART1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__UART1_TX /;"	d
MX6SX_PAD_ENET2_COL__VDEC_DEBUG_33	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_COL__VDEC_DEBUG_33 /;"	d
MX6SX_PAD_ENET2_CRS__ANATOP_OTG2_ID	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__ANATOP_OTG2_ID /;"	d
MX6SX_PAD_ENET2_CRS__AUDMUX_AUD4_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__AUDMUX_AUD4_RXFS /;"	d
MX6SX_PAD_ENET2_CRS__ENET1_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__ENET1_MDIO /;"	d
MX6SX_PAD_ENET2_CRS__ENET2_CRS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__ENET2_CRS /;"	d
MX6SX_PAD_ENET2_CRS__GPIO2_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__GPIO2_IO_7 /;"	d
MX6SX_PAD_ENET2_CRS__LCDIF2_DATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__LCDIF2_DATA_21 /;"	d
MX6SX_PAD_ENET2_CRS__MLB_SIG	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__MLB_SIG /;"	d
MX6SX_PAD_ENET2_CRS__PCIE_CTRL_DEBUG_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__PCIE_CTRL_DEBUG_26 /;"	d
MX6SX_PAD_ENET2_CRS__UART1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__UART1_RX /;"	d
MX6SX_PAD_ENET2_CRS__UART1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__UART1_TX /;"	d
MX6SX_PAD_ENET2_CRS__VDEC_DEBUG_32	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_CRS__VDEC_DEBUG_32 /;"	d
MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__ENET2_REF_CLK_25M /;"	d
MX6SX_PAD_ENET2_RX_CLK__ENET2_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__ENET2_RX_CLK /;"	d
MX6SX_PAD_ENET2_RX_CLK__GPIO2_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__GPIO2_IO_8 /;"	d
MX6SX_PAD_ENET2_RX_CLK__I2C3_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__I2C3_SCL /;"	d
MX6SX_PAD_ENET2_RX_CLK__LCDIF2_DATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__LCDIF2_DATA_22 /;"	d
MX6SX_PAD_ENET2_RX_CLK__MLB_DATA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__MLB_DATA /;"	d
MX6SX_PAD_ENET2_RX_CLK__PCIE_CTRL_DEBUG_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__PCIE_CTRL_DEBUG_25 /;"	d
MX6SX_PAD_ENET2_RX_CLK__UART1_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__UART1_CTS_B /;"	d
MX6SX_PAD_ENET2_RX_CLK__UART1_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__UART1_RTS_B /;"	d
MX6SX_PAD_ENET2_RX_CLK__USB_OTG2_OC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__USB_OTG2_OC /;"	d
MX6SX_PAD_ENET2_RX_CLK__VDEC_DEBUG_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_RX_CLK__VDEC_DEBUG_31 /;"	d
MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__ENET2_REF_CLK2 /;"	d
MX6SX_PAD_ENET2_TX_CLK__ENET2_TX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__ENET2_TX_CLK /;"	d
MX6SX_PAD_ENET2_TX_CLK__GPIO2_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__GPIO2_IO_9 /;"	d
MX6SX_PAD_ENET2_TX_CLK__I2C3_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__I2C3_SDA /;"	d
MX6SX_PAD_ENET2_TX_CLK__LCDIF2_DATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__LCDIF2_DATA_23 /;"	d
MX6SX_PAD_ENET2_TX_CLK__MLB_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__MLB_CLK /;"	d
MX6SX_PAD_ENET2_TX_CLK__PCIE_CTRL_DEBUG_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__PCIE_CTRL_DEBUG_24 /;"	d
MX6SX_PAD_ENET2_TX_CLK__UART1_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__UART1_CTS_B /;"	d
MX6SX_PAD_ENET2_TX_CLK__UART1_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__UART1_RTS_B /;"	d
MX6SX_PAD_ENET2_TX_CLK__USB_OTG2_PWR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__USB_OTG2_PWR /;"	d
MX6SX_PAD_ENET2_TX_CLK__VDEC_DEBUG_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_ENET2_TX_CLK__VDEC_DEBUG_30 /;"	d
MX6SX_PAD_GPIO1_IO00__CCM_WAIT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__CCM_WAIT /;"	d
MX6SX_PAD_GPIO1_IO00__GPIO1_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__GPIO1_IO_0 /;"	d
MX6SX_PAD_GPIO1_IO00__I2C1_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__I2C1_SCL /;"	d
MX6SX_PAD_GPIO1_IO00__PHY_DTB_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__PHY_DTB_1 /;"	d
MX6SX_PAD_GPIO1_IO00__SNVS_HP_WRAPPER_VIO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__SNVS_HP_WRAPPER_VIO_5 /;"	d
MX6SX_PAD_GPIO1_IO00__SPDIF_LOCK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__SPDIF_LOCK /;"	d
MX6SX_PAD_GPIO1_IO00__USDHC1_VSELECT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__USDHC1_VSELECT /;"	d
MX6SX_PAD_GPIO1_IO00__WDOG1_WDOG_ANY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO00__WDOG1_WDOG_ANY /;"	d
MX6SX_PAD_GPIO1_IO01__CCM_STOP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__CCM_STOP /;"	d
MX6SX_PAD_GPIO1_IO01__GPIO1_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__GPIO1_IO_1 /;"	d
MX6SX_PAD_GPIO1_IO01__I2C1_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__I2C1_SDA /;"	d
MX6SX_PAD_GPIO1_IO01__PHY_DTB_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__PHY_DTB_0 /;"	d
MX6SX_PAD_GPIO1_IO01__SNVS_HP_WRAPPER_VIO_5_CTL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__SNVS_HP_WRAPPER_VIO_5_CTL /;"	d
MX6SX_PAD_GPIO1_IO01__SPDIF_SR_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__SPDIF_SR_CLK /;"	d
MX6SX_PAD_GPIO1_IO01__USDHC1_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__USDHC1_RESET_B /;"	d
MX6SX_PAD_GPIO1_IO01__WDOG3_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO01__WDOG3_WDOG_B /;"	d
MX6SX_PAD_GPIO1_IO02__CCM_DI0_EXT_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__CCM_DI0_EXT_CLK /;"	d
MX6SX_PAD_GPIO1_IO02__CCM_REF_EN_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__CCM_REF_EN_B /;"	d
MX6SX_PAD_GPIO1_IO02__CSI2_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__CSI2_MCLK /;"	d
MX6SX_PAD_GPIO1_IO02__GPIO1_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__GPIO1_IO_2 /;"	d
MX6SX_PAD_GPIO1_IO02__I2C2_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__I2C2_SCL /;"	d
MX6SX_PAD_GPIO1_IO02__PHY_TDI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__PHY_TDI /;"	d
MX6SX_PAD_GPIO1_IO02__USDHC1_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__USDHC1_CD_B /;"	d
MX6SX_PAD_GPIO1_IO02__WDOG1_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO02__WDOG1_WDOG_B /;"	d
MX6SX_PAD_GPIO1_IO03__CCM_DI1_EXT_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__CCM_DI1_EXT_CLK /;"	d
MX6SX_PAD_GPIO1_IO03__CCM_PLL3_BYP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__CCM_PLL3_BYP /;"	d
MX6SX_PAD_GPIO1_IO03__ENET1_REF_CLK_25M	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__ENET1_REF_CLK_25M /;"	d
MX6SX_PAD_GPIO1_IO03__GPIO1_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__GPIO1_IO_3 /;"	d
MX6SX_PAD_GPIO1_IO03__I2C2_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__I2C2_SDA /;"	d
MX6SX_PAD_GPIO1_IO03__PHY_TCK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__PHY_TCK /;"	d
MX6SX_PAD_GPIO1_IO03__USDHC1_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__USDHC1_WP /;"	d
MX6SX_PAD_GPIO1_IO03__WDOG2_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO03__WDOG2_WDOG_B /;"	d
MX6SX_PAD_GPIO1_IO04__CCM_PLL2_BYP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__CCM_PLL2_BYP /;"	d
MX6SX_PAD_GPIO1_IO04__ENET1_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__ENET1_MDC /;"	d
MX6SX_PAD_GPIO1_IO04__ENET2_REF_CLK2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__ENET2_REF_CLK2 /;"	d
MX6SX_PAD_GPIO1_IO04__GPIO1_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__GPIO1_IO_4 /;"	d
MX6SX_PAD_GPIO1_IO04__OSC32K_32K_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__OSC32K_32K_OUT /;"	d
MX6SX_PAD_GPIO1_IO04__PHY_TMS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__PHY_TMS /;"	d
MX6SX_PAD_GPIO1_IO04__UART1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__UART1_RX /;"	d
MX6SX_PAD_GPIO1_IO04__UART1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__UART1_TX /;"	d
MX6SX_PAD_GPIO1_IO04__USDHC2_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO04__USDHC2_RESET_B /;"	d
MX6SX_PAD_GPIO1_IO05__ASRC_ASRC_EXT_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__ASRC_ASRC_EXT_CLK /;"	d
MX6SX_PAD_GPIO1_IO05__ENET1_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__ENET1_MDIO /;"	d
MX6SX_PAD_GPIO1_IO05__ENET1_REF_CLK1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__ENET1_REF_CLK1 /;"	d
MX6SX_PAD_GPIO1_IO05__GPIO1_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__GPIO1_IO_5 /;"	d
MX6SX_PAD_GPIO1_IO05__PHY_TDO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__PHY_TDO /;"	d
MX6SX_PAD_GPIO1_IO05__SRC_TESTER_ACK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__SRC_TESTER_ACK /;"	d
MX6SX_PAD_GPIO1_IO05__UART1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__UART1_RX /;"	d
MX6SX_PAD_GPIO1_IO05__UART1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__UART1_TX /;"	d
MX6SX_PAD_GPIO1_IO05__USDHC2_VSELECT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO05__USDHC2_VSELECT /;"	d
MX6SX_PAD_GPIO1_IO06__CSI1_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__CSI1_MCLK /;"	d
MX6SX_PAD_GPIO1_IO06__ENET2_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__ENET2_MDC /;"	d
MX6SX_PAD_GPIO1_IO06__GPIO1_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__GPIO1_IO_6 /;"	d
MX6SX_PAD_GPIO1_IO06__OCOTP_CTRL_WRAPPER_FUSE_LATCHED	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__OCOTP_CTRL_WRAPPER_FUSE_LATCHED /;"	d
MX6SX_PAD_GPIO1_IO06__SRC_ANY_PU_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__SRC_ANY_PU_RESET /;"	d
MX6SX_PAD_GPIO1_IO06__UART1_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__UART1_CTS_B /;"	d
MX6SX_PAD_GPIO1_IO06__UART1_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__UART1_RTS_B /;"	d
MX6SX_PAD_GPIO1_IO06__UART2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__UART2_RX /;"	d
MX6SX_PAD_GPIO1_IO06__UART2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__UART2_TX /;"	d
MX6SX_PAD_GPIO1_IO06__USDHC2_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO06__USDHC2_CD_B /;"	d
MX6SX_PAD_GPIO1_IO07__AUDMUX_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__AUDMUX_MCLK /;"	d
MX6SX_PAD_GPIO1_IO07__DCIC2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__DCIC2_OUT /;"	d
MX6SX_PAD_GPIO1_IO07__ENET2_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__ENET2_MDIO /;"	d
MX6SX_PAD_GPIO1_IO07__GPIO1_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__GPIO1_IO_7 /;"	d
MX6SX_PAD_GPIO1_IO07__SRC_EARLY_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__SRC_EARLY_RESET /;"	d
MX6SX_PAD_GPIO1_IO07__UART1_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__UART1_CTS_B /;"	d
MX6SX_PAD_GPIO1_IO07__UART1_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__UART1_RTS_B /;"	d
MX6SX_PAD_GPIO1_IO07__UART2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__UART2_RX /;"	d
MX6SX_PAD_GPIO1_IO07__UART2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__UART2_TX /;"	d
MX6SX_PAD_GPIO1_IO07__USDHC2_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__USDHC2_WP /;"	d
MX6SX_PAD_GPIO1_IO07__VDEC_DEBUG_44	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO07__VDEC_DEBUG_44 /;"	d
MX6SX_PAD_GPIO1_IO08__CCM_PMIC_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__CCM_PMIC_RDY /;"	d
MX6SX_PAD_GPIO1_IO08__DCIC1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__DCIC1_OUT /;"	d
MX6SX_PAD_GPIO1_IO08__GPIO1_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__GPIO1_IO_8 /;"	d
MX6SX_PAD_GPIO1_IO08__SDMA_EXT_EVENT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__SDMA_EXT_EVENT_0 /;"	d
MX6SX_PAD_GPIO1_IO08__SRC_SYSTEM_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__SRC_SYSTEM_RESET /;"	d
MX6SX_PAD_GPIO1_IO08__UART2_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__UART2_CTS_B /;"	d
MX6SX_PAD_GPIO1_IO08__UART2_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__UART2_RTS_B /;"	d
MX6SX_PAD_GPIO1_IO08__USB_OTG1_OC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__USB_OTG1_OC /;"	d
MX6SX_PAD_GPIO1_IO08__VDEC_DEBUG_43	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__VDEC_DEBUG_43 /;"	d
MX6SX_PAD_GPIO1_IO08__WDOG1_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO08__WDOG1_WDOG_B /;"	d
MX6SX_PAD_GPIO1_IO09__CCM_OUT0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__CCM_OUT0 /;"	d
MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__GPIO1_IO_9 /;"	d
MX6SX_PAD_GPIO1_IO09__OBSERVE_MUX_OUT_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__OBSERVE_MUX_OUT_4 /;"	d
MX6SX_PAD_GPIO1_IO09__SDMA_EXT_EVENT_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__SDMA_EXT_EVENT_1 /;"	d
MX6SX_PAD_GPIO1_IO09__SRC_INT_BOOT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__SRC_INT_BOOT /;"	d
MX6SX_PAD_GPIO1_IO09__UART2_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__UART2_CTS_B /;"	d
MX6SX_PAD_GPIO1_IO09__UART2_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__UART2_RTS_B /;"	d
MX6SX_PAD_GPIO1_IO09__USB_OTG1_PWR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__USB_OTG1_PWR /;"	d
MX6SX_PAD_GPIO1_IO09__VDEC_DEBUG_42	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__VDEC_DEBUG_42 /;"	d
MX6SX_PAD_GPIO1_IO09__WDOG2_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO09__WDOG2_WDOG_B /;"	d
MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__ANATOP_OTG1_ID /;"	d
MX6SX_PAD_GPIO1_IO10__CCM_OUT1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__CCM_OUT1 /;"	d
MX6SX_PAD_GPIO1_IO10__CSI1_FIELD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__CSI1_FIELD /;"	d
MX6SX_PAD_GPIO1_IO10__CSU_CSU_INT_DEB	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__CSU_CSU_INT_DEB /;"	d
MX6SX_PAD_GPIO1_IO10__GPIO1_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__GPIO1_IO_10 /;"	d
MX6SX_PAD_GPIO1_IO10__OBSERVE_MUX_OUT_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__OBSERVE_MUX_OUT_3 /;"	d
MX6SX_PAD_GPIO1_IO10__PWM1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__PWM1_OUT /;"	d
MX6SX_PAD_GPIO1_IO10__SPDIF_EXT_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__SPDIF_EXT_CLK /;"	d
MX6SX_PAD_GPIO1_IO10__VDEC_DEBUG_41	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO10__VDEC_DEBUG_41 /;"	d
MX6SX_PAD_GPIO1_IO11__CCM_CLKO1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__CCM_CLKO1 /;"	d
MX6SX_PAD_GPIO1_IO11__CSU_CSU_ALARM_AUT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__CSU_CSU_ALARM_AUT_0 /;"	d
MX6SX_PAD_GPIO1_IO11__GPIO1_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__GPIO1_IO_11 /;"	d
MX6SX_PAD_GPIO1_IO11__MLB_DATA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__MLB_DATA /;"	d
MX6SX_PAD_GPIO1_IO11__OBSERVE_MUX_OUT_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__OBSERVE_MUX_OUT_2 /;"	d
MX6SX_PAD_GPIO1_IO11__PWM2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__PWM2_OUT /;"	d
MX6SX_PAD_GPIO1_IO11__SPDIF_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__SPDIF_IN /;"	d
MX6SX_PAD_GPIO1_IO11__USB_OTG2_OC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__USB_OTG2_OC /;"	d
MX6SX_PAD_GPIO1_IO11__VDEC_DEBUG_40	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO11__VDEC_DEBUG_40 /;"	d
MX6SX_PAD_GPIO1_IO12__CCM_CLKO2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__CCM_CLKO2 /;"	d
MX6SX_PAD_GPIO1_IO12__CSU_CSU_ALARM_AUT_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__CSU_CSU_ALARM_AUT_1 /;"	d
MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__GPIO1_IO_12 /;"	d
MX6SX_PAD_GPIO1_IO12__MLB_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__MLB_CLK /;"	d
MX6SX_PAD_GPIO1_IO12__OBSERVE_MUX_OUT_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__OBSERVE_MUX_OUT_1 /;"	d
MX6SX_PAD_GPIO1_IO12__PWM3_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__PWM3_OUT /;"	d
MX6SX_PAD_GPIO1_IO12__SPDIF_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__SPDIF_OUT /;"	d
MX6SX_PAD_GPIO1_IO12__USB_OTG2_PWR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__USB_OTG2_PWR /;"	d
MX6SX_PAD_GPIO1_IO12__VDEC_DEBUG_39	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO12__VDEC_DEBUG_39 /;"	d
MX6SX_PAD_GPIO1_IO13__ANATOP_OTG2_ID	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__ANATOP_OTG2_ID /;"	d
MX6SX_PAD_GPIO1_IO13__CCM_OUT2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__CCM_OUT2 /;"	d
MX6SX_PAD_GPIO1_IO13__CSU_CSU_ALARM_AUT_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__CSU_CSU_ALARM_AUT_2 /;"	d
MX6SX_PAD_GPIO1_IO13__GPIO1_IO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__GPIO1_IO_13 /;"	d
MX6SX_PAD_GPIO1_IO13__MLB_SIG	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__MLB_SIG /;"	d
MX6SX_PAD_GPIO1_IO13__OBSERVE_MUX_OUT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__OBSERVE_MUX_OUT_0 /;"	d
MX6SX_PAD_GPIO1_IO13__PWM4_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__PWM4_OUT /;"	d
MX6SX_PAD_GPIO1_IO13__VDEC_DEBUG_38	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__VDEC_DEBUG_38 /;"	d
MX6SX_PAD_GPIO1_IO13__WDOG1_WDOG_ANY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_GPIO1_IO13__WDOG1_WDOG_ANY /;"	d
MX6SX_PAD_KEY_COL0__AUDMUX_AUD5_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__AUDMUX_AUD5_TXC /;"	d
MX6SX_PAD_KEY_COL0__ECSPI1_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__ECSPI1_SCLK /;"	d
MX6SX_PAD_KEY_COL0__GPIO2_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__GPIO2_IO_10 /;"	d
MX6SX_PAD_KEY_COL0__KPP_COL_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__KPP_COL_0 /;"	d
MX6SX_PAD_KEY_COL0__SAI2_TX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__SAI2_TX_BCLK /;"	d
MX6SX_PAD_KEY_COL0__SDMA_EXT_EVENT_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__SDMA_EXT_EVENT_1 /;"	d
MX6SX_PAD_KEY_COL0__UART6_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__UART6_CTS_B /;"	d
MX6SX_PAD_KEY_COL0__UART6_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__UART6_RTS_B /;"	d
MX6SX_PAD_KEY_COL0__USDHC3_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__USDHC3_CD_B /;"	d
MX6SX_PAD_KEY_COL0__VADC_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL0__VADC_DATA_0 /;"	d
MX6SX_PAD_KEY_COL1__AUDMUX_AUD5_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__AUDMUX_AUD5_TXFS /;"	d
MX6SX_PAD_KEY_COL1__ECSPI1_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__ECSPI1_MISO /;"	d
MX6SX_PAD_KEY_COL1__GPIO2_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__GPIO2_IO_11 /;"	d
MX6SX_PAD_KEY_COL1__KPP_COL_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__KPP_COL_1 /;"	d
MX6SX_PAD_KEY_COL1__SAI2_TX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__SAI2_TX_SYNC /;"	d
MX6SX_PAD_KEY_COL1__UART6_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__UART6_RX /;"	d
MX6SX_PAD_KEY_COL1__UART6_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__UART6_TX /;"	d
MX6SX_PAD_KEY_COL1__USDHC3_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__USDHC3_RESET /;"	d
MX6SX_PAD_KEY_COL1__USDHC3_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL1__USDHC3_RESET_B /;"	d
MX6SX_PAD_KEY_COL2__CAN1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__CAN1_TX /;"	d
MX6SX_PAD_KEY_COL2__CANFD_TX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__CANFD_TX1 /;"	d
MX6SX_PAD_KEY_COL2__ECSPI1_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__ECSPI1_RDY /;"	d
MX6SX_PAD_KEY_COL2__GPIO2_IO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__GPIO2_IO_12 /;"	d
MX6SX_PAD_KEY_COL2__KPP_COL_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__KPP_COL_2 /;"	d
MX6SX_PAD_KEY_COL2__UART5_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__UART5_CTS_B /;"	d
MX6SX_PAD_KEY_COL2__UART5_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__UART5_RTS_B /;"	d
MX6SX_PAD_KEY_COL2__USDHC4_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__USDHC4_CD_B /;"	d
MX6SX_PAD_KEY_COL2__WEIM_DATA_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL2__WEIM_DATA_30 /;"	d
MX6SX_PAD_KEY_COL3__CAN2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__CAN2_TX /;"	d
MX6SX_PAD_KEY_COL3__CANFD_TX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__CANFD_TX2 /;"	d
MX6SX_PAD_KEY_COL3__ECSPI1_SS2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__ECSPI1_SS2 /;"	d
MX6SX_PAD_KEY_COL3__GPIO2_IO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__GPIO2_IO_13 /;"	d
MX6SX_PAD_KEY_COL3__KPP_COL_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__KPP_COL_3 /;"	d
MX6SX_PAD_KEY_COL3__UART5_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__UART5_RX /;"	d
MX6SX_PAD_KEY_COL3__UART5_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__UART5_TX /;"	d
MX6SX_PAD_KEY_COL3__USDHC4_LCTL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__USDHC4_LCTL /;"	d
MX6SX_PAD_KEY_COL3__WEIM_DATA_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL3__WEIM_DATA_28 /;"	d
MX6SX_PAD_KEY_COL4__AUDMUX_AUD5_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__AUDMUX_AUD5_RXC /;"	d
MX6SX_PAD_KEY_COL4__ENET2_MDC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__ENET2_MDC /;"	d
MX6SX_PAD_KEY_COL4__GPIO2_IO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__GPIO2_IO_14 /;"	d
MX6SX_PAD_KEY_COL4__I2C3_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__I2C3_SCL /;"	d
MX6SX_PAD_KEY_COL4__KPP_COL_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__KPP_COL_4 /;"	d
MX6SX_PAD_KEY_COL4__SAI2_RX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__SAI2_RX_BCLK /;"	d
MX6SX_PAD_KEY_COL4__USDHC2_LCTL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__USDHC2_LCTL /;"	d
MX6SX_PAD_KEY_COL4__WEIM_CRE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_COL4__WEIM_CRE /;"	d
MX6SX_PAD_KEY_ROW0__AUDMUX_AUD5_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__AUDMUX_AUD5_TXD /;"	d
MX6SX_PAD_KEY_ROW0__ECSPI1_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__ECSPI1_MOSI /;"	d
MX6SX_PAD_KEY_ROW0__GPIO2_IO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__GPIO2_IO_15 /;"	d
MX6SX_PAD_KEY_ROW0__GPU_IDLE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__GPU_IDLE /;"	d
MX6SX_PAD_KEY_ROW0__KPP_ROW_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__KPP_ROW_0 /;"	d
MX6SX_PAD_KEY_ROW0__SAI2_TX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__SAI2_TX_DATA_0 /;"	d
MX6SX_PAD_KEY_ROW0__SDMA_EXT_EVENT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__SDMA_EXT_EVENT_0 /;"	d
MX6SX_PAD_KEY_ROW0__UART6_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__UART6_CTS_B /;"	d
MX6SX_PAD_KEY_ROW0__UART6_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__UART6_RTS_B /;"	d
MX6SX_PAD_KEY_ROW0__USDHC3_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW0__USDHC3_WP /;"	d
MX6SX_PAD_KEY_ROW1__AUDMUX_AUD5_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__AUDMUX_AUD5_RXD /;"	d
MX6SX_PAD_KEY_ROW1__ECSPI1_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__ECSPI1_SS0 /;"	d
MX6SX_PAD_KEY_ROW1__GPIO2_IO_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__GPIO2_IO_16 /;"	d
MX6SX_PAD_KEY_ROW1__KPP_ROW_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__KPP_ROW_1 /;"	d
MX6SX_PAD_KEY_ROW1__M4_NMI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__M4_NMI /;"	d
MX6SX_PAD_KEY_ROW1__SAI2_RX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__SAI2_RX_DATA_0 /;"	d
MX6SX_PAD_KEY_ROW1__UART6_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__UART6_RX /;"	d
MX6SX_PAD_KEY_ROW1__UART6_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__UART6_TX /;"	d
MX6SX_PAD_KEY_ROW1__USDHC4_VSELECT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__USDHC4_VSELECT /;"	d
MX6SX_PAD_KEY_ROW1__WEIM_DATA_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW1__WEIM_DATA_31 /;"	d
MX6SX_PAD_KEY_ROW2__CAN1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__CAN1_RX /;"	d
MX6SX_PAD_KEY_ROW2__CANFD_RX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__CANFD_RX1 /;"	d
MX6SX_PAD_KEY_ROW2__ECSPI1_SS3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__ECSPI1_SS3 /;"	d
MX6SX_PAD_KEY_ROW2__GPIO2_IO_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__GPIO2_IO_17 /;"	d
MX6SX_PAD_KEY_ROW2__KPP_ROW_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__KPP_ROW_2 /;"	d
MX6SX_PAD_KEY_ROW2__UART5_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__UART5_CTS_B /;"	d
MX6SX_PAD_KEY_ROW2__UART5_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__UART5_RTS_B /;"	d
MX6SX_PAD_KEY_ROW2__USDHC4_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__USDHC4_WP /;"	d
MX6SX_PAD_KEY_ROW2__WEIM_DATA_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW2__WEIM_DATA_29 /;"	d
MX6SX_PAD_KEY_ROW3__CAN2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__CAN2_RX /;"	d
MX6SX_PAD_KEY_ROW3__CANFD_RX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__CANFD_RX2 /;"	d
MX6SX_PAD_KEY_ROW3__ECSPI1_SS1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__ECSPI1_SS1 /;"	d
MX6SX_PAD_KEY_ROW3__GPIO2_IO_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__GPIO2_IO_18 /;"	d
MX6SX_PAD_KEY_ROW3__KPP_ROW_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__KPP_ROW_3 /;"	d
MX6SX_PAD_KEY_ROW3__UART5_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__UART5_RX /;"	d
MX6SX_PAD_KEY_ROW3__UART5_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__UART5_TX /;"	d
MX6SX_PAD_KEY_ROW3__USDHC3_LCTL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__USDHC3_LCTL /;"	d
MX6SX_PAD_KEY_ROW3__WEIM_DTACK_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW3__WEIM_DTACK_B /;"	d
MX6SX_PAD_KEY_ROW4__AUDMUX_AUD5_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__AUDMUX_AUD5_RXFS /;"	d
MX6SX_PAD_KEY_ROW4__ENET2_MDIO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__ENET2_MDIO /;"	d
MX6SX_PAD_KEY_ROW4__GPIO2_IO_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__GPIO2_IO_19 /;"	d
MX6SX_PAD_KEY_ROW4__I2C3_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__I2C3_SDA /;"	d
MX6SX_PAD_KEY_ROW4__KPP_ROW_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__KPP_ROW_4 /;"	d
MX6SX_PAD_KEY_ROW4__SAI2_RX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__SAI2_RX_SYNC /;"	d
MX6SX_PAD_KEY_ROW4__USDHC1_LCTL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__USDHC1_LCTL /;"	d
MX6SX_PAD_KEY_ROW4__WEIM_ACLK_FREERUN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_KEY_ROW4__WEIM_ACLK_FREERUN /;"	d
MX6SX_PAD_LCD1_CLK__AUDMUX_AUD3_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__AUDMUX_AUD3_RXC /;"	d
MX6SX_PAD_LCD1_CLK__CSI1_DATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__CSI1_DATA_16 /;"	d
MX6SX_PAD_LCD1_CLK__ENET1_1588_EVENT2_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__ENET1_1588_EVENT2_IN /;"	d
MX6SX_PAD_LCD1_CLK__GPIO3_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__GPIO3_IO_0 /;"	d
MX6SX_PAD_LCD1_CLK__LCDIF1_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__LCDIF1_CLK /;"	d
MX6SX_PAD_LCD1_CLK__LCDIF1_WR_RWN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__LCDIF1_WR_RWN /;"	d
MX6SX_PAD_LCD1_CLK__MMDC_DEBUG_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__MMDC_DEBUG_0 /;"	d
MX6SX_PAD_LCD1_CLK__SIM_M_HADDR_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__SIM_M_HADDR_16 /;"	d
MX6SX_PAD_LCD1_CLK__USDHC1_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__USDHC1_WP /;"	d
MX6SX_PAD_LCD1_CLK__VADC_TEST_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_CLK__VADC_TEST_0 /;"	d
MX6SX_PAD_LCD1_DATA00__CSI1_DATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__CSI1_DATA_20 /;"	d
MX6SX_PAD_LCD1_DATA00__GPIO3_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__GPIO3_IO_1 /;"	d
MX6SX_PAD_LCD1_DATA00__KITTEN_TRACE_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__KITTEN_TRACE_0 /;"	d
MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__LCDIF1_DATA_0 /;"	d
MX6SX_PAD_LCD1_DATA00__M4_TRACE_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__M4_TRACE_0 /;"	d
MX6SX_PAD_LCD1_DATA00__MMDC_DEBUG_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__MMDC_DEBUG_5 /;"	d
MX6SX_PAD_LCD1_DATA00__SIM_M_HADDR_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__SIM_M_HADDR_21 /;"	d
MX6SX_PAD_LCD1_DATA00__SRC_BT_CFG_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__SRC_BT_CFG_0 /;"	d
MX6SX_PAD_LCD1_DATA00__VADC_TEST_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__VADC_TEST_5 /;"	d
MX6SX_PAD_LCD1_DATA00__WEIM_CS1_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA00__WEIM_CS1_B /;"	d
MX6SX_PAD_LCD1_DATA01__CSI1_DATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__CSI1_DATA_21 /;"	d
MX6SX_PAD_LCD1_DATA01__GPIO3_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__GPIO3_IO_2 /;"	d
MX6SX_PAD_LCD1_DATA01__KITTEN_TRACE_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__KITTEN_TRACE_1 /;"	d
MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__LCDIF1_DATA_1 /;"	d
MX6SX_PAD_LCD1_DATA01__M4_TRACE_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__M4_TRACE_1 /;"	d
MX6SX_PAD_LCD1_DATA01__MMDC_DEBUG_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__MMDC_DEBUG_6 /;"	d
MX6SX_PAD_LCD1_DATA01__SIM_M_HADDR_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__SIM_M_HADDR_22 /;"	d
MX6SX_PAD_LCD1_DATA01__SRC_BT_CFG_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__SRC_BT_CFG_1 /;"	d
MX6SX_PAD_LCD1_DATA01__VADC_TEST_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__VADC_TEST_6 /;"	d
MX6SX_PAD_LCD1_DATA01__WEIM_CS2_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA01__WEIM_CS2_B /;"	d
MX6SX_PAD_LCD1_DATA02__CSI1_DATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__CSI1_DATA_22 /;"	d
MX6SX_PAD_LCD1_DATA02__GPIO3_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__GPIO3_IO_3 /;"	d
MX6SX_PAD_LCD1_DATA02__KITTEN_TRACE_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__KITTEN_TRACE_2 /;"	d
MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__LCDIF1_DATA_2 /;"	d
MX6SX_PAD_LCD1_DATA02__M4_TRACE_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__M4_TRACE_2 /;"	d
MX6SX_PAD_LCD1_DATA02__MMDC_DEBUG_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__MMDC_DEBUG_7 /;"	d
MX6SX_PAD_LCD1_DATA02__SIM_M_HADDR_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__SIM_M_HADDR_23 /;"	d
MX6SX_PAD_LCD1_DATA02__SRC_BT_CFG_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__SRC_BT_CFG_2 /;"	d
MX6SX_PAD_LCD1_DATA02__VADC_TEST_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__VADC_TEST_7 /;"	d
MX6SX_PAD_LCD1_DATA02__WEIM_CS3_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA02__WEIM_CS3_B /;"	d
MX6SX_PAD_LCD1_DATA03__CSI1_DATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__CSI1_DATA_23 /;"	d
MX6SX_PAD_LCD1_DATA03__GPIO3_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__GPIO3_IO_4 /;"	d
MX6SX_PAD_LCD1_DATA03__KITTEN_TRACE_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__KITTEN_TRACE_3 /;"	d
MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__LCDIF1_DATA_3 /;"	d
MX6SX_PAD_LCD1_DATA03__M4_TRACE_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__M4_TRACE_3 /;"	d
MX6SX_PAD_LCD1_DATA03__MMDC_DEBUG_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__MMDC_DEBUG_8 /;"	d
MX6SX_PAD_LCD1_DATA03__SIM_M_HADDR_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__SIM_M_HADDR_24 /;"	d
MX6SX_PAD_LCD1_DATA03__SRC_BT_CFG_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__SRC_BT_CFG_3 /;"	d
MX6SX_PAD_LCD1_DATA03__VADC_TEST_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__VADC_TEST_8 /;"	d
MX6SX_PAD_LCD1_DATA03__WEIM_ADDR_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA03__WEIM_ADDR_24 /;"	d
MX6SX_PAD_LCD1_DATA04__CSI1_VSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__CSI1_VSYNC /;"	d
MX6SX_PAD_LCD1_DATA04__GPIO3_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__GPIO3_IO_5 /;"	d
MX6SX_PAD_LCD1_DATA04__KITTEN_TRACE_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__KITTEN_TRACE_4 /;"	d
MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__LCDIF1_DATA_4 /;"	d
MX6SX_PAD_LCD1_DATA04__MMDC_DEBUG_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__MMDC_DEBUG_9 /;"	d
MX6SX_PAD_LCD1_DATA04__SIM_M_HADDR_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__SIM_M_HADDR_25 /;"	d
MX6SX_PAD_LCD1_DATA04__SRC_BT_CFG_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__SRC_BT_CFG_4 /;"	d
MX6SX_PAD_LCD1_DATA04__VADC_TEST_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__VADC_TEST_9 /;"	d
MX6SX_PAD_LCD1_DATA04__WEIM_ADDR_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA04__WEIM_ADDR_25 /;"	d
MX6SX_PAD_LCD1_DATA05__CSI1_HSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__CSI1_HSYNC /;"	d
MX6SX_PAD_LCD1_DATA05__GPIO3_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__GPIO3_IO_6 /;"	d
MX6SX_PAD_LCD1_DATA05__KITTEN_TRACE_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__KITTEN_TRACE_5 /;"	d
MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__LCDIF1_DATA_5 /;"	d
MX6SX_PAD_LCD1_DATA05__MMDC_DEBUG_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__MMDC_DEBUG_10 /;"	d
MX6SX_PAD_LCD1_DATA05__SIM_M_HADDR_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__SIM_M_HADDR_26 /;"	d
MX6SX_PAD_LCD1_DATA05__SRC_BT_CFG_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__SRC_BT_CFG_5 /;"	d
MX6SX_PAD_LCD1_DATA05__VADC_TEST_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__VADC_TEST_10 /;"	d
MX6SX_PAD_LCD1_DATA05__WEIM_ADDR_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA05__WEIM_ADDR_26 /;"	d
MX6SX_PAD_LCD1_DATA06__CSI1_PIXCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__CSI1_PIXCLK /;"	d
MX6SX_PAD_LCD1_DATA06__GPIO3_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__GPIO3_IO_7 /;"	d
MX6SX_PAD_LCD1_DATA06__KITTEN_TRACE_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__KITTEN_TRACE_6 /;"	d
MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__LCDIF1_DATA_6 /;"	d
MX6SX_PAD_LCD1_DATA06__MMDC_DEBUG_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__MMDC_DEBUG_11 /;"	d
MX6SX_PAD_LCD1_DATA06__SIM_M_HADDR_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__SIM_M_HADDR_27 /;"	d
MX6SX_PAD_LCD1_DATA06__SRC_BT_CFG_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__SRC_BT_CFG_6 /;"	d
MX6SX_PAD_LCD1_DATA06__VADC_TEST_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__VADC_TEST_11 /;"	d
MX6SX_PAD_LCD1_DATA06__WEIM_EB_B_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA06__WEIM_EB_B_2 /;"	d
MX6SX_PAD_LCD1_DATA07__CSI1_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__CSI1_MCLK /;"	d
MX6SX_PAD_LCD1_DATA07__GPIO3_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__GPIO3_IO_8 /;"	d
MX6SX_PAD_LCD1_DATA07__KITTEN_TRACE_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__KITTEN_TRACE_7 /;"	d
MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__LCDIF1_DATA_7 /;"	d
MX6SX_PAD_LCD1_DATA07__MMDC_DEBUG_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__MMDC_DEBUG_12 /;"	d
MX6SX_PAD_LCD1_DATA07__SIM_M_HADDR_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__SIM_M_HADDR_28 /;"	d
MX6SX_PAD_LCD1_DATA07__SRC_BT_CFG_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__SRC_BT_CFG_7 /;"	d
MX6SX_PAD_LCD1_DATA07__VADC_TEST_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__VADC_TEST_12 /;"	d
MX6SX_PAD_LCD1_DATA07__WEIM_EB_B_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA07__WEIM_EB_B_3 /;"	d
MX6SX_PAD_LCD1_DATA08__CSI1_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__CSI1_DATA_9 /;"	d
MX6SX_PAD_LCD1_DATA08__GPIO3_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__GPIO3_IO_9 /;"	d
MX6SX_PAD_LCD1_DATA08__KITTEN_TRACE_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__KITTEN_TRACE_8 /;"	d
MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__LCDIF1_DATA_8 /;"	d
MX6SX_PAD_LCD1_DATA08__MMDC_DEBUG_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__MMDC_DEBUG_13 /;"	d
MX6SX_PAD_LCD1_DATA08__SIM_M_HADDR_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__SIM_M_HADDR_29 /;"	d
MX6SX_PAD_LCD1_DATA08__SRC_BT_CFG_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__SRC_BT_CFG_8 /;"	d
MX6SX_PAD_LCD1_DATA08__VADC_TEST_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__VADC_TEST_13 /;"	d
MX6SX_PAD_LCD1_DATA08__WEIM_AD_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA08__WEIM_AD_8 /;"	d
MX6SX_PAD_LCD1_DATA09__CSI1_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__CSI1_DATA_8 /;"	d
MX6SX_PAD_LCD1_DATA09__GPIO3_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__GPIO3_IO_10 /;"	d
MX6SX_PAD_LCD1_DATA09__KITTEN_TRACE_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__KITTEN_TRACE_9 /;"	d
MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__LCDIF1_DATA_9 /;"	d
MX6SX_PAD_LCD1_DATA09__MMDC_DEBUG_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__MMDC_DEBUG_14 /;"	d
MX6SX_PAD_LCD1_DATA09__SIM_M_HADDR_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__SIM_M_HADDR_30 /;"	d
MX6SX_PAD_LCD1_DATA09__SRC_BT_CFG_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__SRC_BT_CFG_9 /;"	d
MX6SX_PAD_LCD1_DATA09__VADC_TEST_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__VADC_TEST_14 /;"	d
MX6SX_PAD_LCD1_DATA09__WEIM_AD_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA09__WEIM_AD_9 /;"	d
MX6SX_PAD_LCD1_DATA10__CSI1_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__CSI1_DATA_7 /;"	d
MX6SX_PAD_LCD1_DATA10__GPIO3_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__GPIO3_IO_11 /;"	d
MX6SX_PAD_LCD1_DATA10__KITTEN_TRACE_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__KITTEN_TRACE_10 /;"	d
MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__LCDIF1_DATA_10 /;"	d
MX6SX_PAD_LCD1_DATA10__MMDC_DEBUG_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__MMDC_DEBUG_15 /;"	d
MX6SX_PAD_LCD1_DATA10__SIM_M_HADDR_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__SIM_M_HADDR_31 /;"	d
MX6SX_PAD_LCD1_DATA10__SRC_BT_CFG_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__SRC_BT_CFG_10 /;"	d
MX6SX_PAD_LCD1_DATA10__VADC_TEST_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__VADC_TEST_15 /;"	d
MX6SX_PAD_LCD1_DATA10__WEIM_AD_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA10__WEIM_AD_10 /;"	d
MX6SX_PAD_LCD1_DATA11__CSI1_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__CSI1_DATA_6 /;"	d
MX6SX_PAD_LCD1_DATA11__GPIO3_IO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__GPIO3_IO_12 /;"	d
MX6SX_PAD_LCD1_DATA11__KITTEN_TRACE_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__KITTEN_TRACE_11 /;"	d
MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__LCDIF1_DATA_11 /;"	d
MX6SX_PAD_LCD1_DATA11__MMDC_DEBUG_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__MMDC_DEBUG_16 /;"	d
MX6SX_PAD_LCD1_DATA11__SIM_M_HBURST_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__SIM_M_HBURST_0 /;"	d
MX6SX_PAD_LCD1_DATA11__SRC_BT_CFG_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__SRC_BT_CFG_11 /;"	d
MX6SX_PAD_LCD1_DATA11__VADC_TEST_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__VADC_TEST_16 /;"	d
MX6SX_PAD_LCD1_DATA11__WEIM_AD_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA11__WEIM_AD_11 /;"	d
MX6SX_PAD_LCD1_DATA12__CSI1_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__CSI1_DATA_5 /;"	d
MX6SX_PAD_LCD1_DATA12__GPIO3_IO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__GPIO3_IO_13 /;"	d
MX6SX_PAD_LCD1_DATA12__KITTEN_TRACE_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__KITTEN_TRACE_12 /;"	d
MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__LCDIF1_DATA_12 /;"	d
MX6SX_PAD_LCD1_DATA12__MMDC_DEBUG_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__MMDC_DEBUG_17 /;"	d
MX6SX_PAD_LCD1_DATA12__SIM_M_HBURST_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__SIM_M_HBURST_1 /;"	d
MX6SX_PAD_LCD1_DATA12__SRC_BT_CFG_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__SRC_BT_CFG_12 /;"	d
MX6SX_PAD_LCD1_DATA12__VADC_TEST_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__VADC_TEST_17 /;"	d
MX6SX_PAD_LCD1_DATA12__WEIM_AD_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA12__WEIM_AD_12 /;"	d
MX6SX_PAD_LCD1_DATA13__CSI1_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__CSI1_DATA_4 /;"	d
MX6SX_PAD_LCD1_DATA13__GPIO3_IO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__GPIO3_IO_14 /;"	d
MX6SX_PAD_LCD1_DATA13__KITTEN_TRACE_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__KITTEN_TRACE_13 /;"	d
MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__LCDIF1_DATA_13 /;"	d
MX6SX_PAD_LCD1_DATA13__MMDC_DEBUG_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__MMDC_DEBUG_18 /;"	d
MX6SX_PAD_LCD1_DATA13__SIM_M_HBURST_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__SIM_M_HBURST_2 /;"	d
MX6SX_PAD_LCD1_DATA13__SRC_BT_CFG_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__SRC_BT_CFG_13 /;"	d
MX6SX_PAD_LCD1_DATA13__VADC_TEST_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__VADC_TEST_18 /;"	d
MX6SX_PAD_LCD1_DATA13__WEIM_AD_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA13__WEIM_AD_13 /;"	d
MX6SX_PAD_LCD1_DATA14__CSI1_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__CSI1_DATA_3 /;"	d
MX6SX_PAD_LCD1_DATA14__GPIO3_IO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__GPIO3_IO_15 /;"	d
MX6SX_PAD_LCD1_DATA14__KITTEN_TRACE_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__KITTEN_TRACE_14 /;"	d
MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__LCDIF1_DATA_14 /;"	d
MX6SX_PAD_LCD1_DATA14__MMDC_DEBUG_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__MMDC_DEBUG_19 /;"	d
MX6SX_PAD_LCD1_DATA14__SIM_M_HMASTLOCK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__SIM_M_HMASTLOCK /;"	d
MX6SX_PAD_LCD1_DATA14__SRC_BT_CFG_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__SRC_BT_CFG_14 /;"	d
MX6SX_PAD_LCD1_DATA14__VADC_TEST_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__VADC_TEST_19 /;"	d
MX6SX_PAD_LCD1_DATA14__WEIM_AD_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA14__WEIM_AD_14 /;"	d
MX6SX_PAD_LCD1_DATA15__CSI1_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__CSI1_DATA_2 /;"	d
MX6SX_PAD_LCD1_DATA15__GPIO3_IO_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__GPIO3_IO_16 /;"	d
MX6SX_PAD_LCD1_DATA15__KITTEN_TRACE_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__KITTEN_TRACE_15 /;"	d
MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__LCDIF1_DATA_15 /;"	d
MX6SX_PAD_LCD1_DATA15__MMDC_DEBUG_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__MMDC_DEBUG_20 /;"	d
MX6SX_PAD_LCD1_DATA15__SIM_M_HPROT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__SIM_M_HPROT_0 /;"	d
MX6SX_PAD_LCD1_DATA15__SRC_BT_CFG_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__SRC_BT_CFG_15 /;"	d
MX6SX_PAD_LCD1_DATA15__VDEC_DEBUG_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__VDEC_DEBUG_0 /;"	d
MX6SX_PAD_LCD1_DATA15__WEIM_AD_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA15__WEIM_AD_15 /;"	d
MX6SX_PAD_LCD1_DATA16__CSI1_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__CSI1_DATA_1 /;"	d
MX6SX_PAD_LCD1_DATA16__GPIO3_IO_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__GPIO3_IO_17 /;"	d
MX6SX_PAD_LCD1_DATA16__KITTEN_TRACE_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__KITTEN_TRACE_CLK /;"	d
MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__LCDIF1_DATA_16 /;"	d
MX6SX_PAD_LCD1_DATA16__M4_TRACE_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__M4_TRACE_CLK /;"	d
MX6SX_PAD_LCD1_DATA16__MMDC_DEBUG_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__MMDC_DEBUG_21 /;"	d
MX6SX_PAD_LCD1_DATA16__SIM_M_HPROT_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__SIM_M_HPROT_1 /;"	d
MX6SX_PAD_LCD1_DATA16__SRC_BT_CFG_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__SRC_BT_CFG_24 /;"	d
MX6SX_PAD_LCD1_DATA16__VDEC_DEBUG_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__VDEC_DEBUG_1 /;"	d
MX6SX_PAD_LCD1_DATA16__WEIM_ADDR_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA16__WEIM_ADDR_16 /;"	d
MX6SX_PAD_LCD1_DATA17__CSI1_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__CSI1_DATA_0 /;"	d
MX6SX_PAD_LCD1_DATA17__GPIO3_IO_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__GPIO3_IO_18 /;"	d
MX6SX_PAD_LCD1_DATA17__KITTEN_TRACE_CTL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__KITTEN_TRACE_CTL /;"	d
MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__LCDIF1_DATA_17 /;"	d
MX6SX_PAD_LCD1_DATA17__MMDC_DEBUG_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__MMDC_DEBUG_22 /;"	d
MX6SX_PAD_LCD1_DATA17__SIM_M_HPROT_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__SIM_M_HPROT_2 /;"	d
MX6SX_PAD_LCD1_DATA17__SRC_BT_CFG_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__SRC_BT_CFG_25 /;"	d
MX6SX_PAD_LCD1_DATA17__VDEC_DEBUG_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__VDEC_DEBUG_2 /;"	d
MX6SX_PAD_LCD1_DATA17__WEIM_ADDR_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA17__WEIM_ADDR_17 /;"	d
MX6SX_PAD_LCD1_DATA18__CSI1_DATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__CSI1_DATA_15 /;"	d
MX6SX_PAD_LCD1_DATA18__GPIO3_IO_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__GPIO3_IO_19 /;"	d
MX6SX_PAD_LCD1_DATA18__KITTEN_EVENTO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__KITTEN_EVENTO /;"	d
MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__LCDIF1_DATA_18 /;"	d
MX6SX_PAD_LCD1_DATA18__M4_EVENTO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__M4_EVENTO /;"	d
MX6SX_PAD_LCD1_DATA18__MMDC_DEBUG_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__MMDC_DEBUG_23 /;"	d
MX6SX_PAD_LCD1_DATA18__SIM_M_HPROT_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__SIM_M_HPROT_3 /;"	d
MX6SX_PAD_LCD1_DATA18__SRC_BT_CFG_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__SRC_BT_CFG_26 /;"	d
MX6SX_PAD_LCD1_DATA18__VDEC_DEBUG_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__VDEC_DEBUG_3 /;"	d
MX6SX_PAD_LCD1_DATA18__WEIM_ADDR_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA18__WEIM_ADDR_18 /;"	d
MX6SX_PAD_LCD1_DATA19__CSI1_DATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__CSI1_DATA_14 /;"	d
MX6SX_PAD_LCD1_DATA19__GPIO3_IO_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__GPIO3_IO_20 /;"	d
MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__LCDIF1_DATA_19 /;"	d
MX6SX_PAD_LCD1_DATA19__M4_TRACE_SWO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__M4_TRACE_SWO /;"	d
MX6SX_PAD_LCD1_DATA19__MMDC_DEBUG_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__MMDC_DEBUG_24 /;"	d
MX6SX_PAD_LCD1_DATA19__SIM_M_HREADYOUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__SIM_M_HREADYOUT /;"	d
MX6SX_PAD_LCD1_DATA19__SRC_BT_CFG_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__SRC_BT_CFG_27 /;"	d
MX6SX_PAD_LCD1_DATA19__VDEC_DEBUG_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__VDEC_DEBUG_4 /;"	d
MX6SX_PAD_LCD1_DATA19__WEIM_ADDR_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA19__WEIM_ADDR_19 /;"	d
MX6SX_PAD_LCD1_DATA20__CSI1_DATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__CSI1_DATA_13 /;"	d
MX6SX_PAD_LCD1_DATA20__ENET1_1588_EVENT2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__ENET1_1588_EVENT2_OUT /;"	d
MX6SX_PAD_LCD1_DATA20__GPIO3_IO_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__GPIO3_IO_21 /;"	d
MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__LCDIF1_DATA_20 /;"	d
MX6SX_PAD_LCD1_DATA20__MMDC_DEBUG_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__MMDC_DEBUG_25 /;"	d
MX6SX_PAD_LCD1_DATA20__PWM8_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__PWM8_OUT /;"	d
MX6SX_PAD_LCD1_DATA20__SIM_M_HRESP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__SIM_M_HRESP /;"	d
MX6SX_PAD_LCD1_DATA20__SRC_BT_CFG_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__SRC_BT_CFG_28 /;"	d
MX6SX_PAD_LCD1_DATA20__VDEC_DEBUG_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__VDEC_DEBUG_5 /;"	d
MX6SX_PAD_LCD1_DATA20__WEIM_ADDR_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA20__WEIM_ADDR_20 /;"	d
MX6SX_PAD_LCD1_DATA21__CSI1_DATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__CSI1_DATA_12 /;"	d
MX6SX_PAD_LCD1_DATA21__ENET1_1588_EVENT3_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__ENET1_1588_EVENT3_OUT /;"	d
MX6SX_PAD_LCD1_DATA21__GPIO3_IO_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__GPIO3_IO_22 /;"	d
MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__LCDIF1_DATA_21 /;"	d
MX6SX_PAD_LCD1_DATA21__MMDC_DEBUG_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__MMDC_DEBUG_26 /;"	d
MX6SX_PAD_LCD1_DATA21__PWM7_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__PWM7_OUT /;"	d
MX6SX_PAD_LCD1_DATA21__SIM_M_HSIZE_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__SIM_M_HSIZE_0 /;"	d
MX6SX_PAD_LCD1_DATA21__SRC_BT_CFG_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__SRC_BT_CFG_29 /;"	d
MX6SX_PAD_LCD1_DATA21__VDEC_DEBUG_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__VDEC_DEBUG_6 /;"	d
MX6SX_PAD_LCD1_DATA21__WEIM_ADDR_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA21__WEIM_ADDR_21 /;"	d
MX6SX_PAD_LCD1_DATA22__CSI1_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__CSI1_DATA_11 /;"	d
MX6SX_PAD_LCD1_DATA22__ENET2_1588_EVENT2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__ENET2_1588_EVENT2_OUT /;"	d
MX6SX_PAD_LCD1_DATA22__GPIO3_IO_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__GPIO3_IO_23 /;"	d
MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__LCDIF1_DATA_22 /;"	d
MX6SX_PAD_LCD1_DATA22__MMDC_DEBUG_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__MMDC_DEBUG_27 /;"	d
MX6SX_PAD_LCD1_DATA22__PWM6_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__PWM6_OUT /;"	d
MX6SX_PAD_LCD1_DATA22__SIM_M_HSIZE_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__SIM_M_HSIZE_1 /;"	d
MX6SX_PAD_LCD1_DATA22__SRC_BT_CFG_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__SRC_BT_CFG_30 /;"	d
MX6SX_PAD_LCD1_DATA22__VDEC_DEBUG_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__VDEC_DEBUG_7 /;"	d
MX6SX_PAD_LCD1_DATA22__WEIM_ADDR_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA22__WEIM_ADDR_22 /;"	d
MX6SX_PAD_LCD1_DATA23__CSI1_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__CSI1_DATA_10 /;"	d
MX6SX_PAD_LCD1_DATA23__ENET2_1588_EVENT3_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__ENET2_1588_EVENT3_OUT /;"	d
MX6SX_PAD_LCD1_DATA23__GPIO3_IO_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__GPIO3_IO_24 /;"	d
MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__LCDIF1_DATA_23 /;"	d
MX6SX_PAD_LCD1_DATA23__MMDC_DEBUG_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__MMDC_DEBUG_28 /;"	d
MX6SX_PAD_LCD1_DATA23__PWM5_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__PWM5_OUT /;"	d
MX6SX_PAD_LCD1_DATA23__SIM_M_HSIZE_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__SIM_M_HSIZE_2 /;"	d
MX6SX_PAD_LCD1_DATA23__SRC_BT_CFG_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__SRC_BT_CFG_31 /;"	d
MX6SX_PAD_LCD1_DATA23__VDEC_DEBUG_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__VDEC_DEBUG_8 /;"	d
MX6SX_PAD_LCD1_DATA23__WEIM_ADDR_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_DATA23__WEIM_ADDR_23 /;"	d
MX6SX_PAD_LCD1_ENABLE__AUDMUX_AUD3_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__AUDMUX_AUD3_TXC /;"	d
MX6SX_PAD_LCD1_ENABLE__CSI1_DATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__CSI1_DATA_17 /;"	d
MX6SX_PAD_LCD1_ENABLE__ENET1_1588_EVENT3_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__ENET1_1588_EVENT3_IN /;"	d
MX6SX_PAD_LCD1_ENABLE__GPIO3_IO_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__GPIO3_IO_25 /;"	d
MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__LCDIF1_ENABLE /;"	d
MX6SX_PAD_LCD1_ENABLE__LCDIF1_RD_E	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__LCDIF1_RD_E /;"	d
MX6SX_PAD_LCD1_ENABLE__MMDC_DEBUG_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__MMDC_DEBUG_1 /;"	d
MX6SX_PAD_LCD1_ENABLE__SIM_M_HADDR_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__SIM_M_HADDR_17 /;"	d
MX6SX_PAD_LCD1_ENABLE__USDHC1_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__USDHC1_CD_B /;"	d
MX6SX_PAD_LCD1_ENABLE__VADC_TEST_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_ENABLE__VADC_TEST_1 /;"	d
MX6SX_PAD_LCD1_HSYNC__AUDMUX_AUD3_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__AUDMUX_AUD3_TXD /;"	d
MX6SX_PAD_LCD1_HSYNC__CSI1_DATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__CSI1_DATA_18 /;"	d
MX6SX_PAD_LCD1_HSYNC__ENET2_1588_EVENT2_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__ENET2_1588_EVENT2_IN /;"	d
MX6SX_PAD_LCD1_HSYNC__GPIO3_IO_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__GPIO3_IO_26 /;"	d
MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__LCDIF1_HSYNC /;"	d
MX6SX_PAD_LCD1_HSYNC__LCDIF1_RS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__LCDIF1_RS /;"	d
MX6SX_PAD_LCD1_HSYNC__MMDC_DEBUG_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__MMDC_DEBUG_2 /;"	d
MX6SX_PAD_LCD1_HSYNC__SIM_M_HADDR_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__SIM_M_HADDR_18 /;"	d
MX6SX_PAD_LCD1_HSYNC__USDHC2_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__USDHC2_WP /;"	d
MX6SX_PAD_LCD1_HSYNC__VADC_TEST_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_HSYNC__VADC_TEST_2 /;"	d
MX6SX_PAD_LCD1_RESET__AUDMUX_AUD3_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__AUDMUX_AUD3_RXD /;"	d
MX6SX_PAD_LCD1_RESET__CCM_PMIC_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__CCM_PMIC_RDY /;"	d
MX6SX_PAD_LCD1_RESET__GPIO3_IO_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__GPIO3_IO_27 /;"	d
MX6SX_PAD_LCD1_RESET__KITTEN_EVENTI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__KITTEN_EVENTI /;"	d
MX6SX_PAD_LCD1_RESET__LCDIF1_CS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__LCDIF1_CS /;"	d
MX6SX_PAD_LCD1_RESET__LCDIF1_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__LCDIF1_RESET /;"	d
MX6SX_PAD_LCD1_RESET__M4_EVENTI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__M4_EVENTI /;"	d
MX6SX_PAD_LCD1_RESET__MMDC_DEBUG_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__MMDC_DEBUG_4 /;"	d
MX6SX_PAD_LCD1_RESET__SIM_M_HADDR_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__SIM_M_HADDR_20 /;"	d
MX6SX_PAD_LCD1_RESET__VADC_TEST_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_RESET__VADC_TEST_4 /;"	d
MX6SX_PAD_LCD1_VSYNC__AUDMUX_AUD3_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__AUDMUX_AUD3_TXFS /;"	d
MX6SX_PAD_LCD1_VSYNC__CSI1_DATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__CSI1_DATA_19 /;"	d
MX6SX_PAD_LCD1_VSYNC__ENET2_1588_EVENT3_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__ENET2_1588_EVENT3_IN /;"	d
MX6SX_PAD_LCD1_VSYNC__GPIO3_IO_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__GPIO3_IO_28 /;"	d
MX6SX_PAD_LCD1_VSYNC__LCDIF1_BUSY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__LCDIF1_BUSY /;"	d
MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__LCDIF1_VSYNC /;"	d
MX6SX_PAD_LCD1_VSYNC__MMDC_DEBUG_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__MMDC_DEBUG_3 /;"	d
MX6SX_PAD_LCD1_VSYNC__SIM_M_HADDR_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__SIM_M_HADDR_19 /;"	d
MX6SX_PAD_LCD1_VSYNC__USDHC2_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__USDHC2_CD_B /;"	d
MX6SX_PAD_LCD1_VSYNC__VADC_TEST_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_LCD1_VSYNC__VADC_TEST_3 /;"	d
MX6SX_PAD_NAND_ALE__ANATOP_USBPHY1_TSTI_TX_EN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__ANATOP_USBPHY1_TSTI_TX_EN /;"	d
MX6SX_PAD_NAND_ALE__ECSPI2_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__ECSPI2_SS0 /;"	d
MX6SX_PAD_NAND_ALE__ESAI_TX3_RX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__ESAI_TX3_RX2 /;"	d
MX6SX_PAD_NAND_ALE__GPIO4_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__GPIO4_IO_0 /;"	d
MX6SX_PAD_NAND_ALE__I2C3_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__I2C3_SDA /;"	d
MX6SX_PAD_NAND_ALE__QSPI2_A_SS0_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__QSPI2_A_SS0_B /;"	d
MX6SX_PAD_NAND_ALE__RAWNAND_ALE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__RAWNAND_ALE /;"	d
MX6SX_PAD_NAND_ALE__SDMA_DEBUG_PC_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__SDMA_DEBUG_PC_12 /;"	d
MX6SX_PAD_NAND_ALE__TPSMP_HDATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__TPSMP_HDATA_0 /;"	d
MX6SX_PAD_NAND_ALE__WEIM_CS0_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_ALE__WEIM_CS0_B /;"	d
MX6SX_PAD_NAND_CE0_B__ANATOP_USBPHY1_TSTI_TX_HIZ	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__ANATOP_USBPHY1_TSTI_TX_HIZ /;"	d
MX6SX_PAD_NAND_CE0_B__AUDMUX_AUD4_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__AUDMUX_AUD4_TXC /;"	d
MX6SX_PAD_NAND_CE0_B__ESAI_TX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__ESAI_TX_CLK /;"	d
MX6SX_PAD_NAND_CE0_B__GPIO4_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__GPIO4_IO_1 /;"	d
MX6SX_PAD_NAND_CE0_B__QSPI2_A_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__QSPI2_A_DATA_2 /;"	d
MX6SX_PAD_NAND_CE0_B__RAWNAND_CE0_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__RAWNAND_CE0_B /;"	d
MX6SX_PAD_NAND_CE0_B__SDMA_DEBUG_PC_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__SDMA_DEBUG_PC_9 /;"	d
MX6SX_PAD_NAND_CE0_B__TPSMP_HDATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__TPSMP_HDATA_3 /;"	d
MX6SX_PAD_NAND_CE0_B__USDHC2_VSELECT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__USDHC2_VSELECT /;"	d
MX6SX_PAD_NAND_CE0_B__WEIM_LBA_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE0_B__WEIM_LBA_B /;"	d
MX6SX_PAD_NAND_CE1_B__ANATOP_USBPHY1_TSTI_TX_LS_MODE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__ANATOP_USBPHY1_TSTI_TX_LS_MODE /;"	d
MX6SX_PAD_NAND_CE1_B__AUDMUX_AUD4_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__AUDMUX_AUD4_TXD /;"	d
MX6SX_PAD_NAND_CE1_B__ESAI_TX0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__ESAI_TX0 /;"	d
MX6SX_PAD_NAND_CE1_B__GPIO4_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__GPIO4_IO_2 /;"	d
MX6SX_PAD_NAND_CE1_B__QSPI2_A_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__QSPI2_A_DATA_3 /;"	d
MX6SX_PAD_NAND_CE1_B__RAWNAND_CE1_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__RAWNAND_CE1_B /;"	d
MX6SX_PAD_NAND_CE1_B__SDMA_DEBUG_PC_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__SDMA_DEBUG_PC_8 /;"	d
MX6SX_PAD_NAND_CE1_B__TPSMP_HDATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__TPSMP_HDATA_4 /;"	d
MX6SX_PAD_NAND_CE1_B__USDHC3_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__USDHC3_RESET_B /;"	d
MX6SX_PAD_NAND_CE1_B__WEIM_OE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CE1_B__WEIM_OE /;"	d
MX6SX_PAD_NAND_CLE__ANATOP_USBPHY1_TSTI_TX_DP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__ANATOP_USBPHY1_TSTI_TX_DP /;"	d
MX6SX_PAD_NAND_CLE__ECSPI2_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__ECSPI2_SCLK /;"	d
MX6SX_PAD_NAND_CLE__ESAI_TX2_RX3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__ESAI_TX2_RX3 /;"	d
MX6SX_PAD_NAND_CLE__GPIO4_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__GPIO4_IO_3 /;"	d
MX6SX_PAD_NAND_CLE__I2C3_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__I2C3_SCL /;"	d
MX6SX_PAD_NAND_CLE__QSPI2_A_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__QSPI2_A_SCLK /;"	d
MX6SX_PAD_NAND_CLE__RAWNAND_CLE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__RAWNAND_CLE /;"	d
MX6SX_PAD_NAND_CLE__SDMA_DEBUG_PC_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__SDMA_DEBUG_PC_13 /;"	d
MX6SX_PAD_NAND_CLE__TPSMP_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__TPSMP_CLK /;"	d
MX6SX_PAD_NAND_CLE__WEIM_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_CLE__WEIM_BCLK /;"	d
MX6SX_PAD_NAND_DATA00__ANATOP_USBPHY1_TSTO_RX_DISCON_DET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__ANATOP_USBPHY1_TSTO_RX_DISCON_DET /;"	d
MX6SX_PAD_NAND_DATA00__ECSPI5_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__ECSPI5_MISO /;"	d
MX6SX_PAD_NAND_DATA00__ESAI_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__ESAI_RX_CLK /;"	d
MX6SX_PAD_NAND_DATA00__GPIO4_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__GPIO4_IO_4 /;"	d
MX6SX_PAD_NAND_DATA00__QSPI2_B_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__QSPI2_B_DATA_1 /;"	d
MX6SX_PAD_NAND_DATA00__RAWNAND_DATA00	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__RAWNAND_DATA00 /;"	d
MX6SX_PAD_NAND_DATA00__SDMA_DEBUG_EVT_CHN_LINES_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__SDMA_DEBUG_EVT_CHN_LINES_5 /;"	d
MX6SX_PAD_NAND_DATA00__TPSMP_HDATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__TPSMP_HDATA_7 /;"	d
MX6SX_PAD_NAND_DATA00__USDHC1_DATA4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__USDHC1_DATA4 /;"	d
MX6SX_PAD_NAND_DATA00__WEIM_AD_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA00__WEIM_AD_0 /;"	d
MX6SX_PAD_NAND_DATA01__ANATOP_USBPHY1_TSTO_RX_HS_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__ANATOP_USBPHY1_TSTO_RX_HS_RXD /;"	d
MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__ECSPI5_MOSI /;"	d
MX6SX_PAD_NAND_DATA01__ESAI_RX_FS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__ESAI_RX_FS /;"	d
MX6SX_PAD_NAND_DATA01__GPIO4_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__GPIO4_IO_5 /;"	d
MX6SX_PAD_NAND_DATA01__QSPI2_B_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__QSPI2_B_DATA_0 /;"	d
MX6SX_PAD_NAND_DATA01__RAWNAND_DATA01	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__RAWNAND_DATA01 /;"	d
MX6SX_PAD_NAND_DATA01__SDMA_DEBUG_EVT_CHN_LINES_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__SDMA_DEBUG_EVT_CHN_LINES_4 /;"	d
MX6SX_PAD_NAND_DATA01__TPSMP_HDATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__TPSMP_HDATA_8 /;"	d
MX6SX_PAD_NAND_DATA01__USDHC1_DATA5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__USDHC1_DATA5 /;"	d
MX6SX_PAD_NAND_DATA01__WEIM_AD_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA01__WEIM_AD_1 /;"	d
MX6SX_PAD_NAND_DATA02__ANATOP_USBPHY2_TSTO_PLL_CLK20DIV	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__ANATOP_USBPHY2_TSTO_PLL_CLK20DIV /;"	d
MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__ECSPI5_SCLK /;"	d
MX6SX_PAD_NAND_DATA02__ESAI_TX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__ESAI_TX_HF_CLK /;"	d
MX6SX_PAD_NAND_DATA02__GPIO4_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__GPIO4_IO_6 /;"	d
MX6SX_PAD_NAND_DATA02__QSPI2_B_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__QSPI2_B_SCLK /;"	d
MX6SX_PAD_NAND_DATA02__RAWNAND_DATA02	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__RAWNAND_DATA02 /;"	d
MX6SX_PAD_NAND_DATA02__SDMA_DEBUG_EVT_CHN_LINES_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__SDMA_DEBUG_EVT_CHN_LINES_3 /;"	d
MX6SX_PAD_NAND_DATA02__TPSMP_HDATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__TPSMP_HDATA_9 /;"	d
MX6SX_PAD_NAND_DATA02__USDHC1_DATA6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__USDHC1_DATA6 /;"	d
MX6SX_PAD_NAND_DATA02__WEIM_AD_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA02__WEIM_AD_2 /;"	d
MX6SX_PAD_NAND_DATA03__ANATOP_USBPHY1_TSTO_RX_SQUELCH	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__ANATOP_USBPHY1_TSTO_RX_SQUELCH /;"	d
MX6SX_PAD_NAND_DATA03__ECSPI5_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__ECSPI5_SS0 /;"	d
MX6SX_PAD_NAND_DATA03__ESAI_RX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__ESAI_RX_HF_CLK /;"	d
MX6SX_PAD_NAND_DATA03__GPIO4_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__GPIO4_IO_7 /;"	d
MX6SX_PAD_NAND_DATA03__QSPI2_B_SS0_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__QSPI2_B_SS0_B /;"	d
MX6SX_PAD_NAND_DATA03__RAWNAND_DATA03	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__RAWNAND_DATA03 /;"	d
MX6SX_PAD_NAND_DATA03__SDMA_DEBUG_EVT_CHN_LINES_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__SDMA_DEBUG_EVT_CHN_LINES_6 /;"	d
MX6SX_PAD_NAND_DATA03__TPSMP_HDATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__TPSMP_HDATA_10 /;"	d
MX6SX_PAD_NAND_DATA03__USDHC1_DATA7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__USDHC1_DATA7 /;"	d
MX6SX_PAD_NAND_DATA03__WEIM_AD_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA03__WEIM_AD_3 /;"	d
MX6SX_PAD_NAND_DATA04__ANATOP_USBPHY2_TSTO_RX_SQUELCH	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__ANATOP_USBPHY2_TSTO_RX_SQUELCH /;"	d
MX6SX_PAD_NAND_DATA04__AUDMUX_AUD4_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__AUDMUX_AUD4_RXFS /;"	d
MX6SX_PAD_NAND_DATA04__GPIO4_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__GPIO4_IO_8 /;"	d
MX6SX_PAD_NAND_DATA04__QSPI2_B_SS1_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__QSPI2_B_SS1_B /;"	d
MX6SX_PAD_NAND_DATA04__RAWNAND_DATA04	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__RAWNAND_DATA04 /;"	d
MX6SX_PAD_NAND_DATA04__SDMA_DEBUG_CORE_STATE_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__SDMA_DEBUG_CORE_STATE_0 /;"	d
MX6SX_PAD_NAND_DATA04__TPSMP_HDATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__TPSMP_HDATA_11 /;"	d
MX6SX_PAD_NAND_DATA04__UART3_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__UART3_CTS_B /;"	d
MX6SX_PAD_NAND_DATA04__UART3_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__UART3_RTS_B /;"	d
MX6SX_PAD_NAND_DATA04__USDHC2_DATA4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__USDHC2_DATA4 /;"	d
MX6SX_PAD_NAND_DATA04__WEIM_AD_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA04__WEIM_AD_4 /;"	d
MX6SX_PAD_NAND_DATA05__ANATOP_USBPHY2_TSTO_RX_DISCON_DET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__ANATOP_USBPHY2_TSTO_RX_DISCON_DET /;"	d
MX6SX_PAD_NAND_DATA05__AUDMUX_AUD4_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__AUDMUX_AUD4_RXC /;"	d
MX6SX_PAD_NAND_DATA05__GPIO4_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__GPIO4_IO_9 /;"	d
MX6SX_PAD_NAND_DATA05__QSPI2_B_DQS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__QSPI2_B_DQS /;"	d
MX6SX_PAD_NAND_DATA05__RAWNAND_DATA05	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__RAWNAND_DATA05 /;"	d
MX6SX_PAD_NAND_DATA05__SDMA_DEBUG_CORE_STATE_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__SDMA_DEBUG_CORE_STATE_1 /;"	d
MX6SX_PAD_NAND_DATA05__TPSMP_HDATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__TPSMP_HDATA_12 /;"	d
MX6SX_PAD_NAND_DATA05__UART3_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__UART3_CTS_B /;"	d
MX6SX_PAD_NAND_DATA05__UART3_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__UART3_RTS_B /;"	d
MX6SX_PAD_NAND_DATA05__USDHC2_DATA5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__USDHC2_DATA5 /;"	d
MX6SX_PAD_NAND_DATA05__WEIM_AD_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA05__WEIM_AD_5 /;"	d
MX6SX_PAD_NAND_DATA06__ANATOP_USBPHY2_TSTO_RX_FS_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__ANATOP_USBPHY2_TSTO_RX_FS_RXD /;"	d
MX6SX_PAD_NAND_DATA06__GPIO4_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__GPIO4_IO_10 /;"	d
MX6SX_PAD_NAND_DATA06__PWM3_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__PWM3_OUT /;"	d
MX6SX_PAD_NAND_DATA06__QSPI2_A_SS1_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__QSPI2_A_SS1_B /;"	d
MX6SX_PAD_NAND_DATA06__RAWNAND_DATA06	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__RAWNAND_DATA06 /;"	d
MX6SX_PAD_NAND_DATA06__SDMA_DEBUG_CORE_STATE_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__SDMA_DEBUG_CORE_STATE_2 /;"	d
MX6SX_PAD_NAND_DATA06__TPSMP_HDATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__TPSMP_HDATA_13 /;"	d
MX6SX_PAD_NAND_DATA06__UART3_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__UART3_RX /;"	d
MX6SX_PAD_NAND_DATA06__UART3_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__UART3_TX /;"	d
MX6SX_PAD_NAND_DATA06__USDHC2_DATA6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__USDHC2_DATA6 /;"	d
MX6SX_PAD_NAND_DATA06__WEIM_AD_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA06__WEIM_AD_6 /;"	d
MX6SX_PAD_NAND_DATA07__ANATOP_USBPHY1_TSTO_RX_FS_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__ANATOP_USBPHY1_TSTO_RX_FS_RXD /;"	d
MX6SX_PAD_NAND_DATA07__GPIO4_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__GPIO4_IO_11 /;"	d
MX6SX_PAD_NAND_DATA07__PWM4_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__PWM4_OUT /;"	d
MX6SX_PAD_NAND_DATA07__QSPI2_A_DQS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__QSPI2_A_DQS /;"	d
MX6SX_PAD_NAND_DATA07__RAWNAND_DATA07	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__RAWNAND_DATA07 /;"	d
MX6SX_PAD_NAND_DATA07__SDMA_DEBUG_CORE_STATE_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__SDMA_DEBUG_CORE_STATE_3 /;"	d
MX6SX_PAD_NAND_DATA07__TPSMP_HDATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__TPSMP_HDATA_14 /;"	d
MX6SX_PAD_NAND_DATA07__UART3_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__UART3_RX /;"	d
MX6SX_PAD_NAND_DATA07__UART3_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__UART3_TX /;"	d
MX6SX_PAD_NAND_DATA07__USDHC2_DATA7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__USDHC2_DATA7 /;"	d
MX6SX_PAD_NAND_DATA07__WEIM_AD_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_DATA07__WEIM_AD_7 /;"	d
MX6SX_PAD_NAND_READY_B__ANATOP_USBPHY1_TSTI_TX_DN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__ANATOP_USBPHY1_TSTI_TX_DN /;"	d
MX6SX_PAD_NAND_READY_B__ECSPI2_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__ECSPI2_MISO /;"	d
MX6SX_PAD_NAND_READY_B__ESAI_TX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__ESAI_TX1 /;"	d
MX6SX_PAD_NAND_READY_B__GPIO4_IO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__GPIO4_IO_13 /;"	d
MX6SX_PAD_NAND_READY_B__QSPI2_A_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__QSPI2_A_DATA_1 /;"	d
MX6SX_PAD_NAND_READY_B__RAWNAND_READY_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__RAWNAND_READY_B /;"	d
MX6SX_PAD_NAND_READY_B__SDMA_DEBUG_PC_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__SDMA_DEBUG_PC_10 /;"	d
MX6SX_PAD_NAND_READY_B__TPSMP_HDATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__TPSMP_HDATA_2 /;"	d
MX6SX_PAD_NAND_READY_B__USDHC1_VSELECT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__USDHC1_VSELECT /;"	d
MX6SX_PAD_NAND_READY_B__WEIM_EB_B_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_READY_B__WEIM_EB_B_1 /;"	d
MX6SX_PAD_NAND_RE_B__ANATOP_USBPHY2_TSTO_RX_HS_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__ANATOP_USBPHY2_TSTO_RX_HS_RXD /;"	d
MX6SX_PAD_NAND_RE_B__AUDMUX_AUD4_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__AUDMUX_AUD4_TXFS /;"	d
MX6SX_PAD_NAND_RE_B__ESAI_TX_FS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__ESAI_TX_FS /;"	d
MX6SX_PAD_NAND_RE_B__GPIO4_IO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__GPIO4_IO_12 /;"	d
MX6SX_PAD_NAND_RE_B__QSPI2_B_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__QSPI2_B_DATA_3 /;"	d
MX6SX_PAD_NAND_RE_B__RAWNAND_RE_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__RAWNAND_RE_B /;"	d
MX6SX_PAD_NAND_RE_B__SDMA_DEBUG_PC_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__SDMA_DEBUG_PC_7 /;"	d
MX6SX_PAD_NAND_RE_B__TPSMP_HDATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__TPSMP_HDATA_5 /;"	d
MX6SX_PAD_NAND_RE_B__USDHC2_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__USDHC2_RESET_B /;"	d
MX6SX_PAD_NAND_RE_B__WEIM_RW	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_RE_B__WEIM_RW /;"	d
MX6SX_PAD_NAND_WE_B__ANATOP_USBPHY1_TSTO_PLL_CLK20DIV	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__ANATOP_USBPHY1_TSTO_PLL_CLK20DIV /;"	d
MX6SX_PAD_NAND_WE_B__AUDMUX_AUD4_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__AUDMUX_AUD4_RXD /;"	d
MX6SX_PAD_NAND_WE_B__ESAI_TX5_RX0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__ESAI_TX5_RX0 /;"	d
MX6SX_PAD_NAND_WE_B__GPIO4_IO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__GPIO4_IO_14 /;"	d
MX6SX_PAD_NAND_WE_B__QSPI2_B_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__QSPI2_B_DATA_2 /;"	d
MX6SX_PAD_NAND_WE_B__RAWNAND_WE_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__RAWNAND_WE_B /;"	d
MX6SX_PAD_NAND_WE_B__SDMA_DEBUG_PC_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__SDMA_DEBUG_PC_6 /;"	d
MX6SX_PAD_NAND_WE_B__TPSMP_HDATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__TPSMP_HDATA_6 /;"	d
MX6SX_PAD_NAND_WE_B__USDHC4_VSELECT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__USDHC4_VSELECT /;"	d
MX6SX_PAD_NAND_WE_B__WEIM_WAIT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WE_B__WEIM_WAIT /;"	d
MX6SX_PAD_NAND_WP_B__ANATOP_USBPHY1_TSTI_TX_HS_MODE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__ANATOP_USBPHY1_TSTI_TX_HS_MODE /;"	d
MX6SX_PAD_NAND_WP_B__ECSPI2_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__ECSPI2_MOSI /;"	d
MX6SX_PAD_NAND_WP_B__ESAI_TX4_RX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__ESAI_TX4_RX1 /;"	d
MX6SX_PAD_NAND_WP_B__GPIO4_IO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__GPIO4_IO_15 /;"	d
MX6SX_PAD_NAND_WP_B__QSPI2_A_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__QSPI2_A_DATA_0 /;"	d
MX6SX_PAD_NAND_WP_B__RAWNAND_WP_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__RAWNAND_WP_B /;"	d
MX6SX_PAD_NAND_WP_B__SDMA_DEBUG_PC_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__SDMA_DEBUG_PC_11 /;"	d
MX6SX_PAD_NAND_WP_B__TPSMP_HDATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__TPSMP_HDATA_1 /;"	d
MX6SX_PAD_NAND_WP_B__USDHC1_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__USDHC1_RESET_B /;"	d
MX6SX_PAD_NAND_WP_B__WEIM_EB_B_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_NAND_WP_B__WEIM_EB_B_0 /;"	d
MX6SX_PAD_QSPI1A_DATA0__CSI1_DATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__CSI1_DATA_14 /;"	d
MX6SX_PAD_QSPI1A_DATA0__ECSPI1_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__ECSPI1_MOSI /;"	d
MX6SX_PAD_QSPI1A_DATA0__ESAI_TX4_RX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__ESAI_TX4_RX1 /;"	d
MX6SX_PAD_QSPI1A_DATA0__GPIO4_IO_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__GPIO4_IO_16 /;"	d
MX6SX_PAD_QSPI1A_DATA0__QSPI1_A_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__QSPI1_A_DATA_0 /;"	d
MX6SX_PAD_QSPI1A_DATA0__SDMA_DEBUG_BUS_DEVICE_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__SDMA_DEBUG_BUS_DEVICE_3 /;"	d
MX6SX_PAD_QSPI1A_DATA0__SIM_M_HADDR_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__SIM_M_HADDR_3 /;"	d
MX6SX_PAD_QSPI1A_DATA0__USB_OTG2_OC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__USB_OTG2_OC /;"	d
MX6SX_PAD_QSPI1A_DATA0__WEIM_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA0__WEIM_DATA_6 /;"	d
MX6SX_PAD_QSPI1A_DATA1__ANATOP_OTG1_ID	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__ANATOP_OTG1_ID /;"	d
MX6SX_PAD_QSPI1A_DATA1__CSI1_DATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__CSI1_DATA_13 /;"	d
MX6SX_PAD_QSPI1A_DATA1__ECSPI1_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__ECSPI1_MISO /;"	d
MX6SX_PAD_QSPI1A_DATA1__ESAI_TX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__ESAI_TX1 /;"	d
MX6SX_PAD_QSPI1A_DATA1__GPIO4_IO_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__GPIO4_IO_17 /;"	d
MX6SX_PAD_QSPI1A_DATA1__QSPI1_A_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__QSPI1_A_DATA_1 /;"	d
MX6SX_PAD_QSPI1A_DATA1__SDMA_DEBUG_PC_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__SDMA_DEBUG_PC_0 /;"	d
MX6SX_PAD_QSPI1A_DATA1__SIM_M_HADDR_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__SIM_M_HADDR_4 /;"	d
MX6SX_PAD_QSPI1A_DATA1__WEIM_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA1__WEIM_DATA_5 /;"	d
MX6SX_PAD_QSPI1A_DATA2__CSI1_DATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__CSI1_DATA_12 /;"	d
MX6SX_PAD_QSPI1A_DATA2__ECSPI5_SS1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__ECSPI5_SS1 /;"	d
MX6SX_PAD_QSPI1A_DATA2__ESAI_TX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__ESAI_TX_CLK /;"	d
MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__GPIO4_IO_18 /;"	d
MX6SX_PAD_QSPI1A_DATA2__QSPI1_A_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__QSPI1_A_DATA_2 /;"	d
MX6SX_PAD_QSPI1A_DATA2__SDMA_DEBUG_PC_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__SDMA_DEBUG_PC_1 /;"	d
MX6SX_PAD_QSPI1A_DATA2__SIM_M_HADDR_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__SIM_M_HADDR_6 /;"	d
MX6SX_PAD_QSPI1A_DATA2__USB_OTG1_PWR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__USB_OTG1_PWR /;"	d
MX6SX_PAD_QSPI1A_DATA2__WEIM_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA2__WEIM_DATA_4 /;"	d
MX6SX_PAD_QSPI1A_DATA3__CSI1_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__CSI1_DATA_11 /;"	d
MX6SX_PAD_QSPI1A_DATA3__ECSPI5_SS2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__ECSPI5_SS2 /;"	d
MX6SX_PAD_QSPI1A_DATA3__ESAI_TX0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__ESAI_TX0 /;"	d
MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__GPIO4_IO_19 /;"	d
MX6SX_PAD_QSPI1A_DATA3__QSPI1_A_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__QSPI1_A_DATA_3 /;"	d
MX6SX_PAD_QSPI1A_DATA3__SDMA_DEBUG_PC_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__SDMA_DEBUG_PC_2 /;"	d
MX6SX_PAD_QSPI1A_DATA3__SIM_M_HADDR_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__SIM_M_HADDR_7 /;"	d
MX6SX_PAD_QSPI1A_DATA3__USB_OTG1_OC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__USB_OTG1_OC /;"	d
MX6SX_PAD_QSPI1A_DATA3__WEIM_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DATA3__WEIM_DATA_3 /;"	d
MX6SX_PAD_QSPI1A_DQS__CAN2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__CAN2_TX /;"	d
MX6SX_PAD_QSPI1A_DQS__CANFD_TX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__CANFD_TX2 /;"	d
MX6SX_PAD_QSPI1A_DQS__CSI1_DATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__CSI1_DATA_15 /;"	d
MX6SX_PAD_QSPI1A_DQS__ECSPI5_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__ECSPI5_MOSI /;"	d
MX6SX_PAD_QSPI1A_DQS__GPIO4_IO_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__GPIO4_IO_20 /;"	d
MX6SX_PAD_QSPI1A_DQS__QSPI1_A_DQS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__QSPI1_A_DQS /;"	d
MX6SX_PAD_QSPI1A_DQS__SDMA_DEBUG_BUS_DEVICE_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__SDMA_DEBUG_BUS_DEVICE_4 /;"	d
MX6SX_PAD_QSPI1A_DQS__SIM_M_HADDR_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__SIM_M_HADDR_13 /;"	d
MX6SX_PAD_QSPI1A_DQS__WEIM_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_DQS__WEIM_DATA_7 /;"	d
MX6SX_PAD_QSPI1A_SCLK__ANATOP_OTG2_ID	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__ANATOP_OTG2_ID /;"	d
MX6SX_PAD_QSPI1A_SCLK__CSI1_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__CSI1_DATA_1 /;"	d
MX6SX_PAD_QSPI1A_SCLK__ECSPI1_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__ECSPI1_SCLK /;"	d
MX6SX_PAD_QSPI1A_SCLK__ESAI_TX2_RX3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__ESAI_TX2_RX3 /;"	d
MX6SX_PAD_QSPI1A_SCLK__GPIO4_IO_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__GPIO4_IO_21 /;"	d
MX6SX_PAD_QSPI1A_SCLK__QSPI1_A_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__QSPI1_A_SCLK /;"	d
MX6SX_PAD_QSPI1A_SCLK__SDMA_DEBUG_PC_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__SDMA_DEBUG_PC_5 /;"	d
MX6SX_PAD_QSPI1A_SCLK__SIM_M_HADDR_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__SIM_M_HADDR_0 /;"	d
MX6SX_PAD_QSPI1A_SCLK__WEIM_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SCLK__WEIM_DATA_0 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__CSI1_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__CSI1_DATA_0 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__ECSPI1_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__ECSPI1_SS0 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__ESAI_TX3_RX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__ESAI_TX3_RX2 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__GPIO4_IO_22 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__QSPI1_A_SS0_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__QSPI1_A_SS0_B /;"	d
MX6SX_PAD_QSPI1A_SS0_B__SDMA_DEBUG_PC_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__SDMA_DEBUG_PC_4 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__SIM_M_HADDR_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__SIM_M_HADDR_1 /;"	d
MX6SX_PAD_QSPI1A_SS0_B__USB_OTG2_PWR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__USB_OTG2_PWR /;"	d
MX6SX_PAD_QSPI1A_SS0_B__WEIM_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS0_B__WEIM_DATA_1 /;"	d
MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__CAN1_RX /;"	d
MX6SX_PAD_QSPI1A_SS1_B__CANFD_RX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__CANFD_RX1 /;"	d
MX6SX_PAD_QSPI1A_SS1_B__CSI1_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__CSI1_DATA_10 /;"	d
MX6SX_PAD_QSPI1A_SS1_B__ECSPI5_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__ECSPI5_MISO /;"	d
MX6SX_PAD_QSPI1A_SS1_B__GPIO4_IO_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__GPIO4_IO_23 /;"	d
MX6SX_PAD_QSPI1A_SS1_B__QSPI1_A_SS1_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__QSPI1_A_SS1_B /;"	d
MX6SX_PAD_QSPI1A_SS1_B__SDMA_DEBUG_PC_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__SDMA_DEBUG_PC_3 /;"	d
MX6SX_PAD_QSPI1A_SS1_B__SIM_M_HADDR_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__SIM_M_HADDR_12 /;"	d
MX6SX_PAD_QSPI1A_SS1_B__WEIM_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1A_SS1_B__WEIM_DATA_2 /;"	d
MX6SX_PAD_QSPI1B_DATA0__CSI1_DATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__CSI1_DATA_22 /;"	d
MX6SX_PAD_QSPI1B_DATA0__ECSPI3_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__ECSPI3_MOSI /;"	d
MX6SX_PAD_QSPI1B_DATA0__ESAI_RX_FS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__ESAI_RX_FS /;"	d
MX6SX_PAD_QSPI1B_DATA0__GPIO4_IO_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__GPIO4_IO_24 /;"	d
MX6SX_PAD_QSPI1B_DATA0__QSPI1_B_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__QSPI1_B_DATA_0 /;"	d
MX6SX_PAD_QSPI1B_DATA0__SIM_M_HADDR_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__SIM_M_HADDR_9 /;"	d
MX6SX_PAD_QSPI1B_DATA0__UART3_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__UART3_CTS_B /;"	d
MX6SX_PAD_QSPI1B_DATA0__UART3_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__UART3_RTS_B /;"	d
MX6SX_PAD_QSPI1B_DATA0__WEIM_DATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA0__WEIM_DATA_14 /;"	d
MX6SX_PAD_QSPI1B_DATA1__CSI1_DATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__CSI1_DATA_21 /;"	d
MX6SX_PAD_QSPI1B_DATA1__ECSPI3_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__ECSPI3_MISO /;"	d
MX6SX_PAD_QSPI1B_DATA1__ESAI_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__ESAI_RX_CLK /;"	d
MX6SX_PAD_QSPI1B_DATA1__GPIO4_IO_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__GPIO4_IO_25 /;"	d
MX6SX_PAD_QSPI1B_DATA1__QSPI1_B_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__QSPI1_B_DATA_1 /;"	d
MX6SX_PAD_QSPI1B_DATA1__SIM_M_HADDR_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__SIM_M_HADDR_8 /;"	d
MX6SX_PAD_QSPI1B_DATA1__UART3_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__UART3_CTS_B /;"	d
MX6SX_PAD_QSPI1B_DATA1__UART3_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__UART3_RTS_B /;"	d
MX6SX_PAD_QSPI1B_DATA1__WEIM_DATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA1__WEIM_DATA_13 /;"	d
MX6SX_PAD_QSPI1B_DATA2__CSI1_DATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__CSI1_DATA_20 /;"	d
MX6SX_PAD_QSPI1B_DATA2__ECSPI5_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__ECSPI5_RDY /;"	d
MX6SX_PAD_QSPI1B_DATA2__ESAI_TX5_RX0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__ESAI_TX5_RX0 /;"	d
MX6SX_PAD_QSPI1B_DATA2__GPIO4_IO_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__GPIO4_IO_26 /;"	d
MX6SX_PAD_QSPI1B_DATA2__I2C2_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__I2C2_SDA /;"	d
MX6SX_PAD_QSPI1B_DATA2__QSPI1_B_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__QSPI1_B_DATA_2 /;"	d
MX6SX_PAD_QSPI1B_DATA2__SIM_M_HADDR_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__SIM_M_HADDR_5 /;"	d
MX6SX_PAD_QSPI1B_DATA2__WEIM_DATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA2__WEIM_DATA_12 /;"	d
MX6SX_PAD_QSPI1B_DATA3__CSI1_DATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__CSI1_DATA_19 /;"	d
MX6SX_PAD_QSPI1B_DATA3__ECSPI5_SS3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__ECSPI5_SS3 /;"	d
MX6SX_PAD_QSPI1B_DATA3__ESAI_TX_FS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__ESAI_TX_FS /;"	d
MX6SX_PAD_QSPI1B_DATA3__GPIO4_IO_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__GPIO4_IO_27 /;"	d
MX6SX_PAD_QSPI1B_DATA3__I2C2_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__I2C2_SCL /;"	d
MX6SX_PAD_QSPI1B_DATA3__QSPI1_B_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__QSPI1_B_DATA_3 /;"	d
MX6SX_PAD_QSPI1B_DATA3__SIM_M_HADDR_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__SIM_M_HADDR_2 /;"	d
MX6SX_PAD_QSPI1B_DATA3__WEIM_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DATA3__WEIM_DATA_11 /;"	d
MX6SX_PAD_QSPI1B_DQS__CAN1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__CAN1_TX /;"	d
MX6SX_PAD_QSPI1B_DQS__CANFD_TX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__CANFD_TX1 /;"	d
MX6SX_PAD_QSPI1B_DQS__CSI1_DATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__CSI1_DATA_23 /;"	d
MX6SX_PAD_QSPI1B_DQS__ECSPI5_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__ECSPI5_SS0 /;"	d
MX6SX_PAD_QSPI1B_DQS__GPIO4_IO_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__GPIO4_IO_28 /;"	d
MX6SX_PAD_QSPI1B_DQS__QSPI1_B_DQS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__QSPI1_B_DQS /;"	d
MX6SX_PAD_QSPI1B_DQS__SIM_M_HADDR_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__SIM_M_HADDR_15 /;"	d
MX6SX_PAD_QSPI1B_DQS__WEIM_DATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_DQS__WEIM_DATA_15 /;"	d
MX6SX_PAD_QSPI1B_SCLK__CSI1_DATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__CSI1_DATA_16 /;"	d
MX6SX_PAD_QSPI1B_SCLK__ECSPI3_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__ECSPI3_SCLK /;"	d
MX6SX_PAD_QSPI1B_SCLK__ESAI_RX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__ESAI_RX_HF_CLK /;"	d
MX6SX_PAD_QSPI1B_SCLK__GPIO4_IO_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__GPIO4_IO_29 /;"	d
MX6SX_PAD_QSPI1B_SCLK__QSPI1_B_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__QSPI1_B_SCLK /;"	d
MX6SX_PAD_QSPI1B_SCLK__SIM_M_HADDR_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__SIM_M_HADDR_11 /;"	d
MX6SX_PAD_QSPI1B_SCLK__UART3_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__UART3_RX /;"	d
MX6SX_PAD_QSPI1B_SCLK__UART3_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__UART3_TX /;"	d
MX6SX_PAD_QSPI1B_SCLK__WEIM_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SCLK__WEIM_DATA_8 /;"	d
MX6SX_PAD_QSPI1B_SS0_B__CSI1_DATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__CSI1_DATA_17 /;"	d
MX6SX_PAD_QSPI1B_SS0_B__ECSPI3_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__ECSPI3_SS0 /;"	d
MX6SX_PAD_QSPI1B_SS0_B__ESAI_TX_HF_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__ESAI_TX_HF_CLK /;"	d
MX6SX_PAD_QSPI1B_SS0_B__GPIO4_IO_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__GPIO4_IO_30 /;"	d
MX6SX_PAD_QSPI1B_SS0_B__QSPI1_B_SS0_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__QSPI1_B_SS0_B /;"	d
MX6SX_PAD_QSPI1B_SS0_B__SIM_M_HADDR_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__SIM_M_HADDR_10 /;"	d
MX6SX_PAD_QSPI1B_SS0_B__UART3_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__UART3_RX /;"	d
MX6SX_PAD_QSPI1B_SS0_B__UART3_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__UART3_TX /;"	d
MX6SX_PAD_QSPI1B_SS0_B__WEIM_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS0_B__WEIM_DATA_9 /;"	d
MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__CAN2_RX /;"	d
MX6SX_PAD_QSPI1B_SS1_B__CANFD_RX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__CANFD_RX2 /;"	d
MX6SX_PAD_QSPI1B_SS1_B__CSI1_DATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__CSI1_DATA_18 /;"	d
MX6SX_PAD_QSPI1B_SS1_B__ECSPI5_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__ECSPI5_SCLK /;"	d
MX6SX_PAD_QSPI1B_SS1_B__GPIO4_IO_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__GPIO4_IO_31 /;"	d
MX6SX_PAD_QSPI1B_SS1_B__QSPI1_B_SS1_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__QSPI1_B_SS1_B /;"	d
MX6SX_PAD_QSPI1B_SS1_B__SIM_M_HADDR_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__SIM_M_HADDR_14 /;"	d
MX6SX_PAD_QSPI1B_SS1_B__WEIM_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_QSPI1B_SS1_B__WEIM_DATA_10 /;"	d
MX6SX_PAD_RGMII1_RD0__ANATOP_TESTI_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD0__ANATOP_TESTI_0 /;"	d
MX6SX_PAD_RGMII1_RD0__CSI2_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD0__CSI2_DATA_10 /;"	d
MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD0__ENET1_RX_DATA_0 /;"	d
MX6SX_PAD_RGMII1_RD0__GPIO5_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD0__GPIO5_IO_0 /;"	d
MX6SX_PAD_RGMII1_RD0__PCIE_CTRL_DEBUG_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD0__PCIE_CTRL_DEBUG_0 /;"	d
MX6SX_PAD_RGMII1_RD0__RAWNAND_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD0__RAWNAND_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_RD1__ANATOP_TESTI_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD1__ANATOP_TESTI_1 /;"	d
MX6SX_PAD_RGMII1_RD1__CSI2_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD1__CSI2_DATA_11 /;"	d
MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD1__ENET1_RX_DATA_1 /;"	d
MX6SX_PAD_RGMII1_RD1__GPIO5_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD1__GPIO5_IO_1 /;"	d
MX6SX_PAD_RGMII1_RD1__PCIE_CTRL_DEBUG_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD1__PCIE_CTRL_DEBUG_1 /;"	d
MX6SX_PAD_RGMII1_RD1__USDHC1_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD1__USDHC1_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_RD2__ANATOP_TESTI_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD2__ANATOP_TESTI_2 /;"	d
MX6SX_PAD_RGMII1_RD2__CSI2_DATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD2__CSI2_DATA_12 /;"	d
MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD2__ENET1_RX_DATA_2 /;"	d
MX6SX_PAD_RGMII1_RD2__GPIO5_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD2__GPIO5_IO_2 /;"	d
MX6SX_PAD_RGMII1_RD2__PCIE_CTRL_DEBUG_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD2__PCIE_CTRL_DEBUG_2 /;"	d
MX6SX_PAD_RGMII1_RD2__USDHC2_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD2__USDHC2_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_RD3__ANATOP_TESTI_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD3__ANATOP_TESTI_3 /;"	d
MX6SX_PAD_RGMII1_RD3__CSI2_DATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD3__CSI2_DATA_13 /;"	d
MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD3__ENET1_RX_DATA_3 /;"	d
MX6SX_PAD_RGMII1_RD3__GPIO5_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD3__GPIO5_IO_3 /;"	d
MX6SX_PAD_RGMII1_RD3__PCIE_CTRL_DEBUG_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD3__PCIE_CTRL_DEBUG_3 /;"	d
MX6SX_PAD_RGMII1_RD3__USDHC3_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RD3__USDHC3_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_RXC__ANATOP_TESTO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__ANATOP_TESTO_1 /;"	d
MX6SX_PAD_RGMII1_RXC__CSI2_DATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__CSI2_DATA_15 /;"	d
MX6SX_PAD_RGMII1_RXC__ECSPI1_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__ECSPI1_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__ENET1_RX_CLK /;"	d
MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__ENET1_RX_ER /;"	d
MX6SX_PAD_RGMII1_RXC__GPIO5_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__GPIO5_IO_5 /;"	d
MX6SX_PAD_RGMII1_RXC__PCIE_CTRL_DEBUG_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RXC__PCIE_CTRL_DEBUG_5 /;"	d
MX6SX_PAD_RGMII1_RX_CTL__ANATOP_TESTO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RX_CTL__ANATOP_TESTO_0 /;"	d
MX6SX_PAD_RGMII1_RX_CTL__CSI2_DATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RX_CTL__CSI2_DATA_14 /;"	d
MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RX_CTL__ENET1_RX_EN /;"	d
MX6SX_PAD_RGMII1_RX_CTL__GPIO5_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RX_CTL__GPIO5_IO_4 /;"	d
MX6SX_PAD_RGMII1_RX_CTL__PCIE_CTRL_DEBUG_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RX_CTL__PCIE_CTRL_DEBUG_4 /;"	d
MX6SX_PAD_RGMII1_RX_CTL__USDHC4_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_RX_CTL__USDHC4_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TD0__ANATOP_TESTO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__ANATOP_TESTO_2 /;"	d
MX6SX_PAD_RGMII1_TD0__CSI2_DATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__CSI2_DATA_16 /;"	d
MX6SX_PAD_RGMII1_TD0__ECSPI2_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__ECSPI2_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__ENET1_TX_DATA_0 /;"	d
MX6SX_PAD_RGMII1_TD0__GPIO5_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__GPIO5_IO_6 /;"	d
MX6SX_PAD_RGMII1_TD0__PCIE_CTRL_DEBUG_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__PCIE_CTRL_DEBUG_6 /;"	d
MX6SX_PAD_RGMII1_TD0__SAI2_RX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD0__SAI2_RX_SYNC /;"	d
MX6SX_PAD_RGMII1_TD1__ANATOP_TESTO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__ANATOP_TESTO_3 /;"	d
MX6SX_PAD_RGMII1_TD1__CSI2_DATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__CSI2_DATA_17 /;"	d
MX6SX_PAD_RGMII1_TD1__ECSPI3_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__ECSPI3_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__ENET1_TX_DATA_1 /;"	d
MX6SX_PAD_RGMII1_TD1__GPIO5_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__GPIO5_IO_7 /;"	d
MX6SX_PAD_RGMII1_TD1__PCIE_CTRL_DEBUG_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__PCIE_CTRL_DEBUG_7 /;"	d
MX6SX_PAD_RGMII1_TD1__SAI2_RX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD1__SAI2_RX_BCLK /;"	d
MX6SX_PAD_RGMII1_TD2__ANATOP_TESTO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__ANATOP_TESTO_4 /;"	d
MX6SX_PAD_RGMII1_TD2__CSI2_DATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__CSI2_DATA_18 /;"	d
MX6SX_PAD_RGMII1_TD2__ECSPI4_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__ECSPI4_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__ENET1_TX_DATA_2 /;"	d
MX6SX_PAD_RGMII1_TD2__GPIO5_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__GPIO5_IO_8 /;"	d
MX6SX_PAD_RGMII1_TD2__PCIE_CTRL_DEBUG_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__PCIE_CTRL_DEBUG_8 /;"	d
MX6SX_PAD_RGMII1_TD2__SAI2_TX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD2__SAI2_TX_SYNC /;"	d
MX6SX_PAD_RGMII1_TD3__ANATOP_TESTO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__ANATOP_TESTO_5 /;"	d
MX6SX_PAD_RGMII1_TD3__CSI2_DATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__CSI2_DATA_19 /;"	d
MX6SX_PAD_RGMII1_TD3__ECSPI5_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__ECSPI5_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__ENET1_TX_DATA_3 /;"	d
MX6SX_PAD_RGMII1_TD3__GPIO5_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__GPIO5_IO_9 /;"	d
MX6SX_PAD_RGMII1_TD3__PCIE_CTRL_DEBUG_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__PCIE_CTRL_DEBUG_9 /;"	d
MX6SX_PAD_RGMII1_TD3__SAI2_TX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TD3__SAI2_TX_BCLK /;"	d
MX6SX_PAD_RGMII1_TXC__ANATOP_TESTO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__ANATOP_TESTO_7 /;"	d
MX6SX_PAD_RGMII1_TXC__CSI2_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__CSI2_DATA_1 /;"	d
MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__ENET1_RGMII_TXC /;"	d
MX6SX_PAD_RGMII1_TXC__ENET1_TX_ER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__ENET1_TX_ER /;"	d
MX6SX_PAD_RGMII1_TXC__GPIO5_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__GPIO5_IO_11 /;"	d
MX6SX_PAD_RGMII1_TXC__PCIE_CTRL_DEBUG_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__PCIE_CTRL_DEBUG_11 /;"	d
MX6SX_PAD_RGMII1_TXC__QSPI2_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__QSPI2_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TXC__SAI2_TX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TXC__SAI2_TX_DATA_0 /;"	d
MX6SX_PAD_RGMII1_TX_CTL__ANATOP_TESTO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__ANATOP_TESTO_6 /;"	d
MX6SX_PAD_RGMII1_TX_CTL__CSI2_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__CSI2_DATA_0 /;"	d
MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__ENET1_TX_EN /;"	d
MX6SX_PAD_RGMII1_TX_CTL__GPIO5_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__GPIO5_IO_10 /;"	d
MX6SX_PAD_RGMII1_TX_CTL__PCIE_CTRL_DEBUG_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__PCIE_CTRL_DEBUG_10 /;"	d
MX6SX_PAD_RGMII1_TX_CTL__QSPI1_TESTER_TRIGGER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__QSPI1_TESTER_TRIGGER /;"	d
MX6SX_PAD_RGMII1_TX_CTL__SAI2_RX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII1_TX_CTL__SAI2_RX_DATA_0 /;"	d
MX6SX_PAD_RGMII2_RD0__ANATOP_TESTO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__ANATOP_TESTO_8 /;"	d
MX6SX_PAD_RGMII2_RD0__CSI2_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__CSI2_DATA_2 /;"	d
MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__ENET2_RX_DATA_0 /;"	d
MX6SX_PAD_RGMII2_RD0__GPIO5_IO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__GPIO5_IO_12 /;"	d
MX6SX_PAD_RGMII2_RD0__PCIE_CTRL_DEBUG_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__PCIE_CTRL_DEBUG_12 /;"	d
MX6SX_PAD_RGMII2_RD0__PWM4_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__PWM4_OUT /;"	d
MX6SX_PAD_RGMII2_RD0__VDEC_DEBUG_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD0__VDEC_DEBUG_18 /;"	d
MX6SX_PAD_RGMII2_RD1__ANATOP_TESTO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__ANATOP_TESTO_9 /;"	d
MX6SX_PAD_RGMII2_RD1__CSI2_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__CSI2_DATA_3 /;"	d
MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__ENET2_RX_DATA_1 /;"	d
MX6SX_PAD_RGMII2_RD1__GPIO5_IO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__GPIO5_IO_13 /;"	d
MX6SX_PAD_RGMII2_RD1__PCIE_CTRL_DEBUG_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__PCIE_CTRL_DEBUG_13 /;"	d
MX6SX_PAD_RGMII2_RD1__PWM3_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__PWM3_OUT /;"	d
MX6SX_PAD_RGMII2_RD1__VDEC_DEBUG_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD1__VDEC_DEBUG_19 /;"	d
MX6SX_PAD_RGMII2_RD2__ANATOP_TESTO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__ANATOP_TESTO_10 /;"	d
MX6SX_PAD_RGMII2_RD2__CSI2_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__CSI2_DATA_4 /;"	d
MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__ENET2_RX_DATA_2 /;"	d
MX6SX_PAD_RGMII2_RD2__GPIO5_IO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__GPIO5_IO_14 /;"	d
MX6SX_PAD_RGMII2_RD2__PCIE_CTRL_DEBUG_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__PCIE_CTRL_DEBUG_14 /;"	d
MX6SX_PAD_RGMII2_RD2__PWM2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__PWM2_OUT /;"	d
MX6SX_PAD_RGMII2_RD2__VDEC_DEBUG_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD2__VDEC_DEBUG_20 /;"	d
MX6SX_PAD_RGMII2_RD3__ANATOP_TESTO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__ANATOP_TESTO_11 /;"	d
MX6SX_PAD_RGMII2_RD3__CSI2_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__CSI2_DATA_5 /;"	d
MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__ENET2_RX_DATA_3 /;"	d
MX6SX_PAD_RGMII2_RD3__GPIO5_IO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__GPIO5_IO_15 /;"	d
MX6SX_PAD_RGMII2_RD3__PCIE_CTRL_DEBUG_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__PCIE_CTRL_DEBUG_15 /;"	d
MX6SX_PAD_RGMII2_RD3__PWM1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__PWM1_OUT /;"	d
MX6SX_PAD_RGMII2_RD3__VDEC_DEBUG_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RD3__VDEC_DEBUG_21 /;"	d
MX6SX_PAD_RGMII2_RXC__ANATOP_TESTO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__ANATOP_TESTO_13 /;"	d
MX6SX_PAD_RGMII2_RXC__CSI2_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__CSI2_DATA_7 /;"	d
MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__ENET2_RX_CLK /;"	d
MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__ENET2_RX_ER /;"	d
MX6SX_PAD_RGMII2_RXC__GPIO5_IO_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__GPIO5_IO_17 /;"	d
MX6SX_PAD_RGMII2_RXC__PCIE_CTRL_DEBUG_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__PCIE_CTRL_DEBUG_17 /;"	d
MX6SX_PAD_RGMII2_RXC__VDEC_DEBUG_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RXC__VDEC_DEBUG_23 /;"	d
MX6SX_PAD_RGMII2_RX_CTL__ANATOP_TESTO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RX_CTL__ANATOP_TESTO_12 /;"	d
MX6SX_PAD_RGMII2_RX_CTL__CSI2_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RX_CTL__CSI2_DATA_6 /;"	d
MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RX_CTL__ENET2_RX_EN /;"	d
MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RX_CTL__GPIO5_IO_16 /;"	d
MX6SX_PAD_RGMII2_RX_CTL__PCIE_CTRL_DEBUG_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RX_CTL__PCIE_CTRL_DEBUG_16 /;"	d
MX6SX_PAD_RGMII2_RX_CTL__VDEC_DEBUG_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_RX_CTL__VDEC_DEBUG_22 /;"	d
MX6SX_PAD_RGMII2_TD0__ANATOP_TESTO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__ANATOP_TESTO_14 /;"	d
MX6SX_PAD_RGMII2_TD0__CSI2_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__CSI2_DATA_8 /;"	d
MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__ENET2_TX_DATA_0 /;"	d
MX6SX_PAD_RGMII2_TD0__GPIO5_IO_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__GPIO5_IO_18 /;"	d
MX6SX_PAD_RGMII2_TD0__PCIE_CTRL_DEBUG_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__PCIE_CTRL_DEBUG_18 /;"	d
MX6SX_PAD_RGMII2_TD0__PWM8_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__PWM8_OUT /;"	d
MX6SX_PAD_RGMII2_TD0__SAI1_RX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__SAI1_RX_SYNC /;"	d
MX6SX_PAD_RGMII2_TD0__VDEC_DEBUG_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD0__VDEC_DEBUG_24 /;"	d
MX6SX_PAD_RGMII2_TD1__ANATOP_TESTO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__ANATOP_TESTO_15 /;"	d
MX6SX_PAD_RGMII2_TD1__CSI2_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__CSI2_DATA_9 /;"	d
MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__ENET2_TX_DATA_1 /;"	d
MX6SX_PAD_RGMII2_TD1__GPIO5_IO_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__GPIO5_IO_19 /;"	d
MX6SX_PAD_RGMII2_TD1__PCIE_CTRL_DEBUG_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__PCIE_CTRL_DEBUG_19 /;"	d
MX6SX_PAD_RGMII2_TD1__PWM7_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__PWM7_OUT /;"	d
MX6SX_PAD_RGMII2_TD1__SAI1_RX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__SAI1_RX_BCLK /;"	d
MX6SX_PAD_RGMII2_TD1__VDEC_DEBUG_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD1__VDEC_DEBUG_25 /;"	d
MX6SX_PAD_RGMII2_TD2__CSI2_VSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__CSI2_VSYNC /;"	d
MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__ENET2_TX_DATA_2 /;"	d
MX6SX_PAD_RGMII2_TD2__GPIO5_IO_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__GPIO5_IO_20 /;"	d
MX6SX_PAD_RGMII2_TD2__PCIE_CTRL_DEBUG_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__PCIE_CTRL_DEBUG_20 /;"	d
MX6SX_PAD_RGMII2_TD2__PWM6_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__PWM6_OUT /;"	d
MX6SX_PAD_RGMII2_TD2__SAI1_TX_SYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__SAI1_TX_SYNC /;"	d
MX6SX_PAD_RGMII2_TD2__SJC_FAIL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__SJC_FAIL /;"	d
MX6SX_PAD_RGMII2_TD2__VDEC_DEBUG_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD2__VDEC_DEBUG_26 /;"	d
MX6SX_PAD_RGMII2_TD3__CSI2_HSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__CSI2_HSYNC /;"	d
MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__ENET2_TX_DATA_3 /;"	d
MX6SX_PAD_RGMII2_TD3__GPIO5_IO_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__GPIO5_IO_21 /;"	d
MX6SX_PAD_RGMII2_TD3__PCIE_CTRL_DEBUG_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__PCIE_CTRL_DEBUG_21 /;"	d
MX6SX_PAD_RGMII2_TD3__PWM5_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__PWM5_OUT /;"	d
MX6SX_PAD_RGMII2_TD3__SAI1_TX_BCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__SAI1_TX_BCLK /;"	d
MX6SX_PAD_RGMII2_TD3__SJC_JTAG_ACT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__SJC_JTAG_ACT /;"	d
MX6SX_PAD_RGMII2_TD3__VDEC_DEBUG_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TD3__VDEC_DEBUG_27 /;"	d
MX6SX_PAD_RGMII2_TXC__CSI2_PIXCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__CSI2_PIXCLK /;"	d
MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__ENET2_RGMII_TXC /;"	d
MX6SX_PAD_RGMII2_TXC__ENET2_TX_ER	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__ENET2_TX_ER /;"	d
MX6SX_PAD_RGMII2_TXC__GPIO5_IO_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__GPIO5_IO_23 /;"	d
MX6SX_PAD_RGMII2_TXC__PCIE_CTRL_DEBUG_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__PCIE_CTRL_DEBUG_23 /;"	d
MX6SX_PAD_RGMII2_TXC__SAI1_TX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__SAI1_TX_DATA_0 /;"	d
MX6SX_PAD_RGMII2_TXC__SJC_DONE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__SJC_DONE /;"	d
MX6SX_PAD_RGMII2_TXC__VDEC_DEBUG_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TXC__VDEC_DEBUG_29 /;"	d
MX6SX_PAD_RGMII2_TX_CTL__CSI2_FIELD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__CSI2_FIELD /;"	d
MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__ENET2_TX_EN /;"	d
MX6SX_PAD_RGMII2_TX_CTL__GPIO5_IO_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__GPIO5_IO_22 /;"	d
MX6SX_PAD_RGMII2_TX_CTL__PCIE_CTRL_DEBUG_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__PCIE_CTRL_DEBUG_22 /;"	d
MX6SX_PAD_RGMII2_TX_CTL__SAI1_RX_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__SAI1_RX_DATA_0 /;"	d
MX6SX_PAD_RGMII2_TX_CTL__SJC_DE_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__SJC_DE_B /;"	d
MX6SX_PAD_RGMII2_TX_CTL__VDEC_DEBUG_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_RGMII2_TX_CTL__VDEC_DEBUG_28 /;"	d
MX6SX_PAD_SD1_CLK__AUDMUX_AUD5_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__AUDMUX_AUD5_RXFS /;"	d
MX6SX_PAD_SD1_CLK__CCM_OUT1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__CCM_OUT1 /;"	d
MX6SX_PAD_SD1_CLK__ENET2_1588_EVENT1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__ENET2_1588_EVENT1_OUT /;"	d
MX6SX_PAD_SD1_CLK__GPIO6_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__GPIO6_IO_0 /;"	d
MX6SX_PAD_SD1_CLK__GPT_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__GPT_CLK /;"	d
MX6SX_PAD_SD1_CLK__MMDC_DEBUG_45	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__MMDC_DEBUG_45 /;"	d
MX6SX_PAD_SD1_CLK__USDHC1_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__USDHC1_CLK /;"	d
MX6SX_PAD_SD1_CLK__VADC_ADC_PROC_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__VADC_ADC_PROC_CLK /;"	d
MX6SX_PAD_SD1_CLK__WDOG2_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__WDOG2_WDOG_B /;"	d
MX6SX_PAD_SD1_CLK__WDOG2_WDOG_RST_B_DEB	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CLK__WDOG2_WDOG_RST_B_DEB /;"	d
MX6SX_PAD_SD1_CMD__AUDMUX_AUD5_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__AUDMUX_AUD5_RXC /;"	d
MX6SX_PAD_SD1_CMD__CCM_CLKO1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__CCM_CLKO1 /;"	d
MX6SX_PAD_SD1_CMD__ENET2_1588_EVENT1_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__ENET2_1588_EVENT1_IN /;"	d
MX6SX_PAD_SD1_CMD__GPIO6_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__GPIO6_IO_1 /;"	d
MX6SX_PAD_SD1_CMD__GPT_COMPARE1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__GPT_COMPARE1 /;"	d
MX6SX_PAD_SD1_CMD__MMDC_DEBUG_46	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__MMDC_DEBUG_46 /;"	d
MX6SX_PAD_SD1_CMD__USDHC1_CMD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__USDHC1_CMD /;"	d
MX6SX_PAD_SD1_CMD__VADC_EXT_SYSCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__VADC_EXT_SYSCLK /;"	d
MX6SX_PAD_SD1_CMD__WDOG1_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__WDOG1_WDOG_B /;"	d
MX6SX_PAD_SD1_CMD__WDOG1_WDOG_RST_B_DEB	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_CMD__WDOG1_WDOG_RST_B_DEB /;"	d
MX6SX_PAD_SD1_DATA0__AUDMUX_AUD5_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__AUDMUX_AUD5_RXD /;"	d
MX6SX_PAD_SD1_DATA0__CAAM_WRAPPER_RNG_OSC_OBS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__CAAM_WRAPPER_RNG_OSC_OBS /;"	d
MX6SX_PAD_SD1_DATA0__CCM_OUT2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__CCM_OUT2 /;"	d
MX6SX_PAD_SD1_DATA0__ENET1_1588_EVENT1_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__ENET1_1588_EVENT1_IN /;"	d
MX6SX_PAD_SD1_DATA0__GPIO6_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__GPIO6_IO_2 /;"	d
MX6SX_PAD_SD1_DATA0__GPT_CAPTURE1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__GPT_CAPTURE1 /;"	d
MX6SX_PAD_SD1_DATA0__MMDC_DEBUG_48	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__MMDC_DEBUG_48 /;"	d
MX6SX_PAD_SD1_DATA0__UART2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__UART2_RX /;"	d
MX6SX_PAD_SD1_DATA0__UART2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__UART2_TX /;"	d
MX6SX_PAD_SD1_DATA0__USDHC1_DATA0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__USDHC1_DATA0 /;"	d
MX6SX_PAD_SD1_DATA0__VADC_CLAMP_UP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA0__VADC_CLAMP_UP /;"	d
MX6SX_PAD_SD1_DATA1__AUDMUX_AUD5_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__AUDMUX_AUD5_TXC /;"	d
MX6SX_PAD_SD1_DATA1__CCM_CLKO2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__CCM_CLKO2 /;"	d
MX6SX_PAD_SD1_DATA1__ENET1_1588_EVENT1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__ENET1_1588_EVENT1_OUT /;"	d
MX6SX_PAD_SD1_DATA1__GPIO6_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__GPIO6_IO_3 /;"	d
MX6SX_PAD_SD1_DATA1__GPT_CAPTURE2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__GPT_CAPTURE2 /;"	d
MX6SX_PAD_SD1_DATA1__MMDC_DEBUG_47	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__MMDC_DEBUG_47 /;"	d
MX6SX_PAD_SD1_DATA1__PWM4_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__PWM4_OUT /;"	d
MX6SX_PAD_SD1_DATA1__UART2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__UART2_RX /;"	d
MX6SX_PAD_SD1_DATA1__UART2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__UART2_TX /;"	d
MX6SX_PAD_SD1_DATA1__USDHC1_DATA1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__USDHC1_DATA1 /;"	d
MX6SX_PAD_SD1_DATA1__VADC_CLAMP_DOWN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA1__VADC_CLAMP_DOWN /;"	d
MX6SX_PAD_SD1_DATA2__AUDMUX_AUD5_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__AUDMUX_AUD5_TXFS /;"	d
MX6SX_PAD_SD1_DATA2__CCM_OUT0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__CCM_OUT0 /;"	d
MX6SX_PAD_SD1_DATA2__ECSPI4_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__ECSPI4_RDY /;"	d
MX6SX_PAD_SD1_DATA2__GPIO6_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__GPIO6_IO_4 /;"	d
MX6SX_PAD_SD1_DATA2__GPT_COMPARE2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__GPT_COMPARE2 /;"	d
MX6SX_PAD_SD1_DATA2__PWM3_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__PWM3_OUT /;"	d
MX6SX_PAD_SD1_DATA2__UART2_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__UART2_CTS_B /;"	d
MX6SX_PAD_SD1_DATA2__UART2_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__UART2_RTS_B /;"	d
MX6SX_PAD_SD1_DATA2__USDHC1_DATA2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__USDHC1_DATA2 /;"	d
MX6SX_PAD_SD1_DATA2__VADC_EXT_PD_N	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA2__VADC_EXT_PD_N /;"	d
MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_RXD /;"	d
MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__AUDMUX_AUD5_TXD /;"	d
MX6SX_PAD_SD1_DATA3__CCM_PMIC_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__CCM_PMIC_RDY /;"	d
MX6SX_PAD_SD1_DATA3__ECSPI4_SS1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__ECSPI4_SS1 /;"	d
MX6SX_PAD_SD1_DATA3__GPIO6_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__GPIO6_IO_5 /;"	d
MX6SX_PAD_SD1_DATA3__GPT_COMPARE3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__GPT_COMPARE3 /;"	d
MX6SX_PAD_SD1_DATA3__UART2_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__UART2_CTS_B /;"	d
MX6SX_PAD_SD1_DATA3__UART2_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__UART2_RTS_B /;"	d
MX6SX_PAD_SD1_DATA3__USDHC1_DATA3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__USDHC1_DATA3 /;"	d
MX6SX_PAD_SD1_DATA3__VADC_RST_N	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD1_DATA3__VADC_RST_N /;"	d
MX6SX_PAD_SD2_CLK__AUDMUX_AUD6_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__AUDMUX_AUD6_RXFS /;"	d
MX6SX_PAD_SD2_CLK__ECSPI4_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__ECSPI4_SCLK /;"	d
MX6SX_PAD_SD2_CLK__GPIO6_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__GPIO6_IO_6 /;"	d
MX6SX_PAD_SD2_CLK__KPP_COL_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__KPP_COL_5 /;"	d
MX6SX_PAD_SD2_CLK__MLB_SIG	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__MLB_SIG /;"	d
MX6SX_PAD_SD2_CLK__MMDC_DEBUG_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__MMDC_DEBUG_29 /;"	d
MX6SX_PAD_SD2_CLK__MQS_RIGHT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__MQS_RIGHT /;"	d
MX6SX_PAD_SD2_CLK__USDHC2_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__USDHC2_CLK /;"	d
MX6SX_PAD_SD2_CLK__VADC_CLAMP_CURRENT_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__VADC_CLAMP_CURRENT_5 /;"	d
MX6SX_PAD_SD2_CLK__WDOG1_WDOG_ANY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CLK__WDOG1_WDOG_ANY /;"	d
MX6SX_PAD_SD2_CMD__AUDMUX_AUD6_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__AUDMUX_AUD6_RXC /;"	d
MX6SX_PAD_SD2_CMD__ECSPI4_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__ECSPI4_MOSI /;"	d
MX6SX_PAD_SD2_CMD__GPIO6_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__GPIO6_IO_7 /;"	d
MX6SX_PAD_SD2_CMD__KPP_ROW_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__KPP_ROW_5 /;"	d
MX6SX_PAD_SD2_CMD__MLB_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__MLB_CLK /;"	d
MX6SX_PAD_SD2_CMD__MMDC_DEBUG_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__MMDC_DEBUG_30 /;"	d
MX6SX_PAD_SD2_CMD__MQS_LEFT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__MQS_LEFT /;"	d
MX6SX_PAD_SD2_CMD__USDHC2_CMD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__USDHC2_CMD /;"	d
MX6SX_PAD_SD2_CMD__VADC_CLAMP_CURRENT_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__VADC_CLAMP_CURRENT_4 /;"	d
MX6SX_PAD_SD2_CMD__WDOG3_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_CMD__WDOG3_WDOG_B /;"	d
MX6SX_PAD_SD2_DATA0__AUDMUX_AUD6_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__AUDMUX_AUD6_RXD /;"	d
MX6SX_PAD_SD2_DATA0__ECSPI4_SS3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__ECSPI4_SS3 /;"	d
MX6SX_PAD_SD2_DATA0__GPIO6_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__GPIO6_IO_8 /;"	d
MX6SX_PAD_SD2_DATA0__I2C4_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__I2C4_SDA /;"	d
MX6SX_PAD_SD2_DATA0__KPP_ROW_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__KPP_ROW_7 /;"	d
MX6SX_PAD_SD2_DATA0__MMDC_DEBUG_50	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__MMDC_DEBUG_50 /;"	d
MX6SX_PAD_SD2_DATA0__PWM1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__PWM1_OUT /;"	d
MX6SX_PAD_SD2_DATA0__UART4_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__UART4_RX /;"	d
MX6SX_PAD_SD2_DATA0__UART4_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__UART4_TX /;"	d
MX6SX_PAD_SD2_DATA0__USDHC2_DATA0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__USDHC2_DATA0 /;"	d
MX6SX_PAD_SD2_DATA0__VADC_CLAMP_CURRENT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA0__VADC_CLAMP_CURRENT_0 /;"	d
MX6SX_PAD_SD2_DATA1__AUDMUX_AUD6_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__AUDMUX_AUD6_TXC /;"	d
MX6SX_PAD_SD2_DATA1__ECSPI4_SS2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__ECSPI4_SS2 /;"	d
MX6SX_PAD_SD2_DATA1__GPIO6_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__GPIO6_IO_9 /;"	d
MX6SX_PAD_SD2_DATA1__I2C4_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__I2C4_SCL /;"	d
MX6SX_PAD_SD2_DATA1__KPP_COL_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__KPP_COL_7 /;"	d
MX6SX_PAD_SD2_DATA1__MMDC_DEBUG_49	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__MMDC_DEBUG_49 /;"	d
MX6SX_PAD_SD2_DATA1__PWM2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__PWM2_OUT /;"	d
MX6SX_PAD_SD2_DATA1__UART4_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__UART4_RX /;"	d
MX6SX_PAD_SD2_DATA1__UART4_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__UART4_TX /;"	d
MX6SX_PAD_SD2_DATA1__USDHC2_DATA1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__USDHC2_DATA1 /;"	d
MX6SX_PAD_SD2_DATA1__VADC_CLAMP_CURRENT_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA1__VADC_CLAMP_CURRENT_1 /;"	d
MX6SX_PAD_SD2_DATA2__AUDMUX_AUD6_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__AUDMUX_AUD6_TXFS /;"	d
MX6SX_PAD_SD2_DATA2__ECSPI4_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__ECSPI4_SS0 /;"	d
MX6SX_PAD_SD2_DATA2__GPIO6_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__GPIO6_IO_10 /;"	d
MX6SX_PAD_SD2_DATA2__KPP_ROW_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__KPP_ROW_6 /;"	d
MX6SX_PAD_SD2_DATA2__MMDC_DEBUG_32	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__MMDC_DEBUG_32 /;"	d
MX6SX_PAD_SD2_DATA2__SDMA_EXT_EVENT_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__SDMA_EXT_EVENT_0 /;"	d
MX6SX_PAD_SD2_DATA2__SPDIF_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__SPDIF_OUT /;"	d
MX6SX_PAD_SD2_DATA2__UART6_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__UART6_RX /;"	d
MX6SX_PAD_SD2_DATA2__UART6_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__UART6_TX /;"	d
MX6SX_PAD_SD2_DATA2__USDHC2_DATA2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__USDHC2_DATA2 /;"	d
MX6SX_PAD_SD2_DATA2__VADC_CLAMP_CURRENT_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA2__VADC_CLAMP_CURRENT_2 /;"	d
MX6SX_PAD_SD2_DATA3__AUDMUX_AUD6_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__AUDMUX_AUD6_TXD /;"	d
MX6SX_PAD_SD2_DATA3__ECSPI4_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__ECSPI4_MISO /;"	d
MX6SX_PAD_SD2_DATA3__GPIO6_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__GPIO6_IO_11 /;"	d
MX6SX_PAD_SD2_DATA3__KPP_COL_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__KPP_COL_6 /;"	d
MX6SX_PAD_SD2_DATA3__MLB_DATA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__MLB_DATA /;"	d
MX6SX_PAD_SD2_DATA3__MMDC_DEBUG_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__MMDC_DEBUG_31 /;"	d
MX6SX_PAD_SD2_DATA3__SPDIF_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__SPDIF_IN /;"	d
MX6SX_PAD_SD2_DATA3__UART6_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__UART6_RX /;"	d
MX6SX_PAD_SD2_DATA3__UART6_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__UART6_TX /;"	d
MX6SX_PAD_SD2_DATA3__USDHC2_DATA3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__USDHC2_DATA3 /;"	d
MX6SX_PAD_SD2_DATA3__VADC_CLAMP_CURRENT_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD2_DATA3__VADC_CLAMP_CURRENT_3 /;"	d
MX6SX_PAD_SD3_CLK__AUDMUX_AUD6_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__AUDMUX_AUD6_RXFS /;"	d
MX6SX_PAD_SD3_CLK__ECSPI4_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__ECSPI4_SCLK /;"	d
MX6SX_PAD_SD3_CLK__GPIO7_IO_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__GPIO7_IO_0 /;"	d
MX6SX_PAD_SD3_CLK__LCDIF2_BUSY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__LCDIF2_BUSY /;"	d
MX6SX_PAD_SD3_CLK__LCDIF2_VSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__LCDIF2_VSYNC /;"	d
MX6SX_PAD_SD3_CLK__SDMA_DEBUG_EVENT_CHANNEL_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__SDMA_DEBUG_EVENT_CHANNEL_5 /;"	d
MX6SX_PAD_SD3_CLK__TPSMP_HDATA_29	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__TPSMP_HDATA_29 /;"	d
MX6SX_PAD_SD3_CLK__UART4_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__UART4_CTS_B /;"	d
MX6SX_PAD_SD3_CLK__UART4_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__UART4_RTS_B /;"	d
MX6SX_PAD_SD3_CLK__USDHC3_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CLK__USDHC3_CLK /;"	d
MX6SX_PAD_SD3_CMD__AUDMUX_AUD6_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__AUDMUX_AUD6_RXC /;"	d
MX6SX_PAD_SD3_CMD__ECSPI4_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__ECSPI4_MOSI /;"	d
MX6SX_PAD_SD3_CMD__GPIO7_IO_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__GPIO7_IO_1 /;"	d
MX6SX_PAD_SD3_CMD__LCDIF2_HSYNC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__LCDIF2_HSYNC /;"	d
MX6SX_PAD_SD3_CMD__LCDIF2_RS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__LCDIF2_RS /;"	d
MX6SX_PAD_SD3_CMD__SDMA_DEBUG_EVENT_CHANNEL_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__SDMA_DEBUG_EVENT_CHANNEL_4 /;"	d
MX6SX_PAD_SD3_CMD__TPSMP_HDATA_28	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__TPSMP_HDATA_28 /;"	d
MX6SX_PAD_SD3_CMD__UART4_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__UART4_RX /;"	d
MX6SX_PAD_SD3_CMD__UART4_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__UART4_TX /;"	d
MX6SX_PAD_SD3_CMD__USDHC3_CMD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_CMD__USDHC3_CMD /;"	d
MX6SX_PAD_SD3_DATA0__AUDMUX_AUD6_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__AUDMUX_AUD6_RXD /;"	d
MX6SX_PAD_SD3_DATA0__DCIC1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__DCIC1_OUT /;"	d
MX6SX_PAD_SD3_DATA0__ECSPI2_SS1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__ECSPI2_SS1 /;"	d
MX6SX_PAD_SD3_DATA0__GPIO7_IO_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__GPIO7_IO_2 /;"	d
MX6SX_PAD_SD3_DATA0__GPU_DEBUG_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__GPU_DEBUG_0 /;"	d
MX6SX_PAD_SD3_DATA0__I2C4_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__I2C4_SCL /;"	d
MX6SX_PAD_SD3_DATA0__LCDIF2_DATA_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__LCDIF2_DATA_1 /;"	d
MX6SX_PAD_SD3_DATA0__SDMA_DEBUG_EVT_CHN_LINES_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__SDMA_DEBUG_EVT_CHN_LINES_0 /;"	d
MX6SX_PAD_SD3_DATA0__TPSMP_HDATA_30	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__TPSMP_HDATA_30 /;"	d
MX6SX_PAD_SD3_DATA0__USDHC3_DATA0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA0__USDHC3_DATA0 /;"	d
MX6SX_PAD_SD3_DATA1__AUDMUX_AUD6_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__AUDMUX_AUD6_TXC /;"	d
MX6SX_PAD_SD3_DATA1__DCIC2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__DCIC2_OUT /;"	d
MX6SX_PAD_SD3_DATA1__ECSPI2_SS2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__ECSPI2_SS2 /;"	d
MX6SX_PAD_SD3_DATA1__GPIO7_IO_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__GPIO7_IO_3 /;"	d
MX6SX_PAD_SD3_DATA1__GPU_DEBUG_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__GPU_DEBUG_1 /;"	d
MX6SX_PAD_SD3_DATA1__I2C4_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__I2C4_SDA /;"	d
MX6SX_PAD_SD3_DATA1__LCDIF2_DATA_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__LCDIF2_DATA_0 /;"	d
MX6SX_PAD_SD3_DATA1__SDMA_DEBUG_EVT_CHN_LINES_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__SDMA_DEBUG_EVT_CHN_LINES_1 /;"	d
MX6SX_PAD_SD3_DATA1__TPSMP_HDATA_31	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__TPSMP_HDATA_31 /;"	d
MX6SX_PAD_SD3_DATA1__USDHC3_DATA1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA1__USDHC3_DATA1 /;"	d
MX6SX_PAD_SD3_DATA2__AUDMUX_AUD6_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__AUDMUX_AUD6_TXFS /;"	d
MX6SX_PAD_SD3_DATA2__ECSPI4_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__ECSPI4_SS0 /;"	d
MX6SX_PAD_SD3_DATA2__GPIO7_IO_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__GPIO7_IO_4 /;"	d
MX6SX_PAD_SD3_DATA2__GPU_DEBUG_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__GPU_DEBUG_2 /;"	d
MX6SX_PAD_SD3_DATA2__LCDIF2_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__LCDIF2_CLK /;"	d
MX6SX_PAD_SD3_DATA2__LCDIF2_WR_RWN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__LCDIF2_WR_RWN /;"	d
MX6SX_PAD_SD3_DATA2__SDMA_DEBUG_EVENT_CHANNEL_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__SDMA_DEBUG_EVENT_CHANNEL_2 /;"	d
MX6SX_PAD_SD3_DATA2__TPSMP_HDATA_26	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__TPSMP_HDATA_26 /;"	d
MX6SX_PAD_SD3_DATA2__UART4_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__UART4_CTS_B /;"	d
MX6SX_PAD_SD3_DATA2__UART4_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__UART4_RTS_B /;"	d
MX6SX_PAD_SD3_DATA2__USDHC3_DATA2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA2__USDHC3_DATA2 /;"	d
MX6SX_PAD_SD3_DATA3__AUDMUX_AUD6_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__AUDMUX_AUD6_TXD /;"	d
MX6SX_PAD_SD3_DATA3__ECSPI4_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__ECSPI4_MISO /;"	d
MX6SX_PAD_SD3_DATA3__GPIO7_IO_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__GPIO7_IO_5 /;"	d
MX6SX_PAD_SD3_DATA3__GPU_DEBUG_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__GPU_DEBUG_3 /;"	d
MX6SX_PAD_SD3_DATA3__LCDIF2_ENABLE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__LCDIF2_ENABLE /;"	d
MX6SX_PAD_SD3_DATA3__LCDIF2_RD_E	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__LCDIF2_RD_E /;"	d
MX6SX_PAD_SD3_DATA3__SDMA_DEBUG_EVENT_CHANNEL_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__SDMA_DEBUG_EVENT_CHANNEL_3 /;"	d
MX6SX_PAD_SD3_DATA3__TPSMP_HDATA_27	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__TPSMP_HDATA_27 /;"	d
MX6SX_PAD_SD3_DATA3__UART4_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__UART4_RX /;"	d
MX6SX_PAD_SD3_DATA3__UART4_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__UART4_TX /;"	d
MX6SX_PAD_SD3_DATA3__USDHC3_DATA3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA3__USDHC3_DATA3 /;"	d
MX6SX_PAD_SD3_DATA4__CAN2_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__CAN2_RX /;"	d
MX6SX_PAD_SD3_DATA4__CANFD_RX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__CANFD_RX2 /;"	d
MX6SX_PAD_SD3_DATA4__ENET2_1588_EVENT0_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__ENET2_1588_EVENT0_IN /;"	d
MX6SX_PAD_SD3_DATA4__GPIO7_IO_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__GPIO7_IO_6 /;"	d
MX6SX_PAD_SD3_DATA4__GPU_DEBUG_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__GPU_DEBUG_4 /;"	d
MX6SX_PAD_SD3_DATA4__LCDIF2_DATA_3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__LCDIF2_DATA_3 /;"	d
MX6SX_PAD_SD3_DATA4__SDMA_DEBUG_BUS_DEVICE_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__SDMA_DEBUG_BUS_DEVICE_0 /;"	d
MX6SX_PAD_SD3_DATA4__TPSMP_HTRANS_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__TPSMP_HTRANS_1 /;"	d
MX6SX_PAD_SD3_DATA4__UART3_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__UART3_RX /;"	d
MX6SX_PAD_SD3_DATA4__UART3_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__UART3_TX /;"	d
MX6SX_PAD_SD3_DATA4__USDHC3_DATA4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA4__USDHC3_DATA4 /;"	d
MX6SX_PAD_SD3_DATA5__CAN1_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__CAN1_TX /;"	d
MX6SX_PAD_SD3_DATA5__CANFD_TX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__CANFD_TX1 /;"	d
MX6SX_PAD_SD3_DATA5__ENET2_1588_EVENT0_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__ENET2_1588_EVENT0_OUT /;"	d
MX6SX_PAD_SD3_DATA5__GPIO7_IO_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__GPIO7_IO_7 /;"	d
MX6SX_PAD_SD3_DATA5__GPU_DEBUG_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__GPU_DEBUG_5 /;"	d
MX6SX_PAD_SD3_DATA5__LCDIF2_DATA_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__LCDIF2_DATA_2 /;"	d
MX6SX_PAD_SD3_DATA5__SDMA_DEBUG_BUS_DEVICE_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__SDMA_DEBUG_BUS_DEVICE_1 /;"	d
MX6SX_PAD_SD3_DATA5__SIM_M_HWRITE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__SIM_M_HWRITE /;"	d
MX6SX_PAD_SD3_DATA5__UART3_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__UART3_RX /;"	d
MX6SX_PAD_SD3_DATA5__UART3_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__UART3_TX /;"	d
MX6SX_PAD_SD3_DATA5__USDHC3_DATA5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA5__USDHC3_DATA5 /;"	d
MX6SX_PAD_SD3_DATA6__CAN2_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__CAN2_TX /;"	d
MX6SX_PAD_SD3_DATA6__CANFD_TX2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__CANFD_TX2 /;"	d
MX6SX_PAD_SD3_DATA6__ENET1_1588_EVENT0_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__ENET1_1588_EVENT0_OUT /;"	d
MX6SX_PAD_SD3_DATA6__GPIO7_IO_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__GPIO7_IO_8 /;"	d
MX6SX_PAD_SD3_DATA6__GPU_DEBUG_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__GPU_DEBUG_7 /;"	d
MX6SX_PAD_SD3_DATA6__LCDIF2_DATA_4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__LCDIF2_DATA_4 /;"	d
MX6SX_PAD_SD3_DATA6__SDMA_DEBUG_EVT_CHN_LINES_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__SDMA_DEBUG_EVT_CHN_LINES_7 /;"	d
MX6SX_PAD_SD3_DATA6__TPSMP_HTRANS_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__TPSMP_HTRANS_0 /;"	d
MX6SX_PAD_SD3_DATA6__UART3_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__UART3_CTS_B /;"	d
MX6SX_PAD_SD3_DATA6__UART3_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__UART3_RTS_B /;"	d
MX6SX_PAD_SD3_DATA6__USDHC3_DATA6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA6__USDHC3_DATA6 /;"	d
MX6SX_PAD_SD3_DATA7__CAN1_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__CAN1_RX /;"	d
MX6SX_PAD_SD3_DATA7__CANFD_RX1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__CANFD_RX1 /;"	d
MX6SX_PAD_SD3_DATA7__ENET1_1588_EVENT0_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__ENET1_1588_EVENT0_IN /;"	d
MX6SX_PAD_SD3_DATA7__GPIO7_IO_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__GPIO7_IO_9 /;"	d
MX6SX_PAD_SD3_DATA7__GPU_DEBUG_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__GPU_DEBUG_6 /;"	d
MX6SX_PAD_SD3_DATA7__LCDIF2_DATA_5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__LCDIF2_DATA_5 /;"	d
MX6SX_PAD_SD3_DATA7__SDMA_DEBUG_EVT_CHN_LINES_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__SDMA_DEBUG_EVT_CHN_LINES_2 /;"	d
MX6SX_PAD_SD3_DATA7__TPSMP_HDATA_DIR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__TPSMP_HDATA_DIR /;"	d
MX6SX_PAD_SD3_DATA7__UART3_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__UART3_CTS_B /;"	d
MX6SX_PAD_SD3_DATA7__UART3_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__UART3_RTS_B /;"	d
MX6SX_PAD_SD3_DATA7__USDHC3_DATA7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD3_DATA7__USDHC3_DATA7 /;"	d
MX6SX_PAD_SD4_CLK__AUDMUX_AUD3_RXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__AUDMUX_AUD3_RXFS /;"	d
MX6SX_PAD_SD4_CLK__ECSPI2_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__ECSPI2_MISO /;"	d
MX6SX_PAD_SD4_CLK__ECSPI3_SS2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__ECSPI3_SS2 /;"	d
MX6SX_PAD_SD4_CLK__GPIO6_IO_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__GPIO6_IO_12 /;"	d
MX6SX_PAD_SD4_CLK__LCDIF2_DATA_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__LCDIF2_DATA_13 /;"	d
MX6SX_PAD_SD4_CLK__RAWNAND_DATA15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__RAWNAND_DATA15 /;"	d
MX6SX_PAD_SD4_CLK__SDMA_DEBUG_EVENT_CHANNEL_SEL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__SDMA_DEBUG_EVENT_CHANNEL_SEL /;"	d
MX6SX_PAD_SD4_CLK__TPSMP_HDATA_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__TPSMP_HDATA_20 /;"	d
MX6SX_PAD_SD4_CLK__USDHC4_CLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__USDHC4_CLK /;"	d
MX6SX_PAD_SD4_CLK__VDEC_DEBUG_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CLK__VDEC_DEBUG_12 /;"	d
MX6SX_PAD_SD4_CMD__AUDMUX_AUD3_RXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__AUDMUX_AUD3_RXC /;"	d
MX6SX_PAD_SD4_CMD__ECSPI2_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__ECSPI2_MOSI /;"	d
MX6SX_PAD_SD4_CMD__ECSPI3_SS1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__ECSPI3_SS1 /;"	d
MX6SX_PAD_SD4_CMD__GPIO6_IO_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__GPIO6_IO_13 /;"	d
MX6SX_PAD_SD4_CMD__LCDIF2_DATA_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__LCDIF2_DATA_14 /;"	d
MX6SX_PAD_SD4_CMD__RAWNAND_DATA14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__RAWNAND_DATA14 /;"	d
MX6SX_PAD_SD4_CMD__SDMA_DEBUG_CORE_RUN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__SDMA_DEBUG_CORE_RUN /;"	d
MX6SX_PAD_SD4_CMD__TPSMP_HDATA_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__TPSMP_HDATA_19 /;"	d
MX6SX_PAD_SD4_CMD__USDHC4_CMD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__USDHC4_CMD /;"	d
MX6SX_PAD_SD4_CMD__VDEC_DEBUG_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_CMD__VDEC_DEBUG_11 /;"	d
MX6SX_PAD_SD4_DATA0__AUDMUX_AUD3_RXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__AUDMUX_AUD3_RXD /;"	d
MX6SX_PAD_SD4_DATA0__ECSPI2_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__ECSPI2_SS0 /;"	d
MX6SX_PAD_SD4_DATA0__ECSPI3_SS3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__ECSPI3_SS3 /;"	d
MX6SX_PAD_SD4_DATA0__GPIO6_IO_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__GPIO6_IO_14 /;"	d
MX6SX_PAD_SD4_DATA0__LCDIF2_DATA_12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__LCDIF2_DATA_12 /;"	d
MX6SX_PAD_SD4_DATA0__RAWNAND_DATA10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__RAWNAND_DATA10 /;"	d
MX6SX_PAD_SD4_DATA0__SDMA_DEBUG_MODE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__SDMA_DEBUG_MODE /;"	d
MX6SX_PAD_SD4_DATA0__TPSMP_HDATA_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__TPSMP_HDATA_21 /;"	d
MX6SX_PAD_SD4_DATA0__USDHC4_DATA0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__USDHC4_DATA0 /;"	d
MX6SX_PAD_SD4_DATA0__VDEC_DEBUG_13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA0__VDEC_DEBUG_13 /;"	d
MX6SX_PAD_SD4_DATA1__AUDMUX_AUD3_TXC	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__AUDMUX_AUD3_TXC /;"	d
MX6SX_PAD_SD4_DATA1__ECSPI2_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__ECSPI2_SCLK /;"	d
MX6SX_PAD_SD4_DATA1__ECSPI3_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__ECSPI3_RDY /;"	d
MX6SX_PAD_SD4_DATA1__GPIO6_IO_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__GPIO6_IO_15 /;"	d
MX6SX_PAD_SD4_DATA1__LCDIF2_DATA_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__LCDIF2_DATA_11 /;"	d
MX6SX_PAD_SD4_DATA1__RAWNAND_DATA11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__RAWNAND_DATA11 /;"	d
MX6SX_PAD_SD4_DATA1__SDMA_DEBUG_BUS_ERROR	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__SDMA_DEBUG_BUS_ERROR /;"	d
MX6SX_PAD_SD4_DATA1__TPSMP_HDATA_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__TPSMP_HDATA_22 /;"	d
MX6SX_PAD_SD4_DATA1__USDHC4_DATA1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__USDHC4_DATA1 /;"	d
MX6SX_PAD_SD4_DATA1__VDEC_DEBUG_14	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA1__VDEC_DEBUG_14 /;"	d
MX6SX_PAD_SD4_DATA2__AUDMUX_AUD3_TXFS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__AUDMUX_AUD3_TXFS /;"	d
MX6SX_PAD_SD4_DATA2__ECSPI2_SS3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__ECSPI2_SS3 /;"	d
MX6SX_PAD_SD4_DATA2__GPIO6_IO_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__GPIO6_IO_16 /;"	d
MX6SX_PAD_SD4_DATA2__I2C2_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__I2C2_SDA /;"	d
MX6SX_PAD_SD4_DATA2__LCDIF2_DATA_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__LCDIF2_DATA_10 /;"	d
MX6SX_PAD_SD4_DATA2__RAWNAND_DATA12	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__RAWNAND_DATA12 /;"	d
MX6SX_PAD_SD4_DATA2__SDMA_DEBUG_BUS_RWB	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__SDMA_DEBUG_BUS_RWB /;"	d
MX6SX_PAD_SD4_DATA2__TPSMP_HDATA_23	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__TPSMP_HDATA_23 /;"	d
MX6SX_PAD_SD4_DATA2__USDHC4_DATA2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__USDHC4_DATA2 /;"	d
MX6SX_PAD_SD4_DATA2__VDEC_DEBUG_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA2__VDEC_DEBUG_15 /;"	d
MX6SX_PAD_SD4_DATA3__AUDMUX_AUD3_TXD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__AUDMUX_AUD3_TXD /;"	d
MX6SX_PAD_SD4_DATA3__ECSPI2_RDY	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__ECSPI2_RDY /;"	d
MX6SX_PAD_SD4_DATA3__GPIO6_IO_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__GPIO6_IO_17 /;"	d
MX6SX_PAD_SD4_DATA3__I2C2_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__I2C2_SCL /;"	d
MX6SX_PAD_SD4_DATA3__LCDIF2_DATA_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__LCDIF2_DATA_9 /;"	d
MX6SX_PAD_SD4_DATA3__RAWNAND_DATA13	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__RAWNAND_DATA13 /;"	d
MX6SX_PAD_SD4_DATA3__SDMA_DEBUG_MATCHED_DMBUS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__SDMA_DEBUG_MATCHED_DMBUS /;"	d
MX6SX_PAD_SD4_DATA3__TPSMP_HDATA_24	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__TPSMP_HDATA_24 /;"	d
MX6SX_PAD_SD4_DATA3__USDHC4_DATA3	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__USDHC4_DATA3 /;"	d
MX6SX_PAD_SD4_DATA3__VDEC_DEBUG_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA3__VDEC_DEBUG_16 /;"	d
MX6SX_PAD_SD4_DATA4__ECSPI3_SCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__ECSPI3_SCLK /;"	d
MX6SX_PAD_SD4_DATA4__GPIO6_IO_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__GPIO6_IO_18 /;"	d
MX6SX_PAD_SD4_DATA4__LCDIF2_DATA_8	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__LCDIF2_DATA_8 /;"	d
MX6SX_PAD_SD4_DATA4__RAWNAND_DATA09	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__RAWNAND_DATA09 /;"	d
MX6SX_PAD_SD4_DATA4__SDMA_DEBUG_RTBUFFER_WRITE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__SDMA_DEBUG_RTBUFFER_WRITE /;"	d
MX6SX_PAD_SD4_DATA4__SPDIF_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__SPDIF_OUT /;"	d
MX6SX_PAD_SD4_DATA4__TPSMP_HDATA_16	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__TPSMP_HDATA_16 /;"	d
MX6SX_PAD_SD4_DATA4__UART5_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__UART5_RX /;"	d
MX6SX_PAD_SD4_DATA4__UART5_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__UART5_TX /;"	d
MX6SX_PAD_SD4_DATA4__USB_OTG_HOST_MODE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__USB_OTG_HOST_MODE /;"	d
MX6SX_PAD_SD4_DATA4__USDHC4_DATA4	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA4__USDHC4_DATA4 /;"	d
MX6SX_PAD_SD4_DATA5__ECSPI3_MOSI	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__ECSPI3_MOSI /;"	d
MX6SX_PAD_SD4_DATA5__GPIO6_IO_19	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__GPIO6_IO_19 /;"	d
MX6SX_PAD_SD4_DATA5__LCDIF2_DATA_7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__LCDIF2_DATA_7 /;"	d
MX6SX_PAD_SD4_DATA5__RAWNAND_CE2_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__RAWNAND_CE2_B /;"	d
MX6SX_PAD_SD4_DATA5__SDMA_DEBUG_EVENT_CHANNEL_0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__SDMA_DEBUG_EVENT_CHANNEL_0 /;"	d
MX6SX_PAD_SD4_DATA5__SPDIF_IN	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__SPDIF_IN /;"	d
MX6SX_PAD_SD4_DATA5__TPSMP_HDATA_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__TPSMP_HDATA_17 /;"	d
MX6SX_PAD_SD4_DATA5__UART5_RX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__UART5_RX /;"	d
MX6SX_PAD_SD4_DATA5__UART5_TX	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__UART5_TX /;"	d
MX6SX_PAD_SD4_DATA5__USDHC4_DATA5	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__USDHC4_DATA5 /;"	d
MX6SX_PAD_SD4_DATA5__VDEC_DEBUG_9	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA5__VDEC_DEBUG_9 /;"	d
MX6SX_PAD_SD4_DATA6__ECSPI3_MISO	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__ECSPI3_MISO /;"	d
MX6SX_PAD_SD4_DATA6__GPIO6_IO_20	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__GPIO6_IO_20 /;"	d
MX6SX_PAD_SD4_DATA6__LCDIF2_DATA_6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__LCDIF2_DATA_6 /;"	d
MX6SX_PAD_SD4_DATA6__RAWNAND_CE3_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__RAWNAND_CE3_B /;"	d
MX6SX_PAD_SD4_DATA6__SDMA_DEBUG_EVENT_CHANNEL_1	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__SDMA_DEBUG_EVENT_CHANNEL_1 /;"	d
MX6SX_PAD_SD4_DATA6__TPSMP_HDATA_18	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__TPSMP_HDATA_18 /;"	d
MX6SX_PAD_SD4_DATA6__UART5_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__UART5_CTS_B /;"	d
MX6SX_PAD_SD4_DATA6__UART5_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__UART5_RTS_B /;"	d
MX6SX_PAD_SD4_DATA6__USDHC4_DATA6	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__USDHC4_DATA6 /;"	d
MX6SX_PAD_SD4_DATA6__USDHC4_WP	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__USDHC4_WP /;"	d
MX6SX_PAD_SD4_DATA6__VDEC_DEBUG_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA6__VDEC_DEBUG_10 /;"	d
MX6SX_PAD_SD4_DATA7__ECSPI3_SS0	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__ECSPI3_SS0 /;"	d
MX6SX_PAD_SD4_DATA7__GPIO6_IO_21	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__GPIO6_IO_21 /;"	d
MX6SX_PAD_SD4_DATA7__LCDIF2_DATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__LCDIF2_DATA_15 /;"	d
MX6SX_PAD_SD4_DATA7__RAWNAND_DATA08	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__RAWNAND_DATA08 /;"	d
MX6SX_PAD_SD4_DATA7__SDMA_DEBUG_YIELD	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__SDMA_DEBUG_YIELD /;"	d
MX6SX_PAD_SD4_DATA7__TPSMP_HDATA_15	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__TPSMP_HDATA_15 /;"	d
MX6SX_PAD_SD4_DATA7__UART5_CTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__UART5_CTS_B /;"	d
MX6SX_PAD_SD4_DATA7__UART5_RTS_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__UART5_RTS_B /;"	d
MX6SX_PAD_SD4_DATA7__USB_OTG_PWR_WAKE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__USB_OTG_PWR_WAKE /;"	d
MX6SX_PAD_SD4_DATA7__USDHC4_CD_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__USDHC4_CD_B /;"	d
MX6SX_PAD_SD4_DATA7__USDHC4_DATA7	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_DATA7__USDHC4_DATA7 /;"	d
MX6SX_PAD_SD4_RESET_B__AUDMUX_MCLK	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__AUDMUX_MCLK /;"	d
MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__GPIO6_IO_22 /;"	d
MX6SX_PAD_SD4_RESET_B__LCDIF2_CS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__LCDIF2_CS /;"	d
MX6SX_PAD_SD4_RESET_B__LCDIF2_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__LCDIF2_RESET /;"	d
MX6SX_PAD_SD4_RESET_B__RAWNAND_DQS	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__RAWNAND_DQS /;"	d
MX6SX_PAD_SD4_RESET_B__SDMA_DEBUG_BUS_DEVICE_2	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__SDMA_DEBUG_BUS_DEVICE_2 /;"	d
MX6SX_PAD_SD4_RESET_B__TPSMP_HDATA_25	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__TPSMP_HDATA_25 /;"	d
MX6SX_PAD_SD4_RESET_B__USDHC4_RESET	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__USDHC4_RESET /;"	d
MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__USDHC4_RESET_B /;"	d
MX6SX_PAD_SD4_RESET_B__VDEC_DEBUG_17	imx6sx-pinfunc.h	/^#define MX6SX_PAD_SD4_RESET_B__VDEC_DEBUG_17 /;"	d
MX6SX_PAD_USB_H_DATA__ANATOP_24M_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_DATA__ANATOP_24M_OUT /;"	d
MX6SX_PAD_USB_H_DATA__GPIO7_IO_10	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_DATA__GPIO7_IO_10 /;"	d
MX6SX_PAD_USB_H_DATA__I2C4_SDA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_DATA__I2C4_SDA /;"	d
MX6SX_PAD_USB_H_DATA__PWM2_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_DATA__PWM2_OUT /;"	d
MX6SX_PAD_USB_H_DATA__USB_H_DATA	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_DATA__USB_H_DATA /;"	d
MX6SX_PAD_USB_H_DATA__WDOG3_WDOG_B	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_DATA__WDOG3_WDOG_B /;"	d
MX6SX_PAD_USB_H_STROBE__ANATOP_32K_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_STROBE__ANATOP_32K_OUT /;"	d
MX6SX_PAD_USB_H_STROBE__GPIO7_IO_11	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_STROBE__GPIO7_IO_11 /;"	d
MX6SX_PAD_USB_H_STROBE__I2C4_SCL	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_STROBE__I2C4_SCL /;"	d
MX6SX_PAD_USB_H_STROBE__PWM1_OUT	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_STROBE__PWM1_OUT /;"	d
MX6SX_PAD_USB_H_STROBE__USB_H_STROBE	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_STROBE__USB_H_STROBE /;"	d
MX6SX_PAD_USB_H_STROBE__WDOG3_WDOG_RST_B_DEB	imx6sx-pinfunc.h	/^#define MX6SX_PAD_USB_H_STROBE__WDOG3_WDOG_RST_B_DEB /;"	d
MX6ULL_PAD_BOOT_MODE0__GPIO5_IO10	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_BOOT_MODE0__GPIO5_IO10 /;"	d
MX6ULL_PAD_BOOT_MODE1__GPIO5_IO11	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_BOOT_MODE1__GPIO5_IO11 /;"	d
MX6ULL_PAD_CSI_DATA00__ESAI_TX_HF_CLK	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA00__ESAI_TX_HF_CLK /;"	d
MX6ULL_PAD_CSI_DATA01__ESAI_RX_HF_CLK	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA01__ESAI_RX_HF_CLK /;"	d
MX6ULL_PAD_CSI_DATA02__ESAI_RX_FS	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA02__ESAI_RX_FS /;"	d
MX6ULL_PAD_CSI_DATA03__ESAI_RX_CLK	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA03__ESAI_RX_CLK /;"	d
MX6ULL_PAD_CSI_DATA04__ESAI_TX_FS	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA04__ESAI_TX_FS /;"	d
MX6ULL_PAD_CSI_DATA05__ESAI_TX_CLK	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA05__ESAI_TX_CLK /;"	d
MX6ULL_PAD_CSI_DATA06__ESAI_TX5_RX0	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA06__ESAI_TX5_RX0 /;"	d
MX6ULL_PAD_CSI_DATA07__ESAI_T0	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_DATA07__ESAI_T0 /;"	d
MX6ULL_PAD_CSI_HSYNC__ESAI_TX1	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_HSYNC__ESAI_TX1 /;"	d
MX6ULL_PAD_CSI_MCLK__ESAI_TX3_RX2	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_MCLK__ESAI_TX3_RX2 /;"	d
MX6ULL_PAD_CSI_PIXCLK__ESAI_TX2_RX3	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_PIXCLK__ESAI_TX2_RX3 /;"	d
MX6ULL_PAD_CSI_VSYNC__ESAI_TX4_RX1	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_CSI_VSYNC__ESAI_TX4_RX1 /;"	d
MX6ULL_PAD_ENET1_RX_DATA0__EPDC_SDCE04	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_RX_DATA0__EPDC_SDCE04 /;"	d
MX6ULL_PAD_ENET1_RX_DATA1__EPDC_SDCE05	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_RX_DATA1__EPDC_SDCE05 /;"	d
MX6ULL_PAD_ENET1_RX_EN__EPDC_SDCE06	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_RX_EN__EPDC_SDCE06 /;"	d
MX6ULL_PAD_ENET1_RX_ER__EPDC_SDOEZ	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_RX_ER__EPDC_SDOEZ /;"	d
MX6ULL_PAD_ENET1_TX_CLK__EPDC_SDOED	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_TX_CLK__EPDC_SDOED /;"	d
MX6ULL_PAD_ENET1_TX_DATA0__EPDC_SDCE07	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_TX_DATA0__EPDC_SDCE07 /;"	d
MX6ULL_PAD_ENET1_TX_DATA1__EPDC_SDCE08	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_TX_DATA1__EPDC_SDCE08 /;"	d
MX6ULL_PAD_ENET1_TX_EN__EPDC_SDCE09	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET1_TX_EN__EPDC_SDCE09 /;"	d
MX6ULL_PAD_ENET2_RX_DATA0__EPDC_SDDO08	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_RX_DATA0__EPDC_SDDO08 /;"	d
MX6ULL_PAD_ENET2_RX_DATA1__EPDC_SDDO09	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_RX_DATA1__EPDC_SDDO09 /;"	d
MX6ULL_PAD_ENET2_RX_EN__EPDC_SDDO10	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_RX_EN__EPDC_SDDO10 /;"	d
MX6ULL_PAD_ENET2_RX_ER__EPDC_SDDO15	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_RX_ER__EPDC_SDDO15 /;"	d
MX6ULL_PAD_ENET2_TX_CLK__EPDC_SDDO14	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_TX_CLK__EPDC_SDDO14 /;"	d
MX6ULL_PAD_ENET2_TX_DATA0__EPDC_SDDO11	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_TX_DATA0__EPDC_SDDO11 /;"	d
MX6ULL_PAD_ENET2_TX_DATA1__EPDC_SDDO12	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_TX_DATA1__EPDC_SDDO12 /;"	d
MX6ULL_PAD_ENET2_TX_EN__EPDC_SDDO13	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_ENET2_TX_EN__EPDC_SDDO13 /;"	d
MX6ULL_PAD_LCD_CLK__EPDC_SDCLK	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_CLK__EPDC_SDCLK /;"	d
MX6ULL_PAD_LCD_DATA00__EPDC_SDDO00	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA00__EPDC_SDDO00 /;"	d
MX6ULL_PAD_LCD_DATA01__EPDC_SDDO01	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA01__EPDC_SDDO01 /;"	d
MX6ULL_PAD_LCD_DATA02__EPDC_SDDO02	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA02__EPDC_SDDO02 /;"	d
MX6ULL_PAD_LCD_DATA03__EPDC_SDDO03	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA03__EPDC_SDDO03 /;"	d
MX6ULL_PAD_LCD_DATA04__EPDC_SDDO04	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA04__EPDC_SDDO04 /;"	d
MX6ULL_PAD_LCD_DATA05__EPDC_SDDO05	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA05__EPDC_SDDO05 /;"	d
MX6ULL_PAD_LCD_DATA06__EPDC_SDDO06	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA06__EPDC_SDDO06 /;"	d
MX6ULL_PAD_LCD_DATA07__EPDC_SDDO07	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA07__EPDC_SDDO07 /;"	d
MX6ULL_PAD_LCD_DATA14__EPDC_SDSHR	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA14__EPDC_SDSHR /;"	d
MX6ULL_PAD_LCD_DATA15__EPDC_GDRL	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA15__EPDC_GDRL /;"	d
MX6ULL_PAD_LCD_DATA16__EPDC_GDCLK	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA16__EPDC_GDCLK /;"	d
MX6ULL_PAD_LCD_DATA17__EPDC_GDSP	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA17__EPDC_GDSP /;"	d
MX6ULL_PAD_LCD_DATA21__EPDC_SDCE1	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA21__EPDC_SDCE1 /;"	d
MX6ULL_PAD_LCD_DATA22__EPDC_SDCE02	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA22__EPDC_SDCE02 /;"	d
MX6ULL_PAD_LCD_DATA23__EPDC_SDCE03	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_DATA23__EPDC_SDCE03 /;"	d
MX6ULL_PAD_LCD_ENABLE__EPDC_SDLE	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_ENABLE__EPDC_SDLE /;"	d
MX6ULL_PAD_LCD_HSYNC__EPDC_SDOE	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_HSYNC__EPDC_SDOE /;"	d
MX6ULL_PAD_LCD_RESET__EPDC_GDOE	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_RESET__EPDC_GDOE /;"	d
MX6ULL_PAD_LCD_VSYNC__EPDC_SDCE0	imx6ull-pinfunc.h	/^#define MX6ULL_PAD_LCD_VSYNC__EPDC_SDCE0 /;"	d
MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER0__GPIO5_IO00 /;"	d
MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER1__GPIO5_IO01 /;"	d
MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER2__GPIO5_IO02 /;"	d
MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER3__GPIO5_IO03 /;"	d
MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER4__GPIO5_IO04 /;"	d
MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER5__GPIO5_IO05 /;"	d
MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER6__GPIO5_IO06 /;"	d
MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER7__GPIO5_IO07 /;"	d
MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER8__GPIO5_IO08 /;"	d
MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09	imx6ull-pinfunc-snvs.h	/^#define MX6ULL_PAD_SNVS_TAMPER9__GPIO5_IO09 /;"	d
MX6UL_PAD_BOOT_MODE0__GPIO5_IO10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_BOOT_MODE0__GPIO5_IO10	/;"	d
MX6UL_PAD_BOOT_MODE1__GPIO5_IO11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_BOOT_MODE1__GPIO5_IO11	/;"	d
MX6UL_PAD_CSI_DATA00__CSI_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__CSI_DATA02	/;"	d
MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__ECSPI2_SCLK	/;"	d
MX6UL_PAD_CSI_DATA00__EIM_AD00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__EIM_AD00	/;"	d
MX6UL_PAD_CSI_DATA00__GPIO4_IO21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__GPIO4_IO21	/;"	d
MX6UL_PAD_CSI_DATA00__SIM1_PORT1_RST_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__SIM1_PORT1_RST_B	/;"	d
MX6UL_PAD_CSI_DATA00__SRC_INT_BOOT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__SRC_INT_BOOT	/;"	d
MX6UL_PAD_CSI_DATA00__UART5_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__UART5_DCE_TX	/;"	d
MX6UL_PAD_CSI_DATA00__UART5_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__UART5_DTE_RX	/;"	d
MX6UL_PAD_CSI_DATA00__USDHC2_DATA0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA00__USDHC2_DATA0	/;"	d
MX6UL_PAD_CSI_DATA01__CSI_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__CSI_DATA03	/;"	d
MX6UL_PAD_CSI_DATA01__ECSPI2_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__ECSPI2_SS0	/;"	d
MX6UL_PAD_CSI_DATA01__EIM_AD01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__EIM_AD01	/;"	d
MX6UL_PAD_CSI_DATA01__GPIO4_IO22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__GPIO4_IO22	/;"	d
MX6UL_PAD_CSI_DATA01__SAI1_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__SAI1_MCLK	/;"	d
MX6UL_PAD_CSI_DATA01__SIM1_PORT1_SVEN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__SIM1_PORT1_SVEN	/;"	d
MX6UL_PAD_CSI_DATA01__UART5_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__UART5_DCE_RX	/;"	d
MX6UL_PAD_CSI_DATA01__UART5_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__UART5_DTE_TX	/;"	d
MX6UL_PAD_CSI_DATA01__USDHC2_DATA1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA01__USDHC2_DATA1	/;"	d
MX6UL_PAD_CSI_DATA02__CSI_DATA04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__CSI_DATA04	/;"	d
MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__ECSPI2_MOSI	/;"	d
MX6UL_PAD_CSI_DATA02__EIM_AD02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__EIM_AD02	/;"	d
MX6UL_PAD_CSI_DATA02__GPIO4_IO23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__GPIO4_IO23	/;"	d
MX6UL_PAD_CSI_DATA02__SAI1_RX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__SAI1_RX_SYNC	/;"	d
MX6UL_PAD_CSI_DATA02__SIM1_PORT1_TRXD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__SIM1_PORT1_TRXD	/;"	d
MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS	/;"	d
MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__UART5_DCE_RTS /;"	d
MX6UL_PAD_CSI_DATA02__UART5_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__UART5_DTE_CTS	/;"	d
MX6UL_PAD_CSI_DATA02__USDHC2_DATA2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA02__USDHC2_DATA2	/;"	d
MX6UL_PAD_CSI_DATA03__CSI_DATA05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__CSI_DATA05	/;"	d
MX6UL_PAD_CSI_DATA03__ECSPI2_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__ECSPI2_MISO	/;"	d
MX6UL_PAD_CSI_DATA03__EIM_AD03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__EIM_AD03	/;"	d
MX6UL_PAD_CSI_DATA03__GPIO4_IO24	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__GPIO4_IO24	/;"	d
MX6UL_PAD_CSI_DATA03__SAI1_RX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__SAI1_RX_BCLK	/;"	d
MX6UL_PAD_CSI_DATA03__SIM2_PORT1_PD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__SIM2_PORT1_PD	/;"	d
MX6UL_PAD_CSI_DATA03__UART5_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__UART5_DCE_CTS	/;"	d
MX6UL_PAD_CSI_DATA03__UART5_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__UART5_DTE_RTS	/;"	d
MX6UL_PAD_CSI_DATA03__USDHC2_DATA3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA03__USDHC2_DATA3	/;"	d
MX6UL_PAD_CSI_DATA04__CSI_DATA06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__CSI_DATA06	/;"	d
MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__ECSPI1_SCLK	/;"	d
MX6UL_PAD_CSI_DATA04__EIM_AD04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__EIM_AD04	/;"	d
MX6UL_PAD_CSI_DATA04__GPIO4_IO25	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__GPIO4_IO25	/;"	d
MX6UL_PAD_CSI_DATA04__SAI1_TX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__SAI1_TX_SYNC	/;"	d
MX6UL_PAD_CSI_DATA04__SIM2_PORT1_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__SIM2_PORT1_CLK	/;"	d
MX6UL_PAD_CSI_DATA04__USDHC1_WP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__USDHC1_WP	/;"	d
MX6UL_PAD_CSI_DATA04__USDHC2_DATA4	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA04__USDHC2_DATA4	/;"	d
MX6UL_PAD_CSI_DATA05__CSI_DATA07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__CSI_DATA07	/;"	d
MX6UL_PAD_CSI_DATA05__ECSPI1_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__ECSPI1_SS0	/;"	d
MX6UL_PAD_CSI_DATA05__EIM_AD05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__EIM_AD05	/;"	d
MX6UL_PAD_CSI_DATA05__GPIO4_IO26	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__GPIO4_IO26	/;"	d
MX6UL_PAD_CSI_DATA05__SAI1_TX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__SAI1_TX_BCLK	/;"	d
MX6UL_PAD_CSI_DATA05__SIM2_PORT1_RST_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__SIM2_PORT1_RST_B	/;"	d
MX6UL_PAD_CSI_DATA05__USDHC1_CD_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__USDHC1_CD_B	/;"	d
MX6UL_PAD_CSI_DATA05__USDHC2_DATA5	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA05__USDHC2_DATA5	/;"	d
MX6UL_PAD_CSI_DATA06__CSI_DATA08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__CSI_DATA08	/;"	d
MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__ECSPI1_MOSI	/;"	d
MX6UL_PAD_CSI_DATA06__EIM_AD06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__EIM_AD06	/;"	d
MX6UL_PAD_CSI_DATA06__GPIO4_IO27	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__GPIO4_IO27	/;"	d
MX6UL_PAD_CSI_DATA06__SAI1_RX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__SAI1_RX_DATA	/;"	d
MX6UL_PAD_CSI_DATA06__SIM2_PORT1_SVEN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__SIM2_PORT1_SVEN	/;"	d
MX6UL_PAD_CSI_DATA06__USDHC1_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__USDHC1_RESET_B	/;"	d
MX6UL_PAD_CSI_DATA06__USDHC2_DATA6	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA06__USDHC2_DATA6	/;"	d
MX6UL_PAD_CSI_DATA07__CSI_DATA09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__CSI_DATA09	/;"	d
MX6UL_PAD_CSI_DATA07__ECSPI1_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__ECSPI1_MISO	/;"	d
MX6UL_PAD_CSI_DATA07__EIM_AD07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__EIM_AD07	/;"	d
MX6UL_PAD_CSI_DATA07__GPIO4_IO28	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__GPIO4_IO28	/;"	d
MX6UL_PAD_CSI_DATA07__SAI1_TX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__SAI1_TX_DATA	/;"	d
MX6UL_PAD_CSI_DATA07__SIM2_PORT1_TRXD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__SIM2_PORT1_TRXD	/;"	d
MX6UL_PAD_CSI_DATA07__USDHC1_VSELECT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__USDHC1_VSELECT	/;"	d
MX6UL_PAD_CSI_DATA07__USDHC2_DATA7	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_DATA07__USDHC2_DATA7	/;"	d
MX6UL_PAD_CSI_HSYNC__CSI_HSYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__CSI_HSYNC	/;"	d
MX6UL_PAD_CSI_HSYNC__EIM_LBA_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__EIM_LBA_B	/;"	d
MX6UL_PAD_CSI_HSYNC__GPIO4_IO20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__GPIO4_IO20	/;"	d
MX6UL_PAD_CSI_HSYNC__I2C2_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__I2C2_SCL	/;"	d
MX6UL_PAD_CSI_HSYNC__PWM8_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__PWM8_OUT	/;"	d
MX6UL_PAD_CSI_HSYNC__SIM1_PORT1_PD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__SIM1_PORT1_PD	/;"	d
MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__UART6_DCE_CTS	/;"	d
MX6UL_PAD_CSI_HSYNC__UART6_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__UART6_DTE_RTS	/;"	d
MX6UL_PAD_CSI_HSYNC__USDHC2_CMD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_HSYNC__USDHC2_CMD	/;"	d
MX6UL_PAD_CSI_MCLK__CSI_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__CSI_MCLK	/;"	d
MX6UL_PAD_CSI_MCLK__EIM_CS0_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__EIM_CS0_B	/;"	d
MX6UL_PAD_CSI_MCLK__GPIO4_IO17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__GPIO4_IO17	/;"	d
MX6UL_PAD_CSI_MCLK__I2C1_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__I2C1_SDA	/;"	d
MX6UL_PAD_CSI_MCLK__RAWNAND_CE2_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__RAWNAND_CE2_B	/;"	d
MX6UL_PAD_CSI_MCLK__SNVS_HP_VIO_5_CTL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__SNVS_HP_VIO_5_CTL	/;"	d
MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__UART6_DCE_TX	/;"	d
MX6UL_PAD_CSI_MCLK__UART6_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__UART6_DTE_RX	/;"	d
MX6UL_PAD_CSI_MCLK__USDHC2_CD_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_MCLK__USDHC2_CD_B	/;"	d
MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__CSI_PIXCLK	/;"	d
MX6UL_PAD_CSI_PIXCLK__EIM_OE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__EIM_OE	/;"	d
MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__GPIO4_IO18	/;"	d
MX6UL_PAD_CSI_PIXCLK__I2C1_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__I2C1_SCL	/;"	d
MX6UL_PAD_CSI_PIXCLK__RAWNAND_CE3_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__RAWNAND_CE3_B	/;"	d
MX6UL_PAD_CSI_PIXCLK__SNVS_HP_VIO_5	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__SNVS_HP_VIO_5	/;"	d
MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__UART6_DCE_RX	/;"	d
MX6UL_PAD_CSI_PIXCLK__UART6_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__UART6_DTE_TX	/;"	d
MX6UL_PAD_CSI_PIXCLK__USDHC2_WP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_PIXCLK__USDHC2_WP	/;"	d
MX6UL_PAD_CSI_VSYNC__CSI_VSYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__CSI_VSYNC	/;"	d
MX6UL_PAD_CSI_VSYNC__EIM_RW	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__EIM_RW	/;"	d
MX6UL_PAD_CSI_VSYNC__GPIO4_IO19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__GPIO4_IO19	/;"	d
MX6UL_PAD_CSI_VSYNC__I2C2_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__I2C2_SDA	/;"	d
MX6UL_PAD_CSI_VSYNC__PWM7_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__PWM7_OUT	/;"	d
MX6UL_PAD_CSI_VSYNC__SIM1_PORT1_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__SIM1_PORT1_CLK	/;"	d
MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__UART6_DCE_RTS	/;"	d
MX6UL_PAD_CSI_VSYNC__UART6_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__UART6_DTE_CTS	/;"	d
MX6UL_PAD_CSI_VSYNC__USDHC2_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_CSI_VSYNC__USDHC2_CLK	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__CSI_DATA16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__CSI_DATA16	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__ENET1_RDATA00	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__FLEXCAN1_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__FLEXCAN1_TX	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__GPIO2_IO00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__GPIO2_IO00	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__KPP_ROW00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__KPP_ROW00	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__PWM1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__PWM1_OUT	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__UART4_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__UART4_DCE_RTS	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__UART4_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__UART4_DTE_CTS	/;"	d
MX6UL_PAD_ENET1_RX_DATA0__USDHC1_LCTL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA0__USDHC1_LCTL	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__CSI_DATA17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__CSI_DATA17	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__ENET1_RDATA01	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__FLEXCAN1_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__FLEXCAN1_RX	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__GPIO2_IO01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__GPIO2_IO01	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__KPP_COL00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__KPP_COL00	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__PWM2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__PWM2_OUT	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__UART4_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__UART4_DCE_CTS	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__UART4_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__UART4_DTE_RTS	/;"	d
MX6UL_PAD_ENET1_RX_DATA1__USDHC2_LCTL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_DATA1__USDHC2_LCTL	/;"	d
MX6UL_PAD_ENET1_RX_EN__CSI_DATA18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__CSI_DATA18	/;"	d
MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__ENET1_RX_EN	/;"	d
MX6UL_PAD_ENET1_RX_EN__FLEXCAN2_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__FLEXCAN2_TX	/;"	d
MX6UL_PAD_ENET1_RX_EN__GPIO2_IO02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__GPIO2_IO02	/;"	d
MX6UL_PAD_ENET1_RX_EN__KPP_ROW01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__KPP_ROW01	/;"	d
MX6UL_PAD_ENET1_RX_EN__REF_CLK_32K	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__REF_CLK_32K	/;"	d
MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS	/;"	d
MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__UART5_DCE_RTS /;"	d
MX6UL_PAD_ENET1_RX_EN__UART5_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__UART5_DTE_CTS	/;"	d
MX6UL_PAD_ENET1_RX_EN__USDHC1_VSELECT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_EN__USDHC1_VSELECT	/;"	d
MX6UL_PAD_ENET1_RX_ER__CSI_DATA23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__CSI_DATA23	/;"	d
MX6UL_PAD_ENET1_RX_ER__EIM_CRE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__EIM_CRE	/;"	d
MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__ENET1_RX_ER	/;"	d
MX6UL_PAD_ENET1_RX_ER__GPIO2_IO07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__GPIO2_IO07	/;"	d
MX6UL_PAD_ENET1_RX_ER__GPT1_CAPTURE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__GPT1_CAPTURE2	/;"	d
MX6UL_PAD_ENET1_RX_ER__KPP_COL03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__KPP_COL03	/;"	d
MX6UL_PAD_ENET1_RX_ER__PWM8_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__PWM8_OUT	/;"	d
MX6UL_PAD_ENET1_RX_ER__UART7_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__UART7_DCE_RTS	/;"	d
MX6UL_PAD_ENET1_RX_ER__UART7_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_RX_ER__UART7_DTE_CTS	/;"	d
MX6UL_PAD_ENET1_TX_CLK__CSI_DATA22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__CSI_DATA22	/;"	d
MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__ENET1_REF_CLK1	/;"	d
MX6UL_PAD_ENET1_TX_CLK__ENET1_TX_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__ENET1_TX_CLK	/;"	d
MX6UL_PAD_ENET1_TX_CLK__GPIO2_IO06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__GPIO2_IO06	/;"	d
MX6UL_PAD_ENET1_TX_CLK__GPT1_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__GPT1_CLK	/;"	d
MX6UL_PAD_ENET1_TX_CLK__KPP_ROW03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__KPP_ROW03	/;"	d
MX6UL_PAD_ENET1_TX_CLK__PWM7_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__PWM7_OUT	/;"	d
MX6UL_PAD_ENET1_TX_CLK__UART7_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__UART7_DCE_CTS	/;"	d
MX6UL_PAD_ENET1_TX_CLK__UART7_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_CLK__UART7_DTE_RTS	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__CSI_DATA19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__CSI_DATA19	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__ENET1_TDATA00	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__FLEXCAN2_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__FLEXCAN2_RX	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__GPIO2_IO03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__GPIO2_IO03	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__KPP_COL01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__KPP_COL01	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__REF_CLK_24M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__REF_CLK_24M	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__UART5_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__UART5_DCE_CTS	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__UART5_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__UART5_DTE_RTS	/;"	d
MX6UL_PAD_ENET1_TX_DATA0__UART5_DTE_RTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__UART5_DTE_RTS /;"	d
MX6UL_PAD_ENET1_TX_DATA0__USDHC2_VSELECT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA0__USDHC2_VSELECT	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__CSI_DATA20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__CSI_DATA20	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__ENET1_TDATA01	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__ENET2_MDIO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__ENET2_MDIO	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__GPIO2_IO04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__GPIO2_IO04	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__KPP_ROW02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__KPP_ROW02	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__PWM5_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__PWM5_OUT	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__UART6_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__UART6_DCE_CTS	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__UART6_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__UART6_DTE_RTS	/;"	d
MX6UL_PAD_ENET1_TX_DATA1__WDOG1_WDOG_RST_B_DEB	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_DATA1__WDOG1_WDOG_RST_B_DEB	/;"	d
MX6UL_PAD_ENET1_TX_EN__CSI_DATA21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__CSI_DATA21	/;"	d
MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__ENET1_TX_EN	/;"	d
MX6UL_PAD_ENET1_TX_EN__ENET2_MDC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__ENET2_MDC	/;"	d
MX6UL_PAD_ENET1_TX_EN__GPIO2_IO05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__GPIO2_IO05	/;"	d
MX6UL_PAD_ENET1_TX_EN__KPP_COL02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__KPP_COL02	/;"	d
MX6UL_PAD_ENET1_TX_EN__PWM6_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__PWM6_OUT	/;"	d
MX6UL_PAD_ENET1_TX_EN__UART6_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__UART6_DCE_RTS	/;"	d
MX6UL_PAD_ENET1_TX_EN__UART6_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__UART6_DTE_CTS	/;"	d
MX6UL_PAD_ENET1_TX_EN__WDOG2_WDOG_RST_B_DEB	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET1_TX_EN__WDOG2_WDOG_RST_B_DEB	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__ENET1_MDIO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__ENET1_MDIO	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__ENET2_RDATA00	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__GPIO2_IO08	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__I2C3_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__I2C3_SCL	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__KPP_ROW04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__KPP_ROW04	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__SIM1_PORT0_TRXD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__SIM1_PORT0_TRXD	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__UART6_DCE_TX	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__UART6_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__UART6_DTE_RX	/;"	d
MX6UL_PAD_ENET2_RX_DATA0__USB_OTG1_PWR	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA0__USB_OTG1_PWR	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__ENET1_MDC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__ENET1_MDC	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__ENET2_RDATA01	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__GPIO2_IO09	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__I2C3_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__I2C3_SDA	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__KPP_COL04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__KPP_COL04	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__SIM1_PORT0_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__SIM1_PORT0_CLK	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__UART6_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__UART6_DCE_RX	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__UART6_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__UART6_DTE_TX	/;"	d
MX6UL_PAD_ENET2_RX_DATA1__USB_OTG1_OC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_DATA1__USB_OTG1_OC	/;"	d
MX6UL_PAD_ENET2_RX_EN__EIM_ADDR26	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__EIM_ADDR26	/;"	d
MX6UL_PAD_ENET2_RX_EN__ENET1_REF_CLK_25M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__ENET1_REF_CLK_25M	/;"	d
MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__ENET2_RX_EN	/;"	d
MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__GPIO2_IO10	/;"	d
MX6UL_PAD_ENET2_RX_EN__I2C4_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__I2C4_SCL	/;"	d
MX6UL_PAD_ENET2_RX_EN__KPP_ROW05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__KPP_ROW05	/;"	d
MX6UL_PAD_ENET2_RX_EN__SIM1_PORT0_RST_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__SIM1_PORT0_RST_B	/;"	d
MX6UL_PAD_ENET2_RX_EN__UART7_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__UART7_DCE_TX	/;"	d
MX6UL_PAD_ENET2_RX_EN__UART7_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_EN__UART7_DTE_RX	/;"	d
MX6UL_PAD_ENET2_RX_ER__ECSPI4_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__ECSPI4_SS0	/;"	d
MX6UL_PAD_ENET2_RX_ER__EIM_ADDR25	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__EIM_ADDR25	/;"	d
MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__ENET2_RX_ER	/;"	d
MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__GPIO2_IO15	/;"	d
MX6UL_PAD_ENET2_RX_ER__KPP_COL07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__KPP_COL07	/;"	d
MX6UL_PAD_ENET2_RX_ER__SIM2_PORT0_SVEN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__SIM2_PORT0_SVEN	/;"	d
MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__UART8_DCE_RTS	/;"	d
MX6UL_PAD_ENET2_RX_ER__UART8_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__UART8_DTE_CTS	/;"	d
MX6UL_PAD_ENET2_RX_ER__WDOG1_WDOG_ANY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_RX_ER__WDOG1_WDOG_ANY	/;"	d
MX6UL_PAD_ENET2_TX_CLK__ANATOP_OTG2_ID	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__ANATOP_OTG2_ID	/;"	d
MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__ECSPI4_MISO	/;"	d
MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__ENET2_REF_CLK2	/;"	d
MX6UL_PAD_ENET2_TX_CLK__ENET2_TX_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__ENET2_TX_CLK	/;"	d
MX6UL_PAD_ENET2_TX_CLK__GPIO2_IO14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__GPIO2_IO14	/;"	d
MX6UL_PAD_ENET2_TX_CLK__KPP_ROW07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__KPP_ROW07	/;"	d
MX6UL_PAD_ENET2_TX_CLK__SIM2_PORT0_RST_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__SIM2_PORT0_RST_B	/;"	d
MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__UART8_DCE_CTS	/;"	d
MX6UL_PAD_ENET2_TX_CLK__UART8_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_CLK__UART8_DTE_RTS	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__EIM_EB_B02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__EIM_EB_B02	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__ENET2_TDATA00	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__GPIO2_IO11	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__I2C4_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__I2C4_SDA	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__KPP_COL05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__KPP_COL05	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__REF_CLK_24M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__REF_CLK_24M	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__SIM1_PORT0_SVEN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__SIM1_PORT0_SVEN	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__UART7_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__UART7_DCE_RX	/;"	d
MX6UL_PAD_ENET2_TX_DATA0__UART7_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA0__UART7_DTE_TX	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__ECSPI4_SCLK	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__EIM_EB_B03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__EIM_EB_B03	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__ENET2_TDATA01	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__GPIO2_IO12	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__KPP_ROW06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__KPP_ROW06	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__SIM2_PORT0_TRXD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__SIM2_PORT0_TRXD	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__UART8_DCE_TX	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__UART8_DTE_RX	/;"	d
MX6UL_PAD_ENET2_TX_DATA1__USB_OTG2_PWR	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_DATA1__USB_OTG2_PWR	/;"	d
MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__ECSPI4_MOSI	/;"	d
MX6UL_PAD_ENET2_TX_EN__EIM_ACLK_FREERUN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__EIM_ACLK_FREERUN	/;"	d
MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__ENET2_TX_EN	/;"	d
MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__GPIO2_IO13	/;"	d
MX6UL_PAD_ENET2_TX_EN__KPP_COL06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__KPP_COL06	/;"	d
MX6UL_PAD_ENET2_TX_EN__SIM2_PORT0_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__SIM2_PORT0_CLK	/;"	d
MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__UART8_DCE_RX	/;"	d
MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__UART8_DTE_TX	/;"	d
MX6UL_PAD_ENET2_TX_EN__USB_OTG2_OC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_ENET2_TX_EN__USB_OTG2_OC	/;"	d
MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__ANATOP_OTG1_ID	/;"	d
MX6UL_PAD_GPIO1_IO00__ENET1_1588_EVENT0_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__ENET1_1588_EVENT0_IN	/;"	d
MX6UL_PAD_GPIO1_IO00__ENET1_REF_CLK1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__ENET1_REF_CLK1	/;"	d
MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__GPIO1_IO00	/;"	d
MX6UL_PAD_GPIO1_IO00__GPT1_CAPTURE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__GPT1_CAPTURE1	/;"	d
MX6UL_PAD_GPIO1_IO00__I2C2_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__I2C2_SCL	/;"	d
MX6UL_PAD_GPIO1_IO00__MQS_RIGHT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__MQS_RIGHT	/;"	d
MX6UL_PAD_GPIO1_IO00__SRC_SYSTEM_RESET	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__SRC_SYSTEM_RESET	/;"	d
MX6UL_PAD_GPIO1_IO00__WDOG3_WDOG_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO00__WDOG3_WDOG_B	/;"	d
MX6UL_PAD_GPIO1_IO01__ENET1_1588_EVENT0_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__ENET1_1588_EVENT0_OUT	/;"	d
MX6UL_PAD_GPIO1_IO01__ENET2_REF_CLK2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__ENET2_REF_CLK2	/;"	d
MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__GPIO1_IO01	/;"	d
MX6UL_PAD_GPIO1_IO01__GPT1_COMPARE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__GPT1_COMPARE1	/;"	d
MX6UL_PAD_GPIO1_IO01__I2C2_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__I2C2_SDA	/;"	d
MX6UL_PAD_GPIO1_IO01__MQS_LEFT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__MQS_LEFT	/;"	d
MX6UL_PAD_GPIO1_IO01__SRC_EARLY_RESET	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__SRC_EARLY_RESET	/;"	d
MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__USB_OTG1_OC	/;"	d
MX6UL_PAD_GPIO1_IO01__WDOG1_WDOG_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO01__WDOG1_WDOG_B	/;"	d
MX6UL_PAD_GPIO1_IO02__ENET1_REF_CLK_25M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__ENET1_REF_CLK_25M	/;"	d
MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__GPIO1_IO02	/;"	d
MX6UL_PAD_GPIO1_IO02__GPT1_COMPARE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__GPT1_COMPARE2	/;"	d
MX6UL_PAD_GPIO1_IO02__I2C1_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__I2C1_SCL	/;"	d
MX6UL_PAD_GPIO1_IO02__SDMA_EXT_EVENT00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__SDMA_EXT_EVENT00	/;"	d
MX6UL_PAD_GPIO1_IO02__SRC_ANY_PU_RESET	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__SRC_ANY_PU_RESET	/;"	d
MX6UL_PAD_GPIO1_IO02__UART1_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__UART1_DCE_TX	/;"	d
MX6UL_PAD_GPIO1_IO02__UART1_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__UART1_DTE_RX	/;"	d
MX6UL_PAD_GPIO1_IO02__USB_OTG2_PWR	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__USB_OTG2_PWR	/;"	d
MX6UL_PAD_GPIO1_IO02__USDHC1_WP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO02__USDHC1_WP	/;"	d
MX6UL_PAD_GPIO1_IO03__CCM_DI0_EXT_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__CCM_DI0_EXT_CLK	/;"	d
MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__GPIO1_IO03	/;"	d
MX6UL_PAD_GPIO1_IO03__GPT1_COMPARE3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__GPT1_COMPARE3	/;"	d
MX6UL_PAD_GPIO1_IO03__I2C1_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__I2C1_SDA	/;"	d
MX6UL_PAD_GPIO1_IO03__REF_CLK_32K	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__REF_CLK_32K	/;"	d
MX6UL_PAD_GPIO1_IO03__SRC_TESTER_ACK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__SRC_TESTER_ACK	/;"	d
MX6UL_PAD_GPIO1_IO03__UART1_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__UART1_DCE_RX	/;"	d
MX6UL_PAD_GPIO1_IO03__UART1_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__UART1_DTE_TX	/;"	d
MX6UL_PAD_GPIO1_IO03__USB_OTG2_OC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__USB_OTG2_OC	/;"	d
MX6UL_PAD_GPIO1_IO03__USDHC1_CD_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO03__USDHC1_CD_B	/;"	d
MX6UL_PAD_GPIO1_IO04__ENET1_REF_CLK1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__ENET1_REF_CLK1	/;"	d
MX6UL_PAD_GPIO1_IO04__ENET2_1588_EVENT0_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__ENET2_1588_EVENT0_IN	/;"	d
MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__GPIO1_IO04	/;"	d
MX6UL_PAD_GPIO1_IO04__PWM3_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__PWM3_OUT	/;"	d
MX6UL_PAD_GPIO1_IO04__REF_CLK_24M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__REF_CLK_24M	/;"	d
MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__UART5_DCE_TX	/;"	d
MX6UL_PAD_GPIO1_IO04__UART5_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__UART5_DTE_RX	/;"	d
MX6UL_PAD_GPIO1_IO04__USB_OTG1_PWR	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__USB_OTG1_PWR	/;"	d
MX6UL_PAD_GPIO1_IO04__USDHC1_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO04__USDHC1_RESET_B	/;"	d
MX6UL_PAD_GPIO1_IO05__ANATOP_OTG2_ID	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__ANATOP_OTG2_ID	/;"	d
MX6UL_PAD_GPIO1_IO05__CSI_FIELD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__CSI_FIELD	/;"	d
MX6UL_PAD_GPIO1_IO05__ENET2_1588_EVENT0_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__ENET2_1588_EVENT0_OUT	/;"	d
MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__ENET2_REF_CLK2	/;"	d
MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__GPIO1_IO05	/;"	d
MX6UL_PAD_GPIO1_IO05__PWM4_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__PWM4_OUT	/;"	d
MX6UL_PAD_GPIO1_IO05__UART5_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__UART5_DCE_RX	/;"	d
MX6UL_PAD_GPIO1_IO05__UART5_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__UART5_DTE_TX	/;"	d
MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO05__USDHC1_VSELECT	/;"	d
MX6UL_PAD_GPIO1_IO06__CCM_REF_EN_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__CCM_REF_EN_B	/;"	d
MX6UL_PAD_GPIO1_IO06__CCM_WAIT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__CCM_WAIT	/;"	d
MX6UL_PAD_GPIO1_IO06__CSI_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__CSI_MCLK	/;"	d
MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__ENET1_MDIO	/;"	d
MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__ENET2_MDIO	/;"	d
MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__GPIO1_IO06	/;"	d
MX6UL_PAD_GPIO1_IO06__UART1_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__UART1_DCE_CTS	/;"	d
MX6UL_PAD_GPIO1_IO06__UART1_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__UART1_DTE_RTS	/;"	d
MX6UL_PAD_GPIO1_IO06__USB_OTG_PWR_WAKE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__USB_OTG_PWR_WAKE	/;"	d
MX6UL_PAD_GPIO1_IO06__USDHC2_WP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO06__USDHC2_WP	/;"	d
MX6UL_PAD_GPIO1_IO07__CCM_STOP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__CCM_STOP	/;"	d
MX6UL_PAD_GPIO1_IO07__CSI_PIXCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__CSI_PIXCLK	/;"	d
MX6UL_PAD_GPIO1_IO07__ENET1_MDC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__ENET1_MDC	/;"	d
MX6UL_PAD_GPIO1_IO07__ENET2_MDC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__ENET2_MDC	/;"	d
MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__GPIO1_IO07	/;"	d
MX6UL_PAD_GPIO1_IO07__UART1_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__UART1_DCE_RTS	/;"	d
MX6UL_PAD_GPIO1_IO07__UART1_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__UART1_DTE_CTS	/;"	d
MX6UL_PAD_GPIO1_IO07__USB_OTG_HOST_MODE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__USB_OTG_HOST_MODE	/;"	d
MX6UL_PAD_GPIO1_IO07__USDHC2_CD_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO07__USDHC2_CD_B	/;"	d
MX6UL_PAD_GPIO1_IO08__CCM_PMIC_RDY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__CCM_PMIC_RDY	/;"	d
MX6UL_PAD_GPIO1_IO08__CSI_VSYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__CSI_VSYNC	/;"	d
MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__GPIO1_IO08	/;"	d
MX6UL_PAD_GPIO1_IO08__PWM1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__PWM1_OUT	/;"	d
MX6UL_PAD_GPIO1_IO08__SPDIF_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__SPDIF_OUT	/;"	d
MX6UL_PAD_GPIO1_IO08__UART5_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__UART5_DCE_RTS	/;"	d
MX6UL_PAD_GPIO1_IO08__UART5_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__UART5_DTE_CTS	/;"	d
MX6UL_PAD_GPIO1_IO08__USDHC2_VSELECT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__USDHC2_VSELECT	/;"	d
MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO08__WDOG1_WDOG_B	/;"	d
MX6UL_PAD_GPIO1_IO09__CSI_HSYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__CSI_HSYNC	/;"	d
MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__GPIO1_IO09	/;"	d
MX6UL_PAD_GPIO1_IO09__PWM2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__PWM2_OUT	/;"	d
MX6UL_PAD_GPIO1_IO09__SPDIF_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__SPDIF_IN	/;"	d
MX6UL_PAD_GPIO1_IO09__UART5_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__UART5_DCE_CTS	/;"	d
MX6UL_PAD_GPIO1_IO09__UART5_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__UART5_DTE_RTS	/;"	d
MX6UL_PAD_GPIO1_IO09__USDHC1_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__USDHC1_RESET_B	/;"	d
MX6UL_PAD_GPIO1_IO09__USDHC2_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__USDHC2_RESET_B	/;"	d
MX6UL_PAD_GPIO1_IO09__WDOG1_WDOG_ANY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_GPIO1_IO09__WDOG1_WDOG_ANY	/;"	d
MX6UL_PAD_JTAG_MOD__CCM_PMIC_RDY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__CCM_PMIC_RDY	/;"	d
MX6UL_PAD_JTAG_MOD__ENET1_REF_CLK_25M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__ENET1_REF_CLK_25M	/;"	d
MX6UL_PAD_JTAG_MOD__GPIO1_IO10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__GPIO1_IO10	/;"	d
MX6UL_PAD_JTAG_MOD__GPT2_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__GPT2_CLK	/;"	d
MX6UL_PAD_JTAG_MOD__SDMA_EXT_EVENT00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__SDMA_EXT_EVENT00	/;"	d
MX6UL_PAD_JTAG_MOD__SJC_MOD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__SJC_MOD	/;"	d
MX6UL_PAD_JTAG_MOD__SPDIF_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_MOD__SPDIF_OUT	/;"	d
MX6UL_PAD_JTAG_TCK__GPIO1_IO14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__GPIO1_IO14	/;"	d
MX6UL_PAD_JTAG_TCK__GPT2_COMPARE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__GPT2_COMPARE2	/;"	d
MX6UL_PAD_JTAG_TCK__PWM7_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__PWM7_OUT	/;"	d
MX6UL_PAD_JTAG_TCK__REF_CLK_32K	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__REF_CLK_32K	/;"	d
MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__SAI2_RX_DATA	/;"	d
MX6UL_PAD_JTAG_TCK__SIM2_POWER_FAIL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__SIM2_POWER_FAIL	/;"	d
MX6UL_PAD_JTAG_TCK__SJC_TCK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TCK__SJC_TCK	/;"	d
MX6UL_PAD_JTAG_TDI__GPIO1_IO13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__GPIO1_IO13	/;"	d
MX6UL_PAD_JTAG_TDI__GPT2_COMPARE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__GPT2_COMPARE1	/;"	d
MX6UL_PAD_JTAG_TDI__MQS_LEFT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__MQS_LEFT	/;"	d
MX6UL_PAD_JTAG_TDI__PWM6_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__PWM6_OUT	/;"	d
MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__SAI2_TX_BCLK	/;"	d
MX6UL_PAD_JTAG_TDI__SIM1_POWER_FAIL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__SIM1_POWER_FAIL	/;"	d
MX6UL_PAD_JTAG_TDI__SJC_TDI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDI__SJC_TDI	/;"	d
MX6UL_PAD_JTAG_TDO__CCM_CLKO2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__CCM_CLKO2	/;"	d
MX6UL_PAD_JTAG_TDO__CCM_STOP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__CCM_STOP	/;"	d
MX6UL_PAD_JTAG_TDO__EPIT2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__EPIT2_OUT	/;"	d
MX6UL_PAD_JTAG_TDO__GPIO1_IO12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__GPIO1_IO12	/;"	d
MX6UL_PAD_JTAG_TDO__GPT2_CAPTURE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__GPT2_CAPTURE2	/;"	d
MX6UL_PAD_JTAG_TDO__MQS_RIGHT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__MQS_RIGHT	/;"	d
MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__SAI2_TX_SYNC	/;"	d
MX6UL_PAD_JTAG_TDO__SJC_TDO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TDO__SJC_TDO	/;"	d
MX6UL_PAD_JTAG_TMS__CCM_CLKO1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__CCM_CLKO1	/;"	d
MX6UL_PAD_JTAG_TMS__CCM_WAIT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__CCM_WAIT	/;"	d
MX6UL_PAD_JTAG_TMS__EPIT1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__EPIT1_OUT	/;"	d
MX6UL_PAD_JTAG_TMS__GPIO1_IO11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__GPIO1_IO11	/;"	d
MX6UL_PAD_JTAG_TMS__GPT2_CAPTURE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__GPT2_CAPTURE1	/;"	d
MX6UL_PAD_JTAG_TMS__SAI2_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__SAI2_MCLK	/;"	d
MX6UL_PAD_JTAG_TMS__SDMA_EXT_EVENT01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__SDMA_EXT_EVENT01	/;"	d
MX6UL_PAD_JTAG_TMS__SJC_TMS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TMS__SJC_TMS	/;"	d
MX6UL_PAD_JTAG_TRST_B__CAAM_RNG_OSC_OBS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__CAAM_RNG_OSC_OBS	/;"	d
MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__GPIO1_IO15	/;"	d
MX6UL_PAD_JTAG_TRST_B__GPT2_COMPARE3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__GPT2_COMPARE3	/;"	d
MX6UL_PAD_JTAG_TRST_B__PWM8_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__PWM8_OUT	/;"	d
MX6UL_PAD_JTAG_TRST_B__REF_CLK_24M	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__REF_CLK_24M	/;"	d
MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__SAI2_TX_DATA	/;"	d
MX6UL_PAD_JTAG_TRST_B__SJC_TRSTB	imx6ul-pinfunc.h	/^#define MX6UL_PAD_JTAG_TRST_B__SJC_TRSTB	/;"	d
MX6UL_PAD_LCD_CLK__EIM_CS2_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__EIM_CS2_B	/;"	d
MX6UL_PAD_LCD_CLK__GPIO3_IO00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__GPIO3_IO00	/;"	d
MX6UL_PAD_LCD_CLK__LCDIF_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__LCDIF_CLK	/;"	d
MX6UL_PAD_LCD_CLK__LCDIF_WR_RWN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__LCDIF_WR_RWN	/;"	d
MX6UL_PAD_LCD_CLK__SAI3_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__SAI3_MCLK	/;"	d
MX6UL_PAD_LCD_CLK__UART4_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__UART4_DCE_TX	/;"	d
MX6UL_PAD_LCD_CLK__UART4_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__UART4_DTE_RX	/;"	d
MX6UL_PAD_LCD_CLK__WDOG1_WDOG_RST_B_DEB	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_CLK__WDOG1_WDOG_RST_B_DEB	/;"	d
MX6UL_PAD_LCD_DATA00__CA7_MX6UL_TRACE0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__CA7_MX6UL_TRACE0	/;"	d
MX6UL_PAD_LCD_DATA00__ENET1_1588_EVENT2_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__ENET1_1588_EVENT2_IN	/;"	d
MX6UL_PAD_LCD_DATA00__GPIO3_IO05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__GPIO3_IO05	/;"	d
MX6UL_PAD_LCD_DATA00__I2C3_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__I2C3_SDA	/;"	d
MX6UL_PAD_LCD_DATA00__LCDIF_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__LCDIF_DATA00	/;"	d
MX6UL_PAD_LCD_DATA00__PWM1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__PWM1_OUT	/;"	d
MX6UL_PAD_LCD_DATA00__SAI1_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__SAI1_MCLK	/;"	d
MX6UL_PAD_LCD_DATA00__SRC_BT_CFG00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA00__SRC_BT_CFG00	/;"	d
MX6UL_PAD_LCD_DATA01__CA7_MX6UL_TRACE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__CA7_MX6UL_TRACE1	/;"	d
MX6UL_PAD_LCD_DATA01__ENET1_1588_EVENT2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__ENET1_1588_EVENT2_OUT	/;"	d
MX6UL_PAD_LCD_DATA01__GPIO3_IO06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__GPIO3_IO06	/;"	d
MX6UL_PAD_LCD_DATA01__I2C3_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__I2C3_SCL	/;"	d
MX6UL_PAD_LCD_DATA01__LCDIF_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__LCDIF_DATA01	/;"	d
MX6UL_PAD_LCD_DATA01__PWM2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__PWM2_OUT	/;"	d
MX6UL_PAD_LCD_DATA01__SAI1_TX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__SAI1_TX_SYNC	/;"	d
MX6UL_PAD_LCD_DATA01__SRC_BT_CFG01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA01__SRC_BT_CFG01	/;"	d
MX6UL_PAD_LCD_DATA02__CA7_MX6UL_TRACE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__CA7_MX6UL_TRACE2	/;"	d
MX6UL_PAD_LCD_DATA02__ENET1_1588_EVENT3_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__ENET1_1588_EVENT3_IN	/;"	d
MX6UL_PAD_LCD_DATA02__GPIO3_IO07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__GPIO3_IO07	/;"	d
MX6UL_PAD_LCD_DATA02__I2C4_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__I2C4_SDA	/;"	d
MX6UL_PAD_LCD_DATA02__LCDIF_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__LCDIF_DATA02	/;"	d
MX6UL_PAD_LCD_DATA02__PWM3_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__PWM3_OUT	/;"	d
MX6UL_PAD_LCD_DATA02__SAI1_TX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__SAI1_TX_BCLK	/;"	d
MX6UL_PAD_LCD_DATA02__SRC_BT_CFG02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA02__SRC_BT_CFG02	/;"	d
MX6UL_PAD_LCD_DATA03__CA7_MX6UL_TRACE3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__CA7_MX6UL_TRACE3	/;"	d
MX6UL_PAD_LCD_DATA03__ENET1_1588_EVENT3_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__ENET1_1588_EVENT3_OUT	/;"	d
MX6UL_PAD_LCD_DATA03__GPIO3_IO08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__GPIO3_IO08	/;"	d
MX6UL_PAD_LCD_DATA03__I2C4_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__I2C4_SCL	/;"	d
MX6UL_PAD_LCD_DATA03__LCDIF_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__LCDIF_DATA03	/;"	d
MX6UL_PAD_LCD_DATA03__PWM4_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__PWM4_OUT	/;"	d
MX6UL_PAD_LCD_DATA03__SAI1_RX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__SAI1_RX_DATA	/;"	d
MX6UL_PAD_LCD_DATA03__SRC_BT_CFG03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA03__SRC_BT_CFG03	/;"	d
MX6UL_PAD_LCD_DATA04__CA7_MX6UL_TRACE4	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__CA7_MX6UL_TRACE4	/;"	d
MX6UL_PAD_LCD_DATA04__ENET2_1588_EVENT2_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__ENET2_1588_EVENT2_IN	/;"	d
MX6UL_PAD_LCD_DATA04__GPIO3_IO09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__GPIO3_IO09	/;"	d
MX6UL_PAD_LCD_DATA04__LCDIF_DATA04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__LCDIF_DATA04	/;"	d
MX6UL_PAD_LCD_DATA04__SAI1_TX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__SAI1_TX_DATA	/;"	d
MX6UL_PAD_LCD_DATA04__SPDIF_SR_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__SPDIF_SR_CLK	/;"	d
MX6UL_PAD_LCD_DATA04__SRC_BT_CFG04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__SRC_BT_CFG04	/;"	d
MX6UL_PAD_LCD_DATA04__UART8_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__UART8_DCE_CTS	/;"	d
MX6UL_PAD_LCD_DATA04__UART8_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA04__UART8_DTE_RTS	/;"	d
MX6UL_PAD_LCD_DATA05__CA7_MX6UL_TRACE5	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__CA7_MX6UL_TRACE5	/;"	d
MX6UL_PAD_LCD_DATA05__ECSPI1_SS1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__ECSPI1_SS1	/;"	d
MX6UL_PAD_LCD_DATA05__ENET2_1588_EVENT2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__ENET2_1588_EVENT2_OUT	/;"	d
MX6UL_PAD_LCD_DATA05__GPIO3_IO10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__GPIO3_IO10	/;"	d
MX6UL_PAD_LCD_DATA05__LCDIF_DATA05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__LCDIF_DATA05	/;"	d
MX6UL_PAD_LCD_DATA05__SPDIF_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__SPDIF_OUT	/;"	d
MX6UL_PAD_LCD_DATA05__SRC_BT_CFG05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__SRC_BT_CFG05	/;"	d
MX6UL_PAD_LCD_DATA05__UART8_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__UART8_DCE_RTS	/;"	d
MX6UL_PAD_LCD_DATA05__UART8_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA05__UART8_DTE_CTS	/;"	d
MX6UL_PAD_LCD_DATA06__CA7_MX6UL_TRACE6	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__CA7_MX6UL_TRACE6	/;"	d
MX6UL_PAD_LCD_DATA06__ECSPI1_SS2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__ECSPI1_SS2	/;"	d
MX6UL_PAD_LCD_DATA06__ENET2_1588_EVENT3_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__ENET2_1588_EVENT3_IN	/;"	d
MX6UL_PAD_LCD_DATA06__GPIO3_IO11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__GPIO3_IO11	/;"	d
MX6UL_PAD_LCD_DATA06__LCDIF_DATA06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__LCDIF_DATA06	/;"	d
MX6UL_PAD_LCD_DATA06__SPDIF_LOCK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__SPDIF_LOCK	/;"	d
MX6UL_PAD_LCD_DATA06__SRC_BT_CFG06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__SRC_BT_CFG06	/;"	d
MX6UL_PAD_LCD_DATA06__UART7_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__UART7_DCE_CTS	/;"	d
MX6UL_PAD_LCD_DATA06__UART7_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA06__UART7_DTE_RTS	/;"	d
MX6UL_PAD_LCD_DATA07__CA7_MX6UL_TRACE7	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__CA7_MX6UL_TRACE7	/;"	d
MX6UL_PAD_LCD_DATA07__ECSPI1_SS3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__ECSPI1_SS3	/;"	d
MX6UL_PAD_LCD_DATA07__ENET2_1588_EVENT3_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__ENET2_1588_EVENT3_OUT	/;"	d
MX6UL_PAD_LCD_DATA07__GPIO3_IO12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__GPIO3_IO12	/;"	d
MX6UL_PAD_LCD_DATA07__LCDIF_DATA07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__LCDIF_DATA07	/;"	d
MX6UL_PAD_LCD_DATA07__SPDIF_EXT_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__SPDIF_EXT_CLK	/;"	d
MX6UL_PAD_LCD_DATA07__SRC_BT_CFG07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__SRC_BT_CFG07	/;"	d
MX6UL_PAD_LCD_DATA07__UART7_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__UART7_DCE_RTS	/;"	d
MX6UL_PAD_LCD_DATA07__UART7_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA07__UART7_DTE_CTS	/;"	d
MX6UL_PAD_LCD_DATA08__CA7_MX6UL_TRACE8	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__CA7_MX6UL_TRACE8	/;"	d
MX6UL_PAD_LCD_DATA08__CSI_DATA16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__CSI_DATA16	/;"	d
MX6UL_PAD_LCD_DATA08__EIM_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__EIM_DATA00	/;"	d
MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__FLEXCAN1_TX	/;"	d
MX6UL_PAD_LCD_DATA08__GPIO3_IO13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__GPIO3_IO13	/;"	d
MX6UL_PAD_LCD_DATA08__LCDIF_DATA08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__LCDIF_DATA08	/;"	d
MX6UL_PAD_LCD_DATA08__SPDIF_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__SPDIF_IN	/;"	d
MX6UL_PAD_LCD_DATA08__SRC_BT_CFG08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA08__SRC_BT_CFG08	/;"	d
MX6UL_PAD_LCD_DATA09__CA7_MX6UL_TRACE9	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__CA7_MX6UL_TRACE9	/;"	d
MX6UL_PAD_LCD_DATA09__CSI_DATA17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__CSI_DATA17	/;"	d
MX6UL_PAD_LCD_DATA09__EIM_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__EIM_DATA01	/;"	d
MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__FLEXCAN1_RX	/;"	d
MX6UL_PAD_LCD_DATA09__GPIO3_IO14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__GPIO3_IO14	/;"	d
MX6UL_PAD_LCD_DATA09__LCDIF_DATA09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__LCDIF_DATA09	/;"	d
MX6UL_PAD_LCD_DATA09__SAI3_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__SAI3_MCLK	/;"	d
MX6UL_PAD_LCD_DATA09__SRC_BT_CFG09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA09__SRC_BT_CFG09	/;"	d
MX6UL_PAD_LCD_DATA10__CA7_MX6UL_TRACE10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__CA7_MX6UL_TRACE10	/;"	d
MX6UL_PAD_LCD_DATA10__CSI_DATA18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__CSI_DATA18	/;"	d
MX6UL_PAD_LCD_DATA10__EIM_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__EIM_DATA02	/;"	d
MX6UL_PAD_LCD_DATA10__FLEXCAN2_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__FLEXCAN2_TX	/;"	d
MX6UL_PAD_LCD_DATA10__GPIO3_IO15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__GPIO3_IO15	/;"	d
MX6UL_PAD_LCD_DATA10__LCDIF_DATA10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__LCDIF_DATA10	/;"	d
MX6UL_PAD_LCD_DATA10__SAI3_RX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__SAI3_RX_SYNC	/;"	d
MX6UL_PAD_LCD_DATA10__SRC_BT_CFG10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA10__SRC_BT_CFG10	/;"	d
MX6UL_PAD_LCD_DATA11__CA7_MX6UL_TRACE11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__CA7_MX6UL_TRACE11	/;"	d
MX6UL_PAD_LCD_DATA11__CSI_DATA19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__CSI_DATA19	/;"	d
MX6UL_PAD_LCD_DATA11__EIM_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__EIM_DATA03	/;"	d
MX6UL_PAD_LCD_DATA11__FLEXCAN2_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__FLEXCAN2_RX	/;"	d
MX6UL_PAD_LCD_DATA11__GPIO3_IO16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__GPIO3_IO16	/;"	d
MX6UL_PAD_LCD_DATA11__LCDIF_DATA11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__LCDIF_DATA11	/;"	d
MX6UL_PAD_LCD_DATA11__SAI3_RX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__SAI3_RX_BCLK	/;"	d
MX6UL_PAD_LCD_DATA11__SRC_BT_CFG11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA11__SRC_BT_CFG11	/;"	d
MX6UL_PAD_LCD_DATA12__CA7_MX6UL_TRACE12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__CA7_MX6UL_TRACE12	/;"	d
MX6UL_PAD_LCD_DATA12__CSI_DATA20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__CSI_DATA20	/;"	d
MX6UL_PAD_LCD_DATA12__ECSPI1_RDY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__ECSPI1_RDY	/;"	d
MX6UL_PAD_LCD_DATA12__EIM_DATA04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__EIM_DATA04	/;"	d
MX6UL_PAD_LCD_DATA12__GPIO3_IO17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__GPIO3_IO17	/;"	d
MX6UL_PAD_LCD_DATA12__LCDIF_DATA12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__LCDIF_DATA12	/;"	d
MX6UL_PAD_LCD_DATA12__SAI3_TX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__SAI3_TX_SYNC	/;"	d
MX6UL_PAD_LCD_DATA12__SRC_BT_CFG12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA12__SRC_BT_CFG12	/;"	d
MX6UL_PAD_LCD_DATA13__CA7_MX6UL_TRACE13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__CA7_MX6UL_TRACE13	/;"	d
MX6UL_PAD_LCD_DATA13__CSI_DATA21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__CSI_DATA21	/;"	d
MX6UL_PAD_LCD_DATA13__EIM_DATA05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__EIM_DATA05	/;"	d
MX6UL_PAD_LCD_DATA13__GPIO3_IO18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__GPIO3_IO18	/;"	d
MX6UL_PAD_LCD_DATA13__LCDIF_DATA13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__LCDIF_DATA13	/;"	d
MX6UL_PAD_LCD_DATA13__SAI3_TX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__SAI3_TX_BCLK	/;"	d
MX6UL_PAD_LCD_DATA13__SRC_BT_CFG13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__SRC_BT_CFG13	/;"	d
MX6UL_PAD_LCD_DATA13__USDHC2_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA13__USDHC2_RESET_B	/;"	d
MX6UL_PAD_LCD_DATA14__CA7_MX6UL_TRACE14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__CA7_MX6UL_TRACE14	/;"	d
MX6UL_PAD_LCD_DATA14__CSI_DATA22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__CSI_DATA22	/;"	d
MX6UL_PAD_LCD_DATA14__EIM_DATA06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__EIM_DATA06	/;"	d
MX6UL_PAD_LCD_DATA14__GPIO3_IO19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__GPIO3_IO19	/;"	d
MX6UL_PAD_LCD_DATA14__LCDIF_DATA14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__LCDIF_DATA14	/;"	d
MX6UL_PAD_LCD_DATA14__SAI3_RX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__SAI3_RX_DATA	/;"	d
MX6UL_PAD_LCD_DATA14__SRC_BT_CFG14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__SRC_BT_CFG14	/;"	d
MX6UL_PAD_LCD_DATA14__USDHC2_DATA4	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA14__USDHC2_DATA4	/;"	d
MX6UL_PAD_LCD_DATA15__CA7_MX6UL_TRACE15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__CA7_MX6UL_TRACE15	/;"	d
MX6UL_PAD_LCD_DATA15__CSI_DATA23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__CSI_DATA23	/;"	d
MX6UL_PAD_LCD_DATA15__EIM_DATA07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__EIM_DATA07	/;"	d
MX6UL_PAD_LCD_DATA15__GPIO3_IO20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__GPIO3_IO20	/;"	d
MX6UL_PAD_LCD_DATA15__LCDIF_DATA15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__LCDIF_DATA15	/;"	d
MX6UL_PAD_LCD_DATA15__SAI3_TX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__SAI3_TX_DATA	/;"	d
MX6UL_PAD_LCD_DATA15__SRC_BT_CFG15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__SRC_BT_CFG15	/;"	d
MX6UL_PAD_LCD_DATA15__USDHC2_DATA5	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA15__USDHC2_DATA5	/;"	d
MX6UL_PAD_LCD_DATA16__CA7_MX6UL_TRACE_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__CA7_MX6UL_TRACE_CLK	/;"	d
MX6UL_PAD_LCD_DATA16__CSI_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__CSI_DATA01	/;"	d
MX6UL_PAD_LCD_DATA16__EIM_DATA08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__EIM_DATA08	/;"	d
MX6UL_PAD_LCD_DATA16__GPIO3_IO21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__GPIO3_IO21	/;"	d
MX6UL_PAD_LCD_DATA16__LCDIF_DATA16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__LCDIF_DATA16	/;"	d
MX6UL_PAD_LCD_DATA16__SRC_BT_CFG24	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__SRC_BT_CFG24	/;"	d
MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__UART7_DCE_TX	/;"	d
MX6UL_PAD_LCD_DATA16__UART7_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__UART7_DTE_RX	/;"	d
MX6UL_PAD_LCD_DATA16__USDHC2_DATA6	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA16__USDHC2_DATA6	/;"	d
MX6UL_PAD_LCD_DATA17__CA7_MX6UL_TRACE_CTL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__CA7_MX6UL_TRACE_CTL	/;"	d
MX6UL_PAD_LCD_DATA17__CSI_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__CSI_DATA00	/;"	d
MX6UL_PAD_LCD_DATA17__EIM_DATA09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__EIM_DATA09	/;"	d
MX6UL_PAD_LCD_DATA17__GPIO3_IO22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__GPIO3_IO22	/;"	d
MX6UL_PAD_LCD_DATA17__LCDIF_DATA17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__LCDIF_DATA17	/;"	d
MX6UL_PAD_LCD_DATA17__SRC_BT_CFG25	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__SRC_BT_CFG25	/;"	d
MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__UART7_DCE_RX	/;"	d
MX6UL_PAD_LCD_DATA17__UART7_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__UART7_DTE_TX	/;"	d
MX6UL_PAD_LCD_DATA17__USDHC2_DATA7	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA17__USDHC2_DATA7	/;"	d
MX6UL_PAD_LCD_DATA18__CA7_MX6UL_EVENTO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__CA7_MX6UL_EVENTO	/;"	d
MX6UL_PAD_LCD_DATA18__CSI_DATA10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__CSI_DATA10	/;"	d
MX6UL_PAD_LCD_DATA18__EIM_DATA10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__EIM_DATA10	/;"	d
MX6UL_PAD_LCD_DATA18__GPIO3_IO23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__GPIO3_IO23	/;"	d
MX6UL_PAD_LCD_DATA18__LCDIF_DATA18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__LCDIF_DATA18	/;"	d
MX6UL_PAD_LCD_DATA18__PWM5_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__PWM5_OUT	/;"	d
MX6UL_PAD_LCD_DATA18__SRC_BT_CFG26	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__SRC_BT_CFG26	/;"	d
MX6UL_PAD_LCD_DATA18__USDHC2_CMD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA18__USDHC2_CMD	/;"	d
MX6UL_PAD_LCD_DATA19__CSI_DATA11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__CSI_DATA11	/;"	d
MX6UL_PAD_LCD_DATA19__EIM_DATA11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__EIM_DATA11	/;"	d
MX6UL_PAD_LCD_DATA19__GPIO3_IO24	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__GPIO3_IO24	/;"	d
MX6UL_PAD_LCD_DATA19__LCDIF_DATA19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__LCDIF_DATA19	/;"	d
MX6UL_PAD_LCD_DATA19__PWM6_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__PWM6_OUT	/;"	d
MX6UL_PAD_LCD_DATA19__SRC_BT_CFG27	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__SRC_BT_CFG27	/;"	d
MX6UL_PAD_LCD_DATA19__USDHC2_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__USDHC2_CLK	/;"	d
MX6UL_PAD_LCD_DATA19__WDOG1_WDOG_ANY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA19__WDOG1_WDOG_ANY	/;"	d
MX6UL_PAD_LCD_DATA20__CSI_DATA12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__CSI_DATA12	/;"	d
MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__ECSPI1_SCLK	/;"	d
MX6UL_PAD_LCD_DATA20__EIM_DATA12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__EIM_DATA12	/;"	d
MX6UL_PAD_LCD_DATA20__GPIO3_IO25	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__GPIO3_IO25	/;"	d
MX6UL_PAD_LCD_DATA20__LCDIF_DATA20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__LCDIF_DATA20	/;"	d
MX6UL_PAD_LCD_DATA20__SRC_BT_CFG28	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__SRC_BT_CFG28	/;"	d
MX6UL_PAD_LCD_DATA20__UART8_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__UART8_DCE_TX	/;"	d
MX6UL_PAD_LCD_DATA20__UART8_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__UART8_DTE_RX	/;"	d
MX6UL_PAD_LCD_DATA20__USDHC2_DATA0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA20__USDHC2_DATA0	/;"	d
MX6UL_PAD_LCD_DATA21__CSI_DATA13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__CSI_DATA13	/;"	d
MX6UL_PAD_LCD_DATA21__ECSPI1_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__ECSPI1_SS0	/;"	d
MX6UL_PAD_LCD_DATA21__EIM_DATA13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__EIM_DATA13	/;"	d
MX6UL_PAD_LCD_DATA21__GPIO3_IO26	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__GPIO3_IO26	/;"	d
MX6UL_PAD_LCD_DATA21__LCDIF_DATA21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__LCDIF_DATA21	/;"	d
MX6UL_PAD_LCD_DATA21__SRC_BT_CFG29	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__SRC_BT_CFG29	/;"	d
MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__UART8_DCE_RX	/;"	d
MX6UL_PAD_LCD_DATA21__UART8_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__UART8_DTE_TX	/;"	d
MX6UL_PAD_LCD_DATA21__USDHC2_DATA1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA21__USDHC2_DATA1	/;"	d
MX6UL_PAD_LCD_DATA22__CSI_DATA14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__CSI_DATA14	/;"	d
MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__ECSPI1_MOSI	/;"	d
MX6UL_PAD_LCD_DATA22__EIM_DATA14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__EIM_DATA14	/;"	d
MX6UL_PAD_LCD_DATA22__GPIO3_IO27	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__GPIO3_IO27	/;"	d
MX6UL_PAD_LCD_DATA22__LCDIF_DATA22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__LCDIF_DATA22	/;"	d
MX6UL_PAD_LCD_DATA22__MQS_RIGHT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__MQS_RIGHT	/;"	d
MX6UL_PAD_LCD_DATA22__SRC_BT_CFG30	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__SRC_BT_CFG30	/;"	d
MX6UL_PAD_LCD_DATA22__USDHC2_DATA2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA22__USDHC2_DATA2	/;"	d
MX6UL_PAD_LCD_DATA23__CSI_DATA15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__CSI_DATA15	/;"	d
MX6UL_PAD_LCD_DATA23__ECSPI1_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__ECSPI1_MISO	/;"	d
MX6UL_PAD_LCD_DATA23__EIM_DATA15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__EIM_DATA15	/;"	d
MX6UL_PAD_LCD_DATA23__GPIO3_IO28	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__GPIO3_IO28	/;"	d
MX6UL_PAD_LCD_DATA23__LCDIF_DATA23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__LCDIF_DATA23	/;"	d
MX6UL_PAD_LCD_DATA23__MQS_LEFT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__MQS_LEFT	/;"	d
MX6UL_PAD_LCD_DATA23__SRC_BT_CFG31	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__SRC_BT_CFG31	/;"	d
MX6UL_PAD_LCD_DATA23__USDHC2_DATA3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_DATA23__USDHC2_DATA3	/;"	d
MX6UL_PAD_LCD_ENABLE__ECSPI2_RDY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__ECSPI2_RDY	/;"	d
MX6UL_PAD_LCD_ENABLE__EIM_CS3_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__EIM_CS3_B	/;"	d
MX6UL_PAD_LCD_ENABLE__GPIO3_IO01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__GPIO3_IO01	/;"	d
MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__LCDIF_ENABLE	/;"	d
MX6UL_PAD_LCD_ENABLE__LCDIF_RD_E	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__LCDIF_RD_E	/;"	d
MX6UL_PAD_LCD_ENABLE__SAI3_TX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__SAI3_TX_SYNC	/;"	d
MX6UL_PAD_LCD_ENABLE__UART4_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__UART4_DCE_RX	/;"	d
MX6UL_PAD_LCD_ENABLE__UART4_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_ENABLE__UART4_DTE_TX	/;"	d
MX6UL_PAD_LCD_HSYNC__ECSPI2_SS1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__ECSPI2_SS1	/;"	d
MX6UL_PAD_LCD_HSYNC__GPIO3_IO02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__GPIO3_IO02	/;"	d
MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__LCDIF_HSYNC	/;"	d
MX6UL_PAD_LCD_HSYNC__LCDIF_RS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__LCDIF_RS	/;"	d
MX6UL_PAD_LCD_HSYNC__SAI3_TX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__SAI3_TX_BCLK	/;"	d
MX6UL_PAD_LCD_HSYNC__UART4_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__UART4_DCE_CTS	/;"	d
MX6UL_PAD_LCD_HSYNC__UART4_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__UART4_DTE_RTS	/;"	d
MX6UL_PAD_LCD_HSYNC__WDOG3_WDOG_RST_B_DEB	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_HSYNC__WDOG3_WDOG_RST_B_DEB	/;"	d
MX6UL_PAD_LCD_RESET__CA7_MX6UL_EVENTI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__CA7_MX6UL_EVENTI	/;"	d
MX6UL_PAD_LCD_RESET__ECSPI2_SS3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__ECSPI2_SS3	/;"	d
MX6UL_PAD_LCD_RESET__GPIO3_IO04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__GPIO3_IO04	/;"	d
MX6UL_PAD_LCD_RESET__LCDIF_CS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__LCDIF_CS	/;"	d
MX6UL_PAD_LCD_RESET__LCDIF_RESET	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__LCDIF_RESET	/;"	d
MX6UL_PAD_LCD_RESET__SAI3_TX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__SAI3_TX_DATA	/;"	d
MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_RESET__WDOG1_WDOG_ANY	/;"	d
MX6UL_PAD_LCD_VSYNC__ECSPI2_SS2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__ECSPI2_SS2	/;"	d
MX6UL_PAD_LCD_VSYNC__GPIO3_IO03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__GPIO3_IO03	/;"	d
MX6UL_PAD_LCD_VSYNC__LCDIF_BUSY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__LCDIF_BUSY	/;"	d
MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__LCDIF_VSYNC	/;"	d
MX6UL_PAD_LCD_VSYNC__SAI3_RX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__SAI3_RX_DATA	/;"	d
MX6UL_PAD_LCD_VSYNC__UART4_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__UART4_DCE_RTS	/;"	d
MX6UL_PAD_LCD_VSYNC__UART4_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__UART4_DTE_CTS	/;"	d
MX6UL_PAD_LCD_VSYNC__WDOG2_WDOG_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_LCD_VSYNC__WDOG2_WDOG_B	/;"	d
MX6UL_PAD_NAND_ALE__ECSPI3_SS1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__ECSPI3_SS1	/;"	d
MX6UL_PAD_NAND_ALE__EIM_ADDR17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__EIM_ADDR17	/;"	d
MX6UL_PAD_NAND_ALE__GPIO4_IO10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__GPIO4_IO10	/;"	d
MX6UL_PAD_NAND_ALE__PWM3_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__PWM3_OUT	/;"	d
MX6UL_PAD_NAND_ALE__QSPI_A_DQS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__QSPI_A_DQS	/;"	d
MX6UL_PAD_NAND_ALE__RAWNAND_ALE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__RAWNAND_ALE	/;"	d
MX6UL_PAD_NAND_ALE__USDHC2_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_ALE__USDHC2_RESET_B	/;"	d
MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__ECSPI3_SCLK	/;"	d
MX6UL_PAD_NAND_CE0_B__EIM_DTACK_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__EIM_DTACK_B	/;"	d
MX6UL_PAD_NAND_CE0_B__GPIO4_IO13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__GPIO4_IO13	/;"	d
MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__QSPI_A_DATA01	/;"	d
MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__RAWNAND_CE0_B	/;"	d
MX6UL_PAD_NAND_CE0_B__UART3_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__UART3_DCE_RX	/;"	d
MX6UL_PAD_NAND_CE0_B__UART3_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__UART3_DTE_TX	/;"	d
MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE0_B__USDHC1_DATA5	/;"	d
MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__ECSPI3_MOSI	/;"	d
MX6UL_PAD_NAND_CE1_B__EIM_ADDR18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__EIM_ADDR18	/;"	d
MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__GPIO4_IO14	/;"	d
MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__QSPI_A_DATA02	/;"	d
MX6UL_PAD_NAND_CE1_B__RAWNAND_CE1_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__RAWNAND_CE1_B	/;"	d
MX6UL_PAD_NAND_CE1_B__UART3_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__UART3_DCE_CTS	/;"	d
MX6UL_PAD_NAND_CE1_B__UART3_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__UART3_DTE_RTS	/;"	d
MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CE1_B__USDHC1_DATA6	/;"	d
MX6UL_PAD_NAND_CLE__ECSPI3_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__ECSPI3_MISO	/;"	d
MX6UL_PAD_NAND_CLE__EIM_ADDR16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__EIM_ADDR16	/;"	d
MX6UL_PAD_NAND_CLE__GPIO4_IO15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__GPIO4_IO15	/;"	d
MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__QSPI_A_DATA03	/;"	d
MX6UL_PAD_NAND_CLE__RAWNAND_CLE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__RAWNAND_CLE	/;"	d
MX6UL_PAD_NAND_CLE__UART3_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__UART3_DCE_RTS	/;"	d
MX6UL_PAD_NAND_CLE__UART3_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__UART3_DTE_CTS	/;"	d
MX6UL_PAD_NAND_CLE__USDHC1_DATA7	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_CLE__USDHC1_DATA7	/;"	d
MX6UL_PAD_NAND_DATA00__ECSPI4_RDY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__ECSPI4_RDY	/;"	d
MX6UL_PAD_NAND_DATA00__EIM_AD08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__EIM_AD08	/;"	d
MX6UL_PAD_NAND_DATA00__GPIO4_IO02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__GPIO4_IO02	/;"	d
MX6UL_PAD_NAND_DATA00__KPP_ROW01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__KPP_ROW01	/;"	d
MX6UL_PAD_NAND_DATA00__QSPI_B_SS1_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__QSPI_B_SS1_B	/;"	d
MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__RAWNAND_DATA00	/;"	d
MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA00__USDHC2_DATA0	/;"	d
MX6UL_PAD_NAND_DATA01__ECSPI4_SS1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__ECSPI4_SS1	/;"	d
MX6UL_PAD_NAND_DATA01__EIM_AD09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__EIM_AD09	/;"	d
MX6UL_PAD_NAND_DATA01__GPIO4_IO03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__GPIO4_IO03	/;"	d
MX6UL_PAD_NAND_DATA01__KPP_COL01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__KPP_COL01	/;"	d
MX6UL_PAD_NAND_DATA01__QSPI_B_DQS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__QSPI_B_DQS	/;"	d
MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__RAWNAND_DATA01	/;"	d
MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA01__USDHC2_DATA1	/;"	d
MX6UL_PAD_NAND_DATA02__ECSPI4_SS2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__ECSPI4_SS2	/;"	d
MX6UL_PAD_NAND_DATA02__EIM_AD10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__EIM_AD10	/;"	d
MX6UL_PAD_NAND_DATA02__GPIO4_IO04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__GPIO4_IO04	/;"	d
MX6UL_PAD_NAND_DATA02__KPP_ROW02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__KPP_ROW02	/;"	d
MX6UL_PAD_NAND_DATA02__QSPI_B_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__QSPI_B_DATA00	/;"	d
MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__RAWNAND_DATA02	/;"	d
MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA02__USDHC2_DATA2	/;"	d
MX6UL_PAD_NAND_DATA03__ECSPI4_SS3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__ECSPI4_SS3	/;"	d
MX6UL_PAD_NAND_DATA03__EIM_AD11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__EIM_AD11	/;"	d
MX6UL_PAD_NAND_DATA03__GPIO4_IO05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__GPIO4_IO05	/;"	d
MX6UL_PAD_NAND_DATA03__KPP_COL02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__KPP_COL02	/;"	d
MX6UL_PAD_NAND_DATA03__QSPI_B_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__QSPI_B_DATA01	/;"	d
MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__RAWNAND_DATA03	/;"	d
MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA03__USDHC2_DATA3	/;"	d
MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__ECSPI4_SCLK	/;"	d
MX6UL_PAD_NAND_DATA04__EIM_AD12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__EIM_AD12	/;"	d
MX6UL_PAD_NAND_DATA04__GPIO4_IO06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__GPIO4_IO06	/;"	d
MX6UL_PAD_NAND_DATA04__QSPI_B_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__QSPI_B_DATA02	/;"	d
MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__RAWNAND_DATA04	/;"	d
MX6UL_PAD_NAND_DATA04__UART2_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__UART2_DCE_TX	/;"	d
MX6UL_PAD_NAND_DATA04__UART2_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__UART2_DTE_RX	/;"	d
MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA04__USDHC2_DATA4	/;"	d
MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__ECSPI4_MOSI	/;"	d
MX6UL_PAD_NAND_DATA05__EIM_AD13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__EIM_AD13	/;"	d
MX6UL_PAD_NAND_DATA05__GPIO4_IO07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__GPIO4_IO07	/;"	d
MX6UL_PAD_NAND_DATA05__QSPI_B_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__QSPI_B_DATA03	/;"	d
MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__RAWNAND_DATA05	/;"	d
MX6UL_PAD_NAND_DATA05__UART2_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__UART2_DCE_RX	/;"	d
MX6UL_PAD_NAND_DATA05__UART2_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__UART2_DTE_TX	/;"	d
MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA05__USDHC2_DATA5	/;"	d
MX6UL_PAD_NAND_DATA06__ECSPI4_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__ECSPI4_MISO	/;"	d
MX6UL_PAD_NAND_DATA06__EIM_AD14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__EIM_AD14	/;"	d
MX6UL_PAD_NAND_DATA06__GPIO4_IO08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__GPIO4_IO08	/;"	d
MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__RAWNAND_DATA06	/;"	d
MX6UL_PAD_NAND_DATA06__SAI2_RX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__SAI2_RX_BCLK	/;"	d
MX6UL_PAD_NAND_DATA06__UART2_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__UART2_DCE_CTS	/;"	d
MX6UL_PAD_NAND_DATA06__UART2_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__UART2_DTE_RTS	/;"	d
MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA06__USDHC2_DATA6	/;"	d
MX6UL_PAD_NAND_DATA07__ECSPI4_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__ECSPI4_SS0	/;"	d
MX6UL_PAD_NAND_DATA07__EIM_AD15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__EIM_AD15	/;"	d
MX6UL_PAD_NAND_DATA07__GPIO4_IO09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__GPIO4_IO09	/;"	d
MX6UL_PAD_NAND_DATA07__QSPI_A_SS1_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__QSPI_A_SS1_B	/;"	d
MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__RAWNAND_DATA07	/;"	d
MX6UL_PAD_NAND_DATA07__UART2_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__UART2_DCE_RTS	/;"	d
MX6UL_PAD_NAND_DATA07__UART2_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__UART2_DTE_CTS	/;"	d
MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DATA07__USDHC2_DATA7	/;"	d
MX6UL_PAD_NAND_DQS__CSI_FIELD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__CSI_FIELD	/;"	d
MX6UL_PAD_NAND_DQS__EIM_WAIT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__EIM_WAIT	/;"	d
MX6UL_PAD_NAND_DQS__GPIO4_IO16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__GPIO4_IO16	/;"	d
MX6UL_PAD_NAND_DQS__PWM5_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__PWM5_OUT	/;"	d
MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__QSPI_A_SS0_B	/;"	d
MX6UL_PAD_NAND_DQS__RAWNAND_DQS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__RAWNAND_DQS	/;"	d
MX6UL_PAD_NAND_DQS__SDMA_EXT_EVENT01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__SDMA_EXT_EVENT01	/;"	d
MX6UL_PAD_NAND_DQS__SPDIF_EXT_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_DQS__SPDIF_EXT_CLK	/;"	d
MX6UL_PAD_NAND_READY_B__ECSPI3_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__ECSPI3_SS0	/;"	d
MX6UL_PAD_NAND_READY_B__EIM_CS1_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__EIM_CS1_B	/;"	d
MX6UL_PAD_NAND_READY_B__GPIO4_IO12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__GPIO4_IO12	/;"	d
MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__QSPI_A_DATA00	/;"	d
MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__RAWNAND_READY_B	/;"	d
MX6UL_PAD_NAND_READY_B__UART3_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__UART3_DCE_TX	/;"	d
MX6UL_PAD_NAND_READY_B__UART3_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__UART3_DTE_RX	/;"	d
MX6UL_PAD_NAND_READY_B__USDHC1_DATA4	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_READY_B__USDHC1_DATA4	/;"	d
MX6UL_PAD_NAND_RE_B__ECSPI3_SS2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__ECSPI3_SS2	/;"	d
MX6UL_PAD_NAND_RE_B__EIM_EB_B00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__EIM_EB_B00	/;"	d
MX6UL_PAD_NAND_RE_B__GPIO4_IO00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__GPIO4_IO00	/;"	d
MX6UL_PAD_NAND_RE_B__KPP_ROW00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__KPP_ROW00	/;"	d
MX6UL_PAD_NAND_RE_B__QSPI_B_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__QSPI_B_SCLK	/;"	d
MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__RAWNAND_RE_B	/;"	d
MX6UL_PAD_NAND_RE_B__USDHC2_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_RE_B__USDHC2_CLK	/;"	d
MX6UL_PAD_NAND_WE_B__ECSPI3_SS3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__ECSPI3_SS3	/;"	d
MX6UL_PAD_NAND_WE_B__EIM_EB_B01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__EIM_EB_B01	/;"	d
MX6UL_PAD_NAND_WE_B__GPIO4_IO01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__GPIO4_IO01	/;"	d
MX6UL_PAD_NAND_WE_B__KPP_COL00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__KPP_COL00	/;"	d
MX6UL_PAD_NAND_WE_B__QSPI_B_SS0_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__QSPI_B_SS0_B	/;"	d
MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__RAWNAND_WE_B	/;"	d
MX6UL_PAD_NAND_WE_B__USDHC2_CMD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WE_B__USDHC2_CMD	/;"	d
MX6UL_PAD_NAND_WP_B__ECSPI3_RDY	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__ECSPI3_RDY	/;"	d
MX6UL_PAD_NAND_WP_B__EIM_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__EIM_BCLK	/;"	d
MX6UL_PAD_NAND_WP_B__GPIO4_IO11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__GPIO4_IO11	/;"	d
MX6UL_PAD_NAND_WP_B__PWM4_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__PWM4_OUT	/;"	d
MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__QSPI_A_SCLK	/;"	d
MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__RAWNAND_WP_B	/;"	d
MX6UL_PAD_NAND_WP_B__USDHC1_RESET_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_NAND_WP_B__USDHC1_RESET_B	/;"	d
MX6UL_PAD_SD1_CLK__EIM_ADDR20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__EIM_ADDR20	/;"	d
MX6UL_PAD_SD1_CLK__GPIO2_IO17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__GPIO2_IO17	/;"	d
MX6UL_PAD_SD1_CLK__GPT2_COMPARE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__GPT2_COMPARE2	/;"	d
MX6UL_PAD_SD1_CLK__SAI2_MCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__SAI2_MCLK	/;"	d
MX6UL_PAD_SD1_CLK__SPDIF_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__SPDIF_IN	/;"	d
MX6UL_PAD_SD1_CLK__USB_OTG1_OC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__USB_OTG1_OC	/;"	d
MX6UL_PAD_SD1_CLK__USDHC1_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CLK__USDHC1_CLK	/;"	d
MX6UL_PAD_SD1_CMD__EIM_ADDR19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__EIM_ADDR19	/;"	d
MX6UL_PAD_SD1_CMD__GPIO2_IO16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__GPIO2_IO16	/;"	d
MX6UL_PAD_SD1_CMD__GPT2_COMPARE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__GPT2_COMPARE1	/;"	d
MX6UL_PAD_SD1_CMD__SAI2_RX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__SAI2_RX_SYNC	/;"	d
MX6UL_PAD_SD1_CMD__SDMA_EXT_EVENT00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__SDMA_EXT_EVENT00	/;"	d
MX6UL_PAD_SD1_CMD__SPDIF_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__SPDIF_OUT	/;"	d
MX6UL_PAD_SD1_CMD__USB_OTG1_PWR	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__USB_OTG1_PWR	/;"	d
MX6UL_PAD_SD1_CMD__USDHC1_CMD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_CMD__USDHC1_CMD	/;"	d
MX6UL_PAD_SD1_DATA0__ANATOP_OTG1_ID	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__ANATOP_OTG1_ID	/;"	d
MX6UL_PAD_SD1_DATA0__EIM_ADDR21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__EIM_ADDR21	/;"	d
MX6UL_PAD_SD1_DATA0__FLEXCAN1_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__FLEXCAN1_TX	/;"	d
MX6UL_PAD_SD1_DATA0__GPIO2_IO18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__GPIO2_IO18	/;"	d
MX6UL_PAD_SD1_DATA0__GPT2_COMPARE3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__GPT2_COMPARE3	/;"	d
MX6UL_PAD_SD1_DATA0__SAI2_TX_SYNC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__SAI2_TX_SYNC	/;"	d
MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA0__USDHC1_DATA0	/;"	d
MX6UL_PAD_SD1_DATA1__EIM_ADDR22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__EIM_ADDR22	/;"	d
MX6UL_PAD_SD1_DATA1__FLEXCAN1_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__FLEXCAN1_RX	/;"	d
MX6UL_PAD_SD1_DATA1__GPIO2_IO19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__GPIO2_IO19	/;"	d
MX6UL_PAD_SD1_DATA1__GPT2_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__GPT2_CLK	/;"	d
MX6UL_PAD_SD1_DATA1__SAI2_TX_BCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__SAI2_TX_BCLK	/;"	d
MX6UL_PAD_SD1_DATA1__USB_OTG2_PWR	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__USB_OTG2_PWR	/;"	d
MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA1__USDHC1_DATA1	/;"	d
MX6UL_PAD_SD1_DATA2__CCM_CLKO1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__CCM_CLKO1	/;"	d
MX6UL_PAD_SD1_DATA2__EIM_ADDR23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__EIM_ADDR23	/;"	d
MX6UL_PAD_SD1_DATA2__FLEXCAN2_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__FLEXCAN2_TX	/;"	d
MX6UL_PAD_SD1_DATA2__GPIO2_IO20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__GPIO2_IO20	/;"	d
MX6UL_PAD_SD1_DATA2__GPT2_CAPTURE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__GPT2_CAPTURE1	/;"	d
MX6UL_PAD_SD1_DATA2__SAI2_RX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__SAI2_RX_DATA	/;"	d
MX6UL_PAD_SD1_DATA2__USB_OTG2_OC	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__USB_OTG2_OC	/;"	d
MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA2__USDHC1_DATA2	/;"	d
MX6UL_PAD_SD1_DATA3__ANATOP_OTG2_ID	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__ANATOP_OTG2_ID	/;"	d
MX6UL_PAD_SD1_DATA3__CCM_CLKO2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__CCM_CLKO2	/;"	d
MX6UL_PAD_SD1_DATA3__EIM_ADDR24	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__EIM_ADDR24	/;"	d
MX6UL_PAD_SD1_DATA3__FLEXCAN2_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__FLEXCAN2_RX	/;"	d
MX6UL_PAD_SD1_DATA3__GPIO2_IO21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__GPIO2_IO21	/;"	d
MX6UL_PAD_SD1_DATA3__GPT2_CAPTURE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__GPT2_CAPTURE2	/;"	d
MX6UL_PAD_SD1_DATA3__SAI2_TX_DATA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__SAI2_TX_DATA	/;"	d
MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SD1_DATA3__USDHC1_DATA3	/;"	d
MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00	/;"	d
MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01	/;"	d
MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02	/;"	d
MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03	/;"	d
MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04	/;"	d
MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05	/;"	d
MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06	/;"	d
MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07	/;"	d
MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08	/;"	d
MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09	/;"	d
MX6UL_PAD_UART1_CTS_B__CSI_DATA04	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__CSI_DATA04	/;"	d
MX6UL_PAD_UART1_CTS_B__ENET1_RX_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__ENET1_RX_CLK	/;"	d
MX6UL_PAD_UART1_CTS_B__ENET2_1588_EVENT1_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__ENET2_1588_EVENT1_IN	/;"	d
MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__GPIO1_IO18	/;"	d
MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__UART1_DCE_CTS	/;"	d
MX6UL_PAD_UART1_CTS_B__UART1_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__UART1_DTE_RTS	/;"	d
MX6UL_PAD_UART1_CTS_B__UART5_DCE_CTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__UART5_DCE_CTS /;"	d
MX6UL_PAD_UART1_CTS_B__UART5_DTE_RTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__UART5_DTE_RTS /;"	d
MX6UL_PAD_UART1_CTS_B__USDHC1_WP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__USDHC1_WP	/;"	d
MX6UL_PAD_UART1_CTS_B__USDHC2_WP	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_CTS_B__USDHC2_WP	/;"	d
MX6UL_PAD_UART1_RTS_B__CSI_DATA05	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__CSI_DATA05	/;"	d
MX6UL_PAD_UART1_RTS_B__ENET1_TX_ER	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__ENET1_TX_ER	/;"	d
MX6UL_PAD_UART1_RTS_B__ENET2_1588_EVENT1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__ENET2_1588_EVENT1_OUT	/;"	d
MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__GPIO1_IO19	/;"	d
MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__UART1_DCE_RTS	/;"	d
MX6UL_PAD_UART1_RTS_B__UART1_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__UART1_DTE_CTS	/;"	d
MX6UL_PAD_UART1_RTS_B__UART5_DCE_RTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__UART5_DCE_RTS /;"	d
MX6UL_PAD_UART1_RTS_B__UART5_DTE_CTS	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__UART5_DTE_CTS /;"	d
MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__USDHC1_CD_B	/;"	d
MX6UL_PAD_UART1_RTS_B__USDHC2_CD_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RTS_B__USDHC2_CD_B	/;"	d
MX6UL_PAD_UART1_RX_DATA__CSI_DATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__CSI_DATA03	/;"	d
MX6UL_PAD_UART1_RX_DATA__ENET1_RDATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__ENET1_RDATA03	/;"	d
MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__GPIO1_IO17	/;"	d
MX6UL_PAD_UART1_RX_DATA__GPT1_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__GPT1_CLK	/;"	d
MX6UL_PAD_UART1_RX_DATA__I2C3_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__I2C3_SDA	/;"	d
MX6UL_PAD_UART1_RX_DATA__SPDIF_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__SPDIF_IN	/;"	d
MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__UART1_DCE_RX	/;"	d
MX6UL_PAD_UART1_RX_DATA__UART1_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__UART1_DTE_TX	/;"	d
MX6UL_PAD_UART1_RX_DATA__UART5_DCE_RX	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__UART5_DCE_RX /;"	d
MX6UL_PAD_UART1_RX_DATA__UART5_DTE_TX	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_RX_DATA__UART5_DTE_TX /;"	d
MX6UL_PAD_UART1_TX_DATA__CSI_DATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__CSI_DATA02	/;"	d
MX6UL_PAD_UART1_TX_DATA__ENET1_RDATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__ENET1_RDATA02	/;"	d
MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__GPIO1_IO16	/;"	d
MX6UL_PAD_UART1_TX_DATA__GPT1_COMPARE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__GPT1_COMPARE1	/;"	d
MX6UL_PAD_UART1_TX_DATA__I2C3_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__I2C3_SCL	/;"	d
MX6UL_PAD_UART1_TX_DATA__SPDIF_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__SPDIF_OUT	/;"	d
MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__UART1_DCE_TX	/;"	d
MX6UL_PAD_UART1_TX_DATA__UART1_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__UART1_DTE_RX	/;"	d
MX6UL_PAD_UART1_TX_DATA__UART5_DCE_TX	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__UART5_DCE_TX /;"	d
MX6UL_PAD_UART1_TX_DATA__UART5_DTE_RX	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART1_TX_DATA__UART5_DTE_RX /;"	d
MX6UL_PAD_UART2_CTS_B__CSI_DATA08	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__CSI_DATA08	/;"	d
MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__ECSPI3_MOSI	/;"	d
MX6UL_PAD_UART2_CTS_B__ENET1_CRS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__ENET1_CRS	/;"	d
MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__FLEXCAN2_TX	/;"	d
MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__GPIO1_IO22	/;"	d
MX6UL_PAD_UART2_CTS_B__GPT1_COMPARE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__GPT1_COMPARE2	/;"	d
MX6UL_PAD_UART2_CTS_B__SJC_DE_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__SJC_DE_B	/;"	d
MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__UART2_DCE_CTS	/;"	d
MX6UL_PAD_UART2_CTS_B__UART2_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_CTS_B__UART2_DTE_RTS	/;"	d
MX6UL_PAD_UART2_RTS_B__CSI_DATA09	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__CSI_DATA09	/;"	d
MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__ECSPI3_MISO	/;"	d
MX6UL_PAD_UART2_RTS_B__ENET1_COL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__ENET1_COL	/;"	d
MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__FLEXCAN2_RX	/;"	d
MX6UL_PAD_UART2_RTS_B__GPIO1_IO23	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__GPIO1_IO23	/;"	d
MX6UL_PAD_UART2_RTS_B__GPT1_COMPARE3	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__GPT1_COMPARE3	/;"	d
MX6UL_PAD_UART2_RTS_B__SJC_FAIL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__SJC_FAIL	/;"	d
MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__UART2_DCE_RTS	/;"	d
MX6UL_PAD_UART2_RTS_B__UART2_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RTS_B__UART2_DTE_CTS	/;"	d
MX6UL_PAD_UART2_RX_DATA__CSI_DATA07	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__CSI_DATA07	/;"	d
MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__ECSPI3_SCLK	/;"	d
MX6UL_PAD_UART2_RX_DATA__ENET1_TDATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__ENET1_TDATA03	/;"	d
MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__GPIO1_IO21	/;"	d
MX6UL_PAD_UART2_RX_DATA__GPT1_CAPTURE2	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__GPT1_CAPTURE2	/;"	d
MX6UL_PAD_UART2_RX_DATA__I2C4_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__I2C4_SDA	/;"	d
MX6UL_PAD_UART2_RX_DATA__SJC_DONE	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__SJC_DONE	/;"	d
MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__UART2_DCE_RX	/;"	d
MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_RX_DATA__UART2_DTE_TX	/;"	d
MX6UL_PAD_UART2_TX_DATA__CSI_DATA06	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__CSI_DATA06	/;"	d
MX6UL_PAD_UART2_TX_DATA__ECSPI3_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__ECSPI3_SS0	/;"	d
MX6UL_PAD_UART2_TX_DATA__ENET1_TDATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__ENET1_TDATA02	/;"	d
MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__GPIO1_IO20	/;"	d
MX6UL_PAD_UART2_TX_DATA__GPT1_CAPTURE1	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__GPT1_CAPTURE1	/;"	d
MX6UL_PAD_UART2_TX_DATA__I2C4_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__I2C4_SCL	/;"	d
MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__UART2_DCE_TX	/;"	d
MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART2_TX_DATA__UART2_DTE_RX	/;"	d
MX6UL_PAD_UART3_CTS_B__CSI_DATA10	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__CSI_DATA10	/;"	d
MX6UL_PAD_UART3_CTS_B__ENET1_1588_EVENT1_IN	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__ENET1_1588_EVENT1_IN	/;"	d
MX6UL_PAD_UART3_CTS_B__ENET2_RX_CLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__ENET2_RX_CLK	/;"	d
MX6UL_PAD_UART3_CTS_B__EPIT2_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__EPIT2_OUT	/;"	d
MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__FLEXCAN1_TX	/;"	d
MX6UL_PAD_UART3_CTS_B__GPIO1_IO26	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__GPIO1_IO26	/;"	d
MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__UART3_DCE_CTS	/;"	d
MX6UL_PAD_UART3_CTS_B__UART3_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_CTS_B__UART3_DTE_RTS	/;"	d
MX6UL_PAD_UART3_RTS_B__CSI_DATA11	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__CSI_DATA11	/;"	d
MX6UL_PAD_UART3_RTS_B__ENET1_1588_EVENT1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__ENET1_1588_EVENT1_OUT	/;"	d
MX6UL_PAD_UART3_RTS_B__ENET2_TX_ER	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__ENET2_TX_ER	/;"	d
MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__FLEXCAN1_RX	/;"	d
MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__GPIO1_IO27	/;"	d
MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__UART3_DCE_RTS	/;"	d
MX6UL_PAD_UART3_RTS_B__UART3_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__UART3_DTE_CTS	/;"	d
MX6UL_PAD_UART3_RTS_B__WDOG1_WDOG_B	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RTS_B__WDOG1_WDOG_B	/;"	d
MX6UL_PAD_UART3_RX_DATA__CSI_DATA00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__CSI_DATA00	/;"	d
MX6UL_PAD_UART3_RX_DATA__ENET2_RDATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__ENET2_RDATA03	/;"	d
MX6UL_PAD_UART3_RX_DATA__EPIT1_OUT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__EPIT1_OUT	/;"	d
MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__GPIO1_IO25	/;"	d
MX6UL_PAD_UART3_RX_DATA__SIM2_PORT0_PD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__SIM2_PORT0_PD	/;"	d
MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__UART2_DCE_RTS	/;"	d
MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__UART2_DTE_CTS	/;"	d
MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__UART3_DCE_RX	/;"	d
MX6UL_PAD_UART3_RX_DATA__UART3_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_RX_DATA__UART3_DTE_TX	/;"	d
MX6UL_PAD_UART3_TX_DATA__ANATOP_OTG1_ID	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__ANATOP_OTG1_ID	/;"	d
MX6UL_PAD_UART3_TX_DATA__CSI_DATA01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__CSI_DATA01	/;"	d
MX6UL_PAD_UART3_TX_DATA__ENET2_RDATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__ENET2_RDATA02	/;"	d
MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__GPIO1_IO24	/;"	d
MX6UL_PAD_UART3_TX_DATA__SIM1_PORT0_PD	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__SIM1_PORT0_PD	/;"	d
MX6UL_PAD_UART3_TX_DATA__SJC_JTAG_ACT	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__SJC_JTAG_ACT	/;"	d
MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__UART2_DCE_CTS	/;"	d
MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__UART2_DTE_RTS	/;"	d
MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__UART3_DCE_TX	/;"	d
MX6UL_PAD_UART3_TX_DATA__UART3_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART3_TX_DATA__UART3_DTE_RX	/;"	d
MX6UL_PAD_UART4_RX_DATA__CSI_DATA13	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__CSI_DATA13	/;"	d
MX6UL_PAD_UART4_RX_DATA__CSU_CSU_ALARM_AUT01	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__CSU_CSU_ALARM_AUT01	/;"	d
MX6UL_PAD_UART4_RX_DATA__ECSPI2_SS0	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__ECSPI2_SS0	/;"	d
MX6UL_PAD_UART4_RX_DATA__ENET2_TDATA03	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__ENET2_TDATA03	/;"	d
MX6UL_PAD_UART4_RX_DATA__EPDC_PWRCTRL01	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__EPDC_PWRCTRL01 /;"	d
MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__GPIO1_IO29	/;"	d
MX6UL_PAD_UART4_RX_DATA__I2C1_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__I2C1_SDA	/;"	d
MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__UART4_DCE_RX	/;"	d
MX6UL_PAD_UART4_RX_DATA__UART4_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_RX_DATA__UART4_DTE_TX	/;"	d
MX6UL_PAD_UART4_TX_DATA__CSI_DATA12	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__CSI_DATA12	/;"	d
MX6UL_PAD_UART4_TX_DATA__CSU_CSU_ALARM_AUT02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__CSU_CSU_ALARM_AUT02	/;"	d
MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__ECSPI2_SCLK	/;"	d
MX6UL_PAD_UART4_TX_DATA__ENET2_TDATA02	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__ENET2_TDATA02	/;"	d
MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__GPIO1_IO28	/;"	d
MX6UL_PAD_UART4_TX_DATA__I2C1_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__I2C1_SCL	/;"	d
MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__UART4_DCE_TX	/;"	d
MX6UL_PAD_UART4_TX_DATA__UART4_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART4_TX_DATA__UART4_DTE_RX	/;"	d
MX6UL_PAD_UART5_RX_DATA__CSI_DATA15	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__CSI_DATA15	/;"	d
MX6UL_PAD_UART5_RX_DATA__CSU_CSU_INT_DEB	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__CSU_CSU_INT_DEB	/;"	d
MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__ECSPI2_MISO	/;"	d
MX6UL_PAD_UART5_RX_DATA__ENET2_COL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__ENET2_COL	/;"	d
MX6UL_PAD_UART5_RX_DATA__EPDC_PWRCTRL03	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__EPDC_PWRCTRL03 /;"	d
MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__GPIO1_IO31	/;"	d
MX6UL_PAD_UART5_RX_DATA__I2C2_SDA	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__I2C2_SDA	/;"	d
MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	/;"	d
MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__UART5_DCE_RX /;"	d
MX6UL_PAD_UART5_RX_DATA__UART5_DTE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_RX_DATA__UART5_DTE_TX	/;"	d
MX6UL_PAD_UART5_TX_DATA__CSI_DATA14	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__CSI_DATA14	/;"	d
MX6UL_PAD_UART5_TX_DATA__CSU_CSU_ALARM_AUT00	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__CSU_CSU_ALARM_AUT00	/;"	d
MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__ECSPI2_MOSI	/;"	d
MX6UL_PAD_UART5_TX_DATA__ENET2_CRS	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__ENET2_CRS	/;"	d
MX6UL_PAD_UART5_TX_DATA__EPDC_PWRCTRL02	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__EPDC_PWRCTRL02 /;"	d
MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__GPIO1_IO30	/;"	d
MX6UL_PAD_UART5_TX_DATA__I2C2_SCL	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__I2C2_SCL	/;"	d
MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__UART5_DCE_TX	/;"	d
MX6UL_PAD_UART5_TX_DATA__UART5_DTE_RX	imx6ul-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__UART5_DTE_RX	/;"	d
MX6UL_PAD_UART5_TX_DATA__UART5_DTE_RX	imx6ull-pinfunc.h	/^#define MX6UL_PAD_UART5_TX_DATA__UART5_DTE_RX /;"	d
MX7D_PAD_ECSPI1_MISO__CSI_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__CSI_DATA4 /;"	d
MX7D_PAD_ECSPI1_MISO__ECSPI1_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__ECSPI1_MISO /;"	d
MX7D_PAD_ECSPI1_MISO__EPDC_PWR_IRQ	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__EPDC_PWR_IRQ /;"	d
MX7D_PAD_ECSPI1_MISO__GPIO4_IO18	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__GPIO4_IO18 /;"	d
MX7D_PAD_ECSPI1_MISO__SD2_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__SD2_DATA6 /;"	d
MX7D_PAD_ECSPI1_MISO__UART6_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__UART6_DCE_RTS /;"	d
MX7D_PAD_ECSPI1_MISO__UART6_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MISO__UART6_DTE_CTS /;"	d
MX7D_PAD_ECSPI1_MOSI__CSI_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__CSI_DATA3 /;"	d
MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__ECSPI1_MOSI /;"	d
MX7D_PAD_ECSPI1_MOSI__EPDC_PWR_STAT	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__EPDC_PWR_STAT /;"	d
MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__GPIO4_IO17 /;"	d
MX7D_PAD_ECSPI1_MOSI__SD2_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__SD2_DATA5 /;"	d
MX7D_PAD_ECSPI1_MOSI__UART6_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__UART6_DCE_TX /;"	d
MX7D_PAD_ECSPI1_MOSI__UART6_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_MOSI__UART6_DTE_RX /;"	d
MX7D_PAD_ECSPI1_SCLK__CSI_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__CSI_DATA2 /;"	d
MX7D_PAD_ECSPI1_SCLK__ECSPI1_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__ECSPI1_SCLK /;"	d
MX7D_PAD_ECSPI1_SCLK__EPDC_PWR_COM	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__EPDC_PWR_COM /;"	d
MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__GPIO4_IO16 /;"	d
MX7D_PAD_ECSPI1_SCLK__SD2_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__SD2_DATA4 /;"	d
MX7D_PAD_ECSPI1_SCLK__UART6_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__UART6_DCE_RX /;"	d
MX7D_PAD_ECSPI1_SCLK__UART6_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SCLK__UART6_DTE_TX /;"	d
MX7D_PAD_ECSPI1_SS0__CSI_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__CSI_DATA5 /;"	d
MX7D_PAD_ECSPI1_SS0__ECSPI1_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__ECSPI1_SS0 /;"	d
MX7D_PAD_ECSPI1_SS0__EPDC_PWR_CTRL3	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__EPDC_PWR_CTRL3 /;"	d
MX7D_PAD_ECSPI1_SS0__GPIO4_IO19	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__GPIO4_IO19 /;"	d
MX7D_PAD_ECSPI1_SS0__SD2_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__SD2_DATA7 /;"	d
MX7D_PAD_ECSPI1_SS0__UART6_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__UART6_DCE_CTS /;"	d
MX7D_PAD_ECSPI1_SS0__UART6_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI1_SS0__UART6_DTE_RTS /;"	d
MX7D_PAD_ECSPI2_MISO__CSI_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__CSI_DATA8 /;"	d
MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__ECSPI2_MISO /;"	d
MX7D_PAD_ECSPI2_MISO__EPDC_PWR_CTRL2	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__EPDC_PWR_CTRL2 /;"	d
MX7D_PAD_ECSPI2_MISO__GPIO4_IO22	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__GPIO4_IO22 /;"	d
MX7D_PAD_ECSPI2_MISO__LCD_DATA15	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__LCD_DATA15 /;"	d
MX7D_PAD_ECSPI2_MISO__SD1_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__SD1_DATA6 /;"	d
MX7D_PAD_ECSPI2_MISO__UART7_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__UART7_DCE_RTS /;"	d
MX7D_PAD_ECSPI2_MISO__UART7_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MISO__UART7_DTE_CTS /;"	d
MX7D_PAD_ECSPI2_MOSI__CSI_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__CSI_DATA7 /;"	d
MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__ECSPI2_MOSI /;"	d
MX7D_PAD_ECSPI2_MOSI__EPDC_PWR_CTRL1	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__EPDC_PWR_CTRL1 /;"	d
MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__GPIO4_IO21 /;"	d
MX7D_PAD_ECSPI2_MOSI__LCD_DATA14	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__LCD_DATA14 /;"	d
MX7D_PAD_ECSPI2_MOSI__SD1_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__SD1_DATA5 /;"	d
MX7D_PAD_ECSPI2_MOSI__UART7_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__UART7_DCE_TX /;"	d
MX7D_PAD_ECSPI2_MOSI__UART7_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_MOSI__UART7_DTE_RX /;"	d
MX7D_PAD_ECSPI2_SCLK__CSI_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__CSI_DATA6 /;"	d
MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__ECSPI2_SCLK /;"	d
MX7D_PAD_ECSPI2_SCLK__EPDC_PWR_CTRL0	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__EPDC_PWR_CTRL0 /;"	d
MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__GPIO4_IO20 /;"	d
MX7D_PAD_ECSPI2_SCLK__LCD_DATA13	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__LCD_DATA13 /;"	d
MX7D_PAD_ECSPI2_SCLK__SD1_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__SD1_DATA4 /;"	d
MX7D_PAD_ECSPI2_SCLK__UART7_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__UART7_DCE_RX /;"	d
MX7D_PAD_ECSPI2_SCLK__UART7_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SCLK__UART7_DTE_TX /;"	d
MX7D_PAD_ECSPI2_SS0__CSI_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__CSI_DATA9 /;"	d
MX7D_PAD_ECSPI2_SS0__ECSPI2_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__ECSPI2_SS0 /;"	d
MX7D_PAD_ECSPI2_SS0__EPDC_PWR_WAKE	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__EPDC_PWR_WAKE /;"	d
MX7D_PAD_ECSPI2_SS0__GPIO4_IO23	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__GPIO4_IO23 /;"	d
MX7D_PAD_ECSPI2_SS0__LCD_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__LCD_RESET /;"	d
MX7D_PAD_ECSPI2_SS0__SD1_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__SD1_DATA7 /;"	d
MX7D_PAD_ECSPI2_SS0__UART7_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__UART7_DCE_CTS /;"	d
MX7D_PAD_ECSPI2_SS0__UART7_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ECSPI2_SS0__UART7_DTE_RTS /;"	d
MX7D_PAD_ENET1_COL__CCM_EXT_CLK4	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__CCM_EXT_CLK4 /;"	d
MX7D_PAD_ENET1_COL__CSU_INT_DEB	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__CSU_INT_DEB /;"	d
MX7D_PAD_ENET1_COL__ENET1_COL	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__ENET1_COL /;"	d
MX7D_PAD_ENET1_COL__EPDC_PWR_CTRL1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__EPDC_PWR_CTRL1 /;"	d
MX7D_PAD_ENET1_COL__GPIO7_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__GPIO7_IO15 /;"	d
MX7D_PAD_ENET1_COL__GPT2_CAPTURE2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__GPT2_CAPTURE2 /;"	d
MX7D_PAD_ENET1_COL__SAI1_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__SAI1_TX_DATA0 /;"	d
MX7D_PAD_ENET1_COL__WDOG1_WDOG_ANY	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_COL__WDOG1_WDOG_ANY /;"	d
MX7D_PAD_ENET1_CRS__CCM_EXT_CLK3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__CCM_EXT_CLK3 /;"	d
MX7D_PAD_ENET1_CRS__CSU_ALARM_AUT2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__CSU_ALARM_AUT2 /;"	d
MX7D_PAD_ENET1_CRS__ENET1_CRS	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__ENET1_CRS /;"	d
MX7D_PAD_ENET1_CRS__EPDC_PWR_CTRL0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__EPDC_PWR_CTRL0 /;"	d
MX7D_PAD_ENET1_CRS__GPIO7_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__GPIO7_IO14 /;"	d
MX7D_PAD_ENET1_CRS__GPT2_CAPTURE1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__GPT2_CAPTURE1 /;"	d
MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__SAI1_TX_SYNC /;"	d
MX7D_PAD_ENET1_CRS__WDOG2_WDOG_RST_B_DEB	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_CRS__WDOG2_WDOG_RST_B_DEB /;"	d
MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__ENET1_RGMII_RD0 /;"	d
MX7D_PAD_ENET1_RGMII_RD0__EPDC_VCOM0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__EPDC_VCOM0 /;"	d
MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__GPIO7_IO0 /;"	d
MX7D_PAD_ENET1_RGMII_RD0__I2C3_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__I2C3_SCL /;"	d
MX7D_PAD_ENET1_RGMII_RD0__KPP_ROW3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__KPP_ROW3 /;"	d
MX7D_PAD_ENET1_RGMII_RD0__PWM1_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__PWM1_OUT /;"	d
MX7D_PAD_ENET1_RGMII_RD0__UART1_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__UART1_DCE_CTS /;"	d
MX7D_PAD_ENET1_RGMII_RD0__UART1_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD0__UART1_DTE_RTS /;"	d
MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__ENET1_RGMII_RD1 /;"	d
MX7D_PAD_ENET1_RGMII_RD1__EPDC_VCOM1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__EPDC_VCOM1 /;"	d
MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__GPIO7_IO1 /;"	d
MX7D_PAD_ENET1_RGMII_RD1__I2C3_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__I2C3_SDA /;"	d
MX7D_PAD_ENET1_RGMII_RD1__KPP_COL3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__KPP_COL3 /;"	d
MX7D_PAD_ENET1_RGMII_RD1__PWM2_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__PWM2_OUT /;"	d
MX7D_PAD_ENET1_RGMII_RD1__UART1_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__UART1_DCE_RTS /;"	d
MX7D_PAD_ENET1_RGMII_RD1__UART1_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD1__UART1_DTE_CTS /;"	d
MX7D_PAD_ENET1_RGMII_RD2__ECSPI2_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__ECSPI2_SCLK /;"	d
MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__ENET1_RGMII_RD2 /;"	d
MX7D_PAD_ENET1_RGMII_RD2__EPDC_SDCE4	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__EPDC_SDCE4 /;"	d
MX7D_PAD_ENET1_RGMII_RD2__FLEXCAN1_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__FLEXCAN1_RX /;"	d
MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__GPIO7_IO2 /;"	d
MX7D_PAD_ENET1_RGMII_RD2__KPP_ROW2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__KPP_ROW2 /;"	d
MX7D_PAD_ENET1_RGMII_RD2__UART1_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__UART1_DCE_RX /;"	d
MX7D_PAD_ENET1_RGMII_RD2__UART1_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD2__UART1_DTE_TX /;"	d
MX7D_PAD_ENET1_RGMII_RD3__ECSPI2_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__ECSPI2_MOSI /;"	d
MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__ENET1_RGMII_RD3 /;"	d
MX7D_PAD_ENET1_RGMII_RD3__EPDC_SDCE5	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__EPDC_SDCE5 /;"	d
MX7D_PAD_ENET1_RGMII_RD3__FLEXCAN1_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__FLEXCAN1_TX /;"	d
MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__GPIO7_IO3 /;"	d
MX7D_PAD_ENET1_RGMII_RD3__KPP_COL2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__KPP_COL2 /;"	d
MX7D_PAD_ENET1_RGMII_RD3__UART1_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__UART1_DCE_TX /;"	d
MX7D_PAD_ENET1_RGMII_RD3__UART1_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RD3__UART1_DTE_RX /;"	d
MX7D_PAD_ENET1_RGMII_RXC__ECSPI2_SS2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RXC__ECSPI2_SS2 /;"	d
MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RXC__ENET1_RGMII_RXC /;"	d
MX7D_PAD_ENET1_RGMII_RXC__ENET1_RX_ER	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RXC__ENET1_RX_ER /;"	d
MX7D_PAD_ENET1_RGMII_RXC__EPDC_SDCE7	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RXC__EPDC_SDCE7 /;"	d
MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RXC__GPIO7_IO5 /;"	d
MX7D_PAD_ENET1_RGMII_RXC__KPP_COL1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RXC__KPP_COL1 /;"	d
MX7D_PAD_ENET1_RGMII_RX_CTL__ECSPI2_SS1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RX_CTL__ECSPI2_SS1 /;"	d
MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RX_CTL__ENET1_RGMII_RX_CTL /;"	d
MX7D_PAD_ENET1_RGMII_RX_CTL__EPDC_SDCE6	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RX_CTL__EPDC_SDCE6 /;"	d
MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RX_CTL__GPIO7_IO4 /;"	d
MX7D_PAD_ENET1_RGMII_RX_CTL__KPP_ROW1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_RX_CTL__KPP_ROW1 /;"	d
MX7D_PAD_ENET1_RGMII_TD0__ECSPI2_SS3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD0__ECSPI2_SS3 /;"	d
MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD0__ENET1_RGMII_TD0 /;"	d
MX7D_PAD_ENET1_RGMII_TD0__EPDC_SDCE8	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD0__EPDC_SDCE8 /;"	d
MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD0__GPIO7_IO6 /;"	d
MX7D_PAD_ENET1_RGMII_TD0__KPP_ROW0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD0__KPP_ROW0 /;"	d
MX7D_PAD_ENET1_RGMII_TD0__PWM3_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD0__PWM3_OUT /;"	d
MX7D_PAD_ENET1_RGMII_TD1__ECSPI2_RDY	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD1__ECSPI2_RDY /;"	d
MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD1__ENET1_RGMII_TD1 /;"	d
MX7D_PAD_ENET1_RGMII_TD1__EPDC_SDCE9	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD1__EPDC_SDCE9 /;"	d
MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD1__GPIO7_IO7 /;"	d
MX7D_PAD_ENET1_RGMII_TD1__KPP_COL0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD1__KPP_COL0 /;"	d
MX7D_PAD_ENET1_RGMII_TD1__PWM4_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD1__PWM4_OUT /;"	d
MX7D_PAD_ENET1_RGMII_TD2__ECSPI2_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD2__ECSPI2_MISO /;"	d
MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD2__ENET1_RGMII_TD2 /;"	d
MX7D_PAD_ENET1_RGMII_TD2__EPDC_SDOED	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD2__EPDC_SDOED /;"	d
MX7D_PAD_ENET1_RGMII_TD2__FLEXCAN2_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD2__FLEXCAN2_RX /;"	d
MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD2__GPIO7_IO8 /;"	d
MX7D_PAD_ENET1_RGMII_TD2__I2C4_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD2__I2C4_SCL /;"	d
MX7D_PAD_ENET1_RGMII_TD3__CAAM_RNG_OSC_OBS	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__CAAM_RNG_OSC_OBS /;"	d
MX7D_PAD_ENET1_RGMII_TD3__ECSPI2_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__ECSPI2_SS0 /;"	d
MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__ENET1_RGMII_TD3 /;"	d
MX7D_PAD_ENET1_RGMII_TD3__EPDC_SDOEZ	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__EPDC_SDOEZ /;"	d
MX7D_PAD_ENET1_RGMII_TD3__FLEXCAN2_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__FLEXCAN2_TX /;"	d
MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__GPIO7_IO9 /;"	d
MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TD3__I2C4_SDA /;"	d
MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TXC__ENET1_RGMII_TXC /;"	d
MX7D_PAD_ENET1_RGMII_TXC__ENET1_TX_ER	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TXC__ENET1_TX_ER /;"	d
MX7D_PAD_ENET1_RGMII_TXC__EPDC_PWR_CTRL3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TXC__EPDC_PWR_CTRL3 /;"	d
MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TXC__GPIO7_IO11 /;"	d
MX7D_PAD_ENET1_RGMII_TXC__GPT2_COMPARE2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TXC__GPT2_COMPARE2 /;"	d
MX7D_PAD_ENET1_RGMII_TXC__SAI1_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TXC__SAI1_RX_BCLK /;"	d
MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TX_CTL__ENET1_RGMII_TX_CTL /;"	d
MX7D_PAD_ENET1_RGMII_TX_CTL__EPDC_PWR_CTRL2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TX_CTL__EPDC_PWR_CTRL2 /;"	d
MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TX_CTL__GPIO7_IO10 /;"	d
MX7D_PAD_ENET1_RGMII_TX_CTL__GPT2_COMPARE1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TX_CTL__GPT2_COMPARE1 /;"	d
MX7D_PAD_ENET1_RGMII_TX_CTL__SAI1_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RGMII_TX_CTL__SAI1_RX_SYNC /;"	d
MX7D_PAD_ENET1_RX_CLK__CCM_EXT_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__CCM_EXT_CLK2 /;"	d
MX7D_PAD_ENET1_RX_CLK__CSU_ALARM_AUT1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__CSU_ALARM_AUT1 /;"	d
MX7D_PAD_ENET1_RX_CLK__ENET1_RX_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__ENET1_RX_CLK /;"	d
MX7D_PAD_ENET1_RX_CLK__EPDC_PWR_WAKE	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__EPDC_PWR_WAKE /;"	d
MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__GPIO7_IO13 /;"	d
MX7D_PAD_ENET1_RX_CLK__GPT2_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__GPT2_CLK /;"	d
MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__SAI1_TX_BCLK /;"	d
MX7D_PAD_ENET1_RX_CLK__WDOG2_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_RX_CLK__WDOG2_WDOG_B /;"	d
MX7D_PAD_ENET1_TX_CLK__CCM_ENET_REF_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__CCM_ENET_REF_CLK1 /;"	d
MX7D_PAD_ENET1_TX_CLK__CCM_EXT_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__CCM_EXT_CLK1 /;"	d
MX7D_PAD_ENET1_TX_CLK__CSU_ALARM_AUT0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__CSU_ALARM_AUT0 /;"	d
MX7D_PAD_ENET1_TX_CLK__ENET1_TX_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__ENET1_TX_CLK /;"	d
MX7D_PAD_ENET1_TX_CLK__EPDC_PWR_IRQ	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__EPDC_PWR_IRQ /;"	d
MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__GPIO7_IO12 /;"	d
MX7D_PAD_ENET1_TX_CLK__GPT2_COMPARE3	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__GPT2_COMPARE3 /;"	d
MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_ENET1_TX_CLK__SAI1_RX_DATA0 /;"	d
MX7D_PAD_EPDC_BDR0__CCM_ENET_REF_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__CCM_ENET_REF_CLK2 /;"	d
MX7D_PAD_EPDC_BDR0__EIM_ADDR22	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__EIM_ADDR22 /;"	d
MX7D_PAD_EPDC_BDR0__ENET2_TX_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__ENET2_TX_CLK /;"	d
MX7D_PAD_EPDC_BDR0__EPDC_BDR0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__EPDC_BDR0 /;"	d
MX7D_PAD_EPDC_BDR0__GPIO2_IO28	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__GPIO2_IO28 /;"	d
MX7D_PAD_EPDC_BDR0__LCD_CS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__LCD_CS /;"	d
MX7D_PAD_EPDC_BDR0__LCD_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR0__LCD_DATA7 /;"	d
MX7D_PAD_EPDC_BDR1__EIM_AD8	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__EIM_AD8 /;"	d
MX7D_PAD_EPDC_BDR1__ENET2_RX_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__ENET2_RX_CLK /;"	d
MX7D_PAD_EPDC_BDR1__EPDC_BDR1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__EPDC_BDR1 /;"	d
MX7D_PAD_EPDC_BDR1__EPDC_SDCLKN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__EPDC_SDCLKN /;"	d
MX7D_PAD_EPDC_BDR1__GPIO2_IO29	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__GPIO2_IO29 /;"	d
MX7D_PAD_EPDC_BDR1__LCD_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__LCD_DATA6 /;"	d
MX7D_PAD_EPDC_BDR1__LCD_ENABLE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_BDR1__LCD_ENABLE /;"	d
MX7D_PAD_EPDC_DATA00__EIM_AD0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__EIM_AD0 /;"	d
MX7D_PAD_EPDC_DATA00__EPDC_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__EPDC_DATA0 /;"	d
MX7D_PAD_EPDC_DATA00__GPIO2_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__GPIO2_IO0 /;"	d
MX7D_PAD_EPDC_DATA00__KPP_ROW3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__KPP_ROW3 /;"	d
MX7D_PAD_EPDC_DATA00__LCD_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__LCD_CLK /;"	d
MX7D_PAD_EPDC_DATA00__LCD_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__LCD_DATA0 /;"	d
MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__QSPI_A_DATA0 /;"	d
MX7D_PAD_EPDC_DATA00__SIM1_PORT2_TRXD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA00__SIM1_PORT2_TRXD /;"	d
MX7D_PAD_EPDC_DATA01__EIM_AD1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__EIM_AD1 /;"	d
MX7D_PAD_EPDC_DATA01__EPDC_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__EPDC_DATA1 /;"	d
MX7D_PAD_EPDC_DATA01__GPIO2_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__GPIO2_IO1 /;"	d
MX7D_PAD_EPDC_DATA01__KPP_COL3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__KPP_COL3 /;"	d
MX7D_PAD_EPDC_DATA01__LCD_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__LCD_DATA1 /;"	d
MX7D_PAD_EPDC_DATA01__LCD_ENABLE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__LCD_ENABLE /;"	d
MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__QSPI_A_DATA1 /;"	d
MX7D_PAD_EPDC_DATA01__SIM1_PORT2_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA01__SIM1_PORT2_CLK /;"	d
MX7D_PAD_EPDC_DATA02__EIM_AD2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__EIM_AD2 /;"	d
MX7D_PAD_EPDC_DATA02__EPDC_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__EPDC_DATA2 /;"	d
MX7D_PAD_EPDC_DATA02__GPIO2_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__GPIO2_IO2 /;"	d
MX7D_PAD_EPDC_DATA02__KPP_ROW2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__KPP_ROW2 /;"	d
MX7D_PAD_EPDC_DATA02__LCD_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__LCD_DATA2 /;"	d
MX7D_PAD_EPDC_DATA02__LCD_VSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__LCD_VSYNC /;"	d
MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__QSPI_A_DATA2 /;"	d
MX7D_PAD_EPDC_DATA02__SIM1_PORT2_RST_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA02__SIM1_PORT2_RST_B /;"	d
MX7D_PAD_EPDC_DATA03__EIM_AD3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__EIM_AD3 /;"	d
MX7D_PAD_EPDC_DATA03__EPDC_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__EPDC_DATA3 /;"	d
MX7D_PAD_EPDC_DATA03__GPIO2_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__GPIO2_IO3 /;"	d
MX7D_PAD_EPDC_DATA03__KPP_COL2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__KPP_COL2 /;"	d
MX7D_PAD_EPDC_DATA03__LCD_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__LCD_DATA3 /;"	d
MX7D_PAD_EPDC_DATA03__LCD_HSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__LCD_HSYNC /;"	d
MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__QSPI_A_DATA3 /;"	d
MX7D_PAD_EPDC_DATA03__SIM1_PORT2_SVEN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA03__SIM1_PORT2_SVEN /;"	d
MX7D_PAD_EPDC_DATA04__EIM_AD4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__EIM_AD4 /;"	d
MX7D_PAD_EPDC_DATA04__EPDC_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__EPDC_DATA4 /;"	d
MX7D_PAD_EPDC_DATA04__GPIO2_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__GPIO2_IO4 /;"	d
MX7D_PAD_EPDC_DATA04__JTAG_FAIL	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__JTAG_FAIL /;"	d
MX7D_PAD_EPDC_DATA04__KPP_ROW1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__KPP_ROW1 /;"	d
MX7D_PAD_EPDC_DATA04__LCD_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__LCD_DATA4 /;"	d
MX7D_PAD_EPDC_DATA04__QSPI_A_DQS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__QSPI_A_DQS /;"	d
MX7D_PAD_EPDC_DATA04__SIM1_PORT2_PD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA04__SIM1_PORT2_PD /;"	d
MX7D_PAD_EPDC_DATA05__EIM_AD5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__EIM_AD5 /;"	d
MX7D_PAD_EPDC_DATA05__EPDC_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__EPDC_DATA5 /;"	d
MX7D_PAD_EPDC_DATA05__GPIO2_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__GPIO2_IO5 /;"	d
MX7D_PAD_EPDC_DATA05__JTAG_ACTIVE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__JTAG_ACTIVE /;"	d
MX7D_PAD_EPDC_DATA05__KPP_COL1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__KPP_COL1 /;"	d
MX7D_PAD_EPDC_DATA05__LCD_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__LCD_DATA5 /;"	d
MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__QSPI_A_SCLK /;"	d
MX7D_PAD_EPDC_DATA05__SIM2_PORT2_TRXD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA05__SIM2_PORT2_TRXD /;"	d
MX7D_PAD_EPDC_DATA06__EIM_AD6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__EIM_AD6 /;"	d
MX7D_PAD_EPDC_DATA06__EPDC_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__EPDC_DATA6 /;"	d
MX7D_PAD_EPDC_DATA06__GPIO2_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__GPIO2_IO6 /;"	d
MX7D_PAD_EPDC_DATA06__JTAG_DE_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__JTAG_DE_B /;"	d
MX7D_PAD_EPDC_DATA06__KPP_ROW0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__KPP_ROW0 /;"	d
MX7D_PAD_EPDC_DATA06__LCD_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__LCD_DATA6 /;"	d
MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__QSPI_A_SS0_B /;"	d
MX7D_PAD_EPDC_DATA06__SIM2_PORT2_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA06__SIM2_PORT2_CLK /;"	d
MX7D_PAD_EPDC_DATA07__EIM_AD7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__EIM_AD7 /;"	d
MX7D_PAD_EPDC_DATA07__EPDC_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__EPDC_DATA7 /;"	d
MX7D_PAD_EPDC_DATA07__GPIO2_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__GPIO2_IO7 /;"	d
MX7D_PAD_EPDC_DATA07__JTAG_DONE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__JTAG_DONE /;"	d
MX7D_PAD_EPDC_DATA07__KPP_COL0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__KPP_COL0 /;"	d
MX7D_PAD_EPDC_DATA07__LCD_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__LCD_DATA7 /;"	d
MX7D_PAD_EPDC_DATA07__QSPI_A_SS1_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__QSPI_A_SS1_B /;"	d
MX7D_PAD_EPDC_DATA07__SIM2_PORT2_RST_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA07__SIM2_PORT2_RST_B /;"	d
MX7D_PAD_EPDC_DATA08__EIM_OE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__EIM_OE /;"	d
MX7D_PAD_EPDC_DATA08__EPDC_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__EPDC_DATA8 /;"	d
MX7D_PAD_EPDC_DATA08__EPDC_SDCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__EPDC_SDCLK /;"	d
MX7D_PAD_EPDC_DATA08__GPIO2_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__GPIO2_IO8 /;"	d
MX7D_PAD_EPDC_DATA08__LCD_BUSY	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__LCD_BUSY /;"	d
MX7D_PAD_EPDC_DATA08__LCD_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__LCD_DATA8 /;"	d
MX7D_PAD_EPDC_DATA08__QSPI_B_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__QSPI_B_DATA0 /;"	d
MX7D_PAD_EPDC_DATA08__SIM1_PORT1_TRXD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__SIM1_PORT1_TRXD /;"	d
MX7D_PAD_EPDC_DATA08__UART6_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__UART6_DCE_RX /;"	d
MX7D_PAD_EPDC_DATA08__UART6_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA08__UART6_DTE_TX /;"	d
MX7D_PAD_EPDC_DATA09__EIM_RW	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__EIM_RW /;"	d
MX7D_PAD_EPDC_DATA09__EPDC_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__EPDC_DATA9 /;"	d
MX7D_PAD_EPDC_DATA09__EPDC_SDLE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__EPDC_SDLE /;"	d
MX7D_PAD_EPDC_DATA09__GPIO2_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__GPIO2_IO9 /;"	d
MX7D_PAD_EPDC_DATA09__LCD_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__LCD_DATA0 /;"	d
MX7D_PAD_EPDC_DATA09__LCD_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__LCD_DATA9 /;"	d
MX7D_PAD_EPDC_DATA09__QSPI_B_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__QSPI_B_DATA1 /;"	d
MX7D_PAD_EPDC_DATA09__SIM1_PORT1_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__SIM1_PORT1_CLK /;"	d
MX7D_PAD_EPDC_DATA09__UART6_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__UART6_DCE_TX /;"	d
MX7D_PAD_EPDC_DATA09__UART6_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA09__UART6_DTE_RX /;"	d
MX7D_PAD_EPDC_DATA10__EIM_CS0_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__EIM_CS0_B /;"	d
MX7D_PAD_EPDC_DATA10__EPDC_DATA10	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__EPDC_DATA10 /;"	d
MX7D_PAD_EPDC_DATA10__EPDC_SDOE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__EPDC_SDOE /;"	d
MX7D_PAD_EPDC_DATA10__GPIO2_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__GPIO2_IO10 /;"	d
MX7D_PAD_EPDC_DATA10__LCD_DATA10	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__LCD_DATA10 /;"	d
MX7D_PAD_EPDC_DATA10__LCD_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__LCD_DATA9 /;"	d
MX7D_PAD_EPDC_DATA10__QSPI_B_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__QSPI_B_DATA2 /;"	d
MX7D_PAD_EPDC_DATA10__SIM1_PORT1_RST_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__SIM1_PORT1_RST_B /;"	d
MX7D_PAD_EPDC_DATA10__UART6_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__UART6_DCE_RTS /;"	d
MX7D_PAD_EPDC_DATA10__UART6_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA10__UART6_DTE_CTS /;"	d
MX7D_PAD_EPDC_DATA11__EIM_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__EIM_BCLK /;"	d
MX7D_PAD_EPDC_DATA11__EPDC_DATA11	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__EPDC_DATA11 /;"	d
MX7D_PAD_EPDC_DATA11__EPDC_SDCE0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__EPDC_SDCE0 /;"	d
MX7D_PAD_EPDC_DATA11__GPIO2_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__GPIO2_IO11 /;"	d
MX7D_PAD_EPDC_DATA11__LCD_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__LCD_DATA1 /;"	d
MX7D_PAD_EPDC_DATA11__LCD_DATA11	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__LCD_DATA11 /;"	d
MX7D_PAD_EPDC_DATA11__QSPI_B_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__QSPI_B_DATA3 /;"	d
MX7D_PAD_EPDC_DATA11__SIM1_PORT1_SVEN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__SIM1_PORT1_SVEN /;"	d
MX7D_PAD_EPDC_DATA11__UART6_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__UART6_DCE_CTS /;"	d
MX7D_PAD_EPDC_DATA11__UART6_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA11__UART6_DTE_RTS /;"	d
MX7D_PAD_EPDC_DATA12__EIM_LBA_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__EIM_LBA_B /;"	d
MX7D_PAD_EPDC_DATA12__EPDC_DATA12	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__EPDC_DATA12 /;"	d
MX7D_PAD_EPDC_DATA12__EPDC_GDCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__EPDC_GDCLK /;"	d
MX7D_PAD_EPDC_DATA12__GPIO2_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__GPIO2_IO12 /;"	d
MX7D_PAD_EPDC_DATA12__LCD_DATA12	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__LCD_DATA12 /;"	d
MX7D_PAD_EPDC_DATA12__LCD_DATA21	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__LCD_DATA21 /;"	d
MX7D_PAD_EPDC_DATA12__QSPI_B_DQS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__QSPI_B_DQS /;"	d
MX7D_PAD_EPDC_DATA12__SIM1_PORT1_PD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__SIM1_PORT1_PD /;"	d
MX7D_PAD_EPDC_DATA12__UART7_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__UART7_DCE_RX /;"	d
MX7D_PAD_EPDC_DATA12__UART7_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA12__UART7_DTE_TX /;"	d
MX7D_PAD_EPDC_DATA13__EIM_WAIT	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__EIM_WAIT /;"	d
MX7D_PAD_EPDC_DATA13__EPDC_DATA13	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__EPDC_DATA13 /;"	d
MX7D_PAD_EPDC_DATA13__EPDC_GDOE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__EPDC_GDOE /;"	d
MX7D_PAD_EPDC_DATA13__GPIO2_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__GPIO2_IO13 /;"	d
MX7D_PAD_EPDC_DATA13__LCD_CS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__LCD_CS /;"	d
MX7D_PAD_EPDC_DATA13__LCD_DATA13	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__LCD_DATA13 /;"	d
MX7D_PAD_EPDC_DATA13__QSPI_B_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__QSPI_B_SCLK /;"	d
MX7D_PAD_EPDC_DATA13__SIM2_PORT1_TRXD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__SIM2_PORT1_TRXD /;"	d
MX7D_PAD_EPDC_DATA13__UART7_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__UART7_DCE_TX /;"	d
MX7D_PAD_EPDC_DATA13__UART7_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA13__UART7_DTE_RX /;"	d
MX7D_PAD_EPDC_DATA14__EIM_EB_B0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__EIM_EB_B0 /;"	d
MX7D_PAD_EPDC_DATA14__EPDC_DATA14	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__EPDC_DATA14 /;"	d
MX7D_PAD_EPDC_DATA14__EPDC_GDSP	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__EPDC_GDSP /;"	d
MX7D_PAD_EPDC_DATA14__GPIO2_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__GPIO2_IO14 /;"	d
MX7D_PAD_EPDC_DATA14__LCD_DATA14	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__LCD_DATA14 /;"	d
MX7D_PAD_EPDC_DATA14__LCD_DATA22	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__LCD_DATA22 /;"	d
MX7D_PAD_EPDC_DATA14__QSPI_B_SS0_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__QSPI_B_SS0_B /;"	d
MX7D_PAD_EPDC_DATA14__SIM2_PORT1_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__SIM2_PORT1_CLK /;"	d
MX7D_PAD_EPDC_DATA14__UART7_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__UART7_DCE_RTS /;"	d
MX7D_PAD_EPDC_DATA14__UART7_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA14__UART7_DTE_CTS /;"	d
MX7D_PAD_EPDC_DATA15__EIM_CS1_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__EIM_CS1_B /;"	d
MX7D_PAD_EPDC_DATA15__EPDC_DATA15	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__EPDC_DATA15 /;"	d
MX7D_PAD_EPDC_DATA15__EPDC_PWR_COM	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__EPDC_PWR_COM /;"	d
MX7D_PAD_EPDC_DATA15__GPIO2_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__GPIO2_IO15 /;"	d
MX7D_PAD_EPDC_DATA15__LCD_DATA15	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__LCD_DATA15 /;"	d
MX7D_PAD_EPDC_DATA15__LCD_WR_RWN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__LCD_WR_RWN /;"	d
MX7D_PAD_EPDC_DATA15__QSPI_B_SS1_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__QSPI_B_SS1_B /;"	d
MX7D_PAD_EPDC_DATA15__SIM2_PORT1_RST_B	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__SIM2_PORT1_RST_B /;"	d
MX7D_PAD_EPDC_DATA15__UART7_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__UART7_DCE_CTS /;"	d
MX7D_PAD_EPDC_DATA15__UART7_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_DATA15__UART7_DTE_RTS /;"	d
MX7D_PAD_EPDC_GDCLK__EIM_ADDR18	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__EIM_ADDR18 /;"	d
MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__ENET2_RGMII_TD2 /;"	d
MX7D_PAD_EPDC_GDCLK__EPDC_GDCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__EPDC_GDCLK /;"	d
MX7D_PAD_EPDC_GDCLK__FLEXTIMER2_CH0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__FLEXTIMER2_CH0 /;"	d
MX7D_PAD_EPDC_GDCLK__GPIO2_IO24	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__GPIO2_IO24 /;"	d
MX7D_PAD_EPDC_GDCLK__KPP_COL7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__KPP_COL7 /;"	d
MX7D_PAD_EPDC_GDCLK__LCD_DATA16	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__LCD_DATA16 /;"	d
MX7D_PAD_EPDC_GDCLK__LCD_DATA23	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDCLK__LCD_DATA23 /;"	d
MX7D_PAD_EPDC_GDOE__EIM_ADDR19	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__EIM_ADDR19 /;"	d
MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__ENET2_RGMII_TD3 /;"	d
MX7D_PAD_EPDC_GDOE__EPDC_GDOE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__EPDC_GDOE /;"	d
MX7D_PAD_EPDC_GDOE__FLEXTIMER2_CH1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__FLEXTIMER2_CH1 /;"	d
MX7D_PAD_EPDC_GDOE__GPIO2_IO25	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__GPIO2_IO25 /;"	d
MX7D_PAD_EPDC_GDOE__KPP_ROW7	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__KPP_ROW7 /;"	d
MX7D_PAD_EPDC_GDOE__LCD_DATA18	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__LCD_DATA18 /;"	d
MX7D_PAD_EPDC_GDOE__LCD_WR_RWN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDOE__LCD_WR_RWN /;"	d
MX7D_PAD_EPDC_GDRL__EIM_ADDR20	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__EIM_ADDR20 /;"	d
MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__ENET2_RGMII_TX_CTL /;"	d
MX7D_PAD_EPDC_GDRL__EPDC_GDRL	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__EPDC_GDRL /;"	d
MX7D_PAD_EPDC_GDRL__FLEXTIMER2_CH2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__FLEXTIMER2_CH2 /;"	d
MX7D_PAD_EPDC_GDRL__GPIO2_IO26	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__GPIO2_IO26 /;"	d
MX7D_PAD_EPDC_GDRL__LCD_DATA19	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__LCD_DATA19 /;"	d
MX7D_PAD_EPDC_GDRL__LCD_RD_E	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDRL__LCD_RD_E /;"	d
MX7D_PAD_EPDC_GDSP__EIM_ADDR21	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__EIM_ADDR21 /;"	d
MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__ENET2_RGMII_TXC /;"	d
MX7D_PAD_EPDC_GDSP__ENET2_TX_ER	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__ENET2_TX_ER /;"	d
MX7D_PAD_EPDC_GDSP__EPDC_GDSP	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__EPDC_GDSP /;"	d
MX7D_PAD_EPDC_GDSP__FLEXTIMER2_CH3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__FLEXTIMER2_CH3 /;"	d
MX7D_PAD_EPDC_GDSP__GPIO2_IO27	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__GPIO2_IO27 /;"	d
MX7D_PAD_EPDC_GDSP__LCD_BUSY	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__LCD_BUSY /;"	d
MX7D_PAD_EPDC_GDSP__LCD_DATA17	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_GDSP__LCD_DATA17 /;"	d
MX7D_PAD_EPDC_PWR_COM__EIM_AD9	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__EIM_AD9 /;"	d
MX7D_PAD_EPDC_PWR_COM__ENET2_CRS	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__ENET2_CRS /;"	d
MX7D_PAD_EPDC_PWR_COM__EPDC_PWR_COM	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__EPDC_PWR_COM /;"	d
MX7D_PAD_EPDC_PWR_COM__FLEXTIMER2_PHA	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__FLEXTIMER2_PHA /;"	d
MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__GPIO2_IO30 /;"	d
MX7D_PAD_EPDC_PWR_COM__LCD_DATA11	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__LCD_DATA11 /;"	d
MX7D_PAD_EPDC_PWR_COM__LCD_HSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_COM__LCD_HSYNC /;"	d
MX7D_PAD_EPDC_PWR_STAT__EIM_EB_B1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__EIM_EB_B1 /;"	d
MX7D_PAD_EPDC_PWR_STAT__ENET2_COL	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__ENET2_COL /;"	d
MX7D_PAD_EPDC_PWR_STAT__EPDC_PWR_STAT	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__EPDC_PWR_STAT /;"	d
MX7D_PAD_EPDC_PWR_STAT__FLEXTIMER2_PHB	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__FLEXTIMER2_PHB /;"	d
MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__GPIO2_IO31 /;"	d
MX7D_PAD_EPDC_PWR_STAT__LCD_DATA12	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__LCD_DATA12 /;"	d
MX7D_PAD_EPDC_PWR_STAT__LCD_VSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_PWR_STAT__LCD_VSYNC /;"	d
MX7D_PAD_EPDC_SDCE0__EIM_AD14	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__EIM_AD14 /;"	d
MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__ENET2_RGMII_RX_CTL /;"	d
MX7D_PAD_EPDC_SDCE0__EPDC_SDCE0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__EPDC_SDCE0 /;"	d
MX7D_PAD_EPDC_SDCE0__FLEXTIMER1_CH2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__FLEXTIMER1_CH2 /;"	d
MX7D_PAD_EPDC_SDCE0__GPIO2_IO20	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__GPIO2_IO20 /;"	d
MX7D_PAD_EPDC_SDCE0__LCD_DATA19	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__LCD_DATA19 /;"	d
MX7D_PAD_EPDC_SDCE0__LCD_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE0__LCD_DATA5 /;"	d
MX7D_PAD_EPDC_SDCE1__EIM_AD15	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__EIM_AD15 /;"	d
MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__ENET2_RGMII_RXC /;"	d
MX7D_PAD_EPDC_SDCE1__ENET2_RX_ER	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__ENET2_RX_ER /;"	d
MX7D_PAD_EPDC_SDCE1__EPDC_SDCE1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__EPDC_SDCE1 /;"	d
MX7D_PAD_EPDC_SDCE1__FLEXTIMER1_CH3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__FLEXTIMER1_CH3 /;"	d
MX7D_PAD_EPDC_SDCE1__GPIO2_IO21	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__GPIO2_IO21 /;"	d
MX7D_PAD_EPDC_SDCE1__LCD_DATA20	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__LCD_DATA20 /;"	d
MX7D_PAD_EPDC_SDCE1__LCD_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE1__LCD_DATA4 /;"	d
MX7D_PAD_EPDC_SDCE2__EIM_ADDR16	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__EIM_ADDR16 /;"	d
MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__ENET2_RGMII_TD0 /;"	d
MX7D_PAD_EPDC_SDCE2__EPDC_SDCE2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__EPDC_SDCE2 /;"	d
MX7D_PAD_EPDC_SDCE2__GPIO2_IO22	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__GPIO2_IO22 /;"	d
MX7D_PAD_EPDC_SDCE2__KPP_COL6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__KPP_COL6 /;"	d
MX7D_PAD_EPDC_SDCE2__LCD_DATA21	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__LCD_DATA21 /;"	d
MX7D_PAD_EPDC_SDCE2__LCD_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__LCD_DATA3 /;"	d
MX7D_PAD_EPDC_SDCE2__SIM2_PORT1_SVEN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE2__SIM2_PORT1_SVEN /;"	d
MX7D_PAD_EPDC_SDCE3__EIM_ADDR17	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__EIM_ADDR17 /;"	d
MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__ENET2_RGMII_TD1 /;"	d
MX7D_PAD_EPDC_SDCE3__EPDC_SDCE3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__EPDC_SDCE3 /;"	d
MX7D_PAD_EPDC_SDCE3__GPIO2_IO23	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__GPIO2_IO23 /;"	d
MX7D_PAD_EPDC_SDCE3__KPP_ROW6	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__KPP_ROW6 /;"	d
MX7D_PAD_EPDC_SDCE3__LCD_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__LCD_DATA2 /;"	d
MX7D_PAD_EPDC_SDCE3__LCD_DATA22	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__LCD_DATA22 /;"	d
MX7D_PAD_EPDC_SDCE3__SIM2_PORT1_PD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCE3__SIM2_PORT1_PD /;"	d
MX7D_PAD_EPDC_SDCLK__EIM_AD10	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__EIM_AD10 /;"	d
MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__ENET2_RGMII_RD0 /;"	d
MX7D_PAD_EPDC_SDCLK__EPDC_SDCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__EPDC_SDCLK /;"	d
MX7D_PAD_EPDC_SDCLK__GPIO2_IO16	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__GPIO2_IO16 /;"	d
MX7D_PAD_EPDC_SDCLK__KPP_ROW4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__KPP_ROW4 /;"	d
MX7D_PAD_EPDC_SDCLK__LCD_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__LCD_CLK /;"	d
MX7D_PAD_EPDC_SDCLK__LCD_DATA20	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__LCD_DATA20 /;"	d
MX7D_PAD_EPDC_SDCLK__SIM2_PORT2_SVEN	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDCLK__SIM2_PORT2_SVEN /;"	d
MX7D_PAD_EPDC_SDLE__EIM_AD11	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__EIM_AD11 /;"	d
MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__ENET2_RGMII_RD1 /;"	d
MX7D_PAD_EPDC_SDLE__EPDC_SDLE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__EPDC_SDLE /;"	d
MX7D_PAD_EPDC_SDLE__GPIO2_IO17	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__GPIO2_IO17 /;"	d
MX7D_PAD_EPDC_SDLE__KPP_COL4	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__KPP_COL4 /;"	d
MX7D_PAD_EPDC_SDLE__LCD_DATA16	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__LCD_DATA16 /;"	d
MX7D_PAD_EPDC_SDLE__LCD_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__LCD_DATA8 /;"	d
MX7D_PAD_EPDC_SDLE__SIM2_PORT2_PD	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDLE__SIM2_PORT2_PD /;"	d
MX7D_PAD_EPDC_SDOE__EIM_AD12	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__EIM_AD12 /;"	d
MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__ENET2_RGMII_RD2 /;"	d
MX7D_PAD_EPDC_SDOE__EPDC_SDOE	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__EPDC_SDOE /;"	d
MX7D_PAD_EPDC_SDOE__FLEXTIMER1_CH0	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__FLEXTIMER1_CH0 /;"	d
MX7D_PAD_EPDC_SDOE__GPIO2_IO18	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__GPIO2_IO18 /;"	d
MX7D_PAD_EPDC_SDOE__KPP_COL5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__KPP_COL5 /;"	d
MX7D_PAD_EPDC_SDOE__LCD_DATA17	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__LCD_DATA17 /;"	d
MX7D_PAD_EPDC_SDOE__LCD_DATA23	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDOE__LCD_DATA23 /;"	d
MX7D_PAD_EPDC_SDSHR__EIM_AD13	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__EIM_AD13 /;"	d
MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__ENET2_RGMII_RD3 /;"	d
MX7D_PAD_EPDC_SDSHR__EPDC_SDSHR	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__EPDC_SDSHR /;"	d
MX7D_PAD_EPDC_SDSHR__FLEXTIMER1_CH1	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__FLEXTIMER1_CH1 /;"	d
MX7D_PAD_EPDC_SDSHR__GPIO2_IO19	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__GPIO2_IO19 /;"	d
MX7D_PAD_EPDC_SDSHR__KPP_ROW5	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__KPP_ROW5 /;"	d
MX7D_PAD_EPDC_SDSHR__LCD_DATA10	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__LCD_DATA10 /;"	d
MX7D_PAD_EPDC_SDSHR__LCD_DATA18	imx7d-pinfunc.h	/^#define MX7D_PAD_EPDC_SDSHR__LCD_DATA18 /;"	d
MX7D_PAD_GPIO1_IO08__GPIO1_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__GPIO1_IO8 /;"	d
MX7D_PAD_GPIO1_IO08__I2C3_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__I2C3_SCL /;"	d
MX7D_PAD_GPIO1_IO08__KPP_COL5	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__KPP_COL5 /;"	d
MX7D_PAD_GPIO1_IO08__PWM1_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__PWM1_OUT /;"	d
MX7D_PAD_GPIO1_IO08__SD1_VSELECT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__SD1_VSELECT /;"	d
MX7D_PAD_GPIO1_IO08__UART3_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__UART3_DCE_RX /;"	d
MX7D_PAD_GPIO1_IO08__UART3_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__UART3_DTE_TX /;"	d
MX7D_PAD_GPIO1_IO08__WDOG1_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO08__WDOG1_WDOG_B /;"	d
MX7D_PAD_GPIO1_IO09__CCM_ENET_REF_CLK3	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__CCM_ENET_REF_CLK3 /;"	d
MX7D_PAD_GPIO1_IO09__CCM_PMIC_READY	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__CCM_PMIC_READY /;"	d
MX7D_PAD_GPIO1_IO09__GPIO1_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__GPIO1_IO9 /;"	d
MX7D_PAD_GPIO1_IO09__I2C3_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__I2C3_SDA /;"	d
MX7D_PAD_GPIO1_IO09__KPP_ROW5	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__KPP_ROW5 /;"	d
MX7D_PAD_GPIO1_IO09__PWM2_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__PWM2_OUT /;"	d
MX7D_PAD_GPIO1_IO09__SD1_LCTL	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__SD1_LCTL /;"	d
MX7D_PAD_GPIO1_IO09__UART3_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__UART3_DCE_TX /;"	d
MX7D_PAD_GPIO1_IO09__UART3_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO09__UART3_DTE_RX /;"	d
MX7D_PAD_GPIO1_IO10__ENET1_MDIO	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__ENET1_MDIO /;"	d
MX7D_PAD_GPIO1_IO10__FLEXTIMER1_PHA	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__FLEXTIMER1_PHA /;"	d
MX7D_PAD_GPIO1_IO10__GPIO1_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__GPIO1_IO10 /;"	d
MX7D_PAD_GPIO1_IO10__I2C4_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__I2C4_SCL /;"	d
MX7D_PAD_GPIO1_IO10__KPP_COL6	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__KPP_COL6 /;"	d
MX7D_PAD_GPIO1_IO10__PWM3_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__PWM3_OUT /;"	d
MX7D_PAD_GPIO1_IO10__SD2_LCTL	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__SD2_LCTL /;"	d
MX7D_PAD_GPIO1_IO10__UART3_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__UART3_DCE_RTS /;"	d
MX7D_PAD_GPIO1_IO10__UART3_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO10__UART3_DTE_CTS /;"	d
MX7D_PAD_GPIO1_IO11__ENET1_MDC	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__ENET1_MDC /;"	d
MX7D_PAD_GPIO1_IO11__FLEXTIMER1_PHB	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__FLEXTIMER1_PHB /;"	d
MX7D_PAD_GPIO1_IO11__GPIO1_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__GPIO1_IO11 /;"	d
MX7D_PAD_GPIO1_IO11__I2C4_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__I2C4_SDA /;"	d
MX7D_PAD_GPIO1_IO11__KPP_ROW6	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__KPP_ROW6 /;"	d
MX7D_PAD_GPIO1_IO11__PWM4_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__PWM4_OUT /;"	d
MX7D_PAD_GPIO1_IO11__SD3_LCTL	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__SD3_LCTL /;"	d
MX7D_PAD_GPIO1_IO11__UART3_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__UART3_DCE_CTS /;"	d
MX7D_PAD_GPIO1_IO11__UART3_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO11__UART3_DTE_RTS /;"	d
MX7D_PAD_GPIO1_IO12__CCM_ENET_REF_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__CCM_ENET_REF_CLK1 /;"	d
MX7D_PAD_GPIO1_IO12__CCM_EXT_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__CCM_EXT_CLK1 /;"	d
MX7D_PAD_GPIO1_IO12__CM4_NMI	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__CM4_NMI /;"	d
MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__FLEXCAN1_RX /;"	d
MX7D_PAD_GPIO1_IO12__GPIO1_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__GPIO1_IO12 /;"	d
MX7D_PAD_GPIO1_IO12__SD2_VSELECT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__SD2_VSELECT /;"	d
MX7D_PAD_GPIO1_IO12__SNVS_VIO_5	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__SNVS_VIO_5 /;"	d
MX7D_PAD_GPIO1_IO12__USB_OTG1_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO12__USB_OTG1_ID /;"	d
MX7D_PAD_GPIO1_IO13__CCM_ENET_REF_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__CCM_ENET_REF_CLK2 /;"	d
MX7D_PAD_GPIO1_IO13__CCM_EXT_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__CCM_EXT_CLK2 /;"	d
MX7D_PAD_GPIO1_IO13__CCM_PMIC_READY	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__CCM_PMIC_READY /;"	d
MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__FLEXCAN1_TX /;"	d
MX7D_PAD_GPIO1_IO13__GPIO1_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__GPIO1_IO13 /;"	d
MX7D_PAD_GPIO1_IO13__SD3_VSELECT	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__SD3_VSELECT /;"	d
MX7D_PAD_GPIO1_IO13__SNVS_VIO_5_CTL	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__SNVS_VIO_5_CTL /;"	d
MX7D_PAD_GPIO1_IO13__USB_OTG2_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO13__USB_OTG2_ID /;"	d
MX7D_PAD_GPIO1_IO14__CCM_EXT_CLK3	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__CCM_EXT_CLK3 /;"	d
MX7D_PAD_GPIO1_IO14__ENET2_MDIO	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__ENET2_MDIO /;"	d
MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__FLEXCAN2_RX /;"	d
MX7D_PAD_GPIO1_IO14__GPIO1_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__GPIO1_IO14 /;"	d
MX7D_PAD_GPIO1_IO14__SD3_CD_B	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__SD3_CD_B /;"	d
MX7D_PAD_GPIO1_IO14__SDMA_EXT_EVENT0	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__SDMA_EXT_EVENT0 /;"	d
MX7D_PAD_GPIO1_IO14__WDOG3_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO14__WDOG3_WDOG_B /;"	d
MX7D_PAD_GPIO1_IO15__CCM_EXT_CLK4	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__CCM_EXT_CLK4 /;"	d
MX7D_PAD_GPIO1_IO15__ENET2_MDC	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__ENET2_MDC /;"	d
MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__FLEXCAN2_TX /;"	d
MX7D_PAD_GPIO1_IO15__GPIO1_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__GPIO1_IO15 /;"	d
MX7D_PAD_GPIO1_IO15__SD3_WP	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__SD3_WP /;"	d
MX7D_PAD_GPIO1_IO15__SDMA_EXT_EVENT1	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__SDMA_EXT_EVENT1 /;"	d
MX7D_PAD_GPIO1_IO15__WDOG4_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_GPIO1_IO15__WDOG4_WDOG_B /;"	d
MX7D_PAD_I2C1_SCL__ECSPI3_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__ECSPI3_MISO /;"	d
MX7D_PAD_I2C1_SCL__FLEXCAN1_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__FLEXCAN1_RX /;"	d
MX7D_PAD_I2C1_SCL__GPIO4_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__GPIO4_IO8 /;"	d
MX7D_PAD_I2C1_SCL__I2C1_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__I2C1_SCL /;"	d
MX7D_PAD_I2C1_SCL__SD2_VSELECT	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__SD2_VSELECT /;"	d
MX7D_PAD_I2C1_SCL__UART4_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__UART4_DCE_CTS /;"	d
MX7D_PAD_I2C1_SCL__UART4_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SCL__UART4_DTE_RTS /;"	d
MX7D_PAD_I2C1_SDA__CCM_ENET_REF_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__CCM_ENET_REF_CLK1 /;"	d
MX7D_PAD_I2C1_SDA__ECSPI3_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__ECSPI3_MOSI /;"	d
MX7D_PAD_I2C1_SDA__FLEXCAN1_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__FLEXCAN1_TX /;"	d
MX7D_PAD_I2C1_SDA__GPIO4_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__GPIO4_IO9 /;"	d
MX7D_PAD_I2C1_SDA__I2C1_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__I2C1_SDA /;"	d
MX7D_PAD_I2C1_SDA__SD3_VSELECT	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__SD3_VSELECT /;"	d
MX7D_PAD_I2C1_SDA__UART4_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__UART4_DCE_RTS /;"	d
MX7D_PAD_I2C1_SDA__UART4_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C1_SDA__UART4_DTE_CTS /;"	d
MX7D_PAD_I2C2_SCL__CCM_ENET_REF_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__CCM_ENET_REF_CLK2 /;"	d
MX7D_PAD_I2C2_SCL__ECSPI3_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__ECSPI3_SCLK /;"	d
MX7D_PAD_I2C2_SCL__GPIO4_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__GPIO4_IO10 /;"	d
MX7D_PAD_I2C2_SCL__I2C2_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__I2C2_SCL /;"	d
MX7D_PAD_I2C2_SCL__SD3_CD_B	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__SD3_CD_B /;"	d
MX7D_PAD_I2C2_SCL__UART4_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__UART4_DCE_RX /;"	d
MX7D_PAD_I2C2_SCL__UART4_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__UART4_DTE_TX /;"	d
MX7D_PAD_I2C2_SCL__WDOG3_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SCL__WDOG3_WDOG_B /;"	d
MX7D_PAD_I2C2_SDA__CCM_ENET_REF_CLK3	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__CCM_ENET_REF_CLK3 /;"	d
MX7D_PAD_I2C2_SDA__ECSPI3_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__ECSPI3_SS0 /;"	d
MX7D_PAD_I2C2_SDA__GPIO4_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__GPIO4_IO11 /;"	d
MX7D_PAD_I2C2_SDA__I2C2_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__I2C2_SDA /;"	d
MX7D_PAD_I2C2_SDA__SD3_WP	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__SD3_WP /;"	d
MX7D_PAD_I2C2_SDA__UART4_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__UART4_DCE_TX /;"	d
MX7D_PAD_I2C2_SDA__UART4_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__UART4_DTE_RX /;"	d
MX7D_PAD_I2C2_SDA__WDOG3_WDOG_RST_B_DEB	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C2_SDA__WDOG3_WDOG_RST_B_DEB /;"	d
MX7D_PAD_I2C3_SCL__CSI_VSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__CSI_VSYNC /;"	d
MX7D_PAD_I2C3_SCL__EPDC_BDR0	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__EPDC_BDR0 /;"	d
MX7D_PAD_I2C3_SCL__FLEXCAN2_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__FLEXCAN2_RX /;"	d
MX7D_PAD_I2C3_SCL__GPIO4_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__GPIO4_IO12 /;"	d
MX7D_PAD_I2C3_SCL__I2C3_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__I2C3_SCL /;"	d
MX7D_PAD_I2C3_SCL__SDMA_EXT_EVENT0	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__SDMA_EXT_EVENT0 /;"	d
MX7D_PAD_I2C3_SCL__UART5_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__UART5_DCE_CTS /;"	d
MX7D_PAD_I2C3_SCL__UART5_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SCL__UART5_DTE_RTS /;"	d
MX7D_PAD_I2C3_SDA__CSI_HSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__CSI_HSYNC /;"	d
MX7D_PAD_I2C3_SDA__EPDC_BDR1	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__EPDC_BDR1 /;"	d
MX7D_PAD_I2C3_SDA__FLEXCAN2_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__FLEXCAN2_TX /;"	d
MX7D_PAD_I2C3_SDA__GPIO4_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__GPIO4_IO13 /;"	d
MX7D_PAD_I2C3_SDA__I2C3_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__I2C3_SDA /;"	d
MX7D_PAD_I2C3_SDA__SDMA_EXT_EVENT1	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__SDMA_EXT_EVENT1 /;"	d
MX7D_PAD_I2C3_SDA__UART5_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__UART5_DCE_RTS /;"	d
MX7D_PAD_I2C3_SDA__UART5_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C3_SDA__UART5_DTE_CTS /;"	d
MX7D_PAD_I2C4_SCL__CSI_PIXCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__CSI_PIXCLK /;"	d
MX7D_PAD_I2C4_SCL__EPDC_VCOM0	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__EPDC_VCOM0 /;"	d
MX7D_PAD_I2C4_SCL__GPIO4_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__GPIO4_IO14 /;"	d
MX7D_PAD_I2C4_SCL__I2C4_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__I2C4_SCL /;"	d
MX7D_PAD_I2C4_SCL__UART5_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__UART5_DCE_RX /;"	d
MX7D_PAD_I2C4_SCL__UART5_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__UART5_DTE_TX /;"	d
MX7D_PAD_I2C4_SCL__USB_OTG1_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__USB_OTG1_ID /;"	d
MX7D_PAD_I2C4_SCL__WDOG4_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SCL__WDOG4_WDOG_B /;"	d
MX7D_PAD_I2C4_SDA__CSI_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__CSI_MCLK /;"	d
MX7D_PAD_I2C4_SDA__EPDC_VCOM1	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__EPDC_VCOM1 /;"	d
MX7D_PAD_I2C4_SDA__GPIO4_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__GPIO4_IO15 /;"	d
MX7D_PAD_I2C4_SDA__I2C4_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__I2C4_SDA /;"	d
MX7D_PAD_I2C4_SDA__UART5_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__UART5_DCE_TX /;"	d
MX7D_PAD_I2C4_SDA__UART5_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__UART5_DTE_RX /;"	d
MX7D_PAD_I2C4_SDA__USB_OTG2_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__USB_OTG2_ID /;"	d
MX7D_PAD_I2C4_SDA__WDOG4_WDOG_RST_B_DEB	imx7d-pinfunc.h	/^#define MX7D_PAD_I2C4_SDA__WDOG4_WDOG_RST_B_DEB /;"	d
MX7D_PAD_LCD_CLK__CSI_DATA16	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__CSI_DATA16 /;"	d
MX7D_PAD_LCD_CLK__ECSPI4_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__ECSPI4_MISO /;"	d
MX7D_PAD_LCD_CLK__ENET1_1588_EVENT2_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__ENET1_1588_EVENT2_IN /;"	d
MX7D_PAD_LCD_CLK__GPIO3_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__GPIO3_IO0 /;"	d
MX7D_PAD_LCD_CLK__LCD_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__LCD_CLK /;"	d
MX7D_PAD_LCD_CLK__UART2_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__UART2_DCE_RX /;"	d
MX7D_PAD_LCD_CLK__UART2_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_CLK__UART2_DTE_TX /;"	d
MX7D_PAD_LCD_DATA00__CSI_DATA20	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA00__CSI_DATA20 /;"	d
MX7D_PAD_LCD_DATA00__EIM_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA00__EIM_DATA0 /;"	d
MX7D_PAD_LCD_DATA00__GPIO3_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA00__GPIO3_IO5 /;"	d
MX7D_PAD_LCD_DATA00__GPT1_COMPARE2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA00__GPT1_COMPARE2 /;"	d
MX7D_PAD_LCD_DATA00__LCD_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA00__LCD_DATA0 /;"	d
MX7D_PAD_LCD_DATA00__SRC_BOOT_CFG0	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA00__SRC_BOOT_CFG0 /;"	d
MX7D_PAD_LCD_DATA01__CSI_DATA21	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA01__CSI_DATA21 /;"	d
MX7D_PAD_LCD_DATA01__EIM_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA01__EIM_DATA1 /;"	d
MX7D_PAD_LCD_DATA01__GPIO3_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA01__GPIO3_IO6 /;"	d
MX7D_PAD_LCD_DATA01__GPT1_COMPARE3	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA01__GPT1_COMPARE3 /;"	d
MX7D_PAD_LCD_DATA01__LCD_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA01__LCD_DATA1 /;"	d
MX7D_PAD_LCD_DATA01__SRC_BOOT_CFG1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA01__SRC_BOOT_CFG1 /;"	d
MX7D_PAD_LCD_DATA02__CSI_DATA22	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA02__CSI_DATA22 /;"	d
MX7D_PAD_LCD_DATA02__EIM_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA02__EIM_DATA2 /;"	d
MX7D_PAD_LCD_DATA02__GPIO3_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA02__GPIO3_IO7 /;"	d
MX7D_PAD_LCD_DATA02__GPT1_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA02__GPT1_CLK /;"	d
MX7D_PAD_LCD_DATA02__LCD_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA02__LCD_DATA2 /;"	d
MX7D_PAD_LCD_DATA02__SRC_BOOT_CFG2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA02__SRC_BOOT_CFG2 /;"	d
MX7D_PAD_LCD_DATA03__CSI_DATA23	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA03__CSI_DATA23 /;"	d
MX7D_PAD_LCD_DATA03__EIM_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA03__EIM_DATA3 /;"	d
MX7D_PAD_LCD_DATA03__GPIO3_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA03__GPIO3_IO8 /;"	d
MX7D_PAD_LCD_DATA03__GPT1_CAPTURE1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA03__GPT1_CAPTURE1 /;"	d
MX7D_PAD_LCD_DATA03__LCD_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA03__LCD_DATA3 /;"	d
MX7D_PAD_LCD_DATA03__SRC_BOOT_CFG3	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA03__SRC_BOOT_CFG3 /;"	d
MX7D_PAD_LCD_DATA04__CSI_VSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA04__CSI_VSYNC /;"	d
MX7D_PAD_LCD_DATA04__EIM_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA04__EIM_DATA4 /;"	d
MX7D_PAD_LCD_DATA04__GPIO3_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA04__GPIO3_IO9 /;"	d
MX7D_PAD_LCD_DATA04__GPT1_CAPTURE2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA04__GPT1_CAPTURE2 /;"	d
MX7D_PAD_LCD_DATA04__LCD_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA04__LCD_DATA4 /;"	d
MX7D_PAD_LCD_DATA04__SRC_BOOT_CFG4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA04__SRC_BOOT_CFG4 /;"	d
MX7D_PAD_LCD_DATA05__CSI_HSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA05__CSI_HSYNC /;"	d
MX7D_PAD_LCD_DATA05__EIM_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA05__EIM_DATA5 /;"	d
MX7D_PAD_LCD_DATA05__GPIO3_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA05__GPIO3_IO10 /;"	d
MX7D_PAD_LCD_DATA05__LCD_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA05__LCD_DATA5 /;"	d
MX7D_PAD_LCD_DATA05__SRC_BOOT_CFG5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA05__SRC_BOOT_CFG5 /;"	d
MX7D_PAD_LCD_DATA06__CSI_PIXCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA06__CSI_PIXCLK /;"	d
MX7D_PAD_LCD_DATA06__EIM_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA06__EIM_DATA6 /;"	d
MX7D_PAD_LCD_DATA06__GPIO3_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA06__GPIO3_IO11 /;"	d
MX7D_PAD_LCD_DATA06__LCD_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA06__LCD_DATA6 /;"	d
MX7D_PAD_LCD_DATA06__SRC_BOOT_CFG6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA06__SRC_BOOT_CFG6 /;"	d
MX7D_PAD_LCD_DATA07__CSI_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA07__CSI_MCLK /;"	d
MX7D_PAD_LCD_DATA07__EIM_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA07__EIM_DATA7 /;"	d
MX7D_PAD_LCD_DATA07__GPIO3_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA07__GPIO3_IO12 /;"	d
MX7D_PAD_LCD_DATA07__LCD_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA07__LCD_DATA7 /;"	d
MX7D_PAD_LCD_DATA07__SRC_BOOT_CFG7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA07__SRC_BOOT_CFG7 /;"	d
MX7D_PAD_LCD_DATA08__CSI_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA08__CSI_DATA9 /;"	d
MX7D_PAD_LCD_DATA08__EIM_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA08__EIM_DATA8 /;"	d
MX7D_PAD_LCD_DATA08__GPIO3_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA08__GPIO3_IO13 /;"	d
MX7D_PAD_LCD_DATA08__LCD_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA08__LCD_DATA8 /;"	d
MX7D_PAD_LCD_DATA08__SRC_BOOT_CFG8	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA08__SRC_BOOT_CFG8 /;"	d
MX7D_PAD_LCD_DATA09__CSI_DATA8	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA09__CSI_DATA8 /;"	d
MX7D_PAD_LCD_DATA09__EIM_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA09__EIM_DATA9 /;"	d
MX7D_PAD_LCD_DATA09__GPIO3_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA09__GPIO3_IO14 /;"	d
MX7D_PAD_LCD_DATA09__LCD_DATA9	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA09__LCD_DATA9 /;"	d
MX7D_PAD_LCD_DATA09__SRC_BOOT_CFG9	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA09__SRC_BOOT_CFG9 /;"	d
MX7D_PAD_LCD_DATA10__CSI_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA10__CSI_DATA7 /;"	d
MX7D_PAD_LCD_DATA10__EIM_DATA10	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA10__EIM_DATA10 /;"	d
MX7D_PAD_LCD_DATA10__GPIO3_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA10__GPIO3_IO15 /;"	d
MX7D_PAD_LCD_DATA10__LCD_DATA10	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA10__LCD_DATA10 /;"	d
MX7D_PAD_LCD_DATA10__SRC_BOOT_CFG10	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA10__SRC_BOOT_CFG10 /;"	d
MX7D_PAD_LCD_DATA11__CSI_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA11__CSI_DATA6 /;"	d
MX7D_PAD_LCD_DATA11__EIM_DATA11	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA11__EIM_DATA11 /;"	d
MX7D_PAD_LCD_DATA11__GPIO3_IO16	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA11__GPIO3_IO16 /;"	d
MX7D_PAD_LCD_DATA11__LCD_DATA11	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA11__LCD_DATA11 /;"	d
MX7D_PAD_LCD_DATA11__SRC_BOOT_CFG11	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA11__SRC_BOOT_CFG11 /;"	d
MX7D_PAD_LCD_DATA12__CSI_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA12__CSI_DATA5 /;"	d
MX7D_PAD_LCD_DATA12__EIM_DATA12	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA12__EIM_DATA12 /;"	d
MX7D_PAD_LCD_DATA12__GPIO3_IO17	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA12__GPIO3_IO17 /;"	d
MX7D_PAD_LCD_DATA12__LCD_DATA12	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA12__LCD_DATA12 /;"	d
MX7D_PAD_LCD_DATA12__SRC_BOOT_CFG12	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA12__SRC_BOOT_CFG12 /;"	d
MX7D_PAD_LCD_DATA13__CSI_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA13__CSI_DATA4 /;"	d
MX7D_PAD_LCD_DATA13__EIM_DATA13	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA13__EIM_DATA13 /;"	d
MX7D_PAD_LCD_DATA13__GPIO3_IO18	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA13__GPIO3_IO18 /;"	d
MX7D_PAD_LCD_DATA13__LCD_DATA13	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA13__LCD_DATA13 /;"	d
MX7D_PAD_LCD_DATA13__SRC_BOOT_CFG13	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA13__SRC_BOOT_CFG13 /;"	d
MX7D_PAD_LCD_DATA14__CSI_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA14__CSI_DATA3 /;"	d
MX7D_PAD_LCD_DATA14__EIM_DATA14	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA14__EIM_DATA14 /;"	d
MX7D_PAD_LCD_DATA14__GPIO3_IO19	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA14__GPIO3_IO19 /;"	d
MX7D_PAD_LCD_DATA14__LCD_DATA14	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA14__LCD_DATA14 /;"	d
MX7D_PAD_LCD_DATA14__SRC_BOOT_CFG14	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA14__SRC_BOOT_CFG14 /;"	d
MX7D_PAD_LCD_DATA15__CSI_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA15__CSI_DATA2 /;"	d
MX7D_PAD_LCD_DATA15__EIM_DATA15	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA15__EIM_DATA15 /;"	d
MX7D_PAD_LCD_DATA15__GPIO3_IO20	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA15__GPIO3_IO20 /;"	d
MX7D_PAD_LCD_DATA15__LCD_DATA15	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA15__LCD_DATA15 /;"	d
MX7D_PAD_LCD_DATA15__SRC_BOOT_CFG15	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA15__SRC_BOOT_CFG15 /;"	d
MX7D_PAD_LCD_DATA16__CSI_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA16__CSI_DATA1 /;"	d
MX7D_PAD_LCD_DATA16__EIM_CRE	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA16__EIM_CRE /;"	d
MX7D_PAD_LCD_DATA16__FLEXTIMER1_CH4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA16__FLEXTIMER1_CH4 /;"	d
MX7D_PAD_LCD_DATA16__GPIO3_IO21	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA16__GPIO3_IO21 /;"	d
MX7D_PAD_LCD_DATA16__LCD_DATA16	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA16__LCD_DATA16 /;"	d
MX7D_PAD_LCD_DATA16__SRC_BOOT_CFG16	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA16__SRC_BOOT_CFG16 /;"	d
MX7D_PAD_LCD_DATA17__CSI_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA17__CSI_DATA0 /;"	d
MX7D_PAD_LCD_DATA17__EIM_ACLK_FREERUN	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA17__EIM_ACLK_FREERUN /;"	d
MX7D_PAD_LCD_DATA17__FLEXTIMER1_CH5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA17__FLEXTIMER1_CH5 /;"	d
MX7D_PAD_LCD_DATA17__GPIO3_IO22	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA17__GPIO3_IO22 /;"	d
MX7D_PAD_LCD_DATA17__LCD_DATA17	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA17__LCD_DATA17 /;"	d
MX7D_PAD_LCD_DATA17__SRC_BOOT_CFG17	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA17__SRC_BOOT_CFG17 /;"	d
MX7D_PAD_LCD_DATA18__ARM_PLATFORM_EVENTO	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__ARM_PLATFORM_EVENTO /;"	d
MX7D_PAD_LCD_DATA18__CSI_DATA15	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__CSI_DATA15 /;"	d
MX7D_PAD_LCD_DATA18__EIM_CS2_B	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__EIM_CS2_B /;"	d
MX7D_PAD_LCD_DATA18__FLEXTIMER1_CH6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__FLEXTIMER1_CH6 /;"	d
MX7D_PAD_LCD_DATA18__GPIO3_IO23	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__GPIO3_IO23 /;"	d
MX7D_PAD_LCD_DATA18__LCD_DATA18	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__LCD_DATA18 /;"	d
MX7D_PAD_LCD_DATA18__SRC_BOOT_CFG18	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA18__SRC_BOOT_CFG18 /;"	d
MX7D_PAD_LCD_DATA19__CSI_DATA14	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA19__CSI_DATA14 /;"	d
MX7D_PAD_LCD_DATA19__EIM_CS3_B	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA19__EIM_CS3_B /;"	d
MX7D_PAD_LCD_DATA19__FLEXTIMER1_CH7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA19__FLEXTIMER1_CH7 /;"	d
MX7D_PAD_LCD_DATA19__GPIO3_IO24	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA19__GPIO3_IO24 /;"	d
MX7D_PAD_LCD_DATA19__LCD_DATA19	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA19__LCD_DATA19 /;"	d
MX7D_PAD_LCD_DATA19__SRC_BOOT_CFG19	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA19__SRC_BOOT_CFG19 /;"	d
MX7D_PAD_LCD_DATA20__CSI_DATA13	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__CSI_DATA13 /;"	d
MX7D_PAD_LCD_DATA20__EIM_ADDR23	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__EIM_ADDR23 /;"	d
MX7D_PAD_LCD_DATA20__ENET1_1588_EVENT2_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__ENET1_1588_EVENT2_OUT /;"	d
MX7D_PAD_LCD_DATA20__FLEXTIMER2_CH4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__FLEXTIMER2_CH4 /;"	d
MX7D_PAD_LCD_DATA20__GPIO3_IO25	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__GPIO3_IO25 /;"	d
MX7D_PAD_LCD_DATA20__I2C3_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__I2C3_SCL /;"	d
MX7D_PAD_LCD_DATA20__LCD_DATA20	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA20__LCD_DATA20 /;"	d
MX7D_PAD_LCD_DATA21__CSI_DATA12	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__CSI_DATA12 /;"	d
MX7D_PAD_LCD_DATA21__EIM_ADDR24	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__EIM_ADDR24 /;"	d
MX7D_PAD_LCD_DATA21__ENET1_1588_EVENT3_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__ENET1_1588_EVENT3_OUT /;"	d
MX7D_PAD_LCD_DATA21__FLEXTIMER2_CH5	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__FLEXTIMER2_CH5 /;"	d
MX7D_PAD_LCD_DATA21__GPIO3_IO26	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__GPIO3_IO26 /;"	d
MX7D_PAD_LCD_DATA21__I2C3_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__I2C3_SDA /;"	d
MX7D_PAD_LCD_DATA21__LCD_DATA21	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA21__LCD_DATA21 /;"	d
MX7D_PAD_LCD_DATA22__CSI_DATA11	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__CSI_DATA11 /;"	d
MX7D_PAD_LCD_DATA22__EIM_ADDR25	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__EIM_ADDR25 /;"	d
MX7D_PAD_LCD_DATA22__ENET2_1588_EVENT2_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__ENET2_1588_EVENT2_OUT /;"	d
MX7D_PAD_LCD_DATA22__FLEXTIMER2_CH6	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__FLEXTIMER2_CH6 /;"	d
MX7D_PAD_LCD_DATA22__GPIO3_IO27	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__GPIO3_IO27 /;"	d
MX7D_PAD_LCD_DATA22__I2C4_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__I2C4_SCL /;"	d
MX7D_PAD_LCD_DATA22__LCD_DATA22	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA22__LCD_DATA22 /;"	d
MX7D_PAD_LCD_DATA23__CSI_DATA10	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__CSI_DATA10 /;"	d
MX7D_PAD_LCD_DATA23__EIM_ADDR26	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__EIM_ADDR26 /;"	d
MX7D_PAD_LCD_DATA23__ENET2_1588_EVENT3_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__ENET2_1588_EVENT3_OUT /;"	d
MX7D_PAD_LCD_DATA23__FLEXTIMER2_CH7	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__FLEXTIMER2_CH7 /;"	d
MX7D_PAD_LCD_DATA23__GPIO3_IO28	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__GPIO3_IO28 /;"	d
MX7D_PAD_LCD_DATA23__I2C4_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__I2C4_SDA /;"	d
MX7D_PAD_LCD_DATA23__LCD_DATA23	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_DATA23__LCD_DATA23 /;"	d
MX7D_PAD_LCD_ENABLE__CSI_DATA17	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__CSI_DATA17 /;"	d
MX7D_PAD_LCD_ENABLE__ECSPI4_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__ECSPI4_MOSI /;"	d
MX7D_PAD_LCD_ENABLE__ENET1_1588_EVENT3_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__ENET1_1588_EVENT3_IN /;"	d
MX7D_PAD_LCD_ENABLE__GPIO3_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__GPIO3_IO1 /;"	d
MX7D_PAD_LCD_ENABLE__LCD_ENABLE	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__LCD_ENABLE /;"	d
MX7D_PAD_LCD_ENABLE__UART2_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__UART2_DCE_TX /;"	d
MX7D_PAD_LCD_ENABLE__UART2_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_ENABLE__UART2_DTE_RX /;"	d
MX7D_PAD_LCD_HSYNC__CSI_DATA18	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__CSI_DATA18 /;"	d
MX7D_PAD_LCD_HSYNC__ECSPI4_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__ECSPI4_SCLK /;"	d
MX7D_PAD_LCD_HSYNC__ENET2_1588_EVENT2_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__ENET2_1588_EVENT2_IN /;"	d
MX7D_PAD_LCD_HSYNC__GPIO3_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__GPIO3_IO2 /;"	d
MX7D_PAD_LCD_HSYNC__LCD_HSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__LCD_HSYNC /;"	d
MX7D_PAD_LCD_HSYNC__UART2_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__UART2_DCE_RTS /;"	d
MX7D_PAD_LCD_HSYNC__UART2_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_HSYNC__UART2_DTE_CTS /;"	d
MX7D_PAD_LCD_RESET__ARM_PLATFORM_EVENTI	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_RESET__ARM_PLATFORM_EVENTI /;"	d
MX7D_PAD_LCD_RESET__CSI_FIELD	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_RESET__CSI_FIELD /;"	d
MX7D_PAD_LCD_RESET__EIM_DTACK_B	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_RESET__EIM_DTACK_B /;"	d
MX7D_PAD_LCD_RESET__GPIO3_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_RESET__GPIO3_IO4 /;"	d
MX7D_PAD_LCD_RESET__GPT1_COMPARE1	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_RESET__GPT1_COMPARE1 /;"	d
MX7D_PAD_LCD_RESET__LCD_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_RESET__LCD_RESET /;"	d
MX7D_PAD_LCD_VSYNC__CSI_DATA19	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__CSI_DATA19 /;"	d
MX7D_PAD_LCD_VSYNC__ECSPI4_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__ECSPI4_SS0 /;"	d
MX7D_PAD_LCD_VSYNC__ENET2_1588_EVENT3_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__ENET2_1588_EVENT3_IN /;"	d
MX7D_PAD_LCD_VSYNC__GPIO3_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__GPIO3_IO3 /;"	d
MX7D_PAD_LCD_VSYNC__LCD_VSYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__LCD_VSYNC /;"	d
MX7D_PAD_LCD_VSYNC__UART2_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__UART2_DCE_CTS /;"	d
MX7D_PAD_LCD_VSYNC__UART2_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LCD_VSYNC__UART2_DTE_RTS /;"	d
MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO00__GPIO1_IO0 /;"	d
MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO00__PWM4_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_ANY /;"	d
MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG_B /;"	d
MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO00__WDOG1_WDOG__RST_B_DEB /;"	d
MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO01__ANATOP_24M_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO01__CCM_ENET_REF_CLK3 /;"	d
MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO01__GPIO1_IO1 /;"	d
MX7D_PAD_LPSR_GPIO1_IO01__OBSERVE0_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO01__OBSERVE0_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO01__PWM1_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO01__SAI1_MCLK /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__CCM_CLKO1	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__CCM_CLKO1 /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__CCM_ENET_REF_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__CCM_ENET_REF_CLK1 /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__GPIO1_IO2 /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__OBSERVE1_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__OBSERVE1_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__PWM2_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__PWM2_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__SAI2_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__SAI2_MCLK /;"	d
MX7D_PAD_LPSR_GPIO1_IO02__USB_OTG1_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO02__USB_OTG1_ID /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__CCM_CLKO2	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__CCM_CLKO2 /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__CCM_ENET_REF_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__CCM_ENET_REF_CLK2 /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__GPIO1_IO3 /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__OBSERVE2_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__OBSERVE2_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__PWM3_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__PWM3_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__SAI3_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__SAI3_MCLK /;"	d
MX7D_PAD_LPSR_GPIO1_IO03__USB_OTG2_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO03__USB_OTG2_ID /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__FLEXTIMER1_CH4	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__FLEXTIMER1_CH4 /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__GPIO1_IO4 /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__I2C1_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__I2C1_SCL /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__OBSERVE3_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__OBSERVE3_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__UART5_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__UART5_DCE_CTS /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__UART5_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__UART5_DTE_RTS /;"	d
MX7D_PAD_LPSR_GPIO1_IO04__USB_OTG1_OC	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO04__USB_OTG1_OC /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__FLEXTIMER1_CH5	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__FLEXTIMER1_CH5 /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__GPIO1_IO5 /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__I2C1_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__I2C1_SDA /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__OBSERVE4_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__OBSERVE4_OUT /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__UART5_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__UART5_DCE_RTS /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__UART5_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__UART5_DTE_CTS /;"	d
MX7D_PAD_LPSR_GPIO1_IO05__USB_OTG1_PWR	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO05__USB_OTG1_PWR /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__CCM_WAIT	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__CCM_WAIT /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__FLEXTIMER1_CH6	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__FLEXTIMER1_CH6 /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__GPIO1_IO6 /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__I2C2_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__I2C2_SCL /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__KPP_ROW4	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__KPP_ROW4 /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__UART5_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__UART5_DCE_RX /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__UART5_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__UART5_DTE_TX /;"	d
MX7D_PAD_LPSR_GPIO1_IO06__USB_OTG2_OC	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO06__USB_OTG2_OC /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__CCM_STOP	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__CCM_STOP /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__FLEXTIMER1_CH7	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__FLEXTIMER1_CH7 /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__GPIO1_IO7 /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__I2C2_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__I2C2_SDA /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__KPP_COL4	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__KPP_COL4 /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__UART5_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__UART5_DCE_TX /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__UART5_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__UART5_DTE_RX /;"	d
MX7D_PAD_LPSR_GPIO1_IO07__USB_OTG2_PWR	imx7d-pinfunc.h	/^#define MX7D_PAD_LPSR_GPIO1_IO07__USB_OTG2_PWR /;"	d
MX7D_PAD_SAI1_MCLK__CCM_PMIC_READY	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__CCM_PMIC_READY /;"	d
MX7D_PAD_SAI1_MCLK__FLEXTIMER2_PHB	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__FLEXTIMER2_PHB /;"	d
MX7D_PAD_SAI1_MCLK__GPIO6_IO18	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__GPIO6_IO18 /;"	d
MX7D_PAD_SAI1_MCLK__NAND_WP_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__NAND_WP_B /;"	d
MX7D_PAD_SAI1_MCLK__SAI1_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__SAI1_MCLK /;"	d
MX7D_PAD_SAI1_MCLK__SAI2_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__SAI2_MCLK /;"	d
MX7D_PAD_SAI1_MCLK__SRC_TESTER_ACK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_MCLK__SRC_TESTER_ACK /;"	d
MX7D_PAD_SAI1_RX_BCLK__FLEXTIMER2_PHA	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__FLEXTIMER2_PHA /;"	d
MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__GPIO6_IO17 /;"	d
MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__I2C4_SDA /;"	d
MX7D_PAD_SAI1_RX_BCLK__MQS_LEFT	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__MQS_LEFT /;"	d
MX7D_PAD_SAI1_RX_BCLK__NAND_CE3_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__NAND_CE3_B /;"	d
MX7D_PAD_SAI1_RX_BCLK__SAI1_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__SAI1_RX_BCLK /;"	d
MX7D_PAD_SAI1_RX_BCLK__SAI2_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__SAI2_RX_BCLK /;"	d
MX7D_PAD_SAI1_RX_BCLK__SRC_CA7_RESET_B1	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_BCLK__SRC_CA7_RESET_B1 /;"	d
MX7D_PAD_SAI1_RX_DATA__FLEXCAN1_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__FLEXCAN1_RX /;"	d
MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__GPIO6_IO12 /;"	d
MX7D_PAD_SAI1_RX_DATA__NAND_CE1_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__NAND_CE1_B /;"	d
MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__SAI1_RX_DATA0 /;"	d
MX7D_PAD_SAI1_RX_DATA__SIM1_PORT1_TRXD	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__SIM1_PORT1_TRXD /;"	d
MX7D_PAD_SAI1_RX_DATA__SRC_ANY_PU_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__SRC_ANY_PU_RESET /;"	d
MX7D_PAD_SAI1_RX_DATA__UART5_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__UART5_DCE_RX /;"	d
MX7D_PAD_SAI1_RX_DATA__UART5_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_DATA__UART5_DTE_TX /;"	d
MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__GPIO6_IO16 /;"	d
MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__I2C4_SCL /;"	d
MX7D_PAD_SAI1_RX_SYNC__MQS_RIGHT	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__MQS_RIGHT /;"	d
MX7D_PAD_SAI1_RX_SYNC__NAND_CE2_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__NAND_CE2_B /;"	d
MX7D_PAD_SAI1_RX_SYNC__SAI1_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__SAI1_RX_SYNC /;"	d
MX7D_PAD_SAI1_RX_SYNC__SAI2_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__SAI2_RX_SYNC /;"	d
MX7D_PAD_SAI1_RX_SYNC__SIM1_PORT1_PD	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__SIM1_PORT1_PD /;"	d
MX7D_PAD_SAI1_RX_SYNC__SRC_CA7_RESET_B0	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_RX_SYNC__SRC_CA7_RESET_B0 /;"	d
MX7D_PAD_SAI1_TX_BCLK__FLEXCAN1_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__FLEXCAN1_TX /;"	d
MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__GPIO6_IO13 /;"	d
MX7D_PAD_SAI1_TX_BCLK__NAND_CE0_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__NAND_CE0_B /;"	d
MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__SAI1_TX_BCLK /;"	d
MX7D_PAD_SAI1_TX_BCLK__SIM1_PORT1_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__SIM1_PORT1_CLK /;"	d
MX7D_PAD_SAI1_TX_BCLK__SRC_EARLY_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__SRC_EARLY_RESET /;"	d
MX7D_PAD_SAI1_TX_BCLK__UART5_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__UART5_DCE_TX /;"	d
MX7D_PAD_SAI1_TX_BCLK__UART5_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_BCLK__UART5_DTE_RX /;"	d
MX7D_PAD_SAI1_TX_DATA__FLEXCAN2_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__FLEXCAN2_TX /;"	d
MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__GPIO6_IO15 /;"	d
MX7D_PAD_SAI1_TX_DATA__NAND_READY_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__NAND_READY_B /;"	d
MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__SAI1_TX_DATA0 /;"	d
MX7D_PAD_SAI1_TX_DATA__SIM1_PORT1_SVEN	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__SIM1_PORT1_SVEN /;"	d
MX7D_PAD_SAI1_TX_DATA__SRC_SYSTEM_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__SRC_SYSTEM_RESET /;"	d
MX7D_PAD_SAI1_TX_DATA__UART5_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__UART5_DCE_RTS /;"	d
MX7D_PAD_SAI1_TX_DATA__UART5_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_DATA__UART5_DTE_CTS /;"	d
MX7D_PAD_SAI1_TX_SYNC__FLEXCAN2_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__FLEXCAN2_RX /;"	d
MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__GPIO6_IO14 /;"	d
MX7D_PAD_SAI1_TX_SYNC__NAND_DQS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__NAND_DQS /;"	d
MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__SAI1_TX_SYNC /;"	d
MX7D_PAD_SAI1_TX_SYNC__SIM1_PORT1_RST_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__SIM1_PORT1_RST_B /;"	d
MX7D_PAD_SAI1_TX_SYNC__SRC_INT_BOOT	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__SRC_INT_BOOT /;"	d
MX7D_PAD_SAI1_TX_SYNC__UART5_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__UART5_DCE_CTS /;"	d
MX7D_PAD_SAI1_TX_SYNC__UART5_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI1_TX_SYNC__UART5_DTE_RTS /;"	d
MX7D_PAD_SAI2_RX_DATA__ECSPI3_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__ECSPI3_SCLK /;"	d
MX7D_PAD_SAI2_RX_DATA__FLEXTIMER2_CH6	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__FLEXTIMER2_CH6 /;"	d
MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__GPIO6_IO21 /;"	d
MX7D_PAD_SAI2_RX_DATA__KPP_COL7	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__KPP_COL7 /;"	d
MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__SAI2_RX_DATA0 /;"	d
MX7D_PAD_SAI2_RX_DATA__UART2_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__UART2_DCE_CTS /;"	d
MX7D_PAD_SAI2_RX_DATA__UART2_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__UART2_DTE_RTS /;"	d
MX7D_PAD_SAI2_RX_DATA__UART4_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__UART4_DCE_CTS /;"	d
MX7D_PAD_SAI2_RX_DATA__UART4_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_RX_DATA__UART4_DTE_RTS /;"	d
MX7D_PAD_SAI2_TX_BCLK__ECSPI3_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__ECSPI3_MOSI /;"	d
MX7D_PAD_SAI2_TX_BCLK__FLEXTIMER2_CH5	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__FLEXTIMER2_CH5 /;"	d
MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__GPIO6_IO20 /;"	d
MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__SAI2_TX_BCLK /;"	d
MX7D_PAD_SAI2_TX_BCLK__UART1_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__UART1_DCE_RTS /;"	d
MX7D_PAD_SAI2_TX_BCLK__UART1_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__UART1_DTE_CTS /;"	d
MX7D_PAD_SAI2_TX_BCLK__UART4_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__UART4_DCE_TX /;"	d
MX7D_PAD_SAI2_TX_BCLK__UART4_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_BCLK__UART4_DTE_RX /;"	d
MX7D_PAD_SAI2_TX_DATA__ECSPI3_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__ECSPI3_SS0 /;"	d
MX7D_PAD_SAI2_TX_DATA__FLEXTIMER2_CH7	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__FLEXTIMER2_CH7 /;"	d
MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__GPIO6_IO22 /;"	d
MX7D_PAD_SAI2_TX_DATA__KPP_ROW7	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__KPP_ROW7 /;"	d
MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__SAI2_TX_DATA0 /;"	d
MX7D_PAD_SAI2_TX_DATA__UART2_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__UART2_DCE_RTS /;"	d
MX7D_PAD_SAI2_TX_DATA__UART2_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__UART2_DTE_CTS /;"	d
MX7D_PAD_SAI2_TX_DATA__UART4_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__UART4_DCE_RTS /;"	d
MX7D_PAD_SAI2_TX_DATA__UART4_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_DATA__UART4_DTE_CTS /;"	d
MX7D_PAD_SAI2_TX_SYNC__ECSPI3_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__ECSPI3_MISO /;"	d
MX7D_PAD_SAI2_TX_SYNC__FLEXTIMER2_CH4	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__FLEXTIMER2_CH4 /;"	d
MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__GPIO6_IO19 /;"	d
MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__SAI2_TX_SYNC /;"	d
MX7D_PAD_SAI2_TX_SYNC__UART1_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__UART1_DCE_CTS /;"	d
MX7D_PAD_SAI2_TX_SYNC__UART1_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__UART1_DTE_RTS /;"	d
MX7D_PAD_SAI2_TX_SYNC__UART4_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__UART4_DCE_RX /;"	d
MX7D_PAD_SAI2_TX_SYNC__UART4_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SAI2_TX_SYNC__UART4_DTE_TX /;"	d
MX7D_PAD_SD1_CD_B__CCM_CLKO1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__CCM_CLKO1 /;"	d
MX7D_PAD_SD1_CD_B__ECSPI4_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__ECSPI4_MISO /;"	d
MX7D_PAD_SD1_CD_B__FLEXTIMER1_CH0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__FLEXTIMER1_CH0 /;"	d
MX7D_PAD_SD1_CD_B__GPIO5_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__GPIO5_IO0 /;"	d
MX7D_PAD_SD1_CD_B__SD1_CD_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__SD1_CD_B /;"	d
MX7D_PAD_SD1_CD_B__UART6_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__UART6_DCE_RX /;"	d
MX7D_PAD_SD1_CD_B__UART6_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CD_B__UART6_DTE_TX /;"	d
MX7D_PAD_SD1_CLK__ECSPI4_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__ECSPI4_SS0 /;"	d
MX7D_PAD_SD1_CLK__FLEXTIMER1_CH3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__FLEXTIMER1_CH3 /;"	d
MX7D_PAD_SD1_CLK__GPIO5_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__GPIO5_IO3 /;"	d
MX7D_PAD_SD1_CLK__SAI3_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__SAI3_RX_SYNC /;"	d
MX7D_PAD_SD1_CLK__SD1_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__SD1_CLK /;"	d
MX7D_PAD_SD1_CLK__UART6_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__UART6_DCE_CTS /;"	d
MX7D_PAD_SD1_CLK__UART6_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CLK__UART6_DTE_RTS /;"	d
MX7D_PAD_SD1_CMD__ECSPI4_SS1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CMD__ECSPI4_SS1 /;"	d
MX7D_PAD_SD1_CMD__FLEXTIMER2_CH0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CMD__FLEXTIMER2_CH0 /;"	d
MX7D_PAD_SD1_CMD__GPIO5_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CMD__GPIO5_IO4 /;"	d
MX7D_PAD_SD1_CMD__SAI3_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CMD__SAI3_RX_BCLK /;"	d
MX7D_PAD_SD1_CMD__SD1_CMD	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_CMD__SD1_CMD /;"	d
MX7D_PAD_SD1_DATA0__CCM_EXT_CLK1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__CCM_EXT_CLK1 /;"	d
MX7D_PAD_SD1_DATA0__ECSPI4_SS2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__ECSPI4_SS2 /;"	d
MX7D_PAD_SD1_DATA0__FLEXTIMER2_CH1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__FLEXTIMER2_CH1 /;"	d
MX7D_PAD_SD1_DATA0__GPIO5_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__GPIO5_IO5 /;"	d
MX7D_PAD_SD1_DATA0__SAI3_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__SAI3_RX_DATA0 /;"	d
MX7D_PAD_SD1_DATA0__SD1_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__SD1_DATA0 /;"	d
MX7D_PAD_SD1_DATA0__UART7_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__UART7_DCE_RX /;"	d
MX7D_PAD_SD1_DATA0__UART7_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA0__UART7_DTE_TX /;"	d
MX7D_PAD_SD1_DATA1__CCM_EXT_CLK2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__CCM_EXT_CLK2 /;"	d
MX7D_PAD_SD1_DATA1__ECSPI4_SS3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__ECSPI4_SS3 /;"	d
MX7D_PAD_SD1_DATA1__FLEXTIMER2_CH2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__FLEXTIMER2_CH2 /;"	d
MX7D_PAD_SD1_DATA1__GPIO5_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__GPIO5_IO6 /;"	d
MX7D_PAD_SD1_DATA1__SAI3_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__SAI3_TX_BCLK /;"	d
MX7D_PAD_SD1_DATA1__SD1_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__SD1_DATA1 /;"	d
MX7D_PAD_SD1_DATA1__UART7_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__UART7_DCE_TX /;"	d
MX7D_PAD_SD1_DATA1__UART7_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA1__UART7_DTE_RX /;"	d
MX7D_PAD_SD1_DATA2__CCM_EXT_CLK3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__CCM_EXT_CLK3 /;"	d
MX7D_PAD_SD1_DATA2__ECSPI4_RDY	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__ECSPI4_RDY /;"	d
MX7D_PAD_SD1_DATA2__FLEXTIMER2_CH3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__FLEXTIMER2_CH3 /;"	d
MX7D_PAD_SD1_DATA2__GPIO5_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__GPIO5_IO7 /;"	d
MX7D_PAD_SD1_DATA2__SAI3_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__SAI3_TX_SYNC /;"	d
MX7D_PAD_SD1_DATA2__SD1_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__SD1_DATA2 /;"	d
MX7D_PAD_SD1_DATA2__UART7_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__UART7_DCE_CTS /;"	d
MX7D_PAD_SD1_DATA2__UART7_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA2__UART7_DTE_RTS /;"	d
MX7D_PAD_SD1_DATA3__CCM_EXT_CLK4	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__CCM_EXT_CLK4 /;"	d
MX7D_PAD_SD1_DATA3__ECSPI3_SS1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__ECSPI3_SS1 /;"	d
MX7D_PAD_SD1_DATA3__FLEXTIMER1_PHA	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__FLEXTIMER1_PHA /;"	d
MX7D_PAD_SD1_DATA3__GPIO5_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__GPIO5_IO8 /;"	d
MX7D_PAD_SD1_DATA3__SAI3_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__SAI3_TX_DATA0 /;"	d
MX7D_PAD_SD1_DATA3__SD1_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__SD1_DATA3 /;"	d
MX7D_PAD_SD1_DATA3__UART7_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__UART7_DCE_RTS /;"	d
MX7D_PAD_SD1_DATA3__UART7_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_DATA3__UART7_DTE_CTS /;"	d
MX7D_PAD_SD1_RESET_B__ECSPI4_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__ECSPI4_SCLK /;"	d
MX7D_PAD_SD1_RESET_B__FLEXTIMER1_CH2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__FLEXTIMER1_CH2 /;"	d
MX7D_PAD_SD1_RESET_B__GPIO5_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__GPIO5_IO2 /;"	d
MX7D_PAD_SD1_RESET_B__SAI3_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__SAI3_MCLK /;"	d
MX7D_PAD_SD1_RESET_B__SD1_RESET_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__SD1_RESET_B /;"	d
MX7D_PAD_SD1_RESET_B__UART6_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__UART6_DCE_RTS /;"	d
MX7D_PAD_SD1_RESET_B__UART6_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_RESET_B__UART6_DTE_CTS /;"	d
MX7D_PAD_SD1_WP__CCM_CLKO2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__CCM_CLKO2 /;"	d
MX7D_PAD_SD1_WP__ECSPI4_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__ECSPI4_MOSI /;"	d
MX7D_PAD_SD1_WP__FLEXTIMER1_CH1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__FLEXTIMER1_CH1 /;"	d
MX7D_PAD_SD1_WP__GPIO5_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__GPIO5_IO1 /;"	d
MX7D_PAD_SD1_WP__SD1_WP	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__SD1_WP /;"	d
MX7D_PAD_SD1_WP__UART6_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__UART6_DCE_TX /;"	d
MX7D_PAD_SD1_WP__UART6_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD1_WP__UART6_DTE_RX /;"	d
MX7D_PAD_SD2_CD_B__ECSPI3_SS2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__ECSPI3_SS2 /;"	d
MX7D_PAD_SD2_CD_B__ENET1_MDIO	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__ENET1_MDIO /;"	d
MX7D_PAD_SD2_CD_B__ENET2_MDIO	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__ENET2_MDIO /;"	d
MX7D_PAD_SD2_CD_B__FLEXTIMER1_PHB	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__FLEXTIMER1_PHB /;"	d
MX7D_PAD_SD2_CD_B__GPIO5_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__GPIO5_IO9 /;"	d
MX7D_PAD_SD2_CD_B__SD2_CD_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__SD2_CD_B /;"	d
MX7D_PAD_SD2_CD_B__SDMA_EXT_EVENT0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CD_B__SDMA_EXT_EVENT0 /;"	d
MX7D_PAD_SD2_CLK__GPIO5_IO12	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CLK__GPIO5_IO12 /;"	d
MX7D_PAD_SD2_CLK__GPT4_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CLK__GPT4_CLK /;"	d
MX7D_PAD_SD2_CLK__MQS_RIGHT	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CLK__MQS_RIGHT /;"	d
MX7D_PAD_SD2_CLK__SAI2_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CLK__SAI2_RX_SYNC /;"	d
MX7D_PAD_SD2_CLK__SD2_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CLK__SD2_CLK /;"	d
MX7D_PAD_SD2_CMD__GPIO5_IO13	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CMD__GPIO5_IO13 /;"	d
MX7D_PAD_SD2_CMD__GPT4_CAPTURE1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CMD__GPT4_CAPTURE1 /;"	d
MX7D_PAD_SD2_CMD__MQS_LEFT	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CMD__MQS_LEFT /;"	d
MX7D_PAD_SD2_CMD__SAI2_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CMD__SAI2_RX_BCLK /;"	d
MX7D_PAD_SD2_CMD__SD2_CMD	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CMD__SD2_CMD /;"	d
MX7D_PAD_SD2_CMD__SIM2_PORT1_TRXD	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_CMD__SIM2_PORT1_TRXD /;"	d
MX7D_PAD_SD2_DATA0__GPIO5_IO14	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__GPIO5_IO14 /;"	d
MX7D_PAD_SD2_DATA0__GPT4_CAPTURE2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__GPT4_CAPTURE2 /;"	d
MX7D_PAD_SD2_DATA0__SAI2_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__SAI2_RX_DATA0 /;"	d
MX7D_PAD_SD2_DATA0__SD2_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__SD2_DATA0 /;"	d
MX7D_PAD_SD2_DATA0__SIM2_PORT1_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__SIM2_PORT1_CLK /;"	d
MX7D_PAD_SD2_DATA0__UART4_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__UART4_DCE_RX /;"	d
MX7D_PAD_SD2_DATA0__UART4_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA0__UART4_DTE_TX /;"	d
MX7D_PAD_SD2_DATA1__GPIO5_IO15	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__GPIO5_IO15 /;"	d
MX7D_PAD_SD2_DATA1__GPT4_COMPARE1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__GPT4_COMPARE1 /;"	d
MX7D_PAD_SD2_DATA1__SAI2_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__SAI2_TX_BCLK /;"	d
MX7D_PAD_SD2_DATA1__SD2_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__SD2_DATA1 /;"	d
MX7D_PAD_SD2_DATA1__SIM2_PORT1_RST_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__SIM2_PORT1_RST_B /;"	d
MX7D_PAD_SD2_DATA1__UART4_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__UART4_DCE_TX /;"	d
MX7D_PAD_SD2_DATA1__UART4_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA1__UART4_DTE_RX /;"	d
MX7D_PAD_SD2_DATA2__GPIO5_IO16	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__GPIO5_IO16 /;"	d
MX7D_PAD_SD2_DATA2__GPT4_COMPARE2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__GPT4_COMPARE2 /;"	d
MX7D_PAD_SD2_DATA2__SAI2_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__SAI2_TX_SYNC /;"	d
MX7D_PAD_SD2_DATA2__SD2_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__SD2_DATA2 /;"	d
MX7D_PAD_SD2_DATA2__SIM2_PORT1_SVEN	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__SIM2_PORT1_SVEN /;"	d
MX7D_PAD_SD2_DATA2__UART4_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__UART4_DCE_CTS /;"	d
MX7D_PAD_SD2_DATA2__UART4_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA2__UART4_DTE_RTS /;"	d
MX7D_PAD_SD2_DATA3__GPIO5_IO17	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__GPIO5_IO17 /;"	d
MX7D_PAD_SD2_DATA3__GPT4_COMPARE3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__GPT4_COMPARE3 /;"	d
MX7D_PAD_SD2_DATA3__SAI2_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__SAI2_TX_DATA0 /;"	d
MX7D_PAD_SD2_DATA3__SD2_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__SD2_DATA3 /;"	d
MX7D_PAD_SD2_DATA3__SIM2_PORT1_PD	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__SIM2_PORT1_PD /;"	d
MX7D_PAD_SD2_DATA3__UART4_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__UART4_DCE_RTS /;"	d
MX7D_PAD_SD2_DATA3__UART4_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_DATA3__UART4_DTE_CTS /;"	d
MX7D_PAD_SD2_RESET_B__ECSPI3_RDY	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_RESET_B__ECSPI3_RDY /;"	d
MX7D_PAD_SD2_RESET_B__GPIO5_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_RESET_B__GPIO5_IO11 /;"	d
MX7D_PAD_SD2_RESET_B__SAI2_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_RESET_B__SAI2_MCLK /;"	d
MX7D_PAD_SD2_RESET_B__SD2_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_RESET_B__SD2_RESET /;"	d
MX7D_PAD_SD2_RESET_B__SD2_RESET_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_RESET_B__SD2_RESET_B /;"	d
MX7D_PAD_SD2_RESET_B__USB_OTG2_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_RESET_B__USB_OTG2_ID /;"	d
MX7D_PAD_SD2_WP__ECSPI3_SS3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__ECSPI3_SS3 /;"	d
MX7D_PAD_SD2_WP__ENET1_MDC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__ENET1_MDC /;"	d
MX7D_PAD_SD2_WP__ENET2_MDC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__ENET2_MDC /;"	d
MX7D_PAD_SD2_WP__GPIO5_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__GPIO5_IO10 /;"	d
MX7D_PAD_SD2_WP__SD2_WP	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__SD2_WP /;"	d
MX7D_PAD_SD2_WP__SDMA_EXT_EVENT1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__SDMA_EXT_EVENT1 /;"	d
MX7D_PAD_SD2_WP__USB_OTG1_ID	imx7d-pinfunc.h	/^#define MX7D_PAD_SD2_WP__USB_OTG1_ID /;"	d
MX7D_PAD_SD3_CLK__ECSPI4_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CLK__ECSPI4_MISO /;"	d
MX7D_PAD_SD3_CLK__GPIO6_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CLK__GPIO6_IO0 /;"	d
MX7D_PAD_SD3_CLK__GPT3_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CLK__GPT3_CLK /;"	d
MX7D_PAD_SD3_CLK__NAND_CLE	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CLK__NAND_CLE /;"	d
MX7D_PAD_SD3_CLK__SAI3_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CLK__SAI3_RX_SYNC /;"	d
MX7D_PAD_SD3_CLK__SD3_CLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CLK__SD3_CLK /;"	d
MX7D_PAD_SD3_CMD__ECSPI4_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CMD__ECSPI4_MOSI /;"	d
MX7D_PAD_SD3_CMD__GPIO6_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CMD__GPIO6_IO1 /;"	d
MX7D_PAD_SD3_CMD__GPT3_CAPTURE1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CMD__GPT3_CAPTURE1 /;"	d
MX7D_PAD_SD3_CMD__NAND_ALE	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CMD__NAND_ALE /;"	d
MX7D_PAD_SD3_CMD__SAI3_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CMD__SAI3_RX_BCLK /;"	d
MX7D_PAD_SD3_CMD__SD3_CMD	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_CMD__SD3_CMD /;"	d
MX7D_PAD_SD3_DATA0__ECSPI4_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA0__ECSPI4_SS0 /;"	d
MX7D_PAD_SD3_DATA0__GPIO6_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA0__GPIO6_IO2 /;"	d
MX7D_PAD_SD3_DATA0__GPT3_CAPTURE2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA0__GPT3_CAPTURE2 /;"	d
MX7D_PAD_SD3_DATA0__NAND_DATA00	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA0__NAND_DATA00 /;"	d
MX7D_PAD_SD3_DATA0__SAI3_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA0__SAI3_RX_DATA0 /;"	d
MX7D_PAD_SD3_DATA0__SD3_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA0__SD3_DATA0 /;"	d
MX7D_PAD_SD3_DATA1__ECSPI4_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA1__ECSPI4_SCLK /;"	d
MX7D_PAD_SD3_DATA1__GPIO6_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA1__GPIO6_IO3 /;"	d
MX7D_PAD_SD3_DATA1__GPT3_COMPARE1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA1__GPT3_COMPARE1 /;"	d
MX7D_PAD_SD3_DATA1__NAND_DATA01	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA1__NAND_DATA01 /;"	d
MX7D_PAD_SD3_DATA1__SAI3_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA1__SAI3_TX_BCLK /;"	d
MX7D_PAD_SD3_DATA1__SD3_DATA1	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA1__SD3_DATA1 /;"	d
MX7D_PAD_SD3_DATA2__GPIO6_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA2__GPIO6_IO4 /;"	d
MX7D_PAD_SD3_DATA2__GPT3_COMPARE2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA2__GPT3_COMPARE2 /;"	d
MX7D_PAD_SD3_DATA2__I2C3_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA2__I2C3_SDA /;"	d
MX7D_PAD_SD3_DATA2__NAND_DATA02	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA2__NAND_DATA02 /;"	d
MX7D_PAD_SD3_DATA2__SAI3_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA2__SAI3_TX_SYNC /;"	d
MX7D_PAD_SD3_DATA2__SD3_DATA2	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA2__SD3_DATA2 /;"	d
MX7D_PAD_SD3_DATA3__GPIO6_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA3__GPIO6_IO5 /;"	d
MX7D_PAD_SD3_DATA3__GPT3_COMPARE3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA3__GPT3_COMPARE3 /;"	d
MX7D_PAD_SD3_DATA3__I2C3_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA3__I2C3_SCL /;"	d
MX7D_PAD_SD3_DATA3__NAND_DATA03	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA3__NAND_DATA03 /;"	d
MX7D_PAD_SD3_DATA3__SAI3_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA3__SAI3_TX_DATA0 /;"	d
MX7D_PAD_SD3_DATA3__SD3_DATA3	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA3__SD3_DATA3 /;"	d
MX7D_PAD_SD3_DATA4__FLEXCAN2_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA4__FLEXCAN2_RX /;"	d
MX7D_PAD_SD3_DATA4__GPIO6_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA4__GPIO6_IO6 /;"	d
MX7D_PAD_SD3_DATA4__NAND_DATA04	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA4__NAND_DATA04 /;"	d
MX7D_PAD_SD3_DATA4__SD3_DATA4	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA4__SD3_DATA4 /;"	d
MX7D_PAD_SD3_DATA4__UART3_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA4__UART3_DCE_RX /;"	d
MX7D_PAD_SD3_DATA4__UART3_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA4__UART3_DTE_TX /;"	d
MX7D_PAD_SD3_DATA5__FLEXCAN1_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA5__FLEXCAN1_TX /;"	d
MX7D_PAD_SD3_DATA5__GPIO6_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA5__GPIO6_IO7 /;"	d
MX7D_PAD_SD3_DATA5__NAND_DATA05	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA5__NAND_DATA05 /;"	d
MX7D_PAD_SD3_DATA5__SD3_DATA5	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA5__SD3_DATA5 /;"	d
MX7D_PAD_SD3_DATA5__UART3_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA5__UART3_DCE_TX /;"	d
MX7D_PAD_SD3_DATA5__UART3_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA5__UART3_DTE_RX /;"	d
MX7D_PAD_SD3_DATA6__FLEXCAN2_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__FLEXCAN2_TX /;"	d
MX7D_PAD_SD3_DATA6__GPIO6_IO8	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__GPIO6_IO8 /;"	d
MX7D_PAD_SD3_DATA6__NAND_DATA06	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__NAND_DATA06 /;"	d
MX7D_PAD_SD3_DATA6__SD3_DATA6	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__SD3_DATA6 /;"	d
MX7D_PAD_SD3_DATA6__SD3_WP	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__SD3_WP /;"	d
MX7D_PAD_SD3_DATA6__UART3_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__UART3_DCE_RTS /;"	d
MX7D_PAD_SD3_DATA6__UART3_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA6__UART3_DTE_CTS /;"	d
MX7D_PAD_SD3_DATA7__FLEXCAN1_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__FLEXCAN1_RX /;"	d
MX7D_PAD_SD3_DATA7__GPIO6_IO9	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__GPIO6_IO9 /;"	d
MX7D_PAD_SD3_DATA7__NAND_DATA07	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__NAND_DATA07 /;"	d
MX7D_PAD_SD3_DATA7__SD3_CD_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__SD3_CD_B /;"	d
MX7D_PAD_SD3_DATA7__SD3_DATA7	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__SD3_DATA7 /;"	d
MX7D_PAD_SD3_DATA7__UART3_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__UART3_DCE_CTS /;"	d
MX7D_PAD_SD3_DATA7__UART3_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_DATA7__UART3_DTE_RTS /;"	d
MX7D_PAD_SD3_RESET_B__GPIO6_IO11	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_RESET_B__GPIO6_IO11 /;"	d
MX7D_PAD_SD3_RESET_B__NAND_WE_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_RESET_B__NAND_WE_B /;"	d
MX7D_PAD_SD3_RESET_B__SAI3_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_RESET_B__SAI3_MCLK /;"	d
MX7D_PAD_SD3_RESET_B__SD3_RESET	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_RESET_B__SD3_RESET /;"	d
MX7D_PAD_SD3_RESET_B__SD3_RESET_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_RESET_B__SD3_RESET_B /;"	d
MX7D_PAD_SD3_STROBE__GPIO6_IO10	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_STROBE__GPIO6_IO10 /;"	d
MX7D_PAD_SD3_STROBE__NAND_RE_B	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_STROBE__NAND_RE_B /;"	d
MX7D_PAD_SD3_STROBE__SD3_STROBE	imx7d-pinfunc.h	/^#define MX7D_PAD_SD3_STROBE__SD3_STROBE /;"	d
MX7D_PAD_UART1_RX_DATA__CCM_PMIC_READY	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__CCM_PMIC_READY /;"	d
MX7D_PAD_UART1_RX_DATA__ECSPI1_SS1	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__ECSPI1_SS1 /;"	d
MX7D_PAD_UART1_RX_DATA__ENET1_MDIO	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__ENET1_MDIO /;"	d
MX7D_PAD_UART1_RX_DATA__ENET2_1588_EVENT0_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__ENET2_1588_EVENT0_IN /;"	d
MX7D_PAD_UART1_RX_DATA__GPIO4_IO0	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__GPIO4_IO0 /;"	d
MX7D_PAD_UART1_RX_DATA__I2C1_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__I2C1_SCL /;"	d
MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__UART1_DCE_RX /;"	d
MX7D_PAD_UART1_RX_DATA__UART1_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_RX_DATA__UART1_DTE_TX /;"	d
MX7D_PAD_UART1_TX_DATA__ECSPI1_SS2	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__ECSPI1_SS2 /;"	d
MX7D_PAD_UART1_TX_DATA__ENET1_MDC	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__ENET1_MDC /;"	d
MX7D_PAD_UART1_TX_DATA__ENET2_1588_EVENT0_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__ENET2_1588_EVENT0_OUT /;"	d
MX7D_PAD_UART1_TX_DATA__GPIO4_IO1	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__GPIO4_IO1 /;"	d
MX7D_PAD_UART1_TX_DATA__I2C1_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__I2C1_SDA /;"	d
MX7D_PAD_UART1_TX_DATA__SAI3_MCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__SAI3_MCLK /;"	d
MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__UART1_DCE_TX /;"	d
MX7D_PAD_UART1_TX_DATA__UART1_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART1_TX_DATA__UART1_DTE_RX /;"	d
MX7D_PAD_UART2_RX_DATA__ECSPI1_SS3	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__ECSPI1_SS3 /;"	d
MX7D_PAD_UART2_RX_DATA__ENET2_1588_EVENT1_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__ENET2_1588_EVENT1_IN /;"	d
MX7D_PAD_UART2_RX_DATA__ENET2_MDIO	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__ENET2_MDIO /;"	d
MX7D_PAD_UART2_RX_DATA__GPIO4_IO2	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__GPIO4_IO2 /;"	d
MX7D_PAD_UART2_RX_DATA__I2C2_SCL	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__I2C2_SCL /;"	d
MX7D_PAD_UART2_RX_DATA__SAI3_RX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__SAI3_RX_BCLK /;"	d
MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__UART2_DCE_RX /;"	d
MX7D_PAD_UART2_RX_DATA__UART2_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_RX_DATA__UART2_DTE_TX /;"	d
MX7D_PAD_UART2_TX_DATA__ECSPI1_RDY	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__ECSPI1_RDY /;"	d
MX7D_PAD_UART2_TX_DATA__ENET2_1588_EVENT1_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__ENET2_1588_EVENT1_OUT /;"	d
MX7D_PAD_UART2_TX_DATA__ENET2_MDC	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__ENET2_MDC /;"	d
MX7D_PAD_UART2_TX_DATA__GPIO4_IO3	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__GPIO4_IO3 /;"	d
MX7D_PAD_UART2_TX_DATA__I2C2_SDA	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__I2C2_SDA /;"	d
MX7D_PAD_UART2_TX_DATA__SAI3_RX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__SAI3_RX_DATA0 /;"	d
MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__UART2_DCE_TX /;"	d
MX7D_PAD_UART2_TX_DATA__UART2_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART2_TX_DATA__UART2_DTE_RX /;"	d
MX7D_PAD_UART3_CTS_B__ECSPI1_SS0	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__ECSPI1_SS0 /;"	d
MX7D_PAD_UART3_CTS_B__ENET1_1588_EVENT1_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__ENET1_1588_EVENT1_OUT /;"	d
MX7D_PAD_UART3_CTS_B__GPIO4_IO7	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__GPIO4_IO7 /;"	d
MX7D_PAD_UART3_CTS_B__SAI3_TX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__SAI3_TX_SYNC /;"	d
MX7D_PAD_UART3_CTS_B__SD1_VSELECT	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__SD1_VSELECT /;"	d
MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__UART3_DCE_CTS /;"	d
MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__UART3_DTE_RTS /;"	d
MX7D_PAD_UART3_CTS_B__USB_OTG2_PWR	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_CTS_B__USB_OTG2_PWR /;"	d
MX7D_PAD_UART3_RTS_B__ECSPI1_SCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__ECSPI1_SCLK /;"	d
MX7D_PAD_UART3_RTS_B__ENET1_1588_EVENT1_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__ENET1_1588_EVENT1_IN /;"	d
MX7D_PAD_UART3_RTS_B__GPIO4_IO6	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__GPIO4_IO6 /;"	d
MX7D_PAD_UART3_RTS_B__SAI3_TX_DATA0	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__SAI3_TX_DATA0 /;"	d
MX7D_PAD_UART3_RTS_B__SD3_LCTL	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__SD3_LCTL /;"	d
MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__UART3_DCE_RTS /;"	d
MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__UART3_DTE_CTS /;"	d
MX7D_PAD_UART3_RTS_B__USB_OTG2_OC	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RTS_B__USB_OTG2_OC /;"	d
MX7D_PAD_UART3_RX_DATA__ECSPI1_MISO	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__ECSPI1_MISO /;"	d
MX7D_PAD_UART3_RX_DATA__ENET1_1588_EVENT0_IN	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__ENET1_1588_EVENT0_IN /;"	d
MX7D_PAD_UART3_RX_DATA__GPIO4_IO4	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__GPIO4_IO4 /;"	d
MX7D_PAD_UART3_RX_DATA__SAI3_RX_SYNC	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__SAI3_RX_SYNC /;"	d
MX7D_PAD_UART3_RX_DATA__SD1_LCTL	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__SD1_LCTL /;"	d
MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__UART3_DCE_RX /;"	d
MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__UART3_DTE_TX /;"	d
MX7D_PAD_UART3_RX_DATA__USB_OTG1_OC	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_RX_DATA__USB_OTG1_OC /;"	d
MX7D_PAD_UART3_TX_DATA__ECSPI1_MOSI	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__ECSPI1_MOSI /;"	d
MX7D_PAD_UART3_TX_DATA__ENET1_1588_EVENT0_OUT	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__ENET1_1588_EVENT0_OUT /;"	d
MX7D_PAD_UART3_TX_DATA__GPIO4_IO5	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__GPIO4_IO5 /;"	d
MX7D_PAD_UART3_TX_DATA__SAI3_TX_BCLK	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__SAI3_TX_BCLK /;"	d
MX7D_PAD_UART3_TX_DATA__SD2_LCTL	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__SD2_LCTL /;"	d
MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__UART3_DCE_TX /;"	d
MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__UART3_DTE_RX /;"	d
MX7D_PAD_UART3_TX_DATA__USB_OTG1_PWR	imx7d-pinfunc.h	/^#define MX7D_PAD_UART3_TX_DATA__USB_OTG1_PWR /;"	d
MXS_DRIVE_12mA	mxs-pinfunc.h	/^#define MXS_DRIVE_12mA	/;"	d
MXS_DRIVE_16mA	mxs-pinfunc.h	/^#define MXS_DRIVE_16mA	/;"	d
MXS_DRIVE_4mA	mxs-pinfunc.h	/^#define MXS_DRIVE_4mA	/;"	d
MXS_DRIVE_8mA	mxs-pinfunc.h	/^#define MXS_DRIVE_8mA	/;"	d
MXS_PULL_DISABLE	mxs-pinfunc.h	/^#define MXS_PULL_DISABLE	/;"	d
MXS_PULL_ENABLE	mxs-pinfunc.h	/^#define MXS_PULL_ENABLE	/;"	d
MXS_VOLTAGE_HIGH	mxs-pinfunc.h	/^#define MXS_VOLTAGE_HIGH	/;"	d
MXS_VOLTAGE_LOW	mxs-pinfunc.h	/^#define MXS_VOLTAGE_LOW	/;"	d
NICLK	st-pincfg.h	/^#define NICLK	/;"	d
OD	st-pincfg.h	/^#define OD	/;"	d
OE	st-pincfg.h	/^#define OE	/;"	d
OUT	st-pincfg.h	/^#define OUT	/;"	d
PINMUX_PIN	sama5d2-pinfunc.h	/^#define PINMUX_PIN(/;"	d
PIN_PA0	sama5d2-pinfunc.h	/^#define PIN_PA0	/;"	d
PIN_PA0__D0	sama5d2-pinfunc.h	/^#define PIN_PA0__D0	/;"	d
PIN_PA0__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA0__GPIO	/;"	d
PIN_PA0__QSPI0_SCK	sama5d2-pinfunc.h	/^#define PIN_PA0__QSPI0_SCK	/;"	d
PIN_PA0__SDMMC0_CK	sama5d2-pinfunc.h	/^#define PIN_PA0__SDMMC0_CK	/;"	d
PIN_PA1	sama5d2-pinfunc.h	/^#define PIN_PA1	/;"	d
PIN_PA10	sama5d2-pinfunc.h	/^#define PIN_PA10	/;"	d
PIN_PA10__A21_NANDALE	sama5d2-pinfunc.h	/^#define PIN_PA10__A21_NANDALE	/;"	d
PIN_PA10__FLEXCOM2_IO4	sama5d2-pinfunc.h	/^#define PIN_PA10__FLEXCOM2_IO4	/;"	d
PIN_PA10__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA10__GPIO	/;"	d
PIN_PA10__QSPI1_IO3	sama5d2-pinfunc.h	/^#define PIN_PA10__QSPI1_IO3	/;"	d
PIN_PA10__SDMMC0_RSTN	sama5d2-pinfunc.h	/^#define PIN_PA10__SDMMC0_RSTN	/;"	d
PIN_PA10__TIOB4	sama5d2-pinfunc.h	/^#define PIN_PA10__TIOB4	/;"	d
PIN_PA11	sama5d2-pinfunc.h	/^#define PIN_PA11	/;"	d
PIN_PA11__A22_NANDCLE	sama5d2-pinfunc.h	/^#define PIN_PA11__A22_NANDCLE	/;"	d
PIN_PA11__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA11__GPIO	/;"	d
PIN_PA11__QSPI1_CS	sama5d2-pinfunc.h	/^#define PIN_PA11__QSPI1_CS	/;"	d
PIN_PA11__SDMMC0_VDDSEL	sama5d2-pinfunc.h	/^#define PIN_PA11__SDMMC0_VDDSEL	/;"	d
PIN_PA11__TCLK4	sama5d2-pinfunc.h	/^#define PIN_PA11__TCLK4	/;"	d
PIN_PA12	sama5d2-pinfunc.h	/^#define PIN_PA12	/;"	d
PIN_PA12__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA12__GPIO	/;"	d
PIN_PA12__IRQ	sama5d2-pinfunc.h	/^#define PIN_PA12__IRQ	/;"	d
PIN_PA12__NRD_NANDOE	sama5d2-pinfunc.h	/^#define PIN_PA12__NRD_NANDOE	/;"	d
PIN_PA12__SDMMC0_WP	sama5d2-pinfunc.h	/^#define PIN_PA12__SDMMC0_WP	/;"	d
PIN_PA13	sama5d2-pinfunc.h	/^#define PIN_PA13	/;"	d
PIN_PA13__D8	sama5d2-pinfunc.h	/^#define PIN_PA13__D8	/;"	d
PIN_PA13__FLEXCOM3_IO1	sama5d2-pinfunc.h	/^#define PIN_PA13__FLEXCOM3_IO1	/;"	d
PIN_PA13__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA13__GPIO	/;"	d
PIN_PA13__SDMMC0_CD	sama5d2-pinfunc.h	/^#define PIN_PA13__SDMMC0_CD	/;"	d
PIN_PA14	sama5d2-pinfunc.h	/^#define PIN_PA14	/;"	d
PIN_PA14__D9	sama5d2-pinfunc.h	/^#define PIN_PA14__D9	/;"	d
PIN_PA14__FLEXCOM3_IO2	sama5d2-pinfunc.h	/^#define PIN_PA14__FLEXCOM3_IO2	/;"	d
PIN_PA14__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA14__GPIO	/;"	d
PIN_PA14__I2SC1_MCK	sama5d2-pinfunc.h	/^#define PIN_PA14__I2SC1_MCK	/;"	d
PIN_PA14__QSPI0_SCK	sama5d2-pinfunc.h	/^#define PIN_PA14__QSPI0_SCK	/;"	d
PIN_PA14__SPI0_SPCK	sama5d2-pinfunc.h	/^#define PIN_PA14__SPI0_SPCK	/;"	d
PIN_PA14__TK1	sama5d2-pinfunc.h	/^#define PIN_PA14__TK1	/;"	d
PIN_PA15	sama5d2-pinfunc.h	/^#define PIN_PA15	/;"	d
PIN_PA15__D10	sama5d2-pinfunc.h	/^#define PIN_PA15__D10	/;"	d
PIN_PA15__FLEXCOM3_IO0	sama5d2-pinfunc.h	/^#define PIN_PA15__FLEXCOM3_IO0	/;"	d
PIN_PA15__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA15__GPIO	/;"	d
PIN_PA15__I2SC1_CK	sama5d2-pinfunc.h	/^#define PIN_PA15__I2SC1_CK	/;"	d
PIN_PA15__QSPI0_CS	sama5d2-pinfunc.h	/^#define PIN_PA15__QSPI0_CS	/;"	d
PIN_PA15__SPI0_MOSI	sama5d2-pinfunc.h	/^#define PIN_PA15__SPI0_MOSI	/;"	d
PIN_PA15__TF1	sama5d2-pinfunc.h	/^#define PIN_PA15__TF1	/;"	d
PIN_PA16	sama5d2-pinfunc.h	/^#define PIN_PA16	/;"	d
PIN_PA16__D11	sama5d2-pinfunc.h	/^#define PIN_PA16__D11	/;"	d
PIN_PA16__FLEXCOM3_IO3	sama5d2-pinfunc.h	/^#define PIN_PA16__FLEXCOM3_IO3	/;"	d
PIN_PA16__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA16__GPIO	/;"	d
PIN_PA16__I2SC1_WS	sama5d2-pinfunc.h	/^#define PIN_PA16__I2SC1_WS	/;"	d
PIN_PA16__QSPI0_IO0	sama5d2-pinfunc.h	/^#define PIN_PA16__QSPI0_IO0	/;"	d
PIN_PA16__SPI0_MISO	sama5d2-pinfunc.h	/^#define PIN_PA16__SPI0_MISO	/;"	d
PIN_PA16__TD1	sama5d2-pinfunc.h	/^#define PIN_PA16__TD1	/;"	d
PIN_PA17	sama5d2-pinfunc.h	/^#define PIN_PA17	/;"	d
PIN_PA17__D12	sama5d2-pinfunc.h	/^#define PIN_PA17__D12	/;"	d
PIN_PA17__FLEXCOM3_IO4	sama5d2-pinfunc.h	/^#define PIN_PA17__FLEXCOM3_IO4	/;"	d
PIN_PA17__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA17__GPIO	/;"	d
PIN_PA17__I2SC1_DI0	sama5d2-pinfunc.h	/^#define PIN_PA17__I2SC1_DI0	/;"	d
PIN_PA17__QSPI0_IO1	sama5d2-pinfunc.h	/^#define PIN_PA17__QSPI0_IO1	/;"	d
PIN_PA17__RD1	sama5d2-pinfunc.h	/^#define PIN_PA17__RD1	/;"	d
PIN_PA17__SPI0_NPCS0	sama5d2-pinfunc.h	/^#define PIN_PA17__SPI0_NPCS0	/;"	d
PIN_PA18	sama5d2-pinfunc.h	/^#define PIN_PA18	/;"	d
PIN_PA18__D13	sama5d2-pinfunc.h	/^#define PIN_PA18__D13	/;"	d
PIN_PA18__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA18__GPIO	/;"	d
PIN_PA18__I2SC1_DO0	sama5d2-pinfunc.h	/^#define PIN_PA18__I2SC1_DO0	/;"	d
PIN_PA18__QSPI0_IO2	sama5d2-pinfunc.h	/^#define PIN_PA18__QSPI0_IO2	/;"	d
PIN_PA18__RK1	sama5d2-pinfunc.h	/^#define PIN_PA18__RK1	/;"	d
PIN_PA18__SDMMC1_DAT0	sama5d2-pinfunc.h	/^#define PIN_PA18__SDMMC1_DAT0	/;"	d
PIN_PA18__SPI0_NPCS1	sama5d2-pinfunc.h	/^#define PIN_PA18__SPI0_NPCS1	/;"	d
PIN_PA19	sama5d2-pinfunc.h	/^#define PIN_PA19	/;"	d
PIN_PA19__D14	sama5d2-pinfunc.h	/^#define PIN_PA19__D14	/;"	d
PIN_PA19__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA19__GPIO	/;"	d
PIN_PA19__QSPI0_IO3	sama5d2-pinfunc.h	/^#define PIN_PA19__QSPI0_IO3	/;"	d
PIN_PA19__RF1	sama5d2-pinfunc.h	/^#define PIN_PA19__RF1	/;"	d
PIN_PA19__SDMMC1_DAT1	sama5d2-pinfunc.h	/^#define PIN_PA19__SDMMC1_DAT1	/;"	d
PIN_PA19__SPI0_NPCS2	sama5d2-pinfunc.h	/^#define PIN_PA19__SPI0_NPCS2	/;"	d
PIN_PA19__TIOA0	sama5d2-pinfunc.h	/^#define PIN_PA19__TIOA0	/;"	d
PIN_PA1__D1	sama5d2-pinfunc.h	/^#define PIN_PA1__D1	/;"	d
PIN_PA1__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA1__GPIO	/;"	d
PIN_PA1__QSPI0_CS	sama5d2-pinfunc.h	/^#define PIN_PA1__QSPI0_CS	/;"	d
PIN_PA1__SDMMC0_CMD	sama5d2-pinfunc.h	/^#define PIN_PA1__SDMMC0_CMD	/;"	d
PIN_PA2	sama5d2-pinfunc.h	/^#define PIN_PA2	/;"	d
PIN_PA20	sama5d2-pinfunc.h	/^#define PIN_PA20	/;"	d
PIN_PA20__D15	sama5d2-pinfunc.h	/^#define PIN_PA20__D15	/;"	d
PIN_PA20__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA20__GPIO	/;"	d
PIN_PA20__SDMMC1_DAT2	sama5d2-pinfunc.h	/^#define PIN_PA20__SDMMC1_DAT2	/;"	d
PIN_PA20__SPI0_NPCS3	sama5d2-pinfunc.h	/^#define PIN_PA20__SPI0_NPCS3	/;"	d
PIN_PA20__TIOB0	sama5d2-pinfunc.h	/^#define PIN_PA20__TIOB0	/;"	d
PIN_PA21	sama5d2-pinfunc.h	/^#define PIN_PA21	/;"	d
PIN_PA21__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA21__GPIO	/;"	d
PIN_PA21__IRQ	sama5d2-pinfunc.h	/^#define PIN_PA21__IRQ	/;"	d
PIN_PA21__NANDRDY	sama5d2-pinfunc.h	/^#define PIN_PA21__NANDRDY	/;"	d
PIN_PA21__PCK2	sama5d2-pinfunc.h	/^#define PIN_PA21__PCK2	/;"	d
PIN_PA21__SDMMC1_DAT3	sama5d2-pinfunc.h	/^#define PIN_PA21__SDMMC1_DAT3	/;"	d
PIN_PA21__TCLK0	sama5d2-pinfunc.h	/^#define PIN_PA21__TCLK0	/;"	d
PIN_PA22	sama5d2-pinfunc.h	/^#define PIN_PA22	/;"	d
PIN_PA22__D0	sama5d2-pinfunc.h	/^#define PIN_PA22__D0	/;"	d
PIN_PA22__FLEXCOM1_IO2	sama5d2-pinfunc.h	/^#define PIN_PA22__FLEXCOM1_IO2	/;"	d
PIN_PA22__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA22__GPIO	/;"	d
PIN_PA22__QSPI0_SCK	sama5d2-pinfunc.h	/^#define PIN_PA22__QSPI0_SCK	/;"	d
PIN_PA22__SDMMC1_CK	sama5d2-pinfunc.h	/^#define PIN_PA22__SDMMC1_CK	/;"	d
PIN_PA22__SPI1_SPCK	sama5d2-pinfunc.h	/^#define PIN_PA22__SPI1_SPCK	/;"	d
PIN_PA22__TCK	sama5d2-pinfunc.h	/^#define PIN_PA22__TCK	/;"	d
PIN_PA23	sama5d2-pinfunc.h	/^#define PIN_PA23	/;"	d
PIN_PA23__D1	sama5d2-pinfunc.h	/^#define PIN_PA23__D1	/;"	d
PIN_PA23__FLEXCOM1_IO1	sama5d2-pinfunc.h	/^#define PIN_PA23__FLEXCOM1_IO1	/;"	d
PIN_PA23__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA23__GPIO	/;"	d
PIN_PA23__QSPI0_CS	sama5d2-pinfunc.h	/^#define PIN_PA23__QSPI0_CS	/;"	d
PIN_PA23__SPI1_MOSI	sama5d2-pinfunc.h	/^#define PIN_PA23__SPI1_MOSI	/;"	d
PIN_PA23__TDI	sama5d2-pinfunc.h	/^#define PIN_PA23__TDI	/;"	d
PIN_PA24	sama5d2-pinfunc.h	/^#define PIN_PA24	/;"	d
PIN_PA24__D2	sama5d2-pinfunc.h	/^#define PIN_PA24__D2	/;"	d
PIN_PA24__FLEXCOM1_IO0	sama5d2-pinfunc.h	/^#define PIN_PA24__FLEXCOM1_IO0	/;"	d
PIN_PA24__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA24__GPIO	/;"	d
PIN_PA24__QSPI0_IO0	sama5d2-pinfunc.h	/^#define PIN_PA24__QSPI0_IO0	/;"	d
PIN_PA24__SPI1_MISO	sama5d2-pinfunc.h	/^#define PIN_PA24__SPI1_MISO	/;"	d
PIN_PA24__TDO	sama5d2-pinfunc.h	/^#define PIN_PA24__TDO	/;"	d
PIN_PA25	sama5d2-pinfunc.h	/^#define PIN_PA25	/;"	d
PIN_PA25__D3	sama5d2-pinfunc.h	/^#define PIN_PA25__D3	/;"	d
PIN_PA25__FLEXCOM1_IO3	sama5d2-pinfunc.h	/^#define PIN_PA25__FLEXCOM1_IO3	/;"	d
PIN_PA25__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA25__GPIO	/;"	d
PIN_PA25__QSPI0_IO1	sama5d2-pinfunc.h	/^#define PIN_PA25__QSPI0_IO1	/;"	d
PIN_PA25__SPI1_NPCS0	sama5d2-pinfunc.h	/^#define PIN_PA25__SPI1_NPCS0	/;"	d
PIN_PA25__TMS	sama5d2-pinfunc.h	/^#define PIN_PA25__TMS	/;"	d
PIN_PA26	sama5d2-pinfunc.h	/^#define PIN_PA26	/;"	d
PIN_PA26__D4	sama5d2-pinfunc.h	/^#define PIN_PA26__D4	/;"	d
PIN_PA26__FLEXCOM1_IO4	sama5d2-pinfunc.h	/^#define PIN_PA26__FLEXCOM1_IO4	/;"	d
PIN_PA26__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA26__GPIO	/;"	d
PIN_PA26__NTRST	sama5d2-pinfunc.h	/^#define PIN_PA26__NTRST	/;"	d
PIN_PA26__QSPI0_IO2	sama5d2-pinfunc.h	/^#define PIN_PA26__QSPI0_IO2	/;"	d
PIN_PA26__SPI1_NPCS1	sama5d2-pinfunc.h	/^#define PIN_PA26__SPI1_NPCS1	/;"	d
PIN_PA27	sama5d2-pinfunc.h	/^#define PIN_PA27	/;"	d
PIN_PA27__D5	sama5d2-pinfunc.h	/^#define PIN_PA27__D5	/;"	d
PIN_PA27__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA27__GPIO	/;"	d
PIN_PA27__QSPI0_IO3	sama5d2-pinfunc.h	/^#define PIN_PA27__QSPI0_IO3	/;"	d
PIN_PA27__SDMMC1_RSTN	sama5d2-pinfunc.h	/^#define PIN_PA27__SDMMC1_RSTN	/;"	d
PIN_PA27__SPI0_NPCS2	sama5d2-pinfunc.h	/^#define PIN_PA27__SPI0_NPCS2	/;"	d
PIN_PA27__SPI1_NPCS2	sama5d2-pinfunc.h	/^#define PIN_PA27__SPI1_NPCS2	/;"	d
PIN_PA27__TIOA1	sama5d2-pinfunc.h	/^#define PIN_PA27__TIOA1	/;"	d
PIN_PA28	sama5d2-pinfunc.h	/^#define PIN_PA28	/;"	d
PIN_PA28__CLASSD_L0	sama5d2-pinfunc.h	/^#define PIN_PA28__CLASSD_L0	/;"	d
PIN_PA28__D6	sama5d2-pinfunc.h	/^#define PIN_PA28__D6	/;"	d
PIN_PA28__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA28__GPIO	/;"	d
PIN_PA28__SDMMC1_CMD	sama5d2-pinfunc.h	/^#define PIN_PA28__SDMMC1_CMD	/;"	d
PIN_PA28__SPI0_NPCS3	sama5d2-pinfunc.h	/^#define PIN_PA28__SPI0_NPCS3	/;"	d
PIN_PA28__SPI1_NPCS3	sama5d2-pinfunc.h	/^#define PIN_PA28__SPI1_NPCS3	/;"	d
PIN_PA28__TIOB1	sama5d2-pinfunc.h	/^#define PIN_PA28__TIOB1	/;"	d
PIN_PA29	sama5d2-pinfunc.h	/^#define PIN_PA29	/;"	d
PIN_PA29__CLASSD_L1	sama5d2-pinfunc.h	/^#define PIN_PA29__CLASSD_L1	/;"	d
PIN_PA29__D7	sama5d2-pinfunc.h	/^#define PIN_PA29__D7	/;"	d
PIN_PA29__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA29__GPIO	/;"	d
PIN_PA29__SDMMC1_WP	sama5d2-pinfunc.h	/^#define PIN_PA29__SDMMC1_WP	/;"	d
PIN_PA29__SPI0_NPCS1	sama5d2-pinfunc.h	/^#define PIN_PA29__SPI0_NPCS1	/;"	d
PIN_PA29__TCLK1	sama5d2-pinfunc.h	/^#define PIN_PA29__TCLK1	/;"	d
PIN_PA2__D2	sama5d2-pinfunc.h	/^#define PIN_PA2__D2	/;"	d
PIN_PA2__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA2__GPIO	/;"	d
PIN_PA2__QSPI0_IO0	sama5d2-pinfunc.h	/^#define PIN_PA2__QSPI0_IO0	/;"	d
PIN_PA2__SDMMC0_DAT0	sama5d2-pinfunc.h	/^#define PIN_PA2__SDMMC0_DAT0	/;"	d
PIN_PA3	sama5d2-pinfunc.h	/^#define PIN_PA3	/;"	d
PIN_PA30	sama5d2-pinfunc.h	/^#define PIN_PA30	/;"	d
PIN_PA30__CLASSD_L2	sama5d2-pinfunc.h	/^#define PIN_PA30__CLASSD_L2	/;"	d
PIN_PA30__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA30__GPIO	/;"	d
PIN_PA30__NWE_NANDWE	sama5d2-pinfunc.h	/^#define PIN_PA30__NWE_NANDWE	/;"	d
PIN_PA30__PWMH0	sama5d2-pinfunc.h	/^#define PIN_PA30__PWMH0	/;"	d
PIN_PA30__SDMMC1_CD	sama5d2-pinfunc.h	/^#define PIN_PA30__SDMMC1_CD	/;"	d
PIN_PA30__SPI0_NPCS0	sama5d2-pinfunc.h	/^#define PIN_PA30__SPI0_NPCS0	/;"	d
PIN_PA31	sama5d2-pinfunc.h	/^#define PIN_PA31	/;"	d
PIN_PA31__CLASSD_L3	sama5d2-pinfunc.h	/^#define PIN_PA31__CLASSD_L3	/;"	d
PIN_PA31__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA31__GPIO	/;"	d
PIN_PA31__NCS3	sama5d2-pinfunc.h	/^#define PIN_PA31__NCS3	/;"	d
PIN_PA31__PWML0	sama5d2-pinfunc.h	/^#define PIN_PA31__PWML0	/;"	d
PIN_PA31__SPI0_MISO	sama5d2-pinfunc.h	/^#define PIN_PA31__SPI0_MISO	/;"	d
PIN_PA3__D3	sama5d2-pinfunc.h	/^#define PIN_PA3__D3	/;"	d
PIN_PA3__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA3__GPIO	/;"	d
PIN_PA3__QSPI0_IO1	sama5d2-pinfunc.h	/^#define PIN_PA3__QSPI0_IO1	/;"	d
PIN_PA3__SDMMC0_DAT1	sama5d2-pinfunc.h	/^#define PIN_PA3__SDMMC0_DAT1	/;"	d
PIN_PA4	sama5d2-pinfunc.h	/^#define PIN_PA4	/;"	d
PIN_PA4__D4	sama5d2-pinfunc.h	/^#define PIN_PA4__D4	/;"	d
PIN_PA4__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA4__GPIO	/;"	d
PIN_PA4__QSPI0_IO2	sama5d2-pinfunc.h	/^#define PIN_PA4__QSPI0_IO2	/;"	d
PIN_PA4__SDMMC0_DAT2	sama5d2-pinfunc.h	/^#define PIN_PA4__SDMMC0_DAT2	/;"	d
PIN_PA5	sama5d2-pinfunc.h	/^#define PIN_PA5	/;"	d
PIN_PA5__D5	sama5d2-pinfunc.h	/^#define PIN_PA5__D5	/;"	d
PIN_PA5__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA5__GPIO	/;"	d
PIN_PA5__QSPI0_IO3	sama5d2-pinfunc.h	/^#define PIN_PA5__QSPI0_IO3	/;"	d
PIN_PA5__SDMMC0_DAT3	sama5d2-pinfunc.h	/^#define PIN_PA5__SDMMC0_DAT3	/;"	d
PIN_PA6	sama5d2-pinfunc.h	/^#define PIN_PA6	/;"	d
PIN_PA6__D6	sama5d2-pinfunc.h	/^#define PIN_PA6__D6	/;"	d
PIN_PA6__FLEXCOM2_IO0	sama5d2-pinfunc.h	/^#define PIN_PA6__FLEXCOM2_IO0	/;"	d
PIN_PA6__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA6__GPIO	/;"	d
PIN_PA6__QSPI1_SCK	sama5d2-pinfunc.h	/^#define PIN_PA6__QSPI1_SCK	/;"	d
PIN_PA6__SDMMC0_DAT4	sama5d2-pinfunc.h	/^#define PIN_PA6__SDMMC0_DAT4	/;"	d
PIN_PA6__TIOA5	sama5d2-pinfunc.h	/^#define PIN_PA6__TIOA5	/;"	d
PIN_PA7	sama5d2-pinfunc.h	/^#define PIN_PA7	/;"	d
PIN_PA7__D7	sama5d2-pinfunc.h	/^#define PIN_PA7__D7	/;"	d
PIN_PA7__FLEXCOM2_IO1	sama5d2-pinfunc.h	/^#define PIN_PA7__FLEXCOM2_IO1	/;"	d
PIN_PA7__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA7__GPIO	/;"	d
PIN_PA7__QSPI1_IO0	sama5d2-pinfunc.h	/^#define PIN_PA7__QSPI1_IO0	/;"	d
PIN_PA7__SDMMC0_DAT5	sama5d2-pinfunc.h	/^#define PIN_PA7__SDMMC0_DAT5	/;"	d
PIN_PA7__TIOB5	sama5d2-pinfunc.h	/^#define PIN_PA7__TIOB5	/;"	d
PIN_PA8	sama5d2-pinfunc.h	/^#define PIN_PA8	/;"	d
PIN_PA8__FLEXCOM2_IO2	sama5d2-pinfunc.h	/^#define PIN_PA8__FLEXCOM2_IO2	/;"	d
PIN_PA8__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA8__GPIO	/;"	d
PIN_PA8__NWE_NANDWE	sama5d2-pinfunc.h	/^#define PIN_PA8__NWE_NANDWE	/;"	d
PIN_PA8__QSPI1_IO1	sama5d2-pinfunc.h	/^#define PIN_PA8__QSPI1_IO1	/;"	d
PIN_PA8__SDMMC0_DAT6	sama5d2-pinfunc.h	/^#define PIN_PA8__SDMMC0_DAT6	/;"	d
PIN_PA8__TCLK5	sama5d2-pinfunc.h	/^#define PIN_PA8__TCLK5	/;"	d
PIN_PA9	sama5d2-pinfunc.h	/^#define PIN_PA9	/;"	d
PIN_PA9__FLEXCOM2_IO3	sama5d2-pinfunc.h	/^#define PIN_PA9__FLEXCOM2_IO3	/;"	d
PIN_PA9__GPIO	sama5d2-pinfunc.h	/^#define PIN_PA9__GPIO	/;"	d
PIN_PA9__NCS3	sama5d2-pinfunc.h	/^#define PIN_PA9__NCS3	/;"	d
PIN_PA9__QSPI1_IO2	sama5d2-pinfunc.h	/^#define PIN_PA9__QSPI1_IO2	/;"	d
PIN_PA9__SDMMC0_DAT7	sama5d2-pinfunc.h	/^#define PIN_PA9__SDMMC0_DAT7	/;"	d
PIN_PA9__TIOA4	sama5d2-pinfunc.h	/^#define PIN_PA9__TIOA4	/;"	d
PIN_PB0	sama5d2-pinfunc.h	/^#define PIN_PB0	/;"	d
PIN_PB0__A21_NANDALE	sama5d2-pinfunc.h	/^#define PIN_PB0__A21_NANDALE	/;"	d
PIN_PB0__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB0__GPIO	/;"	d
PIN_PB0__PWMH1	sama5d2-pinfunc.h	/^#define PIN_PB0__PWMH1	/;"	d
PIN_PB0__SPI0_MOSI	sama5d2-pinfunc.h	/^#define PIN_PB0__SPI0_MOSI	/;"	d
PIN_PB1	sama5d2-pinfunc.h	/^#define PIN_PB1	/;"	d
PIN_PB10	sama5d2-pinfunc.h	/^#define PIN_PB10	/;"	d
PIN_PB10__D15	sama5d2-pinfunc.h	/^#define PIN_PB10__D15	/;"	d
PIN_PB10__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB10__GPIO	/;"	d
PIN_PB10__GRX2	sama5d2-pinfunc.h	/^#define PIN_PB10__GRX2	/;"	d
PIN_PB10__PWMEXTRG1	sama5d2-pinfunc.h	/^#define PIN_PB10__PWMEXTRG1	/;"	d
PIN_PB10__QSPI1_IO3	sama5d2-pinfunc.h	/^#define PIN_PB10__QSPI1_IO3	/;"	d
PIN_PB10__TIOB3	sama5d2-pinfunc.h	/^#define PIN_PB10__TIOB3	/;"	d
PIN_PB11	sama5d2-pinfunc.h	/^#define PIN_PB11	/;"	d
PIN_PB11__A0_NBS0	sama5d2-pinfunc.h	/^#define PIN_PB11__A0_NBS0	/;"	d
PIN_PB11__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB11__GPIO	/;"	d
PIN_PB11__GRX3	sama5d2-pinfunc.h	/^#define PIN_PB11__GRX3	/;"	d
PIN_PB11__LCDDAT0	sama5d2-pinfunc.h	/^#define PIN_PB11__LCDDAT0	/;"	d
PIN_PB11__PDMIC_DAT	sama5d2-pinfunc.h	/^#define PIN_PB11__PDMIC_DAT	/;"	d
PIN_PB11__URXD3	sama5d2-pinfunc.h	/^#define PIN_PB11__URXD3	/;"	d
PIN_PB12	sama5d2-pinfunc.h	/^#define PIN_PB12	/;"	d
PIN_PB12__A1	sama5d2-pinfunc.h	/^#define PIN_PB12__A1	/;"	d
PIN_PB12__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB12__GPIO	/;"	d
PIN_PB12__GTX2	sama5d2-pinfunc.h	/^#define PIN_PB12__GTX2	/;"	d
PIN_PB12__LCDDAT1	sama5d2-pinfunc.h	/^#define PIN_PB12__LCDDAT1	/;"	d
PIN_PB12__PDMIC_CLK	sama5d2-pinfunc.h	/^#define PIN_PB12__PDMIC_CLK	/;"	d
PIN_PB12__UTXD3	sama5d2-pinfunc.h	/^#define PIN_PB12__UTXD3	/;"	d
PIN_PB13	sama5d2-pinfunc.h	/^#define PIN_PB13	/;"	d
PIN_PB13__A2	sama5d2-pinfunc.h	/^#define PIN_PB13__A2	/;"	d
PIN_PB13__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB13__GPIO	/;"	d
PIN_PB13__GTX3	sama5d2-pinfunc.h	/^#define PIN_PB13__GTX3	/;"	d
PIN_PB13__LCDDAT2	sama5d2-pinfunc.h	/^#define PIN_PB13__LCDDAT2	/;"	d
PIN_PB13__PCK1	sama5d2-pinfunc.h	/^#define PIN_PB13__PCK1	/;"	d
PIN_PB14	sama5d2-pinfunc.h	/^#define PIN_PB14	/;"	d
PIN_PB14__A3	sama5d2-pinfunc.h	/^#define PIN_PB14__A3	/;"	d
PIN_PB14__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB14__GPIO	/;"	d
PIN_PB14__GTXCK	sama5d2-pinfunc.h	/^#define PIN_PB14__GTXCK	/;"	d
PIN_PB14__I2SC1_MCK	sama5d2-pinfunc.h	/^#define PIN_PB14__I2SC1_MCK	/;"	d
PIN_PB14__LCDDAT3	sama5d2-pinfunc.h	/^#define PIN_PB14__LCDDAT3	/;"	d
PIN_PB14__QSPI1_SCK	sama5d2-pinfunc.h	/^#define PIN_PB14__QSPI1_SCK	/;"	d
PIN_PB14__TK1	sama5d2-pinfunc.h	/^#define PIN_PB14__TK1	/;"	d
PIN_PB15	sama5d2-pinfunc.h	/^#define PIN_PB15	/;"	d
PIN_PB15__A4	sama5d2-pinfunc.h	/^#define PIN_PB15__A4	/;"	d
PIN_PB15__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB15__GPIO	/;"	d
PIN_PB15__GTXEN	sama5d2-pinfunc.h	/^#define PIN_PB15__GTXEN	/;"	d
PIN_PB15__I2SC1_CK	sama5d2-pinfunc.h	/^#define PIN_PB15__I2SC1_CK	/;"	d
PIN_PB15__LCDDAT4	sama5d2-pinfunc.h	/^#define PIN_PB15__LCDDAT4	/;"	d
PIN_PB15__QSPI1_CS	sama5d2-pinfunc.h	/^#define PIN_PB15__QSPI1_CS	/;"	d
PIN_PB15__TF1	sama5d2-pinfunc.h	/^#define PIN_PB15__TF1	/;"	d
PIN_PB16	sama5d2-pinfunc.h	/^#define PIN_PB16	/;"	d
PIN_PB16__A5	sama5d2-pinfunc.h	/^#define PIN_PB16__A5	/;"	d
PIN_PB16__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB16__GPIO	/;"	d
PIN_PB16__GRXDV	sama5d2-pinfunc.h	/^#define PIN_PB16__GRXDV	/;"	d
PIN_PB16__I2SC1_WS	sama5d2-pinfunc.h	/^#define PIN_PB16__I2SC1_WS	/;"	d
PIN_PB16__LCDDAT5	sama5d2-pinfunc.h	/^#define PIN_PB16__LCDDAT5	/;"	d
PIN_PB16__QSPI1_IO0	sama5d2-pinfunc.h	/^#define PIN_PB16__QSPI1_IO0	/;"	d
PIN_PB16__TD1	sama5d2-pinfunc.h	/^#define PIN_PB16__TD1	/;"	d
PIN_PB17	sama5d2-pinfunc.h	/^#define PIN_PB17	/;"	d
PIN_PB17__A6	sama5d2-pinfunc.h	/^#define PIN_PB17__A6	/;"	d
PIN_PB17__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB17__GPIO	/;"	d
PIN_PB17__GRXER	sama5d2-pinfunc.h	/^#define PIN_PB17__GRXER	/;"	d
PIN_PB17__I2SC1_DI0	sama5d2-pinfunc.h	/^#define PIN_PB17__I2SC1_DI0	/;"	d
PIN_PB17__LCDDAT6	sama5d2-pinfunc.h	/^#define PIN_PB17__LCDDAT6	/;"	d
PIN_PB17__QSPI1_IO1	sama5d2-pinfunc.h	/^#define PIN_PB17__QSPI1_IO1	/;"	d
PIN_PB17__RD1	sama5d2-pinfunc.h	/^#define PIN_PB17__RD1	/;"	d
PIN_PB18	sama5d2-pinfunc.h	/^#define PIN_PB18	/;"	d
PIN_PB18__A7	sama5d2-pinfunc.h	/^#define PIN_PB18__A7	/;"	d
PIN_PB18__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB18__GPIO	/;"	d
PIN_PB18__GRX0	sama5d2-pinfunc.h	/^#define PIN_PB18__GRX0	/;"	d
PIN_PB18__I2SC1_DO0	sama5d2-pinfunc.h	/^#define PIN_PB18__I2SC1_DO0	/;"	d
PIN_PB18__LCDDAT7	sama5d2-pinfunc.h	/^#define PIN_PB18__LCDDAT7	/;"	d
PIN_PB18__QSPI1_IO2	sama5d2-pinfunc.h	/^#define PIN_PB18__QSPI1_IO2	/;"	d
PIN_PB18__RK1	sama5d2-pinfunc.h	/^#define PIN_PB18__RK1	/;"	d
PIN_PB19	sama5d2-pinfunc.h	/^#define PIN_PB19	/;"	d
PIN_PB19__A8	sama5d2-pinfunc.h	/^#define PIN_PB19__A8	/;"	d
PIN_PB19__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB19__GPIO	/;"	d
PIN_PB19__GRX1	sama5d2-pinfunc.h	/^#define PIN_PB19__GRX1	/;"	d
PIN_PB19__LCDDAT8	sama5d2-pinfunc.h	/^#define PIN_PB19__LCDDAT8	/;"	d
PIN_PB19__QSPI1_IO3	sama5d2-pinfunc.h	/^#define PIN_PB19__QSPI1_IO3	/;"	d
PIN_PB19__RF1	sama5d2-pinfunc.h	/^#define PIN_PB19__RF1	/;"	d
PIN_PB19__TIOA3	sama5d2-pinfunc.h	/^#define PIN_PB19__TIOA3	/;"	d
PIN_PB1__A22_NANDCLE	sama5d2-pinfunc.h	/^#define PIN_PB1__A22_NANDCLE	/;"	d
PIN_PB1__CLASSD_R0	sama5d2-pinfunc.h	/^#define PIN_PB1__CLASSD_R0	/;"	d
PIN_PB1__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB1__GPIO	/;"	d
PIN_PB1__PWML1	sama5d2-pinfunc.h	/^#define PIN_PB1__PWML1	/;"	d
PIN_PB1__SPI0_SPCK	sama5d2-pinfunc.h	/^#define PIN_PB1__SPI0_SPCK	/;"	d
PIN_PB2	sama5d2-pinfunc.h	/^#define PIN_PB2	/;"	d
PIN_PB20	sama5d2-pinfunc.h	/^#define PIN_PB20	/;"	d
PIN_PB20__A9	sama5d2-pinfunc.h	/^#define PIN_PB20__A9	/;"	d
PIN_PB20__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB20__GPIO	/;"	d
PIN_PB20__GTX0	sama5d2-pinfunc.h	/^#define PIN_PB20__GTX0	/;"	d
PIN_PB20__LCDDAT9	sama5d2-pinfunc.h	/^#define PIN_PB20__LCDDAT9	/;"	d
PIN_PB20__PCK1	sama5d2-pinfunc.h	/^#define PIN_PB20__PCK1	/;"	d
PIN_PB20__TIOB3	sama5d2-pinfunc.h	/^#define PIN_PB20__TIOB3	/;"	d
PIN_PB20__TK0	sama5d2-pinfunc.h	/^#define PIN_PB20__TK0	/;"	d
PIN_PB21	sama5d2-pinfunc.h	/^#define PIN_PB21	/;"	d
PIN_PB21__A10	sama5d2-pinfunc.h	/^#define PIN_PB21__A10	/;"	d
PIN_PB21__FLEXCOM3_IO2	sama5d2-pinfunc.h	/^#define PIN_PB21__FLEXCOM3_IO2	/;"	d
PIN_PB21__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB21__GPIO	/;"	d
PIN_PB21__GTX1	sama5d2-pinfunc.h	/^#define PIN_PB21__GTX1	/;"	d
PIN_PB21__LCDDAT10	sama5d2-pinfunc.h	/^#define PIN_PB21__LCDDAT10	/;"	d
PIN_PB21__TCLK3	sama5d2-pinfunc.h	/^#define PIN_PB21__TCLK3	/;"	d
PIN_PB21__TF0	sama5d2-pinfunc.h	/^#define PIN_PB21__TF0	/;"	d
PIN_PB22	sama5d2-pinfunc.h	/^#define PIN_PB22	/;"	d
PIN_PB22__A11	sama5d2-pinfunc.h	/^#define PIN_PB22__A11	/;"	d
PIN_PB22__FLEXCOM3_IO1	sama5d2-pinfunc.h	/^#define PIN_PB22__FLEXCOM3_IO1	/;"	d
PIN_PB22__GMDC	sama5d2-pinfunc.h	/^#define PIN_PB22__GMDC	/;"	d
PIN_PB22__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB22__GPIO	/;"	d
PIN_PB22__LCDDAT11	sama5d2-pinfunc.h	/^#define PIN_PB22__LCDDAT11	/;"	d
PIN_PB22__TDO	sama5d2-pinfunc.h	/^#define PIN_PB22__TDO	/;"	d
PIN_PB22__TIOA2	sama5d2-pinfunc.h	/^#define PIN_PB22__TIOA2	/;"	d
PIN_PB23	sama5d2-pinfunc.h	/^#define PIN_PB23	/;"	d
PIN_PB23__A12	sama5d2-pinfunc.h	/^#define PIN_PB23__A12	/;"	d
PIN_PB23__FLEXCOM3_IO0	sama5d2-pinfunc.h	/^#define PIN_PB23__FLEXCOM3_IO0	/;"	d
PIN_PB23__GMDIO	sama5d2-pinfunc.h	/^#define PIN_PB23__GMDIO	/;"	d
PIN_PB23__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB23__GPIO	/;"	d
PIN_PB23__LCDDAT12	sama5d2-pinfunc.h	/^#define PIN_PB23__LCDDAT12	/;"	d
PIN_PB23__RD0	sama5d2-pinfunc.h	/^#define PIN_PB23__RD0	/;"	d
PIN_PB23__TIOB2	sama5d2-pinfunc.h	/^#define PIN_PB23__TIOB2	/;"	d
PIN_PB24	sama5d2-pinfunc.h	/^#define PIN_PB24	/;"	d
PIN_PB24__A13	sama5d2-pinfunc.h	/^#define PIN_PB24__A13	/;"	d
PIN_PB24__FLEXCOM3_IO3	sama5d2-pinfunc.h	/^#define PIN_PB24__FLEXCOM3_IO3	/;"	d
PIN_PB24__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB24__GPIO	/;"	d
PIN_PB24__ISC_D10	sama5d2-pinfunc.h	/^#define PIN_PB24__ISC_D10	/;"	d
PIN_PB24__LCDDAT13	sama5d2-pinfunc.h	/^#define PIN_PB24__LCDDAT13	/;"	d
PIN_PB24__RK0	sama5d2-pinfunc.h	/^#define PIN_PB24__RK0	/;"	d
PIN_PB24__TCLK2	sama5d2-pinfunc.h	/^#define PIN_PB24__TCLK2	/;"	d
PIN_PB25	sama5d2-pinfunc.h	/^#define PIN_PB25	/;"	d
PIN_PB25__A14	sama5d2-pinfunc.h	/^#define PIN_PB25__A14	/;"	d
PIN_PB25__FLEXCOM3_IO4	sama5d2-pinfunc.h	/^#define PIN_PB25__FLEXCOM3_IO4	/;"	d
PIN_PB25__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB25__GPIO	/;"	d
PIN_PB25__ISC_D11	sama5d2-pinfunc.h	/^#define PIN_PB25__ISC_D11	/;"	d
PIN_PB25__LCDDAT14	sama5d2-pinfunc.h	/^#define PIN_PB25__LCDDAT14	/;"	d
PIN_PB25__RF0	sama5d2-pinfunc.h	/^#define PIN_PB25__RF0	/;"	d
PIN_PB26	sama5d2-pinfunc.h	/^#define PIN_PB26	/;"	d
PIN_PB26__A15	sama5d2-pinfunc.h	/^#define PIN_PB26__A15	/;"	d
PIN_PB26__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB26__GPIO	/;"	d
PIN_PB26__ISC_D0	sama5d2-pinfunc.h	/^#define PIN_PB26__ISC_D0	/;"	d
PIN_PB26__LCDDAT15	sama5d2-pinfunc.h	/^#define PIN_PB26__LCDDAT15	/;"	d
PIN_PB26__PDMIC_DAT	sama5d2-pinfunc.h	/^#define PIN_PB26__PDMIC_DAT	/;"	d
PIN_PB26__URXD0	sama5d2-pinfunc.h	/^#define PIN_PB26__URXD0	/;"	d
PIN_PB27	sama5d2-pinfunc.h	/^#define PIN_PB27	/;"	d
PIN_PB27__A16	sama5d2-pinfunc.h	/^#define PIN_PB27__A16	/;"	d
PIN_PB27__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB27__GPIO	/;"	d
PIN_PB27__ISC_D1	sama5d2-pinfunc.h	/^#define PIN_PB27__ISC_D1	/;"	d
PIN_PB27__LCDDAT16	sama5d2-pinfunc.h	/^#define PIN_PB27__LCDDAT16	/;"	d
PIN_PB27__PDMIC_CLK	sama5d2-pinfunc.h	/^#define PIN_PB27__PDMIC_CLK	/;"	d
PIN_PB27__UTXD0	sama5d2-pinfunc.h	/^#define PIN_PB27__UTXD0	/;"	d
PIN_PB28	sama5d2-pinfunc.h	/^#define PIN_PB28	/;"	d
PIN_PB28__A17	sama5d2-pinfunc.h	/^#define PIN_PB28__A17	/;"	d
PIN_PB28__FLEXCOM0_IO0	sama5d2-pinfunc.h	/^#define PIN_PB28__FLEXCOM0_IO0	/;"	d
PIN_PB28__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB28__GPIO	/;"	d
PIN_PB28__ISC_D2	sama5d2-pinfunc.h	/^#define PIN_PB28__ISC_D2	/;"	d
PIN_PB28__LCDDAT17	sama5d2-pinfunc.h	/^#define PIN_PB28__LCDDAT17	/;"	d
PIN_PB28__TIOA5	sama5d2-pinfunc.h	/^#define PIN_PB28__TIOA5	/;"	d
PIN_PB29	sama5d2-pinfunc.h	/^#define PIN_PB29	/;"	d
PIN_PB29__A18	sama5d2-pinfunc.h	/^#define PIN_PB29__A18	/;"	d
PIN_PB29__FLEXCOM0_IO1	sama5d2-pinfunc.h	/^#define PIN_PB29__FLEXCOM0_IO1	/;"	d
PIN_PB29__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB29__GPIO	/;"	d
PIN_PB29__ISC_D3	sama5d2-pinfunc.h	/^#define PIN_PB29__ISC_D3	/;"	d
PIN_PB29__LCDDAT18	sama5d2-pinfunc.h	/^#define PIN_PB29__LCDDAT18	/;"	d
PIN_PB29__TIOB5	sama5d2-pinfunc.h	/^#define PIN_PB29__TIOB5	/;"	d
PIN_PB2__CLASSD_R1	sama5d2-pinfunc.h	/^#define PIN_PB2__CLASSD_R1	/;"	d
PIN_PB2__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB2__GPIO	/;"	d
PIN_PB2__NRD_NANDOE	sama5d2-pinfunc.h	/^#define PIN_PB2__NRD_NANDOE	/;"	d
PIN_PB2__PWMFI0	sama5d2-pinfunc.h	/^#define PIN_PB2__PWMFI0	/;"	d
PIN_PB3	sama5d2-pinfunc.h	/^#define PIN_PB3	/;"	d
PIN_PB30	sama5d2-pinfunc.h	/^#define PIN_PB30	/;"	d
PIN_PB30__A19	sama5d2-pinfunc.h	/^#define PIN_PB30__A19	/;"	d
PIN_PB30__FLEXCOM0_IO2	sama5d2-pinfunc.h	/^#define PIN_PB30__FLEXCOM0_IO2	/;"	d
PIN_PB30__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB30__GPIO	/;"	d
PIN_PB30__ISC_D4	sama5d2-pinfunc.h	/^#define PIN_PB30__ISC_D4	/;"	d
PIN_PB30__LCDDAT19	sama5d2-pinfunc.h	/^#define PIN_PB30__LCDDAT19	/;"	d
PIN_PB30__TCLK5	sama5d2-pinfunc.h	/^#define PIN_PB30__TCLK5	/;"	d
PIN_PB31	sama5d2-pinfunc.h	/^#define PIN_PB31	/;"	d
PIN_PB31__A20	sama5d2-pinfunc.h	/^#define PIN_PB31__A20	/;"	d
PIN_PB31__FLEXCOM0_IO3	sama5d2-pinfunc.h	/^#define PIN_PB31__FLEXCOM0_IO3	/;"	d
PIN_PB31__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB31__GPIO	/;"	d
PIN_PB31__ISC_D5	sama5d2-pinfunc.h	/^#define PIN_PB31__ISC_D5	/;"	d
PIN_PB31__LCDDAT20	sama5d2-pinfunc.h	/^#define PIN_PB31__LCDDAT20	/;"	d
PIN_PB31__TWD0	sama5d2-pinfunc.h	/^#define PIN_PB31__TWD0	/;"	d
PIN_PB3__CLASSD_R2	sama5d2-pinfunc.h	/^#define PIN_PB3__CLASSD_R2	/;"	d
PIN_PB3__D8	sama5d2-pinfunc.h	/^#define PIN_PB3__D8	/;"	d
PIN_PB3__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB3__GPIO	/;"	d
PIN_PB3__IRQ	sama5d2-pinfunc.h	/^#define PIN_PB3__IRQ	/;"	d
PIN_PB3__PWMEXTRG0	sama5d2-pinfunc.h	/^#define PIN_PB3__PWMEXTRG0	/;"	d
PIN_PB3__URXD4	sama5d2-pinfunc.h	/^#define PIN_PB3__URXD4	/;"	d
PIN_PB4	sama5d2-pinfunc.h	/^#define PIN_PB4	/;"	d
PIN_PB4__CLASSD_R3	sama5d2-pinfunc.h	/^#define PIN_PB4__CLASSD_R3	/;"	d
PIN_PB4__D9	sama5d2-pinfunc.h	/^#define PIN_PB4__D9	/;"	d
PIN_PB4__FIQ	sama5d2-pinfunc.h	/^#define PIN_PB4__FIQ	/;"	d
PIN_PB4__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB4__GPIO	/;"	d
PIN_PB4__UTXD4	sama5d2-pinfunc.h	/^#define PIN_PB4__UTXD4	/;"	d
PIN_PB5	sama5d2-pinfunc.h	/^#define PIN_PB5	/;"	d
PIN_PB5__D10	sama5d2-pinfunc.h	/^#define PIN_PB5__D10	/;"	d
PIN_PB5__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB5__GPIO	/;"	d
PIN_PB5__GTSUCOMP	sama5d2-pinfunc.h	/^#define PIN_PB5__GTSUCOMP	/;"	d
PIN_PB5__PWMH2	sama5d2-pinfunc.h	/^#define PIN_PB5__PWMH2	/;"	d
PIN_PB5__QSPI1_SCK	sama5d2-pinfunc.h	/^#define PIN_PB5__QSPI1_SCK	/;"	d
PIN_PB5__TCLK2	sama5d2-pinfunc.h	/^#define PIN_PB5__TCLK2	/;"	d
PIN_PB6	sama5d2-pinfunc.h	/^#define PIN_PB6	/;"	d
PIN_PB6__D11	sama5d2-pinfunc.h	/^#define PIN_PB6__D11	/;"	d
PIN_PB6__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB6__GPIO	/;"	d
PIN_PB6__GTXER	sama5d2-pinfunc.h	/^#define PIN_PB6__GTXER	/;"	d
PIN_PB6__PWML2	sama5d2-pinfunc.h	/^#define PIN_PB6__PWML2	/;"	d
PIN_PB6__QSPI1_CS	sama5d2-pinfunc.h	/^#define PIN_PB6__QSPI1_CS	/;"	d
PIN_PB6__TIOA2	sama5d2-pinfunc.h	/^#define PIN_PB6__TIOA2	/;"	d
PIN_PB7	sama5d2-pinfunc.h	/^#define PIN_PB7	/;"	d
PIN_PB7__D12	sama5d2-pinfunc.h	/^#define PIN_PB7__D12	/;"	d
PIN_PB7__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB7__GPIO	/;"	d
PIN_PB7__GRXCK	sama5d2-pinfunc.h	/^#define PIN_PB7__GRXCK	/;"	d
PIN_PB7__PWMH3	sama5d2-pinfunc.h	/^#define PIN_PB7__PWMH3	/;"	d
PIN_PB7__QSPI1_IO0	sama5d2-pinfunc.h	/^#define PIN_PB7__QSPI1_IO0	/;"	d
PIN_PB7__TIOB2	sama5d2-pinfunc.h	/^#define PIN_PB7__TIOB2	/;"	d
PIN_PB8	sama5d2-pinfunc.h	/^#define PIN_PB8	/;"	d
PIN_PB8__D13	sama5d2-pinfunc.h	/^#define PIN_PB8__D13	/;"	d
PIN_PB8__GCRS	sama5d2-pinfunc.h	/^#define PIN_PB8__GCRS	/;"	d
PIN_PB8__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB8__GPIO	/;"	d
PIN_PB8__PWML3	sama5d2-pinfunc.h	/^#define PIN_PB8__PWML3	/;"	d
PIN_PB8__QSPI1_IO1	sama5d2-pinfunc.h	/^#define PIN_PB8__QSPI1_IO1	/;"	d
PIN_PB8__TCLK3	sama5d2-pinfunc.h	/^#define PIN_PB8__TCLK3	/;"	d
PIN_PB9	sama5d2-pinfunc.h	/^#define PIN_PB9	/;"	d
PIN_PB9__D14	sama5d2-pinfunc.h	/^#define PIN_PB9__D14	/;"	d
PIN_PB9__GCOL	sama5d2-pinfunc.h	/^#define PIN_PB9__GCOL	/;"	d
PIN_PB9__GPIO	sama5d2-pinfunc.h	/^#define PIN_PB9__GPIO	/;"	d
PIN_PB9__PWMFI1	sama5d2-pinfunc.h	/^#define PIN_PB9__PWMFI1	/;"	d
PIN_PB9__QSPI1_IO2	sama5d2-pinfunc.h	/^#define PIN_PB9__QSPI1_IO2	/;"	d
PIN_PB9__TIOA3	sama5d2-pinfunc.h	/^#define PIN_PB9__TIOA3	/;"	d
PIN_PC0	sama5d2-pinfunc.h	/^#define PIN_PC0	/;"	d
PIN_PC0__A23	sama5d2-pinfunc.h	/^#define PIN_PC0__A23	/;"	d
PIN_PC0__FLEXCOM0_IO4	sama5d2-pinfunc.h	/^#define PIN_PC0__FLEXCOM0_IO4	/;"	d
PIN_PC0__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC0__GPIO	/;"	d
PIN_PC0__ISC_D6	sama5d2-pinfunc.h	/^#define PIN_PC0__ISC_D6	/;"	d
PIN_PC0__LCDDAT21	sama5d2-pinfunc.h	/^#define PIN_PC0__LCDDAT21	/;"	d
PIN_PC0__TWCK0	sama5d2-pinfunc.h	/^#define PIN_PC0__TWCK0	/;"	d
PIN_PC1	sama5d2-pinfunc.h	/^#define PIN_PC1	/;"	d
PIN_PC10	sama5d2-pinfunc.h	/^#define PIN_PC10	/;"	d
PIN_PC10__CANTX0	sama5d2-pinfunc.h	/^#define PIN_PC10__CANTX0	/;"	d
PIN_PC10__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC10__GPIO	/;"	d
PIN_PC10__GTXCK	sama5d2-pinfunc.h	/^#define PIN_PC10__GTXCK	/;"	d
PIN_PC10__ISC_D1	sama5d2-pinfunc.h	/^#define PIN_PC10__ISC_D1	/;"	d
PIN_PC10__LCDDAT2	sama5d2-pinfunc.h	/^#define PIN_PC10__LCDDAT2	/;"	d
PIN_PC10__TIOB4	sama5d2-pinfunc.h	/^#define PIN_PC10__TIOB4	/;"	d
PIN_PC11	sama5d2-pinfunc.h	/^#define PIN_PC11	/;"	d
PIN_PC11__A0_NBS0	sama5d2-pinfunc.h	/^#define PIN_PC11__A0_NBS0	/;"	d
PIN_PC11__CANRX0	sama5d2-pinfunc.h	/^#define PIN_PC11__CANRX0	/;"	d
PIN_PC11__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC11__GPIO	/;"	d
PIN_PC11__GTXEN	sama5d2-pinfunc.h	/^#define PIN_PC11__GTXEN	/;"	d
PIN_PC11__ISC_D2	sama5d2-pinfunc.h	/^#define PIN_PC11__ISC_D2	/;"	d
PIN_PC11__LCDDAT3	sama5d2-pinfunc.h	/^#define PIN_PC11__LCDDAT3	/;"	d
PIN_PC11__TCLK4	sama5d2-pinfunc.h	/^#define PIN_PC11__TCLK4	/;"	d
PIN_PC12	sama5d2-pinfunc.h	/^#define PIN_PC12	/;"	d
PIN_PC12__A1	sama5d2-pinfunc.h	/^#define PIN_PC12__A1	/;"	d
PIN_PC12__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC12__GPIO	/;"	d
PIN_PC12__GRXDV	sama5d2-pinfunc.h	/^#define PIN_PC12__GRXDV	/;"	d
PIN_PC12__ISC_D3	sama5d2-pinfunc.h	/^#define PIN_PC12__ISC_D3	/;"	d
PIN_PC12__LCDDAT4	sama5d2-pinfunc.h	/^#define PIN_PC12__LCDDAT4	/;"	d
PIN_PC12__TK0	sama5d2-pinfunc.h	/^#define PIN_PC12__TK0	/;"	d
PIN_PC12__URXD3	sama5d2-pinfunc.h	/^#define PIN_PC12__URXD3	/;"	d
PIN_PC13	sama5d2-pinfunc.h	/^#define PIN_PC13	/;"	d
PIN_PC13__A2	sama5d2-pinfunc.h	/^#define PIN_PC13__A2	/;"	d
PIN_PC13__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC13__GPIO	/;"	d
PIN_PC13__GRXER	sama5d2-pinfunc.h	/^#define PIN_PC13__GRXER	/;"	d
PIN_PC13__ISC_D4	sama5d2-pinfunc.h	/^#define PIN_PC13__ISC_D4	/;"	d
PIN_PC13__LCDDAT5	sama5d2-pinfunc.h	/^#define PIN_PC13__LCDDAT5	/;"	d
PIN_PC13__TF0	sama5d2-pinfunc.h	/^#define PIN_PC13__TF0	/;"	d
PIN_PC13__UTXD3	sama5d2-pinfunc.h	/^#define PIN_PC13__UTXD3	/;"	d
PIN_PC14	sama5d2-pinfunc.h	/^#define PIN_PC14	/;"	d
PIN_PC14__A3	sama5d2-pinfunc.h	/^#define PIN_PC14__A3	/;"	d
PIN_PC14__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC14__GPIO	/;"	d
PIN_PC14__GRX0	sama5d2-pinfunc.h	/^#define PIN_PC14__GRX0	/;"	d
PIN_PC14__ISC_D5	sama5d2-pinfunc.h	/^#define PIN_PC14__ISC_D5	/;"	d
PIN_PC14__LCDDAT6	sama5d2-pinfunc.h	/^#define PIN_PC14__LCDDAT6	/;"	d
PIN_PC14__TDO	sama5d2-pinfunc.h	/^#define PIN_PC14__TDO	/;"	d
PIN_PC15	sama5d2-pinfunc.h	/^#define PIN_PC15	/;"	d
PIN_PC15__A4	sama5d2-pinfunc.h	/^#define PIN_PC15__A4	/;"	d
PIN_PC15__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC15__GPIO	/;"	d
PIN_PC15__GRX1	sama5d2-pinfunc.h	/^#define PIN_PC15__GRX1	/;"	d
PIN_PC15__ISC_D6	sama5d2-pinfunc.h	/^#define PIN_PC15__ISC_D6	/;"	d
PIN_PC15__LCDDAT7	sama5d2-pinfunc.h	/^#define PIN_PC15__LCDDAT7	/;"	d
PIN_PC15__RD0	sama5d2-pinfunc.h	/^#define PIN_PC15__RD0	/;"	d
PIN_PC16	sama5d2-pinfunc.h	/^#define PIN_PC16	/;"	d
PIN_PC16__A5	sama5d2-pinfunc.h	/^#define PIN_PC16__A5	/;"	d
PIN_PC16__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC16__GPIO	/;"	d
PIN_PC16__GTX0	sama5d2-pinfunc.h	/^#define PIN_PC16__GTX0	/;"	d
PIN_PC16__ISC_D7	sama5d2-pinfunc.h	/^#define PIN_PC16__ISC_D7	/;"	d
PIN_PC16__LCDDAT10	sama5d2-pinfunc.h	/^#define PIN_PC16__LCDDAT10	/;"	d
PIN_PC16__RK0	sama5d2-pinfunc.h	/^#define PIN_PC16__RK0	/;"	d
PIN_PC17	sama5d2-pinfunc.h	/^#define PIN_PC17	/;"	d
PIN_PC17__A6	sama5d2-pinfunc.h	/^#define PIN_PC17__A6	/;"	d
PIN_PC17__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC17__GPIO	/;"	d
PIN_PC17__GTX1	sama5d2-pinfunc.h	/^#define PIN_PC17__GTX1	/;"	d
PIN_PC17__ISC_D8	sama5d2-pinfunc.h	/^#define PIN_PC17__ISC_D8	/;"	d
PIN_PC17__LCDDAT11	sama5d2-pinfunc.h	/^#define PIN_PC17__LCDDAT11	/;"	d
PIN_PC17__RF0	sama5d2-pinfunc.h	/^#define PIN_PC17__RF0	/;"	d
PIN_PC18	sama5d2-pinfunc.h	/^#define PIN_PC18	/;"	d
PIN_PC18__A7	sama5d2-pinfunc.h	/^#define PIN_PC18__A7	/;"	d
PIN_PC18__FLEXCOM3_IO2	sama5d2-pinfunc.h	/^#define PIN_PC18__FLEXCOM3_IO2	/;"	d
PIN_PC18__GMDC	sama5d2-pinfunc.h	/^#define PIN_PC18__GMDC	/;"	d
PIN_PC18__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC18__GPIO	/;"	d
PIN_PC18__ISC_D9	sama5d2-pinfunc.h	/^#define PIN_PC18__ISC_D9	/;"	d
PIN_PC18__LCDDAT12	sama5d2-pinfunc.h	/^#define PIN_PC18__LCDDAT12	/;"	d
PIN_PC19	sama5d2-pinfunc.h	/^#define PIN_PC19	/;"	d
PIN_PC19__A8	sama5d2-pinfunc.h	/^#define PIN_PC19__A8	/;"	d
PIN_PC19__FLEXCOM3_IO1	sama5d2-pinfunc.h	/^#define PIN_PC19__FLEXCOM3_IO1	/;"	d
PIN_PC19__GMDIO	sama5d2-pinfunc.h	/^#define PIN_PC19__GMDIO	/;"	d
PIN_PC19__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC19__GPIO	/;"	d
PIN_PC19__ISC_D10	sama5d2-pinfunc.h	/^#define PIN_PC19__ISC_D10	/;"	d
PIN_PC19__LCDDAT13	sama5d2-pinfunc.h	/^#define PIN_PC19__LCDDAT13	/;"	d
PIN_PC1__A24	sama5d2-pinfunc.h	/^#define PIN_PC1__A24	/;"	d
PIN_PC1__CANTX0	sama5d2-pinfunc.h	/^#define PIN_PC1__CANTX0	/;"	d
PIN_PC1__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC1__GPIO	/;"	d
PIN_PC1__I2SC0_CK	sama5d2-pinfunc.h	/^#define PIN_PC1__I2SC0_CK	/;"	d
PIN_PC1__ISC_D7	sama5d2-pinfunc.h	/^#define PIN_PC1__ISC_D7	/;"	d
PIN_PC1__LCDDAT22	sama5d2-pinfunc.h	/^#define PIN_PC1__LCDDAT22	/;"	d
PIN_PC1__SPI1_SPCK	sama5d2-pinfunc.h	/^#define PIN_PC1__SPI1_SPCK	/;"	d
PIN_PC2	sama5d2-pinfunc.h	/^#define PIN_PC2	/;"	d
PIN_PC20	sama5d2-pinfunc.h	/^#define PIN_PC20	/;"	d
PIN_PC20__A9	sama5d2-pinfunc.h	/^#define PIN_PC20__A9	/;"	d
PIN_PC20__FLEXCOM3_IO0	sama5d2-pinfunc.h	/^#define PIN_PC20__FLEXCOM3_IO0	/;"	d
PIN_PC20__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC20__GPIO	/;"	d
PIN_PC20__GRXCK	sama5d2-pinfunc.h	/^#define PIN_PC20__GRXCK	/;"	d
PIN_PC20__ISC_D11	sama5d2-pinfunc.h	/^#define PIN_PC20__ISC_D11	/;"	d
PIN_PC20__LCDDAT14	sama5d2-pinfunc.h	/^#define PIN_PC20__LCDDAT14	/;"	d
PIN_PC21	sama5d2-pinfunc.h	/^#define PIN_PC21	/;"	d
PIN_PC21__A10	sama5d2-pinfunc.h	/^#define PIN_PC21__A10	/;"	d
PIN_PC21__FLEXCOM3_IO3	sama5d2-pinfunc.h	/^#define PIN_PC21__FLEXCOM3_IO3	/;"	d
PIN_PC21__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC21__GPIO	/;"	d
PIN_PC21__GTXER	sama5d2-pinfunc.h	/^#define PIN_PC21__GTXER	/;"	d
PIN_PC21__ISC_PCK	sama5d2-pinfunc.h	/^#define PIN_PC21__ISC_PCK	/;"	d
PIN_PC21__LCDDAT15	sama5d2-pinfunc.h	/^#define PIN_PC21__LCDDAT15	/;"	d
PIN_PC22	sama5d2-pinfunc.h	/^#define PIN_PC22	/;"	d
PIN_PC22__A11	sama5d2-pinfunc.h	/^#define PIN_PC22__A11	/;"	d
PIN_PC22__FLEXCOM3_IO4	sama5d2-pinfunc.h	/^#define PIN_PC22__FLEXCOM3_IO4	/;"	d
PIN_PC22__GCRS	sama5d2-pinfunc.h	/^#define PIN_PC22__GCRS	/;"	d
PIN_PC22__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC22__GPIO	/;"	d
PIN_PC22__ISC_VSYNC	sama5d2-pinfunc.h	/^#define PIN_PC22__ISC_VSYNC	/;"	d
PIN_PC22__LCDDAT18	sama5d2-pinfunc.h	/^#define PIN_PC22__LCDDAT18	/;"	d
PIN_PC23	sama5d2-pinfunc.h	/^#define PIN_PC23	/;"	d
PIN_PC23__A12	sama5d2-pinfunc.h	/^#define PIN_PC23__A12	/;"	d
PIN_PC23__GCOL	sama5d2-pinfunc.h	/^#define PIN_PC23__GCOL	/;"	d
PIN_PC23__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC23__GPIO	/;"	d
PIN_PC23__ISC_HSYNC	sama5d2-pinfunc.h	/^#define PIN_PC23__ISC_HSYNC	/;"	d
PIN_PC23__LCDDAT19	sama5d2-pinfunc.h	/^#define PIN_PC23__LCDDAT19	/;"	d
PIN_PC24	sama5d2-pinfunc.h	/^#define PIN_PC24	/;"	d
PIN_PC24__A13	sama5d2-pinfunc.h	/^#define PIN_PC24__A13	/;"	d
PIN_PC24__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC24__GPIO	/;"	d
PIN_PC24__GRX2	sama5d2-pinfunc.h	/^#define PIN_PC24__GRX2	/;"	d
PIN_PC24__ISC_MCK	sama5d2-pinfunc.h	/^#define PIN_PC24__ISC_MCK	/;"	d
PIN_PC24__LCDDAT20	sama5d2-pinfunc.h	/^#define PIN_PC24__LCDDAT20	/;"	d
PIN_PC25	sama5d2-pinfunc.h	/^#define PIN_PC25	/;"	d
PIN_PC25__A14	sama5d2-pinfunc.h	/^#define PIN_PC25__A14	/;"	d
PIN_PC25__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC25__GPIO	/;"	d
PIN_PC25__GRX3	sama5d2-pinfunc.h	/^#define PIN_PC25__GRX3	/;"	d
PIN_PC25__ISC_FIELD	sama5d2-pinfunc.h	/^#define PIN_PC25__ISC_FIELD	/;"	d
PIN_PC25__LCDDAT21	sama5d2-pinfunc.h	/^#define PIN_PC25__LCDDAT21	/;"	d
PIN_PC26	sama5d2-pinfunc.h	/^#define PIN_PC26	/;"	d
PIN_PC26__A15	sama5d2-pinfunc.h	/^#define PIN_PC26__A15	/;"	d
PIN_PC26__CANTX1	sama5d2-pinfunc.h	/^#define PIN_PC26__CANTX1	/;"	d
PIN_PC26__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC26__GPIO	/;"	d
PIN_PC26__GTX2	sama5d2-pinfunc.h	/^#define PIN_PC26__GTX2	/;"	d
PIN_PC26__LCDDAT22	sama5d2-pinfunc.h	/^#define PIN_PC26__LCDDAT22	/;"	d
PIN_PC27	sama5d2-pinfunc.h	/^#define PIN_PC27	/;"	d
PIN_PC27__A16	sama5d2-pinfunc.h	/^#define PIN_PC27__A16	/;"	d
PIN_PC27__CANRX1	sama5d2-pinfunc.h	/^#define PIN_PC27__CANRX1	/;"	d
PIN_PC27__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC27__GPIO	/;"	d
PIN_PC27__GTX3	sama5d2-pinfunc.h	/^#define PIN_PC27__GTX3	/;"	d
PIN_PC27__LCDDAT23	sama5d2-pinfunc.h	/^#define PIN_PC27__LCDDAT23	/;"	d
PIN_PC27__PCK1	sama5d2-pinfunc.h	/^#define PIN_PC27__PCK1	/;"	d
PIN_PC27__TWD0	sama5d2-pinfunc.h	/^#define PIN_PC27__TWD0	/;"	d
PIN_PC28	sama5d2-pinfunc.h	/^#define PIN_PC28	/;"	d
PIN_PC28__A17	sama5d2-pinfunc.h	/^#define PIN_PC28__A17	/;"	d
PIN_PC28__FLEXCOM4_IO0	sama5d2-pinfunc.h	/^#define PIN_PC28__FLEXCOM4_IO0	/;"	d
PIN_PC28__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC28__GPIO	/;"	d
PIN_PC28__LCDPWM	sama5d2-pinfunc.h	/^#define PIN_PC28__LCDPWM	/;"	d
PIN_PC28__PCK2	sama5d2-pinfunc.h	/^#define PIN_PC28__PCK2	/;"	d
PIN_PC28__TWCK0	sama5d2-pinfunc.h	/^#define PIN_PC28__TWCK0	/;"	d
PIN_PC29	sama5d2-pinfunc.h	/^#define PIN_PC29	/;"	d
PIN_PC29__A18	sama5d2-pinfunc.h	/^#define PIN_PC29__A18	/;"	d
PIN_PC29__FLEXCOM4_IO1	sama5d2-pinfunc.h	/^#define PIN_PC29__FLEXCOM4_IO1	/;"	d
PIN_PC29__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC29__GPIO	/;"	d
PIN_PC29__LCDDISP	sama5d2-pinfunc.h	/^#define PIN_PC29__LCDDISP	/;"	d
PIN_PC2__A25	sama5d2-pinfunc.h	/^#define PIN_PC2__A25	/;"	d
PIN_PC2__CANRX0	sama5d2-pinfunc.h	/^#define PIN_PC2__CANRX0	/;"	d
PIN_PC2__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC2__GPIO	/;"	d
PIN_PC2__I2SC0_MCK	sama5d2-pinfunc.h	/^#define PIN_PC2__I2SC0_MCK	/;"	d
PIN_PC2__ISC_D8	sama5d2-pinfunc.h	/^#define PIN_PC2__ISC_D8	/;"	d
PIN_PC2__LCDDAT23	sama5d2-pinfunc.h	/^#define PIN_PC2__LCDDAT23	/;"	d
PIN_PC2__SPI1_MOSI	sama5d2-pinfunc.h	/^#define PIN_PC2__SPI1_MOSI	/;"	d
PIN_PC3	sama5d2-pinfunc.h	/^#define PIN_PC3	/;"	d
PIN_PC30	sama5d2-pinfunc.h	/^#define PIN_PC30	/;"	d
PIN_PC30__A19	sama5d2-pinfunc.h	/^#define PIN_PC30__A19	/;"	d
PIN_PC30__FLEXCOM4_IO2	sama5d2-pinfunc.h	/^#define PIN_PC30__FLEXCOM4_IO2	/;"	d
PIN_PC30__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC30__GPIO	/;"	d
PIN_PC30__LCDVSYNC	sama5d2-pinfunc.h	/^#define PIN_PC30__LCDVSYNC	/;"	d
PIN_PC31	sama5d2-pinfunc.h	/^#define PIN_PC31	/;"	d
PIN_PC31__A20	sama5d2-pinfunc.h	/^#define PIN_PC31__A20	/;"	d
PIN_PC31__FLEXCOM4_IO3	sama5d2-pinfunc.h	/^#define PIN_PC31__FLEXCOM4_IO3	/;"	d
PIN_PC31__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC31__GPIO	/;"	d
PIN_PC31__LCDHSYNC	sama5d2-pinfunc.h	/^#define PIN_PC31__LCDHSYNC	/;"	d
PIN_PC31__URXD3	sama5d2-pinfunc.h	/^#define PIN_PC31__URXD3	/;"	d
PIN_PC3__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC3__GPIO	/;"	d
PIN_PC3__I2SC0_WS	sama5d2-pinfunc.h	/^#define PIN_PC3__I2SC0_WS	/;"	d
PIN_PC3__ISC_D9	sama5d2-pinfunc.h	/^#define PIN_PC3__ISC_D9	/;"	d
PIN_PC3__LCDPWM	sama5d2-pinfunc.h	/^#define PIN_PC3__LCDPWM	/;"	d
PIN_PC3__NWAIT	sama5d2-pinfunc.h	/^#define PIN_PC3__NWAIT	/;"	d
PIN_PC3__SPI1_MISO	sama5d2-pinfunc.h	/^#define PIN_PC3__SPI1_MISO	/;"	d
PIN_PC3__TIOA1	sama5d2-pinfunc.h	/^#define PIN_PC3__TIOA1	/;"	d
PIN_PC4	sama5d2-pinfunc.h	/^#define PIN_PC4	/;"	d
PIN_PC4__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC4__GPIO	/;"	d
PIN_PC4__I2SC0_DI0	sama5d2-pinfunc.h	/^#define PIN_PC4__I2SC0_DI0	/;"	d
PIN_PC4__ISC_PCK	sama5d2-pinfunc.h	/^#define PIN_PC4__ISC_PCK	/;"	d
PIN_PC4__LCDDISP	sama5d2-pinfunc.h	/^#define PIN_PC4__LCDDISP	/;"	d
PIN_PC4__NWR1_NBS1	sama5d2-pinfunc.h	/^#define PIN_PC4__NWR1_NBS1	/;"	d
PIN_PC4__SPI1_NPCS0	sama5d2-pinfunc.h	/^#define PIN_PC4__SPI1_NPCS0	/;"	d
PIN_PC4__TIOB1	sama5d2-pinfunc.h	/^#define PIN_PC4__TIOB1	/;"	d
PIN_PC5	sama5d2-pinfunc.h	/^#define PIN_PC5	/;"	d
PIN_PC5__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC5__GPIO	/;"	d
PIN_PC5__I2SC0_DO0	sama5d2-pinfunc.h	/^#define PIN_PC5__I2SC0_DO0	/;"	d
PIN_PC5__ISC_VSYNC	sama5d2-pinfunc.h	/^#define PIN_PC5__ISC_VSYNC	/;"	d
PIN_PC5__LCDVSYNC	sama5d2-pinfunc.h	/^#define PIN_PC5__LCDVSYNC	/;"	d
PIN_PC5__NCS0	sama5d2-pinfunc.h	/^#define PIN_PC5__NCS0	/;"	d
PIN_PC5__SPI1_NPCS1	sama5d2-pinfunc.h	/^#define PIN_PC5__SPI1_NPCS1	/;"	d
PIN_PC5__TCLK1	sama5d2-pinfunc.h	/^#define PIN_PC5__TCLK1	/;"	d
PIN_PC6	sama5d2-pinfunc.h	/^#define PIN_PC6	/;"	d
PIN_PC6__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC6__GPIO	/;"	d
PIN_PC6__ISC_HSYNC	sama5d2-pinfunc.h	/^#define PIN_PC6__ISC_HSYNC	/;"	d
PIN_PC6__LCDHSYNC	sama5d2-pinfunc.h	/^#define PIN_PC6__LCDHSYNC	/;"	d
PIN_PC6__NCS1	sama5d2-pinfunc.h	/^#define PIN_PC6__NCS1	/;"	d
PIN_PC6__SPI1_NPCS2	sama5d2-pinfunc.h	/^#define PIN_PC6__SPI1_NPCS2	/;"	d
PIN_PC6__TWD1	sama5d2-pinfunc.h	/^#define PIN_PC6__TWD1	/;"	d
PIN_PC7	sama5d2-pinfunc.h	/^#define PIN_PC7	/;"	d
PIN_PC7__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC7__GPIO	/;"	d
PIN_PC7__ISC_MCK	sama5d2-pinfunc.h	/^#define PIN_PC7__ISC_MCK	/;"	d
PIN_PC7__LCDPCK	sama5d2-pinfunc.h	/^#define PIN_PC7__LCDPCK	/;"	d
PIN_PC7__NCS2	sama5d2-pinfunc.h	/^#define PIN_PC7__NCS2	/;"	d
PIN_PC7__SPI1_NPCS3	sama5d2-pinfunc.h	/^#define PIN_PC7__SPI1_NPCS3	/;"	d
PIN_PC7__TWCK1	sama5d2-pinfunc.h	/^#define PIN_PC7__TWCK1	/;"	d
PIN_PC7__URXD1	sama5d2-pinfunc.h	/^#define PIN_PC7__URXD1	/;"	d
PIN_PC8	sama5d2-pinfunc.h	/^#define PIN_PC8	/;"	d
PIN_PC8__FIQ	sama5d2-pinfunc.h	/^#define PIN_PC8__FIQ	/;"	d
PIN_PC8__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC8__GPIO	/;"	d
PIN_PC8__ISC_FIELD	sama5d2-pinfunc.h	/^#define PIN_PC8__ISC_FIELD	/;"	d
PIN_PC8__LCDDEN	sama5d2-pinfunc.h	/^#define PIN_PC8__LCDDEN	/;"	d
PIN_PC8__NANDRDY	sama5d2-pinfunc.h	/^#define PIN_PC8__NANDRDY	/;"	d
PIN_PC8__PCK0	sama5d2-pinfunc.h	/^#define PIN_PC8__PCK0	/;"	d
PIN_PC8__UTXD1	sama5d2-pinfunc.h	/^#define PIN_PC8__UTXD1	/;"	d
PIN_PC9	sama5d2-pinfunc.h	/^#define PIN_PC9	/;"	d
PIN_PC9__FIQ	sama5d2-pinfunc.h	/^#define PIN_PC9__FIQ	/;"	d
PIN_PC9__GPIO	sama5d2-pinfunc.h	/^#define PIN_PC9__GPIO	/;"	d
PIN_PC9__GTSUCOMP	sama5d2-pinfunc.h	/^#define PIN_PC9__GTSUCOMP	/;"	d
PIN_PC9__ISC_D0	sama5d2-pinfunc.h	/^#define PIN_PC9__ISC_D0	/;"	d
PIN_PC9__TIOA4	sama5d2-pinfunc.h	/^#define PIN_PC9__TIOA4	/;"	d
PIN_PD0	sama5d2-pinfunc.h	/^#define PIN_PD0	/;"	d
PIN_PD0__A23	sama5d2-pinfunc.h	/^#define PIN_PD0__A23	/;"	d
PIN_PD0__FLEXCOM4_IO4	sama5d2-pinfunc.h	/^#define PIN_PD0__FLEXCOM4_IO4	/;"	d
PIN_PD0__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD0__GPIO	/;"	d
PIN_PD0__GTSUCOMP	sama5d2-pinfunc.h	/^#define PIN_PD0__GTSUCOMP	/;"	d
PIN_PD0__LCDPCK	sama5d2-pinfunc.h	/^#define PIN_PD0__LCDPCK	/;"	d
PIN_PD0__UTXD3	sama5d2-pinfunc.h	/^#define PIN_PD0__UTXD3	/;"	d
PIN_PD1	sama5d2-pinfunc.h	/^#define PIN_PD1	/;"	d
PIN_PD10	sama5d2-pinfunc.h	/^#define PIN_PD10	/;"	d
PIN_PD10__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD10__GPIO	/;"	d
PIN_PD10__GTXEN	sama5d2-pinfunc.h	/^#define PIN_PD10__GTXEN	/;"	d
PIN_PD10__ISC_D3	sama5d2-pinfunc.h	/^#define PIN_PD10__ISC_D3	/;"	d
PIN_PD10__NTRST	sama5d2-pinfunc.h	/^#define PIN_PD10__NTRST	/;"	d
PIN_PD10__UTMI_HDIS	sama5d2-pinfunc.h	/^#define PIN_PD10__UTMI_HDIS	/;"	d
PIN_PD11	sama5d2-pinfunc.h	/^#define PIN_PD11	/;"	d
PIN_PD11__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD11__GPIO	/;"	d
PIN_PD11__GRXDV	sama5d2-pinfunc.h	/^#define PIN_PD11__GRXDV	/;"	d
PIN_PD11__ISC_D4	sama5d2-pinfunc.h	/^#define PIN_PD11__ISC_D4	/;"	d
PIN_PD11__ISC_MCK	sama5d2-pinfunc.h	/^#define PIN_PD11__ISC_MCK	/;"	d
PIN_PD11__PCK2	sama5d2-pinfunc.h	/^#define PIN_PD11__PCK2	/;"	d
PIN_PD11__TIOA1	sama5d2-pinfunc.h	/^#define PIN_PD11__TIOA1	/;"	d
PIN_PD11__UTMI_LS0	sama5d2-pinfunc.h	/^#define PIN_PD11__UTMI_LS0	/;"	d
PIN_PD12	sama5d2-pinfunc.h	/^#define PIN_PD12	/;"	d
PIN_PD12__FLEXCOM4_IO0	sama5d2-pinfunc.h	/^#define PIN_PD12__FLEXCOM4_IO0	/;"	d
PIN_PD12__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD12__GPIO	/;"	d
PIN_PD12__GRXER	sama5d2-pinfunc.h	/^#define PIN_PD12__GRXER	/;"	d
PIN_PD12__ISC_D4	sama5d2-pinfunc.h	/^#define PIN_PD12__ISC_D4	/;"	d
PIN_PD12__ISC_D5	sama5d2-pinfunc.h	/^#define PIN_PD12__ISC_D5	/;"	d
PIN_PD12__TIOB1	sama5d2-pinfunc.h	/^#define PIN_PD12__TIOB1	/;"	d
PIN_PD12__UTMI_LS1	sama5d2-pinfunc.h	/^#define PIN_PD12__UTMI_LS1	/;"	d
PIN_PD13	sama5d2-pinfunc.h	/^#define PIN_PD13	/;"	d
PIN_PD13__FLEXCOM4_IO1	sama5d2-pinfunc.h	/^#define PIN_PD13__FLEXCOM4_IO1	/;"	d
PIN_PD13__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD13__GPIO	/;"	d
PIN_PD13__GRX0	sama5d2-pinfunc.h	/^#define PIN_PD13__GRX0	/;"	d
PIN_PD13__ISC_D5	sama5d2-pinfunc.h	/^#define PIN_PD13__ISC_D5	/;"	d
PIN_PD13__ISC_D6	sama5d2-pinfunc.h	/^#define PIN_PD13__ISC_D6	/;"	d
PIN_PD13__TCLK1	sama5d2-pinfunc.h	/^#define PIN_PD13__TCLK1	/;"	d
PIN_PD13__UTMI_CDRPCSEL0	sama5d2-pinfunc.h	/^#define PIN_PD13__UTMI_CDRPCSEL0	/;"	d
PIN_PD14	sama5d2-pinfunc.h	/^#define PIN_PD14	/;"	d
PIN_PD14__FLEXCOM4_IO2	sama5d2-pinfunc.h	/^#define PIN_PD14__FLEXCOM4_IO2	/;"	d
PIN_PD14__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD14__GPIO	/;"	d
PIN_PD14__GRX1	sama5d2-pinfunc.h	/^#define PIN_PD14__GRX1	/;"	d
PIN_PD14__ISC_D6	sama5d2-pinfunc.h	/^#define PIN_PD14__ISC_D6	/;"	d
PIN_PD14__ISC_D7	sama5d2-pinfunc.h	/^#define PIN_PD14__ISC_D7	/;"	d
PIN_PD14__TCK	sama5d2-pinfunc.h	/^#define PIN_PD14__TCK	/;"	d
PIN_PD14__UTMI_CDRPCSEL1	sama5d2-pinfunc.h	/^#define PIN_PD14__UTMI_CDRPCSEL1	/;"	d
PIN_PD15	sama5d2-pinfunc.h	/^#define PIN_PD15	/;"	d
PIN_PD15__FLEXCOM4_IO3	sama5d2-pinfunc.h	/^#define PIN_PD15__FLEXCOM4_IO3	/;"	d
PIN_PD15__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD15__GPIO	/;"	d
PIN_PD15__GTX0	sama5d2-pinfunc.h	/^#define PIN_PD15__GTX0	/;"	d
PIN_PD15__ISC_D7	sama5d2-pinfunc.h	/^#define PIN_PD15__ISC_D7	/;"	d
PIN_PD15__ISC_PCK	sama5d2-pinfunc.h	/^#define PIN_PD15__ISC_PCK	/;"	d
PIN_PD15__TDI	sama5d2-pinfunc.h	/^#define PIN_PD15__TDI	/;"	d
PIN_PD15__UTMI_CDRCPDIVEN	sama5d2-pinfunc.h	/^#define PIN_PD15__UTMI_CDRCPDIVEN	/;"	d
PIN_PD16	sama5d2-pinfunc.h	/^#define PIN_PD16	/;"	d
PIN_PD16__FLEXCOM4_IO4	sama5d2-pinfunc.h	/^#define PIN_PD16__FLEXCOM4_IO4	/;"	d
PIN_PD16__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD16__GPIO	/;"	d
PIN_PD16__GTX1	sama5d2-pinfunc.h	/^#define PIN_PD16__GTX1	/;"	d
PIN_PD16__ISC_D8	sama5d2-pinfunc.h	/^#define PIN_PD16__ISC_D8	/;"	d
PIN_PD16__ISC_VSYNC	sama5d2-pinfunc.h	/^#define PIN_PD16__ISC_VSYNC	/;"	d
PIN_PD16__TDO	sama5d2-pinfunc.h	/^#define PIN_PD16__TDO	/;"	d
PIN_PD16__UTMI_CDRBISTEN	sama5d2-pinfunc.h	/^#define PIN_PD16__UTMI_CDRBISTEN	/;"	d
PIN_PD17	sama5d2-pinfunc.h	/^#define PIN_PD17	/;"	d
PIN_PD17__GMDC	sama5d2-pinfunc.h	/^#define PIN_PD17__GMDC	/;"	d
PIN_PD17__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD17__GPIO	/;"	d
PIN_PD17__ISC_D9	sama5d2-pinfunc.h	/^#define PIN_PD17__ISC_D9	/;"	d
PIN_PD17__ISC_HSYNC	sama5d2-pinfunc.h	/^#define PIN_PD17__ISC_HSYNC	/;"	d
PIN_PD17__TMS	sama5d2-pinfunc.h	/^#define PIN_PD17__TMS	/;"	d
PIN_PD17__UTMI_CDRCPSELDIV	sama5d2-pinfunc.h	/^#define PIN_PD17__UTMI_CDRCPSELDIV	/;"	d
PIN_PD18	sama5d2-pinfunc.h	/^#define PIN_PD18	/;"	d
PIN_PD18__GMDIO	sama5d2-pinfunc.h	/^#define PIN_PD18__GMDIO	/;"	d
PIN_PD18__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD18__GPIO	/;"	d
PIN_PD18__ISC_D10	sama5d2-pinfunc.h	/^#define PIN_PD18__ISC_D10	/;"	d
PIN_PD18__ISC_FIELD	sama5d2-pinfunc.h	/^#define PIN_PD18__ISC_FIELD	/;"	d
PIN_PD18__NTRST	sama5d2-pinfunc.h	/^#define PIN_PD18__NTRST	/;"	d
PIN_PD19	sama5d2-pinfunc.h	/^#define PIN_PD19	/;"	d
PIN_PD19__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD19__GPIO	/;"	d
PIN_PD19__I2SC0_CK	sama5d2-pinfunc.h	/^#define PIN_PD19__I2SC0_CK	/;"	d
PIN_PD19__ISC_D11	sama5d2-pinfunc.h	/^#define PIN_PD19__ISC_D11	/;"	d
PIN_PD19__PCK0	sama5d2-pinfunc.h	/^#define PIN_PD19__PCK0	/;"	d
PIN_PD19__TWD1	sama5d2-pinfunc.h	/^#define PIN_PD19__TWD1	/;"	d
PIN_PD19__URXD2	sama5d2-pinfunc.h	/^#define PIN_PD19__URXD2	/;"	d
PIN_PD1__A24	sama5d2-pinfunc.h	/^#define PIN_PD1__A24	/;"	d
PIN_PD1__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD1__GPIO	/;"	d
PIN_PD1__GRXCK	sama5d2-pinfunc.h	/^#define PIN_PD1__GRXCK	/;"	d
PIN_PD1__LCDDEN	sama5d2-pinfunc.h	/^#define PIN_PD1__LCDDEN	/;"	d
PIN_PD2	sama5d2-pinfunc.h	/^#define PIN_PD2	/;"	d
PIN_PD20	sama5d2-pinfunc.h	/^#define PIN_PD20	/;"	d
PIN_PD20__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD20__GPIO	/;"	d
PIN_PD20__I2SC0_MCK	sama5d2-pinfunc.h	/^#define PIN_PD20__I2SC0_MCK	/;"	d
PIN_PD20__ISC_PCK	sama5d2-pinfunc.h	/^#define PIN_PD20__ISC_PCK	/;"	d
PIN_PD20__TIOA2	sama5d2-pinfunc.h	/^#define PIN_PD20__TIOA2	/;"	d
PIN_PD20__TWCK1	sama5d2-pinfunc.h	/^#define PIN_PD20__TWCK1	/;"	d
PIN_PD20__UTXD2	sama5d2-pinfunc.h	/^#define PIN_PD20__UTXD2	/;"	d
PIN_PD21	sama5d2-pinfunc.h	/^#define PIN_PD21	/;"	d
PIN_PD21__FLEXCOM4_IO0	sama5d2-pinfunc.h	/^#define PIN_PD21__FLEXCOM4_IO0	/;"	d
PIN_PD21__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD21__GPIO	/;"	d
PIN_PD21__I2SC0_WS	sama5d2-pinfunc.h	/^#define PIN_PD21__I2SC0_WS	/;"	d
PIN_PD21__ISC_VSYNC	sama5d2-pinfunc.h	/^#define PIN_PD21__ISC_VSYNC	/;"	d
PIN_PD21__TIOB2	sama5d2-pinfunc.h	/^#define PIN_PD21__TIOB2	/;"	d
PIN_PD21__TWD0	sama5d2-pinfunc.h	/^#define PIN_PD21__TWD0	/;"	d
PIN_PD22	sama5d2-pinfunc.h	/^#define PIN_PD22	/;"	d
PIN_PD22__FLEXCOM4_IO1	sama5d2-pinfunc.h	/^#define PIN_PD22__FLEXCOM4_IO1	/;"	d
PIN_PD22__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD22__GPIO	/;"	d
PIN_PD22__I2SC0_DI0	sama5d2-pinfunc.h	/^#define PIN_PD22__I2SC0_DI0	/;"	d
PIN_PD22__ISC_HSYNC	sama5d2-pinfunc.h	/^#define PIN_PD22__ISC_HSYNC	/;"	d
PIN_PD22__TCLK2	sama5d2-pinfunc.h	/^#define PIN_PD22__TCLK2	/;"	d
PIN_PD22__TWCK0	sama5d2-pinfunc.h	/^#define PIN_PD22__TWCK0	/;"	d
PIN_PD23	sama5d2-pinfunc.h	/^#define PIN_PD23	/;"	d
PIN_PD23__FLEXCOM4_IO2	sama5d2-pinfunc.h	/^#define PIN_PD23__FLEXCOM4_IO2	/;"	d
PIN_PD23__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD23__GPIO	/;"	d
PIN_PD23__I2SC0_DO0	sama5d2-pinfunc.h	/^#define PIN_PD23__I2SC0_DO0	/;"	d
PIN_PD23__ISC_FIELD	sama5d2-pinfunc.h	/^#define PIN_PD23__ISC_FIELD	/;"	d
PIN_PD23__URXD2	sama5d2-pinfunc.h	/^#define PIN_PD23__URXD2	/;"	d
PIN_PD24	sama5d2-pinfunc.h	/^#define PIN_PD24	/;"	d
PIN_PD24__FLEXCOM4_IO3	sama5d2-pinfunc.h	/^#define PIN_PD24__FLEXCOM4_IO3	/;"	d
PIN_PD24__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD24__GPIO	/;"	d
PIN_PD24__UTXD2	sama5d2-pinfunc.h	/^#define PIN_PD24__UTXD2	/;"	d
PIN_PD25	sama5d2-pinfunc.h	/^#define PIN_PD25	/;"	d
PIN_PD25__FLEXCOM4_IO4	sama5d2-pinfunc.h	/^#define PIN_PD25__FLEXCOM4_IO4	/;"	d
PIN_PD25__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD25__GPIO	/;"	d
PIN_PD25__SPI1_SPCK	sama5d2-pinfunc.h	/^#define PIN_PD25__SPI1_SPCK	/;"	d
PIN_PD26	sama5d2-pinfunc.h	/^#define PIN_PD26	/;"	d
PIN_PD26__FLEXCOM2_IO0	sama5d2-pinfunc.h	/^#define PIN_PD26__FLEXCOM2_IO0	/;"	d
PIN_PD26__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD26__GPIO	/;"	d
PIN_PD26__SPI1_MOSI	sama5d2-pinfunc.h	/^#define PIN_PD26__SPI1_MOSI	/;"	d
PIN_PD27	sama5d2-pinfunc.h	/^#define PIN_PD27	/;"	d
PIN_PD27__FLEXCOM2_IO1	sama5d2-pinfunc.h	/^#define PIN_PD27__FLEXCOM2_IO1	/;"	d
PIN_PD27__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD27__GPIO	/;"	d
PIN_PD27__SPI1_MISO	sama5d2-pinfunc.h	/^#define PIN_PD27__SPI1_MISO	/;"	d
PIN_PD27__TCK	sama5d2-pinfunc.h	/^#define PIN_PD27__TCK	/;"	d
PIN_PD28	sama5d2-pinfunc.h	/^#define PIN_PD28	/;"	d
PIN_PD28__FLEXCOM2_IO2	sama5d2-pinfunc.h	/^#define PIN_PD28__FLEXCOM2_IO2	/;"	d
PIN_PD28__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD28__GPIO	/;"	d
PIN_PD28__SPI1_NPCS0	sama5d2-pinfunc.h	/^#define PIN_PD28__SPI1_NPCS0	/;"	d
PIN_PD28__TCI	sama5d2-pinfunc.h	/^#define PIN_PD28__TCI	/;"	d
PIN_PD29	sama5d2-pinfunc.h	/^#define PIN_PD29	/;"	d
PIN_PD29__FLEXCOM2_IO3	sama5d2-pinfunc.h	/^#define PIN_PD29__FLEXCOM2_IO3	/;"	d
PIN_PD29__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD29__GPIO	/;"	d
PIN_PD29__SPI1_NPCS1	sama5d2-pinfunc.h	/^#define PIN_PD29__SPI1_NPCS1	/;"	d
PIN_PD29__TDO	sama5d2-pinfunc.h	/^#define PIN_PD29__TDO	/;"	d
PIN_PD29__TIOA3	sama5d2-pinfunc.h	/^#define PIN_PD29__TIOA3	/;"	d
PIN_PD29__TWD0	sama5d2-pinfunc.h	/^#define PIN_PD29__TWD0	/;"	d
PIN_PD2__A25	sama5d2-pinfunc.h	/^#define PIN_PD2__A25	/;"	d
PIN_PD2__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD2__GPIO	/;"	d
PIN_PD2__GTXER	sama5d2-pinfunc.h	/^#define PIN_PD2__GTXER	/;"	d
PIN_PD2__ISC_MCK	sama5d2-pinfunc.h	/^#define PIN_PD2__ISC_MCK	/;"	d
PIN_PD2__URXD1	sama5d2-pinfunc.h	/^#define PIN_PD2__URXD1	/;"	d
PIN_PD3	sama5d2-pinfunc.h	/^#define PIN_PD3	/;"	d
PIN_PD30	sama5d2-pinfunc.h	/^#define PIN_PD30	/;"	d
PIN_PD30__FLEXCOM2_IO4	sama5d2-pinfunc.h	/^#define PIN_PD30__FLEXCOM2_IO4	/;"	d
PIN_PD30__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD30__GPIO	/;"	d
PIN_PD30__SPI1_NPCS2	sama5d2-pinfunc.h	/^#define PIN_PD30__SPI1_NPCS2	/;"	d
PIN_PD30__TIOB3	sama5d2-pinfunc.h	/^#define PIN_PD30__TIOB3	/;"	d
PIN_PD30__TMS	sama5d2-pinfunc.h	/^#define PIN_PD30__TMS	/;"	d
PIN_PD30__TWCK0	sama5d2-pinfunc.h	/^#define PIN_PD30__TWCK0	/;"	d
PIN_PD31	sama5d2-pinfunc.h	/^#define PIN_PD31	/;"	d
PIN_PD31__ADTRG	sama5d2-pinfunc.h	/^#define PIN_PD31__ADTRG	/;"	d
PIN_PD31__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD31__GPIO	/;"	d
PIN_PD31__IRQ	sama5d2-pinfunc.h	/^#define PIN_PD31__IRQ	/;"	d
PIN_PD31__NTRST	sama5d2-pinfunc.h	/^#define PIN_PD31__NTRST	/;"	d
PIN_PD31__PCK0	sama5d2-pinfunc.h	/^#define PIN_PD31__PCK0	/;"	d
PIN_PD31__TCLK3	sama5d2-pinfunc.h	/^#define PIN_PD31__TCLK3	/;"	d
PIN_PD3__FIQ	sama5d2-pinfunc.h	/^#define PIN_PD3__FIQ	/;"	d
PIN_PD3__GCRS	sama5d2-pinfunc.h	/^#define PIN_PD3__GCRS	/;"	d
PIN_PD3__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD3__GPIO	/;"	d
PIN_PD3__ISC_D11	sama5d2-pinfunc.h	/^#define PIN_PD3__ISC_D11	/;"	d
PIN_PD3__NWAIT	sama5d2-pinfunc.h	/^#define PIN_PD3__NWAIT	/;"	d
PIN_PD3__UTXD1	sama5d2-pinfunc.h	/^#define PIN_PD3__UTXD1	/;"	d
PIN_PD4	sama5d2-pinfunc.h	/^#define PIN_PD4	/;"	d
PIN_PD4__GCOL	sama5d2-pinfunc.h	/^#define PIN_PD4__GCOL	/;"	d
PIN_PD4__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD4__GPIO	/;"	d
PIN_PD4__ISC_D10	sama5d2-pinfunc.h	/^#define PIN_PD4__ISC_D10	/;"	d
PIN_PD4__NCS0	sama5d2-pinfunc.h	/^#define PIN_PD4__NCS0	/;"	d
PIN_PD4__TWD1	sama5d2-pinfunc.h	/^#define PIN_PD4__TWD1	/;"	d
PIN_PD4__URXD2	sama5d2-pinfunc.h	/^#define PIN_PD4__URXD2	/;"	d
PIN_PD5	sama5d2-pinfunc.h	/^#define PIN_PD5	/;"	d
PIN_PD5__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD5__GPIO	/;"	d
PIN_PD5__GRX2	sama5d2-pinfunc.h	/^#define PIN_PD5__GRX2	/;"	d
PIN_PD5__ISC_D9	sama5d2-pinfunc.h	/^#define PIN_PD5__ISC_D9	/;"	d
PIN_PD5__NCS1	sama5d2-pinfunc.h	/^#define PIN_PD5__NCS1	/;"	d
PIN_PD5__TWCK1	sama5d2-pinfunc.h	/^#define PIN_PD5__TWCK1	/;"	d
PIN_PD5__UTXD2	sama5d2-pinfunc.h	/^#define PIN_PD5__UTXD2	/;"	d
PIN_PD6	sama5d2-pinfunc.h	/^#define PIN_PD6	/;"	d
PIN_PD6__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD6__GPIO	/;"	d
PIN_PD6__GRX3	sama5d2-pinfunc.h	/^#define PIN_PD6__GRX3	/;"	d
PIN_PD6__ISC_D8	sama5d2-pinfunc.h	/^#define PIN_PD6__ISC_D8	/;"	d
PIN_PD6__NCS2	sama5d2-pinfunc.h	/^#define PIN_PD6__NCS2	/;"	d
PIN_PD6__PCK1	sama5d2-pinfunc.h	/^#define PIN_PD6__PCK1	/;"	d
PIN_PD6__TCK	sama5d2-pinfunc.h	/^#define PIN_PD6__TCK	/;"	d
PIN_PD7	sama5d2-pinfunc.h	/^#define PIN_PD7	/;"	d
PIN_PD7__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD7__GPIO	/;"	d
PIN_PD7__GTX2	sama5d2-pinfunc.h	/^#define PIN_PD7__GTX2	/;"	d
PIN_PD7__ISC_D0	sama5d2-pinfunc.h	/^#define PIN_PD7__ISC_D0	/;"	d
PIN_PD7__NWR1_NBS1	sama5d2-pinfunc.h	/^#define PIN_PD7__NWR1_NBS1	/;"	d
PIN_PD7__TDI	sama5d2-pinfunc.h	/^#define PIN_PD7__TDI	/;"	d
PIN_PD7__UTMI_RXVAL	sama5d2-pinfunc.h	/^#define PIN_PD7__UTMI_RXVAL	/;"	d
PIN_PD8	sama5d2-pinfunc.h	/^#define PIN_PD8	/;"	d
PIN_PD8__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD8__GPIO	/;"	d
PIN_PD8__GTX3	sama5d2-pinfunc.h	/^#define PIN_PD8__GTX3	/;"	d
PIN_PD8__ISC_D1	sama5d2-pinfunc.h	/^#define PIN_PD8__ISC_D1	/;"	d
PIN_PD8__NANDRDY	sama5d2-pinfunc.h	/^#define PIN_PD8__NANDRDY	/;"	d
PIN_PD8__TDO	sama5d2-pinfunc.h	/^#define PIN_PD8__TDO	/;"	d
PIN_PD8__UTMI_RXERR	sama5d2-pinfunc.h	/^#define PIN_PD8__UTMI_RXERR	/;"	d
PIN_PD9	sama5d2-pinfunc.h	/^#define PIN_PD9	/;"	d
PIN_PD9__GPIO	sama5d2-pinfunc.h	/^#define PIN_PD9__GPIO	/;"	d
PIN_PD9__GTXCK	sama5d2-pinfunc.h	/^#define PIN_PD9__GTXCK	/;"	d
PIN_PD9__ISC_D2	sama5d2-pinfunc.h	/^#define PIN_PD9__ISC_D2	/;"	d
PIN_PD9__TMS	sama5d2-pinfunc.h	/^#define PIN_PD9__TMS	/;"	d
PIN_PD9__UTMI_RXACT	sama5d2-pinfunc.h	/^#define PIN_PD9__UTMI_RXACT	/;"	d
PU	st-pincfg.h	/^#define PU	/;"	d
RT	st-pincfg.h	/^#define RT	/;"	d
SE_ICLK_IO	st-pincfg.h	/^#define SE_ICLK_IO	/;"	d
SE_NICLK_IO	st-pincfg.h	/^#define SE_NICLK_IO	/;"	d
V3P3_reg	imx6dl-sabresd.dts	/^                        V3P3_reg: V3P3 {$/;"	l
V3P3_reg	imx6sl-evk.dts	/^			V3P3_reg: V3P3 {$/;"	l
V3P3_reg	imx6sll-evk.dts	/^			V3P3_reg: V3P3 {$/;"	l	label:max17135
V3P3_reg	imx6sll-lpddr3-arm2.dts	/^			V3P3_reg: V3P3 {$/;"	l	label:max17135
V3P3_reg	imx6ull-14x14-ddr3-arm2.dts	/^			V3P3_reg: V3P3 {$/;"	l	label:max17135
V3P3_reg	imx7d-12x12-lpddr3-arm2.dts	/^			V3P3_reg: V3P3 {$/;"	l
V3P3_reg	imx7d-sdb.dts	/^			V3P3_reg: V3P3 {$/;"	l	label:max17135
VCOM_reg	imx6dl-sabresd.dts	/^                        VCOM_reg: VCOM {$/;"	l
VCOM_reg	imx6sl-evk.dts	/^			VCOM_reg: VCOM {$/;"	l
VCOM_reg	imx6sll-evk.dts	/^			VCOM_reg: VCOM {$/;"	l	label:max17135
VCOM_reg	imx6sll-lpddr3-arm2.dts	/^			VCOM_reg: VCOM {$/;"	l	label:max17135
VCOM_reg	imx6ull-14x14-ddr3-arm2.dts	/^			VCOM_reg: VCOM {$/;"	l	label:max17135
VCOM_reg	imx7d-12x12-lpddr3-arm2.dts	/^			VCOM_reg: VCOM {$/;"	l
VCOM_reg	imx7d-sdb.dts	/^			VCOM_reg: VCOM {$/;"	l	label:max17135
VF610_PAD_PTA10__DCU0_G0	vf610-pinfunc.h	/^#define VF610_PAD_PTA10__DCU0_G0	/;"	d
VF610_PAD_PTA10__ENET_TS_CLKIN	vf610-pinfunc.h	/^#define VF610_PAD_PTA10__ENET_TS_CLKIN	/;"	d
VF610_PAD_PTA10__EXT_AUDIO_MCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA10__EXT_AUDIO_MCLK	/;"	d
VF610_PAD_PTA10__GPIO_3	vf610-pinfunc.h	/^#define VF610_PAD_PTA10__GPIO_3	/;"	d
VF610_PAD_PTA10__MLB_SIGNAL	vf610-pinfunc.h	/^#define VF610_PAD_PTA10__MLB_SIGNAL	/;"	d
VF610_PAD_PTA10__TDO	vf610-pinfunc.h	/^#define VF610_PAD_PTA10__TDO	/;"	d
VF610_PAD_PTA11__DCU0_G1	vf610-pinfunc.h	/^#define VF610_PAD_PTA11__DCU0_G1	/;"	d
VF610_PAD_PTA11__GPIO_4	vf610-pinfunc.h	/^#define VF610_PAD_PTA11__GPIO_4	/;"	d
VF610_PAD_PTA11__MLB_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTA11__MLB_DATA	/;"	d
VF610_PAD_PTA11__TMS	vf610-pinfunc.h	/^#define VF610_PAD_PTA11__TMS	/;"	d
VF610_PAD_PTA12__EXT_AUDIO_MCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA12__EXT_AUDIO_MCLK	/;"	d
VF610_PAD_PTA12__GPIO_5	vf610-pinfunc.h	/^#define VF610_PAD_PTA12__GPIO_5	/;"	d
VF610_PAD_PTA12__I2C0_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTA12__I2C0_SCL	/;"	d
VF610_PAD_PTA12__TRACECK	vf610-pinfunc.h	/^#define VF610_PAD_PTA12__TRACECK	/;"	d
VF610_PAD_PTA12__VIU_DATA13	vf610-pinfunc.h	/^#define VF610_PAD_PTA12__VIU_DATA13	/;"	d
VF610_PAD_PTA16__ADC1_SE0	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__ADC1_SE0	/;"	d
VF610_PAD_PTA16__GPIO_6	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__GPIO_6	/;"	d
VF610_PAD_PTA16__I2C0_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__I2C0_SDA	/;"	d
VF610_PAD_PTA16__LCD29	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__LCD29	/;"	d
VF610_PAD_PTA16__SAI2_TX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__SAI2_TX_BCLK	/;"	d
VF610_PAD_PTA16__TRACED0	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__TRACED0	/;"	d
VF610_PAD_PTA16__USB0_VBUS_EN	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__USB0_VBUS_EN	/;"	d
VF610_PAD_PTA16__VIU_DATA14	vf610-pinfunc.h	/^#define VF610_PAD_PTA16__VIU_DATA14	/;"	d
VF610_PAD_PTA17__ADC1_SE1	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__ADC1_SE1	/;"	d
VF610_PAD_PTA17__GPIO_7	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__GPIO_7	/;"	d
VF610_PAD_PTA17__I2C1_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__I2C1_SCL	/;"	d
VF610_PAD_PTA17__LCD30	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__LCD30	/;"	d
VF610_PAD_PTA17__TRACED1	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__TRACED1	/;"	d
VF610_PAD_PTA17__USB0_SOF_PULSE	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__USB0_SOF_PULSE	/;"	d
VF610_PAD_PTA17__USB0_VBUS_OC	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__USB0_VBUS_OC	/;"	d
VF610_PAD_PTA17__VIU_DATA15	vf610-pinfunc.h	/^#define VF610_PAD_PTA17__VIU_DATA15	/;"	d
VF610_PAD_PTA18__ADC0_SE0	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__ADC0_SE0	/;"	d
VF610_PAD_PTA18__FTM1_QD_PHA	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__FTM1_QD_PHA	/;"	d
VF610_PAD_PTA18__GPIO_8	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__GPIO_8	/;"	d
VF610_PAD_PTA18__I2C1_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__I2C1_SDA	/;"	d
VF610_PAD_PTA18__LCD31	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__LCD31	/;"	d
VF610_PAD_PTA18__SAI2_TX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__SAI2_TX_DATA	/;"	d
VF610_PAD_PTA18__TRACED2	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__TRACED2	/;"	d
VF610_PAD_PTA18__VIU_DATA16	vf610-pinfunc.h	/^#define VF610_PAD_PTA18__VIU_DATA16	/;"	d
VF610_PAD_PTA19__ADC0_SE1	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__ADC0_SE1	/;"	d
VF610_PAD_PTA19__FTM1_QD_PHB	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__FTM1_QD_PHB	/;"	d
VF610_PAD_PTA19__GPIO_9	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__GPIO_9	/;"	d
VF610_PAD_PTA19__LCD32	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__LCD32	/;"	d
VF610_PAD_PTA19__QSPI1_A_QSCK	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__QSPI1_A_QSCK	/;"	d
VF610_PAD_PTA19__SAI2_TX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__SAI2_TX_SYNC	/;"	d
VF610_PAD_PTA19__TRACED3	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__TRACED3	/;"	d
VF610_PAD_PTA19__VIU_DATA17	vf610-pinfunc.h	/^#define VF610_PAD_PTA19__VIU_DATA17	/;"	d
VF610_PAD_PTA20__DCU1_HSYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTA20__DCU1_HSYNC	/;"	d
VF610_PAD_PTA20__GPIO_10	vf610-pinfunc.h	/^#define VF610_PAD_PTA20__GPIO_10	/;"	d
VF610_PAD_PTA20__LCD33	vf610-pinfunc.h	/^#define VF610_PAD_PTA20__LCD33	/;"	d
VF610_PAD_PTA20__TRACED4	vf610-pinfunc.h	/^#define VF610_PAD_PTA20__TRACED4	/;"	d
VF610_PAD_PTA20__UART3_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTA20__UART3_TX	/;"	d
VF610_PAD_PTA21__DCU1_VSYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTA21__DCU1_VSYNC	/;"	d
VF610_PAD_PTA21__GPIO_11	vf610-pinfunc.h	/^#define VF610_PAD_PTA21__GPIO_11	/;"	d
VF610_PAD_PTA21__SAI2_RX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA21__SAI2_RX_BCLK	/;"	d
VF610_PAD_PTA21__TRACED5	vf610-pinfunc.h	/^#define VF610_PAD_PTA21__TRACED5	/;"	d
VF610_PAD_PTA21__UART3_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTA21__UART3_RX	/;"	d
VF610_PAD_PTA22__DCU1_TAG	vf610-pinfunc.h	/^#define VF610_PAD_PTA22__DCU1_TAG	/;"	d
VF610_PAD_PTA22__GPIO_12	vf610-pinfunc.h	/^#define VF610_PAD_PTA22__GPIO_12	/;"	d
VF610_PAD_PTA22__I2C2_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTA22__I2C2_SCL	/;"	d
VF610_PAD_PTA22__SAI2_RX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTA22__SAI2_RX_DATA	/;"	d
VF610_PAD_PTA22__TRACED6	vf610-pinfunc.h	/^#define VF610_PAD_PTA22__TRACED6	/;"	d
VF610_PAD_PTA23__DCU1_DE	vf610-pinfunc.h	/^#define VF610_PAD_PTA23__DCU1_DE	/;"	d
VF610_PAD_PTA23__GPIO_13	vf610-pinfunc.h	/^#define VF610_PAD_PTA23__GPIO_13	/;"	d
VF610_PAD_PTA23__I2C2_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTA23__I2C2_SDA	/;"	d
VF610_PAD_PTA23__SAI2_RX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTA23__SAI2_RX_SYNC	/;"	d
VF610_PAD_PTA23__TRACED7	vf610-pinfunc.h	/^#define VF610_PAD_PTA23__TRACED7	/;"	d
VF610_PAD_PTA24__DCU1_TCON4	vf610-pinfunc.h	/^#define VF610_PAD_PTA24__DCU1_TCON4	/;"	d
VF610_PAD_PTA24__DDR_TEST_PAD_CTRL	vf610-pinfunc.h	/^#define VF610_PAD_PTA24__DDR_TEST_PAD_CTRL	/;"	d
VF610_PAD_PTA24__ESDHC1_CLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA24__ESDHC1_CLK	/;"	d
VF610_PAD_PTA24__GPIO_14	vf610-pinfunc.h	/^#define VF610_PAD_PTA24__GPIO_14	/;"	d
VF610_PAD_PTA24__TRACED8	vf610-pinfunc.h	/^#define VF610_PAD_PTA24__TRACED8	/;"	d
VF610_PAD_PTA24__USB1_VBUS_EN	vf610-pinfunc.h	/^#define VF610_PAD_PTA24__USB1_VBUS_EN	/;"	d
VF610_PAD_PTA25__DCU1_TCON5	vf610-pinfunc.h	/^#define VF610_PAD_PTA25__DCU1_TCON5	/;"	d
VF610_PAD_PTA25__ESDHC1_CMD	vf610-pinfunc.h	/^#define VF610_PAD_PTA25__ESDHC1_CMD	/;"	d
VF610_PAD_PTA25__GPIO_15	vf610-pinfunc.h	/^#define VF610_PAD_PTA25__GPIO_15	/;"	d
VF610_PAD_PTA25__TRACED9	vf610-pinfunc.h	/^#define VF610_PAD_PTA25__TRACED9	/;"	d
VF610_PAD_PTA25__USB1_VBUS_OC	vf610-pinfunc.h	/^#define VF610_PAD_PTA25__USB1_VBUS_OC	/;"	d
VF610_PAD_PTA26__DCU1_TCON6	vf610-pinfunc.h	/^#define VF610_PAD_PTA26__DCU1_TCON6	/;"	d
VF610_PAD_PTA26__ESDHC1_DAT0	vf610-pinfunc.h	/^#define VF610_PAD_PTA26__ESDHC1_DAT0	/;"	d
VF610_PAD_PTA26__GPIO_16	vf610-pinfunc.h	/^#define VF610_PAD_PTA26__GPIO_16	/;"	d
VF610_PAD_PTA26__SAI3_TX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA26__SAI3_TX_BCLK	/;"	d
VF610_PAD_PTA26__TRACED10	vf610-pinfunc.h	/^#define VF610_PAD_PTA26__TRACED10	/;"	d
VF610_PAD_PTA27__DCU1_TCON7	vf610-pinfunc.h	/^#define VF610_PAD_PTA27__DCU1_TCON7	/;"	d
VF610_PAD_PTA27__ESDHC1_DAT1	vf610-pinfunc.h	/^#define VF610_PAD_PTA27__ESDHC1_DAT1	/;"	d
VF610_PAD_PTA27__GPIO_17	vf610-pinfunc.h	/^#define VF610_PAD_PTA27__GPIO_17	/;"	d
VF610_PAD_PTA27__SAI3_RX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA27__SAI3_RX_BCLK	/;"	d
VF610_PAD_PTA27__TRACED11	vf610-pinfunc.h	/^#define VF610_PAD_PTA27__TRACED11	/;"	d
VF610_PAD_PTA28__DCU1_TCON8	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__DCU1_TCON8	/;"	d
VF610_PAD_PTA28__ENET1_1588_TMR0	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__ENET1_1588_TMR0	/;"	d
VF610_PAD_PTA28__ESDHC1_DATA2	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__ESDHC1_DATA2	/;"	d
VF610_PAD_PTA28__GPIO_18	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__GPIO_18	/;"	d
VF610_PAD_PTA28__SAI3_RX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__SAI3_RX_DATA	/;"	d
VF610_PAD_PTA28__TRACED12	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__TRACED12	/;"	d
VF610_PAD_PTA28__UART4_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTA28__UART4_TX	/;"	d
VF610_PAD_PTA29__DCU1_TCON9	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__DCU1_TCON9	/;"	d
VF610_PAD_PTA29__ENET1_1588_TMR1	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__ENET1_1588_TMR1	/;"	d
VF610_PAD_PTA29__ESDHC1_DAT3	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__ESDHC1_DAT3	/;"	d
VF610_PAD_PTA29__GPIO_19	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__GPIO_19	/;"	d
VF610_PAD_PTA29__SAI3_TX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__SAI3_TX_DATA	/;"	d
VF610_PAD_PTA29__TRACED13	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__TRACED13	/;"	d
VF610_PAD_PTA29__UART4_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTA29__UART4_RX	/;"	d
VF610_PAD_PTA30__ENET1_1588_TMR2	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__ENET1_1588_TMR2	/;"	d
VF610_PAD_PTA30__GPIO_20	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__GPIO_20	/;"	d
VF610_PAD_PTA30__I2C3_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__I2C3_SCL	/;"	d
VF610_PAD_PTA30__SAI3_RX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__SAI3_RX_SYNC	/;"	d
VF610_PAD_PTA30__TRACED14	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__TRACED14	/;"	d
VF610_PAD_PTA30__UART3_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__UART3_TX	/;"	d
VF610_PAD_PTA30__UART4_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTA30__UART4_RTS	/;"	d
VF610_PAD_PTA31__ENET1_1588_TMR3	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__ENET1_1588_TMR3	/;"	d
VF610_PAD_PTA31__GPIO_21	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__GPIO_21	/;"	d
VF610_PAD_PTA31__I2C3_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__I2C3_SDA	/;"	d
VF610_PAD_PTA31__SAI3_TX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__SAI3_TX_SYNC	/;"	d
VF610_PAD_PTA31__TRACED15	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__TRACED15	/;"	d
VF610_PAD_PTA31__UART3_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__UART3_RX	/;"	d
VF610_PAD_PTA31__UART4_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTA31__UART4_CTS	/;"	d
VF610_PAD_PTA6__DCU1_R2	vf610-pinfunc.h	/^#define VF610_PAD_PTA6__DCU1_R2	/;"	d
VF610_PAD_PTA6__DCU1_TCON11	vf610-pinfunc.h	/^#define VF610_PAD_PTA6__DCU1_TCON11	/;"	d
VF610_PAD_PTA6__GPIO_0	vf610-pinfunc.h	/^#define VF610_PAD_PTA6__GPIO_0	/;"	d
VF610_PAD_PTA6__RMII_CLKIN	vf610-pinfunc.h	/^#define VF610_PAD_PTA6__RMII_CLKIN	/;"	d
VF610_PAD_PTA6__RMII_CLKOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTA6__RMII_CLKOUT	/;"	d
VF610_PAD_PTA7__GPIO_134	vf610-pinfunc.h	/^#define VF610_PAD_PTA7__GPIO_134	/;"	d
VF610_PAD_PTA7__VIU_PIX_CLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA7__VIU_PIX_CLK	/;"	d
VF610_PAD_PTA8__DCU0_R0	vf610-pinfunc.h	/^#define VF610_PAD_PTA8__DCU0_R0	/;"	d
VF610_PAD_PTA8__GPIO_1	vf610-pinfunc.h	/^#define VF610_PAD_PTA8__GPIO_1	/;"	d
VF610_PAD_PTA8__MLB_CLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA8__MLB_CLK	/;"	d
VF610_PAD_PTA8__TCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTA8__TCLK	/;"	d
VF610_PAD_PTA9__DCU0_R1	vf610-pinfunc.h	/^#define VF610_PAD_PTA9__DCU0_R1	/;"	d
VF610_PAD_PTA9__GPIO_2	vf610-pinfunc.h	/^#define VF610_PAD_PTA9__GPIO_2	/;"	d
VF610_PAD_PTA9__RMII_CLKIN	vf610-pinfunc.h	/^#define VF610_PAD_PTA9__RMII_CLKIN	/;"	d
VF610_PAD_PTA9__RMII_CLKOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTA9__RMII_CLKOUT	/;"	d
VF610_PAD_PTA9__TDI	vf610-pinfunc.h	/^#define VF610_PAD_PTA9__TDI	/;"	d
VF610_PAD_PTA9__WDOG_B	vf610-pinfunc.h	/^#define VF610_PAD_PTA9__WDOG_B	/;"	d
VF610_PAD_PTB0__ADC0_SE2	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__ADC0_SE2	/;"	d
VF610_PAD_PTB0__FTM0_CH0	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__FTM0_CH0	/;"	d
VF610_PAD_PTB0__GPIO_22	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__GPIO_22	/;"	d
VF610_PAD_PTB0__LCD34	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__LCD34	/;"	d
VF610_PAD_PTB0__QSPI1_A_QPCS0	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__QSPI1_A_QPCS0	/;"	d
VF610_PAD_PTB0__SAI2_RX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__SAI2_RX_BCLK	/;"	d
VF610_PAD_PTB0__TRACE_CTL	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__TRACE_CTL	/;"	d
VF610_PAD_PTB0__VIU_DATA18	vf610-pinfunc.h	/^#define VF610_PAD_PTB0__VIU_DATA18	/;"	d
VF610_PAD_PTB10__CKO1	vf610-pinfunc.h	/^#define VF610_PAD_PTB10__CKO1	/;"	d
VF610_PAD_PTB10__DCU0_TCON4	vf610-pinfunc.h	/^#define VF610_PAD_PTB10__DCU0_TCON4	/;"	d
VF610_PAD_PTB10__ENET_TS_CLKIN	vf610-pinfunc.h	/^#define VF610_PAD_PTB10__ENET_TS_CLKIN	/;"	d
VF610_PAD_PTB10__GPIO_32	vf610-pinfunc.h	/^#define VF610_PAD_PTB10__GPIO_32	/;"	d
VF610_PAD_PTB10__UART0_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTB10__UART0_TX	/;"	d
VF610_PAD_PTB10__VIU_DE	vf610-pinfunc.h	/^#define VF610_PAD_PTB10__VIU_DE	/;"	d
VF610_PAD_PTB11_ENET0_1588_TMR0	vf610-pinfunc.h	/^#define VF610_PAD_PTB11_ENET0_1588_TMR0	/;"	d
VF610_PAD_PTB11__CKO2	vf610-pinfunc.h	/^#define VF610_PAD_PTB11__CKO2	/;"	d
VF610_PAD_PTB11__DCU0_TCON5	vf610-pinfunc.h	/^#define VF610_PAD_PTB11__DCU0_TCON5	/;"	d
VF610_PAD_PTB11__GPIO_33	vf610-pinfunc.h	/^#define VF610_PAD_PTB11__GPIO_33	/;"	d
VF610_PAD_PTB11__SNVS_ALARM_OUT_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB11__SNVS_ALARM_OUT_B	/;"	d
VF610_PAD_PTB11__UART0_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTB11__UART0_RX	/;"	d
VF610_PAD_PTB12__DCU0_TCON6	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__DCU0_TCON6	/;"	d
VF610_PAD_PTB12__DSPI0_CS5	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__DSPI0_CS5	/;"	d
VF610_PAD_PTB12__ENET0_1588_TMR1	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__ENET0_1588_TMR1	/;"	d
VF610_PAD_PTB12__FB_AD1	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__FB_AD1	/;"	d
VF610_PAD_PTB12__GPIO_34	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__GPIO_34	/;"	d
VF610_PAD_PTB12__NMI	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__NMI	/;"	d
VF610_PAD_PTB12__UART0_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB12__UART0_RTS	/;"	d
VF610_PAD_PTB13__DCU0_TCON7	vf610-pinfunc.h	/^#define VF610_PAD_PTB13__DCU0_TCON7	/;"	d
VF610_PAD_PTB13__DSPI0_CS4	vf610-pinfunc.h	/^#define VF610_PAD_PTB13__DSPI0_CS4	/;"	d
VF610_PAD_PTB13__FB_AD0	vf610-pinfunc.h	/^#define VF610_PAD_PTB13__FB_AD0	/;"	d
VF610_PAD_PTB13__GPIO_35	vf610-pinfunc.h	/^#define VF610_PAD_PTB13__GPIO_35	/;"	d
VF610_PAD_PTB13__TRACE_CTL	vf610-pinfunc.h	/^#define VF610_PAD_PTB13__TRACE_CTL	/;"	d
VF610_PAD_PTB13__UART0_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB13__UART0_CTS	/;"	d
VF610_PAD_PTB14__CAN0_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTB14__CAN0_RX	/;"	d
VF610_PAD_PTB14__DCU0_TCON8	vf610-pinfunc.h	/^#define VF610_PAD_PTB14__DCU0_TCON8	/;"	d
VF610_PAD_PTB14__DCU1_PCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB14__DCU1_PCLK	/;"	d
VF610_PAD_PTB14__GPIO_36	vf610-pinfunc.h	/^#define VF610_PAD_PTB14__GPIO_36	/;"	d
VF610_PAD_PTB14__I2C0_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTB14__I2C0_SCL	/;"	d
VF610_PAD_PTB15__CAN0_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTB15__CAN0_TX	/;"	d
VF610_PAD_PTB15__DCU0_TCON9	vf610-pinfunc.h	/^#define VF610_PAD_PTB15__DCU0_TCON9	/;"	d
VF610_PAD_PTB15__GPIO_37	vf610-pinfunc.h	/^#define VF610_PAD_PTB15__GPIO_37	/;"	d
VF610_PAD_PTB15__I2C0_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTB15__I2C0_SDA	/;"	d
VF610_PAD_PTB15__VIU_PIX_CLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB15__VIU_PIX_CLK	/;"	d
VF610_PAD_PTB16__CAN1_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTB16__CAN1_RX	/;"	d
VF610_PAD_PTB16__DCU0_TCON10	vf610-pinfunc.h	/^#define VF610_PAD_PTB16__DCU0_TCON10	/;"	d
VF610_PAD_PTB16__GPIO_38	vf610-pinfunc.h	/^#define VF610_PAD_PTB16__GPIO_38	/;"	d
VF610_PAD_PTB16__I2C1_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTB16__I2C1_SCL	/;"	d
VF610_PAD_PTB17__CAN1_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTB17__CAN1_TX	/;"	d
VF610_PAD_PTB17__DCU0_TCON11	vf610-pinfunc.h	/^#define VF610_PAD_PTB17__DCU0_TCON11	/;"	d
VF610_PAD_PTB17__GPIO_39	vf610-pinfunc.h	/^#define VF610_PAD_PTB17__GPIO_39	/;"	d
VF610_PAD_PTB17__I2C1_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTB17__I2C1_SDA	/;"	d
VF610_PAD_PTB18__DSPI0_CS1	vf610-pinfunc.h	/^#define VF610_PAD_PTB18__DSPI0_CS1	/;"	d
VF610_PAD_PTB18__EXT_AUDIO_MCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB18__EXT_AUDIO_MCLK	/;"	d
VF610_PAD_PTB18__GPIO_40	vf610-pinfunc.h	/^#define VF610_PAD_PTB18__GPIO_40	/;"	d
VF610_PAD_PTB18__VIU_DATA9	vf610-pinfunc.h	/^#define VF610_PAD_PTB18__VIU_DATA9	/;"	d
VF610_PAD_PTB19__DSPI0_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTB19__DSPI0_CS0	/;"	d
VF610_PAD_PTB19__GPIO_41	vf610-pinfunc.h	/^#define VF610_PAD_PTB19__GPIO_41	/;"	d
VF610_PAD_PTB19__VIU_DATA10	vf610-pinfunc.h	/^#define VF610_PAD_PTB19__VIU_DATA10	/;"	d
VF610_PAD_PTB1__ADC0_SE3	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__ADC0_SE3	/;"	d
VF610_PAD_PTB1__FTM0_CH1	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__FTM0_CH1	/;"	d
VF610_PAD_PTB1__GPIO_23	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__GPIO_23	/;"	d
VF610_PAD_PTB1__LCD35	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__LCD35	/;"	d
VF610_PAD_PTB1__QSPI1_A_DATA3	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__QSPI1_A_DATA3	/;"	d
VF610_PAD_PTB1__SAI2_RX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__SAI2_RX_DATA	/;"	d
VF610_PAD_PTB1__SRC_RCON30	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__SRC_RCON30	/;"	d
VF610_PAD_PTB1__VIU_DATA19	vf610-pinfunc.h	/^#define VF610_PAD_PTB1__VIU_DATA19	/;"	d
VF610_PAD_PTB20__DSPI0_SIN	vf610-pinfunc.h	/^#define VF610_PAD_PTB20__DSPI0_SIN	/;"	d
VF610_PAD_PTB20__GPIO_42	vf610-pinfunc.h	/^#define VF610_PAD_PTB20__GPIO_42	/;"	d
VF610_PAD_PTB20__LCD42	vf610-pinfunc.h	/^#define VF610_PAD_PTB20__LCD42	/;"	d
VF610_PAD_PTB20__VIU_DATA11	vf610-pinfunc.h	/^#define VF610_PAD_PTB20__VIU_DATA11	/;"	d
VF610_PAD_PTB21__DCU1_PCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB21__DCU1_PCLK	/;"	d
VF610_PAD_PTB21__DSPI0_SOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTB21__DSPI0_SOUT	/;"	d
VF610_PAD_PTB21__GPIO_43	vf610-pinfunc.h	/^#define VF610_PAD_PTB21__GPIO_43	/;"	d
VF610_PAD_PTB21__LCD43	vf610-pinfunc.h	/^#define VF610_PAD_PTB21__LCD43	/;"	d
VF610_PAD_PTB21__VIU_DATA12	vf610-pinfunc.h	/^#define VF610_PAD_PTB21__VIU_DATA12	/;"	d
VF610_PAD_PTB22__DSPI0_SCK	vf610-pinfunc.h	/^#define VF610_PAD_PTB22__DSPI0_SCK	/;"	d
VF610_PAD_PTB22__GPIO_44	vf610-pinfunc.h	/^#define VF610_PAD_PTB22__GPIO_44	/;"	d
VF610_PAD_PTB22__VIU_FID	vf610-pinfunc.h	/^#define VF610_PAD_PTB22__VIU_FID	/;"	d
VF610_PAD_PTB22__VLCD	vf610-pinfunc.h	/^#define VF610_PAD_PTB22__VLCD	/;"	d
VF610_PAD_PTB23__DCU1_G3	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__DCU1_G3	/;"	d
VF610_PAD_PTB23__FB_MUXED_ALE	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__FB_MUXED_ALE	/;"	d
VF610_PAD_PTB23__FB_TS_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__FB_TS_B	/;"	d
VF610_PAD_PTB23__GPIO_93	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__GPIO_93	/;"	d
VF610_PAD_PTB23__SAI0_TX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__SAI0_TX_BCLK	/;"	d
VF610_PAD_PTB23__SRC_RCON18	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__SRC_RCON18	/;"	d
VF610_PAD_PTB23__UART1_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__UART1_TX	/;"	d
VF610_PAD_PTB23__UART3_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB23__UART3_RTS	/;"	d
VF610_PAD_PTB24__DCU1_G4	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__DCU1_G4	/;"	d
VF610_PAD_PTB24__FB_MUXED_TSIZ0	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__FB_MUXED_TSIZ0	/;"	d
VF610_PAD_PTB24__GPIO_94	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__GPIO_94	/;"	d
VF610_PAD_PTB24__NF_WE_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__NF_WE_B	/;"	d
VF610_PAD_PTB24__SAI0_RX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__SAI0_RX_BCLK	/;"	d
VF610_PAD_PTB24__SRC_RCON19	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__SRC_RCON19	/;"	d
VF610_PAD_PTB24__UART1_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__UART1_RX	/;"	d
VF610_PAD_PTB24__UART3_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB24__UART3_CTS	/;"	d
VF610_PAD_PTB25__DCU1_G5	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__DCU1_G5	/;"	d
VF610_PAD_PTB25__FB_CS1_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__FB_CS1_B	/;"	d
VF610_PAD_PTB25__GPIO_95	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__GPIO_95	/;"	d
VF610_PAD_PTB25__NF_CE0_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__NF_CE0_B	/;"	d
VF610_PAD_PTB25__SAI0_RX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__SAI0_RX_DATA	/;"	d
VF610_PAD_PTB25__SRC_RCON20	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__SRC_RCON20	/;"	d
VF610_PAD_PTB25__UART1_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB25__UART1_RTS	/;"	d
VF610_PAD_PTB26__DCU1_G6	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__DCU1_G6	/;"	d
VF610_PAD_PTB26__FB_CS0_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__FB_CS0_B	/;"	d
VF610_PAD_PTB26__GPIO_96	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__GPIO_96	/;"	d
VF610_PAD_PTB26__NF_CE1_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__NF_CE1_B	/;"	d
VF610_PAD_PTB26__SAI0_TX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__SAI0_TX_DATA	/;"	d
VF610_PAD_PTB26__SRC_RCON21	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__SRC_RCON21	/;"	d
VF610_PAD_PTB26__UART1_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB26__UART1_CTS	/;"	d
VF610_PAD_PTB27__DCU1_G7	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__DCU1_G7	/;"	d
VF610_PAD_PTB27__FB_MUXED_TBST_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__FB_MUXED_TBST_B	/;"	d
VF610_PAD_PTB27__FB_OE_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__FB_OE_B	/;"	d
VF610_PAD_PTB27__GPIO_97	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__GPIO_97	/;"	d
VF610_PAD_PTB27__NF_RE_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__NF_RE_B	/;"	d
VF610_PAD_PTB27__SAI0_RX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__SAI0_RX_SYNC	/;"	d
VF610_PAD_PTB27__SRC_RCON22	vf610-pinfunc.h	/^#define VF610_PAD_PTB27__SRC_RCON22	/;"	d
VF610_PAD_PTB28__DCU1_B6	vf610-pinfunc.h	/^#define VF610_PAD_PTB28__DCU1_B6	/;"	d
VF610_PAD_PTB28__FB_RW_B	vf610-pinfunc.h	/^#define VF610_PAD_PTB28__FB_RW_B	/;"	d
VF610_PAD_PTB28__GPIO_98	vf610-pinfunc.h	/^#define VF610_PAD_PTB28__GPIO_98	/;"	d
VF610_PAD_PTB28__SAI0_TX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTB28__SAI0_TX_SYNC	/;"	d
VF610_PAD_PTB28__SRC_RCON23	vf610-pinfunc.h	/^#define VF610_PAD_PTB28__SRC_RCON23	/;"	d
VF610_PAD_PTB2__ADC1_SE2	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__ADC1_SE2	/;"	d
VF610_PAD_PTB2__FTM0_CH2	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__FTM0_CH2	/;"	d
VF610_PAD_PTB2__GPIO_24	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__GPIO_24	/;"	d
VF610_PAD_PTB2__LCD36	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__LCD36	/;"	d
VF610_PAD_PTB2__QSPI1_A_DATA2	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__QSPI1_A_DATA2	/;"	d
VF610_PAD_PTB2__SAI2_RX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__SAI2_RX_SYNC	/;"	d
VF610_PAD_PTB2__SRC_RCON31	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__SRC_RCON31	/;"	d
VF610_PAD_PTB2__VIDEO_IN0_DATA20	vf610-pinfunc.h	/^#define VF610_PAD_PTB2__VIDEO_IN0_DATA20	/;"	d
VF610_PAD_PTB3__ADC1_SE3	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__ADC1_SE3	/;"	d
VF610_PAD_PTB3__FTM0_CH3	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__FTM0_CH3	/;"	d
VF610_PAD_PTB3__GPIO_25	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__GPIO_25	/;"	d
VF610_PAD_PTB3__LCD37	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__LCD37	/;"	d
VF610_PAD_PTB3__PDB_EXTRIG	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__PDB_EXTRIG	/;"	d
VF610_PAD_PTB3__QSPI1_A_DATA1	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__QSPI1_A_DATA1	/;"	d
VF610_PAD_PTB3__VIU_DATA21	vf610-pinfunc.h	/^#define VF610_PAD_PTB3__VIU_DATA21	/;"	d
VF610_PAD_PTB4__ADC0_SE4	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__ADC0_SE4	/;"	d
VF610_PAD_PTB4__FTM0_CH4	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__FTM0_CH4	/;"	d
VF610_PAD_PTB4__GPIO_26	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__GPIO_26	/;"	d
VF610_PAD_PTB4__LCD38	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__LCD38	/;"	d
VF610_PAD_PTB4__QSPI1_A_DATA0	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__QSPI1_A_DATA0	/;"	d
VF610_PAD_PTB4__UART1_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__UART1_TX	/;"	d
VF610_PAD_PTB4__VIU_DATA22	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__VIU_DATA22	/;"	d
VF610_PAD_PTB4__VIU_FID	vf610-pinfunc.h	/^#define VF610_PAD_PTB4__VIU_FID	/;"	d
VF610_PAD_PTB5__ADC1_SE4	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__ADC1_SE4	/;"	d
VF610_PAD_PTB5__FTM0_CH5	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__FTM0_CH5	/;"	d
VF610_PAD_PTB5__GPIO_27	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__GPIO_27	/;"	d
VF610_PAD_PTB5__LCD39	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__LCD39	/;"	d
VF610_PAD_PTB5__QSPI1_A_DQS	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__QSPI1_A_DQS	/;"	d
VF610_PAD_PTB5__UART1_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__UART1_RX	/;"	d
VF610_PAD_PTB5__VIU_DE	vf610-pinfunc.h	/^#define VF610_PAD_PTB5__VIU_DE	/;"	d
VF610_PAD_PTB6__FB_CLKOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__FB_CLKOUT	/;"	d
VF610_PAD_PTB6__FTM0_CH6	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__FTM0_CH6	/;"	d
VF610_PAD_PTB6__GPIO_28	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__GPIO_28	/;"	d
VF610_PAD_PTB6__LCD_LCD40	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__LCD_LCD40	/;"	d
VF610_PAD_PTB6__QSPI0_QPCS1_A	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__QSPI0_QPCS1_A	/;"	d
VF610_PAD_PTB6__UART1_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__UART1_RTS	/;"	d
VF610_PAD_PTB6__UART2_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__UART2_TX	/;"	d
VF610_PAD_PTB6__VIU_HSYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTB6__VIU_HSYNC	/;"	d
VF610_PAD_PTB7__FTM0_CH7	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__FTM0_CH7	/;"	d
VF610_PAD_PTB7__GPIO_29	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__GPIO_29	/;"	d
VF610_PAD_PTB7__LCD41	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__LCD41	/;"	d
VF610_PAD_PTB7__QSPI0_B_QPCS1	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__QSPI0_B_QPCS1	/;"	d
VF610_PAD_PTB7__UART1_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__UART1_CTS	/;"	d
VF610_PAD_PTB7__UART2_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__UART2_RX	/;"	d
VF610_PAD_PTB7__VIU_VSYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTB7__VIU_VSYNC	/;"	d
VF610_PAD_PTB8__DCU1_R6	vf610-pinfunc.h	/^#define VF610_PAD_PTB8__DCU1_R6	/;"	d
VF610_PAD_PTB8__FTM1_CH0	vf610-pinfunc.h	/^#define VF610_PAD_PTB8__FTM1_CH0	/;"	d
VF610_PAD_PTB8__FTM1_QD_PHA	vf610-pinfunc.h	/^#define VF610_PAD_PTB8__FTM1_QD_PHA	/;"	d
VF610_PAD_PTB8__GPIO_30	vf610-pinfunc.h	/^#define VF610_PAD_PTB8__GPIO_30	/;"	d
VF610_PAD_PTB8__VIU_DE	vf610-pinfunc.h	/^#define VF610_PAD_PTB8__VIU_DE	/;"	d
VF610_PAD_PTB9__DCU1_R7	vf610-pinfunc.h	/^#define VF610_PAD_PTB9__DCU1_R7	/;"	d
VF610_PAD_PTB9__FTM1_CH1	vf610-pinfunc.h	/^#define VF610_PAD_PTB9__FTM1_CH1	/;"	d
VF610_PAD_PTB9__FTM1_QD_PHB	vf610-pinfunc.h	/^#define VF610_PAD_PTB9__FTM1_QD_PHB	/;"	d
VF610_PAD_PTB9__GPIO_31	vf610-pinfunc.h	/^#define VF610_PAD_PTB9__GPIO_31	/;"	d
VF610_PAD_PTC0__DSPI0_CS3	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__DSPI0_CS3	/;"	d
VF610_PAD_PTC0__ENET_RMII0_MDC	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__ENET_RMII0_MDC	/;"	d
VF610_PAD_PTC0__ESAI_SCKT	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__ESAI_SCKT	/;"	d
VF610_PAD_PTC0__ESDHC0_CLK	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__ESDHC0_CLK	/;"	d
VF610_PAD_PTC0__FTM1_CH0	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__FTM1_CH0	/;"	d
VF610_PAD_PTC0__GPIO_45	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__GPIO_45	/;"	d
VF610_PAD_PTC0__SRC_RCON18	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__SRC_RCON18	/;"	d
VF610_PAD_PTC0__VIU_DATA0	vf610-pinfunc.h	/^#define VF610_PAD_PTC0__VIU_DATA0	/;"	d
VF610_PAD_PTC10__DEBUG_OUT1	vf610-pinfunc.h	/^#define VF610_PAD_PTC10__DEBUG_OUT1	/;"	d
VF610_PAD_PTC10__ENET_RMII1_MDIO	vf610-pinfunc.h	/^#define VF610_PAD_PTC10__ENET_RMII1_MDIO	/;"	d
VF610_PAD_PTC10__ESAI_FST	vf610-pinfunc.h	/^#define VF610_PAD_PTC10__ESAI_FST	/;"	d
VF610_PAD_PTC10__GPIO_55	vf610-pinfunc.h	/^#define VF610_PAD_PTC10__GPIO_55	/;"	d
VF610_PAD_PTC10__MLB_SIGNAL	vf610-pinfunc.h	/^#define VF610_PAD_PTC10__MLB_SIGNAL	/;"	d
VF610_PAD_PTC11__DEBUG_OUT	vf610-pinfunc.h	/^#define VF610_PAD_PTC11__DEBUG_OUT	/;"	d
VF610_PAD_PTC11__ENET_RMII1_CRS	vf610-pinfunc.h	/^#define VF610_PAD_PTC11__ENET_RMII1_CRS	/;"	d
VF610_PAD_PTC11__ESAI_SDO0	vf610-pinfunc.h	/^#define VF610_PAD_PTC11__ESAI_SDO0	/;"	d
VF610_PAD_PTC11__GPIO_56	vf610-pinfunc.h	/^#define VF610_PAD_PTC11__GPIO_56	/;"	d
VF610_PAD_PTC11__MLB_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTC11__MLB_DATA	/;"	d
VF610_PAD_PTC12__DEBUG_OUT3	vf610-pinfunc.h	/^#define VF610_PAD_PTC12__DEBUG_OUT3	/;"	d
VF610_PAD_PTC12__ENET_RMII1_RXD1	vf610-pinfunc.h	/^#define VF610_PAD_PTC12__ENET_RMII1_RXD1	/;"	d
VF610_PAD_PTC12__ESAI_SDO1	vf610-pinfunc.h	/^#define VF610_PAD_PTC12__ESAI_SDO1	/;"	d
VF610_PAD_PTC12__GPIO_57	vf610-pinfunc.h	/^#define VF610_PAD_PTC12__GPIO_57	/;"	d
VF610_PAD_PTC12__SAI2_TX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTC12__SAI2_TX_BCLK	/;"	d
VF610_PAD_PTC13__DEBUG_OUT4	vf610-pinfunc.h	/^#define VF610_PAD_PTC13__DEBUG_OUT4	/;"	d
VF610_PAD_PTC13__ENET_RMII1_RXD0	vf610-pinfunc.h	/^#define VF610_PAD_PTC13__ENET_RMII1_RXD0	/;"	d
VF610_PAD_PTC13__ESAI_SDO2	vf610-pinfunc.h	/^#define VF610_PAD_PTC13__ESAI_SDO2	/;"	d
VF610_PAD_PTC13__GPIO_58	vf610-pinfunc.h	/^#define VF610_PAD_PTC13__GPIO_58	/;"	d
VF610_PAD_PTC13__SAI2_RX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTC13__SAI2_RX_BCLK	/;"	d
VF610_PAD_PTC14__ADC0_SE6	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__ADC0_SE6	/;"	d
VF610_PAD_PTC14__DEBUG_OUT5	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__DEBUG_OUT5	/;"	d
VF610_PAD_PTC14__ENET_RMII1_RXER	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__ENET_RMII1_RXER	/;"	d
VF610_PAD_PTC14__ESAI_SDO3	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__ESAI_SDO3	/;"	d
VF610_PAD_PTC14__GPIO_59	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__GPIO_59	/;"	d
VF610_PAD_PTC14__SAI2_RX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__SAI2_RX_DATA	/;"	d
VF610_PAD_PTC14__UART5_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTC14__UART5_TX	/;"	d
VF610_PAD_PTC15__ADC0_SE7	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__ADC0_SE7	/;"	d
VF610_PAD_PTC15__DEBUG_OUT6	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__DEBUG_OUT6	/;"	d
VF610_PAD_PTC15__ENET_RMII1_TXD1	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__ENET_RMII1_TXD1	/;"	d
VF610_PAD_PTC15__ESAI_SDI0	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__ESAI_SDI0	/;"	d
VF610_PAD_PTC15__GPIO_60	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__GPIO_60	/;"	d
VF610_PAD_PTC15__SAI2_TX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__SAI2_TX_DATA	/;"	d
VF610_PAD_PTC15__UART5_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTC15__UART5_RX	/;"	d
VF610_PAD_PTC16__ADC1_SE6	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__ADC1_SE6	/;"	d
VF610_PAD_PTC16__DEBUG_OUT7	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__DEBUG_OUT7	/;"	d
VF610_PAD_PTC16__ENET_RMII1_TXD0	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__ENET_RMII1_TXD0	/;"	d
VF610_PAD_PTC16__ESAI_SDI1	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__ESAI_SDI1	/;"	d
VF610_PAD_PTC16__GPIO_61	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__GPIO_61	/;"	d
VF610_PAD_PTC16__SAI2_RX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__SAI2_RX_SYNC	/;"	d
VF610_PAD_PTC16__UART5_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTC16__UART5_RTS	/;"	d
VF610_PAD_PTC17__ADC1_SE7	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__ADC1_SE7	/;"	d
VF610_PAD_PTC17__DEBUG_OUT8	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__DEBUG_OUT8	/;"	d
VF610_PAD_PTC17__ENET_RMII1_TXEN	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__ENET_RMII1_TXEN	/;"	d
VF610_PAD_PTC17__GPIO_62	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__GPIO_62	/;"	d
VF610_PAD_PTC17__SAI2_TX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__SAI2_TX_SYNC	/;"	d
VF610_PAD_PTC17__UART5_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__UART5_CTS	/;"	d
VF610_PAD_PTC17__USB1_SOF_PULSE	vf610-pinfunc.h	/^#define VF610_PAD_PTC17__USB1_SOF_PULSE	/;"	d
VF610_PAD_PTC1__DSPI0_CS2	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__DSPI0_CS2	/;"	d
VF610_PAD_PTC1__ENET_RMII0_MDIO	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__ENET_RMII0_MDIO	/;"	d
VF610_PAD_PTC1__ESAI_FST	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__ESAI_FST	/;"	d
VF610_PAD_PTC1__ESDHC0_CMD	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__ESDHC0_CMD	/;"	d
VF610_PAD_PTC1__FTM1_CH1	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__FTM1_CH1	/;"	d
VF610_PAD_PTC1__GPIO_46	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__GPIO_46	/;"	d
VF610_PAD_PTC1__SRC_RCON19	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__SRC_RCON19	/;"	d
VF610_PAD_PTC1__VIU_DATA1	vf610-pinfunc.h	/^#define VF610_PAD_PTC1__VIU_DATA1	/;"	d
VF610_PAD_PTC26__DCU1_B7	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__DCU1_B7	/;"	d
VF610_PAD_PTC26__DSPI0_CS5	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__DSPI0_CS5	/;"	d
VF610_PAD_PTC26__FB_TA_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__FB_TA_B	/;"	d
VF610_PAD_PTC26__GPIO_99	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__GPIO_99	/;"	d
VF610_PAD_PTC26__NF_RB_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__NF_RB_B	/;"	d
VF610_PAD_PTC26__SAI1_TX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__SAI1_TX_BCLK	/;"	d
VF610_PAD_PTC26__SRC_RCON24	vf610-pinfunc.h	/^#define VF610_PAD_PTC26__SRC_RCON24	/;"	d
VF610_PAD_PTC27__DCU1_B2	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__DCU1_B2	/;"	d
VF610_PAD_PTC27__DSPI0_CS4	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__DSPI0_CS4	/;"	d
VF610_PAD_PTC27__FB_BE3_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__FB_BE3_B	/;"	d
VF610_PAD_PTC27__FB_CS3_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__FB_CS3_B	/;"	d
VF610_PAD_PTC27__GPIO_100	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__GPIO_100	/;"	d
VF610_PAD_PTC27__NF_ALE	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__NF_ALE	/;"	d
VF610_PAD_PTC27__SAI1_RX_BCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__SAI1_RX_BCLK	/;"	d
VF610_PAD_PTC27__SRC_RCON25	vf610-pinfunc.h	/^#define VF610_PAD_PTC27__SRC_RCON25	/;"	d
VF610_PAD_PTC28__DCU1_B3	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__DCU1_B3	/;"	d
VF610_PAD_PTC28__DSPI0_CS3	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__DSPI0_CS3	/;"	d
VF610_PAD_PTC28__FB_BE2_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__FB_BE2_B	/;"	d
VF610_PAD_PTC28__FB_CS2_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__FB_CS2_B	/;"	d
VF610_PAD_PTC28__GPIO_101	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__GPIO_101	/;"	d
VF610_PAD_PTC28__NF_CLE	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__NF_CLE	/;"	d
VF610_PAD_PTC28__SAI1_RX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__SAI1_RX_DATA	/;"	d
VF610_PAD_PTC28__SRC_RCON26	vf610-pinfunc.h	/^#define VF610_PAD_PTC28__SRC_RCON26	/;"	d
VF610_PAD_PTC29__DCU1_B4	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__DCU1_B4	/;"	d
VF610_PAD_PTC29__DSPI0_CS2	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__DSPI0_CS2	/;"	d
VF610_PAD_PTC29__FB_BE1_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__FB_BE1_B	/;"	d
VF610_PAD_PTC29__FB_MUXED_TSIZE1	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__FB_MUXED_TSIZE1	/;"	d
VF610_PAD_PTC29__GPIO_102	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__GPIO_102	/;"	d
VF610_PAD_PTC29__SAI1_TX_DATA	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__SAI1_TX_DATA	/;"	d
VF610_PAD_PTC29__SRC_RCON27	vf610-pinfunc.h	/^#define VF610_PAD_PTC29__SRC_RCON27	/;"	d
VF610_PAD_PTC2__ENET_RMII0_CRS	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__ENET_RMII0_CRS	/;"	d
VF610_PAD_PTC2__ESAI_SDO0	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__ESAI_SDO0	/;"	d
VF610_PAD_PTC2__ESDHC0_DAT0	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__ESDHC0_DAT0	/;"	d
VF610_PAD_PTC2__GPIO_47	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__GPIO_47	/;"	d
VF610_PAD_PTC2__SRC_RCON20	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__SRC_RCON20	/;"	d
VF610_PAD_PTC2__UART1_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__UART1_TX	/;"	d
VF610_PAD_PTC2__VIU_DATA2	vf610-pinfunc.h	/^#define VF610_PAD_PTC2__VIU_DATA2	/;"	d
VF610_PAD_PTC30__ADC0_SE5	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__ADC0_SE5	/;"	d
VF610_PAD_PTC30__DCU1_B5	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__DCU1_B5	/;"	d
VF610_PAD_PTC30__DSPI1_CS2	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__DSPI1_CS2	/;"	d
VF610_PAD_PTC30__FB_MUXED_BE0_B	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__FB_MUXED_BE0_B	/;"	d
VF610_PAD_PTC30__FB_TSIZ0	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__FB_TSIZ0	/;"	d
VF610_PAD_PTC30__GPIO_103	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__GPIO_103	/;"	d
VF610_PAD_PTC30__SAI1_RX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__SAI1_RX_SYNC	/;"	d
VF610_PAD_PTC30__SRC_RCON28	vf610-pinfunc.h	/^#define VF610_PAD_PTC30__SRC_RCON28	/;"	d
VF610_PAD_PTC31__ADC1_SE5	vf610-pinfunc.h	/^#define VF610_PAD_PTC31__ADC1_SE5	/;"	d
VF610_PAD_PTC31__DCU1_B6	vf610-pinfunc.h	/^#define VF610_PAD_PTC31__DCU1_B6	/;"	d
VF610_PAD_PTC31__GPIO_104	vf610-pinfunc.h	/^#define VF610_PAD_PTC31__GPIO_104	/;"	d
VF610_PAD_PTC31__SAI1_TX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTC31__SAI1_TX_SYNC	/;"	d
VF610_PAD_PTC31__SRC_RCON29	vf610-pinfunc.h	/^#define VF610_PAD_PTC31__SRC_RCON29	/;"	d
VF610_PAD_PTC3__DCU0_R0	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__DCU0_R0	/;"	d
VF610_PAD_PTC3__ENET_RMII0_RXD1	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__ENET_RMII0_RXD1	/;"	d
VF610_PAD_PTC3__ESAI_SDO1	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__ESAI_SDO1	/;"	d
VF610_PAD_PTC3__ESDHC0_DAT1	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__ESDHC0_DAT1	/;"	d
VF610_PAD_PTC3__GPIO_48	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__GPIO_48	/;"	d
VF610_PAD_PTC3__UART1_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__UART1_RX	/;"	d
VF610_PAD_PTC3__VIU_DATA3	vf610-pinfunc.h	/^#define VF610_PAD_PTC3__VIU_DATA3	/;"	d
VF610_PAD_PTC4__DCU0_R1	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__DCU0_R1	/;"	d
VF610_PAD_PTC4__DSPI1_CS1	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__DSPI1_CS1	/;"	d
VF610_PAD_PTC4__ENET_RMII0_RXD0	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__ENET_RMII0_RXD0	/;"	d
VF610_PAD_PTC4__ESAI_SDO2	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__ESAI_SDO2	/;"	d
VF610_PAD_PTC4__ESDHC0_DAT2	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__ESDHC0_DAT2	/;"	d
VF610_PAD_PTC4__GPIO_49	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__GPIO_49	/;"	d
VF610_PAD_PTC4__UART1_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__UART1_RTS	/;"	d
VF610_PAD_PTC4__VIU_DATA4	vf610-pinfunc.h	/^#define VF610_PAD_PTC4__VIU_DATA4	/;"	d
VF610_PAD_PTC5__DCU0_G0	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__DCU0_G0	/;"	d
VF610_PAD_PTC5__DSPI1_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__DSPI1_CS0	/;"	d
VF610_PAD_PTC5__ENET_RMII0_RXER	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__ENET_RMII0_RXER	/;"	d
VF610_PAD_PTC5__ESAI_SDO3	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__ESAI_SDO3	/;"	d
VF610_PAD_PTC5__ESDHC0_DAT3	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__ESDHC0_DAT3	/;"	d
VF610_PAD_PTC5__GPIO_50	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__GPIO_50	/;"	d
VF610_PAD_PTC5__UART1_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__UART1_CTS	/;"	d
VF610_PAD_PTC5__VIU_DATA5	vf610-pinfunc.h	/^#define VF610_PAD_PTC5__VIU_DATA5	/;"	d
VF610_PAD_PTC6__DCU0_G1	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__DCU0_G1	/;"	d
VF610_PAD_PTC6__DSPI1_SIN	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__DSPI1_SIN	/;"	d
VF610_PAD_PTC6__ENET_RMII0_TXD1	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__ENET_RMII0_TXD1	/;"	d
VF610_PAD_PTC6__ESAI_SDI0	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__ESAI_SDI0	/;"	d
VF610_PAD_PTC6__ESDHC0_WP	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__ESDHC0_WP	/;"	d
VF610_PAD_PTC6__GPIO_51	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__GPIO_51	/;"	d
VF610_PAD_PTC6__VIU_DATA6	vf610-pinfunc.h	/^#define VF610_PAD_PTC6__VIU_DATA6	/;"	d
VF610_PAD_PTC7__DCU0_B0	vf610-pinfunc.h	/^#define VF610_PAD_PTC7__DCU0_B0	/;"	d
VF610_PAD_PTC7__DSPI1_SOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTC7__DSPI1_SOUT	/;"	d
VF610_PAD_PTC7__ENET_RMII0_TXD0	vf610-pinfunc.h	/^#define VF610_PAD_PTC7__ENET_RMII0_TXD0	/;"	d
VF610_PAD_PTC7__ESAI_SDI1	vf610-pinfunc.h	/^#define VF610_PAD_PTC7__ESAI_SDI1	/;"	d
VF610_PAD_PTC7__GPIO_52	vf610-pinfunc.h	/^#define VF610_PAD_PTC7__GPIO_52	/;"	d
VF610_PAD_PTC7__VIU_DATA7	vf610-pinfunc.h	/^#define VF610_PAD_PTC7__VIU_DATA7	/;"	d
VF610_PAD_PTC8__DCU0_B1	vf610-pinfunc.h	/^#define VF610_PAD_PTC8__DCU0_B1	/;"	d
VF610_PAD_PTC8__DSPI1_SCK	vf610-pinfunc.h	/^#define VF610_PAD_PTC8__DSPI1_SCK	/;"	d
VF610_PAD_PTC8__ENET_RMII0_TXEN	vf610-pinfunc.h	/^#define VF610_PAD_PTC8__ENET_RMII0_TXEN	/;"	d
VF610_PAD_PTC8__GPIO_53	vf610-pinfunc.h	/^#define VF610_PAD_PTC8__GPIO_53	/;"	d
VF610_PAD_PTC8__VIU_DATA8	vf610-pinfunc.h	/^#define VF610_PAD_PTC8__VIU_DATA8	/;"	d
VF610_PAD_PTC9__DEBUG_OUT0	vf610-pinfunc.h	/^#define VF610_PAD_PTC9__DEBUG_OUT0	/;"	d
VF610_PAD_PTC9__ENET_RMII1_MDC	vf610-pinfunc.h	/^#define VF610_PAD_PTC9__ENET_RMII1_MDC	/;"	d
VF610_PAD_PTC9__ESAI_SCKT	vf610-pinfunc.h	/^#define VF610_PAD_PTC9__ESAI_SCKT	/;"	d
VF610_PAD_PTC9__GPIO_54	vf610-pinfunc.h	/^#define VF610_PAD_PTC9__GPIO_54	/;"	d
VF610_PAD_PTC9__MLB_CLK	vf610-pinfunc.h	/^#define VF610_PAD_PTC9__MLB_CLK	/;"	d
VF610_PAD_PTD0__DEBUG_OUT17	vf610-pinfunc.h	/^#define VF610_PAD_PTD0__DEBUG_OUT17	/;"	d
VF610_PAD_PTD0__FB_AD15	vf610-pinfunc.h	/^#define VF610_PAD_PTD0__FB_AD15	/;"	d
VF610_PAD_PTD0__GPIO_79	vf610-pinfunc.h	/^#define VF610_PAD_PTD0__GPIO_79	/;"	d
VF610_PAD_PTD0__QSPI0_A_QSCK	vf610-pinfunc.h	/^#define VF610_PAD_PTD0__QSPI0_A_QSCK	/;"	d
VF610_PAD_PTD0__SPDIF_EXTCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTD0__SPDIF_EXTCLK	/;"	d
VF610_PAD_PTD0__UART2_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTD0__UART2_TX	/;"	d
VF610_PAD_PTD10__DCU1_B1	vf610-pinfunc.h	/^#define VF610_PAD_PTD10__DCU1_B1	/;"	d
VF610_PAD_PTD10__DSPI3_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTD10__DSPI3_CS0	/;"	d
VF610_PAD_PTD10__FB_AD5	vf610-pinfunc.h	/^#define VF610_PAD_PTD10__FB_AD5	/;"	d
VF610_PAD_PTD10__GPIO_89	vf610-pinfunc.h	/^#define VF610_PAD_PTD10__GPIO_89	/;"	d
VF610_PAD_PTD10__QSPI0_B_DATA2	vf610-pinfunc.h	/^#define VF610_PAD_PTD10__QSPI0_B_DATA2	/;"	d
VF610_PAD_PTD11__DEBUG_OUT26	vf610-pinfunc.h	/^#define VF610_PAD_PTD11__DEBUG_OUT26	/;"	d
VF610_PAD_PTD11__DSPI3_SIN	vf610-pinfunc.h	/^#define VF610_PAD_PTD11__DSPI3_SIN	/;"	d
VF610_PAD_PTD11__FB_AD4	vf610-pinfunc.h	/^#define VF610_PAD_PTD11__FB_AD4	/;"	d
VF610_PAD_PTD11__GPIO_90	vf610-pinfunc.h	/^#define VF610_PAD_PTD11__GPIO_90	/;"	d
VF610_PAD_PTD11__QSPI0_B_DATA1	vf610-pinfunc.h	/^#define VF610_PAD_PTD11__QSPI0_B_DATA1	/;"	d
VF610_PAD_PTD12__DEBUG_OUT27	vf610-pinfunc.h	/^#define VF610_PAD_PTD12__DEBUG_OUT27	/;"	d
VF610_PAD_PTD12__DSPI3_SOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTD12__DSPI3_SOUT	/;"	d
VF610_PAD_PTD12__FB_AD3	vf610-pinfunc.h	/^#define VF610_PAD_PTD12__FB_AD3	/;"	d
VF610_PAD_PTD12__GPIO_91	vf610-pinfunc.h	/^#define VF610_PAD_PTD12__GPIO_91	/;"	d
VF610_PAD_PTD12__QSPI0_B_DATA0	vf610-pinfunc.h	/^#define VF610_PAD_PTD12__QSPI0_B_DATA0	/;"	d
VF610_PAD_PTD13__DEBUG_OUT28	vf610-pinfunc.h	/^#define VF610_PAD_PTD13__DEBUG_OUT28	/;"	d
VF610_PAD_PTD13__DSPI3_SCK	vf610-pinfunc.h	/^#define VF610_PAD_PTD13__DSPI3_SCK	/;"	d
VF610_PAD_PTD13__FB_AD2	vf610-pinfunc.h	/^#define VF610_PAD_PTD13__FB_AD2	/;"	d
VF610_PAD_PTD13__GPIO_92	vf610-pinfunc.h	/^#define VF610_PAD_PTD13__GPIO_92	/;"	d
VF610_PAD_PTD13__QSPI0_B_DQS	vf610-pinfunc.h	/^#define VF610_PAD_PTD13__QSPI0_B_DQS	/;"	d
VF610_PAD_PTD16__DCU1_G2	vf610-pinfunc.h	/^#define VF610_PAD_PTD16__DCU1_G2	/;"	d
VF610_PAD_PTD16__ESAI_HCKT	vf610-pinfunc.h	/^#define VF610_PAD_PTD16__ESAI_HCKT	/;"	d
VF610_PAD_PTD16__FB_AD16	vf610-pinfunc.h	/^#define VF610_PAD_PTD16__FB_AD16	/;"	d
VF610_PAD_PTD16__GPIO_78	vf610-pinfunc.h	/^#define VF610_PAD_PTD16__GPIO_78	/;"	d
VF610_PAD_PTD16__I2C1_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTD16__I2C1_SDA	/;"	d
VF610_PAD_PTD16__NF_IO0	vf610-pinfunc.h	/^#define VF610_PAD_PTD16__NF_IO0	/;"	d
VF610_PAD_PTD17__DCU1_G1	vf610-pinfunc.h	/^#define VF610_PAD_PTD17__DCU1_G1	/;"	d
VF610_PAD_PTD17__ESAI_HCKR	vf610-pinfunc.h	/^#define VF610_PAD_PTD17__ESAI_HCKR	/;"	d
VF610_PAD_PTD17__FB_AD17	vf610-pinfunc.h	/^#define VF610_PAD_PTD17__FB_AD17	/;"	d
VF610_PAD_PTD17__GPIO_77	vf610-pinfunc.h	/^#define VF610_PAD_PTD17__GPIO_77	/;"	d
VF610_PAD_PTD17__I2C1_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTD17__I2C1_SCL	/;"	d
VF610_PAD_PTD17__NF_IO1	vf610-pinfunc.h	/^#define VF610_PAD_PTD17__NF_IO1	/;"	d
VF610_PAD_PTD18__DCU1_G0	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__DCU1_G0	/;"	d
VF610_PAD_PTD18__ESAI_FSR	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__ESAI_FSR	/;"	d
VF610_PAD_PTD18__FB_AD18	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__FB_AD18	/;"	d
VF610_PAD_PTD18__FTM2_QD_PHB	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__FTM2_QD_PHB	/;"	d
VF610_PAD_PTD18__GPIO_76	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__GPIO_76	/;"	d
VF610_PAD_PTD18__I2C0_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__I2C0_SDA	/;"	d
VF610_PAD_PTD18__NF_IO2	vf610-pinfunc.h	/^#define VF610_PAD_PTD18__NF_IO2	/;"	d
VF610_PAD_PTD19__DCU1_R1	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__DCU1_R1	/;"	d
VF610_PAD_PTD19__ESAI_SCKR	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__ESAI_SCKR	/;"	d
VF610_PAD_PTD19__FB_AD19	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__FB_AD19	/;"	d
VF610_PAD_PTD19__FTM2_QD_PHA	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__FTM2_QD_PHA	/;"	d
VF610_PAD_PTD19__GPIO_75	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__GPIO_75	/;"	d
VF610_PAD_PTD19__I2C0_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__I2C0_SCL	/;"	d
VF610_PAD_PTD19__NF_IO3	vf610-pinfunc.h	/^#define VF610_PAD_PTD19__NF_IO3	/;"	d
VF610_PAD_PTD1__DEBUG_OUT18	vf610-pinfunc.h	/^#define VF610_PAD_PTD1__DEBUG_OUT18	/;"	d
VF610_PAD_PTD1__FB_AD14	vf610-pinfunc.h	/^#define VF610_PAD_PTD1__FB_AD14	/;"	d
VF610_PAD_PTD1__GPIO_80	vf610-pinfunc.h	/^#define VF610_PAD_PTD1__GPIO_80	/;"	d
VF610_PAD_PTD1__QSPI0_A_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTD1__QSPI0_A_CS0	/;"	d
VF610_PAD_PTD1__SPDIF_IN1	vf610-pinfunc.h	/^#define VF610_PAD_PTD1__SPDIF_IN1	/;"	d
VF610_PAD_PTD1__UART2_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTD1__UART2_RX	/;"	d
VF610_PAD_PTD20__DCU1_R0	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__DCU1_R0	/;"	d
VF610_PAD_PTD20__ENET0_1588_TMR3	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__ENET0_1588_TMR3	/;"	d
VF610_PAD_PTD20__ESDHC0_DAT7	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__ESDHC0_DAT7	/;"	d
VF610_PAD_PTD20__FB_AD20	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__FB_AD20	/;"	d
VF610_PAD_PTD20__GPIO_74	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__GPIO_74	/;"	d
VF610_PAD_PTD20__NF_IO4	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__NF_IO4	/;"	d
VF610_PAD_PTD20__UART2_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTD20__UART2_CTS	/;"	d
VF610_PAD_PTD21__DCU1_R5	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__DCU1_R5	/;"	d
VF610_PAD_PTD21__ENET0_1588_TMR2	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__ENET0_1588_TMR2	/;"	d
VF610_PAD_PTD21__ESDHC0_DAT6	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__ESDHC0_DAT6	/;"	d
VF610_PAD_PTD21__FB_AD21	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__FB_AD21	/;"	d
VF610_PAD_PTD21__GPIO_73	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__GPIO_73	/;"	d
VF610_PAD_PTD21__NF_IO5	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__NF_IO5	/;"	d
VF610_PAD_PTD21__UART2_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTD21__UART2_RTS	/;"	d
VF610_PAD_PTD22__DCU1_R4	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__DCU1_R4	/;"	d
VF610_PAD_PTD22__ENET0_1588_TMR1	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__ENET0_1588_TMR1	/;"	d
VF610_PAD_PTD22__ESDHC0_DAT5	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__ESDHC0_DAT5	/;"	d
VF610_PAD_PTD22__FB_AD22	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__FB_AD22	/;"	d
VF610_PAD_PTD22__FTM2_CH1	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__FTM2_CH1	/;"	d
VF610_PAD_PTD22__GPIO_72	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__GPIO_72	/;"	d
VF610_PAD_PTD22__NF_IO6	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__NF_IO6	/;"	d
VF610_PAD_PTD22__UART2_RX	vf610-pinfunc.h	/^#define VF610_PAD_PTD22__UART2_RX	/;"	d
VF610_PAD_PTD23__DCU1_R3	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__DCU1_R3	/;"	d
VF610_PAD_PTD23__ENET0_1588_TMR0	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__ENET0_1588_TMR0	/;"	d
VF610_PAD_PTD23__ESDHC0_DAT4	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__ESDHC0_DAT4	/;"	d
VF610_PAD_PTD23__FB_AD23	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__FB_AD23	/;"	d
VF610_PAD_PTD23__FTM2_CH0	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__FTM2_CH0	/;"	d
VF610_PAD_PTD23__GPIO_71	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__GPIO_71	/;"	d
VF610_PAD_PTD23__NF_IO7	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__NF_IO7	/;"	d
VF610_PAD_PTD23__UART2_TX	vf610-pinfunc.h	/^#define VF610_PAD_PTD23__UART2_TX	/;"	d
VF610_PAD_PTD24__DEBUG_OUT16	vf610-pinfunc.h	/^#define VF610_PAD_PTD24__DEBUG_OUT16	/;"	d
VF610_PAD_PTD24__FB_AD24	vf610-pinfunc.h	/^#define VF610_PAD_PTD24__FB_AD24	/;"	d
VF610_PAD_PTD24__FTM3_CH7	vf610-pinfunc.h	/^#define VF610_PAD_PTD24__FTM3_CH7	/;"	d
VF610_PAD_PTD24__GPIO_70	vf610-pinfunc.h	/^#define VF610_PAD_PTD24__GPIO_70	/;"	d
VF610_PAD_PTD24__NF_IO8	vf610-pinfunc.h	/^#define VF610_PAD_PTD24__NF_IO8	/;"	d
VF610_PAD_PTD25__DEBUG_OUT15	vf610-pinfunc.h	/^#define VF610_PAD_PTD25__DEBUG_OUT15	/;"	d
VF610_PAD_PTD25__FB_AD25	vf610-pinfunc.h	/^#define VF610_PAD_PTD25__FB_AD25	/;"	d
VF610_PAD_PTD25__FTM3_CH6	vf610-pinfunc.h	/^#define VF610_PAD_PTD25__FTM3_CH6	/;"	d
VF610_PAD_PTD25__GPIO_69	vf610-pinfunc.h	/^#define VF610_PAD_PTD25__GPIO_69	/;"	d
VF610_PAD_PTD25__NF_IO9	vf610-pinfunc.h	/^#define VF610_PAD_PTD25__NF_IO9	/;"	d
VF610_PAD_PTD26__DEBUG_OUT14	vf610-pinfunc.h	/^#define VF610_PAD_PTD26__DEBUG_OUT14	/;"	d
VF610_PAD_PTD26__ESDHC1_WP	vf610-pinfunc.h	/^#define VF610_PAD_PTD26__ESDHC1_WP	/;"	d
VF610_PAD_PTD26__FB_AD26	vf610-pinfunc.h	/^#define VF610_PAD_PTD26__FB_AD26	/;"	d
VF610_PAD_PTD26__FTM3_CH5	vf610-pinfunc.h	/^#define VF610_PAD_PTD26__FTM3_CH5	/;"	d
VF610_PAD_PTD26__GPIO_68	vf610-pinfunc.h	/^#define VF610_PAD_PTD26__GPIO_68	/;"	d
VF610_PAD_PTD26__NF_IO10	vf610-pinfunc.h	/^#define VF610_PAD_PTD26__NF_IO10	/;"	d
VF610_PAD_PTD27__DEBUG_OUT13	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__DEBUG_OUT13	/;"	d
VF610_PAD_PTD27__DSPI2_SCK	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__DSPI2_SCK	/;"	d
VF610_PAD_PTD27__FB_AD27	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__FB_AD27	/;"	d
VF610_PAD_PTD27__FTM3_CH4	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__FTM3_CH4	/;"	d
VF610_PAD_PTD27__GPIO_67	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__GPIO_67	/;"	d
VF610_PAD_PTD27__I2C2_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__I2C2_SDA	/;"	d
VF610_PAD_PTD27__NF_IO11	vf610-pinfunc.h	/^#define VF610_PAD_PTD27__NF_IO11	/;"	d
VF610_PAD_PTD28__DEBUG_OUT12	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__DEBUG_OUT12	/;"	d
VF610_PAD_PTD28__DSPI2_SOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__DSPI2_SOUT	/;"	d
VF610_PAD_PTD28__FB_AD28	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__FB_AD28	/;"	d
VF610_PAD_PTD28__FTM3_CH3	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__FTM3_CH3	/;"	d
VF610_PAD_PTD28__GPIO_66	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__GPIO_66	/;"	d
VF610_PAD_PTD28__I2C2_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__I2C2_SCL	/;"	d
VF610_PAD_PTD28__NF_IO12	vf610-pinfunc.h	/^#define VF610_PAD_PTD28__NF_IO12	/;"	d
VF610_PAD_PTD29__DEBUG_OUT11	vf610-pinfunc.h	/^#define VF610_PAD_PTD29__DEBUG_OUT11	/;"	d
VF610_PAD_PTD29__DSPI2_SIN	vf610-pinfunc.h	/^#define VF610_PAD_PTD29__DSPI2_SIN	/;"	d
VF610_PAD_PTD29__FB_AD29	vf610-pinfunc.h	/^#define VF610_PAD_PTD29__FB_AD29	/;"	d
VF610_PAD_PTD29__FTM3_CH2	vf610-pinfunc.h	/^#define VF610_PAD_PTD29__FTM3_CH2	/;"	d
VF610_PAD_PTD29__GPIO_65	vf610-pinfunc.h	/^#define VF610_PAD_PTD29__GPIO_65	/;"	d
VF610_PAD_PTD29__NF_IO13	vf610-pinfunc.h	/^#define VF610_PAD_PTD29__NF_IO13	/;"	d
VF610_PAD_PTD2__DEBUG_OUT19	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__DEBUG_OUT19	/;"	d
VF610_PAD_PTD2__DSPI1_CS3	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__DSPI1_CS3	/;"	d
VF610_PAD_PTD2__FB_AD13	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__FB_AD13	/;"	d
VF610_PAD_PTD2__GPIO_81	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__GPIO_81	/;"	d
VF610_PAD_PTD2__QSPI0_A_DATA3	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__QSPI0_A_DATA3	/;"	d
VF610_PAD_PTD2__SPDIF_OUT1	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__SPDIF_OUT1	/;"	d
VF610_PAD_PTD2__UART2_RTS	vf610-pinfunc.h	/^#define VF610_PAD_PTD2__UART2_RTS	/;"	d
VF610_PAD_PTD30__DEBUG_OUT10	vf610-pinfunc.h	/^#define VF610_PAD_PTD30__DEBUG_OUT10	/;"	d
VF610_PAD_PTD30__DSPI2_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTD30__DSPI2_CS0	/;"	d
VF610_PAD_PTD30__FB_AD30	vf610-pinfunc.h	/^#define VF610_PAD_PTD30__FB_AD30	/;"	d
VF610_PAD_PTD30__FTM3_CH1	vf610-pinfunc.h	/^#define VF610_PAD_PTD30__FTM3_CH1	/;"	d
VF610_PAD_PTD30__GPIO_64	vf610-pinfunc.h	/^#define VF610_PAD_PTD30__GPIO_64	/;"	d
VF610_PAD_PTD30__NF_IO14	vf610-pinfunc.h	/^#define VF610_PAD_PTD30__NF_IO14	/;"	d
VF610_PAD_PTD31__DEBUG_OUT9	vf610-pinfunc.h	/^#define VF610_PAD_PTD31__DEBUG_OUT9	/;"	d
VF610_PAD_PTD31__DSPI2_CS1	vf610-pinfunc.h	/^#define VF610_PAD_PTD31__DSPI2_CS1	/;"	d
VF610_PAD_PTD31__FB_AD31	vf610-pinfunc.h	/^#define VF610_PAD_PTD31__FB_AD31	/;"	d
VF610_PAD_PTD31__FTM3_CH0	vf610-pinfunc.h	/^#define VF610_PAD_PTD31__FTM3_CH0	/;"	d
VF610_PAD_PTD31__GPIO_63	vf610-pinfunc.h	/^#define VF610_PAD_PTD31__GPIO_63	/;"	d
VF610_PAD_PTD31__NF_IO15	vf610-pinfunc.h	/^#define VF610_PAD_PTD31__NF_IO15	/;"	d
VF610_PAD_PTD3__DEBUG_OUT20	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__DEBUG_OUT20	/;"	d
VF610_PAD_PTD3__DSPI1_CS2	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__DSPI1_CS2	/;"	d
VF610_PAD_PTD3__FB_AD12	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__FB_AD12	/;"	d
VF610_PAD_PTD3__GPIO_82	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__GPIO_82	/;"	d
VF610_PAD_PTD3__QSPI0_A_DATA2	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__QSPI0_A_DATA2	/;"	d
VF610_PAD_PTD3__SPDIF_PLOCK	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__SPDIF_PLOCK	/;"	d
VF610_PAD_PTD3__UART2_CTS	vf610-pinfunc.h	/^#define VF610_PAD_PTD3__UART2_CTS	/;"	d
VF610_PAD_PTD4__DEBUG_OUT21	vf610-pinfunc.h	/^#define VF610_PAD_PTD4__DEBUG_OUT21	/;"	d
VF610_PAD_PTD4__DSPI1_CS1	vf610-pinfunc.h	/^#define VF610_PAD_PTD4__DSPI1_CS1	/;"	d
VF610_PAD_PTD4__FB_AD11	vf610-pinfunc.h	/^#define VF610_PAD_PTD4__FB_AD11	/;"	d
VF610_PAD_PTD4__GPIO_83	vf610-pinfunc.h	/^#define VF610_PAD_PTD4__GPIO_83	/;"	d
VF610_PAD_PTD4__QSPI0_A_DATA1	vf610-pinfunc.h	/^#define VF610_PAD_PTD4__QSPI0_A_DATA1	/;"	d
VF610_PAD_PTD4__SPDIF_SRCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTD4__SPDIF_SRCLK	/;"	d
VF610_PAD_PTD5__DEBUG_OUT22	vf610-pinfunc.h	/^#define VF610_PAD_PTD5__DEBUG_OUT22	/;"	d
VF610_PAD_PTD5__DSPI1_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTD5__DSPI1_CS0	/;"	d
VF610_PAD_PTD5__FB_AD10	vf610-pinfunc.h	/^#define VF610_PAD_PTD5__FB_AD10	/;"	d
VF610_PAD_PTD5__GPIO_84	vf610-pinfunc.h	/^#define VF610_PAD_PTD5__GPIO_84	/;"	d
VF610_PAD_PTD5__QSPI0_A_DATA0	vf610-pinfunc.h	/^#define VF610_PAD_PTD5__QSPI0_A_DATA0	/;"	d
VF610_PAD_PTD6__DEBUG_OUT23	vf610-pinfunc.h	/^#define VF610_PAD_PTD6__DEBUG_OUT23	/;"	d
VF610_PAD_PTD6__DSPI1_SIN	vf610-pinfunc.h	/^#define VF610_PAD_PTD6__DSPI1_SIN	/;"	d
VF610_PAD_PTD6__FB_AD9	vf610-pinfunc.h	/^#define VF610_PAD_PTD6__FB_AD9	/;"	d
VF610_PAD_PTD6__GPIO_85	vf610-pinfunc.h	/^#define VF610_PAD_PTD6__GPIO_85	/;"	d
VF610_PAD_PTD6__QSPI1_A_DQS	vf610-pinfunc.h	/^#define VF610_PAD_PTD6__QSPI1_A_DQS	/;"	d
VF610_PAD_PTD7__DEBUG_OUT24	vf610-pinfunc.h	/^#define VF610_PAD_PTD7__DEBUG_OUT24	/;"	d
VF610_PAD_PTD7__DSPI1_SOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTD7__DSPI1_SOUT	/;"	d
VF610_PAD_PTD7__FB_AD8	vf610-pinfunc.h	/^#define VF610_PAD_PTD7__FB_AD8	/;"	d
VF610_PAD_PTD7__GPIO_86	vf610-pinfunc.h	/^#define VF610_PAD_PTD7__GPIO_86	/;"	d
VF610_PAD_PTD7__QSPI0_B_QSCK	vf610-pinfunc.h	/^#define VF610_PAD_PTD7__QSPI0_B_QSCK	/;"	d
VF610_PAD_PTD8__DEBUG_OUT25	vf610-pinfunc.h	/^#define VF610_PAD_PTD8__DEBUG_OUT25	/;"	d
VF610_PAD_PTD8__DSPI1_SCK	vf610-pinfunc.h	/^#define VF610_PAD_PTD8__DSPI1_SCK	/;"	d
VF610_PAD_PTD8__FB_AD7	vf610-pinfunc.h	/^#define VF610_PAD_PTD8__FB_AD7	/;"	d
VF610_PAD_PTD8__FB_CLKOUT	vf610-pinfunc.h	/^#define VF610_PAD_PTD8__FB_CLKOUT	/;"	d
VF610_PAD_PTD8__GPIO_87	vf610-pinfunc.h	/^#define VF610_PAD_PTD8__GPIO_87	/;"	d
VF610_PAD_PTD8__QSPI0_B_CS0	vf610-pinfunc.h	/^#define VF610_PAD_PTD8__QSPI0_B_CS0	/;"	d
VF610_PAD_PTD9__DCU1_B0	vf610-pinfunc.h	/^#define VF610_PAD_PTD9__DCU1_B0	/;"	d
VF610_PAD_PTD9__DSPI3_CS1	vf610-pinfunc.h	/^#define VF610_PAD_PTD9__DSPI3_CS1	/;"	d
VF610_PAD_PTD9__FB_AD6	vf610-pinfunc.h	/^#define VF610_PAD_PTD9__FB_AD6	/;"	d
VF610_PAD_PTD9__GPIO_88	vf610-pinfunc.h	/^#define VF610_PAD_PTD9__GPIO_88	/;"	d
VF610_PAD_PTD9__QSPI0_B_DATA3	vf610-pinfunc.h	/^#define VF610_PAD_PTD9__QSPI0_B_DATA3	/;"	d
VF610_PAD_PTD9__SAI1_TX_SYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTD9__SAI1_TX_SYNC	/;"	d
VF610_PAD_PTE0__DCU0_HSYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTE0__DCU0_HSYNC	/;"	d
VF610_PAD_PTE0__DEBUG_OUT29	vf610-pinfunc.h	/^#define VF610_PAD_PTE0__DEBUG_OUT29	/;"	d
VF610_PAD_PTE0__GPIO_105	vf610-pinfunc.h	/^#define VF610_PAD_PTE0__GPIO_105	/;"	d
VF610_PAD_PTE0__LCD0	vf610-pinfunc.h	/^#define VF610_PAD_PTE0__LCD0	/;"	d
VF610_PAD_PTE0__SRC_BMODE1	vf610-pinfunc.h	/^#define VF610_PAD_PTE0__SRC_BMODE1	/;"	d
VF610_PAD_PTE10__DCU0_R5	vf610-pinfunc.h	/^#define VF610_PAD_PTE10__DCU0_R5	/;"	d
VF610_PAD_PTE10__DEBUG_OUT39	vf610-pinfunc.h	/^#define VF610_PAD_PTE10__DEBUG_OUT39	/;"	d
VF610_PAD_PTE10__GPIO_115	vf610-pinfunc.h	/^#define VF610_PAD_PTE10__GPIO_115	/;"	d
VF610_PAD_PTE10__LCD10	vf610-pinfunc.h	/^#define VF610_PAD_PTE10__LCD10	/;"	d
VF610_PAD_PTE10__SRC_RCON3	vf610-pinfunc.h	/^#define VF610_PAD_PTE10__SRC_RCON3	/;"	d
VF610_PAD_PTE11__DCU0_R6	vf610-pinfunc.h	/^#define VF610_PAD_PTE11__DCU0_R6	/;"	d
VF610_PAD_PTE11__DEBUG_OUT40	vf610-pinfunc.h	/^#define VF610_PAD_PTE11__DEBUG_OUT40	/;"	d
VF610_PAD_PTE11__GPIO_116	vf610-pinfunc.h	/^#define VF610_PAD_PTE11__GPIO_116	/;"	d
VF610_PAD_PTE11__LCD11	vf610-pinfunc.h	/^#define VF610_PAD_PTE11__LCD11	/;"	d
VF610_PAD_PTE11__SRC_RCON4	vf610-pinfunc.h	/^#define VF610_PAD_PTE11__SRC_RCON4	/;"	d
VF610_PAD_PTE12__DCU0_R7	vf610-pinfunc.h	/^#define VF610_PAD_PTE12__DCU0_R7	/;"	d
VF610_PAD_PTE12__DSPI1_CS3	vf610-pinfunc.h	/^#define VF610_PAD_PTE12__DSPI1_CS3	/;"	d
VF610_PAD_PTE12__GPIO_117	vf610-pinfunc.h	/^#define VF610_PAD_PTE12__GPIO_117	/;"	d
VF610_PAD_PTE12__LCD12	vf610-pinfunc.h	/^#define VF610_PAD_PTE12__LCD12	/;"	d
VF610_PAD_PTE12__LPT_ALT0	vf610-pinfunc.h	/^#define VF610_PAD_PTE12__LPT_ALT0	/;"	d
VF610_PAD_PTE12__SRC_RCON5	vf610-pinfunc.h	/^#define VF610_PAD_PTE12__SRC_RCON5	/;"	d
VF610_PAD_PTE13__DCU0_G0	vf610-pinfunc.h	/^#define VF610_PAD_PTE13__DCU0_G0	/;"	d
VF610_PAD_PTE13__DEBUG_OUT41	vf610-pinfunc.h	/^#define VF610_PAD_PTE13__DEBUG_OUT41	/;"	d
VF610_PAD_PTE13__GPIO_118	vf610-pinfunc.h	/^#define VF610_PAD_PTE13__GPIO_118	/;"	d
VF610_PAD_PTE13__LCD13	vf610-pinfunc.h	/^#define VF610_PAD_PTE13__LCD13	/;"	d
VF610_PAD_PTE14__DCU0_G1	vf610-pinfunc.h	/^#define VF610_PAD_PTE14__DCU0_G1	/;"	d
VF610_PAD_PTE14__DEBUG_OUT42	vf610-pinfunc.h	/^#define VF610_PAD_PTE14__DEBUG_OUT42	/;"	d
VF610_PAD_PTE14__GPIO_119	vf610-pinfunc.h	/^#define VF610_PAD_PTE14__GPIO_119	/;"	d
VF610_PAD_PTE14__LCD14	vf610-pinfunc.h	/^#define VF610_PAD_PTE14__LCD14	/;"	d
VF610_PAD_PTE15__DCU0_G2	vf610-pinfunc.h	/^#define VF610_PAD_PTE15__DCU0_G2	/;"	d
VF610_PAD_PTE15__DEBUG_OUT43	vf610-pinfunc.h	/^#define VF610_PAD_PTE15__DEBUG_OUT43	/;"	d
VF610_PAD_PTE15__GPIO_120	vf610-pinfunc.h	/^#define VF610_PAD_PTE15__GPIO_120	/;"	d
VF610_PAD_PTE15__LCD15	vf610-pinfunc.h	/^#define VF610_PAD_PTE15__LCD15	/;"	d
VF610_PAD_PTE15__SRC_RCON6	vf610-pinfunc.h	/^#define VF610_PAD_PTE15__SRC_RCON6	/;"	d
VF610_PAD_PTE16__DCU0_G3	vf610-pinfunc.h	/^#define VF610_PAD_PTE16__DCU0_G3	/;"	d
VF610_PAD_PTE16__GPIO_121	vf610-pinfunc.h	/^#define VF610_PAD_PTE16__GPIO_121	/;"	d
VF610_PAD_PTE16__LCD16	vf610-pinfunc.h	/^#define VF610_PAD_PTE16__LCD16	/;"	d
VF610_PAD_PTE16__SRC_RCON7	vf610-pinfunc.h	/^#define VF610_PAD_PTE16__SRC_RCON7	/;"	d
VF610_PAD_PTE17__DCU0_G4	vf610-pinfunc.h	/^#define VF610_PAD_PTE17__DCU0_G4	/;"	d
VF610_PAD_PTE17__GPIO_122	vf610-pinfunc.h	/^#define VF610_PAD_PTE17__GPIO_122	/;"	d
VF610_PAD_PTE17__LCD17	vf610-pinfunc.h	/^#define VF610_PAD_PTE17__LCD17	/;"	d
VF610_PAD_PTE17__SRC_RCON8	vf610-pinfunc.h	/^#define VF610_PAD_PTE17__SRC_RCON8	/;"	d
VF610_PAD_PTE18__DCU0_G5	vf610-pinfunc.h	/^#define VF610_PAD_PTE18__DCU0_G5	/;"	d
VF610_PAD_PTE18__GPIO_123	vf610-pinfunc.h	/^#define VF610_PAD_PTE18__GPIO_123	/;"	d
VF610_PAD_PTE18__LCD18	vf610-pinfunc.h	/^#define VF610_PAD_PTE18__LCD18	/;"	d
VF610_PAD_PTE18__SRC_RCON9	vf610-pinfunc.h	/^#define VF610_PAD_PTE18__SRC_RCON9	/;"	d
VF610_PAD_PTE19__DCU0_G6	vf610-pinfunc.h	/^#define VF610_PAD_PTE19__DCU0_G6	/;"	d
VF610_PAD_PTE19__GPIO_124	vf610-pinfunc.h	/^#define VF610_PAD_PTE19__GPIO_124	/;"	d
VF610_PAD_PTE19__I2C0_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTE19__I2C0_SCL	/;"	d
VF610_PAD_PTE19__LCD19	vf610-pinfunc.h	/^#define VF610_PAD_PTE19__LCD19	/;"	d
VF610_PAD_PTE19__SRC_RCON10	vf610-pinfunc.h	/^#define VF610_PAD_PTE19__SRC_RCON10	/;"	d
VF610_PAD_PTE1__DCU0_VSYNC	vf610-pinfunc.h	/^#define VF610_PAD_PTE1__DCU0_VSYNC	/;"	d
VF610_PAD_PTE1__DEBUG_OUT30	vf610-pinfunc.h	/^#define VF610_PAD_PTE1__DEBUG_OUT30	/;"	d
VF610_PAD_PTE1__GPIO_106	vf610-pinfunc.h	/^#define VF610_PAD_PTE1__GPIO_106	/;"	d
VF610_PAD_PTE1__LCD1	vf610-pinfunc.h	/^#define VF610_PAD_PTE1__LCD1	/;"	d
VF610_PAD_PTE1__SRC_BMODE0	vf610-pinfunc.h	/^#define VF610_PAD_PTE1__SRC_BMODE0	/;"	d
VF610_PAD_PTE20__DCU0_G7	vf610-pinfunc.h	/^#define VF610_PAD_PTE20__DCU0_G7	/;"	d
VF610_PAD_PTE20__EWM_IN	vf610-pinfunc.h	/^#define VF610_PAD_PTE20__EWM_IN	/;"	d
VF610_PAD_PTE20__GPIO_125	vf610-pinfunc.h	/^#define VF610_PAD_PTE20__GPIO_125	/;"	d
VF610_PAD_PTE20__I2C0_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTE20__I2C0_SDA	/;"	d
VF610_PAD_PTE20__LCD20	vf610-pinfunc.h	/^#define VF610_PAD_PTE20__LCD20	/;"	d
VF610_PAD_PTE20__SRC_RCON11	vf610-pinfunc.h	/^#define VF610_PAD_PTE20__SRC_RCON11	/;"	d
VF610_PAD_PTE21__DCU0_B0	vf610-pinfunc.h	/^#define VF610_PAD_PTE21__DCU0_B0	/;"	d
VF610_PAD_PTE21__GPIO_126	vf610-pinfunc.h	/^#define VF610_PAD_PTE21__GPIO_126	/;"	d
VF610_PAD_PTE21__LCD21	vf610-pinfunc.h	/^#define VF610_PAD_PTE21__LCD21	/;"	d
VF610_PAD_PTE22__DCU0_B1	vf610-pinfunc.h	/^#define VF610_PAD_PTE22__DCU0_B1	/;"	d
VF610_PAD_PTE22__GPIO_127	vf610-pinfunc.h	/^#define VF610_PAD_PTE22__GPIO_127	/;"	d
VF610_PAD_PTE22__LCD22	vf610-pinfunc.h	/^#define VF610_PAD_PTE22__LCD22	/;"	d
VF610_PAD_PTE23__DCU0_B2	vf610-pinfunc.h	/^#define VF610_PAD_PTE23__DCU0_B2	/;"	d
VF610_PAD_PTE23__GPIO_128	vf610-pinfunc.h	/^#define VF610_PAD_PTE23__GPIO_128	/;"	d
VF610_PAD_PTE23__LCD23	vf610-pinfunc.h	/^#define VF610_PAD_PTE23__LCD23	/;"	d
VF610_PAD_PTE23__SRC_RCON12	vf610-pinfunc.h	/^#define VF610_PAD_PTE23__SRC_RCON12	/;"	d
VF610_PAD_PTE24__DCU0_B3	vf610-pinfunc.h	/^#define VF610_PAD_PTE24__DCU0_B3	/;"	d
VF610_PAD_PTE24__GPIO_129	vf610-pinfunc.h	/^#define VF610_PAD_PTE24__GPIO_129	/;"	d
VF610_PAD_PTE24__LCD24	vf610-pinfunc.h	/^#define VF610_PAD_PTE24__LCD24	/;"	d
VF610_PAD_PTE24__SRC_RCON13	vf610-pinfunc.h	/^#define VF610_PAD_PTE24__SRC_RCON13	/;"	d
VF610_PAD_PTE25__DCU0_B4	vf610-pinfunc.h	/^#define VF610_PAD_PTE25__DCU0_B4	/;"	d
VF610_PAD_PTE25__GPIO_130	vf610-pinfunc.h	/^#define VF610_PAD_PTE25__GPIO_130	/;"	d
VF610_PAD_PTE25__LCD25	vf610-pinfunc.h	/^#define VF610_PAD_PTE25__LCD25	/;"	d
VF610_PAD_PTE25__SRC_RCON14	vf610-pinfunc.h	/^#define VF610_PAD_PTE25__SRC_RCON14	/;"	d
VF610_PAD_PTE26__DCU0_B5	vf610-pinfunc.h	/^#define VF610_PAD_PTE26__DCU0_B5	/;"	d
VF610_PAD_PTE26__GPIO_131	vf610-pinfunc.h	/^#define VF610_PAD_PTE26__GPIO_131	/;"	d
VF610_PAD_PTE26__LCD26	vf610-pinfunc.h	/^#define VF610_PAD_PTE26__LCD26	/;"	d
VF610_PAD_PTE26__SRC_RCON15	vf610-pinfunc.h	/^#define VF610_PAD_PTE26__SRC_RCON15	/;"	d
VF610_PAD_PTE27__DCU0_B6	vf610-pinfunc.h	/^#define VF610_PAD_PTE27__DCU0_B6	/;"	d
VF610_PAD_PTE27__GPIO_132	vf610-pinfunc.h	/^#define VF610_PAD_PTE27__GPIO_132	/;"	d
VF610_PAD_PTE27__I2C1_SCL	vf610-pinfunc.h	/^#define VF610_PAD_PTE27__I2C1_SCL	/;"	d
VF610_PAD_PTE27__LCD27	vf610-pinfunc.h	/^#define VF610_PAD_PTE27__LCD27	/;"	d
VF610_PAD_PTE27__SRC_RCON16	vf610-pinfunc.h	/^#define VF610_PAD_PTE27__SRC_RCON16	/;"	d
VF610_PAD_PTE28__DCU0_B7	vf610-pinfunc.h	/^#define VF610_PAD_PTE28__DCU0_B7	/;"	d
VF610_PAD_PTE28__EWM_OUT	vf610-pinfunc.h	/^#define VF610_PAD_PTE28__EWM_OUT	/;"	d
VF610_PAD_PTE28__GPIO_133	vf610-pinfunc.h	/^#define VF610_PAD_PTE28__GPIO_133	/;"	d
VF610_PAD_PTE28__I2C1_SDA	vf610-pinfunc.h	/^#define VF610_PAD_PTE28__I2C1_SDA	/;"	d
VF610_PAD_PTE28__LCD28	vf610-pinfunc.h	/^#define VF610_PAD_PTE28__LCD28	/;"	d
VF610_PAD_PTE28__SRC_RCON17	vf610-pinfunc.h	/^#define VF610_PAD_PTE28__SRC_RCON17	/;"	d
VF610_PAD_PTE2__DCU0_PCLK	vf610-pinfunc.h	/^#define VF610_PAD_PTE2__DCU0_PCLK	/;"	d
VF610_PAD_PTE2__DEBUG_OUT31	vf610-pinfunc.h	/^#define VF610_PAD_PTE2__DEBUG_OUT31	/;"	d
VF610_PAD_PTE2__GPIO_107	vf610-pinfunc.h	/^#define VF610_PAD_PTE2__GPIO_107	/;"	d
VF610_PAD_PTE2__LCD2	vf610-pinfunc.h	/^#define VF610_PAD_PTE2__LCD2	/;"	d
VF610_PAD_PTE3__DCU0_TAG	vf610-pinfunc.h	/^#define VF610_PAD_PTE3__DCU0_TAG	/;"	d
VF610_PAD_PTE3__DEBUG_OUT32	vf610-pinfunc.h	/^#define VF610_PAD_PTE3__DEBUG_OUT32	/;"	d
VF610_PAD_PTE3__GPIO_108	vf610-pinfunc.h	/^#define VF610_PAD_PTE3__GPIO_108	/;"	d
VF610_PAD_PTE3__LCD3	vf610-pinfunc.h	/^#define VF610_PAD_PTE3__LCD3	/;"	d
VF610_PAD_PTE4__DCU0_DE	vf610-pinfunc.h	/^#define VF610_PAD_PTE4__DCU0_DE	/;"	d
VF610_PAD_PTE4__DEBUG_OUT33	vf610-pinfunc.h	/^#define VF610_PAD_PTE4__DEBUG_OUT33	/;"	d
VF610_PAD_PTE4__GPIO_109	vf610-pinfunc.h	/^#define VF610_PAD_PTE4__GPIO_109	/;"	d
VF610_PAD_PTE4__LCD4	vf610-pinfunc.h	/^#define VF610_PAD_PTE4__LCD4	/;"	d
VF610_PAD_PTE5__DCU0_R0	vf610-pinfunc.h	/^#define VF610_PAD_PTE5__DCU0_R0	/;"	d
VF610_PAD_PTE5__DEBUG_OUT34	vf610-pinfunc.h	/^#define VF610_PAD_PTE5__DEBUG_OUT34	/;"	d
VF610_PAD_PTE5__GPIO_110	vf610-pinfunc.h	/^#define VF610_PAD_PTE5__GPIO_110	/;"	d
VF610_PAD_PTE5__LCD5	vf610-pinfunc.h	/^#define VF610_PAD_PTE5__LCD5	/;"	d
VF610_PAD_PTE6__DCU0_R1	vf610-pinfunc.h	/^#define VF610_PAD_PTE6__DCU0_R1	/;"	d
VF610_PAD_PTE6__DEBUG_OUT35	vf610-pinfunc.h	/^#define VF610_PAD_PTE6__DEBUG_OUT35	/;"	d
VF610_PAD_PTE6__GPIO_111	vf610-pinfunc.h	/^#define VF610_PAD_PTE6__GPIO_111	/;"	d
VF610_PAD_PTE6__LCD6	vf610-pinfunc.h	/^#define VF610_PAD_PTE6__LCD6	/;"	d
VF610_PAD_PTE7__DCU0_R2	vf610-pinfunc.h	/^#define VF610_PAD_PTE7__DCU0_R2	/;"	d
VF610_PAD_PTE7__DEBUG_OUT36	vf610-pinfunc.h	/^#define VF610_PAD_PTE7__DEBUG_OUT36	/;"	d
VF610_PAD_PTE7__GPIO_112	vf610-pinfunc.h	/^#define VF610_PAD_PTE7__GPIO_112	/;"	d
VF610_PAD_PTE7__LCD7	vf610-pinfunc.h	/^#define VF610_PAD_PTE7__LCD7	/;"	d
VF610_PAD_PTE7__SRC_RCON0	vf610-pinfunc.h	/^#define VF610_PAD_PTE7__SRC_RCON0	/;"	d
VF610_PAD_PTE8__DCU0_R3	vf610-pinfunc.h	/^#define VF610_PAD_PTE8__DCU0_R3	/;"	d
VF610_PAD_PTE8__DEBUG_OUT37	vf610-pinfunc.h	/^#define VF610_PAD_PTE8__DEBUG_OUT37	/;"	d
VF610_PAD_PTE8__GPIO_113	vf610-pinfunc.h	/^#define VF610_PAD_PTE8__GPIO_113	/;"	d
VF610_PAD_PTE8__LCD8	vf610-pinfunc.h	/^#define VF610_PAD_PTE8__LCD8	/;"	d
VF610_PAD_PTE8__SRC_RCON1	vf610-pinfunc.h	/^#define VF610_PAD_PTE8__SRC_RCON1	/;"	d
VF610_PAD_PTE9__DCU0_R4	vf610-pinfunc.h	/^#define VF610_PAD_PTE9__DCU0_R4	/;"	d
VF610_PAD_PTE9__DEBUG_OUT38	vf610-pinfunc.h	/^#define VF610_PAD_PTE9__DEBUG_OUT38	/;"	d
VF610_PAD_PTE9__GPIO_114	vf610-pinfunc.h	/^#define VF610_PAD_PTE9__GPIO_114	/;"	d
VF610_PAD_PTE9__LCD9	vf610-pinfunc.h	/^#define VF610_PAD_PTE9__LCD9	/;"	d
VF610_PAD_PTE9__SRC_RCON2	vf610-pinfunc.h	/^#define VF610_PAD_PTE9__SRC_RCON2	/;"	d
VNEG_reg	imx6dl-sabresd.dts	/^                        VNEG_reg: VNEG {$/;"	l
VNEG_reg	imx6sl-evk.dts	/^			VNEG_reg: VNEG {$/;"	l
VNEG_reg	imx6sll-evk.dts	/^			VNEG_reg: VNEG {$/;"	l	label:max17135
VNEG_reg	imx6sll-lpddr3-arm2.dts	/^			VNEG_reg: VNEG {$/;"	l	label:max17135
VNEG_reg	imx6ull-14x14-ddr3-arm2.dts	/^			VNEG_reg: VNEG {$/;"	l	label:max17135
VNEG_reg	imx7d-12x12-lpddr3-arm2.dts	/^			VNEG_reg: VNEG {$/;"	l
VNEG_reg	imx7d-sdb.dts	/^			VNEG_reg: VNEG {$/;"	l	label:max17135
VPOS_reg	imx6dl-sabresd.dts	/^                        VPOS_reg: VPOS {$/;"	l
VPOS_reg	imx6sl-evk.dts	/^			VPOS_reg: VPOS {$/;"	l
VPOS_reg	imx6sll-evk.dts	/^			VPOS_reg: VPOS {$/;"	l	label:max17135
VPOS_reg	imx6sll-lpddr3-arm2.dts	/^			VPOS_reg: VPOS {$/;"	l	label:max17135
VPOS_reg	imx6ull-14x14-ddr3-arm2.dts	/^			VPOS_reg: VPOS {$/;"	l	label:max17135
VPOS_reg	imx7d-12x12-lpddr3-arm2.dts	/^			VPOS_reg: VPOS {$/;"	l
VPOS_reg	imx7d-sdb.dts	/^			VPOS_reg: VPOS {$/;"	l	label:max17135
_ST_PINCFG_H_	st-pincfg.h	/^#define _ST_PINCFG_H_$/;"	d
__DTS_IMX1_PINFUNC_H	imx1-pinfunc.h	/^#define __DTS_IMX1_PINFUNC_H$/;"	d
__DTS_IMX25_PINFUNC_H	imx25-pinfunc.h	/^#define __DTS_IMX25_PINFUNC_H$/;"	d
__DTS_IMX27_PINFUNC_H	imx27-pinfunc.h	/^#define __DTS_IMX27_PINFUNC_H$/;"	d
__DTS_IMX35_PINFUNC_H	imx35-pinfunc.h	/^#define __DTS_IMX35_PINFUNC_H$/;"	d
__DTS_IMX50_PINFUNC_H	imx50-pinfunc.h	/^#define __DTS_IMX50_PINFUNC_H$/;"	d
__DTS_IMX51_PINFUNC_H	imx51-pinfunc.h	/^#define __DTS_IMX51_PINFUNC_H$/;"	d
__DTS_IMX53_PINFUNC_H	imx53-pinfunc.h	/^#define __DTS_IMX53_PINFUNC_H$/;"	d
__DTS_IMX6DL_PINFUNC_H	imx6dl-pinfunc.h	/^#define __DTS_IMX6DL_PINFUNC_H$/;"	d
__DTS_IMX6Q_PINFUNC_H	imx6q-pinfunc.h	/^#define __DTS_IMX6Q_PINFUNC_H$/;"	d
__DTS_IMX6SLL_PINFUNC_H	imx6sll-pinfunc.h	/^#define __DTS_IMX6SLL_PINFUNC_H$/;"	d
__DTS_IMX6SL_PINFUNC_H	imx6sl-pinfunc.h	/^#define __DTS_IMX6SL_PINFUNC_H$/;"	d
__DTS_IMX6SX_PINFUNC_H	imx6sx-pinfunc.h	/^#define __DTS_IMX6SX_PINFUNC_H$/;"	d
__DTS_IMX6ULL_PINFUNC_H	imx6ull-pinfunc.h	/^#define __DTS_IMX6ULL_PINFUNC_H$/;"	d
__DTS_IMX6ULL_PINFUNC_SNVS_H	imx6ull-pinfunc-snvs.h	/^#define __DTS_IMX6ULL_PINFUNC_SNVS_H$/;"	d
__DTS_IMX6UL_PINFUNC_H	imx6ul-pinfunc.h	/^#define __DTS_IMX6UL_PINFUNC_H$/;"	d
__DTS_IMX7D_PINFUNC_H	imx7d-pinfunc.h	/^#define __DTS_IMX7D_PINFUNC_H$/;"	d
__DTS_IMX7ULP_PINFUNC_H	imx7ulp-pinfunc.h	/^#define __DTS_IMX7ULP_PINFUNC_H$/;"	d
__DTS_MT2701_PINFUNC_H	mt2701-pinfunc.h	/^#define __DTS_MT2701_PINFUNC_H$/;"	d
__DTS_MT8135_PINFUNC_H	mt8135-pinfunc.h	/^#define __DTS_MT8135_PINFUNC_H$/;"	d
__DTS_VF610_PINFUNC_H	vf610-pinfunc.h	/^#define __DTS_VF610_PINFUNC_H$/;"	d
__DT_BINDINGS_MX23_PINCTRL_H__	imx23-pinfunc.h	/^#define __DT_BINDINGS_MX23_PINCTRL_H__$/;"	d
__DT_BINDINGS_MX28_PINCTRL_H__	imx28-pinfunc.h	/^#define __DT_BINDINGS_MX28_PINCTRL_H__$/;"	d
__DT_BINDINGS_MXS_PINCTRL_H__	mxs-pinfunc.h	/^#define __DT_BINDINGS_MXS_PINCTRL_H__$/;"	d
a10sr_gpio	socfpga_arria10_socdk.dtsi	/^		a10sr_gpio: gpio-controller {$/;"	l
a10sr_rst	socfpga_arria10_socdk.dtsi	/^		a10sr_rst: reset-controller {$/;"	l
a5_cpu	vf500.dtsi	/^		a5_cpu: cpu@0 {$/;"	l
a9bclk	ecx-common.dtsi	/^				a9bclk: a9bclk {$/;"	l
a9periphclk	ecx-common.dtsi	/^				a9periphclk: a9periphclk {$/;"	l
a9pll	bcm-nsp.dtsi	/^		a9pll: arm_clk@00000 {$/;"	l
a9pll	bcm5301x.dtsi	/^		a9pll: arm_clk@00000 {$/;"	l
a9pll	ecx-common.dtsi	/^				a9pll: a9pll {$/;"	l
aaci	arm-realview-eb.dtsi	/^		aaci: aaci@10004000 {$/;"	l
aaci	arm-realview-pb11mp.dts	/^		aaci: aaci@10004000 {$/;"	l
aaci	arm-realview-pbx.dtsi	/^		aaci: aaci@10004000 {$/;"	l
aaci_bitclk	integratorcp.dts	/^	aaci_bitclk: aaci_bitclk@12.288M {$/;"	l
ab3100	ste-u300.dts	/^		ab3100: ab3100@48 {$/;"	l	label:i2c0
ab3100_buck_reg	ste-u300.dts	/^				ab3100_buck_reg: ab3100_buck {$/;"	l	label:i2c0.ab3100
ab3100_ext_reg	ste-u300.dts	/^				ab3100_ext_reg: ab3100_ext {$/;"	l	label:i2c0.ab3100
ab3100_ldo_a_reg	ste-u300.dts	/^				ab3100_ldo_a_reg: ab3100_ldo_a {$/;"	l	label:i2c0.ab3100
ab3100_ldo_c_reg	ste-u300.dts	/^				ab3100_ldo_c_reg: ab3100_ldo_c {$/;"	l	label:i2c0.ab3100
ab3100_ldo_d_reg	ste-u300.dts	/^				ab3100_ldo_d_reg: ab3100_ldo_d {$/;"	l	label:i2c0.ab3100
ab3100_ldo_e_reg	ste-u300.dts	/^				ab3100_ldo_e_reg: ab3100_ldo_e {$/;"	l	label:i2c0.ab3100
ab3100_ldo_f_reg	ste-u300.dts	/^				ab3100_ldo_f_reg: ab3100_ldo_f {$/;"	l	label:i2c0.ab3100
ab3100_ldo_g_reg	ste-u300.dts	/^				ab3100_ldo_g_reg: ab3100_ldo_g {$/;"	l	label:i2c0.ab3100
ab3100_ldo_h_reg	ste-u300.dts	/^				ab3100_ldo_h_reg: ab3100_ldo_h {$/;"	l	label:i2c0.ab3100
ab3100_ldo_k_reg	ste-u300.dts	/^				ab3100_ldo_k_reg: ab3100_ldo_k {$/;"	l	label:i2c0.ab3100
ab8500_battery	ste-dbx5x0.dtsi	/^				ab8500_battery: ab8500_battery {$/;"	l
ab8500_clock	ste-dbx5x0.dtsi	/^				ab8500_clock: clock-controller {$/;"	l
ab8500_ext1_reg	ste-dbx5x0.dtsi	/^					ab8500_ext1_reg: ab8500_ext1 {$/;"	l	label:ext_regulators
ab8500_ext1_reg	ste-snowball.dts	/^					ab8500_ext1_reg: ab8500_ext1 {$/;"	l	label:ext_regulators
ab8500_ext2_reg	ste-dbx5x0.dtsi	/^					ab8500_ext2_reg: ab8500_ext2 {$/;"	l	label:ext_regulators
ab8500_ext2_reg_reg	ste-snowball.dts	/^					ab8500_ext2_reg_reg: ab8500_ext2 {$/;"	l	label:ext_regulators
ab8500_ext3_reg	ste-dbx5x0.dtsi	/^					ab8500_ext3_reg: ab8500_ext3 {$/;"	l	label:ext_regulators
ab8500_ext3_reg_reg	ste-snowball.dts	/^					ab8500_ext3_reg_reg: ab8500_ext3 {$/;"	l	label:ext_regulators
ab8500_gpio	ste-dbx5x0.dtsi	/^				ab8500_gpio: ab8500-gpio {$/;"	l
ab8500_ldo_ana_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_ana_reg: ab8500_ldo_ana {$/;"	l
ab8500_ldo_ana_reg	ste-href.dtsi	/^					ab8500_ldo_ana_reg: ab8500_ldo_ana {$/;"	l
ab8500_ldo_ana_reg	ste-snowball.dts	/^					ab8500_ldo_ana_reg: ab8500_ldo_ana {$/;"	l
ab8500_ldo_anamic1_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {$/;"	l
ab8500_ldo_anamic1_reg	ste-href.dtsi	/^					ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {$/;"	l
ab8500_ldo_anamic1_reg	ste-snowball.dts	/^					ab8500_ldo_anamic1_reg: ab8500_ldo_anamic1 {$/;"	l
ab8500_ldo_anamic2_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 {$/;"	l
ab8500_ldo_anamic2_reg	ste-href.dtsi	/^					ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 {$/;"	l
ab8500_ldo_anamic2_reg	ste-snowball.dts	/^					ab8500_ldo_anamic2_reg: ab8500_ldo_anamic2 {$/;"	l
ab8500_ldo_audio_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_audio_reg: ab8500_ldo_audio {$/;"	l
ab8500_ldo_audio_reg	ste-href.dtsi	/^					ab8500_ldo_audio_reg: ab8500_ldo_audio {$/;"	l
ab8500_ldo_audio_reg	ste-snowball.dts	/^					ab8500_ldo_audio_reg: ab8500_ldo_audio {$/;"	l
ab8500_ldo_aux1_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {$/;"	l
ab8500_ldo_aux1_reg	ste-href.dtsi	/^					ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {$/;"	l
ab8500_ldo_aux1_reg	ste-snowball.dts	/^					ab8500_ldo_aux1_reg: ab8500_ldo_aux1 {$/;"	l
ab8500_ldo_aux2_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {$/;"	l
ab8500_ldo_aux2_reg	ste-href.dtsi	/^					ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {$/;"	l
ab8500_ldo_aux2_reg	ste-snowball.dts	/^					ab8500_ldo_aux2_reg: ab8500_ldo_aux2 {$/;"	l
ab8500_ldo_aux3_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {$/;"	l
ab8500_ldo_aux3_reg	ste-href.dtsi	/^					ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {$/;"	l
ab8500_ldo_aux3_reg	ste-snowball.dts	/^					ab8500_ldo_aux3_reg: ab8500_ldo_aux3 {$/;"	l
ab8500_ldo_dmic_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_dmic_reg: ab8500_ldo_dmic {$/;"	l
ab8500_ldo_dmic_reg	ste-href.dtsi	/^					ab8500_ldo_dmic_reg: ab8500_ldo_dmic {$/;"	l
ab8500_ldo_dmic_reg	ste-snowball.dts	/^					ab8500_ldo_dmic_reg: ab8500_ldo_dmic {$/;"	l
ab8500_ldo_intcore_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_intcore_reg: ab8500_ldo_intcore {$/;"	l
ab8500_ldo_intcore_reg	ste-href.dtsi	/^					ab8500_ldo_intcore_reg: ab8500_ldo_intcore {$/;"	l
ab8500_ldo_intcore_reg	ste-snowball.dts	/^					ab8500_ldo_intcore_reg: ab8500_ldo_intcore {$/;"	l
ab8500_ldo_tvout_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_tvout_reg: ab8500_ldo_tvout {$/;"	l
ab8500_ldo_tvout_reg	ste-href.dtsi	/^					ab8500_ldo_tvout_reg: ab8500_ldo_tvout {$/;"	l
ab8500_ldo_tvout_reg	ste-snowball.dts	/^					ab8500_ldo_tvout_reg: ab8500_ldo_tvout {$/;"	l
ab8500_ldo_usb_reg	ste-dbx5x0.dtsi	/^					ab8500_ldo_usb_reg: ab8500_ldo_usb {$/;"	l
ab8500_ldo_usb_reg	ste-href.dtsi	/^					ab8500_ldo_usb_reg: ab8500_ldo_usb {$/;"	l
ab8500_ldo_usb_reg	ste-snowball.dts	/^					ab8500_ldo_usb_reg: ab8500_ldo_usb {$/;"	l
abb_dspeve	dra7.dtsi	/^		abb_dspeve: regulator-abb-dspeve {$/;"	l
abb_gpu	dra7.dtsi	/^		abb_gpu: regulator-abb-gpu {$/;"	l
abb_iva	omap4.dtsi	/^		abb_iva: regulator-abb-iva {$/;"	l
abb_iva	omap443x.dtsi	/^		abb_iva: regulator-abb-iva {$/;"	l
abb_iva	omap4460.dtsi	/^		abb_iva: regulator-abb-iva {$/;"	l
abb_ivahd	dra7.dtsi	/^		abb_ivahd: regulator-abb-ivahd {$/;"	l
abb_mm	omap5.dtsi	/^		abb_mm: regulator-abb-mm {$/;"	l
abb_mpu	dra7.dtsi	/^		abb_mpu: regulator-abb-mpu {$/;"	l
abb_mpu	omap4.dtsi	/^		abb_mpu: regulator-abb-mpu {$/;"	l
abb_mpu	omap443x.dtsi	/^		abb_mpu: regulator-abb-mpu {$/;"	l
abb_mpu	omap4460.dtsi	/^		abb_mpu: regulator-abb-mpu {$/;"	l
abb_mpu	omap5.dtsi	/^		abb_mpu: regulator-abb-mpu {$/;"	l
abb_mpu_iva	omap36xx.dtsi	/^		abb_mpu_iva: regulator-abb-mpu {$/;"	l
abe_24m_fclk	dra7xx-clocks.dtsi	/^	abe_24m_fclk: abe_24m_fclk@11c {$/;"	l
abe_24m_fclk	omap44xx-clocks.dtsi	/^	abe_24m_fclk: abe_24m_fclk {$/;"	l
abe_24m_fclk	omap54xx-clocks.dtsi	/^	abe_24m_fclk: abe_24m_fclk {$/;"	l
abe_clk	dra7xx-clocks.dtsi	/^	abe_clk: abe_clk@108 {$/;"	l
abe_clk	omap44xx-clocks.dtsi	/^	abe_clk: abe_clk@108 {$/;"	l
abe_clk	omap54xx-clocks.dtsi	/^	abe_clk: abe_clk@108 {$/;"	l
abe_dpll_bypass_clk_mux	dra7xx-clocks.dtsi	/^	abe_dpll_bypass_clk_mux: abe_dpll_bypass_clk_mux@114 {$/;"	l
abe_dpll_bypass_clk_mux	omap54xx-clocks.dtsi	/^	abe_dpll_bypass_clk_mux: abe_dpll_bypass_clk_mux@108 {$/;"	l
abe_dpll_bypass_clk_mux_ck	omap44xx-clocks.dtsi	/^	abe_dpll_bypass_clk_mux_ck: abe_dpll_bypass_clk_mux_ck@108 {$/;"	l
abe_dpll_clk_mux	dra7xx-clocks.dtsi	/^	abe_dpll_clk_mux: abe_dpll_clk_mux@10c {$/;"	l
abe_dpll_clk_mux	omap54xx-clocks.dtsi	/^	abe_dpll_clk_mux: abe_dpll_clk_mux@10c {$/;"	l
abe_dpll_refclk_mux_ck	omap44xx-clocks.dtsi	/^	abe_dpll_refclk_mux_ck: abe_dpll_refclk_mux_ck@10c {$/;"	l
abe_dpll_sys_clk_mux	dra7xx-clocks.dtsi	/^	abe_dpll_sys_clk_mux: abe_dpll_sys_clk_mux@118 {$/;"	l
abe_giclk_div	dra7xx-clocks.dtsi	/^	abe_giclk_div: abe_giclk_div@174 {$/;"	l
abe_iclk	omap54xx-clocks.dtsi	/^	abe_iclk: abe_iclk@528 {$/;"	l
abe_lp_clk_div	dra7xx-clocks.dtsi	/^	abe_lp_clk_div: abe_lp_clk_div@1d8 {$/;"	l
abe_lp_clk_div	omap54xx-clocks.dtsi	/^	abe_lp_clk_div: abe_lp_clk_div {$/;"	l
abe_sys_clk_div	dra7xx-clocks.dtsi	/^	abe_sys_clk_div: abe_sys_clk_div@120 {$/;"	l
ac100	sun8i-a83t-allwinner-h8homlet-v2.dts	/^	ac100: codec@e89 {$/;"	l
ac100	sun8i-a83t-bananapi-m3.dts	/^	ac100: codec@e89 {$/;"	l
ac100	sun8i-a83t-cubietruck-plus.dts	/^	ac100: codec@e89 {$/;"	l
ac100	sun9i-a80-cubieboard4.dts	/^	ac100: codec@e89 {$/;"	l
ac100	sun9i-a80-optimus.dts	/^	ac100: codec@e89 {$/;"	l
ac100_codec	sun8i-a83t-allwinner-h8homlet-v2.dts	/^		ac100_codec: codec {$/;"	l	label:ac100
ac100_codec	sun8i-a83t-bananapi-m3.dts	/^		ac100_codec: codec {$/;"	l	label:ac100
ac100_codec	sun8i-a83t-cubietruck-plus.dts	/^		ac100_codec: codec {$/;"	l	label:ac100
ac100_codec	sun9i-a80-cubieboard4.dts	/^		ac100_codec: codec {$/;"	l	label:ac100
ac100_codec	sun9i-a80-optimus.dts	/^		ac100_codec: codec {$/;"	l	label:ac100
ac100_rtc	sun8i-a83t-allwinner-h8homlet-v2.dts	/^		ac100_rtc: rtc {$/;"	l	label:ac100
ac100_rtc	sun8i-a83t-bananapi-m3.dts	/^		ac100_rtc: rtc {$/;"	l	label:ac100
ac100_rtc	sun8i-a83t-cubietruck-plus.dts	/^		ac100_rtc: rtc {$/;"	l	label:ac100
ac100_rtc	sun9i-a80-cubieboard4.dts	/^		ac100_rtc: rtc {$/;"	l	label:ac100
ac100_rtc	sun9i-a80-optimus.dts	/^		ac100_rtc: rtc {$/;"	l	label:ac100
ac97	at91sam9263.dtsi	/^			ac97: sound@fffa0000 {$/;"	l
ac97	at91sam9g45.dtsi	/^			ac97: sound@fffac000 {$/;"	l
ac97	at91sam9m10g45ek.dts	/^			ac97: sound@fffac000 {$/;"	l
ac97	tegra20-colibri-512.dtsi	/^	ac97: ac97@70002000 {$/;"	l
ac97_bus	exynos4210-pinctrl.dtsi	/^		ac97_bus: ac97-bus {$/;"	l
ac97_bus	exynos4412-pinctrl.dtsi	/^		ac97_bus: ac97-bus {$/;"	l	label:pinctrl_0
ac97_bus	exynos5250-pinctrl.dtsi	/^	ac97_bus: ac97-bus {$/;"	l
ac97_bus	s5pv210-pinctrl.dtsi	/^	ac97_bus: ac97-bus {$/;"	l
ac97_bus_0	s3c64xx-pinctrl.dtsi	/^	ac97_bus_0: ac97-bus-0 {$/;"	l
ac97_bus_1	s3c64xx-pinctrl.dtsi	/^	ac97_bus_1: ac97-bus-1 {$/;"	l
ac97_clk	at91sam9263.dtsi	/^					ac97_clk: ac97_clk {$/;"	l
ac97_clk	at91sam9g45.dtsi	/^					ac97_clk: ac97_clk {$/;"	l
ac97_clk	sun7i-a20.dtsi	/^		ac97_clk: clk@01c200bc {$/;"	l
ac97_pins_a	atlas6.dtsi	/^                                ac97_pins_a: ac97@0 {$/;"	l	label:gpio
ac97_pins_a	prima2.dtsi	/^                                ac97_pins_a: ac97@0 {$/;"	l	label:gpio
ac_power_supply	axp209.dtsi	/^	ac_power_supply: ac-power-supply {$/;"	l
ac_power_supply	axp22x.dtsi	/^	ac_power_supply: ac-power-supply {$/;"	l
ac_present_ap	rk3288-veyron-chromebook.dtsi	/^		ac_present_ap: ac-present-ap {$/;"	l
acc	alphascale-asm9260.dtsi	/^		acc: clock-controller@80040000 {$/;"	l
acc0	qcom-apq8064.dtsi	/^		acc0: clock-controller@2088000 {$/;"	l
acc0	qcom-apq8084.dtsi	/^		acc0: clock-controller@f9088000 {$/;"	l
acc0	qcom-ipq4019.dtsi	/^                acc0: clock-controller@b088000 {$/;"	l
acc0	qcom-ipq8064.dtsi	/^		acc0: clock-controller@2088000 {$/;"	l
acc0	qcom-msm8960.dtsi	/^		acc0: clock-controller@2088000 {$/;"	l
acc0	qcom-msm8974.dtsi	/^		acc0: clock-controller@f9088000 {$/;"	l
acc1	qcom-apq8064.dtsi	/^		acc1: clock-controller@2098000 {$/;"	l
acc1	qcom-apq8084.dtsi	/^		acc1: clock-controller@f9098000 {$/;"	l
acc1	qcom-ipq4019.dtsi	/^                acc1: clock-controller@b098000 {$/;"	l
acc1	qcom-ipq8064.dtsi	/^		acc1: clock-controller@2098000 {$/;"	l
acc1	qcom-msm8960.dtsi	/^		acc1: clock-controller@2098000 {$/;"	l
acc1	qcom-msm8974.dtsi	/^		acc1: clock-controller@f9098000 {$/;"	l
acc2	qcom-apq8064.dtsi	/^		acc2: clock-controller@20a8000 {$/;"	l
acc2	qcom-apq8084.dtsi	/^		acc2: clock-controller@f90a8000 {$/;"	l
acc2	qcom-ipq4019.dtsi	/^                acc2: clock-controller@b0a8000 {$/;"	l
acc2	qcom-msm8974.dtsi	/^		acc2: clock-controller@f90a8000 {$/;"	l
acc3	qcom-apq8064.dtsi	/^		acc3: clock-controller@20b8000 {$/;"	l
acc3	qcom-apq8084.dtsi	/^		acc3: clock-controller@f90b8000 {$/;"	l
acc3	qcom-ipq4019.dtsi	/^                acc3: clock-controller@b0b8000 {$/;"	l
acc3	qcom-msm8974.dtsi	/^		acc3: clock-controller@f90b8000 {$/;"	l
accel	am335x-pepper.dts	/^	accel: lis331dlh@1d {$/;"	l
accel	imx6q-novena.dts	/^	accel: mma8452@1c {$/;"	l
accel1	socfpga_cyclone5_sockit.dts	/^	accel1: accelerometer@53 {$/;"	l
accel_pins	am335x-pepper.dts	/^	accel_pins: pinmux_accel {$/;"	l
accel_snowball_mode	ste-snowball.dts	/^				accel_snowball_mode: accel_snowball {$/;"	l
accel_stuib_mode	ste-href-stuib.dtsi	/^				accel_stuib_mode: accel_stuib {$/;"	l
accel_tvk_mode	ste-href-tvk1281618.dtsi	/^				accel_tvk_mode: accel_tvk {$/;"	l
accelerator_pins	omap3-n950-n9.dtsi	/^	accelerator_pins: pinmux_accelerator_pins {$/;"	l
accelerometer	imx53-qsb-common.dtsi	/^	accelerometer: mma8450@1c {$/;"	l
accelerometer	imx53-smd.dts	/^	accelerometer: mma8450@1c {$/;"	l
accelerometer	imx6q-gw5400-a.dts	/^	accelerometer: mma8450@1c {$/;"	l
acodec	rk3036.dtsi	/^	acodec: acodec-ana@20030000 {$/;"	l
acodec	tegra124-nyan.dtsi	/^		acodec: audio-codec@10 {$/;"	l
acodec	tegra124-venice2.dts	/^		acodec: audio-codec@10 {$/;"	l
acp_clk	r8a7794.dtsi	/^		acp_clk: acp {$/;"	l
act8846	rk3188-radxarock.dts	/^	act8846: act8846@5a {$/;"	l
act8846	rk3288-evb-act8846.dts	/^	act8846: act8846@5a {$/;"	l
act8846	rk3288-firefly-reload-core.dtsi	/^	act8846: act8846@5a {$/;"	l
act8846	rk3288-firefly.dtsi	/^	act8846: act8846@5a {$/;"	l
act8846	rk3288-miqi.dts	/^	act8846: act8846@5a {$/;"	l
act8846	rk3288-r89.dts	/^	act8846: pmic@5a {$/;"	l
act8846	rk3288-rock2-som.dtsi	/^	act8846: act8846@5a {$/;"	l
act8846_dvs0_ctl	rk3188-radxarock.dts	/^		act8846_dvs0_ctl: act8846-dvs0-ctl {$/;"	l
acx565akm_pins	omap3-n900.dts	/^	acx565akm_pins: pinmux_acx565akm_pins {$/;"	l
ad5820	omap3-n900.dts	/^	ad5820: dac@0c {$/;"	l
adc	aspeed-g4.dtsi	/^			adc: adc@1e6e9000 {$/;"	l
adc	aspeed-g5.dtsi	/^			adc: adc@1e6e9000 {$/;"	l
adc	at91-sama5d2_xplained.dts	/^			adc: adc@fc030000 {$/;"	l
adc	atlas7.dtsi	/^			adc: adc@10d80000 {$/;"	l
adc	bcm-cygnus.dtsi	/^		adc: adc@180a6000 {$/;"	l
adc	berlin2q.dtsi	/^				adc: adc {$/;"	l	label:sysctrl
adc	da850-lego-ev3.dts	/^	adc: adc@3 {$/;"	l
adc	efm32gg.dtsi	/^		adc: adc@40002000 {$/;"	l
adc	exynos3250.dtsi	/^		adc: adc@126C0000 {$/;"	l
adc	exynos4412.dtsi	/^	adc: adc@126C0000 {$/;"	l
adc	exynos5250.dtsi	/^		adc: adc@12D10000 {$/;"	l
adc	exynos5420.dtsi	/^		adc: adc@12D10000 {$/;"	l
adc	imx25.dtsi	/^				adc: adc@50030800 {$/;"	l	label:tscadc
adc	lpc32xx.dtsi	/^			adc: adc@40048000 {$/;"	l
adc	nspire.dtsi	/^		adc: adc@C4000000 {$/;"	l
adc	r8a7791.dtsi	/^	adc: adc@e6e54000 {$/;"	l
adc	rv1108.dtsi	/^	adc: adc@1038c000 {$/;"	l
adc	sama5d2.dtsi	/^			adc: adc@fc030000 {$/;"	l
adc	spear600.dtsi	/^			adc: adc@d820b000 {$/;"	l
adc	stm32f429.dtsi	/^		adc: adc@40012000 {$/;"	l
adc	zynq-7000.dtsi	/^		adc: adc@f8007100 {$/;"	l	label:amba
adc0	at91-ariag25.dts	/^			adc0: adc@f804c000 {$/;"	l
adc0	at91-cosino.dtsi	/^			adc0: adc@f804c000 {$/;"	l
adc0	at91-cosino_mega2560.dts	/^			adc0: adc@f804c000 {$/;"	l
adc0	at91-kizbox2.dts	/^			adc0: adc@f8018000 {$/;"	l
adc0	at91-sama5d3_xplained.dts	/^			adc0: adc@f8018000 {$/;"	l
adc0	at91-sama5d4_ma5d4.dtsi	/^			adc0: adc@fc034000 {$/;"	l
adc0	at91-sama5d4_ma5d4evk.dts	/^			adc0: adc@fc034000 {$/;"	l
adc0	at91-sama5d4_xplained.dts	/^			adc0: adc@fc034000 {$/;"	l
adc0	at91-sama5d4ek.dts	/^			adc0: adc@fc034000 {$/;"	l
adc0	at91-vinco.dts	/^			adc0: adc@fc034000 {$/;"	l
adc0	at91sam9260.dtsi	/^			adc0: adc@fffe0000 {$/;"	l
adc0	at91sam9g20.dtsi	/^			adc0: adc@fffe0000 {$/;"	l
adc0	at91sam9g45.dtsi	/^			adc0: adc@fffb0000 {$/;"	l
adc0	at91sam9m10g45ek.dts	/^			adc0: adc@fffb0000 {$/;"	l
adc0	at91sam9rl.dtsi	/^			adc0: adc@fffd0000 {$/;"	l
adc0	at91sam9rlek.dts	/^			adc0: adc@fffd0000 {$/;"	l
adc0	at91sam9x5.dtsi	/^			adc0: adc@f804c000 {$/;"	l
adc0	at91sam9x5dm.dtsi	/^			adc0: adc@f804c000 {$/;"	l
adc0	at91sam9x5ek.dtsi	/^			adc0: adc@f804c000 {$/;"	l
adc0	imx28-cfa10049.dts	/^					adc0: nau7802@2a {$/;"	l
adc0	lpc18xx.dtsi	/^		adc0: adc@400e3000 {$/;"	l
adc0	sama5d3.dtsi	/^			adc0: adc@f8018000 {$/;"	l
adc0	sama5d3xdm.dtsi	/^			adc0: adc@f8018000 {$/;"	l
adc0	sama5d3xmb.dtsi	/^			adc0: adc@f8018000 {$/;"	l
adc0	sama5d3xmb_cmp.dtsi	/^			adc0: adc@f8018000 {$/;"	l
adc0	sama5d4.dtsi	/^			adc0: adc@fc034000 {$/;"	l
adc0	vfxxx.dtsi	/^			adc0: adc@4003b000 {$/;"	l	label:aips0
adc1	imx28-cfa10049.dts	/^					adc1: nau7802@2a {$/;"	l
adc1	imx6sx.dtsi	/^			adc1: adc@02280000 {$/;"	l
adc1	imx6ul.dtsi	/^			adc1: adc@02198000 {$/;"	l	label:aips2
adc1	imx6ull.dtsi	/^			adc1: adc@02198000 {$/;"	l	label:aips2
adc1	imx7s.dtsi	/^			adc1: adc@30610000 {$/;"	l	label:aips2
adc1	lpc18xx.dtsi	/^		adc1: adc@400e4000 {$/;"	l
adc1	stm32f429.dtsi	/^			adc1: adc@0 {$/;"	l	label:adc
adc1	stm32h743.dtsi	/^			adc1: adc@0 {$/;"	l	label:adc_12
adc1	stm32h743i-eval.dts	/^	adc1: adc@0 {$/;"	l
adc1	vfxxx.dtsi	/^			adc1: adc@400bb000 {$/;"	l	label:aips1
adc1_pins	lpc4350-hitex-eval.dts	/^	adc1_pins: adc1-pins {$/;"	l
adc2	imx28-cfa10049.dts	/^					adc2: nau7802@2a {$/;"	l
adc2	imx6sx.dtsi	/^			adc2: adc@02284000 {$/;"	l
adc2	imx7s.dtsi	/^			adc2: adc@30620000 {$/;"	l	label:aips2
adc2	stm32f429.dtsi	/^			adc2: adc@100 {$/;"	l	label:adc
adc2	stm32h743.dtsi	/^			adc2: adc@100 {$/;"	l	label:adc_12
adc3	stm32429i-eval.dts	/^	adc3: adc@200 {$/;"	l
adc3	stm32f429.dtsi	/^			adc3: adc@200 {$/;"	l	label:adc
adc3	stm32h743.dtsi	/^			adc3: adc@0 {$/;"	l	label:adc_3
adc3_in8_pin	stm32f4-pinctrl.dtsi	/^			adc3_in8_pin: adc@200 {$/;"	l	label:pinctrl
adc_12	stm32h743.dtsi	/^		adc_12: adc@40022000 {$/;"	l
adc_3	stm32h743.dtsi	/^		adc_3: adc@58026000 {$/;"	l
adc_clk	at91sam9260.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	at91sam9g45.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	at91sam9n12.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	at91sam9rl.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	at91sam9x5.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	sama5d2.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	sama5d3.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_clk	sama5d4.dtsi	/^					adc_clk: adc_clk {$/;"	l
adc_gfclk_mux	dra7xx-clocks.dtsi	/^	adc_gfclk_mux: adc_gfclk_mux@1dc {$/;"	l
adc_op_clk	at91sam9260.dtsi	/^		adc_op_clk: adc_op_clk{$/;"	l
adc_op_clk	at91sam9g45.dtsi	/^		adc_op_clk: adc_op_clk{$/;"	l
adc_op_clk	at91sam9rl.dtsi	/^		adc_op_clk: adc_op_clk{$/;"	l
adc_op_clk	at91sam9x5.dtsi	/^		adc_op_clk: adc_op_clk{$/;"	l
adc_op_clk	sama5d3.dtsi	/^		adc_op_clk: adc_op_clk{$/;"	l
adc_op_clk	sama5d4.dtsi	/^		adc_op_clk: adc_op_clk{$/;"	l
adc_ref	da850-lego-ev3.dts	/^	adc_ref: regulator2 {$/;"	l
adc_tsc_fck	am33xx-clocks.dtsi	/^	adc_tsc_fck: adc_tsc_fck {$/;"	l
adc_tsc_fck	am43xx-clocks.dtsi	/^	adc_tsc_fck: adc_tsc_fck {$/;"	l
adi1_default_mode	ste-href-ab8500.dtsi	/^						adi1_default_mode: adi1_default {$/;"	l
adi2_default_mode	ste-href-ab8505.dtsi	/^						adi2_default_mode: adi2_default {$/;"	l
adma	exynos5420.dtsi	/^			adma: adma@03880000 {$/;"	l
adp1653	omap3-n900.dts	/^	adp1653: led-controller@30 {$/;"	l
adpll_audio_ck	dm814x-clocks.dtsi	/^	adpll_audio_ck: adpll@230 {$/;"	l
adpll_ddr_ck	dm814x-clocks.dtsi	/^	adpll_ddr_ck: adpll@290 {$/;"	l
adpll_dsp_ck	dm814x-clocks.dtsi	/^	adpll_dsp_ck: adpll@80 {$/;"	l
adpll_dss_ck	dm814x-clocks.dtsi	/^	adpll_dss_ck: adpll@170 {$/;"	l
adpll_hdmi_ck	dm814x-clocks.dtsi	/^	adpll_hdmi_ck: adpll@200 {$/;"	l
adpll_hdvic_ck	dm814x-clocks.dtsi	/^	adpll_hdvic_ck: adpll@e0 {$/;"	l
adpll_isp_ck	dm814x-clocks.dtsi	/^	adpll_isp_ck: adpll@140 {$/;"	l
adpll_l3_ck	dm814x-clocks.dtsi	/^	adpll_l3_ck: adpll@110 {$/;"	l
adpll_mpu_ck	dm814x-clocks.dtsi	/^	adpll_mpu_ck: adpll@40 {$/;"	l
adpll_sgx_ck	dm814x-clocks.dtsi	/^	adpll_sgx_ck: adpll@b0 {$/;"	l
adpll_usb_ck	dm814x-clocks.dtsi	/^	adpll_usb_ck: adpll@260 {$/;"	l
adpll_video0_ck	dm814x-clocks.dtsi	/^	adpll_video0_ck: adpll@1a0 {$/;"	l
adpll_video1_ck	dm814x-clocks.dtsi	/^	adpll_video1_ck: adpll@1d0 {$/;"	l
ads7830	imx6q-bx50v3.dtsi	/^			ads7830: ads7830@48 {$/;"	l	label:pca9547.mux1_i2c1
ads7846_pins	am57xx-cl-som-am57x.dts	/^	ads7846_pins: pinmux_ads7846_pins {$/;"	l
ads7846_pins	omap3-cm-t3x.dtsi	/^	ads7846_pins: pinmux_ads7846_pins {$/;"	l
ads7846_pins	omap3-overo-common-lcd35.dtsi	/^	ads7846_pins: pinmux_ads7846_pins {$/;"	l
ads7846_pins	omap3-overo-common-lcd43.dtsi	/^	ads7846_pins: pinmux_ads7846_pins {$/;"	l
ads7846_pins	omap5-cm-t54.dts	/^	ads7846_pins: pinmux_ads7846_pins {$/;"	l
ads7846reg	am57xx-cl-som-am57x.dts	/^	ads7846reg: fixedregulator-ads7846-reg {$/;"	l
ads7846reg	omap3-cm-t3x.dtsi	/^	ads7846reg: ads7846-reg {$/;"	l
ads7846reg	omap3-overo-common-lcd35.dtsi	/^	ads7846reg: ads7846-reg {$/;"	l
ads7846reg	omap3-overo-common-lcd43.dtsi	/^	ads7846reg: ads7846-reg {$/;"	l
ads7846reg	omap5-cm-t54.dts	/^	ads7846reg: ads7846-reg {$/;"	l
adsp_region	qcom-msm8974.dtsi	/^		adsp_region: adsp@0dc00000 {$/;"	l
adsp_smp2p_in	qcom-msm8974.dtsi	/^		adsp_smp2p_in: slave-kernel {$/;"	l
adsp_smp2p_out	qcom-msm8974.dtsi	/^		adsp_smp2p_out: master-kernel {$/;"	l
adsp_smsm	qcom-msm8974.dtsi	/^		adsp_smsm: adsp@2 {$/;"	l
adt7476	kirkwood-blackarmor-nas220.dts	/^	adt7476: thermal@2e {$/;"	l
adt7476	kirkwood-nsa310.dts	/^			adt7476: adt7476a@2e {$/;"	l
adv7123_in	r8a7790-lager.dts	/^				adv7123_in: endpoint {$/;"	l
adv7123_in	r8a7792-blanche.dts	/^				adv7123_in: endpoint {$/;"	l
adv7123_in	r8a7794-alt.dts	/^				adv7123_in: endpoint {$/;"	l
adv7123_in	r8a7794-silk.dts	/^				adv7123_in: endpoint {$/;"	l
adv7123_out	r8a7790-lager.dts	/^				adv7123_out: endpoint {$/;"	l
adv7123_out	r8a7792-blanche.dts	/^				adv7123_out: endpoint {$/;"	l
adv7123_out	r8a7794-alt.dts	/^				adv7123_out: endpoint {$/;"	l
adv7123_out	r8a7794-silk.dts	/^				adv7123_out: endpoint {$/;"	l
adv7180	imx6dl-gw52xx.dts	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6dl-gw53xx.dts	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6dl-gw54xx.dts	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6q-gw52xx.dts	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6q-gw53xx.dts	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6q-gw54xx.dts	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6qdl-gw51xx.dtsi	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6qdl-gw553x.dtsi	/^	adv7180: camera@20 {$/;"	l
adv7180	imx6qdl-sabreauto.dtsi	/^			adv7180: adv7180@21 {$/;"	l
adv7180	r8a7790-lager.dts	/^			adv7180: endpoint {$/;"	l
adv7180	r8a7791-koelsch.dts	/^			adv7180: endpoint {$/;"	l
adv7180	r8a7791-porter.dts	/^			adv7180: endpoint {$/;"	l
adv7180	r8a7794-alt.dts	/^			adv7180: endpoint {$/;"	l
adv7180	r8a7794-silk.dts	/^			adv7180: endpoint {$/;"	l
adv7180_in	r8a7793-gose.dts	/^				adv7180_in: endpoint {$/;"	l
adv7180_out	r8a7793-gose.dts	/^				adv7180_out: endpoint {$/;"	l
adv7180_to_ipu1_csi0_mux	imx6qdl-gw51xx.dtsi	/^			adv7180_to_ipu1_csi0_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu1_csi0_mux	imx6qdl-gw553x.dtsi	/^			adv7180_to_ipu1_csi0_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu1_csi1_mux	imx6dl-gw52xx.dts	/^			adv7180_to_ipu1_csi1_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu1_csi1_mux	imx6dl-gw53xx.dts	/^			adv7180_to_ipu1_csi1_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu1_csi1_mux	imx6dl-gw54xx.dts	/^			adv7180_to_ipu1_csi1_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu2_csi1_mux	imx6q-gw52xx.dts	/^			adv7180_to_ipu2_csi1_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu2_csi1_mux	imx6q-gw53xx.dts	/^			adv7180_to_ipu2_csi1_mux: endpoint {$/;"	l	label:adv7180
adv7180_to_ipu2_csi1_mux	imx6q-gw54xx.dts	/^			adv7180_to_ipu2_csi1_mux: endpoint {$/;"	l	label:adv7180
adv7511	zynq-zc702.dts	/^			adv7511: hdmi-tx@39 {$/;"	l
adv7511	zynq-zc706.dts	/^			adv7511: hdmi-tx@39 {$/;"	l
adv7511_in	r8a7790-lager.dts	/^				adv7511_in: endpoint {$/;"	l
adv7511_in	r8a7791-koelsch.dts	/^				adv7511_in: endpoint {$/;"	l
adv7511_in	r8a7791-porter.dts	/^				adv7511_in: endpoint {$/;"	l
adv7511_in	r8a7792-blanche.dts	/^				adv7511_in: endpoint {$/;"	l
adv7511_in	r8a7793-gose.dts	/^				adv7511_in: endpoint {$/;"	l
adv7511_in	r8a7794-silk.dts	/^				adv7511_in: endpoint {$/;"	l
adv7511_out	r8a7790-lager.dts	/^				adv7511_out: endpoint {$/;"	l
adv7511_out	r8a7791-koelsch.dts	/^				adv7511_out: endpoint {$/;"	l
adv7511_out	r8a7791-porter.dts	/^				adv7511_out: endpoint {$/;"	l
adv7511_out	r8a7792-blanche.dts	/^				adv7511_out: endpoint {$/;"	l
adv7511_out	r8a7793-gose.dts	/^				adv7511_out: endpoint {$/;"	l
adv7511_out	r8a7794-silk.dts	/^				adv7511_out: endpoint {$/;"	l
adv7513_0_in	r8a7792-wheat.dts	/^				adv7513_0_in: endpoint {$/;"	l
adv7513_0_out	r8a7792-wheat.dts	/^				adv7513_0_out: endpoint {$/;"	l
adv7513_1_in	r8a7792-wheat.dts	/^				adv7513_1_in: endpoint {$/;"	l
adv7513_1_out	r8a7792-wheat.dts	/^				adv7513_1_out: endpoint {$/;"	l
adv7535	imx7ulp-evk.dts	/^	adv7535: adv7535@3d {$/;"	l
adv7535	imx7ulpea-ucom-kit_v2-1lv.dts	/^	adv7535: adv7535@3d {$/;"	l
adv7535	imx7ulpea-ucom-kit_v2.dts	/^	adv7535: adv7535@3d {$/;"	l
adv7535	imx7ulpea-ucom-ptp-1lv.dts	/^	adv7535: adv7535@3d {$/;"	l
adv7535	imx7ulpea-ucom-ptp.dts	/^	adv7535: adv7535@3d {$/;"	l
adv7612_in	r8a7790-lager.dts	/^				adv7612_in: endpoint {$/;"	l
adv7612_in	r8a7791-koelsch.dts	/^				adv7612_in: endpoint {$/;"	l
adv7612_in	r8a7793-gose.dts	/^				adv7612_in: endpoint {$/;"	l
adv7612_out	r8a7790-lager.dts	/^				adv7612_out: endpoint {$/;"	l
adv7612_out	r8a7791-koelsch.dts	/^				adv7612_out: endpoint {$/;"	l
adv7612_out	r8a7793-gose.dts	/^				adv7612_out: endpoint {$/;"	l
adxl345	socfpga_cyclone5_de0_sockit.dts	/^	adxl345: adxl345@0 {$/;"	l
aemif	da850.dtsi	/^	aemif: aemif@68000000 {$/;"	l
aemif	keystone.dtsi	/^		aemif: aemif@21000A00 {$/;"	l
aes	am33xx.dtsi	/^		aes: aes@53500000 {$/;"	l
aes	am4372.dtsi	/^		aes: aes@53501000 {$/;"	l
aes	omap2.dtsi	/^		aes: aes@480a6000 {$/;"	l
aes	omap3.dtsi	/^		aes: aes@480c5000 {$/;"	l
aes0_fck	am33xx-clocks.dtsi	/^	aes0_fck: aes0_fck {$/;"	l
aes0_fck	am43xx-clocks.dtsi	/^	aes0_fck: aes0_fck {$/;"	l
aes1	dra7.dtsi	/^		aes1: aes@4b500000 {$/;"	l
aes1	omap4.dtsi	/^		aes1: aes@4b501000 {$/;"	l
aes1_ick	omap34xx-omap36xx-clocks.dtsi	/^	aes1_ick: aes1_ick@a14 {$/;"	l
aes2	dra7.dtsi	/^		aes2: aes@4b700000 {$/;"	l
aes2	omap4.dtsi	/^		aes2: aes@4b701000 {$/;"	l
aes2_ick	omap3xxx-clocks.dtsi	/^	aes2_ick: aes2_ick@a10 {$/;"	l
aes_clk	at91sam9n12.dtsi	/^					aes_clk: aes_clk {$/;"	l
aes_clk	sama5d2.dtsi	/^					aes_clk: aes_clk {$/;"	l
aes_clk	sama5d3.dtsi	/^					aes_clk: aes_clk {$/;"	l
aes_clk	sama5d4.dtsi	/^					aes_clk: aes_clk {$/;"	l
aes_ick	omap24xx-clocks.dtsi	/^	aes_ick: aes_ick@21c {$/;"	l
aesb_clk	sama5d2.dtsi	/^					aesb_clk: aesb_clk {$/;"	l
aesb_clk	sama5d4.dtsi	/^					aesb_clk: aesb_clk {$/;"	l
aess_fclk	dra7xx-clocks.dtsi	/^	aess_fclk: aess_fclk@178 {$/;"	l
aess_fclk	omap44xx-clocks.dtsi	/^	aess_fclk: aess_fclk@528 {$/;"	l
aess_fclk	omap54xx-clocks.dtsi	/^	aess_fclk: aess_fclk@528 {$/;"	l
aestdessha_clk	at91sam9g45.dtsi	/^					aestdessha_clk: aestdessha_clk {$/;"	l
af_28	rk3288-firefly-reload.dts	/^	af_28: af_28-regulator {$/;"	l
afe	mt2701.dtsi	/^	afe: audio-controller@11220000 {$/;"	l
afe	mt7623.dtsi	/^	afe: audio-controller@11220000 {$/;"	l
ahb	sun4i-a10.dtsi	/^		ahb: ahb@01c20054 {$/;"	l
ahb	sun7i-a20.dtsi	/^		ahb: ahb@01c20054 {$/;"	l
ahb	tegra114.dtsi	/^	ahb: ahb@6000c000 {$/;"	l
ahb	tegra30.dtsi	/^	ahb: ahb@6000c000 {$/;"	l
ahb0	sun6i-a31.dtsi	/^			ahb0: ahb0_clk {$/;"	l
ahb0	sun8i-a23-a33.dtsi	/^			ahb0: ahb0_clk {$/;"	l
ahb_clk	nspire.dtsi	/^	ahb_clk: ahb_clk {$/;"	l
ahb_clk	ste-u300.dts	/^		ahb_clk: ahb_subsys_clk@52M {$/;"	l
ahb_gates	sun4i-a10.dtsi	/^		ahb_gates: clk@01c20060 {$/;"	l
ahb_gates	sun7i-a20.dtsi	/^		ahb_gates: clk@01c20060 {$/;"	l
ahb_sram	meson.dtsi	/^		ahb_sram: sram@d9000000 {$/;"	l
ahbbridge0	imx7ulp.dtsi	/^	ahbbridge0: ahb-bridge0@40000000 {$/;"	l
ahbbridge1	imx7ulp.dtsi	/^	ahbbridge1: ahb-bridge1@40800000 {$/;"	l
ahbs	sun9i-a80.dtsi	/^		ahbs: ahbs_clk {$/;"	l
ahci	berlin2.dtsi	/^		ahci: sata@e90000 {$/;"	l
ahci	berlin2q.dtsi	/^		ahci: sata@e90000 {$/;"	l
ahci	hisi-x5hd2.dtsi	/^		ahci: sata@1900000 {$/;"	l
ahci	sun4i-a10.dtsi	/^		ahci: sata@01c18000 {$/;"	l
ahci	sun7i-a20.dtsi	/^		ahci: sata@01c18000 {$/;"	l
ahci0	armada-38x.dtsi	/^			ahci0: sata@a8000 {$/;"	l
ahci0	spear1310.dtsi	/^		ahci0: ahci@b1000000 {$/;"	l
ahci0	spear1340.dtsi	/^		ahci0: ahci@b1000000 {$/;"	l
ahci1	armada-38x.dtsi	/^			ahci1: sata@e0000 {$/;"	l
ahci1	spear1310.dtsi	/^		ahci1: ahci@b1800000 {$/;"	l
ahci2	spear1310.dtsi	/^		ahci2: ahci@b4000000 {$/;"	l
ahci_pwr_pin_a20_hummingbird	sun7i-a20-hummingbird.dts	/^	ahci_pwr_pin_a20_hummingbird: ahci_pwr_pin@0 {$/;"	l
ahci_pwr_pin_cubietruck	sun7i-a20-cubietruck.dts	/^	ahci_pwr_pin_cubietruck: ahci_pwr_pin@1 {$/;"	l
ahci_pwr_pin_olimex_som_evb	sun7i-a20-olimex-som-evb.dts	/^	ahci_pwr_pin_olimex_som_evb: ahci_pwr_pin@1 {$/;"	l
ahci_pwr_pin_olinuxinolime	sun4i-a10-olinuxino-lime.dts	/^	ahci_pwr_pin_olinuxinolime: ahci_pwr_pin@1 {$/;"	l
ahci_pwr_pin_olinuxinolime	sun7i-a20-olinuxino-lime.dts	/^	ahci_pwr_pin_olinuxinolime: ahci_pwr_pin@1 {$/;"	l
ahci_pwr_pin_olinuxinolime	sun7i-a20-olinuxino-lime2.dts	/^	ahci_pwr_pin_olinuxinolime: ahci_pwr_pin@1 {$/;"	l
ahci_pwr_pin_pcduino3_nano	sun7i-a20-pcduino3-nano.dts	/^	ahci_pwr_pin_pcduino3_nano: ahci_pwr_pin@0 {$/;"	l
aic	at91rm9200.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9260.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9261.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9263.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9g45.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9n12.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9rl.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	at91sam9x5.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	berlin2.dtsi	/^			aic: interrupt-controller@3000 {$/;"	l
aic	berlin2cd.dtsi	/^			aic: interrupt-controller@3000 {$/;"	l
aic	berlin2q.dtsi	/^			aic: interrupt-controller@3800 {$/;"	l
aic	sama5d2.dtsi	/^			aic: interrupt-controller@fc020000 {$/;"	l
aic	sama5d3.dtsi	/^			aic: interrupt-controller@fffff000 {$/;"	l
aic	sama5d4.dtsi	/^			aic: interrupt-controller@fc06e000 {$/;"	l
aic_dvdd	am57xx-beagle-x15-common.dtsi	/^	aic_dvdd: fixedregulator-aic_dvdd {$/;"	l
aic_dvdd	dra7-evm.dts	/^	aic_dvdd: fixedregulator-aic_dvdd {$/;"	l
aic_dvdd	dra72-evm-common.dtsi	/^	aic_dvdd: fixedregulator-aic_dvdd {$/;"	l
aic_dvdd	dra76-evm.dts	/^	aic_dvdd: fixedregulator-aic_dvdd {$/;"	l
aidet	uniphier-ld4.dtsi	/^		aidet: aidet@61830000 {$/;"	l
aidet	uniphier-pro4.dtsi	/^		aidet: aidet@5fc20000 {$/;"	l
aidet	uniphier-pro5.dtsi	/^		aidet: aidet@5fc20000 {$/;"	l
aidet	uniphier-pxs2.dtsi	/^		aidet: aidet@5fc20000 {$/;"	l
aidet	uniphier-sld8.dtsi	/^		aidet: aidet@61830000 {$/;"	l
aips0	imx7ulp-evk-wm8960.dts	/^	aips0: aips-bus@41000000 {$/;"	l
aips0	vfxxx.dtsi	/^		aips0: aips-bus@40000000 {$/;"	l
aips1	imx25.dtsi	/^			aips1: bridge@43f00000 {$/;"	l
aips1	imx35.dtsi	/^		aips1: aips@43f00000 {$/;"	l
aips1	imx6dl.dtsi	/^		aips1: aips-bus@02000000 {$/;"	l
aips1	imx6sl.dtsi	/^		aips1: aips-bus@02000000 {$/;"	l
aips1	imx6sll.dtsi	/^		aips1: aips-bus@02000000 {$/;"	l
aips1	imx6sx.dtsi	/^		aips1: aips-bus@02000000 {$/;"	l
aips1	imx6ul.dtsi	/^		aips1: aips-bus@02000000 {$/;"	l
aips1	imx6ull.dtsi	/^		aips1: aips-bus@02000000 {$/;"	l
aips1	imx7s.dtsi	/^		aips1: aips-bus@30000000 {$/;"	l
aips1	imx7ulp-evk-wm8960.dts	/^	aips1: aips-bus@41080000 {$/;"	l
aips1	vfxxx.dtsi	/^		aips1: aips-bus@40080000 {$/;"	l
aips2	imx25.dtsi	/^			aips2: bridge@53f00000 {$/;"	l
aips2	imx35.dtsi	/^		aips2: aips@53f00000 {$/;"	l
aips2	imx6dl.dtsi	/^		aips2: aips-bus@02100000 {$/;"	l
aips2	imx6sl.dtsi	/^		aips2: aips-bus@02100000 {$/;"	l
aips2	imx6sll.dtsi	/^		aips2: aips-bus@02100000 {$/;"	l
aips2	imx6sx.dtsi	/^		aips2: aips-bus@02100000 {$/;"	l
aips2	imx6ul.dtsi	/^		aips2: aips-bus@02100000 {$/;"	l
aips2	imx6ull.dtsi	/^		aips2: aips-bus@02100000 {$/;"	l
aips2	imx7s.dtsi	/^		aips2: aips-bus@30400000 {$/;"	l
aips3	imx6sx.dtsi	/^		aips3: aips-bus@02200000 {$/;"	l
aips3	imx6ull.dtsi	/^		aips3: aips-bus@02200000 {$/;"	l
aips3	imx7s.dtsi	/^		aips3: aips-bus@30800000 {$/;"	l
aipstz1	imx53.dtsi	/^			aipstz1: bridge@53f00000 {$/;"	l
aipstz2	imx53.dtsi	/^			aipstz2: bridge@63f00000 {$/;"	l
aitc	imx1.dtsi	/^	aitc: aitc-interrupt-controller@00223000 {$/;"	l
aitc	imx27.dtsi	/^	aitc: aitc-interrupt-controller@e0000000 {$/;"	l
ak4642	r8a7791-porter.dts	/^	ak4642: codec@12 {$/;"	l
ak4643	r8a7778-bockw.dts	/^	ak4643: codec@12 {$/;"	l
ak4643	r8a7790-lager.dts	/^	ak4643: codec@12 {$/;"	l
ak4643	r8a7791-koelsch.dts	/^	ak4643: codec@12 {$/;"	l
ak4643	r8a7793-gose.dts	/^	ak4643: codec@12 {$/;"	l
ak4643	r8a7794-silk.dts	/^	ak4643: codec@12 {$/;"	l
ak4648	sh73a0-kzm9g.dts	/^	ak4648: codec@12 {$/;"	l
ak8963	rk3066a-rayeager.dts	/^	ak8963: ak8963@0d {$/;"	l
ak8963	rk3288-popmetal.dts	/^	ak8963: ak8963@0d {$/;"	l
ak8975	omap4-droid4-xt894.dts	/^	ak8975: magnetometer@c {$/;"	l
alc5621	kirkwood-t5325.dts	/^			alc5621: alc5621@1a {$/;"	l
alc5632	tegra20-paz00.dts	/^		alc5632: alc5632@1e {$/;"	l	label:lvds_ddc
alp	bcm53573.dtsi	/^		alp: oscillator {$/;"	l
als	am335x-sl50.dts	/^	als: isl29023@44 {$/;"	l
als_proximity_pins	omap4-droid4-xt894.dts	/^	als_proximity_pins: pinmux_als_proximity_pins {$/;"	l
alt0	bcm2835-rpi.dtsi	/^	alt0: alt0 {$/;"	l
alt_ck	omap24xx-clocks.dtsi	/^	alt_ck: alt_ck {$/;"	l
always	Makefile	/^always		:= $(dtb-y)$/;"	m
am335x_adc	am33xx.dtsi	/^			am335x_adc: adc {$/;"	l	label:tscadc
am33xx_pinmux	am33xx.dtsi	/^				am33xx_pinmux: pinmux@800 {$/;"	l	label:l4_wkup.scm
am35x_otg_hs	am3517.dtsi	/^		am35x_otg_hs: am35x_otg_hs@5c040000 {$/;"	l
am43xx_pinmux	am4372.dtsi	/^				am43xx_pinmux: pinmux@800 {$/;"	l	label:l4_wkup.scm
amac0	bcm-nsp.dtsi	/^		amac0: ethernet@22000 {$/;"	l
amac1	bcm-nsp.dtsi	/^		amac1: ethernet@23000 {$/;"	l
amac2	bcm-nsp.dtsi	/^		amac2: ethernet@24000 {$/;"	l
amba	zynq-7000.dtsi	/^	amba: amba {$/;"	l
amp	da850-lego-ev3.dts	/^	amp: regulator3 {$/;"	l
amp_pins	da850-lego-ev3.dts	/^	amp_pins: pinmux_amp_pins {$/;"	l
ana	at91-tse850-3.dts	/^	ana: reg-ana {$/;"	l
anatop	imx6qdl.dtsi	/^			anatop: anatop@020c8000 {$/;"	l
anatop	imx6sl.dtsi	/^			anatop: anatop@020c8000 {$/;"	l	label:aips1
anatop	imx6sll.dtsi	/^			anatop: anatop@020c8000 {$/;"	l	label:aips1
anatop	imx6sx.dtsi	/^			anatop: anatop@020c8000 {$/;"	l
anatop	imx6ul.dtsi	/^			anatop: anatop@020c8000 {$/;"	l
anatop	imx6ull.dtsi	/^			anatop: anatop@020c8000 {$/;"	l
anatop	imx7s.dtsi	/^			anatop: anatop@30360000 {$/;"	l	label:aips1
anatop	vfxxx.dtsi	/^			anatop: anatop@40050000 {$/;"	l	label:aips0
anatop_reg_3p0	imx6qdl.dtsi	/^				anatop_reg_3p0: regulator-3p0@120 {$/;"	l
aobus	meson.dtsi	/^		aobus: aobus@c8100000 {$/;"	l
aon_ccu	bcm11351.dtsi	/^		aon_ccu: aon_ccu {$/;"	l
aon_ccu	bcm21664.dtsi	/^		aon_ccu: aon_ccu {$/;"	l
aon_ccu	bcm23550.dtsi	/^		aon_ccu: aon_ccu {$/;"	l
aon_pm_l2_intc	bcm7445.dtsi	/^                aon_pm_l2_intc: interrupt-controller@410640 {$/;"	l
ap32khz_reg	exynos4210-universal_c210.dts	/^			ap32khz_reg: EN32KHz-AP {$/;"	l
ap_lid_int_l	rk3288-veyron-chromebook.dtsi	/^		ap_lid_int_l: ap-lid-int-l {$/;"	l
ap_warm_reset_h	rk3288-veyron.dtsi	/^		ap_warm_reset_h: ap-warm-reset-h {$/;"	l
apb0	sun4i-a10.dtsi	/^		apb0: apb0@01c20054 {$/;"	l
apb0	sun6i-a31.dtsi	/^			apb0: apb0_clk {$/;"	l
apb0	sun7i-a20.dtsi	/^		apb0: apb0@01c20054 {$/;"	l
apb0	sun8i-a23-a33.dtsi	/^			apb0: apb0_clk {$/;"	l
apb0_gates	sun4i-a10.dtsi	/^		apb0_gates: clk@01c20068 {$/;"	l
apb0_gates	sun6i-a31.dtsi	/^			apb0_gates: apb0_gates_clk {$/;"	l
apb0_gates	sun7i-a20.dtsi	/^		apb0_gates: clk@01c20068 {$/;"	l
apb0_gates	sun8i-a23-a33.dtsi	/^			apb0_gates: apb0_gates_clk {$/;"	l
apb0_rst	sun6i-a31.dtsi	/^			apb0_rst: apb0_rst {$/;"	l
apb0_rst	sun8i-a23-a33.dtsi	/^			apb0_rst: apb0_rst {$/;"	l
apb1	sun4i-a10.dtsi	/^		apb1: clk@01c20058 {$/;"	l
apb1	sun7i-a20.dtsi	/^		apb1: clk@01c20058 {$/;"	l
apb1_gates	sun4i-a10.dtsi	/^		apb1_gates: clk@01c2006c {$/;"	l
apb1_gates	sun7i-a20.dtsi	/^		apb1_gates: clk@01c2006c {$/;"	l
apb_clk	bcm-cygnus-clock.dtsi	/^	apb_clk: apb_clk {$/;"	l
apb_clk	bcm63138.dtsi	/^		apb_clk: apb_clk {$/;"	l
apb_pclk	nspire.dtsi	/^	apb_pclk: apb_pclk {$/;"	l
apbdma	tegra114.dtsi	/^	apbdma: dma@6000a000 {$/;"	l
apbdma	tegra124.dtsi	/^	apbdma: dma@60020000 {$/;"	l
apbdma	tegra20.dtsi	/^	apbdma: dma@6000a000 {$/;"	l
apbdma	tegra30.dtsi	/^	apbdma: dma@6000a000 {$/;"	l
apbs	sun9i-a80.dtsi	/^		apbs: clk@0800141c {$/;"	l
apbs_gates	sun9i-a80.dtsi	/^		apbs_gates: clk@08001428 {$/;"	l
apbs_rst	sun9i-a80.dtsi	/^		apbs_rst: reset@080014b0 {$/;"	l
apcs	qcom-apq8084.dtsi	/^		apcs: syscon@f9011000 {$/;"	l	label:soc
apcs	qcom-msm8974.dtsi	/^		apcs: syscon@f9011000 {$/;"	l	label:soc
ape6evm_fixed_1v8	r8a73a4-ape6evm.dts	/^	ape6evm_fixed_1v8: regulator-1v8 {$/;"	l
ape6evm_fixed_3v3	r8a73a4-ape6evm.dts	/^	ape6evm_fixed_3v3: regulator-3v3 {$/;"	l
apll54_ck	omap24xx-clocks.dtsi	/^	apll54_ck: apll54_ck@500 {$/;"	l
apll96_ck	omap24xx-clocks.dtsi	/^	apll96_ck: apll96_ck@500 {$/;"	l
apll96_d2_ck	omap24xx-clocks.dtsi	/^	apll96_d2_ck: apll96_d2_ck {$/;"	l
apll_pcie_ck	dra7xx-clocks.dtsi	/^	apll_pcie_ck: apll_pcie_ck@21c {$/;"	l
apll_pcie_clkvcoldo	dra7xx-clocks.dtsi	/^	apll_pcie_clkvcoldo: apll_pcie_clkvcoldo {$/;"	l
apll_pcie_clkvcoldo_div	dra7xx-clocks.dtsi	/^	apll_pcie_clkvcoldo_div: apll_pcie_clkvcoldo_div {$/;"	l
apll_pcie_in_clk_mux	dra7xx-clocks.dtsi	/^	apll_pcie_in_clk_mux: apll_pcie_in_clk_mux@4ae06118 {$/;"	l
apll_pcie_m2_ck	dra7xx-clocks.dtsi	/^	apll_pcie_m2_ck: apll_pcie_m2_ck {$/;"	l
aplls_clkin_ck	omap24xx-clocks.dtsi	/^	aplls_clkin_ck: aplls_clkin_ck@540 {$/;"	l
aplls_clkin_x2_ck	omap24xx-clocks.dtsi	/^	aplls_clkin_x2_ck: aplls_clkin_x2_ck {$/;"	l
apmixedsys	mt2701.dtsi	/^	apmixedsys: syscon@10209000 {$/;"	l
apmixedsys	mt7623.dtsi	/^	apmixedsys: syscon@10209000 {$/;"	l
apmixedsys	mt8135.dtsi	/^		apmixedsys: apmixedsys@10209000 {$/;"	l
app104	ste-u300.dts	/^		app104: app_104_clk@104M {$/;"	l
app208	ste-u300.dts	/^		app208: app_208_clk@208M {$/;"	l
app26	ste-u300.dts	/^		app26: app_26_clk@26M {$/;"	l
app52	ste-u300.dts	/^		app52: app_52_clk@52M {$/;"	l
apps_smsm	qcom-apq8064.dtsi	/^		apps_smsm: apps@0 {$/;"	l
apps_smsm	qcom-msm8974.dtsi	/^		apps_smsm: apps@0 {$/;"	l
apptimer_clk	ste-u300.dts	/^		apptimer_clk: app_tmr_clk@13M {$/;"	l	label:syscon
ar100	sun6i-a31.dtsi	/^			ar100: ar100_clk {$/;"	l
ar100	sun8i-a23-a33.dtsi	/^			ar100: ar100_clk {$/;"	l
arb_our_claim	exynos5250-snow-common.dtsi	/^	arb_our_claim: arb-our-claim {$/;"	l
arb_their_claim	exynos5250-snow-common.dtsi	/^	arb_their_claim: arb-their-claim {$/;"	l
arm_clk	picoxcell-pc3x3.dtsi	/^		arm_clk: clock@11 {$/;"	l
arm_fck	omap3xxx-clocks.dtsi	/^	arm_fck: arm_fck@924 {$/;"	l
arm_periph_clk	stih407-clock.dtsi	/^		arm_periph_clk: clk-m-a9-periphs {$/;"	l
arm_periph_clk	stih410-clock.dtsi	/^		arm_periph_clk: clk-m-a9-periphs {$/;"	l
arm_periph_clk	stih418-clock.dtsi	/^		arm_periph_clk: clk-m-a9-periphs {$/;"	l
arm_timer_clk	uniphier-ld4.dtsi	/^		arm_timer_clk: arm_timer_clk {$/;"	l
arm_timer_clk	uniphier-pro4.dtsi	/^		arm_timer_clk: arm_timer_clk {$/;"	l
arm_timer_clk	uniphier-pro5.dtsi	/^		arm_timer_clk: arm_timer_clk {$/;"	l
arm_timer_clk	uniphier-pxs2.dtsi	/^		arm_timer_clk: arm_timer_clk {$/;"	l
arm_timer_clk	uniphier-sld8.dtsi	/^		arm_timer_clk: arm_timer_clk {$/;"	l
armclk	ox810se.dtsi	/^		armclk: armclk {$/;"	l
armclk	ox820.dtsi	/^		armclk: armclk {$/;"	l
armjtag	imx28.dtsi	/^			armjtag: armjtag@8003c800 {$/;"	l
armpll	bcm-cygnus-clock.dtsi	/^	armpll: armpll {$/;"	l
armpll	bcm63138.dtsi	/^		armpll: armpll {$/;"	l
armpllclk	keystone-k2hk-clocks.dtsi	/^	armpllclk: armpllclk@2620370 {$/;"	l
armpllclk	keystone-k2l-clocks.dtsi	/^	armpllclk: armpllclk@2620370 {$/;"	l
as3722_default	tegra124-apalis.dtsi	/^			as3722_default: pinmux {$/;"	l	label:pmic
as3722_default	tegra124-jetson-tk1.dts	/^			as3722_default: pinmux {$/;"	l	label:pmic
as3722_default	tegra124-nyan.dtsi	/^			as3722_default: pinmux {$/;"	l	label:pmic
as3722_default	tegra124-venice2.dts	/^			as3722_default: pinmux {$/;"	l	label:pmic
asic	imx25.dtsi	/^	asic: asic-interrupt-controller@68000000 {$/;"	l
asiu_clks	bcm-cygnus-clock.dtsi	/^	asiu_clks: asiu_clks {$/;"	l
asrc	imx6qdl.dtsi	/^				asrc: asrc@02034000 {$/;"	l
asrc	imx6sx.dtsi	/^				asrc: asrc@02034000 {$/;"	l	label:aips1
asrc	imx6ul.dtsi	/^				asrc: asrc@02034000 {$/;"	l	label:aips1
asrc	imx6ull.dtsi	/^				asrc: asrc@02034000 {$/;"	l	label:aips1
atclk_fck	omap3xxx-clocks.dtsi	/^	atclk_fck: atclk_fck@1140 {$/;"	l
atl	dra7.dtsi	/^		atl: atl@4843c000 {$/;"	l
atl_clkin0_ck	dra7xx-clocks.dtsi	/^	atl_clkin0_ck: atl_clkin0_ck {$/;"	l
atl_clkin1_ck	dra7xx-clocks.dtsi	/^	atl_clkin1_ck: atl_clkin1_ck {$/;"	l
atl_clkin2_ck	dra7xx-clocks.dtsi	/^	atl_clkin2_ck: atl_clkin2_ck {$/;"	l
atl_clkin3_ck	dra7xx-clocks.dtsi	/^	atl_clkin3_ck: atl_clkin3_ck {$/;"	l
atl_dpll_clk_mux	dra7xx-clocks.dtsi	/^	atl_dpll_clk_mux: atl_dpll_clk_mux@c00 {$/;"	l
atl_gfclk_mux	dra7xx-clocks.dtsi	/^	atl_gfclk_mux: atl_gfclk_mux@c00 {$/;"	l
atlas7_codec	atlas7.dtsi	/^		atlas7_codec: atlas7_codec@10E30000 {$/;"	l
atlas7_iacc	atlas7.dtsi	/^		atlas7_iacc: atlas7_iacc@10D01000 {$/;"	l
auart0	imx23-evk.dts	/^			auart0: serial@8006c000 {$/;"	l
auart0	imx23-olinuxino.dts	/^			auart0: serial@8006c000 {$/;"	l
auart0	imx23-stmp378x_devb.dts	/^			auart0: serial@8006c000 {$/;"	l
auart0	imx23.dtsi	/^			auart0: serial@8006c000 {$/;"	l
auart0	imx28-apf28dev.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-apx4devkit.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-duckbill-2-485.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-duckbill-2-enocean.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-duckbill-2.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-duckbill.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-evk.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-m28cu3.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-m28evk.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28-sps1.dts	/^			auart0: serial@8006a000 {$/;"	l
auart0	imx28.dtsi	/^			auart0: serial@8006a000 {$/;"	l
auart0_2pins_a	imx23.dtsi	/^				auart0_2pins_a: auart0-2pins@0 {$/;"	l
auart0_2pins_a	imx28.dtsi	/^				auart0_2pins_a: auart0-2pins@0 {$/;"	l	label:pinctrl
auart0_pins_a	imx23.dtsi	/^				auart0_pins_a: auart0@0 {$/;"	l
auart0_pins_a	imx28.dtsi	/^				auart0_pins_a: auart0@0 {$/;"	l	label:pinctrl
auart1	imx23-xfi3.dts	/^			auart1: serial@8006e000 {$/;"	l
auart1	imx23.dtsi	/^			auart1: serial@8006e000 {$/;"	l
auart1	imx28-apx4devkit.dts	/^			auart1: serial@8006c000 {$/;"	l
auart1	imx28-m28evk.dts	/^			auart1: serial@8006c000 {$/;"	l
auart1	imx28.dtsi	/^			auart1: serial@8006c000 {$/;"	l
auart1_2pins_a	imx23.dtsi	/^				auart1_2pins_a: auart1-2pins@0 {$/;"	l
auart1_2pins_a	imx28.dtsi	/^				auart1_2pins_a: auart1-2pins@0 {$/;"	l	label:pinctrl
auart1_pins_a	imx28.dtsi	/^				auart1_pins_a: auart1@0 {$/;"	l	label:pinctrl
auart2	imx28-apx4devkit.dts	/^			auart2: serial@8006e000 {$/;"	l
auart2	imx28-m28evk.dts	/^			auart2: serial@8006e000 {$/;"	l
auart2	imx28.dtsi	/^			auart2: serial@8006e000 {$/;"	l
auart2_2pins_a	imx28.dtsi	/^				auart2_2pins_a: auart2-2pins@0 {$/;"	l	label:pinctrl
auart2_2pins_b	imx28.dtsi	/^				auart2_2pins_b: auart2-2pins@1 {$/;"	l	label:pinctrl
auart2_pins_a	imx28.dtsi	/^				auart2_pins_a: auart2-pins@0 {$/;"	l	label:pinctrl
auart3	imx28-evk.dts	/^			auart3: serial@80070000 {$/;"	l
auart3	imx28-m28cu3.dts	/^			auart3: serial@80070000 {$/;"	l
auart3	imx28.dtsi	/^			auart3: serial@80070000 {$/;"	l
auart3_2pins_a	imx28.dtsi	/^				auart3_2pins_a: auart3-2pins@0 {$/;"	l	label:pinctrl
auart3_2pins_b	imx28.dtsi	/^				auart3_2pins_b: auart3-2pins@1 {$/;"	l	label:pinctrl
auart3_pins_a	imx28.dtsi	/^				auart3_pins_a: auart3@0 {$/;"	l	label:pinctrl
auart4	imx28.dtsi	/^			auart4: serial@80072000 {$/;"	l
auart4_2pins_a	imx28.dtsi	/^				auart4_2pins_a: auart4@0 {$/;"	l	label:pinctrl
auart4_2pins_b	imx28.dtsi	/^				auart4_2pins_b: auart4@1 {$/;"	l	label:pinctrl
aud_clkin0_ck	dm814x-clocks.dtsi	/^	aud_clkin0_ck: aud_clkin0_ck {$/;"	l
aud_clkin1_ck	dm814x-clocks.dtsi	/^	aud_clkin1_ck: aud_clkin1_ck {$/;"	l
aud_clkin2_ck	dm814x-clocks.dtsi	/^	aud_clkin2_ck: aud_clkin2_ck {$/;"	l
aud_pins_default	mt2701-evb.dts	/^	aud_pins_default: audiodefault {$/;"	l
audi2s0	exynos5410.dtsi	/^		audi2s0: i2s@03830000 {$/;"	l
audi2s0_bus	exynos5410-pinctrl.dtsi	/^	audi2s0_bus: audi2s0-bus {$/;"	l
audio	kirkwood-t5325.dts	/^		audio: audio-controller@a0000 {$/;"	l
audio0	dove.dtsi	/^			audio0: audio-controller@b0000 {$/;"	l
audio0	kirkwood.dtsi	/^		audio0: audio-controller@a0000 {$/;"	l
audio1	dove.dtsi	/^			audio1: audio-controller@b4000 {$/;"	l
audio_ac97_pmx	atlas7.dtsi	/^			audio_ac97_pmx: audio_ac97@0 {$/;"	l	label:pinctrl
audio_amp	omap3-sb-t35.dtsi	/^	audio_amp: audio_amp {$/;"	l
audio_clk_a	r8a7778.dtsi	/^		audio_clk_a: audio_clk_a {$/;"	l
audio_clk_a	r8a7790.dtsi	/^		audio_clk_a: audio_clk_a {$/;"	l
audio_clk_a	r8a7791.dtsi	/^		audio_clk_a: audio_clk_a {$/;"	l
audio_clk_a	r8a7793.dtsi	/^		audio_clk_a: audio_clk_a {$/;"	l
audio_clk_b	r8a7778.dtsi	/^		audio_clk_b: audio_clk_b {$/;"	l
audio_clk_b	r8a7790.dtsi	/^		audio_clk_b: audio_clk_b {$/;"	l
audio_clk_b	r8a7791.dtsi	/^		audio_clk_b: audio_clk_b {$/;"	l
audio_clk_b	r8a7793.dtsi	/^		audio_clk_b: audio_clk_b {$/;"	l
audio_clk_c	r8a7778.dtsi	/^		audio_clk_c: audio_clk_c {$/;"	l
audio_clk_c	r8a7790.dtsi	/^		audio_clk_c: audio_clk_c {$/;"	l
audio_clk_c	r8a7791.dtsi	/^		audio_clk_c: audio_clk_c {$/;"	l
audio_clk_c	r8a7793.dtsi	/^		audio_clk_c: audio_clk_c {$/;"	l
audio_clk_pins	r8a7791-porter.dts	/^	audio_clk_pins: audio_clk {$/;"	l
audio_clk_pins	r8a7794-silk.dts	/^	audio_clk_pins: audio_clk {$/;"	l
audio_clka	r8a7794.dtsi	/^		audio_clka: audio_clka {$/;"	l
audio_clkb	r8a7794.dtsi	/^		audio_clkb: audio_clkb {$/;"	l
audio_clkc	r8a7794.dtsi	/^		audio_clkc: audio_clkc {$/;"	l
audio_clock	r8a7790-lager.dts	/^	audio_clock: audio_clock {$/;"	l
audio_clock	r8a7791-koelsch.dts	/^	audio_clock: audio_clock {$/;"	l
audio_clock	r8a7793-gose.dts	/^	audio_clock: audio_clock {$/;"	l
audio_codec	am335x-pepper.dts	/^	audio_codec: tlv320aic3106@1b {$/;"	l
audio_codec	am335x-sl50.dts	/^	audio_codec: tlv320aic3106@1b {$/;"	l
audio_codec	armada-370-db.dts	/^				audio_codec: audio-codec@4a {$/;"	l
audio_controller	armada-370.dtsi	/^			audio_controller: audio-controller@30000 {$/;"	l
audio_ext	vf610-twr.dts	/^	audio_ext: mclk_osc {$/;"	l
audio_fapll	dm816x-clocks.dtsi	/^	audio_fapll: audio_fapll {$/;"	l
audio_func_dbg_pmx	atlas7.dtsi	/^			audio_func_dbg_pmx: audio_func_dbg@0 {$/;"	l	label:pinctrl
audio_i2s_2ch_pmx	atlas7.dtsi	/^			audio_i2s_2ch_pmx: audio_i2s_2ch@0 {$/;"	l	label:pinctrl
audio_i2s_extclk_pmx	atlas7.dtsi	/^			audio_i2s_extclk_pmx: audio_i2s_extclk@0 {$/;"	l	label:pinctrl
audio_i2s_pmx	atlas7.dtsi	/^			audio_i2s_pmx: audio_i2s@0 {$/;"	l	label:pinctrl
audio_out_cfg_func	hi3620-hi4511.dts	/^			audio_out_cfg_func: audio_out_cfg_func {$/;"	l	label:pmx1
audio_out_pmx_func	hi3620-hi4511.dts	/^			audio_out_pmx_func: audio_out_pmx_func {$/;"	l	label:pmx0
audio_pins	am335x-pepper.dts	/^	audio_pins: pinmux_audio {$/;"	l
audio_pins	am335x-sl50.dts	/^	audio_pins: pinmux_audio_pins {$/;"	l
audio_pll_a_ck	dm816x-clocks.dtsi	/^	audio_pll_a_ck: audio_pll_a_ck@35c {$/;"	l
audio_pll_frac	sama5d2.dtsi	/^				audio_pll_frac: audiopll_fracck {$/;"	l	label:pmc
audio_pll_pad	sama5d2.dtsi	/^				audio_pll_pad: audiopll_padck {$/;"	l	label:pmc
audio_pll_pmc	sama5d2.dtsi	/^				audio_pll_pmc: audiopll_pmcck {$/;"	l	label:pmc
audio_uart0_pmx	atlas7.dtsi	/^			audio_uart0_pmx: audio_uart0@0 {$/;"	l	label:pinctrl
audio_uart1_pmx	atlas7.dtsi	/^			audio_uart1_pmx: audio_uart1@0 {$/;"	l	label:pinctrl
audio_uart2_pmx0	atlas7.dtsi	/^			audio_uart2_pmx0: audio_uart2@0 {$/;"	l	label:pinctrl
audio_uart2_pmx1	atlas7.dtsi	/^			audio_uart2_pmx1: audio_uart2@1 {$/;"	l	label:pinctrl
audiopll	bcm-cygnus-clock.dtsi	/^	audiopll: audiopll {$/;"	l
audldo_reg	bcm59056.dtsi	/^		audldo_reg: audldo {$/;"	l
audma0	r8a7790.dtsi	/^	audma0: dma-controller@ec700000 {$/;"	l
audma0	r8a7791.dtsi	/^	audma0: dma-controller@ec700000 {$/;"	l
audma0	r8a7793.dtsi	/^	audma0: dma-controller@ec700000 {$/;"	l
audma0	r8a7794.dtsi	/^	audma0: dma-controller@ec700000 {$/;"	l
audma1	r8a7790.dtsi	/^	audma1: dma-controller@ec720000 {$/;"	l
audma1	r8a7791.dtsi	/^	audma1: dma-controller@ec720000 {$/;"	l
audma1	r8a7793.dtsi	/^	audma1: dma-controller@ec720000 {$/;"	l
audmclk	mps2.dtsi	/^	audmclk: clk-audm {$/;"	l
audmux	imx25.dtsi	/^			audmux: audmux@43fb0000 {$/;"	l
audmux	imx27.dtsi	/^			audmux: audmux@10016000 {$/;"	l
audmux	imx35.dtsi	/^			audmux: audmux@53fc4000 {$/;"	l	label:aips2
audmux	imx50.dtsi	/^			audmux: audmux@63fd0000 {$/;"	l
audmux	imx51.dtsi	/^			audmux: audmux@83fd0000 {$/;"	l
audmux	imx53.dtsi	/^			audmux: audmux@63fd0000 {$/;"	l
audmux	imx6qdl.dtsi	/^			audmux: audmux@021d8000 {$/;"	l
audmux	imx6sl.dtsi	/^			audmux: audmux@021d8000 {$/;"	l	label:aips2
audmux	imx6sll.dtsi	/^			audmux: audmux@021d8000 {$/;"	l
audmux	imx6sx.dtsi	/^			audmux: audmux@021d8000 {$/;"	l
audsclk	mps2.dtsi	/^	audsclk: clk-auds {$/;"	l
aux	bcm283x.dtsi	/^		aux: aux@0x7e215000 {$/;"	l
auxadc	mt2701.dtsi	/^	auxadc: adc@11001000 {$/;"	l
auxadc	mt7623.dtsi	/^	auxadc: adc@11001000 {$/;"	l
auxclk0_ck	omap44xx-clocks.dtsi	/^	auxclk0_ck: auxclk0_ck@310 {$/;"	l
auxclk0_ck	omap54xx-clocks.dtsi	/^	auxclk0_ck: auxclk0_ck@310 {$/;"	l
auxclk0_src_ck	omap44xx-clocks.dtsi	/^	auxclk0_src_ck: auxclk0_src_ck {$/;"	l
auxclk0_src_ck	omap54xx-clocks.dtsi	/^	auxclk0_src_ck: auxclk0_src_ck {$/;"	l
auxclk0_src_gate_ck	omap44xx-clocks.dtsi	/^	auxclk0_src_gate_ck: auxclk0_src_gate_ck@310 {$/;"	l
auxclk0_src_gate_ck	omap54xx-clocks.dtsi	/^	auxclk0_src_gate_ck: auxclk0_src_gate_ck@310 {$/;"	l
auxclk0_src_mux_ck	omap44xx-clocks.dtsi	/^	auxclk0_src_mux_ck: auxclk0_src_mux_ck@310 {$/;"	l
auxclk0_src_mux_ck	omap54xx-clocks.dtsi	/^	auxclk0_src_mux_ck: auxclk0_src_mux_ck@310 {$/;"	l
auxclk1_ck	omap44xx-clocks.dtsi	/^	auxclk1_ck: auxclk1_ck@314 {$/;"	l
auxclk1_ck	omap54xx-clocks.dtsi	/^	auxclk1_ck: auxclk1_ck@314 {$/;"	l
auxclk1_src_ck	omap44xx-clocks.dtsi	/^	auxclk1_src_ck: auxclk1_src_ck {$/;"	l
auxclk1_src_ck	omap54xx-clocks.dtsi	/^	auxclk1_src_ck: auxclk1_src_ck {$/;"	l
auxclk1_src_gate_ck	omap44xx-clocks.dtsi	/^	auxclk1_src_gate_ck: auxclk1_src_gate_ck@314 {$/;"	l
auxclk1_src_gate_ck	omap54xx-clocks.dtsi	/^	auxclk1_src_gate_ck: auxclk1_src_gate_ck@314 {$/;"	l
auxclk1_src_mux_ck	omap44xx-clocks.dtsi	/^	auxclk1_src_mux_ck: auxclk1_src_mux_ck@314 {$/;"	l
auxclk1_src_mux_ck	omap54xx-clocks.dtsi	/^	auxclk1_src_mux_ck: auxclk1_src_mux_ck@314 {$/;"	l
auxclk2_ck	omap44xx-clocks.dtsi	/^	auxclk2_ck: auxclk2_ck@318 {$/;"	l
auxclk2_ck	omap54xx-clocks.dtsi	/^	auxclk2_ck: auxclk2_ck@318 {$/;"	l
auxclk2_src_ck	omap44xx-clocks.dtsi	/^	auxclk2_src_ck: auxclk2_src_ck {$/;"	l
auxclk2_src_ck	omap54xx-clocks.dtsi	/^	auxclk2_src_ck: auxclk2_src_ck {$/;"	l
auxclk2_src_gate_ck	omap44xx-clocks.dtsi	/^	auxclk2_src_gate_ck: auxclk2_src_gate_ck@318 {$/;"	l
auxclk2_src_gate_ck	omap54xx-clocks.dtsi	/^	auxclk2_src_gate_ck: auxclk2_src_gate_ck@318 {$/;"	l
auxclk2_src_mux_ck	omap44xx-clocks.dtsi	/^	auxclk2_src_mux_ck: auxclk2_src_mux_ck@318 {$/;"	l
auxclk2_src_mux_ck	omap54xx-clocks.dtsi	/^	auxclk2_src_mux_ck: auxclk2_src_mux_ck@318 {$/;"	l
auxclk3_ck	omap44xx-clocks.dtsi	/^	auxclk3_ck: auxclk3_ck@31c {$/;"	l
auxclk3_ck	omap54xx-clocks.dtsi	/^	auxclk3_ck: auxclk3_ck@31c {$/;"	l
auxclk3_src_ck	omap44xx-clocks.dtsi	/^	auxclk3_src_ck: auxclk3_src_ck {$/;"	l
auxclk3_src_ck	omap54xx-clocks.dtsi	/^	auxclk3_src_ck: auxclk3_src_ck {$/;"	l
auxclk3_src_gate_ck	omap44xx-clocks.dtsi	/^	auxclk3_src_gate_ck: auxclk3_src_gate_ck@31c {$/;"	l
auxclk3_src_gate_ck	omap54xx-clocks.dtsi	/^	auxclk3_src_gate_ck: auxclk3_src_gate_ck@31c {$/;"	l
auxclk3_src_mux_ck	omap44xx-clocks.dtsi	/^	auxclk3_src_mux_ck: auxclk3_src_mux_ck@31c {$/;"	l
auxclk3_src_mux_ck	omap54xx-clocks.dtsi	/^	auxclk3_src_mux_ck: auxclk3_src_mux_ck@31c {$/;"	l
auxclk4_ck	omap44xx-clocks.dtsi	/^	auxclk4_ck: auxclk4_ck@320 {$/;"	l
auxclk4_ck	omap54xx-clocks.dtsi	/^	auxclk4_ck: auxclk4_ck@320 {$/;"	l
auxclk4_src_ck	omap44xx-clocks.dtsi	/^	auxclk4_src_ck: auxclk4_src_ck {$/;"	l
auxclk4_src_ck	omap54xx-clocks.dtsi	/^	auxclk4_src_ck: auxclk4_src_ck {$/;"	l
auxclk4_src_gate_ck	omap44xx-clocks.dtsi	/^	auxclk4_src_gate_ck: auxclk4_src_gate_ck@320 {$/;"	l
auxclk4_src_gate_ck	omap54xx-clocks.dtsi	/^	auxclk4_src_gate_ck: auxclk4_src_gate_ck@320 {$/;"	l
auxclk4_src_mux_ck	omap44xx-clocks.dtsi	/^	auxclk4_src_mux_ck: auxclk4_src_mux_ck@320 {$/;"	l
auxclk4_src_mux_ck	omap54xx-clocks.dtsi	/^	auxclk4_src_mux_ck: auxclk4_src_mux_ck@320 {$/;"	l
auxclk5_ck	omap44xx-clocks.dtsi	/^	auxclk5_ck: auxclk5_ck@324 {$/;"	l
auxclk5_src_ck	omap44xx-clocks.dtsi	/^	auxclk5_src_ck: auxclk5_src_ck {$/;"	l
auxclk5_src_gate_ck	omap44xx-clocks.dtsi	/^	auxclk5_src_gate_ck: auxclk5_src_gate_ck@324 {$/;"	l
auxclk5_src_mux_ck	omap44xx-clocks.dtsi	/^	auxclk5_src_mux_ck: auxclk5_src_mux_ck@324 {$/;"	l
auxclkreq0_ck	omap44xx-clocks.dtsi	/^	auxclkreq0_ck: auxclkreq0_ck@210 {$/;"	l
auxclkreq0_ck	omap54xx-clocks.dtsi	/^	auxclkreq0_ck: auxclkreq0_ck@210 {$/;"	l
auxclkreq1_ck	omap44xx-clocks.dtsi	/^	auxclkreq1_ck: auxclkreq1_ck@214 {$/;"	l
auxclkreq1_ck	omap54xx-clocks.dtsi	/^	auxclkreq1_ck: auxclkreq1_ck@214 {$/;"	l
auxclkreq2_ck	omap44xx-clocks.dtsi	/^	auxclkreq2_ck: auxclkreq2_ck@218 {$/;"	l
auxclkreq2_ck	omap54xx-clocks.dtsi	/^	auxclkreq2_ck: auxclkreq2_ck@218 {$/;"	l
auxclkreq3_ck	omap44xx-clocks.dtsi	/^	auxclkreq3_ck: auxclkreq3_ck@21c {$/;"	l
auxclkreq3_ck	omap54xx-clocks.dtsi	/^	auxclkreq3_ck: auxclkreq3_ck@21c {$/;"	l
auxclkreq4_ck	omap44xx-clocks.dtsi	/^	auxclkreq4_ck: auxclkreq4_ck@220 {$/;"	l
auxclkreq5_ck	omap44xx-clocks.dtsi	/^	auxclkreq5_ck: auxclkreq5_ck@224 {$/;"	l
auxosc	integratorap.dts	/^		auxosc: auxosc@24M {$/;"	l
auxosc	integratorcp.dts	/^		auxosc: auxosc@24M {$/;"	l
auxosc_ck	dm814x-clocks.dtsi	/^	auxosc_ck: auxosc_ck {$/;"	l
avb	r8a7743.dtsi	/^		avb: ethernet@e6800000 {$/;"	l
avb	r8a7790.dtsi	/^	avb: ethernet@e6800000 {$/;"	l
avb	r8a7791.dtsi	/^	avb: ethernet@e6800000 {$/;"	l
avb	r8a7792.dtsi	/^		avb: ethernet@e6800000 {$/;"	l
avb	r8a7794.dtsi	/^	avb: ethernet@e6800000 {$/;"	l
avb_pins	r8a7743-iwg20d-q7.dts	/^	avb_pins: avb {$/;"	l
avdd_1v05	tegra124-apalis.dtsi	/^				avdd_1v05: ldo0 {$/;"	l	label:pmic
avdd_1v05_run	tegra124-jetson-tk1.dts	/^				avdd_1v05_run: ldo0 {$/;"	l	label:pmic
avdd_1v05_run	tegra124-nyan.dtsi	/^				avdd_1v05_run: ldo0 {$/;"	l	label:pmic
avdd_1v05_run	tegra124-venice2.dts	/^				avdd_1v05_run: ldo0 {$/;"	l	label:pmic
avdd_1v2_reg	tegra114-dalmore.dts	/^					avdd_1v2_reg: ldo3 {$/;"	l	label:palmas
avdd_1v8_disp_en	rk3288-veyron-jaq.dts	/^		avdd_1v8_disp_en: avdd-1v8-disp-en {$/;"	l
avdd_1v8_disp_en	rk3288-veyron-jerry.dts	/^		avdd_1v8_disp_en: avdd-1v8-disp-en {$/;"	l
avdd_1v8_disp_en	rk3288-veyron-minnie.dts	/^		avdd_1v8_disp_en: avdd-1v8-disp-en {$/;"	l
avdd_1v8_disp_en	rk3288-veyron-speedy.dts	/^		avdd_1v8_disp_en: avdd-1v8-disp-en {$/;"	l
avdd_hdmi_3v3_reg	tegra30-apalis.dtsi	/^		avdd_hdmi_3v3_reg: regulator@102 {$/;"	l
avdd_hdmi_3v3_reg	tegra30-colibri.dtsi	/^		avdd_hdmi_3v3_reg: regulator@102 {$/;"	l
avdd_hdmi_pll_1v8_reg	tegra30-apalis.dtsi	/^		avdd_hdmi_pll_1v8_reg: regulator@100 {$/;"	l
avdd_hdmi_pll_1v8_reg	tegra30-colibri.dtsi	/^		avdd_hdmi_pll_1v8_reg: regulator@100 {$/;"	l
avdd_lcd_reg	tegra114-dalmore.dts	/^				avdd_lcd_reg: fet4 {$/;"	l
avic	imx31.dtsi	/^	avic: interrupt-controller@68000000 {$/;"	l
avic	imx35.dtsi	/^	avic: avic-interrupt-controller@68000000 {$/;"	l
avsif_pins	keystone-k2l.dtsi	/^			avsif_pins: pinmux_avsif_pins {$/;"	l	label:k2l_pmx
awnh387_pwrseq	imx6q-cm-fx6.dts	/^	awnh387_pwrseq: pwrseq {$/;"	l
axi	sun4i-a10.dtsi	/^		axi: axi@01c20054 {$/;"	l
axi	sun7i-a20.dtsi	/^		axi: axi@01c20054 {$/;"	l
axi41_clk	bcm-cygnus-clock.dtsi	/^	axi41_clk: axi41_clk {$/;"	l
axi81_clk	bcm-cygnus-clock.dtsi	/^	axi81_clk: axi81_clk {$/;"	l
axi_clk	bcm63138.dtsi	/^		axi_clk: axi_clk {$/;"	l
axi_clk	vexpress-v2p-ca5s.dts	/^		axi_clk: oscclk1 {$/;"	l
axi_gates	sun4i-a10.dtsi	/^		axi_gates: clk@01c2005c {$/;"	l
axp152	sun5i-a10s-auxtek-t003.dts	/^	axp152: pmic@30 {$/;"	l
axp152	sun5i-a10s-auxtek-t004.dts	/^	axp152: pmic@30 {$/;"	l
axp152	sun5i-a10s-mk802.dts	/^	axp152: pmic@30 {$/;"	l
axp152	sun5i-a10s-olinuxino-micro.dts	/^	axp152: pmic@30 {$/;"	l
axp209	sun4i-a10-a1000.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-ba10-tvbox.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-chuwi-v7-cw0825.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-cubieboard.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-dserve-dsrv9703c.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-gemei-g9.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-hyundai-a7hd.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-inet1.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-inet97fv2.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-inet9f-rev03.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-itead-iteaduino-plus.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-jesurun-q5.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-mini-xplus.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-mk802ii.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-olinuxino-lime.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-pcduino.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun4i-a10-pov-protab2-ips9.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-a10s-wobo-i5.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-a13-empire-electronix-d709.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-a13-hsg-h702.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-a13-licheepi-one.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-a13-olinuxino.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-gr8-chip-pro.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-gr8-evb.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-r8-chip.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun5i-reference-design-tablet.dtsi	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-bananapi-m1-plus.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-bananapi.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-bananapro.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-cubieboard2.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-cubietruck.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-hummingbird.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-i12-tvbox.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-icnova-swac.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-itead-ibox.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-lamobo-r1.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-m3.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-mk808c.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-olimex-som-evb.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-olinuxino-lime.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-olinuxino-lime2.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-olinuxino-micro.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-orangepi-mini.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-orangepi.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-pcduino3-nano.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-pcduino3.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-wexler-tab7200.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sun7i-a20-wits-pro-a20-dkt.dts	/^	axp209: pmic@34 {$/;"	l
axp209	sunxi-itead-core-common.dtsi	/^	axp209: pmic@34 {$/;"	l
axp22x	sun6i-a31-hummingbird.dts	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-a31-m9.dts	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-a31-mele-a1000g-quad.dts	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-a31s-primo81.dts	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-a31s-sina31s-core.dtsi	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-a31s-sinovoip-bpi-m2.dts	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-a31s-yones-toptech-bs1078-v2.dts	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun6i-reference-design-tablet.dtsi	/^	axp22x: pmic@68 {$/;"	l
axp22x	sun8i-a33-olinuxino.dts	/^	axp22x: pmic@3a3 {$/;"	l
axp22x	sun8i-a33-sinlinx-sina33.dts	/^	axp22x: pmic@3a3 {$/;"	l
axp22x	sun8i-r16-bananapi-m2m.dts	/^	axp22x: pmic@3a3 {$/;"	l
axp22x	sun8i-r16-parrot.dts	/^	axp22x: pmic@3a3 {$/;"	l
axp22x	sun8i-reference-design-tablet.dtsi	/^	axp22x: pmic@3a3 {$/;"	l
axp806	sun9i-a80-cubieboard4.dts	/^	axp806: pmic@745 {$/;"	l
axp806	sun9i-a80-optimus.dts	/^	axp806: pmic@745 {$/;"	l
axp809	sun9i-a80-cubieboard4.dts	/^	axp809: pmic@3a3 {$/;"	l
axp809	sun9i-a80-optimus.dts	/^	axp809: pmic@3a3 {$/;"	l
axp81x	sun8i-a83t-allwinner-h8homlet-v2.dts	/^	axp81x: pmic@3a3 {$/;"	l
axp81x	sun8i-a83t-bananapi-m3.dts	/^	axp81x: pmic@3a3 {$/;"	l
axp81x	sun8i-a83t-cubietruck-plus.dts	/^	axp81x: pmic@3a3 {$/;"	l
axp_gpio	axp209.dtsi	/^	axp_gpio: gpio {$/;"	l
b_clk	r7s72100.dtsi	/^		b_clk: b {$/;"	l
b_clk	r8a7790.dtsi	/^		b_clk: b {$/;"	l
b_clk	r8a7791.dtsi	/^		b_clk: b {$/;"	l
b_clk	r8a7794.dtsi	/^		b_clk: b {$/;"	l
backlight	at91-sama5d4_ma5d4evk.dts	/^	backlight: backlight {$/;"	l
backlight	at91sam9g15ek.dts	/^	backlight: backlight {$/;"	l
backlight	at91sam9g35ek.dts	/^	backlight: backlight {$/;"	l
backlight	at91sam9n12ek.dts	/^	backlight: backlight {$/;"	l
backlight	at91sam9x35ek.dts	/^	backlight: backlight {$/;"	l
backlight	at91sam9x5dm.dtsi	/^	backlight: backlight {$/;"	l
backlight	ep7211-edb7211.dts	/^	backlight: backlight {$/;"	l
backlight	exynos5250-snow-common.dtsi	/^	backlight: backlight {$/;"	l
backlight	exynos5420-peach-pit.dts	/^	backlight: backlight {$/;"	l
backlight	exynos5800-peach-pi.dts	/^	backlight: backlight {$/;"	l
backlight	imx51-ts4800.dts	/^	backlight: backlight {$/;"	l
backlight	imx53-tx53-x03x.dts	/^	backlight: backlight {$/;"	l
backlight	imx6dl-tx6dl-comtft.dts	/^	backlight: backlight {$/;"	l
backlight	imx6dl-tx6s-8034.dts	/^	backlight: backlight {$/;"	l
backlight	imx6dl-tx6s-8035.dts	/^	backlight: backlight {$/;"	l
backlight	imx6dl-tx6u-801x.dts	/^	backlight: backlight {$/;"	l
backlight	imx6dl-tx6u-8033.dts	/^	backlight: backlight {$/;"	l
backlight	imx6q-novena.dts	/^	backlight: backlight {$/;"	l
backlight	imx6q-tx6q-1010-comtft.dts	/^	backlight: backlight {$/;"	l
backlight	imx6q-tx6q-1010.dts	/^	backlight: backlight {$/;"	l
backlight	imx6q-tx6q-1020-comtft.dts	/^	backlight: backlight {$/;"	l
backlight	imx6q-tx6q-1020.dts	/^	backlight: backlight {$/;"	l
backlight	imx6q-tx6q-1036.dts	/^	backlight: backlight {$/;"	l
backlight	imx6qdl-apalis.dtsi	/^	backlight: backlight {$/;"	l
backlight	imx6qdl-aristainetos2.dtsi	/^	backlight: backlight {$/;"	l
backlight	imx6qdl-colibri.dtsi	/^	backlight: backlight {$/;"	l
backlight	imx6qdl-udoo.dtsi	/^	backlight: backlight {$/;"	l
backlight	imx6ul-tx6ul.dtsi	/^	backlight: backlight {$/;"	l
backlight	rk3288-evb.dtsi	/^	backlight: backlight {$/;"	l
backlight	rk3288-veyron-chromebook.dtsi	/^	backlight: backlight {$/;"	l
backlight	rv1108-evb.dts	/^	backlight: backlight {$/;"	l
backlight	sun4i-a10-dserve-dsrv9703c.dts	/^	backlight: backlight {$/;"	l
backlight	sun4i-a10-inet1.dts	/^	backlight: backlight {$/;"	l
backlight	sun4i-a10-pov-protab2-ips9.dts	/^	backlight: backlight {$/;"	l
backlight	sun5i-a13-empire-electronix-d709.dts	/^	backlight: backlight {$/;"	l
backlight	sun5i-gr8-evb.dts	/^	backlight: backlight {$/;"	l
backlight	sun5i-reference-design-tablet.dtsi	/^	backlight: backlight {$/;"	l
backlight	sun8i-reference-design-tablet.dtsi	/^	backlight: backlight {$/;"	l
backlight	tegra114-dalmore.dts	/^	backlight: backlight {$/;"	l
backlight	tegra114-roth.dts	/^	backlight: backlight {$/;"	l
backlight	tegra114-tn7.dts	/^	backlight: backlight {$/;"	l
backlight	tegra124-apalis-eval.dts	/^	backlight: backlight {$/;"	l
backlight	tegra124-nyan.dtsi	/^	backlight: backlight {$/;"	l
backlight	tegra124-venice2.dts	/^	backlight: backlight {$/;"	l
backlight	tegra20-harmony.dts	/^	backlight: backlight {$/;"	l
backlight	tegra20-medcom-wide.dts	/^	backlight: backlight {$/;"	l
backlight	tegra20-paz00.dts	/^	backlight: backlight {$/;"	l
backlight	tegra20-seaboard.dts	/^	backlight: backlight {$/;"	l
backlight	tegra20-ventana.dts	/^	backlight: backlight {$/;"	l
backlight	tegra30-apalis-eval.dts	/^	backlight: backlight {$/;"	l
backlight	tegra30-cardhu.dtsi	/^	backlight: backlight {$/;"	l
backlight	tegra30-colibri-eval-v3.dts	/^	backlight: backlight {$/;"	l
backlight0	am335x-sl50.dts	/^	backlight0: disp0 {$/;"	l
backlight0	imx53-tx53-x13x.dts	/^	backlight0: backlight0 {$/;"	l
backlight0	imx6dl-tx6u-811x.dts	/^	backlight0: backlight0 {$/;"	l
backlight0	imx6dl-tx6u-81xx-mb7.dts	/^	backlight0: backlight0 {$/;"	l
backlight0	imx6q-tx6q-1110.dts	/^	backlight0: backlight0 {$/;"	l
backlight0	imx6q-tx6q-11x0-mb7.dts	/^	backlight0: backlight0 {$/;"	l
backlight0	omap3-panel-sharp-ls037v7dw01.dtsi	/^	backlight0: backlight {$/;"	l
backlight1	am335x-sl50.dts	/^	backlight1: disp1 {$/;"	l
backlight1	imx53-tx53-x13x.dts	/^	backlight1: backlight1 {$/;"	l
backlight1	imx6dl-tx6u-811x.dts	/^	backlight1: backlight1 {$/;"	l
backlight1	imx6dl-tx6u-81xx-mb7.dts	/^	backlight1: backlight1 {$/;"	l
backlight1	imx6q-tx6q-1110.dts	/^	backlight1: backlight1 {$/;"	l
backlight1	imx6q-tx6q-11x0-mb7.dts	/^	backlight1: backlight1 {$/;"	l
backlight_display	imx6ul-14x14-evk.dts	/^	backlight_display: backlight-display {$/;"	l
backlight_lcd	backup/imx7dea-com-kit_v2.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lcd	imx6dlea-com-kit.dts	/^	backlight_lcd: backlight2 {$/;"	l
backlight_lcd	imx6dlea-com-kit_v2.dts	/^	backlight_lcd: backlight2 {$/;"	l
backlight_lcd	imx6qdl-nitrogen6_max.dtsi	/^	backlight_lcd: backlight-lcd {$/;"	l
backlight_lcd	imx6qdl-nitrogen6_som2.dtsi	/^	backlight_lcd: backlight-lcd {$/;"	l
backlight_lcd	imx6qdl-nitrogen6x.dtsi	/^	backlight_lcd: backlight-lcd {$/;"	l
backlight_lcd	imx6qdl-sabrelite.dtsi	/^	backlight_lcd: backlight-lcd {$/;"	l
backlight_lcd	imx6qea-com-kit.dts	/^	backlight_lcd: backlight2 {$/;"	l
backlight_lcd	imx6qea-com-kit_v2.dts	/^	backlight_lcd: backlight2 {$/;"	l
backlight_lcd	imx6sxea-com-kit.dts	/^	backlight_lcd: backlight2 {$/;"	l
backlight_lcd	imx6sxea-com-kit_v2.dts	/^	backlight_lcd: backlight2 {$/;"	l
backlight_lcd	imx6ulea-com-kit.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lcd	imx6ulea-com-kit_v2.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lcd	imx7dea-com-kit.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lcd	imx7dea-com-kit_v2.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lcd	imx7dea-ucom-kit.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lcd	imx7dea-ucom-kit_v2.dts	/^	backlight_lcd: backlight {$/;"	l
backlight_lvds	imx6dlea-com-kit.dts	/^	backlight_lvds: backlight1 {$/;"	l
backlight_lvds	imx6dlea-com-kit_v2.dts	/^	backlight_lvds: backlight1 {$/;"	l
backlight_lvds	imx6q-ba16.dtsi	/^	backlight_lvds: backlight {$/;"	l
backlight_lvds	imx6q-mccmon6.dts	/^	backlight_lvds: backlight {$/;"	l
backlight_lvds	imx6qdl-nitrogen6x.dtsi	/^	backlight_lvds: backlight-lvds {$/;"	l
backlight_lvds	imx6qdl-sabrelite.dtsi	/^	backlight_lvds: backlight-lvds {$/;"	l
backlight_lvds	imx6qea-com-kit.dts	/^	backlight_lvds: backlight1 {$/;"	l
backlight_lvds	imx6qea-com-kit_v2.dts	/^	backlight_lvds: backlight1 {$/;"	l
backlight_lvds	imx6sxea-com-kit.dts	/^	backlight_lvds: backlight1 {$/;"	l
backlight_lvds	imx6sxea-com-kit_v2.dts	/^	backlight_lvds: backlight1 {$/;"	l
backlight_lvds0	imx6qdl-nit6xlite.dtsi	/^	backlight_lvds0: backlight-lvds0 {$/;"	l
backlight_lvds0	imx6qdl-nitrogen6_max.dtsi	/^	backlight_lvds0: backlight-lvds0 {$/;"	l
backlight_lvds0	imx6qdl-nitrogen6_som2.dtsi	/^	backlight_lvds0: backlight-lvds0 {$/;"	l
backlight_lvds1	imx6qdl-nitrogen6_max.dtsi	/^	backlight_lvds1: backlight-lvds1 {$/;"	l
backlight_lvds1	imx6qdl-nitrogen6_som2.dtsi	/^	backlight_lvds1: backlight-lvds1 {$/;"	l
backlight_pins	logicpd-som-lv-37xx-devkit.dts	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	logicpd-torpedo-37xx-devkit.dts	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	omap3-gta04.dtsi	/^	backlight_pins: backlight_pins_pimnux {$/;"	l
backlight_pins	omap3-ha-lcd.dts	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	omap3-overo-common-lcd35.dtsi	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	omap3-overo-common-lcd43.dtsi	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	omap3-thunder.dts	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	omap4-var-om44customboard.dtsi	/^	backlight_pins: pinmux_backlight_pins {$/;"	l
backlight_pins	r8a7740-armadillo800eva.dts	/^	backlight_pins: backlight {$/;"	l
backlight_reg	imx51-ts4800.dts	/^	backlight_reg: regulator-backlight {$/;"	l
backlight_reg	lpc3250-phy3250.dts	/^		backlight_reg: regulator@0 {$/;"	l
backlight_regulator	rk3288-veyron-jaq.dts	/^	backlight_regulator: backlight-regulator {$/;"	l
backlight_regulator	rk3288-veyron-jerry.dts	/^	backlight_regulator: backlight-regulator {$/;"	l
backlight_regulator	rk3288-veyron-minnie.dts	/^	backlight_regulator: backlight-regulator {$/;"	l
backlight_regulator	rk3288-veyron-speedy.dts	/^	backlight_regulator: backlight-regulator {$/;"	l
backup_button_pin	armada-370-dlink-dns327l.dts	/^	backup_button_pin: backup-button-pin {$/;"	l
backup_button_pin	armada-370-netgear-rn102.dts	/^	backup_button_pin: backup-button-pin {$/;"	l
backup_button_pin	armada-370-netgear-rn104.dts	/^	backup_button_pin: backup-button-pin {$/;"	l
backup_led_pin	armada-370-dlink-dns327l.dts	/^	backup_led_pin: backup-led-pin {$/;"	l
backup_led_pin	armada-370-netgear-rn102.dts	/^	backup_led_pin: backup-led-pin {$/;"	l
backup_led_pin	armada-370-netgear-rn104.dts	/^	backup_led_pin: backup-led-pin {$/;"	l
bandgap	dra7.dtsi	/^		bandgap: bandgap@4a0021e0 {$/;"	l
bandgap	omap34xx.dtsi	/^		bandgap: bandgap@48002524 {$/;"	l
bandgap	omap36xx.dtsi	/^		bandgap: bandgap@48002524 {$/;"	l
bandgap	omap443x.dtsi	/^		bandgap: bandgap@4a002260 {$/;"	l
bandgap	omap4460.dtsi	/^		bandgap: bandgap@4a002260 {$/;"	l
bandgap	omap5.dtsi	/^		bandgap: bandgap@4a0021e0 {$/;"	l
bandgap_fclk	omap443x-clocks.dtsi	/^	bandgap_fclk: bandgap_fclk@1888 {$/;"	l
bandgap_ts_fclk	omap446x-clocks.dtsi	/^	bandgap_ts_fclk: bandgap_ts_fclk@1888 {$/;"	l
banka	picoxcell-pc3x2.dtsi	/^				banka: gpio-controller@0 {$/;"	l	label:gpio
banka	picoxcell-pc3x3.dtsi	/^				banka: gpio-controller@0 {$/;"	l	label:gpio
bankb	picoxcell-pc3x2.dtsi	/^				bankb: gpio-controller@1 {$/;"	l	label:gpio
bankb	picoxcell-pc3x3.dtsi	/^				bankb: gpio-controller@1 {$/;"	l	label:gpio
bankd	picoxcell-pc3x3.dtsi	/^				bankd: gpio-controller@2 {$/;"	l	label:gpio
base_clk	nspire.dtsi	/^	base_clk: base_clk {$/;"	l
baseboard_data	am335x-bone-common.dtsi	/^		baseboard_data: baseboard_data@0 {$/;"	l	label:baseboard_eeprom
baseboard_data	am335x-boneblue.dts	/^		baseboard_data: baseboard_data@0 {$/;"	l	label:baseboard_eeprom
baseboard_eeprom	am335x-bone-common.dtsi	/^	baseboard_eeprom: baseboard_eeprom@50 {$/;"	l
baseboard_eeprom	am335x-boneblue.dts	/^	baseboard_eeprom: baseboard_eeprom@50 {$/;"	l
bat_reg	s5pv210-aquila.dts	/^		bat_reg: fixed-regulator@2 {$/;"	l
bat_reg	s5pv210-goni.dts	/^		bat_reg: fixed-regulator@2 {$/;"	l
battery	cros-ec-sbs.dtsi	/^	battery: sbs-battery@b {$/;"	l
battery	exynos5250-snow-common.dtsi	/^			battery: sbs-battery@b {$/;"	l	label:i2c_104
battery	exynos5420-peach-pit.dts	/^			battery: sbs-battery@b {$/;"	l
battery	exynos5800-peach-pi.dts	/^			battery: sbs-battery@b {$/;"	l
battery	imx6q-evi.dts	/^	battery: sbs-battery@b {$/;"	l
battery	imx6qdl-sabresd.dtsi	/^	battery: max8903@0 {$/;"	l
battery	imx6sl-evk.dts	/^	battery: max8903@0 {$/;"	l
battery	imx6sll-evk.dts	/^	battery: max8903@0 {$/;"	l
battery	omap3-n900.dts	/^	battery: n900-battery {$/;"	l
battery	rk3288-veyron-minnie.dts	/^	battery: bq27500@55 {$/;"	l
battery	tegra114-dalmore.dts	/^		battery: smart-battery@b {$/;"	l
battery	tegra124-nyan.dtsi	/^				battery: sbs-battery@b {$/;"	l	label:cros_ec
battery	tegra124-venice2.dts	/^				battery: sbs-battery@b {$/;"	l	label:cros_ec
battery_pins	da850-lego-ev3.dts	/^	battery_pins: pinmux_battery_pins {$/;"	l
battery_power_supply	axp209.dtsi	/^	battery_power_supply: battery-power-supply {$/;"	l
battery_power_supply	axp22x.dtsi	/^	battery_power_supply: battery-power-supply {$/;"	l
bb_out_reg	imx53-usbarmory.dts	/^			bb_out_reg: bb-out {$/;"	l	label:ltc3589
bbl_32k_clk	bcm11351.dtsi	/^		bbl_32k_clk: bbl_32k {$/;"	l
bbl_32k_clk	bcm21664.dtsi	/^		bbl_32k_clk: bbl_32k {$/;"	l
bbl_32k_clk	bcm23550.dtsi	/^		bbl_32k_clk: bbl_32k {$/;"	l
bch	mt2701.dtsi	/^	bch: ecc@1100e000 {$/;"	l
bch	mt7623.dtsi	/^	bch: ecc@1100e000 {$/;"	l
bcm2048	omap3-n900.dts	/^	bcm2048: bluetooth {$/;"	l
bcmdhd_wlan_0	imx6dqscm-qwks-rev3-btwifi.dtsi	/^	bcmdhd_wlan_0: bcmdhd_wlan@0 {$/;"	l
bcmdhd_wlan_0	imx6dqscm-qwks-wifi.dtsi	/^	bcmdhd_wlan_0: bcmdhd_wlan@0 {$/;"	l
bcmdhd_wlan_0	imx6sxscm-evb-btwifi.dtsi	/^	bcmdhd_wlan_0: bcmdhd_wlan@0 {$/;"	l
bdisp0	stih410.dtsi	/^		bdisp0:bdisp@9f10000 {$/;"	l
bdpsys	mt2701.dtsi	/^	bdpsys: syscon@1c000000 {$/;"	l
be0	sun5i.dtsi	/^		be0: display-backend@01e60000 {$/;"	l
be0	sun6i-a31.dtsi	/^		be0: display-backend@01e60000 {$/;"	l
be0	sun8i-a33.dtsi	/^		be0: display-backend@01e60000 {$/;"	l
be0_in	sun5i.dtsi	/^				be0_in: port@0 {$/;"	l	label:be0
be0_in	sun6i-a31.dtsi	/^				be0_in: port@0 {$/;"	l	label:be0
be0_in	sun8i-a33.dtsi	/^				be0_in: port@0 {$/;"	l	label:be0
be0_in_fe0	sun5i.dtsi	/^					be0_in_fe0: endpoint@0 {$/;"	l	label:be0.be0_in
be0_in_fe0	sun6i-a31.dtsi	/^					be0_in_fe0: endpoint@0 {$/;"	l	label:be0.be0_in
be0_in_fe0	sun8i-a33.dtsi	/^					be0_in_fe0: endpoint@0 {$/;"	l	label:be0.be0_in
be0_in_fe1	sun6i-a31.dtsi	/^					be0_in_fe1: endpoint@1 {$/;"	l	label:be0.be0_in
be0_out	sun5i.dtsi	/^				be0_out: port@1 {$/;"	l	label:be0
be0_out	sun6i-a31.dtsi	/^				be0_out: port@1 {$/;"	l	label:be0
be0_out	sun8i-a33.dtsi	/^				be0_out: port@1 {$/;"	l	label:be0
be0_out_drc0	sun6i-a31.dtsi	/^					be0_out_drc0: endpoint@0 {$/;"	l	label:be0.be0_out
be0_out_drc0	sun8i-a33.dtsi	/^					be0_out_drc0: endpoint@0 {$/;"	l	label:be0.be0_out
be0_out_tcon0	sun5i.dtsi	/^					be0_out_tcon0: endpoint@0 {$/;"	l	label:be0.be0_out
be1	sun6i-a31.dtsi	/^		be1: display-backend@01e40000 {$/;"	l
be1_in	sun6i-a31.dtsi	/^				be1_in: port@0 {$/;"	l	label:be1
be1_in_fe0	sun6i-a31.dtsi	/^					be1_in_fe0: endpoint@0 {$/;"	l	label:be1.be1_in
be1_in_fe1	sun6i-a31.dtsi	/^					be1_in_fe1: endpoint@1 {$/;"	l	label:be1.be1_in
be1_out	sun6i-a31.dtsi	/^				be1_out: port@1 {$/;"	l	label:be1
be1_out_drc1	sun6i-a31.dtsi	/^					be1_out_drc1: endpoint@1 {$/;"	l	label:be1.be1_out
bee	imx6ul.dtsi	/^			bee: bee@02044000 {$/;"	l
beeper	am437x-gp-evm.dts	/^	beeper: beeper {$/;"	l
beeper	kirkwood-b3.dts	/^	beeper: beeper {$/;"	l
beeper_pins	am437x-gp-evm.dts	/^	beeper_pins: beeper_pins {$/;"	l
bl	imx7-colibri.dtsi	/^	bl: backlight {$/;"	l
bl	logicpd-som-lv-37xx-devkit.dts	/^	bl: backlight {$/;"	l
bl	logicpd-torpedo-37xx-devkit.dts	/^	bl: backlight {$/;"	l
bl	ste-nomadik-nhk15.dts	/^	bl: backlight {$/;"	l
bl	vf-colibri.dtsi	/^	bl: backlight {$/;"	l
bl_en	rk3288-evb.dtsi	/^		bl_en: bl-en {$/;"	l
bl_en	rk3288-tinker.dts	/^		bl_en: bl-en {$/;"	l
bl_en	rk3288-veyron-chromebook.dtsi	/^		bl_en: bl-en {$/;"	l
bl_en_pin_dsrv9703c	sun4i-a10-dserve-dsrv9703c.dts	/^	bl_en_pin_dsrv9703c: bl_en_pin@0 {$/;"	l
bl_en_pin_inet	sun4i-a10-inet1.dts	/^	bl_en_pin_inet: bl_en_pin@0 {$/;"	l
bl_en_pin_protab	sun4i-a10-pov-protab2-ips9.dts	/^	bl_en_pin_protab: bl_en_pin@0 {$/;"	l
bl_enable_pin	sun7i-a20-wexler-tab7200.dts	/^	bl_enable_pin: bl_enable_pin@0 {$/;"	l
bl_pwr_en	rk3288-veyron-jaq.dts	/^		bl_pwr_en: bl_pwr_en {$/;"	l
bl_pwr_en	rk3288-veyron-jerry.dts	/^		bl_pwr_en: bl_pwr_en {$/;"	l
bl_pwr_en	rk3288-veyron-minnie.dts	/^		bl_pwr_en: bl_pwr_en {$/;"	l
bl_pwr_en	rk3288-veyron-speedy.dts	/^		bl_pwr_en: bl_pwr_en {$/;"	l
bl_reg	at91sam9g15ek.dts	/^	bl_reg: backlight_regulator {$/;"	l
bl_reg	at91sam9g35ek.dts	/^	bl_reg: backlight_regulator {$/;"	l
bl_reg	at91sam9n12ek.dts	/^	bl_reg: backlight_regulator {$/;"	l
bl_reg	at91sam9x35ek.dts	/^	bl_reg: backlight_regulator {$/;"	l
bl_reg	at91sam9x5dm.dtsi	/^	bl_reg: backlight_regulator {$/;"	l
blen	ep7211-edb7211.dts	/^	blen: blen {$/;"	l
blsp1_uart1	qcom-msm8974.dtsi	/^		blsp1_uart1: serial@f991d000 {$/;"	l
blsp1_uart2	qcom-msm8974.dtsi	/^		blsp1_uart2: serial@f991e000 {$/;"	l
blsp1_uart2_pin_a	qcom-msm8974-sony-xperia-honami.dts	/^		blsp1_uart2_pin_a: blsp1-uart2-pin-active {$/;"	l
blsp2_dma	qcom-msm8974.dtsi	/^		blsp2_dma: dma-controller@f9944000 {$/;"	l
blsp2_uart2	qcom-apq8084.dtsi	/^		blsp2_uart2: serial@f995e000 {$/;"	l
blsp_dma	qcom-ipq4019-ap.dk01.1.dtsi	/^		blsp_dma: dma@7884000 {$/;"	l
blsp_dma	qcom-ipq4019.dtsi	/^		blsp_dma: dma@7884000 {$/;"	l
blsp_i2c11	qcom-msm8974.dtsi	/^		blsp_i2c11: i2c@f9967000 {$/;"	l
blsp_i2c8	qcom-msm8974.dtsi	/^		blsp_i2c8: i2c@f9964000 {$/;"	l
bluetooth_pins	am335x-cm-t335.dts	/^	bluetooth_pins: pinmux_bluetooth_pins {$/;"	l
bm	armada-38x.dtsi	/^			bm: bm@c8000 {$/;"	l
bm	armada-xp.dtsi	/^			bm: bm@c0000 {$/;"	l
bm_bppi	armada-38x.dtsi	/^		bm_bppi: bm-bppi {$/;"	l
bm_bppi	armada-xp.dtsi	/^		bm_bppi: bm-bppi {$/;"	l
bma180_pins	omap3-gta04.dtsi	/^	bma180_pins: pinmux_bma180_pins {$/;"	l
bma250	rv1108-evb.dts	/^	bma250: accelerometer@19 {$/;"	l
board_alert0	am57xx-beagle-x15-common.dtsi	/^			board_alert0: board_alert {$/;"	l	label:board_thermal.board_trips
board_cooling_maps	am57xx-beagle-x15-common.dtsi	/^		board_cooling_maps: cooling-maps {$/;"	l	label:board_thermal
board_crit	am57xx-beagle-x15-common.dtsi	/^			board_crit: board_crit {$/;"	l	label:board_thermal.board_trips
board_np_pins	hi3620-hi4511.dts	/^			board_np_pins: board_np_pins {$/;"	l	label:pmx1
board_pd_pins	hi3620-hi4511.dts	/^			board_pd_pins: board_pd_pins {$/;"	l	label:pmx1
board_pd_ps_pins	hi3620-hi4511.dts	/^			board_pd_ps_pins: board_pd_ps_pins {$/;"	l	label:pmx1
board_pmx_pins	hi3620-hi4511.dts	/^			board_pmx_pins: board_pmx_pins {$/;"	l	label:pmx0
board_ps_pins	hi3620-hi4511.dts	/^			board_ps_pins: board_ps_pins {$/;"	l	label:pmx1
board_pu_pins	hi3620-hi4511.dts	/^			board_pu_pins: board_pu_pins {$/;"	l	label:pmx1
board_thermal	am57xx-beagle-x15-common.dtsi	/^	board_thermal: board_thermal {$/;"	l
board_trips	am57xx-beagle-x15-common.dtsi	/^		board_trips: trips {$/;"	l	label:board_thermal
boardfpga	efm32gg-dk3750.dts	/^		boardfpga: boardfpga@80000000 {$/;"	l
boost_bypass_n_pin	qcom-pm8941.dtsi	/^			boost_bypass_n_pin: boost-bypass {$/;"	l	label:pm8941_gpios
bootlut	bcm63138.dtsi	/^		bootlut: bootlut@8000 {$/;"	l
bootrom	nspire.dtsi	/^	bootrom: bootrom@00000000 {$/;"	l
bq24150a	omap3-n900.dts	/^	bq24150a: bq24150a@6b {$/;"	l
bq27200	omap3-n900.dts	/^	bq27200: bq27200@55 {$/;"	l
bq32000	am335x-sl50.dts	/^	bq32000: rtc@68 {$/;"	l
brcmf	backup/imx7dea-com-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	bcm2835-rpi-zero-w.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	imx6dlea-com-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6qdl-sabresd-btwifi.dtsi	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6qea-com-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6sl-evk-btwifi.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6sll-evk-btwifi.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6sx-nitrogen6sx.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	imx6sx-sdb-btwifi.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6sxea-com-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6ul-evk-btwifi.dtsi	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx6ul-opos6ul.dtsi	/^	brcmf: wifi@1 {$/;"	l
brcmf	imx6ulea-com-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx7d-sdb.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx7dea-com-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx7dea-ucom-kit_v2.dts	/^	brcmf: bcrmf@1 {$/;"	l
brcmf	imx7ulpea-ucom-kit_v2-1lv.dts	/^        brcmf: bcrmf@1 {$/;"	l
brcmf	imx7ulpea-ucom-kit_v2.dts	/^        brcmf: bcrmf@1 {$/;"	l
brcmf	imx7ulpea-ucom-ptp-1lv.dts	/^        brcmf: bcrmf@1 {$/;"	l
brcmf	sun6i-a31s-sinovoip-bpi-m2.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	sun7i-a20-bananapi-m1-plus.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	sun7i-a20-bananapro.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	sun7i-a20-cubietruck.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	sun7i-a20-i12-tvbox.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	sun7i-a20-wits-pro-a20-dkt.dts	/^	brcmf: wifi@1 {$/;"	l
brcmf	sun8i-h3-bananapi-m2-plus.dts	/^	brcmf: wifi@1 {$/;"	l
bridge_in	exynos5250-snow-common.dtsi	/^				bridge_in: endpoint {$/;"	l
bridge_in	exynos5420-peach-pit.dts	/^				bridge_in: endpoint {$/;"	l
bridge_intc	dove.dtsi	/^			bridge_intc: bridge-interrupt-ctrl@20110 {$/;"	l
bridge_intc	kirkwood.dtsi	/^		bridge_intc: bridge-interrupt-ctrl@20110 {$/;"	l
bridge_intc	orion5x.dtsi	/^			bridge_intc: bridge-interrupt-ctrl@20110 {$/;"	l
bridge_out	exynos5250-snow-common.dtsi	/^				bridge_out: endpoint {$/;"	l	label:ptn3460
bridge_out	exynos5420-peach-pit.dts	/^				bridge_out: endpoint {$/;"	l	label:ps8625
bsc	r8a73a4.dtsi	/^	bsc: bus@fec10000 {$/;"	l
bsc	r8a7778.dtsi	/^	bsc: bus@1c000000 {$/;"	l
bsc	sh73a0.dtsi	/^	bsc: bus@fec10000 {$/;"	l
bsc1	bcm23550.dtsi	/^		bsc1: i2c@16000 {$/;"	l
bsc2	bcm23550.dtsi	/^		bsc2: i2c@17000 {$/;"	l
bsc3	bcm23550.dtsi	/^		bsc3: i2c@18000 {$/;"	l
bsc4	bcm23550.dtsi	/^		bsc4: i2c@1c000 {$/;"	l
bt_enable_l	rk3288-veyron.dtsi	/^		bt_enable_l: bt-enable-l {$/;"	l
bt_pins	am335x-boneblack-wireless.dts	/^	bt_pins: pinmux_bt_pins {$/;"	l
bt_pins	am335x-boneblue.dts	/^	bt_pins: pinmux_bt_pins {$/;"	l
bt_pins	am335x-bonegreen-wireless.dts	/^	bt_pins: pinmux_bt_pins {$/;"	l
bt_sco_codec	mt2701-evb.dts	/^	bt_sco_codec:bt_sco_codec {$/;"	l
bt_wake_h	rk3036-kylin.dts	/^		bt_wake_h: bt-wake-h {$/;"	l
btuart	pxa2xx.dtsi	/^		btuart: uart@40200000 {$/;"	l
buck10_reg	dra76-evm.dts	/^			buck10_reg: buck10 {$/;"	l	label:lp87565.regulators
buck10_reg	exynos5410-odroidxu.dts	/^			buck10_reg: BUCK10 {$/;"	l	label:max77802
buck10_reg	exynos5420-arndale-octa.dts	/^			buck10_reg: BUCK10 {$/;"	l
buck10_reg	exynos5420-peach-pit.dts	/^			buck10_reg: BUCK10 {$/;"	l
buck10_reg	exynos5420-smdk5420.dts	/^			buck10_reg: BUCK10 {$/;"	l
buck10_reg	exynos5422-odroidxu3-common.dtsi	/^			buck10_reg: BUCK10 {$/;"	l
buck10_reg	exynos5800-peach-pi.dts	/^			buck10_reg: BUCK10 {$/;"	l
buck1_reg	exynos3250-artik5.dtsi	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos3250-monk.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos3250-rinato.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos4210-origen.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos4210-universal_c210.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos4412-itop-scp-core.dtsi	/^			buck1_reg: BUCK1 {$/;"	l	label:s5m8767
buck1_reg	exynos4412-odroid-common.dtsi	/^			buck1_reg: BUCK1 {$/;"	l	label:max77686
buck1_reg	exynos4412-origen.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos4412-trats2.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5250-arndale.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5250-smdk5250.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5250-snow-common.dtsi	/^			buck1_reg: BUCK1 {$/;"	l	label:max77686
buck1_reg	exynos5250-spring.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5410-odroidxu.dts	/^			buck1_reg: BUCK1 {$/;"	l	label:max77802
buck1_reg	exynos5420-arndale-octa.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5420-peach-pit.dts	/^			buck1_reg: BUCK1 {$/;"	l	label:max77802
buck1_reg	exynos5420-smdk5420.dts	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5422-odroidxu3-common.dtsi	/^			buck1_reg: BUCK1 {$/;"	l
buck1_reg	exynos5800-peach-pi.dts	/^			buck1_reg: BUCK1 {$/;"	l	label:max77802
buck1_reg	imx53-qsb.dts	/^			buck1_reg: buck1 {$/;"	l	label:pmic
buck1_reg	imx53-voipac-dmm-668.dtsi	/^			buck1_reg: buck1 {$/;"	l	label:pmic
buck1_reg	imx7dea-ucom-kit.dts	/^                        buck1_reg: buck1 {$/;"	l	label:pmic
buck1_reg	imx7dea-ucom-kit_v2.dts	/^                        buck1_reg: buck1 {$/;"	l	label:pmic
buck1_reg	imx7dea-ucom-ptp.dts	/^                        buck1_reg: buck1 {$/;"	l	label:pmic
buck1_reg	s5pv210-aquila.dts	/^				buck1_reg: BUCK1 {$/;"	l	label:i2c_pmic
buck1_reg	s5pv210-goni.dts	/^				buck1_reg: BUCK1 {$/;"	l	label:i2c_pmic
buck23_reg	dra76-evm.dts	/^			buck23_reg: buck23 {$/;"	l	label:lp87565.regulators
buck2_reg	exynos3250-artik5.dtsi	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos3250-monk.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos3250-rinato.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos4210-origen.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos4210-universal_c210.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos4412-itop-scp-core.dtsi	/^			buck2_reg: BUCK2 {$/;"	l	label:s5m8767
buck2_reg	exynos4412-odroid-common.dtsi	/^			buck2_reg: BUCK2 {$/;"	l	label:max77686
buck2_reg	exynos4412-origen.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos4412-trats2.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5250-arndale.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5250-smdk5250.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5250-snow-common.dtsi	/^			buck2_reg: BUCK2 {$/;"	l	label:max77686
buck2_reg	exynos5250-spring.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5410-odroidxu.dts	/^			buck2_reg: BUCK2 {$/;"	l	label:max77802
buck2_reg	exynos5420-arndale-octa.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5420-peach-pit.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5420-smdk5420.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5422-odroidxu3-common.dtsi	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	exynos5800-peach-pi.dts	/^			buck2_reg: BUCK2 {$/;"	l
buck2_reg	imx53-qsb.dts	/^			buck2_reg: buck2 {$/;"	l	label:pmic
buck2_reg	imx53-voipac-dmm-668.dtsi	/^			buck2_reg: buck2 {$/;"	l	label:pmic
buck2_reg	imx7dea-ucom-kit.dts	/^                        buck2_reg: buck2 {$/;"	l	label:pmic
buck2_reg	imx7dea-ucom-kit_v2.dts	/^                        buck2_reg: buck2 {$/;"	l	label:pmic
buck2_reg	imx7dea-ucom-ptp.dts	/^                        buck2_reg: buck2 {$/;"	l	label:pmic
buck2_reg	s5pv210-aquila.dts	/^				buck2_reg: BUCK2 {$/;"	l	label:i2c_pmic
buck2_reg	s5pv210-goni.dts	/^				buck2_reg: BUCK2 {$/;"	l	label:i2c_pmic
buck3_reg	exynos3250-artik5.dtsi	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos3250-monk.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos3250-rinato.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos4210-origen.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos4210-universal_c210.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos4412-itop-scp-core.dtsi	/^			buck3_reg: BUCK3 {$/;"	l	label:s5m8767
buck3_reg	exynos4412-odroid-common.dtsi	/^			buck3_reg: BUCK3 {$/;"	l	label:max77686
buck3_reg	exynos4412-origen.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos4412-trats2.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5250-arndale.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5250-smdk5250.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5250-snow-common.dtsi	/^			buck3_reg: BUCK3 {$/;"	l	label:max77686
buck3_reg	exynos5250-spring.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5410-odroidxu.dts	/^			buck3_reg: BUCK3 {$/;"	l	label:max77802
buck3_reg	exynos5420-arndale-octa.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5420-peach-pit.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5420-smdk5420.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5422-odroidxu3-common.dtsi	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	exynos5800-peach-pi.dts	/^			buck3_reg: BUCK3 {$/;"	l
buck3_reg	imx53-qsb.dts	/^			buck3_reg: buck3 {$/;"	l	label:pmic
buck3_reg	imx53-voipac-dmm-668.dtsi	/^			buck3_reg: buck3 {$/;"	l	label:pmic
buck3_reg	imx7dea-ucom-kit.dts	/^                        buck3_reg: buck3 {$/;"	l	label:pmic
buck3_reg	imx7dea-ucom-kit_v2.dts	/^                        buck3_reg: buck3 {$/;"	l	label:pmic
buck3_reg	imx7dea-ucom-ptp.dts	/^                        buck3_reg: buck3 {$/;"	l	label:pmic
buck3_reg	s5pv210-aquila.dts	/^				buck3_reg: BUCK3 {$/;"	l	label:i2c_pmic
buck3_reg	s5pv210-goni.dts	/^				buck3_reg: BUCK3 {$/;"	l	label:i2c_pmic
buck4_reg	exynos3250-artik5.dtsi	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos3250-monk.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos3250-rinato.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos4210-universal_c210.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos4412-itop-scp-core.dtsi	/^			buck4_reg: BUCK4 {$/;"	l	label:s5m8767
buck4_reg	exynos4412-odroid-common.dtsi	/^			buck4_reg: BUCK4 {$/;"	l	label:max77686
buck4_reg	exynos4412-origen.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos4412-trats2.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5250-arndale.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5250-smdk5250.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5250-snow-common.dtsi	/^			buck4_reg: BUCK4 {$/;"	l	label:max77686
buck4_reg	exynos5250-spring.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5410-odroidxu.dts	/^			buck4_reg: BUCK4 {$/;"	l	label:max77802
buck4_reg	exynos5420-arndale-octa.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5420-peach-pit.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5420-smdk5420.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5422-odroidxu3-common.dtsi	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	exynos5800-peach-pi.dts	/^			buck4_reg: BUCK4 {$/;"	l
buck4_reg	imx53-qsb.dts	/^			buck4_reg: buck4 {$/;"	l	label:pmic
buck4_reg	imx53-voipac-dmm-668.dtsi	/^			buck4_reg: buck4 {$/;"	l	label:pmic
buck4_reg	imx7dea-ucom-kit.dts	/^                        buck4_reg: buck4 {$/;"	l	label:pmic
buck4_reg	imx7dea-ucom-kit_v2.dts	/^                        buck4_reg: buck4 {$/;"	l	label:pmic
buck4_reg	imx7dea-ucom-ptp.dts	/^                        buck4_reg: buck4 {$/;"	l	label:pmic
buck4_reg	s5pv210-aquila.dts	/^				buck4_reg: BUCK4 {$/;"	l	label:i2c_pmic
buck4_reg	s5pv210-goni.dts	/^				buck4_reg: BUCK4 {$/;"	l	label:i2c_pmic
buck5_reg	exynos3250-artik5.dtsi	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos3250-monk.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos3250-rinato.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos4210-origen.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos4412-itop-scp-core.dtsi	/^			buck5_reg: BUCK5 {$/;"	l	label:s5m8767
buck5_reg	exynos4412-odroid-common.dtsi	/^			buck5_reg: BUCK5 {$/;"	l	label:max77686
buck5_reg	exynos4412-origen.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos4412-trats2.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5250-arndale.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5250-smdk5250.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5250-snow-common.dtsi	/^			buck5_reg: BUCK5 {$/;"	l	label:max77686
buck5_reg	exynos5250-spring.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5410-odroidxu.dts	/^			buck5_reg: BUCK5 {$/;"	l	label:max77802
buck5_reg	exynos5420-arndale-octa.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5420-peach-pit.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5420-smdk5420.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5422-odroidxu3-common.dtsi	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	exynos5800-peach-pi.dts	/^			buck5_reg: BUCK5 {$/;"	l
buck5_reg	imx7dea-ucom-kit.dts	/^                        buck5_reg: buck5 {$/;"	l	label:pmic
buck5_reg	imx7dea-ucom-kit_v2.dts	/^                        buck5_reg: buck5 {$/;"	l	label:pmic
buck5_reg	imx7dea-ucom-ptp.dts	/^                        buck5_reg: buck5 {$/;"	l	label:pmic
buck6_reg	exynos4412-itop-scp-core.dtsi	/^			buck6_reg: BUCK6 {$/;"	l	label:s5m8767
buck6_reg	exynos4412-odroid-common.dtsi	/^			buck6_reg: BUCK6 {$/;"	l	label:max77686
buck6_reg	exynos4412-origen.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos4412-trats2.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos5250-snow-common.dtsi	/^			buck6_reg: BUCK6 {$/;"	l	label:max77686
buck6_reg	exynos5250-spring.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos5410-odroidxu.dts	/^			buck6_reg: BUCK6 {$/;"	l	label:max77802
buck6_reg	exynos5420-arndale-octa.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos5420-peach-pit.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos5420-smdk5420.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos5422-odroidxu3-common.dtsi	/^			buck6_reg: BUCK6 {$/;"	l
buck6_reg	exynos5800-peach-pi.dts	/^			buck6_reg: BUCK6 {$/;"	l
buck7_reg	exynos4210-origen.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos4412-itop-scp-core.dtsi	/^			buck7_reg: BUCK7 {$/;"	l	label:s5m8767
buck7_reg	exynos4412-odroid-common.dtsi	/^			buck7_reg: BUCK7 {$/;"	l	label:max77686
buck7_reg	exynos4412-trats2.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos5250-arndale.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos5250-snow-common.dtsi	/^			buck7_reg: BUCK7 {$/;"	l	label:max77686
buck7_reg	exynos5410-odroidxu.dts	/^			buck7_reg: BUCK7 {$/;"	l	label:max77802
buck7_reg	exynos5420-arndale-octa.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos5420-peach-pit.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos5420-smdk5420.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos5422-odroidxu3-common.dtsi	/^			buck7_reg: BUCK7 {$/;"	l
buck7_reg	exynos5800-peach-pi.dts	/^			buck7_reg: BUCK7 {$/;"	l
buck8_reg	exynos4412-itop-scp-core.dtsi	/^			buck8_reg: BUCK8 {$/;"	l	label:s5m8767
buck8_reg	exynos4412-odroid-common.dtsi	/^			buck8_reg: BUCK8 {$/;"	l	label:max77686
buck8_reg	exynos4412-trats2.dts	/^			buck8_reg: BUCK8 {$/;"	l
buck8_reg	exynos5250-arndale.dts	/^			buck8_reg: BUCK8 {$/;"	l
buck8_reg	exynos5250-snow-common.dtsi	/^			buck8_reg: BUCK8 {$/;"	l	label:max77686
buck8_reg	exynos5410-odroidxu.dts	/^			buck8_reg: BUCK8 {$/;"	l	label:max77802
buck8_reg	exynos5420-arndale-octa.dts	/^			buck8_reg: BUCK8 {$/;"	l
buck8_reg	exynos5420-peach-pit.dts	/^			buck8_reg: BUCK8 {$/;"	l
buck8_reg	exynos5420-smdk5420.dts	/^			buck8_reg: BUCK8 {$/;"	l
buck8_reg	exynos5422-odroidxu3-common.dtsi	/^			buck8_reg: BUCK8 {$/;"	l
buck8_reg	exynos5800-peach-pi.dts	/^			buck8_reg: BUCK8 {$/;"	l
buck9_reg	exynos4412-itop-scp-core.dtsi	/^			buck9_reg: BUCK9 {$/;"	l	label:s5m8767
buck9_reg	exynos4412-origen.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos4412-trats2.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5250-arndale.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5250-spring.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5410-odroidxu.dts	/^			buck9_reg: BUCK9 {$/;"	l	label:max77802
buck9_reg	exynos5420-arndale-octa.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5420-peach-pit.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5420-smdk5420.dts	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5422-odroidxu3-common.dtsi	/^			buck9_reg: BUCK9 {$/;"	l
buck9_reg	exynos5800-peach-pi.dts	/^			buck9_reg: BUCK9 {$/;"	l
bus	ep7209.dtsi	/^		bus: bus@80000180 {$/;"	l
bus_acp	exynos4210.dtsi	/^	bus_acp: bus_acp {$/;"	l
bus_acp	exynos4412.dtsi	/^	bus_acp: bus_acp {$/;"	l
bus_acp_opp_table	exynos4210.dtsi	/^	bus_acp_opp_table: opp_table2 {$/;"	l
bus_acp_opp_table	exynos4412.dtsi	/^	bus_acp_opp_table: opp_table2 {$/;"	l
bus_c2c	exynos4412.dtsi	/^	bus_c2c: bus_c2c {$/;"	l
bus_disp1	exynos5420.dtsi	/^		bus_disp1: bus_disp1 {$/;"	l
bus_disp1_fimd	exynos5420.dtsi	/^		bus_disp1_fimd: bus_disp1_fimd {$/;"	l
bus_disp1_fimd_opp_table	exynos5420.dtsi	/^		bus_disp1_fimd_opp_table: opp_table13 {$/;"	l
bus_disp1_opp_table	exynos5420.dtsi	/^		bus_disp1_opp_table: opp_table14 {$/;"	l
bus_display	exynos4210.dtsi	/^	bus_display: bus_display {$/;"	l
bus_display	exynos4412.dtsi	/^	bus_display: bus_display {$/;"	l
bus_display_opp_table	exynos4210.dtsi	/^	bus_display_opp_table: opp_table5 {$/;"	l
bus_display_opp_table	exynos4412.dtsi	/^	bus_display_opp_table: opp_table4 {$/;"	l
bus_dmc	exynos3250.dtsi	/^		bus_dmc: bus_dmc {$/;"	l
bus_dmc	exynos4210.dtsi	/^	bus_dmc: bus_dmc {$/;"	l
bus_dmc	exynos4412.dtsi	/^	bus_dmc: bus_dmc {$/;"	l
bus_dmc_opp_table	exynos3250.dtsi	/^		bus_dmc_opp_table: opp_table1 {$/;"	l
bus_dmc_opp_table	exynos4210.dtsi	/^	bus_dmc_opp_table: opp_table1 {$/;"	l
bus_dmc_opp_table	exynos4412.dtsi	/^	bus_dmc_opp_table: opp_table1 {$/;"	l
bus_fsys	exynos3250.dtsi	/^		bus_fsys: bus_fsys {$/;"	l
bus_fsys	exynos4210.dtsi	/^	bus_fsys: bus_fsys {$/;"	l
bus_fsys	exynos4412.dtsi	/^	bus_fsys: bus_fsys {$/;"	l
bus_fsys	exynos5420.dtsi	/^		bus_fsys: bus_fsys {$/;"	l
bus_fsys2	exynos5420.dtsi	/^		bus_fsys2: bus_fsys2 {$/;"	l
bus_fsys2_opp_table	exynos5420.dtsi	/^		bus_fsys2_opp_table: opp_table5 {$/;"	l
bus_fsys_apb	exynos5420.dtsi	/^		bus_fsys_apb: bus_fsys_apb {$/;"	l
bus_fsys_apb_opp_table	exynos5420.dtsi	/^		bus_fsys_apb_opp_table: opp_table4 {$/;"	l
bus_fsys_opp_table	exynos4210.dtsi	/^	bus_fsys_opp_table: opp_table4 {$/;"	l
bus_fsys_opp_table	exynos4412.dtsi	/^	bus_fsys_opp_table: opp_table5 {$/;"	l
bus_g2d	exynos5420.dtsi	/^		bus_g2d: bus_g2d {$/;"	l
bus_g2d_acp	exynos5420.dtsi	/^		bus_g2d_acp: bus_g2d_acp {$/;"	l
bus_g2d_acp_opp_table	exynos5420.dtsi	/^		bus_g2d_acp_opp_table: opp_table10 {$/;"	l
bus_g2d_opp_table	exynos5420.dtsi	/^		bus_g2d_opp_table: opp_table9 {$/;"	l
bus_gen	exynos5420.dtsi	/^		bus_gen: bus_gen {$/;"	l
bus_gen_opp_table	exynos5420.dtsi	/^		bus_gen_opp_table: opp_table7 {$/;"	l
bus_gscl_opp_table	exynos5420.dtsi	/^		bus_gscl_opp_table: opp_table15 {$/;"	l
bus_gscl_scaler	exynos5420.dtsi	/^		bus_gscl_scaler: bus_gscl_scaler {$/;"	l
bus_isp	exynos3250.dtsi	/^		bus_isp: bus_isp {$/;"	l
bus_isp_opp_table	exynos3250.dtsi	/^		bus_isp_opp_table: opp_table4 {$/;"	l
bus_jpeg	exynos5420.dtsi	/^		bus_jpeg: bus_jpeg {$/;"	l
bus_jpeg_apb	exynos5420.dtsi	/^		bus_jpeg_apb: bus_jpeg_apb {$/;"	l
bus_jpeg_apb_opp_table	exynos5420.dtsi	/^		bus_jpeg_apb_opp_table: opp_table12 {$/;"	l
bus_jpeg_opp_table	exynos5420.dtsi	/^		bus_jpeg_opp_table: opp_table11 {$/;"	l
bus_lcd0	exynos3250.dtsi	/^		bus_lcd0: bus_lcd0 {$/;"	l
bus_lcd0	exynos4210.dtsi	/^	bus_lcd0: bus_lcd0 {$/;"	l
bus_leftbus	exynos3250.dtsi	/^		bus_leftbus: bus_leftbus {$/;"	l
bus_leftbus	exynos4210.dtsi	/^	bus_leftbus: bus_leftbus {$/;"	l
bus_leftbus	exynos4412.dtsi	/^	bus_leftbus: bus_leftbus {$/;"	l
bus_leftbus_opp_table	exynos3250.dtsi	/^		bus_leftbus_opp_table: opp_table2 {$/;"	l
bus_leftbus_opp_table	exynos4210.dtsi	/^	bus_leftbus_opp_table: opp_table6 {$/;"	l
bus_leftbus_opp_table	exynos4412.dtsi	/^	bus_leftbus_opp_table: opp_table3 {$/;"	l
bus_mcuisp	exynos3250.dtsi	/^		bus_mcuisp: bus_mcuisp {$/;"	l
bus_mcuisp_opp_table	exynos3250.dtsi	/^		bus_mcuisp_opp_table: opp_table3 {$/;"	l
bus_mfc	exynos3250.dtsi	/^		bus_mfc: bus_mfc {$/;"	l
bus_mfc	exynos4210.dtsi	/^	bus_mfc: bus_mfc {$/;"	l
bus_mfc	exynos4412.dtsi	/^	bus_mfc: bus_mfc {$/;"	l
bus_mfc	exynos5420.dtsi	/^		bus_mfc: bus_mfc {$/;"	l
bus_mfc_opp_table	exynos5420.dtsi	/^		bus_mfc_opp_table: opp_table6 {$/;"	l
bus_mscl	exynos5420.dtsi	/^		bus_mscl: bus_mscl {$/;"	l
bus_mscl_opp_table	exynos5420.dtsi	/^		bus_mscl_opp_table: opp_table16 {$/;"	l
bus_noc	exynos5420.dtsi	/^		bus_noc: bus_noc {$/;"	l
bus_noc_opp_table	exynos5420.dtsi	/^		bus_noc_opp_table: opp_table3 {$/;"	l
bus_peri	exynos4210.dtsi	/^	bus_peri: bus_peri {$/;"	l
bus_peri	exynos4412.dtsi	/^	bus_peri: bus_peri {$/;"	l
bus_peri	exynos5420.dtsi	/^		bus_peri: bus_peri {$/;"	l
bus_peri_opp_table	exynos4210.dtsi	/^	bus_peri_opp_table: opp_table3 {$/;"	l
bus_peri_opp_table	exynos4412.dtsi	/^	bus_peri_opp_table: opp_table6 {$/;"	l
bus_peri_opp_table	exynos5420.dtsi	/^		bus_peri_opp_table: opp_table8 {$/;"	l
bus_peril	exynos3250.dtsi	/^		bus_peril: bus_peril {$/;"	l
bus_peril_opp_table	exynos3250.dtsi	/^		bus_peril_opp_table: opp_table5 {$/;"	l
bus_rightbus	exynos3250.dtsi	/^		bus_rightbus: bus_rightbus {$/;"	l
bus_rightbus	exynos4210.dtsi	/^	bus_rightbus: bus_rightbus {$/;"	l
bus_rightbus	exynos4412.dtsi	/^	bus_rightbus: bus_rightbus {$/;"	l
bus_wcore	exynos5420.dtsi	/^		bus_wcore: bus_wcore {$/;"	l
bus_wcore_opp_table	exynos5420.dtsi	/^		bus_wcore_opp_table: opp_table2 {$/;"	l
busfreq	imx6q.dtsi	/^		busfreq: busfreq {$/;"	l
button_bias	da850-lego-ev3.dts	/^	button_bias: button-bias-groups {$/;"	l
button_pins	da850-lego-ev3.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-alto35-common.dtsi	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-chestnut43.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-gallop43.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-palo35.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-palo43.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-storm-chestnut43.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-storm-gallop43.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-storm-palo35.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-overo-storm-palo43.dts	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap3-pandora-common.dtsi	/^	button_pins: pinmux_button_pins {$/;"	l
button_pins	omap4-duovero-parlor.dts	/^	button_pins: pinmux_button_pins {$/;"	l
buttons	am335x-moxa-uc-8100-me-t.dts	/^	buttons: push_button {$/;"	l
buttons	am335x-pepper.dts	/^	buttons: user_buttons {$/;"	l
c0_can_pmx0	atlas7.dtsi	/^			c0_can_pmx0: c0_can@0 {$/;"	l	label:pinctrl
c0_can_pmx1	atlas7.dtsi	/^			c0_can_pmx1: c0_can@1 {$/;"	l	label:pinctrl
c1_can_pmx0	atlas7.dtsi	/^			c1_can_pmx0: c1_can@0 {$/;"	l	label:pinctrl
c1_can_pmx1	atlas7.dtsi	/^			c1_can_pmx1: c1_can@1 {$/;"	l	label:pinctrl
c1_can_pmx2	atlas7.dtsi	/^			c1_can_pmx2: c1_can@2 {$/;"	l	label:pinctrl
c2c_bus	exynos4412-pinctrl.dtsi	/^		c2c_bus: c2c-bus {$/;"	l	label:pinctrl_3
c2c_fclk	omap54xx-clocks.dtsi	/^	c2c_fclk: c2c_fclk {$/;"	l
c2c_iclk	omap54xx-clocks.dtsi	/^	c2c_iclk: c2c_iclk {$/;"	l
c2c_rxd	exynos5250-pinctrl.dtsi	/^	c2c_rxd: c2c-rxd {$/;"	l
c2c_txd	exynos5250-pinctrl.dtsi	/^	c2c_txd: c2c-txd {$/;"	l
c32ki	emev2.dtsi	/^		c32ki: c32ki {$/;"	l
c_can_trnsvr_pmx	atlas7.dtsi	/^			c_can_trnsvr_pmx: c_can_trnsvr@0 {$/;"	l	label:pinctrl
ca_audio_lpc_pmx	atlas7.dtsi	/^			ca_audio_lpc_pmx: ca_audio_lpc@0 {$/;"	l	label:pinctrl
ca_bt_lpc_pmx	atlas7.dtsi	/^			ca_bt_lpc_pmx: ca_bt_lpc@0 {$/;"	l	label:pinctrl
ca_coex_pmx	atlas7.dtsi	/^			ca_coex_pmx: ca_coex@0 {$/;"	l	label:pinctrl
ca_curator_lpc_pmx	atlas7.dtsi	/^			ca_curator_lpc_pmx: ca_curator_lpc@0 {$/;"	l	label:pinctrl
ca_funnel_in_port0	imx7s.dtsi	/^					ca_funnel_in_port0: endpoint {$/;"	l	label:ca_funnel_ports
ca_funnel_in_port1	imx7d.dtsi	/^		ca_funnel_in_port1: endpoint {$/;"	l
ca_funnel_out_port0	imx7s.dtsi	/^					ca_funnel_out_port0: endpoint {$/;"	l
ca_funnel_ports	imx7s.dtsi	/^			ca_funnel_ports: ports {$/;"	l
ca_pcm_debug_pmx	atlas7.dtsi	/^			ca_pcm_debug_pmx: ca_pcm_debug@0 {$/;"	l	label:pinctrl
ca_pio_pmx	atlas7.dtsi	/^			ca_pio_pmx: ca_pio@0 {$/;"	l	label:pinctrl
ca_sdio_debug_pmx	atlas7.dtsi	/^			ca_sdio_debug_pmx: ca_sdio_debug@0 {$/;"	l	label:pinctrl
ca_spi_pmx	atlas7.dtsi	/^			ca_spi_pmx: ca_spi@0 {$/;"	l	label:pinctrl
ca_trb_pmx	atlas7.dtsi	/^			ca_trb_pmx: ca_trb@0 {$/;"	l	label:pinctrl
ca_uart_debug_pmx	atlas7.dtsi	/^			ca_uart_debug_pmx: ca_uart_debug@0 {$/;"	l	label:pinctrl
caam_sm	imx6qdl.dtsi	/^		caam_sm: caam-sm@00100000 {$/;"	l
caam_sm	imx6sx.dtsi	/^		caam_sm: caam-sm@00100000 {$/;"	l
caam_sm	imx6ul.dtsi	/^		caam_sm: caam-sm@00100000 {$/;"	l
caam_sm	imx7d.dtsi	/^		caam_sm: caam-sm@00100000 {$/;"	l
caam_sm	imx7ulp.dtsi	/^	caam_sm: caam-sm@26000000 {$/;"	l
caam_snvs	imx6qdl.dtsi	/^			caam_snvs: caam-snvs@020cc000 {$/;"	l
caam_snvs	imx6sx.dtsi	/^			caam_snvs: caam-snvs@020cc000 {$/;"	l
caam_snvs	imx6ul.dtsi	/^			caam_snvs: caam-snvs@020cc000 {$/;"	l
caam_snvs	imx7d.dtsi	/^	caam_snvs: caam-snvs@30370000 {$/;"	l
cal_data	kirkwood-dir665.dts	/^				cal_data: partition@fc0000 {$/;"	l
cam1	omap3-n900.dts	/^	cam1: camera@3e {$/;"	l
cam_1v8_reg	tegra30-cardhu.dtsi	/^		cam_1v8_reg: regulator@1 {$/;"	l
cam_af_28v_reg	exynos4210-trats.dts	/^		cam_af_28v_reg: regulator-2 {$/;"	l
cam_af_reg	exynos4412-trats2.dts	/^		cam_af_reg: voltage-regulator-3 {$/;"	l
cam_bayrgb_bus	exynos5250-pinctrl.dtsi	/^	cam_bayrgb_bus: cam-bayrgb-bus {$/;"	l
cam_bayrgb_bus	exynos5420-pinctrl.dtsi	/^	cam_bayrgb_bus: cam-bayrgb-bus {$/;"	l
cam_clkdm	omap34xx-omap36xx-clocks.dtsi	/^	cam_clkdm: cam_clkdm {$/;"	l
cam_fck	omap24xx-clocks.dtsi	/^	cam_fck: cam_fck@200 {$/;"	l
cam_field	s3c64xx-pinctrl.dtsi	/^	cam_field: cam-field {$/;"	l
cam_gpio_a	exynos5250-pinctrl.dtsi	/^	cam_gpio_a: cam-gpio-a {$/;"	l
cam_gpio_a	exynos5260-pinctrl.dtsi	/^	cam_gpio_a: cam-gpio-a {$/;"	l
cam_gpio_a	exynos5420-pinctrl.dtsi	/^	cam_gpio_a: cam-gpio-a {$/;"	l
cam_gpio_b	exynos5250-pinctrl.dtsi	/^	cam_gpio_b: cam-gpio-b {$/;"	l
cam_gpio_b	exynos5260-pinctrl.dtsi	/^	cam_gpio_b: cam-gpio-b {$/;"	l
cam_gpio_b	exynos5420-pinctrl.dtsi	/^	cam_gpio_b: cam-gpio-b {$/;"	l
cam_i2c0_bus	exynos5250-pinctrl.dtsi	/^	cam_i2c0_bus: cam-i2c0-bus {$/;"	l
cam_i2c0_bus	exynos5260-pinctrl.dtsi	/^	cam_i2c0_bus: cam-i2c0-bus {$/;"	l
cam_i2c0_bus	exynos5420-pinctrl.dtsi	/^	cam_i2c0_bus: cam-i2c0-bus {$/;"	l
cam_i2c1_bus	exynos5250-pinctrl.dtsi	/^	cam_i2c1_bus: cam-i2c1-bus {$/;"	l
cam_i2c1_bus	exynos5260-pinctrl.dtsi	/^	cam_i2c1_bus: cam-i2c1-bus {$/;"	l
cam_i2c1_bus	exynos5420-pinctrl.dtsi	/^	cam_i2c1_bus: cam-i2c1-bus {$/;"	l
cam_i2c2_bus	exynos5250-pinctrl.dtsi	/^	cam_i2c2_bus: cam-i2c2-bus {$/;"	l
cam_i2c2_bus	exynos5420-pinctrl.dtsi	/^	cam_i2c2_bus: cam-i2c2-bus {$/;"	l
cam_ick	omap24xx-clocks.dtsi	/^	cam_ick: cam_ick@210 {$/;"	l
cam_ick	omap34xx-omap36xx-clocks.dtsi	/^	cam_ick: cam_ick@f10 {$/;"	l
cam_io_12v_reg	exynos4210-trats.dts	/^		cam_io_12v_reg: regulator-4 {$/;"	l
cam_io_en_reg	exynos4210-trats.dts	/^		cam_io_en_reg: regulator-3 {$/;"	l
cam_io_reg	exynos4412-trats2.dts	/^		cam_io_reg: voltage-regulator-1 {$/;"	l
cam_mclk	omap34xx-omap36xx-clocks.dtsi	/^	cam_mclk: cam_mclk@f00 {$/;"	l
cam_port	s3c64xx-pinctrl.dtsi	/^	cam_port: cam-port {$/;"	l
cam_port_a	exynos5250-pinctrl.dtsi	/^	cam_port_a: cam-port-a {$/;"	l
cam_port_a_clk_active	exynos4210-pinctrl.dtsi	/^		cam_port_a_clk_active: cam-port-a-clk-active {$/;"	l
cam_port_a_clk_active	exynos4412-pinctrl.dtsi	/^		cam_port_a_clk_active: cam-port-a-clk-active {$/;"	l	label:pinctrl_0
cam_port_a_clk_active	s5pv210-pinctrl.dtsi	/^	cam_port_a_clk_active: cam-port-a-clk-active {$/;"	l
cam_port_a_clk_idle	exynos4210-pinctrl.dtsi	/^		cam_port_a_clk_idle: cam-port-a-clk-idle {$/;"	l
cam_port_a_clk_idle	exynos4412-pinctrl.dtsi	/^		cam_port_a_clk_idle: cam-port-a-clk-idle {$/;"	l	label:pinctrl_0
cam_port_a_clk_idle	s5pv210-pinctrl.dtsi	/^	cam_port_a_clk_idle: cam-port-a-clk-idle {$/;"	l
cam_port_a_io	exynos4210-pinctrl.dtsi	/^		cam_port_a_io: cam-port-a-io {$/;"	l
cam_port_a_io	exynos4412-pinctrl.dtsi	/^		cam_port_a_io: cam-port-a-io {$/;"	l	label:pinctrl_0
cam_port_a_io	s5pv210-pinctrl.dtsi	/^	cam_port_a_io: cam-port-a-io {$/;"	l
cam_port_b_clk_active	exynos3250-pinctrl.dtsi	/^	cam_port_b_clk_active: cam-port-b-clk-active {$/;"	l
cam_port_b_clk_active	exynos4412-pinctrl.dtsi	/^		cam_port_b_clk_active: cam-port-b-clk-active {$/;"	l	label:pinctrl_1
cam_port_b_clk_active	s5pv210-pinctrl.dtsi	/^	cam_port_b_clk_active: cam-port-b-clk-active {$/;"	l
cam_port_b_clk_idle	exynos3250-pinctrl.dtsi	/^	cam_port_b_clk_idle: cam-port-b-clk-idle {$/;"	l
cam_port_b_clk_idle	exynos4412-pinctrl.dtsi	/^		cam_port_b_clk_idle: cam-port-b-clk-idle {$/;"	l	label:pinctrl_1
cam_port_b_clk_idle	s5pv210-pinctrl.dtsi	/^	cam_port_b_clk_idle: cam-port-b-clk-idle {$/;"	l
cam_port_b_io	exynos3250-pinctrl.dtsi	/^	cam_port_b_io: cam-port-b-io {$/;"	l
cam_port_b_io	exynos4412-pinctrl.dtsi	/^		cam_port_b_io: cam-port-b-io {$/;"	l	label:pinctrl_1
cam_port_b_io	s5pv210-pinctrl.dtsi	/^	cam_port_b_io: cam-port-b-io {$/;"	l
cam_rst	s3c64xx-pinctrl.dtsi	/^	cam_rst: cam-rst {$/;"	l
cam_spi0_bus	exynos5250-pinctrl.dtsi	/^	cam_spi0_bus: cam-spi0-bus {$/;"	l
cam_spi0_bus	exynos5260-pinctrl.dtsi	/^	cam_spi0_bus: cam-spi0-bus {$/;"	l
cam_spi0_bus	exynos5420-pinctrl.dtsi	/^	cam_spi0_bus: cam-spi0-bus {$/;"	l
cam_spi1_bus	exynos5250-pinctrl.dtsi	/^	cam_spi1_bus: cam-spi1-bus {$/;"	l
cam_spi1_bus	exynos5260-pinctrl.dtsi	/^	cam_spi1_bus: cam-spi1-bus {$/;"	l
cam_spi1_bus	exynos5420-pinctrl.dtsi	/^	cam_spi1_bus: cam-spi1-bus {$/;"	l
camera	exynos4412-itop-elite.dts	/^	camera: camera {$/;"	l
camera	exynos4412-trats2.dts	/^	camera: camera {$/;"	l
camera	imx53-smd.dts	/^	camera: ov5642@3c {$/;"	l
camera	s5pv210.dtsi	/^		camera: camera {$/;"	l
camera_pins	omap3-n900.dts	/^	camera_pins: pinmux_camera {$/;"	l
camgpio	imx27-phytec-phycore-rdk.dts	/^	camgpio: pca9536@41 {$/;"	l
cami2c	tegra30-apalis-eval.dts	/^	cami2c: i2c@7000c500 {$/;"	l
camisp_breg	exynos4210-trats.dts	/^			camisp_breg: BUCK4 {$/;"	l
camldo1_reg	bcm28155-ap.dts	/^		camldo1_reg: camldo1 {$/;"	l
camldo1_reg	bcm59056.dtsi	/^		camldo1_reg: camldo1 {$/;"	l
camldo2_reg	bcm59056.dtsi	/^		camldo2_reg: camldo2 {$/;"	l
camsensor_reg	exynos4210-trats.dts	/^			camsensor_reg: LDO16 {$/;"	l
can	at91sam9263.dtsi	/^			can: can@fffac000 {$/;"	l
can0	at91-sama5d27_som1_ek.dts	/^			can0: can@f8054000 {$/;"	l
can0	at91-sama5d2_xplained.dts	/^			can0: can@f8054000 {$/;"	l
can0	at91-sama5d3_xplained.dts	/^			can0: can@f000c000 {$/;"	l
can0	at91-sama5d4_ma5d4.dtsi	/^				can0: can@0 {$/;"	l	label:spi1
can0	at91sam9x5_can.dtsi	/^			can0: can@f8000000 {$/;"	l
can0	imx28-apf28dev.dts	/^			can0: can@80032000 {$/;"	l
can0	imx28-evk.dts	/^			can0: can@80032000 {$/;"	l
can0	imx28-m28evk.dts	/^			can0: can@80032000 {$/;"	l
can0	imx28.dtsi	/^			can0: can@80032000 {$/;"	l
can0	imx51-eukrea-mbimxsd51-baseboard.dts	/^	can0: can@0 {$/;"	l
can0	lpc18xx.dtsi	/^		can0: can@400e2000 {$/;"	l
can0	r8a7790.dtsi	/^	can0: can@e6e80000 {$/;"	l
can0	r8a7791.dtsi	/^	can0: can@e6e80000 {$/;"	l
can0	r8a7792.dtsi	/^		can0: can@e6e80000 {$/;"	l
can0	r8a7793.dtsi	/^	can0: can@e6e80000 {$/;"	l
can0	r8a7794.dtsi	/^	can0: can@e6e80000 {$/;"	l
can0	sama5d2.dtsi	/^			can0: can@f8054000 {$/;"	l
can0	sama5d34ek.dts	/^			can0: can@f000c000 {$/;"	l
can0	sama5d35ek.dts	/^			can0: can@f000c000 {$/;"	l
can0	sama5d36ek.dts	/^			can0: can@f000c000 {$/;"	l
can0	sama5d36ek_cmp.dts	/^			can0: can@f000c000 {$/;"	l
can0	sama5d3_can.dtsi	/^			can0: can@f000c000 {$/;"	l
can0	socfpga.dtsi	/^		can0: can@ffc00000 {$/;"	l
can0	sun4i-a10.dtsi	/^		can0: can@01c2bc00 {$/;"	l
can0	sun7i-a20.dtsi	/^		can0: can@01c2bc00 {$/;"	l
can0	tegra30-colibri-eval-v3.dts	/^		can0: can@0 {$/;"	l
can0	vfxxx.dtsi	/^			can0: flexcan@40020000 {$/;"	l	label:aips0
can0	zynq-7000.dtsi	/^		can0: can@e0008000 {$/;"	l	label:amba
can0_clk	at91sam9x5_can.dtsi	/^					can0_clk: can0_clk {$/;"	l	label:pmc
can0_clk	sama5d2.dtsi	/^					can0_clk: can0_clk {$/;"	l
can0_clk	sama5d3_can.dtsi	/^					can0_clk: can0_clk {$/;"	l	label:pmc
can0_clk	socfpga.dtsi	/^					can0_clk: can0_clk {$/;"	l
can0_gclk	sama5d2.dtsi	/^					can0_gclk: can0_gclk {$/;"	l
can0_pins	r8a7791-porter.dts	/^	can0_pins: can0 {$/;"	l
can0_pins	r8a7792-blanche.dts	/^	can0_pins: can0 {$/;"	l
can0_pins	r8a7792-wheat.dts	/^	can0_pins: can0 {$/;"	l
can0_pins_a	imx28.dtsi	/^				can0_pins_a: can0@0 {$/;"	l	label:pinctrl
can0_pins_a	sun4i-a10.dtsi	/^			can0_pins_a: can0@0 {$/;"	l	label:pio
can0_pins_a	sun7i-a20.dtsi	/^			can0_pins_a: can0@0 {$/;"	l	label:pio
can1	at91-sama5d27_som1_ek.dts	/^			can1: can@fc050000 {$/;"	l
can1	at91-sama5d2_xplained.dts	/^			can1: can@fc050000 {$/;"	l
can1	at91-sama5d4_ma5d4.dtsi	/^				can1: can@1 {$/;"	l	label:spi1
can1	at91sam9x5_can.dtsi	/^			can1: can@f8004000 {$/;"	l
can1	imx25.dtsi	/^			can1: can@43f88000 {$/;"	l
can1	imx28-evk.dts	/^			can1: can@80034000 {$/;"	l
can1	imx28-m28evk.dts	/^			can1: can@80034000 {$/;"	l
can1	imx28.dtsi	/^			can1: can@80034000 {$/;"	l
can1	imx35.dtsi	/^			can1: can@53fe4000 {$/;"	l	label:aips2
can1	imx53.dtsi	/^			can1: can@53fc8000 {$/;"	l
can1	imx6qdl.dtsi	/^			can1: flexcan@02090000 {$/;"	l
can1	imx6ul.dtsi	/^			can1: flexcan@02090000 {$/;"	l
can1	lpc18xx.dtsi	/^		can1: can@400a4000 {$/;"	l
can1	r8a7790.dtsi	/^	can1: can@e6e88000 {$/;"	l
can1	r8a7791.dtsi	/^	can1: can@e6e88000 {$/;"	l
can1	r8a7792.dtsi	/^		can1: can@e6e88000 {$/;"	l
can1	r8a7793.dtsi	/^	can1: can@e6e88000 {$/;"	l
can1	r8a7794.dtsi	/^	can1: can@e6e88000 {$/;"	l
can1	sama5d2.dtsi	/^			can1: can@fc050000 {$/;"	l
can1	sama5d3_can.dtsi	/^			can1: can@f8010000 {$/;"	l
can1	socfpga.dtsi	/^		can1: can@ffc01000 {$/;"	l
can1	vfxxx.dtsi	/^			can1: flexcan@400d4000 {$/;"	l	label:aips1
can1	zynq-7000.dtsi	/^		can1: can@e0009000 {$/;"	l	label:amba
can1_clk	at91sam9x5_can.dtsi	/^					can1_clk: can1_clk {$/;"	l	label:pmc
can1_clk	sama5d2.dtsi	/^					can1_clk: can1_clk {$/;"	l
can1_clk	sama5d3_can.dtsi	/^					can1_clk: can1_clk {$/;"	l	label:pmc
can1_clk	socfpga.dtsi	/^					can1_clk: can1_clk {$/;"	l
can1_gclk	sama5d2.dtsi	/^					can1_gclk: can1_gclk {$/;"	l
can1_pins	r8a7792-wheat.dts	/^	can1_pins: can1 {$/;"	l
can1_pins_a	imx28.dtsi	/^				can1_pins_a: can1@0 {$/;"	l	label:pinctrl
can2	imx25.dtsi	/^			can2: can@43f8c000 {$/;"	l
can2	imx35.dtsi	/^			can2: can@53fe8000 {$/;"	l	label:aips2
can2	imx53.dtsi	/^			can2: can@53fcc000 {$/;"	l
can2	imx6qdl.dtsi	/^			can2: flexcan@02094000 {$/;"	l
can2	imx6ul.dtsi	/^			can2: flexcan@02094000 {$/;"	l
can_clk	at91sam9263.dtsi	/^					can_clk: can_clk {$/;"	l
can_clk	r8a7790.dtsi	/^		can_clk: can {$/;"	l
can_clk	r8a7791.dtsi	/^		can_clk: can {$/;"	l
can_clk	r8a7792.dtsi	/^	can_clk: can {$/;"	l
can_clk	r8a7793.dtsi	/^		can_clk: can {$/;"	l
can_clk	r8a7794.dtsi	/^		can_clk: can {$/;"	l
cape0_data	am335x-bone-common.dtsi	/^		cape0_data: cape_data@0 {$/;"	l	label:cape_eeprom0
cape1_data	am335x-bone-common.dtsi	/^		cape1_data: cape_data@0 {$/;"	l	label:cape_eeprom1
cape2_data	am335x-bone-common.dtsi	/^		cape2_data: cape_data@0 {$/;"	l	label:cape_eeprom2
cape3_data	am335x-bone-common.dtsi	/^		cape3_data: cape_data@0 {$/;"	l	label:cape_eeprom3
cape_eeprom0	am335x-bone-common.dtsi	/^	cape_eeprom0: cape_eeprom0@54 {$/;"	l
cape_eeprom1	am335x-bone-common.dtsi	/^	cape_eeprom1: cape_eeprom1@55 {$/;"	l
cape_eeprom2	am335x-bone-common.dtsi	/^	cape_eeprom2: cape_eeprom2@56 {$/;"	l
cape_eeprom3	am335x-bone-common.dtsi	/^	cape_eeprom3: cape_eeprom3@57 {$/;"	l
car	atlas7.dtsi	/^			car: clock-controller@18620000 {$/;"	l
card_detect	qcom-apq8064-arrow-sd-600eval-pins.dtsi	/^	card_detect: card-detect {$/;"	l
card_detect	qcom-apq8064-cm-qs600.dts	/^			card_detect: card_detect {$/;"	l
card_detect	qcom-apq8064-ifc6410.dts	/^			card_detect: card_detect {$/;"	l
catb_clk	sama5d4.dtsi	/^					catb_clk: catb_clk {$/;"	l
cb_gpio_pins	am335x-pcm-953.dtsi	/^	cb_gpio_pins: pinmux_cb_gpio {$/;"	l
cb_intosc_hs_div2_clk	socfpga_arria10.dtsi	/^					cb_intosc_hs_div2_clk: cb_intosc_hs_div2_clk {$/;"	l
cb_intosc_ls_clk	socfpga_arria10.dtsi	/^					cb_intosc_ls_clk: cb_intosc_ls_clk {$/;"	l
cbus	meson.dtsi	/^		cbus: cbus@c1100000 {$/;"	l
ccbtimer0	bcm-nsp.dtsi	/^		ccbtimer0: timer@34000 {$/;"	l
ccbtimer1	bcm-nsp.dtsi	/^		ccbtimer1: timer@35000 {$/;"	l
ccdc_ep	logicpd-torpedo-37xx-devkit.dts	/^			ccdc_ep: endpoint {$/;"	l
cci	exynos5260.dtsi	/^		cci: cci@10F00000 {$/;"	l	label:soc
cci	exynos5420.dtsi	/^		cci: cci@10d20000 {$/;"	l
cci_control0	exynos5260.dtsi	/^			cci_control0: slave-if@4000 {$/;"	l	label:soc.cci
cci_control0	exynos5420.dtsi	/^			cci_control0: slave-if@4000 {$/;"	l	label:cci
cci_control1	exynos5260.dtsi	/^			cci_control1: slave-if@5000 {$/;"	l	label:soc.cci
cci_control1	exynos5420.dtsi	/^			cci_control1: slave-if@5000 {$/;"	l	label:cci
cci_control1	vexpress-v2p-ca15_a7.dts	/^		cci_control1: slave-if@4000 {$/;"	l
cci_control2	vexpress-v2p-ca15_a7.dts	/^		cci_control2: slave-if@5000 {$/;"	l
ccu	sun5i.dtsi	/^		ccu: clock@01c20000 {$/;"	l
ccu	sun6i-a31.dtsi	/^		ccu: clock@01c20000 {$/;"	l
ccu	sun8i-a23-a33.dtsi	/^		ccu: clock@01c20000 {$/;"	l
ccu	sun8i-a83t.dtsi	/^		ccu: clock@1c20000 {$/;"	l
ccu	sun8i-v3s.dtsi	/^		ccu: clock@01c20000 {$/;"	l
ccu	sun9i-a80.dtsi	/^		ccu: clock@06000000 {$/;"	l
ccu	sunxi-h3-h5.dtsi	/^		ccu: clock@01c20000 {$/;"	l
ccu1	lpc18xx.dtsi	/^		ccu1: clock-controller@40051000 {$/;"	l
ccu2	lpc18xx.dtsi	/^		ccu2: clock-controller@40052000 {$/;"	l
cd_default_mode	ste-nomadik-s8815.dts	/^			cd_default_mode: cd_default {$/;"	l
cdc	bcm23550.dtsi	/^		cdc: cdc@1b0e000 {$/;"	l
cec	stm32f746.dtsi	/^		cec: cec@40006c00 {$/;"	l
cec_clock	r8a7791-koelsch.dts	/^	cec_clock: cec-clock {$/;"	l
cec_pins_a	stm32f746.dtsi	/^			cec_pins_a: cec@0 {$/;"	l
cefuse_fck	am33xx-clocks.dtsi	/^	cefuse_fck: cefuse_fck@a20 {$/;"	l
cesa	armada-370.dtsi	/^			cesa: crypto@90000 {$/;"	l
cesa	armada-375.dtsi	/^			cesa: crypto@90000 {$/;"	l
cesa	armada-38x.dtsi	/^			cesa: crypto@90000 {$/;"	l
cesa	armada-xp.dtsi	/^			cesa: crypto@90000 {$/;"	l
cesa	kirkwood.dtsi	/^		cesa: crypto@30000 {$/;"	l
cesa	orion5x.dtsi	/^			cesa: crypto@90000 {$/;"	l
cfg_clk	socfpga.dtsi	/^					cfg_clk: cfg_clk {$/;"	l
cfg_h2f_usr0_clk	socfpga.dtsi	/^						cfg_h2f_usr0_clk: cfg_h2f_usr0_clk@5c {$/;"	l	label:main_pll
cfgchip	da850.dtsi	/^		cfgchip: chip-controller@1417c {$/;"	l
cfgclk	mps2.dtsi	/^	cfgclk: clk-cfg {$/;"	l
cgu	lpc18xx.dtsi	/^		cgu: clock-controller@40050000 {$/;"	l
charge_pump_5v0_reg	tegra30-apalis.dtsi	/^		charge_pump_5v0_reg: regulator@103 {$/;"	l
charge_pump_5v0_reg	tegra30-colibri.dtsi	/^		charge_pump_5v0_reg: regulator@103 {$/;"	l
chargepump_5v_reg	tegra30-beaver.dts	/^		chargepump_5v_reg: regulator@1 {$/;"	l
charger	tegra114-dalmore.dts	/^			charger: charger {$/;"	l
charger	tegra124-nyan.dtsi	/^				charger: bq24735@9 {$/;"	l	label:cros_ec
charger	tegra124-venice2.dts	/^				charger: bq24735@9 {$/;"	l	label:cros_ec
charger	twl4030.dtsi	/^	charger: bci {$/;"	l
charger_reg	exynos3250-monk.dts	/^				charger_reg: CHARGER {$/;"	l	label:i2c_max77836.max77836
charger_reg	exynos3250-rinato.dts	/^				charger_reg: CHARGER {$/;"	l	label:i2c_max77836.max77836
charger_reg	exynos4412-trats2.dts	/^				charger_reg: CHARGER {$/;"	l	label:i2c_max77693
charlcd	arm-realview-eb.dtsi	/^		charlcd: fpga_charlcd: charlcd@10008000 {$/;"	l
chg_otg	qcom-pm8941.dtsi	/^			chg_otg: otg-vbus { };$/;"	l	label:smbb
chip	berlin2.dtsi	/^		chip: chip-control@ea0000 {$/;"	l
chip	berlin2cd.dtsi	/^		chip: chip-control@ea0000 {$/;"	l
chip	berlin2q.dtsi	/^		chip: chip-control@ea0000 {$/;"	l
chip_clk	berlin2.dtsi	/^			chip_clk: clock {$/;"	l	label:chip
chip_clk	berlin2cd.dtsi	/^			chip_clk: clock {$/;"	l	label:chip
chip_clk	berlin2q.dtsi	/^			chip_clk: clock {$/;"	l	label:chip
chip_id_det_pin	sun5i-r8-chip.dts	/^	chip_id_det_pin: chip_id_det_pin@0 {$/;"	l
chip_rst	berlin2.dtsi	/^			chip_rst: reset {$/;"	l	label:chip
chip_rst	berlin2cd.dtsi	/^			chip_rst: reset {$/;"	l	label:chip
chip_rst	berlin2q.dtsi	/^			chip_rst: reset {$/;"	l	label:chip
chip_vbus_pin	sun5i-r8-chip.dts	/^	chip_vbus_pin: chip_vbus_pin@0 {$/;"	l
chip_w1_pin	sun5i-r8-chip.dts	/^	chip_w1_pin: chip_w1_pin@0 {$/;"	l
chip_wifi_reg_on_pin	sun5i-r8-chip.dts	/^	chip_wifi_reg_on_pin: chip_wifi_reg_on_pin@0 {$/;"	l
chipclk1	keystone-clocks.dtsi	/^	chipclk1: chipclk1 {$/;"	l
chipclk112	keystone-clocks.dtsi	/^	chipclk112: chipclk112 {$/;"	l
chipclk12	keystone-clocks.dtsi	/^	chipclk12: chipclk12 {$/;"	l
chipclk124	keystone-clocks.dtsi	/^	chipclk124: chipclk124 {$/;"	l
chipclk13	keystone-clocks.dtsi	/^	chipclk13: chipclk13 {$/;"	l
chipclk14	keystone-clocks.dtsi	/^	chipclk14: chipclk14 {$/;"	l
chipclk16	keystone-clocks.dtsi	/^	chipclk16: chipclk16 {$/;"	l
chipclk1rstiso	keystone-clocks.dtsi	/^	chipclk1rstiso: chipclk1rstiso {$/;"	l
chipclk1rstiso112	keystone-clocks.dtsi	/^	chipclk1rstiso112: chipclk1rstiso112 {$/;"	l
chipclk1rstiso13	keystone-clocks.dtsi	/^	chipclk1rstiso13: chipclk1rstiso13 {$/;"	l
chipclk1rstiso14	keystone-clocks.dtsi	/^	chipclk1rstiso14: chipclk1rstiso14 {$/;"	l
chipclk1rstiso16	keystone-clocks.dtsi	/^	chipclk1rstiso16: chipclk1rstiso16 {$/;"	l
chipcommon	bcm5301x.dtsi	/^		chipcommon: chipcommon@0 {$/;"	l
chipcommon	bcm53573.dtsi	/^		chipcommon: chipcommon@0 {$/;"	l
chipid	exynos5260.dtsi	/^		chipid: chipid@10000000 {$/;"	l	label:soc
chipstmxptclk	keystone-clocks.dtsi	/^	chipstmxptclk: chipstmxptclk {$/;"	l
cic	integratorcp.dts	/^	cic: cic@10000040 {$/;"	l
cif_18	rk3188-px3-evb.dts	/^			cif_18: LDO_REG6 {$/;"	l
cif_pwr	rk3288-firefly-reload.dts	/^		cif_pwr: cif-pwr {$/;"	l
cir	mt7623.dtsi	/^	cir: cir@10013000 {$/;"	l
cir_default_pins	gemini.dtsi	/^				cir_default_pins: pinctrl-cir {$/;"	l
cir_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	cir_pins_a:cir@0 {$/;"	l
cirq	mt2701.dtsi	/^	cirq: interrupt-controller@10204000 {$/;"	l
ckil	imx6sll.dtsi	/^		ckil: clock@0 {$/;"	l
ckil	imx6sx.dtsi	/^		ckil: clock@0 {$/;"	l
ckil	imx6ul.dtsi	/^	ckil: clock-cli {$/;"	l
ckil	imx6ull.dtsi	/^		ckil: clock@0 {$/;"	l
ckil	imx7s.dtsi	/^	ckil: clock-cki {$/;"	l
cko0_pins_a	atlas6.dtsi	/^                                cko0_pins_a: cko0@0 {$/;"	l	label:gpio
cko0_pins_a	prima2.dtsi	/^                                cko0_pins_a: cko0@0 {$/;"	l	label:gpio
cko1_pins_a	atlas6.dtsi	/^                                cko1_pins_a: cko1@0 {$/;"	l	label:gpio
cko1_pins_a	prima2.dtsi	/^                                cko1_pins_a: cko1@0 {$/;"	l	label:gpio
cl_clk	r8a7790.dtsi	/^		cl_clk: cl {$/;"	l
cl_clk	r8a7791.dtsi	/^		cl_clk: cl {$/;"	l
cl_clk	r8a7794.dtsi	/^		cl_clk: cl {$/;"	l
classd	at91-sama5d2_xplained.dts	/^			classd: classd@fc048000 {$/;"	l
classd	sama5d2.dtsi	/^			classd: classd@fc048000 {$/;"	l
classd_clk	sama5d2.dtsi	/^					classd_clk: classd_clk {$/;"	l
classd_gclk	sama5d2.dtsi	/^					classd_gclk: classd_gclk {$/;"	l
clcd	arm-realview-eb.dtsi	/^		clcd: clcd@10020000 {$/;"	l
clcd	arm-realview-pbx.dtsi	/^		clcd: clcd@10020000 {$/;"	l
clcd	lpc32xx.dtsi	/^		clcd: clcd@31040000 {$/;"	l
clcd	spear600.dtsi	/^		clcd: clcd@fc200000 {$/;"	l
clcd_24bit_mux	ste-nomadik-stn8815.dtsi	/^			clcd_24bit_mux: clcd_mux {$/;"	l
clcd_pads	arm-realview-eb.dtsi	/^				clcd_pads: endpoint {$/;"	l	label:clcd
clcd_pads	arm-realview-pb1176.dts	/^				clcd_pads: endpoint {$/;"	l
clcd_pads	arm-realview-pb11mp.dts	/^				clcd_pads: endpoint {$/;"	l
clcd_pads	arm-realview-pbx.dtsi	/^				clcd_pads: endpoint {$/;"	l	label:clcd
clcd_pads	integratorcp.dts	/^				clcd_pads: endpoint {$/;"	l
clcd_pads	vexpress-v2p-ca9.dts	/^			clcd_pads: endpoint {$/;"	l
clcd_panel	arm-realview-eb.dtsi	/^					clcd_panel: endpoint {$/;"	l
clcd_panel	arm-realview-pb1176.dts	/^					clcd_panel: endpoint {$/;"	l
clcd_panel	arm-realview-pb11mp.dts	/^					clcd_panel: endpoint {$/;"	l
clcd_panel	arm-realview-pbx.dtsi	/^					clcd_panel: endpoint {$/;"	l
clcd_panel	integratorcp.dts	/^					clcd_panel: endpoint {$/;"	l
clcd_panel	vexpress-v2p-ca9.dts	/^				clcd_panel: endpoint {$/;"	l
clcdclk	ste-nomadik-stn8815.dtsi	/^		clcdclk: clcdclk@0 {$/;"	l	label:src
clean-files	Makefile	/^clean-files	:= *.dtb$/;"	m
clearfog_dsa0_clk_pins	armada-388-clearfog.dts	/^	clearfog_dsa0_clk_pins: clearfog-dsa0-clk-pins {$/;"	l
clearfog_dsa0_pins	armada-388-clearfog.dts	/^	clearfog_dsa0_pins: clearfog-dsa0-pins {$/;"	l
clearfog_i2c1_pins	armada-388-clearfog.dtsi	/^	clearfog_i2c1_pins: i2c1-pins {$/;"	l
clearfog_phy_pins	armada-388-clearfog-base.dts	/^	clearfog_phy_pins: clearfog-phy-pins {$/;"	l
clearfog_sdhci_cd_pins	armada-388-clearfog.dtsi	/^	clearfog_sdhci_cd_pins: clearfog-sdhci-cd-pins {$/;"	l
clearfog_spi1_cs_pins	armada-388-clearfog.dts	/^	clearfog_spi1_cs_pins: spi1-cs-pins {$/;"	l
clk	lpc32xx.dtsi	/^				clk: clock-controller@0 {$/;"	l
clk108	ste-nomadik-stn8815.dtsi	/^		clk108: clk108@108M {$/;"	l	label:src
clk14745600	imx27-eukrea-cpuimx27.dtsi	/^		clk14745600: clock@0 {$/;"	l
clk16m	imx6dl-colibri-eval-v3.dts	/^		clk16m: clk@1 {$/;"	l
clk16m	tegra30-apalis.dtsi	/^		clk16m: clk@1 {$/;"	l
clk16m	tegra30-colibri-eval-v3.dts	/^		clk16m: clk@1 {$/;"	l
clk16m	vf-colibri-eval-v3.dtsi	/^	clk16m: clk16m {$/;"	l
clk20m	at91-sama5d4_ma5d4.dtsi	/^		clk20m: clk20m {$/;"	l
clk216	ste-nomadik-stn8815.dtsi	/^		clk216: clk216@216M {$/;"	l	label:src
clk24M	imx51-eukrea-mbimxsd51-baseboard.dts	/^		clk24M: can_clock {$/;"	l
clk26m	mt2701.dtsi	/^	clk26m: oscillator@0 {$/;"	l
clk26m	mt7623.dtsi	/^	clk26m: oscillator@0 {$/;"	l
clk26m	mt8135.dtsi	/^		clk26m: clk26m {$/;"	l
clk27	ste-nomadik-stn8815.dtsi	/^		clk27: clk27@27M {$/;"	l	label:src
clk32	ste-u300.dts	/^		clk32: app_32_clk@32k {$/;"	l	label:syscon
clk32k	at91sam9260.dtsi	/^				clk32k: slck {$/;"	l	label:pmc
clk32k	at91sam9g45.dtsi	/^				clk32k: slck {$/;"	l
clk32k	at91sam9n12.dtsi	/^				clk32k: slck {$/;"	l
clk32k	at91sam9rl.dtsi	/^				clk32k: slck {$/;"	l
clk32k	at91sam9x5.dtsi	/^				clk32k: slck {$/;"	l
clk32k	sama5d2.dtsi	/^			clk32k: sckc@f8048050 {$/;"	l
clk32k	sama5d3.dtsi	/^				clk32k: slowck {$/;"	l
clk32k	sama5d4.dtsi	/^			clk32k: sckc@fc068650 {$/;"	l
clk32k_in	tegra114-dalmore.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra114-roth.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra114-tn7.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra124-apalis.dtsi	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra124-jetson-tk1.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra124-nyan.dtsi	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra124-venice2.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-colibri-512.dtsi	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-harmony.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-paz00.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-seaboard.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-tamonten.dtsi	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-trimslice.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra20-ventana.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra30-apalis.dtsi	/^		clk32k_in: clk@0 {$/;"	l
clk32k_in	tegra30-beaver.dts	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra30-cardhu.dtsi	/^		clk32k_in: clock@0 {$/;"	l
clk32k_in	tegra30-colibri.dtsi	/^		clk32k_in: clk@0 {$/;"	l
clk32kgaudio	omap5-board-common.dtsi	/^		clk32kgaudio: palmas_clk32k@1 {$/;"	l	label:palmas
clk48	ste-nomadik-stn8815.dtsi	/^		clk48: clk48@48M {$/;"	l	label:src
clk72	ste-nomadik-stn8815.dtsi	/^		clk72: clk72@72M {$/;"	l	label:src
clk81	meson6.dtsi	/^	clk81: clk@0 {$/;"	l
clk_168m	hip04.dtsi	/^	clk_168m: clk_168m {$/;"	l
clk_24mhz	am33xx-clocks.dtsi	/^	clk_24mhz: clk_24mhz {$/;"	l
clk_24mhz	am43xx-clocks.dtsi	/^	clk_24mhz: clk_24mhz {$/;"	l
clk_24mhz_clkdm	am33xx-clocks.dtsi	/^	clk_24mhz_clkdm: clk_24mhz_clkdm {$/;"	l
clk_26M	imx51-babbage.dts	/^		clk_26M: codec_clock {$/;"	l
clk_32768_ck	am33xx-clocks.dtsi	/^	clk_32768_ck: clk_32768_ck {$/;"	l
clk_32768_ck	am43xx-clocks.dtsi	/^	clk_32768_ck: clk_32768_ck {$/;"	l
clk_32k_mosc_ck	am43xx-clocks.dtsi	/^	clk_32k_mosc_ck: clk_32k_mosc_ck {$/;"	l
clk_32k_rtc	am437x-gp-evm.dts	/^	clk_32k_rtc: clk_32k_rtc {$/;"	l
clk_32k_rtc	am437x-idk-evm.dts	/^	clk_32k_rtc: clk_32k_rtc {$/;"	l
clk_32k_rtc	am437x-sk-evm.dts	/^	clk_32k_rtc: clk_32k_rtc {$/;"	l
clk_32k_tpm_ck	am43xx-clocks.dtsi	/^	clk_32k_tpm_ck: clk_32k_tpm_ck {$/;"	l
clk_375m	hip04.dtsi	/^	clk_375m: clk_375m {$/;"	l
clk_3m	hi3519.dtsi	/^	clk_3m: clk_3m {$/;"	l
clk_50m	hip04.dtsi	/^	clk_50m: clk_50m {$/;"	l
clk_ahb	aspeed-g4.dtsi	/^                                clk_ahb: clk_ahb@70 {$/;"	l	label:syscon
clk_ahb	aspeed-g5.dtsi	/^				clk_ahb: clk_ahb@70 {$/;"	l	label:syscon
clk_apb	aspeed-g4.dtsi	/^                                clk_apb: clk_apb@08 {$/;"	l	label:syscon
clk_apb	aspeed-g5.dtsi	/^				clk_apb: clk_apb@08 {$/;"	l	label:syscon
clk_apb	moxart.dtsi	/^		clk_apb: clk_apb@98100000 {$/;"	l
clk_audss	s5pv210.dtsi	/^			clk_audss: clock-controller@eee10000 {$/;"	l
clk_clkin	aspeed-g4.dtsi	/^                                clk_clkin: clk_clkin {$/;"	l	label:syscon
clk_clkin	aspeed-g5.dtsi	/^				clk_clkin: clk_clkin@70 {$/;"	l	label:syscon
clk_ext2f_a9	stih407-clock.dtsi	/^		clk_ext2f_a9: clockgen-c0@13 {$/;"	l
clk_ext2f_a9	stih410-clock.dtsi	/^		clk_ext2f_a9: clockgen-c0@13 {$/;"	l
clk_ext2f_a9	stih418-clock.dtsi	/^		clk_ext2f_a9: clockgen-c0@13 {$/;"	l
clk_ext_camera	stm32429i-eval.dts	/^		clk_ext_camera: clk-ext-camera {$/;"	l
clk_hpll	aspeed-g4.dtsi	/^                                clk_hpll: clk_hpll@70 {$/;"	l	label:syscon
clk_hpll	aspeed-g5.dtsi	/^				clk_hpll: clk_hpll@24 {$/;"	l	label:syscon
clk_hse	stm32f429.dtsi	/^		clk_hse: clk-hse {$/;"	l
clk_hse	stm32f746.dtsi	/^		clk_hse: clk-hse {$/;"	l
clk_hse	stm32h743.dtsi	/^		clk_hse: clk-hse {$/;"	l
clk_i2s_ckin	stm32f429.dtsi	/^		clk_i2s_ckin: i2s-ckin {$/;"	l
clk_i2s_ckin	stm32f746.dtsi	/^		clk_i2s_ckin: clk-i2s-ckin {$/;"	l
clk_lsi	stm32f429.dtsi	/^		clk_lsi: clk-lsi {$/;"	l
clk_m_a9	stih407-clock.dtsi	/^		clk_m_a9: clk-m-a9@92b0000 {$/;"	l
clk_m_a9	stih410-clock.dtsi	/^		clk_m_a9: clk-m-a9@92b0000 {$/;"	l
clk_m_a9	stih418-clock.dtsi	/^		clk_m_a9: clk-m-a9@92b0000 {$/;"	l
clk_m_a9_ext2f_div2	stih407-clock.dtsi	/^		clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {$/;"	l
clk_m_a9_ext2f_div2	stih410-clock.dtsi	/^		clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {$/;"	l
clk_m_a9_ext2f_div2	stih418-clock.dtsi	/^		clk_m_a9_ext2f_div2: clk-m-a9-ext2f-div2s {$/;"	l
clk_mcasp0	am335x-boneblack-common.dtsi	/^	clk_mcasp0: clk_mcasp0 {$/;"	l
clk_mcasp0_fixed	am335x-boneblack-common.dtsi	/^	clk_mcasp0_fixed: clk_mcasp0_fixed {$/;"	l
clk_osc	bcm283x.dtsi	/^		clk_osc: clock@3 {$/;"	l
clk_out_a	sun7i-a20.dtsi	/^		clk_out_a: clk@01c201f0 {$/;"	l
clk_out_a_pins_a	sun7i-a20.dtsi	/^			clk_out_a_pins_a: clk_out_a@0 {$/;"	l	label:pio
clk_out_b	sun7i-a20.dtsi	/^		clk_out_b: clk@01c201f4 {$/;"	l
clk_out_b_pins_a	sun7i-a20.dtsi	/^			clk_out_b_pins_a: clk_out_b@0 {$/;"	l	label:pio
clk_pll	moxart.dtsi	/^		clk_pll: clk_pll@98100000 {$/;"	l
clk_rc32k_ck	am33xx-clocks.dtsi	/^	clk_rc32k_ck: clk_rc32k_ck {$/;"	l
clk_rc32k_ck	am43xx-clocks.dtsi	/^	clk_rc32k_ck: clk_rc32k_ck {$/;"	l
clk_ref0	axm55xx.dtsi	/^		clk_ref0: clk_ref0 {$/;"	l
clk_ref1	axm55xx.dtsi	/^		clk_ref1: clk_ref1 {$/;"	l
clk_ref2	axm55xx.dtsi	/^		clk_ref2: clk_ref2 {$/;"	l
clk_s_a0_flexgen	stih407-clock.dtsi	/^			clk_s_a0_flexgen: clk-s-a0-flexgen {$/;"	l
clk_s_a0_flexgen	stih410-clock.dtsi	/^			clk_s_a0_flexgen: clk-s-a0-flexgen {$/;"	l
clk_s_a0_flexgen	stih418-clock.dtsi	/^			clk_s_a0_flexgen: clk-s-a0-flexgen {$/;"	l
clk_s_a0_pll	stih407-clock.dtsi	/^			clk_s_a0_pll: clk-s-a0-pll {$/;"	l
clk_s_a0_pll	stih410-clock.dtsi	/^			clk_s_a0_pll: clk-s-a0-pll {$/;"	l
clk_s_a0_pll	stih418-clock.dtsi	/^			clk_s_a0_pll: clk-s-a0-pll {$/;"	l
clk_s_c0	stih407-clock.dtsi	/^		clk_s_c0: clockgen-c@09103000 {$/;"	l
clk_s_c0	stih410-clock.dtsi	/^		clk_s_c0: clockgen-c@09103000 {$/;"	l
clk_s_c0	stih418-clock.dtsi	/^		clk_s_c0: clockgen-c@09103000 {$/;"	l
clk_s_c0_flexgen	stih407-clock.dtsi	/^			clk_s_c0_flexgen: clk-s-c0-flexgen {$/;"	l	label:clk_s_c0
clk_s_c0_flexgen	stih410-clock.dtsi	/^			clk_s_c0_flexgen: clk-s-c0-flexgen {$/;"	l	label:clk_s_c0
clk_s_c0_flexgen	stih418-clock.dtsi	/^			clk_s_c0_flexgen: clk-s-c0-flexgen {$/;"	l	label:clk_s_c0
clk_s_c0_pll0	stih407-clock.dtsi	/^			clk_s_c0_pll0: clk-s-c0-pll0 {$/;"	l	label:clk_s_c0
clk_s_c0_pll0	stih410-clock.dtsi	/^			clk_s_c0_pll0: clk-s-c0-pll0 {$/;"	l	label:clk_s_c0
clk_s_c0_pll0	stih418-clock.dtsi	/^			clk_s_c0_pll0: clk-s-c0-pll0 {$/;"	l	label:clk_s_c0
clk_s_c0_pll1	stih407-clock.dtsi	/^			clk_s_c0_pll1: clk-s-c0-pll1 {$/;"	l	label:clk_s_c0
clk_s_c0_pll1	stih410-clock.dtsi	/^			clk_s_c0_pll1: clk-s-c0-pll1 {$/;"	l	label:clk_s_c0
clk_s_c0_pll1	stih418-clock.dtsi	/^			clk_s_c0_pll1: clk-s-c0-pll1 {$/;"	l	label:clk_s_c0
clk_s_c0_quadfs	stih407-clock.dtsi	/^		clk_s_c0_quadfs: clk-s-c0-quadfs@9103000 {$/;"	l
clk_s_c0_quadfs	stih410-clock.dtsi	/^		clk_s_c0_quadfs: clk-s-c0-quadfs@9103000 {$/;"	l
clk_s_c0_quadfs	stih418-clock.dtsi	/^		clk_s_c0_quadfs: clk-s-c0-quadfs@9103000 {$/;"	l
clk_s_d0_flexgen	stih407-clock.dtsi	/^			clk_s_d0_flexgen: clk-s-d0-flexgen {$/;"	l
clk_s_d0_flexgen	stih410-clock.dtsi	/^			clk_s_d0_flexgen: clk-s-d0-flexgen {$/;"	l
clk_s_d0_flexgen	stih418-clock.dtsi	/^			clk_s_d0_flexgen: clk-s-d0-flexgen {$/;"	l
clk_s_d0_quadfs	stih407-clock.dtsi	/^		clk_s_d0_quadfs: clk-s-d0-quadfs@9104000 {$/;"	l
clk_s_d0_quadfs	stih410-clock.dtsi	/^		clk_s_d0_quadfs: clk-s-d0-quadfs@9104000 {$/;"	l
clk_s_d0_quadfs	stih418-clock.dtsi	/^		clk_s_d0_quadfs: clk-s-d0-quadfs@9104000 {$/;"	l
clk_s_d2_flexgen	stih407-clock.dtsi	/^			clk_s_d2_flexgen: clk-s-d2-flexgen {$/;"	l
clk_s_d2_flexgen	stih410-clock.dtsi	/^			clk_s_d2_flexgen: clk-s-d2-flexgen {$/;"	l
clk_s_d2_flexgen	stih418-clock.dtsi	/^			clk_s_d2_flexgen: clk-s-d2-flexgen {$/;"	l
clk_s_d2_quadfs	stih407-clock.dtsi	/^		clk_s_d2_quadfs: clk-s-d2-quadfs@9106000 {$/;"	l
clk_s_d2_quadfs	stih410-clock.dtsi	/^		clk_s_d2_quadfs: clk-s-d2-quadfs@9106000 {$/;"	l
clk_s_d2_quadfs	stih418-clock.dtsi	/^		clk_s_d2_quadfs: clk-s-d2-quadfs@9106000 {$/;"	l
clk_s_d3_flexgen	stih407-clock.dtsi	/^			clk_s_d3_flexgen: clk-s-d3-flexgen {$/;"	l
clk_s_d3_flexgen	stih410-clock.dtsi	/^			clk_s_d3_flexgen: clk-s-d3-flexgen {$/;"	l
clk_s_d3_flexgen	stih418-clock.dtsi	/^			clk_s_d3_flexgen: clk-s-d3-flexgen {$/;"	l
clk_s_d3_quadfs	stih407-clock.dtsi	/^		clk_s_d3_quadfs: clk-s-d3-quadfs@9107000 {$/;"	l
clk_s_d3_quadfs	stih410-clock.dtsi	/^		clk_s_d3_quadfs: clk-s-d3-quadfs@9107000 {$/;"	l
clk_s_d3_quadfs	stih418-clock.dtsi	/^		clk_s_d3_quadfs: clk-s-d3-quadfs@9107000 {$/;"	l
clk_sdio	imx6qdl-microsom.dtsi	/^	clk_sdio: sdio-clock {$/;"	l
clk_sysin	stih407-clock.dtsi	/^		clk_sysin: clk-sysin {$/;"	l
clk_sysin	stih410-clock.dtsi	/^		clk_sysin: clk-sysin {$/;"	l
clk_sysin	stih418-clock.dtsi	/^		clk_sysin: clk-sysin {$/;"	l
clk_tmdsout_hdmi	stih407-clock.dtsi	/^		clk_tmdsout_hdmi: clk-tmdsout-hdmi {$/;"	l
clk_tmdsout_hdmi	stih410-clock.dtsi	/^		clk_tmdsout_hdmi: clk-tmdsout-hdmi {$/;"	l
clk_tmdsout_hdmi	stih418-clock.dtsi	/^		clk_tmdsout_hdmi: clk-tmdsout-hdmi {$/;"	l
clk_uart	aspeed-g4.dtsi	/^                                clk_uart: clk_uart@2c{$/;"	l	label:syscon
clk_uart	aspeed-g5.dtsi	/^				clk_uart: clk_uart@2c {$/;"	l	label:syscon
clk_usb	bcm283x.dtsi	/^		clk_usb: clock@4 {$/;"	l
clkaemif	keystone-clocks.dtsi	/^	clkaemif: clkaemif {$/;"	l
clkaemifspi	keystone-clocks.dtsi	/^	clkaemifspi: clkaemifspi {$/;"	l
clkahb	wm8505.dtsi	/^				clkahb: ahb {$/;"	l
clkahb	wm8650.dtsi	/^				clkahb: ahb {$/;"	l
clkahb	wm8750.dtsi	/^				clkahb: ahb {$/;"	l
clkahb	wm8850.dtsi	/^				clkahb: ahb {$/;"	l
clkaif	keystone-k2hk-clocks.dtsi	/^	clkaif: clkaif {$/;"	l
clkapb	wm8505.dtsi	/^				clkapb: apb {$/;"	l
clkapb	wm8650.dtsi	/^				clkapb: apb {$/;"	l
clkapb	wm8750.dtsi	/^				clkapb: apb {$/;"	l
clkapb	wm8850.dtsi	/^				clkapb: apb {$/;"	l
clkarm	wm8505.dtsi	/^				clkarm: arm {$/;"	l
clkarm	wm8650.dtsi	/^				clkarm: arm {$/;"	l
clkarm	wm8750.dtsi	/^				clkarm: arm {$/;"	l
clkarm	wm8850.dtsi	/^				clkarm: arm {$/;"	l
clkbcp	keystone-k2hk-clocks.dtsi	/^	clkbcp: clkbcp {$/;"	l
clkbcp	keystone-k2l-clocks.dtsi	/^	clkbcp: clkbcp {$/;"	l
clkc	meson8.dtsi	/^	clkc: clock-controller@4000 {$/;"	l
clkc	meson8b.dtsi	/^	clkc: clock-controller@4000 {$/;"	l
clkc	zynq-7000.dtsi	/^			clkc: clkc@100 {$/;"	l	label:amba.slcr
clkc_pmx0	atlas7.dtsi	/^			clkc_pmx0: clkc@0 {$/;"	l	label:pinctrl
clkc_pmx1	atlas7.dtsi	/^			clkc_pmx1: clkc@1 {$/;"	l	label:pinctrl
clkcpgmac	keystone-clocks.dtsi	/^	clkcpgmac: clkcpgmac {$/;"	l
clkctrl	artpec6.dtsi	/^	clkctrl: clkctrl@0xf8000000 {$/;"	l
clkddr	wm8505.dtsi	/^				clkddr: ddr {$/;"	l
clkddr	wm8650.dtsi	/^				clkddr: ddr {$/;"	l
clkddr	wm8750.dtsi	/^				clkddr: ddr {$/;"	l
clkddr	wm8850.dtsi	/^				clkddr: ddr {$/;"	l
clkddr30	keystone-clocks.dtsi	/^	clkddr30: clkddr30 {$/;"	l
clkddr31	keystone-k2hk-clocks.dtsi	/^	clkddr31: clkddr31 {$/;"	l
clkdebugsstrc	keystone-clocks.dtsi	/^	clkdebugsstrc: clkdebugsstrc {$/;"	l
clkdfeiqnsys	keystone-k2l-clocks.dtsi	/^	clkdfeiqnsys: clkdfeiqnsys {$/;"	l
clkdfepd0	keystone-k2l-clocks.dtsi	/^	clkdfepd0: clkdfepd0 {$/;"	l
clkdfepd1	keystone-k2l-clocks.dtsi	/^	clkdfepd1: clkdfepd1 {$/;"	l
clkdiv32k_ck	am33xx-clocks.dtsi	/^	clkdiv32k_ck: clkdiv32k_ck {$/;"	l
clkdiv32k_ck	am43xx-clocks.dtsi	/^	clkdiv32k_ck: clkdiv32k_ck {$/;"	l
clkdiv32k_ick	am33xx-clocks.dtsi	/^	clkdiv32k_ick: clkdiv32k_ick@14c {$/;"	l
clkdiv32k_ick	am43xx-clocks.dtsi	/^	clkdiv32k_ick: clkdiv32k_ick@2a38 {$/;"	l
clkdxb	keystone-k2hk-clocks.dtsi	/^	clkdxb: clkdxb {$/;"	l
clkfftc0	keystone-k2hk-clocks.dtsi	/^	clkfftc0: clkfftc0 {$/;"	l
clkfftc0	keystone-k2l-clocks.dtsi	/^	clkfftc0: clkfftc0 {$/;"	l
clkfftc1	keystone-k2hk-clocks.dtsi	/^	clkfftc1: clkfftc1 {$/;"	l
clkfftc1	keystone-k2l-clocks.dtsi	/^	clkfftc1: clkfftc1 {$/;"	l
clkfftc2	keystone-k2hk-clocks.dtsi	/^	clkfftc2: clkfftc2 {$/;"	l
clkfftc3	keystone-k2hk-clocks.dtsi	/^	clkfftc3: clkfftc3 {$/;"	l
clkfftc4	keystone-k2hk-clocks.dtsi	/^	clkfftc4: clkfftc4 {$/;"	l
clkfftc5	keystone-k2hk-clocks.dtsi	/^	clkfftc5: clkfftc5 {$/;"	l
clkgate	picoxcell-pc3x3.dtsi	/^		clkgate: clkgate@800a0048 {$/;"	l
clkgate	picoxcell-pc7302-pc3x3.dts	/^		clkgate: clkgate@800a0048 {$/;"	l
clkgem0	keystone-clocks.dtsi	/^	clkgem0: clkgem0 {$/;"	l
clkgem1	keystone-k2hk-clocks.dtsi	/^	clkgem1: clkgem1 {$/;"	l
clkgem1	keystone-k2l-clocks.dtsi	/^	clkgem1: clkgem1 {$/;"	l
clkgem2	keystone-k2hk-clocks.dtsi	/^	clkgem2: clkgem2 {$/;"	l
clkgem2	keystone-k2l-clocks.dtsi	/^	clkgem2: clkgem2 {$/;"	l
clkgem3	keystone-k2hk-clocks.dtsi	/^	clkgem3: clkgem3 {$/;"	l
clkgem3	keystone-k2l-clocks.dtsi	/^	clkgem3: clkgem3 {$/;"	l
clkgem4	keystone-k2hk-clocks.dtsi	/^	clkgem4: clkgem4 {$/;"	l
clkgem5	keystone-k2hk-clocks.dtsi	/^	clkgem5: clkgem5 {$/;"	l
clkgem6	keystone-k2hk-clocks.dtsi	/^	clkgem6: clkgem6 {$/;"	l
clkgem7	keystone-k2hk-clocks.dtsi	/^	clkgem7: clkgem7 {$/;"	l
clkgen	tango4-common.dtsi	/^		clkgen: clkgen@10000 {$/;"	l
clkgpio	keystone-clocks.dtsi	/^	clkgpio: clkgpio {$/;"	l
clkhyperlink0	keystone-k2e-clocks.dtsi	/^	clkhyperlink0: clkhyperlink0 {$/;"	l
clkhyperlink0	keystone-k2hk-clocks.dtsi	/^	clkhyperlink0: clkhyperlink0 {$/;"	l
clkhyperlink1	keystone-k2hk-clocks.dtsi	/^	clkhyperlink1: clkhyperlink1 {$/;"	l
clki2c	keystone-clocks.dtsi	/^	clki2c: clki2c {$/;"	l
clki2c0	wm8750.dtsi	/^				clki2c0: i2c0clk {$/;"	l
clki2c1	wm8750.dtsi	/^				clki2c1: i2c1clk {$/;"	l
clkiqnail	keystone-k2l-clocks.dtsi	/^	clkiqnail: clkiqnail {$/;"	l
clkkeymgr	keystone-clocks.dtsi	/^	clkkeymgr: clkkeymgr {$/;"	l
clkmodrst0	keystone-clocks.dtsi	/^	clkmodrst0: clkmodrst0 {$/;"	l
clkosr	keystone-k2l-clocks.dtsi	/^	clkosr: clkosr {$/;"	l
clkout0	s3c64xx-pinctrl.dtsi	/^	clkout0: clkout-0 {$/;"	l
clkout1_ck	am43xx-clocks.dtsi	/^	clkout1_ck: clkout1_ck {$/;"	l
clkout1_mux_ck	am43xx-clocks.dtsi	/^	clkout1_mux_ck: clkout1_mux_ck {$/;"	l
clkout1_osc_div_ck	am43xx-clocks.dtsi	/^	clkout1_osc_div_ck: clkout1_osc_div_ck {$/;"	l
clkout1_src2_mux_ck	am43xx-clocks.dtsi	/^	clkout1_src2_mux_ck: clkout1_src2_mux_ck {$/;"	l
clkout1_src2_post_div_ck	am43xx-clocks.dtsi	/^	clkout1_src2_post_div_ck: clkout1_src2_post_div_ck {$/;"	l
clkout1_src2_pre_div_ck	am43xx-clocks.dtsi	/^	clkout1_src2_pre_div_ck: clkout1_src2_pre_div_ck {$/;"	l
clkout2_ck	am33xx-clocks.dtsi	/^	clkout2_ck: clkout2_ck@700 {$/;"	l
clkout2_ck	am43xx-clocks.dtsi	/^	clkout2_ck: clkout2_ck {$/;"	l
clkout2_clk	dra7xx-clocks.dtsi	/^	clkout2_clk: clkout2_clk@6b0 {$/;"	l
clkout2_div_ck	am33xx-clocks.dtsi	/^	clkout2_div_ck: clkout2_div_ck@700 {$/;"	l
clkout2_pin	am335x-bone-common.dtsi	/^	clkout2_pin: pinmux_clkout2_pin {$/;"	l
clkout2_pin	am335x-evm.dts	/^	clkout2_pin: pinmux_clkout2_pin {$/;"	l
clkout2_pin	am335x-evmsk.dts	/^	clkout2_pin: pinmux_clkout2_pin {$/;"	l
clkout2_pin	am335x-shc.dts	/^	clkout2_pin: pinmux_clkout2_pin {$/;"	l
clkout2_post_div_ck	am43xx-clocks.dtsi	/^	clkout2_post_div_ck: clkout2_post_div_ck {$/;"	l
clkout2_pre_div_ck	am43xx-clocks.dtsi	/^	clkout2_pre_div_ck: clkout2_pre_div_ck {$/;"	l
clkout2_src_ck	omap3xxx-clocks.dtsi	/^	clkout2_src_ck: clkout2_src_ck {$/;"	l
clkout2_src_gate_ck	omap3xxx-clocks.dtsi	/^	clkout2_src_gate_ck: clkout2_src_gate_ck@d70 {$/;"	l
clkout2_src_mux_ck	am43xx-clocks.dtsi	/^	clkout2_src_mux_ck: clkout2_src_mux_ck {$/;"	l
clkout2_src_mux_ck	omap3xxx-clocks.dtsi	/^	clkout2_src_mux_ck: clkout2_src_mux_ck@d70 {$/;"	l
clkout_ck	dm816x-clocks.dtsi	/^	clkout_ck: clkout_ck@100 {$/;"	l
clkout_div_ck	dm816x-clocks.dtsi	/^	clkout_div_ck: clkout_div_ck@100 {$/;"	l
clkout_pre_ck	dm816x-clocks.dtsi	/^	clkout_pre_ck: clkout_pre_ck@100 {$/;"	l
clkoutmux0_clk_mux	dra7xx-clocks.dtsi	/^	clkoutmux0_clk_mux: clkoutmux0_clk_mux@158 {$/;"	l
clkoutmux1_clk_mux	dra7xx-clocks.dtsi	/^	clkoutmux1_clk_mux: clkoutmux1_clk_mux@15c {$/;"	l
clkoutmux2_clk_mux	dra7xx-clocks.dtsi	/^	clkoutmux2_clk_mux: clkoutmux2_clk_mux@160 {$/;"	l
clkpa	keystone-clocks.dtsi	/^	clkpa: clkpa {$/;"	l
clkpcie	keystone-clocks.dtsi	/^	clkpcie: clkpcie {$/;"	l
clkpcie1	keystone-k2e-clocks.dtsi	/^	clkpcie1: clkpcie1 {$/;"	l
clkpcie1	keystone-k2l-clocks.dtsi	/^	clkpcie1: clkpcie1 {$/;"	l
clkpwm	wm8750.dtsi	/^				clkpwm: pwm {$/;"	l
clkpwm	wm8850.dtsi	/^				clkpwm: pwm {$/;"	l
clkrac	keystone-k2l-clocks.dtsi	/^	clkrac: clkrac {$/;"	l
clkrac01	keystone-k2hk-clocks.dtsi	/^	clkrac01: clkrac01 {$/;"	l
clkrac23	keystone-k2hk-clocks.dtsi	/^	clkrac23: clkrac23 {$/;"	l
clks	atlas6.dtsi	/^			clks: clock-controller@88000000 {$/;"	l
clks	axm55xx.dtsi	/^		clks: clock-controller@2010020000 {$/;"	l
clks	ep7209.dtsi	/^		clks: clks@80000000 {$/;"	l
clks	imx1.dtsi	/^			clks: ccm@0021b000 {$/;"	l
clks	imx23.dtsi	/^			clks: clkctrl@80040000 {$/;"	l
clks	imx25.dtsi	/^			clks: ccm@53f80000 {$/;"	l
clks	imx27.dtsi	/^			clks: ccm@10027000{$/;"	l
clks	imx28.dtsi	/^			clks: clkctrl@80040000 {$/;"	l
clks	imx31.dtsi	/^			clks: ccm@53f80000{$/;"	l
clks	imx35.dtsi	/^			clks: ccm@53f80000 {$/;"	l	label:aips2
clks	imx50.dtsi	/^			clks: ccm@53fd4000{$/;"	l
clks	imx51.dtsi	/^			clks: ccm@73fd4000{$/;"	l
clks	imx53.dtsi	/^			clks: ccm@53fd4000{$/;"	l
clks	imx6qdl.dtsi	/^			clks: ccm@020c4000 {$/;"	l
clks	imx6sl.dtsi	/^			clks: ccm@020c4000 {$/;"	l	label:aips1
clks	imx6sll.dtsi	/^			clks: ccm@020c4000 {$/;"	l	label:aips1
clks	imx6sx.dtsi	/^			clks: ccm@020c4000 {$/;"	l
clks	imx6ul.dtsi	/^			clks: ccm@020c4000 {$/;"	l
clks	imx6ull.dtsi	/^			clks: ccm@020c4000 {$/;"	l
clks	imx7s.dtsi	/^			clks: ccm@30380000 {$/;"	l	label:aips1
clks	imx7ulp.dtsi	/^		clks: scg1@403E0000 {$/;"	l	label:ahbbridge0
clks	prima2.dtsi	/^			clks: clock-controller@88000000 {$/;"	l
clks	pxa25x.dtsi	/^		clks: pxa2xx_clks@41300004 {$/;"	l
clks	pxa27x.dtsi	/^		clks: pxa2xx_clks@41300004 {$/;"	l
clks	pxa3xx.dtsi	/^		clks: pxa3xx_clks@41300004 {$/;"	l
clks	vfxxx.dtsi	/^			clks: ccm@4006b000 {$/;"	l	label:aips0
clks_m4	imx7ulp-evk-wm8960.dts	/^		clks_m4: scg0@41027000 {$/;"	l	label:aips0
clksa	keystone-clocks.dtsi	/^	clksa: clksa {$/;"	l
clksdhc	wm8505.dtsi	/^				clksdhc: sdhc {$/;"	l
clksdhc	wm8650.dtsi	/^				clksdhc: sdhc {$/;"	l
clksdhc	wm8750.dtsi	/^				clksdhc: sdhc {$/;"	l
clksdhc	wm8850.dtsi	/^				clksdhc: sdhc {$/;"	l
clkspi	keystone-clocks.dtsi	/^	clkspi: clkspi {$/;"	l
clksr	keystone-clocks.dtsi	/^	clksr: clksr {$/;"	l
clksrio	keystone-k2hk-clocks.dtsi	/^	clksrio: clksrio {$/;"	l
clktac	keystone-k2hk-clocks.dtsi	/^	clktac: clktac {$/;"	l
clktac	keystone-k2l-clocks.dtsi	/^	clktac: clktac {$/;"	l
clktcp3d0	keystone-k2hk-clocks.dtsi	/^	clktcp3d0: clktcp3d0 {$/;"	l
clktcp3d0	keystone-k2l-clocks.dtsi	/^	clktcp3d0: clktcp3d0 {$/;"	l
clktcp3d1	keystone-k2hk-clocks.dtsi	/^	clktcp3d1: clktcp3d1 {$/;"	l
clktcp3d1	keystone-k2l-clocks.dtsi	/^	clktcp3d1: clktcp3d1 {$/;"	l
clktcp3d2	keystone-k2hk-clocks.dtsi	/^	clktcp3d2: clktcp3d2 {$/;"	l
clktcp3d3	keystone-k2hk-clocks.dtsi	/^	clktcp3d3: clktcp3d3 {$/;"	l
clktetbtrc	keystone-clocks.dtsi	/^	clktetbtrc: clktetbtrc {$/;"	l
clktimer	pxa25x.dtsi	/^		clktimer: oscillator {$/;"	l
clktimer15	keystone-clocks.dtsi	/^	clktimer15: clktimer15 {$/;"	l
clktsip	keystone-k2hk-clocks.dtsi	/^	clktsip: clktsip {$/;"	l
clkuart0	keystone-clocks.dtsi	/^	clkuart0: clkuart0 {$/;"	l
clkuart0	vt8500.dtsi	/^				clkuart0: uart0 {$/;"	l
clkuart0	wm8505.dtsi	/^				clkuart0: uart0 {$/;"	l
clkuart0	wm8650.dtsi	/^				clkuart0: uart0 {$/;"	l
clkuart0	wm8750.dtsi	/^				clkuart0: uart0 {$/;"	l
clkuart0	wm8850.dtsi	/^				clkuart0: uart0 {$/;"	l
clkuart1	keystone-clocks.dtsi	/^	clkuart1: clkuart1 {$/;"	l
clkuart1	vt8500.dtsi	/^				clkuart1: uart1 {$/;"	l
clkuart1	wm8505.dtsi	/^				clkuart1: uart1 {$/;"	l
clkuart1	wm8650.dtsi	/^				clkuart1: uart1 {$/;"	l
clkuart1	wm8750.dtsi	/^				clkuart1: uart1 {$/;"	l
clkuart1	wm8850.dtsi	/^				clkuart1: uart1 {$/;"	l
clkuart2	keystone-k2l-clocks.dtsi	/^	clkuart2: clkuart2 {$/;"	l
clkuart2	vt8500.dtsi	/^				clkuart2: uart2 {$/;"	l
clkuart2	wm8505.dtsi	/^				clkuart2: uart2 {$/;"	l
clkuart2	wm8750.dtsi	/^                                clkuart2: uart2 {$/;"	l
clkuart2	wm8850.dtsi	/^                                clkuart2: uart2 {$/;"	l
clkuart3	keystone-k2l-clocks.dtsi	/^	clkuart3: clkuart3 {$/;"	l
clkuart3	vt8500.dtsi	/^				clkuart3: uart3 {$/;"	l
clkuart3	wm8505.dtsi	/^				clkuart3: uart3 {$/;"	l
clkuart3	wm8750.dtsi	/^                                clkuart3: uart3 {$/;"	l
clkuart3	wm8850.dtsi	/^                                clkuart3: uart3 {$/;"	l
clkuart4	wm8505.dtsi	/^				clkuart4: uart4 {$/;"	l
clkuart4	wm8750.dtsi	/^                                clkuart4: uart4 {$/;"	l
clkuart5	wm8505.dtsi	/^				clkuart5: uart5 {$/;"	l
clkuart5	wm8750.dtsi	/^                                clkuart5: uart5 {$/;"	l
clkusb	keystone-clocks.dtsi	/^	clkusb: clkusb {$/;"	l
clkusb1	keystone-k2e-clocks.dtsi	/^	clkusb1: clkusb1 {$/;"	l
clkusim	keystone-clocks.dtsi	/^	clkusim: clkusim {$/;"	l
clkvcp0	keystone-k2hk-clocks.dtsi	/^	clkvcp0: clkvcp0 {$/;"	l
clkvcp0	keystone-k2l-clocks.dtsi	/^	clkvcp0: clkvcp0 {$/;"	l
clkvcp1	keystone-k2hk-clocks.dtsi	/^	clkvcp1: clkvcp1 {$/;"	l
clkvcp1	keystone-k2l-clocks.dtsi	/^	clkvcp1: clkvcp1 {$/;"	l
clkvcp2	keystone-k2hk-clocks.dtsi	/^	clkvcp2: clkvcp2 {$/;"	l
clkvcp2	keystone-k2l-clocks.dtsi	/^	clkvcp2: clkvcp2 {$/;"	l
clkvcp3	keystone-k2hk-clocks.dtsi	/^	clkvcp3: clkvcp3 {$/;"	l
clkvcp3	keystone-k2l-clocks.dtsi	/^	clkvcp3: clkvcp3 {$/;"	l
clkvcp4	keystone-k2hk-clocks.dtsi	/^	clkvcp4: clkvcp4 {$/;"	l
clkvcp5	keystone-k2hk-clocks.dtsi	/^	clkvcp5: clkvcp5 {$/;"	l
clkvcp6	keystone-k2hk-clocks.dtsi	/^	clkvcp6: clkvcp6 {$/;"	l
clkvcp7	keystone-k2hk-clocks.dtsi	/^	clkvcp7: clkvcp7 {$/;"	l
clkwdtimer0	keystone-clocks.dtsi	/^	clkwdtimer0: clkwdtimer0 {$/;"	l
clkwdtimer1	keystone-clocks.dtsi	/^	clkwdtimer1: clkwdtimer1 {$/;"	l
clkwdtimer2	keystone-clocks.dtsi	/^	clkwdtimer2: clkwdtimer2 {$/;"	l
clkwdtimer3	keystone-clocks.dtsi	/^	clkwdtimer3: clkwdtimer3 {$/;"	l
clkxge	keystone-k2e-clocks.dtsi	/^	clkxge: clkxge {$/;"	l
clkxge	keystone-k2hk-clocks.dtsi	/^	clkxge: clkxge {$/;"	l
clock	exynos4210.dtsi	/^	clock: clock-controller@10030000 {$/;"	l
clock	exynos4412.dtsi	/^	clock: clock-controller@10030000 {$/;"	l
clock	exynos5250.dtsi	/^		clock: clock-controller@10010000 {$/;"	l
clock	exynos5410.dtsi	/^		clock: clock-controller@10010000 {$/;"	l	label:soc
clock	exynos5420.dtsi	/^		clock: clock-controller@10010000 {$/;"	l
clock	exynos5440.dtsi	/^	clock: clock-controller@160000 {$/;"	l
clock	hi3620.dtsi	/^			clock: clock@0 {$/;"	l	label:sysctrl
clock	hisi-x5hd2.dtsi	/^			clock: clock@0 {$/;"	l
clock_aud	exynos5260.dtsi	/^		clock_aud: clock-controller@128C0000 {$/;"	l	label:soc
clock_audss	exynos4.dtsi	/^	clock_audss: clock-controller@03810000 {$/;"	l
clock_audss	exynos5250.dtsi	/^		clock_audss: audss-clock-controller@3810000 {$/;"	l
clock_audss	exynos5410.dtsi	/^		clock_audss: audss-clock-controller@3810000 {$/;"	l	label:soc
clock_audss	exynos5420.dtsi	/^		clock_audss: audss-clock-controller@3810000 {$/;"	l
clock_cam	s5pv210.dtsi	/^			clock_cam: clock-controller {$/;"	l	label:camera
clock_disp	exynos5260.dtsi	/^		clock_disp: clock-controller@14550000 {$/;"	l	label:soc
clock_egl	exynos5260.dtsi	/^		clock_egl: clock-controller@10600000 {$/;"	l	label:soc
clock_event	keystone.dtsi	/^		clock_event: timer@22f0000 {$/;"	l
clock_fsys	exynos5260.dtsi	/^		clock_fsys: clock-controller@122E0000 {$/;"	l	label:soc
clock_g2d	exynos5260.dtsi	/^		clock_g2d: clock-controller@10A00000 {$/;"	l	label:soc
clock_g3d	exynos5260.dtsi	/^		clock_g3d: clock-controller@11830000 {$/;"	l	label:soc
clock_gscl	exynos5260.dtsi	/^		clock_gscl: clock-controller@13F00000 {$/;"	l	label:soc
clock_isp	exynos5260.dtsi	/^		clock_isp: clock-controller@133C0000 {$/;"	l	label:soc
clock_kfc	exynos5260.dtsi	/^		clock_kfc: clock-controller@10700000 {$/;"	l	label:soc
clock_mfc	exynos5260.dtsi	/^		clock_mfc: clock-controller@11090000 {$/;"	l	label:soc
clock_mif	exynos5260.dtsi	/^		clock_mif: clock-controller@10CE0000 {$/;"	l	label:soc
clock_peri	exynos5260.dtsi	/^		clock_peri: clock-controller@10200000 {$/;"	l	label:soc
clock_top	exynos5260.dtsi	/^		clock_top: clock-controller@10010000 {$/;"	l	label:soc
clockgen	ls1021a.dtsi	/^		clockgen: clocking@1ee1000 {$/;"	l
clockgen_a9_pll	stih407-clock.dtsi	/^			clockgen_a9_pll: clockgen-a9-pll {$/;"	l
clockgen_a9_pll	stih410-clock.dtsi	/^			clockgen_a9_pll: clockgen-a9-pll {$/;"	l
clockgen_a9_pll	stih418-clock.dtsi	/^			clockgen_a9_pll: clockgen-a9-pll {$/;"	l
clocks	bcm283x.dtsi	/^		clocks: cprman@7e101000 {$/;"	l
clocks	s3c2416.dtsi	/^	clocks: clock-controller@0x4c000000 {$/;"	l
clocks	s3c6400.dtsi	/^	clocks: clock-controller@7e00f000 {$/;"	l
clocks	s3c6410.dtsi	/^	clocks: clock-controller@7e00f000 {$/;"	l
clocks	s5pv210.dtsi	/^		clocks: clock-controller@e0100000 {$/;"	l
cluster_a15_opp_table	exynos5420.dtsi	/^		cluster_a15_opp_table: opp_table0 {$/;"	l	label:soc
cluster_a7_opp_table	exynos5420.dtsi	/^		cluster_a7_opp_table: opp_table1 {$/;"	l
cm	omap3.dtsi	/^		cm: cm@48004000 {$/;"	l
cm1	omap4.dtsi	/^			cm1: cm1@4000 {$/;"	l	label:l4_cfg
cm1_clockdomains	omap4.dtsi	/^				cm1_clockdomains: clockdomains {$/;"	l	label:l4_cfg.cm1
cm1_clocks	omap4.dtsi	/^				cm1_clocks: clocks {$/;"	l	label:l4_cfg.cm1
cm2	omap4.dtsi	/^			cm2: cm2@8000 {$/;"	l	label:l4_cfg
cm24mhz	integratorap.dts	/^		cm24mhz: cm24mhz@24M {$/;"	l
cm24mhz	integratorcp.dts	/^		cm24mhz: cm24mhz@24M {$/;"	l
cm2_clockdomains	omap4.dtsi	/^				cm2_clockdomains: clockdomains {$/;"	l	label:l4_cfg.cm2
cm2_clocks	omap4.dtsi	/^				cm2_clocks: clocks {$/;"	l	label:l4_cfg.cm2
cm2_dm10_mux	omap44xx-clocks.dtsi	/^	cm2_dm10_mux: cm2_dm10_mux@1428 {$/;"	l
cm2_dm11_mux	omap44xx-clocks.dtsi	/^	cm2_dm11_mux: cm2_dm11_mux@1430 {$/;"	l
cm2_dm2_mux	omap44xx-clocks.dtsi	/^	cm2_dm2_mux: cm2_dm2_mux@1438 {$/;"	l
cm2_dm3_mux	omap44xx-clocks.dtsi	/^	cm2_dm3_mux: cm2_dm3_mux@1440 {$/;"	l
cm2_dm4_mux	omap44xx-clocks.dtsi	/^	cm2_dm4_mux: cm2_dm4_mux@1448 {$/;"	l
cm2_dm9_mux	omap44xx-clocks.dtsi	/^	cm2_dm9_mux: cm2_dm9_mux@1450 {$/;"	l
cm4_firc	imx7ulp-evk-wm8960.dts	/^		cm4_firc: clock@9 {$/;"	l
cm4_rosc	imx7ulp-evk-wm8960.dts	/^		cm4_rosc: clock@6 {$/;"	l
cm4_sirc	imx7ulp-evk-wm8960.dts	/^		cm4_sirc: clock@8 {$/;"	l
cm4_sosc	imx7ulp-evk-wm8960.dts	/^		cm4_sosc: clock@7 {$/;"	l
cm_96m_d2_fck	omap3xxx-clocks.dtsi	/^	cm_96m_d2_fck: cm_96m_d2_fck {$/;"	l
cm_96m_fck	omap3xxx-clocks.dtsi	/^	cm_96m_fck: cm_96m_fck {$/;"	l
cm_clockdomains	omap3.dtsi	/^			cm_clockdomains: clockdomains {$/;"	l	label:cm
cm_clocks	omap3.dtsi	/^			cm_clocks: clocks {$/;"	l	label:cm
cm_core	dra7.dtsi	/^			cm_core: cm_core@8000 {$/;"	l	label:l4_cfg
cm_core	omap5.dtsi	/^			cm_core: cm_core@8000 {$/;"	l	label:l4_cfg
cm_core_aon	dra7.dtsi	/^			cm_core_aon: cm_core_aon@5000 {$/;"	l	label:l4_cfg
cm_core_aon	omap5.dtsi	/^			cm_core_aon: cm_core_aon@4000 {$/;"	l	label:l4_cfg
cm_core_aon_clockdomains	dra7.dtsi	/^				cm_core_aon_clockdomains: clockdomains {$/;"	l	label:l4_cfg.cm_core_aon
cm_core_aon_clockdomains	omap5.dtsi	/^				cm_core_aon_clockdomains: clockdomains {$/;"	l	label:l4_cfg.cm_core_aon
cm_core_aon_clocks	dra7.dtsi	/^				cm_core_aon_clocks: clocks {$/;"	l	label:l4_cfg.cm_core_aon
cm_core_aon_clocks	omap5.dtsi	/^				cm_core_aon_clocks: clocks {$/;"	l	label:l4_cfg.cm_core_aon
cm_core_clockdomains	dra7.dtsi	/^				cm_core_clockdomains: clockdomains {$/;"	l	label:l4_cfg.cm_core
cm_core_clockdomains	omap5.dtsi	/^				cm_core_clockdomains: clockdomains {$/;"	l	label:l4_cfg.cm_core
cm_core_clocks	dra7.dtsi	/^				cm_core_clocks: clocks {$/;"	l	label:l4_cfg.cm_core
cm_core_clocks	omap5.dtsi	/^				cm_core_clocks: clocks {$/;"	l	label:l4_cfg.cm_core
cm_t43_led_pins	am437x-cm-t43.dts	/^	cm_t43_led_pins: cm_t43_led_pins {$/;"	l
cmcore	integratorcp.dts	/^		cmcore: cmosc@24M {$/;"	l
cmmem	integratorcp.dts	/^		cmmem: cmosc@24M {$/;"	l
cmo_qvga	imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts	/^	cmo_qvga: display {$/;"	l
cmosc	integratorap.dts	/^		cmosc: cmosc@24M {$/;"	l
cmt0	r8a7790.dtsi	/^	cmt0: timer@ffca0000 {$/;"	l
cmt0	r8a7791.dtsi	/^	cmt0: timer@ffca0000 {$/;"	l
cmt0	r8a7793.dtsi	/^	cmt0: timer@ffca0000 {$/;"	l
cmt0	r8a7794.dtsi	/^	cmt0: timer@ffca0000 {$/;"	l
cmt1	r8a73a4.dtsi	/^	cmt1: timer@e6130000 {$/;"	l
cmt1	r8a7740.dtsi	/^	cmt1: timer@e6138000 {$/;"	l
cmt1	r8a7790.dtsi	/^	cmt1: timer@e6130000 {$/;"	l
cmt1	r8a7791.dtsi	/^	cmt1: timer@e6130000 {$/;"	l
cmt1	r8a7793.dtsi	/^	cmt1: timer@e6130000 {$/;"	l
cmt1	r8a7794.dtsi	/^	cmt1: timer@e6130000 {$/;"	l
cmt1	sh73a0.dtsi	/^	cmt1: timer@e6138000 {$/;"	l
cmu	efm32gg.dtsi	/^		cmu: cmu@400c8000 {$/;"	l
cmu	exynos3250.dtsi	/^		cmu: clock-controller@10030000 {$/;"	l
cmu_dmc	exynos3250.dtsi	/^		cmu_dmc: clock-controller@105C0000 {$/;"	l
coda	imx27.dtsi	/^			coda: coda@10023000 {$/;"	l
codec	backup/imx7dea-com-kit_v2.dts	/^        codec: wm8731@1a {$/;"	l
codec	exynos4412-itop-elite.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx25-pdk.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx27-eukrea-mbimxsd27-baseboard.dts	/^	codec: codec@1a {$/;"	l
codec	imx53-mba53.dts	/^	codec: sgtl5000@a {$/;"	l
codec	imx53-smd.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6dl-riotboard.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6dlea-com-kit.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6dlea-com-kit_v2.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6q-gw5400-a.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6q-icore-rqs.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6q-novena.dts	/^	codec: es8328@11 {$/;"	l
codec	imx6qdl-apalis.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-apf6dev.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-colibri.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-gw52xx.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-gw53xx.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-gw54xx.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-nit6xlite.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-nitrogen6_max.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-nitrogen6_som2.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-nitrogen6x.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-phytec-pbab01.dtsi	/^	codec: tlv320@18 {$/;"	l
codec	imx6qdl-rex.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-sabreauto.dtsi	/^	codec: cs42888@48 {$/;"	l
codec	imx6qdl-sabrelite.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qdl-sabresd.dtsi	/^	codec: wm8962@1a {$/;"	l
codec	imx6qdl-wandboard.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6qea-com-kit.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6qea-com-kit_v2.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6sl-evk.dts	/^	codec: wm8962@1a {$/;"	l
codec	imx6sll-evk.dts	/^	codec: wm8962@1a {$/;"	l
codec	imx6sll-lpddr3-arm2.dts	/^	codec: wm8962@1a {$/;"	l
codec	imx6sx-14x14-arm2.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6sx-nitrogen6sx.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6sx-sabreauto.dts	/^	codec: cs42888@048 {$/;"	l
codec	imx6sx-sdb.dtsi	/^	codec: wm8962@1a {$/;"	l
codec	imx6sxea-com-kit.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6sxea-com-kit_v2.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6sxscm-evb.dts	/^	codec: wm8962@1a {$/;"	l
codec	imx6ul-14x14-ddr3-arm2-wm8958.dts	/^	codec: wm8958@1a {$/;"	l
codec	imx6ul-14x14-evk.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx6ul-9x9-evk.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx6ul-pico-hobbit.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx6ulea-com-kit.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6ulea-com-kit_v2.dts	/^	codec: wm8731@1a {$/;"	l
codec	imx6ull-14x14-evk.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx6ull-9x9-evk.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx7-colibri.dtsi	/^	codec: sgtl5000@0a {$/;"	l
codec	imx7d-12x12-lpddr3-arm2.dts	/^	codec: wm8958@1a {$/;"	l
codec	imx7d-nitrogen7.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx7d-pico.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx7d-sdb.dts	/^	codec: wm8960@1a {$/;"	l
codec	imx7dea-com-kit.dts	/^        codec: wm8731@1a {$/;"	l
codec	imx7dea-com-kit_v2.dts	/^        codec: wm8731@1a {$/;"	l
codec	imx7dea-ucom-kit.dts	/^        codec: wm8731@1a {$/;"	l
codec	imx7dea-ucom-kit_v2.dts	/^        codec: wm8731@1a {$/;"	l
codec	imx7s-warp.dts	/^	codec: sgtl5000@0a {$/;"	l
codec	imx7ulp-evk-wm8960.dts	/^	codec: wm8960@1a {$/;"	l
codec	ls1021a-qds.dts	/^			codec: sgtl5000@2a {$/;"	l
codec	ls1021a-twr.dts	/^	codec: sgtl5000@a {$/;"	l
codec	r7s72100-genmai.dts	/^	codec: codec@0 {$/;"	l
codec	rk3288-firefly-reload.dts	/^	codec: es8328@10 {$/;"	l
codec	ste-dbx5x0.dtsi	/^				codec: ab8500-codec {$/;"	l
codec	sun4i-a10.dtsi	/^		codec: codec@01c22c00 {$/;"	l
codec	sun5i.dtsi	/^		codec: codec@01c22c00 {$/;"	l
codec	sun6i-a31.dtsi	/^		codec: codec@01c22c00 {$/;"	l
codec	sun7i-a20.dtsi	/^		codec: codec@01c22c00 {$/;"	l
codec	sun8i-a23.dtsi	/^		codec: codec@01c22c00 {$/;"	l
codec	sun8i-a33.dtsi	/^		codec: codec@01c22e00 {$/;"	l
codec	sunxi-h3-h5.dtsi	/^		codec: codec@01c22c00 {$/;"	l
codec	tegra20-trimslice.dts	/^		codec: codec@1a {$/;"	l
codec	vf610-twr.dts	/^	codec: sgtl5000@0a {$/;"	l
codec1	imx6qdl-zii-rdu2.dtsi	/^	codec1: codec@18 {$/;"	l
codec2	imx6qdl-zii-rdu2.dtsi	/^	codec2: codec@18 {$/;"	l
codec_a	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^	codec_a: cs42888@048 {$/;"	l
codec_analog	sun8i-a23-a33.dtsi	/^			codec_analog: codec-analog {$/;"	l
codec_analog	sunxi-h3-h5.dtsi	/^		codec_analog: codec-analog@01f015c0 {$/;"	l
codec_b	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^	codec_b: wm8958@1a {$/;"	l
codec_b	imx6ull-14x14-ddr3-arm2-wm8958.dts	/^	codec_b: wm8958@1a {$/;"	l
codec_clk	sun4i-a10.dtsi	/^		codec_clk: clk@01c20140 {$/;"	l
codec_clk	sun7i-a20.dtsi	/^		codec_clk: clk@01c20140 {$/;"	l
codec_dai	imx6ul-tx6ul.dtsi	/^		codec_dai: simple-audio-card,codec {$/;"	l
codec_mclk	exynos5250-smdk5250.dts	/^		codec_mclk: codec-mclk {$/;"	l
codec_osc	imx6qdl-sabreauto.dtsi	/^		codec_osc: anaclk2 {$/;"	l
codec_osc	imx6sx-14x14-arm2.dts	/^	        codec_osc: codec_osc {$/;"	l
codec_osc	imx6sx-19x19-arm2.dts	/^		codec_osc: codec_osc {$/;"	l
codec_osc	imx6sx-sabreauto.dts	/^		codec_osc: anaclk2 {$/;"	l
codec_osc	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^		codec_osc: anaclk2 {$/;"	l
codec_pa_pin	sun4i-a10-dserve-dsrv9703c.dts	/^	codec_pa_pin: codec_pa_pin@0 {$/;"	l
codec_pa_pin	sun4i-a10-gemei-g9.dts	/^	codec_pa_pin: codec_pa_pin@0 {$/;"	l
codec_pa_pin	sun4i-a10-pov-protab2-ips9.dts	/^	codec_pa_pin: codec_pa_pin@0 {$/;"	l
codec_pa_pin	sun5i-reference-design-tablet.dtsi	/^	codec_pa_pin: codec_pa_pin@0 {$/;"	l
codec_pa_pin	sun7i-a20-wexler-tab7200.dts	/^	codec_pa_pin: codec_pa_pin@0 {$/;"	l
coherencyfab	armada-370-xp.dtsi	/^			coherencyfab: coherency-fabric@20200 {$/;"	l
coherencyfab	armada-375.dtsi	/^			coherencyfab: coherency-fabric@21010 {$/;"	l
coherencyfab	armada-38x.dtsi	/^			coherencyfab: coherency-fabric@21010 {$/;"	l
combiner	exynos4.dtsi	/^	combiner: interrupt-controller@10440000 {$/;"	l
combiner	exynos5.dtsi	/^		combiner: interrupt-controller@10440000 {$/;"	l
combophy0	ecx-common.dtsi	/^		combophy0: combo-phy@fff58000 {$/;"	l
combophy5	ecx-common.dtsi	/^		combophy5: combo-phy@fff5d000 {$/;"	l
comp_int	rk3066a-rayeager.dts	/^		comp_int: comp-int {$/;"	l
comp_int	rk3288-popmetal.dts	/^		comp_int: comp-int {$/;"	l
composite_con_in	r8a7793-gose.dts	/^			composite_con_in: endpoint {$/;"	l
contrast	nspire.dtsi	/^			contrast: contrast@900F0000 {$/;"	l
control	dm814x.dtsi	/^			control: control@140000 {$/;"	l	label:l4ls
control_pins	omap3-pandora-1ghz.dts	/^	control_pins: pinmux_control_pins {$/;"	l
control_pins	omap3-pandora-600mhz.dts	/^	control_pins: pinmux_control_pins {$/;"	l
cooling_map0	exynos4412-odroid-common.dtsi	/^				cooling_map0: map0 {$/;"	l	label:cpu_thermal
cooling_map1	exynos4412-odroid-common.dtsi	/^				cooling_map1: map1 {$/;"	l	label:cpu_thermal
core_12m_fck	omap3xxx-clocks.dtsi	/^	core_12m_fck: core_12m_fck {$/;"	l
core_48m_fck	omap3xxx-clocks.dtsi	/^	core_48m_fck: core_48m_fck {$/;"	l
core_96m_fck	omap3xxx-clocks.dtsi	/^	core_96m_fck: core_96m_fck {$/;"	l
core_ck	omap24xx-clocks.dtsi	/^	core_ck: core_ck {$/;"	l
core_ck	omap3xxx-clocks.dtsi	/^	core_ck: core_ck {$/;"	l
core_clk	dove.dtsi	/^				core_clk: core-clocks@0214 {$/;"	l
core_clk	kirkwood.dtsi	/^		core_clk: core-clocks@10030 {$/;"	l
core_clk	orion5x-mv88f5181.dtsi	/^			core_clk: core-clocks@10030 {$/;"	l
core_clk	orion5x-mv88f5182.dtsi	/^			core_clk: core-clocks@10030 {$/;"	l
core_crit	omap5-core-thermal.dtsi	/^		core_crit: core_crit {$/;"	l	label:core_thermal
core_d12_ck	omap24xx-clocks.dtsi	/^	core_d12_ck: core_d12_ck {$/;"	l
core_d16_ck	omap24xx-clocks.dtsi	/^	core_d16_ck: core_d16_ck {$/;"	l
core_d18_ck	omap2420-clocks.dtsi	/^	core_d18_ck: core_d18_ck {$/;"	l
core_d2_ck	omap24xx-clocks.dtsi	/^	core_d2_ck: core_d2_ck {$/;"	l
core_d2_ck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	core_d2_ck: core_d2_ck {$/;"	l
core_d3_ck	omap24xx-clocks.dtsi	/^	core_d3_ck: core_d3_ck {$/;"	l
core_d3_ck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	core_d3_ck: core_d3_ck {$/;"	l
core_d4_ck	omap24xx-clocks.dtsi	/^	core_d4_ck: core_d4_ck {$/;"	l
core_d4_ck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	core_d4_ck: core_d4_ck {$/;"	l
core_d5_ck	omap24xx-clocks.dtsi	/^	core_d5_ck: core_d5_ck {$/;"	l
core_d6_ck	omap24xx-clocks.dtsi	/^	core_d6_ck: core_d6_ck {$/;"	l
core_d6_ck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	core_d6_ck: core_d6_ck {$/;"	l
core_d8_ck	omap24xx-clocks.dtsi	/^	core_d8_ck: core_d8_ck {$/;"	l
core_d9_ck	omap24xx-clocks.dtsi	/^	core_d9_ck: core_d9_ck {$/;"	l
core_dpll_out_dclk_div	dra7xx-clocks.dtsi	/^	core_dpll_out_dclk_div: core_dpll_out_dclk_div {$/;"	l
core_hsd_byp_clk_mux_ck	omap44xx-clocks.dtsi	/^	core_hsd_byp_clk_mux_ck: core_hsd_byp_clk_mux_ck@12c {$/;"	l
core_l3_ck	omap24xx-clocks.dtsi	/^	core_l3_ck: core_l3_ck@240 {$/;"	l
core_l3_clkdm	am35xx-clocks.dtsi	/^	core_l3_clkdm: core_l3_clkdm {$/;"	l
core_l3_clkdm	omap2420-clocks.dtsi	/^	core_l3_clkdm: core_l3_clkdm {$/;"	l
core_l3_clkdm	omap2430-clocks.dtsi	/^	core_l3_clkdm: core_l3_clkdm {$/;"	l
core_l3_clkdm	omap3430es1-clocks.dtsi	/^	core_l3_clkdm: core_l3_clkdm {$/;"	l
core_l3_clkdm	omap36xx-omap3430es2plus-clocks.dtsi	/^	core_l3_clkdm: core_l3_clkdm {$/;"	l
core_l3_clkdm	omap3xxx-clocks.dtsi	/^	core_l3_clkdm: core_l3_clkdm {$/;"	l
core_l3_ick	omap3xxx-clocks.dtsi	/^	core_l3_ick: core_l3_ick {$/;"	l
core_l4_clkdm	am35xx-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap2420-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap2430-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap3430es1-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap34xx-omap36xx-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap36xx-omap3430es2plus-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_clkdm	omap3xxx-clocks.dtsi	/^	core_l4_clkdm: core_l4_clkdm {$/;"	l
core_l4_ick	omap3xxx-clocks.dtsi	/^	core_l4_ick: core_l4_ick {$/;"	l
core_thermal	omap5-core-thermal.dtsi	/^core_thermal: core_thermal {$/;"	l
coreaon_clkdm	dra7xx-clocks.dtsi	/^	coreaon_clkdm: coreaon_clkdm {$/;"	l
coreclk	armada-370.dtsi	/^			coreclk: mvebu-sar@18230 {$/;"	l
coreclk	armada-375.dtsi	/^			coreclk: mvebu-sar@e8204 {$/;"	l
coreclk	armada-38x.dtsi	/^			coreclk: mvebu-sar@18600 {$/;"	l
coreclk	armada-39x.dtsi	/^			coreclk: mvebu-sar@18600 {$/;"	l
coreclk	armada-xp-98dx3236.dtsi	/^			coreclk: mvebu-sar@f8204 {$/;"	l	label:dfx
coreclk	armada-xp.dtsi	/^			coreclk: mvebu-sar@18230 {$/;"	l
coredivclk	armada-370-xp.dtsi	/^			coredivclk: corediv-clock@18740 {$/;"	l
coredivclk	armada-375.dtsi	/^			coredivclk: corediv-clock@e8250 {$/;"	l
coredivclk	armada-38x.dtsi	/^			coredivclk: clock@e4250 {$/;"	l
coredivclk	armada-39x.dtsi	/^			coredivclk: clock@e4250 {$/;"	l
corex2_d3_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	corex2_d3_fck: corex2_d3_fck {$/;"	l
corex2_d5_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	corex2_d5_fck: corex2_d5_fck {$/;"	l
corex2_fck	omap3xxx-clocks.dtsi	/^	corex2_fck: corex2_fck {$/;"	l
counter32k	am4372.dtsi	/^		counter32k: counter@44e86000 {$/;"	l
counter32k	dra7.dtsi	/^			counter32k: counter@4000 {$/;"	l	label:l4_wkup
counter32k	omap2420.dtsi	/^			counter32k: counter@4000 {$/;"	l	label:l4
counter32k	omap2430.dtsi	/^			counter32k: counter@20000 {$/;"	l	label:l4_wkup
counter32k	omap3.dtsi	/^		counter32k: counter@48320000 {$/;"	l
counter32k	omap4.dtsi	/^				counter32k: counter@4000 {$/;"	l	label:l4_cfg.l4_wkup
counter32k	omap5.dtsi	/^			counter32k: counter@4000 {$/;"	l	label:l4_wkup
cp32khz_reg	exynos4210-universal_c210.dts	/^			cp32khz_reg: EN32KHz-CP {$/;"	l
cp_5v_reg	tegra30-cardhu.dtsi	/^		cp_5v_reg: regulator@2 {$/;"	l
cp_clk	r8a7790.dtsi	/^		cp_clk: cp {$/;"	l
cp_clk	r8a7791.dtsi	/^		cp_clk: cp {$/;"	l
cp_clk	r8a7792.dtsi	/^		cp_clk: cp {$/;"	l
cp_clk	r8a7793.dtsi	/^		cp_clk: cp {$/;"	l
cp_clk	r8a7794.dtsi	/^		cp_clk: cp {$/;"	l
cpcap	motorola-cpcap-mapphone.dtsi	/^	cpcap: pmic@0 {$/;"	l
cpcap_adc	motorola-cpcap-mapphone.dtsi	/^		cpcap_adc: adc {$/;"	l	label:cpcap
cpcap_battery	motorola-cpcap-mapphone.dtsi	/^		cpcap_battery: battery {$/;"	l	label:cpcap
cpcap_charger	motorola-cpcap-mapphone.dtsi	/^		cpcap_charger: charger {$/;"	l	label:cpcap
cpcap_regulator	motorola-cpcap-mapphone.dtsi	/^		cpcap_regulator: regulator {$/;"	l	label:cpcap
cpcap_regulators	motorola-cpcap-mapphone.dtsi	/^			cpcap_regulators: regulators {$/;"	l	label:cpcap.cpcap_regulator
cpcap_rtc	motorola-cpcap-mapphone.dtsi	/^		cpcap_rtc: rtc {$/;"	l	label:cpcap
cpcap_usb2_phy	motorola-cpcap-mapphone.dtsi	/^		cpcap_usb2_phy: phy {$/;"	l	label:cpcap
cpefuse_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	cpefuse_fck: cpefuse_fck@a08 {$/;"	l
cpg	r8a7743.dtsi	/^		cpg: clock-controller@e6150000 {$/;"	l
cpg	r8a7745.dtsi	/^		cpg: clock-controller@e6150000 {$/;"	l
cpg_clocks	r7s72100.dtsi	/^		cpg_clocks: cpg_clocks@fcfe0000 {$/;"	l
cpg_clocks	r8a73a4.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	r8a7740.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	r8a7778.dtsi	/^		cpg_clocks: cpg_clocks@ffc80000 {$/;"	l
cpg_clocks	r8a7779.dtsi	/^		cpg_clocks: clocks@ffc80000 {$/;"	l
cpg_clocks	r8a7790.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	r8a7791.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	r8a7792.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	r8a7793.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	r8a7794.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpg_clocks	sh73a0.dtsi	/^		cpg_clocks: cpg_clocks@e6150000 {$/;"	l
cpkcc_clk	sama5d4.dtsi	/^					cpkcc_clk: cpkcc_clk {$/;"	l
cppi41dma	am33xx.dtsi	/^			cppi41dma: dma-controller@47402000 {$/;"	l	label:usb
cppi41dma	da850.dtsi	/^			cppi41dma: dma-controller@201000 {$/;"	l	label:usb0
cppi41dma	dm814x.dtsi	/^			cppi41dma: dma-controller@47402000 {$/;"	l	label:usb
cppi41dma	dm816x.dtsi	/^			cppi41dma: dma-controller@47402000 {$/;"	l	label:usb
cpsw_125mhz_gclk	am33xx-clocks.dtsi	/^	cpsw_125mhz_gclk: cpsw_125mhz_gclk {$/;"	l
cpsw_125mhz_gclk	am43xx-clocks.dtsi	/^	cpsw_125mhz_gclk: cpsw_125mhz_gclk {$/;"	l
cpsw_125mhz_gclk	dm814x-clocks.dtsi	/^	cpsw_125mhz_gclk: cpsw_125mhz_gclk {$/;"	l
cpsw_50m_clkdiv	am43xx-clocks.dtsi	/^	cpsw_50m_clkdiv: cpsw_50m_clkdiv {$/;"	l
cpsw_5m_clkdiv	am43xx-clocks.dtsi	/^	cpsw_5m_clkdiv: cpsw_5m_clkdiv {$/;"	l
cpsw_cpts_rft_clk	am33xx-clocks.dtsi	/^	cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@520 {$/;"	l
cpsw_cpts_rft_clk	am43xx-clocks.dtsi	/^	cpsw_cpts_rft_clk: cpsw_cpts_rft_clk@4238 {$/;"	l
cpsw_cpts_rft_clk	dm814x-clocks.dtsi	/^	cpsw_cpts_rft_clk: cpsw_cpts_rft_clk {$/;"	l
cpsw_default	am335x-baltos.dtsi	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-bone-common.dtsi	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-chiliboard.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-cm-t335.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-evm.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-evmsk.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-icev2.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-lxm.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-moxa-uc-8100-me-t.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-shc.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am335x-sl50.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am437x-cm-t43.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am437x-gp-evm.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am437x-idk-evm.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am437x-sk-evm.dts	/^	cpsw_default: cpsw_default {$/;"	l
cpsw_default	am43x-epos-evm.dts	/^		cpsw_default: cpsw_default {$/;"	l
cpsw_emac0	am335x-shc.dts	/^	cpsw_emac0: slave@4a100200  {$/;"	l
cpsw_emac0	am33xx.dtsi	/^			cpsw_emac0: slave@4a100200 {$/;"	l	label:mac
cpsw_emac0	am4372.dtsi	/^			cpsw_emac0: slave@4a100200 {$/;"	l	label:mac
cpsw_emac0	dm814x.dtsi	/^			cpsw_emac0: slave@4a100200 {$/;"	l	label:mac
cpsw_emac0	dra7.dtsi	/^			cpsw_emac0: slave@48480200 {$/;"	l	label:mac
cpsw_emac1	am33xx.dtsi	/^			cpsw_emac1: slave@4a100300 {$/;"	l	label:mac
cpsw_emac1	am4372.dtsi	/^			cpsw_emac1: slave@4a100300 {$/;"	l	label:mac
cpsw_emac1	dm814x.dtsi	/^			cpsw_emac1: slave@4a100300 {$/;"	l	label:mac
cpsw_emac1	dra7.dtsi	/^			cpsw_emac1: slave@48480300 {$/;"	l	label:mac
cpsw_pins_default	am57xx-cl-som-am57x.dts	/^	cpsw_pins_default: cpsw_pins_default {$/;"	l
cpsw_pins_sleep	am57xx-cl-som-am57x.dts	/^	cpsw_pins_sleep: cpsw_pins_sleep {$/;"	l
cpsw_sleep	am335x-baltos.dtsi	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-bone-common.dtsi	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-chiliboard.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-cm-t335.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-evm.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-evmsk.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-icev2.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-lxm.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-shc.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am335x-sl50.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am437x-gp-evm.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am437x-idk-evm.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am437x-sk-evm.dts	/^	cpsw_sleep: cpsw_sleep {$/;"	l
cpsw_sleep	am43x-epos-evm.dts	/^		cpsw_sleep: cpsw_sleep {$/;"	l
cpu	am4372.dtsi	/^		cpu: cpu@0 {$/;"	l
cpu	imx27.dtsi	/^		cpu: cpu@0 {$/;"	l
cpu	imx51.dtsi	/^		cpu: cpu@0 {$/;"	l
cpu	omap34xx.dtsi	/^		cpu: cpu@0 {$/;"	l
cpu	omap36xx.dtsi	/^		cpu: cpu@0 {$/;"	l
cpu	sun4i-a10.dtsi	/^		cpu: cpu@01c20054 {$/;"	l
cpu	sun7i-a20.dtsi	/^		cpu: cpu@01c20054 {$/;"	l
cpu0	arm-realview-pba8.dts	/^		cpu0: cpu@0 {$/;"	l
cpu0	armada-375.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	artpec6.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	bcm-nsp.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	bcm11351.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	bcm21664.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	bcm23550.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	bcm2837.dtsi	/^		cpu0: cpu@0 {$/;"	l	label:cpus
cpu0	dove.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	dra7.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	emev2.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	exynos3250.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	exynos4210.dtsi	/^		cpu0: cpu@900 {$/;"	l
cpu0	exynos4412.dtsi	/^		cpu0: cpu@A00 {$/;"	l
cpu0	exynos5250.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	exynos5410.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	exynos5420-cpus.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	exynos5422-cpus.dtsi	/^		cpu0: cpu@100 {$/;"	l
cpu0	imx53.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx6q.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx6sll.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx6sx.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx6ul.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx6ull.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx7d.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx7s.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	imx7ulp.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	ls1021a.dtsi	/^		cpu0: cpu@f00 {$/;"	l
cpu0	mt7623.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	mt8135.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	omap443x.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	omap4460.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	omap5.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	owl-s500.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	qcom-mdm9615.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a73a4.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7743.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7745.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7790.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7791.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7792.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7793.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	r8a7794.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	rk3036.dtsi	/^		cpu0: cpu@f00 {$/;"	l
cpu0	rk3066a.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	rk3188.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	rk322x.dtsi	/^		cpu0: cpu@f00 {$/;"	l
cpu0	rk3288.dtsi	/^		cpu0: cpu@500 {$/;"	l
cpu0	rv1108.dtsi	/^		cpu0: cpu@f00 {$/;"	l
cpu0	sh73a0.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	socfpga.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	sun4i-a10.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	sun5i.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	sun6i-a31.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	sun7i-a20.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	sun8i-a23-a33.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	sun9i-a80.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	tango4-smp8758.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0	vexpress-v2p-ca15_a7.dts	/^		cpu0: cpu@0 {$/;"	l
cpu0	zynq-7000.dtsi	/^		cpu0: cpu@0 {$/;"	l
cpu0_opp_1500	exynos4412.dtsi	/^		cpu0_opp_1500: opp-1500000000 {$/;"	l
cpu0_opp_table	am33xx.dtsi	/^	cpu0_opp_table: opp-table {$/;"	l
cpu0_opp_table	am4372.dtsi	/^	cpu0_opp_table: opp-table {$/;"	l
cpu0_opp_table	dra7.dtsi	/^	cpu0_opp_table: opp-table {$/;"	l
cpu0_opp_table	exynos4412.dtsi	/^	cpu0_opp_table: opp_table0 {$/;"	l
cpu0_opp_table	rk3229.dtsi	/^	cpu0_opp_table: opp_table0 {$/;"	l
cpu0_opp_table	rk322x.dtsi	/^	cpu0_opp_table: opp_table0 {$/;"	l
cpu0_opp_table	sun8i-a33.dtsi	/^	cpu0_opp_table: opp_table0 {$/;"	l
cpu0_thermal	exynos5410.dtsi	/^		cpu0_thermal: cpu0-thermal {$/;"	l
cpu0_thermal	exynos5420.dtsi	/^		cpu0_thermal: cpu0-thermal {$/;"	l
cpu0_thermal	exynos5422-odroidxu3-common.dtsi	/^		cpu0_thermal: cpu0-thermal {$/;"	l
cpu0_thermal	exynos5440.dtsi	/^		cpu0_thermal: cpu0-thermal {$/;"	l
cpu1	armada-375.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	artpec6.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	bcm-nsp.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	bcm11351.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	bcm21664.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	bcm23550.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	bcm2837.dtsi	/^		cpu1: cpu@1 {$/;"	l	label:cpus
cpu1	emev2.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	exynos3250.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	exynos5410.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	exynos5420-cpus.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	exynos5422-cpus.dtsi	/^		cpu1: cpu@101 {$/;"	l
cpu1	imx7d.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	ls1021a.dtsi	/^		cpu1: cpu@f01 {$/;"	l
cpu1	mt7623.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	mt8135.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	owl-s500.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	r8a7743.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	r8a7790.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	r8a7791.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	r8a7792.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	r8a7793.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	r8a7794.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	rk3036.dtsi	/^		cpu1: cpu@f01 {$/;"	l
cpu1	rk322x.dtsi	/^		cpu1: cpu@f01 {$/;"	l
cpu1	rk3288.dtsi	/^		cpu1: cpu@501 {$/;"	l
cpu1	sh73a0.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	socfpga.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	sun9i-a80.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	tango4-smp8758.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1	vexpress-v2p-ca15_a7.dts	/^		cpu1: cpu@1 {$/;"	l
cpu1	zynq-7000.dtsi	/^		cpu1: cpu@1 {$/;"	l
cpu1_thermal	exynos5410.dtsi	/^		cpu1_thermal: cpu1-thermal {$/;"	l
cpu1_thermal	exynos5420.dtsi	/^		cpu1_thermal: cpu1-thermal {$/;"	l
cpu1_thermal	exynos5440.dtsi	/^		cpu1_thermal: cpu1-thermal {$/;"	l
cpu2	bcm23550.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	bcm2837.dtsi	/^		cpu2: cpu@2 {$/;"	l	label:cpus
cpu2	exynos5410.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	exynos5420-cpus.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	exynos5422-cpus.dtsi	/^		cpu2: cpu@102 {$/;"	l
cpu2	mt7623.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	mt8135.dtsi	/^		cpu2: cpu@100 {$/;"	l
cpu2	owl-s500.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	r8a7790.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	rk322x.dtsi	/^		cpu2: cpu@f02 {$/;"	l
cpu2	rk3288.dtsi	/^		cpu2: cpu@502 {$/;"	l
cpu2	sun9i-a80.dtsi	/^		cpu2: cpu@2 {$/;"	l
cpu2	vexpress-v2p-ca15_a7.dts	/^		cpu2: cpu@2 {$/;"	l
cpu2_thermal	exynos5410.dtsi	/^		cpu2_thermal: cpu2-thermal {$/;"	l
cpu2_thermal	exynos5420.dtsi	/^		cpu2_thermal: cpu2-thermal {$/;"	l
cpu2_thermal	exynos5440.dtsi	/^		cpu2_thermal: cpu2-thermal {$/;"	l
cpu3	bcm23550.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	bcm2837.dtsi	/^		cpu3: cpu@3 {$/;"	l	label:cpus
cpu3	exynos5410.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	exynos5420-cpus.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	exynos5422-cpus.dtsi	/^		cpu3: cpu@103 {$/;"	l
cpu3	mt7623.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	mt8135.dtsi	/^		cpu3: cpu@101 {$/;"	l
cpu3	owl-s500.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	r8a7790.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	rk322x.dtsi	/^		cpu3: cpu@f03 {$/;"	l
cpu3	rk3288.dtsi	/^		cpu3: cpu@503 {$/;"	l
cpu3	sun9i-a80.dtsi	/^		cpu3: cpu@3 {$/;"	l
cpu3	vexpress-v2p-ca15_a7.dts	/^		cpu3: cpu@3 {$/;"	l
cpu3_thermal	exynos5410.dtsi	/^		cpu3_thermal: cpu3-thermal {$/;"	l
cpu3_thermal	exynos5420.dtsi	/^		cpu3_thermal: cpu3-thermal {$/;"	l
cpu4	exynos5420-cpus.dtsi	/^		cpu4: cpu@100 {$/;"	l
cpu4	exynos5422-cpus.dtsi	/^		cpu4: cpu@0 {$/;"	l
cpu4	r8a7790.dtsi	/^		cpu4: cpu@100 {$/;"	l
cpu4	sun9i-a80.dtsi	/^		cpu4: cpu@100 {$/;"	l
cpu4	vexpress-v2p-ca15_a7.dts	/^		cpu4: cpu@4 {$/;"	l
cpu5	exynos5420-cpus.dtsi	/^		cpu5: cpu@101 {$/;"	l
cpu5	exynos5422-cpus.dtsi	/^		cpu5: cpu@1 {$/;"	l
cpu5	r8a7790.dtsi	/^		cpu5: cpu@101 {$/;"	l
cpu5	sun9i-a80.dtsi	/^		cpu5: cpu@101 {$/;"	l
cpu6	exynos5420-cpus.dtsi	/^		cpu6: cpu@102 {$/;"	l
cpu6	exynos5422-cpus.dtsi	/^		cpu6: cpu@2 {$/;"	l
cpu6	r8a7790.dtsi	/^		cpu6: cpu@102 {$/;"	l
cpu6	sun9i-a80.dtsi	/^		cpu6: cpu@102 {$/;"	l
cpu7	exynos5420-cpus.dtsi	/^		cpu7: cpu@103 {$/;"	l
cpu7	exynos5422-cpus.dtsi	/^		cpu7: cpu@3 {$/;"	l
cpu7	r8a7790.dtsi	/^		cpu7: cpu@103 {$/;"	l
cpu7	sun9i-a80.dtsi	/^		cpu7: cpu@103 {$/;"	l
cpu_active	mt7623.dtsi	/^					cpu_active: cpu_active {$/;"	l	label:cpu_thermal
cpu_alert	ls1021a.dtsi	/^					cpu_alert: cpu-alert {$/;"	l	label:cpu_thermal
cpu_alert0	exynos4-cpu-thermal.dtsi	/^			cpu_alert0: cpu-alert-0 {$/;"	l	label:cpu_thermal
cpu_alert0	exynos4210.dtsi	/^			      cpu_alert0: cpu-alert-0 {$/;"	l	label:cpu_thermal
cpu_alert0	exynos5410-odroidxu.dts	/^		cpu_alert0: cpu-alert-0 {$/;"	l
cpu_alert0	exynos5422-odroidxu3-common.dtsi	/^				cpu_alert0: cpu-alert-0 {$/;"	l	label:cpu0_thermal
cpu_alert0	omap4-cpu-thermal.dtsi	/^                cpu_alert0: cpu_alert {$/;"	l	label:cpu_thermal.cpu_trips
cpu_alert0	qcom-apq8064.dtsi	/^				cpu_alert0: trip0 {$/;"	l
cpu_alert0	qcom-apq8084.dtsi	/^				cpu_alert0: trip0 {$/;"	l
cpu_alert0	qcom-msm8974.dtsi	/^				cpu_alert0: trip0 {$/;"	l
cpu_alert0	rk322x.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l	label:cpu_thermal
cpu_alert0	rk3288.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l	label:cpu_thermal
cpu_alert0	sun4i-a10.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l
cpu_alert0	sun5i-a13.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l
cpu_alert0	sun6i-a31.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l
cpu_alert0	sun7i-a20.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l
cpu_alert0	sun8i-a33.dtsi	/^				cpu_alert0: cpu_alert0 {$/;"	l
cpu_alert1	am57xx-beagle-x15-common.dtsi	/^	cpu_alert1: cpu_alert1 {$/;"	l
cpu_alert1	exynos4-cpu-thermal.dtsi	/^			cpu_alert1: cpu-alert-1 {$/;"	l	label:cpu_thermal
cpu_alert1	exynos4210.dtsi	/^			      cpu_alert1: cpu-alert-1 {$/;"	l	label:cpu_thermal
cpu_alert1	exynos5410-odroidxu.dts	/^		cpu_alert1: cpu-alert-1 {$/;"	l
cpu_alert1	exynos5422-odroidxu3-common.dtsi	/^				cpu_alert1: cpu-alert-1 {$/;"	l	label:cpu0_thermal
cpu_alert1	qcom-apq8064.dtsi	/^				cpu_alert1: trip0 {$/;"	l
cpu_alert1	qcom-apq8084.dtsi	/^				cpu_alert1: trip0 {$/;"	l
cpu_alert1	qcom-msm8974.dtsi	/^				cpu_alert1: trip0 {$/;"	l
cpu_alert1	rk322x.dtsi	/^				cpu_alert1: cpu_alert1 {$/;"	l	label:cpu_thermal
cpu_alert1	rk3288.dtsi	/^				cpu_alert1: cpu_alert1 {$/;"	l	label:cpu_thermal
cpu_alert1	sun8i-a33.dtsi	/^				cpu_alert1: cpu_alert1 {$/;"	l
cpu_alert2	exynos4-cpu-thermal.dtsi	/^			cpu_alert2: cpu-alert-2 {$/;"	l	label:cpu_thermal
cpu_alert2	exynos4210.dtsi	/^			      cpu_alert2: cpu-alert-2 {$/;"	l	label:cpu_thermal
cpu_alert2	exynos5410-odroidxu.dts	/^		cpu_alert2: cpu-alert-2 {$/;"	l
cpu_alert2	exynos5422-odroidxu3-common.dtsi	/^				cpu_alert2: cpu-alert-2 {$/;"	l	label:cpu0_thermal
cpu_alert2	qcom-apq8064.dtsi	/^				cpu_alert2: trip0 {$/;"	l
cpu_alert2	qcom-apq8084.dtsi	/^				cpu_alert2: trip0 {$/;"	l
cpu_alert2	qcom-msm8974.dtsi	/^				cpu_alert2: trip0 {$/;"	l
cpu_alert3	exynos5422-odroidxu3-common.dtsi	/^				cpu_alert3: cpu-alert-3 {$/;"	l	label:cpu0_thermal
cpu_alert3	qcom-apq8064.dtsi	/^				cpu_alert3: trip0 {$/;"	l
cpu_alert3	qcom-apq8084.dtsi	/^				cpu_alert3: trip0 {$/;"	l
cpu_alert3	qcom-msm8974.dtsi	/^				cpu_alert3: trip0 {$/;"	l
cpu_alert4	exynos5422-odroidxu3-common.dtsi	/^				cpu_alert4: cpu-alert-4 {$/;"	l	label:cpu0_thermal
cpu_alert_almost_hot	rk3288-veyron-mickey.dts	/^		cpu_alert_almost_hot: cpu_alert_almost_hot {$/;"	l
cpu_alert_almost_warm	rk3288-veyron-mickey.dts	/^		cpu_alert_almost_warm: cpu_alert_almost_warm {$/;"	l
cpu_alert_hot	rk3288-veyron-mickey.dts	/^		cpu_alert_hot: cpu_alert_hot {$/;"	l
cpu_alert_hotter	rk3288-veyron-mickey.dts	/^		cpu_alert_hotter: cpu_alert_hotter {$/;"	l
cpu_alert_very_hot	rk3288-veyron-mickey.dts	/^		cpu_alert_very_hot: cpu_alert_very_hot {$/;"	l
cpu_alert_warm	rk3288-veyron-mickey.dts	/^		cpu_alert_warm: cpu_alert_warm {$/;"	l
cpu_clk	vexpress-v2p-ca5s.dts	/^		cpu_clk: oscclk0 {$/;"	l
cpu_cooling_maps	omap4-cpu-thermal.dtsi	/^	cpu_cooling_maps: cooling-maps {$/;"	l	label:cpu_thermal
cpu_crit	ls1021a.dtsi	/^					cpu_crit: cpu-crit {$/;"	l	label:cpu_thermal
cpu_crit	mt2701.dtsi	/^				cpu_crit: cpu_crit@0 {$/;"	l	label:cpu_thermal
cpu_crit	omap4-cpu-thermal.dtsi	/^                cpu_crit: cpu_crit {$/;"	l	label:cpu_thermal.cpu_trips
cpu_crit	rk322x.dtsi	/^				cpu_crit: cpu_crit {$/;"	l	label:cpu_thermal
cpu_crit	rk3288-veyron-mickey.dts	/^		cpu_crit: cpu_crit {$/;"	l
cpu_crit	rk3288.dtsi	/^				cpu_crit: cpu_crit {$/;"	l	label:cpu_thermal
cpu_crit	sun4i-a10.dtsi	/^				cpu_crit: cpu_crit {$/;"	l
cpu_crit	sun5i-a13.dtsi	/^				cpu_crit: cpu_crit {$/;"	l
cpu_crit	sun6i-a31.dtsi	/^				cpu_crit: cpu_crit {$/;"	l
cpu_crit	sun7i-a20.dtsi	/^				cpu_crit: cpu_crit {$/;"	l
cpu_crit	sun8i-a33.dtsi	/^				cpu_crit: cpu_crit {$/;"	l
cpu_crit0	exynos4-cpu-thermal.dtsi	/^			cpu_crit0: cpu-crit-0 {$/;"	l	label:cpu_thermal
cpu_crit0	exynos5410-odroidxu.dts	/^		cpu_crit0: cpu-crit-0 {$/;"	l
cpu_crit0	exynos5422-odroidxu3-common.dtsi	/^				cpu_crit0: cpu-crit-0 {$/;"	l	label:cpu0_thermal
cpu_crit0	qcom-apq8064.dtsi	/^				cpu_crit0: trip1 {$/;"	l
cpu_crit0	qcom-apq8084.dtsi	/^				cpu_crit0: trip1 {$/;"	l
cpu_crit0	qcom-msm8974.dtsi	/^				cpu_crit0: trip1 {$/;"	l
cpu_crit1	qcom-apq8064.dtsi	/^				cpu_crit1: trip1 {$/;"	l
cpu_crit1	qcom-apq8084.dtsi	/^				cpu_crit1: trip1 {$/;"	l
cpu_crit1	qcom-msm8974.dtsi	/^				cpu_crit1: trip1 {$/;"	l
cpu_crit2	qcom-apq8064.dtsi	/^				cpu_crit2: trip1 {$/;"	l
cpu_crit2	qcom-apq8084.dtsi	/^				cpu_crit2: trip1 {$/;"	l
cpu_crit2	qcom-msm8974.dtsi	/^				cpu_crit2: trip1 {$/;"	l
cpu_crit3	qcom-apq8064.dtsi	/^				cpu_crit3: trip1 {$/;"	l
cpu_crit3	qcom-apq8084.dtsi	/^				cpu_crit3: trip1 {$/;"	l
cpu_crit3	qcom-msm8974.dtsi	/^				cpu_crit3: trip1 {$/;"	l
cpu_dai	imx6ul-tx6ul.dtsi	/^		cpu_dai: simple-audio-card,cpu {$/;"	l
cpu_hot	mt7623.dtsi	/^					cpu_hot: cpu_hot {$/;"	l	label:cpu_thermal
cpu_leakage	rk3066a.dtsi	/^		cpu_leakage: cpu_leakage@17 {$/;"	l	label:efuse
cpu_leakage	rk3188.dtsi	/^		cpu_leakage: cpu_leakage@17 {$/;"	l	label:efuse
cpu_leakage	rk322x.dtsi	/^		cpu_leakage: cpu_leakage@17 {$/;"	l	label:efuse
cpu_leakage	rk3288.dtsi	/^		cpu_leakage: cpu_leakage@17 {$/;"	l	label:efuse
cpu_opp	uniphier-pro5.dtsi	/^	cpu_opp: opp_table {$/;"	l
cpu_opp	uniphier-pxs2.dtsi	/^	cpu_opp: opp_table {$/;"	l
cpu_opp_table	mt7623.dtsi	/^	cpu_opp_table: opp_table {$/;"	l
cpu_opp_table	rv1108.dtsi	/^	cpu_opp_table: opp_table {$/;"	l
cpu_passive	mt7623.dtsi	/^					cpu_passive: cpu_passive {$/;"	l	label:cpu_thermal
cpu_temp	tango4-smp8758.dtsi	/^		cpu_temp: thermal@920100 {$/;"	l
cpu_thermal	bcm283x.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	bcm5301x.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos3250-artik5.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos3250-monk.dts	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos3250-rinato.dts	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4-cpu-thermal.dtsi	/^	cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4210-trats.dts	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4210.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4412-itop-scp-core.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4412-odroid-common.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4412-odroidu3.dts	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos4412-trats2.dts	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	exynos5250.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	ls1021a.dtsi	/^			cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	mt2701.dtsi	/^		cpu_thermal: cpu_thermal {$/;"	l
cpu_thermal	mt7623.dtsi	/^			cpu_thermal: cpu_thermal {$/;"	l
cpu_thermal	omap3-cpu-thermal.dtsi	/^cpu_thermal: cpu_thermal {$/;"	l
cpu_thermal	omap4-cpu-thermal.dtsi	/^cpu_thermal: cpu_thermal {$/;"	l
cpu_thermal	r8a7790.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	r8a7791.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	r8a7793.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	rk322x.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_thermal	rk3288.dtsi	/^		cpu_thermal: cpu_thermal {$/;"	l
cpu_thermal	tango4-smp8758.dtsi	/^		cpu_thermal: cpu-thermal {$/;"	l
cpu_throttle_trip	tegra124.dtsi	/^				cpu_throttle_trip: throttle-trip {$/;"	l
cpu_trips	omap4-cpu-thermal.dtsi	/^	cpu_trips: trips {$/;"	l	label:cpu_thermal
cpuclk	armada-xp-98dx3236.dtsi	/^			cpuclk: clock-complex@18700 {$/;"	l
cpuclk	armada-xp.dtsi	/^			cpuclk: clock-complex@18700 {$/;"	l
cpuconf	armada-370.dtsi	/^			cpuconf: cpu-config@21000 {$/;"	l
cpurst	armada-370-xp.dtsi	/^			cpurst: cpurst@20800 {$/;"	l
cpurst	armada-375.dtsi	/^			cpurst: cpurst@20800 {$/;"	l
cpurst	armada-38x.dtsi	/^			cpurst: cpurst@20800 {$/;"	l
cpus	bcm2836.dtsi	/^	cpus: cpus {$/;"	l
cpus	bcm2837.dtsi	/^	cpus: cpus {$/;"	l
cpus_clk	sun9i-a80.dtsi	/^		cpus_clk: clk@08001410 {$/;"	l
crc	stm32f429.dtsi	/^		crc: crc@40023000 {$/;"	l
crc	stm32f746.dtsi	/^		crc: crc@40023000 {$/;"	l
creg	lpc18xx.dtsi	/^		creg: syscon@40043000 {$/;"	l
creg_clk	lpc18xx.dtsi	/^			creg_clk: clock-controller {$/;"	l	label:creg
crg	hi3519.dtsi	/^	crg: clock-reset-controller@12010000 {$/;"	l
cros_ec	exynos5250-snow-common.dtsi	/^			cros_ec: embedded-controller@1e {$/;"	l	label:i2c_104
cros_ec	exynos5250-spring.dts	/^	cros_ec: embedded-controller@1e {$/;"	l
cros_ec	exynos5420-peach-pit.dts	/^	cros_ec: cros-ec@0 {$/;"	l
cros_ec	exynos5800-peach-pi.dts	/^	cros_ec: cros-ec@0 {$/;"	l
cros_ec	rk3288-veyron-chromebook.dtsi	/^	cros_ec: ec@0 {$/;"	l
cros_ec	tegra124-nyan.dtsi	/^		cros_ec: cros-ec@0 {$/;"	l
cros_ec	tegra124-venice2.dts	/^		cros_ec: cros-ec@0 {$/;"	l
crossbar_mpu	dra7.dtsi	/^		crossbar_mpu: crossbar@4a002a48 {$/;"	l
cru	rk3036.dtsi	/^	cru: clock-controller@20000000 {$/;"	l
cru	rk3066a.dtsi	/^	cru: clock-controller@20000000 {$/;"	l
cru	rk3188.dtsi	/^	cru: clock-controller@20000000 {$/;"	l
cru	rk322x.dtsi	/^	cru: clock-controller@110e0000 {$/;"	l
cru	rk3288.dtsi	/^	cru: clock-controller@ff760000 {$/;"	l
cru	rv1108.dtsi	/^	cru: clock-controller@20200000 {$/;"	l
crypto	dove.dtsi	/^			crypto: crypto-engine@30000 {$/;"	l
crypto	imx6qdl.dtsi	/^			crypto: caam@2100000 {$/;"	l
crypto	imx6sx.dtsi	/^			crypto: caam@2100000 {$/;"	l	label:aips2
crypto	imx6ul.dtsi	/^			crypto: caam@2140000 {$/;"	l	label:aips2
crypto	imx7d.dtsi	/^	crypto: caam@30900000 {$/;"	l
crypto	imx7ulp.dtsi	/^		crypto: caam@40240000 {$/;"	l	label:ahbbridge0
crypto	ls1021a.dtsi	/^		crypto: crypto@1700000 {$/;"	l
crypto	mt7623.dtsi	/^	crypto: crypto@1b240000 {$/;"	l
crypto	rk3288.dtsi	/^	crypto: cypto-controller@ff8a0000 {$/;"	l
crypto	sun4i-a10.dtsi	/^		crypto: crypto-engine@01c15000 {$/;"	l
crypto	sun5i.dtsi	/^		crypto: crypto-engine@01c15000 {$/;"	l
crypto	sun6i-a31.dtsi	/^		crypto: crypto-engine@01c15000 {$/;"	l
crypto	sun7i-a20.dtsi	/^		crypto: crypto-engine@01c15000 {$/;"	l
crypto	sun8i-a33.dtsi	/^		crypto: crypto-engine@01c15000 {$/;"	l
crypto_sram	armada-370.dtsi	/^		crypto_sram: sa-sram {$/;"	l
crypto_sram	dove.dtsi	/^			crypto_sram: sa-sram@ffffe000 {$/;"	l
crypto_sram	kirkwood.dtsi	/^		crypto_sram: sa-sram@0301 {$/;"	l
crypto_sram	orion5x.dtsi	/^		crypto_sram: sa-sram {$/;"	l
crypto_sram0	armada-375.dtsi	/^		crypto_sram0: sa-sram0 {$/;"	l
crypto_sram0	armada-38x.dtsi	/^		crypto_sram0: sa-sram0 {$/;"	l
crypto_sram0	armada-xp.dtsi	/^		crypto_sram0: sa-sram0 {$/;"	l
crypto_sram1	armada-375.dtsi	/^		crypto_sram1: sa-sram1 {$/;"	l
crypto_sram1	armada-38x.dtsi	/^		crypto_sram1: sa-sram1 {$/;"	l
crypto_sram1	armada-xp.dtsi	/^		crypto_sram1: sa-sram1 {$/;"	l
cryptobam	qcom-ipq4019-ap.dk01.1.dtsi	/^		cryptobam: dma@8e04000 {$/;"	l
cryptobam	qcom-ipq4019.dtsi	/^		cryptobam: dma@8e04000 {$/;"	l
crystal_freq_sel_ck	am43xx-clocks.dtsi	/^	crystal_freq_sel_ck: crystal_freq_sel_ck@40 {$/;"	l
cs2000	imx6qdl-zii-rdu2.dtsi	/^	cs2000: clkgen@4e {$/;"	l
cs2000_in_dummy	imx6qdl-zii-rdu2.dtsi	/^	cs2000_in_dummy: cs2000-in-dummy {$/;"	l
cs2000_ref	imx6qdl-zii-rdu2.dtsi	/^	cs2000_ref: cs2000-ref {$/;"	l
cs42448	mt2701-evb.dts	/^	cs42448: cs42448@48 {$/;"	l
cs42888	imx6sx-19x19-arm2.dts	/^	cs42888: cs42888@048 {$/;"	l
cs42l51	kirkwood-openrd-client.dts	/^			cs42l51: cs42l51@4a {$/;"	l
cs42l51	kirkwood-openrd-ultimate.dts	/^			cs42l51: cs42l51@4a {$/;"	l
csi	imx6sl.dtsi	/^			csi: csi@020e4000 {$/;"	l
csi	imx6sll.dtsi	/^			csi: csi@020e8000 {$/;"	l	label:aips1
csi	imx6ul.dtsi	/^			csi: csi@021c4000 {$/;"	l
csi	imx6ull.dtsi	/^			csi: csi@021c4000 {$/;"	l
csi1	imx6sx.dtsi	/^				csi1: csi@02214000 {$/;"	l	label:aips3
csi1	imx7d.dtsi	/^	csi1: csi@30710000 {$/;"	l
csi1_ep	imx6sll-lpddr3-arm2.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6sx-19x19-arm2.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6sx-sdb.dtsi	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6sxea-com-kit-ov5640-pl.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6sxea-com-kit_v2-ov5640-pl.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6sxscm-evb.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ul-14x14-evk.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ul-9x9-evk.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ulea-com-kit-ov5640-pl.dts	/^                csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ulea-com-kit_v2-ov5640-pl.dts	/^                csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ull-14x14-ddr3-arm2.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ull-14x14-evk.dts	/^		csi1_ep: endpoint {$/;"	l
csi1_ep	imx6ull-9x9-evk.dts	/^		csi1_ep: endpoint {$/;"	l
csi2	imx6sx.dtsi	/^				csi2: csi@0221c000 {$/;"	l	label:aips3
csi2_96m_fck	omap34xx-omap36xx-clocks.dtsi	/^	csi2_96m_fck: csi2_96m_fck@f00 {$/;"	l
csi2_ep	imx6sx-19x19-arm2.dts	/^		csi2_ep: endpoint {$/;"	l
csi2_ep	imx6sx-sabreauto.dts	/^		csi2_ep: endpoint {$/;"	l
csi2_ep	imx6sx-sdb.dtsi	/^		csi2_ep: endpoint {$/;"	l
csi2_ep	imx6sxea-com-kit.dts	/^		csi2_ep: endpoint {$/;"	l
csi2_ep	imx6sxea-com-kit_v2.dts	/^		csi2_ep: endpoint {$/;"	l
csi2_ep	imx6sxea-com-ptp.dts	/^		csi2_ep: endpoint {$/;"	l
csi2_ep	imx6sxscm-evb.dts	/^		csi2_ep: endpoint {$/;"	l
csi2a_ep	omap3-n9.dts	/^			csi2a_ep: endpoint {$/;"	l
csi2a_ep	omap3-n950.dts	/^			csi2a_ep: endpoint {$/;"	l
csi_cam1	omap3-n900.dts	/^			csi_cam1: endpoint {$/;"	l	label:cam1
csi_ep	imx6sl-evk.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7d-sdb.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7dea-com-kit-ov5640.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7dea-com-kit-ov5647.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7dea-com-kit_v2-ov5640.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7dea-ucom-kit-ov5640.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7dea-ucom-kit-ov5647.dts	/^		csi_ep: endpoint {$/;"	l
csi_ep	imx7dea-ucom-kit_v2-ov5640.dts	/^		csi_ep: endpoint {$/;"	l
csi_isp	omap3-n900.dts	/^			csi_isp: endpoint {$/;"	l
csi_mipi_ep	imx7d-sdb.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csi_mipi_ep	imx7dea-com-kit-ov5640.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csi_mipi_ep	imx7dea-com-kit-ov5647.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csi_mipi_ep	imx7dea-com-kit_v2-ov5640.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csi_mipi_ep	imx7dea-ucom-kit-ov5640.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csi_mipi_ep	imx7dea-ucom-kit-ov5647.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csi_mipi_ep	imx7dea-ucom-kit_v2-ov5640.dts	/^		csi_mipi_ep: endpoint2 {$/;"	l
csis0	s5pv210.dtsi	/^			csis0: csis@fa600000 {$/;"	l	label:camera
csis0_ep	exynos4412-trats2.dts	/^		csis0_ep: endpoint {$/;"	l
csis1_ep	exynos4412-trats2.dts	/^		csis1_ep: endpoint {$/;"	l
csis_0	exynos4.dtsi	/^		csis_0: csis@11880000 {$/;"	l
csis_1	exynos4.dtsi	/^		csis_1: csis@11890000 {$/;"	l
cspi	imx50.dtsi	/^			cspi: cspi@63fc0000 {$/;"	l
cspi	imx51.dtsi	/^			cspi: cspi@83fc0000 {$/;"	l
cspi	imx53.dtsi	/^			cspi: cspi@63fc0000 {$/;"	l
cspi1	imx1.dtsi	/^			cspi1: cspi@00213000 {$/;"	l
cspi1	imx27.dtsi	/^			cspi1: cspi@1000e000 {$/;"	l
cspi2	imx1.dtsi	/^			cspi2: cspi@00219000 {$/;"	l
cspi2	imx27.dtsi	/^			cspi2: cspi@1000f000 {$/;"	l
cspi3	imx27.dtsi	/^			cspi3: cspi@10017000 {$/;"	l
csr_reg	bcm59056.dtsi	/^		csr_reg: csr {$/;"	l
csu	imx6sll.dtsi	/^			csu: csu@021c0000 {$/;"	l
csu	imx6ul.dtsi	/^			csu: csu@021c0000 {$/;"	l
csu	imx6ull.dtsi	/^			csu: csu@021c0000 {$/;"	l
ctu00	r8a7790.dtsi	/^			ctu00: ctu-0 { };$/;"	l
ctu00	r8a7791.dtsi	/^			ctu00: ctu-0 { };$/;"	l
ctu00	r8a7794.dtsi	/^			ctu00: ctu-0 { };$/;"	l
ctu01	r8a7790.dtsi	/^			ctu01: ctu-1 { };$/;"	l
ctu01	r8a7791.dtsi	/^			ctu01: ctu-1 { };$/;"	l
ctu01	r8a7794.dtsi	/^			ctu01: ctu-1 { };$/;"	l
ctu02	r8a7790.dtsi	/^			ctu02: ctu-2 { };$/;"	l
ctu02	r8a7791.dtsi	/^			ctu02: ctu-2 { };$/;"	l
ctu02	r8a7794.dtsi	/^			ctu02: ctu-2 { };$/;"	l
ctu03	r8a7790.dtsi	/^			ctu03: ctu-3 { };$/;"	l
ctu03	r8a7791.dtsi	/^			ctu03: ctu-3 { };$/;"	l
ctu03	r8a7794.dtsi	/^			ctu03: ctu-3 { };$/;"	l
ctu10	r8a7790.dtsi	/^			ctu10: ctu-4 { };$/;"	l
ctu10	r8a7791.dtsi	/^			ctu10: ctu-4 { };$/;"	l
ctu10	r8a7794.dtsi	/^			ctu10: ctu-4 { };$/;"	l
ctu11	r8a7790.dtsi	/^			ctu11: ctu-5 { };$/;"	l
ctu11	r8a7791.dtsi	/^			ctu11: ctu-5 { };$/;"	l
ctu11	r8a7794.dtsi	/^			ctu11: ctu-5 { };$/;"	l
ctu12	r8a7790.dtsi	/^			ctu12: ctu-6 { };$/;"	l
ctu12	r8a7791.dtsi	/^			ctu12: ctu-6 { };$/;"	l
ctu12	r8a7794.dtsi	/^			ctu12: ctu-6 { };$/;"	l
ctu13	r8a7790.dtsi	/^			ctu13: ctu-7 { };$/;"	l
ctu13	r8a7791.dtsi	/^			ctu13: ctu-7 { };$/;"	l
ctu13	r8a7794.dtsi	/^			ctu13: ctu-7 { };$/;"	l
custefuse_sys_gfclk_div	dra7xx-clocks.dtsi	/^	custefuse_sys_gfclk_div: custefuse_sys_gfclk_div {$/;"	l
custefuse_sys_gfclk_div	omap54xx-clocks.dtsi	/^	custefuse_sys_gfclk_div: custefuse_sys_gfclk_div {$/;"	l
cvbs_dbg_pmx	atlas7.dtsi	/^			cvbs_dbg_pmx: cvbs_dbg@0 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx0	atlas7.dtsi	/^			cvbs_dbg_test_pmx0: cvbs_dbg_test@0 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx1	atlas7.dtsi	/^			cvbs_dbg_test_pmx1: cvbs_dbg_test@1 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx10	atlas7.dtsi	/^			cvbs_dbg_test_pmx10: cvbs_dbg_test@10 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx11	atlas7.dtsi	/^			cvbs_dbg_test_pmx11: cvbs_dbg_test@11 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx12	atlas7.dtsi	/^			cvbs_dbg_test_pmx12: cvbs_dbg_test@12 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx13	atlas7.dtsi	/^			cvbs_dbg_test_pmx13: cvbs_dbg_test@13 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx14	atlas7.dtsi	/^			cvbs_dbg_test_pmx14: cvbs_dbg_test@14 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx15	atlas7.dtsi	/^			cvbs_dbg_test_pmx15: cvbs_dbg_test@15 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx2	atlas7.dtsi	/^			cvbs_dbg_test_pmx2: cvbs_dbg_test@2 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx3	atlas7.dtsi	/^			cvbs_dbg_test_pmx3: cvbs_dbg_test@3 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx4	atlas7.dtsi	/^			cvbs_dbg_test_pmx4: cvbs_dbg_test@4 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx5	atlas7.dtsi	/^			cvbs_dbg_test_pmx5: cvbs_dbg_test@5 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx6	atlas7.dtsi	/^			cvbs_dbg_test_pmx6: cvbs_dbg_test@6 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx7	atlas7.dtsi	/^			cvbs_dbg_test_pmx7: cvbs_dbg_test@7 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx8	atlas7.dtsi	/^			cvbs_dbg_test_pmx8: cvbs_dbg_test@8 {$/;"	l	label:pinctrl
cvbs_dbg_test_pmx9	atlas7.dtsi	/^			cvbs_dbg_test_pmx9: cvbs_dbg_test@9 {$/;"	l	label:pinctrl
cxo_board	qcom-apq8064.dtsi	/^		cxo_board: cxo_board {$/;"	l
d2d_26m_fck	omap3430es1-clocks.dtsi	/^	d2d_26m_fck: d2d_26m_fck@a00 {$/;"	l
d2d_clkdm	omap3430es1-clocks.dtsi	/^	d2d_clkdm: d2d_clkdm {$/;"	l
d2d_clkdm	omap34xx-omap36xx-clocks.dtsi	/^	d2d_clkdm: d2d_clkdm {$/;"	l
d3_3v	r8a7792-blanche.dts	/^	d3_3v: regulator-3v3 {$/;"	l
d3_3v	r8a7792-wheat.dts	/^	d3_3v: regulator-3v3 {$/;"	l
d3_3v	r8a7794-alt.dts	/^	d3_3v: regulator-d3-3v {$/;"	l
d3_3v	r8a7794-silk.dts	/^	d3_3v: regulator-d3-3v {$/;"	l
dac	at91-tse850-3.dts	/^	dac: dpot-dac {$/;"	l
dac	lpc18xx.dtsi	/^		dac: dac@400e1000 {$/;"	l
dac	stm32f429.dtsi	/^		dac: dac@40007400 {$/;"	l
dac	stm32h743.dtsi	/^		dac: dac@40007400 {$/;"	l
dac0	imx28-cfa10049.dts	/^		dac0: dh2228@2 {$/;"	l
dac0	vfxxx.dtsi	/^			dac0: dac@400cc000 {$/;"	l	label:aips1
dac1	stm32f429.dtsi	/^			dac1: dac@1 {$/;"	l	label:dac
dac1	stm32h743.dtsi	/^			dac1: dac@1 {$/;"	l	label:dac
dac1	vfxxx.dtsi	/^			dac1: dac@400cd000 {$/;"	l	label:aips1
dac2	stm32f429.dtsi	/^			dac2: dac@2 {$/;"	l	label:dac
dac2	stm32h743.dtsi	/^			dac2: dac@2 {$/;"	l	label:dac
dai	ep7209.dtsi	/^		dai: dai@80002000 {$/;"	l
dai	sun8i-a33.dtsi	/^		dai: dai@01c22c00 {$/;"	l
dailink0_master	am335x-boneblack-common.dtsi	/^		dailink0_master: simple-audio-card,cpu {$/;"	l
dailink0_master	am57xx-cl-som-am57x.dts	/^		dailink0_master: simple-audio-card,cpu {$/;"	l	label:sound0
dailink_master	imx6qdl-phytec-pbab01.dtsi	/^		dailink_master: simple-audio-card,codec {$/;"	l
dailink_master	imx6ul-geam.dts	/^		dailink_master: simple-audio-card,codec {$/;"	l
dailink_master	imx6ul-isiot.dtsi	/^		dailink_master: simple-audio-card,codec {$/;"	l
dailink_master	imx7-colibri.dtsi	/^		dailink_master: simple-audio-card,codec {$/;"	l
dailink_master	imx7d-pico.dts	/^		dailink_master: simple-audio-card,codec {$/;"	l
dailink_master	imx7s-warp.dts	/^		dailink_master: simple-audio-card,codec {$/;"	l
davinci_emac	am3517.dtsi	/^		davinci_emac: ethernet@0x5c000000 {$/;"	l
davinci_mdio	am33xx.dtsi	/^			davinci_mdio: mdio@4a101000 {$/;"	l	label:mac
davinci_mdio	am3517.dtsi	/^		davinci_mdio: ethernet@0x5c030000 {$/;"	l
davinci_mdio	am4372.dtsi	/^			davinci_mdio: mdio@4a101000 {$/;"	l	label:mac
davinci_mdio	dm814x.dtsi	/^			davinci_mdio: mdio@4a100800 {$/;"	l	label:mac
davinci_mdio	dra7.dtsi	/^			davinci_mdio: mdio@48485000 {$/;"	l	label:mac
davinci_mdio_default	am335x-baltos.dtsi	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-bone-common.dtsi	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-chiliboard.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-cm-t335.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-evm.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-evmsk.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-icev2.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-lxm.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-moxa-uc-8100-me-t.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-shc.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am335x-sl50.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am437x-cm-t43.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am437x-gp-evm.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am437x-idk-evm.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am437x-sk-evm.dts	/^	davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_default	am43x-epos-evm.dts	/^		davinci_mdio_default: davinci_mdio_default {$/;"	l
davinci_mdio_pins_default	am57xx-cl-som-am57x.dts	/^	davinci_mdio_pins_default: davinci_mdio_pins_default {$/;"	l
davinci_mdio_pins_sleep	am57xx-cl-som-am57x.dts	/^	davinci_mdio_pins_sleep: davinci_mdio_pins_sleep {$/;"	l
davinci_mdio_sleep	am335x-baltos.dtsi	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-bone-common.dtsi	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-chiliboard.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-cm-t335.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-evm.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-evmsk.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-icev2.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-lxm.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-shc.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am335x-sl50.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am437x-gp-evm.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am437x-idk-evm.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am437x-sk-evm.dts	/^	davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
davinci_mdio_sleep	am43x-epos-evm.dts	/^		davinci_mdio_sleep: davinci_mdio_sleep {$/;"	l
db8500_b2r2_mcde_reg	ste-dbx5x0.dtsi	/^				db8500_b2r2_mcde_reg: db8500_b2r2_mcde {$/;"	l
db8500_esram12_reg	ste-dbx5x0.dtsi	/^				db8500_esram12_reg: db8500_esram12 {$/;"	l
db8500_esram12_ret_reg	ste-dbx5x0.dtsi	/^				db8500_esram12_ret_reg: db8500_esram12_ret {$/;"	l
db8500_esram34_reg	ste-dbx5x0.dtsi	/^				db8500_esram34_reg: db8500_esram34 {$/;"	l
db8500_esram34_ret_reg	ste-dbx5x0.dtsi	/^				db8500_esram34_ret_reg: db8500_esram34_ret {$/;"	l
db8500_sga_reg	ste-dbx5x0.dtsi	/^				db8500_sga_reg: db8500_sga {$/;"	l
db8500_sia_mmdsp_reg	ste-dbx5x0.dtsi	/^				db8500_sia_mmdsp_reg: db8500_sia_mmdsp {$/;"	l
db8500_sia_mmdsp_ret_reg	ste-dbx5x0.dtsi	/^				db8500_sia_mmdsp_ret_reg: db8500_sia_mmdsp_ret {$/;"	l
db8500_sia_pipe_reg	ste-dbx5x0.dtsi	/^				db8500_sia_pipe_reg: db8500_sia_pipe {$/;"	l
db8500_sva_mmdsp_reg	ste-dbx5x0.dtsi	/^				db8500_sva_mmdsp_reg: db8500_sva_mmdsp {$/;"	l
db8500_sva_mmdsp_ret_reg	ste-dbx5x0.dtsi	/^				db8500_sva_mmdsp_ret_reg: db8500_sva_mmdsp_ret {$/;"	l
db8500_sva_pipe_reg	ste-dbx5x0.dtsi	/^				db8500_sva_pipe_reg: db8500_sva_pipe {$/;"	l
db8500_vape_reg	ste-dbx5x0.dtsi	/^				db8500_vape_reg: db8500_vape {$/;"	l
db8500_varm_reg	ste-dbx5x0.dtsi	/^				db8500_varm_reg: db8500_varm {$/;"	l
db8500_vmodem_reg	ste-dbx5x0.dtsi	/^				db8500_vmodem_reg: db8500_vmodem {$/;"	l
db8500_vpll_reg	ste-dbx5x0.dtsi	/^				db8500_vpll_reg: db8500_vpll {$/;"	l
db8500_vrf1_reg	ste-dbx5x0.dtsi	/^				db8500_vrf1_reg: db8500_vrf1 {$/;"	l
db8500_vsmps1_reg	ste-dbx5x0.dtsi	/^				db8500_vsmps1_reg: db8500_vsmps1 {$/;"	l
db8500_vsmps2_reg	ste-dbx5x0.dtsi	/^				db8500_vsmps2_reg: db8500_vsmps2 {$/;"	l
db8500_vsmps3_reg	ste-dbx5x0.dtsi	/^				db8500_vsmps3_reg: db8500_vsmps3 {$/;"	l
dbg_at_clk	socfpga.dtsi	/^					dbg_at_clk: dbg_at_clk {$/;"	l
dbg_base_clk	socfpga.dtsi	/^						dbg_base_clk: dbg_base_clk@50 {$/;"	l	label:main_pll
dbg_clk	socfpga.dtsi	/^					dbg_clk: dbg_clk {$/;"	l
dbg_clka_ck	am33xx-clocks.dtsi	/^	dbg_clka_ck: dbg_clka_ck@414 {$/;"	l
dbg_sysclk_ck	am33xx-clocks.dtsi	/^	dbg_sysclk_ck: dbg_sysclk_ck@414 {$/;"	l
dbg_timer_clk	socfpga.dtsi	/^					dbg_timer_clk: dbg_timer_clk {$/;"	l
dbg_trace_clk	socfpga.dtsi	/^					dbg_trace_clk: dbg_trace_clk {$/;"	l
dbgclk_mux_ck	omap44xx-clocks.dtsi	/^	dbgclk_mux_ck: dbgclk_mux_ck {$/;"	l
dbgu	at91-ariag25.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-ariettag25.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-cosino.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-foxg20.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-kizbox.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-kizbox2.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	at91-kizboxmini.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-qil_a9260.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-sam9_l9260.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91-sama5d3_xplained.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	at91rm9200.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91rm9200ek.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9260.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9260ek.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9261.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9261ek.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9263.dtsi	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	at91sam9263ek.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	at91sam9g20ek_common.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9g45.dtsi	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	at91sam9m10g45ek.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	at91sam9n12.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9n12ek.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9rl.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9rlek.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9x5.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	at91sam9x5ek.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	ethernut5.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	ge863-pro3.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	mpa1600.dts	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	pm9g45.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	sama5d3.dtsi	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	sama5d3xmb.dtsi	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	sama5d3xmb_cmp.dtsi	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	sama5d4.dtsi	/^			dbgu: serial@fc069000 {$/;"	l
dbgu	tny_a9260_common.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	tny_a9263.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu	usb_a9260_common.dtsi	/^			dbgu: serial@fffff200 {$/;"	l
dbgu	usb_a9263.dts	/^			dbgu: serial@ffffee00 {$/;"	l
dbgu_clk	sama5d3.dtsi	/^					dbgu_clk: dbgu_clk {$/;"	l
dbgu_clk	sama5d4.dtsi	/^					dbgu_clk: dbgu_clk {$/;"	l
dbsc1	r8a73a4.dtsi	/^	dbsc1: memory-controller@e6790000 {$/;"	l
dbsc2	r8a73a4.dtsi	/^	dbsc2: memory-controller@e67a0000 {$/;"	l
dbsc3	r8a7740.dtsi	/^	dbsc3: memory-controller@fe400000 {$/;"	l
dbvdd	exynos5250-smdk5250.dts	/^	dbvdd: fixed-regulator-dbvdd {$/;"	l
dbvdd	exynos5420-smdk5420.dts	/^		dbvdd: fixed-regulator@1 {$/;"	l
dc_12v	rk3229-evb.dts	/^	dc_12v: dc-12v-regulator {$/;"	l
dcan0	am33xx.dtsi	/^		dcan0: can@481cc000 {$/;"	l
dcan0	am4372.dtsi	/^		dcan0: can@481cc000 {$/;"	l
dcan0	keystone-k2g.dtsi	/^		dcan0: can@0260B200 {$/;"	l
dcan0_default	am437x-gp-evm.dts	/^	dcan0_default: dcan0_default_pins {$/;"	l
dcan0_fck	am33xx-clocks.dtsi	/^	dcan0_fck: dcan0_fck {$/;"	l
dcan0_fck	am43xx-clocks.dtsi	/^	dcan0_fck: dcan0_fck {$/;"	l
dcan0_pins	am335x-cm-t335.dts	/^	dcan0_pins: pinmux_dcan0_pins {$/;"	l
dcan0_sleep	am437x-gp-evm.dts	/^	dcan0_sleep: dcan0_sleep_pins {$/;"	l
dcan1	am33xx.dtsi	/^		dcan1: can@481d0000 {$/;"	l
dcan1	am4372.dtsi	/^		dcan1: can@481d0000 {$/;"	l
dcan1	dra7.dtsi	/^		dcan1: can@4ae3c000 {$/;"	l
dcan1	keystone-k2g.dtsi	/^		dcan1: can@0260B400 {$/;"	l
dcan1_default	am437x-gp-evm.dts	/^	dcan1_default: dcan1_default_pins {$/;"	l
dcan1_fck	am33xx-clocks.dtsi	/^	dcan1_fck: dcan1_fck {$/;"	l
dcan1_fck	am43xx-clocks.dtsi	/^	dcan1_fck: dcan1_fck {$/;"	l
dcan1_pins	am335x-baltos-ir5221.dts	/^	dcan1_pins: pinmux_dcan1_pins {$/;"	l
dcan1_pins	am335x-cm-t335.dts	/^	dcan1_pins: pinmux_dcan1_pins {$/;"	l
dcan1_pins	am335x-pcm-953.dtsi	/^	dcan1_pins: pinmux_dcan1 {$/;"	l
dcan1_pins	am335x-wega.dtsi	/^	dcan1_pins: pinmux_dcan1 {$/;"	l
dcan1_pins_default	am335x-evm.dts	/^	dcan1_pins_default: dcan1_pins_default {$/;"	l
dcan1_pins_default	am57xx-idk-common.dtsi	/^	dcan1_pins_default: dcan1_pins_default {$/;"	l
dcan1_pins_default	dra7-evm.dts	/^	dcan1_pins_default: dcan1_pins_default {$/;"	l
dcan1_pins_default	dra72-evm-common.dtsi	/^	dcan1_pins_default: dcan1_pins_default {$/;"	l
dcan1_pins_sleep	am57xx-idk-common.dtsi	/^	dcan1_pins_sleep: dcan1_pins_sleep {$/;"	l
dcan1_pins_sleep	dra7-evm.dts	/^	dcan1_pins_sleep: dcan1_pins_sleep {$/;"	l
dcan1_pins_sleep	dra72-evm-common.dtsi	/^	dcan1_pins_sleep: dcan1_pins_sleep {$/;"	l
dcan1_sleep	am437x-gp-evm.dts	/^	dcan1_sleep: dcan1_sleep_pins {$/;"	l
dcan1_sys_clk_mux	dra7xx-clocks.dtsi	/^	dcan1_sys_clk_mux: dcan1_sys_clk_mux@1888 {$/;"	l
dcan2	dra7.dtsi	/^		dcan2: can@48480000 {$/;"	l
dcdc1	am437x-cm-t43.dts	/^		dcdc1: regulator-dcdc1 {$/;"	l	label:tps65218
dcdc1	am437x-gp-evm.dts	/^		dcdc1: regulator-dcdc1 {$/;"	l	label:tps65218
dcdc1	am437x-sk-evm.dts	/^		dcdc1: regulator-dcdc1 {$/;"	l
dcdc1	am43x-epos-evm.dts	/^		dcdc1: regulator-dcdc1 {$/;"	l	label:tps65218
dcdc1_reg	am335x-bone-common.dtsi	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	am335x-boneblue.dts	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	am335x-chilisom.dtsi	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	am335x-nano.dts	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	am335x-pepper.dts	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	am335x-shc.dts	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	am335x-sl50.dts	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc1_reg	tps65217.dtsi	/^		dcdc1_reg: regulator@0 {$/;"	l
dcdc2	am437x-cm-t43.dts	/^		dcdc2: regulator-dcdc2 {$/;"	l	label:tps65218
dcdc2	am437x-gp-evm.dts	/^		dcdc2: regulator-dcdc2 {$/;"	l	label:tps65218
dcdc2	am437x-sk-evm.dts	/^		dcdc2: regulator-dcdc2 {$/;"	l
dcdc2	am43x-epos-evm.dts	/^		dcdc2: regulator-dcdc2 {$/;"	l	label:tps65218
dcdc2_reg	am335x-bone-common.dtsi	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	am335x-boneblue.dts	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	am335x-chilisom.dtsi	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	am335x-nano.dts	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	am335x-pepper.dts	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	am335x-shc.dts	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	am335x-sl50.dts	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc2_reg	tps65217.dtsi	/^		dcdc2_reg: regulator@1 {$/;"	l
dcdc3	am437x-cm-t43.dts	/^		dcdc3: regulator-dcdc3 {$/;"	l	label:tps65218
dcdc3	am437x-gp-evm.dts	/^		dcdc3: regulator-dcdc3 {$/;"	l	label:tps65218
dcdc3	am437x-sk-evm.dts	/^		dcdc3: regulator-dcdc3 {$/;"	l
dcdc3	am43x-epos-evm.dts	/^		dcdc3: regulator-dcdc3 {$/;"	l	label:tps65218
dcdc3_reg	am335x-bone-common.dtsi	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	am335x-boneblue.dts	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	am335x-chilisom.dtsi	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	am335x-nano.dts	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	am335x-pepper.dts	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	am335x-shc.dts	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	am335x-sl50.dts	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc3_reg	tps65217.dtsi	/^		dcdc3_reg: regulator@2 {$/;"	l
dcdc4	am437x-sk-evm.dts	/^		dcdc4: regulator-dcdc4 {$/;"	l
dcdc4	am43x-epos-evm.dts	/^		dcdc4: regulator-dcdc4 {$/;"	l	label:tps65218
dcdc5	am437x-cm-t43.dts	/^		dcdc5: regulator-dcdc5 {$/;"	l	label:tps65218
dcdc5	am437x-gp-evm.dts	/^		dcdc5: regulator-dcdc5 {$/;"	l
dcdc5	am437x-sk-evm.dts	/^		dcdc5: regulator-dcdc5 {$/;"	l
dcdc5	am43x-epos-evm.dts	/^		dcdc5: regulator-dcdc5 {$/;"	l	label:tps65218
dcdc6	am437x-cm-t43.dts	/^		dcdc6: regulator-dcdc6 {$/;"	l	label:tps65218
dcdc6	am437x-gp-evm.dts	/^		dcdc6: regulator-dcdc6 {$/;"	l
dcdc6	am437x-sk-evm.dts	/^		dcdc6: regulator-dcdc6 {$/;"	l
dcdc6	am43x-epos-evm.dts	/^		dcdc6: regulator-dcdc6 {$/;"	l	label:tps65218
dcfg	ls1021a.dtsi	/^		dcfg: dcfg@1ee0000 {$/;"	l
dcic1	imx6qdl.dtsi	/^			dcic1: dcic@020e4000 {$/;"	l
dcic1	imx6sx.dtsi	/^				dcic1: dcic@0220c000 {$/;"	l	label:aips3
dcic2	imx6dl.dtsi	/^			dcic2: dcic@020e8000 {$/;"	l	label:aips1
dcic2	imx6qdl.dtsi	/^			dcic2: dcic@020e8000 {$/;"	l
dcic2	imx6sx.dtsi	/^				dcic2: dcic@02210000 {$/;"	l	label:aips3
dcin	qcom-msm8660.dtsi	/^					dcin: adc-channel@02 {$/;"	l	label:xoadc
dcmi	stm32f429.dtsi	/^		dcmi: dcmi@50050000 {$/;"	l
dcmi_0	stm32429i-eval.dts	/^		dcmi_0: endpoint {$/;"	l
dcmi_pins	stm32f4-pinctrl.dtsi	/^			dcmi_pins: dcmi@0 {$/;"	l	label:pinctrl
dcp	imx28.dtsi	/^			dcp: dcp@80028000 {$/;"	l
dcp	imx6sl.dtsi	/^			dcp: dcp@020fc000 {$/;"	l
dcp	imx6sll.dtsi	/^			dcp: dcp@020fc000 {$/;"	l	label:aips1
dcp	imx6ull.dtsi	/^			dcp: dcp@02280000 {$/;"	l	label:aips3
dcu	ls1021a.dtsi	/^		dcu: dcu@2ce0000 {$/;"	l
dcu0	vfxxx.dtsi	/^			dcu0: dcu@40058000 {$/;"	l	label:aips0
dcu_out	ls1021a-twr.dts	/^		dcu_out: endpoint {$/;"	l
dcu_out	vf-colibri-eval-v3.dtsi	/^		dcu_out: endpoint {$/;"	l
ddr0_retention	rk3288.dtsi	/^			ddr0_retention: ddr0-retention {$/;"	l
ddr1_retention	rk3288.dtsi	/^			ddr1_retention: ddr1-retention {$/;"	l
ddr3apllclk	keystone-k2e-clocks.dtsi	/^	ddr3apllclk: ddr3apllclk@2620360 {$/;"	l
ddr3apllclk	keystone-k2hk-clocks.dtsi	/^	ddr3apllclk: ddr3apllclk@2620360 {$/;"	l
ddr3apllclk	keystone-k2l-clocks.dtsi	/^	ddr3apllclk: ddr3apllclk@2620360 {$/;"	l
ddr3bpllclk	keystone-k2hk-clocks.dtsi	/^	ddr3bpllclk: ddr3bpllclk@2620368 {$/;"	l
ddr_2x_dqs_clk	socfpga.dtsi	/^						ddr_2x_dqs_clk: ddr_2x_dqs_clk@cc {$/;"	l	label:sdram_pll
ddr_2x_dqs_clk_gate	socfpga.dtsi	/^					ddr_2x_dqs_clk_gate: ddr_2x_dqs_clk_gate {$/;"	l
ddr_clk	r8a7790.dtsi	/^		ddr_clk: ddr {$/;"	l
ddr_clk	r8a7791.dtsi	/^		ddr_clk: ddr {$/;"	l
ddr_clk	r8a7794.dtsi	/^		ddr_clk: ddr {$/;"	l
ddr_dq_clk	socfpga.dtsi	/^						ddr_dq_clk: ddr_dq_clk@d0 {$/;"	l	label:sdram_pll
ddr_dq_clk_gate	socfpga.dtsi	/^					ddr_dq_clk_gate: ddr_dq_clk_gate {$/;"	l
ddr_dqs_clk	socfpga.dtsi	/^						ddr_dqs_clk: ddr_dqs_clk@c8 {$/;"	l	label:sdram_pll
ddr_dqs_clk_gate	socfpga.dtsi	/^					ddr_dqs_clk_gate: ddr_dqs_clk_gate {$/;"	l
ddr_fapll	dm816x-clocks.dtsi	/^	ddr_fapll: ddr_fapll {$/;"	l
ddr_reg	tegra30-beaver.dts	/^		ddr_reg: regulator@2 {$/;"	l
ddr_reg	tegra30-cardhu-a02.dts	/^		ddr_reg: regulator@100 {$/;"	l
ddr_reg	tegra30-cardhu-a04.dts	/^		ddr_reg: regulator@100 {$/;"	l
ddrc	imx7d.dtsi	/^	ddrc: ddrc@307a0000 {$/;"	l
ddrck	at91sam9g45.dtsi	/^					ddrck: ddrck {$/;"	l	label:pmc
ddrck	at91sam9n12.dtsi	/^					ddrck: ddrck {$/;"	l	label:pmc
ddrck	at91sam9x5.dtsi	/^					ddrck: ddrck {$/;"	l	label:pmc
ddrck	sama5d2.dtsi	/^					ddrck: ddrck {$/;"	l	label:pmc
ddrck	sama5d3.dtsi	/^					ddrck: ddrck {$/;"	l	label:pmc
ddrck	sama5d4.dtsi	/^					ddrck: ddrck {$/;"	l	label:pmc
ddrio_pwroff	rk3288.dtsi	/^			ddrio_pwroff: ddrio-pwroff {$/;"	l
ddrphy_ck	omap44xx-clocks.dtsi	/^	ddrphy_ck: ddrphy_ck {$/;"	l
ddrpll	ecx-common.dtsi	/^				ddrpll: ddrpll {$/;"	l
de	sun6i-a31.dtsi	/^	de: display-engine {$/;"	l
de	sun8i-a33.dtsi	/^	de: display-engine {$/;"	l
de	sun8i-v3s.dtsi	/^	de: display-engine {$/;"	l
de_be0_clk	sun4i-a10.dtsi	/^		de_be0_clk: clk@01c20104 {$/;"	l
de_be0_clk	sun7i-a20.dtsi	/^		de_be0_clk: clk@01c20104 {$/;"	l
de_be1_clk	sun4i-a10.dtsi	/^		de_be1_clk: clk@01c20108 {$/;"	l
de_be1_clk	sun7i-a20.dtsi	/^		de_be1_clk: clk@01c20108 {$/;"	l
de_clocks	sun9i-a80.dtsi	/^		de_clocks: clock@03000000 {$/;"	l
de_fe0_clk	sun4i-a10.dtsi	/^		de_fe0_clk: clk@01c2010c {$/;"	l
de_fe0_clk	sun7i-a20.dtsi	/^		de_fe0_clk: clk@01c2010c {$/;"	l
de_fe1_clk	sun4i-a10.dtsi	/^		de_fe1_clk: clk@01c20110 {$/;"	l
de_fe1_clk	sun7i-a20.dtsi	/^		de_fe1_clk: clk@01c20110 {$/;"	l
debug_leds	omap3-n900.dts	/^	debug_leds: pinmux_debug_led_pins {$/;"	l
debug_leds	omap3-n950-n9.dtsi	/^	debug_leds: pinmux_debug_led_pins {$/;"	l
delta_reserved	stih407-family.dtsi	/^		delta_reserved: rproc@44000000 {$/;"	l
des	am4372.dtsi	/^		des: des@53701000 {$/;"	l
des	dra7.dtsi	/^		des: des@480a5000 {$/;"	l
des	omap4.dtsi	/^		des: des@480a5000 {$/;"	l
des1_ick	omap34xx-omap36xx-clocks.dtsi	/^	des1_ick: des1_ick@a14 {$/;"	l
des2_ick	omap34xx-omap36xx-clocks.dtsi	/^	des2_ick: des2_ick@a10 {$/;"	l
des_ick	omap24xx-clocks.dtsi	/^	des_ick: des_ick@21c {$/;"	l
devbus_bootcs	armada-370-xp.dtsi	/^		devbus_bootcs: devbus-bootcs {$/;"	l
devbus_bootcs	armada-375.dtsi	/^		devbus_bootcs: devbus-bootcs {$/;"	l
devbus_bootcs	armada-38x.dtsi	/^		devbus_bootcs: devbus-bootcs {$/;"	l
devbus_bootcs	orion5x.dtsi	/^		devbus_bootcs: devbus-bootcs {$/;"	l
devbus_cs0	armada-370-xp.dtsi	/^		devbus_cs0: devbus-cs0 {$/;"	l
devbus_cs0	armada-375.dtsi	/^		devbus_cs0: devbus-cs0 {$/;"	l
devbus_cs0	armada-38x.dtsi	/^		devbus_cs0: devbus-cs0 {$/;"	l
devbus_cs0	orion5x.dtsi	/^		devbus_cs0: devbus-cs0 {$/;"	l
devbus_cs1	armada-370-xp.dtsi	/^		devbus_cs1: devbus-cs1 {$/;"	l
devbus_cs1	armada-375.dtsi	/^		devbus_cs1: devbus-cs1 {$/;"	l
devbus_cs1	armada-38x.dtsi	/^		devbus_cs1: devbus-cs1 {$/;"	l
devbus_cs1	orion5x.dtsi	/^		devbus_cs1: devbus-cs1 {$/;"	l
devbus_cs2	armada-370-xp.dtsi	/^		devbus_cs2: devbus-cs2 {$/;"	l
devbus_cs2	armada-375.dtsi	/^		devbus_cs2: devbus-cs2 {$/;"	l
devbus_cs2	armada-38x.dtsi	/^		devbus_cs2: devbus-cs2 {$/;"	l
devbus_cs2	orion5x.dtsi	/^		devbus_cs2: devbus-cs2 {$/;"	l
devbus_cs3	armada-370-xp.dtsi	/^		devbus_cs3: devbus-cs3 {$/;"	l
devbus_cs3	armada-375.dtsi	/^		devbus_cs3: devbus-cs3 {$/;"	l
devbus_cs3	armada-38x.dtsi	/^		devbus_cs3: devbus-cs3 {$/;"	l
devcfg	zynq-7000.dtsi	/^		devcfg: devcfg@f8007000 {$/;"	l	label:amba
devctrl	keystone-k2g.dtsi	/^		devctrl: device-state-control@02620000 {$/;"	l
devctrl	keystone.dtsi	/^		devctrl: device-state-control@02620000 {$/;"	l
devosc_ck	dm814x-clocks.dtsi	/^	devosc_ck: devosc_ck@40 {$/;"	l
dfesync_rp1_pins	keystone-k2l.dtsi	/^			dfesync_rp1_pins: pinmux_dfesync_rp1_pins{$/;"	l	label:k2l_pmx
dfll	tegra124.dtsi	/^	dfll: clock@70110000 {$/;"	l
dflpt	imx28.dtsi	/^		dflpt: dflpt@800c0000 {$/;"	l
dft_19_5m_clk	bcm11351.dtsi	/^		dft_19_5m_clk: dft_19_5m {$/;"	l
dft_19_5m_clk	bcm21664.dtsi	/^		dft_19_5m_clk: dft_19_5m {$/;"	l
dft_19_5m_clk	bcm23550.dtsi	/^		dft_19_5m_clk: dft_19_5m {$/;"	l
dfx	armada-xp-98dx3236.dtsi	/^		dfx: dfx-server@ac000000 {$/;"	l
dfx_coredivclk	armada-xp-98dx3236.dtsi	/^			dfx_coredivclk: corediv-clock@f8268 {$/;"	l	label:dfx
die_temp	qcom-msm8660.dtsi	/^					die_temp: adc-channel@0b {$/;"	l	label:xoadc
difclk	ste-nomadik-stn8815.dtsi	/^		difclk: difclk@72M {$/;"	l	label:src
digctl	imx28.dtsi	/^			digctl: digctl@8001c000 {$/;"	l
dipro_hrefv60_mode	ste-hrefv60plus.dtsi	/^				dipro_hrefv60_mode: dipro_hrefv60 {$/;"	l
disk1_led_pin	armada-370-synology-ds213j.dts	/^	disk1_led_pin: disk1-led-pin {$/;"	l
disk2_led_pin	armada-370-synology-ds213j.dts	/^	disk2_led_pin: disk2-led-pin {$/;"	l
disp0	imx6qdl-zii-rdu2.dtsi	/^	disp0: disp0 {$/;"	l
disp0_in_0	imx6qdl-zii-rdu2.dtsi	/^			disp0_in_0: endpoint {$/;"	l	label:disp0
disp0_out	imx6qdl-zii-rdu2.dtsi	/^			disp0_out: endpoint {$/;"	l
disp1	imx53-mba53.dts	/^	disp1: display@disp1 {$/;"	l
disp_clk	am43xx-clocks.dtsi	/^	disp_clk: disp_clk@4244 {$/;"	l
disp_pd	exynos5420.dtsi	/^		disp_pd: power-domain@100440C0 {$/;"	l
dispc	am4372.dtsi	/^			dispc: dispc@4832a400 {$/;"	l	label:dss
display	atlas6-evb.dts	/^	display: display@0 {$/;"	l
display	ep7211-edb7211.dts	/^	display: display {$/;"	l
display	imx27-apf27dev.dts	/^	display: display {$/;"	l
display	imx27-phytec-phycard-s-rdk.dts	/^	display: display {$/;"	l
display	imx53-tx53-x03x.dts	/^		display: display@di0 {$/;"	l
display	imx6dl-tx6s-8034.dts	/^	display: display@di0 {$/;"	l
display	imx6dl-tx6s-8035.dts	/^	display: display@di0 {$/;"	l
display	imx6dl-tx6u-8033.dts	/^	display: display@di0 {$/;"	l
display	imx6q-tx6q-1036.dts	/^	display: display@di0 {$/;"	l
display	imx6ul-tx6ul.dtsi	/^	display: display@di0 {$/;"	l
display0	at91sam9261ek.dts	/^			display0: display {$/;"	l	label:fb0
display0	at91sam9263ek.dts	/^			display0: display {$/;"	l	label:fb0
display0	at91sam9m10g45ek.dts	/^			display0: display {$/;"	l	label:fb0
display0	at91sam9rlek.dts	/^			display0: display {$/;"	l	label:fb0
display0	atlas7-evb.dts	/^		display0: display@0 {$/;"	l
display0	backup/imx7dea-com-kit_v2.dts	/^	display0: display {$/;"	l
display0	imx23-evk.dts	/^				display0: display0 {$/;"	l
display0	imx27-eukrea-mbimxsd27-baseboard.dts	/^	display0: CMO-QVGA {$/;"	l
display0	imx27-phytec-phycore-rdk.dts	/^	display0: LQ035Q7 {$/;"	l
display0	imx28-apf28dev.dts	/^				display0: display0 {$/;"	l
display0	imx28-apx4devkit.dts	/^				display0: display0 {$/;"	l
display0	imx28-cfa10049.dts	/^				display0: display0 {$/;"	l
display0	imx28-cfa10055.dts	/^				display0: display0 {$/;"	l
display0	imx28-cfa10056.dts	/^				display0: display0 {$/;"	l
display0	imx28-cfa10057.dts	/^				display0: display0 {$/;"	l
display0	imx28-cfa10058.dts	/^				display0: display0 {$/;"	l
display0	imx28-eukrea-mbmx28lc.dtsi	/^	display0: display0 {$/;"	l
display0	imx28-evk.dts	/^				display0: display0 {$/;"	l
display0	imx28-m28cu3.dts	/^				display0: display0 {$/;"	l
display0	imx28-m28evk.dts	/^				display0: display0 {$/;"	l
display0	imx28-tx28.dts	/^	display0: display0 {$/;"	l
display0	imx51-babbage.dts	/^	display0: display@di0 {$/;"	l
display0	imx51-ts4800.dts	/^	display0: display@di0 {$/;"	l
display0	imx53-qsb-common.dtsi	/^	display0: display@di0 {$/;"	l
display0	imx6dl-aristainetos2_4.dts	/^	display0: display@di0 {$/;"	l
display0	imx6dlea-com-kit.dts	/^	display0: display {$/;"	l
display0	imx6dlea-com-kit_v2.dts	/^	display0: display {$/;"	l
display0	imx6qea-com-kit.dts	/^	display0: display {$/;"	l
display0	imx6qea-com-kit_v2.dts	/^	display0: display {$/;"	l
display0	imx6sl-evk.dts	/^	display0: display@0 {$/;"	l
display0	imx6sll-evk.dts	/^	display0: display@0 {$/;"	l
display0	imx6sll-lpddr3-arm2.dts	/^	display0: display@0 {$/;"	l
display0	imx6sx-14x14-arm2.dts	/^	display0: display@0 {$/;"	l
display0	imx6sx-19x19-arm2.dts	/^	display0: display {$/;"	l
display0	imx6sx-nitrogen6sx.dts	/^	display0: display0 {$/;"	l
display0	imx6sx-sdb.dtsi	/^	display0: display@0 {$/;"	l
display0	imx6sxea-com-kit.dts	/^	display0: display@0 {$/;"	l
display0	imx6sxea-com-kit_v2.dts	/^	display0: display@0 {$/;"	l
display0	imx6sxscm-evb.dts	/^	display0: display@0 {$/;"	l
display0	imx6ul-14x14-evk.dts	/^	display0: display {$/;"	l
display0	imx6ul-9x9-evk.dts	/^	display0: display {$/;"	l
display0	imx6ul-geam.dts	/^	display0: display {$/;"	l
display0	imx6ul-isiot.dtsi	/^	display0: display {$/;"	l
display0	imx6ul-opos6uldev.dts	/^	display0: display0 {$/;"	l
display0	imx6ul-pico-hobbit.dts	/^	display0: display0 {$/;"	l
display0	imx6ulea-com-kit.dts	/^	display0: display {$/;"	l
display0	imx6ulea-com-kit_v2.dts	/^	display0: display {$/;"	l
display0	imx6ull-14x14-ddr3-arm2.dts	/^	display0: display {$/;"	l
display0	imx6ull-14x14-evk.dts	/^	display0: display@0 {$/;"	l
display0	imx6ull-9x9-evk.dts	/^	display0: display {$/;"	l
display0	imx7d-12x12-ddr3-arm2.dts	/^	display0: display {$/;"	l
display0	imx7d-12x12-lpddr3-arm2.dts	/^	display0: display {$/;"	l
display0	imx7d-nitrogen7.dts	/^	display0: lcd-display {$/;"	l
display0	imx7d-sdb.dts	/^	display0: display {$/;"	l
display0	imx7dea-com-kit.dts	/^	display0: display {$/;"	l
display0	imx7dea-com-kit_v2.dts	/^	display0: display {$/;"	l
display0	imx7dea-ucom-kit.dts	/^	display0: display {$/;"	l
display0	imx7dea-ucom-kit_v2.dts	/^	display0: display {$/;"	l
display0	imx7dea-ucom-ptp.dts	/^	display0: display {$/;"	l
display0	imx7ulp-evk.dts	/^	display0: display@0 {$/;"	l
display0	imx7ulpea-ucom-kit_v2-1lv.dts	/^	display0: display@0 {$/;"	l
display0	imx7ulpea-ucom-kit_v2.dts	/^	display0: display@0 {$/;"	l
display0	imx7ulpea-ucom-ptp-1lv.dts	/^	display0: display@0 {$/;"	l
display0	imx7ulpea-ucom-ptp.dts	/^	display0: display@0 {$/;"	l
display0_in	imx51-babbage.dts	/^			display0_in: endpoint {$/;"	l
display0_in	imx51-ts4800.dts	/^			display0_in: endpoint {$/;"	l
display0_in	imx53-cx9020.dts	/^			display0_in: endpoint {$/;"	l
display0_in	imx53-qsb-common.dtsi	/^			display0_in: endpoint {$/;"	l
display0_in	imx53-tx53-x03x.dts	/^				display0_in: endpoint {$/;"	l	label:display
display0_in	imx6dl-aristainetos2_4.dts	/^			display0_in: endpoint {$/;"	l	label:display0
display0_in	imx6dl-tx6s-8034.dts	/^			display0_in: endpoint {$/;"	l	label:display
display0_in	imx6dl-tx6s-8035.dts	/^			display0_in: endpoint {$/;"	l	label:display
display0_in	imx6dl-tx6u-8033.dts	/^			display0_in: endpoint {$/;"	l	label:display
display0_in	imx6q-tx6q-1036.dts	/^			display0_in: endpoint {$/;"	l	label:display
display0_out	imx53-cx9020.dts	/^			display0_out: endpoint {$/;"	l
display1	imx51-babbage.dts	/^	display1: display@di1 {$/;"	l
display1	imx53-m53evk.dts	/^	display1: display@di1 {$/;"	l
display1	imx6sx-19x19-arm2.dts	/^	display1: display {$/;"	l
display1	imx6sx-sabreauto.dts	/^	display1: display@1 {$/;"	l
display1	imx6sx-sdb.dtsi	/^	display1: display@1 {$/;"	l
display1	imx6sxea-com-kit.dts	/^	display1: display@1 {$/;"	l
display1	imx6sxea-com-kit_v2.dts	/^	display1: display@1 {$/;"	l
display1	imx6sxea-com-ptp.dts	/^	display1: display@1 {$/;"	l
display1	imx6sxscm-evb.dts	/^	display1: display@1 {$/;"	l
display1_in	imx51-babbage.dts	/^			display1_in: endpoint {$/;"	l
display1_in	imx53-m53evk.dts	/^			display1_in: endpoint {$/;"	l
display1_in	imx53-mba53.dts	/^			display1_in: endpoint {$/;"	l	label:disp1
display_clocks	sun8i-v3s.dtsi	/^		display_clocks: clock@1000000 {$/;"	l
display_in	imx51-apf51dev.dts	/^			display_in: endpoint {$/;"	l
display_in	imx6qdl-apf6dev.dtsi	/^			display_in: endpoint {$/;"	l
display_mux_pins	am437x-gp-evm.dts	/^	display_mux_pins: display_mux_pins {$/;"	l
display_mux_pins	am43x-epos-evm.dts	/^		display_mux_pins: display_mux_pins {$/;"	l
display_out	imx6dl-aristainetos2_4.dts	/^			display_out: endpoint {$/;"	l
div_core_25m_ck	am43xx-clocks.dtsi	/^	div_core_25m_ck: div_core_25m_ck {$/;"	l
div_core_ck	omap44xx-clocks.dtsi	/^	div_core_ck: div_core_ck@100 {$/;"	l
div_iva_hs_clk	omap44xx-clocks.dtsi	/^	div_iva_hs_clk: div_iva_hs_clk@1dc {$/;"	l
div_mpu_hs_clk	omap44xx-clocks.dtsi	/^	div_mpu_hs_clk: div_mpu_hs_clk@19c {$/;"	l
div_ts_ck	omap446x-clocks.dtsi	/^	div_ts_ck: div_ts_ck@1888 {$/;"	l
divider_clk	dove.dtsi	/^				divider_clk: core-clock@0064 {$/;"	l
dll_aging_clk_div	am43xx-clocks.dtsi	/^	dll_aging_clk_div: dll_aging_clk_div@4250 {$/;"	l
dll_clk_div_ck	omap44xx-clocks.dtsi	/^	dll_clk_div_ck: dll_clk_div_ck {$/;"	l
dm816x_pinmux	dm816x.dtsi	/^			dm816x_pinmux: pinmux@800 {$/;"	l	label:scrm
dma	at91sam9g45.dtsi	/^			dma: dma-controller@ffffec00 {$/;"	l
dma	at91sam9n12.dtsi	/^			dma: dma-controller@ffffec00 {$/;"	l
dma	bcm283x.dtsi	/^		dma: dma@7e007000 {$/;"	l
dma	imx1.dtsi	/^			dma: dma@00209000 {$/;"	l
dma	imx27.dtsi	/^			dma: dma@10001000 {$/;"	l
dma	lpc32xx.dtsi	/^		dma: dma@31000000 {$/;"	l
dma	moxart.dtsi	/^		dma: dma@90500000 {$/;"	l
dma	ste-dbx5x0.dtsi	/^		dma: dma-controller@801C0000 {$/;"	l
dma	sun4i-a10.dtsi	/^		dma: dma-controller@01c02000 {$/;"	l
dma	sun5i.dtsi	/^		dma: dma-controller@01c02000 {$/;"	l
dma	sun6i-a31.dtsi	/^		dma: dma-controller@01c02000 {$/;"	l
dma	sun7i-a20.dtsi	/^		dma: dma-controller@01c02000 {$/;"	l
dma	sun8i-a23-a33.dtsi	/^		dma: dma-controller@01c02000 {$/;"	l
dma	sun8i-a83t.dtsi	/^		dma: dma-controller@1c02000 {$/;"	l
dma	sunxi-h3-h5.dtsi	/^		dma: dma-controller@01c02000 {$/;"	l
dma0	at91sam9rl.dtsi	/^			dma0: dma-controller@ffffe600 {$/;"	l
dma0	at91sam9x5.dtsi	/^			dma0: dma-controller@ffffec00 {$/;"	l
dma0	bcm-cygnus.dtsi	/^		dma0: dma@18018000 {$/;"	l
dma0	kirkwood.dtsi	/^		dma0: xor@60800 {$/;"	l
dma0	r8a73a4.dtsi	/^		dma0: dma-controller@e6700020 {$/;"	l	label:dmac
dma0	sama5d2.dtsi	/^			dma0: dma-controller@f0010000 {$/;"	l
dma0	sama5d3.dtsi	/^			dma0: dma-controller@ffffe600 {$/;"	l
dma0	sama5d4.dtsi	/^			dma0: dma-controller@f0014000 {$/;"	l
dma0_clk	at91sam9g45.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma0_clk	at91sam9n12.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma0_clk	at91sam9rl.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma0_clk	at91sam9x5.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma0_clk	sama5d2.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma0_clk	sama5d3.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma0_clk	sama5d4.dtsi	/^					dma0_clk: dma0_clk {$/;"	l
dma1	at91sam9x5.dtsi	/^			dma1: dma-controller@ffffee00 {$/;"	l
dma1	kirkwood.dtsi	/^		dma1: xor@60900 {$/;"	l
dma1	sama5d2.dtsi	/^			dma1: dma-controller@f0004000 {$/;"	l
dma1	sama5d3.dtsi	/^			dma1: dma-controller@ffffe800 {$/;"	l
dma1	sama5d4.dtsi	/^			dma1: dma-controller@f0004000 {$/;"	l
dma1	stm32f429.dtsi	/^		dma1: dma-controller@40026000 {$/;"	l
dma1	stm32f746.dtsi	/^		dma1: dma@40026000 {$/;"	l
dma1	stm32h743.dtsi	/^		dma1: dma@40020000 {$/;"	l
dma1_clk	at91sam9x5.dtsi	/^					dma1_clk: dma1_clk {$/;"	l
dma1_clk	sama5d2.dtsi	/^					dma1_clk: dma1_clk {$/;"	l
dma1_clk	sama5d3.dtsi	/^					dma1_clk: dma1_clk {$/;"	l
dma1_clk	sama5d4.dtsi	/^					dma1_clk: dma1_clk {$/;"	l
dma2	stm32f429.dtsi	/^		dma2: dma-controller@40026400 {$/;"	l
dma2	stm32f746.dtsi	/^		dma2: dma@40026400 {$/;"	l
dma2	stm32h743.dtsi	/^		dma2: dma@40020400 {$/;"	l
dma_apbh	imx23.dtsi	/^			dma_apbh: dma-apbh@80004000 {$/;"	l
dma_apbh	imx28.dtsi	/^			dma_apbh: dma-apbh@80004000 {$/;"	l
dma_apbh	imx6qdl.dtsi	/^		dma_apbh: dma-apbh@00110000 {$/;"	l
dma_apbh	imx6sx.dtsi	/^		dma_apbh: dma-apbh@01804000 {$/;"	l
dma_apbh	imx6ul.dtsi	/^		dma_apbh: dma-apbh@01804000 {$/;"	l
dma_apbh	imx6ull.dtsi	/^		dma_apbh: dma-apbh@01804000 {$/;"	l
dma_apbh	imx7s.dtsi	/^		dma_apbh: dma-apbh@33000000 {$/;"	l
dma_apbx	imx23.dtsi	/^			dma_apbx: dma-apbx@80024000 {$/;"	l
dma_apbx	imx28.dtsi	/^			dma_apbx: dma-apbx@80024000 {$/;"	l
dma_clk	at91sam9263.dtsi	/^					dma_clk: dma_clk {$/;"	l
dma_gbe	keystone-k2e-netcp.dtsi	/^	dma_gbe: dma_gbe@0 {$/;"	l	label:knav_dmas
dma_gbe	keystone-k2hk-netcp.dtsi	/^	dma_gbe: dma_gbe@0 {$/;"	l	label:knav_dmas
dma_gbe	keystone-k2l-netcp.dtsi	/^	dma_gbe: dma_gbe@0 {$/;"	l	label:knav_dmas
dmac	lpc18xx.dtsi	/^		dmac: dma-controller@40002000 {$/;"	l
dmac	r8a73a4.dtsi	/^	dmac: dma-multiplexer {$/;"	l
dmac	spear600.dtsi	/^		dmac: dma@fc400000 {$/;"	l
dmac	ste-u300.dts	/^	dmac: dma-controller@c00020000 {$/;"	l
dmac0	atlas6.dtsi	/^			dmac0: dma-controller@b00b0000 {$/;"	l
dmac0	atlas7.dtsi	/^			dmac0: dma-controller@18000000 {$/;"	l
dmac0	prima2.dtsi	/^			dmac0: dma-controller@b00b0000 {$/;"	l
dmac0	r8a7743.dtsi	/^		dmac0: dma-controller@e6700000 {$/;"	l
dmac0	r8a7745.dtsi	/^		dmac0: dma-controller@e6700000 {$/;"	l
dmac0	r8a7790.dtsi	/^	dmac0: dma-controller@e6700000 {$/;"	l
dmac0	r8a7791.dtsi	/^	dmac0: dma-controller@e6700000 {$/;"	l
dmac0	r8a7792.dtsi	/^		dmac0: dma-controller@e6700000 {$/;"	l
dmac0	r8a7793.dtsi	/^	dmac0: dma-controller@e6700000 {$/;"	l
dmac0	r8a7794.dtsi	/^	dmac0: dma-controller@e6700000 {$/;"	l
dmac0	ste-nomadik-stn8815.dtsi	/^		dmac0: dma-controller@10130000 {$/;"	l
dmac0_clk	picoxcell-pc3x3.dtsi	/^			dmac0_clk: clock@2 {$/;"	l	label:clkgate
dmac1	atlas6.dtsi	/^			dmac1: dma-controller@b0160000 {$/;"	l
dmac1	picoxcell-pc3x2.dtsi	/^		dmac1: dmac@40000 {$/;"	l
dmac1	picoxcell-pc3x3.dtsi	/^		dmac1: dmac@40000 {$/;"	l
dmac1	prima2.dtsi	/^			dmac1: dma-controller@b0160000 {$/;"	l
dmac1	r8a7743.dtsi	/^		dmac1: dma-controller@e6720000 {$/;"	l
dmac1	r8a7745.dtsi	/^		dmac1: dma-controller@e6720000 {$/;"	l
dmac1	r8a7790.dtsi	/^	dmac1: dma-controller@e6720000 {$/;"	l
dmac1	r8a7791.dtsi	/^	dmac1: dma-controller@e6720000 {$/;"	l
dmac1	r8a7792.dtsi	/^		dmac1: dma-controller@e6720000 {$/;"	l
dmac1	r8a7793.dtsi	/^	dmac1: dma-controller@e6720000 {$/;"	l
dmac1	r8a7794.dtsi	/^	dmac1: dma-controller@e6720000 {$/;"	l
dmac1	ste-nomadik-stn8815.dtsi	/^		dmac1: dma-controller@10150000 {$/;"	l
dmac1_clk	picoxcell-pc3x3.dtsi	/^			dmac1_clk: clock@3 {$/;"	l	label:clkgate
dmac1_ns	rk3xxx.dtsi	/^		dmac1_ns: dma-controller@2001c000 {$/;"	l
dmac1_s	rk3xxx.dtsi	/^		dmac1_s: dma-controller@20018000 {$/;"	l
dmac2	atlas7.dtsi	/^			dmac2: dma-controller@10d50000 {$/;"	l
dmac2	picoxcell-pc3x2.dtsi	/^		dmac2: dmac@50000 {$/;"	l
dmac2	picoxcell-pc3x3.dtsi	/^		dmac2: dmac@50000 {$/;"	l
dmac2	rk3xxx.dtsi	/^		dmac2: dma-controller@20078000 {$/;"	l
dmac3	atlas7.dtsi	/^			dmac3: dma-controller@10d60000 {$/;"	l
dmac4	atlas7.dtsi	/^			dmac4: dma-controller@11002000 {$/;"	l
dmac_bus_ns	rk3288.dtsi	/^		dmac_bus_ns: dma-controller@ff600000 {$/;"	l
dmac_bus_s	rk3288.dtsi	/^		dmac_bus_s: dma-controller@ffb20000 {$/;"	l
dmac_clk	ste-u300.dts	/^		dmac_clk: dmac_clk@52M {$/;"	l
dmac_peri	rk3288.dtsi	/^		dmac_peri: dma-controller@ff250000 {$/;"	l
dmac_s	zynq-7000.dtsi	/^		dmac_s: dmac@f8003000 {$/;"	l	label:amba
dmacsdrr	atlas7.dtsi	/^			dmacsdrr: dma-controller@13010800 {$/;"	l
dmacsdrw	atlas7.dtsi	/^			dmacsdrw: dma-controller@13011000 {$/;"	l
dmamux	lpc18xx.dtsi	/^			dmamux: dma-mux {$/;"	l	label:creg
dmic	omap4.dtsi	/^		dmic: dmic@4012e000 {$/;"	l
dmic	omap5.dtsi	/^		dmic: dmic@4012e000 {$/;"	l
dmic_default_mode	ste-href-ab8500.dtsi	/^						dmic_default_mode: dmic_default {$/;"	l
dmic_gfclk	omap54xx-clocks.dtsi	/^	dmic_gfclk: dmic_gfclk@538 {$/;"	l
dmic_pins	omap4-sdp.dts	/^	dmic_pins: pinmux_dmic_pins {$/;"	l
dmic_sync_mux_ck	omap44xx-clocks.dtsi	/^	dmic_sync_mux_ck: dmic_sync_mux_ck@538 {$/;"	l
dmic_sync_mux_ck	omap54xx-clocks.dtsi	/^	dmic_sync_mux_ck: dmic_sync_mux_ck@538 {$/;"	l
dmt1_clk_mux	omap44xx-clocks.dtsi	/^	dmt1_clk_mux: dmt1_clk_mux@1840 {$/;"	l
dovdd_1v8	rk3288-firefly-reload.dts	/^	dovdd_1v8: dovdd-1v8-regulator {$/;"	l
dovdd_1v8	rk3288-firefly.dtsi	/^	dovdd_1v8: dovdd-1v8-regulator {$/;"	l
dp	exynos5.dtsi	/^		dp: dp-controller@145B0000 {$/;"	l
dp3t_sel_pins	omap3-sniper.dts	/^	dp3t_sel_pins: pinmux_dp3t_sel_pins {$/;"	l
dp83867_0	dra71-evm.dts	/^	dp83867_0: ethernet-phy@2 {$/;"	l
dp83867_0	dra72-evm-revc.dts	/^	dp83867_0: ethernet-phy@2 {$/;"	l
dp83867_0	dra76-evm.dts	/^	dp83867_0: ethernet-phy@2 {$/;"	l
dp83867_1	dra71-evm.dts	/^	dp83867_1: ethernet-phy@3 {$/;"	l
dp83867_1	dra72-evm-revc.dts	/^	dp83867_1: ethernet-phy@3 {$/;"	l
dp83867_1	dra76-evm.dts	/^	dp83867_1: ethernet-phy@3 {$/;"	l
dp_hpd	exynos5250-pinctrl.dtsi	/^	dp_hpd: dp_hpd {$/;"	l
dp_hpd	exynos5420-pinctrl.dtsi	/^	dp_hpd: dp_hpd {$/;"	l
dp_hpd_gpio	exynos5250-spring.dts	/^	dp_hpd_gpio: dp-hpd-gpio {$/;"	l
dp_hpd_gpio	exynos5420-peach-pit.dts	/^	dp_hpd_gpio: dp_hpd_gpio {$/;"	l
dp_hpd_gpio	exynos5800-peach-pi.dts	/^	dp_hpd_gpio: dp_hpd_gpio {$/;"	l
dp_out	exynos5250-snow-common.dtsi	/^			dp_out: endpoint {$/;"	l
dp_out	exynos5420-peach-pit.dts	/^			dp_out: endpoint {$/;"	l
dp_out	exynos5800-peach-pi.dts	/^			dp_out: endpoint {$/;"	l
dp_phy	exynos5250.dtsi	/^		dp_phy: video-phy {$/;"	l
dp_phy	exynos5420.dtsi	/^		dp_phy: dp-video-phy {$/;"	l
dpaux	tegra124.dtsi	/^		dpaux: dpaux@545c0000 {$/;"	l
dpi_dvi_out	omap3-devkit8000-common.dtsi	/^		dpi_dvi_out: endpoint {$/;"	l
dpi_dvi_out	omap5-cm-t54.dts	/^		dpi_dvi_out: endpoint@0 {$/;"	l
dpi_gpio0	bcm283x.dtsi	/^			dpi_gpio0: dpi_gpio0 {$/;"	l	label:gpio
dpi_lcd_out	am437x-sbc-t43.dts	/^		dpi_lcd_out: endpoint {$/;"	l
dpi_lcd_out	am57xx-sbc-am57x.dts	/^		dpi_lcd_out: endpoint {$/;"	l
dpi_lcd_out	omap3-devkit8000-lcd-common.dtsi	/^		dpi_lcd_out: endpoint {$/;"	l
dpi_lcd_out	omap5-cm-t54.dts	/^		dpi_lcd_out: endpoint@1 {$/;"	l
dpi_out	am437x-gp-evm.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	am437x-sk-evm.dts	/^		dpi_out: endpoint@0 {$/;"	l
dpi_out	am43x-epos-evm.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	logicpd-som-lv-37xx-devkit.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	logicpd-torpedo-37xx-devkit.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-beagle-xm.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-beagle.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-gta04.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-ha-lcd.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-igep0020-common.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-overo-common-dvi.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-overo-common-lcd35.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-overo-common-lcd43.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-pandora-common.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-panel-sharp-ls037v7dw01.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-sbc-t3517.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-sbc-t3530.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-sbc-t3730.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap3-thunder.dts	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap4-panda-common.dtsi	/^		dpi_out: endpoint {$/;"	l
dpi_out	omap4-var-dvk-om44.dts	/^		dpi_out: endpoint {$/;"	l
dpll1_ck	omap3xxx-clocks.dtsi	/^	dpll1_ck: dpll1_ck@904 {$/;"	l
dpll1_clkdm	omap3xxx-clocks.dtsi	/^	dpll1_clkdm: dpll1_clkdm {$/;"	l
dpll1_fck	omap3xxx-clocks.dtsi	/^	dpll1_fck: dpll1_fck@940 {$/;"	l
dpll1_x2_ck	omap3xxx-clocks.dtsi	/^	dpll1_x2_ck: dpll1_x2_ck {$/;"	l
dpll1_x2m2_ck	omap3xxx-clocks.dtsi	/^	dpll1_x2m2_ck: dpll1_x2m2_ck@944 {$/;"	l
dpll2_ck	omap34xx-omap36xx-clocks.dtsi	/^	dpll2_ck: dpll2_ck@4 {$/;"	l
dpll2_clkdm	omap34xx-omap36xx-clocks.dtsi	/^	dpll2_clkdm: dpll2_clkdm {$/;"	l
dpll2_fck	omap34xx-omap36xx-clocks.dtsi	/^	dpll2_fck: dpll2_fck@40 {$/;"	l
dpll2_m2_ck	omap34xx-omap36xx-clocks.dtsi	/^	dpll2_m2_ck: dpll2_m2_ck@44 {$/;"	l
dpll3_ck	omap3xxx-clocks.dtsi	/^	dpll3_ck: dpll3_ck@d00 {$/;"	l
dpll3_clkdm	omap3xxx-clocks.dtsi	/^	dpll3_clkdm: dpll3_clkdm {$/;"	l
dpll3_m2_ck	omap3xxx-clocks.dtsi	/^	dpll3_m2_ck: dpll3_m2_ck@d40 {$/;"	l
dpll3_m2x2_ck	omap3xxx-clocks.dtsi	/^	dpll3_m2x2_ck: dpll3_m2x2_ck {$/;"	l
dpll3_m3_ck	omap3xxx-clocks.dtsi	/^	dpll3_m3_ck: dpll3_m3_ck@1140 {$/;"	l
dpll3_m3x2_ck	omap36xx-clocks.dtsi	/^	dpll3_m3x2_ck: dpll3_m3x2_ck@d00 {$/;"	l
dpll3_m3x2_ck	omap3xxx-clocks.dtsi	/^	dpll3_m3x2_ck: dpll3_m3x2_ck@d00 {$/;"	l
dpll3_m3x2_mul_ck	omap3xxx-clocks.dtsi	/^	dpll3_m3x2_mul_ck: dpll3_m3x2_mul_ck {$/;"	l
dpll3_x2_ck	omap3xxx-clocks.dtsi	/^	dpll3_x2_ck: dpll3_x2_ck {$/;"	l
dpll4_ck	omap36xx-clocks.dtsi	/^	dpll4_ck: dpll4_ck@d00 {$/;"	l
dpll4_ck	omap3xxx-clocks.dtsi	/^	dpll4_ck: dpll4_ck@d00 {$/;"	l
dpll4_clkdm	omap36xx-clocks.dtsi	/^	dpll4_clkdm: dpll4_clkdm {$/;"	l
dpll4_clkdm	omap3xxx-clocks.dtsi	/^	dpll4_clkdm: dpll4_clkdm {$/;"	l
dpll4_m2_ck	omap3xxx-clocks.dtsi	/^	dpll4_m2_ck: dpll4_m2_ck@d48 {$/;"	l
dpll4_m2x2_ck	omap36xx-clocks.dtsi	/^	dpll4_m2x2_ck: dpll4_m2x2_ck@d00 {$/;"	l
dpll4_m2x2_ck	omap3xxx-clocks.dtsi	/^	dpll4_m2x2_ck: dpll4_m2x2_ck@d00 {$/;"	l
dpll4_m2x2_mul_ck	omap3xxx-clocks.dtsi	/^	dpll4_m2x2_mul_ck: dpll4_m2x2_mul_ck {$/;"	l
dpll4_m3_ck	omap3xxx-clocks.dtsi	/^	dpll4_m3_ck: dpll4_m3_ck@e40 {$/;"	l
dpll4_m3x2_ck	omap36xx-clocks.dtsi	/^	dpll4_m3x2_ck: dpll4_m3x2_ck@d00 {$/;"	l
dpll4_m3x2_ck	omap3xxx-clocks.dtsi	/^	dpll4_m3x2_ck: dpll4_m3x2_ck@d00 {$/;"	l
dpll4_m3x2_mul_ck	omap3xxx-clocks.dtsi	/^	dpll4_m3x2_mul_ck: dpll4_m3x2_mul_ck {$/;"	l
dpll4_m4_ck	omap3xxx-clocks.dtsi	/^	dpll4_m4_ck: dpll4_m4_ck@e40 {$/;"	l
dpll4_m4x2_ck	omap3xxx-clocks.dtsi	/^	dpll4_m4x2_ck: dpll4_m4x2_ck@d00 {$/;"	l
dpll4_m4x2_mul_ck	omap3xxx-clocks.dtsi	/^	dpll4_m4x2_mul_ck: dpll4_m4x2_mul_ck {$/;"	l
dpll4_m5_ck	omap3xxx-clocks.dtsi	/^	dpll4_m5_ck: dpll4_m5_ck@f40 {$/;"	l
dpll4_m5x2_ck	omap36xx-clocks.dtsi	/^	dpll4_m5x2_ck: dpll4_m5x2_ck@d00 {$/;"	l
dpll4_m5x2_ck	omap3xxx-clocks.dtsi	/^	dpll4_m5x2_ck: dpll4_m5x2_ck@d00 {$/;"	l
dpll4_m5x2_mul_ck	omap3xxx-clocks.dtsi	/^	dpll4_m5x2_mul_ck: dpll4_m5x2_mul_ck {$/;"	l
dpll4_m6_ck	omap3xxx-clocks.dtsi	/^	dpll4_m6_ck: dpll4_m6_ck@1140 {$/;"	l
dpll4_m6x2_ck	omap36xx-clocks.dtsi	/^	dpll4_m6x2_ck: dpll4_m6x2_ck@d00 {$/;"	l
dpll4_m6x2_ck	omap3xxx-clocks.dtsi	/^	dpll4_m6x2_ck: dpll4_m6x2_ck@d00 {$/;"	l
dpll4_m6x2_mul_ck	omap3xxx-clocks.dtsi	/^	dpll4_m6x2_mul_ck: dpll4_m6x2_mul_ck {$/;"	l
dpll4_x2_ck	omap3xxx-clocks.dtsi	/^	dpll4_x2_ck: dpll4_x2_ck {$/;"	l
dpll5_ck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	dpll5_ck: dpll5_ck@d04 {$/;"	l
dpll5_clkdm	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	dpll5_clkdm: dpll5_clkdm {$/;"	l
dpll5_m2_ck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	dpll5_m2_ck: dpll5_m2_ck@d50 {$/;"	l
dpll5_m2_d16_ck	omap36xx-omap3430es2plus-clocks.dtsi	/^	dpll5_m2_d16_ck: dpll5_m2_d16_ck {$/;"	l
dpll5_m2_d20_ck	omap36xx-omap3430es2plus-clocks.dtsi	/^	dpll5_m2_d20_ck: dpll5_m2_d20_ck {$/;"	l
dpll5_m2_d4_ck	omap36xx-omap3430es2plus-clocks.dtsi	/^	dpll5_m2_d4_ck: dpll5_m2_d4_ck {$/;"	l
dpll5_m2_d8_ck	omap36xx-omap3430es2plus-clocks.dtsi	/^	dpll5_m2_d8_ck: dpll5_m2_d8_ck {$/;"	l
dpll_abe_ck	dra7xx-clocks.dtsi	/^	dpll_abe_ck: dpll_abe_ck@1e0 {$/;"	l
dpll_abe_ck	omap44xx-clocks.dtsi	/^	dpll_abe_ck: dpll_abe_ck@1e0 {$/;"	l
dpll_abe_ck	omap54xx-clocks.dtsi	/^	dpll_abe_ck: dpll_abe_ck@1e0 {$/;"	l
dpll_abe_m2_ck	dra7xx-clocks.dtsi	/^	dpll_abe_m2_ck: dpll_abe_m2_ck@1f0 {$/;"	l
dpll_abe_m2_ck	omap44xx-clocks.dtsi	/^	dpll_abe_m2_ck: dpll_abe_m2_ck@1f0 {$/;"	l
dpll_abe_m2x2_ck	dra7xx-clocks.dtsi	/^	dpll_abe_m2x2_ck: dpll_abe_m2x2_ck@1f0 {$/;"	l
dpll_abe_m2x2_ck	omap44xx-clocks.dtsi	/^	dpll_abe_m2x2_ck: dpll_abe_m2x2_ck@1f0 {$/;"	l
dpll_abe_m2x2_ck	omap54xx-clocks.dtsi	/^	dpll_abe_m2x2_ck: dpll_abe_m2x2_ck@1f0 {$/;"	l
dpll_abe_m3x2_ck	dra7xx-clocks.dtsi	/^	dpll_abe_m3x2_ck: dpll_abe_m3x2_ck@1f4 {$/;"	l
dpll_abe_m3x2_ck	omap44xx-clocks.dtsi	/^	dpll_abe_m3x2_ck: dpll_abe_m3x2_ck@1f4 {$/;"	l
dpll_abe_m3x2_ck	omap54xx-clocks.dtsi	/^	dpll_abe_m3x2_ck: dpll_abe_m3x2_ck@1f4 {$/;"	l
dpll_abe_x2_ck	dra7xx-clocks.dtsi	/^	dpll_abe_x2_ck: dpll_abe_x2_ck {$/;"	l
dpll_abe_x2_ck	omap44xx-clocks.dtsi	/^	dpll_abe_x2_ck: dpll_abe_x2_ck@1f0 {$/;"	l
dpll_abe_x2_ck	omap54xx-clocks.dtsi	/^	dpll_abe_x2_ck: dpll_abe_x2_ck {$/;"	l
dpll_ck	omap24xx-clocks.dtsi	/^	dpll_ck: dpll_ck@500 {$/;"	l
dpll_clksel_mac_clk	am43xx-clocks.dtsi	/^	dpll_clksel_mac_clk: dpll_clksel_mac_clk@4234 {$/;"	l
dpll_core_byp_mux	dra7xx-clocks.dtsi	/^	dpll_core_byp_mux: dpll_core_byp_mux@12c {$/;"	l
dpll_core_byp_mux	omap54xx-clocks.dtsi	/^	dpll_core_byp_mux: dpll_core_byp_mux@12c {$/;"	l
dpll_core_ck	am33xx-clocks.dtsi	/^	dpll_core_ck: dpll_core_ck@490 {$/;"	l
dpll_core_ck	am43xx-clocks.dtsi	/^	dpll_core_ck: dpll_core_ck@2d20 {$/;"	l
dpll_core_ck	dra7xx-clocks.dtsi	/^	dpll_core_ck: dpll_core_ck@120 {$/;"	l
dpll_core_ck	omap44xx-clocks.dtsi	/^	dpll_core_ck: dpll_core_ck@120 {$/;"	l
dpll_core_ck	omap54xx-clocks.dtsi	/^	dpll_core_ck: dpll_core_ck@120 {$/;"	l
dpll_core_h11x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h11x2_ck: dpll_core_h11x2_ck@138 {$/;"	l
dpll_core_h12x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_h12x2_ck: dpll_core_h12x2_ck@13c {$/;"	l
dpll_core_h12x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h12x2_ck: dpll_core_h12x2_ck@13c {$/;"	l
dpll_core_h13x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_h13x2_ck: dpll_core_h13x2_ck@140 {$/;"	l
dpll_core_h13x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h13x2_ck: dpll_core_h13x2_ck@140 {$/;"	l
dpll_core_h14x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_h14x2_ck: dpll_core_h14x2_ck@144 {$/;"	l
dpll_core_h14x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h14x2_ck: dpll_core_h14x2_ck@144 {$/;"	l
dpll_core_h21x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h21x2_ck: dpll_core_h21x2_ck@150 {$/;"	l
dpll_core_h22x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_h22x2_ck: dpll_core_h22x2_ck@154 {$/;"	l
dpll_core_h22x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h22x2_ck: dpll_core_h22x2_ck@154 {$/;"	l
dpll_core_h23x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_h23x2_ck: dpll_core_h23x2_ck@158 {$/;"	l
dpll_core_h23x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h23x2_ck: dpll_core_h23x2_ck@158 {$/;"	l
dpll_core_h24x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_h24x2_ck: dpll_core_h24x2_ck@15c {$/;"	l
dpll_core_h24x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_h24x2_ck: dpll_core_h24x2_ck@15c {$/;"	l
dpll_core_m2_ck	dra7xx-clocks.dtsi	/^	dpll_core_m2_ck: dpll_core_m2_ck@130 {$/;"	l
dpll_core_m2_ck	omap44xx-clocks.dtsi	/^	dpll_core_m2_ck: dpll_core_m2_ck@130 {$/;"	l
dpll_core_m2_ck	omap54xx-clocks.dtsi	/^	dpll_core_m2_ck: dpll_core_m2_ck@130 {$/;"	l
dpll_core_m3x2_ck	omap44xx-clocks.dtsi	/^	dpll_core_m3x2_ck: dpll_core_m3x2_ck {$/;"	l
dpll_core_m3x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_m3x2_ck: dpll_core_m3x2_ck@134 {$/;"	l
dpll_core_m3x2_div_ck	omap44xx-clocks.dtsi	/^	dpll_core_m3x2_div_ck: dpll_core_m3x2_div_ck@134 {$/;"	l
dpll_core_m3x2_gate_ck	omap44xx-clocks.dtsi	/^	dpll_core_m3x2_gate_ck: dpll_core_m3x2_gate_ck@134 {$/;"	l
dpll_core_m4_ck	am33xx-clocks.dtsi	/^	dpll_core_m4_ck: dpll_core_m4_ck@480 {$/;"	l
dpll_core_m4_ck	am43xx-clocks.dtsi	/^	dpll_core_m4_ck: dpll_core_m4_ck@2d38 {$/;"	l
dpll_core_m4_div2_ck	am33xx-clocks.dtsi	/^	dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {$/;"	l
dpll_core_m4_div2_ck	am43xx-clocks.dtsi	/^	dpll_core_m4_div2_ck: dpll_core_m4_div2_ck {$/;"	l
dpll_core_m4x2_ck	omap44xx-clocks.dtsi	/^	dpll_core_m4x2_ck: dpll_core_m4x2_ck@138 {$/;"	l
dpll_core_m5_ck	am33xx-clocks.dtsi	/^	dpll_core_m5_ck: dpll_core_m5_ck@484 {$/;"	l
dpll_core_m5_ck	am43xx-clocks.dtsi	/^	dpll_core_m5_ck: dpll_core_m5_ck@2d3c {$/;"	l
dpll_core_m5x2_ck	omap44xx-clocks.dtsi	/^	dpll_core_m5x2_ck: dpll_core_m5x2_ck@13c {$/;"	l
dpll_core_m6_ck	am33xx-clocks.dtsi	/^	dpll_core_m6_ck: dpll_core_m6_ck@4d8 {$/;"	l
dpll_core_m6_ck	am43xx-clocks.dtsi	/^	dpll_core_m6_ck: dpll_core_m6_ck@2d40 {$/;"	l
dpll_core_m6x2_ck	omap44xx-clocks.dtsi	/^	dpll_core_m6x2_ck: dpll_core_m6x2_ck@140 {$/;"	l
dpll_core_m7x2_ck	omap44xx-clocks.dtsi	/^	dpll_core_m7x2_ck: dpll_core_m7x2_ck@144 {$/;"	l
dpll_core_x2_ck	am33xx-clocks.dtsi	/^	dpll_core_x2_ck: dpll_core_x2_ck {$/;"	l
dpll_core_x2_ck	am43xx-clocks.dtsi	/^	dpll_core_x2_ck: dpll_core_x2_ck {$/;"	l
dpll_core_x2_ck	dra7xx-clocks.dtsi	/^	dpll_core_x2_ck: dpll_core_x2_ck {$/;"	l
dpll_core_x2_ck	omap44xx-clocks.dtsi	/^	dpll_core_x2_ck: dpll_core_x2_ck {$/;"	l
dpll_core_x2_ck	omap54xx-clocks.dtsi	/^	dpll_core_x2_ck: dpll_core_x2_ck {$/;"	l
dpll_ddr_byp_mux	dra7xx-clocks.dtsi	/^	dpll_ddr_byp_mux: dpll_ddr_byp_mux@21c {$/;"	l
dpll_ddr_ck	am33xx-clocks.dtsi	/^	dpll_ddr_ck: dpll_ddr_ck@494 {$/;"	l
dpll_ddr_ck	am43xx-clocks.dtsi	/^	dpll_ddr_ck: dpll_ddr_ck@2da0 {$/;"	l
dpll_ddr_ck	dra7xx-clocks.dtsi	/^	dpll_ddr_ck: dpll_ddr_ck@210 {$/;"	l
dpll_ddr_h11x2_ck	dra7xx-clocks.dtsi	/^	dpll_ddr_h11x2_ck: dpll_ddr_h11x2_ck@228 {$/;"	l
dpll_ddr_m2_ck	am33xx-clocks.dtsi	/^	dpll_ddr_m2_ck: dpll_ddr_m2_ck@4a0 {$/;"	l
dpll_ddr_m2_ck	am43xx-clocks.dtsi	/^	dpll_ddr_m2_ck: dpll_ddr_m2_ck@2db0 {$/;"	l
dpll_ddr_m2_ck	dra7xx-clocks.dtsi	/^	dpll_ddr_m2_ck: dpll_ddr_m2_ck@220 {$/;"	l
dpll_ddr_m2_div2_ck	am33xx-clocks.dtsi	/^	dpll_ddr_m2_div2_ck: dpll_ddr_m2_div2_ck {$/;"	l
dpll_ddr_m4_ck	am43xx-clocks.dtsi	/^	dpll_ddr_m4_ck: dpll_ddr_m4_ck@2db8 {$/;"	l
dpll_ddr_x2_ck	am43xx-clocks.dtsi	/^	dpll_ddr_x2_ck: dpll_ddr_x2_ck {$/;"	l
dpll_ddr_x2_ck	dra7xx-clocks.dtsi	/^	dpll_ddr_x2_ck: dpll_ddr_x2_ck {$/;"	l
dpll_disp_ck	am33xx-clocks.dtsi	/^	dpll_disp_ck: dpll_disp_ck@498 {$/;"	l
dpll_disp_ck	am43xx-clocks.dtsi	/^	dpll_disp_ck: dpll_disp_ck@2e20 {$/;"	l
dpll_disp_m2_ck	am33xx-clocks.dtsi	/^	dpll_disp_m2_ck: dpll_disp_m2_ck@4a4 {$/;"	l
dpll_disp_m2_ck	am43xx-clocks.dtsi	/^	dpll_disp_m2_ck: dpll_disp_m2_ck@2e30 {$/;"	l
dpll_dsp_byp_mux	dra7xx-clocks.dtsi	/^	dpll_dsp_byp_mux: dpll_dsp_byp_mux@240 {$/;"	l
dpll_dsp_ck	dra7xx-clocks.dtsi	/^	dpll_dsp_ck: dpll_dsp_ck@234 {$/;"	l
dpll_dsp_m2_ck	dra7xx-clocks.dtsi	/^	dpll_dsp_m2_ck: dpll_dsp_m2_ck@244 {$/;"	l
dpll_dsp_m3x2_ck	dra7xx-clocks.dtsi	/^	dpll_dsp_m3x2_ck: dpll_dsp_m3x2_ck@248 {$/;"	l
dpll_dsp_x2_ck	dra7xx-clocks.dtsi	/^	dpll_dsp_x2_ck: dpll_dsp_x2_ck {$/;"	l
dpll_eve_byp_mux	dra7xx-clocks.dtsi	/^	dpll_eve_byp_mux: dpll_eve_byp_mux@290 {$/;"	l
dpll_eve_ck	dra7xx-clocks.dtsi	/^	dpll_eve_ck: dpll_eve_ck@284 {$/;"	l
dpll_eve_m2_ck	dra7xx-clocks.dtsi	/^	dpll_eve_m2_ck: dpll_eve_m2_ck@294 {$/;"	l
dpll_extdev_ck	am43xx-clocks.dtsi	/^	dpll_extdev_ck: dpll_extdev_ck@2e60 {$/;"	l
dpll_extdev_m2_ck	am43xx-clocks.dtsi	/^	dpll_extdev_m2_ck: dpll_extdev_m2_ck@2e70 {$/;"	l
dpll_gmac_byp_mux	dra7xx-clocks.dtsi	/^	dpll_gmac_byp_mux: dpll_gmac_byp_mux@2b4 {$/;"	l
dpll_gmac_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_ck: dpll_gmac_ck@2a8 {$/;"	l
dpll_gmac_h11x2_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_h11x2_ck: dpll_gmac_h11x2_ck@2c0 {$/;"	l
dpll_gmac_h12x2_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_h12x2_ck: dpll_gmac_h12x2_ck@2c4 {$/;"	l
dpll_gmac_h13x2_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_h13x2_ck: dpll_gmac_h13x2_ck@2c8 {$/;"	l
dpll_gmac_m2_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_m2_ck: dpll_gmac_m2_ck@2b8 {$/;"	l
dpll_gmac_m3x2_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_m3x2_ck: dpll_gmac_m3x2_ck@2bc {$/;"	l
dpll_gmac_x2_ck	dra7xx-clocks.dtsi	/^	dpll_gmac_x2_ck: dpll_gmac_x2_ck {$/;"	l
dpll_gpu_byp_mux	dra7xx-clocks.dtsi	/^	dpll_gpu_byp_mux: dpll_gpu_byp_mux@2e4 {$/;"	l
dpll_gpu_ck	dra7xx-clocks.dtsi	/^	dpll_gpu_ck: dpll_gpu_ck@2d8 {$/;"	l
dpll_gpu_m2_ck	dra7xx-clocks.dtsi	/^	dpll_gpu_m2_ck: dpll_gpu_m2_ck@2e8 {$/;"	l
dpll_iva_byp_mux	dra7xx-clocks.dtsi	/^	dpll_iva_byp_mux: dpll_iva_byp_mux@1ac {$/;"	l
dpll_iva_byp_mux	omap54xx-clocks.dtsi	/^	dpll_iva_byp_mux: dpll_iva_byp_mux@1ac {$/;"	l
dpll_iva_ck	dra7xx-clocks.dtsi	/^	dpll_iva_ck: dpll_iva_ck@1a0 {$/;"	l
dpll_iva_ck	omap44xx-clocks.dtsi	/^	dpll_iva_ck: dpll_iva_ck@1a0 {$/;"	l
dpll_iva_ck	omap54xx-clocks.dtsi	/^	dpll_iva_ck: dpll_iva_ck@1a0 {$/;"	l
dpll_iva_h11x2_ck	omap54xx-clocks.dtsi	/^	dpll_iva_h11x2_ck: dpll_iva_h11x2_ck@1b8 {$/;"	l
dpll_iva_h12x2_ck	omap54xx-clocks.dtsi	/^	dpll_iva_h12x2_ck: dpll_iva_h12x2_ck@1bc {$/;"	l
dpll_iva_m2_ck	dra7xx-clocks.dtsi	/^	dpll_iva_m2_ck: dpll_iva_m2_ck@1b0 {$/;"	l
dpll_iva_m4x2_ck	omap44xx-clocks.dtsi	/^	dpll_iva_m4x2_ck: dpll_iva_m4x2_ck@1b8 {$/;"	l
dpll_iva_m5x2_ck	omap44xx-clocks.dtsi	/^	dpll_iva_m5x2_ck: dpll_iva_m5x2_ck@1bc {$/;"	l
dpll_iva_x2_ck	omap44xx-clocks.dtsi	/^	dpll_iva_x2_ck: dpll_iva_x2_ck {$/;"	l
dpll_iva_x2_ck	omap54xx-clocks.dtsi	/^	dpll_iva_x2_ck: dpll_iva_x2_ck {$/;"	l
dpll_mpu_ck	am33xx-clocks.dtsi	/^	dpll_mpu_ck: dpll_mpu_ck@488 {$/;"	l
dpll_mpu_ck	am43xx-clocks.dtsi	/^	dpll_mpu_ck: dpll_mpu_ck@2d60 {$/;"	l
dpll_mpu_ck	dra7xx-clocks.dtsi	/^	dpll_mpu_ck: dpll_mpu_ck@160 {$/;"	l
dpll_mpu_ck	omap44xx-clocks.dtsi	/^	dpll_mpu_ck: dpll_mpu_ck@160 {$/;"	l
dpll_mpu_ck	omap54xx-clocks.dtsi	/^	dpll_mpu_ck: dpll_mpu_ck@160 {$/;"	l
dpll_mpu_m2_ck	am33xx-clocks.dtsi	/^	dpll_mpu_m2_ck: dpll_mpu_m2_ck@4a8 {$/;"	l
dpll_mpu_m2_ck	am43xx-clocks.dtsi	/^	dpll_mpu_m2_ck: dpll_mpu_m2_ck@2d70 {$/;"	l
dpll_mpu_m2_ck	dra7xx-clocks.dtsi	/^	dpll_mpu_m2_ck: dpll_mpu_m2_ck@170 {$/;"	l
dpll_mpu_m2_ck	omap44xx-clocks.dtsi	/^	dpll_mpu_m2_ck: dpll_mpu_m2_ck@170 {$/;"	l
dpll_mpu_m2_ck	omap54xx-clocks.dtsi	/^	dpll_mpu_m2_ck: dpll_mpu_m2_ck@170 {$/;"	l
dpll_pcie_ref_ck	dra7xx-clocks.dtsi	/^	dpll_pcie_ref_ck: dpll_pcie_ref_ck@200 {$/;"	l
dpll_pcie_ref_m2_ck	dra7xx-clocks.dtsi	/^	dpll_pcie_ref_m2_ck: dpll_pcie_ref_m2_ck@210 {$/;"	l
dpll_pcie_ref_m2ldo_ck	dra7xx-clocks.dtsi	/^	dpll_pcie_ref_m2ldo_ck: dpll_pcie_ref_m2ldo_ck@210 {$/;"	l
dpll_per_byp_mux	dra7xx-clocks.dtsi	/^	dpll_per_byp_mux: dpll_per_byp_mux@14c {$/;"	l
dpll_per_byp_mux	omap54xx-clocks.dtsi	/^	dpll_per_byp_mux: dpll_per_byp_mux@14c {$/;"	l
dpll_per_ck	am33xx-clocks.dtsi	/^	dpll_per_ck: dpll_per_ck@48c {$/;"	l
dpll_per_ck	am43xx-clocks.dtsi	/^	dpll_per_ck: dpll_per_ck@2de0 {$/;"	l
dpll_per_ck	dra7xx-clocks.dtsi	/^	dpll_per_ck: dpll_per_ck@140 {$/;"	l
dpll_per_ck	omap44xx-clocks.dtsi	/^	dpll_per_ck: dpll_per_ck@140 {$/;"	l
dpll_per_ck	omap54xx-clocks.dtsi	/^	dpll_per_ck: dpll_per_ck@140 {$/;"	l
dpll_per_clkdcoldo	am43xx-clocks.dtsi	/^	dpll_per_clkdcoldo: dpll_per_clkdcoldo@2e14 {$/;"	l
dpll_per_h11x2_ck	dra7xx-clocks.dtsi	/^	dpll_per_h11x2_ck: dpll_per_h11x2_ck@158 {$/;"	l
dpll_per_h11x2_ck	omap54xx-clocks.dtsi	/^	dpll_per_h11x2_ck: dpll_per_h11x2_ck@158 {$/;"	l
dpll_per_h12x2_ck	dra7xx-clocks.dtsi	/^	dpll_per_h12x2_ck: dpll_per_h12x2_ck@15c {$/;"	l
dpll_per_h12x2_ck	omap54xx-clocks.dtsi	/^	dpll_per_h12x2_ck: dpll_per_h12x2_ck@15c {$/;"	l
dpll_per_h13x2_ck	dra7xx-clocks.dtsi	/^	dpll_per_h13x2_ck: dpll_per_h13x2_ck@160 {$/;"	l
dpll_per_h14x2_ck	dra7xx-clocks.dtsi	/^	dpll_per_h14x2_ck: dpll_per_h14x2_ck@164 {$/;"	l
dpll_per_h14x2_ck	omap54xx-clocks.dtsi	/^	dpll_per_h14x2_ck: dpll_per_h14x2_ck@164 {$/;"	l
dpll_per_m2_ck	am33xx-clocks.dtsi	/^	dpll_per_m2_ck: dpll_per_m2_ck@4ac {$/;"	l
dpll_per_m2_ck	am43xx-clocks.dtsi	/^	dpll_per_m2_ck: dpll_per_m2_ck@2df0 {$/;"	l
dpll_per_m2_ck	dra7xx-clocks.dtsi	/^	dpll_per_m2_ck: dpll_per_m2_ck@150 {$/;"	l
dpll_per_m2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m2_ck: dpll_per_m2_ck@150 {$/;"	l
dpll_per_m2_ck	omap54xx-clocks.dtsi	/^	dpll_per_m2_ck: dpll_per_m2_ck@150 {$/;"	l
dpll_per_m2_div4_ck	am33xx-clocks.dtsi	/^	dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {$/;"	l
dpll_per_m2_div4_ck	am43xx-clocks.dtsi	/^	dpll_per_m2_div4_ck: dpll_per_m2_div4_ck {$/;"	l
dpll_per_m2_div4_wkupdm_ck	am33xx-clocks.dtsi	/^	dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {$/;"	l
dpll_per_m2_div4_wkupdm_ck	am43xx-clocks.dtsi	/^	dpll_per_m2_div4_wkupdm_ck: dpll_per_m2_div4_wkupdm_ck {$/;"	l
dpll_per_m2x2_ck	dra7xx-clocks.dtsi	/^	dpll_per_m2x2_ck: dpll_per_m2x2_ck@150 {$/;"	l
dpll_per_m2x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m2x2_ck: dpll_per_m2x2_ck@150 {$/;"	l
dpll_per_m2x2_ck	omap54xx-clocks.dtsi	/^	dpll_per_m2x2_ck: dpll_per_m2x2_ck@150 {$/;"	l
dpll_per_m3x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m3x2_ck: dpll_per_m3x2_ck {$/;"	l
dpll_per_m3x2_ck	omap54xx-clocks.dtsi	/^	dpll_per_m3x2_ck: dpll_per_m3x2_ck@154 {$/;"	l
dpll_per_m3x2_div_ck	omap44xx-clocks.dtsi	/^	dpll_per_m3x2_div_ck: dpll_per_m3x2_div_ck@154 {$/;"	l
dpll_per_m3x2_gate_ck	omap44xx-clocks.dtsi	/^	dpll_per_m3x2_gate_ck: dpll_per_m3x2_gate_ck@154 {$/;"	l
dpll_per_m4x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m4x2_ck: dpll_per_m4x2_ck@158 {$/;"	l
dpll_per_m5x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m5x2_ck: dpll_per_m5x2_ck@15c {$/;"	l
dpll_per_m6x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m6x2_ck: dpll_per_m6x2_ck@160 {$/;"	l
dpll_per_m7x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_m7x2_ck: dpll_per_m7x2_ck@164 {$/;"	l
dpll_per_x2_ck	dra7xx-clocks.dtsi	/^	dpll_per_x2_ck: dpll_per_x2_ck {$/;"	l
dpll_per_x2_ck	omap44xx-clocks.dtsi	/^	dpll_per_x2_ck: dpll_per_x2_ck@150 {$/;"	l
dpll_per_x2_ck	omap54xx-clocks.dtsi	/^	dpll_per_x2_ck: dpll_per_x2_ck {$/;"	l
dpll_unipro1_ck	omap54xx-clocks.dtsi	/^	dpll_unipro1_ck: dpll_unipro1_ck@200 {$/;"	l
dpll_unipro1_clkdcoldo	omap54xx-clocks.dtsi	/^	dpll_unipro1_clkdcoldo: dpll_unipro1_clkdcoldo {$/;"	l
dpll_unipro1_m2_ck	omap54xx-clocks.dtsi	/^	dpll_unipro1_m2_ck: dpll_unipro1_m2_ck@210 {$/;"	l
dpll_unipro2_ck	omap54xx-clocks.dtsi	/^	dpll_unipro2_ck: dpll_unipro2_ck@1c0 {$/;"	l
dpll_unipro2_clkdcoldo	omap54xx-clocks.dtsi	/^	dpll_unipro2_clkdcoldo: dpll_unipro2_clkdcoldo {$/;"	l
dpll_unipro2_m2_ck	omap54xx-clocks.dtsi	/^	dpll_unipro2_m2_ck: dpll_unipro2_m2_ck@1d0 {$/;"	l
dpll_usb_byp_mux	dra7xx-clocks.dtsi	/^	dpll_usb_byp_mux: dpll_usb_byp_mux@18c {$/;"	l
dpll_usb_byp_mux	omap54xx-clocks.dtsi	/^	dpll_usb_byp_mux: dpll_usb_byp_mux@18c {$/;"	l
dpll_usb_ck	dra7xx-clocks.dtsi	/^	dpll_usb_ck: dpll_usb_ck@180 {$/;"	l
dpll_usb_ck	omap44xx-clocks.dtsi	/^	dpll_usb_ck: dpll_usb_ck@180 {$/;"	l
dpll_usb_ck	omap54xx-clocks.dtsi	/^	dpll_usb_ck: dpll_usb_ck@180 {$/;"	l
dpll_usb_clkdcoldo	dra7xx-clocks.dtsi	/^	dpll_usb_clkdcoldo: dpll_usb_clkdcoldo {$/;"	l
dpll_usb_clkdcoldo	omap54xx-clocks.dtsi	/^	dpll_usb_clkdcoldo: dpll_usb_clkdcoldo {$/;"	l
dpll_usb_clkdcoldo_ck	omap44xx-clocks.dtsi	/^	dpll_usb_clkdcoldo_ck: dpll_usb_clkdcoldo_ck@1b4 {$/;"	l
dpll_usb_m2_ck	dra7xx-clocks.dtsi	/^	dpll_usb_m2_ck: dpll_usb_m2_ck@190 {$/;"	l
dpll_usb_m2_ck	omap44xx-clocks.dtsi	/^	dpll_usb_m2_ck: dpll_usb_m2_ck@190 {$/;"	l
dpll_usb_m2_ck	omap54xx-clocks.dtsi	/^	dpll_usb_m2_ck: dpll_usb_m2_ck@190 {$/;"	l
dpot	at91-tse850-3.dts	/^	dpot: mcp4651-104@28 {$/;"	l
dra7_iodelay_core	dra7.dtsi	/^		dra7_iodelay_core: padconf@4844a000 {$/;"	l
dra7_pmx_core	dra7.dtsi	/^				dra7_pmx_core: pinmux@1400 {$/;"	l	label:l4_cfg.scm
dragon_ak8975_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_ak8975_gpios: ak8975-gpios {$/;"	l
dragon_bmp085_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_bmp085_gpios: bmp085-gpios {$/;"	l
dragon_cm3605_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_cm3605_gpios: cm3605-gpios {$/;"	l
dragon_cm3605_mpps	qcom-apq8060-dragonboard.dts	/^					dragon_cm3605_mpps: cm3605-mpps {$/;"	l
dragon_ebi2_pins	qcom-apq8060-dragonboard.dts	/^			dragon_ebi2_pins: ebi2 {$/;"	l
dragon_ethernet_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_ethernet_gpios: ethernet-gpios {$/;"	l
dragon_gsbi12_i2c_pins	qcom-apq8060-dragonboard.dts	/^			dragon_gsbi12_i2c_pins: gsbi12_i2c {$/;"	l
dragon_gsbi12_serial_pins	qcom-apq8060-dragonboard.dts	/^			dragon_gsbi12_serial_pins: gsbi12_serial {$/;"	l
dragon_gsbi8_i2c_pins	qcom-apq8060-dragonboard.dts	/^			dragon_gsbi8_i2c_pins: gsbi8_i2c {$/;"	l
dragon_kxsd9_gpios	qcom-apq8060-dragonboard.dts	/^			dragon_kxsd9_gpios: kxsd9 {$/;"	l
dragon_mpu3050_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_mpu3050_gpios: mpu3050-gpios {$/;"	l
dragon_sdcc1_pins	qcom-apq8060-dragonboard.dts	/^			dragon_sdcc1_pins: sdcc1 {$/;"	l
dragon_sdcc3_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_sdcc3_gpios: sdcc3-gpios {$/;"	l
dragon_sdcc3_pins	qcom-apq8060-dragonboard.dts	/^			dragon_sdcc3_pins: sdcc3 {$/;"	l
dragon_sdcc5_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_sdcc5_gpios: sdcc5-gpios {$/;"	l
dragon_sdcc5_pins	qcom-apq8060-dragonboard.dts	/^			dragon_sdcc5_pins: sdcc5 {$/;"	l
dragon_vario	qcom-apq8060-dragonboard.dts	/^		dragon_vario: nds332p {$/;"	l
dragon_veth	qcom-apq8060-dragonboard.dts	/^		dragon_veth: xc622a331mrg {$/;"	l
dragon_veth_gpios	qcom-apq8060-dragonboard.dts	/^					dragon_veth_gpios: veth-gpios {$/;"	l
dragon_vio_txb	qcom-apq8060-dragonboard.dts	/^		dragon_vio_txb: txb0104rgyr {$/;"	l
dram_default_pins	gemini.dtsi	/^				dram_default_pins: pinctrl-dram {$/;"	l
dram_gates	sun4i-a10.dtsi	/^		dram_gates: clk@01c20100 {$/;"	l
dram_gates	sun7i-a20.dtsi	/^		dram_gates: clk@01c20100 {$/;"	l
drc0	sun6i-a31.dtsi	/^		drc0: drc@01e70000 {$/;"	l
drc0	sun8i-a33.dtsi	/^		drc0: drc@01e70000 {$/;"	l
drc0_in	sun6i-a31.dtsi	/^				drc0_in: port@0 {$/;"	l	label:drc0
drc0_in	sun8i-a33.dtsi	/^				drc0_in: port@0 {$/;"	l	label:drc0
drc0_in_be0	sun6i-a31.dtsi	/^					drc0_in_be0: endpoint@0 {$/;"	l	label:drc0.drc0_in
drc0_in_be0	sun8i-a33.dtsi	/^					drc0_in_be0: endpoint@0 {$/;"	l	label:drc0.drc0_in
drc0_out	sun6i-a31.dtsi	/^				drc0_out: port@1 {$/;"	l	label:drc0
drc0_out	sun8i-a33.dtsi	/^				drc0_out: port@1 {$/;"	l	label:drc0
drc0_out_tcon0	sun6i-a31.dtsi	/^					drc0_out_tcon0: endpoint@0 {$/;"	l	label:drc0.drc0_out
drc0_out_tcon0	sun8i-a33.dtsi	/^					drc0_out_tcon0: endpoint@0 {$/;"	l	label:drc0.drc0_out
drc1	sun6i-a31.dtsi	/^		drc1: drc@01e50000 {$/;"	l
drc1_in	sun6i-a31.dtsi	/^				drc1_in: port@0 {$/;"	l	label:drc1
drc1_in_be1	sun6i-a31.dtsi	/^					drc1_in_be1: endpoint@1 {$/;"	l	label:drc1.drc1_in
drc1_out	sun6i-a31.dtsi	/^				drc1_out: port@1 {$/;"	l	label:drc1
drc1_out_tcon1	sun6i-a31.dtsi	/^					drc1_out_tcon1: endpoint@1 {$/;"	l	label:drc1.drc1_out
drv_5v	rk3288-veyron-jaq.dts	/^		drv_5v: drv-5v {$/;"	l
drv_5v	rk3288-veyron-jerry.dts	/^		drv_5v: drv-5v {$/;"	l
drv_5v	rk3288-veyron-minnie.dts	/^		drv_5v: drv-5v {$/;"	l
drv_5v	rk3288-veyron-speedy.dts	/^		drv_5v: drv-5v {$/;"	l
ds1339	imx28-tx28.dts	/^	ds1339: rtc@68 {$/;"	l
ds1339	imx6qdl-tx6.dtsi	/^	ds1339: rtc@68 {$/;"	l
ds1339	imx6ul-tx6ul.dtsi	/^		ds1339: rtc@68 {$/;"	l	label:i2c_gpio
ds1672	imx6qdl-gw560x.dtsi	/^	ds1672: rtc@68 {$/;"	l
ds3232	ls1021a-qds.dts	/^			ds3232: rtc@68 {$/;"	l	label:pca9547
dsi	omap3.dtsi	/^			dsi: encoder@4804fc00 {$/;"	l
dsi0	bcm283x.dtsi	/^		dsi0: dsi@7e209000 {$/;"	l
dsi0	qcom-apq8064-asus-nexus7-flo.dts	/^		dsi0: mdss_dsi@4700000 {$/;"	l
dsi0	qcom-apq8064.dtsi	/^		dsi0: mdss_dsi@4700000 {$/;"	l
dsi0_in	qcom-apq8064-asus-nexus7-flo.dts	/^					dsi0_in: endpoint {$/;"	l
dsi0_in	qcom-apq8064.dtsi	/^					dsi0_in: endpoint {$/;"	l	label:dsi0
dsi0_out	qcom-apq8064-asus-nexus7-flo.dts	/^					dsi0_out: endpoint {$/;"	l
dsi0_out	qcom-apq8064.dtsi	/^					dsi0_out: endpoint {$/;"	l
dsi0_phy	qcom-apq8064.dtsi	/^		dsi0_phy: dsi-phy@4700200 {$/;"	l
dsi0p_clk	sh73a0.dtsi	/^		dsi0p_clk: dsi0pck@e6150064 {$/;"	l
dsi1	bcm283x.dtsi	/^		dsi1: dsi@7e700000 {$/;"	l
dsi1	omap4.dtsi	/^			dsi1: encoder@58004000 {$/;"	l
dsi1	omap5.dtsi	/^			dsi1: encoder@58004000 {$/;"	l
dsi1_out_ep	omap4-droid4-xt894.dts	/^		dsi1_out_ep: endpoint {$/;"	l
dsi1_out_ep	omap4-sdp.dts	/^		dsi1_out_ep: endpoint {$/;"	l
dsi2	omap4.dtsi	/^			dsi2: encoder@58005000 {$/;"	l
dsi2	omap5.dtsi	/^			dsi2: encoder@58005000 {$/;"	l
dsi2_out_ep	omap4-sdp.dts	/^		dsi2_out_ep: endpoint {$/;"	l
dsi_0	exynos3250.dtsi	/^		dsi_0: dsi@11C80000 {$/;"	l
dsi_0	exynos4.dtsi	/^	dsi_0: dsi@11C80000 {$/;"	l
dsi_to_hdmi	imx7ulp-evk.dts	/^		dsi_to_hdmi: endpoint {$/;"	l
dsi_to_hdmi	imx7ulpea-ucom-kit_v2-1lv.dts	/^		dsi_to_hdmi: endpoint {$/;"	l
dsi_to_hdmi	imx7ulpea-ucom-kit_v2.dts	/^		dsi_to_hdmi: endpoint {$/;"	l
dsi_to_hdmi	imx7ulpea-ucom-ptp-1lv.dts	/^		dsi_to_hdmi: endpoint {$/;"	l
dsi_to_hdmi	imx7ulpea-ucom-ptp.dts	/^		dsi_to_hdmi: endpoint {$/;"	l
dsit_clk	sh73a0.dtsi	/^		dsit_clk: dsit@e6150060 {$/;"	l
dsp0	keystone-k2e.dtsi	/^		dsp0: dsp@10800000 {$/;"	l
dsp0	keystone-k2g.dtsi	/^		dsp0: dsp@10800000 {$/;"	l
dsp0	keystone-k2hk.dtsi	/^		dsp0: dsp@10800000 {$/;"	l
dsp0	keystone-k2l.dtsi	/^		dsp0: dsp@10800000 {$/;"	l
dsp1	keystone-k2hk.dtsi	/^		dsp1: dsp@11800000 {$/;"	l
dsp1	keystone-k2l.dtsi	/^		dsp1: dsp@11800000 {$/;"	l
dsp1_system	dra7.dtsi	/^		dsp1_system: dsp_system@40d00000 {$/;"	l
dsp2	keystone-k2hk.dtsi	/^		dsp2: dsp@12800000 {$/;"	l
dsp2	keystone-k2l.dtsi	/^		dsp2: dsp@12800000 {$/;"	l
dsp2_system	dra74x.dtsi	/^		dsp2_system: dsp_system@41500000 {$/;"	l
dsp3	keystone-k2hk.dtsi	/^		dsp3: dsp@13800000 {$/;"	l
dsp3	keystone-k2l.dtsi	/^		dsp3: dsp@13800000 {$/;"	l
dsp4	keystone-k2hk.dtsi	/^		dsp4: dsp@14800000 {$/;"	l
dsp5	keystone-k2hk.dtsi	/^		dsp5: dsp@15800000 {$/;"	l
dsp6	keystone-k2hk.dtsi	/^		dsp6: dsp@16800000 {$/;"	l
dsp7	keystone-k2hk.dtsi	/^		dsp7: dsp@17800000 {$/;"	l
dsp_common_memory	keystone-k2e-evm.dts	/^		dsp_common_memory: dsp-common-memory@81f800000 {$/;"	l
dsp_common_memory	keystone-k2g-evm.dts	/^		dsp_common_memory: dsp-common-memory@81f800000 {$/;"	l
dsp_common_memory	keystone-k2g-ice.dts	/^		dsp_common_memory: dsp-common-memory@81f800000 {$/;"	l
dsp_common_memory	keystone-k2hk-evm.dts	/^		dsp_common_memory: dsp-common-memory@81f800000 {$/;"	l
dsp_common_memory	keystone-k2l-evm.dts	/^		dsp_common_memory: dsp-common-memory@81f800000 {$/;"	l
dsp_div_fck	omap24xx-clocks.dtsi	/^	dsp_div_fck: dsp_div_fck@840 {$/;"	l
dsp_div_ick	omap2420-clocks.dtsi	/^	dsp_div_ick: dsp_div_ick@840 {$/;"	l
dsp_dpll_hs_clk_div	dra7xx-clocks.dtsi	/^	dsp_dpll_hs_clk_div: dsp_dpll_hs_clk_div {$/;"	l
dsp_fck	omap24xx-clocks.dtsi	/^	dsp_fck: dsp_fck {$/;"	l
dsp_gate_fck	omap24xx-clocks.dtsi	/^	dsp_gate_fck: dsp_gate_fck@800 {$/;"	l
dsp_gate_ick	omap2420-clocks.dtsi	/^	dsp_gate_ick: dsp_gate_ick@810 {$/;"	l
dsp_gclk_div	dra7xx-clocks.dtsi	/^	dsp_gclk_div: dsp_gclk_div@18c {$/;"	l
dsp_ick	omap2420-clocks.dtsi	/^	dsp_ick: dsp_ick {$/;"	l
dspeve_crit	dra7-dspeve-thermal.dtsi	/^		dspeve_crit: dspeve_crit {$/;"	l	label:dspeve_thermal
dspeve_thermal	dra7-dspeve-thermal.dtsi	/^dspeve_thermal: dspeve_thermal {$/;"	l
dspgpio0	keystone-k2e.dtsi	/^		dspgpio0: keystone_dsp_gpio@02620240 {$/;"	l
dspgpio0	keystone-k2g.dtsi	/^		dspgpio0: keystone_dsp_gpio@02620240 {$/;"	l
dspgpio0	keystone-k2hk.dtsi	/^		dspgpio0: keystone_dsp_gpio@02620240 {$/;"	l
dspgpio0	keystone-k2l.dtsi	/^		dspgpio0: keystone_dsp_gpio@02620240 {$/;"	l
dspgpio1	keystone-k2hk.dtsi	/^		dspgpio1: keystone_dsp_gpio@2620244 {$/;"	l
dspgpio1	keystone-k2l.dtsi	/^		dspgpio1: keystone_dsp_gpio@2620244 {$/;"	l
dspgpio2	keystone-k2hk.dtsi	/^		dspgpio2: keystone_dsp_gpio@2620248 {$/;"	l
dspgpio2	keystone-k2l.dtsi	/^		dspgpio2: keystone_dsp_gpio@2620248 {$/;"	l
dspgpio3	keystone-k2hk.dtsi	/^		dspgpio3: keystone_dsp_gpio@262024c {$/;"	l
dspgpio3	keystone-k2l.dtsi	/^		dspgpio3: keystone_dsp_gpio@262024c {$/;"	l
dspgpio4	keystone-k2hk.dtsi	/^		dspgpio4: keystone_dsp_gpio@2620250 {$/;"	l
dspgpio5	keystone-k2hk.dtsi	/^		dspgpio5: keystone_dsp_gpio@2620254 {$/;"	l
dspgpio6	keystone-k2hk.dtsi	/^		dspgpio6: keystone_dsp_gpio@2620258 {$/;"	l
dspgpio7	keystone-k2hk.dtsi	/^		dspgpio7: keystone_dsp_gpio@262025c {$/;"	l
dspi0	ls1021a.dtsi	/^		dspi0: dspi@2100000 {$/;"	l
dspi0	vfxxx.dtsi	/^			dspi0: dspi0@4002c000 {$/;"	l	label:aips0
dspi1	ls1021a.dtsi	/^		dspi1: dspi@2110000 {$/;"	l
dspi1	vfxxx.dtsi	/^			dspi1: dspi1@4002d000 {$/;"	l	label:aips0
dspi2	vfxxx.dtsi	/^			dspi2: dspi2@400ac000 {$/;"	l	label:aips1
dspi3	vfxxx.dtsi	/^			dspi3: dspi3@400ad000 {$/;"	l	label:aips1
dspiflash	ls1021a-qds.dts	/^	dspiflash: at45db021d@0 {$/;"	l
dspiflash	ls1021a-twr.dts	/^	dspiflash: s25fl064k@0 {$/;"	l
dsps_smsm	qcom-apq8064.dtsi	/^		dsps_smsm: dsps@4 {$/;"	l
dss	am4372.dtsi	/^		dss: dss@4832a000 {$/;"	l
dss	dra7.dtsi	/^		dss: dss@58000000 {$/;"	l
dss	omap2.dtsi	/^		dss: dss@48050000 {$/;"	l
dss	omap3.dtsi	/^		dss: dss@48050000 {$/;"	l
dss	omap4.dtsi	/^		dss: dss@58000000 {$/;"	l
dss	omap5.dtsi	/^		dss: dss@58000000 {$/;"	l
dss1_alwon_fck	omap3430es1-clocks.dtsi	/^	dss1_alwon_fck: dss1_alwon_fck_3430es1@e00 {$/;"	l
dss1_alwon_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	dss1_alwon_fck: dss1_alwon_fck_3430es2@e00 {$/;"	l
dss1_fck	omap24xx-clocks.dtsi	/^	dss1_fck: dss1_fck {$/;"	l
dss1_gate_fck	omap24xx-clocks.dtsi	/^	dss1_gate_fck: dss1_gate_fck@200 {$/;"	l
dss1_mux_fck	omap24xx-clocks.dtsi	/^	dss1_mux_fck: dss1_mux_fck@240 {$/;"	l
dss2_alwon_fck	omap3xxx-clocks.dtsi	/^	dss2_alwon_fck: dss2_alwon_fck@e00 {$/;"	l
dss2_fck	omap24xx-clocks.dtsi	/^	dss2_fck: dss2_fck {$/;"	l
dss2_gate_fck	omap24xx-clocks.dtsi	/^	dss2_gate_fck: dss2_gate_fck@200 {$/;"	l
dss2_mux_fck	omap24xx-clocks.dtsi	/^	dss2_mux_fck: dss2_mux_fck@240 {$/;"	l
dss_32khz_clk	dra7xx-clocks.dtsi	/^	dss_32khz_clk: dss_32khz_clk@1120 {$/;"	l
dss_32khz_clk	omap54xx-clocks.dtsi	/^	dss_32khz_clk: dss_32khz_clk@1420 {$/;"	l
dss_48mhz_clk	dra7xx-clocks.dtsi	/^	dss_48mhz_clk: dss_48mhz_clk@1120 {$/;"	l
dss_48mhz_clk	omap44xx-clocks.dtsi	/^	dss_48mhz_clk: dss_48mhz_clk@1120 {$/;"	l
dss_48mhz_clk	omap54xx-clocks.dtsi	/^	dss_48mhz_clk: dss_48mhz_clk@1420 {$/;"	l
dss_54m_fck	omap24xx-clocks.dtsi	/^	dss_54m_fck: dss_54m_fck@200 {$/;"	l
dss_96m_fck	omap3xxx-clocks.dtsi	/^	dss_96m_fck: dss_96m_fck@e00 {$/;"	l
dss_clkdm	omap2420-clocks.dtsi	/^	dss_clkdm: dss_clkdm {$/;"	l
dss_clkdm	omap2430-clocks.dtsi	/^	dss_clkdm: dss_clkdm {$/;"	l
dss_clkdm	omap3430es1-clocks.dtsi	/^	dss_clkdm: dss_clkdm {$/;"	l
dss_clkdm	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	dss_clkdm: dss_clkdm {$/;"	l
dss_clkdm	omap3xxx-clocks.dtsi	/^	dss_clkdm: dss_clkdm {$/;"	l
dss_deshdcp_clk	dra7xx-clocks.dtsi	/^	dss_deshdcp_clk: dss_deshdcp_clk@558 {$/;"	l
dss_dpi_pins	omap3-beagle.dts	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-devkit8000-common.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-gta04.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-ha-lcd.dts	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-igep0020-common.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-overo-common-dvi.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-overo-common-lcd35.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-overo-common-lcd43.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-pandora-common.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap3-thunder.dts	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap4-panda-common.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap4-var-om44customboard.dtsi	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins	omap5-cm-t54.dts	/^	dss_dpi_pins: pinmux_dss_dpi_pins {$/;"	l
dss_dpi_pins1	logicpd-som-lv-37xx-devkit.dts	/^	dss_dpi_pins1: pinmux_dss_dpi_pins1 {$/;"	l
dss_dpi_pins1	logicpd-torpedo-37xx-devkit.dts	/^	dss_dpi_pins1: pinmux_dss_dpi_pins1 {$/;"	l
dss_dpi_pins1	omap3-beagle-xm.dts	/^	dss_dpi_pins1: pinmux_dss_dpi_pins2 {$/;"	l
dss_dpi_pins1	omap3-evm-37xx.dts	/^	dss_dpi_pins1: pinmux_dss_dpi_pins2 {$/;"	l
dss_dpi_pins2	omap3-beagle-xm.dts	/^	dss_dpi_pins2: pinmux_dss_dpi_pins1 {$/;"	l
dss_dpi_pins2	omap3-evm-37xx.dts	/^	dss_dpi_pins2: pinmux_dss_dpi_pins1 {$/;"	l
dss_dpi_pins_cm_t35x	omap3-cm-t3x.dtsi	/^	dss_dpi_pins_cm_t35x: pinmux_dss_dpi_pins_cm_t35x {$/;"	l
dss_dpi_pins_cm_t3730	omap3-cm-t3730.dts	/^	dss_dpi_pins_cm_t3730: pinmux_dss_dpi_pins_cm_t3730 {$/;"	l
dss_dpi_pins_common	omap3-cm-t3x.dtsi	/^	dss_dpi_pins_common: pinmux_dss_dpi_pins_common {$/;"	l
dss_dss_clk	dra7xx-clocks.dtsi	/^	dss_dss_clk: dss_dss_clk@1120 {$/;"	l
dss_dss_clk	omap44xx-clocks.dtsi	/^	dss_dss_clk: dss_dss_clk@1120 {$/;"	l
dss_dss_clk	omap54xx-clocks.dtsi	/^	dss_dss_clk: dss_dss_clk@1420 {$/;"	l
dss_hdmi_clk	dra7xx-clocks.dtsi	/^	dss_hdmi_clk: dss_hdmi_clk@1120 {$/;"	l
dss_hdmi_pins	omap4-droid4-xt894.dts	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_hdmi_pins	omap4-duovero-parlor.dts	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_hdmi_pins	omap4-panda-common.dtsi	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_hdmi_pins	omap4-sdp.dts	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_hdmi_pins	omap4-var-om44customboard.dtsi	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_hdmi_pins	omap5-board-common.dtsi	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_hdmi_pins	omap5-cm-t54.dts	/^	dss_hdmi_pins: pinmux_dss_hdmi_pins {$/;"	l
dss_ick	omap24xx-clocks.dtsi	/^	dss_ick: dss_ick@210 {$/;"	l
dss_ick	omap3430es1-clocks.dtsi	/^	dss_ick: dss_ick_3430es1@e10 {$/;"	l
dss_ick	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	dss_ick: dss_ick_3430es2@e10 {$/;"	l
dss_pinctrl_default	am437x-sbc-t43.dts	/^	dss_pinctrl_default: dss_pinctrl_default {$/;"	l
dss_pins	am437x-gp-evm.dts	/^	dss_pins: dss_pins {$/;"	l
dss_pins	am437x-sk-evm.dts	/^	dss_pins: dss_pins {$/;"	l
dss_pins	am43x-epos-evm.dts	/^		dss_pins: dss_pins {$/;"	l
dss_sdi_pins	omap3-n900.dts	/^	dss_sdi_pins: pinmux_dss_sdi_pins {$/;"	l
dss_syc_gfclk_div	omap54xx-clocks.dtsi	/^	dss_syc_gfclk_div: dss_syc_gfclk_div {$/;"	l
dss_sys_clk	omap44xx-clocks.dtsi	/^	dss_sys_clk: dss_sys_clk@1120 {$/;"	l
dss_sys_clk	omap54xx-clocks.dtsi	/^	dss_sys_clk: dss_sys_clk@1420 {$/;"	l
dss_tv_clk	omap44xx-clocks.dtsi	/^	dss_tv_clk: dss_tv_clk@1120 {$/;"	l
dss_tv_fck	omap3xxx-clocks.dtsi	/^	dss_tv_fck: dss_tv_fck@e00 {$/;"	l
dss_video1_clk	dra7xx-clocks.dtsi	/^	dss_video1_clk: dss_video1_clk@1120 {$/;"	l
dss_video2_clk	dra7xx-clocks.dtsi	/^	dss_video2_clk: dss_video2_clk@1120 {$/;"	l
dtb-$(CONFIG_OF_ALL_DTBS)	Makefile	/^dtb-$(CONFIG_OF_ALL_DTBS) := $(patsubst $(dtstree)\/%.dts,%.dtb, $(wildcard $(dtstree)\/*.dts))$/;"	m
dts1672	imx6qdl-gw5903.dtsi	/^	dts1672: rtc@68 {$/;"	l
dts1672	imx6qdl-gw5904.dtsi	/^	dts1672: rtc@68 {$/;"	l
dtstree	Makefile	/^dtstree		:= $(srctree)\/$(src)$/;"	m
du	r8a7779.dtsi	/^	du: display@fff80000 {$/;"	l
du	r8a7790.dtsi	/^	du: display@feb00000 {$/;"	l
du	r8a7791.dtsi	/^	du: display@feb00000 {$/;"	l
du	r8a7792.dtsi	/^		du: display@feb00000 {$/;"	l
du	r8a7793.dtsi	/^	du: display@feb00000 {$/;"	l
du	r8a7794.dtsi	/^	du: display@feb00000 {$/;"	l
du0_pins	r8a7792-blanche.dts	/^	du0_pins: du0 {$/;"	l
du0_pins	r8a7792-wheat.dts	/^	du0_pins: du0 {$/;"	l
du0_pins	r8a7794-silk.dts	/^	du0_pins: du0 {$/;"	l
du1_pins	r8a7792-blanche.dts	/^	du1_pins: du1 {$/;"	l
du1_pins	r8a7792-wheat.dts	/^	du1_pins: du1 {$/;"	l
du1_pins	r8a7794-silk.dts	/^	du1_pins: du1 {$/;"	l
du_out_lvds0	r8a7790.dtsi	/^				du_out_lvds0: endpoint {$/;"	l
du_out_lvds0	r8a7791.dtsi	/^				du_out_lvds0: endpoint {$/;"	l
du_out_lvds0	r8a7793.dtsi	/^				du_out_lvds0: endpoint {$/;"	l
du_out_lvds1	r8a7790.dtsi	/^				du_out_lvds1: endpoint {$/;"	l
du_out_rgb	r8a7790.dtsi	/^				du_out_rgb: endpoint {$/;"	l	label:du
du_out_rgb	r8a7791.dtsi	/^				du_out_rgb: endpoint {$/;"	l	label:du
du_out_rgb	r8a7793.dtsi	/^				du_out_rgb: endpoint {$/;"	l	label:du
du_out_rgb0	r8a7779.dtsi	/^				du_out_rgb0: endpoint {$/;"	l	label:du
du_out_rgb0	r8a7792.dtsi	/^					du_out_rgb0: endpoint {$/;"	l	label:du
du_out_rgb0	r8a7794.dtsi	/^				du_out_rgb0: endpoint {$/;"	l	label:du
du_out_rgb1	r8a7779.dtsi	/^				du_out_rgb1: endpoint {$/;"	l
du_out_rgb1	r8a7792.dtsi	/^					du_out_rgb1: endpoint {$/;"	l
du_out_rgb1	r8a7794.dtsi	/^				du_out_rgb1: endpoint {$/;"	l
du_pins	r8a7779-marzen.dts	/^	du_pins: du {$/;"	l
du_pins	r8a7790-lager.dts	/^	du_pins: du {$/;"	l
du_pins	r8a7791-koelsch.dts	/^	du_pins: du {$/;"	l
du_pins	r8a7791-porter.dts	/^	du_pins: du {$/;"	l
du_pins	r8a7793-gose.dts	/^	du_pins: du {$/;"	l
du_pins	r8a7794-alt.dts	/^	du_pins: du {$/;"	l
dual_timer0	hi3519.dtsi	/^		dual_timer0: timer@12000000 {$/;"	l
dual_timer0	hi3620-hi4511.dts	/^		dual_timer0: dual_timer@800000 {$/;"	l
dual_timer0	hi3620.dtsi	/^		dual_timer0: dual_timer@800000 {$/;"	l
dual_timer0	hip04.dtsi	/^		dual_timer0: dual_timer@3000000 {$/;"	l
dual_timer1	hi3519.dtsi	/^		dual_timer1: timer@12001000 {$/;"	l
dual_timer1	hi3620.dtsi	/^		dual_timer1: dual_timer@801000 {$/;"	l
dual_timer2	hi3519.dtsi	/^		dual_timer2: timer@12002000 {$/;"	l
dual_timer2	hi3620.dtsi	/^		dual_timer2: dual_timer@a01000 {$/;"	l
dual_timer3	hi3620.dtsi	/^		dual_timer3: dual_timer@a02000 {$/;"	l
dual_timer4	hi3620.dtsi	/^		dual_timer4: dual_timer@a03000 {$/;"	l
duart	imx23-evk.dts	/^			duart: serial@80070000 {$/;"	l
duart	imx23-olinuxino.dts	/^			duart: serial@80070000 {$/;"	l
duart	imx23-sansa.dts	/^			duart: serial@80070000 {$/;"	l
duart	imx23-stmp378x_devb.dts	/^			duart: serial@80070000 {$/;"	l
duart	imx23-xfi3.dts	/^			duart: serial@80070000 {$/;"	l
duart	imx23.dtsi	/^			duart: serial@80070000 {$/;"	l
duart	imx28-apf28.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-apx4devkit.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-cfa10036.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-duckbill-2-485.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-duckbill-2-enocean.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-duckbill-2-spi.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-duckbill-2.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-duckbill.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-evk.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-m28cu3.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-m28evk.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28-sps1.dts	/^			duart: serial@80074000 {$/;"	l
duart	imx28.dtsi	/^			duart: serial@80074000 {$/;"	l
duart_4pins_a	imx28.dtsi	/^				duart_4pins_a: duart-4pins@0 {$/;"	l	label:pinctrl
duart_pins_a	imx23.dtsi	/^				duart_pins_a: duart@0 {$/;"	l
duart_pins_a	imx28.dtsi	/^				duart_pins_a: duart@0 {$/;"	l	label:pinctrl
duart_pins_b	imx28.dtsi	/^				duart_pins_b: duart@1 {$/;"	l	label:pinctrl
ducati_clk_mux_ck	omap44xx-clocks.dtsi	/^	ducati_clk_mux_ck: ducati_clk_mux_ck@100 {$/;"	l
dummy	imx7ulp-evk-qspi.dts	/^		dummy: regulator-dummy {$/;"	l
dummy	sun4i-a10.dtsi	/^		dummy: dummy {$/;"	l
dummy_apb_pclk	omap3xxx-clocks.dtsi	/^	dummy_apb_pclk: dummy_apb_pclk {$/;"	l
dummy_ck	dra7xx-clocks.dtsi	/^	dummy_ck: dummy_ck {$/;"	l
dummy_ck	omap24xx-clocks.dtsi	/^	dummy_ck: dummy_ck {$/;"	l
dummy_ck	omap3xxx-clocks.dtsi	/^	dummy_ck: dummy_ck {$/;"	l
dummy_ck	omap44xx-clocks.dtsi	/^	dummy_ck: dummy_ck {$/;"	l
dummy_ck	omap54xx-clocks.dtsi	/^	dummy_ck: dummy_ck {$/;"	l
dummy_reg	imx6qdl-dfi-fs700-m60.dtsi	/^		dummy_reg: regulator@0 {$/;"	l
dv_clk	r8a7740.dtsi	/^		dv_clk: dv {$/;"	l
dvc0	r8a7790.dtsi	/^			dvc0: dvc-0 {$/;"	l	label:rcar_sound
dvc0	r8a7791.dtsi	/^			dvc0: dvc-0 {$/;"	l	label:rcar_sound
dvc0	r8a7793.dtsi	/^			dvc0: dvc-0 {$/;"	l	label:rcar_sound
dvc0	r8a7794.dtsi	/^			dvc0: dvc-0 {$/;"	l	label:rcar_sound
dvc1	r8a7790.dtsi	/^			dvc1: dvc-1 {$/;"	l	label:rcar_sound
dvc1	r8a7791.dtsi	/^			dvc1: dvc-1 {$/;"	l	label:rcar_sound
dvc1	r8a7793.dtsi	/^			dvc1: dvc-1 {$/;"	l	label:rcar_sound
dvc1	r8a7794.dtsi	/^			dvc1: dvc-1 {$/;"	l	label:rcar_sound
dvdd_1v2	rk3288-firefly-reload.dts	/^	dvdd_1v2: af_28-regulator {$/;"	l
dvdd_ts_reg	tegra114-dalmore.dts	/^		dvdd_ts_reg: regulator@1 {$/;"	l
dvi	dove-sbc-a510.dts	/^	dvi: video@39 {$/;"	l
dvi0	omap3-beagle-xm.dts	/^	dvi0: connector0 {$/;"	l
dvi0	omap3-beagle.dts	/^	dvi0: connector0 {$/;"	l
dvi0	omap3-devkit8000-common.dtsi	/^	dvi0: connector0 {$/;"	l
dvi0	omap3-igep0020-common.dtsi	/^	dvi0: connector {$/;"	l
dvi0	omap3-overo-common-dvi.dtsi	/^	dvi0: connector {$/;"	l
dvi0	omap3-sb-t35.dtsi	/^	dvi0: connector {$/;"	l
dvi0	omap4-panda-common.dtsi	/^	dvi0: connector0 {$/;"	l
dvi0	omap5-cm-t54.dts	/^	dvi0: connector1 {$/;"	l
dvi_connector_in	imx53-cx9020.dts	/^			dvi_connector_in: endpoint {$/;"	l
dvi_connector_in	omap3-beagle-xm.dts	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap3-beagle.dts	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap3-devkit8000-common.dtsi	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap3-igep0020-common.dtsi	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap3-overo-common-dvi.dtsi	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap3-sb-t35.dtsi	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap4-panda-common.dtsi	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_connector_in	omap5-cm-t54.dts	/^			dvi_connector_in: endpoint {$/;"	l	label:dvi0
dvi_ddc	tegra20-trimslice.dts	/^	dvi_ddc: i2c@7000c000 {$/;"	l
dvi_svga	imx25-eukrea-mbimxsd25-baseboard-dvi-svga.dts	/^	dvi_svga: display {$/;"	l
dvi_svga_timings	imx25-eukrea-mbimxsd25-baseboard-dvi-svga.dts	/^			dvi_svga_timings: 800x600 {$/;"	l	label:dvi_svga
dvi_vga	imx25-eukrea-mbimxsd25-baseboard-dvi-vga.dts	/^	dvi_vga: display {$/;"	l
dvi_vga_timings	imx25-eukrea-mbimxsd25-baseboard-dvi-vga.dts	/^			dvi_vga_timings: 640x480 {$/;"	l	label:dvi_vga
dvp_pwr	rk3288-firefly-reload.dts	/^		dvp_pwr: dvp-pwr {$/;"	l
dvp_pwr	rk3288-firefly.dtsi	/^		dvp_pwr: dvp-pwr {$/;"	l
dvp_pwr	rk3288-popmetal.dts	/^		dvp_pwr: dvp-pwr {$/;"	l
dvref_reg	imx7dea-ucom-kit.dts	/^                        dvref_reg: dvref {$/;"	l	label:pmic
dvref_reg	imx7dea-ucom-kit_v2.dts	/^                        dvref_reg: dvref {$/;"	l	label:pmic
dvref_reg	imx7dea-ucom-ptp.dts	/^                        dvref_reg: dvref {$/;"	l	label:pmic
dvs_1	rk3288-tinker.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_1	rk3288-veyron-brain.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_1	rk3288-veyron-jaq.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_1	rk3288-veyron-jerry.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_1	rk3288-veyron-mickey.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_1	rk3288-veyron-minnie.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_1	rk3288-veyron-speedy.dts	/^		dvs_1: dvs-1 {$/;"	l
dvs_2	rk3288-tinker.dts	/^		dvs_2: dvs-2 {$/;"	l
dvs_2	rk3288-veyron-brain.dts	/^		dvs_2: dvs-2 {$/;"	l
dvs_2	rk3288-veyron-jaq.dts	/^		dvs_2: dvs-2 {$/;"	l
dvs_2	rk3288-veyron-jerry.dts	/^		dvs_2: dvs-2 {$/;"	l
dvs_2	rk3288-veyron-mickey.dts	/^		dvs_2: dvs-2 {$/;"	l
dvs_2	rk3288-veyron-minnie.dts	/^		dvs_2: dvs-2 {$/;"	l
dvs_2	rk3288-veyron-speedy.dts	/^		dvs_2: dvs-2 {$/;"	l
dwc3	omap5.dtsi	/^			dwc3: dwc3@4a030000 {$/;"	l	label:usb3
dwc3	stih407-family.dtsi	/^			dwc3: dwc3@9900000 {$/;"	l	label:st_dwc3
dwc3_1	am4372.dtsi	/^		dwc3_1: omap_dwc3@48380000 {$/;"	l
dwc3_2	am4372.dtsi	/^		dwc3_2: omap_dwc3@483c0000 {$/;"	l
dwdma0	spear13xx.dtsi	/^		dwdma0: dma@ea800000 {$/;"	l
eac_fck	omap2420-clocks.dtsi	/^	eac_fck: eac_fck@200 {$/;"	l
eac_ick	omap2420-clocks.dtsi	/^	eac_ick: eac_ick@210 {$/;"	l
ebi	aks-cdu.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	animeo_ip.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-cosino.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-kizbox.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-kizbox2.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-kizboxmini.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-qil_a9260.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-sama5d3_xplained.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-sama5d4_xplained.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91-sama5d4ek.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9260.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9261.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9261ek.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9g20ek_common.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9g45.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9m10g45ek.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9n12.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9n12ek.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9rl.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9rlek.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9x5.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	at91sam9x5cm.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	ethernut5.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	ge863-pro3.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	pm9g45.dts	/^		ebi: ebi@10000000 {$/;"	l
ebi	sama5d2.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	sama5d3.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	sama5d3xcm_cmp.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	sama5d4.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	tny_a9260_common.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi	usb_a9260_common.dtsi	/^		ebi: ebi@10000000 {$/;"	l
ebi0	at91sam9263.dtsi	/^		ebi0: ebi@10000000 {$/;"	l
ebi0	at91sam9263ek.dts	/^		ebi0: ebi@10000000 {$/;"	l
ebi0	tny_a9263.dts	/^		ebi0: ebi@10000000 {$/;"	l
ebi0	usb_a9263.dts	/^		ebi0: ebi@10000000 {$/;"	l
ebi1	at91sam9263.dtsi	/^		ebi1: ebi@70000000 {$/;"	l
ebi_clk	picoxcell-pc3x3.dtsi	/^			ebi_clk: clock@4 {$/;"	l	label:clkgate
ec_int	rk3288-veyron-chromebook.dtsi	/^		ec_int: ec-int {$/;"	l
ec_irq	exynos5250-snow-common.dtsi	/^	ec_irq: ec-irq {$/;"	l
ec_irq	exynos5250-spring.dts	/^	ec_irq: ec-irq {$/;"	l
ec_irq	exynos5420-peach-pit.dts	/^	ec_irq: ec-irq {$/;"	l
ec_irq	exynos5800-peach-pi.dts	/^	ec_irq: ec-irq {$/;"	l
ec_spi_cs	exynos5420-peach-pit.dts	/^	ec_spi_cs: ec-spi-cs {$/;"	l
ec_spi_cs	exynos5800-peach-pi.dts	/^	ec_spi_cs: ec-spi-cs {$/;"	l
ecap0	am335x-cm-t335.dts	/^	ecap0: ecap@48300100 {$/;"	l
ecap0	am335x-evm.dts	/^	ecap0: ecap@48300100 {$/;"	l
ecap0	am33xx.dtsi	/^			ecap0: ecap@48300100 {$/;"	l	label:epwmss0
ecap0	am4372.dtsi	/^			ecap0: ecap@48300100 {$/;"	l	label:epwmss0
ecap0	da850.dtsi	/^		ecap0: ecap@306000 {$/;"	l
ecap0	dra7.dtsi	/^			ecap0: ecap@4843e100 {$/;"	l	label:epwmss0
ecap0_pins	am335x-cm-t335.dts	/^	ecap0_pins: pinmux_ecap0_pins {$/;"	l
ecap0_pins	am335x-evm.dts	/^	ecap0_pins: backlight_pins {$/;"	l
ecap0_pins	am437x-gp-evm.dts	/^	ecap0_pins: backlight_pins {$/;"	l
ecap0_pins	am437x-sk-evm.dts	/^	ecap0_pins: backlight_pins {$/;"	l
ecap0_pins	am43x-epos-evm.dts	/^		ecap0_pins: backlight_pins {$/;"	l
ecap0_pins	da850.dtsi	/^			ecap0_pins: pinmux_ecap0_pins {$/;"	l	label:pmx_core
ecap0_pins_default	am437x-idk-evm.dts	/^	ecap0_pins_default: backlight_pins_default {$/;"	l
ecap1	am33xx.dtsi	/^			ecap1: ecap@48302100 {$/;"	l	label:epwmss1
ecap1	am4372.dtsi	/^			ecap1: ecap@48302100 {$/;"	l	label:epwmss1
ecap1	da850.dtsi	/^		ecap1: ecap@307000 {$/;"	l
ecap1	dra7.dtsi	/^			ecap1: ecap@48440100 {$/;"	l	label:epwmss1
ecap1_pins	da850.dtsi	/^			ecap1_pins: pinmux_ecap1_pins {$/;"	l	label:pmx_core
ecap2	am335x-evmsk.dts	/^	ecap2: ecap@48304100 {$/;"	l
ecap2	am33xx.dtsi	/^			ecap2: ecap@48304100 {$/;"	l	label:epwmss2
ecap2	am4372.dtsi	/^			ecap2: ecap@48304100 {$/;"	l	label:epwmss2
ecap2	da850.dtsi	/^		ecap2: ecap@308000 {$/;"	l
ecap2	dra7.dtsi	/^			ecap2: ecap@48442100 {$/;"	l	label:epwmss2
ecap2_pins	am335x-evmsk.dts	/^	ecap2_pins: backlight_pins {$/;"	l
ecap2_pins	da850.dtsi	/^			ecap2_pins: pinmux_ecap2_pins {$/;"	l	label:pmx_core
eccmgr	socfpga.dtsi	/^		eccmgr: eccmgr {$/;"	l
eccmgr	socfpga_arria10.dtsi	/^		eccmgr: eccmgr {$/;"	l
eclk	ecx-common.dtsi	/^				eclk: eclk {$/;"	l
ecspi1	imx50.dtsi	/^				ecspi1: ecspi@50010000 {$/;"	l
ecspi1	imx51.dtsi	/^				ecspi1: ecspi@70010000 {$/;"	l
ecspi1	imx53.dtsi	/^				ecspi1: ecspi@50010000 {$/;"	l
ecspi1	imx6qdl.dtsi	/^				ecspi1: ecspi@02008000 {$/;"	l
ecspi1	imx6sl.dtsi	/^				ecspi1: ecspi@02008000 {$/;"	l	label:aips1.spba
ecspi1	imx6sll.dtsi	/^				ecspi1: ecspi@02008000 {$/;"	l	label:aips1.spba
ecspi1	imx6sx.dtsi	/^                ecspi1: ecspi@02008000 {$/;"	l	label:aips1
ecspi1	imx6ul.dtsi	/^				ecspi1: ecspi@02008000 {$/;"	l	label:aips1
ecspi1	imx6ull.dtsi	/^				ecspi1: ecspi@02008000 {$/;"	l	label:aips1
ecspi1	imx7s.dtsi	/^			ecspi1: ecspi@30820000 {$/;"	l	label:aips3
ecspi2	imx50.dtsi	/^			ecspi2: ecspi@63fac000 {$/;"	l
ecspi2	imx51.dtsi	/^			ecspi2: ecspi@83fac000 {$/;"	l
ecspi2	imx53.dtsi	/^			ecspi2: ecspi@63fac000 {$/;"	l
ecspi2	imx6qdl.dtsi	/^				ecspi2: ecspi@0200c000 {$/;"	l
ecspi2	imx6sl.dtsi	/^				ecspi2: ecspi@0200c000 {$/;"	l	label:aips1.spba
ecspi2	imx6sll.dtsi	/^				ecspi2: ecspi@0200c000 {$/;"	l	label:aips1.spba
ecspi2	imx6sx.dtsi	/^				ecspi2: ecspi@0200c000 {$/;"	l	label:aips1
ecspi2	imx6ul.dtsi	/^				ecspi2: ecspi@0200c000 {$/;"	l	label:aips1
ecspi2	imx6ull.dtsi	/^				ecspi2: ecspi@0200c000 {$/;"	l	label:aips1
ecspi2	imx7s.dtsi	/^			ecspi2: ecspi@30830000 {$/;"	l	label:aips3
ecspi3	imx6qdl.dtsi	/^				ecspi3: ecspi@02010000 {$/;"	l
ecspi3	imx6sl.dtsi	/^				ecspi3: ecspi@02010000 {$/;"	l	label:aips1.spba
ecspi3	imx6sll.dtsi	/^				ecspi3: ecspi@02010000 {$/;"	l	label:aips1.spba
ecspi3	imx6sx.dtsi	/^				ecspi3: ecspi@02010000 {$/;"	l	label:aips1
ecspi3	imx6ul.dtsi	/^				ecspi3: ecspi@02010000 {$/;"	l	label:aips1
ecspi3	imx6ull.dtsi	/^				ecspi3: ecspi@02010000 {$/;"	l	label:aips1
ecspi3	imx7s.dtsi	/^			ecspi3: ecspi@30840000 {$/;"	l	label:aips3
ecspi4	imx6qdl.dtsi	/^				ecspi4: ecspi@02014000 {$/;"	l
ecspi4	imx6sl.dtsi	/^				ecspi4: ecspi@02014000 {$/;"	l	label:aips1.spba
ecspi4	imx6sll.dtsi	/^				ecspi4: ecspi@02014000 {$/;"	l	label:aips1.spba
ecspi4	imx6sx.dtsi	/^				ecspi4: ecspi@02014000 {$/;"	l	label:aips1
ecspi4	imx6ul.dtsi	/^				ecspi4: ecspi@02014000 {$/;"	l	label:aips1
ecspi4	imx6ull.dtsi	/^				ecspi4: ecspi@02014000 {$/;"	l	label:aips1
ecspi4	imx7s.dtsi	/^			ecspi4: ecspi@30630000 {$/;"	l	label:aips2
ecspi5	imx6q.dtsi	/^				ecspi5: ecspi@02018000 {$/;"	l
ecspi5	imx6sx.dtsi	/^			ecspi5: ecspi@0228c000 {$/;"	l
edma	am33xx.dtsi	/^		edma: edma@49000000 {$/;"	l
edma	am4372.dtsi	/^		edma: edma@49000000 {$/;"	l
edma	dm814x.dtsi	/^		edma: edma@49000000 {$/;"	l
edma	dm816x.dtsi	/^		edma: edma@49000000 {$/;"	l
edma	dra7.dtsi	/^		edma: edma@43300000 {$/;"	l
edma0	da850.dtsi	/^		edma0: edma@0 {$/;"	l
edma0	imx7ulp.dtsi	/^		edma0: dma-controller@40080000 {$/;"	l	label:ahbbridge0
edma0	keystone-k2g.dtsi	/^		edma0: edma@02700000 {$/;"	l
edma0	ls1021a.dtsi	/^		edma0: edma@2c00000 {$/;"	l
edma0	vfxxx.dtsi	/^			edma0: dma-controller@40018000 {$/;"	l	label:aips0
edma0_tptc0	da850.dtsi	/^		edma0_tptc0: tptc@8000 {$/;"	l
edma0_tptc0	keystone-k2g.dtsi	/^		edma0_tptc0: tptc@02760000 {$/;"	l
edma0_tptc1	da850.dtsi	/^		edma0_tptc1: tptc@8400 {$/;"	l
edma0_tptc1	keystone-k2g.dtsi	/^		edma0_tptc1: tptc@02768000 {$/;"	l
edma1	da850.dtsi	/^		edma1: edma@230000 {$/;"	l
edma1	keystone-k2g.dtsi	/^		edma1: edma@02728000 {$/;"	l
edma1	vfxxx.dtsi	/^			edma1: dma-controller@40098000 {$/;"	l	label:aips1
edma1_tptc0	da850.dtsi	/^		edma1_tptc0: tptc@238000 {$/;"	l
edma1_tptc0	keystone-k2g.dtsi	/^		edma1_tptc0: tptc@027b0000 {$/;"	l
edma1_tptc1	keystone-k2g.dtsi	/^		edma1_tptc1: tptc@027b8000 {$/;"	l
edma_tptc0	am33xx.dtsi	/^		edma_tptc0: tptc@49800000 {$/;"	l
edma_tptc0	am4372.dtsi	/^		edma_tptc0: tptc@49800000 {$/;"	l
edma_tptc0	dm814x.dtsi	/^		edma_tptc0: tptc@49800000 {$/;"	l
edma_tptc0	dra7.dtsi	/^		edma_tptc0: tptc@43400000 {$/;"	l
edma_tptc1	am33xx.dtsi	/^		edma_tptc1: tptc@49900000 {$/;"	l
edma_tptc1	am4372.dtsi	/^		edma_tptc1: tptc@49900000 {$/;"	l
edma_tptc1	dm814x.dtsi	/^		edma_tptc1: tptc@49900000 {$/;"	l
edma_tptc1	dra7.dtsi	/^		edma_tptc1: tptc@43500000 {$/;"	l
edma_tptc2	am33xx.dtsi	/^		edma_tptc2: tptc@49a00000 {$/;"	l
edma_tptc2	am4372.dtsi	/^		edma_tptc2: tptc@49a00000 {$/;"	l
edma_tptc2	dm814x.dtsi	/^		edma_tptc2: tptc@49a00000 {$/;"	l
edma_tptc3	dm814x.dtsi	/^		edma_tptc3: tptc@49b00000 {$/;"	l
edma_xbar	am33xx.dtsi	/^				edma_xbar: dma-router@f90 {$/;"	l	label:l4_wkup.scm
edma_xbar	am4372.dtsi	/^				edma_xbar: dma-router@f90 {$/;"	l	label:l4_wkup.scm
edma_xbar	dm814x.dtsi	/^				edma_xbar: dma-router@f90 {$/;"	l	label:l4ls.control
edma_xbar	dra7.dtsi	/^				edma_xbar: dma-router@c78 {$/;"	l	label:l4_cfg.scm
edp	rk3288.dtsi	/^	edp: dp@ff970000 {$/;"	l
edp_hpd	rk3288.dtsi	/^			edp_hpd: edp-hpd {$/;"	l
edp_in	rk3288.dtsi	/^			edp_in: port@0 {$/;"	l	label:edp
edp_in_vopb	rk3288.dtsi	/^				edp_in_vopb: endpoint@0 {$/;"	l	label:edp.edp_in
edp_in_vopl	rk3288.dtsi	/^				edp_in_vopl: endpoint@1 {$/;"	l	label:edp.edp_in
edp_out	rk3288-evb.dtsi	/^		edp_out: port@1 {$/;"	l
edp_out	rk3288-veyron-chromebook.dtsi	/^		edp_out: port@1 {$/;"	l
edp_out_panel	rk3288-evb.dtsi	/^			edp_out_panel: endpoint {$/;"	l	label:edp_out
edp_out_panel	rk3288-veyron-chromebook.dtsi	/^			edp_out_panel: endpoint {$/;"	l	label:edp_out
edp_phy	rk3288.dtsi	/^		edp_phy: edp-phy {$/;"	l	label:grf
edp_refclk	imx6qdl-zii-rdu2.dtsi	/^	edp_refclk: edp-refclk {$/;"	l
edt_ft5306_ts_pins	am437x-sk-evm.dts	/^	edt_ft5306_ts_pins: edt_ft5306_ts_pins {$/;"	l
eeprom	am335x-base0033.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	am335x-cm-t335.dts	/^	eeprom: 24c02@50 {$/;"	l
eeprom	am335x-moxa-uc-8100-me-t.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	am335x-pepper.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	am335x-sl50.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	am57xx-beagle-x15-common.dtsi	/^	eeprom: eeprom@50 {$/;"	l
eeprom	imx23-sansa.dts	/^		eeprom: eeprom@50 {$/;"	l
eeprom	imx28-m28evk.dts	/^				eeprom: eeprom@51 {$/;"	l	label:i2c0
eeprom	imx28-sps1.dts	/^				eeprom: eeprom@52 {$/;"	l	label:i2c0
eeprom	imx53-m53.dtsi	/^	eeprom: eeprom@50 {$/;"	l
eeprom	imx53-tqma53.dtsi	/^	eeprom: 24c64@50 {$/;"	l
eeprom	imx6q-bx50v3.dtsi	/^			eeprom: eeprom@50 {$/;"	l	label:pca9547.mux1_i2c2
eeprom	imx6q-evi.dts	/^	eeprom: m95m02@1 {$/;"	l
eeprom	imx6q-gk802.dts	/^	eeprom: dm2016@51 {$/;"	l
eeprom	imx6q-h100.dts	/^	eeprom: 24c02@51 {$/;"	l
eeprom	lpc18xx.dtsi	/^		eeprom: eeprom@4000e000 {$/;"	l
eeprom	lpc3250-phy3250.dts	/^	eeprom: at25@0 {$/;"	l
eeprom	qcom-apq8074-dragonboard.dts	/^			eeprom: eeprom@52 {$/;"	l
eeprom	sun4i-a10-olinuxino-lime.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	sun7i-a20-olinuxino-lime.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	sun7i-a20-olinuxino-lime2.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom	sun7i-a20-olinuxino-micro.dts	/^	eeprom: eeprom@50 {$/;"	l
eeprom1	imx6q-gw5400-a.dts	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw51xx.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw52xx.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw53xx.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw54xx.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw551x.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw552x.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw553x.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw560x.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw5903.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom1	imx6qdl-gw5904.dtsi	/^	eeprom1: eeprom@50 {$/;"	l
eeprom2	imx6q-gw5400-a.dts	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw51xx.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw52xx.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw53xx.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw54xx.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw551x.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw552x.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw553x.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw560x.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw5903.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom2	imx6qdl-gw5904.dtsi	/^	eeprom2: eeprom@51 {$/;"	l
eeprom3	imx6q-gw5400-a.dts	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw51xx.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw52xx.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw53xx.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw54xx.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw551x.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw552x.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw553x.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw560x.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw5903.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom3	imx6qdl-gw5904.dtsi	/^	eeprom3: eeprom@52 {$/;"	l
eeprom4	imx6q-gw5400-a.dts	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw51xx.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw52xx.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw53xx.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw54xx.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw551x.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw552x.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw553x.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw560x.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw5903.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom4	imx6qdl-gw5904.dtsi	/^	eeprom4: eeprom@53 {$/;"	l
eeprom_base	am437x-sbc-t43.dts	/^	eeprom_base: at24@50 {$/;"	l
eeprom_base	am57xx-sbc-am57x.dts	/^	eeprom_base: atmel@54 {$/;"	l
eeprom_module	am437x-cm-t43.dts	/^	eeprom_module: at24@50 {$/;"	l
eeprom_module	am57xx-cl-som-am57x.dts	/^	eeprom_module: atmel@50 {$/;"	l
efuse	mt7623.dtsi	/^	efuse: efuse@10206000 {$/;"	l
efuse	rk3066a.dtsi	/^	efuse: efuse@20010000 {$/;"	l
efuse	rk3188.dtsi	/^	efuse: efuse@20010000 {$/;"	l
efuse	rk322x.dtsi	/^	efuse: efuse@11040000 {$/;"	l
efuse	rk3288.dtsi	/^	efuse: efuse@ffb40000 {$/;"	l
efuse_id	rk322x.dtsi	/^		efuse_id: id@7 {$/;"	l	label:efuse
egalax_ts	imx6qdl-gw560x.dtsi	/^	egalax_ts: touchscreen@4 {$/;"	l
egalax_ts	imx6qdl-gw5904.dtsi	/^	egalax_ts: touchscreen@4 {$/;"	l
ehci	bcm5301x.dtsi	/^			ehci: ehci@21000 {$/;"	l	label:usb2
ehci	bcm53573.dtsi	/^			ehci: ehci@4000 {$/;"	l	label:usb2
ehci	exynos4.dtsi	/^	ehci: ehci@12580000 {$/;"	l
ehci	exynos5250.dtsi	/^		ehci: usb@12110000 {$/;"	l
ehci	s5pv210.dtsi	/^		ehci: ehci@ec200000 {$/;"	l
ehci0	bcm-cygnus.dtsi	/^		ehci0: usb@18048000 {$/;"	l
ehci0	bcm-nsp.dtsi	/^		ehci0: usb@2a000 {$/;"	l
ehci0	dove.dtsi	/^			ehci0: usb-host@50000 {$/;"	l
ehci0	orion5x.dtsi	/^			ehci0: ehci@50000 {$/;"	l
ehci0	stih410-b2120.dts	/^		ehci0: usb@9a03e00 {$/;"	l
ehci0	stih410-b2260.dts	/^		ehci0: usb@9a03e00 {$/;"	l
ehci0	stih410.dtsi	/^		ehci0: usb@9a03e00 {$/;"	l
ehci0	stih418.dtsi	/^		ehci0: usb@9a03e00 {$/;"	l
ehci0	sun4i-a10.dtsi	/^		ehci0: usb@01c14000 {$/;"	l
ehci0	sun5i.dtsi	/^		ehci0: usb@01c14000 {$/;"	l
ehci0	sun6i-a31.dtsi	/^		ehci0: usb@01c1a000 {$/;"	l
ehci0	sun7i-a20.dtsi	/^		ehci0: usb@01c14000 {$/;"	l
ehci0	sun8i-a23-a33.dtsi	/^		ehci0: usb@01c1a000 {$/;"	l
ehci0	sun8i-a83t.dtsi	/^		ehci0: usb@1c1a000 {$/;"	l
ehci0	sun9i-a80.dtsi	/^		ehci0: usb@00a00000 {$/;"	l
ehci0	sunxi-h3-h5.dtsi	/^		ehci0: usb@01c1a000 {$/;"	l
ehci1	dove.dtsi	/^			ehci1: usb-host@51000 {$/;"	l
ehci1	orion5x.dtsi	/^			ehci1: ehci@a0000 {$/;"	l
ehci1	stih410-b2120.dts	/^		ehci1: usb@9a83e00 {$/;"	l
ehci1	stih410-b2260.dts	/^		ehci1: usb@9a83e00 {$/;"	l
ehci1	stih410.dtsi	/^		ehci1: usb@9a83e00 {$/;"	l
ehci1	stih418.dtsi	/^		ehci1: usb@9a83e00 {$/;"	l
ehci1	sun4i-a10.dtsi	/^		ehci1: usb@01c1c000 {$/;"	l
ehci1	sun6i-a31.dtsi	/^		ehci1: usb@01c1b000 {$/;"	l
ehci1	sun7i-a20.dtsi	/^		ehci1: usb@01c1c000 {$/;"	l
ehci1	sun8i-a83t.dtsi	/^		ehci1: usb@1c1b000 {$/;"	l
ehci1	sun9i-a80.dtsi	/^		ehci1: usb@00a01000 {$/;"	l
ehci1	sunxi-h3-h5.dtsi	/^		ehci1: usb@01c1b000 {$/;"	l
ehci2	sun9i-a80.dtsi	/^		ehci2: usb@00a02000 {$/;"	l
ehci2	sunxi-h3-h5.dtsi	/^		ehci2: usb@01c1c000 {$/;"	l
ehci3	sunxi-h3-h5.dtsi	/^		ehci3: usb@01c1d000 {$/;"	l
ehci_phy_pins	omap3-evm-37xx.dts	/^	ehci_phy_pins: pinmux_ehci_phy_pins {$/;"	l
ehci_port1	bcm5301x.dtsi	/^				ehci_port1: port@1 {$/;"	l	label:usb2.ehci
ehci_port1	bcm53573.dtsi	/^				ehci_port1: port@1 {$/;"	l	label:usb2.ehci
ehci_port2	bcm5301x.dtsi	/^				ehci_port2: port@2 {$/;"	l	label:usb2.ehci
ehci_port2	bcm53573.dtsi	/^				ehci_port2: port@2 {$/;"	l	label:usb2.ehci
ehci_usb0	spear600.dtsi	/^		ehci_usb0: ehci@e1800000 {$/;"	l
ehci_usb1	spear600.dtsi	/^		ehci_usb1: ehci@e2000000 {$/;"	l
ehrpwm0	am33xx.dtsi	/^			ehrpwm0: pwm@48300200 {$/;"	l	label:epwmss0
ehrpwm0	am4372.dtsi	/^			ehrpwm0: pwm@48300200 {$/;"	l	label:epwmss0
ehrpwm0	da850.dtsi	/^		ehrpwm0: pwm@300000 {$/;"	l
ehrpwm0	dra7.dtsi	/^			ehrpwm0: pwm@4843e200 {$/;"	l	label:epwmss0
ehrpwm0_tbclk	am33xx-clocks.dtsi	/^	ehrpwm0_tbclk: ehrpwm0_tbclk@44e10664 {$/;"	l
ehrpwm0_tbclk	am43xx-clocks.dtsi	/^	ehrpwm0_tbclk: ehrpwm0_tbclk@664 {$/;"	l
ehrpwm0_tbclk	dra7xx-clocks.dtsi	/^       ehrpwm0_tbclk: ehrpwm0_tbclk@558 {$/;"	l
ehrpwm0a_pins	da850.dtsi	/^			ehrpwm0a_pins: pinmux_ehrpwm0a_pins {$/;"	l	label:pmx_core
ehrpwm0b_pins	da850.dtsi	/^			ehrpwm0b_pins: pinmux_ehrpwm0b_pins {$/;"	l	label:pmx_core
ehrpwm1	am335x-shc.dts	/^	ehrpwm1: pwm@48302200 {$/;"	l
ehrpwm1	am33xx.dtsi	/^			ehrpwm1: pwm@48302200 {$/;"	l	label:epwmss1
ehrpwm1	am4372.dtsi	/^			ehrpwm1: pwm@48302200 {$/;"	l	label:epwmss1
ehrpwm1	da850.dtsi	/^		ehrpwm1: pwm@302000 {$/;"	l
ehrpwm1	dra7.dtsi	/^			ehrpwm1: pwm@48440200 {$/;"	l	label:epwmss1
ehrpwm1_pins	am335x-shc.dts	/^	ehrpwm1_pins: pinmux_ehrpwm1 {$/;"	l
ehrpwm1_pins	am335x-sl50.dts	/^	ehrpwm1_pins: pinmux_ehrpwm1a_pins {$/;"	l
ehrpwm1_tbclk	am33xx-clocks.dtsi	/^	ehrpwm1_tbclk: ehrpwm1_tbclk@44e10664 {$/;"	l
ehrpwm1_tbclk	am43xx-clocks.dtsi	/^	ehrpwm1_tbclk: ehrpwm1_tbclk@664 {$/;"	l
ehrpwm1_tbclk	dra7xx-clocks.dtsi	/^	ehrpwm1_tbclk: ehrpwm1_tbclk@558 {$/;"	l
ehrpwm1a_pins	da850.dtsi	/^			ehrpwm1a_pins: pinmux_ehrpwm1a_pins {$/;"	l	label:pmx_core
ehrpwm1b_pins	da850.dtsi	/^			ehrpwm1b_pins: pinmux_ehrpwm1b_pins {$/;"	l	label:pmx_core
ehrpwm2	am33xx.dtsi	/^			ehrpwm2: pwm@48304200 {$/;"	l	label:epwmss2
ehrpwm2	am4372.dtsi	/^			ehrpwm2: pwm@48304200 {$/;"	l	label:epwmss2
ehrpwm2	dra7.dtsi	/^			ehrpwm2: pwm@48442200 {$/;"	l	label:epwmss2
ehrpwm2_tbclk	am33xx-clocks.dtsi	/^	ehrpwm2_tbclk: ehrpwm2_tbclk@44e10664 {$/;"	l
ehrpwm2_tbclk	am43xx-clocks.dtsi	/^	ehrpwm2_tbclk: ehrpwm2_tbclk@664 {$/;"	l
ehrpwm2_tbclk	dra7xx-clocks.dtsi	/^	ehrpwm2_tbclk: ehrpwm2_tbclk@558 {$/;"	l
ehrpwm3	am4372.dtsi	/^			ehrpwm3: pwm@48306200 {$/;"	l	label:epwmss3
ehrpwm3_tbclk	am43xx-clocks.dtsi	/^	ehrpwm3_tbclk: ehrpwm3_tbclk@664 {$/;"	l
ehrpwm4	am4372.dtsi	/^			ehrpwm4: pwm@48308200 {$/;"	l	label:epwmss4
ehrpwm4_tbclk	am43xx-clocks.dtsi	/^	ehrpwm4_tbclk: ehrpwm4_tbclk@664 {$/;"	l
ehrpwm5	am4372.dtsi	/^			ehrpwm5: pwm@4830a200 {$/;"	l	label:epwmss5
ehrpwm5_tbclk	am43xx-clocks.dtsi	/^	ehrpwm5_tbclk: ehrpwm5_tbclk@664 {$/;"	l
eint0	exynos4210-pinctrl.dtsi	/^		eint0: ext-int0 {$/;"	l
eint0	exynos4412-pinctrl.dtsi	/^		eint0: ext-int0 {$/;"	l	label:pinctrl_1
eint0	s5pv210-pinctrl.dtsi	/^	eint0: ext-int0 {$/;"	l
eint15	exynos4210-pinctrl.dtsi	/^		eint15: ext-int15 {$/;"	l
eint15	exynos4412-pinctrl.dtsi	/^		eint15: ext-int15 {$/;"	l	label:pinctrl_1
eint15	s5pv210-pinctrl.dtsi	/^	eint15: ext-int15 {$/;"	l
eint16	exynos4210-pinctrl.dtsi	/^		eint16: ext-int16 {$/;"	l
eint16	exynos4412-pinctrl.dtsi	/^		eint16: ext-int16 {$/;"	l	label:pinctrl_1
eint16	s5pv210-pinctrl.dtsi	/^	eint16: ext-int16 {$/;"	l
eint31	exynos4210-pinctrl.dtsi	/^		eint31: ext-int31 {$/;"	l
eint31	exynos4412-pinctrl.dtsi	/^		eint31: ext-int31 {$/;"	l	label:pinctrl_1
eint31	s5pv210-pinctrl.dtsi	/^	eint31: ext-int31 {$/;"	l
eint8	exynos4210-pinctrl.dtsi	/^		eint8: ext-int8 {$/;"	l
eint8	exynos4412-pinctrl.dtsi	/^		eint8: ext-int8 {$/;"	l	label:pinctrl_1
eint8	s5pv210-pinctrl.dtsi	/^	eint8: ext-int8 {$/;"	l
elm	am33xx.dtsi	/^		elm: elm@48080000 {$/;"	l
elm	am4372.dtsi	/^		elm: elm@48080000 {$/;"	l
elm	dm814x.dtsi	/^			elm: elm@80000 {$/;"	l	label:l4ls
elm	dm816x.dtsi	/^		elm: elm@48080000 {$/;"	l
elm	dra7.dtsi	/^		elm: elm@48078000 {$/;"	l
elm	omap4.dtsi	/^		elm: elm@48078000 {$/;"	l
elpida_ECB240ABACN	elpida_ecb240abacn.dtsi	/^	elpida_ECB240ABACN: lpddr2 {$/;"	l
em3027	imx6q-utilite-pro.dts	/^			em3027: rtc@56 {$/;"	l
emac	picoxcell-pc3x2.dtsi	/^		emac: gem@30000 {$/;"	l
emac	picoxcell-pc3x3.dtsi	/^		emac: gem@30000 {$/;"	l
emac	rk3036.dtsi	/^	emac: ethernet@10200000 {$/;"	l
emac	rk3xxx.dtsi	/^	emac: ethernet@10204000 {$/;"	l
emac	sun4i-a10.dtsi	/^		emac: ethernet@01c0b000 {$/;"	l
emac	sun5i.dtsi	/^		emac: ethernet@01c0b000 {$/;"	l
emac	sun7i-a20.dtsi	/^		emac: ethernet@01c0b000 {$/;"	l
emac0_clk	socfpga.dtsi	/^						emac0_clk: emac0_clk@88 {$/;"	l	label:periph_pll
emac1_clk	socfpga.dtsi	/^						emac1_clk: emac1_clk@8c {$/;"	l	label:periph_pll
emac_0_clk	socfpga.dtsi	/^					emac_0_clk: emac_0_clk {$/;"	l
emac_1_clk	socfpga.dtsi	/^					emac_1_clk: emac_1_clk {$/;"	l
emac_fck	am35xx-clocks.dtsi	/^	emac_fck: emac_fck@32c {$/;"	l
emac_ick	am35xx-clocks.dtsi	/^	emac_ick: emac_ick@32c {$/;"	l
emac_mdio	rk3036.dtsi	/^			emac_mdio: emac-mdio {$/;"	l
emac_mdio	rk3066a.dtsi	/^			emac_mdio: emac-mdio {$/;"	l	label:pinctrl
emac_mdio	rk3188.dtsi	/^			emac_mdio: emac-mdio {$/;"	l
emac_pins_a	sun4i-a10.dtsi	/^			emac_pins_a: emac0@0 {$/;"	l	label:pio
emac_pins_a	sun5i.dtsi	/^			emac_pins_a: emac0@0 {$/;"	l	label:pio
emac_pins_a	sun7i-a20.dtsi	/^			emac_pins_a: emac0@0 {$/;"	l	label:pio
emac_pins_b	sun5i-a10s.dtsi	/^	emac_pins_b: emac0@1 {$/;"	l
emac_power_pin_a1000	sun4i-a10-a1000.dts	/^	emac_power_pin_a1000: emac_power_pin@0 {$/;"	l
emac_power_pin_q5	sun4i-a10-jesurun-q5.dts	/^	emac_power_pin_q5: emac_power_pin@0 {$/;"	l
emac_power_pin_wobo	sun5i-a10s-wobo-i5.dts	/^	emac_power_pin_wobo: emac_power_pin@0 {$/;"	l
emac_rgmii_pins	sunxi-h3-h5.dtsi	/^			emac_rgmii_pins: emac0 {$/;"	l	label:pio
emac_sram	sun4i-a10.dtsi	/^				emac_sram: sram-section@8000 {$/;"	l	label:sram_a
emac_sram	sun5i.dtsi	/^			emac_sram: sram-section@8000 {$/;"	l
emac_sram	sun7i-a20.dtsi	/^				emac_sram: sram-section@8000 {$/;"	l	label:sram_a
emac_xfer	rk3036.dtsi	/^			emac_xfer: emac-xfer {$/;"	l
emac_xfer	rk3066a.dtsi	/^			emac_xfer: emac-xfer {$/;"	l	label:pinctrl
emac_xfer	rk3188.dtsi	/^			emac_xfer: emac-xfer {$/;"	l
emc	lpc18xx.dtsi	/^		emc: memory-controller@40005000 {$/;"	l
emc	lpc32xx.dtsi	/^		emc: memory-controller@31080000 {$/;"	l
emc	tegra124.dtsi	/^	emc: emc@7001b000 {$/;"	l
emc_pins	lpc4350-hitex-eval.dts	/^	emc_pins: emc-pins {$/;"	l
emc_pins	lpc4357-ea4357-devkit.dts	/^	emc_pins: emc-pins {$/;"	l
emif	am4372.dtsi	/^		emif: emif@4c000000 {$/;"	l
emif1	omap4.dtsi	/^		emif1: emif@4c000000 {$/;"	l
emif1	omap5.dtsi	/^		emif1: emif@4c000000 {$/;"	l
emif2	omap4.dtsi	/^		emif2: emif@4d000000 {$/;"	l
emif2	omap5.dtsi	/^		emif2: emif@4d000000 {$/;"	l
emif_phy_dclk_div	dra7xx-clocks.dtsi	/^	emif_phy_dclk_div: emif_phy_dclk_div@190 {$/;"	l
emmc	rk3036.dtsi	/^	emmc: dwmmc@1021c000 {$/;"	l
emmc	rk322x.dtsi	/^	emmc: dwmmc@30020000 {$/;"	l
emmc	rk3288.dtsi	/^	emmc: dwmmc@ff0f0000 {$/;"	l
emmc	rk3xxx.dtsi	/^	emmc: dwmmc@1021c000 {$/;"	l
emmc	rv1108.dtsi	/^	emmc: dwmmc@30110000 {$/;"	l
emmc	sun7i-a20-olinuxino-lime2-emmc.dts	/^	emmc: emmc@0 {$/;"	l
emmc_3v3_reg	tegra30-cardhu.dtsi	/^		emmc_3v3_reg: regulator@3 {$/;"	l
emmc_bus1	rk3288.dtsi	/^			emmc_bus1: emmc-bus1 {$/;"	l
emmc_bus4	rk3288.dtsi	/^			emmc_bus4: emmc-bus4 {$/;"	l
emmc_bus8	rk3036.dtsi	/^			emmc_bus8: emmc-bus8 {$/;"	l
emmc_bus8	rk322x.dtsi	/^			emmc_bus8: emmc-bus8 {$/;"	l
emmc_bus8	rk3288-phycore-som.dtsi	/^		emmc_bus8: emmc-bus8 {$/;"	l
emmc_bus8	rk3288-veyron.dtsi	/^		emmc_bus8: emmc-bus8 {$/;"	l
emmc_bus8	rk3288.dtsi	/^			emmc_bus8: emmc-bus8 {$/;"	l
emmc_cfg_func	hi3620-hi4511.dts	/^			emmc_cfg_func: emmc_cfg_func {$/;"	l	label:pmx1
emmc_clk	rk3036.dtsi	/^			emmc_clk: emmc-clk {$/;"	l
emmc_clk	rk3066a.dtsi	/^			emmc_clk: emmc-clk {$/;"	l
emmc_clk	rk3188.dtsi	/^			emmc_clk: emmc-clk {$/;"	l	label:pinctrl
emmc_clk	rk322x.dtsi	/^			emmc_clk: emmc-clk {$/;"	l
emmc_clk	rk3288-phycore-som.dtsi	/^		emmc_clk: emmc-clk {$/;"	l
emmc_clk	rk3288-veyron.dtsi	/^		emmc_clk: emmc-clk {$/;"	l
emmc_clk	rk3288.dtsi	/^			emmc_clk: emmc-clk {$/;"	l
emmc_cmd	rk3036.dtsi	/^			emmc_cmd: emmc-cmd {$/;"	l
emmc_cmd	rk3066a.dtsi	/^			emmc_cmd: emmc-cmd {$/;"	l
emmc_cmd	rk3188.dtsi	/^			emmc_cmd: emmc-cmd {$/;"	l	label:pinctrl
emmc_cmd	rk322x.dtsi	/^			emmc_cmd: emmc-cmd {$/;"	l
emmc_cmd	rk3288-phycore-som.dtsi	/^		emmc_cmd: emmc-cmd {$/;"	l
emmc_cmd	rk3288-veyron.dtsi	/^		emmc_cmd: emmc-cmd {$/;"	l
emmc_cmd	rk3288.dtsi	/^			emmc_cmd: emmc-cmd {$/;"	l
emmc_gpio22	bcm283x.dtsi	/^			emmc_gpio22: emmc_gpio22 {$/;"	l	label:gpio
emmc_gpio34	bcm283x.dtsi	/^			emmc_gpio34: emmc_gpio34 {$/;"	l	label:gpio
emmc_gpio48	bcm283x.dtsi	/^			emmc_gpio48: emmc_gpio48 {$/;"	l	label:gpio
emmc_nrst_pin	exynos5410-odroidxu.dts	/^	emmc_nrst_pin: emmc-nrst {$/;"	l
emmc_nrst_pin	exynos5422-odroidxu3-common.dtsi	/^	emmc_nrst_pin: emmc-nrst {$/;"	l
emmc_pins	am335x-bone-common.dtsi	/^	emmc_pins: pinmux_emmc_pins {$/;"	l
emmc_pins	am335x-lxm.dts	/^	emmc_pins: pinmux_emmc_pins {$/;"	l
emmc_pins	am335x-pepper.dts	/^	emmc_pins: pinmux_emmc {$/;"	l
emmc_pins	am335x-shc.dts	/^	emmc_pins: pinmux_emmc_pins {$/;"	l
emmc_pins	am335x-sl50.dts	/^	emmc_pins: pinmux_emmc_pins {$/;"	l
emmc_pins	am437x-cm-t43.dts	/^	emmc_pins: emmc_pins {$/;"	l
emmc_pins_default	am437x-gp-evm.dts	/^	emmc_pins_default: emmc_pins_default {$/;"	l
emmc_pins_sleep	am437x-gp-evm.dts	/^	emmc_pins_sleep: emmc_pins_sleep {$/;"	l
emmc_pmux	berlin2.dtsi	/^				emmc_pmux: emmc-pmux {$/;"	l	label:chip.soc_pinctrl
emmc_pmx_func	hi3620-hi4511.dts	/^			emmc_pmx_func: emmc_pmx_func {$/;"	l	label:pmx0
emmc_pmx_idle	hi3620-hi4511.dts	/^			emmc_pmx_idle: emmc_pmx_idle {$/;"	l	label:pmx0
emmc_pwr	rk3288.dtsi	/^			emmc_pwr: emmc-pwr {$/;"	l
emmc_pwrseq	am335x-sl50.dts	/^	emmc_pwrseq: pwrseq@0 {$/;"	l
emmc_pwrseq	exynos4412-odroid-common.dtsi	/^	emmc_pwrseq: pwrseq {$/;"	l
emmc_pwrseq	exynos5410-odroidxu.dts	/^	emmc_pwrseq: pwrseq {$/;"	l
emmc_pwrseq	exynos5422-odroidxu3-common.dtsi	/^	emmc_pwrseq: pwrseq {$/;"	l
emmc_pwrseq	rk3288-rock2-som.dtsi	/^	emmc_pwrseq: emmc-pwrseq {$/;"	l
emmc_pwrseq	rk3288-veyron.dtsi	/^	emmc_pwrseq: emmc-pwrseq {$/;"	l
emmc_pwrseq_pins	am335x-sl50.dts	/^	emmc_pwrseq_pins: pinmux_emmc_pwrseq_pins {$/;"	l
emmc_reset	rk3288-rock2-som.dtsi	/^			emmc_reset: emmc-reset {$/;"	l
emmc_reset	rk3288-veyron-pinky.dts	/^		emmc_reset: emmc-reset {$/;"	l
emmc_reset	rk3288-veyron.dtsi	/^		emmc_reset: emmc-reset {$/;"	l
emmc_rst	rk3066a.dtsi	/^			emmc_rst: emmc-rst {$/;"	l
emmc_rst	rk3188.dtsi	/^			emmc_rst: emmc-rst {$/;"	l	label:pinctrl
emmc_sel	bcm958625k.dts	/^	emmc_sel: emmc_sel {$/;"	l
emmcpll	ecx-common.dtsi	/^				emmcpll: emmcpll {$/;"	l
emu_clkdm	omap3xxx-clocks.dtsi	/^	emu_clkdm: emu_clkdm {$/;"	l
emu_core_alwon_ck	omap3xxx-clocks.dtsi	/^	emu_core_alwon_ck: emu_core_alwon_ck {$/;"	l
emu_dclk_div	dra7xx-clocks.dtsi	/^	emu_dclk_div: emu_dclk_div@194 {$/;"	l
emu_mpu_alwon_ck	omap3xxx-clocks.dtsi	/^	emu_mpu_alwon_ck: emu_mpu_alwon_ck {$/;"	l
emu_per_alwon_ck	omap3xxx-clocks.dtsi	/^	emu_per_alwon_ck: emu_per_alwon_ck {$/;"	l
emu_src_ck	omap3xxx-clocks.dtsi	/^	emu_src_ck: emu_src_ck {$/;"	l
emu_src_mux_ck	omap3xxx-clocks.dtsi	/^	emu_src_mux_ck: emu_src_mux_ck@1140 {$/;"	l
emu_sys_clkdm	omap44xx-clocks.dtsi	/^	emu_sys_clkdm: emu_sys_clkdm {$/;"	l
emul_ck	omap24xx-clocks.dtsi	/^	emul_ck: emul_ck@78 {$/;"	l
en_3v3_reg	ste-snowball.dts	/^	en_3v3_reg: en_3v3 {$/;"	l
enet0	ls1021a.dtsi	/^		enet0: ethernet@2d10000 {$/;"	l
enet1	ls1021a.dtsi	/^		enet1: ethernet@2d50000 {$/;"	l
enet2	ls1021a.dtsi	/^		enet2: ethernet@2d90000 {$/;"	l
enet_ext	vf610-cosmic.dts	/^	enet_ext: enet_ext {$/;"	l
enet_ext	vf610-twr.dts	/^	enet_ext: eth_osc {$/;"	l
enet_mii_pins	lpc4350-hitex-eval.dts	/^	enet_mii_pins: enet-mii-pins {$/;"	l
enet_rmii_pins	lpc4337-ciaa.dts	/^	enet_rmii_pins: enet-rmii-pins {$/;"	l
enet_rmii_pins	lpc4357-ea4357-devkit.dts	/^	enet_rmii_pins: enet-rmii-pins {$/;"	l
enet_rx_clk	lpc18xx.dtsi	/^		enet_rx_clk: enet_rx_clk {$/;"	l
enet_tx_clk	lpc18xx.dtsi	/^		enet_tx_clk: enet_tx_clk {$/;"	l
enocean_button	imx28-duckbill-2-enocean.dts	/^				enocean_button: enocean-button@0 {$/;"	l
env_det	at91-tse850-3.dts	/^	env_det: envelope-detector {$/;"	l
epdc	imx6dl.dtsi	/^			epdc: epdc@020f4000 {$/;"	l	label:aips1
epdc	imx6sl.dtsi	/^			epdc: epdc@020f4000 {$/;"	l
epdc	imx6sll.dtsi	/^			epdc: epdc@020f4000 {$/;"	l	label:aips1
epdc	imx6ull.dtsi	/^			epdc: epdc@0228c000 {$/;"	l	label:aips3
epdc	imx7d.dtsi	/^	epdc: epdc@306f0000 {$/;"	l
epit1	imx25.dtsi	/^			epit1: timer@53f94000 {$/;"	l
epit1	imx6qdl.dtsi	/^			epit1: epit@020d0000 { \/* EPIT1 *\/$/;"	l
epit1	imx6sl.dtsi	/^			epit1: epit@020d0000 {$/;"	l
epit1	imx6sll.dtsi	/^			epit1: epit@020d0000 {$/;"	l	label:aips1
epit1	imx6sx.dtsi	/^			epit1: epit@020d0000 {$/;"	l
epit1	imx6ul.dtsi	/^			epit1: epit@020d0000 {$/;"	l
epit1	imx6ull.dtsi	/^			epit1: epit@020d0000 {$/;"	l
epit2	imx25.dtsi	/^			epit2: timer@53f98000 {$/;"	l
epit2	imx6qdl.dtsi	/^			epit2: epit@020d4000 { \/* EPIT2 *\/$/;"	l
epit2	imx6sl.dtsi	/^			epit2: epit@020d4000 {$/;"	l
epit2	imx6sll.dtsi	/^			epit2: epit@020d4000 {$/;"	l	label:aips1
epit2	imx6sx.dtsi	/^			epit2: epit@020d4000 {$/;"	l
epit2	imx6ul.dtsi	/^			epit2: epit@020d4000 {$/;"	l
epit2	imx6ull.dtsi	/^			epit2: epit@020d4000 {$/;"	l
epwmss0	am33xx.dtsi	/^		epwmss0: epwmss@48300000 {$/;"	l
epwmss0	am4372.dtsi	/^		epwmss0: epwmss@48300000 {$/;"	l
epwmss0	dra7.dtsi	/^		epwmss0: epwmss@4843e000 {$/;"	l
epwmss1	am33xx.dtsi	/^		epwmss1: epwmss@48302000 {$/;"	l
epwmss1	am4372.dtsi	/^		epwmss1: epwmss@48302000 {$/;"	l
epwmss1	dra7.dtsi	/^		epwmss1: epwmss@48440000 {$/;"	l
epwmss2	am33xx.dtsi	/^		epwmss2: epwmss@48304000 {$/;"	l
epwmss2	am4372.dtsi	/^		epwmss2: epwmss@48304000 {$/;"	l
epwmss2	dra7.dtsi	/^		epwmss2: epwmss@48442000 {$/;"	l
epwmss3	am4372.dtsi	/^		epwmss3: epwmss@48306000 {$/;"	l
epwmss4	am4372.dtsi	/^		epwmss4: epwmss@48308000 {$/;"	l
epwmss5	am4372.dtsi	/^		epwmss5: epwmss@4830a000 {$/;"	l
epxp	imx7d.dtsi	/^	epxp: epxp@30700000 {$/;"	l
err_led_pin	armada-xp-netgear-rn2120.dts	/^	err_led_pin: err-led-pin {$/;"	l
es8388	rk3288-rock2-square.dts	/^	es8388: es8388@10 {$/;"	l
esafeout1_reg	exynos4412-trats2.dts	/^				esafeout1_reg: ESAFEOUT1 {$/;"	l	label:i2c_max77693
esafeout2_reg	exynos4412-trats2.dts	/^				esafeout2_reg: ESAFEOUT2 {$/;"	l	label:i2c_max77693
esai	imx6qdl.dtsi	/^				esai: esai@02024000 {$/;"	l
esai	imx6sx.dtsi	/^				esai: esai@02024000 {$/;"	l	label:aips1
esai	imx6ull.dtsi	/^				esai: esai@02024000 {$/;"	l	label:aips1
esdhc	ls1021a.dtsi	/^		esdhc: esdhc@1560000 {$/;"	l
esdhc0	vfxxx.dtsi	/^			esdhc0: esdhc@400b1000 {$/;"	l	label:aips1
esdhc1	imx25.dtsi	/^			esdhc1: esdhc@53fb4000 {$/;"	l
esdhc1	imx35.dtsi	/^			esdhc1: esdhc@53fb4000 {$/;"	l	label:aips2
esdhc1	imx50.dtsi	/^				esdhc1: esdhc@50004000 {$/;"	l
esdhc1	imx51.dtsi	/^				esdhc1: esdhc@70004000 {$/;"	l
esdhc1	imx53.dtsi	/^				esdhc1: esdhc@50004000 {$/;"	l
esdhc1	vfxxx.dtsi	/^			esdhc1: esdhc@400b2000 {$/;"	l	label:aips1
esdhc2	imx25.dtsi	/^			esdhc2: esdhc@53fb8000 {$/;"	l
esdhc2	imx35.dtsi	/^			esdhc2: esdhc@53fb8000 {$/;"	l	label:aips2
esdhc2	imx50.dtsi	/^				esdhc2: esdhc@50008000 {$/;"	l
esdhc2	imx51.dtsi	/^				esdhc2: esdhc@70008000 {$/;"	l
esdhc2	imx53.dtsi	/^				esdhc2: esdhc@50008000 {$/;"	l
esdhc3	imx35.dtsi	/^			esdhc3: esdhc@53fbc000 {$/;"	l	label:aips2
esdhc3	imx50.dtsi	/^				esdhc3: esdhc@50020000 {$/;"	l
esdhc3	imx51.dtsi	/^				esdhc3: esdhc@70020000 {$/;"	l
esdhc3	imx53.dtsi	/^				esdhc3: esdhc@50020000 {$/;"	l
esdhc4	imx50.dtsi	/^				esdhc4: esdhc@50024000 {$/;"	l
esdhc4	imx51.dtsi	/^				esdhc4: esdhc@70024000 {$/;"	l
esdhc4	imx53.dtsi	/^				esdhc4: esdhc@50024000 {$/;"	l
esp8089	sun8i-a23-polaroid-mid2407pxe03.dts	/^	esp8089: sdio_wifi@1 {$/;"	l
esp8089	sun8i-a23-polaroid-mid2809pxe04.dts	/^	esp8089: sdio_wifi@1 {$/;"	l
esram	imx1.dtsi	/^		esram: esram@00300000 {$/;"	l
etb0_in_port	hip04.dtsi	/^			etb0_in_port: endpoint@0 {$/;"	l
etb1_in_port	hip04.dtsi	/^			etb1_in_port: endpoint@0 {$/;"	l
etb2_in_port	hip04.dtsi	/^			etb2_in_port: endpoint@0 {$/;"	l
etb3_in_port	hip04.dtsi	/^			etb3_in_port: endpoint@0 {$/;"	l
etb_in	omap3-beagle-xm.dts	/^			etb_in: endpoint {$/;"	l
etb_in	omap3-beagle.dts	/^			etb_in: endpoint {$/;"	l
etb_in	qcom-apq8064.dtsi	/^				etb_in: endpoint {$/;"	l
etb_in	sama5d2.dtsi	/^			etb_in: endpoint {$/;"	l
etb_in_port	ste-dbx5x0.dtsi	/^				etb_in_port: endpoint {$/;"	l
etb_in_port	vexpress-v2p-ca15_a7.dts	/^			etb_in_port: endpoint {$/;"	l
etf_in	qcom-msm8974.dtsi	/^					etf_in: endpoint {$/;"	l
etf_in_port	imx7s.dtsi	/^					etf_in_port: endpoint {$/;"	l
etf_out	qcom-msm8974.dtsi	/^					etf_out: endpoint {$/;"	l
etf_out_port	imx7s.dtsi	/^					etf_out_port: endpoint {$/;"	l
eth	dove.dtsi	/^			eth: ethernet-ctrl@72000 {$/;"	l
eth	imx1-apf9328.dts	/^	eth: eth@4,c00000 {$/;"	l
eth	mt2701.dtsi	/^	eth: ethernet@1b100000 {$/;"	l
eth	mt7623.dtsi	/^	eth: ethernet@1b100000 {$/;"	l
eth	orion5x.dtsi	/^			eth: ethernet-controller@72000 {$/;"	l
eth0	armada-370-xp.dtsi	/^			eth0: ethernet@70000 {$/;"	l
eth0	armada-375.dtsi	/^				eth0: eth0 {$/;"	l	label:ethernet
eth0	armada-38x.dtsi	/^			eth0: ethernet@70000 {$/;"	l
eth0	bcm-cygnus.dtsi	/^		eth0: ethernet@18042000 {$/;"	l
eth0	berlin2.dtsi	/^		eth0: ethernet@e50000 {$/;"	l
eth0	berlin2cd.dtsi	/^		eth0: ethernet@e50000 {$/;"	l
eth0	berlin2q.dtsi	/^		eth0: ethernet@b90000 {$/;"	l
eth0	da850-enbw-cmc.dts	/^		eth0: ethernet@220000 {$/;"	l
eth0	da850-evm.dts	/^		eth0: ethernet@220000 {$/;"	l
eth0	da850.dtsi	/^		eth0: ethernet@220000 {$/;"	l
eth0	dm816x.dtsi	/^		eth0: ethernet@4a100000 {$/;"	l
eth0	kirkwood.dtsi	/^		eth0: ethernet-controller@72000 {$/;"	l
eth0	tango4-common.dtsi	/^		eth0: ethernet@26000 {$/;"	l
eth0_phy	tango4-vantage-1172.dts	/^	eth0_phy: ethernet-phy@4 {$/;"	l
eth0port	kirkwood.dtsi	/^			eth0port: ethernet0-port@0 {$/;"	l	label:eth0
eth1	armada-370-xp.dtsi	/^			eth1: ethernet@74000 {$/;"	l
eth1	armada-375.dtsi	/^				eth1: eth1 {$/;"	l	label:ethernet
eth1	armada-38x.dtsi	/^			eth1: ethernet@30000 {$/;"	l
eth1	berlin2.dtsi	/^		eth1: ethernet@b90000 {$/;"	l
eth1	berlin2cd.dtsi	/^		eth1: ethernet@b90000 {$/;"	l
eth1	dm816x.dtsi	/^		eth1: ethernet@4a120000 {$/;"	l
eth1	imx6q-utilite-pro.dts	/^		eth1: intel,i211@pcie0,0 {$/;"	l
eth1	kirkwood.dtsi	/^		eth1: ethernet-controller@76000 {$/;"	l
eth1port	kirkwood.dtsi	/^			eth1port: ethernet1-port@0 {$/;"	l	label:eth1
eth2	armada-38x.dtsi	/^			eth2: ethernet@34000 {$/;"	l
eth2	armada-xp.dtsi	/^			eth2: ethernet@30000 {$/;"	l
eth3	armada-xp-mv78260.dtsi	/^			eth3: ethernet@34000 {$/;"	l
eth3	armada-xp-mv78460.dtsi	/^			eth3: ethernet@34000 {$/;"	l
eth_phy	imx6qdl-icore-rqs.dtsi	/^		eth_phy: ethernet-phy {$/;"	l
eth_phy_pwr	rk3288-evb.dtsi	/^		eth_phy_pwr: eth-phy-pwr {$/;"	l
eth_phy_pwr	rk3288-tinker.dts	/^		eth_phy_pwr: eth-phy-pwr {$/;"	l
eth_phy_ref_clk	artpec6.dtsi	/^	eth_phy_ref_clk: eth_phy_ref_clk {$/;"	l
eth_pins	meson8.dtsi	/^		eth_pins: ethernet {$/;"	l	label:pinctrl_cbus
eth_snowball_mode	ste-snowball.dts	/^				eth_snowball_mode: eth_snowball {$/;"	l
etha	ox820.dtsi	/^		etha: ethernet@40400000 {$/;"	l
ether	r7s72100.dtsi	/^	ether: ethernet@e8203000 {$/;"	l
ether	r8a7740.dtsi	/^	ether: ethernet@e9a00000 {$/;"	l
ether	r8a7743.dtsi	/^		ether: ethernet@ee700000 {$/;"	l
ether	r8a7745.dtsi	/^		ether: ethernet@ee700000 {$/;"	l
ether	r8a7778.dtsi	/^	ether: ethernet@fde00000 {$/;"	l
ether	r8a7790.dtsi	/^	ether: ethernet@ee700000 {$/;"	l
ether	r8a7791.dtsi	/^	ether: ethernet@ee700000 {$/;"	l
ether	r8a7793.dtsi	/^	ether: ethernet@ee700000 {$/;"	l
ether	r8a7794.dtsi	/^	ether: ethernet@ee700000 {$/;"	l
ether_pins	r7s72100-genmai.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r7s72100-rskrza1.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7740-armadillo800eva.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7743-sk-rzg1m.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7745-sk-rzg1e.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7790-lager.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7791-koelsch.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7791-porter.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7793-gose.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7794-alt.dts	/^	ether_pins: ether {$/;"	l
ether_pins	r8a7794-silk.dts	/^	ether_pins: ether {$/;"	l
ethernet	arm-realview-eb.dtsi	/^	ethernet: ethernet@4e000000 {$/;"	l
ethernet	arm-realview-pbx.dtsi	/^	ethernet: ethernet@4e000000 {$/;"	l
ethernet	armada-375.dtsi	/^			ethernet: ethernet@f0000 {$/;"	l
ethernet	artpec6.dtsi	/^		ethernet: ethernet@f8010000 {$/;"	l
ethernet	bcm283x-rpi-smsc9512.dtsi	/^		ethernet: usbether@1 {$/;"	l
ethernet	bcm283x-rpi-smsc9514.dtsi	/^		ethernet: usbether@1 {$/;"	l
ethernet	omap3-beagle-xm.dts	/^		ethernet: usbether@1 {$/;"	l
ethernet	omap4-panda-common.dtsi	/^		ethernet: usbether@1 {$/;"	l
ethernet	omap5-igep0050.dts	/^		ethernet: usbether@3 {$/;"	l
ethernet	omap5-uevm.dts	/^	ethernet: usbether@3 {$/;"	l
ethernet0	stih407-family.dtsi	/^		ethernet0: dwmac@9630000 {$/;"	l
ethernet0	stih410-b2260.dts	/^		ethernet0: dwmac@9630000 {$/;"	l
ethernet0	stih418-b2199.dts	/^		ethernet0: dwmac@9630000 {$/;"	l
ethernet0	stihxxx-b2120.dtsi	/^		ethernet0: dwmac@9630000 {$/;"	l
ethernet0_pins	am335x-phycore-som.dtsi	/^	ethernet0_pins: pinmux_ethernet0 {$/;"	l
ethernet1_pins	am335x-pcm-953.dtsi	/^	ethernet1_pins: pinmux_ethernet1 {$/;"	l
ethernet1_pins	am335x-wega.dtsi	/^	ethernet1_pins: pinmux_ethernet1 {$/;"	l
ethernet_mii	stm32f4-pinctrl.dtsi	/^			ethernet_mii: mii@0 {$/;"	l	label:pinctrl
ethernet_phy	zynq-microzed.dts	/^	ethernet_phy: ethernet-phy@0 {$/;"	l
ethernet_phy	zynq-parallella.dts	/^	ethernet_phy: ethernet-phy@0 {$/;"	l
ethernet_phy	zynq-zc702.dts	/^	ethernet_phy: ethernet-phy@7 {$/;"	l
ethernet_phy	zynq-zc706.dts	/^	ethernet_phy: ethernet-phy@7 {$/;"	l
ethernet_phy	zynq-zed.dts	/^	ethernet_phy: ethernet-phy@0 {$/;"	l
ethernet_phy	zynq-zybo.dts	/^	ethernet_phy: ethernet-phy@0 {$/;"	l
ethernet_pins	am335x-pepper.dts	/^	ethernet_pins: pinmux_ethernet {$/;"	l
ethernet_pins	omap3-n900.dts	/^	ethernet_pins: pinmux_ethernet_pins {$/;"	l
ethernet_pins	r8a7779-marzen.dts	/^	ethernet_pins: ethernet {$/;"	l
ethernetphy0	am335x-shc.dts	/^	ethernetphy0: ethernet-phy@0 {$/;"	l
ethmac	meson.dtsi	/^		ethmac: ethernet@c9410000 {$/;"	l
ethphy	dove.dtsi	/^				ethphy: ethernet-phy {$/;"	l	label:mdio
ethphy	imx28-duckbill-2-485.dts	/^				ethphy: ethernet-phy@0 {$/;"	l	label:mac0
ethphy	imx28-duckbill-2-enocean.dts	/^				ethphy: ethernet-phy@0 {$/;"	l	label:mac0
ethphy	imx28-duckbill-2-spi.dts	/^				ethphy: ethernet-phy@0 {$/;"	l	label:mac0
ethphy	imx28-duckbill-2.dts	/^				ethphy: ethernet-phy@0 {$/;"	l	label:mac0
ethphy	imx6qdl-apalis.dtsi	/^		ethphy: ethernet-phy@7 {$/;"	l
ethphy	orion5x-lacie-d2-network.dts	/^	ethphy: ethernet-phy {$/;"	l
ethphy	orion5x-lacie-ethernet-disk-mini-v2.dts	/^	ethphy: ethernet-phy {$/;"	l
ethphy	orion5x-linkstation.dtsi	/^	ethphy: ethernet-phy {$/;"	l
ethphy	orion5x-lswsgl.dts	/^	ethphy: ethernet-phy {$/;"	l
ethphy	orion5x-maxtor-shared-storage-2.dts	/^	ethphy: ethernet-phy {$/;"	l
ethphy	orion5x-rd88f5182-nas.dts	/^	ethphy: ethernet-phy {$/;"	l
ethphy0	am335x-icev2.dts	/^	ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	backup/imx7dea-com-kit_v2.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	berlin2.dtsi	/^			ethphy0: ethernet-phy@0 {$/;"	l	label:eth0
ethphy0	berlin2cd.dtsi	/^			ethphy0: ethernet-phy@0 {$/;"	l	label:eth0
ethphy0	berlin2q.dtsi	/^			ethphy0: ethernet-phy@0 {$/;"	l	label:eth0
ethphy0	imx6sx-19x19-arm2.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx6sx-sabreauto.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx6ul-14x14-ddr3-arm2.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx6ul-14x14-evk.dts	/^		ethphy0: ethernet-phy@2 {$/;"	l
ethphy0	imx6ul-14x14-lpddr2-arm2.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx6ul-9x9-evk.dts	/^		ethphy0: ethernet-phy@2 {$/;"	l
ethphy0	imx6ul-geam.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx6ul-isiot.dtsi	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx6ul-liteboard.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx6ulea-com.dtsi	/^		ethphy0: ethernet-phy@2 {$/;"	l
ethphy0	imx6ull-14x14-ddr3-arm2.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx6ull-14x14-evk.dts	/^		ethphy0: ethernet-phy@2 {$/;"	l
ethphy0	imx6ull-9x9-evk.dts	/^		ethphy0: ethernet-phy@2 {$/;"	l
ethphy0	imx7d-12x12-lpddr3-arm2.dts	/^		ethphy0: ethernet-phy@5 {$/;"	l
ethphy0	imx7d-cl-som-imx7.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx7d-nitrogen7.dts	/^		ethphy0: ethernet-phy@4 {$/;"	l
ethphy0	imx7d-pico.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx7d-sdb.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	imx7dea-com-kit.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx7dea-com-kit_v2.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx7dea-com-ptp.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx7dea-ucom-kit.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx7dea-ucom-kit_v2.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	imx7dea-ucom-ptp.dts	/^		ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	keystone-k2e-evm.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	keystone-k2hk-evm.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	keystone-k2l-evm.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-b3.dts	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-blackarmor-nas220.dts	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-cloudbox.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-db.dtsi	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-dnskw.dtsi	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-dockstar.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-dreamplug.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-goflexnet.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-guruplug-server-plus.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-ib62x0.dts	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-iconnect.dts	/^	ethphy0: ethernet-phy@11 {$/;"	l
ethphy0	kirkwood-km_kirkwood.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-laplug.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-linkstation-6282.dtsi	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-lsxl.dtsi	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-mplcec4.dts	/^	ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	kirkwood-nas2big.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-netgear_readynas_duo_v2.dts	/^	ethphy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
ethphy0	kirkwood-netgear_readynas_nv+_v2.dts	/^	ethphy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
ethphy0	kirkwood-netxbig.dtsi	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-ns2-common.dtsi	/^	ethphy0: ethernet-phy@X {$/;"	l
ethphy0	kirkwood-nsa320.dts	/^	ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	kirkwood-nsa325.dts	/^	ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	kirkwood-openblocks_a6.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-openblocks_a7.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-openrd-base.dts	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-openrd-client.dts	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-openrd-ultimate.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-pogo_e02.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-pogoplug-series-4.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-rd88f6192.dts	/^        ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-sheevaplug-common.dtsi	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-synology.dtsi	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-t5325.dts	/^	ethphy0: ethernet-phy@8 {$/;"	l
ethphy0	kirkwood-topkick.dts	/^	ethphy0: ethernet-phy@0 {$/;"	l
ethphy0	kirkwood-ts219.dtsi	/^	ethphy0: ethernet-phy@X {$/;"	l
ethphy0	moxart-uc7112lx.dts	/^	ethphy0: ethernet-phy@1 {$/;"	l
ethphy0	vf610-twr.dts	/^		ethphy0: ethernet-phy@0 {$/;"	l
ethphy1	am335x-icev2.dts	/^	ethphy1: ethernet-phy@3 {$/;"	l
ethphy1	berlin2.dtsi	/^			ethphy1: ethernet-phy@0 {$/;"	l	label:eth1
ethphy1	berlin2cd.dtsi	/^			ethphy1: ethernet-phy@0 {$/;"	l	label:eth1
ethphy1	imx6sx-19x19-arm2.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6sx-nitrogen6sx.dts	/^		ethphy1: ethernet-phy@4 {$/;"	l
ethphy1	imx6sx-sabreauto.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6sx-sdb.dtsi	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6sx-udoo-neo-basic.dts	/^		ethphy1: ethernet-phy@0 {$/;"	l
ethphy1	imx6sx-udoo-neo-full.dts	/^		ethphy1: ethernet-phy@0 {$/;"	l
ethphy1	imx6ul-14x14-ddr3-arm2.dts	/^		ethphy1: ethernet-phy@2 {$/;"	l
ethphy1	imx6ul-14x14-evk.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6ul-14x14-lpddr2-arm2.dts	/^		ethphy1: ethernet-phy@2 {$/;"	l
ethphy1	imx6ul-9x9-evk.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6ul-geam.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6ul-opos6ul.dtsi	/^		ethphy1: ethernet-phy@1 {$/;"	l	label:mdio
ethphy1	imx6ul-pico-hobbit.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6ulea-com.dtsi	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6ull-14x14-ddr3-arm2.dts	/^		ethphy1: ethernet-phy@2 {$/;"	l
ethphy1	imx6ull-14x14-evk.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx6ull-9x9-evk.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx7d-12x12-lpddr3-arm2.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx7d-cl-som-imx7.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	imx7d-sdb.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	keystone-k2e-evm.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	keystone-k2hk-evm.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	keystone-k2l-evm.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-b3.dts	/^	ethphy1: ethernet-phy@24 {$/;"	l
ethphy1	kirkwood-dreamplug.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-guruplug-server-plus.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-iomega_ix2_200.dts	/^	ethphy1: ethernet-phy@11 {$/;"	l
ethphy1	kirkwood-linkstation-duo-6281.dtsi	/^	ethphy1: ethernet-phy@8 {$/;"	l
ethphy1	kirkwood-lsxl.dtsi	/^	ethphy1: ethernet-phy@8 {$/;"	l
ethphy1	kirkwood-mplcec4.dts	/^	ethphy1: ethernet-phy@2 {$/;"	l
ethphy1	kirkwood-net5big.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-netxbig.dtsi	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-openblocks_a7.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-openrd-client.dts	/^	ethphy1: ethernet-phy@24 {$/;"	l
ethphy1	kirkwood-openrd-ultimate.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-rd88f6281-a.dts	/^	ethphy1: ethernet-phy@11 {$/;"	l
ethphy1	kirkwood-synology.dtsi	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	kirkwood-ts419.dtsi	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	moxart-uc7112lx.dts	/^	ethphy1: ethernet-phy@1 {$/;"	l
ethphy1	vf610-twr.dts	/^		ethphy1: ethernet-phy@1 {$/;"	l
ethphy2	imx6sx-nitrogen6sx.dts	/^		ethphy2: ethernet-phy@5 {$/;"	l
ethphy2	imx6sx-sdb.dtsi	/^		ethphy2: ethernet-phy@2 {$/;"	l
ethport	orion5x.dtsi	/^				ethport: ethernet-port@0 {$/;"	l	label:eth
ethsc	uniphier-support-card.dtsi	/^		ethsc: ethernet@0 {$/;"	l	label:support_card
ethsys	mt2701.dtsi	/^	ethsys: syscon@1b000000 {$/;"	l
ethsys	mt7623.dtsi	/^	ethsys: syscon@1b000000 {$/;"	l
etm	imx28.dtsi	/^			etm: etm@80022000 {$/;"	l
etm0_out	qcom-apq8064.dtsi	/^				etm0_out: endpoint {$/;"	l
etm0_out	qcom-msm8974.dtsi	/^				etm0_out: endpoint {$/;"	l
etm0_out_port	imx7s.dtsi	/^				etm0_out_port: endpoint {$/;"	l
etm0_out_port	vexpress-v2p-ca15_a7.dts	/^			etm0_out_port: endpoint {$/;"	l
etm1_out	qcom-apq8064.dtsi	/^				etm1_out: endpoint {$/;"	l
etm1_out	qcom-msm8974.dtsi	/^				etm1_out: endpoint {$/;"	l
etm1_out_port	imx7d.dtsi	/^				etm1_out_port: endpoint {$/;"	l
etm1_out_port	vexpress-v2p-ca15_a7.dts	/^			etm1_out_port: endpoint {$/;"	l
etm2_out	qcom-apq8064.dtsi	/^				etm2_out: endpoint {$/;"	l
etm2_out	qcom-msm8974.dtsi	/^				etm2_out: endpoint {$/;"	l
etm2_out_port	vexpress-v2p-ca15_a7.dts	/^			etm2_out_port: endpoint {$/;"	l
etm3_out	qcom-apq8064.dtsi	/^				etm3_out: endpoint {$/;"	l
etm3_out	qcom-msm8974.dtsi	/^				etm3_out: endpoint {$/;"	l
etm_hrefv60_mode	ste-hrefv60plus.dtsi	/^				etm_hrefv60_mode: etm_hrefv60 {$/;"	l
etm_out	omap3-beagle-xm.dts	/^			etm_out: endpoint {$/;"	l
etm_out	omap3-beagle.dts	/^			etm_out: endpoint {$/;"	l
etm_out	sama5d2.dtsi	/^			etm_out: endpoint {$/;"	l
etn_switch	imx28.dtsi	/^		etn_switch: switch@800f8000 {$/;"	l
etnphy	imx6qdl-tx6.dtsi	/^		etnphy: ethernet-phy@0 {$/;"	l
etnphy0	imx6ul-tx6ul-mainboard.dts	/^		etnphy0: ethernet-phy@0 {$/;"	l
etnphy0	imx6ul-tx6ul.dtsi	/^		etnphy0: ethernet-phy@0 {$/;"	l
etnphy1	imx6ul-tx6ul-mainboard.dts	/^		etnphy1: ethernet-phy@2 {$/;"	l
etnphy1	imx6ul-tx6ul.dtsi	/^		etnphy1: ethernet-phy@2 {$/;"	l
etr_in	qcom-msm8974.dtsi	/^				etr_in: endpoint {$/;"	l
etr_in_port	imx7s.dtsi	/^				etr_in_port: endpoint {$/;"	l
ev3_lcd_pins	da850-lego-ev3.dts	/^	ev3_lcd_pins: pinmux_lcd {$/;"	l
eve_clk	dra7xx-clocks.dtsi	/^	eve_clk: eve_clk@180 {$/;"	l
eve_dclk_div	dra7xx-clocks.dtsi	/^	eve_dclk_div: eve_dclk_div {$/;"	l
eve_dpll_hs_clk_div	dra7xx-clocks.dtsi	/^	eve_dpll_hs_clk_div: eve_dpll_hs_clk_div {$/;"	l
evm_12v0	dra72-evm-common.dtsi	/^	evm_12v0: fixedregulator-evm12v0 {$/;"	l
evm_1v8_sw	dra7-evm.dts	/^	evm_1v8_sw: fixedregulator-evm_1v8 {$/;"	l
evm_1v8_sw	dra71-evm.dts	/^	evm_1v8_sw: fixedregulator-evm_1v8 {$/;"	l
evm_1v8_sw	dra72-evm-revc.dts	/^	evm_1v8_sw: fixedregulator-evm_1v8 {$/;"	l
evm_1v8_sw	dra72-evm.dts	/^	evm_1v8_sw: fixedregulator-evm_1v8 {$/;"	l
evm_3v3_sd	dra7-evm.dts	/^	evm_3v3_sd: fixedregulator-sd {$/;"	l
evm_3v3_sd	dra72-evm-common.dtsi	/^	evm_3v3_sd: fixedregulator-sd {$/;"	l
evm_3v3_sw	dra7-evm.dts	/^	evm_3v3_sw: fixedregulator-evm_3v3_sw {$/;"	l
evm_3v3_sw	dra72-evm-common.dtsi	/^	evm_3v3_sw: fixedregulator-evm_3v3 {$/;"	l
evm_5v0	dra72-evm-common.dtsi	/^	evm_5v0: fixedregulator-evm5v0 {$/;"	l
evm_keys_pins	omap5-uevm.dts	/^	evm_keys_pins: pinmux_evm_keys_gpio_pins {$/;"	l
evm_v3_3d	am437x-gp-evm.dts	/^	evm_v3_3d: fixedregulator-v3_3d {$/;"	l
expander	imx53-mba53.dts	/^	expander: pca9554@20 {$/;"	l
expander	imx6qdl-aristainetos2.dtsi	/^	expander: tca6416@20 {$/;"	l
expander0	armada-385-linksys.dtsi	/^	expander0: pca9635@68 {$/;"	l
expander0	armada-388-clearfog.dtsi	/^	expander0: gpio-expander@20 {$/;"	l
expander0	armada-388-gp.dts	/^				expander0: pca9555@20 {$/;"	l
expander1	armada-388-gp.dts	/^				expander1: pca9555@21 {$/;"	l
ext_3p3v	qcom-apq8064-asus-nexus7-flo.dts	/^	ext_3p3v: regulator-fixed@1 {$/;"	l
ext_3p3v	qcom-apq8064-ifc6410.dts	/^		ext_3p3v: regulator-fixed@1 {$/;"	l
ext_clk	artpec6.dtsi	/^	ext_clk: ext_clk {$/;"	l
ext_dma_0	s3c64xx-pinctrl.dtsi	/^	ext_dma_0: ext-dma-0 {$/;"	l
ext_dma_1	s3c64xx-pinctrl.dtsi	/^	ext_dma_1: ext-dma-1 {$/;"	l
ext_gmac	rk3229-evb.dts	/^	ext_gmac: ext_gmac {$/;"	l
ext_gmac	rk3288-evb.dtsi	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-fennec.dts	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-firefly-reload-core.dtsi	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-firefly.dtsi	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-miqi.dts	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-phycore-som.dtsi	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-popmetal.dts	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-r89.dts	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-rock2-som.dtsi	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_gmac	rk3288-tinker.dts	/^	ext_gmac: external-gmac-clock {$/;"	l
ext_l2	qcom-msm8960-cdp.dts	/^		ext_l2: gpio-regulator@91 {$/;"	l
ext_osc32k	sun8i-a23-a33.dtsi	/^		ext_osc32k: ext_osc32k_clk {$/;"	l
ext_regulators	ste-dbx5x0.dtsi	/^				ext_regulators: ab8500-ext-regulators {$/;"	l
ext_regulators	ste-snowball.dts	/^				ext_regulators: ab8500-ext-regulators {$/;"	l
ext_rtc	am335x-cm-t335.dts	/^	ext_rtc: em3027@56 {$/;"	l
ext_sram	lpc4350-hitex-eval.dts	/^		ext_sram: sram@2,0 {$/;"	l
ext_wakeup	am335x-chilisom.dtsi	/^	ext_wakeup: ext-wakeup {$/;"	l
extal1_clk	r8a73a4.dtsi	/^		extal1_clk: extal1 {$/;"	l
extal1_clk	r8a7740.dtsi	/^		extal1_clk: extal1 {$/;"	l
extal1_clk	sh73a0.dtsi	/^		extal1_clk: extal1 {$/;"	l
extal1_div2_clk	r8a73a4.dtsi	/^		extal1_div2_clk: extal1_div2 {$/;"	l
extal1_div2_clk	r8a7740.dtsi	/^		extal1_div2_clk: extal1_div2 {$/;"	l
extal2_clk	r8a73a4.dtsi	/^		extal2_clk: extal2 {$/;"	l
extal2_clk	r8a7740.dtsi	/^		extal2_clk: extal2 {$/;"	l
extal2_clk	sh73a0.dtsi	/^		extal2_clk: extal2 {$/;"	l
extal_clk	r7s72100.dtsi	/^		extal_clk: extal {$/;"	l
extal_clk	r8a7743.dtsi	/^	extal_clk: extal {$/;"	l
extal_clk	r8a7745.dtsi	/^	extal_clk: extal {$/;"	l
extal_clk	r8a7778.dtsi	/^		extal_clk: extal {$/;"	l
extal_clk	r8a7779.dtsi	/^		extal_clk: extal {$/;"	l
extal_clk	r8a7790.dtsi	/^		extal_clk: extal {$/;"	l
extal_clk	r8a7791.dtsi	/^		extal_clk: extal {$/;"	l
extal_clk	r8a7792.dtsi	/^	extal_clk: extal {$/;"	l
extal_clk	r8a7793.dtsi	/^		extal_clk: extal {$/;"	l
extal_clk	r8a7794.dtsi	/^		extal_clk: extal {$/;"	l
extalr_clk	r8a73a4.dtsi	/^		extalr_clk: extalr {$/;"	l
extalr_clk	r8a7740.dtsi	/^		extalr_clk: extalr {$/;"	l
extalr_clk	sh73a0.dtsi	/^		extalr_clk: extalr {$/;"	l
extalt_clkin_ck	omap44xx-clocks.dtsi	/^	extalt_clkin_ck: extalt_clkin_ck {$/;"	l
extcki_clk	sh73a0.dtsi	/^		extcki_clk: extcki {$/;"	l
extcon_usb1	dra7-evm-common.dtsi	/^	extcon_usb1: extcon_usb1 {$/;"	l
extcon_usb1	dra72-evm-common.dtsi	/^	extcon_usb1: extcon_usb1 {$/;"	l
extcon_usb2	am57xx-beagle-x15-common.dtsi	/^		extcon_usb2: tps659038_usb {$/;"	l
extcon_usb2	am57xx-idk-common.dtsi	/^		extcon_usb2: tps659038_usb {$/;"	l
extcon_usb2	dra7-evm.dts	/^	extcon_usb2: extcon_usb2 {$/;"	l
extcon_usb2	dra72-evm-common.dtsi	/^	extcon_usb2: extcon_usb2 {$/;"	l
extcon_usb3	omap5-board-common.dtsi	/^		extcon_usb3: palmas_usb {$/;"	l	label:palmas
extcon_usb3	omap5-cm-t54.dts	/^		extcon_usb3: palmas_usb {$/;"	l	label:palmas
extcpena_default_mode	ste-href-ab8500.dtsi	/^						extcpena_default_mode: extcpena_default {$/;"	l
extended_io	imx7d-sdb.dts	/^		extended_io: gpio-expander@0 {$/;"	l
extgpio0	dm8168-evm.dts	/^	extgpio0: pcf8575@20 {$/;"	l
extgpio0	imx1-ads.dts	/^	extgpio0: pcf8575@22 {$/;"	l
extgpio1	dm8168-evm.dts	/^	extgpio1: pcf8575@20 {$/;"	l
extgpio1	imx1-ads.dts	/^	extgpio1: pcf8575@24 {$/;"	l
exti	stm32f429.dtsi	/^		exti: interrupt-controller@40013c00 {$/;"	l
exti	stm32f746.dtsi	/^		exti: interrupt-controller@40013c00 {$/;"	l
extuart_clk	s3c2416-pinctrl.dtsi	/^	extuart_clk: extuart-clk {$/;"	l
exynos_usbphy	exynos3250.dtsi	/^		exynos_usbphy: exynos-usbphy@125B0000 {$/;"	l
exynos_usbphy	exynos4.dtsi	/^	exynos_usbphy: exynos-usbphy@125B0000 {$/;"	l
f2s_free_clk	socfpga_arria10.dtsi	/^					f2s_free_clk: f2s_free_clk {$/;"	l
f2s_periph_ref_clk	socfpga.dtsi	/^					f2s_periph_ref_clk: f2s_periph_ref_clk {$/;"	l
f2s_sdram_ref_clk	socfpga.dtsi	/^					f2s_sdram_ref_clk: f2s_sdram_ref_clk {$/;"	l
fabric	hip04.dtsi	/^		fabric: fabric {$/;"	l
fac_fck	omap24xx-clocks.dtsi	/^	fac_fck: fac_fck@200 {$/;"	l
fac_ick	omap24xx-clocks.dtsi	/^	fac_ick: fac_ick@210 {$/;"	l
fac_ick	omap3430es1-clocks.dtsi	/^	fac_ick: fac_ick@a10 {$/;"	l
fan	exynos5440.dtsi	/^		fan: fan {$/;"	l	label:pin_ctrl
fan0	exynos4412-odroidu3.dts	/^	fan0: pwm-fan {$/;"	l
fan0	exynos5410-odroidxu.dts	/^	fan0: pwm-fan {$/;"	l
fan0	exynos5422-odroidxu3-common.dtsi	/^	fan0: pwm-fan {$/;"	l
fan1_alarm_pin	armada-xp-synology-ds414.dts	/^	fan1_alarm_pin: fan1-alarm-pin {$/;"	l
fan2_alarm_pin	armada-xp-synology-ds414.dts	/^	fan2_alarm_pin: fan2-alarm-pin {$/;"	l
fan_alarm_pin	armada-370-synology-ds213j.dts	/^	fan_alarm_pin: fan-alarm-pin {$/;"	l
fan_ctrl_high_pin	armada-370-synology-ds213j.dts	/^	fan_ctrl_high_pin: fan-ctrl-high-pin {$/;"	l
fan_ctrl_low_pin	armada-370-synology-ds213j.dts	/^	fan_ctrl_low_pin: fan-ctrl-low-pin {$/;"	l
fan_ctrl_mid_pin	armada-370-synology-ds213j.dts	/^	fan_ctrl_mid_pin: fan-ctrl-mid-pin {$/;"	l
fan_pins	armada-370-rd.dts	/^	fan_pins: fan-pins {$/;"	l
fast_clk	ste-u300.dts	/^		fast_clk: fast_clk@26M {$/;"	l
fast_timer	nspire.dtsi	/^			fast_timer: timer@90010000 {$/;"	l
fb	ep7209.dtsi	/^		fb: fb@800002c0 {$/;"	l
fb	imx1.dtsi	/^			fb: fb@00205000 {$/;"	l
fb	imx27.dtsi	/^			fb: fb@10021000 {$/;"	l
fb	vt8500.dtsi	/^		fb: fb@d8050800 {$/;"	l
fb	wm8505.dtsi	/^		fb: fb@d8050800 {$/;"	l
fb	wm8650.dtsi	/^		fb: fb@d8050800 {$/;"	l
fb	wm8850.dtsi	/^		fb: fb@d8051700 {$/;"	l
fb0	at91sam9261.dtsi	/^		fb0: fb@0x00600000 {$/;"	l
fb0	at91sam9261ek.dts	/^		fb0: fb@0x00600000 {$/;"	l
fb0	at91sam9263.dtsi	/^		fb0: fb@0x00700000 {$/;"	l
fb0	at91sam9263ek.dts	/^		fb0: fb@0x00700000 {$/;"	l
fb0	at91sam9g45.dtsi	/^		fb0: fb@0x00500000 {$/;"	l
fb0	at91sam9m10g45ek.dts	/^		fb0: fb@0x00500000 {$/;"	l
fb0	at91sam9rl.dtsi	/^		fb0: fb@00500000 {$/;"	l
fb0	at91sam9rlek.dts	/^		fb0: fb@00500000 {$/;"	l
fdif_fck	omap44xx-clocks.dtsi	/^	fdif_fck: fdif_fck@1028 {$/;"	l
fdif_fclk	omap54xx-clocks.dtsi	/^	fdif_fclk: fdif_fclk@1328 {$/;"	l
fdma0	stih407-family.dtsi	/^		fdma0: dma-controller@8e20000 {$/;"	l
fdma1	stih407-family.dtsi	/^		fdma1: dma-controller@8e40000 {$/;"	l
fdma2	stih407-family.dtsi	/^		fdma2: dma-controller@8e60000 {$/;"	l
fe0	sun5i.dtsi	/^		fe0: display-frontend@01e00000 {$/;"	l
fe0	sun6i-a31.dtsi	/^		fe0: display-frontend@01e00000 {$/;"	l
fe0	sun8i-a33.dtsi	/^		fe0: display-frontend@01e00000 {$/;"	l
fe0_out	sun5i.dtsi	/^				fe0_out: port@1 {$/;"	l	label:fe0
fe0_out	sun6i-a31.dtsi	/^				fe0_out: port@1 {$/;"	l	label:fe0
fe0_out	sun8i-a33.dtsi	/^				fe0_out: port@1 {$/;"	l	label:fe0
fe0_out_be0	sun5i.dtsi	/^					fe0_out_be0: endpoint@0 {$/;"	l	label:fe0.fe0_out
fe0_out_be0	sun6i-a31.dtsi	/^					fe0_out_be0: endpoint@0 {$/;"	l	label:fe0.fe0_out
fe0_out_be0	sun8i-a33.dtsi	/^					fe0_out_be0: endpoint@0 {$/;"	l	label:fe0.fe0_out
fe0_out_be1	sun6i-a31.dtsi	/^					fe0_out_be1: endpoint@1 {$/;"	l	label:fe0.fe0_out
fe1	sun6i-a31.dtsi	/^		fe1: display-frontend@01e20000 {$/;"	l
fe1_out	sun6i-a31.dtsi	/^				fe1_out: port@1 {$/;"	l	label:fe1
fe1_out_be0	sun6i-a31.dtsi	/^					fe1_out_be0: endpoint@0 {$/;"	l	label:fe1.fe1_out
fe1_out_be1	sun6i-a31.dtsi	/^					fe1_out_be1: endpoint@1 {$/;"	l	label:fe1.fe1_out
fec	imx25.dtsi	/^			fec: ethernet@50038000 {$/;"	l
fec	imx27.dtsi	/^			fec: ethernet@1002b000 {$/;"	l
fec	imx35.dtsi	/^			fec: fec@50038000 {$/;"	l	label:spba
fec	imx50.dtsi	/^			fec: ethernet@63fec000 {$/;"	l
fec	imx51.dtsi	/^			fec: ethernet@83fec000 {$/;"	l
fec	imx53.dtsi	/^			fec: ethernet@63fec000 {$/;"	l
fec	imx6qdl.dtsi	/^			fec: ethernet@02188000 {$/;"	l
fec	imx6sl.dtsi	/^			fec: ethernet@02188000 {$/;"	l	label:aips2
fec0	vfxxx.dtsi	/^			fec0: ethernet@400d0000 {$/;"	l	label:aips1
fec1	imx6sx.dtsi	/^			fec1: ethernet@02188000 {$/;"	l	label:aips2
fec1	imx6ul.dtsi	/^			fec1: ethernet@02188000 {$/;"	l	label:aips2
fec1	imx6ull.dtsi	/^			fec1: ethernet@02188000 {$/;"	l	label:aips2
fec1	imx7s.dtsi	/^			fec1: ethernet@30be0000 {$/;"	l	label:aips3
fec1	vfxxx.dtsi	/^			fec1: ethernet@400d1000 {$/;"	l	label:aips1
fec2	imx6sx.dtsi	/^			fec2: ethernet@021b4000 {$/;"	l	label:aips2
fec2	imx6ul.dtsi	/^			fec2: ethernet@020b4000 {$/;"	l
fec2	imx6ull.dtsi	/^			fec2: ethernet@020b4000 {$/;"	l
fec2	imx7d.dtsi	/^	fec2: ethernet@30bf0000 {$/;"	l
fet1	exynos5250-snow-common.dtsi	/^					fet1: fet1 {$/;"	l	label:i2c_104
fet6	exynos5250-snow-common.dtsi	/^					fet6: fet6 {$/;"	l	label:i2c_104
ffuart	pxa2xx.dtsi	/^		ffuart: uart@40100000 {$/;"	l
fimc0	s5pv210.dtsi	/^			fimc0: fimc@fb200000 {$/;"	l	label:camera
fimc0_ep	s5pv210-goni.dts	/^			fimc0_ep: endpoint {$/;"	l
fimc1	s5pv210.dtsi	/^			fimc1: fimc@fb300000 {$/;"	l	label:camera
fimc2	s5pv210.dtsi	/^			fimc2: fimc@fb400000 {$/;"	l	label:camera
fimc_0	exynos4.dtsi	/^		fimc_0: fimc@11800000 {$/;"	l
fimc_0	exynos4210-trats.dts	/^		fimc_0: fimc@11800000 {$/;"	l
fimc_0	exynos4210-universal_c210.dts	/^		fimc_0: fimc@11800000 {$/;"	l
fimc_0	exynos4210.dtsi	/^		fimc_0: fimc@11800000 {$/;"	l
fimc_1	exynos4.dtsi	/^		fimc_1: fimc@11810000 {$/;"	l
fimc_1	exynos4210-trats.dts	/^		fimc_1: fimc@11810000 {$/;"	l
fimc_1	exynos4210-universal_c210.dts	/^		fimc_1: fimc@11810000 {$/;"	l
fimc_1	exynos4210.dtsi	/^		fimc_1: fimc@11810000 {$/;"	l
fimc_2	exynos4.dtsi	/^		fimc_2: fimc@11820000 {$/;"	l
fimc_2	exynos4210-trats.dts	/^		fimc_2: fimc@11820000 {$/;"	l
fimc_2	exynos4210-universal_c210.dts	/^		fimc_2: fimc@11820000 {$/;"	l
fimc_2	exynos4210.dtsi	/^		fimc_2: fimc@11820000 {$/;"	l
fimc_3	exynos4.dtsi	/^		fimc_3: fimc@11830000 {$/;"	l
fimc_3	exynos4210-trats.dts	/^		fimc_3: fimc@11830000 {$/;"	l
fimc_3	exynos4210-universal_c210.dts	/^		fimc_3: fimc@11830000 {$/;"	l
fimc_3	exynos4210.dtsi	/^		fimc_3: fimc@11830000 {$/;"	l
fimc_is	exynos4412.dtsi	/^		fimc_is: fimc-is@12000000 {$/;"	l
fimc_is_i2c0	exynos3250-pinctrl.dtsi	/^	fimc_is_i2c0: fimc-is-i2c0 {$/;"	l
fimc_is_i2c0	exynos4412-pinctrl.dtsi	/^		fimc_is_i2c0: fimc-is-i2c0 {$/;"	l	label:pinctrl_1
fimc_is_i2c1	exynos3250-pinctrl.dtsi	/^	fimc_is_i2c1: fimc-is-i2c1 {$/;"	l
fimc_is_i2c1	exynos4412-pinctrl.dtsi	/^		fimc_is_i2c1: fimc-is-i2c1 {$/;"	l	label:pinctrl_1
fimc_is_uart	exynos3250-pinctrl.dtsi	/^	fimc_is_uart: fimc-is-uart {$/;"	l
fimc_is_uart	exynos4412-pinctrl.dtsi	/^		fimc_is_uart: fimc-is-uart {$/;"	l	label:pinctrl_1
fimc_lite_0	exynos4412.dtsi	/^		fimc_lite_0: fimc-lite@12390000 {$/;"	l
fimc_lite_1	exynos4412.dtsi	/^		fimc_lite_1: fimc-lite@123A0000 {$/;"	l
fimd	exynos3250.dtsi	/^		fimd: fimd@11c00000 {$/;"	l
fimd	exynos4.dtsi	/^	fimd: fimd@11c00000 {$/;"	l
fimd	exynos5.dtsi	/^		fimd: fimd@14400000 {$/;"	l
fimd	s5pv210.dtsi	/^		fimd: fimd@f8000000 {$/;"	l
fimd_dpi_ep	exynos4210-universal_c210.dts	/^		fimd_dpi_ep: endpoint {$/;"	l
fin_pll	exynos5260-xyref5260.dts	/^	fin_pll: xxti {$/;"	l
fin_pll	exynos5410-odroidxu.dts	/^	fin_pll: xxti {$/;"	l
fin_pll	exynos5410-smdk5410.dts	/^	fin_pll: xxti {$/;"	l
fin_pll	s3c6410-mini6410.dts	/^		fin_pll: oscillator@0 {$/;"	l
fin_pll	s3c6410-smdk6410.dts	/^		fin_pll: oscillator@0 {$/;"	l
firc	imx7ulp.dtsi	/^		firc: clock@3 {$/;"	l
firmware	bcm2835-rpi.dtsi	/^		firmware: firmware {$/;"	l
fixedregulator3v3	r8a7778-bockw.dts	/^	fixedregulator3v3: regulator-3v3 {$/;"	l
fixedregulator3v3	r8a7779-marzen.dts	/^	fixedregulator3v3: regulator-3v3 {$/;"	l
fixedregulator3v3	r8a7790-lager.dts	/^	fixedregulator3v3: regulator-3v3 {$/;"	l
flash	am335x-sl50.dts	/^	flash: n25q032@1 {$/;"	l
flash	am437x-cm-t43.dts	/^	flash: w25q64cvzpig@0 {$/;"	l
flash	bcm958522er.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm958525er.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm958525xmc.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm958622hr.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm958623hr.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm958625hr.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm958625k.dts	/^	flash: m25p80@0 {$/;"	l
flash	bcm988312hr.dts	/^	flash: m25p80@0 {$/;"	l
flash	da850-evm.dts	/^			flash: m25p80@0 {$/;"	l	label:spi1
flash	ep7211-edb7211.dts	/^	flash: nor@00000000 {$/;"	l
flash	exynos5440-ssdk5440.dts	/^	flash: w25q128@0 {$/;"	l
flash	imx28-evk.dts	/^				flash: m25p80@0 {$/;"	l	label:ssp2
flash	imx28-m28evk.dts	/^				flash: m25p80@0 {$/;"	l	label:ssp2
flash	imx28-sps1.dts	/^				flash: m25p80@0 {$/;"	l	label:ssp2
flash	imx50-evk.dts	/^	flash: m25p32@1 {$/;"	l
flash	imx51-babbage.dts	/^	flash: at45db321d@1 {$/;"	l
flash	imx53-smd.dts	/^	flash: m25p32@1 {$/;"	l
flash	imx6dl-rex-basic.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6dqscm-qwks-rev2.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6q-ba16.dtsi	/^	flash: n25q032@0 {$/;"	l
flash	imx6q-dmo-edmqmx6.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6q-gw5400-a.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6q-rex-pro.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-aristainetos.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-aristainetos2.dtsi	/^	flash: m25p80@1 {$/;"	l
flash	imx6qdl-dfi-fs700-m60.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-nit6xlite.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-nitrogen6_max.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-nitrogen6_som2.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-nitrogen6x.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-sabreauto.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-sabrelite.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6qdl-sabresd.dtsi	/^	flash: m25p80@0 {$/;"	l
flash	imx6sl-evk.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6sll-lpddr3-arm2.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6sx-14x14-arm2.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6sx-nitrogen6sx.dts	/^	flash: m25p80@0 {$/;"	l
flash	imx6ul-14x14-ddr3-arm2.dts	/^	flash: n25q032@0 {$/;"	l
flash	imx6ul-14x14-lpddr2-arm2.dts	/^	flash: n25q032@0 {$/;"	l
flash	imx6ull-14x14-ddr3-arm2.dts	/^	flash: n25q032@0 {$/;"	l
flash	imx7d-12x12-ddr3-arm2.dts	/^	flash: m25p80@0 {$/;"	l
flash	qcom-ipq8064-ap148.dts	/^				flash: m25p80@0 {$/;"	l	label:gsbi5.spi4
flash	r8a7778-bockw.dts	/^	flash: flash@0 {$/;"	l
flash	r8a7790-lager.dts	/^	flash: flash@0 {$/;"	l
flash	r8a7791-koelsch.dts	/^	flash: flash@0 {$/;"	l
flash	socfpga_arria5_socdk.dts	/^	flash: flash@0 {$/;"	l
flash	socfpga_cyclone5_sockit.dts	/^	flash: flash@0 {$/;"	l
flash	socfpga_cyclone5_socrates.dts	/^	flash: flash@0 {$/;"	l
flash0	backup/imx7dea-com-kit_v2.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx6dlea-com.dtsi	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6qea-com.dtsi	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6sx-14x14-arm2.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6sx-19x19-arm2.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6sx-sabreauto.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6sx-sdb-reva.dts	/^	flash0: s25fl128s@0 {$/;"	l
flash0	imx6sx-sdb.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6sxea-com.dtsi	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6sxscm-evb.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ul-14x14-ddr3-arm2.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ul-14x14-evk.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ul-14x14-lpddr2-arm2.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ul-9x9-evk.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ull-14x14-ddr3-arm2.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ull-14x14-evk.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx6ull-9x9-evk.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx7d-12x12-lpddr3-arm2-qspi.dts	/^	flash0: n25q256a@0 {$/;"	l
flash0	imx7d-sdb-qspi.dtsi	/^	flash0: mx25l51245g@0 {$/;"	l
flash0	imx7dea-com-kit.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx7dea-com-kit_v2.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx7dea-com-ptp.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx7dea-ucom-kit.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx7dea-ucom-kit_v2.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx7dea-ucom-ptp.dts	/^        flash0: n25q256a@0 {$/;"	l
flash0	imx7ulp-evk-qspi.dts	/^	flash0: mx25r6435f@0 {$/;"	l
flash0	socfpga_arria10_socdk_qspi.dts	/^	flash0: n25q00@0 {$/;"	l
flash0	socfpga_cyclone5_socdk.dts	/^	flash0: n25q00@0 {$/;"	l
flash0	socfpga_cyclone5_sodia.dts	/^        flash0: n25q512a@0 {$/;"	l
flash1	imx6sx-14x14-arm2.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6sx-19x19-arm2.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6sx-sabreauto.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6sx-sdb-reva.dts	/^	flash1: s25fl128s@1 {$/;"	l
flash1	imx6sx-sdb.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6sxea-com.dtsi	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6sxscm-evb.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6ul-14x14-ddr3-arm2.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6ul-14x14-lpddr2-arm2.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx6ull-14x14-ddr3-arm2.dts	/^	flash1: n25q256a@1 {$/;"	l
flash1	imx7d-12x12-lpddr3-arm2-qspi.dts	/^	flash1: n25q256a@1 {$/;"	l
flash2	imx6ul-14x14-ddr3-arm2.dts	/^	flash2: n25q256a@2 {$/;"	l
flash2	imx6ul-14x14-lpddr2-arm2.dts	/^	flash2: n25q256a@2 {$/;"	l
flash2	imx6ull-14x14-ddr3-arm2.dts	/^	flash2: n25q256a@2 {$/;"	l
flash2	imx7d-12x12-lpddr3-arm2-qspi.dts	/^	flash2: n25q256a@2 {$/;"	l
flash3	imx6ul-14x14-ddr3-arm2.dts	/^	flash3: n25q256a@3 {$/;"	l
flash3	imx6ul-14x14-lpddr2-arm2.dts	/^	flash3: n25q256a@3 {$/;"	l
flash3	imx6ull-14x14-ddr3-arm2.dts	/^	flash3: n25q256a@3 {$/;"	l
flash3	imx7d-12x12-lpddr3-arm2-qspi.dts	/^	flash3: n25q256a@3 {$/;"	l
flctl_clk	sh73a0.dtsi	/^		flctl_clk: flctlck@e6150014 {$/;"	l
flexcan1	imx6sx.dtsi	/^			flexcan1: can@02090000 {$/;"	l
flexcan1	imx6ull.dtsi	/^			flexcan1: can@02090000 {$/;"	l
flexcan1	imx7s.dtsi	/^			flexcan1: can@30a00000 {$/;"	l	label:aips3
flexcan2	imx6sx.dtsi	/^			flexcan2: can@02094000 {$/;"	l
flexcan2	imx6ull.dtsi	/^			flexcan2: can@02094000 {$/;"	l
flexcan2	imx7s.dtsi	/^			flexcan2: can@30a10000 {$/;"	l	label:aips3
flextimer1	imx7d.dtsi	/^	flextimer1: flextimer@30640000 {$/;"	l
flextimer2	imx7d.dtsi	/^	flextimer2: flextimer@30650000 {$/;"	l
flx0	at91-sama5d2_xplained.dts	/^			flx0: flexcom@f8034000 {$/;"	l
flx0	sama5d2.dtsi	/^			flx0: flexcom@f8034000 {$/;"	l
flx0_clk	sama5d2.dtsi	/^					flx0_clk: flx0_clk {$/;"	l
flx1	at91-sama5d27_som1_ek.dts	/^			flx1: flexcom@f8038000 {$/;"	l
flx1	sama5d2.dtsi	/^			flx1: flexcom@f8038000 {$/;"	l
flx1_clk	sama5d2.dtsi	/^					flx1_clk: flx1_clk {$/;"	l
flx2	sama5d2.dtsi	/^			flx2: flexcom@fc010000 {$/;"	l
flx2_clk	sama5d2.dtsi	/^					flx2_clk: flx2_clk {$/;"	l
flx3	at91-sama5d27_som1_ek.dts	/^			flx3: flexcom@fc014000 {$/;"	l
flx3	sama5d2.dtsi	/^			flx3: flexcom@fc014000 {$/;"	l
flx3_clk	sama5d2.dtsi	/^					flx3_clk: flx3_clk {$/;"	l
flx4	at91-sama5d27_som1_ek.dts	/^			flx4: flexcom@fc018000 {$/;"	l
flx4	at91-sama5d2_xplained.dts	/^			flx4: flexcom@fc018000 {$/;"	l
flx4	sama5d2.dtsi	/^			flx4: flexcom@fc018000 {$/;"	l
flx4_clk	sama5d2.dtsi	/^					flx4_clk: flx4_clk {$/;"	l
fmc	aspeed-g4.dtsi	/^		fmc: flash-controller@1e620000 {$/;"	l
fmc	aspeed-g5.dtsi	/^		fmc: flash-controller@1e620000 {$/;"	l
fmsi_clk	r8a7740.dtsi	/^		fmsi_clk: fmsi@e6150010 {$/;"	l
fmsick_clk	r8a7740.dtsi	/^		fmsick_clk: fmsick {$/;"	l
fmso_clk	r8a7740.dtsi	/^		fmso_clk: fmso@e6150014 {$/;"	l
fmsock_clk	r8a7740.dtsi	/^		fmsock_clk: fmsock {$/;"	l
force_hrefv60_mode	ste-hrefv60plus.dtsi	/^				force_hrefv60_mode: force_hrefv60 {$/;"	l
fpga	imx6q-evi.dts	/^	fpga: fpga@0 {$/;"	l
fpga	ls1021a-qds.dts	/^	fpga: board-control@3,0 {$/;"	l
fpga_aaci	arm-realview-pb1176.dts	/^		fpga_aaci: aaci@10004000 {$/;"	l
fpga_boot0_pins	omap3-ha-common.dtsi	/^	fpga_boot0_pins: fpga_boot0_pins {$/;"	l
fpga_boot1_pins	omap3-ha-common.dtsi	/^	fpga_boot1_pins: fpga_boot1_pins {$/;"	l
fpga_bridge0	socfpga.dtsi	/^		fpga_bridge0: fpga_bridge@ff400000 {$/;"	l
fpga_bridge1	socfpga.dtsi	/^		fpga_bridge1: fpga_bridge@ff500000 {$/;"	l
fpga_charlcd	arm-realview-pb1176.dts	/^		fpga_charlcd: charlcd@10008000 {$/;"	l
fpga_full	zynq-7000.dtsi	/^	fpga_full: fpga-full {$/;"	l
fpga_gpio0	arm-realview-pb1176.dts	/^		fpga_gpio0: gpio@10014000 {$/;"	l
fpga_gpio1	arm-realview-pb1176.dts	/^		fpga_gpio1: gpio@10015000 {$/;"	l
fpga_irqc	imx51-ts4800.dts	/^		fpga_irqc: fpga-irqc@15000 {$/;"	l
fpga_kmi0	arm-realview-pb1176.dts	/^		fpga_kmi0: kmi@10006000 {$/;"	l
fpga_kmi1	arm-realview-pb1176.dts	/^		fpga_kmi1: kmi@10007000 {$/;"	l
fpga_mci	arm-realview-pb1176.dts	/^		fpga_mci: mmcsd@10005000 {$/;"	l
fpga_mgr	socfpga_arria10.dtsi	/^		fpga_mgr: fpga-mgr@ffd03000 {$/;"	l
fpga_rtc	arm-realview-pb1176.dts	/^		fpga_rtc: rtc@10017000 {$/;"	l
fpga_serial	arm-realview-pb1176.dts	/^		fpga_serial: serial@10009000 {$/;"	l
fpgamgr0	socfpga.dtsi	/^		fpgamgr0: fpgamgr@ff706000 {$/;"	l
fshostusb_fck	omap3430es1-clocks.dtsi	/^	fshostusb_fck: fshostusb_fck@a00 {$/;"	l
fsia_clk	r8a73a4.dtsi	/^		fsia_clk: fsia@e6150018 {$/;"	l
fsia_clk	r8a7740.dtsi	/^		fsia_clk: fsia@e6150018 {$/;"	l
fsia_clk	sh73a0.dtsi	/^		fsia_clk: fsia@e6150018 {$/;"	l
fsia_pins	r8a7740-armadillo800eva.dts	/^	fsia_pins: sounda {$/;"	l
fsia_pins	sh73a0-kzm9g.dts	/^	fsia_pins: sounda {$/;"	l
fsiack_clk	r8a73a4.dtsi	/^		fsiack_clk: fsiack {$/;"	l
fsiack_clk	r8a7740.dtsi	/^		fsiack_clk: fsiack {$/;"	l
fsiack_clk	sh73a0.dtsi	/^		fsiack_clk: fsiack {$/;"	l
fsib_clk	r8a73a4.dtsi	/^		fsib_clk: fsib@e6150090 {$/;"	l
fsib_clk	sh73a0.dtsi	/^		fsib_clk: fsib@e6150090 {$/;"	l
fsibck_clk	r8a73a4.dtsi	/^		fsibck_clk: fsibck {$/;"	l
fsibck_clk	r8a7740.dtsi	/^		fsibck_clk: fsibck {$/;"	l
fsibck_clk	sh73a0.dtsi	/^		fsibck_clk: fsibck {$/;"	l
fsmc	spear1310-evb.dts	/^		fsmc: flash@b0000000 {$/;"	l
fsmc	spear1340-evb.dts	/^		fsmc: flash@b0000000 {$/;"	l
fsmc	spear13xx.dtsi	/^		fsmc: flash@b0000000 {$/;"	l
fsmc	spear300-evb.dts	/^		fsmc: flash@94000000 {$/;"	l
fsmc	spear300.dtsi	/^		fsmc: flash@94000000 {$/;"	l
fsmc	spear310-evb.dts	/^		fsmc: flash@44000000 {$/;"	l
fsmc	spear310.dtsi	/^		fsmc: flash@44000000 {$/;"	l
fsmc	spear320-evb.dts	/^		fsmc: flash@4c000000 {$/;"	l
fsmc	spear320-hmi.dts	/^		fsmc: flash@4c000000 {$/;"	l
fsmc	spear320.dtsi	/^		fsmc: flash@4c000000 {$/;"	l
fsmc	spear600.dtsi	/^		fsmc: flash@d1800000 {$/;"	l
fsmc	ste-nomadik-stn8815.dtsi	/^	fsmc: flash@40000000 {$/;"	l
fsmc	ste-u300.dts	/^	fsmc: flash@40000000 {$/;"	l
fsmc_clk	ste-u300.dts	/^		fsmc_clk: fsmc_clk@52M {$/;"	l
ft5306de4	sun4i-a10-chuwi-v7-cw0825.dts	/^	ft5306de4: touchscreen@38 {$/;"	l
ft5406ee8	sun4i-a10-dserve-dsrv9703c.dts	/^	ft5406ee8: touchscreen@38 {$/;"	l
ft5406ee8	sun4i-a10-inet97fv2.dts	/^	ft5406ee8: touchscreen@38 {$/;"	l
ft5406ee8	sun4i-a10-inet9f-rev03.dts	/^	ft5406ee8: touchscreen@38 {$/;"	l
ft5406ee8	sun6i-a31s-inet-q972.dts	/^	ft5406ee8: touchscreen@38 {$/;"	l
ft5x	sun4i-a10-inet1.dts	/^	ft5x: touchscreen@38 {$/;"	l
ftm	vfxxx.dtsi	/^			ftm: ftm@400b8000 {$/;"	l	label:aips1
func_128m_clk	dra7xx-clocks.dtsi	/^	func_128m_clk: func_128m_clk {$/;"	l
func_128m_clk	omap54xx-clocks.dtsi	/^	func_128m_clk: func_128m_clk {$/;"	l
func_12m_ck	omap24xx-clocks.dtsi	/^	func_12m_ck: func_12m_ck {$/;"	l
func_12m_clk	am43xx-clocks.dtsi	/^	func_12m_clk: func_12m_clk {$/;"	l
func_12m_fclk	dra7xx-clocks.dtsi	/^	func_12m_fclk: func_12m_fclk {$/;"	l
func_12m_fclk	omap44xx-clocks.dtsi	/^	func_12m_fclk: func_12m_fclk {$/;"	l
func_12m_fclk	omap54xx-clocks.dtsi	/^	func_12m_fclk: func_12m_fclk {$/;"	l
func_24m_clk	dra7xx-clocks.dtsi	/^	func_24m_clk: func_24m_clk {$/;"	l
func_24m_clk	omap44xx-clocks.dtsi	/^	func_24m_clk: func_24m_clk {$/;"	l
func_24m_clk	omap54xx-clocks.dtsi	/^	func_24m_clk: func_24m_clk {$/;"	l
func_24mc_fclk	omap44xx-clocks.dtsi	/^	func_24mc_fclk: func_24mc_fclk {$/;"	l
func_32k_ck	omap24xx-clocks.dtsi	/^	func_32k_ck: func_32k_ck {$/;"	l
func_48m_ck	omap24xx-clocks.dtsi	/^	func_48m_ck: func_48m_ck@540 {$/;"	l
func_48m_fclk	dra7xx-clocks.dtsi	/^	func_48m_fclk: func_48m_fclk {$/;"	l
func_48m_fclk	omap44xx-clocks.dtsi	/^	func_48m_fclk: func_48m_fclk@108 {$/;"	l
func_48m_fclk	omap54xx-clocks.dtsi	/^	func_48m_fclk: func_48m_fclk {$/;"	l
func_48mc_fclk	omap44xx-clocks.dtsi	/^	func_48mc_fclk: func_48mc_fclk {$/;"	l
func_54m_ck	omap24xx-clocks.dtsi	/^	func_54m_ck: func_54m_ck@540 {$/;"	l
func_64m_fclk	omap44xx-clocks.dtsi	/^	func_64m_fclk: func_64m_fclk@108 {$/;"	l
func_96m_aon_dclk_div	dra7xx-clocks.dtsi	/^	func_96m_aon_dclk_div: func_96m_aon_dclk_div {$/;"	l
func_96m_ck	omap24xx-clocks.dtsi	/^	func_96m_ck: func_96m_ck@540 {$/;"	l
func_96m_fclk	dra7xx-clocks.dtsi	/^	func_96m_fclk: func_96m_fclk {$/;"	l
func_96m_fclk	omap44xx-clocks.dtsi	/^	func_96m_fclk: func_96m_fclk@108 {$/;"	l
func_96m_fclk	omap54xx-clocks.dtsi	/^	func_96m_fclk: func_96m_fclk {$/;"	l
func_dmic_abe_gfclk	omap44xx-clocks.dtsi	/^	func_dmic_abe_gfclk: func_dmic_abe_gfclk@538 {$/;"	l
func_mcasp_abe_gfclk	omap44xx-clocks.dtsi	/^	func_mcasp_abe_gfclk: func_mcasp_abe_gfclk@540 {$/;"	l
func_mcbsp1_gfclk	omap44xx-clocks.dtsi	/^	func_mcbsp1_gfclk: func_mcbsp1_gfclk@548 {$/;"	l
func_mcbsp2_gfclk	omap44xx-clocks.dtsi	/^	func_mcbsp2_gfclk: func_mcbsp2_gfclk@550 {$/;"	l
func_mcbsp3_gfclk	omap44xx-clocks.dtsi	/^	func_mcbsp3_gfclk: func_mcbsp3_gfclk@558 {$/;"	l
funnel0_in_port0	hip04.dtsi	/^				funnel0_in_port0: endpoint {$/;"	l
funnel0_in_port1	hip04.dtsi	/^				funnel0_in_port1: endpoint {$/;"	l
funnel0_in_port2	hip04.dtsi	/^				funnel0_in_port2: endpoint {$/;"	l
funnel0_in_port3	hip04.dtsi	/^				funnel0_in_port3: endpoint {$/;"	l
funnel0_out_port0	hip04.dtsi	/^				funnel0_out_port0: endpoint {$/;"	l
funnel1_in5	qcom-msm8974.dtsi	/^					funnel1_in5: endpoint {$/;"	l
funnel1_in_port0	hip04.dtsi	/^				funnel1_in_port0: endpoint {$/;"	l
funnel1_in_port1	hip04.dtsi	/^				funnel1_in_port1: endpoint {$/;"	l
funnel1_in_port2	hip04.dtsi	/^				funnel1_in_port2: endpoint {$/;"	l
funnel1_in_port3	hip04.dtsi	/^				funnel1_in_port3: endpoint {$/;"	l
funnel1_out	qcom-msm8974.dtsi	/^					funnel1_out: endpoint {$/;"	l
funnel1_out_port0	hip04.dtsi	/^				funnel1_out_port0: endpoint {$/;"	l
funnel2_in_port0	hip04.dtsi	/^				funnel2_in_port0: endpoint {$/;"	l
funnel2_in_port1	hip04.dtsi	/^				funnel2_in_port1: endpoint {$/;"	l
funnel2_in_port2	hip04.dtsi	/^				funnel2_in_port2: endpoint {$/;"	l
funnel2_in_port3	hip04.dtsi	/^				funnel2_in_port3: endpoint {$/;"	l
funnel2_out_port0	hip04.dtsi	/^				funnel2_out_port0: endpoint {$/;"	l
funnel3_in_port0	hip04.dtsi	/^				funnel3_in_port0: endpoint {$/;"	l
funnel3_in_port1	hip04.dtsi	/^				funnel3_in_port1: endpoint {$/;"	l
funnel3_in_port2	hip04.dtsi	/^				funnel3_in_port2: endpoint {$/;"	l
funnel3_in_port3	hip04.dtsi	/^				funnel3_in_port3: endpoint {$/;"	l
funnel3_out_port0	hip04.dtsi	/^				funnel3_out_port0: endpoint {$/;"	l
funnel4_in_port0	hip04.dtsi	/^				funnel4_in_port0: endpoint {$/;"	l
funnel4_in_port1	hip04.dtsi	/^				funnel4_in_port1: endpoint {$/;"	l
funnel4_in_port2	hip04.dtsi	/^				funnel4_in_port2: endpoint {$/;"	l
funnel4_in_port3	hip04.dtsi	/^				funnel4_in_port3: endpoint {$/;"	l
funnel4_out_port0	hip04.dtsi	/^				funnel4_out_port0: endpoint {$/;"	l
funnel_in0	qcom-apq8064.dtsi	/^					funnel_in0: endpoint {$/;"	l
funnel_in1	qcom-apq8064.dtsi	/^					funnel_in1: endpoint {$/;"	l
funnel_in4	qcom-apq8064.dtsi	/^					funnel_in4: endpoint {$/;"	l
funnel_in5	qcom-apq8064.dtsi	/^					funnel_in5: endpoint {$/;"	l
funnel_in_port0	ste-dbx5x0.dtsi	/^					funnel_in_port0: endpoint {$/;"	l
funnel_in_port0	vexpress-v2p-ca15_a7.dts	/^				funnel_in_port0: endpoint {$/;"	l
funnel_in_port1	ste-dbx5x0.dtsi	/^					funnel_in_port1: endpoint {$/;"	l
funnel_in_port1	vexpress-v2p-ca15_a7.dts	/^				funnel_in_port1: endpoint {$/;"	l
funnel_in_port2	vexpress-v2p-ca15_a7.dts	/^				funnel_in_port2: endpoint {$/;"	l
funnel_in_port4	vexpress-v2p-ca15_a7.dts	/^				funnel_in_port4: endpoint {$/;"	l
funnel_in_port5	vexpress-v2p-ca15_a7.dts	/^				funnel_in_port5: endpoint {$/;"	l
funnel_out	qcom-apq8064.dtsi	/^					funnel_out: endpoint {$/;"	l
funnel_out_port	ste-dbx5x0.dtsi	/^					funnel_out_port: endpoint {$/;"	l
funnel_out_port0	vexpress-v2p-ca15_a7.dts	/^				funnel_out_port0: endpoint {$/;"	l
fuse	picoxcell-pc3x2.dtsi	/^		fuse: picoxcell-fuse@80000 {$/;"	l
fuse	picoxcell-pc3x3.dtsi	/^		fuse: picoxcell-fuse@80000 {$/;"	l
fuse_clk	at91sam9n12.dtsi	/^					fuse_clk: fuse_clk {$/;"	l
fuse_clk	picoxcell-pc3x3.dtsi	/^			fuse_clk: clock@8 {$/;"	l	label:clkgate
fuse_clk	sama5d3.dtsi	/^					fuse_clk: fuse_clk {$/;"	l
fuse_clk	sama5d4.dtsi	/^					fuse_clk: fuse_clk {$/;"	l
fw_wp_ap	rk3288-veyron.dtsi	/^		fw_wp_ap: fw-wp-ap {$/;"	l
fwcam0	ste-u300.dts	/^		fwcam0: fwcam@10 {$/;"	l	label:i2c1
fwcam1	ste-u300.dts	/^		fwcam1: fwcam@5d {$/;"	l	label:i2c1
fxosc	vfxxx.dtsi	/^	fxosc: fxosc {$/;"	l
g2d	exynos4210.dtsi	/^	g2d: g2d@12800000 {$/;"	l
g2d	exynos4412.dtsi	/^	g2d: g2d@10800000 {$/;"	l
g2d	s5pv210.dtsi	/^		g2d: g2d@fa000000 {$/;"	l
g2de_clk	at91sam9263.dtsi	/^					g2de_clk: g2de_clk {$/;"	l
g751	armada-xp-netgear-rn2120.dts	/^				g751: g751@4c {$/;"	l
g762	armada-370-netgear-rn102.dts	/^				g762: g762@3e {$/;"	l
g762	armada-370-netgear-rn104.dts	/^				g762: g762@3e {$/;"	l
g762	kirkwood-netgear_readynas_duo_v2.dts	/^			g762: g762@3e {$/;"	l
g762	kirkwood-netgear_readynas_nv+_v2.dts	/^			g762: g762@3e {$/;"	l
g762_clk	armada-370-netgear-rn102.dts	/^	       g762_clk: g762-oscillator {$/;"	l
g762_clk	armada-370-netgear-rn104.dts	/^	       g762_clk: g762-oscillator {$/;"	l
g762_clk	armada-xp-netgear-rn2120.dts	/^	       g762_clk: g762-oscillator {$/;"	l
g762_clk	kirkwood-nas2big.dts	/^			g762_clk: g762-oscillator {$/;"	l
g762_clk	kirkwood-net2big.dts	/^	       g762_clk: g762-oscillator {$/;"	l
g762_clk	kirkwood-net5big.dts	/^	       g762_clk: g762-oscillator {$/;"	l
g762_clk	kirkwood-netgear_readynas_duo_v2.dts	/^		       g762_clk: g762-oscillator {$/;"	l
g762_clk	kirkwood-netgear_readynas_nv+_v2.dts	/^		       g762_clk: g762-oscillator {$/;"	l
g762_fan1	armada-xp-netgear-rn2120.dts	/^				g762_fan1: g762@3e {$/;"	l
g762_fan2	armada-xp-netgear-rn2120.dts	/^				g762_fan2: g762@48 {$/;"	l
g762_fan3	armada-xp-netgear-rn2120.dts	/^				g762_fan3: g762@49 {$/;"	l
g_clk	r8a7778.dtsi	/^		g_clk: g {$/;"	l
g_clk	r8a7779.dtsi	/^		g_clk: g {$/;"	l
gate_clk	dove.dtsi	/^				gate_clk: clock-gating-ctrl@0038 {$/;"	l
gate_clk	kirkwood.dtsi	/^		gate_clk: clock-gating-control@2011c {$/;"	l
gateclk	armada-370.dtsi	/^			gateclk: clock-gating-control@18220 {$/;"	l
gateclk	armada-375.dtsi	/^			gateclk: clock-gating-control@18220 {$/;"	l
gateclk	armada-38x.dtsi	/^			gateclk: clock-gating-control@18220 {$/;"	l
gateclk	armada-39x.dtsi	/^			gateclk: clock-gating-control@18220 {$/;"	l
gateclk	armada-xp-98dx3236.dtsi	/^			gateclk: clock-gating-control@18220 {$/;"	l
gateclk	armada-xp.dtsi	/^			gateclk: clock-gating-control@18220 {$/;"	l
gbe0	keystone-k2e-netcp.dtsi	/^				gbe0: interface-0 {$/;"	l	label:netcp
gbe0	keystone-k2hk-netcp.dtsi	/^				gbe0: interface-0 {$/;"	l	label:netcp
gbe0	keystone-k2l-netcp.dtsi	/^				gbe0: interface-0 {$/;"	l	label:netcp
gbe1	keystone-k2e-netcp.dtsi	/^				gbe1: interface-1 {$/;"	l	label:netcp
gbe1	keystone-k2hk-netcp.dtsi	/^				gbe1: interface-1 {$/;"	l	label:netcp
gbe1	keystone-k2l-netcp.dtsi	/^				gbe1: interface-1 {$/;"	l	label:netcp
gbf_hrefv60_mode	ste-hrefv60plus.dtsi	/^				gbf_hrefv60_mode: gbf_hrefv60 {$/;"	l
gbf_snowball_mode	ste-snowball.dts	/^				gbf_snowball_mode: gbf_snowball {$/;"	l
gcb0	mmp2.dtsi	/^				gcb0: gpio@d4019000 {$/;"	l
gcb0	pxa168.dtsi	/^				gcb0: gpio@d4019000 {$/;"	l
gcb0	pxa2xx.dtsi	/^			gcb0: gpio@40e00000 {$/;"	l	label:gpio
gcb0	pxa910.dtsi	/^				gcb0: gpio@d4019000 {$/;"	l
gcb1	mmp2.dtsi	/^				gcb1: gpio@d4019004 {$/;"	l
gcb1	pxa168.dtsi	/^				gcb1: gpio@d4019004 {$/;"	l
gcb1	pxa2xx.dtsi	/^			gcb1: gpio@40e00004 {$/;"	l	label:gpio
gcb1	pxa910.dtsi	/^				gcb1: gpio@d4019004 {$/;"	l
gcb2	mmp2.dtsi	/^				gcb2: gpio@d4019008 {$/;"	l
gcb2	pxa168.dtsi	/^				gcb2: gpio@d4019008 {$/;"	l
gcb2	pxa2xx.dtsi	/^			gcb2: gpio@40e00008 {$/;"	l	label:gpio
gcb2	pxa910.dtsi	/^				gcb2: gpio@d4019008 {$/;"	l
gcb3	mmp2.dtsi	/^				gcb3: gpio@d4019100 {$/;"	l
gcb3	pxa168.dtsi	/^				gcb3: gpio@d4019100 {$/;"	l
gcb3	pxa2xx.dtsi	/^			gcb3: gpio@40e0000c {$/;"	l	label:gpio
gcb3	pxa910.dtsi	/^				gcb3: gpio@d4019100 {$/;"	l
gcb4	mmp2.dtsi	/^				gcb4: gpio@d4019104 {$/;"	l
gcb5	mmp2.dtsi	/^				gcb5: gpio@d4019108 {$/;"	l
gcc	qcom-apq8064.dtsi	/^		gcc: clock-controller@900000 {$/;"	l
gcc	qcom-apq8084.dtsi	/^		gcc: clock-controller@fc400000 {$/;"	l
gcc	qcom-ipq4019.dtsi	/^		gcc: clock-controller@1800000 {$/;"	l
gcc	qcom-ipq8064.dtsi	/^		gcc: clock-controller@900000 {$/;"	l
gcc	qcom-mdm9615.dtsi	/^		gcc: clock-controller@900000 {$/;"	l
gcc	qcom-msm8660.dtsi	/^		gcc: clock-controller@900000 {$/;"	l
gcc	qcom-msm8960.dtsi	/^		gcc: clock-controller@900000 {$/;"	l
gcc	qcom-msm8974.dtsi	/^		gcc: clock-controller@fc400000 {$/;"	l
gconf	dove.dtsi	/^			gconf: global-config@e802c {$/;"	l
ge0_gmii_pins	armada-xp.dtsi	/^	ge0_gmii_pins: ge0-gmii-pins {$/;"	l
ge0_rgmii_pins	armada-370.dtsi	/^	ge0_rgmii_pins: ge0-rgmii-pins {$/;"	l
ge0_rgmii_pins	armada-38x.dtsi	/^				ge0_rgmii_pins: ge-rgmii-pins-0 {$/;"	l	label:pinctrl
ge0_rgmii_pins	armada-xp.dtsi	/^	ge0_rgmii_pins: ge0-rgmii-pins {$/;"	l
ge1_rgmii_pins	armada-370.dtsi	/^	ge1_rgmii_pins: ge1-rgmii-pins {$/;"	l
ge1_rgmii_pins	armada-38x.dtsi	/^				ge1_rgmii_pins: ge-rgmii-pins-1 {$/;"	l	label:pinctrl
ge1_rgmii_pins	armada-xp.dtsi	/^	ge1_rgmii_pins: ge1-rgmii-pins {$/;"	l
gem0	zynq-7000.dtsi	/^		gem0: ethernet@e000b000 {$/;"	l	label:amba
gem1	zynq-7000.dtsi	/^		gem1: ethernet@e000c000 {$/;"	l	label:amba
gemtraceclk	keystone-clocks.dtsi	/^	gemtraceclk: gemtraceclk@2310120 {$/;"	l
genpll	bcm-cygnus-clock.dtsi	/^	genpll: genpll {$/;"	l
genpll	bcm-nsp.dtsi	/^		genpll: genpll@3f140 {$/;"	l
genpll	bcm5301x.dtsi	/^	genpll: genpll@1800c140 {$/;"	l
gfx	aspeed-g5.dtsi	/^			gfx: display@1e6e6000 {$/;"	l
gfx3d	qcom-apq8064.dtsi	/^		gfx3d: iommu@7c00000 {$/;"	l
gfx3d1	qcom-apq8064.dtsi	/^		gfx3d1: iommu@7d00000 {$/;"	l
gfx_2d_div_fck	omap24xx-clocks.dtsi	/^	gfx_2d_div_fck: gfx_2d_div_fck@340 {$/;"	l
gfx_2d_fck	omap24xx-clocks.dtsi	/^	gfx_2d_fck: gfx_2d_fck {$/;"	l
gfx_2d_gate_fck	omap24xx-clocks.dtsi	/^	gfx_2d_gate_fck: gfx_2d_gate_fck@300 {$/;"	l
gfx_3430es1_clkdm	omap3430es1-clocks.dtsi	/^	gfx_3430es1_clkdm: gfx_3430es1_clkdm {$/;"	l
gfx_3d_div_fck	omap24xx-clocks.dtsi	/^	gfx_3d_div_fck: gfx_3d_div_fck@340 {$/;"	l
gfx_3d_fck	omap24xx-clocks.dtsi	/^	gfx_3d_fck: gfx_3d_fck {$/;"	l
gfx_3d_gate_fck	omap24xx-clocks.dtsi	/^	gfx_3d_gate_fck: gfx_3d_gate_fck@300 {$/;"	l
gfx_cg1_ck	omap3430es1-clocks.dtsi	/^	gfx_cg1_ck: gfx_cg1_ck@b00 {$/;"	l
gfx_cg2_ck	omap3430es1-clocks.dtsi	/^	gfx_cg2_ck: gfx_cg2_ck@b00 {$/;"	l
gfx_clkdm	omap2420-clocks.dtsi	/^	gfx_clkdm: gfx_clkdm {$/;"	l
gfx_clkdm	omap2430-clocks.dtsi	/^	gfx_clkdm: gfx_clkdm {$/;"	l
gfx_fck_div_ck	am33xx-clocks.dtsi	/^	gfx_fck_div_ck: gfx_fck_div_ck@52c {$/;"	l
gfx_fck_div_ck	am43xx-clocks.dtsi	/^	gfx_fck_div_ck: gfx_fck_div_ck@423c {$/;"	l
gfx_fclk_clksel_ck	am33xx-clocks.dtsi	/^	gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@52c {$/;"	l
gfx_fclk_clksel_ck	am43xx-clocks.dtsi	/^	gfx_fclk_clksel_ck: gfx_fclk_clksel_ck@423c {$/;"	l
gfx_ick	omap24xx-clocks.dtsi	/^	gfx_ick: gfx_ick@310 {$/;"	l
gfx_l3_ck	omap3430es1-clocks.dtsi	/^	gfx_l3_ck: gfx_l3_ck@b10 {$/;"	l
gfx_l3_fck	omap3430es1-clocks.dtsi	/^	gfx_l3_fck: gfx_l3_fck@b40 {$/;"	l
gfx_l3_ick	omap3430es1-clocks.dtsi	/^	gfx_l3_ick: gfx_l3_ick {$/;"	l
gic	alpine.dtsi	/^		gic: gic@fb001000 {$/;"	l
gic	am4372.dtsi	/^	gic: interrupt-controller@48241000 {$/;"	l
gic	armada-375.dtsi	/^			gic: interrupt-controller@d000 {$/;"	l
gic	armada-38x.dtsi	/^			gic: interrupt-controller@d000 {$/;"	l
gic	armada-39x.dtsi	/^			gic: interrupt-controller@d000 {$/;"	l
gic	atlas7.dtsi	/^		gic: interrupt-controller@10301000 {$/;"	l
gic	axm55xx.dtsi	/^	gic: interrupt-controller@2001001000 {$/;"	l
gic	bcm-cygnus.dtsi	/^		gic: interrupt-controller@21000 {$/;"	l
gic	bcm-nsp.dtsi	/^		gic: interrupt-controller@21000 {$/;"	l
gic	bcm11351.dtsi	/^	gic: interrupt-controller@3ff00100 {$/;"	l
gic	bcm21664.dtsi	/^	gic: interrupt-controller@3ff00100 {$/;"	l
gic	bcm23550.dtsi	/^		gic: interrupt-controller@1b21000 {$/;"	l
gic	bcm5301x.dtsi	/^		gic: interrupt-controller@21000 {$/;"	l
gic	bcm53573.dtsi	/^		gic: interrupt-controller@1000 {$/;"	l
gic	bcm63138.dtsi	/^		gic: interrupt-controller@1e100 {$/;"	l
gic	bcm7445.dtsi	/^	gic: interrupt-controller@ffd00000 {$/;"	l
gic	berlin2.dtsi	/^		gic: interrupt-controller@ad1000 {$/;"	l
gic	berlin2cd.dtsi	/^		gic: interrupt-controller@ad1000 {$/;"	l
gic	berlin2q.dtsi	/^		gic: interrupt-controller@ad1000 {$/;"	l
gic	dra7.dtsi	/^	gic: interrupt-controller@48211000 {$/;"	l
gic	emev2.dtsi	/^	gic: interrupt-controller@e0020000 {$/;"	l
gic	exynos3250.dtsi	/^		gic: interrupt-controller@10481000 {$/;"	l
gic	exynos4.dtsi	/^	gic: interrupt-controller@10490000 {$/;"	l
gic	exynos5.dtsi	/^		gic: interrupt-controller@10481000 {$/;"	l
gic	exynos5260.dtsi	/^		gic: interrupt-controller@10481000 {$/;"	l	label:soc
gic	exynos5440.dtsi	/^	gic: interrupt-controller@2E0000 {$/;"	l
gic	hi3519.dtsi	/^	gic: interrupt-controller@10300000 {$/;"	l
gic	hi3620.dtsi	/^		gic: interrupt-controller@1000 {$/;"	l
gic	hip01.dtsi	/^	gic: interrupt-controller@1e001000 {$/;"	l
gic	hip04.dtsi	/^		gic: interrupt-controller@c01000 {$/;"	l
gic	hisi-x5hd2.dtsi	/^	gic: interrupt-controller@f8a01000 {$/;"	l
gic	keystone-k2g.dtsi	/^	gic: interrupt-controller@02561000 {$/;"	l
gic	keystone.dtsi	/^	gic: interrupt-controller {$/;"	l
gic	ls1021a.dtsi	/^		gic: interrupt-controller@1400000 {$/;"	l
gic	meson.dtsi	/^	gic: interrupt-controller@c4301000 {$/;"	l
gic	mt2701.dtsi	/^	gic: interrupt-controller@10211000 {$/;"	l
gic	mt6580.dtsi	/^	gic: interrupt-controller@10211000 {$/;"	l
gic	mt6589.dtsi	/^		gic: interrupt-controller@10211000 {$/;"	l
gic	mt6592.dtsi	/^	gic: interrupt-controller@10211000 {$/;"	l
gic	mt7623.dtsi	/^	gic: interrupt-controller@10211000 {$/;"	l
gic	mt8127.dtsi	/^		gic: interrupt-controller@10211000 {$/;"	l
gic	mt8135.dtsi	/^		gic: interrupt-controller@10211000 {$/;"	l
gic	omap4.dtsi	/^	gic: interrupt-controller@48241000 {$/;"	l
gic	omap5.dtsi	/^	gic: interrupt-controller@48211000 {$/;"	l
gic	owl-s500.dtsi	/^		gic: interrupt-controller@b0021000 {$/;"	l
gic	ox820.dtsi	/^			gic: gic@1000 {$/;"	l
gic	r7s72100.dtsi	/^	gic: interrupt-controller@e8201000 {$/;"	l
gic	r8a73a4.dtsi	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7740.dtsi	/^	gic: interrupt-controller@c2800000 {$/;"	l
gic	r8a7743.dtsi	/^		gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7745.dtsi	/^		gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7778.dtsi	/^	gic: interrupt-controller@fe438000 {$/;"	l
gic	r8a7779.dtsi	/^	gic: interrupt-controller@f0001000 {$/;"	l
gic	r8a7790.dtsi	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7791.dtsi	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7792.dtsi	/^		gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7793.dtsi	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	r8a7794.dtsi	/^	gic: interrupt-controller@f1001000 {$/;"	l
gic	rk3036.dtsi	/^	gic: interrupt-controller@10139000 {$/;"	l
gic	rk322x.dtsi	/^	gic: interrupt-controller@32010000 {$/;"	l
gic	rk3288.dtsi	/^	gic: interrupt-controller@ffc01000 {$/;"	l
gic	rk3xxx.dtsi	/^	gic: interrupt-controller@1013d000 {$/;"	l
gic	rv1108.dtsi	/^	gic: interrupt-controller@32010000 {$/;"	l
gic	sh73a0.dtsi	/^	gic: interrupt-controller@f0001000 {$/;"	l
gic	spear13xx.dtsi	/^	gic: interrupt-controller@ec801000 {$/;"	l
gic	sun6i-a31.dtsi	/^		gic: interrupt-controller@01c81000 {$/;"	l
gic	sun7i-a20.dtsi	/^		gic: interrupt-controller@01c81000 {$/;"	l
gic	sun8i-a23-a33.dtsi	/^		gic: interrupt-controller@01c81000 {$/;"	l
gic	sun8i-a83t.dtsi	/^		gic: interrupt-controller@1c81000 {$/;"	l
gic	sun8i-v3s.dtsi	/^		gic: interrupt-controller@01c81000 {$/;"	l
gic	sun9i-a80.dtsi	/^		gic: interrupt-controller@01c41000 {$/;"	l
gic	sunxi-h3-h5.dtsi	/^		gic: interrupt-controller@01c81000 {$/;"	l
gic	tango4-common.dtsi	/^		gic: interrupt-controller@1000 {$/;"	l
gic	tegra114.dtsi	/^	gic: interrupt-controller@50041000 {$/;"	l
gic	tegra124.dtsi	/^	gic: interrupt-controller@50041000 {$/;"	l
gic	vexpress-v2p-ca15-tc1.dts	/^	gic: interrupt-controller@2c001000 {$/;"	l
gic	vexpress-v2p-ca15_a7.dts	/^	gic: interrupt-controller@2c001000 {$/;"	l
gic	vexpress-v2p-ca5s.dts	/^	gic: interrupt-controller@2c001000 {$/;"	l
gic	vexpress-v2p-ca9.dts	/^	gic: interrupt-controller@1e001000 {$/;"	l
gic	xenvm-4.2.dts	/^	gic: interrupt-controller@2c001000 {$/;"	l
global_pwroff	rk3036-kylin.dts	/^		global_pwroff: global-pwroff {$/;"	l
global_pwroff	rk3288.dtsi	/^			global_pwroff: global-pwroff {$/;"	l
global_timer	am4372.dtsi	/^	global_timer: timer@48240200 {$/;"	l
global_timer	bcm63138.dtsi	/^		global_timer: timer@1e200 {$/;"	l
global_timer	owl-s500.dtsi	/^		global_timer: timer@b0020200 {$/;"	l
global_timer	rk3xxx.dtsi	/^	global_timer: global-timer@1013c200 {$/;"	l
global_timer	vf500.dtsi	/^			global_timer: timer@40002200 {$/;"	l
global_timer	zx296702.dtsi	/^		global_timer: timer@008000200 {$/;"	l
global_timer	zynq-7000.dtsi	/^		global_timer: timer@f8f00200 {$/;"	l	label:amba
gmac	atlas7.dtsi	/^			gmac: eth@180b0000 {$/;"	l
gmac	exynos5440.dtsi	/^	gmac: ethernet@00230000 {$/;"	l
gmac	rk322x.dtsi	/^	gmac: ethernet@30200000 {$/;"	l
gmac	rk3288.dtsi	/^	gmac: ethernet@ff290000 {$/;"	l
gmac	spear300-evb.dts	/^		gmac: eth@e0800000 {$/;"	l
gmac	spear310-evb.dts	/^		gmac: eth@e0800000 {$/;"	l
gmac	spear320-evb.dts	/^		gmac: eth@e0800000 {$/;"	l
gmac	spear3xx.dtsi	/^		gmac: eth@e0800000 {$/;"	l
gmac	spear600.dtsi	/^		gmac: ethernet@e0800000 {$/;"	l
gmac	sun6i-a31.dtsi	/^		gmac: ethernet@01c30000 {$/;"	l
gmac	sun7i-a20.dtsi	/^		gmac: ethernet@01c50000 {$/;"	l
gmac0	bcm5301x.dtsi	/^		gmac0: ethernet@24000 {$/;"	l
gmac0	bcm53573.dtsi	/^		gmac0: ethernet@5000 {$/;"	l
gmac0	hisi-x5hd2.dtsi	/^		gmac0: ethernet@1840000 {$/;"	l
gmac0	mt7623n-bananapi-bpi-r2.dts	/^	gmac0: mac@0 {$/;"	l
gmac0	socfpga.dtsi	/^		gmac0: ethernet@ff700000 {$/;"	l
gmac0	socfpga_arria10.dtsi	/^		gmac0: ethernet@ff800000 {$/;"	l
gmac0	spear1310-evb.dts	/^		gmac0: eth@e2000000 {$/;"	l
gmac0	spear1340-evb.dts	/^		gmac0: eth@e2000000 {$/;"	l
gmac0	spear13xx.dtsi	/^		gmac0: eth@e2000000 {$/;"	l
gmac1	bcm5301x.dtsi	/^		gmac1: ethernet@25000 {$/;"	l
gmac1	bcm53573.dtsi	/^		gmac1: ethernet@b000 {$/;"	l
gmac1	hisi-x5hd2.dtsi	/^		gmac1: ethernet@1841000 {$/;"	l
gmac1	socfpga.dtsi	/^		gmac1: ethernet@ff702000 {$/;"	l
gmac1	socfpga_arria10.dtsi	/^		gmac1: ethernet@ff802000 {$/;"	l
gmac1	spear1310.dtsi	/^		gmac1: eth@5c400000 {$/;"	l
gmac2	bcm5301x.dtsi	/^		gmac2: ethernet@26000 {$/;"	l
gmac2	socfpga_arria10.dtsi	/^		gmac2: ethernet@ff804000 {$/;"	l
gmac2	spear1310.dtsi	/^		gmac2: eth@5c500000 {$/;"	l
gmac3	bcm5301x.dtsi	/^		gmac3: ethernet@27000 {$/;"	l
gmac3	spear1310.dtsi	/^		gmac3: eth@5c600000 {$/;"	l
gmac4	spear1310.dtsi	/^		gmac4: eth@5c700000 {$/;"	l
gmac_250m_dclk_div	dra7xx-clocks.dtsi	/^	gmac_250m_dclk_div: gmac_250m_dclk_div@19c {$/;"	l
gmac_int_tx_clk	sun6i-a31.dtsi	/^		gmac_int_tx_clk: clk@2 {$/;"	l
gmac_int_tx_clk	sun7i-a20.dtsi	/^		gmac_int_tx_clk: clk@3 {$/;"	l
gmac_main_clk	dra7xx-clocks.dtsi	/^	gmac_main_clk: gmac_main_clk {$/;"	l
gmac_phy_reset_pin_bpi_m2	sun6i-a31s-sinovoip-bpi-m2.dts	/^	gmac_phy_reset_pin_bpi_m2: gmac_phy_reset_pin@0 {$/;"	l
gmac_phy_reset_pin_hummingbird	sun6i-a31-hummingbird.dts	/^	gmac_phy_reset_pin_hummingbird: gmac_phy_reset_pin@0 {$/;"	l
gmac_pins_gmii_a	sun6i-a31.dtsi	/^			gmac_pins_gmii_a: gmac_gmii@0 {$/;"	l	label:pio
gmac_pins_mii_a	sun6i-a31.dtsi	/^			gmac_pins_mii_a: gmac_mii@0 {$/;"	l	label:pio
gmac_pins_mii_a	sun7i-a20.dtsi	/^			gmac_pins_mii_a: gmac_mii@0 {$/;"	l	label:pio
gmac_pins_rgmii_a	sun6i-a31.dtsi	/^			gmac_pins_rgmii_a: gmac_rgmii@0 {$/;"	l	label:pio
gmac_pins_rgmii_a	sun7i-a20.dtsi	/^			gmac_pins_rgmii_a: gmac_rgmii@0 {$/;"	l	label:pio
gmac_power_pin_bananapi	sun7i-a20-bananapi.dts	/^	gmac_power_pin_bananapi: gmac_power_pin@0 {$/;"	l
gmac_power_pin_bananapro	sun7i-a20-bananapro.dts	/^	gmac_power_pin_bananapro: gmac_power_pin@0 {$/;"	l
gmac_power_pin_bpi_m1p	sun7i-a20-bananapi-m1-plus.dts	/^	gmac_power_pin_bpi_m1p: gmac_power_pin@0 {$/;"	l
gmac_power_pin_i12_tvbox	sun7i-a20-i12-tvbox.dts	/^	gmac_power_pin_i12_tvbox: gmac_power_pin@0 {$/;"	l
gmac_power_pin_lamobo_r1	sun7i-a20-lamobo-r1.dts	/^	gmac_power_pin_lamobo_r1: gmac_power_pin@0 {$/;"	l
gmac_power_pin_orangepi	sun7i-a20-orangepi-mini.dts	/^	gmac_power_pin_orangepi: gmac_power_pin@0 {$/;"	l
gmac_power_pin_orangepi	sun7i-a20-orangepi.dts	/^	gmac_power_pin_orangepi: gmac_power_pin@0 {$/;"	l
gmac_rft_clk_mux	dra7xx-clocks.dtsi	/^	gmac_rft_clk_mux: gmac_rft_clk_mux@13d0 {$/;"	l
gmac_tx_clk	sun6i-a31.dtsi	/^		gmac_tx_clk: clk@01c200d0 {$/;"	l
gmac_tx_clk	sun7i-a20.dtsi	/^		gmac_tx_clk: clk@01c20164 {$/;"	l
gmac_vdd_pin_a20_hummingbird	sun7i-a20-hummingbird.dts	/^	gmac_vdd_pin_a20_hummingbird: gmac_vdd_pin@0 {$/;"	l
gmacclk	ox810se.dtsi	/^		gmacclk: gmacclk {$/;"	l
gmacclk	ox820.dtsi	/^		gmacclk: gmacclk {$/;"	l
gmii_default_pins	gemini.dtsi	/^				gmii_default_pins: pinctrl-gmii {$/;"	l
gmii_m_clk_div	dra7xx-clocks.dtsi	/^	gmii_m_clk_div: gmii_m_clk_div {$/;"	l
gn_gnss_eclk_pmx	atlas7.dtsi	/^			gn_gnss_eclk_pmx: gn_gnss_eclk@0 {$/;"	l	label:pinctrl
gn_gnss_i2c_pmx	atlas7.dtsi	/^			gn_gnss_i2c_pmx: gn_gnss_i2c@0 {$/;"	l	label:pinctrl
gn_gnss_irq1_pmx0	atlas7.dtsi	/^			gn_gnss_irq1_pmx0: gn_gnss_irq1@0 {$/;"	l	label:pinctrl
gn_gnss_irq2_pmx0	atlas7.dtsi	/^			gn_gnss_irq2_pmx0: gn_gnss_irq2@0 {$/;"	l	label:pinctrl
gn_gnss_power_pmx	atlas7.dtsi	/^			gn_gnss_power_pmx: gn_gnss_power@0 {$/;"	l	label:pinctrl
gn_gnss_sw_status_pmx	atlas7.dtsi	/^			gn_gnss_sw_status_pmx: gn_gnss_sw_status@0 {$/;"	l	label:pinctrl
gn_gnss_tm_pmx	atlas7.dtsi	/^			gn_gnss_tm_pmx: gn_gnss_tm@0 {$/;"	l	label:pinctrl
gn_gnss_tsync_pmx	atlas7.dtsi	/^			gn_gnss_tsync_pmx: gn_gnss_tsync@0 {$/;"	l	label:pinctrl
gn_gnss_uart_nopause_pmx	atlas7.dtsi	/^			gn_gnss_uart_nopause_pmx: gn_gnss_uart_nopause@0 {$/;"	l	label:pinctrl
gn_gnss_uart_pmx	atlas7.dtsi	/^			gn_gnss_uart_pmx: gn_gnss_uart@0 {$/;"	l	label:pinctrl
gn_io_gnsssys_sw_cfg_pmx	atlas7.dtsi	/^			gn_io_gnsssys_sw_cfg_pmx: gn_io_gnsssys_sw_cfg@0 {$/;"	l	label:pinctrl
gn_trg_pmx0	atlas7.dtsi	/^			gn_trg_pmx0: gn_trg@0 {$/;"	l	label:pinctrl
gn_trg_pmx1	atlas7.dtsi	/^			gn_trg_pmx1: gn_trg@1 {$/;"	l	label:pinctrl
gn_trg_shutdown_pmx0	atlas7.dtsi	/^			gn_trg_shutdown_pmx0: gn_trg_shutdown@0 {$/;"	l	label:pinctrl
gn_trg_shutdown_pmx1	atlas7.dtsi	/^			gn_trg_shutdown_pmx1: gn_trg_shutdown@1 {$/;"	l	label:pinctrl
gn_trg_shutdown_pmx2	atlas7.dtsi	/^			gn_trg_shutdown_pmx2: gn_trg_shutdown@2 {$/;"	l	label:pinctrl
gn_trg_shutdown_pmx3	atlas7.dtsi	/^			gn_trg_shutdown_pmx3: gn_trg_shutdown@3 {$/;"	l	label:pinctrl
gn_trg_spi_pmx0	atlas7.dtsi	/^			gn_trg_spi_pmx0: gn_trg_spi@0 {$/;"	l	label:pinctrl
gn_trg_spi_pmx1	atlas7.dtsi	/^			gn_trg_spi_pmx1: gn_trg_spi@1 {$/;"	l	label:pinctrl
gp0_reserved	stih407-family.dtsi	/^		gp0_reserved: rproc@45000000 {$/;"	l
gp_clkin	lpc18xx.dtsi	/^		gp_clkin: gp_clkin {$/;"	l
gpa	s3c2416-pinctrl.dtsi	/^	gpa: gpa {$/;"	l
gpa	s3c64xx-pinctrl.dtsi	/^	gpa: gpa {$/;"	l
gpa0	exynos3250-pinctrl.dtsi	/^	gpa0: gpa0 {$/;"	l
gpa0	exynos4210-pinctrl.dtsi	/^		gpa0: gpa0 {$/;"	l
gpa0	exynos4412-pinctrl.dtsi	/^		gpa0: gpa0 {$/;"	l	label:pinctrl_0
gpa0	exynos5250-pinctrl.dtsi	/^	gpa0: gpa0 {$/;"	l
gpa0	exynos5260-pinctrl.dtsi	/^	gpa0: gpa0 {$/;"	l
gpa0	exynos5410-pinctrl.dtsi	/^	gpa0: gpa0 {$/;"	l
gpa0	exynos5420-pinctrl.dtsi	/^	gpa0: gpa0 {$/;"	l
gpa0	s5pv210-pinctrl.dtsi	/^	gpa0: gpa0 {$/;"	l
gpa1	exynos3250-pinctrl.dtsi	/^	gpa1: gpa1 {$/;"	l
gpa1	exynos4210-pinctrl.dtsi	/^		gpa1: gpa1 {$/;"	l
gpa1	exynos4412-pinctrl.dtsi	/^		gpa1: gpa1 {$/;"	l	label:pinctrl_0
gpa1	exynos5250-pinctrl.dtsi	/^	gpa1: gpa1 {$/;"	l
gpa1	exynos5260-pinctrl.dtsi	/^	gpa1: gpa1 {$/;"	l
gpa1	exynos5410-pinctrl.dtsi	/^	gpa1: gpa1 {$/;"	l
gpa1	exynos5420-pinctrl.dtsi	/^	gpa1: gpa1 {$/;"	l
gpa1	s5pv210-pinctrl.dtsi	/^	gpa1: gpa1 {$/;"	l
gpa2	exynos5250-pinctrl.dtsi	/^	gpa2: gpa2 {$/;"	l
gpa2	exynos5260-pinctrl.dtsi	/^	gpa2: gpa2 {$/;"	l
gpa2	exynos5410-pinctrl.dtsi	/^	gpa2: gpa2 {$/;"	l
gpa2	exynos5420-pinctrl.dtsi	/^	gpa2: gpa2 {$/;"	l
gpadc	omap5-board-common.dtsi	/^		gpadc: gpadc {$/;"	l	label:palmas
gpb	exynos3250-pinctrl.dtsi	/^	gpb: gpb {$/;"	l
gpb	exynos4210-pinctrl.dtsi	/^		gpb: gpb {$/;"	l
gpb	exynos4412-pinctrl.dtsi	/^		gpb: gpb {$/;"	l	label:pinctrl_0
gpb	s3c2416-pinctrl.dtsi	/^	gpb: gpb {$/;"	l
gpb	s3c64xx-pinctrl.dtsi	/^	gpb: gpb {$/;"	l
gpb	s5pv210-pinctrl.dtsi	/^	gpb: gpb {$/;"	l
gpb0	exynos5250-pinctrl.dtsi	/^	gpb0: gpb0 {$/;"	l
gpb0	exynos5260-pinctrl.dtsi	/^	gpb0: gpb0 {$/;"	l
gpb0	exynos5410-pinctrl.dtsi	/^	gpb0: gpb0 {$/;"	l
gpb0	exynos5420-pinctrl.dtsi	/^	gpb0: gpb0 {$/;"	l
gpb1	exynos5250-pinctrl.dtsi	/^	gpb1: gpb1 {$/;"	l
gpb1	exynos5260-pinctrl.dtsi	/^	gpb1: gpb1 {$/;"	l
gpb1	exynos5410-pinctrl.dtsi	/^	gpb1: gpb1 {$/;"	l
gpb1	exynos5420-pinctrl.dtsi	/^	gpb1: gpb1 {$/;"	l
gpb2	exynos5250-pinctrl.dtsi	/^	gpb2: gpb2 {$/;"	l
gpb2	exynos5260-pinctrl.dtsi	/^	gpb2: gpb2 {$/;"	l
gpb2	exynos5410-pinctrl.dtsi	/^	gpb2: gpb2 {$/;"	l
gpb2	exynos5420-pinctrl.dtsi	/^	gpb2: gpb2 {$/;"	l
gpb3	exynos5250-pinctrl.dtsi	/^	gpb3: gpb3 {$/;"	l
gpb3	exynos5260-pinctrl.dtsi	/^	gpb3: gpb3 {$/;"	l
gpb3	exynos5410-pinctrl.dtsi	/^	gpb3: gpb3 {$/;"	l
gpb3	exynos5420-pinctrl.dtsi	/^	gpb3: gpb3 {$/;"	l
gpb4	exynos5260-pinctrl.dtsi	/^	gpb4: gpb4 {$/;"	l
gpb4	exynos5420-pinctrl.dtsi	/^	gpb4: gpb4 {$/;"	l
gpb5	exynos5260-pinctrl.dtsi	/^	gpb5: gpb5 {$/;"	l
gpbr	at91sam9260.dtsi	/^			gpbr: syscon@fffffd50 {$/;"	l
gpbr	at91sam9260ek.dts	/^			gpbr: syscon@fffffd50 {$/;"	l
gpbr	at91sam9261.dtsi	/^			gpbr: syscon@fffffd50 {$/;"	l
gpbr	at91sam9263.dtsi	/^			gpbr: syscon@fffffd60 {$/;"	l
gpbr	at91sam9g20ek_common.dtsi	/^			gpbr: syscon@fffffd50 {$/;"	l
gpbr	at91sam9g45.dtsi	/^			gpbr: syscon@fffffd60 {$/;"	l
gpbr	at91sam9m10g45ek.dts	/^			gpbr: syscon@fffffd60 {$/;"	l
gpbr	at91sam9rl.dtsi	/^			gpbr: syscon@fffffd60 {$/;"	l
gpc	imx6qdl.dtsi	/^			gpc: gpc@020dc000 {$/;"	l
gpc	imx6sl.dtsi	/^			gpc: gpc@020dc000 {$/;"	l
gpc	imx6sll.dtsi	/^			gpc: gpc@020dc000 {$/;"	l	label:aips1
gpc	imx6sx.dtsi	/^			gpc: gpc@020dc000 {$/;"	l
gpc	imx6ul.dtsi	/^			gpc: gpc@020dc000 {$/;"	l
gpc	imx6ull.dtsi	/^			gpc: gpc@020dc000 {$/;"	l
gpc	imx7s.dtsi	/^			gpc: gpc@303a0000 {$/;"	l	label:aips1
gpc	s3c2416-pinctrl.dtsi	/^	gpc: gpc {$/;"	l
gpc	s3c64xx-pinctrl.dtsi	/^	gpc: gpc {$/;"	l
gpc0	exynos3250-pinctrl.dtsi	/^	gpc0: gpc0 {$/;"	l
gpc0	exynos4210-pinctrl.dtsi	/^		gpc0: gpc0 {$/;"	l
gpc0	exynos4412-pinctrl.dtsi	/^		gpc0: gpc0 {$/;"	l	label:pinctrl_0
gpc0	exynos5250-pinctrl.dtsi	/^	gpc0: gpc0 {$/;"	l
gpc0	exynos5260-pinctrl.dtsi	/^	gpc0: gpc0 {$/;"	l
gpc0	exynos5410-pinctrl.dtsi	/^	gpc0: gpc0 {$/;"	l
gpc0	exynos5420-pinctrl.dtsi	/^	gpc0: gpc0 {$/;"	l
gpc0	s5pv210-pinctrl.dtsi	/^	gpc0: gpc0 {$/;"	l
gpc1	exynos3250-pinctrl.dtsi	/^	gpc1: gpc1 {$/;"	l
gpc1	exynos4210-pinctrl.dtsi	/^		gpc1: gpc1 {$/;"	l
gpc1	exynos4412-pinctrl.dtsi	/^		gpc1: gpc1 {$/;"	l	label:pinctrl_0
gpc1	exynos5250-pinctrl.dtsi	/^	gpc1: gpc1 {$/;"	l
gpc1	exynos5260-pinctrl.dtsi	/^	gpc1: gpc1 {$/;"	l
gpc1	exynos5410-pinctrl.dtsi	/^	gpc1: gpc1 {$/;"	l
gpc1	exynos5420-pinctrl.dtsi	/^	gpc1: gpc1 {$/;"	l
gpc1	s5pv210-pinctrl.dtsi	/^	gpc1: gpc1 {$/;"	l
gpc2	exynos5250-pinctrl.dtsi	/^	gpc2: gpc2 {$/;"	l
gpc2	exynos5260-pinctrl.dtsi	/^	gpc2: gpc2 {$/;"	l
gpc2	exynos5410-pinctrl.dtsi	/^	gpc2: gpc2 {$/;"	l
gpc2	exynos5420-pinctrl.dtsi	/^	gpc2: gpc2 {$/;"	l
gpc3	exynos5250-pinctrl.dtsi	/^	gpc3: gpc3 {$/;"	l
gpc3	exynos5260-pinctrl.dtsi	/^	gpc3: gpc3 {$/;"	l
gpc3	exynos5410-pinctrl.dtsi	/^	gpc3: gpc3 {$/;"	l
gpc3	exynos5420-pinctrl.dtsi	/^	gpc3: gpc3 {$/;"	l
gpc4	exynos5250-pinctrl.dtsi	/^	gpc4: gpc4 {$/;"	l
gpc4	exynos5260-pinctrl.dtsi	/^	gpc4: gpc4 {$/;"	l
gpc4	exynos5420-pinctrl.dtsi	/^	gpc4: gpc4 {$/;"	l
gpclk0_gpio4	bcm283x.dtsi	/^			gpclk0_gpio4: gpclk0_gpio4 {$/;"	l	label:gpio
gpclk1_gpio42	bcm283x.dtsi	/^			gpclk1_gpio42: gpclk1_gpio42 {$/;"	l	label:gpio
gpclk1_gpio44	bcm283x.dtsi	/^			gpclk1_gpio44: gpclk1_gpio44 {$/;"	l	label:gpio
gpclk1_gpio5	bcm283x.dtsi	/^			gpclk1_gpio5: gpclk1_gpio5 {$/;"	l	label:gpio
gpclk2_gpio43	bcm283x.dtsi	/^			gpclk2_gpio43: gpclk2_gpio43 {$/;"	l	label:gpio
gpclk2_gpio6	bcm283x.dtsi	/^			gpclk2_gpio6: gpclk2_gpio6 {$/;"	l	label:gpio
gpd	s3c2416-pinctrl.dtsi	/^	gpd: gpd {$/;"	l
gpd	s3c64xx-pinctrl.dtsi	/^	gpd: gpd {$/;"	l
gpd0	exynos3250-pinctrl.dtsi	/^	gpd0: gpd0 {$/;"	l
gpd0	exynos4210-pinctrl.dtsi	/^		gpd0: gpd0 {$/;"	l
gpd0	exynos4412-pinctrl.dtsi	/^		gpd0: gpd0 {$/;"	l	label:pinctrl_0
gpd0	exynos5250-pinctrl.dtsi	/^	gpd0: gpd0 {$/;"	l
gpd0	exynos5260-pinctrl.dtsi	/^	gpd0: gpd0 {$/;"	l
gpd0	s5pv210-pinctrl.dtsi	/^	gpd0: gpd0 {$/;"	l
gpd1	exynos3250-pinctrl.dtsi	/^	gpd1: gpd1 {$/;"	l
gpd1	exynos4210-pinctrl.dtsi	/^		gpd1: gpd1 {$/;"	l
gpd1	exynos4412-pinctrl.dtsi	/^		gpd1: gpd1 {$/;"	l	label:pinctrl_0
gpd1	exynos5250-pinctrl.dtsi	/^	gpd1: gpd1 {$/;"	l
gpd1	exynos5260-pinctrl.dtsi	/^	gpd1: gpd1 {$/;"	l
gpd1	exynos5410-pinctrl.dtsi	/^	gpd1: gpd1 {$/;"	l
gpd1	exynos5420-pinctrl.dtsi	/^	gpd1: gpd1 {$/;"	l
gpd1	s5pv210-pinctrl.dtsi	/^	gpd1: gpd1 {$/;"	l
gpd2	exynos5260-pinctrl.dtsi	/^	gpd2: gpd2 {$/;"	l
gpe	s3c2416-pinctrl.dtsi	/^	gpe: gpe {$/;"	l
gpe	s3c64xx-pinctrl.dtsi	/^	gpe: gpe {$/;"	l
gpe0	exynos3250-pinctrl.dtsi	/^	gpe0: gpe0 {$/;"	l
gpe0	exynos4210-pinctrl.dtsi	/^		gpe0: gpe0 {$/;"	l
gpe0	exynos5250-pinctrl.dtsi	/^	gpe0: gpe0 {$/;"	l
gpe0	exynos5260-pinctrl.dtsi	/^	gpe0: gpe0 {$/;"	l
gpe0	exynos5410-pinctrl.dtsi	/^	gpe0: gpe0 {$/;"	l
gpe0	exynos5420-pinctrl.dtsi	/^	gpe0: gpe0 {$/;"	l
gpe0	s5pv210-pinctrl.dtsi	/^	gpe0: gpe0 {$/;"	l
gpe1	exynos3250-pinctrl.dtsi	/^	gpe1: gpe1 {$/;"	l
gpe1	exynos4210-pinctrl.dtsi	/^		gpe1: gpe1 {$/;"	l
gpe1	exynos5250-pinctrl.dtsi	/^	gpe1: gpe1 {$/;"	l
gpe1	exynos5260-pinctrl.dtsi	/^	gpe1: gpe1 {$/;"	l
gpe1	exynos5410-pinctrl.dtsi	/^	gpe1: gpe1 {$/;"	l
gpe1	exynos5420-pinctrl.dtsi	/^	gpe1: gpe1 {$/;"	l
gpe1	s5pv210-pinctrl.dtsi	/^	gpe1: gpe1 {$/;"	l
gpe2	exynos3250-pinctrl.dtsi	/^	gpe2: gpe2 {$/;"	l
gpe2	exynos4210-pinctrl.dtsi	/^		gpe2: gpe2 {$/;"	l
gpe3	exynos4210-pinctrl.dtsi	/^		gpe3: gpe3 {$/;"	l
gpe4	exynos4210-pinctrl.dtsi	/^		gpe4: gpe4 {$/;"	l
gpf	s3c2416-pinctrl.dtsi	/^	gpf: gpf {$/;"	l
gpf	s3c64xx-pinctrl.dtsi	/^	gpf: gpf {$/;"	l
gpf0	exynos4210-pinctrl.dtsi	/^		gpf0: gpf0 {$/;"	l
gpf0	exynos4412-pinctrl.dtsi	/^		gpf0: gpf0 {$/;"	l	label:pinctrl_0
gpf0	exynos5250-pinctrl.dtsi	/^	gpf0: gpf0 {$/;"	l
gpf0	exynos5260-pinctrl.dtsi	/^	gpf0: gpf0 {$/;"	l
gpf0	exynos5410-pinctrl.dtsi	/^	gpf0: gpf0 {$/;"	l
gpf0	exynos5420-pinctrl.dtsi	/^	gpf0: gpf0 {$/;"	l
gpf0	s5pv210-pinctrl.dtsi	/^	gpf0: gpf0 {$/;"	l
gpf1	exynos4210-pinctrl.dtsi	/^		gpf1: gpf1 {$/;"	l
gpf1	exynos4412-pinctrl.dtsi	/^		gpf1: gpf1 {$/;"	l	label:pinctrl_0
gpf1	exynos5250-pinctrl.dtsi	/^	gpf1: gpf1 {$/;"	l
gpf1	exynos5260-pinctrl.dtsi	/^	gpf1: gpf1 {$/;"	l
gpf1	exynos5410-pinctrl.dtsi	/^	gpf1: gpf1 {$/;"	l
gpf1	exynos5420-pinctrl.dtsi	/^	gpf1: gpf1 {$/;"	l
gpf1	s5pv210-pinctrl.dtsi	/^	gpf1: gpf1 {$/;"	l
gpf2	exynos4210-pinctrl.dtsi	/^		gpf2: gpf2 {$/;"	l
gpf2	exynos4412-pinctrl.dtsi	/^		gpf2: gpf2 {$/;"	l	label:pinctrl_0
gpf2	s5pv210-pinctrl.dtsi	/^	gpf2: gpf2 {$/;"	l
gpf3	exynos4210-pinctrl.dtsi	/^		gpf3: gpf3 {$/;"	l
gpf3	exynos4412-pinctrl.dtsi	/^		gpf3: gpf3 {$/;"	l	label:pinctrl_0
gpf3	s5pv210-pinctrl.dtsi	/^	gpf3: gpf3 {$/;"	l
gpg	s3c2416-pinctrl.dtsi	/^	gpg: gpg {$/;"	l
gpg	s3c64xx-pinctrl.dtsi	/^	gpg: gpg {$/;"	l
gpg0	exynos5250-pinctrl.dtsi	/^	gpg0: gpg0 {$/;"	l
gpg0	exynos5410-pinctrl.dtsi	/^	gpg0: gpg0 {$/;"	l
gpg0	exynos5420-pinctrl.dtsi	/^	gpg0: gpg0 {$/;"	l
gpg0	s5pv210-pinctrl.dtsi	/^	gpg0: gpg0 {$/;"	l
gpg1	exynos5250-pinctrl.dtsi	/^	gpg1: gpg1 {$/;"	l
gpg1	exynos5410-pinctrl.dtsi	/^	gpg1: gpg1 {$/;"	l
gpg1	exynos5420-pinctrl.dtsi	/^	gpg1: gpg1 {$/;"	l
gpg1	s5pv210-pinctrl.dtsi	/^	gpg1: gpg1 {$/;"	l
gpg2	exynos5250-pinctrl.dtsi	/^	gpg2: gpg2 {$/;"	l
gpg2	exynos5410-pinctrl.dtsi	/^	gpg2: gpg2 {$/;"	l
gpg2	exynos5420-pinctrl.dtsi	/^	gpg2: gpg2 {$/;"	l
gpg2	s5pv210-pinctrl.dtsi	/^	gpg2: gpg2 {$/;"	l
gpg3	s5pv210-pinctrl.dtsi	/^	gpg3: gpg3 {$/;"	l
gpgi	s5pv210-pinctrl.dtsi	/^	gpgi: gpgi {$/;"	l
gph	s3c2416-pinctrl.dtsi	/^	gph: gph {$/;"	l
gph	s3c64xx-pinctrl.dtsi	/^	gph: gph {$/;"	l
gph0	exynos5250-pinctrl.dtsi	/^	gph0: gph0 {$/;"	l
gph0	exynos5410-pinctrl.dtsi	/^	gph0: gph0 {$/;"	l
gph0	exynos5420-pinctrl.dtsi	/^	gph0: gph0 {$/;"	l
gph0	s5pv210-pinctrl.dtsi	/^	gph0: gph0 {$/;"	l
gph1	exynos5250-pinctrl.dtsi	/^	gph1: gph1 {$/;"	l
gph1	exynos5410-pinctrl.dtsi	/^	gph1: gph1 {$/;"	l
gph1	s5pv210-pinctrl.dtsi	/^	gph1: gph1 {$/;"	l
gph2	s5pv210-pinctrl.dtsi	/^	gph2: gph2 {$/;"	l
gph3	s5pv210-pinctrl.dtsi	/^	gph3: gph3 {$/;"	l
gphy0	bcm-cygnus.dtsi	/^			gphy0: ethernet-phy@0 {$/;"	l	label:mdio
gphy1	bcm-cygnus.dtsi	/^			gphy1: ethernet-phy@1 {$/;"	l	label:mdio
gpi	s3c64xx-pinctrl.dtsi	/^	gpi: gpi {$/;"	l
gpio	aspeed-g4.dtsi	/^			gpio: gpio@1e780000 {$/;"	l
gpio	aspeed-g5.dtsi	/^			gpio: gpio@1e780000 {$/;"	l
gpio	atlas6.dtsi	/^			gpio: pinctrl@b0120000 {$/;"	l
gpio	bcm11351.dtsi	/^	gpio: gpio@35003000 {$/;"	l
gpio	bcm21664.dtsi	/^	gpio: gpio@35003000 {$/;"	l
gpio	bcm23550.dtsi	/^		gpio: gpio@1003000 {$/;"	l
gpio	bcm283x.dtsi	/^		gpio: gpio@7e200000 {$/;"	l
gpio	da850-evm.dts	/^		gpio: gpio@226000 {$/;"	l
gpio	da850.dtsi	/^		gpio: gpio@226000 {$/;"	l
gpio	efm32gg.dtsi	/^		gpio: gpio@40006000 {$/;"	l
gpio	imx6q-gw5400-a.dts	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw51xx.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw52xx.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw53xx.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw54xx.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw551x.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw552x.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	imx6qdl-gw553x.dtsi	/^	gpio: pca9555@23 {$/;"	l
gpio	lpc18xx.dtsi	/^		gpio: gpio@400f4000 {$/;"	l
gpio	lpc32xx.dtsi	/^			gpio: gpio@40028000 {$/;"	l
gpio	meson8.dtsi	/^		gpio: banks@80b0 {$/;"	l	label:pinctrl_cbus
gpio	meson8b.dtsi	/^		gpio: banks@80b0 {$/;"	l	label:pinctrl_cbus
gpio	moxart.dtsi	/^		gpio: gpio@98700000 {$/;"	l
gpio	nspire.dtsi	/^			gpio: gpio@90000000 {$/;"	l
gpio	picoxcell-pc3x2.dtsi	/^			gpio: gpio@20000 {$/;"	l
gpio	picoxcell-pc3x3.dtsi	/^			gpio: gpio@20000 {$/;"	l
gpio	prima2.dtsi	/^			gpio: pinctrl@b0120000 {$/;"	l
gpio	pxa25x.dtsi	/^		gpio: gpio@40e00000 {$/;"	l
gpio	pxa27x.dtsi	/^		gpio: gpio@40e00000 {$/;"	l
gpio	pxa2xx.dtsi	/^		gpio: gpio@40e00000 {$/;"	l
gpio	pxa3xx.dtsi	/^		gpio: gpio@40e00000 {$/;"	l
gpio	socfpga_cyclone5_vining_fpga.dts	/^	gpio: pca9557@1f {$/;"	l
gpio	ste-u300.dts	/^	gpio: gpio@c0016000 {$/;"	l
gpio	tegra114.dtsi	/^	gpio: gpio@6000d000 {$/;"	l
gpio	tegra124.dtsi	/^	gpio: gpio@6000d000 {$/;"	l
gpio	tegra20.dtsi	/^	gpio: gpio@6000d000 {$/;"	l
gpio	tegra30.dtsi	/^	gpio: gpio@6000d000 {$/;"	l
gpio0	am33xx.dtsi	/^		gpio0: gpio@44e07000 {$/;"	l
gpio0	am4372.dtsi	/^		gpio0: gpio@44e07000 {$/;"	l
gpio0	arm-realview-eb.dtsi	/^		gpio0: gpio@10013000 {$/;"	l
gpio0	arm-realview-pb11mp.dts	/^		gpio0: gpio@10013000 {$/;"	l
gpio0	arm-realview-pbx.dtsi	/^		gpio0: gpio@10013000 {$/;"	l
gpio0	armada-370.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-375.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-38x.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-39x.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-xp-98dx3236.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-xp-mv78230.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-xp-mv78260.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	armada-xp-mv78460.dtsi	/^			gpio0: gpio@18100 {$/;"	l
gpio0	axm55xx.dtsi	/^			gpio0: gpio@2010092000 {$/;"	l
gpio0	berlin2.dtsi	/^			gpio0: gpio@0400 {$/;"	l
gpio0	berlin2cd.dtsi	/^			gpio0: gpio@0400 {$/;"	l
gpio0	berlin2q.dtsi	/^			gpio0: gpio@0400 {$/;"	l
gpio0	dove.dtsi	/^				gpio0: gpio-ctrl@0400 {$/;"	l
gpio0	emev2.dtsi	/^	gpio0: gpio@e0050000 {$/;"	l
gpio0	gemini-dlink-dir-685.dts	/^		gpio0: gpio@4d000000 {$/;"	l
gpio0	gemini-rut1xx.dts	/^		gpio0: gpio@4d000000 {$/;"	l
gpio0	gemini-sq201.dts	/^		gpio0: gpio@4d000000 {$/;"	l
gpio0	gemini-wbd111.dts	/^		gpio0: gpio@4d000000 {$/;"	l
gpio0	gemini-wbd222.dts	/^		gpio0: gpio@4d000000 {$/;"	l
gpio0	gemini.dtsi	/^		gpio0: gpio@4d000000 {$/;"	l
gpio0	hi3620.dtsi	/^		gpio0: gpio@806000 {$/;"	l
gpio0	hisi-x5hd2.dtsi	/^			gpio0: gpio@b20000 {$/;"	l
gpio0	imx23.dtsi	/^				gpio0: gpio@0 {$/;"	l
gpio0	imx28.dtsi	/^				gpio0: gpio@0 {$/;"	l	label:pinctrl
gpio0	keystone-k2g.dtsi	/^		gpio0: gpio@2603000 {$/;"	l
gpio0	keystone.dtsi	/^		gpio0: gpio@260bf00 {$/;"	l
gpio0	kirkwood.dtsi	/^		gpio0: gpio@10100 {$/;"	l
gpio0	ls1021a.dtsi	/^		gpio0: gpio@2300000 {$/;"	l
gpio0	orion5x.dtsi	/^			gpio0: gpio@10100 {$/;"	l
gpio0	ox810se.dtsi	/^			gpio0: gpio@000000 {$/;"	l
gpio0	ox820.dtsi	/^			gpio0: gpio@000000 {$/;"	l
gpio0	r8a7743.dtsi	/^		gpio0: gpio@e6050000 {$/;"	l
gpio0	r8a7778.dtsi	/^	gpio0: gpio@ffc40000 {$/;"	l
gpio0	r8a7779.dtsi	/^	gpio0: gpio@ffc40000 {$/;"	l
gpio0	r8a7790.dtsi	/^	gpio0: gpio@e6050000 {$/;"	l
gpio0	r8a7791.dtsi	/^	gpio0: gpio@e6050000 {$/;"	l
gpio0	r8a7792.dtsi	/^		gpio0: gpio@e6050000 {$/;"	l
gpio0	r8a7793.dtsi	/^	gpio0: gpio@e6050000 {$/;"	l
gpio0	r8a7794.dtsi	/^	gpio0: gpio@e6050000 {$/;"	l
gpio0	rk3036.dtsi	/^		gpio0: gpio0@2007c000 {$/;"	l	label:pinctrl
gpio0	rk3066a.dtsi	/^		gpio0: gpio0@20034000 {$/;"	l	label:pinctrl
gpio0	rk3188.dtsi	/^		gpio0: gpio0@2000a000 {$/;"	l	label:pinctrl
gpio0	rk322x.dtsi	/^		gpio0: gpio0@11110000 {$/;"	l	label:pinctrl
gpio0	rk3288.dtsi	/^		gpio0: gpio0@ff750000 {$/;"	l	label:pinctrl
gpio0	rv1108.dtsi	/^		gpio0: gpio0@20030000 {$/;"	l	label:pinctrl
gpio0	socfpga.dtsi	/^		gpio0: gpio@ff708000 {$/;"	l
gpio0	socfpga_arria10.dtsi	/^		gpio0: gpio@ffc02900 {$/;"	l
gpio0	spear1310-evb.dts	/^			gpio0: gpio@e0600000 {$/;"	l
gpio0	spear1340-evb.dts	/^			gpio0: gpio@e0600000 {$/;"	l
gpio0	spear13xx.dtsi	/^			gpio0: gpio@e0600000 {$/;"	l
gpio0	spear300-evb.dts	/^			gpio0: gpio@fc980000 {$/;"	l
gpio0	spear310-evb.dts	/^			gpio0: gpio@fc980000 {$/;"	l
gpio0	spear320-evb.dts	/^			gpio0: gpio@fc980000 {$/;"	l
gpio0	spear320-hmi.dts	/^			gpio0: gpio@fc980000 {$/;"	l
gpio0	spear3xx.dtsi	/^			gpio0: gpio@fc980000 {$/;"	l
gpio0	spear600.dtsi	/^			gpio0: gpio@f0100000 {$/;"	l
gpio0	ste-dbx5x0.dtsi	/^		gpio0: gpio@8012e000 {$/;"	l
gpio0	ste-nomadik-stn8815.dtsi	/^	gpio0: gpio@101e4000 {$/;"	l
gpio0	versatile-ab.dts	/^		gpio0: gpio@101e4000 {$/;"	l
gpio0	vfxxx.dtsi	/^			gpio0: gpio@40049000 {$/;"	l	label:aips0
gpio0	zynq-7000.dtsi	/^		gpio0: gpio@e000a000 {$/;"	l	label:amba
gpio0_dbclk	am33xx-clocks.dtsi	/^	gpio0_dbclk: gpio0_dbclk@408 {$/;"	l
gpio0_dbclk	am43xx-clocks.dtsi	/^	gpio0_dbclk: gpio0_dbclk@2b68 {$/;"	l
gpio0_dbclk_mux_ck	am33xx-clocks.dtsi	/^	gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@53c {$/;"	l
gpio0_dbclk_mux_ck	am43xx-clocks.dtsi	/^	gpio0_dbclk_mux_ck: gpio0_dbclk_mux_ck@4240 {$/;"	l
gpio0_default_pins	gemini-dlink-dir-685.dts	/^				gpio0_default_pins: pinctrl-gpio0 {$/;"	l	label:syscon
gpio0_default_pins	gemini-rut1xx.dts	/^				gpio0_default_pins: pinctrl-gpio0 {$/;"	l	label:syscon
gpio0_default_pins	gemini-sq201.dts	/^				gpio0_default_pins: pinctrl-gpio0 {$/;"	l	label:syscon
gpio0_default_pins	gemini-wbd111.dts	/^				gpio0_default_pins: pinctrl-gpio0 {$/;"	l	label:syscon
gpio0_default_pins	gemini-wbd222.dts	/^				gpio0_default_pins: pinctrl-gpio0 {$/;"	l	label:syscon
gpio0_pins	am437x-gp-evm.dts	/^	gpio0_pins: gpio0_pins {$/;"	l
gpio1	am33xx.dtsi	/^		gpio1: gpio@4804c000 {$/;"	l
gpio1	am4372.dtsi	/^		gpio1: gpio@4804c000 {$/;"	l
gpio1	arm-realview-eb.dtsi	/^		gpio1: gpio@10014000 {$/;"	l
gpio1	arm-realview-pb11mp.dts	/^		gpio1: gpio@10014000 {$/;"	l
gpio1	arm-realview-pbx.dtsi	/^		gpio1: gpio@10014000 {$/;"	l
gpio1	armada-370.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-375.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-38x.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-39x.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-xp-98dx3236.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-xp-mv78230.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-xp-mv78260.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	armada-xp-mv78460.dtsi	/^			gpio1: gpio@18140 {$/;"	l
gpio1	axm55xx.dtsi	/^			gpio1: gpio@2010093000 {$/;"	l
gpio1	berlin2.dtsi	/^			gpio1: gpio@0800 {$/;"	l
gpio1	berlin2cd.dtsi	/^			gpio1: gpio@0800 {$/;"	l
gpio1	berlin2q.dtsi	/^			gpio1: gpio@0800 {$/;"	l
gpio1	dm814x.dtsi	/^			gpio1: gpio@32000 {$/;"	l	label:l4ls
gpio1	dm816x.dtsi	/^		gpio1: gpio@48032000 {$/;"	l
gpio1	dove.dtsi	/^				gpio1: gpio-ctrl@0420 {$/;"	l
gpio1	dra7.dtsi	/^		gpio1: gpio@4ae10000 {$/;"	l
gpio1	emev2.dtsi	/^	gpio1: gpio@e0050080 {$/;"	l
gpio1	gemini-dlink-dir-685.dts	/^		gpio1: gpio@4e000000 {$/;"	l
gpio1	gemini-nas4220b.dts	/^		gpio1: gpio@4e000000 {$/;"	l
gpio1	gemini-rut1xx.dts	/^		gpio1: gpio@4e000000 {$/;"	l
gpio1	gemini.dtsi	/^		gpio1: gpio@4e000000 {$/;"	l
gpio1	hi3620.dtsi	/^		gpio1: gpio@807000 {$/;"	l
gpio1	hisi-x5hd2.dtsi	/^			gpio1: gpio@b21000 {$/;"	l
gpio1	imx1.dtsi	/^				gpio1: gpio@0021c000 {$/;"	l	label:iomuxc
gpio1	imx23.dtsi	/^				gpio1: gpio@1 {$/;"	l
gpio1	imx25.dtsi	/^			gpio1: gpio@53fcc000 {$/;"	l
gpio1	imx27.dtsi	/^				gpio1: gpio@10015000 {$/;"	l	label:iomuxc
gpio1	imx28.dtsi	/^				gpio1: gpio@1 {$/;"	l	label:pinctrl
gpio1	imx35.dtsi	/^			gpio1: gpio@53fcc000 {$/;"	l	label:aips2
gpio1	imx50.dtsi	/^			gpio1: gpio@53f84000 {$/;"	l
gpio1	imx51.dtsi	/^			gpio1: gpio@73f84000 {$/;"	l
gpio1	imx53.dtsi	/^			gpio1: gpio@53f84000 {$/;"	l
gpio1	imx6qdl.dtsi	/^			gpio1: gpio@0209c000 {$/;"	l
gpio1	imx6sl.dtsi	/^			gpio1: gpio@0209c000 {$/;"	l	label:aips1
gpio1	imx6sll.dtsi	/^			gpio1: gpio@0209c000 {$/;"	l	label:aips1
gpio1	imx6sx.dtsi	/^			gpio1: gpio@0209c000 {$/;"	l
gpio1	imx6ul.dtsi	/^			gpio1: gpio@0209c000 {$/;"	l
gpio1	imx6ull.dtsi	/^			gpio1: gpio@0209c000 {$/;"	l
gpio1	imx7s.dtsi	/^			gpio1: gpio@30200000 {$/;"	l	label:aips1
gpio1	keystone-k2g.dtsi	/^		gpio1: gpio@260a000 {$/;"	l
gpio1	kirkwood.dtsi	/^		gpio1: gpio@10140 {$/;"	l
gpio1	ls1021a.dtsi	/^		gpio1: gpio@2310000 {$/;"	l
gpio1	omap2420.dtsi	/^		gpio1: gpio@48018000 {$/;"	l
gpio1	omap2430.dtsi	/^		gpio1: gpio@4900c000 {$/;"	l
gpio1	omap3.dtsi	/^		gpio1: gpio@48310000 {$/;"	l
gpio1	omap4.dtsi	/^		gpio1: gpio@4a310000 {$/;"	l
gpio1	omap5.dtsi	/^		gpio1: gpio@4ae10000 {$/;"	l
gpio1	ox810se.dtsi	/^			gpio1: gpio@100000 {$/;"	l
gpio1	ox820.dtsi	/^			gpio1: gpio@100000 {$/;"	l
gpio1	r8a7743.dtsi	/^		gpio1: gpio@e6051000 {$/;"	l
gpio1	r8a7778.dtsi	/^	gpio1: gpio@ffc41000 {$/;"	l
gpio1	r8a7779.dtsi	/^	gpio1: gpio@ffc41000 {$/;"	l
gpio1	r8a7790.dtsi	/^	gpio1: gpio@e6051000 {$/;"	l
gpio1	r8a7791.dtsi	/^	gpio1: gpio@e6051000 {$/;"	l
gpio1	r8a7792.dtsi	/^		gpio1: gpio@e6051000 {$/;"	l
gpio1	r8a7793.dtsi	/^	gpio1: gpio@e6051000 {$/;"	l
gpio1	r8a7794.dtsi	/^	gpio1: gpio@e6051000 {$/;"	l
gpio1	rk3036.dtsi	/^		gpio1: gpio1@20080000 {$/;"	l	label:pinctrl
gpio1	rk3066a.dtsi	/^		gpio1: gpio1@2003c000 {$/;"	l	label:pinctrl
gpio1	rk3188.dtsi	/^		gpio1: gpio1@2003c000 {$/;"	l	label:pinctrl
gpio1	rk322x.dtsi	/^		gpio1: gpio1@11120000 {$/;"	l	label:pinctrl
gpio1	rk3288.dtsi	/^		gpio1: gpio1@ff780000 {$/;"	l	label:pinctrl
gpio1	rv1108.dtsi	/^		gpio1: gpio1@10310000 {$/;"	l	label:pinctrl
gpio1	socfpga.dtsi	/^		gpio1: gpio@ff709000 {$/;"	l
gpio1	socfpga_arria10.dtsi	/^		gpio1: gpio@ffc02a00 {$/;"	l
gpio1	spear1310-evb.dts	/^			gpio1: gpio@e0680000 {$/;"	l
gpio1	spear1340-evb.dts	/^			gpio1: gpio@e0680000 {$/;"	l
gpio1	spear13xx.dtsi	/^			gpio1: gpio@e0680000 {$/;"	l
gpio1	spear300-evb.dts	/^			gpio1: gpio@a9000000 {$/;"	l
gpio1	spear300.dtsi	/^			gpio1: gpio@a9000000 {$/;"	l
gpio1	spear600.dtsi	/^			gpio1: gpio@fc980000 {$/;"	l
gpio1	ste-dbx5x0.dtsi	/^		gpio1: gpio@8012e080 {$/;"	l
gpio1	ste-nomadik-stn8815.dtsi	/^	gpio1: gpio@101e5000 {$/;"	l
gpio1	versatile-ab.dts	/^		gpio1: gpio@101e5000 {$/;"	l
gpio1	vfxxx.dtsi	/^			gpio1: gpio@4004a000 {$/;"	l	label:aips0
gpio10	hi3620.dtsi	/^		gpio10: gpio@810000 {$/;"	l
gpio10	hisi-x5hd2.dtsi	/^			gpio10: gpio@b2a000 {$/;"	l
gpio10	r8a7792.dtsi	/^		gpio10: gpio@e6055500 {$/;"	l
gpio10_default_mode	ste-href-ab8500.dtsi	/^						gpio10_default_mode: gpio10_default {$/;"	l
gpio10_default_mode	ste-href-ab8505.dtsi	/^						gpio10_default_mode: gpio10_default {$/;"	l
gpio11	hi3620.dtsi	/^		gpio11: gpio@811000 {$/;"	l
gpio11	hisi-x5hd2.dtsi	/^			gpio11: gpio@b2b000 {$/;"	l
gpio11	r8a7792.dtsi	/^		gpio11: gpio@e6055600 {$/;"	l
gpio11_default_mode	ste-href-ab8500.dtsi	/^						gpio11_default_mode: gpio11_default {$/;"	l
gpio11_default_mode	ste-href-ab8505.dtsi	/^						gpio11_default_mode: gpio11_default {$/;"	l
gpio12	hi3620.dtsi	/^		gpio12: gpio@812000 {$/;"	l
gpio12	hisi-x5hd2.dtsi	/^			gpio12: gpio@b2c000 {$/;"	l
gpio12_default_mode	ste-href-ab8500.dtsi	/^						gpio12_default_mode: gpio12_default {$/;"	l
gpio13	hi3620.dtsi	/^		gpio13: gpio@813000 {$/;"	l
gpio13	hisi-x5hd2.dtsi	/^			gpio13: gpio@b2d000 {$/;"	l
gpio13_default_mode	ste-href-ab8500.dtsi	/^						gpio13_default_mode: gpio13_default {$/;"	l
gpio13_default_mode	ste-href-ab8505.dtsi	/^						gpio13_default_mode: gpio13_default {$/;"	l
gpio14	hi3620.dtsi	/^		gpio14: gpio@814000 {$/;"	l
gpio14	hisi-x5hd2.dtsi	/^			gpio14: gpio@b2e000 {$/;"	l
gpio15	hi3620.dtsi	/^		gpio15: gpio@815000 {$/;"	l
gpio15	hisi-x5hd2.dtsi	/^			gpio15: gpio@b2f000 {$/;"	l
gpio16	hi3620.dtsi	/^		gpio16: gpio@816000 {$/;"	l
gpio16	hisi-x5hd2.dtsi	/^			gpio16: gpio@b30000 {$/;"	l
gpio16_default_mode	ste-href-ab8500.dtsi	/^						gpio16_default_mode: gpio16_default {$/;"	l
gpio17	hi3620.dtsi	/^		gpio17: gpio@817000 {$/;"	l
gpio17	hisi-x5hd2.dtsi	/^			gpio17: gpio@b31000 {$/;"	l
gpio18	hi3620.dtsi	/^		gpio18: gpio@818000 {$/;"	l
gpio19	hi3620.dtsi	/^		gpio19: gpio@819000 {$/;"	l
gpio1_dbck	omap3xxx-clocks.dtsi	/^	gpio1_dbck: gpio1_dbck@c00 {$/;"	l
gpio1_dbclk	am33xx-clocks.dtsi	/^	gpio1_dbclk: gpio1_dbclk@ac {$/;"	l
gpio1_dbclk	am43xx-clocks.dtsi	/^	gpio1_dbclk: gpio1_dbclk@8c78 {$/;"	l
gpio1_dbclk	dra7xx-clocks.dtsi	/^	gpio1_dbclk: gpio1_dbclk@1838 {$/;"	l
gpio1_dbclk	omap44xx-clocks.dtsi	/^	gpio1_dbclk: gpio1_dbclk@1838 {$/;"	l
gpio1_dbclk	omap54xx-clocks.dtsi	/^	gpio1_dbclk: gpio1_dbclk@1938 {$/;"	l
gpio1_default_pins	gemini-dlink-dir-685.dts	/^				gpio1_default_pins: pinctrl-gpio1 {$/;"	l	label:syscon
gpio1_default_pins	gemini-nas4220b.dts	/^				gpio1_default_pins: pinctrl-gpio1 {$/;"	l	label:syscon
gpio1_default_pins	gemini-rut1xx.dts	/^				gpio1_default_pins: pinctrl-gpio1 {$/;"	l	label:syscon
gpio1_ick	omap3xxx-clocks.dtsi	/^	gpio1_ick: gpio1_ick@c10 {$/;"	l
gpio1_pins	omap3-beagle-xm.dts	/^	gpio1_pins: pinmux_gpio1_pins {$/;"	l
gpio1_pins	omap3-beagle.dts	/^	gpio1_pins: pinmux_gpio1_pins {$/;"	l
gpio1_pins	omap3-lilly-a83x.dtsi	/^	gpio1_pins: pinmux_gpio1_pins {$/;"	l
gpio2	am33xx.dtsi	/^		gpio2: gpio@481ac000 {$/;"	l
gpio2	am4372.dtsi	/^		gpio2: gpio@481ac000 {$/;"	l
gpio2	arm-realview-eb.dtsi	/^		gpio2: gpio@10015000 {$/;"	l
gpio2	arm-realview-pb11mp.dts	/^		gpio2: gpio@10015000 {$/;"	l
gpio2	arm-realview-pbx.dtsi	/^		gpio2: gpio@10015000 {$/;"	l
gpio2	armada-370.dtsi	/^			gpio2: gpio@18180 {$/;"	l
gpio2	armada-375.dtsi	/^			gpio2: gpio@18180 {$/;"	l
gpio2	armada-xp-98dx3236.dtsi	/^			gpio2: gpio@18180 { \/* rework some properties *\/$/;"	l
gpio2	armada-xp-mv78260.dtsi	/^			gpio2: gpio@18180 {$/;"	l
gpio2	armada-xp-mv78460.dtsi	/^			gpio2: gpio@18180 {$/;"	l
gpio2	berlin2.dtsi	/^			gpio2: gpio@0c00 {$/;"	l
gpio2	berlin2cd.dtsi	/^			gpio2: gpio@0c00 {$/;"	l
gpio2	berlin2q.dtsi	/^			gpio2: gpio@0c00 {$/;"	l
gpio2	dm814x.dtsi	/^			gpio2: gpio@4c000 {$/;"	l	label:l4ls
gpio2	dm816x.dtsi	/^		gpio2: gpio@4804c000 {$/;"	l
gpio2	dove.dtsi	/^			gpio2: gpio-ctrl@e8400 {$/;"	l
gpio2	dra7.dtsi	/^		gpio2: gpio@48055000 {$/;"	l
gpio2	emev2.dtsi	/^	gpio2: gpio@e0050100 {$/;"	l
gpio2	gemini.dtsi	/^		gpio2: gpio@4f000000 {$/;"	l
gpio2	hi3620.dtsi	/^		gpio2: gpio@808000 {$/;"	l
gpio2	hisi-x5hd2.dtsi	/^			gpio2: gpio@b22000 {$/;"	l
gpio2	imx1.dtsi	/^				gpio2: gpio@0021c100 {$/;"	l	label:iomuxc
gpio2	imx23.dtsi	/^				gpio2: gpio@2 {$/;"	l
gpio2	imx25.dtsi	/^			gpio2: gpio@53fd0000 {$/;"	l
gpio2	imx27.dtsi	/^				gpio2: gpio@10015100 {$/;"	l	label:iomuxc
gpio2	imx28.dtsi	/^				gpio2: gpio@2 {$/;"	l	label:pinctrl
gpio2	imx35.dtsi	/^			gpio2: gpio@53fd0000 {$/;"	l	label:aips2
gpio2	imx50.dtsi	/^			gpio2: gpio@53f88000 {$/;"	l
gpio2	imx51.dtsi	/^			gpio2: gpio@73f88000 {$/;"	l
gpio2	imx53.dtsi	/^			gpio2: gpio@53f88000 {$/;"	l
gpio2	imx6qdl.dtsi	/^			gpio2: gpio@020a0000 {$/;"	l
gpio2	imx6sl.dtsi	/^			gpio2: gpio@020a0000 {$/;"	l	label:aips1
gpio2	imx6sll.dtsi	/^			gpio2: gpio@020a0000 {$/;"	l	label:aips1
gpio2	imx6sx.dtsi	/^			gpio2: gpio@020a0000 {$/;"	l
gpio2	imx6ul.dtsi	/^			gpio2: gpio@020a0000 {$/;"	l
gpio2	imx6ull.dtsi	/^			gpio2: gpio@020a0000 {$/;"	l
gpio2	imx7s.dtsi	/^			gpio2: gpio@30210000 {$/;"	l	label:aips1
gpio2	ls1021a.dtsi	/^		gpio2: gpio@2320000 {$/;"	l
gpio2	omap2420.dtsi	/^		gpio2: gpio@4801a000 {$/;"	l
gpio2	omap2430.dtsi	/^		gpio2: gpio@4900e000 {$/;"	l
gpio2	omap3.dtsi	/^		gpio2: gpio@49050000 {$/;"	l
gpio2	omap4.dtsi	/^		gpio2: gpio@48055000 {$/;"	l
gpio2	omap5.dtsi	/^		gpio2: gpio@48055000 {$/;"	l
gpio2	r8a7743.dtsi	/^		gpio2: gpio@e6052000 {$/;"	l
gpio2	r8a7778.dtsi	/^	gpio2: gpio@ffc42000 {$/;"	l
gpio2	r8a7779.dtsi	/^	gpio2: gpio@ffc42000 {$/;"	l
gpio2	r8a7790.dtsi	/^	gpio2: gpio@e6052000 {$/;"	l
gpio2	r8a7791.dtsi	/^	gpio2: gpio@e6052000 {$/;"	l
gpio2	r8a7792.dtsi	/^		gpio2: gpio@e6052000 {$/;"	l
gpio2	r8a7793.dtsi	/^	gpio2: gpio@e6052000 {$/;"	l
gpio2	r8a7794.dtsi	/^	gpio2: gpio@e6052000 {$/;"	l
gpio2	rk3036.dtsi	/^		gpio2: gpio2@20084000 {$/;"	l	label:pinctrl
gpio2	rk3066a.dtsi	/^		gpio2: gpio2@2003e000 {$/;"	l	label:pinctrl
gpio2	rk3188.dtsi	/^		gpio2: gpio2@2003e000 {$/;"	l	label:pinctrl
gpio2	rk322x.dtsi	/^		gpio2: gpio2@11130000 {$/;"	l	label:pinctrl
gpio2	rk3288.dtsi	/^		gpio2: gpio2@ff790000 {$/;"	l	label:pinctrl
gpio2	rv1108.dtsi	/^		gpio2: gpio2@10320000 {$/;"	l	label:pinctrl
gpio2	socfpga.dtsi	/^		gpio2: gpio@ff70a000 {$/;"	l
gpio2	socfpga_arria10.dtsi	/^		gpio2: gpio@ffc02b00 {$/;"	l
gpio2	spear600.dtsi	/^			gpio2: gpio@d8100000 {$/;"	l
gpio2	ste-dbx5x0.dtsi	/^		gpio2: gpio@8000e000 {$/;"	l
gpio2	ste-nomadik-stn8815.dtsi	/^	gpio2: gpio@101e6000 {$/;"	l
gpio2	versatile-pb.dts	/^		gpio2: gpio@101e6000 {$/;"	l
gpio2	vfxxx.dtsi	/^			gpio2: gpio@4004b000 {$/;"	l	label:aips0
gpio20	hi3620.dtsi	/^		gpio20: gpio@81a000 {$/;"	l
gpio21	hi3620.dtsi	/^		gpio21: gpio@81b000 {$/;"	l
gpio24_default_mode	ste-href-ab8500.dtsi	/^						gpio24_default_mode: gpio24_default {$/;"	l
gpio25_default_mode	ste-href-ab8500.dtsi	/^						gpio25_default_mode: gpio25_default {$/;"	l
gpio26_default_mode	ste-href-ab8500.dtsi	/^						gpio26_default_mode: gpio26_default {$/;"	l
gpio2_dbck	omap3xxx-clocks.dtsi	/^	gpio2_dbck: gpio2_dbck@1000 {$/;"	l
gpio2_dbclk	am33xx-clocks.dtsi	/^	gpio2_dbclk: gpio2_dbclk@b0 {$/;"	l
gpio2_dbclk	am43xx-clocks.dtsi	/^	gpio2_dbclk: gpio2_dbclk@8c80 {$/;"	l
gpio2_dbclk	dra7xx-clocks.dtsi	/^	gpio2_dbclk: gpio2_dbclk@1760 {$/;"	l
gpio2_dbclk	omap44xx-clocks.dtsi	/^	gpio2_dbclk: gpio2_dbclk@1460 {$/;"	l
gpio2_dbclk	omap54xx-clocks.dtsi	/^	gpio2_dbclk: gpio2_dbclk@1060 {$/;"	l
gpio2_default_mode	ste-href-ab8500.dtsi	/^						gpio2_default_mode: gpio2_default {$/;"	l
gpio2_default_mode	ste-href-ab8505.dtsi	/^						gpio2_default_mode: gpio2_default {$/;"	l
gpio2_ick	omap3xxx-clocks.dtsi	/^	gpio2_ick: gpio2_ick@1010 {$/;"	l
gpio3	am33xx.dtsi	/^		gpio3: gpio@481ae000 {$/;"	l
gpio3	am4372.dtsi	/^		gpio3: gpio@481ae000 {$/;"	l
gpio3	berlin2.dtsi	/^			gpio3: gpio@1000 {$/;"	l
gpio3	berlin2cd.dtsi	/^			gpio3: gpio@1000 {$/;"	l
gpio3	berlin2q.dtsi	/^			gpio3: gpio@1000 {$/;"	l
gpio3	dra7.dtsi	/^		gpio3: gpio@48057000 {$/;"	l
gpio3	emev2.dtsi	/^	gpio3: gpio@e0050180 {$/;"	l
gpio3	hi3620.dtsi	/^		gpio3: gpio@809000 {$/;"	l
gpio3	hisi-x5hd2.dtsi	/^			gpio3: gpio@b23000 {$/;"	l
gpio3	imx1.dtsi	/^				gpio3: gpio@0021c200 {$/;"	l	label:iomuxc
gpio3	imx25.dtsi	/^			gpio3: gpio@53fa4000 {$/;"	l
gpio3	imx27.dtsi	/^				gpio3: gpio@10015200 {$/;"	l	label:iomuxc
gpio3	imx28.dtsi	/^				gpio3: gpio@3 {$/;"	l	label:pinctrl
gpio3	imx35.dtsi	/^			gpio3: gpio@53fa4000 {$/;"	l	label:aips2
gpio3	imx50.dtsi	/^			gpio3: gpio@53f8c000 {$/;"	l
gpio3	imx51.dtsi	/^			gpio3: gpio@73f8c000 {$/;"	l
gpio3	imx53.dtsi	/^			gpio3: gpio@53f8c000 {$/;"	l
gpio3	imx6qdl.dtsi	/^			gpio3: gpio@020a4000 {$/;"	l
gpio3	imx6sl.dtsi	/^			gpio3: gpio@020a4000 {$/;"	l	label:aips1
gpio3	imx6sll.dtsi	/^			gpio3: gpio@020a4000 {$/;"	l	label:aips1
gpio3	imx6sx.dtsi	/^			gpio3: gpio@020a4000 {$/;"	l
gpio3	imx6ul.dtsi	/^			gpio3: gpio@020a4000 {$/;"	l
gpio3	imx6ull.dtsi	/^			gpio3: gpio@020a4000 {$/;"	l
gpio3	imx7s.dtsi	/^			gpio3: gpio@30220000 {$/;"	l	label:aips1
gpio3	ls1021a.dtsi	/^		gpio3: gpio@2330000 {$/;"	l
gpio3	omap2420.dtsi	/^		gpio3: gpio@4801c000 {$/;"	l
gpio3	omap2430.dtsi	/^		gpio3: gpio@49010000 {$/;"	l
gpio3	omap3.dtsi	/^		gpio3: gpio@49052000 {$/;"	l
gpio3	omap4.dtsi	/^		gpio3: gpio@48057000 {$/;"	l
gpio3	omap5.dtsi	/^		gpio3: gpio@48057000 {$/;"	l
gpio3	r8a7743.dtsi	/^		gpio3: gpio@e6053000 {$/;"	l
gpio3	r8a7778.dtsi	/^	gpio3: gpio@ffc43000 {$/;"	l
gpio3	r8a7779.dtsi	/^	gpio3: gpio@ffc43000 {$/;"	l
gpio3	r8a7790.dtsi	/^	gpio3: gpio@e6053000 {$/;"	l
gpio3	r8a7791.dtsi	/^	gpio3: gpio@e6053000 {$/;"	l
gpio3	r8a7792.dtsi	/^		gpio3: gpio@e6053000 {$/;"	l
gpio3	r8a7793.dtsi	/^	gpio3: gpio@e6053000 {$/;"	l
gpio3	r8a7794.dtsi	/^	gpio3: gpio@e6053000 {$/;"	l
gpio3	rk3066a.dtsi	/^		gpio3: gpio3@20080000 {$/;"	l	label:pinctrl
gpio3	rk3188.dtsi	/^		gpio3: gpio3@20080000 {$/;"	l	label:pinctrl
gpio3	rk322x.dtsi	/^		gpio3: gpio3@11140000 {$/;"	l	label:pinctrl
gpio3	rk3288.dtsi	/^		gpio3: gpio3@ff7a0000 {$/;"	l	label:pinctrl
gpio3	rv1108.dtsi	/^		gpio3: gpio3@10330000 {$/;"	l	label:pinctrl
gpio3	ste-dbx5x0.dtsi	/^		gpio3: gpio@8000e080 {$/;"	l
gpio3	ste-nomadik-s8815.dts	/^	gpio3: gpio@101e7000 {$/;"	l
gpio3	ste-nomadik-stn8815.dtsi	/^	gpio3: gpio@101e7000 {$/;"	l
gpio3	versatile-pb.dts	/^		gpio3: gpio@101e7000 {$/;"	l
gpio3	vfxxx.dtsi	/^			gpio3: gpio@4004c000 {$/;"	l	label:aips0
gpio34_default_mode	ste-href-ab8505.dtsi	/^						gpio34_default_mode: gpio34_default {$/;"	l
gpio35_default_mode	ste-href-ab8500.dtsi	/^						gpio35_default_mode: gpio35_default {$/;"	l
gpio36_default_mode	ste-href-ab8500.dtsi	/^						gpio36_default_mode: gpio36_default {$/;"	l
gpio37_default_mode	ste-href-ab8500.dtsi	/^						gpio37_default_mode: gpio37_default {$/;"	l
gpio38_default_mode	ste-href-ab8500.dtsi	/^						gpio38_default_mode: gpio38_default {$/;"	l
gpio39_default_mode	ste-href-ab8500.dtsi	/^						gpio39_default_mode: gpio39_default {$/;"	l
gpio3_dbck	omap3xxx-clocks.dtsi	/^	gpio3_dbck: gpio3_dbck@1000 {$/;"	l
gpio3_dbclk	am33xx-clocks.dtsi	/^	gpio3_dbclk: gpio3_dbclk@b4 {$/;"	l
gpio3_dbclk	am43xx-clocks.dtsi	/^	gpio3_dbclk: gpio3_dbclk@8c88 {$/;"	l
gpio3_dbclk	dra7xx-clocks.dtsi	/^	gpio3_dbclk: gpio3_dbclk@1768 {$/;"	l
gpio3_dbclk	omap44xx-clocks.dtsi	/^	gpio3_dbclk: gpio3_dbclk@1468 {$/;"	l
gpio3_dbclk	omap54xx-clocks.dtsi	/^	gpio3_dbclk: gpio3_dbclk@1068 {$/;"	l
gpio3_ick	omap3xxx-clocks.dtsi	/^	gpio3_ick: gpio3_ick@1010 {$/;"	l
gpio4	am4372.dtsi	/^		gpio4: gpio@48320000 {$/;"	l
gpio4	dra7.dtsi	/^		gpio4: gpio@48059000 {$/;"	l
gpio4	emev2.dtsi	/^	gpio4: gpio@e0050200 {$/;"	l
gpio4	hi3620.dtsi	/^		gpio4: gpio@80a000 {$/;"	l
gpio4	hisi-x5hd2.dtsi	/^			gpio4: gpio@b24000 {$/;"	l
gpio4	imx1.dtsi	/^				gpio4: gpio@0021c300 {$/;"	l	label:iomuxc
gpio4	imx25.dtsi	/^			gpio4: gpio@53f9c000 {$/;"	l
gpio4	imx27.dtsi	/^				gpio4: gpio@10015300 {$/;"	l	label:iomuxc
gpio4	imx28.dtsi	/^				gpio4: gpio@4 {$/;"	l	label:pinctrl
gpio4	imx50.dtsi	/^			gpio4: gpio@53f90000 {$/;"	l
gpio4	imx51.dtsi	/^			gpio4: gpio@73f90000 {$/;"	l
gpio4	imx53.dtsi	/^			gpio4: gpio@53f90000 {$/;"	l
gpio4	imx6qdl.dtsi	/^			gpio4: gpio@020a8000 {$/;"	l
gpio4	imx6sl.dtsi	/^			gpio4: gpio@020a8000 {$/;"	l	label:aips1
gpio4	imx6sll.dtsi	/^			gpio4: gpio@020a8000 {$/;"	l	label:aips1
gpio4	imx6sx.dtsi	/^			gpio4: gpio@020a8000 {$/;"	l
gpio4	imx6ul.dtsi	/^			gpio4: gpio@020a8000 {$/;"	l
gpio4	imx6ull.dtsi	/^			gpio4: gpio@020a8000 {$/;"	l
gpio4	imx7s.dtsi	/^			gpio4: gpio@30230000 {$/;"	l	label:aips1
gpio4	omap2420.dtsi	/^		gpio4: gpio@4801e000 {$/;"	l
gpio4	omap2430.dtsi	/^		gpio4: gpio@49012000 {$/;"	l
gpio4	omap3.dtsi	/^		gpio4: gpio@49054000 {$/;"	l
gpio4	omap4.dtsi	/^		gpio4: gpio@48059000 {$/;"	l
gpio4	omap5.dtsi	/^		gpio4: gpio@48059000 {$/;"	l
gpio4	r8a7743.dtsi	/^		gpio4: gpio@e6054000 {$/;"	l
gpio4	r8a7778.dtsi	/^	gpio4: gpio@ffc44000 {$/;"	l
gpio4	r8a7779.dtsi	/^	gpio4: gpio@ffc44000 {$/;"	l
gpio4	r8a7790.dtsi	/^	gpio4: gpio@e6054000 {$/;"	l
gpio4	r8a7791.dtsi	/^	gpio4: gpio@e6054000 {$/;"	l
gpio4	r8a7792.dtsi	/^		gpio4: gpio@e6054000 {$/;"	l
gpio4	r8a7793.dtsi	/^	gpio4: gpio@e6054000 {$/;"	l
gpio4	r8a7794.dtsi	/^	gpio4: gpio@e6054000 {$/;"	l
gpio4	rk3066a.dtsi	/^		gpio4: gpio4@20084000 {$/;"	l	label:pinctrl
gpio4	rk3288.dtsi	/^		gpio4: gpio4@ff7b0000 {$/;"	l	label:pinctrl
gpio4	ste-dbx5x0.dtsi	/^		gpio4: gpio@8000e100 {$/;"	l
gpio4	vfxxx.dtsi	/^			gpio4: gpio@4004d000 {$/;"	l	label:aips0
gpio42_default_mode	ste-href-ab8500.dtsi	/^						gpio42_default_mode: gpio42_default {$/;"	l
gpio4_dbck	omap3xxx-clocks.dtsi	/^	gpio4_dbck: gpio4_dbck@1000 {$/;"	l
gpio4_dbclk	am43xx-clocks.dtsi	/^	gpio4_dbclk: gpio4_dbclk@8c90 {$/;"	l
gpio4_dbclk	dra7xx-clocks.dtsi	/^	gpio4_dbclk: gpio4_dbclk@1770 {$/;"	l
gpio4_dbclk	omap44xx-clocks.dtsi	/^	gpio4_dbclk: gpio4_dbclk@1470 {$/;"	l
gpio4_dbclk	omap54xx-clocks.dtsi	/^	gpio4_dbclk: gpio4_dbclk@1070 {$/;"	l
gpio4_default_mode	ste-href-ab8500.dtsi	/^						gpio4_default_mode: gpio4_default {$/;"	l
gpio4_ick	omap3xxx-clocks.dtsi	/^	gpio4_ick: gpio4_ick@1010 {$/;"	l
gpio4_pins	omap3-lilly-dbb056.dts	/^	gpio4_pins: pinmux_gpio4_pins {$/;"	l
gpio5	am4372.dtsi	/^		gpio5: gpio@48322000 {$/;"	l
gpio5	dra7.dtsi	/^		gpio5: gpio@4805b000 {$/;"	l
gpio5	hi3620.dtsi	/^		gpio5: gpio@80b000 {$/;"	l
gpio5	hisi-x5hd2.dtsi	/^			gpio5: gpio@004000 {$/;"	l
gpio5	imx27.dtsi	/^				gpio5: gpio@10015400 {$/;"	l	label:iomuxc
gpio5	imx28-cfa10049.dts	/^		gpio5: gpio5@0 {$/;"	l
gpio5	imx28-tx28.dts	/^	gpio5: pca953x@20 {$/;"	l
gpio5	imx50.dtsi	/^			gpio5: gpio@53fdc000 {$/;"	l
gpio5	imx53.dtsi	/^			gpio5: gpio@53fdc000 {$/;"	l
gpio5	imx6qdl.dtsi	/^			gpio5: gpio@020ac000 {$/;"	l
gpio5	imx6sl.dtsi	/^			gpio5: gpio@020ac000 {$/;"	l	label:aips1
gpio5	imx6sll.dtsi	/^			gpio5: gpio@020ac000 {$/;"	l	label:aips1
gpio5	imx6sx.dtsi	/^			gpio5: gpio@020ac000 {$/;"	l
gpio5	imx6ul.dtsi	/^			gpio5: gpio@020ac000 {$/;"	l
gpio5	imx6ull.dtsi	/^			gpio5: gpio@020ac000 {$/;"	l
gpio5	imx7s.dtsi	/^			gpio5: gpio@30240000 {$/;"	l	label:aips1
gpio5	omap2430.dtsi	/^		gpio5: gpio@480b6000 {$/;"	l
gpio5	omap3.dtsi	/^		gpio5: gpio@49056000 {$/;"	l
gpio5	omap4.dtsi	/^		gpio5: gpio@4805b000 {$/;"	l
gpio5	omap5.dtsi	/^		gpio5: gpio@4805b000 {$/;"	l
gpio5	r8a7743.dtsi	/^		gpio5: gpio@e6055000 {$/;"	l
gpio5	r8a7779.dtsi	/^	gpio5: gpio@ffc45000 {$/;"	l
gpio5	r8a7790.dtsi	/^	gpio5: gpio@e6055000 {$/;"	l
gpio5	r8a7791.dtsi	/^	gpio5: gpio@e6055000 {$/;"	l
gpio5	r8a7792.dtsi	/^		gpio5: gpio@e6055000 {$/;"	l
gpio5	r8a7793.dtsi	/^	gpio5: gpio@e6055000 {$/;"	l
gpio5	r8a7794.dtsi	/^	gpio5: gpio@e6055000 {$/;"	l
gpio5	rk3288.dtsi	/^		gpio5: gpio5@ff7c0000 {$/;"	l	label:pinctrl
gpio5	ste-dbx5x0.dtsi	/^		gpio5: gpio@8000e180 {$/;"	l
gpio5	vf610-zii-dev-rev-b.dts	/^	gpio5: pca9554@20 {$/;"	l
gpio5	vf610-zii-dev-rev-c.dts	/^	gpio5: pca9557@18 {$/;"	l
gpio50_default_mode	ste-href-ab8505.dtsi	/^						gpio50_default_mode: gpio50_default {$/;"	l
gpio5_dbck	omap3xxx-clocks.dtsi	/^	gpio5_dbck: gpio5_dbck@1000 {$/;"	l
gpio5_dbclk	am43xx-clocks.dtsi	/^	gpio5_dbclk: gpio5_dbclk@8c98 {$/;"	l
gpio5_dbclk	dra7xx-clocks.dtsi	/^	gpio5_dbclk: gpio5_dbclk@1778 {$/;"	l
gpio5_dbclk	omap44xx-clocks.dtsi	/^	gpio5_dbclk: gpio5_dbclk@1478 {$/;"	l
gpio5_dbclk	omap54xx-clocks.dtsi	/^	gpio5_dbclk: gpio5_dbclk@1078 {$/;"	l
gpio5_fck	omap2430-clocks.dtsi	/^	gpio5_fck: gpio5_fck@204 {$/;"	l
gpio5_ick	omap2430-clocks.dtsi	/^	gpio5_ick: gpio5_ick@214 {$/;"	l
gpio5_ick	omap3xxx-clocks.dtsi	/^	gpio5_ick: gpio5_ick@1010 {$/;"	l
gpio5_pins	omap3-lilly-dbb056.dts	/^	gpio5_pins: pinmux_gpio5_pins {$/;"	l
gpio6	dra7.dtsi	/^		gpio6: gpio@4805d000 {$/;"	l
gpio6	hi3620.dtsi	/^		gpio6: gpio@80c000 {$/;"	l
gpio6	hisi-x5hd2.dtsi	/^			gpio6: gpio@b26000 {$/;"	l
gpio6	imx27.dtsi	/^				gpio6: gpio@10015500 {$/;"	l	label:iomuxc
gpio6	imx28-cfa10049.dts	/^		gpio6: gpio6@1 {$/;"	l
gpio6	imx50.dtsi	/^			gpio6: gpio@53fe0000 {$/;"	l
gpio6	imx53.dtsi	/^			gpio6: gpio@53fe0000 {$/;"	l
gpio6	imx6qdl.dtsi	/^			gpio6: gpio@020b0000 {$/;"	l
gpio6	imx6sll.dtsi	/^			gpio6: gpio@020b0000 {$/;"	l	label:aips1
gpio6	imx6sx.dtsi	/^			gpio6: gpio@020b0000 {$/;"	l
gpio6	imx7s.dtsi	/^			gpio6: gpio@30250000 {$/;"	l	label:aips1
gpio6	omap3.dtsi	/^		gpio6: gpio@49058000 {$/;"	l
gpio6	omap4.dtsi	/^		gpio6: gpio@4805d000 {$/;"	l
gpio6	omap5.dtsi	/^		gpio6: gpio@4805d000 {$/;"	l
gpio6	r8a7743.dtsi	/^		gpio6: gpio@e6055400 {$/;"	l
gpio6	r8a7779.dtsi	/^	gpio6: gpio@ffc46000 {$/;"	l
gpio6	r8a7791.dtsi	/^	gpio6: gpio@e6055400 {$/;"	l
gpio6	r8a7792.dtsi	/^		gpio6: gpio@e6055100 {$/;"	l
gpio6	r8a7793.dtsi	/^	gpio6: gpio@e6055400 {$/;"	l
gpio6	r8a7794.dtsi	/^	gpio6: gpio@e6055400 {$/;"	l
gpio6	rk3066a.dtsi	/^		gpio6: gpio6@2000a000 {$/;"	l	label:pinctrl
gpio6	rk3288.dtsi	/^		gpio6: gpio6@ff7d0000 {$/;"	l	label:pinctrl
gpio6	ste-dbx5x0.dtsi	/^		gpio6: gpio@8011e000 {$/;"	l
gpio6	vf610-zii-dev-rev-b.dts	/^	gpio6: pca9554@22 {$/;"	l
gpio6	vf610-zii-dev-rev-c.dts	/^	gpio6: sx1503@20 {$/;"	l
gpio6_dbck	omap3xxx-clocks.dtsi	/^	gpio6_dbck: gpio6_dbck@1000 {$/;"	l
gpio6_dbclk	dra7xx-clocks.dtsi	/^	gpio6_dbclk: gpio6_dbclk@1780 {$/;"	l
gpio6_dbclk	omap44xx-clocks.dtsi	/^	gpio6_dbclk: gpio6_dbclk@1480 {$/;"	l
gpio6_dbclk	omap54xx-clocks.dtsi	/^	gpio6_dbclk: gpio6_dbclk@1080 {$/;"	l
gpio6_ick	omap3xxx-clocks.dtsi	/^	gpio6_ick: gpio6_ick@1010 {$/;"	l
gpio7	dra7.dtsi	/^		gpio7: gpio@48051000 {$/;"	l
gpio7	hi3620.dtsi	/^		gpio7: gpio@80d000 {$/;"	l
gpio7	hisi-x5hd2.dtsi	/^			gpio7: gpio@b27000 {$/;"	l
gpio7	imx53.dtsi	/^			gpio7: gpio@53fe4000 {$/;"	l
gpio7	imx6qdl.dtsi	/^			gpio7: gpio@020b4000 {$/;"	l
gpio7	imx6sx.dtsi	/^			gpio7: gpio@020b4000 {$/;"	l
gpio7	imx7s.dtsi	/^			gpio7: gpio@30260000 {$/;"	l	label:aips1
gpio7	omap5.dtsi	/^		gpio7: gpio@48051000 {$/;"	l
gpio7	r8a7743.dtsi	/^		gpio7: gpio@e6055800 {$/;"	l
gpio7	r8a7791.dtsi	/^	gpio7: gpio@e6055800 {$/;"	l
gpio7	r8a7792.dtsi	/^		gpio7: gpio@e6055200 {$/;"	l
gpio7	r8a7793.dtsi	/^	gpio7: gpio@e6055800 {$/;"	l
gpio7	rk3288.dtsi	/^		gpio7: gpio7@ff7e0000 {$/;"	l	label:pinctrl
gpio7	ste-dbx5x0.dtsi	/^		gpio7: gpio@8011e080 {$/;"	l
gpio7	vf610-zii-dev-rev-c.dts	/^	gpio7: pca9554@22 {$/;"	l
gpio7_dbclk	dra7xx-clocks.dtsi	/^	gpio7_dbclk: gpio7_dbclk@1810 {$/;"	l
gpio7_dbclk	omap54xx-clocks.dtsi	/^	gpio7_dbclk: gpio7_dbclk@1110 {$/;"	l
gpio8	dra7.dtsi	/^		gpio8: gpio@48053000 {$/;"	l
gpio8	hi3620.dtsi	/^		gpio8: gpio@80e000 {$/;"	l
gpio8	hisi-x5hd2.dtsi	/^			gpio8: gpio@b28000 {$/;"	l
gpio8	imx6qdl-ts4900.dtsi	/^	gpio8: gpio@28 {$/;"	l
gpio8	omap5.dtsi	/^		gpio8: gpio@48053000 {$/;"	l
gpio8	r8a7792.dtsi	/^		gpio8: gpio@e6055300 {$/;"	l
gpio8	rk3288.dtsi	/^		gpio8: gpio8@ff7f0000 {$/;"	l	label:pinctrl
gpio8	ste-dbx5x0.dtsi	/^		gpio8: gpio@a03fe000 {$/;"	l
gpio8_dbclk	dra7xx-clocks.dtsi	/^	gpio8_dbclk: gpio8_dbclk@1818 {$/;"	l
gpio8_dbclk	omap54xx-clocks.dtsi	/^	gpio8_dbclk: gpio8_dbclk@1118 {$/;"	l
gpio9	hi3620.dtsi	/^		gpio9: gpio@80f000 {$/;"	l
gpio9	hisi-x5hd2.dtsi	/^			gpio9: gpio@b29000 {$/;"	l
gpio9	omap5-uevm.dts	/^	gpio9: gpio@22 {$/;"	l
gpio9	r8a7792.dtsi	/^		gpio9: gpio@e6055400 {$/;"	l
gpio_0	atlas7.dtsi	/^			gpio_0: gpio_mediam@17040000 {$/;"	l
gpio_1	atlas7.dtsi	/^			gpio_1: gpio_vdifm@13300000 {$/;"	l
gpio_2	atlas7.dtsi	/^			gpio_2: gpio_rtcm@18890000 {$/;"	l
gpio_ao	meson8.dtsi	/^		gpio_ao: ao-bank@14 {$/;"	l	label:pinctrl_aobus
gpio_ao	meson8b.dtsi	/^		gpio_ao: ao-bank@14 {$/;"	l	label:pinctrl_aobus
gpio_asiu	bcm-cygnus.dtsi	/^		gpio_asiu: gpio@180a5000 {$/;"	l
gpio_buff	backup/imx7dea-com-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx6dlea-com-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx6qea-com-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx6sxea-com-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx6ulea-com-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx7dea-com-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx7dea-ucom-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff	imx7ulpea-ucom-kit_v2.dts	/^	gpio_buff: pca6416@20 {$/;"	l
gpio_buff1	imx6dlea-com-ptp.dts	/^        gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx6qea-com-ptp.dts	/^        gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx6sxea-com-ptp.dts	/^        gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx6ulea-com-ptp.dts	/^        gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx7dea-com-ptp.dts	/^	gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx7dea-ucom-ptp.dts	/^	gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx7ulpea-ucom-ptp-1lv.dts	/^        gpio_buff1: pca9698@20 {$/;"	l
gpio_buff1	imx7ulpea-ucom-ptp.dts	/^        gpio_buff1: pca9698@20 {$/;"	l
gpio_buff2	imx6dlea-com-ptp.dts	/^        gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx6qea-com-ptp.dts	/^        gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx6sxea-com-ptp.dts	/^        gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx6ulea-com-ptp.dts	/^        gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx7dea-com-ptp.dts	/^	gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx7dea-ucom-ptp.dts	/^	gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx7ulpea-ucom-ptp-1lv.dts	/^        gpio_buff2: pca9698@21 {$/;"	l
gpio_buff2	imx7ulpea-ucom-ptp.dts	/^        gpio_buff2: pca9698@21 {$/;"	l
gpio_buff3	imx6dlea-com-ptp.dts	/^        gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx6qea-com-ptp.dts	/^        gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx6sxea-com-ptp.dts	/^        gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx6ulea-com-ptp.dts	/^        gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx7dea-com-ptp.dts	/^	gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx7dea-ucom-ptp.dts	/^	gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx7ulpea-ucom-ptp-1lv.dts	/^        gpio_buff3: pca9698@22 {$/;"	l
gpio_buff3	imx7ulpea-ucom-ptp.dts	/^        gpio_buff3: pca9698@22 {$/;"	l
gpio_buff4	imx6dlea-com-ptp.dts	/^        gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx6qea-com-ptp.dts	/^        gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx6sxea-com-ptp.dts	/^        gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx6ulea-com-ptp.dts	/^        gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx7dea-com-ptp.dts	/^	gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx7dea-ucom-ptp.dts	/^	gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx7ulpea-ucom-ptp-1lv.dts	/^        gpio_buff4: pca9698@23 {$/;"	l
gpio_buff4	imx7ulpea-ucom-ptp.dts	/^        gpio_buff4: pca9698@23 {$/;"	l
gpio_buff5	imx6dlea-com-ptp.dts	/^        gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx6qea-com-ptp.dts	/^        gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx6sxea-com-ptp.dts	/^        gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx6ulea-com-ptp.dts	/^        gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx7dea-com-ptp.dts	/^	gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx7dea-ucom-ptp.dts	/^	gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx7ulpea-ucom-ptp-1lv.dts	/^        gpio_buff5: pca9698@24 {$/;"	l
gpio_buff5	imx7ulpea-ucom-ptp.dts	/^        gpio_buff5: pca9698@24 {$/;"	l
gpio_button_sw3_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	gpio_button_sw3_pins_mbmx28lc: gpio-button-sw3-mbmx28lc@0 {$/;"	l
gpio_button_sw4_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	gpio_button_sw4_pins_mbmx28lc: gpio-button-sw4-mbmx28lc@0 {$/;"	l
gpio_buttons	am335x-evmsk.dts	/^	gpio_buttons: gpio_buttons0 {$/;"	l
gpio_ccm	bcm-cygnus.dtsi	/^		gpio_ccm: gpio@1800a000 {$/;"	l
gpio_clk	ste-u300.dts	/^		gpio_clk: gpio_clk@13M {$/;"	l	label:syscon
gpio_crmu	bcm-cygnus.dtsi	/^		gpio_crmu: gpio@03024800 {$/;"	l
gpio_db_clk	socfpga.dtsi	/^					gpio_db_clk: gpio_db_clk {$/;"	l
gpio_dfeio_pins	keystone-k2l.dtsi	/^			gpio_dfeio_pins: pinmux_gpio_dfeio_pins {$/;"	l	label:k2l_pmx
gpio_emifa_pins	keystone-k2l.dtsi	/^			gpio_emifa_pins: pinmux_gpio_emifa_pins {$/;"	l	label:k2l_pmx
gpio_emu_pins	keystone-k2l.dtsi	/^			gpio_emu_pins: pinmux_gpio_emu_pins {$/;"	l	label:k2l_pmx
gpio_exp	am335x-sl50.dts	/^	gpio_exp: mcp23017@20 {$/;"	l
gpio_exp	imx6qdl-gw551x.dtsi	/^	gpio_exp: pca9555@24 {$/;"	l
gpio_ext	am335x-sbc-t335.dts	/^	gpio_ext: pca9555@26 {$/;"	l
gpio_ext	dove-sbc-a510.dts	/^	gpio_ext: gpio@20 {$/;"	l
gpio_fan	am57xx-beagle-x15-common.dtsi	/^	gpio_fan: gpio_fan {$/;"	l
gpio_fan_pin	armada-xp-linksys-mamba.dts	/^	gpio_fan_pin: gpio-fan-pin {$/;"	l
gpio_home_key	exynos4412-odroidx.dts	/^	gpio_home_key: home_key {$/;"	l
gpio_in_pd	ste-nomadik-pinctrl.dtsi	/^	gpio_in_pd: gpio_input_pull_down {$/;"	l
gpio_in_pu	ste-nomadik-pinctrl.dtsi	/^	gpio_in_pu: gpio_input_pull_up {$/;"	l
gpio_joystick_pins	lpc4357-ea4357-devkit.dts	/^	gpio_joystick_pins: gpio-joystick-pins {$/;"	l
gpio_key_func	hi3620-hi4511.dts	/^			gpio_key_func: gpio_key_func {$/;"	l	label:pmx0
gpio_key_pins	logicpd-som-lv-37xx-devkit.dts	/^	gpio_key_pins: pinmux_gpio_key_pins {$/;"	l
gpio_key_pins	logicpd-torpedo-37xx-devkit.dts	/^	gpio_key_pins: pinmux_gpio_key_pins {$/;"	l
gpio_key_pins	omap3-ldp.dts	/^	gpio_key_pins: pinmux_gpio_key_pins {$/;"	l
gpio_key_pins	omap4-var-om44customboard.dtsi	/^	gpio_key_pins: pinmux_gpio_key_pins {$/;"	l
gpio_key_pins_wkup	logicpd-torpedo-37xx-devkit.dts	/^	gpio_key_pins_wkup: pinmux_gpio_key_pins_wkup {$/;"	l
gpio_keys	am335x-evm.dts	/^	gpio_keys: volume_keys0 {$/;"	l
gpio_keys	am437x-idk-evm.dts	/^	gpio_keys: gpio_keys {$/;"	l
gpio_keys	armada-385-linksys.dtsi	/^	gpio_keys: gpio-keys {$/;"	l
gpio_keys	rk3288-veyron.dtsi	/^	gpio_keys: gpio-keys {$/;"	l
gpio_keys	s3c6410-mini6410.dts	/^	gpio_keys: gpio-keys {$/;"	l
gpio_keys_pin_a	qcom-apq8064-sony-xperia-yuga.dts	/^					gpio_keys_pin_a: gpio-keys-pin-active {$/;"	l
gpio_keys_pin_a	qcom-msm8974-lge-nexus5-hammerhead.dts	/^			gpio_keys_pin_a: gpio-keys-active {$/;"	l
gpio_keys_pin_a	qcom-msm8974-sony-xperia-honami.dts	/^			gpio_keys_pin_a: gpio-keys-active {$/;"	l
gpio_keys_pins	armada-385-linksys.dtsi	/^	gpio_keys_pins: gpio-keys-pins {$/;"	l
gpio_keys_pins_default	am437x-idk-evm.dts	/^	gpio_keys_pins_default: gpio_keys_pins_default {$/;"	l
gpio_keys_s0	am335x-evmsk.dts	/^	gpio_keys_s0: gpio_keys_s0 {$/;"	l
gpio_led_pin	armada-370-seagate-personal-cloud.dtsi	/^	gpio_led_pin: gpio-led-pin {$/;"	l
gpio_led_pins	am335x-cm-t335.dts	/^	gpio_led_pins: pinmux_gpio_led_pins {$/;"	l
gpio_led_pins	omap4-var-om44customboard.dtsi	/^	gpio_led_pins: pinmux_gpio_led_pins {$/;"	l
gpio_leds	armada-385-linksys.dtsi	/^	gpio_leds: gpio-leds {$/;"	l
gpio_leds	imx6qdl-phytec-pfla02.dtsi	/^	gpio_leds: leds {$/;"	l
gpio_leds	s3c6410-mini6410.dts	/^	gpio_leds: gpio-leds {$/;"	l
gpio_leds_pins	armada-385-linksys.dtsi	/^	gpio_leds_pins: gpio-leds-pins {$/;"	l
gpio_out_hi	ste-nomadik-pinctrl.dtsi	/^	gpio_out_hi: gpio_output_high {$/;"	l
gpio_out_lo	ste-nomadik-pinctrl.dtsi	/^	gpio_out_lo: gpio_output_low {$/;"	l
gpio_power_key	exynos4412-odroid-common.dtsi	/^	gpio_power_key: power_key {$/;"	l
gpio_prochot	rk3288-veyron-minnie.dts	/^		gpio_prochot: gpio-prochot {$/;"	l
gpio_ptc	imx7ulp.dtsi	/^		gpio_ptc: gpio@40ae0000 {$/;"	l	label:ahbbridge1
gpio_ptd	imx7ulp.dtsi	/^		gpio_ptd: gpio@40af0000 {$/;"	l	label:ahbbridge1
gpio_pte	imx7ulp.dtsi	/^		gpio_pte: gpio@40b00000 {$/;"	l	label:ahbbridge1
gpio_ptf	imx7ulp.dtsi	/^		gpio_ptf: gpio@40b10000 {$/;"	l	label:ahbbridge1
gpio_spi	armada-xp-lenovo-ix4-300d.dts	/^		gpio_spi: gpio_spi@0 {$/;"	l
gpio_spi	imx6ul-14x14-evk.dts	/^		gpio_spi: gpio_spi@0 {$/;"	l
gpio_spi	imx6ul-9x9-evk.dts	/^		gpio_spi: gpio_spi@0 {$/;"	l
gpio_spi	imx6ull-14x14-evk.dts	/^		gpio_spi: gpio_spi@0 {$/;"	l
gpio_spi	imx6ull-9x9-evk.dts	/^		gpio_spi: gpio_spi@0 {$/;"	l
gpio_spi2cs_pins	keystone-k2l.dtsi	/^			gpio_spi2cs_pins: pinmux_gpio_spi2cs_pins {$/;"	l	label:k2l_pmx
gpio_timio_pins	keystone-k2l.dtsi	/^			gpio_timio_pins: pinmux_gpio_timio_pins {$/;"	l	label:k2l_pmx
gpio_xten	am335x-moxa-uc-8100-me-t.dts	/^	gpio_xten: gpio_xten@27 {$/;"	l
gpioa	bcm-nsp.dtsi	/^		gpioa: gpio@0020 {$/;"	l
gpioa	stm32f4-pinctrl.dtsi	/^			gpioa: gpio@40020000 {$/;"	l	label:pinctrl
gpioa	stm32f429-pinctrl.dtsi	/^			gpioa: gpio@40020000 {$/;"	l	label:pinctrl
gpioa	stm32f469-pinctrl.dtsi	/^			gpioa: gpio@40020000 {$/;"	l	label:pinctrl
gpioa	stm32f746.dtsi	/^			gpioa: gpio@40020000 {$/;"	l
gpioa	stm32h743-pinctrl.dtsi	/^			gpioa: gpio@58020000 {$/;"	l
gpiob	bcm-nsp.dtsi	/^		gpiob: gpio@30000 {$/;"	l
gpiob	stm32f4-pinctrl.dtsi	/^			gpiob: gpio@40020400 {$/;"	l	label:pinctrl
gpiob	stm32f429-pinctrl.dtsi	/^			gpiob: gpio@40020400 {$/;"	l	label:pinctrl
gpiob	stm32f469-pinctrl.dtsi	/^			gpiob: gpio@40020400 {$/;"	l	label:pinctrl
gpiob	stm32f746.dtsi	/^			gpiob: gpio@40020400 {$/;"	l
gpiob	stm32h743-pinctrl.dtsi	/^			gpiob: gpio@58020400 {$/;"	l
gpiobs	bcm958625k.dts	/^	gpiobs: gpiobs {$/;"	l
gpioc	stm32f4-pinctrl.dtsi	/^			gpioc: gpio@40020800 {$/;"	l	label:pinctrl
gpioc	stm32f429-pinctrl.dtsi	/^			gpioc: gpio@40020800 {$/;"	l	label:pinctrl
gpioc	stm32f469-pinctrl.dtsi	/^			gpioc: gpio@40020800 {$/;"	l	label:pinctrl
gpioc	stm32f746.dtsi	/^			gpioc: gpio@40020800 {$/;"	l
gpioc	stm32h743-pinctrl.dtsi	/^			gpioc: gpio@58020800 {$/;"	l
gpiod	stm32f4-pinctrl.dtsi	/^			gpiod: gpio@40020c00 {$/;"	l	label:pinctrl
gpiod	stm32f429-pinctrl.dtsi	/^			gpiod: gpio@40020c00 {$/;"	l	label:pinctrl
gpiod	stm32f469-pinctrl.dtsi	/^			gpiod: gpio@40020c00 {$/;"	l	label:pinctrl
gpiod	stm32f746.dtsi	/^			gpiod: gpio@40020c00 {$/;"	l
gpiod	stm32h743-pinctrl.dtsi	/^			gpiod: gpio@58020c00 {$/;"	l
gpioe	ecx-common.dtsi	/^		gpioe: gpio@fff30000 {$/;"	l
gpioe	stm32f4-pinctrl.dtsi	/^			gpioe: gpio@40021000 {$/;"	l	label:pinctrl
gpioe	stm32f429-pinctrl.dtsi	/^			gpioe: gpio@40021000 {$/;"	l	label:pinctrl
gpioe	stm32f469-pinctrl.dtsi	/^			gpioe: gpio@40021000 {$/;"	l	label:pinctrl
gpioe	stm32f746.dtsi	/^			gpioe: gpio@40021000 {$/;"	l
gpioe	stm32h743-pinctrl.dtsi	/^			gpioe: gpio@58021000 {$/;"	l
gpioext0	qcom-mdm9615-wp8548-mangoh-green.dts	/^			gpioext0: gpio@3e {$/;"	l
gpioext1	qcom-mdm9615-wp8548-mangoh-green.dts	/^			gpioext1: gpio@3f {$/;"	l
gpioext1_pins	qcom-mdm9615-wp8548-mangoh-green.dts	/^	gpioext1_pins: gpioext1_pins {$/;"	l
gpioext2	qcom-mdm9615-wp8548-mangoh-green.dts	/^			gpioext2: gpio@70 {$/;"	l
gpiof	ecx-common.dtsi	/^		gpiof: gpio@fff31000 {$/;"	l
gpiof	stm32f4-pinctrl.dtsi	/^			gpiof: gpio@40021400 {$/;"	l	label:pinctrl
gpiof	stm32f429-pinctrl.dtsi	/^			gpiof: gpio@40021400 {$/;"	l	label:pinctrl
gpiof	stm32f469-pinctrl.dtsi	/^			gpiof: gpio@40021400 {$/;"	l	label:pinctrl
gpiof	stm32f746.dtsi	/^			gpiof: gpio@40021400 {$/;"	l
gpiof	stm32h743-pinctrl.dtsi	/^			gpiof: gpio@58021400 {$/;"	l
gpiog	ecx-common.dtsi	/^		gpiog: gpio@fff32000 {$/;"	l
gpiog	stm32f4-pinctrl.dtsi	/^			gpiog: gpio@40021800 {$/;"	l	label:pinctrl
gpiog	stm32f429-pinctrl.dtsi	/^			gpiog: gpio@40021800 {$/;"	l	label:pinctrl
gpiog	stm32f469-pinctrl.dtsi	/^			gpiog: gpio@40021800 {$/;"	l	label:pinctrl
gpiog	stm32f746.dtsi	/^			gpiog: gpio@40021800 {$/;"	l
gpiog	stm32h743-pinctrl.dtsi	/^			gpiog: gpio@58021800 {$/;"	l
gpioh	ecx-common.dtsi	/^		gpioh: gpio@fff33000 {$/;"	l
gpioh	stm32f4-pinctrl.dtsi	/^			gpioh: gpio@40021c00 {$/;"	l	label:pinctrl
gpioh	stm32f429-pinctrl.dtsi	/^			gpioh: gpio@40021c00 {$/;"	l	label:pinctrl
gpioh	stm32f469-pinctrl.dtsi	/^			gpioh: gpio@40021c00 {$/;"	l	label:pinctrl
gpioh	stm32f746.dtsi	/^			gpioh: gpio@40021c00 {$/;"	l
gpioh	stm32h743-pinctrl.dtsi	/^			gpioh: gpio@58021c00 {$/;"	l
gpioi	stm32f4-pinctrl.dtsi	/^			gpioi: gpio@40022000 {$/;"	l	label:pinctrl
gpioi	stm32f429-pinctrl.dtsi	/^			gpioi: gpio@40022000 {$/;"	l	label:pinctrl
gpioi	stm32f469-pinctrl.dtsi	/^			gpioi: gpio@40022000 {$/;"	l	label:pinctrl
gpioi	stm32f746.dtsi	/^			gpioi: gpio@40022000 {$/;"	l
gpioi	stm32h743-pinctrl.dtsi	/^			gpioi: gpio@58022000 {$/;"	l
gpioi2c1	r8a7790-lager.dts	/^	gpioi2c1: i2c-8 {$/;"	l
gpioi2c1	r8a7791-koelsch.dts	/^	gpioi2c1: i2c-9 {$/;"	l
gpioi2c4	r8a7794-alt.dts	/^	gpioi2c4: i2c-10 {$/;"	l
gpioi2c_default_mode	ste-nomadik-s8815.dts	/^			gpioi2c_default_mode: gpioi2c_default {$/;"	l
gpioj	stm32f4-pinctrl.dtsi	/^			gpioj: gpio@40022400 {$/;"	l	label:pinctrl
gpioj	stm32f429-pinctrl.dtsi	/^			gpioj: gpio@40022400 {$/;"	l	label:pinctrl
gpioj	stm32f469-pinctrl.dtsi	/^			gpioj: gpio@40022400 {$/;"	l	label:pinctrl
gpioj	stm32f746.dtsi	/^			gpioj: gpio@40022400 {$/;"	l
gpioj	stm32h743-pinctrl.dtsi	/^			gpioj: gpio@58022400 {$/;"	l
gpiok	stm32f4-pinctrl.dtsi	/^			gpiok: gpio@40022800 {$/;"	l	label:pinctrl
gpiok	stm32f429-pinctrl.dtsi	/^			gpiok: gpio@40022800 {$/;"	l	label:pinctrl
gpiok	stm32f469-pinctrl.dtsi	/^			gpiok: gpio@40022800 {$/;"	l	label:pinctrl
gpiok	stm32f746.dtsi	/^			gpiok: gpio@40022800 {$/;"	l
gpiok	stm32h743-pinctrl.dtsi	/^			gpiok: gpio@58022800 {$/;"	l
gpioled_snowball_mode	ste-snowball.dts	/^				gpioled_snowball_mode: gpioled_default {$/;"	l
gpiom1	omap3-lilly-a83x.dtsi	/^		gpiom1: gpio@20 {$/;"	l
gpiomon	imx28.dtsi	/^			gpiomon: gpiomon@8003c500 {$/;"	l
gpioout	bcm2835-rpi.dtsi	/^	gpioout: gpioout {$/;"	l
gpiopinctrl	spear1310.dtsi	/^			gpiopinctrl: gpio@d8400000 {$/;"	l
gpiopinctrl	spear1340.dtsi	/^			gpiopinctrl: gpio@e2800000 {$/;"	l
gpiopinctrl	spear310.dtsi	/^			gpiopinctrl: gpio@b4000000 {$/;"	l
gpiopinctrl	spear320.dtsi	/^			gpiopinctrl: gpio@b3000000 {$/;"	l
gpios_fck	omap24xx-clocks.dtsi	/^	gpios_fck: gpios_fck@400 {$/;"	l
gpios_hrefv60_mode	ste-hrefv60plus.dtsi	/^				gpios_hrefv60_mode: gpios_hrefv60 {$/;"	l
gpios_ick	omap24xx-clocks.dtsi	/^	gpios_ick: gpios_ick@410 {$/;"	l
gpj	s3c2416-pinctrl.dtsi	/^	gpj: gpj {$/;"	l
gpj	s3c64xx-pinctrl.dtsi	/^	gpj: gpj {$/;"	l
gpj0	exynos4210-pinctrl.dtsi	/^		gpj0: gpj0 {$/;"	l
gpj0	exynos4412-pinctrl.dtsi	/^		gpj0: gpj0 {$/;"	l	label:pinctrl_0
gpj0	exynos5410-pinctrl.dtsi	/^	gpj0: gpj0 {$/;"	l
gpj0	s5pv210-pinctrl.dtsi	/^	gpj0: gpj0 {$/;"	l
gpj1	exynos4210-pinctrl.dtsi	/^		gpj1: gpj1 {$/;"	l
gpj1	exynos4412-pinctrl.dtsi	/^		gpj1: gpj1 {$/;"	l	label:pinctrl_0
gpj1	exynos5410-pinctrl.dtsi	/^	gpj1: gpj1 {$/;"	l
gpj1	s5pv210-pinctrl.dtsi	/^	gpj1: gpj1 {$/;"	l
gpj2	exynos5410-pinctrl.dtsi	/^	gpj2: gpj2 {$/;"	l
gpj2	s5pv210-pinctrl.dtsi	/^	gpj2: gpj2 {$/;"	l
gpj3	exynos5410-pinctrl.dtsi	/^	gpj3: gpj3 {$/;"	l
gpj3	s5pv210-pinctrl.dtsi	/^	gpj3: gpj3 {$/;"	l
gpj4	exynos5410-pinctrl.dtsi	/^	gpj4: gpj4 {$/;"	l
gpj4	exynos5420-pinctrl.dtsi	/^	gpj4: gpj4 {$/;"	l
gpj4	s5pv210-pinctrl.dtsi	/^	gpj4: gpj4 {$/;"	l
gpk	s3c2416-pinctrl.dtsi	/^	gpk: gpk {$/;"	l
gpk	s3c64xx-pinctrl.dtsi	/^	gpk: gpk {$/;"	l
gpk0	exynos3250-pinctrl.dtsi	/^	gpk0: gpk0 {$/;"	l
gpk0	exynos4210-pinctrl.dtsi	/^		gpk0: gpk0 {$/;"	l
gpk0	exynos4412-pinctrl.dtsi	/^		gpk0: gpk0 {$/;"	l	label:pinctrl_1
gpk0	exynos5260-pinctrl.dtsi	/^	gpk0: gpk0 {$/;"	l
gpk0	exynos5410-pinctrl.dtsi	/^	gpk0: gpk0 {$/;"	l
gpk1	exynos3250-pinctrl.dtsi	/^	gpk1: gpk1 {$/;"	l
gpk1	exynos4210-pinctrl.dtsi	/^		gpk1: gpk1 {$/;"	l
gpk1	exynos4412-pinctrl.dtsi	/^		gpk1: gpk1 {$/;"	l	label:pinctrl_1
gpk1	exynos5410-pinctrl.dtsi	/^	gpk1: gpk1 {$/;"	l
gpk2	exynos3250-pinctrl.dtsi	/^	gpk2: gpk2 {$/;"	l
gpk2	exynos4210-pinctrl.dtsi	/^		gpk2: gpk2 {$/;"	l
gpk2	exynos4412-pinctrl.dtsi	/^		gpk2: gpk2 {$/;"	l	label:pinctrl_1
gpk2	exynos5410-pinctrl.dtsi	/^	gpk2: gpk2 {$/;"	l
gpk3	exynos4210-pinctrl.dtsi	/^		gpk3: gpk3 {$/;"	l
gpk3	exynos4412-pinctrl.dtsi	/^		gpk3: gpk3 {$/;"	l	label:pinctrl_1
gpk3	exynos5410-pinctrl.dtsi	/^	gpk3: gpk3 {$/;"	l
gpl	s3c2416-pinctrl.dtsi	/^	gpl: gpl {$/;"	l
gpl	s3c64xx-pinctrl.dtsi	/^	gpl: gpl {$/;"	l
gpl0	exynos3250-pinctrl.dtsi	/^	gpl0: gpl0 {$/;"	l
gpl0	exynos4210-pinctrl.dtsi	/^		gpl0: gpl0 {$/;"	l
gpl0	exynos4412-pinctrl.dtsi	/^		gpl0: gpl0 {$/;"	l	label:pinctrl_1
gpl1	exynos4210-pinctrl.dtsi	/^		gpl1: gpl1 {$/;"	l
gpl1	exynos4412-pinctrl.dtsi	/^		gpl1: gpl1 {$/;"	l	label:pinctrl_1
gpl2	exynos4210-pinctrl.dtsi	/^		gpl2: gpl2 {$/;"	l
gpl2	exynos4412-pinctrl.dtsi	/^		gpl2: gpl2 {$/;"	l	label:pinctrl_1
gpldo1_reg	bcm59056.dtsi	/^		gpldo1_reg: gpldo1 {$/;"	l
gpldo2_reg	bcm59056.dtsi	/^		gpldo2_reg: gpldo2 {$/;"	l
gpldo3_reg	bcm59056.dtsi	/^		gpldo3_reg: gpldo3 {$/;"	l
gpldo4_reg	bcm59056.dtsi	/^		gpldo4_reg: gpldo4 {$/;"	l
gpldo5_reg	bcm59056.dtsi	/^		gpldo5_reg: gpldo5 {$/;"	l
gpldo6_reg	bcm59056.dtsi	/^		gpldo6_reg: gpldo6 {$/;"	l
gpm	s3c2416-pinctrl.dtsi	/^	gpm: gpm {$/;"	l
gpm	s3c64xx-pinctrl.dtsi	/^	gpm: gpm {$/;"	l
gpm0	exynos3250-pinctrl.dtsi	/^	gpm0: gpm0 {$/;"	l
gpm0	exynos4412-pinctrl.dtsi	/^		gpm0: gpm0 {$/;"	l	label:pinctrl_1
gpm1	exynos3250-pinctrl.dtsi	/^	gpm1: gpm1 {$/;"	l
gpm1	exynos4412-pinctrl.dtsi	/^		gpm1: gpm1 {$/;"	l	label:pinctrl_1
gpm2	exynos3250-pinctrl.dtsi	/^	gpm2: gpm2 {$/;"	l
gpm2	exynos4412-pinctrl.dtsi	/^		gpm2: gpm2 {$/;"	l	label:pinctrl_1
gpm3	exynos3250-pinctrl.dtsi	/^	gpm3: gpm3 {$/;"	l
gpm3	exynos4412-pinctrl.dtsi	/^		gpm3: gpm3 {$/;"	l	label:pinctrl_1
gpm4	exynos3250-pinctrl.dtsi	/^	gpm4: gpm4 {$/;"	l
gpm4	exynos4412-pinctrl.dtsi	/^		gpm4: gpm4 {$/;"	l	label:pinctrl_1
gpm5	exynos5410-pinctrl.dtsi	/^	gpm5: gpm5 {$/;"	l
gpm7	exynos5410-pinctrl.dtsi	/^	gpm7: gpm7 {$/;"	l
gpmc	am33xx.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc	am4372.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc	dm814x.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc	dm816x.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc	dra7.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc	omap2420.dtsi	/^		gpmc: gpmc@6800a000 {$/;"	l
gpmc	omap2430.dtsi	/^		gpmc: gpmc@6e000000 {$/;"	l
gpmc	omap3.dtsi	/^		gpmc: gpmc@6e000000 {$/;"	l
gpmc	omap4.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc	omap5.dtsi	/^		gpmc: gpmc@50000000 {$/;"	l
gpmc_fck	omap24xx-clocks.dtsi	/^	gpmc_fck: gpmc_fck@238 {$/;"	l
gpmc_fck	omap3xxx-clocks.dtsi	/^	gpmc_fck: gpmc_fck {$/;"	l
gpmc_pins	am335x-nano.dts	/^	gpmc_pins: gpmc_pins {$/;"	l
gpmc_pins	omap3-igep.dtsi	/^	gpmc_pins: pinmux_gpmc_pins {$/;"	l
gpmc_pins	omap3-n900.dts	/^	gpmc_pins: pinmux_gpmc_pins {$/;"	l
gpmi	imx28.dtsi	/^			gpmi: gpmi-nand@8000c000 {$/;"	l
gpmi	imx6qdl.dtsi	/^		gpmi: gpmi-nand@00112000 {$/;"	l
gpmi	imx6sx.dtsi	/^		gpmi: gpmi-nand@01806000{$/;"	l
gpmi	imx6ul.dtsi	/^		gpmi: gpmi-nand@01806000         {$/;"	l
gpmi	imx6ull.dtsi	/^		gpmi: gpmi-nand@01806000{$/;"	l
gpmi	imx7s.dtsi	/^		gpmi: gpmi-nand@33002000{$/;"	l
gpmi_pins_a	imx23.dtsi	/^				gpmi_pins_a: gpmi-nand@0 {$/;"	l
gpmi_pins_a	imx28.dtsi	/^				gpmi_pins_a: gpmi-nand@0 {$/;"	l	label:pinctrl
gpmi_pins_evk	imx28-evk.dts	/^				gpmi_pins_evk: gpmi-nand-evk@0 {$/;"	l
gpmi_pins_fixup	imx23.dtsi	/^				gpmi_pins_fixup: gpmi-pins-fixup {$/;"	l
gpmi_status_cfg	imx28.dtsi	/^				gpmi_status_cfg: gpmi-status-cfg {$/;"	l	label:pinctrl
gpn	s3c64xx-pinctrl.dtsi	/^	gpn: gpn {$/;"	l
gpo	s3c64xx-pinctrl.dtsi	/^	gpo: gpo {$/;"	l
gpo1_reg	imx27-pdk.dts	/^			gpo1_reg: gpo1 {$/;"	l	label:pmic
gpo1_reg	imx27-phytec-phycore-som.dtsi	/^			gpo1_reg: gpo1 { };$/;"	l	label:pmic
gpo1_reg	imx51-digi-connectcore-som.dtsi	/^			gpo1_reg: gpo1 { };$/;"	l	label:pmic
gpo2_reg	imx51-digi-connectcore-som.dtsi	/^			gpo2_reg: gpo2 { };$/;"	l	label:pmic
gpo3_reg	imx27-pdk.dts	/^			gpo3_reg: gpo3 {$/;"	l	label:pmic
gpo3_reg	imx51-digi-connectcore-som.dtsi	/^			gpo3_reg: gpo3 { };$/;"	l	label:pmic
gpo4_reg	imx51-digi-connectcore-som.dtsi	/^			gpo4_reg: gpo4 { };$/;"	l	label:pmic
gpp	s3c64xx-pinctrl.dtsi	/^	gpp: gpp {$/;"	l
gpq	s3c64xx-pinctrl.dtsi	/^	gpq: gpq {$/;"	l
gpr	imx50.dtsi	/^			gpr: iomuxc-gpr@53fa8000 {$/;"	l
gpr	imx53.dtsi	/^			gpr: iomuxc-gpr@53fa8000 {$/;"	l
gpr	imx6qdl.dtsi	/^			gpr: iomuxc-gpr@020e0000 {$/;"	l
gpr	imx6sl.dtsi	/^			gpr: iomuxc-gpr@020e0000 {$/;"	l
gpr	imx6sll.dtsi	/^			gpr: iomuxc-gpr@020e4000 {$/;"	l	label:aips1
gpr	imx6sx.dtsi	/^			gpr: iomuxc-gpr@020e4000 {$/;"	l
gpr	imx6ul.dtsi	/^			gpr: iomuxc-gpr@020e4000 {$/;"	l
gpr	imx6ull.dtsi	/^			gpr: iomuxc-gpr@020e4000 {$/;"	l
gpr	imx7s.dtsi	/^			gpr: iomuxc-gpr@30340000 {$/;"	l	label:aips1
gps_pins_a	atlas6.dtsi	/^                                gps_pins_a: gps@0 {$/;"	l	label:gpio
gps_pins_a	prima2.dtsi	/^                                gps_pins_a: gps@0 {$/;"	l	label:gpio
gpt	imx31.dtsi	/^			gpt: timer@53f90000 {$/;"	l
gpt	imx35.dtsi	/^			gpt: timer@53f90000 {$/;"	l	label:aips2
gpt	imx50.dtsi	/^			gpt: timer@53fa0000 {$/;"	l
gpt	imx51.dtsi	/^			gpt: timer@73fa0000 {$/;"	l
gpt	imx53.dtsi	/^			gpt: timer@53fa0000 {$/;"	l
gpt	imx6qdl.dtsi	/^			gpt: gpt@02098000 {$/;"	l
gpt	imx6sl.dtsi	/^			gpt: gpt@02098000 {$/;"	l	label:aips1
gpt	imx6sx.dtsi	/^			gpt: gpt@02098000 {$/;"	l
gpt1	imx1.dtsi	/^			gpt1: timer@00202000 {$/;"	l
gpt1	imx25.dtsi	/^			gpt1: timer@53f90000 {$/;"	l
gpt1	imx27.dtsi	/^			gpt1: timer@10003000 {$/;"	l
gpt1	imx6sll.dtsi	/^			gpt1: gpt@02098000 {$/;"	l	label:aips1
gpt1	imx6ul.dtsi	/^			gpt1: gpt@02098000 {$/;"	l
gpt1	imx6ull.dtsi	/^			gpt1: gpt@02098000 {$/;"	l
gpt1	imx7s.dtsi	/^			gpt1: gpt@302d0000 {$/;"	l	label:aips1
gpt10_fck	omap24xx-clocks.dtsi	/^	gpt10_fck: gpt10_fck {$/;"	l
gpt10_fck	omap3xxx-clocks.dtsi	/^	gpt10_fck: gpt10_fck {$/;"	l
gpt10_gate_fck	omap24xx-clocks.dtsi	/^	gpt10_gate_fck: gpt10_gate_fck@200 {$/;"	l
gpt10_gate_fck	omap3xxx-clocks.dtsi	/^	gpt10_gate_fck: gpt10_gate_fck@a00 {$/;"	l
gpt10_ick	omap24xx-clocks.dtsi	/^	gpt10_ick: gpt10_ick@210 {$/;"	l
gpt10_ick	omap3xxx-clocks.dtsi	/^	gpt10_ick: gpt10_ick@a10 {$/;"	l
gpt10_mux_fck	omap24xx-clocks.dtsi	/^	gpt10_mux_fck: gpt10_mux_fck@244 {$/;"	l
gpt10_mux_fck	omap3xxx-clocks.dtsi	/^	gpt10_mux_fck: gpt10_mux_fck@a40 {$/;"	l
gpt11_fck	omap24xx-clocks.dtsi	/^	gpt11_fck: gpt11_fck {$/;"	l
gpt11_fck	omap3xxx-clocks.dtsi	/^	gpt11_fck: gpt11_fck {$/;"	l
gpt11_gate_fck	omap24xx-clocks.dtsi	/^	gpt11_gate_fck: gpt11_gate_fck@200 {$/;"	l
gpt11_gate_fck	omap3xxx-clocks.dtsi	/^	gpt11_gate_fck: gpt11_gate_fck@a00 {$/;"	l
gpt11_ick	omap24xx-clocks.dtsi	/^	gpt11_ick: gpt11_ick@210 {$/;"	l
gpt11_ick	omap3xxx-clocks.dtsi	/^	gpt11_ick: gpt11_ick@a10 {$/;"	l
gpt11_mux_fck	omap24xx-clocks.dtsi	/^	gpt11_mux_fck: gpt11_mux_fck@244 {$/;"	l
gpt11_mux_fck	omap3xxx-clocks.dtsi	/^	gpt11_mux_fck: gpt11_mux_fck@a40 {$/;"	l
gpt12_fck	omap24xx-clocks.dtsi	/^	gpt12_fck: gpt12_fck {$/;"	l
gpt12_fck	omap3xxx-clocks.dtsi	/^	gpt12_fck: gpt12_fck {$/;"	l
gpt12_gate_fck	omap24xx-clocks.dtsi	/^	gpt12_gate_fck: gpt12_gate_fck@200 {$/;"	l
gpt12_ick	omap24xx-clocks.dtsi	/^	gpt12_ick: gpt12_ick@210 {$/;"	l
gpt12_ick	omap3xxx-clocks.dtsi	/^	gpt12_ick: gpt12_ick@c10 {$/;"	l
gpt12_mux_fck	omap24xx-clocks.dtsi	/^	gpt12_mux_fck: gpt12_mux_fck@244 {$/;"	l
gpt1_fck	omap24xx-clocks.dtsi	/^	gpt1_fck: gpt1_fck {$/;"	l
gpt1_fck	omap3xxx-clocks.dtsi	/^	gpt1_fck: gpt1_fck {$/;"	l
gpt1_gate_fck	omap24xx-clocks.dtsi	/^	gpt1_gate_fck: gpt1_gate_fck@400 {$/;"	l
gpt1_gate_fck	omap3xxx-clocks.dtsi	/^	gpt1_gate_fck: gpt1_gate_fck@c00 {$/;"	l
gpt1_ick	omap24xx-clocks.dtsi	/^	gpt1_ick: gpt1_ick@410 {$/;"	l
gpt1_ick	omap3xxx-clocks.dtsi	/^	gpt1_ick: gpt1_ick@c10 {$/;"	l
gpt1_mux_fck	omap24xx-clocks.dtsi	/^	gpt1_mux_fck: gpt1_mux_fck@440 {$/;"	l
gpt1_mux_fck	omap3xxx-clocks.dtsi	/^	gpt1_mux_fck: gpt1_mux_fck@c40 {$/;"	l
gpt2	imx1.dtsi	/^			gpt2: timer@00203000 {$/;"	l
gpt2	imx25.dtsi	/^			gpt2: timer@53f8c000 {$/;"	l
gpt2	imx27.dtsi	/^			gpt2: timer@10004000 {$/;"	l
gpt2	imx6ul.dtsi	/^			gpt2: gpt@020e8000 {$/;"	l
gpt2	imx6ull.dtsi	/^			gpt2: gpt@020e8000 {$/;"	l
gpt2	imx7s.dtsi	/^			gpt2: gpt@302e0000 {$/;"	l	label:aips1
gpt2_fck	omap24xx-clocks.dtsi	/^	gpt2_fck: gpt2_fck {$/;"	l
gpt2_fck	omap3xxx-clocks.dtsi	/^	gpt2_fck: gpt2_fck {$/;"	l
gpt2_gate_fck	omap24xx-clocks.dtsi	/^	gpt2_gate_fck: gpt2_gate_fck@200 {$/;"	l
gpt2_gate_fck	omap3xxx-clocks.dtsi	/^	gpt2_gate_fck: gpt2_gate_fck@1000 {$/;"	l
gpt2_ick	omap24xx-clocks.dtsi	/^	gpt2_ick: gpt2_ick@210 {$/;"	l
gpt2_ick	omap3xxx-clocks.dtsi	/^	gpt2_ick: gpt2_ick@1010 {$/;"	l
gpt2_mux_fck	omap24xx-clocks.dtsi	/^	gpt2_mux_fck: gpt2_mux_fck@244 {$/;"	l
gpt2_mux_fck	omap3xxx-clocks.dtsi	/^	gpt2_mux_fck: gpt2_mux_fck@1040 {$/;"	l
gpt3	imx25.dtsi	/^			gpt3: timer@53f88000 {$/;"	l
gpt3	imx27.dtsi	/^			gpt3: timer@10005000 {$/;"	l
gpt3	imx7s.dtsi	/^			gpt3: gpt@302f0000 {$/;"	l	label:aips1
gpt3_fck	omap24xx-clocks.dtsi	/^	gpt3_fck: gpt3_fck {$/;"	l
gpt3_fck	omap3xxx-clocks.dtsi	/^	gpt3_fck: gpt3_fck {$/;"	l
gpt3_gate_fck	omap24xx-clocks.dtsi	/^	gpt3_gate_fck: gpt3_gate_fck@200 {$/;"	l
gpt3_gate_fck	omap3xxx-clocks.dtsi	/^	gpt3_gate_fck: gpt3_gate_fck@1000 {$/;"	l
gpt3_ick	omap24xx-clocks.dtsi	/^	gpt3_ick: gpt3_ick@210 {$/;"	l
gpt3_ick	omap3xxx-clocks.dtsi	/^	gpt3_ick: gpt3_ick@1010 {$/;"	l
gpt3_mux_fck	omap24xx-clocks.dtsi	/^	gpt3_mux_fck: gpt3_mux_fck@244 {$/;"	l
gpt3_mux_fck	omap3xxx-clocks.dtsi	/^	gpt3_mux_fck: gpt3_mux_fck@1040 {$/;"	l
gpt4	imx25.dtsi	/^			gpt4: timer@53f84000 {$/;"	l
gpt4	imx27.dtsi	/^			gpt4: timer@10019000 {$/;"	l
gpt4	imx7s.dtsi	/^			gpt4: gpt@30300000 {$/;"	l	label:aips1
gpt4_fck	omap24xx-clocks.dtsi	/^	gpt4_fck: gpt4_fck {$/;"	l
gpt4_fck	omap3xxx-clocks.dtsi	/^	gpt4_fck: gpt4_fck {$/;"	l
gpt4_gate_fck	omap24xx-clocks.dtsi	/^	gpt4_gate_fck: gpt4_gate_fck@200 {$/;"	l
gpt4_gate_fck	omap3xxx-clocks.dtsi	/^	gpt4_gate_fck: gpt4_gate_fck@1000 {$/;"	l
gpt4_ick	omap24xx-clocks.dtsi	/^	gpt4_ick: gpt4_ick@210 {$/;"	l
gpt4_ick	omap3xxx-clocks.dtsi	/^	gpt4_ick: gpt4_ick@1010 {$/;"	l
gpt4_mux_fck	omap24xx-clocks.dtsi	/^	gpt4_mux_fck: gpt4_mux_fck@244 {$/;"	l
gpt4_mux_fck	omap3xxx-clocks.dtsi	/^	gpt4_mux_fck: gpt4_mux_fck@1040 {$/;"	l
gpt5	imx27.dtsi	/^			gpt5: timer@1001a000 {$/;"	l
gpt5_fck	omap24xx-clocks.dtsi	/^	gpt5_fck: gpt5_fck {$/;"	l
gpt5_fck	omap3xxx-clocks.dtsi	/^	gpt5_fck: gpt5_fck {$/;"	l
gpt5_gate_fck	omap24xx-clocks.dtsi	/^	gpt5_gate_fck: gpt5_gate_fck@200 {$/;"	l
gpt5_gate_fck	omap3xxx-clocks.dtsi	/^	gpt5_gate_fck: gpt5_gate_fck@1000 {$/;"	l
gpt5_ick	omap24xx-clocks.dtsi	/^	gpt5_ick: gpt5_ick@210 {$/;"	l
gpt5_ick	omap3xxx-clocks.dtsi	/^	gpt5_ick: gpt5_ick@1010 {$/;"	l
gpt5_mux_fck	omap24xx-clocks.dtsi	/^	gpt5_mux_fck: gpt5_mux_fck@244 {$/;"	l
gpt5_mux_fck	omap3xxx-clocks.dtsi	/^	gpt5_mux_fck: gpt5_mux_fck@1040 {$/;"	l
gpt6	imx27.dtsi	/^			gpt6: timer@1001f000 {$/;"	l
gpt6_fck	omap24xx-clocks.dtsi	/^	gpt6_fck: gpt6_fck {$/;"	l
gpt6_fck	omap3xxx-clocks.dtsi	/^	gpt6_fck: gpt6_fck {$/;"	l
gpt6_gate_fck	omap24xx-clocks.dtsi	/^	gpt6_gate_fck: gpt6_gate_fck@200 {$/;"	l
gpt6_gate_fck	omap3xxx-clocks.dtsi	/^	gpt6_gate_fck: gpt6_gate_fck@1000 {$/;"	l
gpt6_ick	omap24xx-clocks.dtsi	/^	gpt6_ick: gpt6_ick@210 {$/;"	l
gpt6_ick	omap3xxx-clocks.dtsi	/^	gpt6_ick: gpt6_ick@1010 {$/;"	l
gpt6_mux_fck	omap24xx-clocks.dtsi	/^	gpt6_mux_fck: gpt6_mux_fck@244 {$/;"	l
gpt6_mux_fck	omap3xxx-clocks.dtsi	/^	gpt6_mux_fck: gpt6_mux_fck@1040 {$/;"	l
gpt7_fck	omap24xx-clocks.dtsi	/^	gpt7_fck: gpt7_fck {$/;"	l
gpt7_fck	omap3xxx-clocks.dtsi	/^	gpt7_fck: gpt7_fck {$/;"	l
gpt7_gate_fck	omap24xx-clocks.dtsi	/^	gpt7_gate_fck: gpt7_gate_fck@200 {$/;"	l
gpt7_gate_fck	omap3xxx-clocks.dtsi	/^	gpt7_gate_fck: gpt7_gate_fck@1000 {$/;"	l
gpt7_ick	omap24xx-clocks.dtsi	/^	gpt7_ick: gpt7_ick@210 {$/;"	l
gpt7_ick	omap3xxx-clocks.dtsi	/^	gpt7_ick: gpt7_ick@1010 {$/;"	l
gpt7_mux_fck	omap24xx-clocks.dtsi	/^	gpt7_mux_fck: gpt7_mux_fck@244 {$/;"	l
gpt7_mux_fck	omap3xxx-clocks.dtsi	/^	gpt7_mux_fck: gpt7_mux_fck@1040 {$/;"	l
gpt8_fck	omap24xx-clocks.dtsi	/^	gpt8_fck: gpt8_fck {$/;"	l
gpt8_fck	omap3xxx-clocks.dtsi	/^	gpt8_fck: gpt8_fck {$/;"	l
gpt8_gate_fck	omap24xx-clocks.dtsi	/^	gpt8_gate_fck: gpt8_gate_fck@200 {$/;"	l
gpt8_gate_fck	omap3xxx-clocks.dtsi	/^	gpt8_gate_fck: gpt8_gate_fck@1000 {$/;"	l
gpt8_ick	omap24xx-clocks.dtsi	/^	gpt8_ick: gpt8_ick@210 {$/;"	l
gpt8_ick	omap3xxx-clocks.dtsi	/^	gpt8_ick: gpt8_ick@1010 {$/;"	l
gpt8_mux_fck	omap24xx-clocks.dtsi	/^	gpt8_mux_fck: gpt8_mux_fck@244 {$/;"	l
gpt8_mux_fck	omap3xxx-clocks.dtsi	/^	gpt8_mux_fck: gpt8_mux_fck@1040 {$/;"	l
gpt9_fck	omap24xx-clocks.dtsi	/^	gpt9_fck: gpt9_fck {$/;"	l
gpt9_fck	omap3xxx-clocks.dtsi	/^	gpt9_fck: gpt9_fck {$/;"	l
gpt9_gate_fck	omap24xx-clocks.dtsi	/^	gpt9_gate_fck: gpt9_gate_fck@200 {$/;"	l
gpt9_gate_fck	omap3xxx-clocks.dtsi	/^	gpt9_gate_fck: gpt9_gate_fck@1000 {$/;"	l
gpt9_ick	omap24xx-clocks.dtsi	/^	gpt9_ick: gpt9_ick@210 {$/;"	l
gpt9_ick	omap3xxx-clocks.dtsi	/^	gpt9_ick: gpt9_ick@1010 {$/;"	l
gpt9_mux_fck	omap24xx-clocks.dtsi	/^	gpt9_mux_fck: gpt9_mux_fck@244 {$/;"	l
gpt9_mux_fck	omap3xxx-clocks.dtsi	/^	gpt9_mux_fck: gpt9_mux_fck@1040 {$/;"	l
gpu	dove.dtsi	/^			gpu: gpu@840000 {$/;"	l
gpu	imx6dl.dtsi	/^		gpu: gpu@00130000 {$/;"	l
gpu	imx6q.dtsi	/^                gpu: gpu@00130000 {$/;"	l
gpu	imx6sl.dtsi	/^			gpu: gpu@02200000 {$/;"	l	label:aips2
gpu	imx6sx.dtsi	/^		gpu: gpu@01800000 {$/;"	l
gpu	imx7ulp.dtsi	/^		gpu: gpu@41800000 {$/;"	l	label:ahbbridge1
gpu	qcom-apq8064.dtsi	/^		gpu: adreno-3xx@4300000 {$/;"	l
gpu	rk3288.dtsi	/^	gpu: gpu@ffa30000 {$/;"	l
gpu3d	imx6sx.dtsi	/^		gpu3d: gpu3d@01800000 {$/;"	l
gpu_2d	imx6qdl.dtsi	/^		gpu_2d: gpu@00134000 {$/;"	l
gpu_3d	imx6qdl.dtsi	/^		gpu_3d: gpu@00130000 {$/;"	l
gpu_alert0	rk3288.dtsi	/^				gpu_alert0: gpu_alert0 {$/;"	l	label:gpu_thermal
gpu_alert0	sun8i-a33.dtsi	/^				gpu_alert0: gpu_alert0 {$/;"	l
gpu_alert1	sun8i-a33.dtsi	/^				gpu_alert1: gpu_alert1 {$/;"	l
gpu_core_gclk_mux	dra7xx-clocks.dtsi	/^	gpu_core_gclk_mux: gpu_core_gclk_mux@1220 {$/;"	l
gpu_core_gclk_mux	omap54xx-clocks.dtsi	/^	gpu_core_gclk_mux: gpu_core_gclk_mux@1520 {$/;"	l
gpu_crit	omap5-gpu-thermal.dtsi	/^		gpu_crit: gpu_crit {$/;"	l	label:gpu_thermal
gpu_crit	rk3288.dtsi	/^				gpu_crit: gpu_crit {$/;"	l	label:gpu_thermal
gpu_dclk	dra7xx-clocks.dtsi	/^	gpu_dclk: gpu_dclk@1a0 {$/;"	l
gpu_domain	dove.dtsi	/^					gpu_domain: gpu-domain {$/;"	l	label:pmu
gpu_hyd_gclk_mux	dra7xx-clocks.dtsi	/^	gpu_hyd_gclk_mux: gpu_hyd_gclk_mux@1220 {$/;"	l
gpu_hyd_gclk_mux	omap54xx-clocks.dtsi	/^	gpu_hyd_gclk_mux: gpu_hyd_gclk_mux@1520 {$/;"	l
gpu_l3_iclk	omap54xx-clocks.dtsi	/^	gpu_l3_iclk: gpu_l3_iclk {$/;"	l
gpu_opp_table	rk3288.dtsi	/^	gpu_opp_table: gpu-opp-table {$/;"	l
gpu_thermal	exynos5420.dtsi	/^		gpu_thermal: gpu-thermal {$/;"	l
gpu_thermal	omap5-gpu-thermal.dtsi	/^gpu_thermal: gpu_thermal {$/;"	l
gpu_thermal	rk3288.dtsi	/^		gpu_thermal: gpu_thermal {$/;"	l
gpu_throttle_trip	tegra124.dtsi	/^				gpu_throttle_trip: throttle-trip {$/;"	l
gpu_vg	imx6q.dtsi	/^		gpu_vg: gpu@02204000 {$/;"	l
gpv0	exynos4412-pinctrl.dtsi	/^		gpv0: gpv0 {$/;"	l	label:pinctrl_3
gpv0	exynos5250-pinctrl.dtsi	/^	gpv0: gpv0 {$/;"	l
gpv0	exynos5410-pinctrl.dtsi	/^	gpv0: gpv0 {$/;"	l
gpv1	exynos4412-pinctrl.dtsi	/^		gpv1: gpv1 {$/;"	l	label:pinctrl_3
gpv1	exynos5250-pinctrl.dtsi	/^	gpv1: gpv1 {$/;"	l
gpv1	exynos5410-pinctrl.dtsi	/^	gpv1: gpv1 {$/;"	l
gpv2	exynos4412-pinctrl.dtsi	/^		gpv2: gpv2 {$/;"	l	label:pinctrl_3
gpv2	exynos5250-pinctrl.dtsi	/^	gpv2: gpv2 {$/;"	l
gpv2	exynos5410-pinctrl.dtsi	/^	gpv2: gpv2 {$/;"	l
gpv3	exynos4412-pinctrl.dtsi	/^		gpv3: gpv3 {$/;"	l	label:pinctrl_3
gpv3	exynos5250-pinctrl.dtsi	/^	gpv3: gpv3 {$/;"	l
gpv3	exynos5410-pinctrl.dtsi	/^	gpv3: gpv3 {$/;"	l
gpv4	exynos4412-pinctrl.dtsi	/^		gpv4: gpv4 {$/;"	l	label:pinctrl_3
gpv4	exynos5250-pinctrl.dtsi	/^	gpv4: gpv4 {$/;"	l
gpv4	exynos5410-pinctrl.dtsi	/^	gpv4: gpv4 {$/;"	l
gpx0	exynos3250-pinctrl.dtsi	/^	gpx0: gpx0 {$/;"	l
gpx0	exynos4210-pinctrl.dtsi	/^		gpx0: gpx0 {$/;"	l
gpx0	exynos4412-pinctrl.dtsi	/^		gpx0: gpx0 {$/;"	l	label:pinctrl_1
gpx0	exynos5250-pinctrl.dtsi	/^	gpx0: gpx0 {$/;"	l
gpx0	exynos5260-pinctrl.dtsi	/^	gpx0: gpx0 {$/;"	l
gpx0	exynos5410-pinctrl.dtsi	/^	gpx0: gpx0 {$/;"	l
gpx0	exynos5420-pinctrl.dtsi	/^	gpx0: gpx0 {$/;"	l
gpx1	exynos3250-pinctrl.dtsi	/^	gpx1: gpx1 {$/;"	l
gpx1	exynos4210-pinctrl.dtsi	/^		gpx1: gpx1 {$/;"	l
gpx1	exynos4412-pinctrl.dtsi	/^		gpx1: gpx1 {$/;"	l	label:pinctrl_1
gpx1	exynos5250-pinctrl.dtsi	/^	gpx1: gpx1 {$/;"	l
gpx1	exynos5260-pinctrl.dtsi	/^	gpx1: gpx1 {$/;"	l
gpx1	exynos5410-pinctrl.dtsi	/^	gpx1: gpx1 {$/;"	l
gpx1	exynos5420-pinctrl.dtsi	/^	gpx1: gpx1 {$/;"	l
gpx2	exynos3250-pinctrl.dtsi	/^	gpx2: gpx2 {$/;"	l
gpx2	exynos4210-pinctrl.dtsi	/^		gpx2: gpx2 {$/;"	l
gpx2	exynos4412-pinctrl.dtsi	/^		gpx2: gpx2 {$/;"	l	label:pinctrl_1
gpx2	exynos5250-pinctrl.dtsi	/^	gpx2: gpx2 {$/;"	l
gpx2	exynos5260-pinctrl.dtsi	/^	gpx2: gpx2 {$/;"	l
gpx2	exynos5410-pinctrl.dtsi	/^	gpx2: gpx2 {$/;"	l
gpx2	exynos5420-pinctrl.dtsi	/^	gpx2: gpx2 {$/;"	l
gpx3	exynos3250-pinctrl.dtsi	/^	gpx3: gpx3 {$/;"	l
gpx3	exynos4210-pinctrl.dtsi	/^		gpx3: gpx3 {$/;"	l
gpx3	exynos4412-pinctrl.dtsi	/^		gpx3: gpx3 {$/;"	l	label:pinctrl_1
gpx3	exynos5250-pinctrl.dtsi	/^	gpx3: gpx3 {$/;"	l
gpx3	exynos5260-pinctrl.dtsi	/^	gpx3: gpx3 {$/;"	l
gpx3	exynos5410-pinctrl.dtsi	/^	gpx3: gpx3 {$/;"	l
gpx3	exynos5420-pinctrl.dtsi	/^	gpx3: gpx3 {$/;"	l
gpy0	exynos4210-pinctrl.dtsi	/^		gpy0: gpy0 {$/;"	l
gpy0	exynos4412-pinctrl.dtsi	/^		gpy0: gpy0 {$/;"	l	label:pinctrl_1
gpy0	exynos5250-pinctrl.dtsi	/^	gpy0: gpy0 {$/;"	l
gpy0	exynos5410-pinctrl.dtsi	/^	gpy0: gpy0 {$/;"	l
gpy0	exynos5420-pinctrl.dtsi	/^	gpy0: gpy0 {$/;"	l
gpy1	exynos4210-pinctrl.dtsi	/^		gpy1: gpy1 {$/;"	l
gpy1	exynos4412-pinctrl.dtsi	/^		gpy1: gpy1 {$/;"	l	label:pinctrl_1
gpy1	exynos5250-pinctrl.dtsi	/^	gpy1: gpy1 {$/;"	l
gpy1	exynos5410-pinctrl.dtsi	/^	gpy1: gpy1 {$/;"	l
gpy1	exynos5420-pinctrl.dtsi	/^	gpy1: gpy1 {$/;"	l
gpy2	exynos4210-pinctrl.dtsi	/^		gpy2: gpy2 {$/;"	l
gpy2	exynos4412-pinctrl.dtsi	/^		gpy2: gpy2 {$/;"	l	label:pinctrl_1
gpy2	exynos5250-pinctrl.dtsi	/^	gpy2: gpy2 {$/;"	l
gpy2	exynos5410-pinctrl.dtsi	/^	gpy2: gpy2 {$/;"	l
gpy2	exynos5420-pinctrl.dtsi	/^	gpy2: gpy2 {$/;"	l
gpy3	exynos4210-pinctrl.dtsi	/^		gpy3: gpy3 {$/;"	l
gpy3	exynos4412-pinctrl.dtsi	/^		gpy3: gpy3 {$/;"	l	label:pinctrl_1
gpy3	exynos5250-pinctrl.dtsi	/^	gpy3: gpy3 {$/;"	l
gpy3	exynos5410-pinctrl.dtsi	/^	gpy3: gpy3 {$/;"	l
gpy3	exynos5420-pinctrl.dtsi	/^	gpy3: gpy3 {$/;"	l
gpy4	exynos4210-pinctrl.dtsi	/^		gpy4: gpy4 {$/;"	l
gpy4	exynos4412-pinctrl.dtsi	/^		gpy4: gpy4 {$/;"	l	label:pinctrl_1
gpy4	exynos5250-pinctrl.dtsi	/^	gpy4: gpy4 {$/;"	l
gpy4	exynos5410-pinctrl.dtsi	/^	gpy4: gpy4 {$/;"	l
gpy4	exynos5420-pinctrl.dtsi	/^	gpy4: gpy4 {$/;"	l
gpy5	exynos4210-pinctrl.dtsi	/^		gpy5: gpy5 {$/;"	l
gpy5	exynos4412-pinctrl.dtsi	/^		gpy5: gpy5 {$/;"	l	label:pinctrl_1
gpy5	exynos5250-pinctrl.dtsi	/^	gpy5: gpy5 {$/;"	l
gpy5	exynos5410-pinctrl.dtsi	/^	gpy5: gpy5 {$/;"	l
gpy5	exynos5420-pinctrl.dtsi	/^	gpy5: gpy5 {$/;"	l
gpy6	exynos4210-pinctrl.dtsi	/^		gpy6: gpy6 {$/;"	l
gpy6	exynos4412-pinctrl.dtsi	/^		gpy6: gpy6 {$/;"	l	label:pinctrl_1
gpy6	exynos5250-pinctrl.dtsi	/^	gpy6: gpy6 {$/;"	l
gpy6	exynos5410-pinctrl.dtsi	/^	gpy6: gpy6 {$/;"	l
gpy6	exynos5420-pinctrl.dtsi	/^	gpy6: gpy6 {$/;"	l
gpy7	exynos5410-pinctrl.dtsi	/^	gpy7: gpy7 {$/;"	l
gpy7	exynos5420-pinctrl.dtsi	/^	gpy7: gpy7 {$/;"	l
gpz	exynos4210-pinctrl.dtsi	/^		gpz: gpz {$/;"	l
gpz	exynos4412-pinctrl.dtsi	/^		gpz: gpz {$/;"	l	label:pinctrl_2
gpz	exynos5250-pinctrl.dtsi	/^	gpz: gpz {$/;"	l
gpz	exynos5410-pinctrl.dtsi	/^	gpz: gpz {$/;"	l
gpz	exynos5420-pinctrl.dtsi	/^	gpz: gpz {$/;"	l
gpz0	exynos5260-pinctrl.dtsi	/^	gpz0: gpz0 {$/;"	l
gpz1	exynos5260-pinctrl.dtsi	/^	gpz1: gpz1 {$/;"	l
green_led_pins	omap3-cm-t3x.dtsi	/^	green_led_pins: pinmux_green_led_pins {$/;"	l
grf	rk3036.dtsi	/^	grf: syscon@20008000 {$/;"	l
grf	rk322x.dtsi	/^	grf: syscon@11000000 {$/;"	l
grf	rk3288.dtsi	/^	grf: syscon@ff770000 {$/;"	l
grf	rk3xxx.dtsi	/^	grf: grf@20008000 {$/;"	l
grf	rv1108.dtsi	/^	grf: syscon@10300000 {$/;"	l
gsbi1	qcom-apq8064.dtsi	/^		gsbi1: gsbi@12440000 {$/;"	l
gsbi12	qcom-msm8660.dtsi	/^		gsbi12: gsbi@19c00000 {$/;"	l
gsbi12_i2c	qcom-msm8660.dtsi	/^			gsbi12_i2c: i2c@19c80000 {$/;"	l	label:gsbi12
gsbi12_serial	qcom-msm8660.dtsi	/^			gsbi12_serial: serial@19c40000 {$/;"	l	label:gsbi12
gsbi1_i2c	qcom-apq8064.dtsi	/^			gsbi1_i2c: i2c@12460000 {$/;"	l	label:gsbi1
gsbi1_serial	qcom-apq8064.dtsi	/^			gsbi1_serial: serial@12450000 {$/;"	l	label:gsbi1
gsbi1_uart_2pins	qcom-apq8064-pins.dtsi	/^	gsbi1_uart_2pins: gsbi1_uart_2pins {$/;"	l
gsbi1_uart_4pins	qcom-apq8064-pins.dtsi	/^	gsbi1_uart_4pins: gsbi1_uart_4pins {$/;"	l
gsbi2	qcom-apq8064.dtsi	/^		gsbi2: gsbi@12480000 {$/;"	l
gsbi2	qcom-ipq8064.dtsi	/^		gsbi2: gsbi@12480000 {$/;"	l
gsbi2	qcom-mdm9615.dtsi	/^		gsbi2: gsbi@16100000 {$/;"	l
gsbi2_i2c	qcom-apq8064.dtsi	/^			gsbi2_i2c: i2c@124a0000 {$/;"	l	label:gsbi2
gsbi2_i2c	qcom-mdm9615.dtsi	/^			gsbi2_i2c: i2c@16180000 {$/;"	l	label:gsbi2
gsbi3	qcom-apq8064-ifc6410.dts	/^		gsbi3: gsbi@16200000 {$/;"	l
gsbi3	qcom-apq8064.dtsi	/^		gsbi3: gsbi@16200000 {$/;"	l
gsbi3	qcom-mdm9615.dtsi	/^		gsbi3: gsbi@16200000 {$/;"	l
gsbi3_i2c	qcom-apq8064.dtsi	/^			gsbi3_i2c: i2c@16280000 {$/;"	l	label:gsbi3
gsbi3_pins	qcom-mdm9615-wp8548.dtsi	/^	gsbi3_pins: gsbi3_pins {$/;"	l
gsbi3_spi	qcom-mdm9615.dtsi	/^			gsbi3_spi: spi@16280000 {$/;"	l	label:gsbi3
gsbi4	qcom-apq8064.dtsi	/^		gsbi4: gsbi@16300000 {$/;"	l
gsbi4	qcom-ipq8064.dtsi	/^		gsbi4: gsbi@16300000 {$/;"	l
gsbi4	qcom-mdm9615.dtsi	/^		gsbi4: gsbi@16300000 {$/;"	l
gsbi4_i2c	qcom-apq8064.dtsi	/^			gsbi4_i2c: i2c@16380000 {$/;"	l	label:gsbi4
gsbi4_pins	qcom-mdm9615-wp8548.dtsi	/^	gsbi4_pins: gsbi4_pins {$/;"	l
gsbi4_serial	qcom-ipq8064.dtsi	/^			gsbi4_serial: serial@16340000 {$/;"	l	label:gsbi4
gsbi4_serial	qcom-mdm9615.dtsi	/^			gsbi4_serial: serial@16340000 {$/;"	l	label:gsbi4
gsbi5	qcom-apq8064.dtsi	/^		gsbi5: gsbi@1a200000 {$/;"	l
gsbi5	qcom-ipq8064-ap148.dts	/^		gsbi5: gsbi@1a200000 {$/;"	l
gsbi5	qcom-ipq8064.dtsi	/^		gsbi5: gsbi@1a200000 {$/;"	l
gsbi5	qcom-mdm9615.dtsi	/^		gsbi5: gsbi@16400000 {$/;"	l
gsbi5	qcom-msm8960.dtsi	/^		gsbi5: gsbi@16400000 {$/;"	l
gsbi5_i2c	qcom-mdm9615.dtsi	/^			gsbi5_i2c: i2c@16480000 {$/;"	l	label:gsbi5
gsbi5_i2c_pins	qcom-mdm9615-wp8548.dtsi	/^	gsbi5_i2c_pins: gsbi5_i2c_pins {$/;"	l
gsbi5_serial	qcom-apq8064.dtsi	/^			gsbi5_serial: serial@1a240000 {$/;"	l	label:gsbi5
gsbi5_serial	qcom-mdm9615.dtsi	/^			gsbi5_serial: serial@16440000 {$/;"	l	label:gsbi5
gsbi5_serial	qcom-msm8960.dtsi	/^			gsbi5_serial: serial@16440000 {$/;"	l	label:gsbi5
gsbi5_spi	qcom-apq8064.dtsi	/^			gsbi5_spi: spi@1a280000 {$/;"	l	label:gsbi5
gsbi5_uart_pin_a	qcom-apq8064-sony-xperia-yuga.dts	/^			gsbi5_uart_pin_a: gsbi5-uart-pin-active {$/;"	l
gsbi5_uart_pins	qcom-mdm9615-wp8548.dtsi	/^	gsbi5_uart_pins: gsbi5_uart_pins {$/;"	l
gsbi6	qcom-apq8064.dtsi	/^		gsbi6: gsbi@16500000 {$/;"	l
gsbi6_i2c	qcom-apq8064.dtsi	/^			gsbi6_i2c: i2c@16580000 {$/;"	l	label:gsbi6
gsbi6_serial	qcom-apq8064.dtsi	/^			gsbi6_serial: serial@16540000 {$/;"	l	label:gsbi6
gsbi6_uart_2pins	qcom-apq8064-pins.dtsi	/^	gsbi6_uart_2pins: gsbi6_uart_2pins {$/;"	l
gsbi6_uart_4pins	qcom-apq8064-pins.dtsi	/^	gsbi6_uart_4pins: gsbi6_uart_4pins {$/;"	l
gsbi7	qcom-apq8064.dtsi	/^		gsbi7: gsbi@16600000 {$/;"	l
gsbi7	qcom-ipq8064.dtsi	/^		gsbi7: gsbi@16600000 {$/;"	l
gsbi7_i2c	qcom-apq8064.dtsi	/^			gsbi7_i2c: i2c@16680000 {$/;"	l	label:gsbi7
gsbi7_serial	qcom-apq8064.dtsi	/^			gsbi7_serial: serial@16640000 {$/;"	l	label:gsbi7
gsbi7_serial	qcom-ipq8064.dtsi	/^			gsbi7_serial: serial@16640000 {$/;"	l	label:gsbi7
gsbi7_uart_2pins	qcom-apq8064-pins.dtsi	/^	gsbi7_uart_2pins: gsbi7_uart_2pins {$/;"	l
gsbi7_uart_4pins	qcom-apq8064-pins.dtsi	/^	gsbi7_uart_4pins: gsbi7_uart_4pins {$/;"	l
gsbi8	qcom-msm8660.dtsi	/^		gsbi8: gsbi@19800000 {$/;"	l
gsbi8_i2c	qcom-msm8660.dtsi	/^			gsbi8_i2c: i2c@19880000 {$/;"	l	label:gsbi8
gsc_0	exynos5250.dtsi	/^		gsc_0:  gsc@13e00000 {$/;"	l
gsc_0	exynos5420.dtsi	/^		gsc_0: video-scaler@13e00000 {$/;"	l
gsc_1	exynos5250.dtsi	/^		gsc_1:  gsc@13e10000 {$/;"	l
gsc_1	exynos5420.dtsi	/^		gsc_1: video-scaler@13e10000 {$/;"	l
gsc_2	exynos5250.dtsi	/^		gsc_2:  gsc@13e20000 {$/;"	l
gsc_3	exynos5250.dtsi	/^		gsc_3:  gsc@13e30000 {$/;"	l
gsc_pd	exynos5420.dtsi	/^		gsc_pd: power-domain@10044000 {$/;"	l
gsensor_int	rk3066a-rayeager.dts	/^		gsensor_int: gsensor-int {$/;"	l
gsensor_int	rk3288-popmetal.dts	/^		gsensor_int: gsensor-int {$/;"	l
gsl1680	rk3188-px3-evb.dts	/^	gsl1680: touchscreen@40 {$/;"	l
gt911	sun7i-a20-wexler-tab7200.dts	/^	gt911: touchscreen@5d {$/;"	l
gt911_int_primo81	sun6i-a31s-primo81.dts	/^	gt911_int_primo81: gt911_int_pin@0 {$/;"	l
gta04_led0	omap3-gta04.dtsi	/^		gta04_led0: red_aux@0 {$/;"	l	label:tca6507
gta04_led1	omap3-gta04.dtsi	/^		gta04_led1: green_aux@1 {$/;"	l	label:tca6507
gta04_led3	omap3-gta04.dtsi	/^		gta04_led3: red_power@3 {$/;"	l	label:tca6507
gta04_led4	omap3-gta04.dtsi	/^		gta04_led4: green_power@4 {$/;"	l	label:tca6507
gtm601_codec	omap3-gta04.dtsi	/^	gtm601_codec: gsm_codec {$/;"	l
gyro_magn_tvk_mode	ste-href-tvk1281618.dtsi	/^				gyro_magn_tvk_mode: gyro_magn_tvk {$/;"	l
gyro_snowball_mode	ste-snowball.dts	/^				gyro_snowball_mode: gyro_snowball {$/;"	l
h2f_user0_clk	socfpga.dtsi	/^					h2f_user0_clk: h2f_user0_clk {$/;"	l
h2f_user1_clk	socfpga.dtsi	/^					h2f_user1_clk: h2f_user1_clk {$/;"	l
h2f_user2_clk	socfpga.dtsi	/^					h2f_user2_clk: h2f_user2_clk {$/;"	l
h2f_usr1_clk	socfpga.dtsi	/^						h2f_usr1_clk: h2f_usr1_clk@9c {$/;"	l	label:periph_pll
h2f_usr2_clk	socfpga.dtsi	/^						h2f_usr2_clk: h2f_usr2_clk@d4 {$/;"	l	label:sdram_pll
h32ck	sama5d2.dtsi	/^				h32ck: h32mxck {$/;"	l	label:pmc
h32ck	sama5d4.dtsi	/^				h32ck: h32mxck {$/;"	l	label:pmc
hackberry_hogs	sun4i-a10-hackberry.dts	/^	hackberry_hogs: hogs@0 {$/;"	l
hall_stuib_mode	ste-href-stuib.dtsi	/^				hall_stuib_mode: stuib_tvk {$/;"	l
hall_tvk_mode	ste-href-tvk1281618.dtsi	/^				hall_tvk_mode: hall_tvk {$/;"	l
hc595	bcm4708-buffalo-wzr-1750dhp.dts	/^		hc595: gpio_spi@0 {$/;"	l
hc595	bcm47081-buffalo-wzr-600dhp2.dts	/^		hc595: gpio_spi@0 {$/;"	l
hclk	ste-nomadik-stn8815.dtsi	/^		hclk: hclk@0 {$/;"	l	label:src
hclk0	at91sam9261.dtsi	/^					hclk0: hclk0 {$/;"	l	label:pmc
hclk1	at91sam9261.dtsi	/^					hclk1: hclk1 {$/;"	l	label:pmc
hclk3d	ste-nomadik-stn8815.dtsi	/^		hclk3d: hclk3d@48M {$/;"	l	label:src
hclkclcd	ste-nomadik-stn8815.dtsi	/^		hclkclcd: hclkclcd@48M {$/;"	l	label:src
hclkcryp	ste-nomadik-stn8815.dtsi	/^		hclkcryp: hclkcryp@48M {$/;"	l	label:src
hclkdif	ste-nomadik-stn8815.dtsi	/^		hclkdif: hclkdif@48M {$/;"	l	label:src
hclkdma0	ste-nomadik-stn8815.dtsi	/^		hclkdma0: hclkdma0@48M {$/;"	l	label:src
hclkdma1	ste-nomadik-stn8815.dtsi	/^		hclkdma1: hclkdma1@48M {$/;"	l	label:src
hclkhash	ste-nomadik-stn8815.dtsi	/^		hclkhash: hclkhash@48M {$/;"	l	label:src
hclkhpi	ste-nomadik-stn8815.dtsi	/^		hclkhpi: hclkhpi@48M {$/;"	l	label:src
hclkrng	ste-nomadik-stn8815.dtsi	/^		hclkrng: hclkrng@48M {$/;"	l	label:src
hclksaa	ste-nomadik-stn8815.dtsi	/^		hclksaa: hclksaa@48M {$/;"	l	label:src
hclksdram	ste-nomadik-stn8815.dtsi	/^		hclksdram: hclksdram@48M {$/;"	l	label:src
hclksmc	ste-nomadik-stn8815.dtsi	/^		hclksmc: hclksmc@48M {$/;"	l	label:src
hclksva	ste-nomadik-stn8815.dtsi	/^		hclksva: hclksva@48M {$/;"	l	label:src
hclkusb	ste-nomadik-stn8815.dtsi	/^		hclkusb: hclkusb@48M {$/;"	l	label:src
hclkusbm	ste-nomadik-stn8815.dtsi	/^		hclkusbm: hclkusbm@48M {$/;"	l	label:src
hdd0_led_gpio_pin	armada-370-seagate-nas-xbay.dtsi	/^	hdd0_led_gpio_pin: hdd0-led-gpio-pin {$/;"	l
hdd0_led_sata_pin	armada-370-seagate-nas-xbay.dtsi	/^	hdd0_led_sata_pin: hdd0-led-sata-pin {$/;"	l
hdd1_led_gpio_pin	armada-370-seagate-nas-xbay.dtsi	/^	hdd1_led_gpio_pin: hdd1-led-gpio-pin {$/;"	l
hdd1_led_sata_pin	armada-370-seagate-nas-xbay.dtsi	/^	hdd1_led_sata_pin: hdd1-led-sata-pin {$/;"	l
hdd_led0	exynos5440.dtsi	/^		hdd_led0: hdd_led0 {$/;"	l	label:pin_ctrl
hdd_led1	exynos5440.dtsi	/^		hdd_led1: hdd_led1 {$/;"	l	label:pin_ctrl
hdd_led_pin	armada-xp-lenovo-ix4-300d.dts	/^	hdd_led_pin: hdd-led-pin {$/;"	l
hdd_power	kirkwood-lsxl.dtsi	/^		hdd_power: regulator@2 {$/;"	l
hdd_power	orion5x-linkstation.dtsi	/^		hdd_power: regulator@2 {$/;"	l
hdd_power0	kirkwood-linkstation-6282.dtsi	/^		hdd_power0: regulator@2 {$/;"	l
hdd_power0	kirkwood-linkstation-duo-6281.dtsi	/^		hdd_power0: regulator@2 {$/;"	l
hdd_power0	kirkwood-linkstation.dtsi	/^		hdd_power0: regulator@2 {$/;"	l
hdd_power1	kirkwood-linkstation-duo-6281.dtsi	/^		hdd_power1: regulator@3 {$/;"	l
hdd_power1	kirkwood-linkstation-lsqvl.dts	/^		hdd_power1: regulator@3 {$/;"	l
hdd_power1	kirkwood-linkstation-lswvl.dts	/^		hdd_power1: regulator@3 {$/;"	l
hdlcd_clk	vexpress-v2p-ca15-tc1.dts	/^		hdlcd_clk: oscclk5 {$/;"	l
hdlcd_clk	vexpress-v2p-ca15_a7.dts	/^		hdlcd_clk: oscclk5 {$/;"	l
hdlcd_clk	vexpress-v2p-ca5s.dts	/^		hdlcd_clk: oscclk3 {$/;"	l
hdmi	bcm283x.dtsi	/^		hdmi: hdmi@7e902000 {$/;"	l
hdmi	dra7.dtsi	/^			hdmi: encoder@58060000 {$/;"	l
hdmi	exynos4.dtsi	/^	hdmi: hdmi@12D00000 {$/;"	l
hdmi	exynos5250.dtsi	/^		hdmi: hdmi@14530000 {$/;"	l
hdmi	exynos5420.dtsi	/^		hdmi: hdmi@14530000 {$/;"	l
hdmi	imx6qdl.dtsi	/^		hdmi: hdmi@0120000 {$/;"	l
hdmi	omap4.dtsi	/^			hdmi: encoder@58006000 {$/;"	l
hdmi	omap5.dtsi	/^			hdmi: encoder@58060000 {$/;"	l
hdmi	qcom-apq8064.dtsi	/^		hdmi: hdmi-tx@4a00000 {$/;"	l
hdmi	rk3036.dtsi	/^	hdmi: hdmi@20034000 {$/;"	l
hdmi	rk3288.dtsi	/^	hdmi: hdmi@ff980000 {$/;"	l
hdmi	sun5i-a10s.dtsi	/^		hdmi: hdmi@01c16000 {$/;"	l
hdmi0	am57xx-beagle-x15-common.dtsi	/^	hdmi0: connector {$/;"	l
hdmi0	dra72-evm-common.dtsi	/^	hdmi0: connector {$/;"	l
hdmi0	omap4-droid4-xt894.dts	/^	hdmi0: connector {$/;"	l
hdmi0	omap4-duovero-parlor.dts	/^	hdmi0: connector {$/;"	l
hdmi0	omap4-panda-common.dtsi	/^	hdmi0: connector1 {$/;"	l
hdmi0	omap4-sdp.dts	/^	hdmi0: connector {$/;"	l
hdmi0	omap4-var-om44customboard.dtsi	/^	hdmi0: connector {$/;"	l
hdmi0	omap5-board-common.dtsi	/^	hdmi0: connector {$/;"	l
hdmi0	omap5-cm-t54.dts	/^	hdmi0: connector0 {$/;"	l
hdmi_0	am335x-boneblack-common.dtsi	/^				hdmi_0: endpoint@0 {$/;"	l	label:tda19988
hdmi_audio	imx6qdl.dtsi	/^		hdmi_audio: hdmi_audio@00120000 {$/;"	l
hdmi_cec	exynos4210-pinctrl.dtsi	/^		hdmi_cec: hdmi-cec {$/;"	l
hdmi_cec	exynos4412-pinctrl.dtsi	/^		hdmi_cec: hdmi-cec {$/;"	l	label:pinctrl_1
hdmi_cec	exynos5250-pinctrl.dtsi	/^	hdmi_cec: hdmi-cec {$/;"	l
hdmi_cec	exynos5420-pinctrl.dtsi	/^	hdmi_cec: hdmi-cec {$/;"	l
hdmi_cec	imx6qdl.dtsi	/^		hdmi_cec: hdmi_cec@00120000 {$/;"	l
hdmi_clk2_div	dra7xx-clocks.dtsi	/^	hdmi_clk2_div: hdmi_clk2_div {$/;"	l
hdmi_clkin_ck	dra7xx-clocks.dtsi	/^	hdmi_clkin_ck: hdmi_clkin_ck {$/;"	l
hdmi_con	qcom-apq8064-arrow-sd-600eval.dts	/^			hdmi_con: endpoint {$/;"	l
hdmi_con	qcom-apq8064-ifc6410.dts	/^			hdmi_con: endpoint {$/;"	l
hdmi_con	r8a7791-porter.dts	/^			hdmi_con: endpoint {$/;"	l
hdmi_con	r8a7792-blanche.dts	/^			hdmi_con: endpoint {$/;"	l
hdmi_con	r8a7794-silk.dts	/^			hdmi_con: endpoint {$/;"	l
hdmi_con0	r8a7792-wheat.dts	/^			hdmi_con0: endpoint {$/;"	l
hdmi_con1	r8a7792-wheat.dts	/^			hdmi_con1: endpoint {$/;"	l
hdmi_con_in	r8a7790-lager.dts	/^			hdmi_con_in: endpoint {$/;"	l
hdmi_con_in	r8a7791-koelsch.dts	/^			hdmi_con_in: endpoint {$/;"	l
hdmi_con_in	r8a7793-gose.dts	/^			hdmi_con_in: endpoint {$/;"	l
hdmi_con_in	sun5i-a10s-olinuxino-micro.dts	/^			hdmi_con_in: endpoint {$/;"	l
hdmi_con_out	r8a7790-lager.dts	/^			hdmi_con_out: endpoint {$/;"	l
hdmi_con_out	r8a7791-koelsch.dts	/^			hdmi_con_out: endpoint {$/;"	l
hdmi_con_out	r8a7793-gose.dts	/^			hdmi_con_out: endpoint {$/;"	l
hdmi_conn	compulab-sb-som.dtsi	/^	hdmi_conn: connector {$/;"	l
hdmi_conn_pins	am57xx-sbc-am57x.dts	/^	hdmi_conn_pins: pinmux_hdmi_conn_pins {$/;"	l
hdmi_conn_pins	omap5-cm-t54.dts	/^	hdmi_conn_pins: pinmux_hdmi_conn_pins {$/;"	l
hdmi_connector_in	am57xx-beagle-x15-common.dtsi	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	am57xx-sbc-am57x.dts	/^		hdmi_connector_in: endpoint {$/;"	l
hdmi_connector_in	dra72-evm-common.dtsi	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	imx6q-utilite-pro.dts	/^			hdmi_connector_in: endpoint {$/;"	l
hdmi_connector_in	omap4-droid4-xt894.dts	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	omap4-duovero-parlor.dts	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	omap4-panda-common.dtsi	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	omap4-sdp.dts	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	omap4-var-om44customboard.dtsi	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	omap5-board-common.dtsi	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_connector_in	omap5-cm-t54.dts	/^			hdmi_connector_in: endpoint {$/;"	l	label:hdmi0
hdmi_core	imx6qdl.dtsi	/^		hdmi_core: hdmi_core@00120000 {$/;"	l
hdmi_ctl	rk3036.dtsi	/^			hdmi_ctl: hdmi-ctl {$/;"	l
hdmi_dclk_div	dra7xx-clocks.dtsi	/^	hdmi_dclk_div: hdmi_dclk_div {$/;"	l
hdmi_ddc	exynos4210-universal_c210.dts	/^	hdmi_ddc: i2c-ddc {$/;"	l
hdmi_ddc	rk3288.dtsi	/^			hdmi_ddc: hdmi-ddc {$/;"	l	label:pinctrl
hdmi_ddc	tegra114-dalmore.dts	/^	hdmi_ddc: i2c@7000c700 {$/;"	l
hdmi_ddc	tegra124-apalis-eval.dts	/^	hdmi_ddc: i2c@7000c400 {$/;"	l
hdmi_ddc	tegra124-apalis.dtsi	/^	hdmi_ddc: i2c@7000c400 {$/;"	l
hdmi_ddc	tegra124-jetson-tk1.dts	/^	hdmi_ddc: i2c@7000c700 {$/;"	l
hdmi_ddc	tegra124-nyan.dtsi	/^	hdmi_ddc: i2c@7000c700 {$/;"	l
hdmi_ddc	tegra124-venice2.dts	/^	hdmi_ddc: i2c@7000c700 {$/;"	l
hdmi_ddc	tegra20-harmony.dts	/^	hdmi_ddc: i2c@7000c400 {$/;"	l
hdmi_ddc	tegra20-paz00.dts	/^	hdmi_ddc: i2c@7000c400 {$/;"	l
hdmi_ddc	tegra20-seaboard.dts	/^		hdmi_ddc: i2c@0 {$/;"	l
hdmi_ddc	tegra20-tamonten.dtsi	/^		hdmi_ddc: i2c@0 {$/;"	l
hdmi_ddc	tegra20-trimslice.dts	/^	hdmi_ddc: i2c@7000c400 {$/;"	l
hdmi_ddc	tegra20-ventana.dts	/^		hdmi_ddc: i2c@0 {$/;"	l
hdmi_div_clk	dra7xx-clocks.dtsi	/^	hdmi_div_clk: hdmi_div_clk {$/;"	l
hdmi_dpll_clk_mux	dra7xx-clocks.dtsi	/^	hdmi_dpll_clk_mux: hdmi_dpll_clk_mux@164 {$/;"	l
hdmi_edid	imx6dl-riotboard.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6dlea-com-kit.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6dlea-com-kit_v2.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6dlea-com-ptp.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6dqscm-qwks-rev2.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6q-gk802.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6q-gw5400-a.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6q-pop-arm2.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6q-tbs2910.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-gw51xx.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-gw52xx.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-gw53xx.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-gw54xx.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-gw552x.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-hummingboard.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-nitrogen6x.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-rex.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-sabreauto.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-sabresd.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qdl-udoo.dtsi	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qea-com-kit.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qea-com-kit_v2.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_edid	imx6qea-com-ptp.dts	/^	hdmi_edid: edid@50 {$/;"	l
hdmi_en	exynos4210-universal_c210.dts	/^	hdmi_en: voltage-regulator-hdmi-5v {$/;"	l
hdmi_hpd	exynos4210-universal_c210.dts	/^	hdmi_hpd: hdmi-hpd {$/;"	l
hdmi_hpd	exynos4412-odroid-common.dtsi	/^	hdmi_hpd: hdmi-hpd {$/;"	l
hdmi_hpd_gpio	omap4-droid4-xt894.dts	/^	hdmi_hpd_gpio: pinmux_hdmi_hpd_pins {$/;"	l
hdmi_hpd_irq	exynos5250-snow-common.dtsi	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_irq	exynos5250-spring.dts	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_irq	exynos5260-xyref5260.dts	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_irq	exynos5420-peach-pit.dts	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_irq	exynos5420-smdk5420.dts	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_irq	exynos5422-odroidxu3-common.dtsi	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_irq	exynos5800-peach-pi.dts	/^	hdmi_hpd_irq: hdmi-hpd-irq {$/;"	l
hdmi_hpd_pins	omap4-var-om44customboard.dtsi	/^	hdmi_hpd_pins: pinmux_hdmi_hpd_pins {$/;"	l
hdmi_i2c_phy	exynos4.dtsi	/^		hdmi_i2c_phy: hdmiphy@38 {$/;"	l	label:i2c_8
hdmi_in	qcom-apq8064.dtsi	/^					hdmi_in: endpoint {$/;"	l	label:hdmi
hdmi_in	rk3036.dtsi	/^		hdmi_in: port {$/;"	l	label:hdmi
hdmi_in	rk3288.dtsi	/^			hdmi_in: port {$/;"	l	label:hdmi
hdmi_in	sun5i-a10s.dtsi	/^				hdmi_in: port@0 {$/;"	l	label:hdmi
hdmi_in_tcon0	sun5i-a10s.dtsi	/^					hdmi_in_tcon0: endpoint {$/;"	l	label:hdmi.hdmi_in
hdmi_in_vop	rk3036.dtsi	/^			hdmi_in_vop: endpoint@0 {$/;"	l	label:hdmi.hdmi_in
hdmi_in_vopb	rk3288.dtsi	/^				hdmi_in_vopb: endpoint@0 {$/;"	l	label:hdmi.hdmi_in
hdmi_in_vopl	rk3288.dtsi	/^				hdmi_in_vopl: endpoint@1 {$/;"	l	label:hdmi.hdmi_in
hdmi_mux_0	imx6qdl.dtsi	/^				hdmi_mux_0: endpoint {$/;"	l	label:hdmi
hdmi_mux_1	imx6qdl.dtsi	/^				hdmi_mux_1: endpoint {$/;"	l
hdmi_mux_2	imx6q.dtsi	/^		hdmi_mux_2: endpoint {$/;"	l
hdmi_mux_3	imx6q.dtsi	/^		hdmi_mux_3: endpoint {$/;"	l
hdmi_osc	imx6q-h100.dts	/^	hdmi_osc: hdmi-osc {$/;"	l
hdmi_out	am57xx-beagle-x15-common.dtsi	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	am57xx-sbc-am57x.dts	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	dra72-evm-common.dtsi	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap4-droid4-xt894.dts	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap4-duovero-parlor.dts	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap4-panda-common.dtsi	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap4-sdp.dts	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap4-var-om44customboard.dtsi	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap5-board-common.dtsi	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	omap5-cm-t54.dts	/^		hdmi_out: endpoint {$/;"	l
hdmi_out	qcom-apq8064.dtsi	/^					hdmi_out: endpoint {$/;"	l
hdmi_out	sun5i-a10s.dtsi	/^				hdmi_out: port@1 {$/;"	l	label:hdmi
hdmi_out_con	sun5i-a10s-olinuxino-micro.dts	/^	hdmi_out_con: endpoint {$/;"	l
hdmi_phy	qcom-apq8064.dtsi	/^		hdmi_phy: hdmi-phy@4a00400 {$/;"	l
hdmi_pinctrl	qcom-apq8064-pins.dtsi	/^	hdmi_pinctrl: hdmi-pinctrl {$/;"	l
hdmi_pins	am57xx-sbc-am57x.dts	/^	hdmi_pins: pinmux_hdmi_pins {$/;"	l
hdmi_pll_reg	tegra20-colibri-512.dtsi	/^				hdmi_pll_reg: regulator@12 {$/;"	l
hdmi_pll_reg	tegra20-harmony.dts	/^				hdmi_pll_reg: ldo8 {$/;"	l	label:pmic
hdmi_pll_reg	tegra20-paz00.dts	/^				hdmi_pll_reg: ldo8 {$/;"	l	label:pmic
hdmi_pll_reg	tegra20-seaboard.dts	/^				hdmi_pll_reg: ldo8 {$/;"	l	label:pmic
hdmi_pll_reg	tegra20-tamonten.dtsi	/^				hdmi_pll_reg: ldo8 {$/;"	l	label:pmic
hdmi_pll_reg	tegra20-trimslice.dts	/^		hdmi_pll_reg: regulator@1 {$/;"	l
hdmi_pll_reg	tegra20-ventana.dts	/^				hdmi_pll_reg: ldo8 {$/;"	l	label:pmic
hdmi_regulator	omap4-droid4-xt894.dts	/^	hdmi_regulator: regulator-hdmi {$/;"	l
hdmi_vdd_reg	tegra20-colibri-512.dtsi	/^				hdmi_vdd_reg: regulator@11 {$/;"	l
hdmi_vdd_reg	tegra20-harmony.dts	/^				hdmi_vdd_reg: ldo7 {$/;"	l	label:pmic
hdmi_vdd_reg	tegra20-paz00.dts	/^				hdmi_vdd_reg: ldo7 {$/;"	l	label:pmic
hdmi_vdd_reg	tegra20-seaboard.dts	/^				hdmi_vdd_reg: ldo7 {$/;"	l	label:pmic
hdmi_vdd_reg	tegra20-tamonten.dtsi	/^				hdmi_vdd_reg: ldo7 {$/;"	l	label:pmic
hdmi_vdd_reg	tegra20-trimslice.dts	/^		hdmi_vdd_reg: regulator@0 {$/;"	l
hdmi_vdd_reg	tegra20-ventana.dts	/^				hdmi_vdd_reg: ldo7 {$/;"	l	label:pmic
hdmi_video	imx6qdl.dtsi	/^		hdmi_video: hdmi_video@020e0000 {$/;"	l
hdmicec	exynos4.dtsi	/^	hdmicec: cec@100B0000 {$/;"	l
hdmicec	exynos5250.dtsi	/^		hdmicec: cec@101B0000 {$/;"	l
hdmicec	exynos5420.dtsi	/^		hdmicec: cec@101B0000 {$/;"	l
hdmiddc	stih410-b2260.dts	/^		hdmiddc: i2c@9541000 {$/;"	l
hdmiddc	stihxxx-b2120.dtsi	/^		hdmiddc: i2c@9541000 {$/;"	l
hdmiddc	tegra30-apalis-eval.dts	/^	hdmiddc: i2c@7000c700 {$/;"	l
hdmiddc	tegra30-apalis.dtsi	/^	hdmiddc: i2c@7000c700 {$/;"	l
hdmiddc	tegra30-beaver.dts	/^	hdmiddc: i2c@7000c700 {$/;"	l
hdmiddc	tegra30-colibri-eval-v3.dts	/^	hdmiddc: i2c@7000c700 {$/;"	l
hdmiddc	tegra30-colibri.dtsi	/^	hdmiddc: i2c@7000c700 {$/;"	l
hdmiphy	exynos5250-snow-common.dtsi	/^	hdmiphy: hdmiphy@38 {$/;"	l
hdmiphy	exynos5250-spring.dts	/^	hdmiphy: hdmiphy@38 {$/;"	l
hdmiphy	exynos5420.dtsi	/^		hdmiphy: hdmiphy@145D0000 {$/;"	l
hdq	am4372.dtsi	/^		hdq: hdq@48347000 {$/;"	l
hdq1w	omap2.dtsi	/^		hdq1w: 1w@480b2000 {$/;"	l
hdq_fck	omap24xx-clocks.dtsi	/^	hdq_fck: hdq_fck@200 {$/;"	l
hdq_fck	omap3xxx-clocks.dtsi	/^	hdq_fck: hdq_fck@a00 {$/;"	l
hdq_ick	omap24xx-clocks.dtsi	/^	hdq_ick: hdq_ick@210 {$/;"	l
hdq_ick	omap3xxx-clocks.dtsi	/^	hdq_ick: hdq_ick@a10 {$/;"	l
hdq_pins	am43x-epos-evm.dts	/^		hdq_pins: pinmux_hdq_pins {$/;"	l
hdq_pins	omap3-gta04.dtsi	/^	hdq_pins: hdq_pins {$/;"	l
hdqw1w	omap3.dtsi	/^		hdqw1w: 1w@480b2000 {$/;"	l
hdtv_hrefv60_mode	ste-hrefv60plus.dtsi	/^				hdtv_hrefv60_mode: hdtv_hrefv60 {$/;"	l
headsetcodec	rk3288-veyron-analog-audio.dtsi	/^	headsetcodec: ts3a227e@3b {$/;"	l
hecc	am3517.dtsi	/^		hecc: can@5c050000 {$/;"	l
hecc_ck	am35xx-clocks.dtsi	/^	hecc_ck: hecc_ck@32c {$/;"	l
hevc_mmu	rk3288.dtsi	/^	hevc_mmu: iommu@ff9c0440 {$/;"	l
hif_continuation	bcm7445.dtsi	/^		hif_continuation: syscon@452000 {$/;"	l
hif_cpubiuctrl	bcm7445.dtsi	/^		hif_cpubiuctrl: syscon@3e2400 {$/;"	l
hif_intr2_intc	bcm7445.dtsi	/^		hif_intr2_intc: interrupt-controller@3e1000 {$/;"	l
hifsys	mt2701.dtsi	/^	hifsys: syscon@1a000000 {$/;"	l
hifsys	mt7623.dtsi	/^	hifsys: syscon@1a000000 {$/;"	l
hisi_refclk144mhz	hip01.dtsi	/^	hisi_refclk144mhz: refclk144mkhz {$/;"	l
hlcdc	at91-sama5d4_ma5d4evk.dts	/^			hlcdc: hlcdc@f0000000 {$/;"	l
hlcdc	at91sam9g15ek.dts	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	at91sam9g35ek.dts	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	at91sam9n12.dtsi	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	at91sam9n12ek.dts	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	at91sam9x35ek.dts	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	at91sam9x5_lcd.dtsi	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	at91sam9x5dm.dtsi	/^			hlcdc: hlcdc@f8038000 {$/;"	l
hlcdc	sama5d2.dtsi	/^			hlcdc: hlcdc@f0000000 {$/;"	l
hlcdc	sama5d3_lcd.dtsi	/^			hlcdc: hlcdc@f0030000 {$/;"	l
hlcdc	sama5d4.dtsi	/^			hlcdc: hlcdc@f0000000 {$/;"	l
hlcdc_panel_output	at91-sama5d4_ma5d4evk.dts	/^						hlcdc_panel_output: endpoint@0 {$/;"	l	label:hlcdc
hlcdc_panel_output	at91sam9n12ek.dts	/^						hlcdc_panel_output: endpoint@0 {$/;"	l	label:hlcdc
hlcdc_panel_output	at91sam9x5dm.dtsi	/^						hlcdc_panel_output: endpoint@0 {$/;"	l	label:hlcdc
hlcdc_pwm	at91sam9n12.dtsi	/^				hlcdc_pwm: hlcdc-pwm {$/;"	l
hlcdc_pwm	at91sam9x5_lcd.dtsi	/^				hlcdc_pwm: hlcdc-pwm {$/;"	l
hlcdc_pwm	sama5d2.dtsi	/^				hlcdc_pwm: hlcdc-pwm {$/;"	l
hlcdc_pwm	sama5d3_lcd.dtsi	/^				hlcdc_pwm: hlcdc-pwm {$/;"	l
hlcdc_pwm	sama5d4.dtsi	/^				hlcdc_pwm: hlcdc-pwm {$/;"	l
hmc5843_pins	omap3-gta04.dtsi	/^	hmc5843_pins: pinmux_hmc5843_pins {$/;"	l
hog_pins_a	imx23-evk.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx23-olinuxino.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx23-sansa.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx23-stmp378x_devb.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx23-xfi3.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-apx4devkit.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-duckbill-2-485.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-duckbill-2-enocean.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-duckbill-2-spi.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-duckbill-2.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-duckbill.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-evk.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-m28cu3.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-m28evk.dts	/^				hog_pins_a: hog@0 {$/;"	l
hog_pins_a	imx28-sps1.dts	/^				hog_pins_a: hog-gpios@0 {$/;"	l
hog_pins_a	imx28-tx28.dts	/^	hog_pins_a: hog@0 {$/;"	l
hog_pins_apf28dev	imx28-apf28dev.dts	/^				hog_pins_apf28dev: hog@0 {$/;"	l
hog_pins_cpuimx283	imx28-eukrea-mbmx283lc.dts	/^	hog_pins_cpuimx283: hog-cpuimx283@0 {$/;"	l
hog_pins_cpuimx287	imx28-eukrea-mbmx287lc.dts	/^	hog_pins_cpuimx287: hog-cpuimx287@0 {$/;"	l
hosc	owl-s500.dtsi	/^	hosc: hosc {$/;"	l
host0_vbus_drv	rk3288-phycore-rdk.dts	/^		host0_vbus_drv: host0-vbus-drv {$/;"	l
host1_pwr_en	rk3288-veyron-chromebook.dtsi	/^		host1_pwr_en: host1-pwr-en {$/;"	l
host1_vbus_drv	rk3288-phycore-rdk.dts	/^		host1_vbus_drv: host1-vbus-drv {$/;"	l
host_drv	rk3066a-mk808.dts	/^		host_drv: host-drv {$/;"	l
host_drv	rk3066a-rayeager.dts	/^		host_drv: host-drv {$/;"	l
host_drv	rk3288-fennec.dts	/^		host_drv: host-drv {$/;"	l
host_vbus_drv	rk3188-px3-evb.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3188-radxarock.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3229-evb.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-evb.dtsi	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-firefly-reload.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-firefly.dtsi	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-miqi.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-r89.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-rock2-square.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
host_vbus_drv	rk3288-tinker.dts	/^		host_vbus_drv: host-vbus-drv {$/;"	l
hp_clk	r8a7790.dtsi	/^		hp_clk: hp {$/;"	l
hp_clk	r8a7791.dtsi	/^		hp_clk: hp {$/;"	l
hp_clk	r8a7792.dtsi	/^		hp_clk: hp {$/;"	l
hp_clk	r8a7793.dtsi	/^		hp_clk: hp {$/;"	l
hp_clk	r8a7794.dtsi	/^		hp_clk: hp {$/;"	l
hp_det	rk3288-rock2-square.dts	/^		hp_det: hp-det {$/;"	l
hp_det	rk3288-veyron-analog-audio.dtsi	/^		hp_det: hp-det {$/;"	l
hpa1	imx6qdl-zii-rdu2.dtsi	/^	hpa1: amp@60 {$/;"	l
hpa2	imx6qdl-zii-rdu2.dtsi	/^	hpa2: amp@60 {$/;"	l
hsadc	imx28.dtsi	/^			hsadc: hsadc@80002000 {$/;"	l
hscif0	r8a7743.dtsi	/^		hscif0: serial@e62c0000 {$/;"	l
hscif0	r8a7745.dtsi	/^		hscif0: serial@e62c0000 {$/;"	l
hscif0	r8a7790.dtsi	/^	hscif0: serial@e62c0000 {$/;"	l
hscif0	r8a7791.dtsi	/^	hscif0: serial@e62c0000 {$/;"	l
hscif0	r8a7792.dtsi	/^		hscif0: serial@e62c0000 {$/;"	l
hscif0	r8a7793.dtsi	/^	hscif0: serial@e62c0000 {$/;"	l
hscif0	r8a7794.dtsi	/^	hscif0: serial@e62c0000 {$/;"	l
hscif1	r8a7743.dtsi	/^		hscif1: serial@e62c8000 {$/;"	l
hscif1	r8a7745.dtsi	/^		hscif1: serial@e62c8000 {$/;"	l
hscif1	r8a7790.dtsi	/^	hscif1: serial@e62c8000 {$/;"	l
hscif1	r8a7791.dtsi	/^	hscif1: serial@e62c8000 {$/;"	l
hscif1	r8a7792.dtsi	/^		hscif1: serial@e62c8000 {$/;"	l
hscif1	r8a7793.dtsi	/^	hscif1: serial@e62c8000 {$/;"	l
hscif1	r8a7794.dtsi	/^	hscif1: serial@e62c8000 {$/;"	l
hscif2	r8a7743.dtsi	/^		hscif2: serial@e62d0000 {$/;"	l
hscif2	r8a7745.dtsi	/^		hscif2: serial@e62d0000 {$/;"	l
hscif2	r8a7791.dtsi	/^	hscif2: serial@e62d0000 {$/;"	l
hscif2	r8a7793.dtsi	/^	hscif2: serial@e62d0000 {$/;"	l
hscif2	r8a7794.dtsi	/^	hscif2: serial@e62d0000 {$/;"	l
hsi2c_10	exynos5420.dtsi	/^		hsi2c_10: i2c@12E20000 {$/;"	l
hsi2c_4	exynos54xx.dtsi	/^		hsi2c_4: i2c@12ca0000 {$/;"	l
hsi2c_5	exynos54xx.dtsi	/^		hsi2c_5: i2c@12cb0000 {$/;"	l
hsi2c_6	exynos54xx.dtsi	/^		hsi2c_6: i2c@12cc0000 {$/;"	l
hsi2c_7	exynos54xx.dtsi	/^		hsi2c_7: i2c@12cd0000 {$/;"	l
hsi2c_8	exynos5420.dtsi	/^		hsi2c_8: i2c@12E00000 {$/;"	l
hsi2c_9	exynos5420.dtsi	/^		hsi2c_9: i2c@12E10000 {$/;"	l
hsi_bus	s3c64xx-pinctrl.dtsi	/^	hsi_bus: hsi-bus {$/;"	l
hsi_clk	r8a73a4.dtsi	/^		hsi_clk: hsi@e615026c {$/;"	l
hsi_clk	sh73a0.dtsi	/^		hsi_clk: hsi@e615008c {$/;"	l
hsi_fck	omap44xx-clocks.dtsi	/^	hsi_fck: hsi_fck@1338 {$/;"	l
hsi_fclk	omap54xx-clocks.dtsi	/^	hsi_fclk: hsi_fclk@1638 {$/;"	l
hsic_reset	exynos4412-itop-scp-core.dtsi	/^	hsic_reset: hsic-reset {$/;"	l
hsic_reset	exynos5250-spring.dts	/^	hsic_reset: hsic-reset {$/;"	l
hsiclkrx	ste-nomadik-stn8815.dtsi	/^		hsiclkrx: hsiclkrx@216M {$/;"	l	label:src
hsiclktx	ste-nomadik-stn8815.dtsi	/^		hsiclktx: hsiclktx@108M {$/;"	l	label:src
hsmc	sama5d2.dtsi	/^			hsmc: hsmc@f8014000 {$/;"	l
hsmc	sama5d3.dtsi	/^			hsmc: hsmc@ffffc000 {$/;"	l
hsmc	sama5d4.dtsi	/^			hsmc: smc@fc05c000 {$/;"	l
hsmc_clk	sama5d2.dtsi	/^					hsmc_clk: hsmc_clk {$/;"	l
hsmc_clk	sama5d3.dtsi	/^					hsmc_clk: hsmc_clk {$/;"	l
hsmc_clk	sama5d4.dtsi	/^					hsmc_clk: hsmc_clk {$/;"	l
hsmmc1_fclk	omap44xx-clocks.dtsi	/^	hsmmc1_fclk: hsmmc1_fclk@1328 {$/;"	l
hsmmc2_fclk	omap44xx-clocks.dtsi	/^	hsmmc2_fclk: hsmmc2_fclk@1330 {$/;"	l
hsotg	exynos3250.dtsi	/^		hsotg: hsotg@12480000 {$/;"	l
hsotg	exynos4.dtsi	/^	hsotg: hsotg@12480000 {$/;"	l
hsotg	s5pv210.dtsi	/^		hsotg: hsotg@ec000000 {$/;"	l
hsotgusb_fck_am35xx	am35xx-clocks.dtsi	/^	hsotgusb_fck_am35xx: hsotgusb_fck_am35xx@32c {$/;"	l
hsotgusb_ick_3430es1	omap3430es1-clocks.dtsi	/^	hsotgusb_ick_3430es1: hsotgusb_ick_3430es1@a10 {$/;"	l
hsotgusb_ick_3430es2	omap36xx-omap3430es2plus-clocks.dtsi	/^	hsotgusb_ick_3430es2: hsotgusb_ick_3430es2@a10 {$/;"	l
hsotgusb_ick_am35xx	am35xx-clocks.dtsi	/^	hsotgusb_ick_am35xx: hsotgusb_ick_am35xx@32c {$/;"	l
hspi0	r8a7778.dtsi	/^	hspi0: spi@fffc7000 {$/;"	l
hspi0	r8a7779.dtsi	/^	hspi0: spi@fffc7000 {$/;"	l
hspi0_pins	r8a7778-bockw.dts	/^	hspi0_pins: hspi0 {$/;"	l
hspi0_pins	r8a7779-marzen.dts	/^	hspi0_pins: hspi0 {$/;"	l
hspi1	r8a7778.dtsi	/^	hspi1: spi@fffc8000 {$/;"	l
hspi1	r8a7779.dtsi	/^	hspi1: spi@fffc8000 {$/;"	l
hspi2	r8a7778.dtsi	/^	hspi2: spi@fffc6000 {$/;"	l
hspi2	r8a7779.dtsi	/^	hspi2: spi@fffc6000 {$/;"	l
hsusb	r8a7790.dtsi	/^	hsusb: usb@e6590000 {$/;"	l
hsusb	r8a7791.dtsi	/^	hsusb: usb@e6590000 {$/;"	l
hsusb	r8a7794.dtsi	/^	hsusb: usb@e6590000 {$/;"	l
hsusb0_pins	omap3-cm-t3x30.dtsi	/^ 	hsusb0_pins: pinmux_hsusb0_pins {$/;"	l
hsusb1_2_pins	omap3-lilly-a83x.dtsi	/^	hsusb1_2_pins: pinmux_hsusb1_2_pins {$/;"	l
hsusb1_phy	omap3-cm-t3x.dtsi	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_phy	omap3-igep0020-common.dtsi	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_phy	omap3-lilly-a83x.dtsi	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_phy	omap4-droid4-xt894.dts	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_phy	omap4-duovero.dtsi	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_phy	omap4-panda-common.dtsi	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_phy	omap4-var-som-om44.dtsi	/^	hsusb1_phy: hsusb1_phy {$/;"	l
hsusb1_pins	omap3-lilly-a83x.dtsi	/^	hsusb1_pins: pinmux_hsusb1_pins {$/;"	l
hsusb1_power	omap3-cm-t3x.dtsi	/^	hsusb1_power: hsusb1_power_reg {$/;"	l
hsusb1_power	omap3-igep0020-common.dtsi	/^	hsusb1_power: hsusb1_power_reg {$/;"	l
hsusb1_power	omap4-panda-common.dtsi	/^	hsusb1_power: hsusb1_power_reg {$/;"	l
hsusb1phy_pins	omap4-duovero.dtsi	/^	hsusb1phy_pins: pinmux_hsusb1phy_pins {$/;"	l
hsusb2_2_pins	logicpd-som-lv.dtsi	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-beagle-xm.dts	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-beagle.dts	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-evm-37xx.dts	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-gta04.dtsi	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-overo-storm.dtsi	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-overo.dtsi	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-pandora-1ghz.dts	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_2_pins	omap3-pandora-600mhz.dts	/^	hsusb2_2_pins: pinmux_hsusb2_2_pins {$/;"	l
hsusb2_core2_pins	omap3-igep0030-common.dtsi	/^	hsusb2_core2_pins: pinmux_hsusb2_core2_pins {$/;"	l
hsusb2_phy	logicpd-som-lv.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-beagle-xm.dts	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-beagle.dts	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-cm-t3x.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-evm-common.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-gta04.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-igep0030-common.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-overo-base.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-pandora-common.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap3-tao3530.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap5-board-common.dtsi	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_phy	omap5-cm-t54.dts	/^	hsusb2_phy: hsusb2_phy {$/;"	l
hsusb2_pins	logicpd-som-lv.dtsi	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_pins	omap3-beagle-xm.dts	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_pins	omap3-beagle.dts	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_pins	omap3-evm-37xx.dts	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_pins	omap3-gta04.dtsi	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_pins	omap3-igep0030-common.dtsi	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_pins	omap3-overo-base.dtsi	/^	hsusb2_pins: pinmux_hsusb2_pins {$/;"	l
hsusb2_power	omap3-beagle-xm-ab.dts	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_power	omap3-beagle-xm.dts	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_power	omap3-beagle.dts	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_power	omap3-cm-t3x.dtsi	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_power	omap3-evm-common.dtsi	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_power	omap3-overo-base.dtsi	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_power	omap3-tao3530.dtsi	/^	hsusb2_power: hsusb2_power_reg {$/;"	l
hsusb2_reset_pin	logicpd-som-lv.dtsi	/^	hsusb2_reset_pin: pinmux_hsusb1_reset_pin {$/;"	l
hsusb3_phy	omap5-board-common.dtsi	/^	hsusb3_phy: hsusb3_phy {$/;"	l
hsusb3_phy	omap5-cm-t54.dts	/^	hsusb3_phy: hsusb3_phy {$/;"	l
hsusb_otg_pins	logicpd-som-lv.dtsi	/^	hsusb_otg_pins: pinmux_hsusb_otg_pins {$/;"	l
hsusb_otg_pins	logicpd-torpedo-som.dtsi	/^	hsusb_otg_pins: pinmux_hsusb_otg_pins {$/;"	l
hsusb_otg_pins	omap3-lilly-a83x.dtsi	/^	hsusb_otg_pins: pinmux_hsusb_otg_pins {$/;"	l
hsusb_pins	r8a7790-lager.dts	/^	hsusb_pins: hsusb {$/;"	l
hsusbb1_hub_rst_pins	omap4-var-som-om44.dtsi	/^	hsusbb1_hub_rst_pins: pinmux_hsusbb1_hub_rst_pins {$/;"	l
hsusbb1_phy_clk_pins	omap4-var-som-om44.dtsi	/^	hsusbb1_phy_clk_pins: pinmux_hsusbb1_phy_clk_pins {$/;"	l
hsusbb1_phy_rst_pins	omap4-var-som-om44.dtsi	/^	hsusbb1_phy_rst_pins: pinmux_hsusbb1_phy_rst_pins {$/;"	l
hsusbb1_pins	omap3-igep0020-common.dtsi	/^	hsusbb1_pins: pinmux_hsusbb1_pins {$/;"	l
hsusbb1_pins	omap4-duovero.dtsi	/^	hsusbb1_pins: pinmux_hsusbb1_pins {$/;"	l
hsusbb1_pins	omap4-panda-common.dtsi	/^	hsusbb1_pins: pinmux_hsusbb1_pins {$/;"	l
hsusbb1_pins	omap4-var-som-om44.dtsi	/^	hsusbb1_pins: pinmux_hsusbb1_pins {$/;"	l
hsusbb2_pins	omap3-tao3530.dtsi	/^	hsusbb2_pins: pinmux_hsusbb2_pins {$/;"	l
hub_ccu	bcm11351.dtsi	/^		hub_ccu: hub_ccu {$/;"	l
hub_rst	rk3066a-rayeager.dts	/^		hub_rst: hub-rst {$/;"	l
hugo_funnel_in_port0	imx7s.dtsi	/^					hugo_funnel_in_port0: endpoint {$/;"	l
hugo_funnel_in_port1	imx7s.dtsi	/^					hugo_funnel_in_port1: endpoint {$/;"	l
hugo_funnel_out_port0	imx7s.dtsi	/^					hugo_funnel_out_port0: endpoint {$/;"	l
hwrng	meson.dtsi	/^			hwrng: rng@8100 {$/;"	l	label:cbus
hwspinlock	am33xx.dtsi	/^		hwspinlock: spinlock@480ca000 {$/;"	l
hwspinlock	am4372.dtsi	/^		hwspinlock: spinlock@480ca000 {$/;"	l
hwspinlock	dra7.dtsi	/^		hwspinlock: spinlock@4a0f6000 {$/;"	l
hwspinlock	omap4.dtsi	/^		hwspinlock: spinlock@4a0f6000 {$/;"	l
hwspinlock	omap5.dtsi	/^		hwspinlock: spinlock@4a0f6000 {$/;"	l
hwuart	pxa2xx.dtsi	/^		hwuart: uart@41100000 {$/;"	l
hx8357	imx28-cfa10049.dts	/^		hx8357: hx8357@0 {$/;"	l
hx8357	imx28-cfa10055.dts	/^		hx8357: hx8357@0 {$/;"	l
hx8369	imx28-cfa10056.dts	/^		hx8369: hx8369@0 {$/;"	l
hym8563	rk3036-evb.dts	/^	hym8563: hym8563@51 {$/;"	l
hym8563	rk3288-firefly-reload.dts	/^	hym8563: hym8563@51 {$/;"	l
hym8563	rk3288-firefly.dtsi	/^	hym8563: hym8563@51 {$/;"	l
hym8563	rk3288-miqi.dts	/^	hym8563: hym8563@51 {$/;"	l
hym8563	rk3288-rock2-square.dts	/^	hym8563: hym8563@51 {$/;"	l
i2c	arm-realview-eb.dtsi	/^		i2c: i2c@10002000 {$/;"	l
i2c	arm-realview-pbx.dtsi	/^		i2c: i2c@10002000 {$/;"	l
i2c	cx92755.dtsi	/^	i2c: i2c@f0000120 {$/;"	l
i2c	dove.dtsi	/^			i2c: i2c-ctrl@11000 {$/;"	l
i2c	ep7211-edb7211.dts	/^	i2c: i2c {$/;"	l
i2c	imx1.dtsi	/^			i2c: i2c@00217000 {$/;"	l
i2c	imx23-olinuxino.dts	/^			i2c: i2c@80058000 {$/;"	l
i2c	imx23-xfi3.dts	/^			i2c: i2c@80058000 {$/;"	l
i2c	imx23.dtsi	/^			i2c: i2c@80058000 {$/;"	l
i2c	orion5x.dtsi	/^			i2c: i2c@11000 {$/;"	l
i2c	spear600.dtsi	/^			i2c: i2c@d0200000 {$/;"	l
i2c	wm8750-apc8750.dts	/^	i2c: i2c {$/;"	l
i2c0	am33xx.dtsi	/^		i2c0: i2c@44e0b000 {$/;"	l
i2c0	am4372.dtsi	/^		i2c0: i2c@44e0b000 {$/;"	l
i2c0	arm-realview-pb1176.dts	/^		i2c0: i2c@10002000 {$/;"	l
i2c0	arm-realview-pb11mp.dts	/^		i2c0: i2c@10002000 {$/;"	l
i2c0	armada-370-xp.dtsi	/^			i2c0: i2c@11000 {$/;"	l
i2c0	armada-375.dtsi	/^			i2c0: i2c@11000 {$/;"	l
i2c0	armada-385-db-ap.dts	/^			i2c0: i2c@11000 {$/;"	l
i2c0	armada-38x.dtsi	/^			i2c0: i2c@11000 {$/;"	l
i2c0	armada-39x.dtsi	/^			i2c0: i2c@11000 {$/;"	l
i2c0	at91-ariag25.dts	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91-cosino.dtsi	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91-sama5d2_xplained.dts	/^			i2c0: i2c@f8028000 {$/;"	l
i2c0	at91-sama5d3_xplained.dts	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	at91-sama5d4_ma5d4.dtsi	/^			i2c0: i2c@f8014000 {$/;"	l
i2c0	at91-sama5d4_xplained.dts	/^			i2c0: i2c@f8014000 {$/;"	l
i2c0	at91-sama5d4ek.dts	/^			i2c0: i2c@f8014000 {$/;"	l
i2c0	at91-vinco.dts	/^			i2c0: i2c@f8014000 {$/;"	l
i2c0	at91rm9200.dtsi	/^			i2c0: i2c@fffb8000 {$/;"	l
i2c0	at91sam9260.dtsi	/^			i2c0: i2c@fffac000 {$/;"	l
i2c0	at91sam9261.dtsi	/^			i2c0: i2c@fffac000 {$/;"	l
i2c0	at91sam9263.dtsi	/^			i2c0: i2c@fff88000 {$/;"	l
i2c0	at91sam9g20.dtsi	/^			i2c0: i2c@fffac000 {$/;"	l
i2c0	at91sam9g25ek.dts	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91sam9g45.dtsi	/^			i2c0: i2c@fff84000 {$/;"	l
i2c0	at91sam9m10g45ek.dts	/^			i2c0: i2c@fff84000 {$/;"	l
i2c0	at91sam9n12.dtsi	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91sam9n12ek.dts	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91sam9rl.dtsi	/^			i2c0: i2c@fffa8000 {$/;"	l
i2c0	at91sam9x5.dtsi	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91sam9x5dm.dtsi	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	at91sam9x5ek.dtsi	/^			i2c0: i2c@f8010000 {$/;"	l
i2c0	atlas6-evb.dts	/^			i2c0: i2c@b00e0000 {$/;"	l
i2c0	atlas6.dtsi	/^			i2c0: i2c@b00e0000 {$/;"	l
i2c0	atlas7.dtsi	/^			i2c0: i2c@17020000 {$/;"	l
i2c0	bcm-cygnus.dtsi	/^		i2c0: i2c@18008000 {$/;"	l
i2c0	bcm-nsp.dtsi	/^		i2c0: i2c@38000 {$/;"	l
i2c0	bcm283x.dtsi	/^		i2c0: i2c@7e205000 {$/;"	l
i2c0	bcm5301x.dtsi	/^	i2c0: i2c@18009000 {$/;"	l
i2c0	berlin2q.dtsi	/^			i2c0: i2c@1400 {$/;"	l
i2c0	da850-evm.dts	/^		i2c0: i2c@22000 {$/;"	l
i2c0	da850.dtsi	/^		i2c0: i2c@22000 {$/;"	l
i2c0	dove.dtsi	/^		i2c0: i2c@0 {$/;"	l
i2c0	efm32gg.dtsi	/^		i2c0: i2c@4000a000 {$/;"	l
i2c0	hisi-x5hd2.dtsi	/^		i2c0: i2c@b10000 {$/;"	l
i2c0	imx28-apf28dev.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-apx4devkit.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-cfa10036.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-duckbill-2.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-duckbill.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-evk.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-m28.dtsi	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-m28evk.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28-sps1.dts	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	imx28.dtsi	/^			i2c0: i2c@80058000 {$/;"	l
i2c0	keystone.dtsi	/^		i2c0: i2c@2530000 {$/;"	l
i2c0	kirkwood.dtsi	/^		i2c0: i2c@11000 {$/;"	l
i2c0	lpc18xx.dtsi	/^		i2c0: i2c@400a1000 {$/;"	l
i2c0	ls1021a.dtsi	/^		i2c0: i2c@2180000 {$/;"	l
i2c0	mt2701.dtsi	/^	i2c0: i2c@11007000 {$/;"	l
i2c0	mt7623.dtsi	/^	i2c0: i2c@11007000 {$/;"	l
i2c0	prima2.dtsi	/^			i2c0: i2c@b00e0000 {$/;"	l
i2c0	r7s72100.dtsi	/^	i2c0: i2c@fcfee000 {$/;"	l
i2c0	r8a73a4.dtsi	/^	i2c0: i2c@e6500000 {$/;"	l
i2c0	r8a7740.dtsi	/^	i2c0: i2c@fff20000 {$/;"	l
i2c0	r8a7743.dtsi	/^		i2c0: i2c@e6508000 {$/;"	l
i2c0	r8a7778.dtsi	/^	i2c0: i2c@ffc70000 {$/;"	l
i2c0	r8a7779.dtsi	/^	i2c0: i2c@ffc70000 {$/;"	l
i2c0	r8a7790.dtsi	/^	i2c0: i2c@e6508000 {$/;"	l
i2c0	r8a7791.dtsi	/^	i2c0: i2c@e6508000 {$/;"	l
i2c0	r8a7792.dtsi	/^		i2c0: i2c@e6508000 {$/;"	l
i2c0	r8a7793.dtsi	/^	i2c0: i2c@e6508000 {$/;"	l
i2c0	r8a7794.dtsi	/^	i2c0: i2c@e6508000 {$/;"	l
i2c0	rk3036.dtsi	/^	i2c0: i2c@20072000 {$/;"	l
i2c0	rk322x.dtsi	/^	i2c0: i2c@11050000 {$/;"	l
i2c0	rk3288.dtsi	/^	i2c0: i2c@ff650000 {$/;"	l
i2c0	rk3xxx.dtsi	/^	i2c0: i2c@2002d000 {$/;"	l
i2c0	rv1108.dtsi	/^	i2c0: i2c@20000000 {$/;"	l
i2c0	s3c64xx.dtsi	/^		i2c0: i2c@7f004000 {$/;"	l	label:soc
i2c0	s5pv210.dtsi	/^		i2c0: i2c@e1800000 {$/;"	l
i2c0	sama5d2.dtsi	/^			i2c0: i2c@f8028000 {$/;"	l
i2c0	sama5d3.dtsi	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d31ek.dts	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d33ek.dts	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d34ek.dts	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d36ek.dts	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d36ek_cmp.dts	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d3xmb.dtsi	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d3xmb_cmp.dtsi	/^			i2c0: i2c@f0014000 {$/;"	l
i2c0	sama5d4.dtsi	/^			i2c0: i2c@f8014000 {$/;"	l
i2c0	sh73a0.dtsi	/^	i2c0: i2c@e6820000 {$/;"	l
i2c0	socfpga.dtsi	/^		i2c0: i2c@ffc04000 {$/;"	l
i2c0	socfpga_arria10.dtsi	/^		i2c0: i2c@ffc02200 {$/;"	l
i2c0	spear1310-evb.dts	/^			i2c0: i2c@e0280000 {$/;"	l
i2c0	spear1340-evb.dts	/^			i2c0: i2c@e0280000 {$/;"	l
i2c0	spear13xx.dtsi	/^			i2c0: i2c@e0280000 {$/;"	l
i2c0	spear300-evb.dts	/^			i2c0: i2c@d0180000 {$/;"	l
i2c0	spear310-evb.dts	/^			i2c0: i2c@d0180000 {$/;"	l
i2c0	spear320-evb.dts	/^			i2c0: i2c@d0180000 {$/;"	l
i2c0	spear320-hmi.dts	/^			i2c0: i2c@d0180000 {$/;"	l
i2c0	spear3xx.dtsi	/^			i2c0: i2c@d0180000 {$/;"	l
i2c0	ste-ccu8540.dts	/^		i2c0: i2c@80004000 {$/;"	l
i2c0	ste-u300.dts	/^	i2c0: i2c@c0004000 {$/;"	l
i2c0	stih410-b2260.dts	/^		i2c0: i2c@9840000 {$/;"	l
i2c0	sun4i-a10.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	sun5i.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	sun6i-a31.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	sun7i-a20.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	sun8i-a23-a33.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	sun8i-v3s.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	sun9i-a80.dtsi	/^		i2c0: i2c@07002800 {$/;"	l
i2c0	sunxi-h3-h5.dtsi	/^		i2c0: i2c@01c2ac00 {$/;"	l
i2c0	uniphier-ld4.dtsi	/^		i2c0: i2c@58400000 {$/;"	l
i2c0	uniphier-pro4.dtsi	/^		i2c0: i2c@58780000 {$/;"	l
i2c0	uniphier-pro5.dtsi	/^		i2c0: i2c@58780000 {$/;"	l
i2c0	uniphier-pxs2.dtsi	/^		i2c0: i2c@58780000 {$/;"	l
i2c0	uniphier-sld8.dtsi	/^		i2c0: i2c@58400000 {$/;"	l
i2c0	versatile-ab.dts	/^	i2c0: i2c@10002000 {$/;"	l
i2c0	vfxxx.dtsi	/^			i2c0: i2c@40066000 {$/;"	l	label:aips0
i2c0	zynq-7000.dtsi	/^		i2c0: i2c@e0004000 {$/;"	l	label:amba
i2c0_bus	exynos3250-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	exynos4210-pinctrl.dtsi	/^		i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	exynos4412-pinctrl.dtsi	/^		i2c0_bus: i2c0-bus {$/;"	l	label:pinctrl_0
i2c0_bus	exynos5250-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	exynos5410-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	exynos5420-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	s3c2416-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	s3c64xx-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_bus	s5pv210-pinctrl.dtsi	/^	i2c0_bus: i2c0-bus {$/;"	l
i2c0_cfg_func	hi3620-hi4511.dts	/^			i2c0_cfg_func: i2c0_cfg_func {$/;"	l	label:pmx1
i2c0_clk	ste-u300.dts	/^		i2c0_clk: i2c0_clk@26M {$/;"	l
i2c0_default_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c0_default_mode: i2c_default {$/;"	l
i2c0_default_mode	ste-href-family-pinctrl.dtsi	/^				i2c0_default_mode: i2c_default {$/;"	l
i2c0_default_mode	ste-nomadik-stn8815.dtsi	/^			i2c0_default_mode: i2c0_default {$/;"	l
i2c0_default_mux	ste-ccu8540-pinctrl.dtsi	/^				i2c0_default_mux: i2c_mux {$/;"	l
i2c0_default_mux	ste-nomadik-stn8815.dtsi	/^			i2c0_default_mux: i2c0_mux {$/;"	l
i2c0_gpio0	bcm283x.dtsi	/^			i2c0_gpio0: i2c0_gpio0 {$/;"	l	label:gpio
i2c0_gpio28	bcm283x.dtsi	/^			i2c0_gpio28: i2c0_gpio28 {$/;"	l	label:gpio
i2c0_gpio44	bcm283x.dtsi	/^			i2c0_gpio44: i2c0_gpio44 {$/;"	l	label:gpio
i2c0_hs_bus	exynos5250-pinctrl.dtsi	/^	i2c0_hs_bus: i2c0-hs-bus {$/;"	l
i2c0_hs_bus	exynos5260-pinctrl.dtsi	/^	i2c0_hs_bus: i2c0-hs-bus {$/;"	l
i2c0_pins	am335x-bone-common.dtsi	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-boneblue.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-chilisom.dtsi	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-cm-t335.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-evm.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-evmsk.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-igep0033.dtsi	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-lxm.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-moxa-uc-8100-me-t.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-nano.dts	/^	i2c0_pins: i2c0_pins {$/;"	l
i2c0_pins	am335x-pepper.dts	/^	i2c0_pins: pinmux_i2c0 {$/;"	l
i2c0_pins	am335x-phycore-som.dtsi	/^	i2c0_pins: pinmux_i2c0 {$/;"	l
i2c0_pins	am335x-shc.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am335x-sl50.dts	/^	i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	am437x-cm-t43.dts	/^	i2c0_pins: i2c0_pins {$/;"	l
i2c0_pins	am437x-gp-evm.dts	/^	i2c0_pins: i2c0_pins {$/;"	l
i2c0_pins	am437x-sk-evm.dts	/^	i2c0_pins: i2c0_pins {$/;"	l
i2c0_pins	am43x-epos-evm.dts	/^		i2c0_pins: pinmux_i2c0_pins {$/;"	l
i2c0_pins	armada-370.dtsi	/^	i2c0_pins: i2c0-pins {$/;"	l
i2c0_pins	armada-375.dtsi	/^				i2c0_pins: i2c0-pins {$/;"	l	label:pinctrl
i2c0_pins	armada-38x.dtsi	/^				i2c0_pins: i2c-pins-0 {$/;"	l	label:pinctrl
i2c0_pins	armada-39x.dtsi	/^				i2c0_pins: i2c0-pins {$/;"	l
i2c0_pins	da850.dtsi	/^			i2c0_pins: pinmux_i2c0_pins {$/;"	l	label:pmx_core
i2c0_pins	lpc4337-ciaa.dts	/^	i2c0_pins: i2c0-pins {$/;"	l
i2c0_pins	lpc4350-hitex-eval.dts	/^	i2c0_pins: i2c0-pins {$/;"	l
i2c0_pins	lpc4357-ea4357-devkit.dts	/^	i2c0_pins: i2c0-pins {$/;"	l
i2c0_pins	r8a7790-lager.dts	/^	i2c0_pins: i2c0 {$/;"	l
i2c0_pins	sun8i-v3s.dtsi	/^			i2c0_pins: i2c0 {$/;"	l	label:pio
i2c0_pins	sunxi-h3-h5.dtsi	/^			i2c0_pins: i2c0 {$/;"	l	label:pio
i2c0_pins_a	atlas6.dtsi	/^				i2c0_pins_a: i2c0@0 {$/;"	l	label:gpio
i2c0_pins_a	imx28.dtsi	/^				i2c0_pins_a: i2c0@0 {$/;"	l	label:pinctrl
i2c0_pins_a	mt2701-evb.dts	/^	i2c0_pins_a: i2c0@0 {$/;"	l
i2c0_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	i2c0_pins_a: i2c@0 {$/;"	l
i2c0_pins_a	prima2.dtsi	/^				i2c0_pins_a: i2c0@0 {$/;"	l	label:gpio
i2c0_pins_a	sun4i-a10.dtsi	/^			i2c0_pins_a: i2c0@0 {$/;"	l	label:pio
i2c0_pins_a	sun5i.dtsi	/^			i2c0_pins_a: i2c0@0 {$/;"	l	label:pio
i2c0_pins_a	sun6i-a31.dtsi	/^			i2c0_pins_a: i2c0@0 {$/;"	l	label:pio
i2c0_pins_a	sun7i-a20.dtsi	/^			i2c0_pins_a: i2c0@0 {$/;"	l	label:pio
i2c0_pins_a	sun8i-a23-a33.dtsi	/^			i2c0_pins_a: i2c0@0 {$/;"	l	label:pio
i2c0_pins_b	imx28.dtsi	/^				i2c0_pins_b: i2c0@1 {$/;"	l	label:pinctrl
i2c0_pins_default	am335x-icev2.dts	/^	i2c0_pins_default: i2c0_pins_default {$/;"	l
i2c0_pins_default	am437x-idk-evm.dts	/^	i2c0_pins_default: i2c0_pins_default {$/;"	l
i2c0_pins_sleep	am437x-idk-evm.dts	/^	i2c0_pins_sleep: i2c0_pins_sleep {$/;"	l
i2c0_pmx	atlas7.dtsi	/^			i2c0_pmx: i2c0@0 {$/;"	l	label:pinctrl
i2c0_pmx_func	hi3620-hi4511.dts	/^			i2c0_pmx_func: i2c0_pmx_func {$/;"	l	label:pmx0
i2c0_pmx_idle	hi3620-hi4511.dts	/^			i2c0_pmx_idle: i2c0_pmx_idle {$/;"	l	label:pmx0
i2c0_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c0_sleep_mode: i2c_sleep {$/;"	l
i2c0_sleep_mode	ste-href-family-pinctrl.dtsi	/^				i2c0_sleep_mode: i2c_sleep {$/;"	l
i2c0_xfer	rk3036.dtsi	/^			i2c0_xfer: i2c0-xfer {$/;"	l
i2c0_xfer	rk3066a.dtsi	/^			i2c0_xfer: i2c0-xfer {$/;"	l
i2c0_xfer	rk3188.dtsi	/^			i2c0_xfer: i2c0-xfer {$/;"	l
i2c0_xfer	rk322x.dtsi	/^			i2c0_xfer: i2c0-xfer {$/;"	l
i2c0_xfer	rk3288.dtsi	/^			i2c0_xfer: i2c0-xfer {$/;"	l
i2c0_xfer	rv1108.dtsi	/^			i2c0_xfer: i2c0-xfer {$/;"	l	label:pinctrl
i2c0clk	ste-nomadik-stn8815.dtsi	/^		i2c0clk: i2c0clk@48M {$/;"	l	label:src
i2c1	am33xx.dtsi	/^		i2c1: i2c@4802a000 {$/;"	l
i2c1	am4372.dtsi	/^		i2c1: i2c@4802a000 {$/;"	l
i2c1	armada-370-xp.dtsi	/^			i2c1: i2c@11100 {$/;"	l
i2c1	armada-375.dtsi	/^			i2c1: i2c@11100 {$/;"	l
i2c1	armada-38x.dtsi	/^			i2c1: i2c@11100 {$/;"	l
i2c1	armada-39x.dtsi	/^			i2c1: i2c@11100 {$/;"	l
i2c1	at91-ariag25.dts	/^			i2c1: i2c@f8014000 {$/;"	l
i2c1	at91-kizbox2.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	at91-sama5d27_som1_ek.dts	/^			i2c1: i2c@fc028000 {$/;"	l
i2c1	at91-sama5d2_xplained.dts	/^			i2c1: i2c@fc028000 {$/;"	l
i2c1	at91-sama5d3_xplained.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	at91-vinco.dts	/^			i2c1: i2c@f8018000 {$/;"	l
i2c1	at91sam9g45.dtsi	/^			i2c1: i2c@fff88000 {$/;"	l
i2c1	at91sam9m10g45ek.dts	/^			i2c1: i2c@fff88000 {$/;"	l
i2c1	at91sam9n12.dtsi	/^			i2c1: i2c@f8014000 {$/;"	l
i2c1	at91sam9rl.dtsi	/^			i2c1: i2c@fffac000 {$/;"	l
i2c1	at91sam9x5.dtsi	/^			i2c1: i2c@f8014000 {$/;"	l
i2c1	atlas6.dtsi	/^			i2c1: i2c@b00f0000 {$/;"	l
i2c1	bcm-cygnus.dtsi	/^		i2c1: i2c@1800b000 {$/;"	l
i2c1	bcm283x.dtsi	/^		i2c1: i2c@7e804000 {$/;"	l
i2c1	berlin2q.dtsi	/^			i2c1: i2c@1800 {$/;"	l
i2c1	da850.dtsi	/^		i2c1: i2c@228000 {$/;"	l
i2c1	dm814x.dtsi	/^			i2c1: i2c@28000 {$/;"	l	label:l4ls
i2c1	dm816x.dtsi	/^		i2c1: i2c@48028000 {$/;"	l
i2c1	dove.dtsi	/^		i2c1: i2c@1 {$/;"	l
i2c1	dra7.dtsi	/^		i2c1: i2c@48070000 {$/;"	l
i2c1	efm32gg.dtsi	/^		i2c1: i2c@4000a400 {$/;"	l
i2c1	hisi-x5hd2.dtsi	/^		i2c1: i2c@b11000 {$/;"	l
i2c1	imx25.dtsi	/^			i2c1: i2c@43f80000 {$/;"	l
i2c1	imx27.dtsi	/^			i2c1: i2c@10012000 {$/;"	l
i2c1	imx28-cfa10049.dts	/^			i2c1: i2c@8005a000 {$/;"	l
i2c1	imx28-cfa10057.dts	/^			i2c1: i2c@8005a000 {$/;"	l
i2c1	imx28.dtsi	/^			i2c1: i2c@8005a000 {$/;"	l
i2c1	imx35.dtsi	/^			i2c1: i2c@43f80000 {$/;"	l	label:aips1
i2c1	imx50.dtsi	/^			i2c1: i2c@63fc8000 {$/;"	l
i2c1	imx51.dtsi	/^			i2c1: i2c@83fc8000 {$/;"	l
i2c1	imx53.dtsi	/^			i2c1: i2c@63fc8000 {$/;"	l
i2c1	imx6qdl.dtsi	/^			i2c1: i2c@021a0000 {$/;"	l
i2c1	imx6sl.dtsi	/^			i2c1: i2c@021a0000 {$/;"	l	label:aips2
i2c1	imx6sll.dtsi	/^			i2c1: i2c@021a0000 {$/;"	l	label:aips2
i2c1	imx6sx.dtsi	/^			i2c1: i2c@021a0000 {$/;"	l	label:aips2
i2c1	imx6ul.dtsi	/^			i2c1: i2c@021a0000 {$/;"	l	label:aips2
i2c1	imx6ull.dtsi	/^			i2c1: i2c@021a0000 {$/;"	l	label:aips2
i2c1	imx7s.dtsi	/^			i2c1: i2c@30a20000 {$/;"	l	label:aips3
i2c1	keystone.dtsi	/^		i2c1: i2c@2530400 {$/;"	l
i2c1	kirkwood-6282.dtsi	/^		i2c1: i2c@11100 {$/;"	l
i2c1	lpc18xx.dtsi	/^		i2c1: i2c@400e0000 {$/;"	l
i2c1	lpc32xx.dtsi	/^			i2c1: i2c@400A0000 {$/;"	l
i2c1	ls1021a.dtsi	/^		i2c1: i2c@2190000 {$/;"	l
i2c1	mt2701.dtsi	/^	i2c1: i2c@11008000 {$/;"	l
i2c1	mt7623.dtsi	/^	i2c1: i2c@11008000 {$/;"	l
i2c1	omap2.dtsi	/^		i2c1: i2c@48070000 {$/;"	l
i2c1	omap3.dtsi	/^		i2c1: i2c@48070000 {$/;"	l
i2c1	omap4.dtsi	/^		i2c1: i2c@48070000 {$/;"	l
i2c1	omap5.dtsi	/^		i2c1: i2c@48070000 {$/;"	l
i2c1	prima2.dtsi	/^			i2c1: i2c@b00f0000 {$/;"	l
i2c1	r7s72100.dtsi	/^	i2c1: i2c@fcfee400 {$/;"	l
i2c1	r8a73a4.dtsi	/^	i2c1: i2c@e6510000 {$/;"	l
i2c1	r8a7740.dtsi	/^	i2c1: i2c@e6c20000 {$/;"	l
i2c1	r8a7743.dtsi	/^		i2c1: i2c@e6518000 {$/;"	l
i2c1	r8a7778.dtsi	/^	i2c1: i2c@ffc71000 {$/;"	l
i2c1	r8a7779.dtsi	/^	i2c1: i2c@ffc71000 {$/;"	l
i2c1	r8a7790.dtsi	/^	i2c1: i2c@e6518000 {$/;"	l
i2c1	r8a7791.dtsi	/^	i2c1: i2c@e6518000 {$/;"	l
i2c1	r8a7792.dtsi	/^		i2c1: i2c@e6518000 {$/;"	l
i2c1	r8a7793.dtsi	/^	i2c1: i2c@e6518000 {$/;"	l
i2c1	r8a7794.dtsi	/^	i2c1: i2c@e6518000 {$/;"	l
i2c1	rk3036.dtsi	/^	i2c1: i2c@20056000 {$/;"	l
i2c1	rk322x.dtsi	/^	i2c1: i2c@11060000 {$/;"	l
i2c1	rk3288.dtsi	/^	i2c1: i2c@ff140000 {$/;"	l
i2c1	rk3xxx.dtsi	/^	i2c1: i2c@2002f000 {$/;"	l
i2c1	rv1108.dtsi	/^	i2c1: i2c@10240000 {$/;"	l
i2c1	s3c6410.dtsi	/^	i2c1: i2c@7f00f000 {$/;"	l
i2c1	s5pv210.dtsi	/^		i2c1: i2c@fab00000 {$/;"	l
i2c1	sama5d2.dtsi	/^			i2c1: i2c@fc028000 {$/;"	l
i2c1	sama5d3.dtsi	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d31ek.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d33ek.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d34ek.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d35ek.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d36ek.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d36ek_cmp.dts	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d3xcm_cmp.dtsi	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d3xdm.dtsi	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d3xmb.dtsi	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d3xmb_cmp.dtsi	/^			i2c1: i2c@f0018000 {$/;"	l
i2c1	sama5d4.dtsi	/^			i2c1: i2c@f8018000 {$/;"	l
i2c1	sh73a0.dtsi	/^	i2c1: i2c@e6822000 {$/;"	l
i2c1	socfpga.dtsi	/^		i2c1: i2c@ffc05000 {$/;"	l
i2c1	socfpga_arria10.dtsi	/^		i2c1: i2c@ffc02300 {$/;"	l
i2c1	spear1310.dtsi	/^			i2c1: i2c@5cd00000 {$/;"	l
i2c1	spear1340-evb.dts	/^			i2c1: i2c@b4000000 {$/;"	l
i2c1	spear1340.dtsi	/^			i2c1: i2c@b4000000 {$/;"	l
i2c1	spear320-evb.dts	/^			i2c1: i2c@a7000000 {$/;"	l
i2c1	spear320-hmi.dts	/^			i2c1: i2c@a7000000 {$/;"	l
i2c1	spear320.dtsi	/^			i2c1: i2c@a7000000 {$/;"	l
i2c1	ste-ccu8540.dts	/^		i2c1: i2c@80122000 {$/;"	l
i2c1	ste-u300.dts	/^	i2c1: i2c@c0005000 {$/;"	l
i2c1	stih410-b2260.dts	/^		i2c1: i2c@9841000 {$/;"	l
i2c1	stm32f429.dtsi	/^		i2c1: i2c@40005400 {$/;"	l
i2c1	sun4i-a10.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	sun5i.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	sun6i-a31.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	sun7i-a20.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	sun8i-a23-a33.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	sun8i-v3s.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	sun9i-a80.dtsi	/^		i2c1: i2c@07002c00 {$/;"	l
i2c1	sunxi-h3-h5.dtsi	/^		i2c1: i2c@01c2b000 {$/;"	l
i2c1	uniphier-ld4.dtsi	/^		i2c1: i2c@58480000 {$/;"	l
i2c1	uniphier-pro4.dtsi	/^		i2c1: i2c@58781000 {$/;"	l
i2c1	uniphier-pro5.dtsi	/^		i2c1: i2c@58781000 {$/;"	l
i2c1	uniphier-pxs2.dtsi	/^		i2c1: i2c@58781000 {$/;"	l
i2c1	uniphier-sld8.dtsi	/^		i2c1: i2c@58480000 {$/;"	l
i2c1	vfxxx.dtsi	/^			i2c1: i2c@40067000 {$/;"	l	label:aips0
i2c1	zynq-7000.dtsi	/^		i2c1: i2c@e0005000 {$/;"	l	label:amba
i2c10_bus	exynos5260-pinctrl.dtsi	/^	i2c10_bus: i2c10-bus {$/;"	l
i2c10_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c10_hs_bus: i2c10-hs-bus {$/;"	l
i2c11_bus	exynos5260-pinctrl.dtsi	/^	i2c11_bus: i2c11-bus {$/;"	l
i2c11_pins	qcom-apq8074-dragonboard.dts	/^			i2c11_pins: i2c11 {$/;"	l
i2c1_bus	exynos3250-pinctrl.dtsi	/^	i2c1_bus: i2c1-bus {$/;"	l
i2c1_bus	exynos4210-pinctrl.dtsi	/^		i2c1_bus: i2c1-bus {$/;"	l
i2c1_bus	exynos4412-pinctrl.dtsi	/^		i2c1_bus: i2c1-bus {$/;"	l	label:pinctrl_0
i2c1_bus	exynos5250-pinctrl.dtsi	/^	i2c1_bus: i2c1-bus {$/;"	l
i2c1_bus	exynos5410-pinctrl.dtsi	/^	i2c1_bus: i2c1-bus {$/;"	l
i2c1_bus	exynos5420-pinctrl.dtsi	/^	i2c1_bus: i2c1-bus {$/;"	l
i2c1_bus	s3c64xx-pinctrl.dtsi	/^	i2c1_bus: i2c1-bus {$/;"	l
i2c1_bus	s5pv210-pinctrl.dtsi	/^	i2c1_bus: i2c1-bus {$/;"	l
i2c1_cfg_func	hi3620-hi4511.dts	/^			i2c1_cfg_func: i2c1_cfg_func {$/;"	l	label:pmx1
i2c1_clk	ste-u300.dts	/^		i2c1_clk: i2c1_clk@26M {$/;"	l
i2c1_default_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c1_default_mode: i2c_default {$/;"	l
i2c1_default_mode	ste-href-family-pinctrl.dtsi	/^				i2c1_default_mode: i2c_default {$/;"	l
i2c1_default_mode	ste-nomadik-stn8815.dtsi	/^			i2c1_default_mode: i2c1_default {$/;"	l
i2c1_default_mux	ste-ccu8540-pinctrl.dtsi	/^				i2c1_default_mux: i2c_mux {$/;"	l
i2c1_default_mux	ste-nomadik-stn8815.dtsi	/^			i2c1_default_mux: i2c1_mux {$/;"	l
i2c1_fck	omap2420-clocks.dtsi	/^	i2c1_fck: i2c1_fck@200 {$/;"	l
i2c1_fck	omap3xxx-clocks.dtsi	/^	i2c1_fck: i2c1_fck@a00 {$/;"	l
i2c1_gpio2	bcm283x.dtsi	/^			i2c1_gpio2: i2c1_gpio2 {$/;"	l	label:gpio
i2c1_gpio44	bcm283x.dtsi	/^			i2c1_gpio44: i2c1_gpio44 {$/;"	l	label:gpio
i2c1_hs_bus	exynos5250-pinctrl.dtsi	/^	i2c1_hs_bus: i2c1-hs-bus {$/;"	l
i2c1_hs_bus	exynos5260-pinctrl.dtsi	/^	i2c1_hs_bus: i2c1-hs-bus {$/;"	l
i2c1_ick	omap24xx-clocks.dtsi	/^	i2c1_ick: i2c1_ick@210 {$/;"	l
i2c1_ick	omap3xxx-clocks.dtsi	/^	i2c1_ick: i2c1_ick@a10 {$/;"	l
i2c1_isp	exynos4412-trats2.dts	/^	i2c1_isp: i2c-isp@12140000 {$/;"	l
i2c1_isp	exynos4412.dtsi	/^			i2c1_isp: i2c-isp@12140000 {$/;"	l
i2c1_pins	am335x-baltos.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	am335x-cm-t335.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	am335x-evm.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	am335x-moxa-uc-8100-me-t.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	am335x-pepper.dts	/^	i2c1_pins: pinmux_i2c1 {$/;"	l
i2c1_pins	am437x-gp-evm.dts	/^	i2c1_pins: i2c1_pins {$/;"	l
i2c1_pins	am437x-sbc-t43.dts	/^	i2c1_pins: i2c1_pins {$/;"	l
i2c1_pins	am437x-sk-evm.dts	/^	i2c1_pins: i2c1_pins {$/;"	l
i2c1_pins	armada-375.dtsi	/^				i2c1_pins: i2c1-pins {$/;"	l	label:pinctrl
i2c1_pins	da850.dtsi	/^			i2c1_pins: pinmux_i2c1_pins {$/;"	l	label:pmx_core
i2c1_pins	logicpd-som-lv.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	logicpd-torpedo-som.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap3-cm-t3x.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap3-igep.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap3-lilly-a83x.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap3-n900.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap3-overo-base.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap3-sniper.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap4-duovero.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap4-kc1.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap4-panda-common.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap4-sdp.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap4-var-som-om44.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap5-board-common.dtsi	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	omap5-cm-t54.dts	/^	i2c1_pins: pinmux_i2c1_pins {$/;"	l
i2c1_pins	qcom-apq8064-pins.dtsi	/^	i2c1_pins: i2c1 {$/;"	l
i2c1_pins	r8a7790-lager.dts	/^	i2c1_pins: i2c1 {$/;"	l
i2c1_pins	r8a7791-koelsch.dts	/^	i2c1_pins: i2c1 {$/;"	l
i2c1_pins	r8a7794-alt.dts	/^	i2c1_pins: i2c1 {$/;"	l
i2c1_pins	r8a7794-silk.dts	/^	i2c1_pins: i2c1 {$/;"	l
i2c1_pins	stm32f4-pinctrl.dtsi	/^			i2c1_pins: i2c1@0 {$/;"	l	label:pinctrl
i2c1_pins	sunxi-h3-h5.dtsi	/^			i2c1_pins: i2c1 {$/;"	l	label:pio
i2c1_pins_a	atlas6.dtsi	/^				i2c1_pins_a: i2c1@0 {$/;"	l	label:gpio
i2c1_pins_a	imx28.dtsi	/^				i2c1_pins_a: i2c1@0 {$/;"	l	label:pinctrl
i2c1_pins_a	mt2701-evb.dts	/^	i2c1_pins_a: i2c1@0 {$/;"	l
i2c1_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	i2c1_pins_a: i2c@1 {$/;"	l
i2c1_pins_a	prima2.dtsi	/^				i2c1_pins_a: i2c1@0 {$/;"	l	label:gpio
i2c1_pins_a	sun4i-a10.dtsi	/^			i2c1_pins_a: i2c1@0 {$/;"	l	label:pio
i2c1_pins_a	sun5i.dtsi	/^			i2c1_pins_a: i2c1@0 {$/;"	l	label:pio
i2c1_pins_a	sun6i-a31.dtsi	/^			i2c1_pins_a: i2c1@0 {$/;"	l	label:pio
i2c1_pins_a	sun7i-a20.dtsi	/^			i2c1_pins_a: i2c1@0 {$/;"	l	label:pio
i2c1_pins_a	sun8i-a23-a33.dtsi	/^			i2c1_pins_a: i2c1@0 {$/;"	l	label:pio
i2c1_pins_b	imx28.dtsi	/^				i2c1_pins_b: i2c1@1 {$/;"	l	label:pinctrl
i2c1_pins_default	am57xx-cl-som-am57x.dts	/^	i2c1_pins_default: i2c1_pins_default {$/;"	l
i2c1_pins_sleep	qcom-apq8064-pins.dtsi	/^	i2c1_pins_sleep: i2c1_pins_sleep {$/;"	l
i2c1_pmx	atlas7.dtsi	/^			i2c1_pmx: i2c1@0 {$/;"	l	label:pinctrl
i2c1_pmx_func	hi3620-hi4511.dts	/^			i2c1_pmx_func: i2c1_pmx_func {$/;"	l	label:pmx0
i2c1_pmx_idle	hi3620-hi4511.dts	/^			i2c1_pmx_idle: i2c1_pmx_idle {$/;"	l	label:pmx0
i2c1_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c1_sleep_mode: i2c_sleep {$/;"	l
i2c1_sleep_mode	ste-href-family-pinctrl.dtsi	/^				i2c1_sleep_mode: i2c_sleep {$/;"	l
i2c1_xfer	rk3036.dtsi	/^			i2c1_xfer: i2c1-xfer {$/;"	l
i2c1_xfer	rk3066a.dtsi	/^			i2c1_xfer: i2c1-xfer {$/;"	l
i2c1_xfer	rk3188.dtsi	/^			i2c1_xfer: i2c1-xfer {$/;"	l
i2c1_xfer	rk322x.dtsi	/^			i2c1_xfer: i2c1-xfer {$/;"	l
i2c1_xfer	rk3288.dtsi	/^			i2c1_xfer: i2c1-xfer {$/;"	l
i2c1_xfer	rv1108.dtsi	/^			i2c1_xfer: i2c1-xfer {$/;"	l
i2c1clk	ste-nomadik-stn8815.dtsi	/^		i2c1clk: i2c1clk@48M {$/;"	l	label:src
i2c2	am33xx.dtsi	/^		i2c2: i2c@4819c000 {$/;"	l
i2c2	am4372.dtsi	/^		i2c2: i2c@4819c000 {$/;"	l
i2c2	armada-39x.dtsi	/^			i2c2: i2c@11200 {$/;"	l
i2c2	at91-sama5d27_som1_ek.dts	/^				i2c2: i2c@600 {$/;"	l	label:flx1
i2c2	at91-sama5d2_xplained.dts	/^				i2c2: i2c@600 {$/;"	l	label:flx4
i2c2	at91-sama5d3_xplained.dts	/^			i2c2: i2c@f801c000 {$/;"	l
i2c2	at91-vinco.dts	/^			i2c2: i2c@f8024000 {$/;"	l
i2c2	at91sam9x5.dtsi	/^			i2c2: i2c@f8018000 {$/;"	l
i2c2	bcm283x.dtsi	/^		i2c2: i2c@7e805000 {$/;"	l
i2c2	berlin2q.dtsi	/^			i2c2: i2c@7000 {$/;"	l
i2c2	dm814x.dtsi	/^			i2c2: i2c@2a000 {$/;"	l	label:l4ls
i2c2	dm816x.dtsi	/^		i2c2: i2c@4802a000 {$/;"	l
i2c2	dove.dtsi	/^		i2c2: i2c@2 {$/;"	l
i2c2	dra7.dtsi	/^		i2c2: i2c@48072000 {$/;"	l
i2c2	hisi-x5hd2.dtsi	/^		i2c2: i2c@b12000 {$/;"	l
i2c2	imx25.dtsi	/^			i2c2: i2c@43f98000 {$/;"	l
i2c2	imx27.dtsi	/^			i2c2: i2c@1001d000 {$/;"	l
i2c2	imx35.dtsi	/^			i2c2: i2c@43f98000 {$/;"	l	label:aips1
i2c2	imx50.dtsi	/^			i2c2: i2c@63fc4000 {$/;"	l
i2c2	imx51.dtsi	/^			i2c2: i2c@83fc4000 {$/;"	l
i2c2	imx53.dtsi	/^			i2c2: i2c@63fc4000 {$/;"	l
i2c2	imx6qdl.dtsi	/^			i2c2: i2c@021a4000 {$/;"	l
i2c2	imx6sl.dtsi	/^			i2c2: i2c@021a4000 {$/;"	l	label:aips2
i2c2	imx6sll.dtsi	/^			i2c2: i2c@021a4000 {$/;"	l	label:aips2
i2c2	imx6sx.dtsi	/^			i2c2: i2c@021a4000 {$/;"	l	label:aips2
i2c2	imx6ul.dtsi	/^			i2c2: i2c@021a4000 {$/;"	l	label:aips2
i2c2	imx6ull.dtsi	/^			i2c2: i2c@021a4000 {$/;"	l	label:aips2
i2c2	imx7s.dtsi	/^			i2c2: i2c@30a30000 {$/;"	l	label:aips3
i2c2	keystone.dtsi	/^		i2c2: i2c@2530800 {$/;"	l
i2c2	lpc32xx.dtsi	/^			i2c2: i2c@400A8000 {$/;"	l
i2c2	ls1021a.dtsi	/^		i2c2: i2c@21a0000 {$/;"	l
i2c2	mt2701.dtsi	/^	i2c2: i2c@11009000 {$/;"	l
i2c2	mt7623.dtsi	/^	i2c2: i2c@11009000 {$/;"	l
i2c2	omap2.dtsi	/^		i2c2: i2c@48072000 {$/;"	l
i2c2	omap3.dtsi	/^		i2c2: i2c@48072000 {$/;"	l
i2c2	omap4.dtsi	/^		i2c2: i2c@48072000 {$/;"	l
i2c2	omap5.dtsi	/^		i2c2: i2c@48072000 {$/;"	l
i2c2	r7s72100.dtsi	/^	i2c2: i2c@fcfee800 {$/;"	l
i2c2	r8a73a4.dtsi	/^	i2c2: i2c@e6520000 {$/;"	l
i2c2	r8a7740-armadillo800eva.dts	/^	i2c2: i2c-2 {$/;"	l
i2c2	r8a7743.dtsi	/^		i2c2: i2c@e6530000 {$/;"	l
i2c2	r8a7778.dtsi	/^	i2c2: i2c@ffc72000 {$/;"	l
i2c2	r8a7779.dtsi	/^	i2c2: i2c@ffc72000 {$/;"	l
i2c2	r8a7790.dtsi	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2	r8a7791.dtsi	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2	r8a7792.dtsi	/^		i2c2: i2c@e6530000 {$/;"	l
i2c2	r8a7793.dtsi	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2	r8a7794.dtsi	/^	i2c2: i2c@e6530000 {$/;"	l
i2c2	rk3036.dtsi	/^	i2c2: i2c@2005a000 {$/;"	l
i2c2	rk322x.dtsi	/^	i2c2: i2c@11070000 {$/;"	l
i2c2	rk3288.dtsi	/^	i2c2: i2c@ff660000 {$/;"	l
i2c2	rk3xxx.dtsi	/^	i2c2: i2c@20056000 {$/;"	l
i2c2	rv1108.dtsi	/^	i2c2: i2c@10250000 {$/;"	l
i2c2	s5pv210.dtsi	/^		i2c2: i2c@e1a00000 {$/;"	l
i2c2	sama5d3.dtsi	/^			i2c2: i2c@f801c000 {$/;"	l
i2c2	sama5d4.dtsi	/^			i2c2: i2c@f8024000 {$/;"	l
i2c2	sh73a0.dtsi	/^	i2c2: i2c@e6824000 {$/;"	l
i2c2	socfpga.dtsi	/^		i2c2: i2c@ffc06000 {$/;"	l
i2c2	socfpga_arria10.dtsi	/^		i2c2: i2c@ffc02400 {$/;"	l
i2c2	spear1310.dtsi	/^			i2c2: i2c@5ce00000 {$/;"	l
i2c2	ste-ccu8540.dts	/^		i2c2: i2c@80128000 {$/;"	l
i2c2	stih410-b2260.dts	/^		i2c2: i2c@9842000 {$/;"	l
i2c2	sun4i-a10.dtsi	/^		i2c2: i2c@01c2b400 {$/;"	l
i2c2	sun5i.dtsi	/^		i2c2: i2c@01c2b400 {$/;"	l
i2c2	sun6i-a31.dtsi	/^		i2c2: i2c@01c2b400 {$/;"	l
i2c2	sun7i-a20.dtsi	/^		i2c2: i2c@01c2b400 {$/;"	l
i2c2	sun8i-a23-a33.dtsi	/^		i2c2: i2c@01c2b400 {$/;"	l
i2c2	sun9i-a80.dtsi	/^		i2c2: i2c@07003000 {$/;"	l
i2c2	sunxi-h3-h5.dtsi	/^		i2c2: i2c@01c2b400 {$/;"	l
i2c2	uniphier-ld4.dtsi	/^		i2c2: i2c@58500000 {$/;"	l
i2c2	uniphier-pro4.dtsi	/^		i2c2: i2c@58782000 {$/;"	l
i2c2	uniphier-pro5.dtsi	/^		i2c2: i2c@58782000 {$/;"	l
i2c2	uniphier-pxs2.dtsi	/^		i2c2: i2c@58782000 {$/;"	l
i2c2	uniphier-sld8.dtsi	/^		i2c2: i2c@58500000 {$/;"	l
i2c2	vfxxx.dtsi	/^			i2c2: i2c@400e6000 {$/;"	l	label:aips1
i2c2_bus	exynos3250-pinctrl.dtsi	/^	i2c2_bus: i2c2-bus {$/;"	l
i2c2_bus	exynos4210-pinctrl.dtsi	/^		i2c2_bus: i2c2-bus {$/;"	l
i2c2_bus	exynos4412-pinctrl.dtsi	/^		i2c2_bus: i2c2-bus {$/;"	l	label:pinctrl_0
i2c2_bus	exynos5250-pinctrl.dtsi	/^	i2c2_bus: i2c2-bus {$/;"	l
i2c2_bus	exynos5410-pinctrl.dtsi	/^	i2c2_bus: i2c2-bus {$/;"	l
i2c2_bus	exynos5420-pinctrl.dtsi	/^	i2c2_bus: i2c2-bus {$/;"	l
i2c2_bus	s5pv210-pinctrl.dtsi	/^	i2c2_bus: i2c2-bus {$/;"	l
i2c2_cfg_func	hi3620-hi4511.dts	/^			i2c2_cfg_func: i2c2_cfg_func {$/;"	l	label:pmx1
i2c2_default_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c2_default_mode: i2c_default {$/;"	l
i2c2_default_mode	ste-href-family-pinctrl.dtsi	/^				i2c2_default_mode: i2c_default {$/;"	l
i2c2_default_mux	ste-ccu8540-pinctrl.dtsi	/^				i2c2_default_mux: i2c_mux {$/;"	l
i2c2_fck	omap2420-clocks.dtsi	/^	i2c2_fck: i2c2_fck@200 {$/;"	l
i2c2_fck	omap3xxx-clocks.dtsi	/^	i2c2_fck: i2c2_fck@a00 {$/;"	l
i2c2_hs_bus	exynos5250-pinctrl.dtsi	/^	i2c2_hs_bus: i2c2-hs-bus {$/;"	l
i2c2_hs_bus	exynos5260-pinctrl.dtsi	/^	i2c2_hs_bus: i2c2-hs-bus {$/;"	l
i2c2_ick	omap24xx-clocks.dtsi	/^	i2c2_ick: i2c2_ick@210 {$/;"	l
i2c2_ick	omap3xxx-clocks.dtsi	/^	i2c2_ick: i2c2_ick@a10 {$/;"	l
i2c2_pins	am335x-bone-common.dtsi	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	am335x-boneblue.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	am335x-sl50.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	am437x-sbc-t43.dts	/^	i2c2_pins: i2c2_pins {$/;"	l
i2c2_pins	am43x-epos-evm.dts	/^		i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap3-lilly-a83x.dtsi	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap3-n900.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap3-sniper.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap4-duovero-parlor.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap4-kc1.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap4-panda-common.dtsi	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap4-sdp.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	omap5-cm-t54.dts	/^	i2c2_pins: pinmux_i2c2_pins {$/;"	l
i2c2_pins	qcom-apq8064-pins.dtsi	/^	i2c2_pins: i2c2 {$/;"	l
i2c2_pins	qcom-msm8974-sony-xperia-honami.dts	/^		i2c2_pins: i2c2 {$/;"	l
i2c2_pins	r7s72100-genmai.dts	/^	i2c2_pins: i2c2 {$/;"	l
i2c2_pins	r8a7791-koelsch.dts	/^	i2c2_pins: i2c2 {$/;"	l
i2c2_pins	r8a7791-porter.dts	/^	i2c2_pins: i2c2 {$/;"	l
i2c2_pins	r8a7793-gose.dts	/^	i2c2_pins: i2c2 {$/;"	l
i2c2_pins	sunxi-h3-h5.dtsi	/^			i2c2_pins: i2c2 {$/;"	l	label:pio
i2c2_pins_a	mt2701-evb.dts	/^	i2c2_pins_a: i2c2@0 {$/;"	l
i2c2_pins_a	sun4i-a10.dtsi	/^			i2c2_pins_a: i2c2@0 {$/;"	l	label:pio
i2c2_pins_a	sun5i.dtsi	/^			i2c2_pins_a: i2c2@0 {$/;"	l	label:pio
i2c2_pins_a	sun6i-a31.dtsi	/^			i2c2_pins_a: i2c2@0 {$/;"	l	label:pio
i2c2_pins_a	sun7i-a20.dtsi	/^			i2c2_pins_a: i2c2@0 {$/;"	l	label:pio
i2c2_pins_a	sun8i-a23-a33.dtsi	/^			i2c2_pins_a: i2c2@0 {$/;"	l	label:pio
i2c2_pins_default	am437x-idk-evm.dts	/^	i2c2_pins_default: i2c2_pins_default {$/;"	l
i2c2_pins_sleep	am437x-idk-evm.dts	/^	i2c2_pins_sleep: i2c2_pins_sleep {$/;"	l
i2c2_pins_sleep	qcom-apq8064-pins.dtsi	/^	i2c2_pins_sleep: i2c2_pins_sleep {$/;"	l
i2c2_pmx_func	hi3620-hi4511.dts	/^			i2c2_pmx_func: i2c2_pmx_func {$/;"	l	label:pmx0
i2c2_pmx_idle	hi3620-hi4511.dts	/^			i2c2_pmx_idle: i2c2_pmx_idle {$/;"	l	label:pmx0
i2c2_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c2_sleep_mode: i2c_sleep {$/;"	l
i2c2_sleep_mode	ste-href-family-pinctrl.dtsi	/^				i2c2_sleep_mode: i2c_sleep {$/;"	l
i2c2_xfer	rk3036.dtsi	/^			i2c2_xfer: i2c2-xfer {$/;"	l
i2c2_xfer	rk3066a.dtsi	/^			i2c2_xfer: i2c2-xfer {$/;"	l
i2c2_xfer	rk3188.dtsi	/^			i2c2_xfer: i2c2-xfer {$/;"	l
i2c2_xfer	rk322x.dtsi	/^			i2c2_xfer: i2c2-xfer {$/;"	l
i2c2_xfer	rk3288.dtsi	/^			i2c2_xfer: i2c2-xfer {$/;"	l
i2c2m05v_gpio	rv1108.dtsi	/^			i2c2m05v_gpio: i2c2m05v-gpio {$/;"	l
i2c2m05v_xfer	rv1108.dtsi	/^			i2c2m05v_xfer: i2c2m05v-xfer {$/;"	l
i2c2m1_gpio	rv1108.dtsi	/^			i2c2m1_gpio: i2c2m1-gpio {$/;"	l
i2c2m1_xfer	rv1108.dtsi	/^			i2c2m1_xfer: i2c2m1-xfer {$/;"	l
i2c3	armada-39x.dtsi	/^			i2c3: i2c@11300 {$/;"	l
i2c3	at91-sama5d27_som1_ek.dts	/^				i2c3: i2c@600 {$/;"	l	label:flx4
i2c3	berlin2q.dtsi	/^			i2c3: i2c@8000 {$/;"	l
i2c3	dra7.dtsi	/^		i2c3: i2c@48060000 {$/;"	l
i2c3	hisi-x5hd2.dtsi	/^		i2c3: i2c@b13000 {$/;"	l
i2c3	imx25.dtsi	/^			i2c3: i2c@43f84000 {$/;"	l
i2c3	imx35.dtsi	/^			i2c3: i2c@43f84000 {$/;"	l	label:aips1
i2c3	imx50.dtsi	/^			i2c3: i2c@53fec000 {$/;"	l
i2c3	imx53.dtsi	/^			i2c3: i2c@53fec000 {$/;"	l
i2c3	imx6qdl.dtsi	/^			i2c3: i2c@021a8000 {$/;"	l
i2c3	imx6sl.dtsi	/^			i2c3: i2c@021a8000 {$/;"	l	label:aips2
i2c3	imx6sll.dtsi	/^			i2c3: i2c@021a8000 {$/;"	l	label:aips2
i2c3	imx6sx.dtsi	/^			i2c3: i2c@021a8000 {$/;"	l	label:aips2
i2c3	imx6ul.dtsi	/^			i2c3: i2c@021a8000 {$/;"	l	label:aips2
i2c3	imx6ull.dtsi	/^			i2c3: i2c@021a8000 {$/;"	l	label:aips2
i2c3	imx7s.dtsi	/^			i2c3: i2c@30a40000 {$/;"	l	label:aips3
i2c3	omap3.dtsi	/^		i2c3: i2c@48060000 {$/;"	l
i2c3	omap4.dtsi	/^		i2c3: i2c@48060000 {$/;"	l
i2c3	omap5.dtsi	/^		i2c3: i2c@48060000 {$/;"	l
i2c3	r7s72100.dtsi	/^	i2c3: i2c@fcfeec00 {$/;"	l
i2c3	r8a73a4.dtsi	/^	i2c3: i2c@e6530000 {$/;"	l
i2c3	r8a7743.dtsi	/^		i2c3: i2c@e6540000 {$/;"	l
i2c3	r8a7778.dtsi	/^	i2c3: i2c@ffc73000 {$/;"	l
i2c3	r8a7779.dtsi	/^	i2c3: i2c@ffc73000 {$/;"	l
i2c3	r8a7790.dtsi	/^	i2c3: i2c@e6540000 {$/;"	l
i2c3	r8a7791.dtsi	/^	i2c3: i2c@e6540000 {$/;"	l
i2c3	r8a7792.dtsi	/^		i2c3: i2c@e6540000 {$/;"	l
i2c3	r8a7793.dtsi	/^	i2c3: i2c@e6540000 {$/;"	l
i2c3	r8a7794.dtsi	/^	i2c3: i2c@e6540000 {$/;"	l
i2c3	rk322x.dtsi	/^	i2c3: i2c@11080000 {$/;"	l
i2c3	rk3288.dtsi	/^	i2c3: i2c@ff150000 {$/;"	l
i2c3	rk3xxx.dtsi	/^	i2c3: i2c@2005a000 {$/;"	l
i2c3	rv1108.dtsi	/^	i2c3: i2c@10260000 {$/;"	l
i2c3	sh73a0.dtsi	/^	i2c3: i2c@e6826000 {$/;"	l
i2c3	socfpga.dtsi	/^		i2c3: i2c@ffc07000 {$/;"	l
i2c3	socfpga_arria10.dtsi	/^		i2c3: i2c@ffc02500 {$/;"	l
i2c3	spear1310.dtsi	/^			i2c3: i2c@5cf00000 {$/;"	l
i2c3	ste-ccu8540.dts	/^		i2c3: i2c@80110000 {$/;"	l
i2c3	stih410-b2260.dts	/^		i2c3: i2c@9843000 {$/;"	l
i2c3	sun6i-a31.dtsi	/^		i2c3: i2c@01c2b800 {$/;"	l
i2c3	sun7i-a20.dtsi	/^		i2c3: i2c@01c2b800 {$/;"	l
i2c3	sun9i-a80.dtsi	/^		i2c3: i2c@07003400 {$/;"	l
i2c3	uniphier-ld4.dtsi	/^		i2c3: i2c@58580000 {$/;"	l
i2c3	uniphier-pro4.dtsi	/^		i2c3: i2c@58783000 {$/;"	l
i2c3	uniphier-pro5.dtsi	/^		i2c3: i2c@58783000 {$/;"	l
i2c3	uniphier-pxs2.dtsi	/^		i2c3: i2c@58783000 {$/;"	l
i2c3	uniphier-sld8.dtsi	/^		i2c3: i2c@58580000 {$/;"	l
i2c3	vfxxx.dtsi	/^			i2c3: i2c@400e7000 {$/;"	l	label:aips1
i2c3_bus	exynos3250-pinctrl.dtsi	/^	i2c3_bus: i2c3-bus {$/;"	l
i2c3_bus	exynos4210-pinctrl.dtsi	/^		i2c3_bus: i2c3-bus {$/;"	l
i2c3_bus	exynos4412-pinctrl.dtsi	/^		i2c3_bus: i2c3-bus {$/;"	l	label:pinctrl_0
i2c3_bus	exynos5250-pinctrl.dtsi	/^	i2c3_bus: i2c3-bus {$/;"	l
i2c3_bus	exynos5410-pinctrl.dtsi	/^	i2c3_bus: i2c3-bus {$/;"	l
i2c3_bus	exynos5420-pinctrl.dtsi	/^	i2c3_bus: i2c3-bus {$/;"	l
i2c3_cfg_func	hi3620-hi4511.dts	/^			i2c3_cfg_func: i2c3_cfg_func {$/;"	l	label:pmx1
i2c3_default_mode	ste-href-family-pinctrl.dtsi	/^				i2c3_default_mode: i2c_default {$/;"	l
i2c3_fck	omap3xxx-clocks.dtsi	/^	i2c3_fck: i2c3_fck@a00 {$/;"	l
i2c3_hs_bus	exynos5250-pinctrl.dtsi	/^	i2c3_hs_bus: i2c3-hs-bus {$/;"	l
i2c3_hs_bus	exynos5260-pinctrl.dtsi	/^	i2c3_hs_bus: i2c3-hs-bus {$/;"	l
i2c3_ick	omap3xxx-clocks.dtsi	/^	i2c3_ick: i2c3_ick@a10 {$/;"	l
i2c3_pins	omap3-igep.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap3-lilly-a83x.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap3-n900.dts	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap3-overo-common-peripherals.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap3-sb-t35.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap3-sniper.dts	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap3-tao3530.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap4-duovero-parlor.dts	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap4-kc1.dts	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap4-panda-common.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap4-sdp.dts	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	omap4-var-som-om44.dtsi	/^	i2c3_pins: pinmux_i2c3_pins {$/;"	l
i2c3_pins	qcom-apq8064-pins.dtsi	/^	i2c3_pins: i2c3 {$/;"	l
i2c3_pins	sh73a0-kzm9g.dts	/^	i2c3_pins: i2c3 {$/;"	l
i2c3_pins_a	sun7i-a20.dtsi	/^			i2c3_pins_a: i2c3@0 {$/;"	l	label:pio
i2c3_pins_a	sun9i-a80.dtsi	/^			i2c3_pins_a: i2c3@0 {$/;"	l	label:pio
i2c3_pins_default	am57xx-cl-som-am57x.dts	/^	i2c3_pins_default: i2c3_pins_default {$/;"	l
i2c3_pins_sleep	qcom-apq8064-pins.dtsi	/^	i2c3_pins_sleep: i2c3_pins_sleep {$/;"	l
i2c3_pmx_func	hi3620-hi4511.dts	/^			i2c3_pmx_func: i2c3_pmx_func {$/;"	l	label:pmx0
i2c3_pmx_idle	hi3620-hi4511.dts	/^			i2c3_pmx_idle: i2c3_pmx_idle {$/;"	l	label:pmx0
i2c3_sleep_mode	ste-href-family-pinctrl.dtsi	/^				i2c3_sleep_mode: i2c_sleep {$/;"	l
i2c3_xfer	rk3066a.dtsi	/^			i2c3_xfer: i2c3-xfer {$/;"	l
i2c3_xfer	rk3188.dtsi	/^			i2c3_xfer: i2c3-xfer {$/;"	l
i2c3_xfer	rk322x.dtsi	/^			i2c3_xfer: i2c3-xfer {$/;"	l
i2c3_xfer	rk3288.dtsi	/^			i2c3_xfer: i2c3-xfer {$/;"	l
i2c3_xfer	rv1108.dtsi	/^			i2c3_xfer: i2c3-xfer {$/;"	l
i2c4	dra7.dtsi	/^		i2c4: i2c@4807a000 {$/;"	l
i2c4	hisi-x5hd2.dtsi	/^		i2c4: i2c@b16000 {$/;"	l
i2c4	imx6dl.dtsi	/^			i2c4: i2c@021f8000 {$/;"	l	label:aips2
i2c4	imx6sx.dtsi	/^			i2c4: i2c@021f8000 {$/;"	l
i2c4	imx6ul.dtsi	/^			i2c4: i2c@021f8000 {$/;"	l
i2c4	imx6ull.dtsi	/^			i2c4: i2c@021f8000 {$/;"	l
i2c4	imx7s.dtsi	/^			i2c4: i2c@30a50000 {$/;"	l	label:aips3
i2c4	omap4.dtsi	/^		i2c4: i2c@48350000 {$/;"	l
i2c4	omap5.dtsi	/^		i2c4: i2c@4807a000 {$/;"	l
i2c4	qcom-ipq8064-ap148.dts	/^			i2c4: i2c@16380000 {$/;"	l
i2c4	r8a73a4.dtsi	/^	i2c4: i2c@e6540000 {$/;"	l
i2c4	r8a7743.dtsi	/^		i2c4: i2c@e6520000 {$/;"	l
i2c4	r8a7791.dtsi	/^	i2c4: i2c@e6520000 {$/;"	l
i2c4	r8a7792.dtsi	/^		i2c4: i2c@e6520000 {$/;"	l
i2c4	r8a7793.dtsi	/^	i2c4: i2c@e6520000 {$/;"	l
i2c4	r8a7794.dtsi	/^	i2c4: i2c@e6520000 {$/;"	l
i2c4	rk3288.dtsi	/^	i2c4: i2c@ff160000 {$/;"	l
i2c4	rk3xxx.dtsi	/^	i2c4: i2c@2005e000 {$/;"	l
i2c4	sh73a0.dtsi	/^	i2c4: i2c@e6828000 {$/;"	l
i2c4	socfpga_arria10.dtsi	/^		i2c4: i2c@ffc02600 {$/;"	l
i2c4	spear1310.dtsi	/^			i2c4: i2c@5d000000 {$/;"	l
i2c4	ste-ccu8540.dts	/^		i2c4: i2c@8012a000 {$/;"	l
i2c4	sun7i-a20.dtsi	/^		i2c4: i2c@01c2c000 {$/;"	l
i2c4	sun9i-a80.dtsi	/^		i2c4: i2c@07003800 {$/;"	l
i2c4	uniphier-pxs2.dtsi	/^		i2c4: i2c@58784000 {$/;"	l
i2c4_bus	exynos3250-pinctrl.dtsi	/^	i2c4_bus: i2c4-bus {$/;"	l
i2c4_bus	exynos4210-pinctrl.dtsi	/^		i2c4_bus: i2c4-bus {$/;"	l
i2c4_bus	exynos4412-pinctrl.dtsi	/^		i2c4_bus: i2c4-bus {$/;"	l	label:pinctrl_0
i2c4_bus	exynos5250-pinctrl.dtsi	/^	i2c4_bus: i2c4-bus {$/;"	l
i2c4_bus	exynos5260-pinctrl.dtsi	/^	i2c4_bus: i2c4-bus {$/;"	l
i2c4_default_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c4_default_mode: i2c_default {$/;"	l
i2c4_default_mode	ste-href-family-pinctrl.dtsi	/^				i2c4_default_mode: i2c_default {$/;"	l
i2c4_default_mux	ste-ccu8540-pinctrl.dtsi	/^				i2c4_default_mux: i2c_mux {$/;"	l
i2c4_hs_bus	exynos5410-pinctrl.dtsi	/^	i2c4_hs_bus: i2c4-hs-bus {$/;"	l
i2c4_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c4_hs_bus: i2c4-hs-bus {$/;"	l
i2c4_pins	omap4-duovero.dtsi	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	omap4-kc1.dts	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	omap4-panda-common.dtsi	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	omap4-sdp.dts	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	omap4-var-om44customboard.dtsi	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	omap5-igep0050.dts	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	omap5-sbc-t54.dts	/^	i2c4_pins: pinmux_i2c4_pins {$/;"	l
i2c4_pins	qcom-apq8064-pins.dtsi	/^	i2c4_pins: i2c4 {$/;"	l
i2c4_pins	qcom-ipq8064-ap148.dts	/^			i2c4_pins: i2c4_pinmux {$/;"	l
i2c4_pins	r8a7794-alt.dts	/^	i2c4_pins: i2c4 {$/;"	l
i2c4_pins_default	am57xx-cl-som-am57x.dts	/^	i2c4_pins_default: i2c4_pins_default {$/;"	l
i2c4_pins_sleep	qcom-apq8064-pins.dtsi	/^	i2c4_pins_sleep: i2c4_pins_sleep {$/;"	l
i2c4_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c4_sleep_mode: i2c_sleep {$/;"	l
i2c4_sleep_mode	ste-href-family-pinctrl.dtsi	/^				i2c4_sleep_mode: i2c_sleep {$/;"	l
i2c4_xfer	rk3066a.dtsi	/^			i2c4_xfer: i2c4-xfer {$/;"	l
i2c4_xfer	rk3188.dtsi	/^			i2c4_xfer: i2c4-xfer {$/;"	l
i2c4_xfer	rk3288.dtsi	/^			i2c4_xfer: i2c4-xfer {$/;"	l
i2c5	dra7.dtsi	/^		i2c5: i2c@4807c000 {$/;"	l
i2c5	hisi-x5hd2.dtsi	/^		i2c5: i2c@b17000 {$/;"	l
i2c5	omap5.dtsi	/^		i2c5: i2c@4807c000 {$/;"	l
i2c5	r8a73a4.dtsi	/^	i2c5: i2c@e60b0000 {$/;"	l
i2c5	r8a7743.dtsi	/^		i2c5: i2c@e6528000 {$/;"	l
i2c5	r8a7791.dtsi	/^	i2c5: i2c@e6528000 {$/;"	l
i2c5	r8a7792.dtsi	/^		i2c5: i2c@e6528000 {$/;"	l
i2c5	r8a7793.dtsi	/^	i2c5: i2c@e6528000 {$/;"	l
i2c5	r8a7794.dtsi	/^	i2c5: i2c@e6528000 {$/;"	l
i2c5	rk3288.dtsi	/^	i2c5: i2c@ff170000 {$/;"	l
i2c5	spear1310.dtsi	/^			i2c5: i2c@5d100000 {$/;"	l
i2c5	ste-ccu8540.dts	/^		i2c5: i2c@80001000 {$/;"	l
i2c5	uniphier-pro4.dtsi	/^		i2c5: i2c@58785000 {$/;"	l
i2c5	uniphier-pro5.dtsi	/^		i2c5: i2c@58785000 {$/;"	l
i2c5	uniphier-pxs2.dtsi	/^		i2c5: i2c@58785000 {$/;"	l
i2c5_bus	exynos3250-pinctrl.dtsi	/^	i2c5_bus: i2c5-bus {$/;"	l
i2c5_bus	exynos4210-pinctrl.dtsi	/^		i2c5_bus: i2c5-bus {$/;"	l
i2c5_bus	exynos4412-pinctrl.dtsi	/^		i2c5_bus: i2c5-bus {$/;"	l	label:pinctrl_0
i2c5_bus	exynos5250-pinctrl.dtsi	/^	i2c5_bus: i2c5-bus {$/;"	l
i2c5_bus	exynos5260-pinctrl.dtsi	/^	i2c5_bus: i2c5-bus {$/;"	l
i2c5_default_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c5_default_mode: i2c_default {$/;"	l
i2c5_default_mux	ste-ccu8540-pinctrl.dtsi	/^				i2c5_default_mux: i2c_mux {$/;"	l
i2c5_hs_bus	exynos5410-pinctrl.dtsi	/^	i2c5_hs_bus: i2c5-hs-bus {$/;"	l
i2c5_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c5_hs_bus: i2c5-hs-bus {$/;"	l
i2c5_pins	omap5-uevm.dts	/^	i2c5_pins: pinmux_i2c5_pins {$/;"	l
i2c5_pins_default	am57xx-sbc-am57x.dts	/^	i2c5_pins_default: i2c5_pins_default {$/;"	l
i2c5_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				i2c5_sleep_mode: i2c_sleep {$/;"	l
i2c5_xfer	rk3288.dtsi	/^			i2c5_xfer: i2c5-xfer {$/;"	l
i2c6	r8a73a4.dtsi	/^	i2c6: i2c@e6550000 {$/;"	l
i2c6	r8a7791.dtsi	/^	i2c6: i2c@e60b0000 {$/;"	l
i2c6	r8a7793.dtsi	/^	i2c6: i2c@e60b0000 {$/;"	l
i2c6	r8a7794.dtsi	/^	i2c6: i2c@e6500000 {$/;"	l
i2c6	spear1310.dtsi	/^			i2c6: i2c@5d200000 {$/;"	l
i2c6	uniphier-pro4.dtsi	/^		i2c6: i2c@58786000 {$/;"	l
i2c6	uniphier-pro5.dtsi	/^		i2c6: i2c@58786000 {$/;"	l
i2c6	uniphier-pxs2.dtsi	/^		i2c6: i2c@58786000 {$/;"	l
i2c6_bus	exynos3250-pinctrl.dtsi	/^	i2c6_bus: i2c6-bus {$/;"	l
i2c6_bus	exynos4210-pinctrl.dtsi	/^		i2c6_bus: i2c6-bus {$/;"	l
i2c6_bus	exynos4412-pinctrl.dtsi	/^		i2c6_bus: i2c6-bus {$/;"	l	label:pinctrl_0
i2c6_bus	exynos5250-pinctrl.dtsi	/^	i2c6_bus: i2c6-bus {$/;"	l
i2c6_bus	exynos5260-pinctrl.dtsi	/^	i2c6_bus: i2c6-bus {$/;"	l
i2c6_hs_bus	exynos5410-pinctrl.dtsi	/^	i2c6_hs_bus: i2c6-hs-bus {$/;"	l
i2c6_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c6_hs_bus: i2c6-hs-bus {$/;"	l
i2c6_pins	qcom-apq8064-pins.dtsi	/^	i2c6_pins: i2c6 {$/;"	l
i2c6_pins_sleep	qcom-apq8064-pins.dtsi	/^	i2c6_pins_sleep: i2c6_pins_sleep {$/;"	l
i2c7	r8a73a4.dtsi	/^	i2c7: i2c@e6560000 {$/;"	l
i2c7	r8a7791.dtsi	/^	i2c7: i2c@e6500000 {$/;"	l
i2c7	r8a7793.dtsi	/^	i2c7: i2c@e6500000 {$/;"	l
i2c7	r8a7794.dtsi	/^	i2c7: i2c@e6510000 {$/;"	l
i2c7	spear1310.dtsi	/^			i2c7: i2c@5d300000 {$/;"	l
i2c7_bus	exynos3250-pinctrl.dtsi	/^	i2c7_bus: i2c7-bus {$/;"	l
i2c7_bus	exynos4210-pinctrl.dtsi	/^		i2c7_bus: i2c7-bus {$/;"	l
i2c7_bus	exynos4412-pinctrl.dtsi	/^		i2c7_bus: i2c7-bus {$/;"	l	label:pinctrl_0
i2c7_bus	exynos5250-pinctrl.dtsi	/^	i2c7_bus: i2c7-bus {$/;"	l
i2c7_bus	exynos5260-pinctrl.dtsi	/^	i2c7_bus: i2c7-bus {$/;"	l
i2c7_hs_bus	exynos5410-pinctrl.dtsi	/^	i2c7_hs_bus: i2c7-hs-bus {$/;"	l
i2c7_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c7_hs_bus: i2c7-hs-bus {$/;"	l
i2c7_pins	qcom-apq8064-pins.dtsi	/^	i2c7_pins: i2c7 {$/;"	l
i2c7_pins_sleep	qcom-apq8064-pins.dtsi	/^	i2c7_pins_sleep: i2c7_pins_sleep {$/;"	l
i2c8	r8a73a4.dtsi	/^	i2c8: i2c@e6570000 {$/;"	l
i2c8	r8a7791.dtsi	/^	i2c8: i2c@e6510000 {$/;"	l
i2c8	r8a7793.dtsi	/^	i2c8: i2c@e6510000 {$/;"	l
i2c8_bus	exynos5260-pinctrl.dtsi	/^	i2c8_bus: i2c8-bus {$/;"	l
i2c8_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c8_hs_bus: i2c8-hs-bus {$/;"	l
i2c9_bus	exynos5260-pinctrl.dtsi	/^	i2c9_bus: i2c9-bus {$/;"	l
i2c9_hs_bus	exynos5420-pinctrl.dtsi	/^	i2c9_hs_bus: i2c9-hs-bus {$/;"	l
i2c_0	exynos3250.dtsi	/^		i2c_0: i2c@13860000 {$/;"	l
i2c_0	exynos4.dtsi	/^	i2c_0: i2c@13860000 {$/;"	l
i2c_0	exynos5.dtsi	/^		i2c_0: i2c@12C60000 {$/;"	l
i2c_0	qcom-ipq4019.dtsi	/^		i2c_0: i2c@78b7000 {$/;"	l
i2c_0	wm8750.dtsi	/^		i2c_0: i2c@d8280000 {$/;"	l
i2c_1	exynos3250.dtsi	/^		i2c_1: i2c@13870000 {$/;"	l
i2c_1	exynos4.dtsi	/^	i2c_1: i2c@13870000 {$/;"	l
i2c_1	exynos5.dtsi	/^		i2c_1: i2c@12C70000 {$/;"	l
i2c_1	wm8750.dtsi	/^		i2c_1: i2c@d8320000 {$/;"	l
i2c_104	exynos5250-snow-common.dtsi	/^		i2c_104: i2c@0 {$/;"	l
i2c_2	exynos3250.dtsi	/^		i2c_2: i2c@13880000 {$/;"	l
i2c_2	exynos4.dtsi	/^	i2c_2: i2c@13880000 {$/;"	l
i2c_2	exynos5.dtsi	/^		i2c_2: i2c@12C80000 {$/;"	l
i2c_3	exynos3250.dtsi	/^		i2c_3: i2c@13890000 {$/;"	l
i2c_3	exynos4.dtsi	/^	i2c_3: i2c@13890000 {$/;"	l
i2c_3	exynos5.dtsi	/^		i2c_3: i2c@12C90000 {$/;"	l
i2c_4	exynos3250.dtsi	/^		i2c_4: i2c@138A0000 {$/;"	l
i2c_4	exynos4.dtsi	/^	i2c_4: i2c@138A0000 {$/;"	l
i2c_4	exynos5250.dtsi	/^		i2c_4: i2c@12CA0000 {$/;"	l
i2c_5	exynos3250.dtsi	/^		i2c_5: i2c@138B0000 {$/;"	l
i2c_5	exynos4.dtsi	/^	i2c_5: i2c@138B0000 {$/;"	l
i2c_5	exynos5250.dtsi	/^		i2c_5: i2c@12CB0000 {$/;"	l
i2c_6	exynos3250.dtsi	/^		i2c_6: i2c@138C0000 {$/;"	l
i2c_6	exynos4.dtsi	/^	i2c_6: i2c@138C0000 {$/;"	l
i2c_6	exynos5250.dtsi	/^		i2c_6: i2c@12CC0000 {$/;"	l
i2c_7	exynos3250.dtsi	/^		i2c_7: i2c@138D0000 {$/;"	l
i2c_7	exynos4.dtsi	/^	i2c_7: i2c@138D0000 {$/;"	l
i2c_7	exynos5250.dtsi	/^		i2c_7: i2c@12CD0000 {$/;"	l
i2c_8	exynos4.dtsi	/^	i2c_8: i2c@138E0000 {$/;"	l
i2c_8	exynos5250.dtsi	/^		i2c_8: i2c@12CE0000 {$/;"	l
i2c_9	exynos5250.dtsi	/^		i2c_9: i2c@121D0000 {$/;"	l
i2c_A	meson.dtsi	/^			i2c_A: i2c@8500 {$/;"	l	label:cbus
i2c_AO	meson.dtsi	/^			i2c_AO: i2c@500 {$/;"	l	label:aobus
i2c_B	meson.dtsi	/^			i2c_B: i2c@87c0 {$/;"	l	label:cbus
i2c_ak8975	exynos4412-trats2.dts	/^	i2c_ak8975: i2c-gpio-0 {$/;"	l
i2c_ao_pins	meson8.dtsi	/^		i2c_ao_pins: i2c_mst_ao {$/;"	l	label:pinctrl_aobus
i2c_cm36651	exynos4412-trats2.dts	/^	i2c_cm36651: i2c-gpio-2 {$/;"	l
i2c_ddc	tegra20-colibri-512.dtsi	/^	i2c_ddc: i2c@7000c400 {$/;"	l
i2c_ddc	tegra20-iris-512.dts	/^	i2c_ddc: i2c@7000c400 {$/;"	l
i2c_ddc_bus	exynos4210-universal_c210.dts	/^	i2c_ddc_bus: i2c-ddc-bus {$/;"	l
i2c_dvi_ddc	imx6q-utilite-pro.dts	/^		i2c_dvi_ddc: i2c@1 {$/;"	l
i2c_eeprom	am335x-phycore-som.dtsi	/^	i2c_eeprom: eeprom@52 {$/;"	l
i2c_eeprom	rk3288-phycore-som.dtsi	/^	i2c_eeprom: eeprom@50 {$/;"	l
i2c_eeprom_cb	rk3288-phycore-rdk.dts	/^	i2c_eeprom_cb: eeprom@51 {$/;"	l
i2c_gpio	imx6ul-tx6ul.dtsi	/^	i2c_gpio: i2c-gpio {$/;"	l
i2c_iot0	qcom-mdm9615-wp8548-mangoh-green.dts	/^		i2c_iot0: i2c@0 {$/;"	l
i2c_iot1	qcom-mdm9615-wp8548-mangoh-green.dts	/^		i2c_iot1: i2c@1 {$/;"	l
i2c_iot2	qcom-mdm9615-wp8548-mangoh-green.dts	/^		i2c_iot2: i2c@2 {$/;"	l
i2c_lcd	sun5i-a13-utoo-p66.dts	/^	i2c_lcd: i2c@0 {$/;"	l
i2c_lcd	sun6i-a31-colombus.dts	/^	i2c_lcd: i2c@0 {$/;"	l
i2c_lcd_pins	sun5i-a13-utoo-p66.dts	/^	i2c_lcd_pins: i2c_lcd_pin@0 {$/;"	l
i2c_lcd_pins	sun6i-a31-colombus.dts	/^	i2c_lcd_pins: i2c_lcd_pin@0 {$/;"	l
i2c_max77693	exynos4412-trats2.dts	/^	i2c_max77693: i2c-gpio-1 {$/;"	l
i2c_max77693_fuel	exynos4412-trats2.dts	/^	i2c_max77693_fuel: i2c-gpio-3 {$/;"	l
i2c_max77836	exynos3250-monk.dts	/^	i2c_max77836: i2c-gpio-0 {$/;"	l
i2c_max77836	exynos3250-rinato.dts	/^	i2c_max77836: i2c-gpio-0 {$/;"	l
i2c_pins_a	imx23.dtsi	/^				i2c_pins_a: i2c@0 {$/;"	l
i2c_pins_b	imx23.dtsi	/^				i2c_pins_b: i2c@1 {$/;"	l
i2c_pins_c	imx23.dtsi	/^				i2c_pins_c: i2c@2 {$/;"	l
i2c_pmic	s5pv210-aquila.dts	/^	i2c_pmic: i2c-pmic {$/;"	l
i2c_pmic	s5pv210-goni.dts	/^	i2c_pmic: i2c-pmic {$/;"	l
i2c_rtc	am335x-phycore-som.dtsi	/^	i2c_rtc: rtc@68 {$/;"	l
i2c_rtc	rk3288-phycore-rdk.dts	/^	i2c_rtc: rtc@68 {$/;"	l
i2c_rtc_int	rk3288-phycore-rdk.dts	/^		i2c_rtc_int: i2c-rtc-int {$/;"	l
i2c_slave_gpio18	bcm283x.dtsi	/^			i2c_slave_gpio18: i2c_slave_gpio18 {$/;"	l	label:gpio
i2c_tmp102	am335x-phycore-som.dtsi	/^	i2c_tmp102: temp@4b {$/;"	l
i2c_tunnel	rk3288-veyron-chromebook.dtsi	/^		i2c_tunnel: i2c-tunnel {$/;"	l	label:cros_ec
i2caud	mps2.dtsi	/^	i2caud: clk-i2caud {$/;"	l
i2cclcd	mps2.dtsi	/^	i2cclcd: clk-i2cclcd {$/;"	l
i2cexio0	r8a7790-lager.dts	/^	i2cexio0: i2c-10 {$/;"	l
i2cexio1	r8a7790-lager.dts	/^	i2cexio1: i2c-11 {$/;"	l
i2cexio1	r8a7791-koelsch.dts	/^	i2cexio1: i2c-12 {$/;"	l
i2cexio4	r8a7794-alt.dts	/^	i2cexio4: i2c-14 {$/;"	l
i2chs1_fck	omap2430-clocks.dtsi	/^	i2chs1_fck: i2chs1_fck@204 {$/;"	l
i2chs2_fck	omap2430-clocks.dtsi	/^	i2chs2_fck: i2chs2_fck@204 {$/;"	l
i2cmux_pins_cfa10049	imx28-cfa10049.dts	/^				i2cmux_pins_cfa10049: i2cmux-10049@0 {$/;"	l
i2cusb	lpc32xx.dtsi	/^			i2cusb: i2c@300 {$/;"	l
i2s	bcm283x.dtsi	/^		i2s: i2s@7e203000 {$/;"	l
i2s	rk3036.dtsi	/^	i2s: i2s@10220000 {$/;"	l
i2s	rk3288.dtsi	/^	i2s: i2s@ff890000 {$/;"	l
i2s0	exynos4.dtsi	/^	i2s0: i2s@03830000 {$/;"	l
i2s0	exynos5250.dtsi	/^		i2s0: i2s@03830000 {$/;"	l
i2s0	exynos5420.dtsi	/^		i2s0: i2s@03830000 {$/;"	l
i2s0	lpc32xx.dtsi	/^			i2s0: i2s@20094000 {$/;"	l
i2s0	rk3066a.dtsi	/^	i2s0: i2s@10118000 {$/;"	l
i2s0	rk3188.dtsi	/^	i2s0: i2s@1011a000 {$/;"	l
i2s0	rk322x.dtsi	/^	i2s0: i2s0@100c0000 {$/;"	l
i2s0	s5pv210.dtsi	/^			i2s0: i2s@eee30000 {$/;"	l
i2s0	spear1340-evb.dts	/^		i2s0: i2s-play@b2400000 {$/;"	l
i2s0	sun5i-gr8.dtsi	/^		i2s0: i2s@01c22400 {$/;"	l
i2s0	sun7i-a20.dtsi	/^		i2s0: i2s@01c22400 {$/;"	l
i2s0_bus	exynos4210-pinctrl.dtsi	/^		i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	exynos4412-pinctrl.dtsi	/^		i2s0_bus: i2s0-bus {$/;"	l	label:pinctrl_2
i2s0_bus	exynos5250-pinctrl.dtsi	/^	i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	exynos5420-pinctrl.dtsi	/^	i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	rk3066a.dtsi	/^			i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	rk3188.dtsi	/^			i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	rk3288.dtsi	/^			i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	s3c64xx-pinctrl.dtsi	/^	i2s0_bus: i2s0-bus {$/;"	l
i2s0_bus	s5pv210-pinctrl.dtsi	/^	i2s0_bus: i2s0-bus {$/;"	l
i2s0_cdclk	s3c64xx-pinctrl.dtsi	/^	i2s0_cdclk: i2s0-cdclk {$/;"	l
i2s0_clk	sama5d2.dtsi	/^					i2s0_clk: i2s0_clk {$/;"	l
i2s0_clk	sun7i-a20.dtsi	/^		i2s0_clk: clk@01c200b8 {$/;"	l
i2s0_data_pins_a	sun5i-gr8.dtsi	/^	i2s0_data_pins_a: i2s0-data@0 {$/;"	l
i2s0_gclk	sama5d2.dtsi	/^					i2s0_gclk: i2s0_gclk {$/;"	l
i2s0_mclk_pins_a	sun5i-gr8.dtsi	/^	i2s0_mclk_pins_a: i2s0-mclk@0 {$/;"	l
i2s0_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	i2s0_pins_a: i2s@0 {$/;"	l
i2s1	exynos4.dtsi	/^	i2s1: i2s@13960000 {$/;"	l
i2s1	exynos5250.dtsi	/^		i2s1: i2s@12D60000 {$/;"	l
i2s1	exynos5420.dtsi	/^		i2s1: i2s@12D60000 {$/;"	l
i2s1	lpc32xx.dtsi	/^			i2s1: i2s@2009C000 {$/;"	l
i2s1	rk3066a.dtsi	/^	i2s1: i2s@1011a000 {$/;"	l
i2s1	rk322x.dtsi	/^	i2s1: i2s1@100b0000 {$/;"	l
i2s1	s5pv210.dtsi	/^		i2s1: i2s@e2100000 {$/;"	l
i2s1	spear1340-evb.dts	/^		i2s1: i2s-rec@b2000000 {$/;"	l
i2s1	sun7i-a20.dtsi	/^		i2s1: i2s@01c22000 {$/;"	l
i2s1_bus	exynos4210-pinctrl.dtsi	/^		i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	exynos4412-pinctrl.dtsi	/^		i2s1_bus: i2s1-bus {$/;"	l	label:pinctrl_0
i2s1_bus	exynos5250-pinctrl.dtsi	/^	i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	exynos5260-pinctrl.dtsi	/^	i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	exynos5420-pinctrl.dtsi	/^	i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	rk3066a.dtsi	/^			i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	rk322x.dtsi	/^			i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	s3c64xx-pinctrl.dtsi	/^	i2s1_bus: i2s1-bus {$/;"	l
i2s1_bus	s5pv210-pinctrl.dtsi	/^	i2s1_bus: i2s1-bus {$/;"	l
i2s1_cdclk	s3c64xx-pinctrl.dtsi	/^	i2s1_cdclk: i2s1-cdclk {$/;"	l
i2s1_clk	sama5d2.dtsi	/^					i2s1_clk: i2s1_clk {$/;"	l
i2s1_clk	sun7i-a20.dtsi	/^		i2s1_clk: clk@01c200d8 {$/;"	l
i2s1_gclk	sama5d2.dtsi	/^					i2s1_gclk: i2s1_gclk {$/;"	l
i2s1_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	i2s1_pins_a: i2s@1 {$/;"	l
i2s2	exynos3250.dtsi	/^		i2s2: i2s@13970000 {$/;"	l
i2s2	exynos4.dtsi	/^	i2s2: i2s@13970000 {$/;"	l
i2s2	exynos5250.dtsi	/^		i2s2: i2s@12D70000 {$/;"	l
i2s2	exynos5420.dtsi	/^		i2s2: i2s@12D70000 {$/;"	l
i2s2	rk3066a.dtsi	/^	i2s2: i2s@1011c000 {$/;"	l
i2s2	rk322x.dtsi	/^	i2s2: i2s2@100e0000 {$/;"	l
i2s2	s5pv210.dtsi	/^		i2s2: i2s@e2a00000 {$/;"	l
i2s2	sun7i-a20.dtsi	/^		i2s2: i2s@01c24400 {$/;"	l
i2s2_bus	exynos3250-pinctrl.dtsi	/^	i2s2_bus: i2s2-bus {$/;"	l
i2s2_bus	exynos4210-pinctrl.dtsi	/^		i2s2_bus: i2s2-bus {$/;"	l
i2s2_bus	exynos4412-pinctrl.dtsi	/^		i2s2_bus: i2s2-bus {$/;"	l	label:pinctrl_0
i2s2_bus	exynos5250-pinctrl.dtsi	/^	i2s2_bus: i2s2-bus {$/;"	l
i2s2_bus	exynos5420-pinctrl.dtsi	/^	i2s2_bus: i2s2-bus {$/;"	l
i2s2_bus	rk3066a.dtsi	/^			i2s2_bus: i2s2-bus {$/;"	l
i2s2_bus	s3c64xx-pinctrl.dtsi	/^	i2s2_bus: i2s2-bus {$/;"	l
i2s2_bus	s5pv210-pinctrl.dtsi	/^	i2s2_bus: i2s2-bus {$/;"	l
i2s2_cdclk	s3c64xx-pinctrl.dtsi	/^	i2s2_cdclk: i2s2-cdclk {$/;"	l
i2s2_clk	sun7i-a20.dtsi	/^		i2s2_clk: clk@01c200dc {$/;"	l
i2s_6chn_pins_a	atlas6.dtsi	/^				i2s_6chn_pins_a: i2s_6chn@0 {$/;"	l	label:gpio
i2s_6chn_pins_a	prima2.dtsi	/^				i2s_6chn_pins_a: i2s_6chn@0 {$/;"	l	label:gpio
i2s_alt0	bcm2835-rpi-a-plus.dts	/^	i2s_alt0: i2s_alt0 {$/;"	l
i2s_alt0	bcm2835-rpi-b-plus.dts	/^	i2s_alt0: i2s_alt0 {$/;"	l
i2s_alt0	bcm2835-rpi-zero.dts	/^	i2s_alt0: i2s_alt0 {$/;"	l
i2s_alt0	bcm2836-rpi-2-b.dts	/^	i2s_alt0: i2s_alt0 {$/;"	l
i2s_alt2	bcm2835-rpi-a.dts	/^	i2s_alt2: i2s_alt2 {$/;"	l
i2s_alt2	bcm2835-rpi-b-rev2.dts	/^	i2s_alt2: i2s_alt2 {$/;"	l
i2s_bus	rk3036.dtsi	/^			i2s_bus: i2s-bus {$/;"	l
i2s_ext_clk_input_pins_a	atlas6.dtsi	/^				i2s_ext_clk_input_pins_a: i2s_ext_clk_input@0 {$/;"	l	label:gpio
i2s_ext_clk_input_pins_a	prima2.dtsi	/^				i2s_ext_clk_input_pins_a: i2s_ext_clk_input@0 {$/;"	l	label:gpio
i2s_mclk_pins_a	atlas6.dtsi	/^				i2s_mclk_pins_a: i2s_mclk@0 {$/;"	l	label:gpio
i2s_mclk_pins_a	prima2.dtsi	/^				i2s_mclk_pins_a: i2s_mclk@0 {$/;"	l	label:gpio
i2s_no_din_pins_a	atlas6.dtsi	/^				i2s_no_din_pins_a: i2s_no_din@0 {$/;"	l	label:gpio
i2s_no_din_pins_a	prima2.dtsi	/^				i2s_no_din_pins_a: i2s_no_din@0 {$/;"	l	label:gpio
i2s_pins1	armada-370.dtsi	/^	i2s_pins1: i2s-pins1 {$/;"	l
i2s_pins2	armada-370.dtsi	/^	i2s_pins2: i2s-pins2 {$/;"	l
i2s_pins_a	atlas6.dtsi	/^                                i2s_pins_a: i2s@0 {$/;"	l	label:gpio
i2s_pins_a	prima2.dtsi	/^                                i2s_pins_a: i2s@0 {$/;"	l	label:gpio
i_clk	r8a7778.dtsi	/^		i_clk: i {$/;"	l
i_clk	r8a7779.dtsi	/^		i_clk: i {$/;"	l
i_clk	r8a7790.dtsi	/^		i_clk: i {$/;"	l
i_clk	r8a7791.dtsi	/^		i_clk: i {$/;"	l
i_clk	r8a7794.dtsi	/^		i_clk: i {$/;"	l
ice_default_pins	gemini.dtsi	/^				ice_default_pins: pinctrl-ice {$/;"	l
ichg	qcom-msm8660.dtsi	/^					ichg: adc-channel@03 {$/;"	l	label:xoadc
icm_clk	sama5d4.dtsi	/^					icm_clk: icm_clk {$/;"	l
icoll	alphascale-asm9260.dtsi	/^		icoll: interrupt-controller@80054000 {$/;"	l
icoll	imx23.dtsi	/^			icoll: interrupt-controller@80000000 {$/;"	l
icoll	imx28.dtsi	/^			icoll: interrupt-controller@80000000 {$/;"	l
icr_ick	omap2430-clocks.dtsi	/^	icr_ick: icr_ick@410 {$/;"	l
icr_ick	omap34xx-omap36xx-clocks.dtsi	/^	icr_ick: icr_ick@a10 {$/;"	l
icram0	r8a7743.dtsi	/^		icram0:	sram@e63a0000 {$/;"	l
icram0	r8a7745.dtsi	/^		icram0:	sram@e63a0000 {$/;"	l
icram0	r8a7790.dtsi	/^	icram0:	sram@e63a0000 {$/;"	l
icram0	r8a7791.dtsi	/^	icram0:	sram@e63a0000 {$/;"	l
icram0	r8a7792.dtsi	/^		icram0:	sram@e63a0000 {$/;"	l
icram0	r8a7793.dtsi	/^	icram0:	sram@e63a0000 {$/;"	l
icram0	r8a7794.dtsi	/^	icram0:	sram@e63a0000 {$/;"	l
icram1	r8a7743.dtsi	/^		icram1:	sram@e63c0000 {$/;"	l
icram1	r8a7745.dtsi	/^		icram1:	sram@e63c0000 {$/;"	l
icram1	r8a7790.dtsi	/^	icram1:	sram@e63c0000 {$/;"	l
icram1	r8a7791.dtsi	/^	icram1:	sram@e63c0000 {$/;"	l
icram1	r8a7792.dtsi	/^		icram1:	sram@e63c0000 {$/;"	l
icram1	r8a7793.dtsi	/^	icram1:	sram@e63c0000 {$/;"	l
icram1	r8a7794.dtsi	/^	icram1:	sram@e63c0000 {$/;"	l
icram2	r8a7743.dtsi	/^		icram2:	sram@e6300000 {$/;"	l
icram2	r8a7745.dtsi	/^		icram2:	sram@e6300000 {$/;"	l
ieee5000_fck	am33xx-clocks.dtsi	/^	ieee5000_fck: ieee5000_fck@e4 {$/;"	l
iep_mmu	rk322x.dtsi	/^	iep_mmu: iommu@20070800 {$/;"	l
iep_mmu	rk3288.dtsi	/^	iep_mmu: iommu@ff900800 {$/;"	l
ifc	ls1021a.dtsi	/^		ifc: ifc@1530000 {$/;"	l
iic0	emev2.dtsi	/^	iic0: i2c@e0070000 {$/;"	l
iic0	r8a7790.dtsi	/^	iic0: i2c@e6500000 {$/;"	l
iic0_pins	r8a7790-lager.dts	/^	iic0_pins: iic0 {$/;"	l
iic0_sclk	emev2.dtsi	/^		iic0_sclk: iic0_sclk@48c,1 {$/;"	l
iic0_sclkdiv	emev2.dtsi	/^		iic0_sclkdiv: iic0_sclkdiv@624,0 {$/;"	l
iic1	emev2.dtsi	/^	iic1: i2c@e10a0000 {$/;"	l
iic1	r8a7790.dtsi	/^	iic1: i2c@e6510000 {$/;"	l
iic1_pins	r8a7790-lager.dts	/^	iic1_pins: iic1 {$/;"	l
iic1_sclk	emev2.dtsi	/^		iic1_sclk: iic1_sclk@490,1 {$/;"	l
iic1_sclkdiv	emev2.dtsi	/^		iic1_sclkdiv: iic1_sclkdiv@624,16 {$/;"	l
iic2	r8a7790.dtsi	/^	iic2: i2c@e6520000 {$/;"	l
iic2_pins	r8a7790-lager.dts	/^	iic2_pins: iic2 {$/;"	l
iic3	r8a7790.dtsi	/^	iic3: i2c@e60b0000 {$/;"	l
iic3_pins	r8a7790-lager.dts	/^	iic3_pins: iic3 {$/;"	l
iim	imx25.dtsi	/^			iim: iim@53ff0000 {$/;"	l
iim	imx27.dtsi	/^			iim: iim@10028000 {$/;"	l
iim	imx31.dtsi	/^			iim: iim@5001c000 {$/;"	l
iim	imx51.dtsi	/^			iim: iim@83f98000 {$/;"	l
iim	imx53.dtsi	/^			iim: iim@63f98000 {$/;"	l
ilp	bcm53573.dtsi	/^			ilp: ilp {$/;"	l
imgsys	mt2701.dtsi	/^	imgsys: syscon@15000000 {$/;"	l
imp_clk	r8a7790.dtsi	/^		imp_clk: imp {$/;"	l
in_nopull	ste-nomadik-pinctrl.dtsi	/^	in_nopull: in_nopull {$/;"	l
in_pd	ste-nomadik-pinctrl.dtsi	/^	in_pd: input_pull_down {$/;"	l
in_pu	ste-nomadik-pinctrl.dtsi	/^	in_pu: input_pull_up {$/;"	l
in_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	in_wkup_pdis: in_wkup_pdis {$/;"	l
in_wkup_pdis_en	ste-nomadik-pinctrl.dtsi	/^	in_wkup_pdis_en: in_wkup_pdis_en {$/;"	l
incodec	spear1340-evb.dts	/^		incodec: dir-hifi {$/;"	l
infracfg	mt2701.dtsi	/^	infracfg: syscon@10001000 {$/;"	l
infracfg	mt7623.dtsi	/^	infracfg: syscon@10001000 {$/;"	l
infracfg	mt8135.dtsi	/^		infracfg: infracfg@10001000 {$/;"	l
init_60m_fclk	omap44xx-clocks.dtsi	/^	init_60m_fclk: init_60m_fclk@104 {$/;"	l
initial0	exynos3250-rinato.dts	/^	initial0: initial-state {$/;"	l
initial1	exynos3250-monk.dts	/^	initial1: initial-state {$/;"	l
initial1	exynos3250-rinato.dts	/^	initial1: initial-state {$/;"	l
int_codec	rk3288-veyron-analog-audio.dtsi	/^		int_codec: int-codec {$/;"	l
intc	am33xx.dtsi	/^		intc: interrupt-controller@48200000 {$/;"	l
intc	arm-realview-eb-mp.dtsi	/^		intc: interrupt-controller@1f000100 {$/;"	l
intc	arm-realview-eb.dts	/^		intc: interrupt-controller@10040000 {$/;"	l
intc	arm-realview-pba8.dts	/^	intc: interrupt-controller@1e000000 {$/;"	l
intc	arm-realview-pbx-a9.dts	/^	intc: interrupt-controller@1f000000 {$/;"	l
intc	artpec6.dtsi	/^	intc: interrupt-controller@faf01000 {$/;"	l
intc	atlas6.dtsi	/^		intc: interrupt-controller@80020000 {$/;"	l
intc	bcm283x.dtsi	/^		intc: interrupt-controller@7e00b200 {$/;"	l
intc	cx92755.dtsi	/^	intc: interrupt-controller@f0000040 {$/;"	l
intc	da850.dtsi	/^		intc: interrupt-controller@fffee000 {$/;"	l
intc	dm814x.dtsi	/^		intc: interrupt-controller@48200000 {$/;"	l
intc	dm816x.dtsi	/^		intc: interrupt-controller@48200000 {$/;"	l
intc	dove.dtsi	/^			intc: main-interrupt-ctrl@20200 {$/;"	l
intc	ecx-2000.dts	/^		intc: interrupt-controller@fff11000 {$/;"	l
intc	ep7209.dtsi	/^		intc: intc@80000000 {$/;"	l
intc	highbank.dts	/^		intc: interrupt-controller@fff11000 {$/;"	l
intc	imx6qdl.dtsi	/^		intc: interrupt-controller@00a01000 {$/;"	l
intc	imx6sl.dtsi	/^	intc: interrupt-controller@00a01000 {$/;"	l
intc	imx6sll.dtsi	/^	intc: interrupt-controller@00a01000 {$/;"	l
intc	imx6sx.dtsi	/^	intc: interrupt-controller@00a01000 {$/;"	l
intc	imx6ul.dtsi	/^	intc: interrupt-controller@00a01000 {$/;"	l
intc	imx6ull.dtsi	/^	intc: interrupt-controller@00a01000 {$/;"	l
intc	imx7s.dtsi	/^		intc: interrupt-controller@31001000 {$/;"	l
intc	imx7ulp.dtsi	/^	intc: interrupt-controller@40021000 {$/;"	l
intc	kirkwood.dtsi	/^		intc: main-interrupt-ctrl@20200 {$/;"	l
intc	mmp2.dtsi	/^			intc: interrupt-controller@d4282000 {$/;"	l
intc	moxart.dtsi	/^		intc: interrupt-controller@98800000 {$/;"	l
intc	nspire-classic.dtsi	/^		intc: interrupt-controller@DC000000 {$/;"	l
intc	nspire-cx.dts	/^		intc: interrupt-controller@DC000000 {$/;"	l
intc	omap2.dtsi	/^		intc: interrupt-controller@1 {$/;"	l
intc	omap3.dtsi	/^		intc: interrupt-controller@48200000 {$/;"	l
intc	orion5x.dtsi	/^			intc: interrupt-controller@20200 {$/;"	l
intc	ox810se.dtsi	/^				intc: interrupt-controller@0 {$/;"	l
intc	ox820.dtsi	/^				intc: interrupt-controller@0 {$/;"	l
intc	prima2.dtsi	/^		intc: interrupt-controller@80020000 {$/;"	l
intc	pxa168.dtsi	/^			intc: interrupt-controller@d4282000 {$/;"	l
intc	pxa910.dtsi	/^			intc: interrupt-controller@d4282000 {$/;"	l
intc	qcom-apq8064.dtsi	/^		intc: interrupt-controller@2000000 {$/;"	l	label:soc
intc	qcom-apq8084.dtsi	/^		intc: interrupt-controller@f9000000 {$/;"	l	label:soc
intc	qcom-ipq4019.dtsi	/^		intc: interrupt-controller@b000000 {$/;"	l
intc	qcom-ipq8064.dtsi	/^		intc: interrupt-controller@2000000 {$/;"	l
intc	qcom-mdm9615.dtsi	/^		intc: interrupt-controller@2000000 {$/;"	l	label:soc
intc	qcom-msm8660.dtsi	/^		intc: interrupt-controller@2080000 {$/;"	l	label:soc
intc	qcom-msm8960.dtsi	/^		intc: interrupt-controller@2000000 {$/;"	l	label:soc
intc	qcom-msm8974.dtsi	/^		intc: interrupt-controller@f9000000 {$/;"	l	label:soc
intc	s3c24xx.dtsi	/^	intc:interrupt-controller@4a000000 {$/;"	l
intc	socfpga.dtsi	/^	intc: intc@fffed000 {$/;"	l
intc	socfpga_arria10.dtsi	/^	intc: intc@ffffd000 {$/;"	l
intc	ste-dbx5x0.dtsi	/^		intc: interrupt-controller@a0411000 {$/;"	l
intc	stih407-family.dtsi	/^	intc: interrupt-controller@08761000 {$/;"	l
intc	sun4i-a10.dtsi	/^		intc: interrupt-controller@01c20400 {$/;"	l
intc	sun5i.dtsi	/^		intc: interrupt-controller@01c20400 {$/;"	l
intc	tango4-common.dtsi	/^		intc: interrupt-controller@6e000 {$/;"	l
intc	tegra20.dtsi	/^	intc: interrupt-controller@50041000 {$/;"	l
intc	tegra30.dtsi	/^	intc: interrupt-controller@50041000 {$/;"	l
intc	uniphier-ld4.dtsi	/^		intc: interrupt-controller@60001000 {$/;"	l
intc	uniphier-pro4.dtsi	/^		intc: interrupt-controller@60001000 {$/;"	l
intc	uniphier-pro5.dtsi	/^		intc: interrupt-controller@60001000 {$/;"	l
intc	uniphier-pxs2.dtsi	/^		intc: interrupt-controller@60001000 {$/;"	l
intc	uniphier-sld8.dtsi	/^		intc: interrupt-controller@60001000 {$/;"	l
intc	vf500.dtsi	/^			intc: interrupt-controller@40002000 {$/;"	l
intc	vt8500.dtsi	/^		intc: interrupt-controller@d8140000 {$/;"	l
intc	zx296702.dtsi	/^		intc: interrupt-controller@00801000 {$/;"	l
intc	zynq-7000.dtsi	/^		intc: interrupt-controller@f8f01000 {$/;"	l	label:amba
intc0	wm8505.dtsi	/^		intc0: interrupt-controller@d8140000 {$/;"	l
intc0	wm8650.dtsi	/^		intc0: interrupt-controller@d8140000 {$/;"	l
intc0	wm8750.dtsi	/^		intc0: interrupt-controller@d8140000 {$/;"	l
intc0	wm8850.dtsi	/^		intc0: interrupt-controller@d8140000 {$/;"	l
intc1	wm8505.dtsi	/^		intc1: interrupt-controller@d8150000 {$/;"	l
intc1	wm8650.dtsi	/^		intc1: interrupt-controller@d8150000 {$/;"	l
intc1	wm8750.dtsi	/^		intc1: interrupt-controller@d8150000 {$/;"	l
intc1	wm8850.dtsi	/^		intc1: interrupt-controller@d8150000 {$/;"	l
intc_dc1176	arm-realview-pb1176.dts	/^		intc_dc1176: interrupt-controller@10120000 {$/;"	l
intc_fpga1176	arm-realview-pb1176.dts	/^		intc_fpga1176: interrupt-controller@10040000 {$/;"	l
intc_pb11mp	arm-realview-pb11mp.dts	/^		intc_pb11mp: interrupt-controller@1e000000 {$/;"	l
intc_second	arm-realview-eb-mp.dtsi	/^		intc_second: interrupt-controller@10040000 {$/;"	l
intc_tc11mp	arm-realview-pb11mp.dts	/^	intc_tc11mp: interrupt-controller@1f000100 {$/;"	l
intcmux17	mmp2.dtsi	/^			intcmux17: interrupt-controller@d4282158 {$/;"	l
intcmux35	mmp2.dtsi	/^			intcmux35: interrupt-controller@d428215c {$/;"	l
intcmux4	mmp2.dtsi	/^			intcmux4: interrupt-controller@d4282150 {$/;"	l
intcmux5	mmp2.dtsi	/^			intcmux5: interrupt-controller@d4282154 {$/;"	l
intcmux51	mmp2.dtsi	/^			intcmux51: interrupt-controller@d4282160 {$/;"	l
intcmux55	mmp2.dtsi	/^			intcmux55: interrupt-controller@d4282188 {$/;"	l
intcmux9	mmp2.dtsi	/^			intcmux9: interrupt-controller@d4282180 {$/;"	l
intcon	gemini.dtsi	/^		intcon: interrupt-controller@48000000 {$/;"	l
internal_scm_flash	imx6dqscm-1gb-evb-fix-ldo.dts	/^	internal_scm_flash: m25p80@0 {$/;"	l
internal_scm_flash	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^	internal_scm_flash: m25p80@0 {$/;"	l
io_domains	rk322x.dtsi	/^		io_domains: io-domains {$/;"	l	label:grf
io_domains	rk3288.dtsi	/^		io_domains: io-domains {$/;"	l	label:grf
iommu	mt2701.dtsi	/^	iommu: mmsys_iommu@10205000 {$/;"	l
iomuxc	imx1.dtsi	/^			iomuxc: iomuxc@0021c000 {$/;"	l
iomuxc	imx25.dtsi	/^			iomuxc: iomuxc@43fac000 {$/;"	l
iomuxc	imx27.dtsi	/^			iomuxc: iomuxc@10015000 {$/;"	l
iomuxc	imx35.dtsi	/^			iomuxc: iomuxc@43fac000 {$/;"	l	label:aips1
iomuxc	imx50.dtsi	/^			iomuxc: iomuxc@53fa8000 {$/;"	l
iomuxc	imx51.dtsi	/^			iomuxc: iomuxc@73fa8000 {$/;"	l
iomuxc	imx53.dtsi	/^			iomuxc: iomuxc@53fa8000 {$/;"	l
iomuxc	imx6dl.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l	label:aips1
iomuxc	imx6q.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l
iomuxc	imx6qdl.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l
iomuxc	imx6sl.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l
iomuxc	imx6sll.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l	label:aips1
iomuxc	imx6sx.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l
iomuxc	imx6ul.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l
iomuxc	imx6ull.dtsi	/^			iomuxc: iomuxc@020e0000 {$/;"	l
iomuxc	imx7s.dtsi	/^			iomuxc: iomuxc@30330000 {$/;"	l	label:aips1
iomuxc	imx7ulp.dtsi	/^		iomuxc: iomuxc@4103D000 {$/;"	l	label:ahbbridge1
iomuxc	vfxxx.dtsi	/^			iomuxc: iomuxc@40048000 {$/;"	l	label:aips0
iomuxc1	imx7ulp.dtsi	/^		iomuxc1: iomuxc1@40ac0000 {$/;"	l	label:ahbbridge1
iomuxc_lpsr	imx7s.dtsi	/^			iomuxc_lpsr: iomuxc-lpsr@302c0000 {$/;"	l	label:aips1
iomuxc_lpsr_gpr	imx7d.dtsi	/^	iomuxc_lpsr_gpr: lpsr-gpr@30270000 {$/;"	l
iomuxc_snvs	imx6sll.dtsi	/^			iomuxc_snvs: iomuxc-snvs@021c8000 {$/;"	l
iomuxc_snvs	imx6ull.dtsi	/^			iomuxc_snvs: iomuxc-snvs@02290000 {$/;"	l	label:aips3
iosc	sunxi-h3-h5.dtsi	/^		iosc: internal-osc-clk {$/;"	l
iosr1_reg	bcm28155-ap.dts	/^		iosr1_reg: iosr1 {$/;"	l
iosr1_reg	bcm59056.dtsi	/^		iosr1_reg: iosr1 {$/;"	l
iosr2_reg	bcm59056.dtsi	/^		iosr2_reg: iosr2 {$/;"	l
ipbmcclk	ste-nomadik-stn8815.dtsi	/^		ipbmcclk: ipbmcclk@48M {$/;"	l	label:src
ipgpio_hrefprev60_mode	ste-hrefprev60.dtsi	/^				 ipgpio_hrefprev60_mode: ipgpio_hrefprev60 {$/;"	l
ipgpio_hrefv60_mode	ste-hrefv60plus.dtsi	/^				ipgpio_hrefv60_mode: ipgpio_hrefv60 {$/;"	l
ipi2cclk	ste-nomadik-stn8815.dtsi	/^		ipi2cclk: ipi2cclk@48M {$/;"	l	label:src
ipmmu_ds	r8a7790.dtsi	/^	ipmmu_ds: mmu@e6740000 {$/;"	l
ipmmu_ds	r8a7791.dtsi	/^	ipmmu_ds: mmu@e6740000 {$/;"	l
ipmmu_ds	r8a7793.dtsi	/^	ipmmu_ds: mmu@e6740000 {$/;"	l
ipmmu_ds	r8a7794.dtsi	/^	ipmmu_ds: mmu@e6740000 {$/;"	l
ipmmu_gp	r8a7791.dtsi	/^	ipmmu_gp: mmu@e62a0000 {$/;"	l
ipmmu_gp	r8a7793.dtsi	/^	ipmmu_gp: mmu@e62a0000 {$/;"	l
ipmmu_gp	r8a7794.dtsi	/^	ipmmu_gp: mmu@e62a0000 {$/;"	l
ipmmu_mp	r8a7790.dtsi	/^	ipmmu_mp: mmu@ec680000 {$/;"	l
ipmmu_mp	r8a7791.dtsi	/^	ipmmu_mp: mmu@ec680000 {$/;"	l
ipmmu_mp	r8a7793.dtsi	/^	ipmmu_mp: mmu@ec680000 {$/;"	l
ipmmu_mp	r8a7794.dtsi	/^	ipmmu_mp: mmu@ec680000 {$/;"	l
ipmmu_mx	r8a7790.dtsi	/^	ipmmu_mx: mmu@fe951000 {$/;"	l
ipmmu_mx	r8a7791.dtsi	/^	ipmmu_mx: mmu@fe951000 {$/;"	l
ipmmu_mx	r8a7793.dtsi	/^	ipmmu_mx: mmu@fe951000 {$/;"	l
ipmmu_mx	r8a7794.dtsi	/^	ipmmu_mx: mmu@fe951000 {$/;"	l
ipmmu_rt	r8a7790.dtsi	/^	ipmmu_rt: mmu@ffc80000 {$/;"	l
ipmmu_rt	r8a7791.dtsi	/^	ipmmu_rt: mmu@ffc80000 {$/;"	l
ipmmu_rt	r8a7793.dtsi	/^	ipmmu_rt: mmu@ffc80000 {$/;"	l
ipmmu_sy0	r8a7790.dtsi	/^	ipmmu_sy0: mmu@e6280000 {$/;"	l
ipmmu_sy0	r8a7791.dtsi	/^	ipmmu_sy0: mmu@e6280000 {$/;"	l
ipmmu_sy0	r8a7793.dtsi	/^	ipmmu_sy0: mmu@e6280000 {$/;"	l
ipmmu_sy0	r8a7794.dtsi	/^	ipmmu_sy0: mmu@e6280000 {$/;"	l
ipmmu_sy1	r8a7790.dtsi	/^	ipmmu_sy1: mmu@e6290000 {$/;"	l
ipmmu_sy1	r8a7791.dtsi	/^	ipmmu_sy1: mmu@e6290000 {$/;"	l
ipmmu_sy1	r8a7793.dtsi	/^	ipmmu_sy1: mmu@e6290000 {$/;"	l
ipmmu_sy1	r8a7794.dtsi	/^	ipmmu_sy1: mmu@e6290000 {$/;"	l
ipp_di0	imx6sll.dtsi	/^		ipp_di0: clock@2 {$/;"	l
ipp_di0	imx6sx.dtsi	/^		ipp_di0: clock@2 {$/;"	l
ipp_di0	imx6ul.dtsi	/^	ipp_di0: clock-di0 {$/;"	l
ipp_di0	imx6ull.dtsi	/^		ipp_di0: clock@2 {$/;"	l
ipp_di1	imx6sll.dtsi	/^		ipp_di1: clock@3 {$/;"	l
ipp_di1	imx6sx.dtsi	/^		ipp_di1: clock@3 {$/;"	l
ipp_di1	imx6ul.dtsi	/^	ipp_di1: clock-di1 {$/;"	l
ipp_di1	imx6ull.dtsi	/^		ipp_di1: clock@3 {$/;"	l
iprocmed	bcm-nsp.dtsi	/^		iprocmed: iprocmed {$/;"	l
iprocmed	bcm5301x.dtsi	/^		iprocmed: iprocmed {$/;"	l
iprocslow	bcm-nsp.dtsi	/^		iprocslow: iprocslow {$/;"	l
iprocslow	bcm5301x.dtsi	/^		iprocslow: iprocslow {$/;"	l
ipsec	picoxcell-pc3x2.dtsi	/^		ipsec: spacc@100000 {$/;"	l
ipsec	picoxcell-pc3x3.dtsi	/^		ipsec: spacc@100000 {$/;"	l
ipsec_clk	picoxcell-pc3x3.dtsi	/^			ipsec_clk: clock@5 {$/;"	l	label:clkgate
ipss_ick	am35xx-clocks.dtsi	/^	ipss_ick: ipss_ick@a10 {$/;"	l
ipu	imx51.dtsi	/^		ipu: ipu@40000000 {$/;"	l
ipu	imx53.dtsi	/^		ipu: ipu@18000000 {$/;"	l
ipu1	imx6qdl.dtsi	/^		ipu1: ipu@02400000 {$/;"	l
ipu1	imx6qp.dtsi	/^		ipu1: ipu@02400000 {$/;"	l
ipu1_csi0	imx6qdl.dtsi	/^			ipu1_csi0: port@0 {$/;"	l	label:ipu1
ipu1_csi0_from_ipu1_csi0_mux	imx6qdl.dtsi	/^				ipu1_csi0_from_ipu1_csi0_mux: endpoint {$/;"	l	label:ipu1.ipu1_csi0
ipu1_csi0_mux	imx6dl.dtsi	/^	ipu1_csi0_mux: ipu1_csi0_mux@34 {$/;"	l
ipu1_csi0_mux_from_mipi_vc0	imx6dl.dtsi	/^			ipu1_csi0_mux_from_mipi_vc0: endpoint {$/;"	l	label:ipu1_csi0_mux
ipu1_csi0_mux_from_mipi_vc0	imx6q.dtsi	/^			ipu1_csi0_mux_from_mipi_vc0: endpoint {$/;"	l
ipu1_csi0_mux_from_mipi_vc1	imx6dl.dtsi	/^			ipu1_csi0_mux_from_mipi_vc1: endpoint {$/;"	l
ipu1_csi0_mux_from_mipi_vc2	imx6dl.dtsi	/^			ipu1_csi0_mux_from_mipi_vc2: endpoint {$/;"	l
ipu1_csi0_mux_from_mipi_vc3	imx6dl.dtsi	/^			ipu1_csi0_mux_from_mipi_vc3: endpoint {$/;"	l
ipu1_csi0_mux_from_parallel_sensor	imx6dl.dtsi	/^			ipu1_csi0_mux_from_parallel_sensor: endpoint {$/;"	l
ipu1_csi0_mux_from_parallel_sensor	imx6q.dtsi	/^			ipu1_csi0_mux_from_parallel_sensor: endpoint {$/;"	l
ipu1_csi0_mux_to_ipu1_csi0	imx6dl.dtsi	/^			ipu1_csi0_mux_to_ipu1_csi0: endpoint {$/;"	l
ipu1_csi0_mux_to_ipu1_csi0	imx6q.dtsi	/^			ipu1_csi0_mux_to_ipu1_csi0: endpoint {$/;"	l
ipu1_csi1	imx6qdl.dtsi	/^			ipu1_csi1: port@1 {$/;"	l	label:ipu1
ipu1_csi1_from_ipu1_csi1_mux	imx6dl.dtsi	/^	ipu1_csi1_from_ipu1_csi1_mux: endpoint {$/;"	l
ipu1_csi1_from_mipi_vc1	imx6q.dtsi	/^	ipu1_csi1_from_mipi_vc1: endpoint {$/;"	l
ipu1_csi1_mux	imx6dl.dtsi	/^	ipu1_csi1_mux: ipu1_csi1_mux@34 {$/;"	l
ipu1_csi1_mux_from_mipi_vc0	imx6dl.dtsi	/^			ipu1_csi1_mux_from_mipi_vc0: endpoint {$/;"	l	label:ipu1_csi1_mux
ipu1_csi1_mux_from_mipi_vc1	imx6dl.dtsi	/^			ipu1_csi1_mux_from_mipi_vc1: endpoint {$/;"	l
ipu1_csi1_mux_from_mipi_vc2	imx6dl.dtsi	/^			ipu1_csi1_mux_from_mipi_vc2: endpoint {$/;"	l
ipu1_csi1_mux_from_mipi_vc3	imx6dl.dtsi	/^			ipu1_csi1_mux_from_mipi_vc3: endpoint {$/;"	l
ipu1_csi1_mux_from_parallel_sensor	imx6dl.dtsi	/^			ipu1_csi1_mux_from_parallel_sensor: endpoint {$/;"	l
ipu1_csi1_mux_to_ipu1_csi1	imx6dl.dtsi	/^			ipu1_csi1_mux_to_ipu1_csi1: endpoint {$/;"	l
ipu1_di0	imx6qdl.dtsi	/^			ipu1_di0: port@2 {$/;"	l	label:ipu1
ipu1_di0_disp0	imx6qdl.dtsi	/^				ipu1_di0_disp0: disp0-endpoint {$/;"	l	label:ipu1.ipu1_di0
ipu1_di0_hdmi	imx6qdl.dtsi	/^				ipu1_di0_hdmi: hdmi-endpoint {$/;"	l	label:ipu1.ipu1_di0
ipu1_di0_lvds0	imx6qdl.dtsi	/^				ipu1_di0_lvds0: lvds0-endpoint {$/;"	l	label:ipu1.ipu1_di0
ipu1_di0_lvds1	imx6qdl.dtsi	/^				ipu1_di0_lvds1: lvds1-endpoint {$/;"	l	label:ipu1.ipu1_di0
ipu1_di0_mipi	imx6qdl.dtsi	/^				ipu1_di0_mipi: mipi-endpoint {$/;"	l	label:ipu1.ipu1_di0
ipu1_di1	imx6qdl.dtsi	/^			ipu1_di1: port@3 {$/;"	l	label:ipu1
ipu1_di1_disp1	imx6qdl.dtsi	/^				ipu1_di1_disp1: disp1-endpoint {$/;"	l	label:ipu1.ipu1_di1
ipu1_di1_hdmi	imx6qdl.dtsi	/^				ipu1_di1_hdmi: hdmi-endpoint {$/;"	l	label:ipu1.ipu1_di1
ipu1_di1_lvds0	imx6qdl.dtsi	/^				ipu1_di1_lvds0: lvds0-endpoint {$/;"	l	label:ipu1.ipu1_di1
ipu1_di1_lvds1	imx6qdl.dtsi	/^				ipu1_di1_lvds1: lvds1-endpoint {$/;"	l	label:ipu1.ipu1_di1
ipu1_di1_mipi	imx6qdl.dtsi	/^				ipu1_di1_mipi: mipi-endpoint {$/;"	l	label:ipu1.ipu1_di1
ipu1_gfclk_mux	dra7xx-clocks.dtsi	/^	ipu1_gfclk_mux: ipu1_gfclk_mux@520 {$/;"	l
ipu2	imx6q.dtsi	/^		ipu2: ipu@02800000 {$/;"	l
ipu2	imx6qp.dtsi	/^		ipu2: ipu@02800000 {$/;"	l
ipu2_csi0	imx6q.dtsi	/^			ipu2_csi0: port@0 {$/;"	l	label:ipu2
ipu2_csi0_from_mipi_vc2	imx6q.dtsi	/^				ipu2_csi0_from_mipi_vc2: endpoint {$/;"	l	label:ipu2.ipu2_csi0
ipu2_csi1	imx6q.dtsi	/^			ipu2_csi1: port@1 {$/;"	l	label:ipu2
ipu2_csi1_from_ipu2_csi1_mux	imx6q.dtsi	/^				ipu2_csi1_from_ipu2_csi1_mux: endpoint {$/;"	l	label:ipu2.ipu2_csi1
ipu2_csi1_mux_from_mipi_vc3	imx6q.dtsi	/^			ipu2_csi1_mux_from_mipi_vc3: endpoint {$/;"	l
ipu2_csi1_mux_from_parallel_sensor	imx6q.dtsi	/^			ipu2_csi1_mux_from_parallel_sensor: endpoint {$/;"	l
ipu2_csi1_mux_to_ipu2_csi1	imx6q.dtsi	/^			ipu2_csi1_mux_to_ipu2_csi1: endpoint {$/;"	l
ipu2_di0	imx6q.dtsi	/^			ipu2_di0: port@2 {$/;"	l	label:ipu2
ipu2_di0_disp0	imx6q.dtsi	/^				ipu2_di0_disp0: disp0-endpoint {$/;"	l	label:ipu2.ipu2_di0
ipu2_di0_hdmi	imx6q.dtsi	/^				ipu2_di0_hdmi: hdmi-endpoint {$/;"	l	label:ipu2.ipu2_di0
ipu2_di0_lvds0	imx6q.dtsi	/^				ipu2_di0_lvds0: lvds0-endpoint {$/;"	l	label:ipu2.ipu2_di0
ipu2_di0_lvds1	imx6q.dtsi	/^				ipu2_di0_lvds1: lvds1-endpoint {$/;"	l	label:ipu2.ipu2_di0
ipu2_di0_mipi	imx6q.dtsi	/^				ipu2_di0_mipi: mipi-endpoint {$/;"	l	label:ipu2.ipu2_di0
ipu2_di1	imx6q.dtsi	/^			ipu2_di1: port@3 {$/;"	l	label:ipu2
ipu2_di1_hdmi	imx6q.dtsi	/^				ipu2_di1_hdmi: hdmi-endpoint {$/;"	l	label:ipu2.ipu2_di1
ipu2_di1_lvds0	imx6q.dtsi	/^				ipu2_di1_lvds0: lvds0-endpoint {$/;"	l	label:ipu2.ipu2_di1
ipu2_di1_lvds1	imx6q.dtsi	/^				ipu2_di1_lvds1: lvds1-endpoint {$/;"	l	label:ipu2.ipu2_di1
ipu2_di1_mipi	imx6q.dtsi	/^				ipu2_di1_mipi: mipi-endpoint {$/;"	l	label:ipu2.ipu2_di1
ipu_csi0	imx53.dtsi	/^			ipu_csi0: port@0 {$/;"	l	label:ipu
ipu_csi1	imx53.dtsi	/^			ipu_csi1: port@1 {$/;"	l	label:ipu
ipu_di0	imx51.dtsi	/^			ipu_di0: port@2 {$/;"	l	label:ipu
ipu_di0	imx53.dtsi	/^			ipu_di0: port@2 {$/;"	l	label:ipu
ipu_di0_disp0	imx51.dtsi	/^				ipu_di0_disp0: endpoint {$/;"	l	label:ipu.ipu_di0
ipu_di0_disp0	imx53.dtsi	/^				ipu_di0_disp0: endpoint@0 {$/;"	l	label:ipu.ipu_di0
ipu_di0_lvds0	imx53.dtsi	/^				ipu_di0_lvds0: endpoint@1 {$/;"	l	label:ipu.ipu_di0
ipu_di1	imx51.dtsi	/^			ipu_di1: port@3 {$/;"	l	label:ipu
ipu_di1	imx53.dtsi	/^			ipu_di1: port@3 {$/;"	l	label:ipu
ipu_di1_disp1	imx51.dtsi	/^				ipu_di1_disp1: endpoint {$/;"	l	label:ipu.ipu_di1
ipu_di1_disp1	imx53.dtsi	/^				ipu_di1_disp1: endpoint@0 {$/;"	l	label:ipu.ipu_di1
ipu_di1_lvds1	imx53.dtsi	/^				ipu_di1_lvds1: endpoint@1 {$/;"	l	label:ipu.ipu_di1
ipu_di1_tve	imx53.dtsi	/^				ipu_di1_tve: endpoint@2 {$/;"	l	label:ipu.ipu_di1
ir	hisi-x5hd2.dtsi	/^		ir: ir@001000 {$/;"	l
ir	omap3-n900.dts	/^	ir: n900-ir {$/;"	l
ir	rk3066a-rayeager.dts	/^	ir: ir-receiver {$/;"	l
ir	rk3288-firefly.dtsi	/^	ir: ir-receiver {$/;"	l
ir	rk3288-popmetal.dts	/^	ir: ir-receiver {$/;"	l
ir	rk3288-r89.dts	/^	ir: ir-receiver {$/;"	l
ir	rk3288-rock2-square.dts	/^	ir: ir-receiver {$/;"	l
ir	sun6i-a31.dtsi	/^		ir: ir@01f02000 {$/;"	l
ir	sunxi-h3-h5.dtsi	/^		ir: ir@01f02000 {$/;"	l
ir0	sun4i-a10.dtsi	/^		ir0: ir@01c21800 {$/;"	l
ir0	sun5i.dtsi	/^		ir0: ir@01c21800 {$/;"	l
ir0	sun7i-a20.dtsi	/^		ir0: ir@01c21800 {$/;"	l
ir0_clk	sun4i-a10.dtsi	/^		ir0_clk: clk@01c200b0 {$/;"	l
ir0_clk	sun7i-a20.dtsi	/^		ir0_clk: clk@01c200b0 {$/;"	l
ir0_rx_pins_a	sun4i-a10.dtsi	/^			ir0_rx_pins_a: ir0@0 {$/;"	l	label:pio
ir0_rx_pins_a	sun5i.dtsi	/^			ir0_rx_pins_a: ir0@0 {$/;"	l	label:pio
ir0_rx_pins_a	sun7i-a20.dtsi	/^			ir0_rx_pins_a: ir0@0 {$/;"	l	label:pio
ir0_tx_pins_a	sun4i-a10.dtsi	/^			ir0_tx_pins_a: ir0@1 {$/;"	l	label:pio
ir0_tx_pins_a	sun7i-a20.dtsi	/^			ir0_tx_pins_a: ir0@1 {$/;"	l	label:pio
ir1	sun4i-a10.dtsi	/^		ir1: ir@01c21c00 {$/;"	l
ir1	sun7i-a20.dtsi	/^		ir1: ir@01c21c00 {$/;"	l
ir1_clk	sun4i-a10.dtsi	/^		ir1_clk: clk@01c200b4 {$/;"	l
ir1_clk	sun7i-a20.dtsi	/^		ir1_clk: clk@01c200b4 {$/;"	l
ir1_rx_pins_a	sun4i-a10.dtsi	/^			ir1_rx_pins_a: ir1@0 {$/;"	l	label:pio
ir1_rx_pins_a	sun7i-a20.dtsi	/^			ir1_rx_pins_a: ir1@0 {$/;"	l	label:pio
ir1_tx_pins_a	sun4i-a10.dtsi	/^			ir1_tx_pins_a: ir1@1 {$/;"	l	label:pio
ir1_tx_pins_a	sun7i-a20.dtsi	/^			ir1_tx_pins_a: ir1@1 {$/;"	l	label:pio
ir_clk	sun6i-a31.dtsi	/^			ir_clk: ir_clk {$/;"	l
ir_int	rk3066a-rayeager.dts	/^		ir_int: ir-int {$/;"	l
ir_int	rk3288-firefly-beta.dts	/^		ir_int: ir-int {$/;"	l
ir_int	rk3288-firefly-reload.dts	/^		ir_int: ir-int {$/;"	l
ir_int	rk3288-firefly.dts	/^		ir_int: ir-int {$/;"	l
ir_int	rk3288-popmetal.dts	/^		ir_int: ir-int {$/;"	l
ir_int	rk3288-r89.dts	/^		ir_int: ir-int {$/;"	l
ir_int	rk3288-rock2-square.dts	/^		ir_int: ir-int {$/;"	l
ir_pins_a	sun6i-a31.dtsi	/^			ir_pins_a: ir@0 {$/;"	l	label:r_pio
ir_pins_a	sunxi-h3-h5.dtsi	/^			ir_pins_a: ir@0 {$/;"	l	label:r_pio
ir_receiver	meson.dtsi	/^			ir_receiver: ir-receiver@480 {$/;"	l	label:aobus
ir_recv	dove-cubox.dts	/^	ir_recv: ir-receiver {$/;"	l
ir_recv	imx6qdl-cubox-i.dtsi	/^	ir_recv: ir-receiver {$/;"	l
ir_recv	imx6qdl-hummingboard.dtsi	/^	ir_recv: ir-receiver {$/;"	l
ir_recv	rk3188-radxarock.dts	/^	ir_recv: gpio-ir-receiver {$/;"	l
ir_recv_pin	rk3188-radxarock.dts	/^		ir_recv_pin: ir-recv-pin {$/;"	l
ir_recv_pins	meson8.dtsi	/^		ir_recv_pins: remote {$/;"	l	label:pinctrl_aobus
iram	imx25.dtsi	/^		iram: sram@78000000 {$/;"	l
iram	imx27.dtsi	/^		iram: iram@ffff4c00 {$/;"	l
iram	imx51.dtsi	/^		iram: iram@1ffe0000 {$/;"	l
iram	lpc32xx.dtsi	/^		iram: sram@08000000 {$/;"	l
irda_data_0	s3c64xx-pinctrl.dtsi	/^	irda_data_0: irda-data-0 {$/;"	l
irda_data_1	s3c64xx-pinctrl.dtsi	/^	irda_data_1: irda-data-1 {$/;"	l
irda_sdbw	s3c64xx-pinctrl.dtsi	/^	irda_sdbw: irda-sdbw {$/;"	l
irdaclk	ste-nomadik-stn8815.dtsi	/^		irdaclk: irdaclk@48M {$/;"	l	label:src
irq0	tango4-common.dtsi	/^			irq0: irq0@000 {$/;"	l	label:intc
irq0_aon_intc	bcm7445.dtsi	/^		irq0_aon_intc: interrupt-controller@417280 {$/;"	l
irq0_intc	bcm7445.dtsi	/^		irq0_intc: interrupt-controller@40a780 {$/;"	l
irq1	tango4-common.dtsi	/^			irq1: irq1@100 {$/;"	l	label:intc
irq2	tango4-common.dtsi	/^			irq2: irq2@300 {$/;"	l	label:intc
irq_sec_vio	imx6qdl.dtsi	/^		irq_sec_vio: caam_secvio {$/;"	l
irq_sec_vio	imx6sx.dtsi	/^		irq_sec_vio: caam_secvio {$/;"	l
irq_sec_vio	imx6ul.dtsi	/^		irq_sec_vio: caam_secvio {$/;"	l
irq_sec_vio	imx7d.dtsi	/^		irq_sec_vio: caam_secvio {$/;"	l
irqc	r8a7743.dtsi	/^		irqc: interrupt-controller@e61c0000 {$/;"	l
irqc	r8a7745.dtsi	/^		irqc: interrupt-controller@e61c0000 {$/;"	l
irqc	r8a7792.dtsi	/^		irqc: interrupt-controller@e61c0000 {$/;"	l
irqc0	r8a73a4.dtsi	/^	irqc0: interrupt-controller@e61c0000 {$/;"	l
irqc0	r8a7790.dtsi	/^	irqc0: interrupt-controller@e61c0000 {$/;"	l
irqc0	r8a7791.dtsi	/^	irqc0: interrupt-controller@e61c0000 {$/;"	l
irqc0	r8a7793.dtsi	/^	irqc0: interrupt-controller@e61c0000 {$/;"	l
irqc0	r8a7794.dtsi	/^	irqc0: interrupt-controller@e61c0000 {$/;"	l
irqc1	r8a73a4.dtsi	/^	irqc1: interrupt-controller@e61c0200 {$/;"	l
irqpin	r8a7778.dtsi	/^	irqpin: interrupt-controller@fe78001c {$/;"	l
irqpin0	r8a7740.dtsi	/^	irqpin0: interrupt-controller@e6900000 {$/;"	l
irqpin0	r8a7779.dtsi	/^	irqpin0: interrupt-controller@fe78001c {$/;"	l
irqpin0	sh73a0.dtsi	/^	irqpin0: interrupt-controller@e6900000 {$/;"	l
irqpin1	r8a7740.dtsi	/^	irqpin1: interrupt-controller@e6900004 {$/;"	l
irqpin1	sh73a0.dtsi	/^	irqpin1: interrupt-controller@e6900004 {$/;"	l
irqpin2	r8a7740.dtsi	/^	irqpin2: interrupt-controller@e6900008 {$/;"	l
irqpin2	sh73a0.dtsi	/^	irqpin2: interrupt-controller@e6900008 {$/;"	l
irqpin3	r8a7740.dtsi	/^	irqpin3: interrupt-controller@e690000c {$/;"	l
irqpin3	sh73a0.dtsi	/^	irqpin3: interrupt-controller@e690000c {$/;"	l
is_s5k6a3_ep	exynos4412-trats2.dts	/^				is_s5k6a3_ep: endpoint {$/;"	l	label:i2c1_isp
isc	at91-sama5d27_som1_ek.dts	/^			isc: isc@f0008000 {$/;"	l
isc	sama5d2.dtsi	/^			isc: isc@f0008000 {$/;"	l
isc_clk	sama5d2.dtsi	/^					isc_clk: isc_clk {$/;"	l
isc_gclk	sama5d2.dtsi	/^					isc_gclk: isc_gclk {$/;"	l
iscck	sama5d2.dtsi	/^					iscck: iscck {$/;"	l	label:pmc
isi	at91sam9g25ek.dts	/^			isi: isi@f8048000 {$/;"	l
isi	at91sam9x5_isi.dtsi	/^			isi: isi@f8048000 {$/;"	l
isi	sama5d3.dtsi	/^			isi: isi@f0034000 {$/;"	l
isi	sama5d35ek.dts	/^			isi: isi@f0034000 {$/;"	l
isi	sama5d3xmb.dtsi	/^			isi: isi@f0034000 {$/;"	l
isi	sama5d3xmb_cmp.dtsi	/^			isi: isi@f0034000 {$/;"	l
isi	sama5d4.dtsi	/^			isi: isi@f0008000 {$/;"	l
isi_0	at91sam9g25ek.dts	/^					isi_0: endpoint@0 {$/;"	l	label:isi
isi_0	at91sam9m10g45ek.dts	/^					isi_0: endpoint {$/;"	l
isi_0	sama5d3xmb.dtsi	/^					isi_0: endpoint {$/;"	l	label:isi
isi_0	sama5d3xmb_cmp.dtsi	/^					isi_0: endpoint {$/;"	l	label:isi
isi_clk	at91sam9260.dtsi	/^					isi_clk: isi_clk {$/;"	l
isi_clk	at91sam9263.dtsi	/^					isi_clk: isi_clk {$/;"	l
isi_clk	at91sam9g45.dtsi	/^					isi_clk: isi_clk {$/;"	l
isi_clk	at91sam9x5_isi.dtsi	/^					isi_clk: isi_clk {$/;"	l	label:pmc
isi_clk	sama5d3.dtsi	/^					isi_clk: isi_clk {$/;"	l
isi_clk	sama5d4.dtsi	/^					isi_clk: isi_clk {$/;"	l
isl12022	imx6qdl-ts4900.dtsi	/^	isl12022: rtc@6f {$/;"	l
isl12057	armada-370-netgear-rn102.dts	/^				isl12057: isl12057@68 {$/;"	l
isl12057	armada-370-netgear-rn104.dts	/^				isl12057: isl12057@68 {$/;"	l
isl12057	armada-xp-netgear-rn2120.dts	/^				isl12057: isl12057@68 {$/;"	l
isl9305	zynq-parallella.dts	/^	isl9305: isl9305@68 {$/;"	l
isp	omap34xx.dtsi	/^		isp: isp@480bc000 {$/;"	l
isp	omap36xx.dtsi	/^		isp: isp@480bc000 {$/;"	l
isp1301	lpc3250-ea3250.dts	/^	isp1301: usb-transceiver@2d {$/;"	l
isp1301	lpc3250-phy3250.dts	/^	isp1301: usb-transceiver@2c {$/;"	l
isp1707	omap3-n900.dts	/^	isp1707: isp1707 {$/;"	l
isp_mmu	rk3288.dtsi	/^	isp_mmu: iommu@ff914000 {$/;"	l
isp_pd	exynos5420.dtsi	/^		isp_pd: power-domain@10044020 {$/;"	l
isp_pins	logicpd-torpedo-37xx-devkit.dts	/^	isp_pins: pinmux_isp_pins {$/;"	l
iss_ctrlclk	omap44xx-clocks.dtsi	/^	iss_ctrlclk: iss_ctrlclk@1020 {$/;"	l
iss_ctrlclk	omap54xx-clocks.dtsi	/^	iss_ctrlclk: iss_ctrlclk@1320 {$/;"	l
itg3200_pins	omap3-gta04.dtsi	/^	itg3200_pins: pinmux_itg3200_pins {$/;"	l
iva	omap3.dtsi	/^		iva: iva {$/;"	l
iva1_clkdm	omap2420-clocks.dtsi	/^	iva1_clkdm: iva1_clkdm {$/;"	l
iva1_div_ifck	omap2420-clocks.dtsi	/^	iva1_div_ifck: iva1_div_ifck@840 {$/;"	l
iva1_gate_ifck	omap2420-clocks.dtsi	/^	iva1_gate_ifck: iva1_gate_ifck@800 {$/;"	l
iva1_ifck	omap2420-clocks.dtsi	/^	iva1_ifck: iva1_ifck {$/;"	l
iva1_ifck_div	omap2420-clocks.dtsi	/^	iva1_ifck_div: iva1_ifck_div {$/;"	l
iva1_mpu_int_ifck	omap2420-clocks.dtsi	/^	iva1_mpu_int_ifck: iva1_mpu_int_ifck@800 {$/;"	l
iva2_1_div_ick	omap2430-clocks.dtsi	/^	iva2_1_div_ick: iva2_1_div_ick@840 {$/;"	l
iva2_1_gate_ick	omap2430-clocks.dtsi	/^	iva2_1_gate_ick: iva2_1_gate_ick@800 {$/;"	l
iva2_1_ick	omap2430-clocks.dtsi	/^	iva2_1_ick: iva2_1_ick {$/;"	l
iva2_ck	omap34xx-omap36xx-clocks.dtsi	/^	iva2_ck: iva2_ck@0 {$/;"	l
iva2_clkdm	omap34xx-omap36xx-clocks.dtsi	/^	iva2_clkdm: iva2_clkdm {$/;"	l
iva_crit	dra7-iva-thermal.dtsi	/^		iva_crit: iva_crit {$/;"	l	label:iva_thermal
iva_dclk	dra7xx-clocks.dtsi	/^	iva_dclk: iva_dclk {$/;"	l
iva_dpll_hs_clk_div	dra7xx-clocks.dtsi	/^	iva_dpll_hs_clk_div: iva_dpll_hs_clk_div {$/;"	l
iva_dpll_hs_clk_div	omap54xx-clocks.dtsi	/^	iva_dpll_hs_clk_div: iva_dpll_hs_clk_div {$/;"	l
iva_hsd_byp_clk_mux_ck	omap44xx-clocks.dtsi	/^	iva_hsd_byp_clk_mux_ck: iva_hsd_byp_clk_mux_ck@1ac {$/;"	l
iva_thermal	dra7-iva-thermal.dtsi	/^iva_thermal: iva_thermal {$/;"	l
iwdg	stm32f429.dtsi	/^		iwdg: watchdog@40003000 {$/;"	l
jpeg	exynos3250.dtsi	/^		jpeg: codec@11830000 {$/;"	l
jpeg_0	exynos5420.dtsi	/^		jpeg_0: jpeg@11F50000 {$/;"	l
jpeg_1	exynos5420.dtsi	/^		jpeg_1: jpeg@11F60000 {$/;"	l
jpeg_codec	exynos4.dtsi	/^	jpeg_codec: jpeg-codec@11840000 {$/;"	l
jpegdec	mt2701.dtsi	/^	jpegdec: jpegdec@15004000 {$/;"	l
jpu	r8a7790.dtsi	/^	jpu: jpeg-codec@fe980000 {$/;"	l
jpu	r8a7791.dtsi	/^	jpu: jpeg-codec@fe980000 {$/;"	l
jpu	r8a7792.dtsi	/^		jpu: jpeg-codec@fe980000 {$/;"	l
jtag_gpio22	bcm283x.dtsi	/^			jtag_gpio22: jtag_gpio22 {$/;"	l	label:gpio
jtag_gpio4	bcm283x.dtsi	/^			jtag_gpio4: jtag_gpio4 {$/;"	l	label:gpio
jtag_pmx0	atlas7.dtsi	/^			jtag_pmx0: jtag@0 {$/;"	l	label:pinctrl
k2g_clks	keystone-k2g.dtsi	/^			k2g_clks: clocks {$/;"	l	label:pmmc
k2g_pds	keystone-k2g.dtsi	/^			k2g_pds: power-controller {$/;"	l	label:pmmc
k2g_pinctrl	keystone-k2g.dtsi	/^		k2g_pinctrl: pinmux@02621000 {$/;"	l
k2g_reset	keystone-k2g.dtsi	/^			k2g_reset: reset-controller {$/;"	l	label:pmmc
k2l_pmx	keystone-k2l.dtsi	/^		k2l_pmx: pinmux@02620690 {$/;"	l
key	lpc32xx.dtsi	/^			key: key@40050000 {$/;"	l
key_pins_a	imx23-xfi3.dts	/^				key_pins_a: keys@0 {$/;"	l
key_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	key_pins_a: keys@0 {$/;"	l
key_pins_inet9f	sun4i-a10-inet9f-rev03.dts	/^	key_pins_inet9f: key_pins@0 {$/;"	l
key_pins_pcduino	sun4i-a10-pcduino.dts	/^	key_pins_pcduino: key_pins@0 {$/;"	l
key_pins_pcduino3	sun7i-a20-pcduino3.dts	/^	key_pins_pcduino3: key_pins@0 {$/;"	l
keyboard_pins	r8a73a4-ape6evm.dts	/^	keyboard_pins: keyboard {$/;"	l
keypad	bcm-cygnus.dtsi	/^		keypad: keypad@180ac000 {$/;"	l
keypad	exynos4.dtsi	/^	keypad: keypad@100A0000 {$/;"	l
keypad	nspire.dtsi	/^			keypad: input@900E0000 {$/;"	l
keypad	omap4.dtsi	/^		keypad: keypad@4a31c000 {$/;"	l
keypad	omap5.dtsi	/^		keypad: keypad@4ae1c000 {$/;"	l
keypad	pxa27x.dtsi	/^		keypad: keypad@41500000 {$/;"	l
keypad	s5pv210.dtsi	/^		keypad: keypad@e1600000 {$/;"	l
keypad_clk	sun7i-a20.dtsi	/^		keypad_clk: clk@01c200c4 {$/;"	l
keypad_col0	s5pv210-pinctrl.dtsi	/^	keypad_col0: keypad-col-0 {$/;"	l
keypad_col0_0	s3c64xx-pinctrl.dtsi	/^	keypad_col0_0: keypad-col0-0 {$/;"	l
keypad_col0_1	s3c64xx-pinctrl.dtsi	/^	keypad_col0_1: keypad-col0-1 {$/;"	l
keypad_col1	s5pv210-pinctrl.dtsi	/^	keypad_col1: keypad-col-1 {$/;"	l
keypad_col1_0	s3c64xx-pinctrl.dtsi	/^	keypad_col1_0: keypad-col1-0 {$/;"	l
keypad_col1_1	s3c64xx-pinctrl.dtsi	/^	keypad_col1_1: keypad-col1-1 {$/;"	l
keypad_col2	s5pv210-pinctrl.dtsi	/^	keypad_col2: keypad-col-2 {$/;"	l
keypad_col2_0	s3c64xx-pinctrl.dtsi	/^	keypad_col2_0: keypad-col2-0 {$/;"	l
keypad_col2_1	s3c64xx-pinctrl.dtsi	/^	keypad_col2_1: keypad-col2-1 {$/;"	l
keypad_col3	s5pv210-pinctrl.dtsi	/^	keypad_col3: keypad-col-3 {$/;"	l
keypad_col3_0	s3c64xx-pinctrl.dtsi	/^	keypad_col3_0: keypad-col3-0 {$/;"	l
keypad_col3_1	s3c64xx-pinctrl.dtsi	/^	keypad_col3_1: keypad-col3-1 {$/;"	l
keypad_col4	s5pv210-pinctrl.dtsi	/^	keypad_col4: keypad-col-4 {$/;"	l
keypad_col4_0	s3c64xx-pinctrl.dtsi	/^	keypad_col4_0: keypad-col4-0 {$/;"	l
keypad_col4_1	s3c64xx-pinctrl.dtsi	/^	keypad_col4_1: keypad-col4-1 {$/;"	l
keypad_col5	s5pv210-pinctrl.dtsi	/^	keypad_col5: keypad-col-5 {$/;"	l
keypad_col5_0	s3c64xx-pinctrl.dtsi	/^	keypad_col5_0: keypad-col5-0 {$/;"	l
keypad_col5_1	s3c64xx-pinctrl.dtsi	/^	keypad_col5_1: keypad-col5-1 {$/;"	l
keypad_col6	s5pv210-pinctrl.dtsi	/^	keypad_col6: keypad-col-6 {$/;"	l
keypad_col6_0	s3c64xx-pinctrl.dtsi	/^	keypad_col6_0: keypad-col6-0 {$/;"	l
keypad_col6_1	s3c64xx-pinctrl.dtsi	/^	keypad_col6_1: keypad-col6-1 {$/;"	l
keypad_col7	s5pv210-pinctrl.dtsi	/^	keypad_col7: keypad-col-7 {$/;"	l
keypad_col7_0	s3c64xx-pinctrl.dtsi	/^	keypad_col7_0: keypad-col7-0 {$/;"	l
keypad_col7_1	s3c64xx-pinctrl.dtsi	/^	keypad_col7_1: keypad-col7-1 {$/;"	l
keypad_cols	exynos4210-smdkv310.dts	/^	keypad_cols: keypad-cols {$/;"	l
keypad_cols	exynos4412-origen.dts	/^	keypad_cols: keypad-cols {$/;"	l
keypad_cols	exynos4412-smdk4412.dts	/^	keypad_cols: keypad-cols {$/;"	l
keypad_row0	s5pv210-pinctrl.dtsi	/^	keypad_row0: keypad-row-0 {$/;"	l
keypad_row0_0	s3c64xx-pinctrl.dtsi	/^	keypad_row0_0: keypad-row0-0 {$/;"	l
keypad_row0_1	s3c64xx-pinctrl.dtsi	/^	keypad_row0_1: keypad-row0-1 {$/;"	l
keypad_row1	s5pv210-pinctrl.dtsi	/^	keypad_row1: keypad-row-1 {$/;"	l
keypad_row1_0	s3c64xx-pinctrl.dtsi	/^	keypad_row1_0: keypad-row1-0 {$/;"	l
keypad_row1_1	s3c64xx-pinctrl.dtsi	/^	keypad_row1_1: keypad-row1-1 {$/;"	l
keypad_row2	s5pv210-pinctrl.dtsi	/^	keypad_row2: keypad-row-2 {$/;"	l
keypad_row2_0	s3c64xx-pinctrl.dtsi	/^	keypad_row2_0: keypad-row2-0 {$/;"	l
keypad_row2_1	s3c64xx-pinctrl.dtsi	/^	keypad_row2_1: keypad-row2-1 {$/;"	l
keypad_row3	s5pv210-pinctrl.dtsi	/^	keypad_row3: keypad-row-3 {$/;"	l
keypad_row3_0	s3c64xx-pinctrl.dtsi	/^	keypad_row3_0: keypad-row3-0 {$/;"	l
keypad_row3_1	s3c64xx-pinctrl.dtsi	/^	keypad_row3_1: keypad-row3-1 {$/;"	l
keypad_row4	s5pv210-pinctrl.dtsi	/^	keypad_row4: keypad-row-4 {$/;"	l
keypad_row4_0	s3c64xx-pinctrl.dtsi	/^	keypad_row4_0: keypad-row4-0 {$/;"	l
keypad_row4_1	s3c64xx-pinctrl.dtsi	/^	keypad_row4_1: keypad-row4-1 {$/;"	l
keypad_row5	s5pv210-pinctrl.dtsi	/^	keypad_row5: keypad-row-5 {$/;"	l
keypad_row5_0	s3c64xx-pinctrl.dtsi	/^	keypad_row5_0: keypad-row5-0 {$/;"	l
keypad_row5_1	s3c64xx-pinctrl.dtsi	/^	keypad_row5_1: keypad-row5-1 {$/;"	l
keypad_row6	s5pv210-pinctrl.dtsi	/^	keypad_row6: keypad-row-6 {$/;"	l
keypad_row6_0	s3c64xx-pinctrl.dtsi	/^	keypad_row6_0: keypad-row6-0 {$/;"	l
keypad_row6_1	s3c64xx-pinctrl.dtsi	/^	keypad_row6_1: keypad-row6-1 {$/;"	l
keypad_row7	s5pv210-pinctrl.dtsi	/^	keypad_row7: keypad-row-7 {$/;"	l
keypad_row7_0	s3c64xx-pinctrl.dtsi	/^	keypad_row7_0: keypad-row7-0 {$/;"	l
keypad_row7_1	s3c64xx-pinctrl.dtsi	/^	keypad_row7_1: keypad-row7-1 {$/;"	l
keypad_rows	exynos4210-smdkv310.dts	/^	keypad_rows: keypad-rows {$/;"	l
keypad_rows	exynos4412-origen.dts	/^	keypad_rows: keypad-rows {$/;"	l
keypad_rows	exynos4412-smdk4412.dts	/^	keypad_rows: keypad-rows {$/;"	l
keypad_slide_pins	omap3-n950.dts	/^	keypad_slide_pins: pinmux_debug_led_pins {$/;"	l
keys	rk3066a-rayeager.dts	/^	keys: gpio-keys {$/;"	l
keys	rk3288-firefly.dtsi	/^	keys: gpio-keys {$/;"	l
keys_pin	armada-xp-axpwifiap.dts	/^	keys_pin: keys-pin {$/;"	l
keys_pin	armada-xp-linksys-mamba.dts	/^	keys_pin: keys-pin {$/;"	l
keystone_usb0	keystone.dtsi	/^		keystone_usb0: usb@2680000 {$/;"	l
keystone_usb1	keystone-k2e.dtsi	/^		keystone_usb1: usb@25000000 {$/;"	l
kirq0	keystone-k2g.dtsi	/^		kirq0: keystone_irq@026202a0 {$/;"	l
kirq0	keystone.dtsi	/^		kirq0: keystone_irq@26202a0 {$/;"	l
kmi0	arm-realview-eb.dtsi	/^		kmi0: kmi@10006000 {$/;"	l
kmi0	arm-realview-pb11mp.dts	/^		kmi0: kmi@10006000 {$/;"	l
kmi0	arm-realview-pbx.dtsi	/^		kmi0: kmi@10006000 {$/;"	l
kmi0	integratorap.dts	/^		kmi0: kmi@18000000 {$/;"	l
kmi1	arm-realview-eb.dtsi	/^		kmi1: kmi@10007000 {$/;"	l
kmi1	arm-realview-pb11mp.dts	/^		kmi1: kmi@10007000 {$/;"	l
kmi1	arm-realview-pbx.dtsi	/^		kmi1: kmi@10007000 {$/;"	l
kmi1	integratorap.dts	/^		kmi1: kmi@19000000 {$/;"	l
kmiclk	arm-realview-eb.dtsi	/^	kmiclk: kmiclk@24M {$/;"	l
kmiclk	arm-realview-pb1176.dts	/^	kmiclk: kmiclk@24M {$/;"	l
kmiclk	arm-realview-pb11mp.dts	/^	kmiclk: kmiclk@24M {$/;"	l
kmiclk	arm-realview-pbx.dtsi	/^	kmiclk: kmiclk@24M {$/;"	l
kmiclk	integratorcp.dts	/^		kmiclk: kmiclk@1M {$/;"	l
knav_dmas	keystone-k2e-netcp.dtsi	/^knav_dmas: knav_dmas@0 {$/;"	l
knav_dmas	keystone-k2hk-netcp.dtsi	/^knav_dmas: knav_dmas@0 {$/;"	l
knav_dmas	keystone-k2l-netcp.dtsi	/^knav_dmas: knav_dmas@0 {$/;"	l
kpc_cfg_func	hi3620-hi4511.dts	/^			kpc_cfg_func: kpc_cfg_func {$/;"	l	label:pmx1
kpc_pmx_func	hi3620-hi4511.dts	/^			kpc_pmx_func: kpc_pmx_func {$/;"	l	label:pmx0
kpc_pmx_idle	hi3620-hi4511.dts	/^			kpc_pmx_idle: kpc_pmx_idle {$/;"	l	label:pmx0
kpp	imx25.dtsi	/^			kpp: kpp@43fa8000 {$/;"	l
kpp	imx27.dtsi	/^			kpp: kpp@10008000 {$/;"	l
kpp	imx31.dtsi	/^			kpp: kpp@43fa8000 {$/;"	l
kpp	imx35.dtsi	/^			kpp: kpp@43fa8000 {$/;"	l	label:aips1
kpp	imx51.dtsi	/^			kpp: kpp@73f94000 {$/;"	l
kpp	imx53.dtsi	/^			kpp: kpp@53f94000 {$/;"	l
kpp	imx6qdl.dtsi	/^			kpp: kpp@020b8000 {$/;"	l
kpp	imx6sl.dtsi	/^			kpp: kpp@020b8000 {$/;"	l	label:aips1
kpp	imx6sll.dtsi	/^			kpp: kpp@020b8000 {$/;"	l	label:aips1
kpp	imx6sx.dtsi	/^			kpp: kpp@020b8000 {$/;"	l
kpp	imx6ul.dtsi	/^			kpp: kpp@020b8000 {$/;"	l
kpp	imx6ull.dtsi	/^			kpp: kpp@020b8000 {$/;"	l
kpp	imx7d.dtsi	/^	kpp: kpp@30320000 {$/;"	l
kpss_in0	qcom-msm8974.dtsi	/^					kpss_in0: endpoint {$/;"	l
kpss_in1	qcom-msm8974.dtsi	/^					kpss_in1: endpoint {$/;"	l
kpss_in2	qcom-msm8974.dtsi	/^					kpss_in2: endpoint {$/;"	l
kpss_in3	qcom-msm8974.dtsi	/^					kpss_in3: endpoint {$/;"	l
kpss_out	qcom-msm8974.dtsi	/^					kpss_out: endpoint {$/;"	l
ks8851_irq_pins	omap4-var-om44customboard.dtsi	/^	ks8851_irq_pins: pinmux_ks8851_irq_pins {$/;"	l
ks_kas_spi_pmx0	atlas7.dtsi	/^			ks_kas_spi_pmx0: ks_kas_spi@0 {$/;"	l	label:pinctrl
ksz8463	imx6sxea-com-kit_v2-m4.dts	/^	ksz8463: ksz8463@0 {$/;"	l
l2	berlin2.dtsi	/^		l2: l2-cache-controller@ac0000 {$/;"	l
l2	berlin2cd.dtsi	/^		l2: l2-cache-controller@ac0000 {$/;"	l
l2	berlin2q.dtsi	/^		l2: l2-cache-controller@ac0000 {$/;"	l
l2	dove.dtsi	/^	l2: l2-cache {$/;"	l
l2	hisi-x5hd2.dtsi	/^		l2: l2-cache {$/;"	l
l2	kirkwood.dtsi	/^		l2: l2-cache@20128 {$/;"	l
l2	owl-s500.dtsi	/^		l2: cache-controller@b0022000 {$/;"	l
l2	stih407-family.dtsi	/^	l2: cache-controller {$/;"	l
l2	uniphier-ld4.dtsi	/^		l2: l2-cache@500c0000 {$/;"	l
l2	uniphier-pro4.dtsi	/^		l2: l2-cache@500c0000 {$/;"	l
l2	uniphier-pro5.dtsi	/^		l2: l2-cache@500c0000 {$/;"	l
l2	uniphier-pxs2.dtsi	/^		l2: l2-cache@500c0000 {$/;"	l
l2	uniphier-sld8.dtsi	/^		l2: l2-cache@500c0000 {$/;"	l
l2_clk	picoxcell-pc3x3.dtsi	/^			l2_clk: clock@6 {$/;"	l	label:clkgate
l2_engine	picoxcell-pc3x2.dtsi	/^		l2_engine: spacc@180000 {$/;"	l
l2_engine	picoxcell-pc3x3.dtsi	/^		l2_engine: spacc@180000 {$/;"	l
l2c	exynos4210.dtsi	/^	l2c: l2-cache-controller@10502000 {$/;"	l
l2c	exynos4412.dtsi	/^	l2c: l2-cache-controller@10502000 {$/;"	l
l2cc	qcom-apq8064.dtsi	/^		l2cc: clock-controller@2011000 {$/;"	l
l2cc	qcom-mdm9615.dtsi	/^		l2cc: clock-controller@2011000 {$/;"	l
l2cc	qcom-msm8660.dtsi	/^		l2cc: clock-controller@2082000 {$/;"	l
l2cc	qcom-msm8960.dtsi	/^		l2cc: clock-controller@2011000 {$/;"	l
l2cc	tango4-common.dtsi	/^	l2cc: l2-cache-controller@20100000 {$/;"	l
l2cc	zx296702.dtsi	/^		l2cc: l2-cache-controller@0x00c00000 {$/;"	l
l3	uniphier-pro5.dtsi	/^		l3: l3-cache@500c8000 {$/;"	l
l3_div_ck	omap44xx-clocks.dtsi	/^	l3_div_ck: l3_div_ck@100 {$/;"	l
l3_gclk	am33xx-clocks.dtsi	/^	l3_gclk: l3_gclk {$/;"	l
l3_gclk	am43xx-clocks.dtsi	/^	l3_gclk: l3_gclk {$/;"	l
l3_ick	omap3xxx-clocks.dtsi	/^	l3_ick: l3_ick@a40 {$/;"	l
l3_iclk_div	dra7xx-clocks.dtsi	/^	l3_iclk_div: l3_iclk_div@100 {$/;"	l
l3_iclk_div	omap54xx-clocks.dtsi	/^	l3_iclk_div: l3_iclk_div@100 {$/;"	l
l3_init_clkdm	omap44xx-clocks.dtsi	/^	l3_init_clkdm: l3_init_clkdm {$/;"	l
l3_main_clk	socfpga.dtsi	/^					l3_main_clk: l3_main_clk {$/;"	l
l3_mp_clk	socfpga.dtsi	/^					l3_mp_clk: l3_mp_clk {$/;"	l
l3_sp_clk	socfpga.dtsi	/^					l3_sp_clk: l3_sp_clk {$/;"	l
l3g4200d	rk3288-popmetal.dts	/^	l3g4200d: l3g4200d@69 {$/;"	l
l3init_480m_dclk_div	dra7xx-clocks.dtsi	/^	l3init_480m_dclk_div: l3init_480m_dclk_div@1ac {$/;"	l
l3init_60m_fclk	dra7xx-clocks.dtsi	/^	l3init_60m_fclk: l3init_60m_fclk@104 {$/;"	l
l3init_60m_fclk	omap54xx-clocks.dtsi	/^	l3init_60m_fclk: l3init_60m_fclk@104 {$/;"	l
l3init_960m_gfclk	dra7xx-clocks.dtsi	/^	l3init_960m_gfclk: l3init_960m_gfclk@6c0 {$/;"	l
l3init_clkdm	omap54xx-clocks.dtsi	/^	l3init_clkdm: l3init_clkdm {$/;"	l
l3instr_ts_gclk_div	dra7xx-clocks.dtsi	/^	l3instr_ts_gclk_div: l3instr_ts_gclk_div@e50 {$/;"	l
l3instr_ts_gclk_div	omap54xx-clocks.dtsi	/^	l3instr_ts_gclk_div: l3instr_ts_gclk_div {$/;"	l
l3s_gclk	am33xx-clocks.dtsi	/^	l3s_gclk: l3s_gclk {$/;"	l
l3s_gclk	am43xx-clocks.dtsi	/^	l3s_gclk: l3s_gclk {$/;"	l
l4	omap2420.dtsi	/^		l4: l4@48000000 {$/;"	l
l4_cfg	dra7.dtsi	/^		l4_cfg: l4@4a000000 {$/;"	l
l4_cfg	omap4.dtsi	/^		l4_cfg: l4@4a000000 {$/;"	l
l4_cfg	omap5.dtsi	/^		l4_cfg: l4@4a000000 {$/;"	l
l4_ck	omap24xx-clocks.dtsi	/^	l4_ck: l4_ck@240 {$/;"	l
l4_core	omap3.dtsi	/^		l4_core: l4@48000000 {$/;"	l
l4_div_ck	omap44xx-clocks.dtsi	/^	l4_div_ck: l4_div_ck@100 {$/;"	l
l4_ick	omap3xxx-clocks.dtsi	/^	l4_ick: l4_ick@a40 {$/;"	l
l4_main_clk	socfpga.dtsi	/^					l4_main_clk: l4_main_clk {$/;"	l
l4_main_clk	socfpga_arria10.dtsi	/^					l4_main_clk: l4_main_clk {$/;"	l
l4_mp_clk	socfpga.dtsi	/^					l4_mp_clk: l4_mp_clk {$/;"	l
l4_mp_clk	socfpga_arria10.dtsi	/^					l4_mp_clk: l4_mp_clk {$/;"	l
l4_root_clk_div	dra7xx-clocks.dtsi	/^	l4_root_clk_div: l4_root_clk_div {$/;"	l
l4_root_clk_div	omap54xx-clocks.dtsi	/^	l4_root_clk_div: l4_root_clk_div@100 {$/;"	l
l4_rtc_gclk	am33xx-clocks.dtsi	/^	l4_rtc_gclk: l4_rtc_gclk {$/;"	l
l4_sp_clk	socfpga.dtsi	/^					l4_sp_clk: l4_sp_clk {$/;"	l
l4_sp_clk	socfpga_arria10.dtsi	/^					l4_sp_clk: l4_sp_clk {$/;"	l
l4_sys_free_clk	socfpga_arria10.dtsi	/^					l4_sys_free_clk: l4_sys_free_clk {$/;"	l
l4_wkup	am33xx.dtsi	/^		l4_wkup: l4_wkup@44c00000 {$/;"	l
l4_wkup	am4372.dtsi	/^		l4_wkup: l4_wkup@44c00000 {$/;"	l
l4_wkup	dra7.dtsi	/^		l4_wkup: l4@4ae00000 {$/;"	l
l4_wkup	omap2430.dtsi	/^		l4_wkup: l4_wkup@49000000 {$/;"	l
l4_wkup	omap4.dtsi	/^			l4_wkup: l4@300000 {$/;"	l	label:l4_cfg
l4_wkup	omap5.dtsi	/^		l4_wkup: l4@4ae00000 {$/;"	l
l4_wkup_clk_mux_ck	omap44xx-clocks.dtsi	/^	l4_wkup_clk_mux_ck: l4_wkup_clk_mux_ck@108 {$/;"	l
l4fw_gclk	am33xx-clocks.dtsi	/^	l4fw_gclk: l4fw_gclk {$/;"	l
l4hs	dm814x.dtsi	/^		l4hs: l4hs@4a000000 {$/;"	l
l4hs_gclk	am33xx-clocks.dtsi	/^	l4hs_gclk: l4hs_gclk {$/;"	l
l4hs_gclk	am43xx-clocks.dtsi	/^	l4hs_gclk: l4hs_gclk {$/;"	l
l4ls	dm814x.dtsi	/^		l4ls: l4ls@48000000 {$/;"	l
l4ls_gclk	am33xx-clocks.dtsi	/^	l4ls_gclk: l4ls_gclk {$/;"	l
l4ls_gclk	am43xx-clocks.dtsi	/^	l4ls_gclk: l4ls_gclk {$/;"	l
lan1phy	orion5x-netgear-wnr854t.dts	/^			lan1phy: ethernet-phy@5 {$/;"	l
lan2phy	orion5x-netgear-wnr854t.dts	/^			lan2phy: ethernet-phy@7 {$/;"	l
lan3phy	orion5x-netgear-wnr854t.dts	/^			lan3phy: ethernet-phy@0 {$/;"	l
lan4phy	orion5x-netgear-wnr854t.dts	/^			lan4phy: ethernet-phy@1 {$/;"	l
lan7500_rst_pins	omap4-var-som-om44.dtsi	/^	lan7500_rst_pins: pinmux_lan7500_rst_pins {$/;"	l
lan89218_pins	r8a7792-blanche.dts	/^	lan89218_pins: lan89218 {$/;"	l
lan89218_pins	r8a7792-wheat.dts	/^	lan89218_pins: lan89218 {$/;"	l
lan9117_pins	omap3-lilly-dbb056.dts	/^	lan9117_pins: pinmux_lan9117_pins {$/;"	l
lan9221	imx51-digi-connectcore-som.dtsi	/^	lan9221: lan9221@5,0 {$/;"	l
lan9221_pins	logicpd-som-lv-37xx-devkit.dts	/^	lan9221_pins: pinmux_lan9221_pins {$/;"	l
lan9221_pins	logicpd-torpedo-37xx-devkit.dts	/^	lan9221_pins: pinmux_lan9221_pins {$/;"	l
lan9221_pins	omap3-lilly-a83x.dtsi	/^	lan9221_pins: pinmux_lan9221_pins {$/;"	l
larb0	mt2701.dtsi	/^	larb0: larb@14010000 {$/;"	l
larb1	mt2701.dtsi	/^	larb1: larb@16010000 {$/;"	l
larb2	mt2701.dtsi	/^	larb2: larb@15001000 {$/;"	l
lb035_pins	omap3-overo-common-lcd35.dtsi	/^	lb035_pins: pinmux_lb035_pins {$/;"	l
lbee1usjyc_pins	omap3-igep0020.dts	/^	lbee1usjyc_pins: pinmux_lbee1usjyc_pins {$/;"	l
lbee1usjyc_pins	omap3-igep0030.dts	/^	lbee1usjyc_pins: pinmux_lbee1usjyc_pins {$/;"	l
lbep5clwmc_pins	omap3-igep0020-rev-f.dts	/^	lbep5clwmc_pins: pinmux_lbep5clwmc_pins {$/;"	l
lbep5clwmc_pins	omap3-igep0030-rev-g.dts	/^	lbep5clwmc_pins: pinmux_lbep5clwmc_pins {$/;"	l
lbep5clwmc_wlen	omap3-igep0020-rev-f.dts	/^	lbep5clwmc_wlen: regulator-lbep5clwmc-wlen {$/;"	l
lbep5clwmc_wlen	omap3-igep0030-rev-g.dts	/^	lbep5clwmc_wlen: regulator-lbep5clwmc-wlen {$/;"	l
lcc	qcom-apq8064.dtsi	/^		lcc: clock-controller@28000000 {$/;"	l
lcc	qcom-ipq8064.dtsi	/^		lcc: clock-controller@28000000 {$/;"	l
lcc	qcom-mdm9615.dtsi	/^		lcc: clock-controller@28000000 {$/;"	l
lcc	qcom-msm8960.dtsi	/^		lcc: clock-controller@28000000 {$/;"	l
lcd	imx6dlea-com-kit.dts	/^	lcd: lcd@0 {$/;"	l
lcd	imx6dlea-com-kit_v2.dts	/^	lcd: lcd@0 {$/;"	l
lcd	imx6qdl-aristainetos.dtsi	/^	lcd: lcd@0 {$/;"	l
lcd	imx6qea-com-kit.dts	/^	lcd: lcd@0 {$/;"	l
lcd	imx6qea-com-kit_v2.dts	/^	lcd: lcd@0 {$/;"	l
lcd	nspire.dtsi	/^		lcd: lcd@C0000000 {$/;"	l
lcd	omap3-gta04.dtsi	/^		lcd: td028ttec1@0 {$/;"	l
lcd	omap3-pandora-common.dtsi	/^	lcd: lcd@1 {$/;"	l
lcd0	am437x-gp-evm.dts	/^	lcd0: display {$/;"	l
lcd0	am437x-sk-evm.dts	/^	lcd0: display {$/;"	l
lcd0	am43x-epos-evm.dts	/^	lcd0: display {$/;"	l
lcd0	compulab-sb-som.dtsi	/^	lcd0: display {$/;"	l
lcd0	dove.dtsi	/^			lcd0: lcd-controller@820000 {$/;"	l
lcd0	logicpd-som-lv-37xx-devkit.dts	/^	lcd0: display@0 {$/;"	l
lcd0	logicpd-torpedo-37xx-devkit.dts	/^	lcd0: display {$/;"	l
lcd0	omap3-devkit8000-lcd-common.dtsi	/^	lcd0: display {$/;"	l
lcd0	omap3-devkit8000-lcd43.dts	/^	lcd0: display {$/;"	l
lcd0	omap3-devkit8000-lcd70.dts	/^	lcd0: display {$/;"	l
lcd0	omap3-ha-lcd.dts	/^	lcd0: display {$/;"	l
lcd0	omap3-overo-common-lcd35.dtsi	/^	lcd0: display@1 {$/;"	l
lcd0	omap3-overo-common-lcd43.dtsi	/^	lcd0: display {$/;"	l
lcd0	omap3-panel-sharp-ls037v7dw01.dtsi	/^	lcd0: display {$/;"	l
lcd0	omap3-thunder.dts	/^	lcd0: display {$/;"	l
lcd0	omap4-droid4-xt894.dts	/^	lcd0: display {$/;"	l
lcd0	omap4-sdp.dts	/^	lcd0: display {$/;"	l
lcd0	omap4-var-dvk-om44.dts	/^	lcd0: display {$/;"	l
lcd0	omap5-cm-t54.dts	/^	lcd0: display {$/;"	l
lcd0_in	omap4-droid4-xt894.dts	/^			lcd0_in: endpoint {$/;"	l
lcd0_in	omap4-sdp.dts	/^			lcd0_in: endpoint {$/;"	l	label:lcd0
lcd0_pins	r8a7740-armadillo800eva.dts	/^	lcd0_pins: lcd0 {$/;"	l
lcd0_rgb888_pins	sun6i-a31.dtsi	/^			lcd0_rgb888_pins: lcd0_rgb888 {$/;"	l	label:pio
lcd1	dove.dtsi	/^			lcd1: lcd-controller@810000 {$/;"	l
lcd1	omap4-sdp.dts	/^	lcd1: display {$/;"	l
lcd1_in	omap4-sdp.dts	/^			lcd1_in: endpoint {$/;"	l	label:lcd1
lcd_16pins_a	atlas6.dtsi	/^				lcd_16pins_a: lcd0@0 {$/;"	l	label:gpio
lcd_16pins_a	prima2.dtsi	/^				lcd_16pins_a: lcd0@0 {$/;"	l	label:gpio
lcd_18pins_a	atlas6.dtsi	/^				lcd_18pins_a: lcd0@1 {$/;"	l	label:gpio
lcd_18pins_a	prima2.dtsi	/^				lcd_18pins_a: lcd0@1 {$/;"	l	label:gpio
lcd_24pins_a	atlas6.dtsi	/^				lcd_24pins_a: lcd0@2 {$/;"	l	label:gpio
lcd_24pins_a	prima2.dtsi	/^				lcd_24pins_a: lcd0@2 {$/;"	l	label:gpio
lcd_33	rk3188-px3-evb.dts	/^			lcd_33: SWITCH_REG1 {$/;"	l
lcd_3v3	omap3-panel-sharp-ls037v7dw01.dtsi	/^	lcd_3v3: regulator-lcd-3v3 {$/;"	l
lcd_bl_en	tegra114-roth.dts	/^		lcd_bl_en: regulator@0 {$/;"	l
lcd_bl_en	tegra114-tn7.dts	/^		lcd_bl_en: regulator@1 {$/;"	l
lcd_clk	at91sam9261.dtsi	/^					lcd_clk: lcd_clk {$/;"	l
lcd_clk	at91sam9263.dtsi	/^					lcd_clk: lcd_clk {$/;"	l
lcd_clk	at91sam9g45.dtsi	/^					lcd_clk: lcd_clk {$/;"	l
lcd_clk	at91sam9rl.dtsi	/^					lcd_clk: lcd_clk {$/;"	l
lcd_clk	exynos4210-pinctrl.dtsi	/^		lcd_clk: lcd-clk {$/;"	l
lcd_clk	exynos4412-pinctrl.dtsi	/^		lcd_clk: lcd-clk {$/;"	l	label:pinctrl_0
lcd_clk	s5pv210-pinctrl.dtsi	/^	lcd_clk: lcd-clk {$/;"	l
lcd_cs	rk3288-evb.dtsi	/^		lcd_cs: lcd-cs {$/;"	l
lcd_ctrl	exynos4210-pinctrl.dtsi	/^		lcd_ctrl: lcd-ctrl {$/;"	l
lcd_ctrl	exynos4412-pinctrl.dtsi	/^		lcd_ctrl: lcd-ctrl {$/;"	l	label:pinctrl_0
lcd_ctrl	s3c64xx-pinctrl.dtsi	/^	lcd_ctrl: lcd-ctrl {$/;"	l
lcd_ctrl	s5pv210-pinctrl.dtsi	/^		lcd_ctrl: lcd-ctrl {$/;"	l
lcd_data16	exynos4210-pinctrl.dtsi	/^		lcd_data16: lcd-data-width16 {$/;"	l
lcd_data16	exynos4412-pinctrl.dtsi	/^		lcd_data16: lcd-data-width16 {$/;"	l	label:pinctrl_0
lcd_data16	s3c64xx-pinctrl.dtsi	/^	lcd_data16: lcd-data-width16 {$/;"	l
lcd_data18	exynos4210-pinctrl.dtsi	/^		lcd_data18: lcd-data-width18 {$/;"	l
lcd_data18	exynos4412-pinctrl.dtsi	/^		lcd_data18: lcd-data-width18 {$/;"	l	label:pinctrl_0
lcd_data18	s3c64xx-pinctrl.dtsi	/^	lcd_data18: lcd-data-width18 {$/;"	l
lcd_data24	exynos4210-pinctrl.dtsi	/^		lcd_data24: lcd-data-width24 {$/;"	l
lcd_data24	exynos4412-pinctrl.dtsi	/^		lcd_data24: lcd-data-width24 {$/;"	l	label:pinctrl_0
lcd_data24	s3c64xx-pinctrl.dtsi	/^	lcd_data24: lcd-data-width24 {$/;"	l
lcd_data24	s5pv210-pinctrl.dtsi	/^	lcd_data24: lcd-data-width24 {$/;"	l
lcd_default_mode	ste-href-family-pinctrl.dtsi	/^				lcd_default_mode: lcd_default {$/;"	l
lcd_display	imx6dl-colibri-eval-v3.dts	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6q-apalis-eval.dts	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6q-apalis-ixora-v1.1.dts	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6q-apalis-ixora.dts	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6qdl-nitrogen6_max.dtsi	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6qdl-nitrogen6_som2.dtsi	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6qdl-nitrogen6x.dtsi	/^	lcd_display: display@di0 {$/;"	l
lcd_display	imx6qdl-sabrelite.dtsi	/^	lcd_display: display@di0 {$/;"	l
lcd_display_in	imx6dl-colibri-eval-v3.dts	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6q-apalis-eval.dts	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6q-apalis-ixora-v1.1.dts	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6q-apalis-ixora.dts	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6qdl-nitrogen6_max.dtsi	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6qdl-nitrogen6_som2.dtsi	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6qdl-nitrogen6x.dtsi	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_in	imx6qdl-sabrelite.dtsi	/^			lcd_display_in: endpoint {$/;"	l	label:lcd_display
lcd_display_out	imx6dl-colibri-eval-v3.dts	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6q-apalis-eval.dts	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6q-apalis-ixora-v1.1.dts	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6q-apalis-ixora.dts	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6qdl-nitrogen6_max.dtsi	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6qdl-nitrogen6_som2.dtsi	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6qdl-nitrogen6x.dtsi	/^			lcd_display_out: endpoint {$/;"	l
lcd_display_out	imx6qdl-sabrelite.dtsi	/^			lcd_display_out: endpoint {$/;"	l
lcd_en	exynos4210-pinctrl.dtsi	/^		lcd_en: lcd-en {$/;"	l
lcd_en	rk3288-evb-act8846.dts	/^		lcd_en: lcd-en  {$/;"	l
lcd_enable_h	rk3288-veyron-jaq.dts	/^		lcd_enable_h: lcd-en {$/;"	l
lcd_enable_h	rk3288-veyron-jerry.dts	/^		lcd_enable_h: lcd-en {$/;"	l
lcd_enable_h	rk3288-veyron-minnie.dts	/^		lcd_enable_h: lcd-en {$/;"	l
lcd_enable_h	rk3288-veyron-speedy.dts	/^		lcd_enable_h: lcd-en {$/;"	l
lcd_enable_pin	logicpd-som-lv-37xx-devkit.dts	/^	lcd_enable_pin: pinmux_lcd_enable_pin {$/;"	l
lcd_ep	exynos4210-universal_c210.dts	/^				lcd_ep: endpoint {$/;"	l
lcd_gclk	am33xx-clocks.dtsi	/^	lcd_gclk: lcd_gclk@534 {$/;"	l
lcd_hrefv60_mode	ste-hrefv60plus.dtsi	/^				lcd_hrefv60_mode: lcd_hrefv60 {$/;"	l
lcd_in	am437x-gp-evm.dts	/^			lcd_in: endpoint {$/;"	l
lcd_in	am437x-sbc-t43.dts	/^		lcd_in: endpoint {$/;"	l
lcd_in	am437x-sk-evm.dts	/^			lcd_in: endpoint {$/;"	l
lcd_in	am43x-epos-evm.dts	/^			lcd_in: endpoint {$/;"	l
lcd_in	am57xx-sbc-am57x.dts	/^		lcd_in: endpoint {$/;"	l
lcd_in	logicpd-som-lv-37xx-devkit.dts	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	logicpd-torpedo-37xx-devkit.dts	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap3-devkit8000-lcd-common.dtsi	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap3-gta04.dtsi	/^				lcd_in: endpoint {$/;"	l	label:lcd
lcd_in	omap3-ha-lcd.dts	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap3-n900.dts	/^			lcd_in: endpoint {$/;"	l
lcd_in	omap3-overo-common-lcd35.dtsi	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap3-overo-common-lcd43.dtsi	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap3-pandora-common.dtsi	/^			lcd_in: endpoint {$/;"	l	label:lcd
lcd_in	omap3-panel-sharp-ls037v7dw01.dtsi	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap3-thunder.dts	/^			lcd_in: endpoint {$/;"	l	label:lcd0
lcd_in	omap4-var-dvk-om44.dts	/^			lcd_in: endpoint {$/;"	l
lcd_in	omap5-cm-t54.dts	/^                        lcd_in: endpoint {$/;"	l
lcd_ldi	exynos4412-pinctrl.dtsi	/^		lcd_ldi: lcd-ldi {$/;"	l	label:pinctrl_0
lcd_panel	imx6dl-aristainetos2_4.dts	/^	lcd_panel: display@0 {$/;"	l
lcd_panel_in	imx6dl-colibri-eval-v3.dts	/^			lcd_panel_in: endpoint {$/;"	l	label:panel
lcd_panel_in	imx6q-apalis-eval.dts	/^			lcd_panel_in: endpoint {$/;"	l	label:panel
lcd_panel_in	imx6q-apalis-ixora-v1.1.dts	/^			lcd_panel_in: endpoint {$/;"	l	label:panel
lcd_panel_in	imx6q-apalis-ixora.dts	/^			lcd_panel_in: endpoint {$/;"	l	label:panel
lcd_panel_in	imx6qdl-nitrogen6_max.dtsi	/^			lcd_panel_in: endpoint {$/;"	l
lcd_panel_in	imx6qdl-nitrogen6_som2.dtsi	/^			lcd_panel_in: endpoint {$/;"	l
lcd_panel_in	imx6qdl-nitrogen6x.dtsi	/^			lcd_panel_in: endpoint {$/;"	l
lcd_panel_in	imx6qdl-sabrelite.dtsi	/^			lcd_panel_in: endpoint {$/;"	l
lcd_pins	am335x-pepper.dts	/^	lcd_pins: pinmux_lcd {$/;"	l
lcd_pins	am437x-sk-evm.dts	/^	lcd_pins: lcd_pins {$/;"	l
lcd_pins	da850.dtsi	/^			lcd_pins: pinmux_lcd_pins {$/;"	l	label:pmx_core
lcd_pins	omap3-lilly-dbb056.dts	/^	lcd_pins: pinmux_lcd_pins {$/;"	l
lcd_pins	omap5-cm-t54.dts	/^	lcd_pins: pinmux_lcd_pins {$/;"	l
lcd_pins_default	am335x-evmsk.dts	/^	lcd_pins_default: lcd_pins_default {$/;"	l
lcd_pins_default	am335x-sbc-t335.dts	/^	lcd_pins_default: lcd_pins_default {$/;"	l
lcd_pins_default	am57xx-sbc-am57x.dts	/^	lcd_pins_default: lcd_pins_default {$/;"	l
lcd_pins_s0	am335x-evm.dts	/^	lcd_pins_s0: lcd_pins_s0 {$/;"	l
lcd_pins_sleep	am335x-evmsk.dts	/^	lcd_pins_sleep: lcd_pins_sleep {$/;"	l
lcd_pins_sleep	am335x-sbc-t335.dts	/^	lcd_pins_sleep: lcd_pins_sleep {$/;"	l
lcd_reg	lpc3250-phy3250.dts	/^		lcd_reg: regulator@1 {$/;"	l
lcd_regulator	omap4-droid4-xt894.dts	/^	lcd_regulator: regulator-lcd {$/;"	l
lcd_rgb565_pins	sun5i.dtsi	/^			lcd_rgb565_pins: lcd_rgb565@0 {$/;"	l	label:pio
lcd_rgb666_pins	sun5i.dtsi	/^			lcd_rgb666_pins: lcd_rgb666@0 {$/;"	l	label:pio
lcd_rgb666_pins	sun8i-a23-a33.dtsi	/^			lcd_rgb666_pins: lcd-rgb666@0 {$/;"	l	label:pio
lcd_sleep_mode	ste-href-family-pinctrl.dtsi	/^				lcd_sleep_mode: lcd_sleep {$/;"	l
lcd_sync	exynos4210-pinctrl.dtsi	/^		lcd_sync: lcd-sync {$/;"	l
lcd_sync	s5pv210-pinctrl.dtsi	/^	lcd_sync: lcd-sync {$/;"	l
lcd_vdd3_reg	exynos4412-trats2.dts	/^		lcd_vdd3_reg: voltage-regulator-2 {$/;"	l
lcdc	am33xx.dtsi	/^		lcdc: lcdc@4830e000 {$/;"	l
lcdc	da850.dtsi	/^		lcdc: display@213000 {$/;"	l
lcdc	imx25.dtsi	/^			lcdc: lcdc@53fbc000 {$/;"	l
lcdc	lpc18xx.dtsi	/^		lcdc: lcd-controller@40008000 {$/;"	l
lcdc_0	am335x-boneblack-common.dtsi	/^		lcdc_0: endpoint@0 {$/;"	l
lcdc_clk	at91sam9n12.dtsi	/^					lcdc_clk: lcdc_clk {$/;"	l
lcdc_clk	at91sam9x5_lcd.dtsi	/^					lcdc_clk: lcdc_clk {$/;"	l	label:pmc
lcdc_clk	sama5d2.dtsi	/^					lcdc_clk: lcdc_clk {$/;"	l
lcdc_clk	sama5d3_lcd.dtsi	/^					lcdc_clk: lcdc_clk {$/;"	l	label:pmc
lcdc_clk	sama5d4.dtsi	/^					lcdc_clk: lcdc_clk {$/;"	l
lcdc_out_vga	da850-lcdk.dts	/^		lcdc_out_vga: endpoint {$/;"	l
lcdck	at91sam9n12.dtsi	/^					lcdck: lcdck {$/;"	l	label:pmc
lcdck	at91sam9x5_lcd.dtsi	/^					lcdck: lcdck {$/;"	l
lcdck	sama5d2.dtsi	/^					lcdck: lcdck {$/;"	l	label:pmc
lcdck	sama5d3_lcd.dtsi	/^					lcdck: lcdck {$/;"	l
lcdck	sama5d4.dtsi	/^					lcdck: lcdck {$/;"	l	label:pmc
lcddc	ep7211-edb7211.dts	/^	lcddc: lcddc {$/;"	l
lcdif	imx28.dtsi	/^			lcdif: lcdif@80030000 {$/;"	l
lcdif	imx6dl.dtsi	/^			lcdif: lcdif@020f8000 {$/;"	l	label:aips1
lcdif	imx6sl.dtsi	/^			lcdif: lcdif@020f8000 {$/;"	l
lcdif	imx6sll.dtsi	/^			lcdif: lcdif@020f8000 {$/;"	l	label:aips1
lcdif	imx6ul.dtsi	/^			lcdif: lcdif@021c8000 {$/;"	l
lcdif	imx6ull.dtsi	/^			lcdif: lcdif@021c8000 {$/;"	l
lcdif	imx7s.dtsi	/^			lcdif: lcdif@30730000 {$/;"	l	label:aips2
lcdif	imx7ulp.dtsi	/^		lcdif: lcdif@40AA0000 {$/;"	l	label:ahbbridge1
lcdif1	imx6sx.dtsi	/^				lcdif1: lcdif@02220000 {$/;"	l	label:aips3
lcdif2	imx6sx.dtsi	/^				lcdif2: lcdif@02224000 {$/;"	l	label:aips3
lcdif_16bit_pins_a	imx28.dtsi	/^				lcdif_16bit_pins_a: lcdif-16bit@0 {$/;"	l	label:pinctrl
lcdif_18bit_pins_a	imx28.dtsi	/^				lcdif_18bit_pins_a: lcdif-18bit@0 {$/;"	l	label:pinctrl
lcdif_18bit_pins_cfa10049	imx28-cfa10049.dts	/^				lcdif_18bit_pins_cfa10049: lcdif-18bit@0 {$/;"	l
lcdif_18bit_pins_cfa10055	imx28-cfa10055.dts	/^				lcdif_18bit_pins_cfa10055: lcdif-18bit@0 {$/;"	l
lcdif_18bit_pins_cfa10057	imx28-cfa10057.dts	/^				lcdif_18bit_pins_cfa10057: lcdif-18bit@0 {$/;"	l
lcdif_24bit_pins_a	imx23.dtsi	/^				lcdif_24bit_pins_a: lcdif-24bit@0 {$/;"	l
lcdif_24bit_pins_a	imx28.dtsi	/^				lcdif_24bit_pins_a: lcdif-24bit@0 {$/;"	l	label:pinctrl
lcdif_out	imx7-colibri-eval-v3.dtsi	/^		lcdif_out: endpoint {$/;"	l
lcdif_pins_apf28dev	imx28-apf28dev.dts	/^				lcdif_pins_apf28dev: lcdif-apf28dev@0 {$/;"	l
lcdif_pins_apx4	imx28-apx4devkit.dts	/^				lcdif_pins_apx4: lcdif-apx4@0 {$/;"	l
lcdif_pins_cfa10049	imx28-cfa10049.dts	/^				lcdif_pins_cfa10049: lcdif-evk@0 {$/;"	l
lcdif_pins_cfa10049_pullup	imx28-cfa10049.dts	/^				lcdif_pins_cfa10049_pullup: lcdif-10049-pullup@0 {$/;"	l
lcdif_pins_cfa10055	imx28-cfa10055.dts	/^				lcdif_pins_cfa10055: lcdif-evk@0 {$/;"	l
lcdif_pins_cfa10055_pullup	imx28-cfa10055.dts	/^				lcdif_pins_cfa10055_pullup: lcdif-10055-pullup@0 {$/;"	l
lcdif_pins_cfa10056	imx28-cfa10056.dts	/^				lcdif_pins_cfa10056: lcdif-10056@0 {$/;"	l
lcdif_pins_cfa10056_pullup	imx28-cfa10056.dts	/^				lcdif_pins_cfa10056_pullup: lcdif-10056-pullup@0 {$/;"	l
lcdif_pins_cfa10057	imx28-cfa10057.dts	/^				lcdif_pins_cfa10057: lcdif-evk@0 {$/;"	l
lcdif_pins_cfa10058	imx28-cfa10058.dts	/^				lcdif_pins_cfa10058: lcdif-10058@0 {$/;"	l
lcdif_pins_evk	imx28-evk.dts	/^				lcdif_pins_evk: lcdif-evk@0 {$/;"	l
lcdif_pins_m28	imx28-m28cu3.dts	/^				lcdif_pins_m28: lcdif-m28@0 {$/;"	l
lcdif_pins_m28	imx28-m28evk.dts	/^				lcdif_pins_m28: lcdif-m28@0 {$/;"	l
lcdif_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	lcdif_pins_mbmx28lc: lcdif-mbmx28lc@0 {$/;"	l
lcdif_sync_pins_a	imx28.dtsi	/^				lcdif_sync_pins_a: lcdif-sync@0 {$/;"	l	label:pinctrl
lcdrom_pins_a	atlas6.dtsi	/^				lcdrom_pins_a: lcdrom0@0 {$/;"	l	label:gpio
lcdrom_pins_a	prima2.dtsi	/^				lcdrom_pins_a: lcdrom0@0 {$/;"	l	label:gpio
lcpll0	bcm-cygnus-clock.dtsi	/^	lcpll0: lcpll0 {$/;"	l
lcpll0	bcm-nsp.dtsi	/^		lcpll0: lcpll0@3f100 {$/;"	l
lcpll0	bcm5301x.dtsi	/^	lcpll0: lcpll0@1800c100 {$/;"	l
ld_ldd_16bit_pmx	atlas7.dtsi	/^			ld_ldd_16bit_pmx: ld_ldd_16bit@0 {$/;"	l	label:pinctrl
ld_ldd_fck_pmx	atlas7.dtsi	/^			ld_ldd_fck_pmx: ld_ldd_fck@0 {$/;"	l	label:pinctrl
ld_ldd_lck_pmx	atlas7.dtsi	/^			ld_ldd_lck_pmx: ld_ldd_lck@0 {$/;"	l	label:pinctrl
ld_ldd_pmx	atlas7.dtsi	/^			ld_ldd_pmx: ld_ldd@0 {$/;"	l	label:pinctrl
ldb	imx53.dtsi	/^			ldb: ldb@53fa8008 {$/;"	l
ldb	imx6qdl.dtsi	/^			ldb: ldb {$/;"	l
ldb	imx6sx.dtsi	/^			ldb: ldb@020e0014 {$/;"	l
ldo	atlas7.dtsi	/^			ldo: ldo {$/;"	l	label:pmu_regulator
ldo1	am437x-cm-t43.dts	/^		ldo1: regulator-ldo1 {$/;"	l	label:tps65218
ldo1	am437x-gp-evm.dts	/^		ldo1: regulator-ldo1 {$/;"	l
ldo1	am437x-sk-evm.dts	/^		ldo1: regulator-ldo1 {$/;"	l
ldo1	am43x-epos-evm.dts	/^		ldo1: regulator-ldo1 {$/;"	l	label:tps65218
ldo10_reg	exynos3250-artik5.dtsi	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos3250-monk.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos3250-rinato.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos4210-origen.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos4210-universal_c210.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos4412-itop-scp-core.dtsi	/^			ldo10_reg: LDO10 {$/;"	l	label:s5m8767
ldo10_reg	exynos4412-odroid-common.dtsi	/^			ldo10_reg: LDO10 {$/;"	l	label:max77686
ldo10_reg	exynos4412-origen.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos4412-trats2.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5250-arndale.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5250-smdk5250.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5250-snow-common.dtsi	/^			ldo10_reg: LDO10 {$/;"	l	label:max77686
ldo10_reg	exynos5250-spring.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5410-odroidxu.dts	/^			ldo10_reg: LDO10 {$/;"	l	label:max77802
ldo10_reg	exynos5420-arndale-octa.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5420-peach-pit.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5420-smdk5420.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	exynos5800-peach-pi.dts	/^			ldo10_reg: LDO10 {$/;"	l
ldo10_reg	imx53-qsb.dts	/^			ldo10_reg: ldo10 {$/;"	l	label:pmic
ldo10_reg	imx53-voipac-dmm-668.dtsi	/^			ldo10_reg: ldo10 {$/;"	l	label:pmic
ldo10_reg	s5pv210-aquila.dts	/^				ldo10_reg: LDO10 {$/;"	l	label:i2c_pmic
ldo10_reg	s5pv210-goni.dts	/^				ldo10_reg: LDO10 {$/;"	l	label:i2c_pmic
ldo11_reg	exynos3250-artik5.dtsi	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos3250-monk.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos3250-rinato.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos4210-origen.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos4210-universal_c210.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos4412-itop-scp-core.dtsi	/^			ldo11_reg: LDO11 {$/;"	l	label:s5m8767
ldo11_reg	exynos4412-odroid-common.dtsi	/^			ldo11_reg: LDO11 {$/;"	l	label:max77686
ldo11_reg	exynos4412-origen.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos4412-trats2.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5250-arndale.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5250-smdk5250.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5250-spring.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5410-odroidxu.dts	/^			ldo11_reg: LDO11 {$/;"	l	label:max77802
ldo11_reg	exynos5420-arndale-octa.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5420-peach-pit.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5420-smdk5420.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	exynos5800-peach-pi.dts	/^			ldo11_reg: LDO11 {$/;"	l
ldo11_reg	s5pv210-aquila.dts	/^				ldo11_reg: LDO11 {$/;"	l	label:i2c_pmic
ldo11_reg	s5pv210-goni.dts	/^				ldo11_reg: LDO11 {$/;"	l	label:i2c_pmic
ldo12_reg	exynos3250-artik5.dtsi	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos3250-monk.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos3250-rinato.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos4210-universal_c210.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos4412-itop-scp-core.dtsi	/^			ldo12_reg: LDO12 {$/;"	l	label:s5m8767
ldo12_reg	exynos4412-odroid-common.dtsi	/^			ldo12_reg: LDO12 {$/;"	l	label:max77686
ldo12_reg	exynos4412-origen.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos4412-trats2.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5250-arndale.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5250-smdk5250.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5250-snow-common.dtsi	/^			ldo12_reg: LDO12 {$/;"	l	label:max77686
ldo12_reg	exynos5250-spring.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5410-odroidxu.dts	/^			ldo12_reg: LDO12 {$/;"	l	label:max77802
ldo12_reg	exynos5420-arndale-octa.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5420-peach-pit.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5420-smdk5420.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	exynos5800-peach-pi.dts	/^			ldo12_reg: LDO12 {$/;"	l
ldo12_reg	s5pv210-aquila.dts	/^				ldo12_reg: LDO12 {$/;"	l	label:i2c_pmic
ldo12_reg	s5pv210-goni.dts	/^				ldo12_reg: LDO12 {$/;"	l	label:i2c_pmic
ldo13_reg	exynos3250-artik5.dtsi	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos3250-monk.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos3250-rinato.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos4210-universal_c210.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos4412-itop-scp-core.dtsi	/^			ldo13_reg: LDO13 {$/;"	l	label:s5m8767
ldo13_reg	exynos4412-odroid-common.dtsi	/^			ldo13_reg: LDO13 {$/;"	l	label:max77686
ldo13_reg	exynos4412-origen.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos4412-trats2.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5250-arndale.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5250-smdk5250.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5250-spring.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5410-odroidxu.dts	/^			ldo13_reg: LDO13 {$/;"	l	label:max77802
ldo13_reg	exynos5420-arndale-octa.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5420-peach-pit.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5420-smdk5420.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	exynos5800-peach-pi.dts	/^			ldo13_reg: LDO13 {$/;"	l
ldo13_reg	s5pv210-aquila.dts	/^				ldo13_reg: LDO13 {$/;"	l	label:i2c_pmic
ldo13_reg	s5pv210-goni.dts	/^				ldo13_reg: LDO13 {$/;"	l	label:i2c_pmic
ldo14_reg	exynos3250-artik5.dtsi	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos3250-monk.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos3250-rinato.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos4210-origen.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos4210-universal_c210.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos4412-itop-scp-core.dtsi	/^			ldo14_reg: LDO14 {$/;"	l	label:s5m8767
ldo14_reg	exynos4412-odroid-common.dtsi	/^			ldo14_reg: LDO14 {$/;"	l	label:max77686
ldo14_reg	exynos4412-origen.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos4412-trats2.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos5250-arndale.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos5250-smdk5250.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos5250-snow-common.dtsi	/^			ldo14_reg: LDO14 {$/;"	l	label:max77686
ldo14_reg	exynos5250-spring.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos5410-odroidxu.dts	/^			ldo14_reg: LDO14 {$/;"	l	label:max77802
ldo14_reg	exynos5420-peach-pit.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	exynos5800-peach-pi.dts	/^			ldo14_reg: LDO14 {$/;"	l
ldo14_reg	s5pv210-aquila.dts	/^				ldo14_reg: LDO14 {$/;"	l	label:i2c_pmic
ldo14_reg	s5pv210-goni.dts	/^				ldo14_reg: LDO14 {$/;"	l	label:i2c_pmic
ldo15_reg	exynos3250-artik5.dtsi	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos3250-monk.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos3250-rinato.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos4210-universal_c210.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos4412-itop-scp-core.dtsi	/^			ldo15_reg: LDO15 {$/;"	l	label:s5m8767
ldo15_reg	exynos4412-odroid-common.dtsi	/^			ldo15_reg: LDO15 {$/;"	l	label:max77686
ldo15_reg	exynos4412-origen.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos4412-trats2.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5250-arndale.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5250-smdk5250.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5250-snow-common.dtsi	/^			ldo15_reg: LDO15 {$/;"	l	label:max77686
ldo15_reg	exynos5250-spring.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5410-odroidxu.dts	/^			ldo15_reg: LDO15 {$/;"	l	label:max77802
ldo15_reg	exynos5420-arndale-octa.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5420-peach-pit.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5420-smdk5420.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	exynos5800-peach-pi.dts	/^			ldo15_reg: LDO15 {$/;"	l
ldo15_reg	s5pv210-aquila.dts	/^				ldo15_reg: LDO15 {$/;"	l	label:i2c_pmic
ldo15_reg	s5pv210-goni.dts	/^				ldo15_reg: LDO15 {$/;"	l	label:i2c_pmic
ldo16_reg	exynos3250-artik5.dtsi	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos3250-monk.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos3250-rinato.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos4210-universal_c210.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos4412-itop-scp-core.dtsi	/^			ldo16_reg: LDO16 {$/;"	l	label:s5m8767
ldo16_reg	exynos4412-odroid-common.dtsi	/^			ldo16_reg: LDO16 {$/;"	l	label:max77686
ldo16_reg	exynos4412-origen.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos4412-trats2.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos5250-arndale.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos5250-smdk5250.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos5250-snow-common.dtsi	/^			ldo16_reg: LDO16 {$/;"	l	label:max77686
ldo16_reg	exynos5250-spring.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos5410-odroidxu.dts	/^			ldo16_reg: LDO16 {$/;"	l	label:max77802
ldo16_reg	exynos5420-arndale-octa.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos5420-smdk5420.dts	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo16_reg: LDO16 {$/;"	l
ldo16_reg	s5pv210-aquila.dts	/^				ldo16_reg: LDO16 {$/;"	l	label:i2c_pmic
ldo16_reg	s5pv210-goni.dts	/^				ldo16_reg: LDO16 {$/;"	l	label:i2c_pmic
ldo17_reg	exynos3250-artik5.dtsi	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos3250-monk.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos3250-rinato.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos4210-origen.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos4210-universal_c210.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos4412-itop-scp-core.dtsi	/^			ldo17_reg: LDO17 {$/;"	l	label:s5m8767
ldo17_reg	exynos4412-origen.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos4412-trats2.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos5250-arndale.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos5250-spring.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos5410-odroidxu.dts	/^			ldo17_reg: LDO17 {$/;"	l	label:max77802
ldo17_reg	exynos5420-peach-pit.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos5420-smdk5420.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	exynos5800-peach-pi.dts	/^			ldo17_reg: LDO17 {$/;"	l
ldo17_reg	s5pv210-aquila.dts	/^				ldo17_reg: LDO17 {$/;"	l	label:i2c_pmic
ldo17_reg	s5pv210-goni.dts	/^				ldo17_reg: LDO17 {$/;"	l	label:i2c_pmic
ldo18_reg	exynos3250-artik5.dtsi	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos3250-monk.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos3250-rinato.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos4412-itop-scp-core.dtsi	/^			ldo18_reg: LDO18 {$/;"	l	label:s5m8767
ldo18_reg	exynos4412-origen.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos4412-trats2.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos5250-arndale.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos5410-odroidxu.dts	/^			ldo18_reg: LDO18 {$/;"	l	label:max77802
ldo18_reg	exynos5420-arndale-octa.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos5420-peach-pit.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo18_reg: LDO18 {$/;"	l
ldo18_reg	exynos5800-peach-pi.dts	/^			ldo18_reg: LDO18 {$/;"	l
ldo19_reg	exynos3250-artik5.dtsi	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos3250-monk.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos3250-rinato.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos4412-itop-scp-core.dtsi	/^			ldo19_reg: LDO19 {$/;"	l	label:s5m8767
ldo19_reg	exynos4412-origen.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos4412-trats2.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos5410-odroidxu.dts	/^			ldo19_reg: LDO19 {$/;"	l	label:max77802
ldo19_reg	exynos5420-arndale-octa.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos5420-peach-pit.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos5420-smdk5420.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo19_reg: LDO19 {$/;"	l
ldo19_reg	exynos5800-peach-pi.dts	/^			ldo19_reg: LDO19 {$/;"	l
ldo1_reg	am335x-bone-common.dtsi	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am335x-boneblue.dts	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am335x-chilisom.dtsi	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am335x-nano.dts	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am335x-pepper.dts	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am335x-shc.dts	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am335x-sl50.dts	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	am57xx-beagle-x15-common.dtsi	/^				ldo1_reg: ldo1 {$/;"	l	label:tps659038
ldo1_reg	am57xx-cl-som-am57x.dts	/^				ldo1_reg: ldo1 {$/;"	l	label:tps659038
ldo1_reg	am57xx-idk-common.dtsi	/^				ldo1_reg: ldo1 {$/;"	l	label:tps659038
ldo1_reg	da850-evm.dts	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	dra7-evm.dts	/^				ldo1_reg: ldo1 {$/;"	l	label:tps659038
ldo1_reg	dra72-evm-tps65917.dtsi	/^			ldo1_reg: ldo1 {$/;"	l	label:tps65917_regulators
ldo1_reg	dra76-evm.dts	/^				ldo1_reg: ldo1 {$/;"	l	label:tps65917.tps65917_regulators
ldo1_reg	exynos3250-artik5.dtsi	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos3250-monk.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos3250-rinato.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos4210-origen.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos4412-itop-scp-core.dtsi	/^			ldo1_reg: LDO1 {$/;"	l	label:s5m8767
ldo1_reg	exynos4412-odroid-common.dtsi	/^			ldo1_reg: LDO1 {$/;"	l	label:max77686
ldo1_reg	exynos4412-origen.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos4412-trats2.dts	/^			ldo1_reg: LDO1 {$/;"	l	label:max77686
ldo1_reg	exynos5250-arndale.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos5250-smdk5250.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos5250-snow-common.dtsi	/^			ldo1_reg: LDO1 {$/;"	l	label:max77686
ldo1_reg	exynos5410-odroidxu.dts	/^			ldo1_reg: LDO1 {$/;"	l	label:max77802
ldo1_reg	exynos5420-arndale-octa.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos5420-peach-pit.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos5420-smdk5420.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	exynos5800-peach-pi.dts	/^			ldo1_reg: LDO1 {$/;"	l
ldo1_reg	imx53-qsb.dts	/^			ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	imx53-usbarmory.dts	/^			ldo1_reg: ldo1 {$/;"	l	label:ltc3589
ldo1_reg	imx53-voipac-dmm-668.dtsi	/^			ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	imx7dea-ucom-kit.dts	/^                        ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	imx7dea-ucom-kit_v2.dts	/^                        ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	imx7dea-ucom-ptp.dts	/^                        ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	omap5-board-common.dtsi	/^				ldo1_reg: ldo1 {$/;"	l	label:palmas
ldo1_reg	omap5-cm-t54.dts	/^				ldo1_reg: ldo1 {$/;"	l	label:palmas
ldo1_reg	tegra30-beaver.dts	/^				ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	tegra30-cardhu.dtsi	/^				ldo1_reg: ldo1 {$/;"	l	label:pmic
ldo1_reg	tps6507x.dtsi	/^		ldo1_reg: regulator@3 {$/;"	l
ldo1_reg	tps65217.dtsi	/^		ldo1_reg: regulator@3 {$/;"	l
ldo20_reg	exynos3250-artik5.dtsi	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos3250-monk.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos3250-rinato.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos4412-itop-scp-core.dtsi	/^			ldo20_reg: LDO20 {$/;"	l	label:s5m8767
ldo20_reg	exynos4412-odroid-common.dtsi	/^			ldo20_reg: LDO20 {$/;"	l	label:max77686
ldo20_reg	exynos4412-origen.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos4412-trats2.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos5410-odroidxu.dts	/^			ldo20_reg: LDO20 {$/;"	l	label:max77802
ldo20_reg	exynos5420-arndale-octa.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos5420-peach-pit.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo20_reg	exynos5800-peach-pi.dts	/^			ldo20_reg: LDO20 {$/;"	l
ldo21_reg	exynos3250-artik5.dtsi	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos3250-monk.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos3250-rinato.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos4210-origen.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos4412-itop-scp-core.dtsi	/^			ldo21_reg: LDO21 {$/;"	l	label:s5m8767
ldo21_reg	exynos4412-odroid-common.dtsi	/^			ldo21_reg: LDO21 {$/;"	l	label:max77686
ldo21_reg	exynos4412-origen.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos4412-trats2.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos5410-odroidxu.dts	/^			ldo21_reg: LDO21 {$/;"	l	label:max77802
ldo21_reg	exynos5420-arndale-octa.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos5420-peach-pit.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo21_reg	exynos5800-peach-pi.dts	/^			ldo21_reg: LDO21 {$/;"	l
ldo22_reg	exynos3250-artik5.dtsi	/^			ldo22_reg: LDO22 {$/;"	l
ldo22_reg	exynos3250-monk.dts	/^			ldo22_reg: LDO22 {$/;"	l
ldo22_reg	exynos3250-rinato.dts	/^			ldo22_reg: LDO22 {$/;"	l
ldo22_reg	exynos4412-itop-scp-core.dtsi	/^			ldo22_reg: LDO22 {$/;"	l	label:s5m8767
ldo22_reg	exynos4412-odroid-common.dtsi	/^			ldo22_reg: LDO22 {$/;"	l	label:max77686
ldo22_reg	exynos4412-origen.dts	/^			ldo22_reg: LDO22 {$/;"	l
ldo22_reg	exynos4412-trats2.dts	/^			ldo22_reg: LDO22 {$/;"	l
ldo22_reg	exynos5250-arndale.dts	/^			ldo22_reg: LDO22 {$/;"	l
ldo22_reg	exynos5410-odroidxu.dts	/^			ldo22_reg: LDO22 {$/;"	l	label:max77802
ldo23_reg	exynos3250-artik5.dtsi	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos3250-monk.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos3250-rinato.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos4412-itop-scp-core.dtsi	/^			ldo23_reg: LDO23 {$/;"	l	label:s5m8767
ldo23_reg	exynos4412-origen.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos4412-trats2.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos5250-arndale.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos5410-odroidxu.dts	/^			ldo23_reg: LDO23 {$/;"	l	label:max77802
ldo23_reg	exynos5420-arndale-octa.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos5420-peach-pit.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo23_reg	exynos5800-peach-pi.dts	/^			ldo23_reg: LDO23 {$/;"	l
ldo24_reg	exynos3250-artik5.dtsi	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos3250-monk.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos3250-rinato.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos4412-itop-scp-core.dtsi	/^			ldo24_reg: LDO24 {$/;"	l	label:s5m8767
ldo24_reg	exynos4412-origen.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos4412-trats2.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos5410-odroidxu.dts	/^			ldo24_reg: LDO24 {$/;"	l	label:max77802
ldo24_reg	exynos5420-arndale-octa.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos5420-peach-pit.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos5420-smdk5420.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo24_reg: LDO24 {$/;"	l
ldo24_reg	exynos5800-peach-pi.dts	/^			ldo24_reg: LDO24 {$/;"	l
ldo25_reg	exynos3250-artik5.dtsi	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos3250-monk.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos3250-rinato.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos4412-itop-scp-core.dtsi	/^			ldo25_reg: LDO25 {$/;"	l	label:s5m8767
ldo25_reg	exynos4412-odroid-common.dtsi	/^			ldo25_reg: LDO25 {$/;"	l	label:max77686
ldo25_reg	exynos4412-origen.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos4412-trats2.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos5250-arndale.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos5250-spring.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos5410-odroidxu.dts	/^			ldo25_reg: LDO25 {$/;"	l	label:max77802
ldo25_reg	exynos5420-peach-pit.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo25_reg	exynos5800-peach-pi.dts	/^			ldo25_reg: LDO25 {$/;"	l
ldo26_reg	exynos4412-itop-scp-core.dtsi	/^			ldo26_reg: LDO26 {$/;"	l	label:s5m8767
ldo26_reg	exynos4412-origen.dts	/^			ldo26_reg: LDO26 {$/;"	l
ldo26_reg	exynos4412-trats2.dts	/^			ldo26_reg: LDO26 {$/;"	l
ldo26_reg	exynos5250-arndale.dts	/^			ldo26_reg: LDO26 {$/;"	l
ldo26_reg	exynos5410-odroidxu.dts	/^			ldo26_reg: LDO26 {$/;"	l	label:max77802
ldo26_reg	exynos5420-arndale-octa.dts	/^			ldo26_reg: LDO26 {$/;"	l
ldo26_reg	exynos5420-peach-pit.dts	/^			ldo26_reg: LDO26 {$/;"	l
ldo26_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo26_reg: LDO26 {$/;"	l
ldo26_reg	exynos5800-peach-pi.dts	/^			ldo26_reg: LDO26 {$/;"	l
ldo27_reg	exynos4412-itop-scp-core.dtsi	/^			ldo27_reg: LDO27 {$/;"	l	label:s5m8767
ldo27_reg	exynos4412-origen.dts	/^			ldo27_reg: LDO27 {$/;"	l
ldo27_reg	exynos5410-odroidxu.dts	/^			ldo27_reg: LDO27 {$/;"	l	label:max77802
ldo27_reg	exynos5420-arndale-octa.dts	/^			ldo27_reg: LDO27 {$/;"	l
ldo27_reg	exynos5420-peach-pit.dts	/^			ldo27_reg: LDO27 {$/;"	l
ldo27_reg	exynos5800-peach-pi.dts	/^			ldo27_reg: LDO27 {$/;"	l
ldo28_reg	exynos4412-itop-scp-core.dtsi	/^			ldo28_reg: LDO28 {$/;"	l	label:s5m8767
ldo28_reg	exynos4412-origen.dts	/^			ldo28_reg: LDO28 {$/;"	l
ldo28_reg	exynos5410-odroidxu.dts	/^			ldo28_reg: LDO28 {$/;"	l	label:max77802
ldo28_reg	exynos5420-arndale-octa.dts	/^			ldo28_reg: LDO28 {$/;"	l
ldo28_reg	exynos5420-peach-pit.dts	/^			ldo28_reg: LDO28 {$/;"	l
ldo28_reg	exynos5800-peach-pi.dts	/^			ldo28_reg: LDO28 {$/;"	l
ldo29_reg	exynos5410-odroidxu.dts	/^			ldo29_reg: LDO29 {$/;"	l	label:max77802
ldo29_reg	exynos5420-arndale-octa.dts	/^			ldo29_reg: LDO29 {$/;"	l
ldo29_reg	exynos5420-peach-pit.dts	/^			ldo29_reg: LDO29 {$/;"	l
ldo29_reg	exynos5800-peach-pi.dts	/^			ldo29_reg: LDO29 {$/;"	l
ldo2_reg	am335x-bone-common.dtsi	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am335x-boneblue.dts	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am335x-chilisom.dtsi	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am335x-nano.dts	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am335x-pepper.dts	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am335x-shc.dts	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am335x-sl50.dts	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	am57xx-beagle-x15-common.dtsi	/^				ldo2_reg: ldo2 {$/;"	l	label:tps659038
ldo2_reg	am57xx-cl-som-am57x.dts	/^				ldo2_reg: ldo2 {$/;"	l	label:tps659038
ldo2_reg	am57xx-idk-common.dtsi	/^				ldo2_reg: ldo2 {$/;"	l	label:tps659038
ldo2_reg	da850-evm.dts	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	dra7-evm.dts	/^				ldo2_reg: ldo2 {$/;"	l	label:tps659038
ldo2_reg	dra72-evm-tps65917.dtsi	/^			ldo2_reg: ldo2 {$/;"	l	label:tps65917_regulators
ldo2_reg	dra76-evm.dts	/^				ldo2_reg: ldo2 {$/;"	l	label:tps65917.tps65917_regulators
ldo2_reg	exynos3250-artik5.dtsi	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos3250-monk.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos3250-rinato.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos4210-origen.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos4210-universal_c210.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos4412-itop-scp-core.dtsi	/^			ldo2_reg: LDO2 {$/;"	l	label:s5m8767
ldo2_reg	exynos4412-odroid-common.dtsi	/^			ldo2_reg: LDO2 {$/;"	l	label:max77686
ldo2_reg	exynos4412-origen.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos4412-trats2.dts	/^			ldo2_reg: LDO2 {$/;"	l	label:max77686
ldo2_reg	exynos5250-arndale.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos5250-smdk5250.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos5250-snow-common.dtsi	/^			ldo2_reg: LDO2 {$/;"	l	label:max77686
ldo2_reg	exynos5410-odroidxu.dts	/^			ldo2_reg: LDO2 {$/;"	l	label:max77802
ldo2_reg	exynos5420-arndale-octa.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos5420-peach-pit.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	exynos5800-peach-pi.dts	/^			ldo2_reg: LDO2 {$/;"	l
ldo2_reg	imx53-qsb.dts	/^			ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	imx53-usbarmory.dts	/^			ldo2_reg: ldo2 {$/;"	l	label:ltc3589
ldo2_reg	imx53-voipac-dmm-668.dtsi	/^			ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	imx7dea-ucom-kit.dts	/^                        ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	imx7dea-ucom-kit_v2.dts	/^                        ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	imx7dea-ucom-ptp.dts	/^                        ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	omap5-board-common.dtsi	/^				ldo2_reg: ldo2 {$/;"	l	label:palmas
ldo2_reg	omap5-cm-t54.dts	/^				ldo2_reg: ldo2 {$/;"	l	label:palmas
ldo2_reg	s5pv210-aquila.dts	/^				ldo2_reg: LDO2 {$/;"	l	label:i2c_pmic
ldo2_reg	s5pv210-goni.dts	/^				ldo2_reg: LDO2 {$/;"	l	label:i2c_pmic
ldo2_reg	tegra30-apalis.dtsi	/^				ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	tegra30-beaver.dts	/^				ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	tegra30-cardhu.dtsi	/^				ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	tegra30-colibri.dtsi	/^				ldo2_reg: ldo2 {$/;"	l	label:pmic
ldo2_reg	tps6507x.dtsi	/^		ldo2_reg: regulator@4 {$/;"	l
ldo2_reg	tps65217.dtsi	/^		ldo2_reg: regulator@4 {$/;"	l
ldo30_reg	exynos5410-odroidxu.dts	/^			ldo30_reg: LDO30 {$/;"	l	label:max77802
ldo30_reg	exynos5420-peach-pit.dts	/^			ldo30_reg: LDO30 {$/;"	l
ldo30_reg	exynos5800-peach-pi.dts	/^			ldo30_reg: LDO30 {$/;"	l
ldo31_reg	exynos5410-odroidxu.dts	/^			ldo31_reg: LDO31 {$/;"	l	label:max77802
ldo31_reg	exynos5420-arndale-octa.dts	/^			ldo31_reg: LDO31 {$/;"	l
ldo32_reg	exynos5410-odroidxu.dts	/^			ldo32_reg: LDO32 {$/;"	l	label:max77802
ldo32_reg	exynos5420-arndale-octa.dts	/^			ldo32_reg: LDO32 {$/;"	l
ldo32_reg	exynos5420-peach-pit.dts	/^			ldo32_reg: LDO32 {$/;"	l
ldo32_reg	exynos5800-peach-pi.dts	/^			ldo32_reg: LDO32 {$/;"	l
ldo33_reg	exynos5410-odroidxu.dts	/^			ldo33_reg: LDO33 {$/;"	l	label:max77802
ldo33_reg	exynos5420-arndale-octa.dts	/^			ldo33_reg: LDO33 {$/;"	l
ldo33_reg	exynos5420-peach-pit.dts	/^			ldo33_reg: LDO33 {$/;"	l
ldo33_reg	exynos5800-peach-pi.dts	/^			ldo33_reg: LDO33 {$/;"	l
ldo34_reg	exynos5410-odroidxu.dts	/^			ldo34_reg: LDO34 {$/;"	l	label:max77802
ldo34_reg	exynos5420-peach-pit.dts	/^			ldo34_reg: LDO34 {$/;"	l
ldo34_reg	exynos5800-peach-pi.dts	/^			ldo34_reg: LDO34 {$/;"	l
ldo35_reg	exynos5410-odroidxu.dts	/^			ldo35_reg: LDO35 {$/;"	l	label:max77802
ldo35_reg	exynos5420-arndale-octa.dts	/^			ldo35_reg: LDO35 {$/;"	l
ldo35_reg	exynos5420-peach-pit.dts	/^			ldo35_reg: LDO35 {$/;"	l
ldo35_reg	exynos5800-peach-pi.dts	/^			ldo35_reg: LDO35 {$/;"	l
ldo38_reg	exynos5420-arndale-octa.dts	/^			ldo38_reg: LDO38 {$/;"	l
ldo3_reg	am335x-bone-common.dtsi	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am335x-boneblue.dts	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am335x-chilisom.dtsi	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am335x-nano.dts	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am335x-pepper.dts	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am335x-shc.dts	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am335x-sl50.dts	/^		ldo3_reg: regulator@5 {$/;"	l
ldo3_reg	am57xx-beagle-x15-common.dtsi	/^				ldo3_reg: ldo3 {$/;"	l	label:tps659038
ldo3_reg	am57xx-cl-som-am57x.dts	/^				ldo3_reg: ldo3 {$/;"	l	label:tps659038
ldo3_reg	am57xx-idk-common.dtsi	/^				ldo3_reg: ldo3 {$/;"	l	label:tps659038
ldo3_reg	dra7-evm.dts	/^				ldo3_reg: ldo3 {$/;"	l	label:tps659038
ldo3_reg	dra72-evm-tps65917.dtsi	/^			ldo3_reg: ldo3 {$/;"	l	label:tps65917_regulators
ldo3_reg	dra76-evm.dts	/^				ldo3_reg: ldo3 {$/;"	l	label:tps65917.tps65917_regulators
ldo3_reg	exynos3250-artik5.dtsi	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos3250-monk.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos3250-rinato.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos4210-origen.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos4210-universal_c210.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos4412-itop-scp-core.dtsi	/^			ldo3_reg: LDO3 {$/;"	l	label:s5m8767
ldo3_reg	exynos4412-odroid-common.dtsi	/^			ldo3_reg: LDO3 {$/;"	l	label:max77686
ldo3_reg	exynos4412-origen.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos4412-trats2.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5250-arndale.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5250-smdk5250.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5250-snow-common.dtsi	/^			ldo3_reg: LDO3 {$/;"	l	label:max77686
ldo3_reg	exynos5410-odroidxu.dts	/^			ldo3_reg: LDO3 {$/;"	l	label:max77802
ldo3_reg	exynos5420-arndale-octa.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5420-peach-pit.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5420-smdk5420.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	exynos5800-peach-pi.dts	/^			ldo3_reg: LDO3 {$/;"	l
ldo3_reg	imx53-qsb.dts	/^			ldo3_reg: ldo3 {$/;"	l	label:pmic
ldo3_reg	imx53-usbarmory.dts	/^			ldo3_reg: ldo3 {$/;"	l	label:ltc3589
ldo3_reg	imx53-voipac-dmm-668.dtsi	/^			ldo3_reg: ldo3 {$/;"	l	label:pmic
ldo3_reg	imx7dea-ucom-kit.dts	/^                        ldo3_reg: ldo3 {$/;"	l	label:pmic
ldo3_reg	imx7dea-ucom-kit_v2.dts	/^                        ldo3_reg: ldo3 {$/;"	l	label:pmic
ldo3_reg	imx7dea-ucom-ptp.dts	/^                        ldo3_reg: ldo3 {$/;"	l	label:pmic
ldo3_reg	omap5-board-common.dtsi	/^				ldo3_reg: ldo3 {$/;"	l	label:palmas
ldo3_reg	omap5-cm-t54.dts	/^				ldo3_reg: ldo3 {$/;"	l	label:palmas
ldo3_reg	s5pv210-aquila.dts	/^				ldo3_reg: LDO3 {$/;"	l	label:i2c_pmic
ldo3_reg	s5pv210-goni.dts	/^				ldo3_reg: LDO3 {$/;"	l	label:i2c_pmic
ldo3_reg	tegra30-apalis.dtsi	/^				ldo3_reg: ldo3 {$/;"	l	label:pmic
ldo3_reg	tps65217.dtsi	/^		ldo3_reg: regulator@5 {$/;"	l
ldo4_reg	am335x-bone-common.dtsi	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am335x-boneblue.dts	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am335x-chilisom.dtsi	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am335x-nano.dts	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am335x-pepper.dts	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am335x-shc.dts	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am335x-sl50.dts	/^		ldo4_reg: regulator@6 {$/;"	l
ldo4_reg	am57xx-beagle-x15-common.dtsi	/^				ldo4_reg: ldo4 {$/;"	l	label:tps659038
ldo4_reg	am57xx-cl-som-am57x.dts	/^				ldo4_reg: ldo4 {$/;"	l	label:tps659038
ldo4_reg	am57xx-idk-common.dtsi	/^				ldo4_reg: ldo4 {$/;"	l	label:tps659038
ldo4_reg	dra72-evm-tps65917.dtsi	/^			ldo4_reg: ldo4 {$/;"	l	label:tps65917_regulators
ldo4_reg	dra76-evm.dts	/^				ldo4_reg: ldo4 {$/;"	l	label:tps65917.tps65917_regulators
ldo4_reg	exynos3250-artik5.dtsi	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos3250-monk.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos3250-rinato.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos4210-origen.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos4210-universal_c210.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos4412-itop-scp-core.dtsi	/^			ldo4_reg: LDO4 {$/;"	l	label:s5m8767
ldo4_reg	exynos4412-odroid-common.dtsi	/^			ldo4_reg: LDO4 {$/;"	l	label:max77686
ldo4_reg	exynos4412-origen.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos4412-trats2.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos5250-arndale.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos5250-smdk5250.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos5250-spring.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos5410-odroidxu.dts	/^			ldo4_reg: LDO4 {$/;"	l	label:max77802
ldo4_reg	exynos5420-arndale-octa.dts	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo4_reg: LDO4 {$/;"	l
ldo4_reg	imx53-qsb.dts	/^			ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	imx53-usbarmory.dts	/^			ldo4_reg: ldo4 {$/;"	l	label:ltc3589
ldo4_reg	imx53-voipac-dmm-668.dtsi	/^			ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	imx7dea-ucom-kit.dts	/^                        ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	imx7dea-ucom-kit_v2.dts	/^                        ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	imx7dea-ucom-ptp.dts	/^                        ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	omap5-board-common.dtsi	/^				ldo4_reg: ldo4 {$/;"	l	label:palmas
ldo4_reg	omap5-cm-t54.dts	/^				ldo4_reg: ldo4 {$/;"	l	label:palmas
ldo4_reg	s5pv210-aquila.dts	/^				ldo4_reg: LDO4 {$/;"	l	label:i2c_pmic
ldo4_reg	s5pv210-goni.dts	/^				ldo4_reg: LDO4 {$/;"	l	label:i2c_pmic
ldo4_reg	tegra30-apalis.dtsi	/^				ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	tegra30-beaver.dts	/^				ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	tegra30-cardhu.dtsi	/^				ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	tegra30-colibri.dtsi	/^				ldo4_reg: ldo4 {$/;"	l	label:pmic
ldo4_reg	tps65217.dtsi	/^		ldo4_reg: regulator@6 {$/;"	l
ldo5	rk3288-popmetal.dts	/^			ldo5: LDO_REG5 {$/;"	l
ldo5_reg	dra72-evm-tps65917.dtsi	/^			ldo5_reg: ldo5 {$/;"	l	label:tps65917_regulators
ldo5_reg	dra76-evm.dts	/^				ldo5_reg: ldo5 {$/;"	l	label:tps65917.tps65917_regulators
ldo5_reg	exynos3250-artik5.dtsi	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos3250-monk.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos3250-rinato.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos4210-universal_c210.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos4412-itop-scp-core.dtsi	/^			ldo5_reg: LDO5 {$/;"	l	label:s5m8767
ldo5_reg	exynos4412-odroid-common.dtsi	/^			ldo5_reg: LDO5 {$/;"	l	label:max77686
ldo5_reg	exynos4412-origen.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos4412-trats2.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5250-arndale.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5250-smdk5250.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5250-spring.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5410-odroidxu.dts	/^			ldo5_reg: LDO5 {$/;"	l	label:max77802
ldo5_reg	exynos5420-arndale-octa.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5420-peach-pit.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5420-smdk5420.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	exynos5800-peach-pi.dts	/^			ldo5_reg: LDO5 {$/;"	l
ldo5_reg	imx53-qsb.dts	/^			ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	imx53-voipac-dmm-668.dtsi	/^			ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	imx7dea-ucom-kit.dts	/^                        ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	imx7dea-ucom-kit_v2.dts	/^                        ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	imx7dea-ucom-ptp.dts	/^                        ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	omap5-board-common.dtsi	/^				ldo5_reg: ldo5 {$/;"	l	label:palmas
ldo5_reg	omap5-cm-t54.dts	/^				ldo5_reg: ldo5 {$/;"	l	label:palmas
ldo5_reg	s5pv210-aquila.dts	/^				ldo5_reg: LDO5 {$/;"	l	label:i2c_pmic
ldo5_reg	s5pv210-goni.dts	/^				ldo5_reg: LDO5 {$/;"	l	label:i2c_pmic
ldo5_reg	tegra20-colibri-512.dtsi	/^				ldo5_reg: regulator@9 {$/;"	l
ldo5_reg	tegra30-apalis.dtsi	/^				ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	tegra30-beaver.dts	/^				ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	tegra30-cardhu.dtsi	/^				ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo5_reg	tegra30-colibri.dtsi	/^				ldo5_reg: ldo5 {$/;"	l	label:pmic
ldo6_reg	exynos3250-artik5.dtsi	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos3250-monk.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos3250-rinato.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos4210-origen.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos4210-universal_c210.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos4412-itop-scp-core.dtsi	/^			ldo6_reg: LDO6 {$/;"	l	label:s5m8767
ldo6_reg	exynos4412-odroid-common.dtsi	/^			ldo6_reg: LDO6 {$/;"	l	label:max77686
ldo6_reg	exynos4412-origen.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos4412-trats2.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5250-arndale.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5250-smdk5250.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5250-spring.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5410-odroidxu.dts	/^			ldo6_reg: LDO6 {$/;"	l	label:max77802
ldo6_reg	exynos5420-arndale-octa.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5420-peach-pit.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5420-smdk5420.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	exynos5800-peach-pi.dts	/^			ldo6_reg: LDO6 {$/;"	l
ldo6_reg	imx53-qsb.dts	/^			ldo6_reg: ldo6 {$/;"	l	label:pmic
ldo6_reg	imx53-voipac-dmm-668.dtsi	/^			ldo6_reg: ldo6 {$/;"	l	label:pmic
ldo6_reg	omap5-board-common.dtsi	/^				ldo6_reg: ldo6 {$/;"	l	label:palmas
ldo6_reg	omap5-cm-t54.dts	/^				ldo6_reg: ldo6 {$/;"	l	label:palmas
ldo6_reg	s5pv210-aquila.dts	/^				ldo6_reg: LDO6 {$/;"	l	label:i2c_pmic
ldo6_reg	s5pv210-goni.dts	/^				ldo6_reg: LDO6 {$/;"	l	label:i2c_pmic
ldo6_reg	tegra30-apalis.dtsi	/^				ldo6_reg: ldo6 {$/;"	l	label:pmic
ldo6_reg	tegra30-beaver.dts	/^				ldo6_reg: ldo6 {$/;"	l	label:pmic
ldo6_reg	tegra30-cardhu.dtsi	/^				ldo6_reg: ldo6 {$/;"	l	label:pmic
ldo6_reg	tegra30-colibri.dtsi	/^				ldo6_reg: ldo6 {$/;"	l	label:pmic
ldo7_reg	exynos3250-artik5.dtsi	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos3250-monk.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos3250-rinato.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos4210-origen.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos4210-universal_c210.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos4412-itop-scp-core.dtsi	/^			ldo7_reg: LDO7 {$/;"	l	label:s5m8767
ldo7_reg	exynos4412-odroid-common.dtsi	/^			ldo7_reg: LDO7 {$/;"	l	label:max77686
ldo7_reg	exynos4412-origen.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos4412-trats2.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5250-arndale.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5250-smdk5250.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5250-snow-common.dtsi	/^			ldo7_reg: LDO7 {$/;"	l	label:max77686
ldo7_reg	exynos5250-spring.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5410-odroidxu.dts	/^			ldo7_reg: LDO7 {$/;"	l	label:max77802
ldo7_reg	exynos5420-arndale-octa.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5420-peach-pit.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5420-smdk5420.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	exynos5800-peach-pi.dts	/^			ldo7_reg: LDO7 {$/;"	l
ldo7_reg	imx53-qsb.dts	/^			ldo7_reg: ldo7 {$/;"	l	label:pmic
ldo7_reg	imx53-voipac-dmm-668.dtsi	/^			ldo7_reg: ldo7 {$/;"	l	label:pmic
ldo7_reg	omap5-board-common.dtsi	/^				ldo7_reg: ldo7 {$/;"	l	label:palmas
ldo7_reg	omap5-cm-t54.dts	/^				ldo7_reg: ldo7 {$/;"	l	label:palmas
ldo7_reg	s5pv210-aquila.dts	/^				ldo7_reg: LDO7 {$/;"	l	label:i2c_pmic
ldo7_reg	s5pv210-goni.dts	/^				ldo7_reg: LDO7 {$/;"	l	label:i2c_pmic
ldo7_reg	tegra30-apalis.dtsi	/^				ldo7_reg: ldo7 {$/;"	l	label:pmic
ldo7_reg	tegra30-beaver.dts	/^				ldo7_reg: ldo7 {$/;"	l	label:pmic
ldo7_reg	tegra30-cardhu.dtsi	/^				ldo7_reg: ldo7 {$/;"	l	label:pmic
ldo7_reg	tegra30-colibri.dtsi	/^				ldo7_reg: ldo7 {$/;"	l	label:pmic
ldo8_reg	exynos3250-artik5.dtsi	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos3250-monk.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos3250-rinato.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos4210-origen.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos4210-universal_c210.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos4412-itop-scp-core.dtsi	/^			ldo8_reg: LDO8 {$/;"	l	label:s5m8767
ldo8_reg	exynos4412-odroid-common.dtsi	/^			ldo8_reg: LDO8 {$/;"	l	label:max77686
ldo8_reg	exynos4412-origen.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos4412-trats2.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5250-arndale.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5250-smdk5250.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5250-snow-common.dtsi	/^			ldo8_reg: LDO8 {$/;"	l	label:max77686
ldo8_reg	exynos5250-spring.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5410-odroidxu.dts	/^			ldo8_reg: LDO8 {$/;"	l	label:max77802
ldo8_reg	exynos5420-arndale-octa.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5420-peach-pit.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5420-smdk5420.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	exynos5800-peach-pi.dts	/^			ldo8_reg: LDO8 {$/;"	l
ldo8_reg	imx53-qsb.dts	/^			ldo8_reg: ldo8 {$/;"	l	label:pmic
ldo8_reg	imx53-voipac-dmm-668.dtsi	/^			ldo8_reg: ldo8 {$/;"	l	label:pmic
ldo8_reg	omap5-board-common.dtsi	/^				ldo8_reg: ldo8 {$/;"	l	label:palmas
ldo8_reg	omap5-cm-t54.dts	/^				ldo8_reg: ldo8 {$/;"	l	label:palmas
ldo8_reg	s5pv210-aquila.dts	/^				ldo8_reg: LDO8 {$/;"	l	label:i2c_pmic
ldo8_reg	s5pv210-goni.dts	/^				ldo8_reg: LDO8 {$/;"	l	label:i2c_pmic
ldo8_reg	tegra30-apalis.dtsi	/^				ldo8_reg: ldo8 {$/;"	l	label:pmic
ldo8_reg	tegra30-beaver.dts	/^				ldo8_reg: ldo8 {$/;"	l	label:pmic
ldo8_reg	tegra30-cardhu.dtsi	/^				ldo8_reg: ldo8 {$/;"	l	label:pmic
ldo8_reg	tegra30-colibri.dtsi	/^				ldo8_reg: ldo8 {$/;"	l	label:pmic
ldo9_reg	am57xx-beagle-x15-common.dtsi	/^				ldo9_reg: ldo9 {$/;"	l	label:tps659038
ldo9_reg	am57xx-cl-som-am57x.dts	/^				ldo9_reg: ldo9 {$/;"	l	label:tps659038
ldo9_reg	am57xx-idk-common.dtsi	/^				ldo9_reg: ldo9 {$/;"	l	label:tps659038
ldo9_reg	dra7-evm.dts	/^				ldo9_reg: ldo9 {$/;"	l	label:tps659038
ldo9_reg	exynos3250-artik5.dtsi	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos3250-monk.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos3250-rinato.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos4210-origen.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos4210-universal_c210.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos4412-itop-scp-core.dtsi	/^			ldo9_reg: LDO9 {$/;"	l	label:s5m8767
ldo9_reg	exynos4412-origen.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos4412-trats2.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos5250-arndale.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos5410-odroidxu.dts	/^			ldo9_reg: LDO9 {$/;"	l	label:max77802
ldo9_reg	exynos5420-arndale-octa.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos5420-peach-pit.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos5420-smdk5420.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos5422-odroidxu3-common.dtsi	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	exynos5800-peach-pi.dts	/^			ldo9_reg: LDO9 {$/;"	l
ldo9_reg	imx53-qsb.dts	/^			ldo9_reg: ldo9 {$/;"	l	label:pmic
ldo9_reg	imx53-voipac-dmm-668.dtsi	/^			ldo9_reg: ldo9 {$/;"	l	label:pmic
ldo9_reg	omap5-board-common.dtsi	/^				ldo9_reg: ldo9 {$/;"	l	label:palmas
ldo9_reg	omap5-cm-t54.dts	/^				ldo9_reg: ldo9 {$/;"	l	label:palmas
ldo9_reg	s5pv210-aquila.dts	/^				ldo9_reg: LDO9 {$/;"	l	label:i2c_pmic
ldo9_reg	s5pv210-goni.dts	/^				ldo9_reg: LDO9 {$/;"	l	label:i2c_pmic
ldoln_reg	am57xx-beagle-x15-common.dtsi	/^				ldoln_reg: ldoln {$/;"	l	label:tps659038
ldoln_reg	am57xx-cl-som-am57x.dts	/^				ldoln_reg: ldoln {$/;"	l	label:tps659038
ldoln_reg	am57xx-idk-common.dtsi	/^				ldoln_reg: ldoln {$/;"	l	label:tps659038
ldoln_reg	dra7-evm.dts	/^				ldoln_reg: ldoln {$/;"	l	label:tps659038
ldoln_reg	omap5-board-common.dtsi	/^				ldoln_reg: ldoln {$/;"	l	label:palmas
ldoln_reg	omap5-cm-t54.dts	/^				ldoln_reg: ldoln {$/;"	l	label:palmas
ldortc_reg	am57xx-idk-common.dtsi	/^				ldortc_reg: ldortc {$/;"	l	label:tps659038
ldousb_reg	am57xx-beagle-x15-common.dtsi	/^				ldousb_reg: ldousb {$/;"	l	label:tps659038
ldousb_reg	am57xx-cl-som-am57x.dts	/^				ldousb_reg: ldousb {$/;"	l	label:tps659038
ldousb_reg	am57xx-idk-common.dtsi	/^				ldousb_reg: ldousb {$/;"	l	label:tps659038
ldousb_reg	dra7-evm.dts	/^				ldousb_reg: ldousb {$/;"	l	label:tps659038
ldousb_reg	omap5-board-common.dtsi	/^				ldousb_reg: ldousb {$/;"	l	label:palmas
ldousb_reg	omap5-cm-t54.dts	/^				ldousb_reg: ldousb {$/;"	l	label:palmas
led	nspire.dtsi	/^			led: led@90110000 {$/;"	l
led0	imx6dl-riotboard.dts	/^		led0: user1 {$/;"	l
led0	imx6q-gw5400-a.dts	/^		led0: user1 {$/;"	l
led0	imx6q-h100.dts	/^		led0: power {$/;"	l
led0	imx6qdl-gw51xx.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw52xx.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw53xx.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw54xx.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw551x.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw552x.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw553x.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw560x.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw5903.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-gw5904.dtsi	/^		led0: user1 {$/;"	l
led0	imx6qdl-rex.dtsi	/^		led0: usr {$/;"	l
led1	imx6dl-riotboard.dts	/^		led1: user2 {$/;"	l
led1	imx6q-gw5400-a.dts	/^		led1: user2 {$/;"	l
led1	imx6q-h100.dts	/^		led1: stream {$/;"	l
led1	imx6qdl-gw51xx.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw52xx.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw53xx.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw54xx.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw552x.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw553x.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw560x.dtsi	/^		led1: user2 {$/;"	l
led1	imx6qdl-gw5904.dtsi	/^		led1: user2 {$/;"	l
led2	imx6q-gw5400-a.dts	/^		led2: user3 {$/;"	l
led2	imx6q-h100.dts	/^		led2: rec {$/;"	l
led2	imx6qdl-gw52xx.dtsi	/^		led2: user3 {$/;"	l
led2	imx6qdl-gw53xx.dtsi	/^		led2: user3 {$/;"	l
led2	imx6qdl-gw54xx.dtsi	/^		led2: user3 {$/;"	l
led2	imx6qdl-gw552x.dtsi	/^		led2: user3 {$/;"	l
led2	imx6qdl-gw560x.dtsi	/^		led2: user3 {$/;"	l
led2	imx6qdl-gw5904.dtsi	/^		led2: user3 {$/;"	l
led_adl	motorola-cpcap-mapphone.dtsi	/^		led_adl: led-adl {$/;"	l	label:cpcap
led_blue	motorola-cpcap-mapphone.dtsi	/^		led_blue: led-blue {$/;"	l	label:cpcap
led_blue_pins	omap3-ha-common.dtsi	/^	led_blue_pins: pinmux_led_blue_pins {$/;"	l
led_cp	motorola-cpcap-mapphone.dtsi	/^		led_cp: led-cp {$/;"	l	label:cpcap
led_ctl	rk3036-kylin.dts	/^		led_ctl: led-ctl {$/;"	l
led_d6_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	led_d6_pins_mbmx28lc: led-d6-mbmx28lc@0 {$/;"	l
led_d7_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	led_d7_pins_mbmx28lc: led-d7-mbmx28lc@0 {$/;"	l
led_gpio_pins	am335x-chiliboard.dts	/^	led_gpio_pins: led_gpio_pins {$/;"	l
led_gpio_pins	omap4-panda-es.dts	/^	led_gpio_pins: gpio_led_pmx {$/;"	l
led_gpio_pins	omap5-board-common.dtsi	/^	led_gpio_pins: pinmux_led_gpio_pins {$/;"	l
led_gpio_pins	omap5-cm-t54.dts	/^	led_gpio_pins: pinmux_led_gpio_pins {$/;"	l
led_green	motorola-cpcap-mapphone.dtsi	/^		led_green: led-green {$/;"	l	label:cpcap
led_green_pins	omap3-ha-common.dtsi	/^	led_green_pins: pinmux_led_green_pins {$/;"	l
led_pin_d978	sun8i-a33-inet-d978-rev2.dts	/^	led_pin_d978: led_pin_d978@0 {$/;"	l
led_pin_gpio	imx53-m53evk.dts	/^		led_pin_gpio: led_gpio@0 {$/;"	l
led_pin_gpio	imx53-voipac-bsb.dts	/^		led_pin_gpio: led_gpio {$/;"	l
led_pin_gpio2_1	imx23-olinuxino.dts	/^				led_pin_gpio2_1: led_gpio2_1@0 {$/;"	l
led_pin_gpio3_5	imx28-evk.dts	/^				led_pin_gpio3_5: led_gpio3_5@0 {$/;"	l
led_pin_gpio7_7	imx53-qsb-common.dtsi	/^		led_pin_gpio7_7: led_gpio7_7@0 {$/;"	l
led_pin_olinuxino	sun8i-a33-olinuxino.dts	/^	led_pin_olinuxino: led_pins@0 {$/;"	l
led_pin_sina31s	sun6i-a31s-sina31s.dts	/^	led_pin_sina31s: led_pin@0 {$/;"	l
led_pins	am335x-sl50.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	armada-370-rd.dts	/^	led_pins: led-pins {$/;"	l
led_pins	armada-xp-openblocks-ax3-4.dts	/^	led_pins: led-pins-0 {$/;"	l
led_pins	da850-lego-ev3.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	imx28-duckbill-2-485.dts	/^				led_pins: leds@0 {$/;"	l
led_pins	imx28-duckbill-2-enocean.dts	/^				led_pins: leds@0 {$/;"	l
led_pins	imx28-duckbill-2-spi.dts	/^				led_pins: led@0 {$/;"	l
led_pins	imx28-duckbill-2.dts	/^				led_pins: leds@0 {$/;"	l
led_pins	imx28-duckbill.dts	/^				led_pins: leds@0 {$/;"	l
led_pins	logicpd-som-lv-37xx-devkit.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	logicpd-torpedo-37xx-devkit.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-alto35-common.dtsi	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-chestnut43.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-gallop43.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-palo35.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-palo43.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-storm-chestnut43.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-storm-gallop43.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-storm-palo35.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-storm-palo43.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-storm-summit.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-overo-summit.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins	omap3-pandora-common.dtsi	/^	led_pins: pinmux_leds_pins {$/;"	l
led_pins	omap4-duovero-parlor.dts	/^	led_pins: pinmux_led_pins {$/;"	l
led_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	led_pins_a: leds@0 {$/;"	l
led_pins_a1000	sun4i-a10-a1000.dts	/^	led_pins_a1000: led_pins@0 {$/;"	l
led_pins_bananapi	sun7i-a20-bananapi.dts	/^	led_pins_bananapi: led_pins@0 {$/;"	l
led_pins_bananapro	sun7i-a20-bananapro.dts	/^	led_pins_bananapro: led_pins@0 {$/;"	l
led_pins_bpi_m1p	sun7i-a20-bananapi-m1-plus.dts	/^	led_pins_bpi_m1p: led_pins@0 {$/;"	l
led_pins_bpi_m2	sun6i-a31s-sinovoip-bpi-m2.dts	/^	led_pins_bpi_m2: led_pins@0 {$/;"	l
led_pins_cfa10036	imx28-cfa10036.dts	/^				led_pins_cfa10036: leds-10036@0 {$/;"	l
led_pins_cubieboard	sun4i-a10-cubieboard.dts	/^	led_pins_cubieboard: led_pins@0 {$/;"	l
led_pins_cubieboard2	sun7i-a20-cubieboard2.dts	/^	led_pins_cubieboard2: led_pins@0 {$/;"	l
led_pins_cubieboard4	sun9i-a80-cubieboard4.dts	/^	led_pins_cubieboard4: led-pins@0 {$/;"	l
led_pins_cubietruck	sun7i-a20-cubietruck.dts	/^	led_pins_cubietruck: led_pins@0 {$/;"	l
led_pins_gpio	imx28-m28cu3.dts	/^				led_pins_gpio: leds-m28@0 {$/;"	l
led_pins_i12_tvbox	sun7i-a20-i12-tvbox.dts	/^	led_pins_i12_tvbox: led_pins@0 {$/;"	l
led_pins_i7	sun6i-a31-i7.dts	/^	led_pins_i7: led_pins@0 {$/;"	l
led_pins_itead_core	sun7i-a20-itead-ibox.dts	/^	led_pins_itead_core: led_pins@0 {$/;"	l
led_pins_lamobo_r1	sun7i-a20-lamobo-r1.dts	/^	led_pins_lamobo_r1: led_pins@0 {$/;"	l
led_pins_m3	sun7i-a20-m3.dts	/^	led_pins_m3: led_pins@0 {$/;"	l
led_pins_m9	sun6i-a31-m9.dts	/^	led_pins_m9: led_pins@0 {$/;"	l
led_pins_m9	sun6i-a31-mele-a1000g-quad.dts	/^	led_pins_m9: led_pins@0 {$/;"	l
led_pins_marsboard	sun4i-a10-marsboard.dts	/^	led_pins_marsboard: led_pins@0 {$/;"	l
led_pins_mk802	sun5i-a10s-mk802.dts	/^	led_pins_mk802: led_pins@0 {$/;"	l
led_pins_olimex_som_evb	sun7i-a20-olimex-som-evb.dts	/^	led_pins_olimex_som_evb: led_pins@0 {$/;"	l
led_pins_olinuxino	sun5i-a10s-olinuxino-micro.dts	/^	led_pins_olinuxino: led_pins@0 {$/;"	l
led_pins_olinuxino	sun5i-a13-olinuxino.dts	/^	led_pins_olinuxino: led_pins@0 {$/;"	l
led_pins_olinuxino	sun7i-a20-olinuxino-micro.dts	/^	led_pins_olinuxino: led_pins@0 {$/;"	l
led_pins_olinuxinolime	sun4i-a10-olinuxino-lime.dts	/^	led_pins_olinuxinolime: led_pins@0 {$/;"	l
led_pins_olinuxinolime	sun7i-a20-olinuxino-lime.dts	/^	led_pins_olinuxinolime: led_pins@0 {$/;"	l
led_pins_olinuxinolime	sun7i-a20-olinuxino-lime2.dts	/^	led_pins_olinuxinolime: led_pins@0 {$/;"	l
led_pins_olinuxinom	sun5i-a13-olinuxino-micro.dts	/^	led_pins_olinuxinom: led_pins@0 {$/;"	l
led_pins_optimus	sun9i-a80-optimus.dts	/^	led_pins_optimus: led-pins@0 {$/;"	l
led_pins_orangepi	sun7i-a20-orangepi-mini.dts	/^	led_pins_orangepi: led_pins@0 {$/;"	l
led_pins_orangepi	sun7i-a20-orangepi.dts	/^	led_pins_orangepi: led_pins@0 {$/;"	l
led_pins_parrot	sun8i-r16-parrot.dts	/^	led_pins_parrot: led_pins@0 {$/;"	l
led_pins_pcduino	sun4i-a10-pcduino.dts	/^	led_pins_pcduino: led_pins@0 {$/;"	l
led_pins_pcduino3	sun7i-a20-pcduino3.dts	/^	led_pins_pcduino3: led_pins@0 {$/;"	l
led_pins_pcduino3_nano	sun7i-a20-pcduino3-nano.dts	/^	led_pins_pcduino3_nano: led_pins@0 {$/;"	l
led_pins_q5	sun4i-a10-jesurun-q5.dts	/^	led_pins_q5: led_pins@0 {$/;"	l
led_pins_r7	sun5i-a10s-r7-tv-dongle.dts	/^	led_pins_r7: led_pins@0 {$/;"	l
led_pins_t003	sun5i-a10s-auxtek-t003.dts	/^	led_pins_t003: led_pins@0 {$/;"	l
led_pins_t004	sun5i-a10s-auxtek-t004.dts	/^	led_pins_t004: led_pins@0 {$/;"	l
led_pins_wkup	logicpd-som-lv-37xx-devkit.dts	/^	led_pins_wkup: pinmux_led_pins_wkup {$/;"	l
led_pins_wobo_i5	sun5i-a10s-wobo-i5.dts	/^	led_pins_wobo_i5: led_pins@0 {$/;"	l
led_r_pins_optimus	sun9i-a80-optimus.dts	/^	led_r_pins_optimus: led-pins@1 {$/;"	l
led_red	motorola-cpcap-mapphone.dtsi	/^		led_red: led-red {$/;"	l	label:cpcap
led_red_pins	omap3-ha-common.dtsi	/^	led_red_pins: pinmux_led_red_pins {$/;"	l
led_wkgpio_pins	omap4-panda-common.dtsi	/^	led_wkgpio_pins: pinmux_leds_wkpins {$/;"	l
ledb1	imx27-phytec-phycore-rdk.dts	/^	ledb1: led@5 {$/;"	l
ledb2	imx27-phytec-phycore-rdk.dts	/^	ledb2: led@8 {$/;"	l
ledb3	imx27-phytec-phycore-rdk.dts	/^	ledb3: led@11 {$/;"	l
leddim	rk3288-phycore-rdk.dts	/^	leddim: leddimmer@62 {$/;"	l
ledg1	imx27-phytec-phycore-rdk.dts	/^	ledg1: led@4 {$/;"	l
ledg2	imx27-phytec-phycore-rdk.dts	/^	ledg2: led@7 {$/;"	l
ledg3	imx27-phytec-phycore-rdk.dts	/^	ledg3: led@10 {$/;"	l
ledr1	imx27-phytec-phycore-rdk.dts	/^	ledr1: led@3 {$/;"	l
ledr2	imx27-phytec-phycore-rdk.dts	/^	ledr2: led@6 {$/;"	l
ledr3	imx27-phytec-phycore-rdk.dts	/^	ledr3: led@9 {$/;"	l
leds	am335x-pepper.dts	/^	leds: user_leds {$/;"	l
leds	omap3-igep0030-common.dtsi	/^	leds: gpio_leds {$/;"	l
leds	omap4-panda-common.dtsi	/^	leds: leds {$/;"	l
leds	rk3036-kylin.dts	/^	leds: gpio-leds {$/;"	l
leds	rk3288-phycore-som.dtsi	/^	leds: user-leds {$/;"	l
leds	socfpga_cyclone5_socrates.dts	/^	leds: gpio-leds {$/;"	l
leds	socfpga_cyclone5_sodia.dts	/^	leds: gpio-leds {$/;"	l
leds_base_pins	am335x-base0033.dts	/^	leds_base_pins: pinmux_leds_base_pins {$/;"	l
leds_core2_pins	omap3-igep0030-common.dtsi	/^	leds_core2_pins: pinmux_leds_core2_pins {$/;"	l
leds_npi	sun8i-h3-nanopi.dtsi	/^	leds_npi: led_pins@0 {$/;"	l
leds_opc	sun8i-h3-orangepi-2.dts	/^	leds_opc: led_pins@0 {$/;"	l
leds_opc	sun8i-h3-orangepi-lite.dts	/^	leds_opc: led_pins@0 {$/;"	l
leds_opc	sun8i-h3-orangepi-one.dts	/^	leds_opc: led_pins@0 {$/;"	l
leds_opc	sun8i-h3-orangepi-pc.dts	/^	leds_opc: led_pins@0 {$/;"	l
leds_pins	am335x-igep0033.dtsi	/^	leds_pins: pinmux_leds_pins {$/;"	l
leds_pins	am437x-sk-evm.dts	/^	leds_pins: leds_pins {$/;"	l
leds_pins	omap3-igep0020-common.dtsi	/^	leds_pins: pinmux_leds_pins {$/;"	l
leds_pins	omap3-igep0030-rev-g.dts	/^	leds_pins: pinmux_leds_pins {$/;"	l
leds_pins_default	am57xx-cl-som-am57x.dts	/^	leds_pins_default: leds_pins_default {$/;"	l
leds_r_npi	sun8i-h3-nanopi.dtsi	/^	leds_r_npi: led_pins@0 {$/;"	l
leds_r_opc	sun8i-h3-orangepi-2.dts	/^	leds_r_opc: led_pins@0 {$/;"	l
leds_r_opc	sun8i-h3-orangepi-lite.dts	/^	leds_r_opc: led_pins@0 {$/;"	l
leds_r_opc	sun8i-h3-orangepi-one.dts	/^	leds_r_opc: led_pins@0 {$/;"	l
leds_r_opc	sun8i-h3-orangepi-pc.dts	/^	leds_r_opc: led_pins@0 {$/;"	l
lhc	aspeed-g5.dtsi	/^					lhc: lhc@20 {$/;"	l	label:lpc.lpc_host
lic	tegra114.dtsi	/^	lic: interrupt-controller@60004000 {$/;"	l
lic	tegra124.dtsi	/^	lic: interrupt-controller@60004000 {$/;"	l
lic	tegra20.dtsi	/^	lic: interrupt-controller@60004000 {$/;"	l
lic	tegra30.dtsi	/^	lic: interrupt-controller@60004000 {$/;"	l
lid_irq	exynos5250-snow-common.dtsi	/^	lid_irq: lid-irq {$/;"	l
lid_irq	exynos5250-spring.dts	/^	lid_irq: lid-irq {$/;"	l
lid_irq	exynos5420-peach-pit.dts	/^	lid_irq: lid-irq {$/;"	l
lid_irq	exynos5800-peach-pi.dts	/^	lid_irq: lid-irq {$/;"	l
link0_codec	da850-evm.dts	/^		link0_codec: simple-audio-card,codec {$/;"	l
link0_codec	da850-lcdk.dts	/^		link0_codec: simple-audio-card,codec {$/;"	l
link0_codec	exynos4412-itop-elite.dts	/^		link0_codec: simple-audio-card,codec {$/;"	l
link0_codec	exynos4412-odroid-common.dtsi	/^		link0_codec: simple-audio-card,codec {$/;"	l
link0_codec	exynos5410-odroidxu.dts	/^		link0_codec: simple-audio-card,codec {$/;"	l
link0_codec	exynos5422-odroidxu3-audio.dtsi	/^		link0_codec: simple-audio-card,codec {$/;"	l
link_codec	sun8i-a33.dtsi	/^		link_codec: simple-audio-card,codec {$/;"	l
lis302	omap3-n950-n9.dtsi	/^	lis302: lis302@1d {$/;"	l
lis302dl	omap3-n900.dts	/^	lis302dl: lis3lv02d@1d {$/;"	l
lis331dlh	am335x-evm.dts	/^	lis331dlh: lis331dlh@18 {$/;"	l
lis331dlh	am335x-evmsk.dts	/^	lis331dlh: lis331dlh@18 {$/;"	l
lis33_1v8	omap3-overo-common-peripherals.dtsi	/^	lis33_1v8: lis33-1v8-reg {$/;"	l
lis33_3v3	omap3-overo-common-peripherals.dtsi	/^	lis33_3v3: lis33-3v3-reg {$/;"	l
lis33de	omap3-overo-common-peripherals.dtsi	/^	lis33de: lis33de@1d {$/;"	l
lis3_reg	am335x-evm.dts	/^	lis3_reg: fixedregulator1 {$/;"	l
lis3_reg	am335x-evmsk.dts	/^	lis3_reg: fixedregulator1 {$/;"	l
lis3dh	omap4-droid4-xt894.dts	/^	lis3dh: accelerometer@18 {$/;"	l
lis3lv02dl_nhk_mode	ste-nomadik-nhk15.dts	/^			lis3lv02dl_nhk_mode: lis3lv02dl_nhk {$/;"	l
lli_txphy_clk	omap54xx-clocks.dtsi	/^	lli_txphy_clk: lli_txphy_clk@f20 {$/;"	l
lli_txphy_ls_clk	omap54xx-clocks.dtsi	/^	lli_txphy_ls_clk: lli_txphy_ls_clk@f20 {$/;"	l
lm63	kirkwood-iconnect.dts	/^			lm63: lm63@4c {$/;"	l
lm63	kirkwood-iomega_ix2_200.dts	/^			lm63: lm63@4c {$/;"	l
lm75	kirkwood-dns325.dts	/^			lm75: lm75@48 {$/;"	l
lm85	kirkwood-nsa310a.dts	/^			lm85: lm85@2e {$/;"	l
local_intc	bcm2836.dtsi	/^		local_intc: local_intc@40000000 {$/;"	l
local_intc	bcm2837.dtsi	/^		local_intc: local_intc@40000000 {$/;"	l
local_timer	am4372.dtsi	/^	local_timer: timer@48240600 {$/;"	l
local_timer	bcm63138.dtsi	/^		local_timer: local-timer@1e600 {$/;"	l
local_timer	rk3xxx.dtsi	/^	local_timer: local-timer@1013c600 {$/;"	l
lp5523	omap3-n900.dts	/^	lp5523: lp5523@32 {$/;"	l
lp8720_en_pin	omap3-sniper.dts	/^	lp8720_en_pin: pinmux_lp8720_en_pin {$/;"	l
lp8720_ldo1	omap3-sniper.dts	/^		lp8720_ldo1: ldo1 {$/;"	l
lp8732	dra71-evm.dts	/^	lp8732: lp8732@61 {$/;"	l
lp8732_buck0_reg	dra71-evm.dts	/^			lp8732_buck0_reg: buck0 {$/;"	l	label:lp8732.lp8732_regulators
lp8732_buck1_reg	dra71-evm.dts	/^			lp8732_buck1_reg: buck1 {$/;"	l	label:lp8732.lp8732_regulators
lp8732_ldo0_reg	dra71-evm.dts	/^			lp8732_ldo0_reg: ldo0 {$/;"	l	label:lp8732.lp8732_regulators
lp8732_ldo1_reg	dra71-evm.dts	/^			lp8732_ldo1_reg: ldo1 {$/;"	l	label:lp8732.lp8732_regulators
lp8732_regulators	dra71-evm.dts	/^		lp8732_regulators: regulators {$/;"	l	label:lp8732
lp8733	dra71-evm.dts	/^	lp8733: lp8733@60 {$/;"	l
lp8733_buck0_reg	dra71-evm.dts	/^			lp8733_buck0_reg: buck0 {$/;"	l	label:lp8733.lp8733_regulators
lp8733_buck1_reg	dra71-evm.dts	/^			lp8733_buck1_reg: buck1 {$/;"	l	label:lp8733.lp8733_regulators
lp8733_ldo0_reg	dra71-evm.dts	/^			lp8733_ldo0_reg: ldo0 {$/;"	l	label:lp8733.lp8733_regulators
lp8733_ldo1_reg	dra71-evm.dts	/^			lp8733_ldo1_reg: ldo1 {$/;"	l	label:lp8733.lp8733_regulators
lp8733_regulators	dra71-evm.dts	/^		lp8733_regulators: regulators {$/;"	l	label:lp8733
lp87565	dra76-evm.dts	/^	lp87565: lp87565@60 {$/;"	l
lp_clk_div_ck	omap44xx-clocks.dtsi	/^	lp_clk_div_ck: lp_clk_div_ck {$/;"	l
lpc	aspeed-g5.dtsi	/^			lpc: lpc@1e789000 {$/;"	l
lpc_bmc	aspeed-g5.dtsi	/^				lpc_bmc: lpc-bmc@0 {$/;"	l	label:lpc
lpc_host	aspeed-g5.dtsi	/^				lpc_host: lpc-host@80 {$/;"	l	label:lpc
lpi2c4	imx7ulp.dtsi	/^		lpi2c4: lpi2c4@402B0000 {$/;"	l	label:ahbbridge0
lpi2c5	imx7ulp.dtsi	/^		lpi2c5: lpi2c5@402C0000 {$/;"	l	label:ahbbridge0
lpi2c6	imx7ulp.dtsi	/^		lpi2c6: lpi2c6@40A40000 {$/;"	l	label:ahbbridge1
lpi2c7	imx7ulp.dtsi	/^		lpi2c7: lpi2c7@40A50000 {$/;"	l	label:ahbbridge1
lpit	imx7ulp.dtsi	/^		lpit: 1@40270000 {$/;"	l	label:ahbbridge0
lpspi2	imx7ulp.dtsi	/^		lpspi2: lpspi@40290000 {$/;"	l	label:ahbbridge0
lpspi3	imx7ulp.dtsi	/^		lpspi3: lpspi@402A0000 {$/;"	l	label:ahbbridge0
lpsr_reg	imx7dea-ucom-kit.dts	/^                        lpsr_reg: lpsr {$/;"	l	label:pmic
lpsr_reg	imx7dea-ucom-kit_v2.dts	/^                        lpsr_reg: lpsr {$/;"	l	label:pmic
lpsr_reg	imx7dea-ucom-ptp.dts	/^                        lpsr_reg: lpsr {$/;"	l	label:pmic
lpuart0	ls1021a.dtsi	/^		lpuart0: serial@2950000 {$/;"	l
lpuart1	ls1021a.dtsi	/^		lpuart1: serial@2960000 {$/;"	l
lpuart2	ls1021a.dtsi	/^		lpuart2: serial@2970000 {$/;"	l
lpuart3	ls1021a.dtsi	/^		lpuart3: serial@2980000 {$/;"	l
lpuart4	imx7ulp.dtsi	/^		lpuart4: serial@402D0000 {$/;"	l	label:ahbbridge0
lpuart4	ls1021a.dtsi	/^		lpuart4: serial@2990000 {$/;"	l
lpuart5	imx7ulp.dtsi	/^		lpuart5: serial@402E0000 {$/;"	l	label:ahbbridge0
lpuart5	ls1021a.dtsi	/^		lpuart5: serial@29a0000 {$/;"	l
lpuart6	imx7ulp.dtsi	/^		lpuart6: serial@40A60000 {$/;"	l	label:ahbbridge1
lpuart7	imx7ulp.dtsi	/^		lpuart7: serial@40A70000 {$/;"	l	label:ahbbridge1
lr_lcdrom_pmx	atlas7.dtsi	/^			lr_lcdrom_pmx: lr_lcdrom@0 {$/;"	l	label:pinctrl
lradc	imx23.dtsi	/^			lradc: lradc@80050000 {$/;"	l
lradc	imx28.dtsi	/^			lradc: lradc@80050000 {$/;"	l
lradc	sun4i-a10.dtsi	/^		lradc: lradc@01c22800 {$/;"	l
lradc	sun5i.dtsi	/^		lradc: lradc@01c22800 {$/;"	l
lradc	sun6i-a31.dtsi	/^		lradc: lradc@01c22800 {$/;"	l
lradc	sun7i-a20.dtsi	/^		lradc: lradc@01c22800 {$/;"	l
lradc	sun8i-a23-a33.dtsi	/^		lradc: lradc@01c22800 {$/;"	l
lradc	sun8i-v3s.dtsi	/^		lradc: lradc@1c22800 {$/;"	l
ls1021amdio0	ls1021a-qds.dts	/^			ls1021amdio0: mdio@0 {$/;"	l	label:fpga
ls1021amdio1	ls1021a-qds.dts	/^			ls1021amdio1: mdio@20 {$/;"	l	label:fpga
ls1021amdio2	ls1021a-qds.dts	/^			ls1021amdio2: mdio@40 {$/;"	l	label:fpga
ls1021amdio3	ls1021a-qds.dts	/^			ls1021amdio3: mdio@60 {$/;"	l	label:fpga
ls1021amdio4	ls1021a-qds.dts	/^			ls1021amdio4: mdio@80 {$/;"	l	label:fpga
lsp0clk	zx296702.dtsi	/^		lsp0clk: lsp0clk@0x0b000000 {$/;"	l
lsp1clk	zx296702.dtsi	/^		lsp1clk: lsp1clk@0x09400000 {$/;"	l
ltc3589	imx53-usbarmory.dts	/^	ltc3589: pmic@34 {$/;"	l
ltc3676	imx6qdl-gw51xx.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw52xx.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw53xx.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw551x.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw552x.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw553x.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw560x.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw5903.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltc3676	imx6qdl-gw5904.dtsi	/^	ltc3676: pmic@3c {$/;"	l
ltdc	stm32f429.dtsi	/^		ltdc: display-controller@40016800 {$/;"	l
ltdc_out_rgb	stm32429i-eval.dts	/^		ltdc_out_rgb: endpoint {$/;"	l
ltdc_pins	stm32f4-pinctrl.dtsi	/^			ltdc_pins: ltdc@0 {$/;"	l	label:pinctrl
lte430_pins	omap3-ha-lcd.dts	/^	lte430_pins: pinmux_lte430_pins {$/;"	l
lte430_pins	omap3-overo-common-lcd43.dtsi	/^	lte430_pins: pinmux_lte430_pins {$/;"	l
lte430_pins	omap3-thunder.dts	/^	lte430_pins: pinmux_lte430_pins {$/;"	l
lvds0	imx53-tx53-x13x.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6dl-tx6u-811x.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6dl-tx6u-81xx-mb7.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-b450v3.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-b650v3.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-b850v3.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-evi.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-mccmon6.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-tx6q-1110.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0	imx6q-tx6q-11x0-mb7.dts	/^	lvds0: lvds-channel@0 {$/;"	l
lvds0_in	imx53.dtsi	/^						lvds0_in: endpoint {$/;"	l	label:ldb
lvds0_in	imx6dl-aristainetos2_7.dts	/^			lvds0_in: endpoint {$/;"	l
lvds0_mux_0	imx6qdl.dtsi	/^						lvds0_mux_0: endpoint {$/;"	l	label:ldb
lvds0_mux_1	imx6qdl.dtsi	/^						lvds0_mux_1: endpoint {$/;"	l
lvds0_mux_2	imx6q.dtsi	/^			lvds0_mux_2: endpoint {$/;"	l
lvds0_mux_3	imx6q.dtsi	/^			lvds0_mux_3: endpoint {$/;"	l
lvds0_out	imx6dl-aristainetos2_7.dts	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6q-b450v3.dts	/^			lvds0_out: endpoint {$/;"	l	label:lvds0
lvds0_out	imx6q-b650v3.dts	/^			lvds0_out: endpoint {$/;"	l	label:lvds0
lvds0_out	imx6q-b850v3.dts	/^			lvds0_out: endpoint {$/;"	l	label:lvds0
lvds0_out	imx6q-evi.dts	/^			lvds0_out: endpoint {$/;"	l	label:lvds0
lvds0_out	imx6q-mccmon6.dts	/^			lvds0_out: endpoint {$/;"	l	label:lvds0
lvds0_out	imx6qdl-nit6xlite.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6qdl-nitrogen6_max.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6qdl-nitrogen6_som2.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6qdl-nitrogen6x.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6qdl-sabrelite.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6qdl-savageboard.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_out	imx6qdl-udoo.dtsi	/^			lvds0_out: endpoint {$/;"	l	label:panelchan
lvds0_out	imx6qdl-zii-rdu2.dtsi	/^			lvds0_out: endpoint {$/;"	l
lvds0_timing0	imx53-tx53-x13x.dts	/^			lvds0_timing0: hsd100pxn1 {$/;"	l	label:lvds0
lvds0_timing0	imx6dl-tx6u-81xx-mb7.dts	/^			lvds0_timing0: hsd100pxn1 {$/;"	l	label:lvds0
lvds0_timing0	imx6q-tx6q-11x0-mb7.dts	/^			lvds0_timing0: hsd100pxn1 {$/;"	l	label:lvds0
lvds0_timing1	imx53-tx53-x13x.dts	/^			lvds0_timing1: nl12880bc20 {$/;"	l	label:lvds0
lvds0_timing1	imx6dl-tx6u-81xx-mb7.dts	/^			lvds0_timing1: VGA {$/;"	l	label:lvds0
lvds0_timing1	imx6q-tx6q-11x0-mb7.dts	/^			lvds0_timing1: VGA {$/;"	l	label:lvds0
lvds0_timing2	imx6dl-tx6u-81xx-mb7.dts	/^			lvds0_timing2: nl12880bc20 {$/;"	l	label:lvds0
lvds0_timing2	imx6q-tx6q-11x0-mb7.dts	/^			lvds0_timing2: nl12880bc20 {$/;"	l	label:lvds0
lvds1	imx53-tx53-x13x.dts	/^	lvds1: lvds-channel@1 {$/;"	l
lvds1	imx6dl-tx6u-811x.dts	/^	lvds1: lvds-channel@1 {$/;"	l
lvds1	imx6dl-tx6u-81xx-mb7.dts	/^	lvds1: lvds-channel@1 {$/;"	l
lvds1	imx6q-tx6q-1110.dts	/^	lvds1: lvds-channel@1 {$/;"	l
lvds1	imx6q-tx6q-11x0-mb7.dts	/^	lvds1: lvds-channel@1 {$/;"	l
lvds1_in	imx53.dtsi	/^						lvds1_in: endpoint {$/;"	l
lvds1_mux_0	imx6qdl.dtsi	/^						lvds1_mux_0: endpoint {$/;"	l
lvds1_mux_1	imx6qdl.dtsi	/^						lvds1_mux_1: endpoint {$/;"	l
lvds1_mux_2	imx6q.dtsi	/^			lvds1_mux_2: endpoint {$/;"	l
lvds1_mux_3	imx6q.dtsi	/^			lvds1_mux_3: endpoint {$/;"	l
lvds1_out	imx6qdl-nitrogen6_max.dtsi	/^			lvds1_out: endpoint {$/;"	l
lvds1_out	imx6qdl-nitrogen6_som2.dtsi	/^			lvds1_out: endpoint {$/;"	l
lvds1_timing0	imx53-tx53-x13x.dts	/^			lvds1_timing0: hsd100pxn1 {$/;"	l	label:lvds1
lvds1_timing0	imx6dl-tx6u-81xx-mb7.dts	/^			lvds1_timing0: hsd100pxn1 {$/;"	l	label:lvds1
lvds1_timing0	imx6q-tx6q-11x0-mb7.dts	/^			lvds1_timing0: hsd100pxn1 {$/;"	l	label:lvds1
lvds1_timing1	imx6dl-tx6u-81xx-mb7.dts	/^			lvds1_timing1: VGA {$/;"	l	label:lvds1
lvds1_timing1	imx6q-tx6q-11x0-mb7.dts	/^			lvds1_timing1: VGA {$/;"	l	label:lvds1
lvds1_timing2	imx6dl-tx6u-81xx-mb7.dts	/^			lvds1_timing2: nl12880bc20 {$/;"	l	label:lvds1
lvds1_timing2	imx6q-tx6q-11x0-mb7.dts	/^			lvds1_timing2: nl12880bc20 {$/;"	l	label:lvds1
lvds_12	rk3188-px3-evb.dts	/^			lvds_12: LDO_REG4 {$/;"	l
lvds_25	rk3188-px3-evb.dts	/^			lvds_25: LDO_REG5 {$/;"	l
lvds_analog_pmx	atlas7.dtsi	/^			lvds_analog_pmx: lvds_analog@0 {$/;"	l	label:pinctrl
lvds_connector	r8a7779-marzen.dts	/^				lvds_connector: endpoint {$/;"	l
lvds_connector	r8a7790-lager.dts	/^			lvds_connector: endpoint {$/;"	l
lvds_connector	r8a7791-koelsch.dts	/^			lvds_connector: endpoint {$/;"	l
lvds_connector	r8a7793-gose.dts	/^			lvds_connector: endpoint {$/;"	l
lvds_ddc	tegra20-paz00.dts	/^	lvds_ddc: i2c@7000c000 {$/;"	l
lvds_ddc	tegra20-seaboard.dts	/^		lvds_ddc: i2c@1 {$/;"	l
lvds_ddc	tegra20-ventana.dts	/^		lvds_ddc: i2c@1 {$/;"	l
lvds_enc_in	r8a7779-marzen.dts	/^				lvds_enc_in: endpoint {$/;"	l
lvds_timing0	imx6dl-tx6u-811x.dts	/^			lvds_timing0: hsd100pxn1 {$/;"	l	label:lvds0
lvds_timing0	imx6q-tx6q-1110.dts	/^			lvds_timing0: hsd100pxn1 {$/;"	l	label:lvds0
lvds_timing1	imx6dl-tx6u-811x.dts	/^			lvds_timing1: hsd100pxn1 {$/;"	l	label:lvds1
lvds_timing1	imx6q-tx6q-1110.dts	/^			lvds_timing1: hsd100pxn1 {$/;"	l	label:lvds1
lwb_pins	am335x-sl50.dts	/^	lwb_pins: pinmux_lwb_pins {$/;"	l
m25_eeprom	imx6q-bx50v3.dtsi	/^	m25_eeprom: m25p80@0 {$/;"	l
m2_clk	r8a7790.dtsi	/^		m2_clk: m2 {$/;"	l
m2_clk	r8a7791.dtsi	/^		m2_clk: m2 {$/;"	l
m2_clk	r8a7792.dtsi	/^		m2_clk: m2 {$/;"	l
m2_clk	r8a7793.dtsi	/^		m2_clk: m2 {$/;"	l
m2_clk	r8a7794.dtsi	/^		m2_clk: m2 {$/;"	l
m4_clk	r8a73a4.dtsi	/^		m4_clk: m4@e6150098 {$/;"	l
m4_tcm	backup/imx7dea-com-kit_v2-m4.dts	/^	m4_tcm: tcml@007f8000 {$/;"	l
m4_tcm	imx7d-12x12-lpddr3-arm2-m4.dts	/^	m4_tcm: tcml@007f8000 {$/;"	l
m4_tcm	imx7d-sdb-m4.dtsi	/^	m4_tcm: tcml@007f8000 {$/;"	l
m4_tcm	imx7dea-com-kit-m4.dts	/^	m4_tcm: tcml@007f8000 {$/;"	l
m4_tcm	imx7dea-com-kit_v2-m4.dts	/^	m4_tcm: tcml@007f8000 {$/;"	l
m4_tcm	imx7dea-ucom-kit-m4.dts	/^	m4_tcm: tcml@007f8000 {$/;"	l
m4_tcm	imx7dea-ucom-kit_v2-m4.dts	/^	m4_tcm: tcml@007f8000 {$/;"	l
mac	am33xx.dtsi	/^		mac: ethernet@4a100000 {$/;"	l
mac	am4372.dtsi	/^		mac: ethernet@4a100000 {$/;"	l
mac	dm814x.dtsi	/^		mac: ethernet@4a100000 {$/;"	l
mac	dra7.dtsi	/^		mac: ethernet@48484000 {$/;"	l
mac	lpc18xx.dtsi	/^		mac: ethernet@40010000 {$/;"	l
mac	lpc32xx.dtsi	/^		mac: ethernet@31060000 {$/;"	l
mac	stm32f429.dtsi	/^		mac: ethernet@40028000 {$/;"	l
mac0	aspeed-g4.dtsi	/^		mac0: ethernet@1e660000 {$/;"	l
mac0	aspeed-g5.dtsi	/^		mac0: ethernet@1e660000 {$/;"	l
mac0	imx28-apf28.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-apx4devkit.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-cfa10037.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-cfa10049.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-cfa10057.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-cfa10058.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-duckbill-2-485.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-duckbill-2-enocean.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-duckbill-2-spi.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-duckbill-2.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-duckbill.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-evk.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-m28cu3.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-m28evk.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28-sps1.dts	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	imx28.dtsi	/^		mac0: ethernet@800f0000 {$/;"	l
mac0	moxart.dtsi	/^		mac0: mac@90900000 {$/;"	l
mac0_phy_int_pin	imx28-duckbill-2-485.dts	/^				mac0_phy_int_pin: mac0-phy-int@0 {$/;"	l
mac0_phy_int_pin	imx28-duckbill-2-enocean.dts	/^				mac0_phy_int_pin: mac0-phy-int@0 {$/;"	l
mac0_phy_int_pin	imx28-duckbill-2-spi.dts	/^				mac0_phy_int_pin: mac0-phy-int@0 {$/;"	l
mac0_phy_int_pin	imx28-duckbill-2.dts	/^				mac0_phy_int_pin: mac0-phy-int@0 {$/;"	l
mac0_phy_reset_pin	imx28-duckbill-2-485.dts	/^				mac0_phy_reset_pin: mac0-phy-reset@0 {$/;"	l
mac0_phy_reset_pin	imx28-duckbill-2-enocean.dts	/^				mac0_phy_reset_pin: mac0-phy-reset@0 {$/;"	l
mac0_phy_reset_pin	imx28-duckbill-2-spi.dts	/^				mac0_phy_reset_pin: mac0-phy-reset@0 {$/;"	l
mac0_phy_reset_pin	imx28-duckbill-2.dts	/^				mac0_phy_reset_pin: mac0-phy-reset@0 {$/;"	l
mac0_phy_reset_pin	imx28-duckbill.dts	/^				mac0_phy_reset_pin: mac0-phy-reset@0 {$/;"	l
mac0_pins_a	imx28.dtsi	/^				mac0_pins_a: mac0@0 {$/;"	l	label:pinctrl
mac0_pins_b	imx28.dtsi	/^				mac0_pins_b: mac0@1 {$/;"	l	label:pinctrl
mac0_pins_cfa10037	imx28-cfa10037.dts	/^				mac0_pins_cfa10037: mac0-10037@0 {$/;"	l
mac0_pins_cfa10049	imx28-cfa10049.dts	/^				mac0_pins_cfa10049: mac0-10049@0 {$/;"	l
mac1	aspeed-g4.dtsi	/^		mac1: ethernet@1e680000 {$/;"	l
mac1	aspeed-g5.dtsi	/^		mac1: ethernet@1e680000 {$/;"	l
mac1	imx28-apf28dev.dts	/^		mac1: ethernet@800f4000 {$/;"	l
mac1	imx28-evk.dts	/^		mac1: ethernet@800f4000 {$/;"	l
mac1	imx28-m28cu3.dts	/^		mac1: ethernet@800f4000 {$/;"	l
mac1	imx28-m28evk.dts	/^		mac1: ethernet@800f4000 {$/;"	l
mac1	imx28-sps1.dts	/^		mac1: ethernet@800f4000 {$/;"	l
mac1	imx28.dtsi	/^		mac1: ethernet@800f4000 {$/;"	l
mac1	moxart.dtsi	/^		mac1: mac@92000000 {$/;"	l
mac1_pins_a	imx28.dtsi	/^				mac1_pins_a: mac1@0 {$/;"	l	label:pinctrl
macb0	aks-cdu.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	animeo_ip.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91-ariag25.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91-cosino_mega2560.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91-foxg20.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91-kizbox.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91-kizboxmini.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91-qil_a9260.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91-sam9_l9260.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91-sama5d27_som1.dtsi	/^			macb0: ethernet@f8008000 {$/;"	l
macb0	at91-sama5d27_som1_ek.dts	/^			macb0: ethernet@f8008000 {$/;"	l
macb0	at91-sama5d2_xplained.dts	/^			macb0: ethernet@f8008000 {$/;"	l
macb0	at91-sama5d3_xplained.dts	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	at91-sama5d4_ma5d4evk.dts	/^			macb0: ethernet@f8020000 {$/;"	l
macb0	at91-sama5d4_xplained.dts	/^			macb0: ethernet@f8020000 {$/;"	l
macb0	at91-sama5d4ek.dts	/^			macb0: ethernet@f8020000 {$/;"	l
macb0	at91-vinco.dts	/^			macb0: ethernet@f8020000 {$/;"	l
macb0	at91rm9200.dtsi	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	at91rm9200ek.dts	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	at91sam9260.dtsi	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91sam9260ek.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91sam9263.dtsi	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	at91sam9263ek.dts	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	at91sam9g20ek_common.dtsi	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	at91sam9g25ek.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91sam9g35ek.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91sam9g45.dtsi	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	at91sam9m10g45ek.dts	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	at91sam9x25ek.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91sam9x35ek.dts	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	at91sam9x5_macb0.dtsi	/^			macb0: ethernet@f802c000 {$/;"	l
macb0	ethernut5.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	evk-pro3.dts	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	mpa1600.dts	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	pm9g45.dts	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0	sama5d2.dtsi	/^			macb0: ethernet@f8008000 {$/;"	l
macb0	sama5d33ek.dts	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d34ek.dts	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d35ek.dts	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d36ek.dts	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d36ek_cmp.dts	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d3_gmac.dtsi	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d3xcm_cmp.dtsi	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d3xmb_gmac.dtsi	/^			macb0: ethernet@f0028000 {$/;"	l
macb0	sama5d4.dtsi	/^			macb0: ethernet@f8020000 {$/;"	l
macb0	usb_a9260_common.dtsi	/^			macb0: ethernet@fffc4000 {$/;"	l
macb0	usb_a9263.dts	/^			macb0: ethernet@fffbc000 {$/;"	l
macb0_clk	at91rm9200.dtsi	/^					macb0_clk: macb0_clk {$/;"	l
macb0_clk	at91sam9260.dtsi	/^					macb0_clk: macb0_clk {$/;"	l
macb0_clk	at91sam9263.dtsi	/^					macb0_clk: macb0_clk {$/;"	l
macb0_clk	at91sam9g45.dtsi	/^					macb0_clk: macb0_clk {$/;"	l
macb0_clk	at91sam9x5_macb0.dtsi	/^					macb0_clk: macb0_clk {$/;"	l	label:pmc
macb0_clk	sama5d2.dtsi	/^					macb0_clk: macb0_clk {$/;"	l
macb0_clk	sama5d3_gmac.dtsi	/^					macb0_clk: macb0_clk {$/;"	l	label:pmc
macb0_clk	sama5d4.dtsi	/^					macb0_clk: macb0_clk {$/;"	l
macb1	at91-kizbox2.dts	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	at91-sama5d3_xplained.dts	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	at91-vinco.dts	/^			macb1: ethernet@fc028000 {$/;"	l
macb1	at91sam9x25ek.dts	/^			macb1: ethernet@f8030000 {$/;"	l
macb1	at91sam9x5_macb1.dtsi	/^			macb1: ethernet@f8030000 {$/;"	l
macb1	sama5d31ek.dts	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d35ek.dts	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d36ek.dts	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d36ek_cmp.dts	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d3_emac.dtsi	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d3xmb_cmp.dtsi	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d3xmb_emac.dtsi	/^			macb1: ethernet@f802c000 {$/;"	l
macb1	sama5d4.dtsi	/^			macb1: ethernet@fc028000 {$/;"	l
macb1_clk	at91sam9x5_macb1.dtsi	/^					macb1_clk: macb1_clk {$/;"	l	label:pmc
macb1_clk	sama5d3_emac.dtsi	/^					macb1_clk: macb1_clk {$/;"	l	label:pmc
macb1_clk	sama5d4.dtsi	/^					macb1_clk: macb1_clk {$/;"	l
mad2d_ick	omap34xx-omap36xx-clocks.dtsi	/^	mad2d_ick: mad2d_ick@a18 {$/;"	l
magneto_pins	qcom-apq8064-arrow-sd-600eval-pins.dtsi	/^	magneto_pins: magneto-pins {$/;"	l
magneto_snowball_mode	ste-snowball.dts	/^				magneto_snowball_mode: magneto_snowball {$/;"	l
magneto_stuib_mode	ste-href-stuib.dtsi	/^				magneto_stuib_mode: magneto_stuib {$/;"	l
magnetometer	imx53-smd.dts	/^	magnetometer: mag3110@0e {$/;"	l
mailbox	am33xx.dtsi	/^		mailbox: mailbox@480C8000 {$/;"	l
mailbox	am4372.dtsi	/^		mailbox: mailbox@480C8000 {$/;"	l
mailbox	bcm-cygnus.dtsi	/^		mailbox: mailbox@03024024 {$/;"	l
mailbox	bcm-nsp.dtsi	/^		mailbox: mailbox@25000 {$/;"	l
mailbox	bcm283x.dtsi	/^		mailbox: mailbox@7e00b880 {$/;"	l
mailbox	dm816x.dtsi	/^		mailbox: mailbox@480c8000 {$/;"	l
mailbox	omap2420.dtsi	/^		mailbox: mailbox@48094000 {$/;"	l
mailbox	omap2430.dtsi	/^		mailbox: mailbox@48094000 {$/;"	l
mailbox	omap3.dtsi	/^		mailbox: mailbox@48094000 {$/;"	l
mailbox	omap4.dtsi	/^		mailbox: mailbox@4a0f4000 {$/;"	l
mailbox	omap5.dtsi	/^		mailbox: mailbox@4a0f4000 {$/;"	l
mailbox0	stih407-family.dtsi	/^		mailbox0: mailbox@8f00000  {$/;"	l
mailbox1	dra7.dtsi	/^		mailbox1: mailbox@4a0f4000 {$/;"	l
mailbox1	stih407-family.dtsi	/^		mailbox1: mailbox@8f01000 {$/;"	l
mailbox10	dra7.dtsi	/^		mailbox10: mailbox@48860000 {$/;"	l
mailbox11	dra7.dtsi	/^		mailbox11: mailbox@48862000 {$/;"	l
mailbox12	dra7.dtsi	/^		mailbox12: mailbox@48864000 {$/;"	l
mailbox13	dra7.dtsi	/^		mailbox13: mailbox@48802000 {$/;"	l
mailbox2	dra7.dtsi	/^		mailbox2: mailbox@4883a000 {$/;"	l
mailbox2	stih407-family.dtsi	/^		mailbox2: mailbox@8f02000 {$/;"	l
mailbox3	dra7.dtsi	/^		mailbox3: mailbox@4883c000 {$/;"	l
mailbox3	stih407-family.dtsi	/^		mailbox3: mailbox@8f03000 {$/;"	l
mailbox4	dra7.dtsi	/^		mailbox4: mailbox@4883e000 {$/;"	l
mailbox5	dra7.dtsi	/^		mailbox5: mailbox@48840000 {$/;"	l
mailbox6	dra7.dtsi	/^		mailbox6: mailbox@48842000 {$/;"	l
mailbox7	dra7.dtsi	/^		mailbox7: mailbox@48844000 {$/;"	l
mailbox8	dra7.dtsi	/^		mailbox8: mailbox@48846000 {$/;"	l
mailbox9	dra7.dtsi	/^		mailbox9: mailbox@4885e000 {$/;"	l
mailboxes_ick	omap24xx-clocks.dtsi	/^	mailboxes_ick: mailboxes_ick@210 {$/;"	l
mailboxes_ick	omap34xx-omap36xx-clocks.dtsi	/^	mailboxes_ick: mailboxes_ick@a10 {$/;"	l
main	at91rm9200.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9260.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9261.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9263.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9g45.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9n12.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9rl.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	at91sam9x5.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	sama5d2.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	sama5d3.dtsi	/^				main: mainck {$/;"	l	label:pmc
main	sama5d4.dtsi	/^				main: mainck {$/;"	l	label:pmc
main_clk	cx92755.dtsi	/^	main_clk: main_clk {$/;"	l
main_dc_reg	exynos5250-arndale.dts	/^		main_dc_reg: regulator@0 {$/;"	l
main_div2_clk	r8a73a4.dtsi	/^		main_div2_clk: main_div2 {$/;"	l
main_div2_clk	sh73a0.dtsi	/^		main_div2_clk: main_div2 {$/;"	l
main_emac_ptp_clk	socfpga_arria10.dtsi	/^						main_emac_ptp_clk: main_emac_ptp_clk@70 {$/;"	l	label:main_pll
main_emaca_clk	socfpga_arria10.dtsi	/^						main_emaca_clk: main_emaca_clk@68 {$/;"	l	label:main_pll
main_emacb_clk	socfpga_arria10.dtsi	/^						main_emacb_clk: main_emacb_clk@6c {$/;"	l	label:main_pll
main_fapll	dm816x-clocks.dtsi	/^	main_fapll: main_fapll {$/;"	l
main_gpio_db_clk	socfpga_arria10.dtsi	/^						main_gpio_db_clk: main_gpio_db_clk@74 {$/;"	l	label:main_pll
main_hmc_pll_ref_clk	socfpga_arria10.dtsi	/^						main_hmc_pll_ref_clk: main_hmc_pll_ref_clk@84 {$/;"	l	label:main_pll
main_mpu_base_clk	socfpga_arria10.dtsi	/^						main_mpu_base_clk: main_mpu_base_clk {$/;"	l	label:main_pll
main_nand_sdmmc_clk	socfpga.dtsi	/^						main_nand_sdmmc_clk: main_nand_sdmmc_clk@58 {$/;"	l	label:main_pll
main_noc_base_clk	socfpga_arria10.dtsi	/^						main_noc_base_clk: main_noc_base_clk {$/;"	l	label:main_pll
main_osc	at91rm9200.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	at91sam9260.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	at91sam9261.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	at91sam9263.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	at91sam9g45.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	at91sam9n12.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	at91sam9x5.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	sama5d2.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	sama5d3.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_osc	sama5d4.dtsi	/^				main_osc: main_osc {$/;"	l	label:pmc
main_periph_ref_clk	socfpga_arria10.dtsi	/^						main_periph_ref_clk: main_periph_ref_clk@9c {$/;"	l	label:main_pll
main_pll	socfpga.dtsi	/^					main_pll: main_pll@40 {$/;"	l
main_pll	socfpga_arria10.dtsi	/^					main_pll: main_pll@40 {$/;"	l
main_qspi_clk	socfpga.dtsi	/^						main_qspi_clk: main_qspi_clk@54 {$/;"	l	label:main_pll
main_rc_osc	at91sam9n12.dtsi	/^				main_rc_osc: main_rc_osc {$/;"	l	label:pmc
main_rc_osc	at91sam9x5.dtsi	/^				main_rc_osc: main_rc_osc {$/;"	l	label:pmc
main_rc_osc	sama5d2.dtsi	/^				main_rc_osc: main_rc_osc {$/;"	l	label:pmc
main_rc_osc	sama5d3.dtsi	/^				main_rc_osc: main_rc_osc {$/;"	l	label:pmc
main_rc_osc	sama5d4.dtsi	/^				main_rc_osc: main_rc_osc {$/;"	l	label:pmc
main_s2f_usr0_clk	socfpga_arria10.dtsi	/^						main_s2f_usr0_clk: main_s2f_usr0_clk@7c {$/;"	l	label:main_pll
main_s2f_usr1_clk	socfpga_arria10.dtsi	/^						main_s2f_usr1_clk: main_s2f_usr1_clk@80 {$/;"	l	label:main_pll
main_sdmmc_clk	socfpga_arria10.dtsi	/^						main_sdmmc_clk: main_sdmmc_clk@78 {$/;"	l	label:main_pll
main_xtal	at91rm9200.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9260.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9261.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9263.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9g45.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9n12.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9rl.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	at91sam9x5.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	sama5d2.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	sama5d3.dtsi	/^		main_xtal: main_xtal {$/;"	l
main_xtal	sama5d4.dtsi	/^		main_xtal: main_xtal {$/;"	l
mainclk	socfpga.dtsi	/^						mainclk: mainclk@4c {$/;"	l	label:main_pll
mainmuxclk	keystone-clocks.dtsi	/^	mainmuxclk: mainmuxclk@2310108 {$/;"	l
mainpll	armada-370-xp.dtsi	/^		mainpll: mainpll {$/;"	l
mainpll	armada-375.dtsi	/^		mainpll: mainpll {$/;"	l
mainpll	armada-38x.dtsi	/^		mainpll: mainpll {$/;"	l
mainpll	armada-39x.dtsi	/^		mainpll: mainpll {$/;"	l
mainpllclk	keystone-k2e-clocks.dtsi	/^	mainpllclk: mainpllclk@2310110 {$/;"	l
mainpllclk	keystone-k2hk-clocks.dtsi	/^	mainpllclk: mainpllclk@2310110 {$/;"	l
mainpllclk	keystone-k2l-clocks.dtsi	/^	mainpllclk: mainpllclk@2310110 {$/;"	l
mali	sun8i-a23-a33.dtsi	/^		mali: gpu@1c40000 {$/;"	l
mali_opp_table	sun8i-a33.dtsi	/^	mali_opp_table: gpu-opp-table {$/;"	l
mask_tpm_reset	exynos5420-peach-pit.dts	/^	mask_tpm_reset: mask-tpm-reset {$/;"	l
mask_tpm_reset	exynos5800-peach-pi.dts	/^	mask_tpm_reset: mask-tpm-reset {$/;"	l
master_ccu	bcm11351.dtsi	/^		master_ccu: master_ccu {$/;"	l
master_ccu	bcm21664.dtsi	/^		master_ccu: master_ccu {$/;"	l
master_ccu	bcm23550.dtsi	/^		master_ccu: master_ccu {$/;"	l
matrix	at91sam9260.dtsi	/^			matrix: matrix@ffffee00 {$/;"	l
matrix	at91sam9261.dtsi	/^			matrix: matrix@ffffee00 {$/;"	l
matrix	at91sam9263.dtsi	/^			matrix: matrix@ffffec00 {$/;"	l
matrix	at91sam9g45.dtsi	/^			matrix: matrix@ffffea00 {$/;"	l
matrix	at91sam9n12.dtsi	/^			matrix: matrix@ffffde00 {$/;"	l
matrix	at91sam9rl.dtsi	/^			matrix: matrix@ffffee00 {$/;"	l
matrix	at91sam9x5.dtsi	/^			matrix: matrix@ffffde00 {$/;"	l
matrix	zx296702.dtsi	/^		matrix: bus-matrix@400000 {$/;"	l
matrix0_clk	sama5d2.dtsi	/^					matrix0_clk: matrix0_clk {$/;"	l
matrix0_clk	sama5d4.dtsi	/^					matrix0_clk: matrix0_clk {$/;"	l
matrix1_clk	sama5d2.dtsi	/^					matrix1_clk: matrix1_clk {$/;"	l
matrix1_clk	sama5d4.dtsi	/^					matrix1_clk: matrix1_clk {$/;"	l
matrix_keypad	am335x-evm.dts	/^	matrix_keypad: matrix_keypad0 {$/;"	l
matrix_keypad	am437x-gp-evm.dts	/^	matrix_keypad: matrix_keypad0 {$/;"	l
matrix_keypad	am437x-sk-evm.dts	/^	matrix_keypad: matrix_keypad0 {$/;"	l
matrix_keypad	am43x-epos-evm.dts	/^	matrix_keypad: matrix_keypad0 {$/;"	l
matrix_keypad	imx28-tx28.dts	/^	matrix_keypad: matrix-keypad {$/;"	l
matrix_keypad_pins	am437x-sk-evm.dts	/^	matrix_keypad_pins: matrix_keypad_pins {$/;"	l
matrix_keypad_s0	am335x-evm.dts	/^	matrix_keypad_s0: matrix_keypad_s0 {$/;"	l
max11801	imx6q-icore.dts	/^	max11801: touchscreen@48 {$/;"	l
max17135	imx6sll-evk.dts	/^	max17135: max17135@48 {$/;"	l
max17135	imx6sll-lpddr3-arm2.dts	/^	max17135: max17135@48 {$/;"	l
max17135	imx6ull-14x14-ddr3-arm2.dts	/^	max17135: max17135@48 {$/;"	l
max17135	imx7d-sdb.dts	/^	max17135: max17135@48 {$/;"	l
max7310_a	imx6q-pop-arm2.dts	/^	max7310_a: gpio@1b {$/;"	l
max7310_a	imx6qdl-sabreauto.dtsi	/^			max7310_a: gpio@30 {$/;"	l
max7310_a	imx6sx-sabreauto.dts	/^	max7310_a: gpio@30 {$/;"	l
max7310_b	imx6q-pop-arm2.dts	/^	max7310_b: gpio@1f {$/;"	l
max7310_b	imx6qdl-sabreauto.dtsi	/^			max7310_b: gpio@32 {$/;"	l
max7310_b	imx6sx-sabreauto.dts	/^	max7310_b: gpio@32 {$/;"	l
max7310_c	imx6qdl-sabreauto.dtsi	/^			max7310_c: gpio@34 {$/;"	l
max7310_reset	imx6sx-sabreauto.dts	/^	max7310_reset: max7310-reset {$/;"	l
max7322	imx6qp-sabreauto.dts	/^	max7322: gpio@68 {$/;"	l
max7322	imx6sx-sabreauto.dts	/^	max7322: gpio@68 {$/;"	l
max7322	imx7d-12x12-lpddr3-arm2.dts	/^	max7322: gpio@68 {$/;"	l
max7322_1	imx6sx-14x14-arm2.dts	/^	max7322_1: gpio@68 {$/;"	l
max7322_1	imx6sx-19x19-arm2.dts	/^	max7322_1: gpio@68 {$/;"	l
max7322_2	imx6sx-14x14-arm2.dts	/^	max7322_2: gpio@69 {$/;"	l
max7322_2	imx6sx-19x19-arm2.dts	/^	max7322_2: gpio@69 {$/;"	l
max7322_reset	imx6sx-14x14-arm2.dts	/^	max7322_reset: max7322-reset {$/;"	l
max7322_reset	imx6sx-19x19-arm2.dts	/^	max7322_reset: max7322-reset {$/;"	l
max77686	exynos4412-odroid-common.dtsi	/^	max77686: pmic@09 {$/;"	l
max77686	exynos4412-trats2.dts	/^	max77686: max77686_pmic@09 {$/;"	l
max77686	exynos5250-snow-common.dtsi	/^	max77686: max77686@09 {$/;"	l
max77686_irq	exynos4412-odroid-common.dtsi	/^	max77686_irq: max77686-irq {$/;"	l
max77686_irq	exynos5250-smdk5250.dts	/^	max77686_irq: max77686-irq {$/;"	l
max77686_irq	exynos5250-snow-common.dtsi	/^	max77686_irq: max77686-irq {$/;"	l
max77802	exynos5410-odroidxu.dts	/^	max77802: pmic@09 {$/;"	l
max77802	exynos5420-peach-pit.dts	/^	max77802: max77802-pmic@9 {$/;"	l
max77802	exynos5800-peach-pi.dts	/^	max77802: max77802-pmic@9 {$/;"	l
max77802_irq	exynos5410-odroidxu.dts	/^	max77802_irq: max77802-irq {$/;"	l
max77802_irq	exynos5420-peach-pit.dts	/^	max77802_irq: max77802-irq {$/;"	l
max77802_irq	exynos5800-peach-pi.dts	/^	max77802_irq: max77802-irq {$/;"	l
max77836	exynos3250-monk.dts	/^		max77836: subpmic@25 {$/;"	l	label:i2c_max77836
max77836	exynos3250-rinato.dts	/^		max77836: subpmic@25 {$/;"	l	label:i2c_max77836
max98090	exynos4412-odroid-common.dtsi	/^	max98090: max98090@10 {$/;"	l
max98090	exynos5250-snow-rev5.dts	/^	max98090: codec@10 {$/;"	l
max98090	exynos5410-odroidxu.dts	/^	max98090: max98090@10 {$/;"	l
max98090	exynos5420-peach-pit.dts	/^	max98090: codec@10 {$/;"	l
max98090	exynos5422-odroidxu3-audio.dtsi	/^	max98090: max98090@10 {$/;"	l
max98090	rk3288-veyron-analog-audio.dtsi	/^	max98090: max98090@10 {$/;"	l
max98090_irq	exynos5250-snow-rev5.dts	/^	max98090_irq: max98090-irq {$/;"	l
max98090_irq	exynos5420-peach-pit.dts	/^	max98090_irq: max98090-irq {$/;"	l
max98091	exynos5800-peach-pi.dts	/^	max98091: codec@10 {$/;"	l
max98091_irq	exynos5800-peach-pi.dts	/^	max98091_irq: max98091-irq {$/;"	l
max98095	exynos5250-snow.dts	/^	max98095: codec@11 {$/;"	l
max98095_en	exynos5250-snow.dts	/^	max98095_en: max98095-en {$/;"	l
mbox_dsp	dm816x.dtsi	/^			mbox_dsp: mbox_dsp {$/;"	l	label:mailbox
mbox_dsp	omap2420.dtsi	/^			mbox_dsp: dsp {$/;"	l	label:mailbox
mbox_dsp	omap2430.dtsi	/^			mbox_dsp: dsp {$/;"	l	label:mailbox
mbox_dsp	omap3.dtsi	/^			mbox_dsp: dsp {$/;"	l	label:mailbox
mbox_dsp	omap4.dtsi	/^			mbox_dsp: mbox_dsp {$/;"	l	label:mailbox
mbox_dsp	omap5.dtsi	/^			mbox_dsp: mbox_dsp {$/;"	l	label:mailbox
mbox_dsp1_ipc3x	am571x-idk.dts	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	am572x-idk.dts	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	am57xx-beagle-x15-common.dtsi	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	am57xx-cl-som-am57x.dts	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	dra7-evm-common.dtsi	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	dra72-evm-common.dtsi	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	dra72x.dtsi	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp1_ipc3x	dra74x.dtsi	/^	mbox_dsp1_ipc3x: mbox_dsp1_ipc3x {$/;"	l
mbox_dsp2_ipc3x	am572x-idk.dts	/^	mbox_dsp2_ipc3x: mbox_dsp2_ipc3x {$/;"	l
mbox_dsp2_ipc3x	am57xx-beagle-x15-common.dtsi	/^	mbox_dsp2_ipc3x: mbox_dsp2_ipc3x {$/;"	l
mbox_dsp2_ipc3x	am57xx-cl-som-am57x.dts	/^	mbox_dsp2_ipc3x: mbox_dsp2_ipc3x {$/;"	l
mbox_dsp2_ipc3x	dra7-evm-common.dtsi	/^	mbox_dsp2_ipc3x: mbox_dsp2_ipc3x {$/;"	l
mbox_dsp2_ipc3x	dra74x.dtsi	/^	mbox_dsp2_ipc3x: mbox_dsp2_ipc3x {$/;"	l
mbox_ipu	omap4.dtsi	/^			mbox_ipu: mbox_ipu {$/;"	l	label:mailbox
mbox_ipu	omap5.dtsi	/^			mbox_ipu: mbox_ipu {$/;"	l	label:mailbox
mbox_ipu1_ipc3x	am571x-idk.dts	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	am572x-idk.dts	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	am57xx-beagle-x15-common.dtsi	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	am57xx-cl-som-am57x.dts	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	dra7-evm-common.dtsi	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	dra72-evm-common.dtsi	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	dra72x.dtsi	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu1_ipc3x	dra74x.dtsi	/^	mbox_ipu1_ipc3x: mbox_ipu1_ipc3x {$/;"	l
mbox_ipu2_ipc3x	am571x-idk.dts	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	am572x-idk.dts	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	am57xx-beagle-x15-common.dtsi	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	am57xx-cl-som-am57x.dts	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	dra7-evm-common.dtsi	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	dra72-evm-common.dtsi	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	dra72x.dtsi	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_ipu2_ipc3x	dra74x.dtsi	/^	mbox_ipu2_ipc3x: mbox_ipu2_ipc3x {$/;"	l
mbox_iva	omap2420.dtsi	/^			mbox_iva: iva {$/;"	l	label:mailbox
mbox_wkupm3	am33xx.dtsi	/^			mbox_wkupm3: wkup_m3 {$/;"	l	label:mailbox
mbox_wkupm3	am4372.dtsi	/^			mbox_wkupm3: wkup_m3 {$/;"	l	label:mailbox
mbus_clk	sun7i-a20.dtsi	/^		mbus_clk: clk@01c2015c {$/;"	l
mbusc	armada-370-xp.dtsi	/^			mbusc: mbus-controller@20000 {$/;"	l
mbusc	armada-375.dtsi	/^			mbusc: mbus-controller@20000 {$/;"	l
mbusc	armada-38x.dtsi	/^			mbusc: mbus-controller@20000 {$/;"	l
mbusc	armada-39x.dtsi	/^			mbusc: mbus-controller@20000 {$/;"	l
mbusc	dove.dtsi	/^			mbusc: mbus-ctrl@20000 {$/;"	l
mbusc	kirkwood.dtsi	/^		mbusc: mbus-controller@20000 {$/;"	l
mbusc	orion5x-mv88f5181.dtsi	/^			mbusc: mbus-controller@20000 {$/;"	l
mbusc	orion5x-mv88f5182.dtsi	/^			mbusc: mbus-controller@20000 {$/;"	l
mc	tegra114.dtsi	/^	mc: memory-controller@70019000 {$/;"	l
mc	tegra124.dtsi	/^	mc: memory-controller@70019000 {$/;"	l
mc	tegra30.dtsi	/^	mc: memory-controller@7000f000 {$/;"	l
mc	zynq-7000.dtsi	/^		mc: memory-controller@f8006000 {$/;"	l	label:amba
mcasp0	am33xx.dtsi	/^		mcasp0: mcasp@48038000 {$/;"	l
mcasp0	am4372.dtsi	/^		mcasp0: mcasp@48038000 {$/;"	l
mcasp0	da850.dtsi	/^		mcasp0: mcasp@100000 {$/;"	l
mcasp0_fck	am33xx-clocks.dtsi	/^	mcasp0_fck: mcasp0_fck {$/;"	l
mcasp0_fck	am43xx-clocks.dtsi	/^	mcasp0_fck: mcasp0_fck {$/;"	l
mcasp0_pins	am335x-boneblack-common.dtsi	/^	mcasp0_pins: mcasp0_pins {$/;"	l
mcasp0_pins	am335x-wega.dtsi	/^	mcasp0_pins: pinmux_mcasp0 {$/;"	l
mcasp0_pins	da850-evm.dts	/^			mcasp0_pins: pinmux_mcasp0_pins {$/;"	l	label:pmx_core
mcasp0_pins	da850-lcdk.dts	/^	mcasp0_pins: pinmux_mcasp0_pins {$/;"	l
mcasp1	am33xx.dtsi	/^		mcasp1: mcasp@4803C000 {$/;"	l
mcasp1	am4372.dtsi	/^		mcasp1: mcasp@4803C000 {$/;"	l
mcasp1	dra7.dtsi	/^		mcasp1: mcasp@48460000 {$/;"	l
mcasp1_ahclkr_mux	dra7xx-clocks.dtsi	/^	mcasp1_ahclkr_mux: mcasp1_ahclkr_mux@550 {$/;"	l
mcasp1_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp1_ahclkx_mux: mcasp1_ahclkx_mux@550 {$/;"	l
mcasp1_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp1_aux_gfclk_mux: mcasp1_aux_gfclk_mux@550 {$/;"	l
mcasp1_fck	am33xx-clocks.dtsi	/^	mcasp1_fck: mcasp1_fck {$/;"	l
mcasp1_fck	am43xx-clocks.dtsi	/^	mcasp1_fck: mcasp1_fck {$/;"	l
mcasp1_pins	am335x-cm-t335.dts	/^	mcasp1_pins: pinmux_mcasp1_pins {$/;"	l
mcasp1_pins	am335x-evm.dts	/^	mcasp1_pins: mcasp1_pins {$/;"	l
mcasp1_pins	am335x-evmsk.dts	/^	mcasp1_pins: mcasp1_pins {$/;"	l
mcasp1_pins	am437x-gp-evm.dts	/^	mcasp1_pins: mcasp1_pins {$/;"	l
mcasp1_pins	am437x-sk-evm.dts	/^	mcasp1_pins: mcasp1_pins {$/;"	l
mcasp1_pins	am43x-epos-evm.dts	/^		mcasp1_pins: mcasp1_pins {$/;"	l
mcasp1_pins_sleep	am335x-evm.dts	/^	mcasp1_pins_sleep: mcasp1_pins_sleep {$/;"	l
mcasp1_pins_sleep	am335x-evmsk.dts	/^	mcasp1_pins_sleep: mcasp1_pins_sleep {$/;"	l
mcasp1_pins_sleep	am437x-sk-evm.dts	/^	mcasp1_pins_sleep: mcasp1_pins_sleep {$/;"	l
mcasp1_sleep_pins	am437x-gp-evm.dts	/^	mcasp1_sleep_pins: mcasp1_sleep_pins {$/;"	l
mcasp1_sleep_pins	am43x-epos-evm.dts	/^		mcasp1_sleep_pins: mcasp1_sleep_pins {$/;"	l
mcasp2	dra7.dtsi	/^		mcasp2: mcasp@48464000 {$/;"	l
mcasp2_ahclkr_mux	dra7xx-clocks.dtsi	/^	mcasp2_ahclkr_mux: mcasp2_ahclkr_mux@1860 {$/;"	l
mcasp2_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp2_ahclkx_mux: mcasp2_ahclkx_mux@1860 {$/;"	l
mcasp2_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp2_aux_gfclk_mux: mcasp2_aux_gfclk_mux@1860 {$/;"	l
mcasp3	dra7.dtsi	/^		mcasp3: mcasp@48468000 {$/;"	l
mcasp3_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp3_ahclkx_mux: mcasp3_ahclkx_mux@1868 {$/;"	l
mcasp3_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp3_aux_gfclk_mux: mcasp3_aux_gfclk_mux@1868 {$/;"	l
mcasp3_pins_default	am57xx-cl-som-am57x.dts	/^	mcasp3_pins_default: mcasp3_pins_default {$/;"	l
mcasp3_pins_sleep	am57xx-cl-som-am57x.dts	/^	mcasp3_pins_sleep: mcasp3_pins_sleep {$/;"	l
mcasp4	dra7.dtsi	/^		mcasp4: mcasp@4846c000 {$/;"	l
mcasp4_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp4_ahclkx_mux: mcasp4_ahclkx_mux@1898 {$/;"	l
mcasp4_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp4_aux_gfclk_mux: mcasp4_aux_gfclk_mux@1898 {$/;"	l
mcasp5	dra7.dtsi	/^		mcasp5: mcasp@48470000 {$/;"	l
mcasp5_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp5_ahclkx_mux: mcasp5_ahclkx_mux@1878 {$/;"	l
mcasp5_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp5_aux_gfclk_mux: mcasp5_aux_gfclk_mux@1878 {$/;"	l
mcasp6	dra7.dtsi	/^		mcasp6: mcasp@48474000 {$/;"	l
mcasp6_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp6_ahclkx_mux: mcasp6_ahclkx_mux@1904 {$/;"	l
mcasp6_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp6_aux_gfclk_mux: mcasp6_aux_gfclk_mux@1904 {$/;"	l
mcasp7	dra7.dtsi	/^		mcasp7: mcasp@48478000 {$/;"	l
mcasp7_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp7_ahclkx_mux: mcasp7_ahclkx_mux@1908 {$/;"	l
mcasp7_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp7_aux_gfclk_mux: mcasp7_aux_gfclk_mux@1908 {$/;"	l
mcasp8	dra7.dtsi	/^		mcasp8: mcasp@4847c000 {$/;"	l
mcasp8_ahclkx_mux	dra7xx-clocks.dtsi	/^	mcasp8_ahclkx_mux: mcasp8_ahclkx_mux@1890 {$/;"	l
mcasp8_aux_gfclk_mux	dra7xx-clocks.dtsi	/^	mcasp8_aux_gfclk_mux: mcasp8_aux_gfclk_mux@1890 {$/;"	l
mcasp_gfclk	omap54xx-clocks.dtsi	/^	mcasp_gfclk: mcasp_gfclk@540 {$/;"	l
mcasp_pins	omap4-var-om44customboard.dtsi	/^	mcasp_pins: pinmux_mcsasp_pins {$/;"	l
mcasp_sync_mux_ck	omap44xx-clocks.dtsi	/^	mcasp_sync_mux_ck: mcasp_sync_mux_ck@540 {$/;"	l
mcasp_sync_mux_ck	omap54xx-clocks.dtsi	/^	mcasp_sync_mux_ck: mcasp_sync_mux_ck@540 {$/;"	l
mcbsp1	omap2420.dtsi	/^		mcbsp1: mcbsp@48074000 {$/;"	l
mcbsp1	omap2430.dtsi	/^		mcbsp1: mcbsp@48074000 {$/;"	l
mcbsp1	omap3.dtsi	/^		mcbsp1: mcbsp@48074000 {$/;"	l
mcbsp1	omap4.dtsi	/^		mcbsp1: mcbsp@40122000 {$/;"	l
mcbsp1	omap5.dtsi	/^		mcbsp1: mcbsp@40122000 {$/;"	l
mcbsp1_fck	omap24xx-clocks.dtsi	/^	mcbsp1_fck: mcbsp1_fck {$/;"	l
mcbsp1_fck	omap3xxx-clocks.dtsi	/^	mcbsp1_fck: mcbsp1_fck {$/;"	l
mcbsp1_gate_fck	omap24xx-clocks.dtsi	/^	mcbsp1_gate_fck: mcbsp1_gate_fck@200 {$/;"	l
mcbsp1_gate_fck	omap3xxx-clocks.dtsi	/^	mcbsp1_gate_fck: mcbsp1_gate_fck@a00 {$/;"	l
mcbsp1_gfclk	omap54xx-clocks.dtsi	/^	mcbsp1_gfclk: mcbsp1_gfclk@548 {$/;"	l
mcbsp1_ick	omap24xx-clocks.dtsi	/^	mcbsp1_ick: mcbsp1_ick@210 {$/;"	l
mcbsp1_ick	omap3xxx-clocks.dtsi	/^	mcbsp1_ick: mcbsp1_ick@a10 {$/;"	l
mcbsp1_mux_fck	omap24xx-clocks.dtsi	/^	mcbsp1_mux_fck: mcbsp1_mux_fck@4 {$/;"	l
mcbsp1_mux_fck	omap3xxx-clocks.dtsi	/^	mcbsp1_mux_fck: mcbsp1_mux_fck@4 {$/;"	l
mcbsp1_pins	omap4-duovero.dtsi	/^	mcbsp1_pins: pinmux_mcbsp1_pins {$/;"	l
mcbsp1_pins	omap4-panda-common.dtsi	/^	mcbsp1_pins: pinmux_mcbsp1_pins {$/;"	l
mcbsp1_pins	omap4-sdp.dts	/^	mcbsp1_pins: pinmux_mcbsp1_pins {$/;"	l
mcbsp1_pins	omap5-board-common.dtsi	/^	mcbsp1_pins: pinmux_mcbsp1_pins {$/;"	l
mcbsp1_sync_mux_ck	omap44xx-clocks.dtsi	/^	mcbsp1_sync_mux_ck: mcbsp1_sync_mux_ck@548 {$/;"	l
mcbsp1_sync_mux_ck	omap54xx-clocks.dtsi	/^	mcbsp1_sync_mux_ck: mcbsp1_sync_mux_ck@548 {$/;"	l
mcbsp2	omap2420.dtsi	/^		mcbsp2: mcbsp@48076000 {$/;"	l
mcbsp2	omap2430.dtsi	/^		mcbsp2: mcbsp@48076000 {$/;"	l
mcbsp2	omap3.dtsi	/^		mcbsp2: mcbsp@49022000 {$/;"	l
mcbsp2	omap4.dtsi	/^		mcbsp2: mcbsp@40124000 {$/;"	l
mcbsp2	omap5.dtsi	/^		mcbsp2: mcbsp@40124000 {$/;"	l
mcbsp2_fck	omap24xx-clocks.dtsi	/^	mcbsp2_fck: mcbsp2_fck {$/;"	l
mcbsp2_fck	omap3xxx-clocks.dtsi	/^	mcbsp2_fck: mcbsp2_fck {$/;"	l
mcbsp2_gate_fck	omap24xx-clocks.dtsi	/^	mcbsp2_gate_fck: mcbsp2_gate_fck@200 {$/;"	l
mcbsp2_gate_fck	omap3xxx-clocks.dtsi	/^	mcbsp2_gate_fck: mcbsp2_gate_fck@1000 {$/;"	l
mcbsp2_gfclk	omap54xx-clocks.dtsi	/^	mcbsp2_gfclk: mcbsp2_gfclk@550 {$/;"	l
mcbsp2_ick	omap24xx-clocks.dtsi	/^	mcbsp2_ick: mcbsp2_ick@210 {$/;"	l
mcbsp2_ick	omap3xxx-clocks.dtsi	/^	mcbsp2_ick: mcbsp2_ick@1010 {$/;"	l
mcbsp2_mux_fck	omap24xx-clocks.dtsi	/^	mcbsp2_mux_fck: mcbsp2_mux_fck@4 {$/;"	l
mcbsp2_mux_fck	omap3xxx-clocks.dtsi	/^	mcbsp2_mux_fck: mcbsp2_mux_fck@4 {$/;"	l
mcbsp2_pins	logicpd-som-lv.dtsi	/^	mcbsp2_pins: pinmux_mcbsp2_pins {$/;"	l
mcbsp2_pins	logicpd-torpedo-som.dtsi	/^	mcbsp2_pins: pinmux_mcbsp2_pins {$/;"	l
mcbsp2_pins	omap3-cm-t3x.dtsi	/^	mcbsp2_pins: pinmux_mcbsp2_pins {$/;"	l
mcbsp2_pins	omap3-igep.dtsi	/^	mcbsp2_pins: pinmux_mcbsp2_pins {$/;"	l
mcbsp2_pins	omap4-sdp.dts	/^	mcbsp2_pins: pinmux_mcbsp2_pins {$/;"	l
mcbsp2_pins	omap5-board-common.dtsi	/^	mcbsp2_pins: pinmux_mcbsp2_pins {$/;"	l
mcbsp2_sync_mux_ck	omap44xx-clocks.dtsi	/^	mcbsp2_sync_mux_ck: mcbsp2_sync_mux_ck@550 {$/;"	l
mcbsp2_sync_mux_ck	omap54xx-clocks.dtsi	/^	mcbsp2_sync_mux_ck: mcbsp2_sync_mux_ck@550 {$/;"	l
mcbsp3	omap2430.dtsi	/^		mcbsp3: mcbsp@4808c000 {$/;"	l
mcbsp3	omap3.dtsi	/^		mcbsp3: mcbsp@49024000 {$/;"	l
mcbsp3	omap4.dtsi	/^		mcbsp3: mcbsp@40126000 {$/;"	l
mcbsp3	omap5.dtsi	/^		mcbsp3: mcbsp@40126000 {$/;"	l
mcbsp3_fck	omap2430-clocks.dtsi	/^	mcbsp3_fck: mcbsp3_fck {$/;"	l
mcbsp3_fck	omap3xxx-clocks.dtsi	/^	mcbsp3_fck: mcbsp3_fck {$/;"	l
mcbsp3_gate_fck	omap2430-clocks.dtsi	/^	mcbsp3_gate_fck: mcbsp3_gate_fck@204 {$/;"	l
mcbsp3_gate_fck	omap3xxx-clocks.dtsi	/^	mcbsp3_gate_fck: mcbsp3_gate_fck@1000 {$/;"	l
mcbsp3_gfclk	omap54xx-clocks.dtsi	/^	mcbsp3_gfclk: mcbsp3_gfclk@558 {$/;"	l
mcbsp3_ick	omap2430-clocks.dtsi	/^	mcbsp3_ick: mcbsp3_ick@214 {$/;"	l
mcbsp3_ick	omap3xxx-clocks.dtsi	/^	mcbsp3_ick: mcbsp3_ick@1010 {$/;"	l
mcbsp3_mux_fck	omap2430-clocks.dtsi	/^	mcbsp3_mux_fck: mcbsp3_mux_fck@78 {$/;"	l
mcbsp3_mux_fck	omap3xxx-clocks.dtsi	/^	mcbsp3_mux_fck: mcbsp3_mux_fck@68 {$/;"	l
mcbsp3_pins	omap3-tao3530.dtsi	/^	mcbsp3_pins: pinmux_mcbsp3_pins {$/;"	l
mcbsp3_sync_mux_ck	omap44xx-clocks.dtsi	/^	mcbsp3_sync_mux_ck: mcbsp3_sync_mux_ck@558 {$/;"	l
mcbsp3_sync_mux_ck	omap54xx-clocks.dtsi	/^	mcbsp3_sync_mux_ck: mcbsp3_sync_mux_ck@558 {$/;"	l
mcbsp4	omap2430.dtsi	/^		mcbsp4: mcbsp@4808e000 {$/;"	l
mcbsp4	omap3.dtsi	/^		mcbsp4: mcbsp@49026000 {$/;"	l
mcbsp4	omap4.dtsi	/^		mcbsp4: mcbsp@48096000 {$/;"	l
mcbsp4_fck	omap2430-clocks.dtsi	/^	mcbsp4_fck: mcbsp4_fck {$/;"	l
mcbsp4_fck	omap3xxx-clocks.dtsi	/^	mcbsp4_fck: mcbsp4_fck {$/;"	l
mcbsp4_gate_fck	omap2430-clocks.dtsi	/^	mcbsp4_gate_fck: mcbsp4_gate_fck@204 {$/;"	l
mcbsp4_gate_fck	omap3xxx-clocks.dtsi	/^	mcbsp4_gate_fck: mcbsp4_gate_fck@1000 {$/;"	l
mcbsp4_ick	omap2430-clocks.dtsi	/^	mcbsp4_ick: mcbsp4_ick@214 {$/;"	l
mcbsp4_ick	omap3xxx-clocks.dtsi	/^	mcbsp4_ick: mcbsp4_ick@1010 {$/;"	l
mcbsp4_mux_fck	omap2430-clocks.dtsi	/^	mcbsp4_mux_fck: mcbsp4_mux_fck@78 {$/;"	l
mcbsp4_mux_fck	omap3xxx-clocks.dtsi	/^	mcbsp4_mux_fck: mcbsp4_mux_fck@68 {$/;"	l
mcbsp4_sync_mux_ck	omap44xx-clocks.dtsi	/^	mcbsp4_sync_mux_ck: mcbsp4_sync_mux_ck@14e0 {$/;"	l
mcbsp5	omap2430.dtsi	/^		mcbsp5: mcbsp@48096000 {$/;"	l
mcbsp5	omap3.dtsi	/^		mcbsp5: mcbsp@48096000 {$/;"	l
mcbsp5_fck	omap2430-clocks.dtsi	/^	mcbsp5_fck: mcbsp5_fck {$/;"	l
mcbsp5_fck	omap3xxx-clocks.dtsi	/^	mcbsp5_fck: mcbsp5_fck {$/;"	l
mcbsp5_gate_fck	omap2430-clocks.dtsi	/^	mcbsp5_gate_fck: mcbsp5_gate_fck@204 {$/;"	l
mcbsp5_gate_fck	omap3xxx-clocks.dtsi	/^	mcbsp5_gate_fck: mcbsp5_gate_fck@a00 {$/;"	l
mcbsp5_ick	omap2430-clocks.dtsi	/^	mcbsp5_ick: mcbsp5_ick@214 {$/;"	l
mcbsp5_ick	omap3xxx-clocks.dtsi	/^	mcbsp5_ick: mcbsp5_ick@a10 {$/;"	l
mcbsp5_mux_fck	omap2430-clocks.dtsi	/^	mcbsp5_mux_fck: mcbsp5_mux_fck@78 {$/;"	l
mcbsp5_mux_fck	omap3xxx-clocks.dtsi	/^	mcbsp5_mux_fck: mcbsp5_mux_fck@68 {$/;"	l
mcbsp_clks	omap24xx-clocks.dtsi	/^	mcbsp_clks: mcbsp_clks {$/;"	l
mcbsp_clks	omap3xxx-clocks.dtsi	/^	mcbsp_clks: mcbsp_clks {$/;"	l
mci	arm-realview-pb11mp.dts	/^		mci: mmcsd@10005000 {$/;"	l
mci0_clk	at91rm9200.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9260.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9261.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9263.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9g45.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9n12.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9rl.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	at91sam9x5.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	sama5d3.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci0_clk	sama5d4.dtsi	/^					mci0_clk: mci0_clk {$/;"	l
mci1_clk	at91sam9263.dtsi	/^					mci1_clk: mci1_clk {$/;"	l
mci1_clk	at91sam9g45.dtsi	/^					mci1_clk: mci1_clk {$/;"	l
mci1_clk	at91sam9x5.dtsi	/^					mci1_clk: mci1_clk {$/;"	l
mci1_clk	sama5d3.dtsi	/^					mci1_clk: mci1_clk {$/;"	l
mci1_clk	sama5d4.dtsi	/^					mci1_clk: mci1_clk {$/;"	l
mci2_clk	sama5d3_mci2.dtsi	/^					mci2_clk: mci2_clk {$/;"	l	label:pmc
mck	at91rm9200.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9260.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9261.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9263.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9g20.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9g45.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9n12.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9rl.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	at91sam9x5.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	sama5d2.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	sama5d3.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mck	sama5d4.dtsi	/^				mck: masterck {$/;"	l	label:pmc
mclk	arm-realview-eb.dtsi	/^	mclk: mclk@24M {$/;"	l
mclk	arm-realview-pb1176.dts	/^	mclk: mclk@24M {$/;"	l
mclk	arm-realview-pb11mp.dts	/^	mclk: mclk@24M {$/;"	l
mclk	arm-realview-pbx.dtsi	/^	mclk: mclk@24M {$/;"	l
mclk	imx28-tx28.dts	/^		mclk: clock@0 {$/;"	l
mclk	imx53-tx53.dtsi	/^		mclk: clock@0 {$/;"	l
mclk	imx6q-bx50v3.dtsi	/^		mclk: clock@0 {$/;"	l
mclk	imx6qdl-tx6.dtsi	/^		mclk: clock@0 {$/;"	l
mclk	imx6ul-tx6ul.dtsi	/^		mclk: mclk {$/;"	l
mcp2515can	vf-colibri-eval-v3.dtsi	/^	mcp2515can: can@0 {$/;"	l
mcp251x0	imx6dl-colibri-eval-v3.dts	/^	mcp251x0: mcp251x@1 {$/;"	l
mcp_rtc	am57xx-beagle-x15-common.dtsi	/^	mcp_rtc: rtc@6f {$/;"	l
mcpdm	omap4.dtsi	/^		mcpdm: mcpdm@40132000 {$/;"	l
mcpdm	omap5.dtsi	/^		mcpdm: mcpdm@40132000 {$/;"	l
mcpdm_pins	omap4-duovero.dtsi	/^	mcpdm_pins: pinmux_mcpdm_pins {$/;"	l
mcpdm_pins	omap4-panda-common.dtsi	/^	mcpdm_pins: pinmux_mcpdm_pins {$/;"	l
mcpdm_pins	omap4-sdp.dts	/^	mcpdm_pins: pinmux_mcpdm_pins {$/;"	l
mcpdm_pins	omap4-var-som-om44.dtsi	/^	mcpdm_pins: pinmux_mcpdm_pins {$/;"	l
mcpdm_pins	omap5-board-common.dtsi	/^	mcpdm_pins: pinmux_mcpdm_pins {$/;"	l
mcspi1	dm814x.dtsi	/^			mcspi1: spi@30000 {$/;"	l	label:l4ls
mcspi1	dm816x.dtsi	/^		mcspi1: spi@48030000 {$/;"	l
mcspi1	dra7.dtsi	/^		mcspi1: spi@48098000 {$/;"	l
mcspi1	omap2.dtsi	/^		mcspi1: mcspi@48098000 {$/;"	l
mcspi1	omap3.dtsi	/^		mcspi1: spi@48098000 {$/;"	l
mcspi1	omap4.dtsi	/^		mcspi1: spi@48098000 {$/;"	l
mcspi1	omap5.dtsi	/^		mcspi1: spi@48098000 {$/;"	l
mcspi1_fck	omap24xx-clocks.dtsi	/^	mcspi1_fck: mcspi1_fck@200 {$/;"	l
mcspi1_fck	omap3xxx-clocks.dtsi	/^	mcspi1_fck: mcspi1_fck@a00 {$/;"	l
mcspi1_ick	omap24xx-clocks.dtsi	/^	mcspi1_ick: mcspi1_ick@210 {$/;"	l
mcspi1_ick	omap3xxx-clocks.dtsi	/^	mcspi1_ick: mcspi1_ick@a10 {$/;"	l
mcspi1_pins	dm8168-evm.dts	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	logicpd-som-lv.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	logicpd-torpedo-som.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	omap3-cm-t3x.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	omap3-overo-common-lcd35.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	omap3-overo-common-lcd43.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	omap3-tao3530.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	omap4-sdp.dts	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi1_pins	omap4-var-om44customboard.dtsi	/^	mcspi1_pins: pinmux_mcspi1_pins {$/;"	l
mcspi2	dra7.dtsi	/^		mcspi2: spi@4809a000 {$/;"	l
mcspi2	omap2.dtsi	/^		mcspi2: mcspi@4809a000 {$/;"	l
mcspi2	omap3.dtsi	/^		mcspi2: spi@4809a000 {$/;"	l
mcspi2	omap4.dtsi	/^		mcspi2: spi@4809a000 {$/;"	l
mcspi2	omap5.dtsi	/^		mcspi2: spi@4809a000 {$/;"	l
mcspi2_fck	omap24xx-clocks.dtsi	/^	mcspi2_fck: mcspi2_fck@200 {$/;"	l
mcspi2_fck	omap3xxx-clocks.dtsi	/^	mcspi2_fck: mcspi2_fck@a00 {$/;"	l
mcspi2_ick	omap24xx-clocks.dtsi	/^	mcspi2_ick: mcspi2_ick@210 {$/;"	l
mcspi2_ick	omap3xxx-clocks.dtsi	/^	mcspi2_ick: mcspi2_ick@a10 {$/;"	l
mcspi2_pins	omap5-board-common.dtsi	/^	mcspi2_pins: pinmux_mcspi2_pins {$/;"	l
mcspi2_pins	omap5-cm-t54.dts	/^	mcspi2_pins: pinmux_mcspi1_pins {$/;"	l
mcspi3	dra7.dtsi	/^		mcspi3: spi@480b8000 {$/;"	l
mcspi3	omap2430.dtsi	/^		mcspi3: mcspi@480b8000 {$/;"	l
mcspi3	omap3.dtsi	/^		mcspi3: spi@480b8000 {$/;"	l
mcspi3	omap4.dtsi	/^		mcspi3: spi@480b8000 {$/;"	l
mcspi3	omap5.dtsi	/^		mcspi3: spi@480b8000 {$/;"	l
mcspi3_fck	omap2430-clocks.dtsi	/^	mcspi3_fck: mcspi3_fck@204 {$/;"	l
mcspi3_fck	omap3xxx-clocks.dtsi	/^	mcspi3_fck: mcspi3_fck@a00 {$/;"	l
mcspi3_ick	omap2430-clocks.dtsi	/^	mcspi3_ick: mcspi3_ick@214 {$/;"	l
mcspi3_ick	omap3xxx-clocks.dtsi	/^	mcspi3_ick: mcspi3_ick@a10 {$/;"	l
mcspi3_pins	omap3-tao3530.dtsi	/^	mcspi3_pins: pinmux_mcspi3_pins {$/;"	l
mcspi3_pins	omap5-board-common.dtsi	/^	mcspi3_pins: pinmux_mcspi3_pins {$/;"	l
mcspi4	dra7.dtsi	/^		mcspi4: spi@480ba000 {$/;"	l
mcspi4	omap3.dtsi	/^		mcspi4: spi@480ba000 {$/;"	l
mcspi4	omap4.dtsi	/^		mcspi4: spi@480ba000 {$/;"	l
mcspi4	omap5.dtsi	/^		mcspi4: spi@480ba000 {$/;"	l
mcspi4_fck	omap3xxx-clocks.dtsi	/^	mcspi4_fck: mcspi4_fck@a00 {$/;"	l
mcspi4_ick	omap3xxx-clocks.dtsi	/^	mcspi4_ick: mcspi4_ick@a10 {$/;"	l
mcspi4_pins	omap3-n900.dts	/^	mcspi4_pins: pinmux_mcspi4_pins {$/;"	l
mct	exynos4210.dtsi	/^	mct: mct@10050000 {$/;"	l
mct	exynos5260.dtsi	/^		mct: mct@100B0000 {$/;"	l	label:soc
mct	exynos54xx.dtsi	/^		mct: mct@101c0000 {$/;"	l
mct_map	exynos4210.dtsi	/^		mct_map: mct-map {$/;"	l	label:mct
mct_map	exynos4412.dtsi	/^		mct_map: mct-map {$/;"	l
mct_map	exynos5250.dtsi	/^			mct_map: mct-map {$/;"	l
mct_map	exynos54xx.dtsi	/^			mct_map: mct-map {$/;"	l	label:mct
mctrl	ep7209.dtsi	/^	mctrl: mctrl {$/;"	l
mcu_data	imx6sx-board.dtsi	/^mcu_data: i_mx_1_0$/;"	l	label:product.processor.package_id
mdio	armada-370-xp.dtsi	/^			mdio: mdio@72004 {$/;"	l
mdio	armada-375.dtsi	/^			mdio: mdio@c0054 {$/;"	l
mdio	armada-38x.dtsi	/^			mdio: mdio@72004 {$/;"	l
mdio	bcm-cygnus.dtsi	/^		mdio: mdio@18002000 {$/;"	l
mdio	bcm5301x.dtsi	/^	mdio: mdio@18003000 {$/;"	l
mdio	da850-enbw-cmc.dts	/^		mdio: mdio@224000 {$/;"	l
mdio	da850-evm.dts	/^		mdio: mdio@224000 {$/;"	l
mdio	da850.dtsi	/^		mdio: mdio@224000 {$/;"	l
mdio	dm816x.dtsi	/^		mdio: mdio@4a100800 {$/;"	l
mdio	dove.dtsi	/^			mdio: mdio-bus@72004 {$/;"	l
mdio	imx6ul-opos6ul.dtsi	/^	mdio: mdio {$/;"	l
mdio	keystone-k2e.dtsi	/^		mdio: mdio@24200f00 {$/;"	l
mdio	keystone-k2hk.dtsi	/^		mdio: mdio@02090300 {$/;"	l
mdio	keystone-k2l.dtsi	/^		mdio: mdio@26200f00 {$/;"	l
mdio	kirkwood.dtsi	/^		mdio: mdio-bus@72004 {$/;"	l
mdio	mt7623n-bananapi-bpi-r2.dts	/^	mdio: mdio-bus {$/;"	l
mdio	orion5x.dtsi	/^			mdio: mdio-bus@72004 {$/;"	l
mdio	sun4i-a10.dtsi	/^		mdio: mdio@01c0b080 {$/;"	l
mdio	sun5i.dtsi	/^		mdio: mdio@01c0b080 {$/;"	l
mdio	sun7i-a20.dtsi	/^		mdio: mdio@01c0b080 {$/;"	l
mdio0	ls1021a.dtsi	/^		mdio0: mdio@2d24000 {$/;"	l
mdio0	moxart.dtsi	/^		mdio0: mdio@90900090 {$/;"	l
mdio1	imx6qdl-zii-rdu2.dtsi	/^	mdio1: mdio {$/;"	l
mdio1	moxart.dtsi	/^		mdio1: mdio@92000090 {$/;"	l
mdio1	vf610-zii-dev.dtsi	/^	mdio1: mdio {$/;"	l
mdio_mux_1	vf610-zii-dev-rev-b.dts	/^		mdio_mux_1: mdio@1 {$/;"	l
mdio_mux_1	vf610-zii-dev-rev-c.dts	/^		mdio_mux_1: mdio@1 {$/;"	l
mdio_mux_2	vf610-zii-dev-rev-b.dts	/^		mdio_mux_2: mdio@2 {$/;"	l
mdio_mux_2	vf610-zii-dev-rev-c.dts	/^		mdio_mux_2: mdio@2 {$/;"	l
mdio_mux_4	vf610-zii-dev-rev-b.dts	/^		mdio_mux_4: mdio@4 {$/;"	l
mdio_mux_4	vf610-zii-dev-rev-c.dts	/^		mdio_mux_4: mdio@4 {$/;"	l
mdio_mux_8	vf610-zii-dev-rev-b.dts	/^		mdio_mux_8: mdio@8 {$/;"	l
mdio_pins	am335x-pepper.dts	/^	mdio_pins: pinmux_mdio {$/;"	l
mdio_pins	am335x-phycore-som.dtsi	/^	mdio_pins: pinmux_mdio {$/;"	l
mdio_pins	armada-370.dtsi	/^	mdio_pins: mdio-pins {$/;"	l
mdio_pins	armada-38x.dtsi	/^				mdio_pins: mdio-pins {$/;"	l	label:pinctrl
mdio_pins	da850.dtsi	/^			mdio_pins: pinmux_mdio_pins {$/;"	l	label:pmx_core
mdm_clkdm	omap2430-clocks.dtsi	/^	mdm_clkdm: mdm_clkdm {$/;"	l
mdm_div_ick	omap2430-clocks.dtsi	/^	mdm_div_ick: mdm_div_ick@c40 {$/;"	l
mdm_gate_ick	omap2430-clocks.dtsi	/^	mdm_gate_ick: mdm_gate_ick@c10 {$/;"	l
mdm_ick	omap2430-clocks.dtsi	/^	mdm_ick: mdm_ick {$/;"	l
mdm_intc_ick	omap2430-clocks.dtsi	/^	mdm_intc_ick: mdm_intc_ick@214 {$/;"	l
mdm_osc_ck	omap2430-clocks.dtsi	/^	mdm_osc_ck: mdm_osc_ck@c00 {$/;"	l
mdma0	exynos5250.dtsi	/^			mdma0: mdma@10800000 {$/;"	l
mdma0	exynos5420.dtsi	/^			mdma0: mdma@10800000 {$/;"	l
mdma1	exynos4.dtsi	/^		mdma1: mdma@12850000 {$/;"	l
mdma1	exynos5250.dtsi	/^			mdma1: mdma@11C10000 {$/;"	l
mdma1	exynos5420.dtsi	/^			mdma1: mdma@11C10000 {$/;"	l
mdma1	s5pv210.dtsi	/^		mdma1: mdma@fa200000 {$/;"	l
mdp	qcom-apq8064.dtsi	/^		mdp: mdp@5100000 {$/;"	l
mdp_dsi1_out	qcom-apq8064-asus-nexus7-flo.dts	/^					mdp_dsi1_out: endpoint {$/;"	l
mdp_dsi1_out	qcom-apq8064.dtsi	/^					mdp_dsi1_out: endpoint {$/;"	l
mdp_dsi2_out	qcom-apq8064.dtsi	/^					mdp_dsi2_out: endpoint {$/;"	l
mdp_dtv_out	qcom-apq8064.dtsi	/^					mdp_dtv_out: endpoint {$/;"	l
mdp_lvds_out	qcom-apq8064.dtsi	/^					mdp_lvds_out: endpoint {$/;"	l	label:mdp
mdp_port0	qcom-apq8064.dtsi	/^		mdp_port0: iommu@7500000 {$/;"	l
mdp_port1	qcom-apq8064.dtsi	/^		mdp_port1: iommu@7600000 {$/;"	l
memctrl	da850.dtsi	/^	memctrl: memory-controller@b0000000 {$/;"	l
memory	imx6dqscm-1gb-evb-fix-ldo.dts	/^	memory: memory {$/;"	l
memory	imx6dqscm-1gb-fix.dtsi	/^	memory: memory {$/;"	l
memory	imx6dqscm-1gb-interleave-android.dtsi	/^	memory: memory {$/;"	l
memory	imx6dqscm-qwks-rev2.dtsi	/^		memory: memory {$/;"	l
memory	imx6qdl-sabreauto.dtsi	/^	memory:	memory {$/;"	l
memory	imx6qdl-sabresd.dtsi	/^	memory: memory {$/;"	l
merger_in1	qcom-msm8974.dtsi	/^					merger_in1: endpoint {$/;"	l
merger_out	qcom-msm8974.dtsi	/^					merger_out: endpoint {$/;"	l
mfc	exynos3250.dtsi	/^		mfc: codec@13400000 {$/;"	l
mfc	exynos4.dtsi	/^	mfc: codec@13400000 {$/;"	l
mfc	exynos5250.dtsi	/^		mfc: codec@11000000 {$/;"	l
mfc	exynos5420.dtsi	/^		mfc: codec@11000000 {$/;"	l
mfc	s5pv210.dtsi	/^		mfc: codec@f1700000 {$/;"	l
mfc_left	exynos-mfc-reserved-memory.dtsi	/^		mfc_left: region_mfc_left {$/;"	l
mfc_pd	exynos5420.dtsi	/^		mfc_pd: power-domain@10044060 {$/;"	l
mfc_right	exynos-mfc-reserved-memory.dtsi	/^		mfc_right: region_mfc_right {$/;"	l
mfg1_clk	sh73a0.dtsi	/^		mfg1_clk: mfg1@e6150098 {$/;"	l
mfg2_clk	sh73a0.dtsi	/^		mfg2_clk: mfg2@e615009c {$/;"	l
mic	lpc32xx.dtsi	/^			mic: interrupt-controller@40008000 {$/;"	l
mic_det	rk3288-veyron-analog-audio.dtsi	/^		mic_det: mic-det {$/;"	l
mic_vcc	rk3288-veyron-jaq.dts	/^		mic_vcc: LDO_REG2 {$/;"	l
mic_vcc	rk3288-veyron-jerry.dts	/^		mic_vcc: LDO_REG2 {$/;"	l
micldo_reg	bcm59056.dtsi	/^		micldo_reg: micldo {$/;"	l
microsom_phy_clk_pins	armada-38x-solidrun-microsom.dtsi	/^	microsom_phy_clk_pins: microsom-phy-clk-pins {$/;"	l
microsom_sdhci_pins	armada-38x-solidrun-microsom.dtsi	/^	microsom_sdhci_pins: microsom-sdhci-pins {$/;"	l
mii_phy_tx_clk	sun6i-a31.dtsi	/^		mii_phy_tx_clk: clk@1 {$/;"	l
mii_phy_tx_clk	sun7i-a20.dtsi	/^		mii_phy_tx_clk: clk@2 {$/;"	l
mii_pins	da850.dtsi	/^			mii_pins: pinmux_mii_pins {$/;"	l	label:pmx_core
mikro_pins	armada-388-clearfog.dtsi	/^	mikro_pins: mikro-pins {$/;"	l
mikro_spi_pins	armada-388-clearfog.dtsi	/^	mikro_spi_pins: mikro-spi-pins {$/;"	l
mikro_uart_pins	armada-388-clearfog.dtsi	/^	mikro_uart_pins: mikro-uart-pins {$/;"	l
mikrobus_adc	armada-388-clearfog.dtsi	/^	mikrobus_adc: mcp3021@4c {$/;"	l
minipcie_pins	am335x-moxa-uc-8100-me-t.dts	/^	minipcie_pins: pinmux_minipcie {$/;"	l
mio_clk	uniphier-ld4.dtsi	/^			mio_clk: clock {$/;"	l
mio_clk	uniphier-pro4.dtsi	/^			mio_clk: clock {$/;"	l
mio_clk	uniphier-sld8.dtsi	/^			mio_clk: clock {$/;"	l
mio_rst	uniphier-ld4.dtsi	/^			mio_rst: reset {$/;"	l
mio_rst	uniphier-pro4.dtsi	/^			mio_rst: reset {$/;"	l
mio_rst	uniphier-sld8.dtsi	/^			mio_rst: reset {$/;"	l
miphy0	spear1310.dtsi	/^		miphy0: miphy@eb800000 {$/;"	l
miphy0	spear1340.dtsi	/^		miphy0: miphy@eb800000 {$/;"	l
miphy1	spear1310.dtsi	/^		miphy1: miphy@eb804000 {$/;"	l
miphy2	spear1310.dtsi	/^		miphy2: miphy@eb808000 {$/;"	l
miphy28lp_phy	stih407-family.dtsi	/^		miphy28lp_phy: miphy28lp@9b22000 {$/;"	l
miphy28lp_phy	stih410-b2260.dts	/^		miphy28lp_phy: miphy28lp@9b22000 {$/;"	l
miphy28lp_phy	stih418-b2199.dts	/^		miphy28lp_phy: miphy28lp@9b22000 {$/;"	l
miphy28lp_phy	stihxxx-b2120.dtsi	/^		miphy28lp_phy: miphy28lp@9b22000 {$/;"	l
mipi	tegra114.dtsi	/^	mipi: mipi@700e3000 {$/;"	l
mipi0_clk	exynos3250-pinctrl.dtsi	/^	mipi0_clk: mipi0-clk {$/;"	l
mipi0_clk	exynos4412-pinctrl.dtsi	/^		mipi0_clk: mipi0-clk {$/;"	l	label:pinctrl_0
mipi1_clk	exynos4412-pinctrl.dtsi	/^		mipi1_clk: mipi1-clk {$/;"	l	label:pinctrl_0
mipi_csi	imx6qdl.dtsi	/^			mipi_csi: mipi_csi@021dc000 { \/* MIPI-CSI *\/$/;"	l
mipi_csi	imx7d.dtsi	/^	mipi_csi: mipi-csi@30750000 {$/;"	l
mipi_csi2_in	imx6q-h100.dts	/^		mipi_csi2_in: endpoint {$/;"	l
mipi_csi2_in	imx6qdl-sabrelite.dtsi	/^		mipi_csi2_in: endpoint {$/;"	l
mipi_dsi	imx6dl.dtsi	/^			mipi_dsi: mipi@021e0000 {$/;"	l	label:aips2
mipi_dsi	imx6q.dtsi	/^			mipi_dsi: mipi@021e0000 {$/;"	l
mipi_dsi	imx6qdl.dtsi	/^			mipi_dsi: mipi@021e0000 { \/* MIPI-DSI *\/$/;"	l
mipi_dsi	imx7d.dtsi	/^	mipi_dsi: mipi-dsi@30760000 {$/;"	l
mipi_dsi	imx7ulp.dtsi	/^		mipi_dsi: mipi_dsi@40A90000 {$/;"	l	label:ahbbridge1
mipi_dsi	rk3288.dtsi	/^	mipi_dsi: mipi@ff960000 {$/;"	l
mipi_dsi_ep	imx7ulp-evk.dts	/^		mipi_dsi_ep: endpoint {$/;"	l
mipi_dsi_ep	imx7ulpea-ucom-kit_v2-1lv.dts	/^		mipi_dsi_ep: endpoint {$/;"	l
mipi_dsi_ep	imx7ulpea-ucom-kit_v2.dts	/^		mipi_dsi_ep: endpoint {$/;"	l
mipi_dsi_ep	imx7ulpea-ucom-ptp-1lv.dts	/^		mipi_dsi_ep: endpoint {$/;"	l
mipi_dsi_ep	imx7ulpea-ucom-ptp.dts	/^		mipi_dsi_ep: endpoint {$/;"	l
mipi_dsi_reset	imx7d-12x12-lpddr3-arm2-mipi_dsi.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_dsi_reset	imx7d-sdb-mipi-dsi.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_dsi_reset	imx7ulp-evk.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_dsi_reset	imx7ulpea-ucom-kit_v2-1lv.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_dsi_reset	imx7ulpea-ucom-kit_v2.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_dsi_reset	imx7ulpea-ucom-ptp-1lv.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_dsi_reset	imx7ulpea-ucom-ptp.dts	/^	mipi_dsi_reset: mipi-dsi-reset {$/;"	l
mipi_in	rk3288.dtsi	/^			mipi_in: port {$/;"	l	label:mipi_dsi
mipi_in_vopb	rk3288.dtsi	/^				mipi_in_vopb: endpoint@0 {$/;"	l	label:mipi_dsi.mipi_in
mipi_in_vopl	rk3288.dtsi	/^				mipi_in_vopl: endpoint@1 {$/;"	l	label:mipi_dsi.mipi_in
mipi_mux_0	imx6qdl.dtsi	/^						mipi_mux_0: endpoint {$/;"	l	label:mipi_dsi
mipi_mux_1	imx6qdl.dtsi	/^						mipi_mux_1: endpoint {$/;"	l
mipi_mux_2	imx6q.dtsi	/^			mipi_mux_2: endpoint {$/;"	l
mipi_mux_3	imx6q.dtsi	/^			mipi_mux_3: endpoint {$/;"	l
mipi_phy	exynos3250.dtsi	/^		mipi_phy: video-phy {$/;"	l
mipi_phy	exynos4.dtsi	/^	mipi_phy: video-phy {$/;"	l
mipi_phy	exynos5420.dtsi	/^		mipi_phy: mipi-video-phy {$/;"	l
mipi_sensor_ep	imx7d-sdb.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_sensor_ep	imx7dea-com-kit-ov5640.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_sensor_ep	imx7dea-com-kit-ov5647.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_sensor_ep	imx7dea-com-kit_v2-ov5640.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_sensor_ep	imx7dea-ucom-kit-ov5640.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_sensor_ep	imx7dea-ucom-kit-ov5647.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_sensor_ep	imx7dea-ucom-kit_v2-ov5640.dts	/^		mipi_sensor_ep: endpoint1 {$/;"	l
mipi_vc0_to_ipu1_csi0_mux	imx6dl.dtsi	/^		mipi_vc0_to_ipu1_csi0_mux: endpoint@0 {$/;"	l
mipi_vc0_to_ipu1_csi0_mux	imx6q.dtsi	/^		mipi_vc0_to_ipu1_csi0_mux: endpoint {$/;"	l
mipi_vc0_to_ipu1_csi1_mux	imx6dl.dtsi	/^		mipi_vc0_to_ipu1_csi1_mux: endpoint@1 {$/;"	l
mipi_vc1_to_ipu1_csi0_mux	imx6dl.dtsi	/^		mipi_vc1_to_ipu1_csi0_mux: endpoint@0 {$/;"	l
mipi_vc1_to_ipu1_csi1	imx6q.dtsi	/^		mipi_vc1_to_ipu1_csi1: endpoint {$/;"	l
mipi_vc1_to_ipu1_csi1_mux	imx6dl.dtsi	/^		mipi_vc1_to_ipu1_csi1_mux: endpoint@1 {$/;"	l
mipi_vc2_to_ipu1_csi0_mux	imx6dl.dtsi	/^		mipi_vc2_to_ipu1_csi0_mux: endpoint@0 {$/;"	l
mipi_vc2_to_ipu1_csi1_mux	imx6dl.dtsi	/^		mipi_vc2_to_ipu1_csi1_mux: endpoint@1 {$/;"	l
mipi_vc2_to_ipu2_csi0	imx6q.dtsi	/^		mipi_vc2_to_ipu2_csi0: endpoint {$/;"	l
mipi_vc3_to_ipu1_csi0_mux	imx6dl.dtsi	/^		mipi_vc3_to_ipu1_csi0_mux: endpoint@0 {$/;"	l
mipi_vc3_to_ipu1_csi1_mux	imx6dl.dtsi	/^		mipi_vc3_to_ipu1_csi1_mux: endpoint@1 {$/;"	l
mipi_vc3_to_ipu2_csi1_mux	imx6q.dtsi	/^		mipi_vc3_to_ipu2_csi1_mux: endpoint {$/;"	l
mipi_xclk	imx6qdl-sabrelite.dtsi	/^	mipi_xclk: mipi_xclk {$/;"	l
mipipll	bcm-cygnus-clock.dtsi	/^	mipipll: mipipll {$/;"	l
misc	nspire.dtsi	/^			misc: misc@900A0000 {$/;"	l
misc	spear13xx.dtsi	/^			misc: syscon@e0700000 {$/;"	l
misc_pins	am335x-nano.dts	/^	misc_pins: misc_pins {$/;"	l
mix0	r8a7790.dtsi	/^			mix0: mix-0 { };$/;"	l
mix0	r8a7791.dtsi	/^			mix0: mix-0 { };$/;"	l
mix0	r8a7794.dtsi	/^			mix0: mix-0 { };$/;"	l
mix1	r8a7790.dtsi	/^			mix1: mix-1 { };$/;"	l
mix1	r8a7791.dtsi	/^			mix1: mix-1 { };$/;"	l
mix1	r8a7794.dtsi	/^			mix1: mix-1 { };$/;"	l
mixer	exynos4.dtsi	/^	mixer: mixer@12C10000 {$/;"	l
mixer	exynos4210.dtsi	/^	mixer: mixer@12C10000 {$/;"	l
mixer	exynos5420.dtsi	/^		mixer: mixer@14450000 {$/;"	l
mixer0	sun8i-v3s.dtsi	/^		mixer0: mixer@1100000 {$/;"	l
mixer0_out	sun8i-v3s.dtsi	/^				mixer0_out: port@1 {$/;"	l	label:mixer0
mixer0_out_tcon0	sun8i-v3s.dtsi	/^					mixer0_out_tcon0: endpoint@0 {$/;"	l	label:mixer0.mixer0_out
mlb	imx6qdl.dtsi	/^			mlb: mlb@0218c000 {$/;"	l
mlb	imx6sx.dtsi	/^			mlb: mlb@0218c000 {$/;"	l	label:aips2
mlb_clk	dra7xx-clocks.dtsi	/^	mlb_clk: mlb_clk@134 {$/;"	l
mlb_clkin_ck	dra7xx-clocks.dtsi	/^	mlb_clkin_ck: mlb_clkin_ck {$/;"	l
mlbp_clk	dra7xx-clocks.dtsi	/^	mlbp_clk: mlbp_clk@130 {$/;"	l
mlbp_clkin_ck	dra7xx-clocks.dtsi	/^	mlbp_clkin_ck: mlbp_clkin_ck {$/;"	l
mlc	lpc32xx.dtsi	/^		mlc: flash@200a8000 {$/;"	l
mma7660	sun8i-a23-polaroid-mid2407pxe03.dts	/^	mma7660: accelerometer@4c {$/;"	l
mma8452	rk3066a-rayeager.dts	/^	mma8452: mma8452@1d {$/;"	l
mma8452	rk3288-popmetal.dts	/^	mma8452: mma8452@1d {$/;"	l
mma8452	sun6i-a31-colombus.dts	/^	mma8452: mma8452@1d {$/;"	l
mma8452_int_primo81	sun6i-a31s-primo81.dts	/^	mma8452_int_primo81: mma8452_int_pin@0 {$/;"	l
mma8453	imx6q-bx50v3.dtsi	/^			mma8453: mma8453@1c {$/;"	l	label:pca9547.mux1_i2c1
mmc	arm-realview-eb.dtsi	/^		mmc: mmcsd@10005000 {$/;"	l
mmc	arm-realview-pbx.dtsi	/^		mmc: mmcsd@10005000 {$/;"	l
mmc	hisi-x5hd2.dtsi	/^		mmc: mmc@1830000 {$/;"	l
mmc	socfpga.dtsi	/^		mmc: dwmmc0@ff704000 {$/;"	l
mmc	socfpga_arria10.dtsi	/^		mmc: dwmmc0@ff808000 {$/;"	l
mmc0	animeo_ip.dts	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91-ariag25.dts	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	at91-ariettag25.dts	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	at91-cosino.dtsi	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	at91-foxg20.dts	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91-qil_a9260.dts	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91-sam9_l9260.dts	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91-sama5d3_xplained.dts	/^			mmc0: mmc@f0000000 {$/;"	l
mmc0	at91-sama5d4_ma5d4.dtsi	/^			mmc0: mmc@f8000000 {$/;"	l
mmc0	at91-sama5d4ek.dts	/^			mmc0: mmc@f8000000 {$/;"	l
mmc0	at91-vinco.dts	/^			mmc0: mmc@f8000000 {$/;"	l
mmc0	at91rm9200.dtsi	/^			mmc0: mmc@fffb4000 {$/;"	l
mmc0	at91sam9260.dtsi	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91sam9260ek.dts	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91sam9261.dtsi	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91sam9263.dtsi	/^			mmc0: mmc@fff80000 {$/;"	l
mmc0	at91sam9263ek.dts	/^			mmc0: mmc@fff80000 {$/;"	l
mmc0	at91sam9g20ek_2mmc.dts	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91sam9g20ek_common.dtsi	/^			mmc0: mmc@fffa8000 {$/;"	l
mmc0	at91sam9g45.dtsi	/^			mmc0: mmc@fff80000 {$/;"	l
mmc0	at91sam9m10g45ek.dts	/^			mmc0: mmc@fff80000 {$/;"	l
mmc0	at91sam9n12.dtsi	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	at91sam9n12ek.dts	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	at91sam9rl.dtsi	/^			mmc0: mmc@fffa4000 {$/;"	l
mmc0	at91sam9rlek.dts	/^			mmc0: mmc@fffa4000 {$/;"	l
mmc0	at91sam9x5.dtsi	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	at91sam9x5ek.dtsi	/^			mmc0: mmc@f0008000 {$/;"	l
mmc0	da850-evm.dts	/^		mmc0: mmc@40000 {$/;"	l
mmc0	da850.dtsi	/^		mmc0: mmc@40000 {$/;"	l
mmc0	keystone-k2g.dtsi	/^		mmc0: mmc@23000000 {$/;"	l
mmc0	mt7623.dtsi	/^	mmc0: mmc@11230000 {$/;"	l
mmc0	pm9g45.dts	/^			mmc0: mmc@fff80000 {$/;"	l
mmc0	pxa2xx.dtsi	/^		mmc0: mmc@41100000 {$/;"	l
mmc0	pxa3xx.dtsi	/^		mmc0: mmc@41100000 {$/;"	l
mmc0	rk3xxx.dtsi	/^	mmc0: dwmmc@10214000 {$/;"	l
mmc0	sama5d3.dtsi	/^			mmc0: mmc@f0000000 {$/;"	l
mmc0	sama5d3xmb.dtsi	/^			mmc0: mmc@f0000000 {$/;"	l
mmc0	sama5d3xmb_cmp.dtsi	/^			mmc0: mmc@f0000000 {$/;"	l
mmc0	sama5d4.dtsi	/^			mmc0: mmc@f8000000 {$/;"	l
mmc0	socfpga_arria5.dtsi	/^		mmc0: dwmmc0@ff704000 {$/;"	l
mmc0	socfpga_cyclone5.dtsi	/^		mmc0: dwmmc0@ff704000 {$/;"	l
mmc0	stih407-family.dtsi	/^		mmc0: sdhci@09060000 {$/;"	l
mmc0	stih410-b2120.dts	/^		mmc0: sdhci@09060000 {$/;"	l
mmc0	stih410-b2260.dts	/^		mmc0: sdhci@09060000 {$/;"	l
mmc0	stih418-b2199.dts	/^		mmc0: sdhci@09060000 {$/;"	l
mmc0	stih418.dtsi	/^		mmc0: sdhci@09060000 {$/;"	l
mmc0	stihxxx-b2120.dtsi	/^		mmc0: sdhci@09060000 {$/;"	l
mmc0	sun4i-a10.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sun5i.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sun6i-a31.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sun7i-a20.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sun8i-a23-a33.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sun8i-a83t.dtsi	/^		mmc0: mmc@1c0f000 {$/;"	l
mmc0	sun8i-v3s.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sun9i-a80.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	sunxi-h3-h5.dtsi	/^		mmc0: mmc@01c0f000 {$/;"	l
mmc0	tango4-common.dtsi	/^		mmc0: mmc@21000 {$/;"	l
mmc0	zx296702.dtsi	/^		mmc0: mmc@0x09408000 {$/;"	l
mmc0_4bit_pins_a	imx23.dtsi	/^				mmc0_4bit_pins_a: mmc0-4bit@0 {$/;"	l
mmc0_4bit_pins_a	imx28.dtsi	/^				mmc0_4bit_pins_a: mmc0-4bit@0 {$/;"	l	label:pinctrl
mmc0_8bit_pins_a	imx23.dtsi	/^				mmc0_8bit_pins_a: mmc0-8bit@0 {$/;"	l
mmc0_8bit_pins_a	imx28.dtsi	/^				mmc0_8bit_pins_a: mmc0-8bit@0 {$/;"	l	label:pinctrl
mmc0_cd_cfg	imx28.dtsi	/^				mmc0_cd_cfg: mmc0-cd-cfg {$/;"	l	label:pinctrl
mmc0_cd_pin	da850-lego-ev3.dts	/^	mmc0_cd_pin: pinmux_mmc0_cd {$/;"	l
mmc0_cd_pin	sun5i-reference-design-tablet.dtsi	/^	mmc0_cd_pin: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin	sun8i-reference-design-tablet.dtsi	/^	mmc0_cd_pin: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin	sunxi-h3-h5.dtsi	/^			mmc0_cd_pin: mmc0_cd_pin@0 {$/;"	l	label:pio
mmc0_cd_pin_bananapi	sun7i-a20-bananapi.dts	/^	mmc0_cd_pin_bananapi: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_bananapro	sun7i-a20-bananapro.dts	/^	mmc0_cd_pin_bananapro: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_bpi_m1p	sun7i-a20-bananapi-m1-plus.dts	/^	mmc0_cd_pin_bpi_m1p: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_bpi_m2	sun6i-a31s-sinovoip-bpi-m2.dts	/^	mmc0_cd_pin_bpi_m2: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_bs1078v2	sun6i-a31s-yones-toptech-bs1078-v2.dts	/^	mmc0_cd_pin_bs1078v2: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_colombus	sun6i-a31-colombus.dts	/^	mmc0_cd_pin_colombus: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_cubieboard4	sun9i-a80-cubieboard4.dts	/^	mmc0_cd_pin_cubieboard4: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_d709	sun5i-a13-empire-electronix-d709.dts	/^	mmc0_cd_pin_d709: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_e708_q1	sun6i-reference-design-tablet.dtsi	/^	mmc0_cd_pin_e708_q1: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_evb	sun8i-a23-evb.dts	/^	mmc0_cd_pin_evb: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_gr8_evb	sun5i-gr8-evb.dts	/^	mmc0_cd_pin_gr8_evb: mmc0-cd-pin@0 {$/;"	l
mmc0_cd_pin_h702	sun5i-a13-hsg-h702.dts	/^	mmc0_cd_pin_h702: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_hummingbird	sun6i-a31-hummingbird.dts	/^	mmc0_cd_pin_hummingbird: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_i7	sun6i-a31-i7.dts	/^	mmc0_cd_pin_i7: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_lamobo_r1	sun7i-a20-lamobo-r1.dts	/^	mmc0_cd_pin_lamobo_r1: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_m9	sun6i-a31-m9.dts	/^	mmc0_cd_pin_m9: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_m9	sun6i-a31-mele-a1000g-quad.dts	/^	mmc0_cd_pin_m9: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_mk802	sun5i-a10s-mk802.dts	/^	mmc0_cd_pin_mk802: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_olinuxino	sun5i-a13-olinuxino.dts	/^	mmc0_cd_pin_olinuxino: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_olinuxino	sun8i-a33-olinuxino.dts	/^	mmc0_cd_pin_olinuxino: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_olinuxino_micro	sun5i-a10s-olinuxino-micro.dts	/^	mmc0_cd_pin_olinuxino_micro: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_olinuxinom	sun5i-a13-olinuxino-micro.dts	/^	mmc0_cd_pin_olinuxinom: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_optimus	sun9i-a80-optimus.dts	/^	mmc0_cd_pin_optimus: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_orangepi	sun7i-a20-orangepi-mini.dts	/^	mmc0_cd_pin_orangepi: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_orangepi	sun7i-a20-orangepi.dts	/^	mmc0_cd_pin_orangepi: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_parrot	sun8i-r16-parrot.dts	/^	mmc0_cd_pin_parrot: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_primo81	sun6i-a31s-primo81.dts	/^	mmc0_cd_pin_primo81: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_r7	sun5i-a10s-r7-tv-dongle.dts	/^	mmc0_cd_pin_r7: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_sina31s	sun6i-a31s-sina31s.dts	/^	mmc0_cd_pin_sina31s: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_sina33	sun8i-a33-sinlinx-sina33.dts	/^	mmc0_cd_pin_sina33: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_t003	sun5i-a10s-auxtek-t003.dts	/^	mmc0_cd_pin_t003: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_t004	sun5i-a10s-auxtek-t004.dts	/^	mmc0_cd_pin_t004: mmc0_cd_pin@0 {$/;"	l
mmc0_cd_pin_wobo_i5	sun5i-a10s-wobo-i5.dts	/^	mmc0_cd_pin_wobo_i5: mmc0_cd_pin@0 {$/;"	l
mmc0_clk	r8a73a4.dtsi	/^		mmc0_clk: mmc0@e6150240 {$/;"	l
mmc0_clk	r8a7790.dtsi	/^		mmc0_clk: mmc0@e6150240 {$/;"	l
mmc0_clk	r8a7791.dtsi	/^		mmc0_clk: mmc0@e6150240 {$/;"	l
mmc0_clk	r8a7793.dtsi	/^		mmc0_clk: mmc0@e6150240 {$/;"	l
mmc0_clk	r8a7794.dtsi	/^		mmc0_clk: mmc0@e6150240 {$/;"	l
mmc0_clk	sun4i-a10.dtsi	/^		mmc0_clk: clk@01c20088 {$/;"	l
mmc0_clk	sun7i-a20.dtsi	/^		mmc0_clk: clk@01c20088 {$/;"	l
mmc0_pins	da850.dtsi	/^			mmc0_pins: pinmux_mmc_pins {$/;"	l	label:pmx_core
mmc0_pins	keystone-k2g-evm.dts	/^	mmc0_pins: pinmux_mmc0_pins {$/;"	l
mmc0_pins	r8a73a4-ape6evm.dts	/^	mmc0_pins: mmc0 {$/;"	l
mmc0_pins	r8a7740-armadillo800eva.dts	/^	mmc0_pins: mmc0 {$/;"	l
mmc0_pins	sun8i-a83t.dtsi	/^			mmc0_pins: mmc0-pins {$/;"	l	label:pio
mmc0_pins	sun9i-a80.dtsi	/^			mmc0_pins: mmc0 {$/;"	l	label:pio
mmc0_pins_a	sun4i-a10.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_a	sun5i.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_a	sun6i-a31.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_a	sun7i-a20.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_a	sun8i-a23-a33.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_a	sun8i-v3s.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_a	sunxi-h3-h5.dtsi	/^			mmc0_pins_a: mmc0@0 {$/;"	l	label:pio
mmc0_pins_default	am335x-icev2.dts	/^	mmc0_pins_default: mmc0_pins_default {$/;"	l
mmc0_pins_default	am335x-moxa-uc-8100-me-t.dts	/^	mmc0_pins_default: pinmux_mmc0_pins {$/;"	l
mmc0_pins_default	mt7623n-bananapi-bpi-r2.dts	/^	mmc0_pins_default: mmc0default {$/;"	l
mmc0_pins_fixup	imx23.dtsi	/^				mmc0_pins_fixup: mmc0-pins-fixup {$/;"	l
mmc0_pins_uhs	mt7623n-bananapi-bpi-r2.dts	/^	mmc0_pins_uhs: mmc0 {$/;"	l
mmc0_pwrseq	sun5i-gr8-chip-pro.dts	/^	mmc0_pwrseq: mmc0_pwrseq {$/;"	l
mmc0_pwrseq	sun5i-r8-chip.dts	/^	mmc0_pwrseq: mmc0_pwrseq {$/;"	l
mmc0_sck_cfg	imx28.dtsi	/^				mmc0_sck_cfg: mmc0-sck-cfg {$/;"	l	label:pinctrl
mmc1	am33xx.dtsi	/^		mmc1: mmc@48060000 {$/;"	l
mmc1	am4372.dtsi	/^		mmc1: mmc@48060000 {$/;"	l
mmc1	at91-cosino_mega2560.dts	/^			mmc1: mmc@f000c000 {$/;"	l
mmc1	at91-sama5d3_xplained.dts	/^			mmc1: mmc@f8000000 {$/;"	l
mmc1	at91-sama5d4_ma5d4evk.dts	/^			mmc1: mmc@fc000000 {$/;"	l
mmc1	at91-sama5d4_xplained.dts	/^			mmc1: mmc@fc000000 {$/;"	l
mmc1	at91-sama5d4ek.dts	/^			mmc1: mmc@fc000000 {$/;"	l
mmc1	at91sam9263.dtsi	/^			mmc1: mmc@fff84000 {$/;"	l
mmc1	at91sam9g25ek.dts	/^			mmc1: mmc@f000c000 {$/;"	l
mmc1	at91sam9g45.dtsi	/^			mmc1: mmc@fffd0000 {$/;"	l
mmc1	at91sam9m10g45ek.dts	/^			mmc1: mmc@fffd0000 {$/;"	l
mmc1	at91sam9x5.dtsi	/^			mmc1: mmc@f000c000 {$/;"	l
mmc1	at91sam9x5ek.dtsi	/^			mmc1: mmc@f000c000 {$/;"	l
mmc1	da850.dtsi	/^		mmc1: mmc@21b000 {$/;"	l
mmc1	dm814x.dtsi	/^			mmc1: mmc@60000 {$/;"	l	label:l4ls
mmc1	dm816x.dtsi	/^		mmc1: mmc@48060000 {$/;"	l
mmc1	dra7.dtsi	/^		mmc1: mmc@4809c000 {$/;"	l
mmc1	keystone-k2g.dtsi	/^		mmc1: mmc@23100000 {$/;"	l
mmc1	mt7623.dtsi	/^	mmc1: mmc@11240000 {$/;"	l
mmc1	omap2430.dtsi	/^		mmc1: mmc@4809c000 {$/;"	l
mmc1	omap3.dtsi	/^		mmc1: mmc@4809c000 {$/;"	l
mmc1	omap4.dtsi	/^		mmc1: mmc@4809c000 {$/;"	l
mmc1	omap5.dtsi	/^		mmc1: mmc@4809c000 {$/;"	l
mmc1	pxa3xx.dtsi	/^		mmc1: mmc@42000000 {$/;"	l
mmc1	rk3xxx.dtsi	/^	mmc1: dwmmc@10218000 {$/;"	l
mmc1	sama5d3.dtsi	/^			mmc1: mmc@f8000000 {$/;"	l
mmc1	sama5d3xmb.dtsi	/^			mmc1: mmc@f8000000 {$/;"	l
mmc1	sama5d3xmb_cmp.dtsi	/^			mmc1: mmc@f8000000 {$/;"	l
mmc1	sama5d4.dtsi	/^			mmc1: mmc@fc000000 {$/;"	l
mmc1	stih407-family.dtsi	/^		mmc1: sdhci@09080000 {$/;"	l
mmc1	stih410-b2260.dts	/^		mmc1: sdhci@09080000 {$/;"	l
mmc1	stih418-b2199.dts	/^		mmc1: sdhci@09080000 {$/;"	l
mmc1	stihxxx-b2120.dtsi	/^		mmc1: sdhci@09080000 {$/;"	l
mmc1	sun4i-a10.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sun5i.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sun6i-a31.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sun7i-a20.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sun8i-a23-a33.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sun8i-a83t.dtsi	/^		mmc1: mmc@1c10000 {$/;"	l
mmc1	sun8i-v3s.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sun9i-a80.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	sunxi-h3-h5.dtsi	/^		mmc1: mmc@01c10000 {$/;"	l
mmc1	tango4-common.dtsi	/^		mmc1: mmc@21200 {$/;"	l
mmc1	tegra30-apalis-eval.dts	/^	mmc1: sdhci@78000400 {$/;"	l
mmc1	zx296702.dtsi	/^		mmc1: mmc@0x0b003000 {$/;"	l
mmc1_32khz_clk	omap54xx-clocks.dtsi	/^	mmc1_32khz_clk: mmc1_32khz_clk@1628 {$/;"	l
mmc1_4bit_pins_a	imx23.dtsi	/^				mmc1_4bit_pins_a: mmc1-4bit@0 {$/;"	l
mmc1_4bit_pins_a	imx28.dtsi	/^				mmc1_4bit_pins_a: mmc1-4bit@0 {$/;"	l	label:pinctrl
mmc1_8bit_pins_a	imx23.dtsi	/^				mmc1_8bit_pins_a: mmc1-8bit@0 {$/;"	l
mmc1_aux_pins	omap3-sbc-t3517.dts	/^	mmc1_aux_pins: pinmux_mmc1_aux_pins {$/;"	l
mmc1_aux_pins	omap5-sbc-t54.dts	/^	mmc1_aux_pins: pinmux_mmc1_aux_pins {$/;"	l
mmc1_cd	logicpd-torpedo-37xx-devkit.dts	/^	mmc1_cd: pinmux_mmc1_cd {$/;"	l
mmc1_cd_cfg	imx28.dtsi	/^				mmc1_cd_cfg: mmc1-cd-cfg {$/;"	l	label:pinctrl
mmc1_cd_pin	omap3-sniper.dts	/^	mmc1_cd_pin: pinmux_mmc1_cd_pin {$/;"	l
mmc1_cd_pin_olinuxino_micro	sun5i-a10s-olinuxino-micro.dts	/^	mmc1_cd_pin_olinuxino_micro: mmc1_cd_pin@0 {$/;"	l
mmc1_clk	r8a73a4.dtsi	/^		mmc1_clk: mmc1@e6150244 {$/;"	l
mmc1_clk	r8a7790.dtsi	/^		mmc1_clk: mmc1@e6150244 {$/;"	l
mmc1_clk	sun4i-a10.dtsi	/^		mmc1_clk: clk@01c2008c {$/;"	l
mmc1_clk	sun7i-a20.dtsi	/^		mmc1_clk: clk@01c2008c {$/;"	l
mmc1_clk32k	dra7xx-clocks.dtsi	/^	mmc1_clk32k: mmc1_clk32k@1328 {$/;"	l
mmc1_fclk	omap54xx-clocks.dtsi	/^	mmc1_fclk: mmc1_fclk@1628 {$/;"	l
mmc1_fclk_div	dra7xx-clocks.dtsi	/^	mmc1_fclk_div: mmc1_fclk_div@1328 {$/;"	l
mmc1_fclk_mux	dra7xx-clocks.dtsi	/^	mmc1_fclk_mux: mmc1_fclk_mux@1328 {$/;"	l
mmc1_fclk_mux	omap54xx-clocks.dtsi	/^	mmc1_fclk_mux: mmc1_fclk_mux@1628 {$/;"	l
mmc1_iodelay_ddr50_conf	dra72x-mmc-iodelay.dtsi	/^	mmc1_iodelay_ddr50_conf: mmc1_iodelay_ddr50_conf {$/;"	l
mmc1_iodelay_ddr_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc1_iodelay_ddr_rev11_conf: mmc1_iodelay_ddr_rev11_conf {$/;"	l
mmc1_iodelay_ddr_rev20_conf	dra74x-mmc-iodelay.dtsi	/^	mmc1_iodelay_ddr_rev20_conf: mmc1_iodelay_ddr50_rev20_conf {$/;"	l
mmc1_iodelay_sdr104_rev10_conf	dra72x-mmc-iodelay.dtsi	/^	mmc1_iodelay_sdr104_rev10_conf: mmc1_iodelay_sdr104_rev10_conf {$/;"	l
mmc1_iodelay_sdr104_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc1_iodelay_sdr104_rev11_conf: mmc1_iodelay_sdr104_rev11_conf {$/;"	l
mmc1_iodelay_sdr104_rev20_conf	dra72x-mmc-iodelay.dtsi	/^	mmc1_iodelay_sdr104_rev20_conf: mmc1_iodelay_sdr104_rev20_conf {$/;"	l
mmc1_iodelay_sdr104_rev20_conf	dra74x-mmc-iodelay.dtsi	/^	mmc1_iodelay_sdr104_rev20_conf: mmc1_iodelay_sdr104_rev20_conf {$/;"	l
mmc1_pins	am335x-bone-common.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-boneblue.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-cm-t335.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-evm.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-evmsk.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-lxm.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-nano.dts	/^	mmc1_pins: mmc1_pins {$/;"	l
mmc1_pins	am335x-pcm-953.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-shc.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-sl50.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am335x-wega.dtsi	/^	mmc1_pins: pinmux_mmc1 {$/;"	l
mmc1_pins	am437x-gp-evm.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am437x-sbc-t43.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am437x-sk-evm.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	am43x-epos-evm.dts	/^		mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	keystone-k2g-evm.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	logicpd-som-lv-37xx-devkit.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	logicpd-torpedo-37xx-devkit.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-cm-t3x.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-evm-37xx.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-gta04.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-igep.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-ldp.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-lilly-a83x.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-n900.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-overo-base.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-pandora-common.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-sniper.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-tao3530.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap3-zoom3.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap4-duovero.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap4-var-som-om44.dtsi	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap5-cm-t54.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	omap5-uevm.dts	/^	mmc1_pins: pinmux_mmc1_pins {$/;"	l
mmc1_pins	r8a7790-lager.dts	/^	mmc1_pins: mmc1 {$/;"	l
mmc1_pins	sun8i-v3s.dtsi	/^			mmc1_pins: mmc1 {$/;"	l	label:pio
mmc1_pins	sun9i-a80.dtsi	/^			mmc1_pins: mmc1 {$/;"	l	label:pio
mmc1_pins_a	sun5i-a10s.dtsi	/^	mmc1_pins_a: mmc1@0 {$/;"	l
mmc1_pins_a	sun6i-a31.dtsi	/^			mmc1_pins_a: mmc1@0 {$/;"	l	label:pio
mmc1_pins_a	sun8i-a23-a33.dtsi	/^			mmc1_pins_a: mmc1@0 {$/;"	l	label:pio
mmc1_pins_a	sunxi-h3-h5.dtsi	/^			mmc1_pins_a: mmc1@0 {$/;"	l	label:pio
mmc1_pins_ddr50	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_ddr50: mmc1_pins_ddr50 {$/;"	l
mmc1_pins_ddr50_rev10	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_ddr50_rev10: mmc1_pins_ddr50_rev10 {$/;"	l
mmc1_pins_ddr50_rev20	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_ddr50_rev20: mmc1_pins_ddr50_rev20 {$/;"	l
mmc1_pins_default	am437x-idk-evm.dts	/^	mmc1_pins_default: pinmux_mmc1_pins_default {$/;"	l
mmc1_pins_default	am57xx-sbc-am57x.dts	/^	mmc1_pins_default: mmc1_pins_default {$/;"	l
mmc1_pins_default	dra7-evm.dts	/^	mmc1_pins_default: mmc1_pins_default {$/;"	l
mmc1_pins_default	dra72-evm-common.dtsi	/^	mmc1_pins_default: mmc1_pins_default {$/;"	l
mmc1_pins_default	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_default: mmc1_pins_default {$/;"	l
mmc1_pins_default	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_default: mmc1_pins_default {$/;"	l
mmc1_pins_default	dra76-evm.dts	/^	mmc1_pins_default: mmc1_pins_default {$/;"	l
mmc1_pins_default	mt7623n-bananapi-bpi-r2.dts	/^	mmc1_pins_default: mmc1default {$/;"	l
mmc1_pins_hs	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_hs: mmc1_pins_hs {$/;"	l
mmc1_pins_hs	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_hs: mmc1_pins_hs {$/;"	l
mmc1_pins_sdr104	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr104: mmc1_pins_sdr104 {$/;"	l
mmc1_pins_sdr104	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr104: mmc1_pins_sdr104 {$/;"	l
mmc1_pins_sdr12	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr12: mmc1_pins_sdr12 {$/;"	l
mmc1_pins_sdr12	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr12: mmc1_pins_sdr12 {$/;"	l
mmc1_pins_sdr12	dra76-evm.dts	/^	mmc1_pins_sdr12: pinmux_mmc1_sdr12_pins {$/;"	l
mmc1_pins_sdr25	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr25: mmc1_pins_sdr25 {$/;"	l
mmc1_pins_sdr25	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr25: mmc1_pins_sdr25 {$/;"	l
mmc1_pins_sdr50	dra72x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr50: mmc1_pins_sdr50 {$/;"	l
mmc1_pins_sdr50	dra74x-mmc-iodelay.dtsi	/^	mmc1_pins_sdr50: mmc1_pins_sdr50 {$/;"	l
mmc1_pins_sleep	am437x-idk-evm.dts	/^	mmc1_pins_sleep: pinmux_mmc1_pins_sleep {$/;"	l
mmc1_pins_uhs	mt7623n-bananapi-bpi-r2.dts	/^	mmc1_pins_uhs: mmc1 {$/;"	l
mmc1_pwrseq	exynos5420-peach-pit.dts	/^	mmc1_pwrseq: mmc1_pwrseq {$/;"	l
mmc1_pwrseq	exynos5800-peach-pi.dts	/^	mmc1_pwrseq: mmc1_pwrseq {$/;"	l
mmc1_sck_cfg	imx28.dtsi	/^				mmc1_sck_cfg: mmc1-sck-cfg {$/;"	l	label:pinctrl
mmc1_vcc_en_pin_t004	sun5i-a10s-auxtek-t004.dts	/^	mmc1_vcc_en_pin_t004: mmc1_vcc_en_pin@0 {$/;"	l
mmc1_wp_pins	omap3-igep0020-common.dtsi	/^	mmc1_wp_pins: pinmux_mmc1_cd_pins {$/;"	l
mmc1cd_pins	omap3-lilly-a83x.dtsi	/^	mmc1cd_pins: pinmux_mmc1cd_pins {$/;"	l
mmc2	am33xx.dtsi	/^		mmc2: mmc@481d8000 {$/;"	l
mmc2	am4372.dtsi	/^		mmc2: mmc@481d8000 {$/;"	l
mmc2	dm814x.dtsi	/^			mmc2: mmc@1d8000 {$/;"	l	label:l4ls
mmc2	dra7.dtsi	/^		mmc2: mmc@480b4000 {$/;"	l
mmc2	omap2430.dtsi	/^		mmc2: mmc@480b4000 {$/;"	l
mmc2	omap3.dtsi	/^		mmc2: mmc@480b4000 {$/;"	l
mmc2	omap4.dtsi	/^		mmc2: mmc@480b4000 {$/;"	l
mmc2	omap5.dtsi	/^		mmc2: mmc@480b4000 {$/;"	l
mmc2	pxa3xx.dtsi	/^		mmc2: mmc@42500000 {$/;"	l
mmc2	sama5d3_mci2.dtsi	/^			mmc2: mmc@f8004000 {$/;"	l
mmc2	sun4i-a10.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sun5i.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sun6i-a31.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sun7i-a20.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sun8i-a23-a33.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sun8i-a83t.dtsi	/^		mmc2: mmc@1c11000 {$/;"	l
mmc2	sun8i-v3s.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sun9i-a80.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2	sunxi-h3-h5.dtsi	/^		mmc2: mmc@01c11000 {$/;"	l
mmc2_4bit_pins_a	imx28.dtsi	/^				mmc2_4bit_pins_a: mmc2-4bit@0 {$/;"	l	label:pinctrl
mmc2_4bit_pins_a	sun5i.dtsi	/^			mmc2_4bit_pins_a: mmc2-4bit@0 {$/;"	l	label:pio
mmc2_4bit_pins_apx4	imx28-apx4devkit.dts	/^				mmc2_4bit_pins_apx4: mmc2-4bit-apx4@0 {$/;"	l
mmc2_4bit_pins_b	imx28.dtsi	/^				mmc2_4bit_pins_b: mmc2-4bit@1 {$/;"	l	label:pinctrl
mmc2_8bit_emmc_pins	sun6i-a31.dtsi	/^			mmc2_8bit_emmc_pins: mmc2@1 {$/;"	l	label:pio
mmc2_8bit_emmc_pins	sun8i-a83t.dtsi	/^			mmc2_8bit_emmc_pins: mmc2-8bit-emmc-pins {$/;"	l	label:pio
mmc2_8bit_pins	sun8i-a23-a33.dtsi	/^			mmc2_8bit_pins: mmc2_8bit {$/;"	l	label:pio
mmc2_8bit_pins	sun9i-a80.dtsi	/^			mmc2_8bit_pins: mmc2_8bit {$/;"	l	label:pio
mmc2_8bit_pins	sunxi-h3-h5.dtsi	/^			mmc2_8bit_pins: mmc2_8bit {$/;"	l	label:pio
mmc2_cd_cfg	imx28.dtsi	/^				mmc2_cd_cfg: mmc2-cd-cfg {$/;"	l	label:pinctrl
mmc2_clk	sun4i-a10.dtsi	/^		mmc2_clk: clk@01c20090 {$/;"	l
mmc2_clk	sun7i-a20.dtsi	/^		mmc2_clk: clk@01c20090 {$/;"	l
mmc2_clk32k	dra7xx-clocks.dtsi	/^	mmc2_clk32k: mmc2_clk32k@1330 {$/;"	l
mmc2_fclk	omap54xx-clocks.dtsi	/^	mmc2_fclk: mmc2_fclk@1630 {$/;"	l
mmc2_fclk_div	dra7xx-clocks.dtsi	/^	mmc2_fclk_div: mmc2_fclk_div@1330 {$/;"	l
mmc2_fclk_mux	dra7xx-clocks.dtsi	/^	mmc2_fclk_mux: mmc2_fclk_mux@1330 {$/;"	l
mmc2_fclk_mux	omap54xx-clocks.dtsi	/^	mmc2_fclk_mux: mmc2_fclk_mux@1630 {$/;"	l
mmc2_iodelay_ddr_1_8v_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc2_iodelay_ddr_1_8v_rev11_conf: mmc2_iodelay_ddr_1_8v_rev11_conf {$/;"	l
mmc2_iodelay_ddr_3_3v_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc2_iodelay_ddr_3_3v_rev11_conf: mmc2_iodelay_ddr_3_3v_rev11_conf {$/;"	l
mmc2_iodelay_ddr_conf	dra72x-mmc-iodelay.dtsi	/^	mmc2_iodelay_ddr_conf: mmc2_iodelay_ddr_conf {$/;"	l
mmc2_iodelay_hs200_rev10_conf	dra72x-mmc-iodelay.dtsi	/^	mmc2_iodelay_hs200_rev10_conf: mmc2_iodelay_hs200_rev10_conf {$/;"	l
mmc2_iodelay_hs200_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc2_iodelay_hs200_rev11_conf: mmc2_iodelay_hs200_rev11_conf {$/;"	l
mmc2_iodelay_hs200_rev20_conf	dra72x-mmc-iodelay.dtsi	/^	mmc2_iodelay_hs200_rev20_conf: mmc2_iodelay_hs200_rev20_conf {$/;"	l
mmc2_iodelay_hs200_rev20_conf	dra74x-mmc-iodelay.dtsi	/^	mmc2_iodelay_hs200_rev20_conf: mmc2_iodelay_hs200_rev20_conf {$/;"	l
mmc2_pins	am335x-baltos.dtsi	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	am335x-boneblue.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	am335x-evmsk.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-cm-t3517.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-cm-t3530.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-cm-t3730.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-evm-37xx.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-igep.dtsi	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-lilly-dbb056.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-n900.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-n950-n9.dtsi	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-overo-base.dtsi	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-pandora-common.dtsi	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-sniper.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-tao3530.dtsi	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap3-zoom3.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap4-kc1.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins	omap5-cm-t54.dts	/^	mmc2_pins: pinmux_mmc2_pins {$/;"	l
mmc2_pins_a	sun5i.dtsi	/^			mmc2_pins_a: mmc2@0 {$/;"	l	label:pio
mmc2_pins_a	sun6i-a31.dtsi	/^			mmc2_pins_a: mmc2@0 {$/;"	l	label:pio
mmc2_pins_a	sun7i-a20.dtsi	/^			mmc2_pins_a: mmc2@0 {$/;"	l	label:pio
mmc2_pins_ddr_1_8v_rev11	dra74x-mmc-iodelay.dtsi	/^	mmc2_pins_ddr_1_8v_rev11: mmc2_pins_ddr_1_8v_rev11 {$/;"	l
mmc2_pins_ddr_3_3v_rev11	dra74x-mmc-iodelay.dtsi	/^	mmc2_pins_ddr_3_3v_rev11: mmc2_pins_ddr_3_3v_rev11 {$/;"	l
mmc2_pins_ddr_rev10	dra72x-mmc-iodelay.dtsi	/^	mmc2_pins_ddr_rev10: mmc2_pins_ddr_rev10 {$/;"	l
mmc2_pins_ddr_rev20	dra72x-mmc-iodelay.dtsi	/^	mmc2_pins_ddr_rev20: mmc2_pins_ddr_rev20 {$/;"	l
mmc2_pins_ddr_rev20	dra74x-mmc-iodelay.dtsi	/^	mmc2_pins_ddr_rev20: mmc2_pins_ddr_rev20 {$/;"	l
mmc2_pins_default	am335x-moxa-uc-8100-me-t.dts	/^	mmc2_pins_default: pinmux_mmc2_pins {$/;"	l
mmc2_pins_default	am57xx-cl-som-am57x.dts	/^	mmc2_pins_default: mmc2_pins_default {$/;"	l
mmc2_pins_default	dra7-evm.dts	/^	mmc2_pins_default: mmc2_pins_default {$/;"	l
mmc2_pins_default	dra72-evm-common.dtsi	/^	mmc2_pins_default: mmc2_pins_default {$/;"	l
mmc2_pins_default	dra72x-mmc-iodelay.dtsi	/^	mmc2_pins_default: mmc2_pins_default {$/;"	l
mmc2_pins_default	dra74x-mmc-iodelay.dtsi	/^	mmc2_pins_default: mmc2_pins_default {$/;"	l
mmc2_pins_default	dra76-evm.dts	/^	mmc2_pins_default: mmc2_pins_default {$/;"	l
mmc2_pins_hs	dra72x-mmc-iodelay.dtsi	/^	mmc2_pins_hs: mmc2_pins_hs {$/;"	l
mmc2_pins_hs	dra74x-mmc-iodelay.dtsi	/^	mmc2_pins_hs: mmc2_pins_hs {$/;"	l
mmc2_pins_hs200	dra72x-mmc-iodelay.dtsi	/^	mmc2_pins_hs200: mmc2_pins_hs200 {$/;"	l
mmc2_pins_hs200	dra74x-mmc-iodelay.dtsi	/^	mmc2_pins_hs200: mmc2_pins_hs200 {$/;"	l
mmc2_pins_nrst	sun7i-a20-olinuxino-lime2-emmc.dts	/^	mmc2_pins_nrst: mmc2-rst-pin {$/;"	l
mmc2_pwrseq	omap3-igep0020.dts	/^	mmc2_pwrseq: mmc2_pwrseq {$/;"	l
mmc2_pwrseq	omap3-igep0030.dts	/^	mmc2_pwrseq: mmc2_pwrseq {$/;"	l
mmc2_pwrseq	sun6i-a31s-sinovoip-bpi-m2.dts	/^	mmc2_pwrseq: mmc2_pwrseq {$/;"	l
mmc2_pwrseq	sun7i-a20-olinuxino-lime2-emmc.dts	/^	mmc2_pwrseq: pwrseq {$/;"	l
mmc2_pwrseq_pin_bpi_m2	sun6i-a31s-sinovoip-bpi-m2.dts	/^	mmc2_pwrseq_pin_bpi_m2: mmc2_pwrseq_pin@0 {$/;"	l
mmc2_sck_cfg_a	imx28.dtsi	/^				mmc2_sck_cfg_a: mmc2-sck-cfg@0 {$/;"	l	label:pinctrl
mmc2_sck_cfg_apx4	imx28-apx4devkit.dts	/^				mmc2_sck_cfg_apx4: mmc2-sck-cfg-apx4 {$/;"	l
mmc2_sck_cfg_b	imx28.dtsi	/^				mmc2_sck_cfg_b: mmc2-sck-cfg@1 {$/;"	l	label:pinctrl
mmc2_sdio_poweron	omap3-tao3530.dtsi	/^	mmc2_sdio_poweron: regulator-mmc2-sdio-poweron {$/;"	l
mmc2_sdio_reset	omap3-cm-t3530.dts	/^	mmc2_sdio_reset: regulator-mmc2-sdio-reset {$/;"	l
mmc3	am33xx.dtsi	/^		mmc3: mmc@47810000 {$/;"	l
mmc3	am4372.dtsi	/^		mmc3: mmc@47810000 {$/;"	l
mmc3	dm814x.dtsi	/^		mmc3: mmc@47810000 {$/;"	l
mmc3	dra7.dtsi	/^		mmc3: mmc@480ad000 {$/;"	l
mmc3	omap3.dtsi	/^		mmc3: mmc@480ad000 {$/;"	l
mmc3	omap4.dtsi	/^		mmc3: mmc@480ad000 {$/;"	l
mmc3	omap5.dtsi	/^		mmc3: mmc@480ad000 {$/;"	l
mmc3	sun4i-a10.dtsi	/^		mmc3: mmc@01c12000 {$/;"	l
mmc3	sun6i-a31.dtsi	/^		mmc3: mmc@01c12000 {$/;"	l
mmc3	sun7i-a20.dtsi	/^		mmc3: mmc@01c12000 {$/;"	l
mmc3	sun9i-a80.dtsi	/^		mmc3: mmc@01c12000 {$/;"	l
mmc3_2_pins	omap3-zoom3.dts	/^	mmc3_2_pins: pinmux_mmc3_2_pins {$/;"	l
mmc3_8bit_emmc_pins	sun6i-a31.dtsi	/^			mmc3_8bit_emmc_pins: mmc3@1 {$/;"	l	label:pio
mmc3_cd_pin_olimex_som_evb	sun7i-a20-olimex-som-evb.dts	/^	mmc3_cd_pin_olimex_som_evb: mmc3_cd_pin@0 {$/;"	l
mmc3_cd_pin_olinuxinom	sun7i-a20-olinuxino-micro.dts	/^	mmc3_cd_pin_olinuxinom: mmc3_cd_pin@0 {$/;"	l
mmc3_cd_pin_orangepi	sun7i-a20-orangepi-mini.dts	/^	mmc3_cd_pin_orangepi: mmc3_cd_pin@0 {$/;"	l
mmc3_clk	sun4i-a10.dtsi	/^		mmc3_clk: clk@01c20094 {$/;"	l
mmc3_clk	sun7i-a20.dtsi	/^		mmc3_clk: clk@01c20094 {$/;"	l
mmc3_clk32k	dra7xx-clocks.dtsi	/^	mmc3_clk32k: mmc3_clk32k@1820 {$/;"	l
mmc3_core2_pins	logicpd-torpedo-som.dtsi	/^	mmc3_core2_pins: pinmux_mmc3_core2_pins {$/;"	l
mmc3_gfclk_div	dra7xx-clocks.dtsi	/^	mmc3_gfclk_div: mmc3_gfclk_div@1820 {$/;"	l
mmc3_gfclk_mux	dra7xx-clocks.dtsi	/^	mmc3_gfclk_mux: mmc3_gfclk_mux@1820 {$/;"	l
mmc3_iodelay_manual1_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc3_iodelay_manual1_rev11_conf: mmc3_iodelay_manual1_conf {$/;"	l
mmc3_iodelay_manual1_rev20_conf	dra74x-mmc-iodelay.dtsi	/^	mmc3_iodelay_manual1_rev20_conf: mmc3_iodelay_manual1_conf {$/;"	l
mmc3_pins	am335x-boneblack-wireless.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	am335x-boneblue.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	am335x-bonegreen-wireless.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	am335x-evm.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	am335x-shc.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	logicpd-som-lv.dtsi	/^	mmc3_pins: pinmux_mm3_pins {$/;"	l
mmc3_pins	logicpd-torpedo-som.dtsi	/^	mmc3_pins: pinmux_mm3_pins {$/;"	l
mmc3_pins	omap3-pandora-1ghz.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	omap3-pandora-600mhz.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	omap3-zoom3.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	omap5-board-common.dtsi	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins	omap5-cm-t54.dts	/^	mmc3_pins: pinmux_mmc3_pins {$/;"	l
mmc3_pins_a	sun7i-a20.dtsi	/^			mmc3_pins_a: mmc3@0 {$/;"	l	label:pio
mmc3_pins_default	am437x-gp-evm.dts	/^	mmc3_pins_default: pinmux_mmc3_pins_default {$/;"	l
mmc3_pins_default	dra74x-mmc-iodelay.dtsi	/^	mmc3_pins_default: mmc3_pins_default {$/;"	l
mmc3_pins_hs	dra74x-mmc-iodelay.dtsi	/^	mmc3_pins_hs: mmc3_pins_hs {$/;"	l
mmc3_pins_sdr12	dra74x-mmc-iodelay.dtsi	/^	mmc3_pins_sdr12: mmc3_pins_sdr12 {$/;"	l
mmc3_pins_sdr25	dra74x-mmc-iodelay.dtsi	/^	mmc3_pins_sdr25: mmc3_pins_sdr25 {$/;"	l
mmc3_pins_sdr50	dra74x-mmc-iodelay.dtsi	/^	mmc3_pins_sdr50: mmc3_pins_sdr50 {$/;"	l
mmc3_pins_sleep	am437x-gp-evm.dts	/^	mmc3_pins_sleep: pinmux_mmc3_pins_sleep {$/;"	l
mmc3_pwrseq	exynos5250-snow-common.dtsi	/^	mmc3_pwrseq: mmc3_pwrseq {$/;"	l
mmc3_pwrseq	omap5-board-common.dtsi	/^	mmc3_pwrseq: sdhci0_pwrseq {$/;"	l
mmc3_pwrseq	sun7i-a20-bananapi-m1-plus.dts	/^	mmc3_pwrseq: mmc3_pwrseq {$/;"	l
mmc3_pwrseq	sun7i-a20-cubietruck.dts	/^	mmc3_pwrseq: mmc3_pwrseq {$/;"	l
mmc3_pwrseq	sun7i-a20-wits-pro-a20-dkt.dts	/^	mmc3_pwrseq: mmc3_pwrseq {$/;"	l
mmc3_pwrseq_pin_bpi_m1p	sun7i-a20-bananapi-m1-plus.dts	/^	mmc3_pwrseq_pin_bpi_m1p: mmc3_pwrseq_pin@0 {$/;"	l
mmc3_pwrseq_pin_cubietruck	sun7i-a20-cubietruck.dts	/^	mmc3_pwrseq_pin_cubietruck: mmc3_pwrseq_pin@0 {$/;"	l
mmc3_vdd_pin_a20_hummingbird	sun7i-a20-hummingbird.dts	/^	mmc3_vdd_pin_a20_hummingbird: mmc3_vdd_pin@0 {$/;"	l
mmc4	dra7.dtsi	/^		mmc4: mmc@480d1000 {$/;"	l
mmc4	omap4.dtsi	/^		mmc4: mmc@480d1000 {$/;"	l
mmc4	omap5.dtsi	/^		mmc4: mmc@480d1000 {$/;"	l
mmc4_clk32k	dra7xx-clocks.dtsi	/^	mmc4_clk32k: mmc4_clk32k@1828 {$/;"	l
mmc4_gfclk_div	dra7xx-clocks.dtsi	/^	mmc4_gfclk_div: mmc4_gfclk_div@1828 {$/;"	l
mmc4_gfclk_mux	dra7xx-clocks.dtsi	/^	mmc4_gfclk_mux: mmc4_gfclk_mux@1828 {$/;"	l
mmc4_iodelay_ds_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc4_iodelay_ds_rev11_conf: mmc4_iodelay_ds_rev11_conf {$/;"	l
mmc4_iodelay_ds_rev20_conf	dra74x-mmc-iodelay.dtsi	/^	mmc4_iodelay_ds_rev20_conf: mmc4_iodelay_ds_rev20_conf {$/;"	l
mmc4_iodelay_sdr12_hs_sdr25_rev11_conf	dra74x-mmc-iodelay.dtsi	/^	mmc4_iodelay_sdr12_hs_sdr25_rev11_conf: mmc4_iodelay_sdr12_hs_sdr25_rev11_conf {$/;"	l
mmc4_iodelay_sdr12_hs_sdr25_rev20_conf	dra74x-mmc-iodelay.dtsi	/^	mmc4_iodelay_sdr12_hs_sdr25_rev20_conf: mmc4_iodelay_sdr12_hs_sdr25_rev20_conf {$/;"	l
mmc4_pins	omap4-var-som-om44-wlan.dtsi	/^	mmc4_pins: pinmux_mmc4_pins {$/;"	l
mmc4_pins_default	dra74x-mmc-iodelay.dtsi	/^	mmc4_pins_default: mmc4_pins_default {$/;"	l
mmc4_pins_hs	dra74x-mmc-iodelay.dtsi	/^	mmc4_pins_hs: mmc4_pins_hs {$/;"	l
mmc4_pins_sdr12	dra74x-mmc-iodelay.dtsi	/^	mmc4_pins_sdr12: mmc4_pins_sdr12 {$/;"	l
mmc4_pins_sdr25	dra74x-mmc-iodelay.dtsi	/^	mmc4_pins_sdr25: mmc4_pins_sdr25 {$/;"	l
mmc5	omap4.dtsi	/^		mmc5: mmc@480d5000 {$/;"	l
mmc5	omap5.dtsi	/^		mmc5: mmc@480d5000 {$/;"	l
mmc5_pins	omap4-duovero.dtsi	/^	mmc5_pins: pinmux_mmc5_pins {$/;"	l
mmc5_pins	omap4-var-om44customboard.dtsi	/^	mmc5_pins: pinmux_mmc5_pins {$/;"	l
mmc_0	exynos5250.dtsi	/^		mmc_0: mmc@12200000 {$/;"	l
mmc_0	exynos5260.dtsi	/^		mmc_0: mmc@12140000 {$/;"	l
mmc_0	exynos5410.dtsi	/^		mmc_0: mmc@12200000 {$/;"	l	label:soc
mmc_0	exynos5420.dtsi	/^		mmc_0: mmc@12200000 {$/;"	l
mmc_1	exynos5250.dtsi	/^		mmc_1: mmc@12210000 {$/;"	l
mmc_1	exynos5260.dtsi	/^		mmc_1: mmc@12150000 {$/;"	l
mmc_1	exynos5410.dtsi	/^		mmc_1: mmc@12210000 {$/;"	l	label:soc
mmc_1	exynos5420.dtsi	/^		mmc_1: mmc@12210000 {$/;"	l
mmc_2	exynos5250.dtsi	/^		mmc_2: mmc@12220000 {$/;"	l
mmc_2	exynos5260.dtsi	/^		mmc_2: mmc@12160000 {$/;"	l
mmc_2	exynos5410.dtsi	/^		mmc_2: mmc@12220000 {$/;"	l	label:soc
mmc_2	exynos5420.dtsi	/^		mmc_2: mmc@12220000 {$/;"	l
mmc_3	exynos5250.dtsi	/^		mmc_3: mmc@12230000 {$/;"	l
mmc_clk	am33xx-clocks.dtsi	/^	mmc_clk: mmc_clk {$/;"	l
mmc_clk	am43xx-clocks.dtsi	/^	mmc_clk: mmc_clk {$/;"	l
mmc_config_clk	sun9i-a80.dtsi	/^		mmc_config_clk: clk@01c13000 {$/;"	l
mmc_fck	omap2420-clocks.dtsi	/^	mmc_fck: mmc_fck@200 {$/;"	l
mmc_ick	omap2420-clocks.dtsi	/^	mmc_ick: mmc_ick@210 {$/;"	l
mmc_mclk	ste-u300.dts	/^		mmc_mclk: mmc_mclk {$/;"	l
mmc_pclk	ste-u300.dts	/^		mmc_pclk: mmc_p_clk@26M {$/;"	l
mmc_pins	dm8168-evm.dts	/^	mmc_pins: pinmux_mmc_pins {$/;"	l
mmc_pins	r8a7778-bockw.dts	/^	mmc_pins: mmc {$/;"	l
mmc_power	dove-sbc-a510.dts	/^		mmc_power: regulator@3 {$/;"	l
mmc_pwr_cfa10036	imx28-cfa10036.dts	/^				mmc_pwr_cfa10036: mmc_pwr_cfa10036@0 {$/;"	l
mmc_reg	exynos4210-origen.dts	/^		mmc_reg: regulator@0 {$/;"	l
mmc_reg	exynos4412-origen.dts	/^		mmc_reg: regulator@0 {$/;"	l
mmc_reg	exynos5250-arndale.dts	/^		mmc_reg: regulator@1 {$/;"	l
mmcc	qcom-apq8064.dtsi	/^		mmcc: clock-controller@4000000 {$/;"	l
mmcc	qcom-msm8974.dtsi	/^		mmcc: clock-controller@fd8c0000 {$/;"	l
mmccard	sun5i-a13-utoo-p66.dts	/^	mmccard: mmccard@0 {$/;"	l
mmchs1_fck	omap2430-clocks.dtsi	/^	mmchs1_fck: mmchs1_fck@204 {$/;"	l
mmchs1_fck	omap3xxx-clocks.dtsi	/^	mmchs1_fck: mmchs1_fck@a00 {$/;"	l
mmchs1_ick	omap2430-clocks.dtsi	/^	mmchs1_ick: mmchs1_ick@214 {$/;"	l
mmchs1_ick	omap3xxx-clocks.dtsi	/^	mmchs1_ick: mmchs1_ick@a10 {$/;"	l
mmchs2_fck	omap2430-clocks.dtsi	/^	mmchs2_fck: mmchs2_fck@204 {$/;"	l
mmchs2_fck	omap3xxx-clocks.dtsi	/^	mmchs2_fck: mmchs2_fck@a00 {$/;"	l
mmchs2_ick	omap2430-clocks.dtsi	/^	mmchs2_ick: mmchs2_ick@214 {$/;"	l
mmchs2_ick	omap3xxx-clocks.dtsi	/^	mmchs2_ick: mmchs2_ick@a10 {$/;"	l
mmchs3_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	mmchs3_fck: mmchs3_fck@a00 {$/;"	l
mmchs3_ick	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	mmchs3_ick: mmchs3_ick@a10 {$/;"	l
mmchsdb1_fck	omap2430-clocks.dtsi	/^	mmchsdb1_fck: mmchsdb1_fck@204 {$/;"	l
mmchsdb2_fck	omap2430-clocks.dtsi	/^	mmchsdb2_fck: mmchsdb2_fck@204 {$/;"	l
mmcif	r7s72100.dtsi	/^	mmcif: mmc@e804c800 {$/;"	l
mmcif	r8a7778.dtsi	/^	mmcif: mmc@ffe4e000 {$/;"	l
mmcif	sh73a0.dtsi	/^	mmcif: mmc@e6bd0000 {$/;"	l
mmcif0	r8a73a4.dtsi	/^	mmcif0: mmc@ee200000 {$/;"	l
mmcif0	r8a7740.dtsi	/^	mmcif0: mmc@e6bd0000 {$/;"	l
mmcif0	r8a7743.dtsi	/^		mmcif0: mmc@ee200000 {$/;"	l
mmcif0	r8a7790.dtsi	/^	mmcif0: mmc@ee200000 {$/;"	l
mmcif0	r8a7791.dtsi	/^	mmcif0: mmc@ee200000 {$/;"	l
mmcif0	r8a7793.dtsi	/^	mmcif0: mmc@ee200000 {$/;"	l
mmcif0	r8a7794.dtsi	/^	mmcif0: mmc@ee200000 {$/;"	l
mmcif0_pins	r8a7743-iwg20m.dtsi	/^	mmcif0_pins: mmc {$/;"	l
mmcif0_pins	r8a7794-alt.dts	/^	mmcif0_pins: mmcif0 {$/;"	l
mmcif0_pins	r8a7794-silk.dts	/^	mmcif0_pins: mmcif0 {$/;"	l
mmcif1	r8a73a4.dtsi	/^	mmcif1: mmc@ee220000 {$/;"	l
mmcif1	r8a7790.dtsi	/^	mmcif1: mmc@ee220000 {$/;"	l
mmcif_pins	sh73a0-kzm9g.dts	/^	mmcif_pins: mmc {$/;"	l
mmcldo1_reg	bcm59056.dtsi	/^		mmcldo1_reg: mmcldo1 {$/;"	l
mmcldo2_reg	bcm59056.dtsi	/^		mmcldo2_reg: mmcldo2 {$/;"	l
mmcsd	lpc18xx.dtsi	/^		mmcsd: mmcsd@40004000 {$/;"	l
mmcsd	ste-nomadik-nhk15.dts	/^		mmcsd: sdi@101f6000 {$/;"	l
mmcsd	ste-nomadik-s8815.dts	/^		mmcsd: sdi@101f6000 {$/;"	l
mmcsd	ste-nomadik-stn8815.dtsi	/^		mmcsd: sdi@101f6000 {$/;"	l
mmcsd	ste-u300.dts	/^		mmcsd: mmcsd@c0001000 {$/;"	l
mmcsd_default_mode	ste-nomadik-stn8815.dtsi	/^			mmcsd_default_mode: mmcsd_default {$/;"	l
mmcsd_default_mux	ste-nomadik-stn8815.dtsi	/^			mmcsd_default_mux: mmcsd_mux {$/;"	l
mmdc	imx6sl.dtsi	/^			mmdc: mmdc@021b0000 {$/;"	l	label:aips2
mmdc	imx6sll.dtsi	/^			mmdc: mmdc@021b0000 {$/;"	l
mmdc	imx6sx.dtsi	/^			mmdc: mmdc@021b0000 {$/;"	l	label:aips2
mmdc	imx6ul.dtsi	/^			mmdc: mmdc@021b0000 {$/;"	l
mmdc	imx6ull.dtsi	/^			mmdc: mmdc@021b0000 {$/;"	l
mmdc	imx7ulp.dtsi	/^		mmdc: mmdc@40ab0000 {$/;"	l	label:ahbbridge1
mmdc0	imx6qdl.dtsi	/^			mmdc0: mmdc@021b0000 { \/* MMDC0 *\/$/;"	l
mmdc1	imx6qdl.dtsi	/^			mmdc1: mmdc@021b4000 { \/* MMDC1 *\/$/;"	l
mmio_leds	lpc4357-ea4357-devkit.dts	/^		mmio_leds: gpio@2,0 {$/;"	l
mmss_sfpb	qcom-apq8064.dtsi	/^		mmss_sfpb: syscon@5700000 {$/;"	l
mmsys	mt2701.dtsi	/^	mmsys: syscon@14000000 {$/;"	l
mmu0_dsp1	dra7.dtsi	/^		mmu0_dsp1: mmu@40d01000 {$/;"	l
mmu0_dsp2	dra74x.dtsi	/^		mmu0_dsp2: mmu@41501000 {$/;"	l
mmu1_dsp1	dra7.dtsi	/^		mmu1_dsp1: mmu@40d02000 {$/;"	l
mmu1_dsp2	dra74x.dtsi	/^		mmu1_dsp2: mmu@41502000 {$/;"	l
mmu_dsp	omap4.dtsi	/^		mmu_dsp: mmu@4a066000 {$/;"	l
mmu_dsp	omap5.dtsi	/^		mmu_dsp: mmu@4a066000 {$/;"	l
mmu_fck	am33xx-clocks.dtsi	/^	mmu_fck: mmu_fck@914 {$/;"	l
mmu_ipu	omap4.dtsi	/^		mmu_ipu: mmu@55082000 {$/;"	l
mmu_ipu	omap5.dtsi	/^		mmu_ipu: mmu@55082000 {$/;"	l
mmu_ipu1	dra7.dtsi	/^		mmu_ipu1: mmu@58882000 {$/;"	l
mmu_ipu2	dra7.dtsi	/^		mmu_ipu2: mmu@55082000 {$/;"	l
mmu_isp	omap3.dtsi	/^		mmu_isp: mmu@480bd400 {$/;"	l
mmu_iva	omap3.dtsi	/^		mmu_iva: mmu@5d000000 {$/;"	l
mode	axm55xx.dtsi	/^  mode: C$/;"	l
modem	omap3-n900.dts	/^	modem: hsi-client {$/;"	l
modem	omap3-n950-n9.dtsi	/^	modem: hsi-client {$/;"	l
modem_3v3_reg	tegra30-cardhu.dtsi	/^		modem_3v3_reg: regulator@4 {$/;"	l
modem_fck	omap34xx-omap36xx-clocks.dtsi	/^	modem_fck: modem_fck@a00 {$/;"	l
modem_pins	omap3-n900.dts	/^	modem_pins: pinmux_modem {$/;"	l
modem_pins1	omap3-n950-n9.dtsi	/^	modem_pins1: pinmux_modem_core1_pins {$/;"	l
modem_pins2	omap3-n950-n9.dtsi	/^	modem_pins2: pinmux_modem_core2_pins {$/;"	l
modem_reset	backup/imx7dea-com-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx6dlea-com-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx6dqscm-qwks-rev3-btwifi.dtsi	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6qdl-sabresd-btwifi.dtsi	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6qea-com-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx6sl-evk-btwifi.dts	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6sll-evk-btwifi.dts	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6sx-sdb-btwifi.dts	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6sxea-com-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx6sxscm-evb-btwifi.dtsi	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6ul-evk-btwifi.dtsi	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx6ulea-com-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx7d-sdb.dts	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx7dea-com-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx7dea-ucom-kit_v2.dts	/^	modem_reset: modem-reset {		\/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx7ulp-evk.dts	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx7ulpea-ucom-kit_v2-1lv.dts	/^	modem_reset: modem-reset {$/;"	l
modem_reset	imx7ulpea-ucom-kit_v2.dts	/^	modem_reset: modem-reset { \/* Murata -- BT_REG_ON *\/$/;"	l
modem_reset	imx7ulpea-ucom-ptp-1lv.dts	/^	modem_reset: modem-reset {$/;"	l
modem_smp2p_in	qcom-msm8974.dtsi	/^		modem_smp2p_in: slave-kernel {$/;"	l
modem_smp2p_out	qcom-msm8974.dtsi	/^		modem_smp2p_out: master-kernel {$/;"	l
modem_smsm	qcom-apq8064.dtsi	/^		modem_smsm: modem@1 {$/;"	l
modem_smsm	qcom-msm8974.dtsi	/^		modem_smsm: modem@1 {$/;"	l
modsclsda_default_mode	ste-href-ab8500.dtsi	/^						modsclsda_default_mode: modsclsda_default {$/;"	l
modsclsda_default_mode	ste-href-ab8505.dtsi	/^						modsclsda_default_mode: modsclsda_default {$/;"	l
motor_pins	sun4i-a10-dserve-dsrv9703c.dts	/^	motor_pins: motor_pins@0 {$/;"	l
motor_reg	exynos3250-monk.dts	/^				motor_reg: LDO1 {$/;"	l	label:i2c_max77836.max77836
motor_reg	exynos3250-rinato.dts	/^				motor_reg: LDO1 {$/;"	l	label:i2c_max77836.max77836
mp01	s5pv210-pinctrl.dtsi	/^	mp01: mp01 {$/;"	l
mp02	s5pv210-pinctrl.dtsi	/^	mp02: mp02 {$/;"	l
mp03	s5pv210-pinctrl.dtsi	/^	mp03: mp03 {$/;"	l
mp04	s5pv210-pinctrl.dtsi	/^	mp04: mp04 {$/;"	l
mp05	s5pv210-pinctrl.dtsi	/^	mp05: mp05 {$/;"	l
mp06	s5pv210-pinctrl.dtsi	/^	mp06: mp06 {$/;"	l
mp07	s5pv210-pinctrl.dtsi	/^	mp07: mp07 {$/;"	l
mp_clk	r8a73a4.dtsi	/^		mp_clk: mp@e6150080 {$/;"	l
mp_clk	r8a7790.dtsi	/^		mp_clk: mp {$/;"	l
mp_clk	r8a7791.dtsi	/^		mp_clk: mp {$/;"	l
mp_clk	r8a7792.dtsi	/^		mp_clk: mp {$/;"	l
mp_clk	r8a7793.dtsi	/^		mp_clk: mp {$/;"	l
mp_clk	r8a7794.dtsi	/^		mp_clk: mp {$/;"	l
mpddr_clk	sama5d2.dtsi	/^					mpddr_clk: mpddr_clk {$/;"	l
mpddr_clk	sama5d3.dtsi	/^					mpddr_clk: mpddr_clk {$/;"	l
mpddr_clk	sama5d4.dtsi	/^					mpddr_clk: mpddr_clk {$/;"	l
mpic	armada-370-xp.dtsi	/^			mpic: interrupt-controller@20a00 {$/;"	l
mpic	armada-375.dtsi	/^			mpic: interrupt-controller@20a00 {$/;"	l
mpic	armada-38x.dtsi	/^			mpic: interrupt-controller@20a00 {$/;"	l
mpic	armada-39x.dtsi	/^			mpic: interrupt-controller@20a00 {$/;"	l
mpl3115	imx6q-bx50v3.dtsi	/^			mpl3115: mpl3115@60 {$/;"	l	label:pca9547.mux1_i2c2
mpll	imx7ulp.dtsi	/^		mpll: clock@5 {$/;"	l
mpp_leds	qcom-apq8064-arrow-sd-600eval-pins.dtsi	/^	mpp_leds: mpp-leds {$/;"	l
mpu_ck	dm814x-clocks.dtsi	/^	mpu_ck: mpu_ck {$/;"	l
mpu_ck	dm816x-clocks.dtsi	/^	mpu_ck: mpu_ck@15dc {$/;"	l
mpu_ck	omap24xx-clocks.dtsi	/^	mpu_ck: mpu_ck@140 {$/;"	l
mpu_ck	omap3xxx-clocks.dtsi	/^	mpu_ck: mpu_ck {$/;"	l
mpu_clksrc_ck	dm814x-clocks.dtsi	/^	mpu_clksrc_ck: mpu_clksrc_ck@40 {$/;"	l
mpu_dclk_div	dra7xx-clocks.dtsi	/^	mpu_dclk_div: mpu_dclk_div {$/;"	l
mpu_dpll_hs_clk_div	dra7xx-clocks.dtsi	/^	mpu_dpll_hs_clk_div: mpu_dpll_hs_clk_div {$/;"	l
mpu_dpll_hs_clk_div	omap54xx-clocks.dtsi	/^	mpu_dpll_hs_clk_div: mpu_dpll_hs_clk_div {$/;"	l
mpu_free_clk	socfpga_arria10.dtsi	/^					mpu_free_clk: mpu_free_clk@60 {$/;"	l
mpu_l2_ram_clk	socfpga.dtsi	/^					mpu_l2_ram_clk: mpu_l2_ram_clk {$/;"	l
mpu_periph_clk	socfpga.dtsi	/^					mpu_periph_clk: mpu_periph_clk {$/;"	l
mpu_periph_clk	socfpga_arria10.dtsi	/^					mpu_periph_clk: mpu_periph_clk {$/;"	l
mpu_periphclk	am43xx-clocks.dtsi	/^	mpu_periphclk: mpu_periphclk {$/;"	l
mpu_periphclk	omap44xx-clocks.dtsi	/^	mpu_periphclk: mpu_periphclk {$/;"	l
mpu_wdt_fck	omap24xx-clocks.dtsi	/^	mpu_wdt_fck: mpu_wdt_fck@400 {$/;"	l
mpu_wdt_ick	omap24xx-clocks.dtsi	/^	mpu_wdt_ick: mpu_wdt_ick@410 {$/;"	l
mpuclk	socfpga.dtsi	/^						mpuclk: mpuclk@48 {$/;"	l	label:main_pll
mpwm	lpc32xx.dtsi	/^			mpwm: mpwm@400E8000 {$/;"	l
mqs	imx6sx.dtsi	/^			mqs: mqs {$/;"	l
mqs	imx6ul.dtsi	/^			mqs: mqs {$/;"	l
mqs	imx6ull.dtsi	/^			mqs: mqs {$/;"	l
mqs	imx7d.dtsi	/^	mqs: mqs {$/;"	l
ms_clk	sun4i-a10.dtsi	/^		ms_clk: clk@01c20084 {$/;"	l
ms_clk	sun7i-a20.dtsi	/^		ms_clk: clk@01c20084 {$/;"	l
msc_pd	exynos5420.dtsi	/^		msc_pd: power-domain@10044120 {$/;"	l
mscm_cpucfg	vfxxx.dtsi	/^			mscm_cpucfg: cpucfg@40001000 {$/;"	l	label:aips0
mscm_ir	vfxxx.dtsi	/^			mscm_ir: interrupt-controller@40001800 {$/;"	l	label:aips0
msdi1	omap2420.dtsi	/^		msdi1: mmc@4809c000 {$/;"	l
msgmgr	keystone-k2g.dtsi	/^		msgmgr: msgmgr@02a00000 {$/;"	l
mshc_0	exynos3250.dtsi	/^		mshc_0: mshc@12510000 {$/;"	l
mshc_0	exynos4412.dtsi	/^	mshc_0: mmc@12550000 {$/;"	l
mshc_1	exynos3250.dtsi	/^		mshc_1: mshc@12520000 {$/;"	l
mshc_2	exynos3250.dtsi	/^		mshc_2: mshc@12530000 {$/;"	l
mshcclk	ste-nomadik-stn8815.dtsi	/^		mshcclk: mshcclk@48M {$/;"	l	label:src
msi0	bcm-cygnus.dtsi	/^			msi0: msi-controller {$/;"	l	label:pcie0
msi0	bcm-nsp.dtsi	/^		msi0: msi-controller {$/;"	l	label:pcie0
msi1	bcm-cygnus.dtsi	/^			msi1: msi-controller {$/;"	l	label:pcie1
msi1	bcm-nsp.dtsi	/^		msi1: msi-controller {$/;"	l	label:pcie1
msi1	ls1021a.dtsi	/^		msi1: msi-controller@1570e00 {$/;"	l
msi2	bcm-nsp.dtsi	/^		msi2: msi-controller {$/;"	l	label:pcie2
msi2	ls1021a.dtsi	/^		msi2: msi-controller@1570e08 {$/;"	l
msiof0	r8a7790.dtsi	/^	msiof0: spi@e6e20000 {$/;"	l
msiof0	r8a7791.dtsi	/^	msiof0: spi@e6e20000 {$/;"	l
msiof0	r8a7792.dtsi	/^		msiof0: spi@e6e20000 {$/;"	l
msiof0	sh73a0.dtsi	/^	msiof0: spi@e6e20000 {$/;"	l
msiof0_pins	r8a7791-koelsch.dts	/^	msiof0_pins: msiof0 {$/;"	l
msiof1	r8a7790.dtsi	/^	msiof1: spi@e6e10000 {$/;"	l
msiof1	r8a7791.dtsi	/^	msiof1: spi@e6e10000 {$/;"	l
msiof1	r8a7792.dtsi	/^		msiof1: spi@e6e10000 {$/;"	l
msiof1	sh73a0.dtsi	/^	msiof1: spi@e6e10000 {$/;"	l
msiof1_pins	r8a7790-lager.dts	/^	msiof1_pins: msiof1 {$/;"	l
msiof2	r8a7790.dtsi	/^	msiof2: spi@e6e00000 {$/;"	l
msiof2	r8a7791.dtsi	/^	msiof2: spi@e6e00000 {$/;"	l
msiof2	sh73a0.dtsi	/^	msiof2: spi@e6e00000 {$/;"	l
msiof3	r8a7790.dtsi	/^	msiof3: spi@e6c90000 {$/;"	l
msiof3	sh73a0.dtsi	/^	msiof3: spi@e6c90000 {$/;"	l
msix	alpine.dtsi	/^		msix: msix@fbe00000 {$/;"	l
msm_ram	keystone-k2e.dtsi	/^		msm_ram: msmram@0c000000 {$/;"	l
msm_ram	keystone-k2g.dtsi	/^		msm_ram: msmram@0c000000 {$/;"	l
msm_ram	keystone-k2hk.dtsi	/^		msm_ram: msmram@0c000000 {$/;"	l
msm_ram	keystone-k2l.dtsi	/^		msm_ram: msmram@0c000000 {$/;"	l
msmgpio	qcom-mdm9615.dtsi	/^		msmgpio: pinctrl@800000 {$/;"	l
msmgpio	qcom-msm8960.dtsi	/^		msmgpio: pinctrl@800000 {$/;"	l
msmgpio	qcom-msm8974.dtsi	/^		msmgpio: pinctrl@fd510000 {$/;"	l
msp0	ste-dbx5x0.dtsi	/^		msp0: msp@80123000 {$/;"	l
msp0	ste-href.dtsi	/^		msp0: msp@80123000 {$/;"	l
msp0	ste-snowball.dts	/^		msp0: msp@80123000 {$/;"	l
msp0_default_mode	ste-href-family-pinctrl.dtsi	/^				msp0_default_mode: msp0_default {$/;"	l
msp1	ste-dbx5x0.dtsi	/^		msp1: msp@80124000 {$/;"	l
msp1	ste-href.dtsi	/^		msp1: msp@80124000 {$/;"	l
msp1	ste-snowball.dts	/^		msp1: msp@80124000 {$/;"	l
msp1_default_mode	ste-href-family-pinctrl.dtsi	/^				msp1_default_mode: msp1_default {$/;"	l
msp2	ste-dbx5x0.dtsi	/^		msp2: msp@80117000 {$/;"	l
msp2	ste-href.dtsi	/^		msp2: msp@80117000 {$/;"	l
msp2	ste-snowball.dts	/^		msp2: msp@80117000 {$/;"	l
msp2_default_mode	ste-href-family-pinctrl.dtsi	/^				msp2_default_mode: msp2_default {$/;"	l
msp3	ste-dbx5x0.dtsi	/^		msp3: msp@80125000 {$/;"	l
msp3	ste-href.dtsi	/^		msp3: msp@80125000 {$/;"	l
msp3	ste-snowball.dts	/^		msp3: msp@80125000 {$/;"	l
mspclk0	ste-nomadik-stn8815.dtsi	/^		mspclk0: mspclk0@48M {$/;"	l	label:src
mspclk1	ste-nomadik-stn8815.dtsi	/^		mspclk1: mspclk1@48M {$/;"	l	label:src
mspclk2	ste-nomadik-stn8815.dtsi	/^		mspclk2: mspclk2@48M {$/;"	l	label:src
mspclk3	ste-nomadik-stn8815.dtsi	/^		mspclk3: mspclk3@48M {$/;"	l	label:src
mspro_fck	omap24xx-clocks.dtsi	/^	mspro_fck: mspro_fck@200 {$/;"	l
mspro_fck	omap34xx-omap36xx-clocks.dtsi	/^	mspro_fck: mspro_fck@a00 {$/;"	l
mspro_ick	omap24xx-clocks.dtsi	/^	mspro_ick: mspro_ick@210 {$/;"	l
mspro_ick	omap34xx-omap36xx-clocks.dtsi	/^	mspro_ick: mspro_ick@a10 {$/;"	l
msr_reg	bcm59056.dtsi	/^		msr_reg: msr {$/;"	l
mstp0_clks	r8a7778.dtsi	/^		mstp0_clks: mstp0_clks@ffc80030 {$/;"	l
mstp0_clks	r8a7779.dtsi	/^		mstp0_clks: clocks@ffc80030 {$/;"	l
mstp0_clks	r8a7790.dtsi	/^		mstp0_clks: mstp0_clks@e6150130 {$/;"	l
mstp0_clks	r8a7791.dtsi	/^		mstp0_clks: mstp0_clks@e6150130 {$/;"	l
mstp0_clks	r8a7792.dtsi	/^		mstp0_clks: mstp0_clks@e6150130 {$/;"	l
mstp0_clks	r8a7794.dtsi	/^		mstp0_clks: mstp0_clks@e6150130 {$/;"	l
mstp0_clks	sh73a0.dtsi	/^		mstp0_clks: mstp0_clks@e6150130 {$/;"	l
mstp10_clks	r7s72100.dtsi	/^		mstp10_clks: mstp10_clks@fcfe043c {$/;"	l
mstp10_clks	r8a7790.dtsi	/^		mstp10_clks: mstp10_clks@e6150998 {$/;"	l
mstp10_clks	r8a7791.dtsi	/^		mstp10_clks: mstp10_clks@e6150998 {$/;"	l
mstp10_clks	r8a7793.dtsi	/^		mstp10_clks: mstp10_clks@e6150998 {$/;"	l
mstp10_clks	r8a7794.dtsi	/^		mstp10_clks: mstp10_clks@e6150998 {$/;"	l
mstp11_clks	r8a7791.dtsi	/^		mstp11_clks: mstp11_clks@e615099c {$/;"	l
mstp11_clks	r8a7793.dtsi	/^		mstp11_clks: mstp11_clks@e615099c {$/;"	l
mstp11_clks	r8a7794.dtsi	/^		mstp11_clks: mstp11_clks@e615099c {$/;"	l
mstp12_clks	r7s72100.dtsi	/^		mstp12_clks: mstp12_clks@fcfe0444 {$/;"	l
mstp1_clks	r8a7740.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp1_clks	r8a7778.dtsi	/^		mstp1_clks: mstp1_clks@ffc80034 {$/;"	l
mstp1_clks	r8a7779.dtsi	/^		mstp1_clks: clocks@ffc80034 {$/;"	l
mstp1_clks	r8a7790.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp1_clks	r8a7791.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp1_clks	r8a7792.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp1_clks	r8a7793.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp1_clks	r8a7794.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp1_clks	sh73a0.dtsi	/^		mstp1_clks: mstp1_clks@e6150134 {$/;"	l
mstp2_clks	r8a73a4.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	r8a7740.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	r8a7790.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	r8a7791.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	r8a7792.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	r8a7793.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	r8a7794.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp2_clks	sh73a0.dtsi	/^		mstp2_clks: mstp2_clks@e6150138 {$/;"	l
mstp3_clks	r7s72100.dtsi	/^		mstp3_clks: mstp3_clks@fcfe0420 {$/;"	l
mstp3_clks	r8a73a4.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	r8a7740.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	r8a7778.dtsi	/^		mstp3_clks: mstp3_clks@ffc8003c {$/;"	l
mstp3_clks	r8a7779.dtsi	/^		mstp3_clks: clocks@ffc8003c {$/;"	l
mstp3_clks	r8a7790.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	r8a7791.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	r8a7792.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	r8a7793.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	r8a7794.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp3_clks	sh73a0.dtsi	/^		mstp3_clks: mstp3_clks@e615013c {$/;"	l
mstp4_clks	r7s72100.dtsi	/^		mstp4_clks: mstp4_clks@fcfe0424 {$/;"	l
mstp4_clks	r8a73a4.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	r8a7740.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	r8a7790.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	r8a7791.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	r8a7792.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	r8a7793.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	r8a7794.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp4_clks	sh73a0.dtsi	/^		mstp4_clks: mstp4_clks@e6150140 {$/;"	l
mstp5_clks	r7s72100.dtsi	/^		mstp5_clks: mstp5_clks@fcfe0428 {$/;"	l
mstp5_clks	r8a73a4.dtsi	/^		mstp5_clks: mstp5_clks@e6150144 {$/;"	l
mstp5_clks	r8a7778.dtsi	/^		mstp5_clks: mstp5_clks@ffc80054 {$/;"	l
mstp5_clks	r8a7790.dtsi	/^		mstp5_clks: mstp5_clks@e6150144 {$/;"	l
mstp5_clks	r8a7791.dtsi	/^		mstp5_clks: mstp5_clks@e6150144 {$/;"	l
mstp5_clks	r8a7793.dtsi	/^		mstp5_clks: mstp5_clks@e6150144 {$/;"	l
mstp5_clks	r8a7794.dtsi	/^		mstp5_clks: mstp5_clks@e6150144 {$/;"	l
mstp5_clks	sh73a0.dtsi	/^		mstp5_clks: mstp5_clks@e6150144 {$/;"	l
mstp6_clks	r7s72100.dtsi	/^		mstp6_clks: mstp6_clks@fcfe042c {$/;"	l
mstp7_clks	r7s72100.dtsi	/^		mstp7_clks: mstp7_clks@fcfe0430 {$/;"	l
mstp7_clks	r8a7790.dtsi	/^		mstp7_clks: mstp7_clks@e615014c {$/;"	l
mstp7_clks	r8a7791.dtsi	/^		mstp7_clks: mstp7_clks@e615014c {$/;"	l
mstp7_clks	r8a7792.dtsi	/^		mstp7_clks: mstp7_clks@e615014c {$/;"	l
mstp7_clks	r8a7793.dtsi	/^		mstp7_clks: mstp7_clks@e615014c {$/;"	l
mstp7_clks	r8a7794.dtsi	/^		mstp7_clks: mstp7_clks@e615014c {$/;"	l
mstp8_clks	r7s72100.dtsi	/^		mstp8_clks: mstp8_clks@fcfe0434 {$/;"	l
mstp8_clks	r8a7790.dtsi	/^		mstp8_clks: mstp8_clks@e6150990 {$/;"	l
mstp8_clks	r8a7791.dtsi	/^		mstp8_clks: mstp8_clks@e6150990 {$/;"	l
mstp8_clks	r8a7792.dtsi	/^		mstp8_clks: mstp8_clks@e6150990 {$/;"	l
mstp8_clks	r8a7793.dtsi	/^		mstp8_clks: mstp8_clks@e6150990 {$/;"	l
mstp8_clks	r8a7794.dtsi	/^		mstp8_clks: mstp8_clks@e6150990 {$/;"	l
mstp9_clks	r7s72100.dtsi	/^		mstp9_clks: mstp9_clks@fcfe0438 {$/;"	l
mstp9_clks	r8a7790.dtsi	/^		mstp9_clks: mstp9_clks@e6150994 {$/;"	l
mstp9_clks	r8a7791.dtsi	/^		mstp9_clks: mstp9_clks@e6150994 {$/;"	l
mstp9_clks	r8a7792.dtsi	/^		mstp9_clks: mstp9_clks@e6150994 {$/;"	l
mstp9_clks	r8a7793.dtsi	/^		mstp9_clks: mstp9_clks@e6150994 {$/;"	l
mstp9_clks	r8a7794.dtsi	/^		mstp9_clks: mstp9_clks@e6150994 {$/;"	l
msu_clk	sh73a0.dtsi	/^		msu_clk: msu@e6150088 {$/;"	l
mt6323_va_reg	mt6323.dtsi	/^			mt6323_va_reg: ldo_va{$/;"	l	label:pmic.mt6323regulator
mt6323_vcama_reg	mt6323.dtsi	/^			mt6323_vcama_reg: ldo_vcama{$/;"	l	label:pmic.mt6323regulator
mt6323_vcamaf_reg	mt6323.dtsi	/^			mt6323_vcamaf_reg: ldo_vcamaf{$/;"	l	label:pmic.mt6323regulator
mt6323_vcamd_reg	mt6323.dtsi	/^			mt6323_vcamd_reg: ldo_vcamd{$/;"	l	label:pmic.mt6323regulator
mt6323_vcamio_reg	mt6323.dtsi	/^			mt6323_vcamio_reg: ldo_vcamio{$/;"	l	label:pmic.mt6323regulator
mt6323_vcn18_reg	mt6323.dtsi	/^			mt6323_vcn18_reg: ldo_vcn18{$/;"	l	label:pmic.mt6323regulator
mt6323_vcn28_reg	mt6323.dtsi	/^			mt6323_vcn28_reg: ldo_vcn28{$/;"	l	label:pmic.mt6323regulator
mt6323_vcn33_bt_reg	mt6323.dtsi	/^			mt6323_vcn33_bt_reg: ldo_vcn33_bt{$/;"	l	label:pmic.mt6323regulator
mt6323_vcn33_wifi_reg	mt6323.dtsi	/^			mt6323_vcn33_wifi_reg: ldo_vcn33_wifi{$/;"	l	label:pmic.mt6323regulator
mt6323_vemc3v3_reg	mt6323.dtsi	/^			mt6323_vemc3v3_reg: ldo_vemc3v3{$/;"	l	label:pmic.mt6323regulator
mt6323_vgp1_reg	mt6323.dtsi	/^			mt6323_vgp1_reg: ldo_vgp1{$/;"	l	label:pmic.mt6323regulator
mt6323_vgp2_reg	mt6323.dtsi	/^			mt6323_vgp2_reg: ldo_vgp2{$/;"	l	label:pmic.mt6323regulator
mt6323_vgp3_reg	mt6323.dtsi	/^			mt6323_vgp3_reg: ldo_vgp3{$/;"	l	label:pmic.mt6323regulator
mt6323_vibr_reg	mt6323.dtsi	/^			mt6323_vibr_reg: ldo_vibr{$/;"	l	label:pmic.mt6323regulator
mt6323_vio18_reg	mt6323.dtsi	/^			mt6323_vio18_reg: ldo_vio18{$/;"	l	label:pmic.mt6323regulator
mt6323_vio28_reg	mt6323.dtsi	/^			mt6323_vio28_reg: ldo_vio28{$/;"	l	label:pmic.mt6323regulator
mt6323_vm_reg	mt6323.dtsi	/^			mt6323_vm_reg: ldo_vm{$/;"	l	label:pmic.mt6323regulator
mt6323_vmc_reg	mt6323.dtsi	/^			mt6323_vmc_reg: ldo_vmc{$/;"	l	label:pmic.mt6323regulator
mt6323_vmch_reg	mt6323.dtsi	/^			mt6323_vmch_reg: ldo_vmch{$/;"	l	label:pmic.mt6323regulator
mt6323_vpa_reg	mt6323.dtsi	/^			mt6323_vpa_reg: buck_vpa{$/;"	l	label:pmic.mt6323regulator
mt6323_vproc_reg	mt6323.dtsi	/^			mt6323_vproc_reg: buck_vproc{$/;"	l	label:pmic.mt6323regulator
mt6323_vrf18_reg	mt6323.dtsi	/^			mt6323_vrf18_reg: ldo_vrf18{$/;"	l	label:pmic.mt6323regulator
mt6323_vrtc_reg	mt6323.dtsi	/^			mt6323_vrtc_reg: ldo_vrtc{$/;"	l	label:pmic.mt6323regulator
mt6323_vsim1_reg	mt6323.dtsi	/^			mt6323_vsim1_reg: ldo_vsim1{$/;"	l	label:pmic.mt6323regulator
mt6323_vsim2_reg	mt6323.dtsi	/^			mt6323_vsim2_reg: ldo_vsim2{$/;"	l	label:pmic.mt6323regulator
mt6323_vsys_reg	mt6323.dtsi	/^			mt6323_vsys_reg: buck_vsys{$/;"	l	label:pmic.mt6323regulator
mt6323_vtcxo_reg	mt6323.dtsi	/^			mt6323_vtcxo_reg: ldo_vtcxo{$/;"	l	label:pmic.mt6323regulator
mt6323_vusb_reg	mt6323.dtsi	/^			mt6323_vusb_reg: ldo_vusb{$/;"	l	label:pmic.mt6323regulator
mt6323led	mt7623n-bananapi-bpi-r2.dts	/^		mt6323led: led {$/;"	l
mt6323regulator	mt6323.dtsi	/^		mt6323regulator: mt6323regulator{$/;"	l	label:pmic
mt6397_va28_reg	mt8135-evbp1.dts	/^			mt6397_va28_reg: ldo_va28 {$/;"	l	label:pmic.mt6397regulator
mt6397_vcama_reg	mt8135-evbp1.dts	/^			mt6397_vcama_reg: ldo_vcama {$/;"	l	label:pmic.mt6397regulator
mt6397_vcore_reg	mt8135-evbp1.dts	/^			mt6397_vcore_reg: buck_vcore {$/;"	l	label:pmic.mt6397regulator
mt6397_vdrm_reg	mt8135-evbp1.dts	/^			mt6397_vdrm_reg: buck_vdrm {$/;"	l	label:pmic.mt6397regulator
mt6397_vemc_3v3_reg	mt8135-evbp1.dts	/^			mt6397_vemc_3v3_reg: ldo_vemc3v3 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgp1_reg	mt8135-evbp1.dts	/^			mt6397_vgp1_reg: ldo_vgp1 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgp2_reg	mt8135-evbp1.dts	/^			mt6397_vgp2_reg: ldo_vgp2 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgp3_reg	mt8135-evbp1.dts	/^			mt6397_vgp3_reg: ldo_vgp3 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgp4_reg	mt8135-evbp1.dts	/^			mt6397_vgp4_reg: ldo_vgp4 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgp5_reg	mt8135-evbp1.dts	/^			mt6397_vgp5_reg: ldo_vgp5 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgp6_reg	mt8135-evbp1.dts	/^			mt6397_vgp6_reg: ldo_vgp6 {$/;"	l	label:pmic.mt6397regulator
mt6397_vgpu_reg	mt8135-evbp1.dts	/^			mt6397_vgpu_reg: buck_vgpu {$/;"	l	label:pmic.mt6397regulator
mt6397_vibr_reg	mt8135-evbp1.dts	/^			mt6397_vibr_reg: ldo_vibr {$/;"	l	label:pmic.mt6397regulator
mt6397_vio18_reg	mt8135-evbp1.dts	/^			mt6397_vio18_reg: buck_vio18 {$/;"	l	label:pmic.mt6397regulator
mt6397_vio28_reg	mt8135-evbp1.dts	/^			mt6397_vio28_reg: ldo_vio28 {$/;"	l	label:pmic.mt6397regulator
mt6397_vmc_reg	mt8135-evbp1.dts	/^			mt6397_vmc_reg: ldo_vmc {$/;"	l	label:pmic.mt6397regulator
mt6397_vmch_reg	mt8135-evbp1.dts	/^			mt6397_vmch_reg: ldo_vmch {$/;"	l	label:pmic.mt6397regulator
mt6397_vpca15_reg	mt8135-evbp1.dts	/^			mt6397_vpca15_reg: buck_vpca15 {$/;"	l	label:pmic.mt6397regulator
mt6397_vpca7_reg	mt8135-evbp1.dts	/^			mt6397_vpca7_reg: buck_vpca7 {$/;"	l	label:pmic.mt6397regulator
mt6397_vsramca15_reg	mt8135-evbp1.dts	/^			mt6397_vsramca15_reg: buck_vsramca15 {$/;"	l	label:pmic.mt6397regulator
mt6397_vsramca7_reg	mt8135-evbp1.dts	/^			mt6397_vsramca7_reg: buck_vsramca7 {$/;"	l	label:pmic.mt6397regulator
mt6397_vtcxo_reg	mt8135-evbp1.dts	/^			mt6397_vtcxo_reg: ldo_vtcxo {$/;"	l	label:pmic.mt6397regulator
mt6397_vusb_reg	mt8135-evbp1.dts	/^			mt6397_vusb_reg: ldo_vusb {$/;"	l	label:pmic.mt6397regulator
mt6397regulator	mt8135-evbp1.dts	/^		mt6397regulator: mt6397regulator {$/;"	l	label:pmic
mt9p031_out	logicpd-torpedo-37xx-devkit.dts	/^			mt9p031_out: endpoint {$/;"	l
mtu0	ste-nomadik-stn8815.dtsi	/^	mtu0: mtu@101e2000 {$/;"	l
mtu1	ste-nomadik-stn8815.dtsi	/^	mtu1: mtu@101e3000 {$/;"	l
mtu2	r7s72100.dtsi	/^	mtu2: timer@fcff0000 {$/;"	l
mu	imx6sx.dtsi	/^			mu: mu@02294000 { \/* mu *\/$/;"	l
mu	imx7d.dtsi	/^	mu: mu@30aa0000 {$/;"	l
mu	imx7ulp.dtsi	/^		mu: mu@40220000 {$/;"	l	label:ahbbridge0
muic	exynos3250-monk.dts	/^			muic: max77836-muic {$/;"	l	label:i2c_max77836.max77836
muic	exynos3250-rinato.dts	/^			muic: max77836-muic {$/;"	l	label:i2c_max77836.max77836
musb_default_mode	ste-href-family-pinctrl.dtsi	/^				musb_default_mode: musb_default {$/;"	l
musb_pins	omap3-ldp.dts	/^	musb_pins: pinmux_musb_pins {$/;"	l
musb_sleep_mode	ste-href-family-pinctrl.dtsi	/^				musb_sleep_mode: musb_sleep {$/;"	l
mux	at91-tse850-3.dts	/^	mux: mux-controller {$/;"	l
mux	imx6qdl.dtsi	/^				mux: mux-controller {$/;"	l	label:gpr
mux1_i2c1	imx6q-bx50v3.dtsi	/^		mux1_i2c1: i2c@0 {$/;"	l	label:pca9547
mux1_i2c2	imx6q-bx50v3.dtsi	/^		mux1_i2c2: i2c@1 {$/;"	l	label:pca9547
mux1_i2c3	imx6q-bx50v3.dtsi	/^		mux1_i2c3: i2c@2 {$/;"	l	label:pca9547
mux1_i2c4	imx6q-bx50v3.dtsi	/^		mux1_i2c4: i2c@3 {$/;"	l	label:pca9547
mux1_i2c5	imx6q-bx50v3.dtsi	/^		mux1_i2c5: i2c@4 {$/;"	l	label:pca9547
mux1_i2c6	imx6q-bx50v3.dtsi	/^		mux1_i2c6: i2c@5 {$/;"	l	label:pca9547
mux1_i2c7	imx6q-bx50v3.dtsi	/^		mux1_i2c7: i2c@6 {$/;"	l	label:pca9547
mux1_i2c8	imx6q-bx50v3.dtsi	/^		mux1_i2c8: i2c@7 {$/;"	l	label:pca9547
mux2_i2c1	imx6q-b850v3.dts	/^		mux2_i2c1: i2c@0 {$/;"	l	label:pca9547_ddc
mux2_i2c2	imx6q-b850v3.dts	/^		mux2_i2c2: i2c@1 {$/;"	l	label:pca9547_ddc
mux2_i2c3	imx6q-b850v3.dts	/^		mux2_i2c3: i2c@2 {$/;"	l	label:pca9547_ddc
mux2_i2c4	imx6q-b850v3.dts	/^		mux2_i2c4: i2c@3 {$/;"	l	label:pca9547_ddc
mux2_i2c5	imx6q-b850v3.dts	/^		mux2_i2c5: i2c@4 {$/;"	l	label:pca9547_ddc
mux2_i2c6	imx6q-b850v3.dts	/^		mux2_i2c6: i2c@5 {$/;"	l	label:pca9547_ddc
mux2_i2c7	imx6q-b850v3.dts	/^		mux2_i2c7: i2c@6 {$/;"	l	label:pca9547_ddc
mux2_i2c8	imx6q-b850v3.dts	/^		mux2_i2c8: i2c@7 {$/;"	l	label:pca9547_ddc
mux_synctimer32k_ck	am43xx-clocks.dtsi	/^	mux_synctimer32k_ck: mux_synctimer32k_ck@4230 {$/;"	l
mxcfb1	imx6dl-riotboard.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6dlea-com-kit.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6dlea-com-kit_v2.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6dlea-com-ptp.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6dqscm-qwks-rev2.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6q-gk802.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6q-gw5400-a.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6q-pop-arm2.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6q-tbs2910.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-aristainetos.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-gw51xx.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-gw52xx.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-gw53xx.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-gw54xx.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-gw552x.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-hummingboard.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-nitrogen6x.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-phytec-pbab01.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-rex.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-sabreauto.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-sabresd.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qdl-udoo.dtsi	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qea-com-kit.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qea-com-kit_v2.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb1	imx6qea-com-ptp.dts	/^	mxcfb1: fb@0 {$/;"	l
mxcfb2	imx6dlea-com-kit.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6dlea-com-kit_v2.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6dlea-com-ptp.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6dqscm-qwks-rev2.dtsi	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6q-pop-arm2.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6qdl-aristainetos.dtsi	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6qdl-sabreauto.dtsi	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6qdl-sabresd.dtsi	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6qea-com-kit.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6qea-com-kit_v2.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb2	imx6qea-com-ptp.dts	/^	mxcfb2: fb@1 {$/;"	l
mxcfb3	imx6dlea-com-kit.dts	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6dlea-com-kit_v2.dts	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6dlea-com-ptp.dts	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6dqscm-qwks-rev2.dtsi	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6qdl-aristainetos.dtsi	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6qdl-sabreauto.dtsi	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6qdl-sabresd.dtsi	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6qea-com-kit.dts	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6qea-com-kit_v2.dts	/^	mxcfb3: fb@2 {$/;"	l
mxcfb3	imx6qea-com-ptp.dts	/^	mxcfb3: fb@2 {$/;"	l
mxcfb4	imx6dlea-com-kit.dts	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6dlea-com-kit_v2.dts	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6dqscm-qwks-rev2.dtsi	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6qdl-aristainetos.dtsi	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6qdl-sabreauto.dtsi	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6qdl-sabresd.dtsi	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6qea-com-kit.dts	/^	mxcfb4: fb@3 {$/;"	l
mxcfb4	imx6qea-com-kit_v2.dts	/^	mxcfb4: fb@3 {$/;"	l
mxs_rtc	imx28.dtsi	/^			mxs_rtc: rtc@80056000 {$/;"	l
mxtal	ste-nomadik-stn8815.dtsi	/^		mxtal: mxtal@19.2M {$/;"	l	label:src
n25q064	imx6qdl-ts4900.dtsi	/^	n25q064: flash@0 {$/;"	l
nahj_hrefv60_mode	ste-hrefv60plus.dtsi	/^				nahj_hrefv60_mode: nahj_hrefv60 {$/;"	l
nand	aks-cdu.dts	/^				nand: nand@3 {$/;"	l	label:ebi.nand_controller
nand	armada-370-xp.dtsi	/^			nand: nand@d0000 {$/;"	l
nand	armada-375.dtsi	/^			nand: nand@d0000 {$/;"	l
nand	armada-38x.dtsi	/^			nand: flash@d0000 {$/;"	l
nand	armada-xp-98dx3236.dtsi	/^			nand: nand@d0000 {$/;"	l
nand	at91-linea.dtsi	/^	nand: nand@3 {$/;"	l
nand	bcm-cygnus.dtsi	/^		nand: nand@18046000 {$/;"	l
nand	bcm-nsp.dtsi	/^		nand: nand@26000 {$/;"	l
nand	bcm4708-luxul-xwc-1000.dts	/^	nand: nand@18028000 {$/;"	l
nand	bcm47094-dlink-dir-885l.dts	/^	nand: nand@18028000 {$/;"	l
nand	bcm5301x.dtsi	/^	nand: nand@18028000 {$/;"	l
nand	bcm63138.dtsi	/^		nand: nand@2000 {$/;"	l
nand	bcm7445.dtsi	/^		nand: nand@3e2800 {$/;"	l
nand	ethernut5.dts	/^				nand: nand@3 {$/;"	l	label:ebi.nand_controller
nand	kirkwood.dtsi	/^		nand: nand@012f {$/;"	l
nand	picoxcell-pc7302-pc3x2.dts	/^			nand: gpio-nand@2,0 {$/;"	l
nand	picoxcell-pc7302-pc3x3.dts	/^			nand: gpio-nand@2,0 {$/;"	l
nand	socfpga_arria10.dtsi	/^		nand: nand@ffb90000 {$/;"	l
nand	uniphier-ld4.dtsi	/^		nand: nand@68000000 {$/;"	l
nand	uniphier-pro4.dtsi	/^		nand: nand@68000000 {$/;"	l
nand	uniphier-pro5.dtsi	/^		nand: nand@68000000 {$/;"	l
nand	uniphier-pxs2.dtsi	/^		nand: nand@68000000 {$/;"	l
nand	uniphier-sld8.dtsi	/^		nand: nand@68000000 {$/;"	l
nand0	at91-kizboxmini.dts	/^		nand0: nand@40000000 {$/;"	l
nand0	at91-sam9_l9260.dts	/^		nand0: nand@40000000 {$/;"	l
nand0	at91rm9200.dtsi	/^		nand0: nand@40000000 {$/;"	l
nand0	at91sam9260ek.dts	/^		nand0: nand@40000000 {$/;"	l
nand0	pxa3xx.dtsi	/^		nand0: nand@43100000 {$/;"	l
nand0	sama5d2.dtsi	/^		nand0: nand@80000000 {$/;"	l
nand0	socfpga.dtsi	/^		nand0: nand@ff900000 {$/;"	l
nand_cfg_func1	hi3620-hi4511.dts	/^			nand_cfg_func1: nand_cfg_func1 {$/;"	l	label:pmx1
nand_cfg_func2	hi3620-hi4511.dts	/^			nand_cfg_func2: nand_cfg_func2 {$/;"	l	label:pmx1
nand_clk	socfpga.dtsi	/^					nand_clk: nand_clk {$/;"	l
nand_clk	socfpga_arria10.dtsi	/^					nand_clk: nand_clk {$/;"	l
nand_clk	sun4i-a10.dtsi	/^		nand_clk: clk@01c20080 {$/;"	l
nand_clk	sun7i-a20.dtsi	/^		nand_clk: clk@01c20080 {$/;"	l
nand_controller	aks-cdu.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	animeo_ip.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-cosino.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-kizbox.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-kizbox2.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-kizboxmini.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-qil_a9260.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-sama5d3_xplained.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-sama5d4_xplained.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91-sama5d4ek.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9260.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9261.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9261ek.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9263ek.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi0
nand_controller	at91sam9g20ek_common.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9g45.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9m10g45ek.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9n12.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9n12ek.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9rl.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9rlek.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9x5.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	at91sam9x5cm.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	ethernut5.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	ge863-pro3.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	pm9g45.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	sama5d2.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	sama5d3.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	sama5d3xcm.dtsi	/^			nand_controller: nand-controller {$/;"	l
nand_controller	sama5d3xcm_cmp.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	sama5d4.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	tny_a9260_common.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	tny_a9263.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi0
nand_controller	usb_a9260_common.dtsi	/^			nand_controller: nand-controller {$/;"	l	label:ebi
nand_controller	usb_a9263.dts	/^			nand_controller: nand-controller {$/;"	l	label:ebi0
nand_controller0	at91sam9263.dtsi	/^			nand_controller0: nand-controller {$/;"	l	label:ebi0
nand_controller1	at91sam9263.dtsi	/^			nand_controller1: nand-controller {$/;"	l	label:ebi1
nand_cs0_pins_a	sun5i.dtsi	/^			nand_cs0_pins_a: nand-cs@0 {$/;"	l	label:pio
nand_flash_x8	am437x-cm-t43.dts	/^	nand_flash_x8: nand_flash_x8 {$/;"	l
nand_flash_x8	am437x-gp-evm.dts	/^	nand_flash_x8: nand_flash_x8 {$/;"	l
nand_flash_x8	am43x-epos-evm.dts	/^		nand_flash_x8: nand_flash_x8 {$/;"	l
nand_pins	armada-375.dtsi	/^				nand_pins: nand-pins {$/;"	l	label:pinctrl
nand_pins	armada-38x.dtsi	/^				nand_pins: nand-pins {$/;"	l	label:pinctrl
nand_pins	armada-39x.dtsi	/^				nand_pins: nand-pins {$/;"	l
nand_pins	da850-evm.dts	/^			nand_pins: nand_pins {$/;"	l	label:pmx_core
nand_pins	da850-lcdk.dts	/^	nand_pins: nand_pins {$/;"	l
nand_pins_a	atlas6.dtsi	/^                                nand_pins_a: nand@0 {$/;"	l	label:gpio
nand_pins_a	prima2.dtsi	/^                                nand_pins_a: nand@0 {$/;"	l	label:gpio
nand_pins_a	sun5i.dtsi	/^			nand_pins_a: nand-base0@0 {$/;"	l	label:pio
nand_pins_default	mt7623n-rfb-nand.dts	/^	nand_pins_default: nanddefault {$/;"	l
nand_pmx_func	hi3620-hi4511.dts	/^			nand_pmx_func: nand_pmx_func {$/;"	l	label:pmx0
nand_pmx_idle	hi3620-hi4511.dts	/^			nand_pmx_idle: nand_pmx_idle {$/;"	l	label:pmx0
nand_rb0_pins_a	sun5i.dtsi	/^			nand_rb0_pins_a: nand-rb@0 {$/;"	l	label:pio
nand_sel	bcm958522er.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm958525er.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm958525xmc.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm958622hr.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm958623hr.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm958625hr.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm958625k.dts	/^	nand_sel: nand_sel {$/;"	l
nand_sel	bcm988312hr.dts	/^	nand_sel: nand_sel {$/;"	l
nand_x_clk	socfpga.dtsi	/^					nand_x_clk: nand_x_clk {$/;"	l
nandc	mt2701.dtsi	/^	nandc: nfi@1100d000 {$/;"	l
nandc	mt7623.dtsi	/^	nandc: nfi@1100d000 {$/;"	l
nandc	ox820.dtsi	/^		nandc: nand-controller@41000000 {$/;"	l
nandcs	bcm5301x-nand-cs0.dtsi	/^		nandcs: nandcs@0 {$/;"	l
nanddisk_reserved	atlas7-evb.dts	/^		nanddisk_reserved: nanddisk@46000000 {$/;"	l
nandflash	am335x-phycore-som.dtsi	/^	nandflash: nand@0,0 {$/;"	l
nandflash_pins	am335x-chilisom.dtsi	/^	nandflash_pins: nandflash_pins {$/;"	l
nandflash_pins	am335x-cm-t335.dts	/^	nandflash_pins: pinmux_nandflash_pins {$/;"	l
nandflash_pins	am335x-igep0033.dtsi	/^	nandflash_pins: pinmux_nandflash_pins {$/;"	l
nandflash_pins	am335x-phycore-som.dtsi	/^		nandflash_pins: pinmux_nandflash {$/;"	l
nandflash_pins	dm8168-evm.dts	/^	nandflash_pins: nandflash_pins {$/;"	l
nandflash_pins_s0	am335x-baltos.dtsi	/^	nandflash_pins_s0: nandflash_pins_s0 {$/;"	l
nandflash_pins_s0	am335x-evm.dts	/^	nandflash_pins_s0: nandflash_pins_s0 {$/;"	l
nd_df_nowp_pmx	atlas7.dtsi	/^			nd_df_nowp_pmx: nd_df_nowp@0 {$/;"	l	label:pinctrl
nd_df_pmx	atlas7.dtsi	/^			nd_df_pmx: nd_df@0 {$/;"	l	label:pinctrl
netcp	keystone-k2e-netcp.dtsi	/^netcp: netcp@24000000 {$/;"	l
netcp	keystone-k2hk-netcp.dtsi	/^netcp: netcp@2000000 {$/;"	l
netcp	keystone-k2l-netcp.dtsi	/^netcp: netcp@26000000 {$/;"	l
netxbig_gpio_ext	kirkwood-netxbig.dtsi	/^	netxbig_gpio_ext: netxbig-gpio-ext {$/;"	l
nfc	armada-385-db-ap.dts	/^			nfc: flash@d0000 {$/;"	l
nfc	imx25.dtsi	/^			nfc: nand@bb000000 {$/;"	l
nfc	imx27.dtsi	/^		nfc: nand@d8000000 {$/;"	l
nfc	imx35.dtsi	/^			nfc: nand@bb000000 {$/;"	l
nfc	imx51.dtsi	/^			nfc: nand@83fdb000 {$/;"	l
nfc	imx53.dtsi	/^			nfc: nand@63fdb000 {$/;"	l
nfc	sun4i-a10.dtsi	/^		nfc: nand@01c03000 {$/;"	l
nfc	sun5i.dtsi	/^		nfc: nand@01c03000 {$/;"	l
nfc	sun7i-a20.dtsi	/^		nfc: nand@01c03000 {$/;"	l
nfc	sun8i-a23-a33.dtsi	/^		nfc: nand@01c03000 {$/;"	l
nfc	vfxxx.dtsi	/^			nfc: nand@400e0000 {$/;"	l	label:aips1
nfc_hrefv60_mode	ste-hrefv60plus.dtsi	/^				nfc_hrefv60_mode: nfc_hrefv60 {$/;"	l
nfc_io	sama5d2.dtsi	/^		nfc_io: nfc-io@c0000000 {$/;"	l
nfc_io	sama5d3.dtsi	/^		nfc_io: nfc-io@70000000 {$/;"	l
nfc_io	sama5d4.dtsi	/^		nfc_io: nfc-io@90000000 {$/;"	l
nfc_sram	sama5d2.dtsi	/^		nfc_sram: sram@00100000 {$/;"	l
nfc_sram	sama5d3.dtsi	/^		nfc_sram: sram@200000 {$/;"	l
nfc_sram	sama5d4.dtsi	/^		nfc_sram: sram@100000 {$/;"	l
nmi	imx7ulp.dtsi	/^		nmi: nmi@40220000 {$/;"	l	label:ahbbridge0
nmi_intc	sun6i-a31.dtsi	/^		nmi_intc: interrupt-controller@1f00c00 {$/;"	l
nmi_intc	sun7i-a20.dtsi	/^		nmi_intc: interrupt-controller@01c00030 {$/;"	l
nmi_intc	sun8i-a23-a33.dtsi	/^		nmi_intc: interrupt-controller@1f00c00 {$/;"	l
nmi_intc	sun9i-a80.dtsi	/^		nmi_intc: interrupt-controller@080015a0 {$/;"	l
noc_free_clk	socfpga_arria10.dtsi	/^					noc_free_clk: noc_free_clk@64 {$/;"	l
nocp_g3d_0	exynos5420.dtsi	/^		nocp_g3d_0: nocp@11A51000 {$/;"	l
nocp_g3d_1	exynos5420.dtsi	/^		nocp_g3d_1: nocp@11A51400 {$/;"	l
nocp_mem0_0	exynos5420.dtsi	/^		nocp_mem0_0: nocp@10CA1000 {$/;"	l
nocp_mem0_1	exynos5420.dtsi	/^		nocp_mem0_1: nocp@10CA1400 {$/;"	l
nocp_mem1_0	exynos5420.dtsi	/^		nocp_mem1_0: nocp@10CA1800 {$/;"	l
nocp_mem1_1	exynos5420.dtsi	/^		nocp_mem1_1: nocp@10CA1C00 {$/;"	l
nomadik_clcd_pads	ste-nomadik-nhk15.dts	/^				nomadik_clcd_pads: endpoint {$/;"	l
nomadik_clcd_panel	ste-nomadik-nhk15.dts	/^					nomadik_clcd_panel: endpoint {$/;"	l
noon010pc30	s5pv210-goni.dts	/^	noon010pc30: sensor@30 {$/;"	l
noon010pc30_ep	s5pv210-goni.dts	/^			noon010pc30_ep: endpoint {$/;"	l	label:noon010pc30
nor	imx1-ads.dts	/^	nor: nor@0,0 {$/;"	l
nor	imx1-apf9328.dts	/^	nor: nor@0,0 {$/;"	l
nor	imx27-eukrea-cpuimx27.dtsi	/^	nor: nor@0,0 {$/;"	l
nor	imx27-phytec-phycore-som.dtsi	/^	nor: nor@0,0 {$/;"	l
nor	sama5d3xcm.dtsi	/^			nor: flash@0,0 {$/;"	l
nor_flash	keystone-k2e-evm.dts	/^	nor_flash: n25q128a11@0 {$/;"	l
nor_flash	keystone-k2hk-evm.dts	/^	nor_flash: n25q128a11@0 {$/;"	l
nor_flash	keystone-k2l-evm.dts	/^	nor_flash: n25q128a11@0 {$/;"	l
nor_flash	mt2701.dtsi	/^	nor_flash: spi@11014000 {$/;"	l
nor_pins_default	mt2701-evb.dts	/^	nor_pins_default: nor {$/;"	l
notify_led	qcom-apq8064-ifc6410.dts	/^					notify_led: nled {$/;"	l
ns_sram	sama5d2.dtsi	/^	ns_sram: sram@00200000 {$/;"	l
ns_sram	sama5d4.dtsi	/^	ns_sram: sram@00210000 {$/;"	l
nvic	armv7-m.dtsi	/^	nvic: interrupt-controller@e000e100  {$/;"	l
nxp_hdmi_bonelt_off_pins	am335x-boneblack-common.dtsi	/^	nxp_hdmi_bonelt_off_pins: nxp_hdmi_bonelt_off_pins {$/;"	l
nxp_hdmi_bonelt_pins	am335x-boneblack-common.dtsi	/^	nxp_hdmi_bonelt_pins: nxp_hdmi_bonelt_pins {$/;"	l
nxp_hdmi_off_pins	am335x-base0033.dts	/^	nxp_hdmi_off_pins: pinmux_nxp_hdmi_off_pins {$/;"	l
nxp_hdmi_pins	am335x-base0033.dts	/^	nxp_hdmi_pins: pinmux_nxp_hdmi_pins {$/;"	l
ocm	zynq-zc702.dts	/^	ocm: sram@fffc0000 {$/;"	l
ocmcram	am33xx.dtsi	/^		ocmcram: ocmcram@40300000 {$/;"	l
ocmcram	am4372.dtsi	/^		ocmcram: ocmcram@40300000 {$/;"	l
ocmcram	omap4.dtsi	/^		ocmcram: ocmcram@40304000 {$/;"	l
ocmcram	omap5.dtsi	/^		ocmcram: ocmcram@40300000 {$/;"	l
ocmcram1	dra7.dtsi	/^		ocmcram1: ocmcram@40300000 {$/;"	l
ocmcram2	dra7.dtsi	/^		ocmcram2: ocmcram@40400000 {$/;"	l
ocmcram3	dra7.dtsi	/^		ocmcram3: ocmcram@40500000 {$/;"	l
ocotp	imx28.dtsi	/^			ocotp: ocotp@8002c000 {$/;"	l
ocotp	imx6qdl.dtsi	/^			ocotp: ocotp@021bc000 {$/;"	l
ocotp	imx6sl.dtsi	/^			ocotp: ocotp@021bc000 {$/;"	l	label:aips2
ocotp	imx6sll.dtsi	/^			ocotp: ocotp-ctrl@021bc000 {$/;"	l
ocotp	imx6sx.dtsi	/^			ocotp: ocotp@021bc000 {$/;"	l	label:aips2
ocotp	imx6ul.dtsi	/^			ocotp: ocotp-ctrl@021bc000 {$/;"	l
ocotp	imx6ull.dtsi	/^			ocotp: ocotp-ctrl@021bc000 {$/;"	l
ocotp	imx7d.dtsi	/^	ocotp: ocotp-ctrl@30350000 {$/;"	l
ocotp	imx7s.dtsi	/^			ocotp: ocotp-ctrl@30350000 {$/;"	l	label:aips1
ocotp	imx7ulp.dtsi	/^		ocotp: ocotp@410a6000 {$/;"	l	label:ahbbridge1
ocotp	vfxxx.dtsi	/^			ocotp: ocotp@400a5000 {$/;"	l	label:aips1
ocp2scp0	am4372.dtsi	/^		ocp2scp0: ocp2scp@483a8000 {$/;"	l
ocp2scp1	am4372.dtsi	/^		ocp2scp1: ocp2scp@483e8000 {$/;"	l
ocp2scp_usb_phy_phy_48m	omap44xx-clocks.dtsi	/^	ocp2scp_usb_phy_phy_48m: ocp2scp_usb_phy_phy_48m@13e0 {$/;"	l
ocp_abe_iclk	omap44xx-clocks.dtsi	/^	ocp_abe_iclk: ocp_abe_iclk@528 {$/;"	l
ocram	imx53.dtsi	/^		ocram: sram@f8000000 {$/;"	l
ocram	imx6dl.dtsi	/^		ocram: sram@00905000 {$/;"	l
ocram	imx6q.dtsi	/^		ocram: sram@00905000 {$/;"	l
ocram	imx6sl.dtsi	/^		ocram: sram@00905000 {$/;"	l
ocram	imx6sll.dtsi	/^		ocram: sram@00905000 {$/;"	l
ocram	imx6sx.dtsi	/^		ocram: sram@00901000 {$/;"	l
ocram	imx6ul.dtsi	/^		ocram: sram@00905000 {$/;"	l
ocram	imx6ull.dtsi	/^		ocram: sram@00905000 {$/;"	l
ocram	imx7d.dtsi	/^		ocram: sram@901000 {$/;"	l
ocram	socfpga.dtsi	/^		ocram: sram@ffff0000 {$/;"	l
ocram	socfpga_arria10.dtsi	/^		ocram: sram@ffe00000 {$/;"	l
ocram2	imx6qp.dtsi	/^		ocram2: sram@00940000 {$/;"	l
ocram3	imx6qp.dtsi	/^		ocram3: sram@00960000 {$/;"	l
ocram_mf	imx6sx.dtsi	/^		ocram_mf: sram-mf@00900000 {$/;"	l
ocram_optee	imx6dl.dtsi	/^		ocram_optee: sram@00918000 {$/;"	l
ocram_optee	imx6q.dtsi	/^		ocram_optee: sram@00938000 {$/;"	l
ocram_optee	imx6sl.dtsi	/^		ocram_optee: sram@00918000 {$/;"	l
ocram_optee	imx6sll.dtsi	/^		ocram_optee: sram@00918000 {$/;"	l
ocram_optee	imx6ul.dtsi	/^		ocram_optee: sram@00918000 {$/;"	l
ocram_optee	imx6ull.dtsi	/^		ocram_optee: sram@00918000 {$/;"	l
ocrams	imx6qdl.dtsi	/^		ocrams: sram@00900000 {$/;"	l
ocrams	imx6sl.dtsi	/^		ocrams: sram@00900000 {$/;"	l
ocrams	imx6sll.dtsi	/^		ocrams: sram@00900000 {$/;"	l
ocrams	imx6sx.dtsi	/^		ocrams: sram@008f8000 {$/;"	l
ocrams	imx6ul.dtsi	/^		ocrams: sram@00900000 {$/;"	l
ocrams	imx6ull.dtsi	/^		ocrams: sram@00900000 {$/;"	l
ocrams	imx7d.dtsi	/^		ocrams: sram@00180000 {$/;"	l
ocrams_ddr	imx6qdl.dtsi	/^		ocrams_ddr: sram@00904000 {$/;"	l
ocrams_ddr	imx6sl.dtsi	/^		ocrams_ddr: sram@00904000 {$/;"	l
ocrams_ddr	imx6sll.dtsi	/^		ocrams_ddr: sram@00904000 {$/;"	l
ocrams_ddr	imx6sx.dtsi	/^		ocrams_ddr: sram@00900000 {$/;"	l
ocrams_ddr	imx6ul.dtsi	/^		ocrams_ddr: sram@00904000 {$/;"	l
ocrams_ddr	imx6ull.dtsi	/^		ocrams_ddr: sram@00904000 {$/;"	l
ocrams_ddr	imx7d.dtsi	/^		ocrams_ddr: sram@00900000 {$/;"	l
ocrams_mf	imx7d.dtsi	/^		ocrams_mf: sram-mf@00900000 {$/;"	l
ohci	bcm5301x.dtsi	/^			ohci: ohci@22000 {$/;"	l	label:usb2
ohci	bcm53573.dtsi	/^			ohci: ohci@d000 {$/;"	l	label:usb2
ohci	exynos4.dtsi	/^	ohci: ohci@12590000 {$/;"	l
ohci	exynos5250.dtsi	/^		ohci: usb@12120000 {$/;"	l
ohci	lpc32xx.dtsi	/^			ohci: ohci@0 {$/;"	l
ohci	s5pv210.dtsi	/^		ohci: ohci@ec300000 {$/;"	l
ohci0	bcm-cygnus.dtsi	/^		ohci0: usb@18048800 {$/;"	l
ohci0	bcm-nsp.dtsi	/^		ohci0: usb@2b000 {$/;"	l
ohci0	stih410-b2120.dts	/^		ohci0: usb@9a03c00 {$/;"	l
ohci0	stih410-b2260.dts	/^		ohci0: usb@9a03c00 {$/;"	l
ohci0	stih410.dtsi	/^		ohci0: usb@9a03c00 {$/;"	l
ohci0	stih418.dtsi	/^		ohci0: usb@9a03c00 {$/;"	l
ohci0	sun4i-a10.dtsi	/^		ohci0: usb@01c14400 {$/;"	l
ohci0	sun5i.dtsi	/^		ohci0: usb@01c14400 {$/;"	l
ohci0	sun6i-a31.dtsi	/^		ohci0: usb@01c1a400 {$/;"	l
ohci0	sun7i-a20.dtsi	/^		ohci0: usb@01c14400 {$/;"	l
ohci0	sun8i-a23-a33.dtsi	/^		ohci0: usb@01c1a400 {$/;"	l
ohci0	sun8i-a83t.dtsi	/^		ohci0: usb@1c1a400 {$/;"	l
ohci0	sun9i-a80.dtsi	/^		ohci0: usb@00a00400 {$/;"	l
ohci0	sunxi-h3-h5.dtsi	/^		ohci0: usb@01c1a400 {$/;"	l
ohci1	stih410-b2120.dts	/^		ohci1: usb@9a83c00 {$/;"	l
ohci1	stih410-b2260.dts	/^		ohci1: usb@9a83c00 {$/;"	l
ohci1	stih410.dtsi	/^		ohci1: usb@9a83c00 {$/;"	l
ohci1	stih418.dtsi	/^		ohci1: usb@9a83c00 {$/;"	l
ohci1	sun4i-a10.dtsi	/^		ohci1: usb@01c1c400 {$/;"	l
ohci1	sun6i-a31.dtsi	/^		ohci1: usb@01c1b400 {$/;"	l
ohci1	sun7i-a20.dtsi	/^		ohci1: usb@01c1c400 {$/;"	l
ohci1	sunxi-h3-h5.dtsi	/^		ohci1: usb@01c1b400 {$/;"	l
ohci2	sun6i-a31.dtsi	/^		ohci2: usb@01c1c400 {$/;"	l
ohci2	sun9i-a80.dtsi	/^		ohci2: usb@00a02400 {$/;"	l
ohci2	sunxi-h3-h5.dtsi	/^		ohci2: usb@01c1c400 {$/;"	l
ohci3	sunxi-h3-h5.dtsi	/^		ohci3: usb@01c1d400 {$/;"	l
ohci_clk	at91rm9200.dtsi	/^					ohci_clk: ohci_clk {$/;"	l
ohci_clk	at91sam9260.dtsi	/^					ohci_clk: ohci_clk {$/;"	l
ohci_clk	at91sam9261.dtsi	/^					ohci_clk: ohci_clk {$/;"	l
ohci_clk	at91sam9263.dtsi	/^					ohci_clk: ohci_clk {$/;"	l
ohci_port1	bcm5301x.dtsi	/^				ohci_port1: port@1 {$/;"	l	label:usb2.ohci
ohci_port1	bcm53573.dtsi	/^				ohci_port1: port@1 {$/;"	l	label:usb2.ohci
ohci_port2	bcm5301x.dtsi	/^				ohci_port2: port@2 {$/;"	l	label:usb2.ohci
ohci_port2	bcm53573.dtsi	/^				ohci_port2: port@2 {$/;"	l	label:usb2.ohci
ohci_usb0	spear600.dtsi	/^		ohci_usb0: ohci@e1900000 {$/;"	l
ohci_usb1	spear600.dtsi	/^		ohci_usb1: ohci@e2100000 {$/;"	l
omap2420_pmx	omap2420.dtsi	/^				omap2420_pmx: pinmux@30 {$/;"	l	label:l4.scm
omap2430_pmx	omap2430.dtsi	/^				omap2430_pmx: pinmux@30 {$/;"	l	label:l4_wkup.scm
omap3_pmx_core	omap3.dtsi	/^				omap3_pmx_core: pinmux@30 {$/;"	l	label:l4_core.scm
omap3_pmx_core2	am3517.dtsi	/^		omap3_pmx_core2: pinmux@480025d8 {$/;"	l
omap3_pmx_core2	omap34xx.dtsi	/^		omap3_pmx_core2: pinmux@480025d8 {$/;"	l
omap3_pmx_core2	omap36xx.dtsi	/^		omap3_pmx_core2: pinmux@480025a0 {$/;"	l
omap3_pmx_wkup	omap3.dtsi	/^				omap3_pmx_wkup: pinmux@a00 {$/;"	l	label:l4_core.scm
omap4_padconf_core	omap4.dtsi	/^			omap4_padconf_core: scm@100000 {$/;"	l	label:l4_cfg
omap4_padconf_global	omap4.dtsi	/^				omap4_padconf_global: omap4_padconf_global@5a0 {$/;"	l	label:l4_cfg.omap4_padconf_core
omap4_pmx_core	omap4.dtsi	/^				omap4_pmx_core: pinmux@40 {$/;"	l	label:l4_cfg.omap4_padconf_core
omap4_pmx_wkup	omap4.dtsi	/^				omap4_pmx_wkup: pinmux@1e040 {$/;"	l	label:l4_cfg.l4_wkup
omap4_scm_core	omap4.dtsi	/^			omap4_scm_core: scm@2000 {$/;"	l	label:l4_cfg
omap5_padconf_global	omap5.dtsi	/^				omap5_padconf_global: omap5_padconf_global@5a0 {$/;"	l	label:l4_cfg.scm_padconf_core
omap5_pmx_core	omap5.dtsi	/^				omap5_pmx_core: pinmux@40 {$/;"	l	label:l4_cfg.scm_padconf_core
omap5_pmx_wkup	omap5.dtsi	/^			omap5_pmx_wkup: pinmux@c840 {$/;"	l	label:l4_wkup
omap_12m_fck	omap3xxx-clocks.dtsi	/^	omap_12m_fck: omap_12m_fck {$/;"	l
omap_192m_alwon_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	omap_192m_alwon_fck: omap_192m_alwon_fck {$/;"	l
omap_32k_fck	omap3xxx-clocks.dtsi	/^	omap_32k_fck: omap_32k_fck {$/;"	l
omap_32ksync_ick	omap3xxx-clocks.dtsi	/^	omap_32ksync_ick: omap_32ksync_ick@c10 {$/;"	l
omap_48m_fck	omap3xxx-clocks.dtsi	/^	omap_48m_fck: omap_48m_fck@d40 {$/;"	l
omap_54m_fck	omap3xxx-clocks.dtsi	/^	omap_54m_fck: omap_54m_fck@d40 {$/;"	l
omap_96m_alwon_fck	omap3xxx-clocks.dtsi	/^	omap_96m_alwon_fck: omap_96m_alwon_fck {$/;"	l
omap_96m_d10_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	omap_96m_d10_fck: omap_96m_d10_fck {$/;"	l
omap_96m_d2_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	omap_96m_d2_fck: omap_96m_d2_fck {$/;"	l
omap_96m_d4_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	omap_96m_d4_fck: omap_96m_d4_fck {$/;"	l
omap_96m_d8_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	omap_96m_d8_fck: omap_96m_d8_fck {$/;"	l
omap_96m_fck	omap3xxx-clocks.dtsi	/^	omap_96m_fck: omap_96m_fck@d40 {$/;"	l
omap_control_usb2phy	omap4.dtsi	/^		omap_control_usb2phy: control-phy@4a002300 {$/;"	l
omap_control_usbotg	omap4.dtsi	/^		omap_control_usbotg: control-phy@4a00233c {$/;"	l
omap_dwc3_1	dra7.dtsi	/^		omap_dwc3_1: omap_dwc3_1@48880000 {$/;"	l
omap_dwc3_2	dra7.dtsi	/^		omap_dwc3_2: omap_dwc3_2@488c0000 {$/;"	l
omap_dwc3_3	dra7.dtsi	/^		omap_dwc3_3: omap_dwc3_3@48900000 {$/;"	l
omap_dwc3_4	dra74x.dtsi	/^		omap_dwc3_4: omap_dwc3_4@48940000 {$/;"	l
omapctrl_ick	omap24xx-clocks.dtsi	/^	omapctrl_ick: omapctrl_ick@410 {$/;"	l
omapctrl_ick	omap3xxx-clocks.dtsi	/^	omapctrl_ick: omapctrl_ick@a10 {$/;"	l
on_board_gpio_61	omap3-evm-37xx.dts	/^	on_board_gpio_61: pinmux_ehci_port_select_pins {$/;"	l
onenand	s5pv210.dtsi	/^		onenand: onenand@b0000000 {$/;"	l
opa_in	omap3-gta04.dtsi	/^				opa_in: endpoint {$/;"	l	label:tv_amp
opa_out	omap3-gta04.dtsi	/^				opa_out: endpoint {$/;"	l
opt_audio	dove-cm-a510.dtsi	/^	opt_audio: audio@1a {$/;"	l
opt_touch	dove-cm-a510.dtsi	/^	opt_touch: touchscreen@0 {$/;"	l
optfclk_pciephy1_32khz	dra7xx-clocks.dtsi	/^	optfclk_pciephy1_32khz: optfclk_pciephy1_32khz@4a0093b0 {$/;"	l
optfclk_pciephy1_clk	dra7xx-clocks.dtsi	/^	optfclk_pciephy1_clk: optfclk_pciephy1_clk@4a0093b0 {$/;"	l
optfclk_pciephy1_div_clk	dra7xx-clocks.dtsi	/^	optfclk_pciephy1_div_clk: optfclk_pciephy1_div_clk@4a0093b0 {$/;"	l
optfclk_pciephy2_32khz	dra7xx-clocks.dtsi	/^	optfclk_pciephy2_32khz: optfclk_pciephy2_32khz@4a0093b8 {$/;"	l
optfclk_pciephy2_clk	dra7xx-clocks.dtsi	/^	optfclk_pciephy2_clk: optfclk_pciephy2_clk@4a0093b8 {$/;"	l
optfclk_pciephy2_div_clk	dra7xx-clocks.dtsi	/^	optfclk_pciephy2_div_clk: optfclk_pciephy2_div_clk@4a0093b8 {$/;"	l
optfclk_pciephy_div	dra7xx-clocks.dtsi	/^	optfclk_pciephy_div: optfclk_pciephy_div@4a00821c {$/;"	l
osc	bcm-cygnus-clock.dtsi	/^	osc: oscillator {$/;"	l
osc	bcm-nsp.dtsi	/^		osc: oscillator {$/;"	l
osc	bcm5301x.dtsi	/^		osc: oscillator {$/;"	l
osc	ecx-common.dtsi	/^				osc: oscillator {$/;"	l
osc	imx6sll.dtsi	/^		osc: clock@1 {$/;"	l
osc	imx6sx.dtsi	/^		osc: clock@1 {$/;"	l
osc	imx6ul.dtsi	/^	osc: clock-osc {$/;"	l
osc	imx6ull.dtsi	/^		osc: clock@1 {$/;"	l
osc	imx7s.dtsi	/^	osc: clock-osc {$/;"	l
osc	ox810se.dtsi	/^		osc: oscillator {$/;"	l
osc	ox820.dtsi	/^		osc: oscillator {$/;"	l
osc1	socfpga.dtsi	/^					osc1: osc1 {$/;"	l
osc1	socfpga_arria10.dtsi	/^					osc1: osc1 {$/;"	l
osc1	versatile-ab.dts	/^		osc1: cm_aux_osc@24M {$/;"	l
osc16M	sun8i-a83t.dtsi	/^		osc16M: osc16M_clk {$/;"	l
osc16Md512	sun8i-a83t.dtsi	/^		osc16Md512: osc16Md512_clk {$/;"	l
osc2	socfpga.dtsi	/^					osc2: osc2 {$/;"	l
osc24M	sun4i-a10.dtsi	/^		osc24M: clk@01c20050 {$/;"	l
osc24M	sun5i.dtsi	/^		osc24M: clk@01c20050 {$/;"	l
osc24M	sun6i-a31.dtsi	/^		osc24M: osc24M {$/;"	l
osc24M	sun7i-a20.dtsi	/^		osc24M: clk@01c20050 {$/;"	l
osc24M	sun8i-a23-a33.dtsi	/^		osc24M: osc24M_clk {$/;"	l
osc24M	sun8i-a83t.dtsi	/^		osc24M: osc24M_clk {$/;"	l
osc24M	sun8i-v3s.dtsi	/^		osc24M: osc24M_clk {$/;"	l
osc24M	sun9i-a80.dtsi	/^		osc24M: osc24M_clk {$/;"	l
osc24M	sunxi-h3-h5.dtsi	/^		osc24M: osc24M_clk {$/;"	l
osc24M_32k	sun7i-a20.dtsi	/^		osc24M_32k: clk@1 {$/;"	l
osc24m	alphascale-asm9260.dtsi	/^	osc24m: oscillator {$/;"	l
osc2_clk	r8a7792-wheat.dts	/^	osc2_clk: osc2 {$/;"	l
osc32k	sun4i-a10.dtsi	/^		osc32k: clk@0 {$/;"	l
osc32k	sun5i.dtsi	/^		osc32k: clk@0 {$/;"	l
osc32k	sun6i-a31.dtsi	/^		osc32k: clk@0 {$/;"	l
osc32k	sun7i-a20.dtsi	/^		osc32k: clk@0 {$/;"	l
osc32k	sun8i-v3s.dtsi	/^		osc32k: osc32k_clk {$/;"	l
osc32k	sun9i-a80.dtsi	/^		osc32k: osc32k_clk {$/;"	l
osc32k	sunxi-h3-h5.dtsi	/^		osc32k: osc32k_clk {$/;"	l
osc3M	sun4i-a10.dtsi	/^		osc3M: osc3M_clk {$/;"	l
osc3M	sun7i-a20.dtsi	/^		osc3M: osc3M_clk {$/;"	l
osc_ck	omap24xx-clocks.dtsi	/^	osc_ck: osc_ck@60 {$/;"	l
osc_src_ck	dm814x-clocks.dtsi	/^	osc_src_ck: osc_src_ck {$/;"	l
osc_sys_ck	omap3xxx-clocks.dtsi	/^	osc_sys_ck: osc_sys_ck@d40 {$/;"	l
oscclk0	arm-realview-eb.dtsi	/^			oscclk0: osc0@0c {$/;"	l
oscclk0	arm-realview-pb1176.dts	/^			oscclk0: osc0@0c {$/;"	l
oscclk0	arm-realview-pb11mp.dts	/^			oscclk0: osc0@0c {$/;"	l
oscclk0	arm-realview-pbx.dtsi	/^			oscclk0: osc0@0c {$/;"	l
oscclk0	mps2.dtsi	/^	oscclk0: clk-osc0 {$/;"	l
oscclk0	vexpress-v2p-ca9.dts	/^		oscclk0: extsaxiclk {$/;"	l
oscclk1	arm-realview-eb.dtsi	/^			oscclk1: osc1@10 {$/;"	l
oscclk1	arm-realview-pb1176.dts	/^			oscclk1: osc1@10 {$/;"	l
oscclk1	arm-realview-pb11mp.dts	/^			oscclk1: osc1@10 {$/;"	l
oscclk1	arm-realview-pbx.dtsi	/^			oscclk1: osc1@10 {$/;"	l
oscclk1	mps2.dtsi	/^	oscclk1: clk-osc1 {$/;"	l
oscclk1	vexpress-v2p-ca9.dts	/^		oscclk1: clcdclk {$/;"	l
oscclk2	arm-realview-eb.dtsi	/^			oscclk2: osc2@14 {$/;"	l
oscclk2	arm-realview-pb1176.dts	/^			oscclk2: osc2@14 {$/;"	l
oscclk2	arm-realview-pb11mp.dts	/^			oscclk2: osc2@14 {$/;"	l
oscclk2	arm-realview-pbx.dtsi	/^			oscclk2: osc2@14 {$/;"	l
oscclk2	mps2.dtsi	/^	oscclk2: clk-osc2 {$/;"	l
oscclk3	arm-realview-eb.dtsi	/^			oscclk3: osc3@18 {$/;"	l
oscclk3	arm-realview-pb1176.dts	/^			oscclk3: osc3@18 {$/;"	l
oscclk3	arm-realview-pb11mp.dts	/^			oscclk3: osc3@18 {$/;"	l
oscclk3	arm-realview-pbx.dtsi	/^			oscclk3: osc3@18 {$/;"	l
oscclk4	arm-realview-eb.dtsi	/^			oscclk4: osc4@1c {$/;"	l
oscclk4	arm-realview-pb1176.dts	/^			oscclk4: osc4@1c {$/;"	l
oscclk4	arm-realview-pb11mp.dts	/^			oscclk4: osc4@1c {$/;"	l
oscclk4	arm-realview-pbx.dtsi	/^			oscclk4: osc4@1c {$/;"	l
oscclk5	arm-realview-pb11mp.dts	/^			oscclk5: osc5@d4 {$/;"	l
oscclk6	arm-realview-pb11mp.dts	/^			oscclk6: osc6@d8 {$/;"	l
oscclk6a	vexpress-v2p-ca15_a7.dts	/^	oscclk6a: oscclk6a {$/;"	l
oscclk_clk	r8a7790.dtsi	/^		oscclk_clk: oscclk {$/;"	l
oscclk_clk	r8a7791.dtsi	/^		oscclk_clk: oscclk {$/;"	l
oscclk_clk	r8a7794.dtsi	/^		oscclk_clk: oscclk {$/;"	l
osr	keystone-k2l.dtsi	/^		osr: sram@70000000 {$/;"	l
ostm0	r7s72100.dtsi	/^	ostm0: timer@fcfec000 {$/;"	l
ostm1	r7s72100.dtsi	/^	ostm1: timer@fcfec400 {$/;"	l
otg	qcom-msm8974.dtsi	/^		otg: usb@f9a55000 {$/;"	l
otg_60m_gfclk	omap44xx-clocks.dtsi	/^	otg_60m_gfclk: otg_60m_gfclk@1360 {$/;"	l
otg_drv	rk3066a-mk808.dts	/^		otg_drv: otg-drv {$/;"	l
otg_drv	rk3066a-rayeager.dts	/^		otg_drv: otg-drv {$/;"	l
otg_drv_vbus	omap3-cm-t3517.dts	/^	otg_drv_vbus: pinmux_otg_drv_vbus {$/;"	l
otg_sram	sun4i-a10.dtsi	/^				otg_sram: sram-section@0000 {$/;"	l	label:sram_d
otg_sram	sun5i.dtsi	/^				otg_sram: sram-section@0000 {$/;"	l	label:sram_d
otg_sram	sun7i-a20.dtsi	/^				otg_sram: sram-section@0000 {$/;"	l	label:sram_d
otg_vbus_drv	rk3188-px3-evb.dts	/^		otg_vbus_drv: otg-vbus-drv {$/;"	l
otg_vbus_drv	rk3188-radxarock.dts	/^		otg_vbus_drv: otg-vbus-drv {$/;"	l
otg_vbus_drv	rk3288-firefly-reload.dts	/^		otg_vbus_drv: otg-vbus-drv {$/;"	l
otg_vbus_drv	rk3288-firefly.dtsi	/^		otg_vbus_drv: otg-vbus-drv {$/;"	l
otg_vbus_drv	rk3288-phycore-rdk.dts	/^		otg_vbus_drv: otg-vbus-drv {$/;"	l
otg_vbus_drv	rk3288-r89.dts	/^		otg_vbus_drv: otg-vbus-drv {$/;"	l
otp	bcm-cygnus.dtsi	/^		otp: otp@0301c800 {$/;"	l
otp_clk	picoxcell-pc3x3.dtsi	/^			otp_clk: clock@9 {$/;"	l	label:clkgate
otp_gpio	rk322x.dtsi	/^			otp_gpio: otp-gpio {$/;"	l
otp_gpio	rk3288.dtsi	/^			otp_gpio: otp-gpio {$/;"	l
otp_out	rk322x.dtsi	/^			otp_out: otp-out {$/;"	l
otp_out	rk3288.dtsi	/^			otp_out: otp-out {$/;"	l
out_hi	ste-nomadik-pinctrl.dtsi	/^	out_hi: output_high {$/;"	l
out_hi_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	out_hi_wkup_pdis: out_hi_wkup_pdis {$/;"	l
out_lo	ste-nomadik-pinctrl.dtsi	/^	out_lo: output_low {$/;"	l
out_lo_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	out_lo_wkup_pdis: out_lo_wkup_pdis {$/;"	l
out_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	out_wkup_pdis: out_wkup_pdis {$/;"	l
outcodec	spear1340-evb.dts	/^		outcodec: dit-hifi {$/;"	l
ov2640	at91sam9g25ek.dts	/^				ov2640: camera@0x30 {$/;"	l	label:i2c0
ov2640	at91sam9m10g45ek.dts	/^				ov2640: camera@30 {$/;"	l	label:i2c0
ov2640	sama5d3xmb.dtsi	/^				ov2640: camera@0x30 {$/;"	l	label:i2c1
ov2640	sama5d3xmb_cmp.dtsi	/^				ov2640: camera@0x30 {$/;"	l	label:i2c1
ov2640	stm32429i-eval.dts	/^	ov2640: camera@30 {$/;"	l
ov2640_0	at91sam9g25ek.dts	/^						ov2640_0: endpoint {$/;"	l	label:i2c0.ov2640
ov2640_0	at91sam9m10g45ek.dts	/^						ov2640_0: endpoint {$/;"	l	label:i2c0.ov2640
ov2640_0	sama5d3xmb.dtsi	/^						ov2640_0: endpoint {$/;"	l	label:i2c1.ov2640
ov2640_0	sama5d3xmb_cmp.dtsi	/^						ov2640_0: endpoint {$/;"	l	label:i2c1.ov2640
ov2640_0	stm32429i-eval.dts	/^			ov2640_0: endpoint {$/;"	l	label:ov2640
ov2659_0	am437x-gp-evm.dts	/^			ov2659_0: endpoint {$/;"	l
ov2659_1	am437x-gp-evm.dts	/^			ov2659_1: endpoint {$/;"	l
ov5640	imx6qdl-sabrelite.dtsi	/^	ov5640: camera@40 {$/;"	l
ov5640	imx6qea-com-kit-ov5640-pl.dts	/^        ov5640: ov5640@3c {$/;"	l
ov5640	imx6qea-com-kit_v2-ov5640-pl.dts	/^        ov5640: ov5640@3c {$/;"	l
ov5640	imx6sl-evk.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sll-lpddr3-arm2.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sx-19x19-arm2-csi.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sx-19x19-arm2.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sx-sdb.dtsi	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sxea-com-kit-ov5640-pl.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sxea-com-kit_v2-ov5640-pl.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6sxscm-evb.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6ul-14x14-evk.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6ul-9x9-evk.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6ulea-com-kit-ov5640-pl.dts	/^        ov5640: ov5640@3c {$/;"	l
ov5640	imx6ulea-com-kit_v2-ov5640-pl.dts	/^        ov5640: ov5640@3c {$/;"	l
ov5640	imx6ull-14x14-ddr3-arm2.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6ull-14x14-evk.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640	imx6ull-9x9-evk.dts	/^	ov5640: ov5640@3c {$/;"	l
ov5640_ep	imx6sl-evk.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6sll-lpddr3-arm2.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6sx-19x19-arm2.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6sx-sdb.dtsi	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6sxea-com-kit-ov5640-pl.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6sxea-com-kit_v2-ov5640-pl.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6sxscm-evb.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ul-14x14-evk.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ul-9x9-evk.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ulea-com-kit-ov5640-pl.dts	/^                        ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ulea-com-kit_v2-ov5640-pl.dts	/^                        ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ull-14x14-ddr3-arm2.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ull-14x14-evk.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_ep	imx6ull-9x9-evk.dts	/^			ov5640_ep: endpoint {$/;"	l	label:ov5640
ov5640_mipi	imx6dlea-com-kit-ov5640-pl.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx6dlea-com-kit-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx6dlea-com-kit_v2-ov5640-pl.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx6dlea-com-kit_v2-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx6qea-com-kit-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx6qea-com-kit_v2-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx7d-sdb.dts	/^	ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx7dea-com-kit-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx7dea-com-kit_v2-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx7dea-ucom-kit-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi	imx7dea-ucom-kit_v2-ov5640.dts	/^        ov5640_mipi: ov5640_mipi@3c {$/;"	l
ov5640_mipi_ep	imx7d-sdb.dts	/^			ov5640_mipi_ep: endpoint {$/;"	l	label:ov5640_mipi
ov5640_mipi_ep	imx7dea-com-kit-ov5640.dts	/^                        ov5640_mipi_ep: endpoint {$/;"	l	label:ov5640_mipi
ov5640_mipi_ep	imx7dea-com-kit_v2-ov5640.dts	/^                        ov5640_mipi_ep: endpoint {$/;"	l	label:ov5640_mipi
ov5640_mipi_ep	imx7dea-ucom-kit-ov5640.dts	/^                        ov5640_mipi_ep: endpoint {$/;"	l	label:ov5640_mipi
ov5640_mipi_ep	imx7dea-ucom-kit_v2-ov5640.dts	/^                        ov5640_mipi_ep: endpoint {$/;"	l	label:ov5640_mipi
ov5640_to_mipi_csi2	imx6qdl-sabrelite.dtsi	/^			ov5640_to_mipi_csi2: endpoint {$/;"	l	label:ov5640
ov5642	imx6qdl-sabrelite.dtsi	/^	ov5642: camera@42 {$/;"	l
ov5642_to_ipu1_csi0_mux	imx6qdl-sabrelite.dtsi	/^			ov5642_to_ipu1_csi0_mux: endpoint {$/;"	l	label:ov5642
ov5647_mipi	imx6dlea-com-kit-ov5647.dts	/^        ov5647_mipi: ov5647_mipi@36 {$/;"	l
ov5647_mipi	imx6qea-com-kit-ov5647.dts	/^        ov5647_mipi: ov5647_mipi@36 {$/;"	l
ov5647_mipi	imx7d-sdb-reva.dts	/^	ov5647_mipi: ov5647_mipi@36 {$/;"	l
ov5647_mipi	imx7dea-com-kit-ov5647.dts	/^        ov5647_mipi: ov5647_mipi@36 {$/;"	l
ov5647_mipi	imx7dea-ucom-kit-ov5647.dts	/^        ov5647_mipi: ov5647_mipi@36 {$/;"	l
ov5647_mipi_ep	imx7dea-com-kit-ov5647.dts	/^                        ov5647_mipi_ep: endpoint {$/;"	l	label:ov5647_mipi
ov5647_mipi_ep	imx7dea-ucom-kit-ov5647.dts	/^                        ov5647_mipi_ep: endpoint {$/;"	l	label:ov5647_mipi
ov564x	imx6dqscm-1gb-evb-fix-ldo.dts	/^	ov564x: ov564x@3c {$/;"	l
ov564x	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^	ov564x: ov564x@3c {$/;"	l
ov564x	imx6qdl-sabresd.dtsi	/^	ov564x: ov564x@3c {$/;"	l
ov564x_mipi	imx6dqscm-1gb-evb-fix-ldo.dts	/^	ov564x_mipi: ov564x_mipi@3c {$/;"	l
ov564x_mipi	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^	ov564x_mipi: ov564x_mipi@3c {$/;"	l
ov564x_mipi	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^	ov564x_mipi: ov564x_mipi@3c {$/;"	l
ov564x_mipi	imx6qdl-sabresd.dtsi	/^	ov564x_mipi: ov564x_mipi@3c { \/* i2c2 driver *\/$/;"	l
owire	imx27.dtsi	/^			owire: owire@10009000 {$/;"	l
owire	imx50.dtsi	/^			owire: owire@63fa4000 {$/;"	l
owire	imx51.dtsi	/^			owire: owire@83fa4000 {$/;"	l
owire	imx53.dtsi	/^			owire: owire@63fa4000 {$/;"	l
owmclk	ste-nomadik-stn8815.dtsi	/^		owmclk: owmclk@48M {$/;"	l	label:src
p0_clk	r7s72100.dtsi	/^		p0_clk: p0 {$/;"	l
p1_clk	r7s72100.dtsi	/^		p1_clk: p1 {$/;"	l
p2wi	sun6i-a31.dtsi	/^		p2wi: i2c@01f03400 {$/;"	l
p2wi_pins	sun6i-a31.dtsi	/^			p2wi_pins: p2wi {$/;"	l	label:r_pio
p5valw_reg	tegra20-paz00.dts	/^		p5valw_reg: regulator@0 {$/;"	l
p_clk	r8a7790.dtsi	/^		p_clk: p {$/;"	l
p_clk	r8a7791.dtsi	/^		p_clk: p {$/;"	l
p_clk	r8a7792.dtsi	/^		p_clk: p {$/;"	l
p_clk	r8a7793.dtsi	/^		p_clk: p {$/;"	l
p_clk	r8a7794.dtsi	/^		p_clk: p {$/;"	l
package_id	imx6sx-board.dtsi	/^package_id: MCIMX6X4EVM10AB$/;"	l	label:product.processor
paclk13	keystone-clocks.dtsi	/^	paclk13: paclk13 {$/;"	l
pad_clks_ck	omap44xx-clocks.dtsi	/^	pad_clks_ck: pad_clks_ck@108 {$/;"	l
pad_clks_ck	omap54xx-clocks.dtsi	/^	pad_clks_ck: pad_clks_ck@108 {$/;"	l
pad_clks_src_ck	omap44xx-clocks.dtsi	/^	pad_clks_src_ck: pad_clks_src_ck {$/;"	l
pad_clks_src_ck	omap54xx-clocks.dtsi	/^	pad_clks_src_ck: pad_clks_src_ck {$/;"	l
pad_slimbus_core_clks_ck	omap44xx-clocks.dtsi	/^	pad_slimbus_core_clks_ck: pad_slimbus_core_clks_ck {$/;"	l
padctl	tegra124.dtsi	/^	padctl: padctl@7009f000 {$/;"	l
palmas	omap5-board-common.dtsi	/^	palmas: palmas@48 {$/;"	l
palmas	omap5-cm-t54.dts	/^	palmas: palmas@48 {$/;"	l
palmas	tegra114-dalmore.dts	/^		palmas: tps65913@58 {$/;"	l
palmas	tegra114-roth.dts	/^		palmas: pmic@58 {$/;"	l
palmas	tegra114-tn7.dts	/^		palmas: pmic@58 {$/;"	l
palmas_default	tegra114-dalmore.dts	/^				palmas_default: pinmux {$/;"	l
palmas_gpio	omap5-board-common.dtsi	/^		palmas_gpio: gpio {$/;"	l	label:palmas
palmas_gpio	tegra114-dalmore.dts	/^			palmas_gpio: gpio {$/;"	l	label:palmas
palmas_gpio	tegra114-roth.dts	/^			palmas_gpio: gpio {$/;"	l	label:palmas
palmas_gpio	tegra114-tn7.dts	/^			palmas_gpio: gpio {$/;"	l	label:palmas
palmas_ldo6_reg	tegra114-dalmore.dts	/^					palmas_ldo6_reg: ldo6 {$/;"	l	label:palmas
palmas_msecure_pins	omap5-board-common.dtsi	/^	palmas_msecure_pins: palmas_msecure_pins {$/;"	l
palmas_power_button	omap5-board-common.dtsi	/^		palmas_power_button: palmas_power_button {$/;"	l
palmas_smps3_reg	tegra114-dalmore.dts	/^					palmas_smps3_reg: smps3 {$/;"	l	label:palmas
palmas_smps9_reg	tegra114-dalmore.dts	/^					palmas_smps9_reg: smps9 {$/;"	l	label:palmas
palmas_sys_nirq_pins	omap5-board-common.dtsi	/^	palmas_sys_nirq_pins: pinmux_palmas_sys_nirq_pins {$/;"	l
panel	am335x-pepper.dts	/^	panel: lcd_panel {$/;"	l
panel	at91-sama5d4_ma5d4evk.dts	/^	panel: panel {$/;"	l
panel	at91sam9g15ek.dts	/^	panel: panel {$/;"	l
panel	at91sam9g35ek.dts	/^	panel: panel {$/;"	l
panel	at91sam9n12ek.dts	/^	panel: panel {$/;"	l
panel	at91sam9x35ek.dts	/^	panel: panel {$/;"	l
panel	at91sam9x5dm.dtsi	/^	panel: panel {$/;"	l
panel	exynos5250-snow-common.dtsi	/^	panel: panel {$/;"	l
panel	exynos5420-peach-pit.dts	/^	panel: panel {$/;"	l
panel	exynos5800-peach-pi.dts	/^	panel: panel {$/;"	l
panel	imx6dl-aristainetos2_7.dts	/^	panel: panel {$/;"	l
panel	imx6dl-colibri-eval-v3.dts	/^	panel: panel {$/;"	l
panel	imx6q-apalis-eval.dts	/^	panel: panel {$/;"	l
panel	imx6q-apalis-ixora-v1.1.dts	/^	panel: panel {$/;"	l
panel	imx6q-apalis-ixora.dts	/^	panel: panel {$/;"	l
panel	imx6q-novena.dts	/^	panel: panel {$/;"	l
panel	imx7-colibri-eval-v3.dtsi	/^	panel: panel {$/;"	l
panel	ls1021a-twr.dts	/^	panel: panel {$/;"	l
panel	rk3288-evb.dtsi	/^	panel: panel {$/;"	l
panel	rk3288-veyron-chromebook.dtsi	/^	panel: panel {$/;"	l
panel	sun5i-a13-q8-tablet.dts	/^	panel: panel {$/;"	l
panel	tegra124-nyan-big.dts	/^	panel: panel {$/;"	l
panel	tegra124-nyan-blaze.dts	/^	panel: panel {$/;"	l
panel	tegra124-venice2.dts	/^	panel: panel {$/;"	l
panel	tegra20-harmony.dts	/^	panel: panel {$/;"	l
panel	tegra20-medcom-wide.dts	/^	panel: panel {$/;"	l
panel	tegra20-paz00.dts	/^	panel: panel {$/;"	l
panel	tegra20-seaboard.dts	/^	panel: panel {$/;"	l
panel	tegra20-ventana.dts	/^	panel: panel {$/;"	l
panel	tegra30-apalis-eval.dts	/^	panel: panel {$/;"	l
panel	tegra30-cardhu.dtsi	/^	panel: panel {$/;"	l
panel	tegra30-colibri-eval-v3.dts	/^	panel: panel {$/;"	l
panel	vf-colibri-eval-v3.dtsi	/^	panel: panel {$/;"	l
panel0	atlas6-evb.dts	/^		panel0: panel@0 {$/;"	l	label:display
panel7	imx6qdl-udoo.dtsi	/^	panel7: panel7 {$/;"	l
panel_bl	imx6qdl-savageboard.dtsi	/^	panel_bl: backlight {$/;"	l
panel_in	exynos5250-snow-common.dtsi	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in	exynos5420-peach-pit.dts	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in	exynos5800-peach-pi.dts	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in	imx6dl-aristainetos2_4.dts	/^			panel_in: endpoint {$/;"	l
panel_in	imx6dl-aristainetos2_7.dts	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in	imx6q-evi.dts	/^			panel_in: endpoint {$/;"	l
panel_in	imx6qdl-nitrogen6x.dtsi	/^			panel_in: endpoint {$/;"	l
panel_in	imx6qdl-sabrelite.dtsi	/^			panel_in: endpoint {$/;"	l
panel_in	imx6qdl-savageboard.dtsi	/^			panel_in: endpoint {$/;"	l
panel_in	imx6qdl-udoo.dtsi	/^			panel_in: endpoint {$/;"	l	label:panel7
panel_in	imx6qdl-zii-rdu2.dtsi	/^			panel_in: endpoint {$/;"	l
panel_in	imx7-colibri-eval-v3.dtsi	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in	ls1021a-twr.dts	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in	qcom-apq8064-asus-nexus7-flo.dts	/^					panel_in: endpoint {$/;"	l	label:dsi0
panel_in	r8a77xx-aa104xd12-panel.dtsi	/^			panel_in: endpoint {$/;"	l
panel_in	r8a77xx-aa121td01-panel.dtsi	/^			panel_in: endpoint {$/;"	l
panel_in	rk3288-evb.dtsi	/^			panel_in: port {$/;"	l	label:panel
panel_in	rk3288-veyron-chromebook.dtsi	/^			panel_in: port {$/;"	l	label:panel
panel_in	vf-colibri-eval-v3.dtsi	/^			panel_in: endpoint {$/;"	l	label:panel
panel_in_edp	rk3288-evb.dtsi	/^				panel_in_edp: endpoint {$/;"	l	label:panel.panel_in
panel_in_edp	rk3288-veyron-chromebook.dtsi	/^				panel_in_edp: endpoint {$/;"	l	label:panel.panel_in
panel_in_lvds0	imx6q-b450v3.dts	/^			panel_in_lvds0: endpoint {$/;"	l
panel_in_lvds0	imx6q-b650v3.dts	/^			panel_in_lvds0: endpoint {$/;"	l
panel_in_lvds0	imx6q-mccmon6.dts	/^			panel_in_lvds0: endpoint {$/;"	l
panel_in_lvds0	imx6qdl-nit6xlite.dtsi	/^			panel_in_lvds0: endpoint {$/;"	l
panel_in_lvds0	imx6qdl-nitrogen6_max.dtsi	/^			panel_in_lvds0: endpoint {$/;"	l
panel_in_lvds0	imx6qdl-nitrogen6_som2.dtsi	/^			panel_in_lvds0: endpoint {$/;"	l
panel_in_lvds1	imx6qdl-nitrogen6_max.dtsi	/^			panel_in_lvds1: endpoint {$/;"	l
panel_in_lvds1	imx6qdl-nitrogen6_som2.dtsi	/^			panel_in_lvds1: endpoint {$/;"	l
panel_in_rgb	stm32429i-eval.dts	/^			panel_in_rgb: endpoint {$/;"	l	label:panel_rgb
panel_input	at91-sama5d4_ma5d4evk.dts	/^			panel_input: endpoint@0 {$/;"	l	label:panel
panel_input	at91sam9n12ek.dts	/^			panel_input: endpoint@0 {$/;"	l	label:panel
panel_input	at91sam9x5dm.dtsi	/^			panel_input: endpoint@0 {$/;"	l	label:panel
panel_input	sun5i-a13-q8-tablet.dts	/^			panel_input: endpoint@0 {$/;"	l	label:panel
panel_input	sun8i-a33-sinlinx-sina33.dts	/^			panel_input: endpoint@0 {$/;"	l
panel_pwr_pins	logicpd-torpedo-37xx-devkit.dts	/^	panel_pwr_pins: pinmux_panel_pwr_pins {$/;"	l
panel_reg	at91sam9g15ek.dts	/^	panel_reg: panel_regulator {$/;"	l
panel_reg	at91sam9g35ek.dts	/^	panel_reg: panel_regulator {$/;"	l
panel_reg	at91sam9n12ek.dts	/^	panel_reg: panel_regulator {$/;"	l
panel_reg	at91sam9x35ek.dts	/^	panel_reg: panel_regulator {$/;"	l
panel_reg	at91sam9x5dm.dtsi	/^	panel_reg: panel_regulator {$/;"	l
panel_regulator	rk3288-veyron-jaq.dts	/^	panel_regulator: panel-regulator {$/;"	l
panel_regulator	rk3288-veyron-jerry.dts	/^	panel_regulator: panel-regulator {$/;"	l
panel_regulator	rk3288-veyron-minnie.dts	/^	panel_regulator: panel-regulator {$/;"	l
panel_regulator	rk3288-veyron-speedy.dts	/^	panel_regulator: panel-regulator {$/;"	l
panel_rgb	stm32429i-eval.dts	/^	panel_rgb: panel-rgb {$/;"	l
panelchan	imx6qdl-udoo.dtsi	/^	panelchan: lvds-channel@0 {$/;"	l
panelddc	tegra30-cardhu.dtsi	/^	panelddc: i2c@7000c000 {$/;"	l
papllclk	keystone-k2e-clocks.dtsi	/^	papllclk: papllclk@2620358 {$/;"	l
papllclk	keystone-k2hk-clocks.dtsi	/^	papllclk: papllclk@2620358 {$/;"	l
papllclk	keystone-k2l-clocks.dtsi	/^	papllclk: papllclk@2620358 {$/;"	l
parallel_display_in	imx6q-utilite-pro.dts	/^			parallel_display_in: endpoint {$/;"	l
parallel_display_out	imx6q-utilite-pro.dts	/^			parallel_display_out: endpoint {$/;"	l
pata	imx51.dtsi	/^			pata: pata@83fe0000 {$/;"	l
pata_clk	sun4i-a10.dtsi	/^		pata_clk: clk@01c200ac {$/;"	l
pata_clk	sun7i-a20.dtsi	/^		pata_clk: clk@01c200ac {$/;"	l
pb1176_gpio0	arm-realview-pb1176.dts	/^		pb1176_gpio0: gpio@1010a000 {$/;"	l
pb1176_rtc	arm-realview-pb1176.dts	/^		pb1176_rtc: rtc@10108000 {$/;"	l
pb1176_serial0	arm-realview-pb1176.dts	/^		pb1176_serial0: serial@1010c000 {$/;"	l
pb1176_serial1	arm-realview-pb1176.dts	/^		pb1176_serial1: serial@1010d000 {$/;"	l
pb1176_serial2	arm-realview-pb1176.dts	/^		pb1176_serial2: serial@1010e000 {$/;"	l
pb1176_serial3	arm-realview-pb1176.dts	/^		pb1176_serial3: serial@1010f000 {$/;"	l
pb1176_ssp	arm-realview-pb1176.dts	/^		pb1176_ssp: ssp@1010b000 {$/;"	l
pb11mp_serial0	arm-realview-pb11mp.dts	/^		pb11mp_serial0: serial@10009000 {$/;"	l
pb11mp_serial1	arm-realview-pb11mp.dts	/^		pb11mp_serial1: serial@1000a000 {$/;"	l
pb11mp_serial2	arm-realview-pb11mp.dts	/^		pb11mp_serial2: serial@1000b000 {$/;"	l
pb11mp_serial3	arm-realview-pb11mp.dts	/^		pb11mp_serial3: serial@1000c000 {$/;"	l
pb11mp_syscon	arm-realview-pb11mp.dts	/^		pb11mp_syscon: syscon@10000000 {$/;"	l
pb_rtc	imx6q-evi.dts	/^	pb_rtc: rtc@3 {$/;"	l
pbias_mmc_reg	dra7.dtsi	/^						pbias_mmc_reg: pbias_mmc_omap5 {$/;"	l	label:l4_cfg.scm.scm_conf.pbias_regulator
pbias_mmc_reg	omap2430.dtsi	/^						pbias_mmc_reg: pbias_mmc_omap2430 {$/;"	l	label:l4_wkup.scm.scm_conf.pbias_regulator
pbias_mmc_reg	omap3.dtsi	/^						pbias_mmc_reg: pbias_mmc_omap2430 {$/;"	l	label:l4_core.scm.scm_conf.pbias_regulator
pbias_mmc_reg	omap4.dtsi	/^						pbias_mmc_reg: pbias_mmc_omap4 {$/;"	l	label:l4_cfg.omap4_padconf_core.omap4_padconf_global.pbias_regulator
pbias_mmc_reg	omap5.dtsi	/^						pbias_mmc_reg: pbias_mmc_omap5 {$/;"	l	label:l4_cfg.scm_padconf_core.omap5_padconf_global.pbias_regulator
pbias_regulator	dra7.dtsi	/^					pbias_regulator: pbias_regulator@e00 {$/;"	l	label:l4_cfg.scm.scm_conf
pbias_regulator	omap2430.dtsi	/^					pbias_regulator: pbias_regulator@230 {$/;"	l	label:l4_wkup.scm.scm_conf
pbias_regulator	omap3.dtsi	/^					pbias_regulator: pbias_regulator@2b0 {$/;"	l	label:l4_core.scm.scm_conf
pbias_regulator	omap4.dtsi	/^					pbias_regulator: pbias_regulator@60 {$/;"	l	label:l4_cfg.omap4_padconf_core.omap4_padconf_global
pbias_regulator	omap5.dtsi	/^					pbias_regulator: pbias_regulator@60 {$/;"	l	label:l4_cfg.scm_padconf_core.omap5_padconf_global
pca0_pins	armada-388-gp.dts	/^	pca0_pins: pca0_pins {$/;"	l
pca9505	armada-370-mirabox.dts	/^				pca9505: pca9505@25 {$/;"	l
pca9532	lpc3250-ea3250.dts	/^	pca9532: pca9532@60 {$/;"	l
pca9536	am335x-icev2.dts	/^	pca9536: gpio@41 {$/;"	l
pca9539	imx6q-bx50v3.dtsi	/^			pca9539: pca9539@74 {$/;"	l	label:pca9547.mux1_i2c5
pca9547	imx6q-bx50v3.dtsi	/^	pca9547: mux@70 {$/;"	l
pca9547	ls1021a-qds.dts	/^	pca9547: mux@77 {$/;"	l
pca9547_ddc	imx6q-b850v3.dts	/^	pca9547_ddc: mux@70 {$/;"	l
pca9554	armada-370-netgear-rn104.dts	/^				pca9554: pca9554@23 {$/;"	l
pca9554	armada-370-seagate-nas-4bay.dts	/^				pca9554: pca9554@21 {$/;"	l
pca9555	am437x-sbc-t43.dts	/^	pca9555: pca9555@20 {$/;"	l
pca9555	am57xx-sbc-am57x.dts	/^	pca9555: pca9555@20 {$/;"	l
pca9555	imx28-cfa10049.dts	/^					pca9555: pca9555@20 {$/;"	l
pca9555	imx6qdl-gw560x.dtsi	/^	pca9555: gpio@23 {$/;"	l
pca9555	imx6qdl-gw5903.dtsi	/^	pca9555: gpio@23 {$/;"	l
pca9555	imx6qdl-gw5904.dtsi	/^	pca9555: gpio@23 {$/;"	l
pca9555	imx7d-cl-som-imx7.dts	/^	pca9555: pca9555@20 {$/;"	l
pca_gpio	lpc4350-hitex-eval.dts	/^	pca_gpio: gpio@24 {$/;"	l
pca_pins_cfa10049	imx28-cfa10049.dts	/^				pca_pins_cfa10049: pca-10049@0 {$/;"	l
pcawan	armada-385-turris-omnia.dts	/^			pcawan: gpio@71 {$/;"	l
pcawan_pins	armada-385-turris-omnia.dts	/^	pcawan_pins: pcawan-pins {$/;"	l
pcc0	imx7ulp-evk-wm8960.dts	/^		pcc0: pcc0@41026000 {$/;"	l	label:aips0
pcc1	imx7ulp-evk-wm8960.dts	/^		pcc1: pcc1@410b2000 {$/;"	l	label:aips1
pcc2	imx7ulp.dtsi	/^		pcc2: pcc2@403F0000 {$/;"	l	label:ahbbridge0
pcc3	imx7ulp.dtsi	/^		pcc3: pcc3@40B30000 {$/;"	l	label:ahbbridge1
pcf8563	imx28-apx4devkit.dts	/^				pcf8563: rtc@51 {$/;"	l	label:i2c0
pcf8563	imx28-eukrea-mbmx283lc.dts	/^	pcf8563: rtc@51 {$/;"	l
pcf8563	kirkwood-nsa320.dts	/^			pcf8563: pcf8563@51 {$/;"	l
pcf8563	kirkwood-nsa325.dts	/^			pcf8563: pcf8563@51 {$/;"	l
pcf8563	lpc3250-phy3250.dts	/^	pcf8563: rtc@51 {$/;"	l
pcf8563	sun5i-a13-empire-electronix-d709.dts	/^	pcf8563: rtc@51 {$/;"	l
pcf8563	sun5i-a13-hsg-h702.dts	/^	pcf8563: rtc@51 {$/;"	l
pcf8563	sun5i-gr8-evb.dts	/^	pcf8563: rtc@51 {$/;"	l
pcf8563	sun5i-reference-design-tablet.dtsi	/^	pcf8563: rtc@51 {$/;"	l
pcf8563	sun6i-a31-hummingbird.dts	/^	pcf8563: rtc@51 {$/;"	l
pcf8575	sh73a0-kzm9g.dts	/^	pcf8575: gpio@20 {$/;"	l
pcf_gpio_21	dra7-evm.dts	/^	pcf_gpio_21: gpio@21 {$/;"	l
pcf_gpio_21	dra72-evm-common.dtsi	/^	pcf_gpio_21: gpio@21 {$/;"	l
pcf_gpio_21	dra76-evm.dts	/^	pcf_gpio_21: pcf8757@21 {$/;"	l
pcf_hdmi	dra7-evm.dts	/^	pcf_hdmi: gpio@26 {$/;"	l
pcf_hdmi	dra72-evm-common.dtsi	/^	pcf_hdmi: pcf8575@26 {$/;"	l
pcf_hdmi	dra76-evm.dts	/^	pcf_hdmi: pcf8575@26 {$/;"	l
pcf_lcd	dra7-evm.dts	/^	pcf_lcd: gpio@20 {$/;"	l
pcf_lcd	dra72-evm-common.dtsi	/^	pcf_lcd: gpio@20 {$/;"	l
pcf_lcd	dra76-evm.dts	/^	pcf_lcd: pcf8757@20 {$/;"	l
pcfg_input_high	rv1108.dtsi	/^		pcfg_input_high: pcfg-input-high {$/;"	l	label:pinctrl
pcfg_output_high	rk3066a-rayeager.dts	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-fennec.dts	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-firefly-reload-core.dtsi	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-firefly.dtsi	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-miqi.dts	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-phycore-som.dtsi	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-r89.dts	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-rock2-som.dtsi	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rk3288-veyron.dtsi	/^	pcfg_output_high: pcfg-output-high {$/;"	l
pcfg_output_high	rv1108.dtsi	/^		pcfg_output_high: pcfg-output-high {$/;"	l	label:pinctrl
pcfg_output_low	rk3188-px3-evb.dts	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3188-radxarock.dts	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3288-fennec.dts	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3288-firefly-reload-core.dtsi	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3288-firefly.dtsi	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3288-miqi.dts	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3288-r89.dts	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rk3288-veyron.dtsi	/^	pcfg_output_low: pcfg-output-low {$/;"	l
pcfg_output_low	rv1108.dtsi	/^		pcfg_output_low: pcfg-output-low {$/;"	l	label:pinctrl
pcfg_pull_default	rk3036.dtsi	/^		pcfg_pull_default: pcfg_pull_default {$/;"	l	label:pinctrl
pcfg_pull_default	rk3066a.dtsi	/^		pcfg_pull_default: pcfg_pull_default {$/;"	l	label:pinctrl
pcfg_pull_down	rk3188.dtsi	/^		pcfg_pull_down: pcfg_pull_down {$/;"	l	label:pinctrl
pcfg_pull_down	rk322x.dtsi	/^		pcfg_pull_down: pcfg-pull-down {$/;"	l	label:pinctrl
pcfg_pull_down	rk3288.dtsi	/^		pcfg_pull_down: pcfg-pull-down {$/;"	l
pcfg_pull_down	rv1108.dtsi	/^		pcfg_pull_down: pcfg-pull-down {$/;"	l	label:pinctrl
pcfg_pull_none	rk3036.dtsi	/^		pcfg_pull_none: pcfg-pull-none {$/;"	l	label:pinctrl
pcfg_pull_none	rk3066a.dtsi	/^		pcfg_pull_none: pcfg_pull_none {$/;"	l	label:pinctrl
pcfg_pull_none	rk3188.dtsi	/^		pcfg_pull_none: pcfg_pull_none {$/;"	l	label:pinctrl
pcfg_pull_none	rk322x.dtsi	/^		pcfg_pull_none: pcfg-pull-none {$/;"	l	label:pinctrl
pcfg_pull_none	rk3288.dtsi	/^		pcfg_pull_none: pcfg-pull-none {$/;"	l
pcfg_pull_none	rv1108.dtsi	/^		pcfg_pull_none: pcfg-pull-none {$/;"	l	label:pinctrl
pcfg_pull_none_12ma	rk3288.dtsi	/^		pcfg_pull_none_12ma: pcfg-pull-none-12ma {$/;"	l
pcfg_pull_none_drv_12ma	rk322x.dtsi	/^		pcfg_pull_none_drv_12ma: pcfg-pull-none-drv-12ma {$/;"	l	label:pinctrl
pcfg_pull_none_drv_12ma	rv1108.dtsi	/^		pcfg_pull_none_drv_12ma: pcfg-pull-none-drv-12ma {$/;"	l	label:pinctrl
pcfg_pull_none_drv_4ma	rv1108.dtsi	/^		pcfg_pull_none_drv_4ma: pcfg-pull-none-drv-4ma {$/;"	l	label:pinctrl
pcfg_pull_none_drv_8ma	rk3288-evb.dtsi	/^	pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {$/;"	l
pcfg_pull_none_drv_8ma	rk3288-fennec.dts	/^	pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {$/;"	l
pcfg_pull_none_drv_8ma	rk3288-tinker.dts	/^	pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {$/;"	l
pcfg_pull_none_drv_8ma	rk3288-veyron.dtsi	/^	pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {$/;"	l
pcfg_pull_none_drv_8ma	rv1108.dtsi	/^		pcfg_pull_none_drv_8ma: pcfg-pull-none-drv-8ma {$/;"	l	label:pinctrl
pcfg_pull_none_smt	rv1108.dtsi	/^		pcfg_pull_none_smt: pcfg-pull-none-smt {$/;"	l	label:pinctrl
pcfg_pull_up	rk3188.dtsi	/^		pcfg_pull_up: pcfg_pull_up {$/;"	l	label:pinctrl
pcfg_pull_up	rk322x.dtsi	/^		pcfg_pull_up: pcfg-pull-up {$/;"	l	label:pinctrl
pcfg_pull_up	rk3288.dtsi	/^		pcfg_pull_up: pcfg-pull-up {$/;"	l
pcfg_pull_up	rv1108.dtsi	/^		pcfg_pull_up: pcfg-pull-up {$/;"	l	label:pinctrl
pcfg_pull_up_drv_12ma	rk3288-firefly-reload-core.dtsi	/^	pcfg_pull_up_drv_12ma: pcfg-pull-up-drv-12ma {$/;"	l
pcfg_pull_up_drv_12ma	rk3288-firefly.dtsi	/^	pcfg_pull_up_drv_12ma: pcfg-pull-up-drv-12ma {$/;"	l
pcfg_pull_up_drv_12ma	rk3288-miqi.dts	/^	pcfg_pull_up_drv_12ma: pcfg-pull-up-drv-12ma {$/;"	l
pcfg_pull_up_drv_12ma	rk3288-phycore-rdk.dts	/^	pcfg_pull_up_drv_12ma: pcfg-pull-up-drv-12ma {$/;"	l
pcfg_pull_up_drv_4ma	rv1108.dtsi	/^		pcfg_pull_up_drv_4ma: pcfg-pull-up-drv-4ma {$/;"	l	label:pinctrl
pcfg_pull_up_drv_8ma	rk3288-evb.dtsi	/^	pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {$/;"	l
pcfg_pull_up_drv_8ma	rk3288-fennec.dts	/^	pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {$/;"	l
pcfg_pull_up_drv_8ma	rk3288-tinker.dts	/^	pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {$/;"	l
pcfg_pull_up_drv_8ma	rk3288-veyron.dtsi	/^	pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {$/;"	l
pcfg_pull_up_drv_8ma	rv1108.dtsi	/^		pcfg_pull_up_drv_8ma: pcfg-pull-up-drv-8ma {$/;"	l	label:pinctrl
pci	integratorap.dts	/^	pci: pciv3@62000000 {$/;"	l
pci0	r8a7790.dtsi	/^	pci0: pci@ee090000 {$/;"	l
pci0	r8a7791.dtsi	/^	pci0: pci@ee090000 {$/;"	l
pci0	r8a7794.dtsi	/^	pci0: pci@ee090000 {$/;"	l
pci1	r8a7790.dtsi	/^	pci1: pci@ee0b0000 {$/;"	l
pci1	r8a7791.dtsi	/^	pci1: pci@ee0d0000 {$/;"	l
pci1	r8a7794.dtsi	/^	pci1: pci@ee0d0000 {$/;"	l
pci2	r8a7790.dtsi	/^	pci2: pci@ee0d0000 {$/;"	l
pci_clk_reg	tegra20-harmony.dts	/^				pci_clk_reg: ldo0 {$/;"	l	label:pmic
pci_clk_reg	tegra20-tamonten.dtsi	/^				pci_clk_reg: ldo0 {$/;"	l	label:pmic
pci_clk_reg	tegra20-trimslice.dts	/^		pci_clk_reg: regulator@3 {$/;"	l
pci_default_pins	gemini.dtsi	/^				pci_default_pins: pinctrl-pci {$/;"	l
pci_intc	gemini.dtsi	/^			pci_intc: interrupt-controller {$/;"	l
pci_vdd_reg	tegra20-harmony.dts	/^		pci_vdd_reg: regulator@3 {$/;"	l
pci_vdd_reg	tegra20-tamonten.dtsi	/^		pci_vdd_reg: regulator@1 {$/;"	l
pci_vdd_reg	tegra20-trimslice.dts	/^		pci_vdd_reg: regulator@4 {$/;"	l
pciclk	integratorap.dts	/^		pciclk: pciclk@24M {$/;"	l
pcie	artpec6.dtsi	/^	pcie: pcie@f8050000 {$/;"	l
pcie	dove.dtsi	/^		pcie: pcie {$/;"	l
pcie	imx6qdl.dtsi	/^		pcie: pcie@1ffc000 {$/;"	l
pcie	imx6qp.dtsi	/^		pcie: pcie@1ffc000 {$/;"	l
pcie	imx6sx.dtsi	/^		pcie: pcie@8ffc000 {$/;"	l
pcie	imx7d.dtsi	/^	pcie: pcie@0x33800000 {$/;"	l
pcie	qcom-apq8064.dtsi	/^		pcie: pci@1b500000 {$/;"	l
pcie0	armada-370.dtsi	/^			pcie0: pcie@1,0 {$/;"	l	label:pciec
pcie0	armada-375.dtsi	/^			pcie0: pcie@1,0 {$/;"	l	label:pciec
pcie0	bcm-cygnus.dtsi	/^		pcie0: pcie@18012000 {$/;"	l
pcie0	bcm-nsp.dtsi	/^	pcie0: pcie@18012000 {$/;"	l
pcie0	bcm5301x.dtsi	/^		pcie0: pcie@12000 {$/;"	l
pcie0	bcm53573.dtsi	/^		pcie0: pcie@2000 {$/;"	l
pcie0	dove.dtsi	/^			pcie0: pcie@1 {$/;"	l	label:pcie
pcie0	keystone.dtsi	/^		pcie0: pcie@21800000 {$/;"	l
pcie0	kirkwood-6192.dtsi	/^			pcie0: pcie@1,0 {$/;"	l	label:pciec
pcie0	kirkwood-6281.dtsi	/^			pcie0: pcie@1,0 {$/;"	l	label:pciec
pcie0	kirkwood-6282.dtsi	/^			pcie0: pcie@1,0 {$/;"	l	label:pciec
pcie0	kirkwood-98dx4122.dtsi	/^			pcie0: pcie@1,0 {$/;"	l	label:pciec
pcie0	spear1310.dtsi	/^		pcie0: pcie@b1000000 {$/;"	l
pcie0	spear1340.dtsi	/^		pcie0: pcie@b1000000 {$/;"	l
pcie0_chipcommon	bcm47189-tenda-ac9.dts	/^			pcie0_chipcommon: chipcommon@0 {$/;"	l
pcie0_phy	bcm-cygnus.dtsi	/^			pcie0_phy: phy@0 {$/;"	l	label:pcie_phy
pcie1	armada-375.dtsi	/^			pcie1: pcie@2,0 {$/;"	l	label:pciec
pcie1	armada-385.dtsi	/^			pcie1: pcie@1,0 {$/;"	l	label:pciec
pcie1	armada-xp-98dx3236.dtsi	/^			pcie1: pcie@1,0 {$/;"	l	label:pciec
pcie1	armada-xp-mv78230.dtsi	/^			pcie1: pcie@1,0 {$/;"	l	label:pciec
pcie1	armada-xp-mv78260.dtsi	/^			pcie1: pcie@1,0 {$/;"	l	label:pciec
pcie1	armada-xp-mv78460.dtsi	/^			pcie1: pcie@1,0 {$/;"	l	label:pciec
pcie1	bcm-cygnus.dtsi	/^		pcie1: pcie@18013000 {$/;"	l
pcie1	bcm-nsp.dtsi	/^	pcie1: pcie@18013000 {$/;"	l
pcie1	bcm5301x.dtsi	/^		pcie1: pcie@13000 {$/;"	l
pcie1	dove.dtsi	/^			pcie1: pcie@2 {$/;"	l	label:pcie
pcie1	keystone-k2e.dtsi	/^		pcie1: pcie@21020000 {$/;"	l
pcie1	kirkwood-6282.dtsi	/^			pcie1: pcie@2,0 {$/;"	l	label:pciec
pcie1	spear1310.dtsi	/^		pcie1: pcie@b1800000 {$/;"	l
pcie10	armada-xp-mv78460.dtsi	/^			pcie10: pcie@a,0 {$/;"	l	label:pciec
pcie1_ep	dra7.dtsi	/^			pcie1_ep: pcie_ep@51000000 {$/;"	l
pcie1_intc	dra7.dtsi	/^				pcie1_intc: interrupt-controller {$/;"	l	label:pcie1_rc
pcie1_phy	bcm-cygnus.dtsi	/^			pcie1_phy: phy@1 {$/;"	l	label:pcie_phy
pcie1_phy	dra7.dtsi	/^			pcie1_phy: pciephy@4a094000 {$/;"	l
pcie1_rc	dra7.dtsi	/^			pcie1_rc: pcie@51000000 {$/;"	l
pcie2	armada-370.dtsi	/^			pcie2: pcie@2,0 {$/;"	l	label:pciec
pcie2	armada-385.dtsi	/^			pcie2: pcie@2,0 {$/;"	l	label:pciec
pcie2	armada-xp-mv78230.dtsi	/^			pcie2: pcie@2,0 {$/;"	l	label:pciec
pcie2	armada-xp-mv78260.dtsi	/^			pcie2: pcie@2,0 {$/;"	l	label:pciec
pcie2	armada-xp-mv78460.dtsi	/^			pcie2: pcie@2,0 {$/;"	l	label:pciec
pcie2	bcm-nsp.dtsi	/^	pcie2: pcie@18014000 {$/;"	l
pcie2	spear1310.dtsi	/^		pcie2: pcie@b4000000 {$/;"	l
pcie2_dclk_div	dra7xx-clocks.dtsi	/^	pcie2_dclk_div: pcie2_dclk_div@1b8 {$/;"	l
pcie2_intc	dra7.dtsi	/^				pcie2_intc: interrupt-controller {$/;"	l
pcie2_phy	dra7.dtsi	/^			pcie2_phy: pciephy@4a095000 {$/;"	l
pcie3	armada-385.dtsi	/^			pcie3: pcie@3,0 {$/;"	l	label:pciec
pcie3	armada-xp-mv78230.dtsi	/^			pcie3: pcie@3,0 {$/;"	l	label:pciec
pcie3	armada-xp-mv78260.dtsi	/^			pcie3: pcie@3,0 {$/;"	l	label:pciec
pcie3	armada-xp-mv78460.dtsi	/^			pcie3: pcie@3,0 {$/;"	l	label:pciec
pcie4	armada-385.dtsi	/^			pcie4: pcie@4,0 {$/;"	l	label:pciec
pcie4	armada-xp-mv78230.dtsi	/^			pcie4: pcie@4,0 {$/;"	l	label:pciec
pcie4	armada-xp-mv78260.dtsi	/^			pcie4: pcie@4,0 {$/;"	l	label:pciec
pcie4	armada-xp-mv78460.dtsi	/^			pcie4: pcie@4,0 {$/;"	l	label:pciec
pcie5	armada-xp-mv78230.dtsi	/^			pcie5: pcie@5,0 {$/;"	l	label:pciec
pcie5	armada-xp-mv78260.dtsi	/^			pcie5: pcie@5,0 {$/;"	l	label:pciec
pcie5	armada-xp-mv78460.dtsi	/^			pcie5: pcie@5,0 {$/;"	l	label:pciec
pcie6	armada-xp-mv78260.dtsi	/^			pcie6: pcie@6,0 {$/;"	l	label:pciec
pcie6	armada-xp-mv78460.dtsi	/^			pcie6: pcie@6,0 {$/;"	l	label:pciec
pcie7	armada-xp-mv78260.dtsi	/^			pcie7: pcie@7,0 {$/;"	l	label:pciec
pcie7	armada-xp-mv78460.dtsi	/^			pcie7: pcie@7,0 {$/;"	l	label:pciec
pcie8	armada-xp-mv78260.dtsi	/^			pcie8: pcie@8,0 {$/;"	l	label:pciec
pcie8	armada-xp-mv78460.dtsi	/^			pcie8: pcie@8,0 {$/;"	l	label:pciec
pcie9	armada-xp-mv78260.dtsi	/^			pcie9: pcie@9,0 {$/;"	l	label:pciec
pcie9	armada-xp-mv78460.dtsi	/^			pcie9: pcie@9,0 {$/;"	l	label:pciec
pcie_0	exynos5440.dtsi	/^	pcie_0: pcie@290000 {$/;"	l
pcie_1	exynos5440.dtsi	/^	pcie_1: pcie@2a0000 {$/;"	l
pcie_bus_clk	r8a7790.dtsi	/^		pcie_bus_clk: pcie_bus {$/;"	l
pcie_bus_clk	r8a7791.dtsi	/^		pcie_bus_clk: pcie_bus {$/;"	l
pcie_dclk_div	dra7xx-clocks.dtsi	/^	pcie_dclk_div: pcie_dclk_div@1b4 {$/;"	l
pcie_intc0	keystone.dtsi	/^			pcie_intc0: legacy-interrupt-controller {$/;"	l	label:pcie0
pcie_intc1	keystone-k2e.dtsi	/^			pcie_intc1: legacy-interrupt-controller {$/;"	l	label:pcie1
pcie_msi_intc0	keystone.dtsi	/^			pcie_msi_intc0: msi-interrupt-controller {$/;"	l	label:pcie0
pcie_msi_intc1	keystone-k2e.dtsi	/^			pcie_msi_intc1: msi-interrupt-controller {$/;"	l	label:pcie1
pcie_phy	bcm-cygnus.dtsi	/^		pcie_phy: phy@0301d0a0 {$/;"	l
pcie_phy0	exynos5440.dtsi	/^	pcie_phy0: pcie-phy@270000 {$/;"	l
pcie_phy1	exynos5440.dtsi	/^	pcie_phy1: pcie-phy@272000 {$/;"	l
pcie_pins	qcom-apq8064-arrow-sd-600eval-pins.dtsi	/^	pcie_pins: pcie-pinmux {$/;"	l
pcie_pins	qcom-apq8064-cm-qs600.dts	/^			pcie_pins: pcie_pinmux {$/;"	l
pcie_pins	qcom-apq8064-ifc6410.dts	/^			pcie_pins: pcie_pinmux {$/;"	l
pciec	armada-370.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	armada-375.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	armada-385.dtsi	/^		pciec: pcie {$/;"	l
pciec	armada-xp-98dx3236.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	armada-xp-mv78230.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	armada-xp-mv78260.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	armada-xp-mv78460.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	kirkwood-6192.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	kirkwood-6281.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	kirkwood-6282.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	kirkwood-98dx4122.dtsi	/^		pciec: pcie@82000000 {$/;"	l
pciec	r8a7790.dtsi	/^	pciec: pcie@fe000000 {$/;"	l
pciec	r8a7791.dtsi	/^	pciec: pcie@fe000000 {$/;"	l
pciesref_acs_clk_ck	dra7xx-clocks.dtsi	/^	pciesref_acs_clk_ck: pciesref_acs_clk_ck {$/;"	l
pck0	at91rm9200.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9260.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9261.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9263.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9g45.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9n12.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9rl.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	at91sam9x5.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	sama5d2.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	sama5d3.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck0	sama5d4.dtsi	/^					pck0: pck0 {$/;"	l	label:pmc
pck1	at91rm9200.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9260.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9261.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9263.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9g45.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9n12.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9rl.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	at91sam9x5.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	sama5d2.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	sama5d3.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck1	sama5d4.dtsi	/^					pck1: pck1 {$/;"	l	label:pmc
pck2	at91rm9200.dtsi	/^					pck2: pck2 {$/;"	l	label:pmc
pck2	at91sam9261.dtsi	/^					pck2: pck2 {$/;"	l	label:pmc
pck2	at91sam9263.dtsi	/^					pck2: pck2 {$/;"	l	label:pmc
pck2	sama5d2.dtsi	/^					pck2: pck2 {$/;"	l	label:pmc
pck2	sama5d3.dtsi	/^					pck2: pck2 {$/;"	l	label:pmc
pck2	sama5d4.dtsi	/^					pck2: pck2 {$/;"	l	label:pmc
pck3	at91rm9200.dtsi	/^					pck3: pck3 {$/;"	l	label:pmc
pck3	at91sam9261.dtsi	/^					pck3: pck3 {$/;"	l	label:pmc
pck3	at91sam9263.dtsi	/^					pck3: pck3 {$/;"	l	label:pmc
pclk	arm-realview-eb.dtsi	/^	pclk: pclk@0 {$/;"	l
pclk	arm-realview-pb1176.dts	/^	pclk: pclk@0 {$/;"	l
pclk	arm-realview-pb11mp.dts	/^	pclk: pclk@0 {$/;"	l
pclk	arm-realview-pbx.dtsi	/^	pclk: pclk@0 {$/;"	l
pclk	ecx-common.dtsi	/^				pclk: pclk {$/;"	l
pclk	hi3620.dtsi	/^	pclk: clk {$/;"	l
pclk	integratorap.dts	/^	pclk: pclk@0 {$/;"	l
pclk	integratorcp.dts	/^	pclk: pclk@0 {$/;"	l
pclk	picoxcell-pc3x2.dtsi	/^		pclk: clock@0 {$/;"	l
pclk	picoxcell-pc3x3.dtsi	/^		pclk: clock@12 {$/;"	l
pclk	ste-nomadik-stn8815.dtsi	/^		pclk: pclk@0 {$/;"	l	label:src
pclk	versatile-ab.dts	/^		pclk: pclk@24M {$/;"	l
pclk_ck	am35xx-clocks.dtsi	/^	pclk_ck: pclk_ck {$/;"	l
pclk_fck	omap3xxx-clocks.dtsi	/^	pclk_fck: pclk_fck@1140 {$/;"	l
pclkhsem	ste-nomadik-stn8815.dtsi	/^		pclkhsem: pclkhsem@48M {$/;"	l	label:src
pclkhsi	ste-nomadik-stn8815.dtsi	/^		pclkhsi: pclkhsi@48M {$/;"	l	label:src
pclki2c0	ste-nomadik-stn8815.dtsi	/^		pclki2c0: pclki2c0@48M {$/;"	l	label:src
pclki2c1	ste-nomadik-stn8815.dtsi	/^		pclki2c1: pclki2c1@48M {$/;"	l	label:src
pclkirda	ste-nomadik-stn8815.dtsi	/^		pclkirda: pclkirda@48M {$/;"	l	label:src
pclkmshc	ste-nomadik-stn8815.dtsi	/^		pclkmshc: pclkmshc@48M {$/;"	l	label:src
pclkmsp0	ste-nomadik-stn8815.dtsi	/^		pclkmsp0: pclkmsp0@48M {$/;"	l	label:src
pclkmsp1	ste-nomadik-stn8815.dtsi	/^		pclkmsp1: pclkmsp1@48M {$/;"	l	label:src
pclkmsp2	ste-nomadik-stn8815.dtsi	/^		pclkmsp2: pclkmsp2@48M {$/;"	l	label:src
pclkmsp3	ste-nomadik-stn8815.dtsi	/^		pclkmsp3: pclkmsp3@48M {$/;"	l	label:src
pclkowm	ste-nomadik-stn8815.dtsi	/^		pclkowm: pclkowm@48M {$/;"	l	label:src
pclksdi	ste-nomadik-stn8815.dtsi	/^		pclksdi: pclksdi@48M {$/;"	l	label:src
pclkske	ste-nomadik-stn8815.dtsi	/^		pclkske: pclkske@48M {$/;"	l	label:src
pclkssp	ste-nomadik-stn8815.dtsi	/^		pclkssp: pclkssp@48M {$/;"	l	label:src
pclkuart0	ste-nomadik-stn8815.dtsi	/^		pclkuart0: pclkuart0@48M {$/;"	l	label:src
pclkuart1	ste-nomadik-stn8815.dtsi	/^		pclkuart1: pclkuart1@48M {$/;"	l	label:src
pclkuart2	ste-nomadik-stn8815.dtsi	/^		pclkuart2: pclkuart2@48M {$/;"	l	label:src
pclkx2_fck	omap3xxx-clocks.dtsi	/^	pclkx2_fck: pclkx2_fck@1140 {$/;"	l
pclkxti	ste-nomadik-stn8815.dtsi	/^		pclkxti: pclkxti@48M {$/;"	l	label:src
pcm0_bus	exynos4210-pinctrl.dtsi	/^		pcm0_bus: pcm0-bus {$/;"	l
pcm0_bus	exynos4412-pinctrl.dtsi	/^		pcm0_bus: pcm0-bus {$/;"	l	label:pinctrl_2
pcm0_bus	s3c64xx-pinctrl.dtsi	/^	pcm0_bus: pcm0-bus {$/;"	l
pcm0_extclk	s3c64xx-pinctrl.dtsi	/^	pcm0_extclk: pcm0-extclk {$/;"	l
pcm1_bus	exynos4210-pinctrl.dtsi	/^		pcm1_bus: pcm1-bus {$/;"	l
pcm1_bus	exynos4412-pinctrl.dtsi	/^		pcm1_bus: pcm1-bus {$/;"	l	label:pinctrl_0
pcm1_bus	exynos5250-pinctrl.dtsi	/^	pcm1_bus: pcm1-bus {$/;"	l
pcm1_bus	exynos5260-pinctrl.dtsi	/^	pcm1_bus: pcm1-bus {$/;"	l
pcm1_bus	exynos5420-pinctrl.dtsi	/^	pcm1_bus: pcm1-bus {$/;"	l
pcm1_bus	s3c64xx-pinctrl.dtsi	/^	pcm1_bus: pcm1-bus {$/;"	l
pcm1_bus	s5pv210-pinctrl.dtsi	/^	pcm1_bus: pcm1-bus {$/;"	l
pcm1_extclk	s3c64xx-pinctrl.dtsi	/^	pcm1_extclk: pcm1-extclk {$/;"	l
pcm2_bus	exynos3250-pinctrl.dtsi	/^	pcm2_bus: pcm2-bus {$/;"	l
pcm2_bus	exynos4210-pinctrl.dtsi	/^		pcm2_bus: pcm2-bus {$/;"	l
pcm2_bus	exynos4412-pinctrl.dtsi	/^		pcm2_bus: pcm2-bus {$/;"	l	label:pinctrl_0
pcm2_bus	exynos5250-pinctrl.dtsi	/^	pcm2_bus: pcm2-bus {$/;"	l
pcm2_bus	exynos5420-pinctrl.dtsi	/^	pcm2_bus: pcm2-bus {$/;"	l
pcm2_bus	s5pv210-pinctrl.dtsi	/^	pcm2_bus: pcm2-bus {$/;"	l
pcm5142	at91-tse850-3.dts	/^	pcm5142: pcm5142@4c {$/;"	l
pcm_gpio18	bcm283x.dtsi	/^			pcm_gpio18: pcm_gpio18 {$/;"	l	label:gpio
pcm_gpio28	bcm283x.dtsi	/^			pcm_gpio28: pcm_gpio28 {$/;"	l	label:gpio
pctrl_int_map	s3c64xx.dtsi	/^			pctrl_int_map: pinctrl-interrupt-map {$/;"	l	label:soc.pinctrl0
pcu	zx296702.dtsi	/^		pcu: pcu@0xa0008000 {$/;"	l
pd_a2is	r8a73a4.dtsi	/^					pd_a2is: a2is@14 {$/;"	l	label:sysc.pd_c5.pd_a3r
pd_a2kl	r8a73a4.dtsi	/^						pd_a2kl: a2kl@23 {$/;"	l	label:sysc.pd_c5.pd_c4.pd_a3km
pd_a2rv	r8a73a4.dtsi	/^					pd_a2rv: a2rv@13 {$/;"	l	label:sysc.pd_c5.pd_a3r
pd_a2rv	sh73a0.dtsi	/^						pd_a2rv: a2rv@14 {$/;"	l	label:sysc.pd_c5.pd_a4rm.pd_a3r
pd_a2sl	r8a73a4.dtsi	/^						pd_a2sl: a2sl@21 {$/;"	l	label:sysc.pd_c5.pd_c4.pd_a3sm
pd_a2sl	sh73a0.dtsi	/^						pd_a2sl: a2sl@20 {$/;"	l	label:sysc.pd_c5.pd_a4s.pd_a3sm
pd_a2us	r8a73a4.dtsi	/^						pd_a2us: a2us@19 {$/;"	l	label:sysc.pd_c5.pd_c4.pd_a3sp
pd_a3bc	r8a73a4.dtsi	/^					pd_a3bc: a3bc@5 {$/;"	l	label:sysc.pd_c5.pd_a4bc
pd_a3ex	r8a73a4.dtsi	/^					pd_a3ex: a3ex@17 {$/;"	l	label:sysc.pd_c5.pd_c4
pd_a3km	r8a73a4.dtsi	/^					pd_a3km: a3km@22 {$/;"	l	label:sysc.pd_c5.pd_c4
pd_a3mp	r8a73a4.dtsi	/^					pd_a3mp: a3mp@9 {$/;"	l	label:sysc.pd_c5.pd_a4mp
pd_a3mp	sh73a0.dtsi	/^					pd_a3mp: a3mp@9 {$/;"	l	label:sysc.pd_c5.pd_a4mp
pd_a3r	r8a73a4.dtsi	/^				pd_a3r: a3r@12 {$/;"	l	label:sysc.pd_c5
pd_a3r	sh73a0.dtsi	/^					pd_a3r: a3r@13 {$/;"	l	label:sysc.pd_c5.pd_a4rm
pd_a3rv	r8a7740.dtsi	/^					pd_a3rv: a3rv@6 {$/;"	l	label:sysc.pd_c5.pd_a4r
pd_a3sg	r8a73a4.dtsi	/^					pd_a3sg: a3sg@16 {$/;"	l	label:sysc.pd_c5.pd_c4
pd_a3sg	r8a7740.dtsi	/^					pd_a3sg: a3sg@13 {$/;"	l	label:sysc.pd_c5.pd_a4s
pd_a3sg	sh73a0.dtsi	/^					pd_a3sg: a3sg@18 {$/;"	l	label:sysc.pd_c5.pd_a4s
pd_a3sm	r8a73a4.dtsi	/^					pd_a3sm: a3sm@20 {$/;"	l	label:sysc.pd_c5.pd_c4
pd_a3sm	r8a7740.dtsi	/^					pd_a3sm: a3sm@12 {$/;"	l	label:sysc.pd_c5.pd_a4s
pd_a3sm	sh73a0.dtsi	/^					pd_a3sm: a3sm@19 {$/;"	l	label:sysc.pd_c5.pd_a4s
pd_a3sp	r8a73a4.dtsi	/^					pd_a3sp: a3sp@18 {$/;"	l	label:sysc.pd_c5.pd_c4
pd_a3sp	r8a7740.dtsi	/^					pd_a3sp: a3sp@11 {$/;"	l	label:sysc.pd_c5.pd_a4s
pd_a3sp	sh73a0.dtsi	/^					pd_a3sp: a3sp@17 {$/;"	l	label:sysc.pd_c5.pd_a4s
pd_a3vc	r8a73a4.dtsi	/^					pd_a3vc: a3vc@10 {$/;"	l	label:sysc.pd_c5.pd_a4mp
pd_a3vc	sh73a0.dtsi	/^					pd_a3vc: a3vc@10 {$/;"	l	label:sysc.pd_c5.pd_a4mp
pd_a4bc	r8a73a4.dtsi	/^				pd_a4bc: a4bc@4 {$/;"	l	label:sysc.pd_c5
pd_a4bc0	sh73a0.dtsi	/^				pd_a4bc0: a4bc0@4 {$/;"	l	label:sysc.pd_c5
pd_a4bc1	sh73a0.dtsi	/^				pd_a4bc1: a4bc1@5 {$/;"	l	label:sysc.pd_c5
pd_a4l	r8a73a4.dtsi	/^				pd_a4l: a4l@6 {$/;"	l	label:sysc.pd_c5
pd_a4lc	r8a73a4.dtsi	/^				pd_a4lc: a4lc@7 {$/;"	l	label:sysc.pd_c5
pd_a4lc	r8a7740.dtsi	/^				pd_a4lc: a4lc@1 {$/;"	l	label:sysc.pd_c5
pd_a4lc0	sh73a0.dtsi	/^				pd_a4lc0: a4lc0@6 {$/;"	l	label:sysc.pd_c5
pd_a4lc1	sh73a0.dtsi	/^				pd_a4lc1: a4lc1@7 {$/;"	l	label:sysc.pd_c5
pd_a4mp	r8a73a4.dtsi	/^				pd_a4mp: a4mp@8 {$/;"	l	label:sysc.pd_c5
pd_a4mp	r8a7740.dtsi	/^				pd_a4mp: a4mp@2 {$/;"	l	label:sysc.pd_c5
pd_a4mp	sh73a0.dtsi	/^				pd_a4mp: a4mp@8 {$/;"	l	label:sysc.pd_c5
pd_a4r	r8a7740.dtsi	/^				pd_a4r: a4r@5 {$/;"	l	label:sysc.pd_c5
pd_a4rm	sh73a0.dtsi	/^				pd_a4rm: a4rm@12 {$/;"	l	label:sysc.pd_c5
pd_a4s	r8a7740.dtsi	/^				pd_a4s: a4s@10 {$/;"	l	label:sysc.pd_c5
pd_a4s	sh73a0.dtsi	/^				pd_a4s: a4s@16 {$/;"	l	label:sysc.pd_c5
pd_a4sf	r8a73a4.dtsi	/^				pd_a4sf: a4sf@11 {$/;"	l	label:sysc.pd_c5
pd_a4su	r8a7740.dtsi	/^				pd_a4su: a4su@20 {$/;"	l	label:sysc.pd_c5
pd_c4	r8a73a4.dtsi	/^				pd_c4: c4@0 {$/;"	l	label:sysc.pd_c5
pd_c4	sh73a0.dtsi	/^				pd_c4: c4@0 {$/;"	l	label:sysc.pd_c5
pd_c4cl	r8a73a4.dtsi	/^				pd_c4cl: c4cl@2 {$/;"	l	label:sysc.pd_c5
pd_c4ma	r8a73a4.dtsi	/^				pd_c4ma: c4ma@1 {$/;"	l	label:sysc.pd_c5
pd_c5	r8a73a4.dtsi	/^			pd_c5: c5 {$/;"	l	label:sysc
pd_c5	r8a7740.dtsi	/^			pd_c5: c5 {$/;"	l	label:sysc
pd_c5	sh73a0.dtsi	/^			pd_c5: c5 {$/;"	l	label:sysc
pd_cam	exynos3250.dtsi	/^		pd_cam: cam-power-domain@10023C00 {$/;"	l
pd_cam	exynos4.dtsi	/^	pd_cam: cam-power-domain@10023C00 {$/;"	l
pd_d4	r8a73a4.dtsi	/^				pd_d4: d4@3 {$/;"	l	label:sysc.pd_c5
pd_d4	r8a7740.dtsi	/^				pd_d4: d4@3 {$/;"	l	label:sysc.pd_c5
pd_d4	sh73a0.dtsi	/^				pd_d4: d4@1 {$/;"	l	label:sysc.pd_c5
pd_disp	imx6sx.dtsi	/^					pd_disp: power-domain@2 {$/;"	l	label:gpc
pd_disp1	exynos5250.dtsi	/^		pd_disp1: disp1-power-domain@100440A0 {$/;"	l
pd_g3d	exynos3250.dtsi	/^		pd_g3d: g3d-power-domain@10023C60 {$/;"	l
pd_g3d	exynos4.dtsi	/^	pd_g3d: g3d-power-domain@10023C60 {$/;"	l
pd_gps	exynos4.dtsi	/^	pd_gps: gps-power-domain@10023CE0 {$/;"	l
pd_gps_alive	exynos4.dtsi	/^	pd_gps_alive: gps-alive-power-domain@10023D00 {$/;"	l
pd_gsc	exynos5250.dtsi	/^		pd_gsc: gsc-power-domain@10044000 {$/;"	l
pd_isp	exynos3250.dtsi	/^		pd_isp: isp-power-domain@10023CA0 {$/;"	l
pd_isp	exynos4412.dtsi	/^	pd_isp: isp-power-domain@10023CA0 {$/;"	l
pd_lcd0	exynos3250.dtsi	/^		pd_lcd0: lcd0-power-domain@10023C80 {$/;"	l
pd_lcd0	exynos4.dtsi	/^	pd_lcd0: lcd0-power-domain@10023C80 {$/;"	l
pd_lcd1	exynos4210.dtsi	/^	pd_lcd1: lcd1-power-domain@10023CA0 {$/;"	l
pd_mfc	exynos3250.dtsi	/^		pd_mfc: mfc-power-domain@10023C40 {$/;"	l
pd_mfc	exynos4.dtsi	/^	pd_mfc: mfc-power-domain@10023C40 {$/;"	l
pd_mfc	exynos5250.dtsi	/^		pd_mfc: mfc-power-domain@10044040 {$/;"	l
pd_pu	imx6qdl.dtsi	/^					pd_pu: power-domain@1 {$/;"	l	label:gpc
pd_pu	imx6sx.dtsi	/^					pd_pu: power-domain@1 {$/;"	l	label:gpc
pd_tv	exynos4.dtsi	/^	pd_tv: tv-power-domain@10023C20 {$/;"	l
pda_reg	s5pv210-aquila.dts	/^		pda_reg: fixed-regulator@1 {$/;"	l
pda_reg	s5pv210-goni.dts	/^		pda_reg: fixed-regulator@1 {$/;"	l
pdma	pxa25x.dtsi	/^		pdma: dma-controller@40000000 {$/;"	l
pdma	pxa27x.dtsi	/^		pdma: dma-controller@40000000 {$/;"	l
pdma	pxa3xx.dtsi	/^		pdma: dma-controller@40000000 {$/;"	l
pdma	rk3036.dtsi	/^		pdma: pdma@20078000 {$/;"	l
pdma	rk322x.dtsi	/^		pdma: pdma@110f0000 {$/;"	l
pdma	rv1108.dtsi	/^		pdma: pdma@102a0000 {$/;"	l
pdma	socfpga.dtsi	/^			pdma: pdma@ffe01000 {$/;"	l
pdma	socfpga_arria10.dtsi	/^			pdma: pdma@ffda1000 {$/;"	l
pdma0	exynos3250.dtsi	/^			pdma0: pdma@12680000 {$/;"	l
pdma0	exynos4.dtsi	/^		pdma0: pdma@12680000 {$/;"	l
pdma0	exynos5250.dtsi	/^			pdma0: pdma@121A0000 {$/;"	l
pdma0	exynos5410.dtsi	/^			pdma0: pdma@12680000 {$/;"	l
pdma0	exynos5420.dtsi	/^			pdma0: pdma@121A0000 {$/;"	l
pdma0	s5pv210.dtsi	/^			pdma0: dma@e0900000 {$/;"	l
pdma1	exynos3250.dtsi	/^			pdma1: pdma@12690000 {$/;"	l
pdma1	exynos4.dtsi	/^		pdma1: pdma@12690000 {$/;"	l
pdma1	exynos5250.dtsi	/^			pdma1: pdma@121B0000 {$/;"	l
pdma1	exynos5410.dtsi	/^			pdma1: pdma@12690000 {$/;"	l
pdma1	exynos5420.dtsi	/^			pdma1: pdma@121B0000 {$/;"	l
pdma1	s5pv210.dtsi	/^			pdma1: dma@e0a00000 {$/;"	l
pdmic	sama5d2.dtsi	/^			pdmic: pdmic@f8018000 {$/;"	l
pdmic_clk	sama5d2.dtsi	/^					pdmic_clk: pdmic_clk {$/;"	l
pdmic_gclk	sama5d2.dtsi	/^					pdmic_gclk: pdmic_gclk {$/;"	l
penirq_pins	omap3-pandora-common.dtsi	/^	penirq_pins: pinmux_penirq_pins {$/;"	l
per_32k_alwon_fck	omap3xxx-clocks.dtsi	/^	per_32k_alwon_fck: per_32k_alwon_fck {$/;"	l
per_48m_fck	omap3xxx-clocks.dtsi	/^	per_48m_fck: per_48m_fck {$/;"	l
per_96m_fck	omap3xxx-clocks.dtsi	/^	per_96m_fck: per_96m_fck {$/;"	l
per_abe_24m_fclk	omap44xx-clocks.dtsi	/^	per_abe_24m_fclk: per_abe_24m_fclk {$/;"	l
per_abe_nc_fclk	omap44xx-clocks.dtsi	/^	per_abe_nc_fclk: per_abe_nc_fclk@108 {$/;"	l
per_abe_x1_dclk_div	dra7xx-clocks.dtsi	/^	per_abe_x1_dclk_div: per_abe_x1_dclk_div@1bc {$/;"	l
per_abe_x1_gfclk2_div	dra7xx-clocks.dtsi	/^	per_abe_x1_gfclk2_div: per_abe_x1_gfclk2_div@138 {$/;"	l
per_base_clk	socfpga.dtsi	/^						per_base_clk: per_base_clk@98 {$/;"	l	label:periph_pll
per_clkdm	omap36xx-clocks.dtsi	/^	per_clkdm: per_clkdm {$/;"	l
per_clkdm	omap3xxx-clocks.dtsi	/^	per_clkdm: per_clkdm {$/;"	l
per_dpll_hs_clk_div	dra7xx-clocks.dtsi	/^	per_dpll_hs_clk_div: per_dpll_hs_clk_div {$/;"	l
per_dpll_hs_clk_div	omap54xx-clocks.dtsi	/^	per_dpll_hs_clk_div: per_dpll_hs_clk_div {$/;"	l
per_hs_clk_div_ck	omap44xx-clocks.dtsi	/^	per_hs_clk_div_ck: per_hs_clk_div_ck {$/;"	l
per_hsd_byp_clk_mux_ck	omap44xx-clocks.dtsi	/^	per_hsd_byp_clk_mux_ck: per_hsd_byp_clk_mux_ck@14c {$/;"	l
per_l4_ick	omap3xxx-clocks.dtsi	/^	per_l4_ick: per_l4_ick {$/;"	l
per_mcbsp4_gfclk	omap44xx-clocks.dtsi	/^	per_mcbsp4_gfclk: per_mcbsp4_gfclk@14e0 {$/;"	l
per_nand_mmc_clk	socfpga.dtsi	/^						per_nand_mmc_clk: per_nand_mmc_clk@94 {$/;"	l	label:periph_pll
per_qspi_clk	socfpga.dtsi	/^						per_qspi_clk: per_qsi_clk@90 {$/;"	l	label:periph_pll
perfmon	imx28.dtsi	/^			perfmon: perfmon@80006000 {$/;"	l
peri_clk	uniphier-ld4.dtsi	/^			peri_clk: clock {$/;"	l
peri_clk	uniphier-pro4.dtsi	/^			peri_clk: clock {$/;"	l
peri_clk	uniphier-pro5.dtsi	/^			peri_clk: clock {$/;"	l
peri_clk	uniphier-pxs2.dtsi	/^			peri_clk: clock {$/;"	l
peri_clk	uniphier-sld8.dtsi	/^			peri_clk: clock {$/;"	l
peri_emac_ptp_clk	socfpga_arria10.dtsi	/^						peri_emac_ptp_clk: peri_emac_ptp_clk@f0 {$/;"	l	label:periph_pll
peri_emaca_clk	socfpga_arria10.dtsi	/^						peri_emaca_clk: peri_emaca_clk@e8 {$/;"	l	label:periph_pll
peri_emacb_clk	socfpga_arria10.dtsi	/^						peri_emacb_clk: peri_emacb_clk@ec {$/;"	l	label:periph_pll
peri_gpio_db_clk	socfpga_arria10.dtsi	/^						peri_gpio_db_clk: peri_gpio_db_clk@f4 {$/;"	l	label:periph_pll
peri_hmc_pll_ref_clk	socfpga_arria10.dtsi	/^						peri_hmc_pll_ref_clk: peri_hmc_pll_ref_clk@104 {$/;"	l	label:periph_pll
peri_mpu_base_clk	socfpga_arria10.dtsi	/^						peri_mpu_base_clk: peri_mpu_base_clk {$/;"	l	label:periph_pll
peri_noc_base_clk	socfpga_arria10.dtsi	/^						peri_noc_base_clk: peri_noc_base_clk {$/;"	l	label:periph_pll
peri_rst	uniphier-ld4.dtsi	/^			peri_rst: reset {$/;"	l
peri_rst	uniphier-pro4.dtsi	/^			peri_rst: reset {$/;"	l
peri_rst	uniphier-pro5.dtsi	/^			peri_rst: reset {$/;"	l
peri_rst	uniphier-pxs2.dtsi	/^			peri_rst: reset {$/;"	l
peri_rst	uniphier-sld8.dtsi	/^			peri_rst: reset {$/;"	l
peri_s2f_usr0_clk	socfpga_arria10.dtsi	/^						peri_s2f_usr0_clk: peri_s2f_usr0_clk@fc {$/;"	l	label:periph_pll
peri_s2f_usr1_clk	socfpga_arria10.dtsi	/^						peri_s2f_usr1_clk: peri_s2f_usr1_clk@100 {$/;"	l	label:periph_pll
peri_sdmmc_clk	socfpga_arria10.dtsi	/^						peri_sdmmc_clk: peri_sdmmc_clk@f8 {$/;"	l	label:periph_pll
pericfg	mt2701.dtsi	/^	pericfg: syscon@10003000 {$/;"	l
pericfg	mt7623.dtsi	/^	pericfg: syscon@10003000 {$/;"	l
pericfg	mt8135.dtsi	/^		pericfg: pericfg@10003000 {$/;"	l
periph_clk	bcm-cygnus-clock.dtsi	/^	periph_clk: arm_periph_clk {$/;"	l
periph_clk	bcm-nsp.dtsi	/^		periph_clk: periph_clk {$/;"	l
periph_clk	bcm5301x.dtsi	/^		periph_clk: periph_clk {$/;"	l
periph_clk	bcm63138.dtsi	/^		periph_clk: periph_clk {$/;"	l
periph_clk	tango4-common.dtsi	/^	periph_clk: periph_clk {$/;"	l
periph_pll	socfpga.dtsi	/^					periph_pll: periph_pll@80 {$/;"	l
periph_pll	socfpga_arria10.dtsi	/^					periph_pll: periph_pll@c0 {$/;"	l
peripheral_ctrl	hisi-x5hd2.dtsi	/^		peripheral_ctrl: syscon@a20000 {$/;"	l
pex_hvdd_3v3_reg	tegra30-cardhu.dtsi	/^		pex_hvdd_3v3_reg: regulator@5 {$/;"	l
pfc	emev2.dtsi	/^	pfc: pin-controller@e0140200 {$/;"	l
pfc	r8a73a4.dtsi	/^	pfc: pin-controller@e6050000 {$/;"	l
pfc	r8a7740.dtsi	/^	pfc: pin-controller@e6050000 {$/;"	l
pfc	r8a7743.dtsi	/^		pfc: pin-controller@e6060000 {$/;"	l
pfc	r8a7745.dtsi	/^		pfc: pin-controller@e6060000 {$/;"	l
pfc	r8a7778.dtsi	/^	pfc: pin-controller@fffc0000 {$/;"	l
pfc	r8a7779.dtsi	/^	pfc: pin-controller@fffc0000 {$/;"	l
pfc	r8a7790.dtsi	/^	pfc: pin-controller@e6060000 {$/;"	l
pfc	r8a7791.dtsi	/^	pfc: pin-controller@e6060000 {$/;"	l
pfc	r8a7792.dtsi	/^		pfc: pin-controller@e6060000 {$/;"	l
pfc	r8a7793.dtsi	/^	pfc: pin-controller@e6060000 {$/;"	l
pfc	r8a7794.dtsi	/^	pfc: pin-controller@e6060000 {$/;"	l
pfc	sh73a0.dtsi	/^	pfc: pin-controller@e6050000 {$/;"	l
pflash_default_pins	gemini.dtsi	/^				pflash_default_pins: pinctrl-pflash {$/;"	l
pfuze100	imx6q-mccmon6.dts	/^	pfuze100: pmic@08 {$/;"	l
pgc_pcie_phy	imx7s.dtsi	/^					pgc_pcie_phy: pgc-power-domain@IMX7_POWER_DOMAIN_PCIE_PHY {$/;"	l	label:aips1.gpc
phone_ctl	rk3288-rock2-square.dts	/^		phone_ctl: phone-ctl {$/;"	l
phy	imx6qdl-zii-rdu2.dtsi	/^		phy: ethernet-phy@0 {$/;"	l	label:mdio1
phy	rk3228-evb.dts	/^		phy: phy@0 {$/;"	l
phy0	am335x-baltos-ir2110.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	am335x-phycore-som.dtsi	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	am57xx-beagle-x15-common.dtsi	/^	phy0: ethernet-phy@1 {$/;"	l
phy0	armada-370-db.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-370-dlink-dns327l.dts	/^	phy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
phy0	armada-370-mirabox.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-370-netgear-rn102.dts	/^	phy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
phy0	armada-370-netgear-rn104.dts	/^	phy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
phy0	armada-370-rd.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-370-seagate-nas-xbay.dtsi	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-370-seagate-personal-cloud.dtsi	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-375-db.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-385-db-ap.dts	/^				phy0: ethernet-phy@1 {$/;"	l
phy0	armada-385-synology-ds116.dts	/^				phy0: ethernet-phy@1 {$/;"	l
phy0	armada-388-db.dts	/^				phy0: ethernet-phy@0 {$/;"	l
phy0	armada-388-gp.dts	/^				phy0: ethernet-phy@1 {$/;"	l
phy0	armada-388-rd.dts	/^				phy0: ethernet-phy@0 {$/;"	l
phy0	armada-xp-axpwifiap.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-xp-db.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-xp-gp.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-xp-lenovo-ix4-300d.dts	/^	phy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
phy0	armada-xp-netgear-rn2120.dts	/^	phy0: ethernet-phy@0 { \/* Marvell 88E1318 *\/$/;"	l
phy0	armada-xp-openblocks-ax3-4.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	armada-xp-synology-ds414.dts	/^	phy0: ethernet-phy@0 { \/* Marvell 88E1512 *\/$/;"	l
phy0	at91-sama5d4_ma5d4evk.dts	/^				phy0: ethernet-phy@0 {$/;"	l	label:macb0
phy0	at91-sama5d4_xplained.dts	/^				phy0: ethernet-phy@1 {$/;"	l	label:macb0
phy0	at91-tse850-3.dts	/^	phy0: ethernet-phy@3 {$/;"	l
phy0	at91rm9200ek.dts	/^				phy0: ethernet-phy {$/;"	l	label:macb0
phy0	dm816x.dtsi	/^			phy0: ethernet-phy@0 {$/;"	l	label:mdio
phy0	imx53-tx53.dtsi	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	r7s72100-genmai.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	r7s72100-rskrza1.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	r8a7740-armadillo800eva.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	rk3036-evb.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	rk3036-kylin.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	rk3066a-marsboard.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	rk3066a-rayeager.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	rk3188-radxarock.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy0	rk3288-phycore-som.dtsi	/^		phy0: ethernet-phy@0 {$/;"	l
phy0	sama5d3xmb_cmp.dtsi	/^				phy0: ethernet-phy@1 {$/;"	l	label:macb1
phy0	sama5d3xmb_emac.dtsi	/^				phy0: ethernet-phy@1 {$/;"	l	label:macb1
phy0	socfpga_cyclone5_sodia.dts	/^		phy0: ethernet-phy@0 {$/;"	l
phy0	sun4i-a10-hackberry.dts	/^	phy0: ethernet-phy@0 {$/;"	l
phy1	am335x-baltos.dtsi	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	am335x-pcm-953.dtsi	/^	phy1: ethernet-phy@2 {$/;"	l
phy1	am335x-wega.dtsi	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	am57xx-beagle-x15-common.dtsi	/^	phy1: ethernet-phy@2 {$/;"	l
phy1	armada-370-db.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-370-mirabox.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-370-netgear-rn104.dts	/^	phy1: ethernet-phy@1 { \/* Marvell 88E1318 *\/$/;"	l
phy1	armada-370-seagate-nas-4bay.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-370-synology-ds213j.dts	/^	phy1: ethernet-phy@1 { \/* Marvell 88E1512 *\/$/;"	l
phy1	armada-385-db-ap.dts	/^				phy1: ethernet-phy@4 {$/;"	l
phy1	armada-385-turris-omnia.dts	/^	phy1: phy@1 {$/;"	l
phy1	armada-388-clearfog-base.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-388-db.dts	/^				phy1: ethernet-phy@1 {$/;"	l
phy1	armada-388-gp.dts	/^				phy1: ethernet-phy@0 {$/;"	l
phy1	armada-388-rd.dts	/^				phy1: ethernet-phy@1 {$/;"	l
phy1	armada-xp-axpwifiap.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-xp-db.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-xp-gp.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-xp-lenovo-ix4-300d.dts	/^	phy1: ethernet-phy@1 { \/* Marvell 88E1318 *\/$/;"	l
phy1	armada-xp-netgear-rn2120.dts	/^	phy1: ethernet-phy@1 { \/* Marvell 88E1318 *\/$/;"	l
phy1	armada-xp-openblocks-ax3-4.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	armada-xp-synology-ds414.dts	/^	phy1: ethernet-phy@1 { \/* Marvell 88E1512 *\/$/;"	l
phy1	artpec6-devboard.dts	/^		phy1: phy@0 {$/;"	l
phy1	dm816x.dtsi	/^			phy1: ethernet-phy@1 {$/;"	l	label:mdio
phy1	hisi-x5hd2-dkb.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7743-sk-rzg1m.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7745-sk-rzg1e.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7790-lager.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7791-koelsch.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7791-porter.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7793-gose.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7794-alt.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	r8a7794-silk.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	socfpga_cyclone5_vining_fpga.dts	/^		phy1: ethernet-phy@1 {$/;"	l
phy1	stm32429i-eval.dts	/^		phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-a1000.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-ba10-tvbox.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-cubieboard.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-itead-iteaduino-plus.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-jesurun-q5.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-marsboard.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-olinuxino-lime.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun4i-a10-pcduino.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun5i-a10s-olinuxino-micro.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun5i-a10s-wobo-i5.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31-colombus.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31-hummingbird.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31-i7.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31-m9.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31-mele-a1000g-quad.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31s-cs908.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31s-sina31s.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun6i-a31s-sinovoip-bpi-m2.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-bananapi-m1-plus.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-bananapi.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-bananapro.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-cubieboard2.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-cubietruck.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-hummingbird.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-i12-tvbox.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-icnova-swac.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-itead-ibox.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-m3.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-olimex-som-evb.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-olinuxino-lime.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-olinuxino-lime2.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-olinuxino-micro.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-orangepi-mini.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-orangepi.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-pcduino3-nano.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-pcduino3.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	sun7i-a20-wits-pro-a20-dkt.dts	/^	phy1: ethernet-phy@1 {$/;"	l
phy1	tegra114.dtsi	/^	phy1: usb-phy@7d000000 {$/;"	l
phy1	tegra124.dtsi	/^	phy1: usb-phy@7d000000 {$/;"	l
phy1	tegra20.dtsi	/^	phy1: usb-phy@c5000000 {$/;"	l
phy1	tegra30.dtsi	/^	phy1: usb-phy@7d000000 {$/;"	l
phy1_pins	r8a7743-sk-rzg1m.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7745-sk-rzg1e.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7790-lager.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7791-koelsch.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7791-porter.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7793-gose.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7794-alt.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_pins	r8a7794-silk.dts	/^	phy1_pins: phy1 {$/;"	l
phy1_reset_pins	omap3-cm-t3517.dts	/^	phy1_reset_pins: pinmux_hsusb1_phy_reset_pins {$/;"	l
phy2	armada-385-db-ap.dts	/^				phy2: ethernet-phy@6 {$/;"	l
phy2	armada-xp-db.dts	/^	phy2: ethernet-phy@2 {$/;"	l
phy2	armada-xp-gp.dts	/^	phy2: ethernet-phy@2 {$/;"	l
phy2	armada-xp-openblocks-ax3-4.dts	/^	phy2: ethernet-phy@2 {$/;"	l
phy2	hisi-x5hd2-dkb.dts	/^	phy2: ethernet-phy@2 {$/;"	l
phy2	tegra124.dtsi	/^	phy2: usb-phy@7d004000 {$/;"	l
phy2	tegra20.dtsi	/^	phy2: usb-phy@c5004000 {$/;"	l
phy2	tegra30-beaver.dts	/^	phy2: usb-phy@7d004000 {$/;"	l
phy2	tegra30.dtsi	/^	phy2: usb-phy@7d004000 {$/;"	l
phy2_reset_pins	omap3-cm-t3517.dts	/^	phy2_reset_pins: pinmux_hsusb2_phy_reset_pins {$/;"	l
phy3	armada-375-db.dts	/^	phy3: ethernet-phy@3 {$/;"	l
phy3	armada-xp-db.dts	/^	phy3: ethernet-phy@3 {$/;"	l
phy3	armada-xp-gp.dts	/^	phy3: ethernet-phy@3 {$/;"	l
phy3	armada-xp-openblocks-ax3-4.dts	/^	phy3: ethernet-phy@3 {$/;"	l
phy3	r8a7743-iwg20d-q7.dts	/^	phy3: ethernet-phy@3 {$/;"	l
phy3	tegra114.dtsi	/^	phy3: usb-phy@7d008000 {$/;"	l
phy3	tegra124.dtsi	/^	phy3: usb-phy@7d008000 {$/;"	l
phy3	tegra20.dtsi	/^	phy3: usb-phy@c5008000 {$/;"	l
phy3	tegra30.dtsi	/^	phy3: usb-phy@7d008000 {$/;"	l
phy_dedicated	armada-38x-solidrun-microsom.dtsi	/^	phy_dedicated: ethernet-phy@0 {$/;"	l
phy_int	rk3066a-marsboard.dts	/^		phy_int: phy-int {$/;"	l
phy_int	rk3188-radxarock.dts	/^		phy_int: phy-int {$/;"	l
phy_int	rk3288-fennec.dts	/^		phy_int: phy-int {$/;"	l
phy_int	rk3288-firefly-reload-core.dtsi	/^		phy_int: phy-int {$/;"	l
phy_int	rk3288-firefly.dtsi	/^		phy_int: phy-int {$/;"	l
phy_int	rk3288-miqi.dts	/^		phy_int: phy-int {$/;"	l
phy_int	rk3288-phycore-som.dtsi	/^		phy_int: phy-int {$/;"	l
phy_int_pin	armada-xp-axpwifiap.dts	/^	phy_int_pin: phy-int-pin {$/;"	l
phy_pins	rk322x.dtsi	/^			phy_pins: phy-pins {$/;"	l
phy_pmeb	rk3288-fennec.dts	/^		phy_pmeb: phy-pmeb {$/;"	l
phy_pmeb	rk3288-firefly-reload-core.dtsi	/^		phy_pmeb: phy-pmeb {$/;"	l
phy_pmeb	rk3288-firefly.dtsi	/^		phy_pmeb: phy-pmeb {$/;"	l
phy_pmeb	rk3288-miqi.dts	/^		phy_pmeb: phy-pmeb {$/;"	l
phy_port0	stih407-family.dtsi	/^			phy_port0: port@9b22000 {$/;"	l	label:miphy28lp_phy
phy_port0	stih418-b2199.dts	/^			phy_port0: port@9b22000 {$/;"	l	label:miphy28lp_phy
phy_port0	stihxxx-b2120.dtsi	/^			phy_port0: port@9b22000 {$/;"	l	label:miphy28lp_phy
phy_port1	stih407-family.dtsi	/^			phy_port1: port@9b2a000 {$/;"	l	label:miphy28lp_phy
phy_port1	stih410-b2260.dts	/^			phy_port1: port@9b2a000 {$/;"	l	label:miphy28lp_phy
phy_port1	stih418-b2199.dts	/^			phy_port1: port@9b2a000 {$/;"	l	label:miphy28lp_phy
phy_port1	stihxxx-b2120.dtsi	/^			phy_port1: port@9b2a000 {$/;"	l	label:miphy28lp_phy
phy_port2	stih407-family.dtsi	/^			phy_port2: port@8f95000 {$/;"	l	label:miphy28lp_phy
phy_rst	rk3288-fennec.dts	/^		phy_rst: phy-rst {$/;"	l
phy_rst	rk3288-firefly-reload-core.dtsi	/^		phy_rst: phy-rst {$/;"	l
phy_rst	rk3288-firefly.dtsi	/^		phy_rst: phy-rst {$/;"	l
phy_rst	rk3288-miqi.dts	/^		phy_rst: phy-rst {$/;"	l
phy_rst	rk3288-phycore-som.dtsi	/^		phy_rst: phy-rst {$/;"	l
phy_rst	rk3288-rock2-som.dtsi	/^		phy_rst: phy-rst {$/;"	l
phy_sel	am33xx.dtsi	/^			phy_sel: cpsw-phy-sel@44e10650 {$/;"	l	label:mac
phy_sel	am4372.dtsi	/^			phy_sel: cpsw-phy-sel@44e10650 {$/;"	l	label:mac
phy_sel	dm814x.dtsi	/^			phy_sel: cpsw-phy-sel@48140650 {$/;"	l	label:mac
phy_sel	dra7.dtsi	/^			phy_sel: cpsw-phy-sel@4a002554 {$/;"	l	label:mac
pic	integratorap.dts	/^	pic: pic@14000000 {$/;"	l
pic	integratorcp.dts	/^	pic: pic@14000000 {$/;"	l
pic_pins	armada-xp-gp.dts	/^				pic_pins: pic-pins-0 {$/;"	l
picophyreset	stih407-family.dtsi	/^		picophyreset: picophyreset-controller {$/;"	l
pin_ctrl	exynos5440.dtsi	/^	pin_ctrl: pinctrl@E0000 {$/;"	l
pin_labels	imx6sx-board.dtsi	/^pin_labels:$/;"	l	label:product.processor.package_id.mcu_data.processor_version
pincntl	dm814x.dtsi	/^				pincntl: pinmux@800 {$/;"	l	label:l4ls.control
pinconf	da850.dtsi	/^		pinconf: pin-controller@22c00c {$/;"	l
pinctr_atzb_rf_233	vf610-zii-dev-rev-c.dts	/^	pinctr_atzb_rf_233: pinctrl-atzb-rf-233 {$/;"	l
pinctrl	armada-370-xp.dtsi	/^			pinctrl: pin-ctrl@18000 {$/;"	l
pinctrl	armada-375.dtsi	/^			pinctrl: pinctrl@18000 {$/;"	l
pinctrl	armada-38x.dtsi	/^			pinctrl: pinctrl@18000 {$/;"	l
pinctrl	aspeed-g4.dtsi	/^				pinctrl: pinctrl {$/;"	l	label:syscon
pinctrl	aspeed-g5.dtsi	/^				pinctrl: pinctrl {$/;"	l	label:syscon
pinctrl	atlas7.dtsi	/^		pinctrl: ioc@18880000 {$/;"	l
pinctrl	bcm-cygnus.dtsi	/^		pinctrl: pinctrl@0301d0c8 {$/;"	l
pinctrl	bcm-nsp.dtsi	/^		pinctrl: pinctrl@3f1c0 {$/;"	l
pinctrl	cx92755.dtsi	/^	pinctrl: pinctrl@f0000e20 {$/;"	l
pinctrl	dove.dtsi	/^				pinctrl: pin-ctrl@0200 {$/;"	l
pinctrl	imx28.dtsi	/^			pinctrl: pinctrl@80018000 {$/;"	l
pinctrl	kirkwood-6192.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-6281.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-6282.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-98dx4122.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-b3.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-cloudbox.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-dir665.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-dnskw.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-dockstar.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-dreamplug.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-goflexnet.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-guruplug-server-plus.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-ib62x0.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-iconnect.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-iomega_ix2_200.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-km_common.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-laplug.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-linkstation-6282.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-linkstation-duo-6281.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-linkstation-lsqvl.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-linkstation-lswvl.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-linkstation-lswxl.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-linkstation.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-lsxl.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-mplcec4.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-netgear_readynas_duo_v2.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-netgear_readynas_nv+_v2.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-ns2-common.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-nsa310.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-nsa310a.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-nsa320.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-nsa325.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-nsa3x0-common.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-openblocks_a6.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-openblocks_a7.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-openrd.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-rd88f6192.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-rd88f6281.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-sheevaplug-common.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-synology.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-t5325.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-topkick.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-ts219-6281.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-ts219-6282.dts	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood-ts419.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	kirkwood.dtsi	/^		pinctrl: pin-controller@10000 {$/;"	l
pinctrl	lpc18xx.dtsi	/^		pinctrl: pinctrl@40086000 {$/;"	l
pinctrl	orion5x-mv88f5181.dtsi	/^			pinctrl: pinctrl@10000 {$/;"	l
pinctrl	orion5x-mv88f5182.dtsi	/^			pinctrl: pinctrl@10000 {$/;"	l
pinctrl	ox810se.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	ox820.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	pxa25x.dtsi	/^		pinctrl: pinctrl@40e00000 {$/;"	l
pinctrl	pxa27x.dtsi	/^		pinctrl: pinctrl@40e00000 {$/;"	l
pinctrl	pxa3xx.dtsi	/^		pinctrl: pinctrl@40e10000 {$/;"	l
pinctrl	r7s72100.dtsi	/^	pinctrl: pin-controller@fcfe3000 {$/;"	l
pinctrl	rk3036.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	rk3066a.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	rk3188.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	rk322x.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	rk3288.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	rv1108.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	ste-dbx5x0.dtsi	/^		pinctrl: pinctrl {$/;"	l
pinctrl	ste-nomadik-stn8815.dtsi	/^	pinctrl: pinctrl {$/;"	l
pinctrl	ste-u300.dts	/^	pinctrl: pinctrl@c0011000 {$/;"	l
pinctrl	stm32f4-pinctrl.dtsi	/^		pinctrl: pin-controller {$/;"	l
pinctrl	stm32f429-pinctrl.dtsi	/^		pinctrl: pin-controller {$/;"	l
pinctrl	stm32f469-pinctrl.dtsi	/^		pinctrl: pin-controller {$/;"	l
pinctrl	uniphier-ld4.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	uniphier-pro4.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	uniphier-pro5.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	uniphier-pxs2.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	uniphier-sld8.dtsi	/^			pinctrl: pinctrl {$/;"	l
pinctrl	vt8500.dtsi	/^		pinctrl: pinctrl@d8110000 {$/;"	l
pinctrl	wm8505.dtsi	/^		pinctrl: pinctrl@d8110000 {$/;"	l
pinctrl	wm8650.dtsi	/^		pinctrl: pinctrl@d8110000 {$/;"	l
pinctrl	wm8750.dtsi	/^		pinctrl: pinctrl@d8110000 {$/;"	l
pinctrl	wm8850.dtsi	/^		pinctrl: pinctrl@d8110000 {$/;"	l
pinctrl0	s3c64xx.dtsi	/^		pinctrl0: pinctrl@7f008000 {$/;"	l	label:soc
pinctrl0	s5pv210.dtsi	/^		pinctrl0: pinctrl@e0200000 {$/;"	l
pinctrl0	zynq-7000.dtsi	/^			pinctrl0: pinctrl@700 {$/;"	l	label:amba.slcr
pinctrl_0	exynos3250.dtsi	/^		pinctrl_0: pinctrl@11400000 {$/;"	l
pinctrl_0	exynos4210.dtsi	/^	pinctrl_0: pinctrl@11400000 {$/;"	l
pinctrl_0	exynos4412-pinctrl.dtsi	/^	pinctrl_0: pinctrl@11400000 {$/;"	l
pinctrl_0	exynos5250.dtsi	/^		pinctrl_0: pinctrl@11400000 {$/;"	l
pinctrl_0	exynos5260.dtsi	/^		pinctrl_0: pinctrl@11600000 {$/;"	l	label:soc
pinctrl_0	exynos5410.dtsi	/^		pinctrl_0: pinctrl@13400000 {$/;"	l	label:soc
pinctrl_0	exynos5420.dtsi	/^		pinctrl_0: pinctrl@13400000 {$/;"	l
pinctrl_0	s3c24xx.dtsi	/^	pinctrl_0: pinctrl@56000000 {$/;"	l
pinctrl_1	exynos3250.dtsi	/^		pinctrl_1: pinctrl@11000000 {$/;"	l
pinctrl_1	exynos4210.dtsi	/^	pinctrl_1: pinctrl@11000000 {$/;"	l
pinctrl_1	exynos4412-pinctrl.dtsi	/^	pinctrl_1: pinctrl@11000000 {$/;"	l
pinctrl_1	exynos5250.dtsi	/^		pinctrl_1: pinctrl@13400000 {$/;"	l
pinctrl_1	exynos5260.dtsi	/^		pinctrl_1: pinctrl@12290000 {$/;"	l
pinctrl_1	exynos5410.dtsi	/^		pinctrl_1: pinctrl@14000000 {$/;"	l
pinctrl_1	exynos5420.dtsi	/^		pinctrl_1: pinctrl@13410000 {$/;"	l
pinctrl_1wire_cm	at91sam9x5cm.dtsi	/^					pinctrl_1wire_cm: 1wire_cm-0 {$/;"	l
pinctrl_2	exynos4210.dtsi	/^	pinctrl_2: pinctrl@03860000 {$/;"	l
pinctrl_2	exynos4412-pinctrl.dtsi	/^	pinctrl_2: pinctrl@03860000 {$/;"	l
pinctrl_2	exynos5250.dtsi	/^		pinctrl_2: pinctrl@10d10000 {$/;"	l
pinctrl_2	exynos5260.dtsi	/^		pinctrl_2: pinctrl@128B0000 {$/;"	l
pinctrl_2	exynos5410.dtsi	/^		pinctrl_2: pinctrl@10d10000 {$/;"	l
pinctrl_2	exynos5420.dtsi	/^		pinctrl_2: pinctrl@14000000 {$/;"	l
pinctrl_3	exynos4412-pinctrl.dtsi	/^	pinctrl_3: pinctrl@106E0000 {$/;"	l
pinctrl_3	exynos5250.dtsi	/^		pinctrl_3: pinctrl@03860000 {$/;"	l
pinctrl_3	exynos5410.dtsi	/^		pinctrl_3: pinctrl@03860000 {$/;"	l
pinctrl_3	exynos5420.dtsi	/^		pinctrl_3: pinctrl@14010000 {$/;"	l
pinctrl_4	exynos5420.dtsi	/^		pinctrl_4: pinctrl@03860000 {$/;"	l
pinctrl_ac97	at91sam9263.dtsi	/^					pinctrl_ac97: ac97-0 {$/;"	l
pinctrl_ac97	at91sam9g45.dtsi	/^					pinctrl_ac97: ac97-0 {$/;"	l
pinctrl_ac97_reset	imx6qdl-udoo.dtsi	/^		pinctrl_ac97_reset: ac97reset {$/;"	l
pinctrl_ac97_running	imx6qdl-udoo.dtsi	/^		pinctrl_ac97_running: ac97running {$/;"	l
pinctrl_ac97_warm_reset	imx6qdl-udoo.dtsi	/^		pinctrl_ac97_warm_reset: ac97warmreset {$/;"	l
pinctrl_accel	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_accel: accelgrp {$/;"	l
pinctrl_acpi_default	aspeed-g4.dtsi	/^					pinctrl_acpi_default: acpi_default {$/;"	l	label:syscon.pinctrl
pinctrl_acpi_default	aspeed-g5.dtsi	/^					pinctrl_acpi_default: acpi_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc0_ad0	at91sam9g45.dtsi	/^					pinctrl_adc0_ad0: adc0_ad0 {$/;"	l
pinctrl_adc0_ad0	at91sam9rl.dtsi	/^					pinctrl_adc0_ad0: adc0_ad0-0 {$/;"	l
pinctrl_adc0_ad0	sama5d3.dtsi	/^					pinctrl_adc0_ad0: adc0_ad0 {$/;"	l
pinctrl_adc0_ad0	sama5d4.dtsi	/^					pinctrl_adc0_ad0: adc0_ad0 {$/;"	l
pinctrl_adc0_ad0_sleep	sama5d3xmb_cmp.dtsi	/^					pinctrl_adc0_ad0_sleep: adc0_ad0_1 {$/;"	l
pinctrl_adc0_ad1	at91sam9g45.dtsi	/^					pinctrl_adc0_ad1: adc0_ad1 {$/;"	l
pinctrl_adc0_ad1	at91sam9rl.dtsi	/^					pinctrl_adc0_ad1: adc0_ad1-0 {$/;"	l
pinctrl_adc0_ad1	sama5d3.dtsi	/^					pinctrl_adc0_ad1: adc0_ad1 {$/;"	l
pinctrl_adc0_ad1	sama5d4.dtsi	/^					pinctrl_adc0_ad1: adc0_ad1 {$/;"	l
pinctrl_adc0_ad10	sama5d3.dtsi	/^					pinctrl_adc0_ad10: adc0_ad10 {$/;"	l
pinctrl_adc0_ad11	sama5d3.dtsi	/^					pinctrl_adc0_ad11: adc0_ad11 {$/;"	l
pinctrl_adc0_ad1_sleep	sama5d3xmb_cmp.dtsi	/^					pinctrl_adc0_ad1_sleep: adc0_ad1_1 {$/;"	l
pinctrl_adc0_ad2	at91sam9g45.dtsi	/^					pinctrl_adc0_ad2: adc0_ad2 {$/;"	l
pinctrl_adc0_ad2	at91sam9rl.dtsi	/^					pinctrl_adc0_ad2: adc0_ad2-0 {$/;"	l
pinctrl_adc0_ad2	sama5d3.dtsi	/^					pinctrl_adc0_ad2: adc0_ad2 {$/;"	l
pinctrl_adc0_ad2	sama5d4.dtsi	/^					pinctrl_adc0_ad2: adc0_ad2 {$/;"	l
pinctrl_adc0_ad2_sleep	sama5d3xmb_cmp.dtsi	/^					pinctrl_adc0_ad2_sleep: adc0_ad2_1 {$/;"	l
pinctrl_adc0_ad3	at91sam9g45.dtsi	/^					pinctrl_adc0_ad3: adc0_ad3 {$/;"	l
pinctrl_adc0_ad3	at91sam9rl.dtsi	/^					pinctrl_adc0_ad3: adc0_ad3-0 {$/;"	l
pinctrl_adc0_ad3	sama5d3.dtsi	/^					pinctrl_adc0_ad3: adc0_ad3 {$/;"	l
pinctrl_adc0_ad3	sama5d4.dtsi	/^					pinctrl_adc0_ad3: adc0_ad3 {$/;"	l
pinctrl_adc0_ad3_sleep	sama5d3xmb_cmp.dtsi	/^					pinctrl_adc0_ad3_sleep: adc0_ad3_1 {$/;"	l
pinctrl_adc0_ad4	at91sam9g45.dtsi	/^					pinctrl_adc0_ad4: adc0_ad4 {$/;"	l
pinctrl_adc0_ad4	at91sam9rl.dtsi	/^					pinctrl_adc0_ad4: adc0_ad4-0 {$/;"	l
pinctrl_adc0_ad4	sama5d3.dtsi	/^					pinctrl_adc0_ad4: adc0_ad4 {$/;"	l
pinctrl_adc0_ad4	sama5d4.dtsi	/^					pinctrl_adc0_ad4: adc0_ad4 {$/;"	l
pinctrl_adc0_ad4_sleep	sama5d3xmb_cmp.dtsi	/^					pinctrl_adc0_ad4_sleep: adc0_ad4_1 {$/;"	l
pinctrl_adc0_ad5	at91sam9g45.dtsi	/^					pinctrl_adc0_ad5: adc0_ad5 {$/;"	l
pinctrl_adc0_ad5	at91sam9rl.dtsi	/^					pinctrl_adc0_ad5: adc0_ad5-0 {$/;"	l
pinctrl_adc0_ad5	sama5d3.dtsi	/^					pinctrl_adc0_ad5: adc0_ad5 {$/;"	l
pinctrl_adc0_ad5	vf610-twr.dts	/^		pinctrl_adc0_ad5: adc0ad5grp {$/;"	l
pinctrl_adc0_ad5	vf610-zii-dev.dtsi	/^	pinctrl_adc0_ad5: adc0ad5grp {$/;"	l
pinctrl_adc0_ad6	at91sam9g45.dtsi	/^					pinctrl_adc0_ad6: adc0_ad6 {$/;"	l
pinctrl_adc0_ad6	sama5d3.dtsi	/^					pinctrl_adc0_ad6: adc0_ad6 {$/;"	l
pinctrl_adc0_ad7	at91sam9g45.dtsi	/^					pinctrl_adc0_ad7: adc0_ad7 {$/;"	l
pinctrl_adc0_ad7	sama5d3.dtsi	/^					pinctrl_adc0_ad7: adc0_ad7 {$/;"	l
pinctrl_adc0_ad8	sama5d3.dtsi	/^					pinctrl_adc0_ad8: adc0_ad8 {$/;"	l
pinctrl_adc0_ad9	sama5d3.dtsi	/^					pinctrl_adc0_ad9: adc0_ad9 {$/;"	l
pinctrl_adc0_adtrg	at91sam9g45.dtsi	/^					pinctrl_adc0_adtrg: adc0_adtrg {$/;"	l
pinctrl_adc0_adtrg	at91sam9rl.dtsi	/^					pinctrl_adc0_adtrg: adc0_adtrg-0 {$/;"	l
pinctrl_adc0_adtrg	sama5d3.dtsi	/^					pinctrl_adc0_adtrg: adc0_adtrg {$/;"	l
pinctrl_adc0_adtrg	sama5d4.dtsi	/^					pinctrl_adc0_adtrg: adc0_adtrg {$/;"	l
pinctrl_adc0_adtrg_sleep	sama5d3xmb_cmp.dtsi	/^					pinctrl_adc0_adtrg_sleep: adc0_adtrg_1 {$/;"	l
pinctrl_adc0_default	aspeed-g4.dtsi	/^					pinctrl_adc0_default: adc0_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc0_default	aspeed-g5.dtsi	/^					pinctrl_adc0_default: adc0_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc0_ts	at91sam9rl.dtsi	/^					pinctrl_adc0_ts: adc0_ts-0 {$/;"	l
pinctrl_adc1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_adc1: adc1grp {$/;"	l
pinctrl_adc1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_adc1: adc1grp {$/;"	l
pinctrl_adc1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_adc1: adc1grp {$/;"	l
pinctrl_adc10_default	aspeed-g4.dtsi	/^					pinctrl_adc10_default: adc10_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc10_default	aspeed-g5.dtsi	/^					pinctrl_adc10_default: adc10_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc11_default	aspeed-g4.dtsi	/^					pinctrl_adc11_default: adc11_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc11_default	aspeed-g5.dtsi	/^					pinctrl_adc11_default: adc11_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc12_default	aspeed-g4.dtsi	/^					pinctrl_adc12_default: adc12_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc12_default	aspeed-g5.dtsi	/^					pinctrl_adc12_default: adc12_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc13_default	aspeed-g4.dtsi	/^					pinctrl_adc13_default: adc13_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc13_default	aspeed-g5.dtsi	/^					pinctrl_adc13_default: adc13_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc14_default	aspeed-g4.dtsi	/^					pinctrl_adc14_default: adc14_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc14_default	aspeed-g5.dtsi	/^					pinctrl_adc14_default: adc14_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc15_default	aspeed-g4.dtsi	/^					pinctrl_adc15_default: adc15_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc15_default	aspeed-g5.dtsi	/^					pinctrl_adc15_default: adc15_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc1_default	aspeed-g4.dtsi	/^					pinctrl_adc1_default: adc1_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc1_default	aspeed-g5.dtsi	/^					pinctrl_adc1_default: adc1_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc2_default	aspeed-g4.dtsi	/^					pinctrl_adc2_default: adc2_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc2_default	aspeed-g5.dtsi	/^					pinctrl_adc2_default: adc2_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc3_default	aspeed-g4.dtsi	/^					pinctrl_adc3_default: adc3_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc3_default	aspeed-g5.dtsi	/^					pinctrl_adc3_default: adc3_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc4_default	aspeed-g4.dtsi	/^					pinctrl_adc4_default: adc4_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc4_default	aspeed-g5.dtsi	/^					pinctrl_adc4_default: adc4_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc5_default	aspeed-g4.dtsi	/^					pinctrl_adc5_default: adc5_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc5_default	aspeed-g5.dtsi	/^					pinctrl_adc5_default: adc5_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc6_default	aspeed-g4.dtsi	/^					pinctrl_adc6_default: adc6_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc6_default	aspeed-g5.dtsi	/^					pinctrl_adc6_default: adc6_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc7_default	aspeed-g4.dtsi	/^					pinctrl_adc7_default: adc7_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc7_default	aspeed-g5.dtsi	/^					pinctrl_adc7_default: adc7_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc8_default	aspeed-g4.dtsi	/^					pinctrl_adc8_default: adc8_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc8_default	aspeed-g5.dtsi	/^					pinctrl_adc8_default: adc8_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc9_default	aspeed-g4.dtsi	/^					pinctrl_adc9_default: adc9_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc9_default	aspeed-g5.dtsi	/^					pinctrl_adc9_default: adc9_default {$/;"	l	label:syscon.pinctrl
pinctrl_adc_default	at91-sama5d2_xplained.dts	/^				pinctrl_adc_default: adc_default {$/;"	l
pinctrl_adtrg_default	at91-sama5d2_xplained.dts	/^				pinctrl_adtrg_default: adtrg_default {$/;"	l
pinctrl_adv7180	imx6dl-gw52xx.dts	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6dl-gw53xx.dts	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6dl-gw54xx.dts	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6q-gw52xx.dts	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6q-gw53xx.dts	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6q-gw54xx.dts	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6qdl-gw51xx.dtsi	/^		pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_adv7180	imx6qdl-gw553x.dtsi	/^	pinctrl_adv7180: adv7180grp {$/;"	l
pinctrl_aobus	meson8.dtsi	/^	pinctrl_aobus: pinctrl@84 {$/;"	l
pinctrl_aobus	meson8b.dtsi	/^	pinctrl_aobus: pinctrl@84 {$/;"	l
pinctrl_aout	uniphier-pinctrl.dtsi	/^	pinctrl_aout: aout_grp {$/;"	l
pinctrl_apalis_gpio1	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio1: gpio2io04grp {$/;"	l
pinctrl_apalis_gpio2	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio2: gpio2io05grp {$/;"	l
pinctrl_apalis_gpio3	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio3: gpio2io06grp {$/;"	l
pinctrl_apalis_gpio4	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio4: gpio2io07grp {$/;"	l
pinctrl_apalis_gpio5	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio5: gpio6io10grp {$/;"	l
pinctrl_apalis_gpio6	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio6: gpio6io09grp {$/;"	l
pinctrl_apalis_gpio7	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio7: gpio1io02grp {$/;"	l
pinctrl_apalis_gpio8	imx6qdl-apalis.dtsi	/^	pinctrl_apalis_gpio8: gpio1io06grp {$/;"	l
pinctrl_aristainetos2_usbh1_vbus	imx6qdl-aristainetos2.dtsi	/^	pinctrl_aristainetos2_usbh1_vbus: aristainetos-usbh1-vbus {$/;"	l
pinctrl_aristainetos2_usbotg_vbus	imx6qdl-aristainetos2.dtsi	/^	pinctrl_aristainetos2_usbotg_vbus: aristainetos-usbotg-vbus {$/;"	l
pinctrl_aristainetos_usbh1_vbus	imx6qdl-aristainetos.dtsi	/^		pinctrl_aristainetos_usbh1_vbus: aristainetos-usbh1-vbus {$/;"	l
pinctrl_aristainetos_usbotg_vbus	imx6qdl-aristainetos.dtsi	/^		pinctrl_aristainetos_usbotg_vbus: aristainetos-usbotg-vbus {$/;"	l
pinctrl_audmux	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx25-pdk.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx51-babbage.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx53-m53evk.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx53-qsb-common.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx53-tqma53.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx53-voipac-bsb.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6dl-riotboard.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6dlea-com-kit.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6dlea-com-kit_v2.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6q-ba16.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6q-cm-fx6.dts	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6q-gw5400-a.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6q-marsboard.dts	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-apalis.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-apf6dev.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-aristainetos.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-aristainetos2.dtsi	/^	pinctrl_audmux: audmux {$/;"	l
pinctrl_audmux	imx6qdl-colibri.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-gw52xx.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-gw53xx.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-gw54xx.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-gw560x.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-gw5903.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-icore-rqs.dtsi	/^	pinctrl_audmux: audmux {$/;"	l
pinctrl_audmux	imx6qdl-nit6xlite.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-rex.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-sabreauto.dtsi	/^                pinctrl_audmux: audmux {$/;"	l
pinctrl_audmux	imx6qdl-sabrelite.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-sabresd.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-tx6.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-wandboard.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qea-com-kit.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6qea-com-kit_v2.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6sx-nitrogen6sx.dts	/^	pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6sx-sdb.dtsi	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6sxea-com-kit.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6sxea-com-kit_v2.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux	imx6sxscm-evb.dts	/^		pinctrl_audmux: audmuxgrp {$/;"	l
pinctrl_audmux3	imx6sl-evk.dts	/^		pinctrl_audmux3: audmux3grp {$/;"	l
pinctrl_audmux3	imx6sll-evk.dts	/^		pinctrl_audmux3: audmux3grp {$/;"	l
pinctrl_audmux3	imx6sll-lpddr3-arm2.dts	/^		pinctrl_audmux3: audmux3grp {$/;"	l
pinctrl_audmux_1	imx6sx-14x14-arm2.dts	/^		pinctrl_audmux_1: audmuxgrp-1 {$/;"	l
pinctrl_audmux_1	imx6sx-19x19-arm2.dts	/^		pinctrl_audmux_1: audmuxgrp-1 {$/;"	l
pinctrl_audmux_2	imx6sx-14x14-arm2.dts	/^		pinctrl_audmux_2: audmuxgrp-2 {$/;"	l
pinctrl_audmux_2	imx6sx-19x19-arm2.dts	/^		pinctrl_audmux_2: audmuxgrp-2 {$/;"	l
pinctrl_audmux_3	imx6sx-14x14-arm2.dts	/^		pinctrl_audmux_3: audmux-3 {$/;"	l
pinctrl_audmux_3	imx6sx-sabreauto.dts	/^		pinctrl_audmux_3: audmux-3 {$/;"	l
pinctrl_audmux_novena	imx6q-novena.dts	/^	pinctrl_audmux_novena: audmuxgrp-novena {$/;"	l
pinctrl_backlight	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_backlight: backlightgrp {$/;"	l
pinctrl_backlight	imx51-apf51dev.dts	/^		pinctrl_backlight: bl1grp {$/;"	l
pinctrl_backlight	imx6q-mccmon6.dts	/^	pinctrl_backlight: dispgrp {$/;"	l
pinctrl_backlight	imx6qdl-aristainetos.dtsi	/^		pinctrl_backlight: backlightgrp {$/;"	l
pinctrl_backlight	imx7d-sdb.dts	/^	pinctrl_backlight: backlightgrp {$/;"	l
pinctrl_backlight_1	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_backlight_1: backlightgrp-1 {$/;"	l
pinctrl_backlight_j9	imx7d-nitrogen7.dts	/^	pinctrl_backlight_j9: backlightj9grp {$/;"	l
pinctrl_backlight_lvds1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_backlight_lvds1: backlight-lvds1grp {$/;"	l
pinctrl_backlight_novena	imx6q-novena.dts	/^	pinctrl_backlight_novena: backlightgrp-novena {$/;"	l
pinctrl_bmcint_default	aspeed-g4.dtsi	/^					pinctrl_bmcint_default: bmcint_default {$/;"	l	label:syscon.pinctrl
pinctrl_bmcint_default	aspeed-g5.dtsi	/^					pinctrl_bmcint_default: bmcint_default {$/;"	l	label:syscon.pinctrl
pinctrl_board_mmc	pm9g45.dts	/^					pinctrl_board_mmc: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91-cosino.dtsi	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91-sam9_l9260.dts	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91sam9263ek.dts	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91sam9m10g45ek.dts	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91sam9n12ek.dts	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91sam9rlek.dts	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0	at91sam9x5ek.dtsi	/^					pinctrl_board_mmc0: mmc0-board {$/;"	l
pinctrl_board_mmc0_slot0	at91sam9g20ek_2mmc.dts	/^					pinctrl_board_mmc0_slot0: mmc0_slot0-board {$/;"	l
pinctrl_board_mmc0_slot1	at91-foxg20.dts	/^					pinctrl_board_mmc0_slot1: mmc0_slot1-board {$/;"	l
pinctrl_board_mmc0_slot1	at91sam9260ek.dts	/^					pinctrl_board_mmc0_slot1: mmc0_slot1-board {$/;"	l
pinctrl_board_mmc0_slot1	at91sam9g20ek_common.dtsi	/^					pinctrl_board_mmc0_slot1: mmc0_slot1-board {$/;"	l
pinctrl_board_mmc1	at91sam9m10g45ek.dts	/^					pinctrl_board_mmc1: mmc1-board {$/;"	l
pinctrl_board_mmc1	at91sam9x5ek.dtsi	/^					pinctrl_board_mmc1: mmc1-board {$/;"	l
pinctrl_board_usb2	at91sam9x5ek.dtsi	/^					pinctrl_board_usb2: usb2-board {$/;"	l
pinctrl_bp1	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_bp1: bp1grp {$/;"	l
pinctrl_brcm_reg	imx6ul-pico-hobbit.dts	/^	pinctrl_brcm_reg: brcmreggrp {$/;"	l
pinctrl_brcm_reg	imx7d-sdb.dts	/^		pinctrl_brcm_reg: brcmreggrp {$/;"	l
pinctrl_brcm_reg	imx7s-warp.dts	/^	pinctrl_brcm_reg: brcmreggrp {$/;"	l
pinctrl_bt	imx6dqscm-qwks-rev3-btwifi.dtsi	/^		 pinctrl_bt: btgrp {$/;"	l
pinctrl_bt	imx6sx-sdb-btwifi.dts	/^		pinctrl_bt: btgrp {$/;"	l
pinctrl_bt	imx6sxscm-evb-btwifi.dtsi	/^		pinctrl_bt: btgrp {$/;"	l
pinctrl_bt	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_bt: btgrp {$/;"	l
pinctrl_bt	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_bt: btgrp {$/;"	l
pinctrl_bt	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_bt: btgrp-1 {$/;"	l
pinctrl_bt_reg	imx6sx-udoo-neo.dtsi	/^	pinctrl_bt_reg: btreggrp {$/;"	l
pinctrl_bt_reg	imx7s-warp.dts	/^	pinctrl_bt_reg: btreggrp {$/;"	l
pinctrl_btreg	imx6qdl-sabresd-btwifi.dtsi	/^		pinctrl_btreg: btreggrp {$/;"	l
pinctrl_btreg	imx6sl-evk-btwifi.dts	/^		pinctrl_btreg: btreggrp {$/;"	l
pinctrl_cam	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^		pinctrl_cam: camgrp {$/;"	l
pinctrl_cam_mclk	imx6qdl-apalis.dtsi	/^	pinctrl_cam_mclk: cammclkgrp {$/;"	l
pinctrl_cam_mclk	imx6qdl-colibri.dtsi	/^	pinctrl_cam_mclk: cammclkgrp {$/;"	l
pinctrl_can	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_can: cangrp {$/;"	l
pinctrl_can0_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_can0_default: can0_default {$/;"	l
pinctrl_can0_default	at91-sama5d2_xplained.dts	/^				pinctrl_can0_default: can0_default {$/;"	l
pinctrl_can0_default	zynq-zc702.dts	/^	pinctrl_can0_default: can0-default {$/;"	l
pinctrl_can0_rx_tx	at91sam9x5_can.dtsi	/^					pinctrl_can0_rx_tx: can0_rx_tx {$/;"	l
pinctrl_can0_rx_tx	sama5d3_can.dtsi	/^					pinctrl_can0_rx_tx: can0_rx_tx {$/;"	l
pinctrl_can1	imx25-pdk.dts	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx53-m53evk.dts	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx53-tqma53.dtsi	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx53-tx53.dtsi	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx6q-dmo-edmqmx6.dts	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1	imx6qdl-sabrelite.dtsi	/^		pinctrl_can1: can1grp {$/;"	l
pinctrl_can1_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_can1_default: can1_default {$/;"	l
pinctrl_can1_default	at91-sama5d2_xplained.dts	/^				pinctrl_can1_default: can1_default {$/;"	l
pinctrl_can1_rx_tx	at91sam9x5_can.dtsi	/^					pinctrl_can1_rx_tx: can1_rx_tx {$/;"	l
pinctrl_can1_rx_tx	sama5d3_can.dtsi	/^					pinctrl_can1_rx_tx: can1_rx_tx {$/;"	l
pinctrl_can2	imx53-m53evk.dts	/^		pinctrl_can2: can2grp {$/;"	l
pinctrl_can2	imx53-tqma53.dtsi	/^		pinctrl_can2: can2grp {$/;"	l
pinctrl_can2	imx53-tx53.dtsi	/^		pinctrl_can2: can2grp {$/;"	l
pinctrl_can_gpios	imx6dlea-com-kit.dts	/^		pinctrl_can_gpios: can-gpios {$/;"	l
pinctrl_can_gpios	imx6qea-com-kit.dts	/^		pinctrl_can_gpios: can-gpios {$/;"	l
pinctrl_can_gpios	imx6sx-sdb.dtsi	/^		pinctrl_can_gpios: can-gpios {$/;"	l
pinctrl_can_gpios	imx6sxea-com-kit.dts	/^		pinctrl_can_gpios: can-gpios {$/;"	l
pinctrl_can_gpios	imx6sxscm-evb.dts	/^		pinctrl_can_gpios: can-gpios {$/;"	l
pinctrl_can_int	vf-colibri-eval-v3.dtsi	/^		pinctrl_can_int: can_int {$/;"	l
pinctrl_can_rx_tx	at91sam9263.dtsi	/^					pinctrl_can_rx_tx: can_rx_tx {$/;"	l
pinctrl_can_xcvr	imx53-tx53.dtsi	/^		pinctrl_can_xcvr: can-xcvrgrp {$/;"	l
pinctrl_can_xcvr	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_can_xcvr: can-xcvrgrp {$/;"	l
pinctrl_can_xcvr	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_can_xcvr: can-xcvrgrp {$/;"	l
pinctrl_can_xcvr	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_can_xcvr: can-xcvrgrp {$/;"	l
pinctrl_can_xcvr	imx6qdl-sabrelite.dtsi	/^		pinctrl_can_xcvr: can-xcvrgrp {$/;"	l
pinctrl_canfd1	imx6sxscm-evb.dts	/^		pinctrl_canfd1: canfd1grp-1 {$/;"	l
pinctrl_canfd1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_canfd1_1: canfd1grp-1 {$/;"	l
pinctrl_canfd2	imx6sxea-com-kit.dts	/^		pinctrl_canfd2: canfd2grp-1 {$/;"	l
pinctrl_canfd2	imx6sxea-com-kit_v2.dts	/^		pinctrl_canfd2: canfd2grp-1 {$/;"	l
pinctrl_canfd2	imx6sxscm-evb.dts	/^		pinctrl_canfd2: canfd2grp-1 {$/;"	l
pinctrl_canfd2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_canfd2_1: canfd2grp-1 {$/;"	l
pinctrl_cbus	meson8.dtsi	/^	pinctrl_cbus: pinctrl@9880 {$/;"	l
pinctrl_cbus	meson8b.dtsi	/^	pinctrl_cbus: pinctrl@9880 {$/;"	l
pinctrl_cd_usdhc1	imx7-colibri.dtsi	/^	pinctrl_cd_usdhc1: usdhc1-cd-grp {$/;"	l
pinctrl_cec0_default	stih407-pinctrl.dtsi	/^				pinctrl_cec0_default: cec0-default {$/;"	l
pinctrl_charger_chglev	at91-sama5d2_xplained.dts	/^				pinctrl_charger_chglev: charger_chglev {$/;"	l
pinctrl_charger_irq	at91-sama5d2_xplained.dts	/^				pinctrl_charger_irq: charger_irq {$/;"	l
pinctrl_charger_lbo	at91-sama5d2_xplained.dts	/^				pinctrl_charger_lbo: charger_lbo {$/;"	l
pinctrl_classd_default	at91-sama5d2_xplained.dts	/^				pinctrl_classd_default: classd_default {$/;"	l
pinctrl_clkcodec	imx51-babbage.dts	/^		pinctrl_clkcodec: clkcodecgrp {$/;"	l
pinctrl_codec1	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_codec1: dac1grp {$/;"	l
pinctrl_codec2	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_codec2: dac2grp {$/;"	l
pinctrl_csi1	imx6sll-evk.dts	/^		pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi1	imx6ul-14x14-evk.dts	/^	pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi1	imx6ul-9x9-evk.dts	/^		pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi1	imx6ull-14x14-evk.dts	/^	pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi1	imx6ull-9x9-evk.dts	/^		pinctrl_csi1: csi1grp {$/;"	l
pinctrl_csi_0	imx6sl-evk.dts	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6sx-14x14-arm2.dts	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6sx-19x19-arm2.dts	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6sx-sdb.dtsi	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6sxea-com-kit-ov5640-pl.dts	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6sxea-com-kit_v2-ov5640-pl.dts	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6sxscm-evb.dts	/^		pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6ulea-com-kit-ov5640-pl.dts	/^                pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_0	imx6ulea-com-kit_v2-ov5640-pl.dts	/^                pinctrl_csi_0: csigrp-0 {$/;"	l
pinctrl_csi_1	imx6sx-14x14-arm2.dts	/^		pinctrl_csi_1: csigrp-1 {$/;"	l
pinctrl_csi_1	imx6sx-19x19-arm2.dts	/^		pinctrl_csi_1: csigrp-1 {$/;"	l
pinctrl_csien	imx27-phytec-phycore-rdk.dts	/^		pinctrl_csien: csiengrp {$/;"	l
pinctrl_cspi	imx50-evk.dts	/^		pinctrl_cspi: cspigrp {$/;"	l
pinctrl_cspi	imx53-tqma53.dtsi	/^		pinctrl_cspi: cspigrp {$/;"	l
pinctrl_cspi1	imx1-ads.dts	/^		pinctrl_cspi1: cspi1grp {$/;"	l
pinctrl_cspi1	imx27-apf27dev.dts	/^		pinctrl_cspi1: cspi1grp {$/;"	l
pinctrl_cspi1	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_cspi1: cspi1grp {$/;"	l
pinctrl_cspi1	imx27-phytec-phycore-som.dtsi	/^		pinctrl_cspi1: cspi1grp {$/;"	l
pinctrl_cspi1_cs	imx27-apf27dev.dts	/^		pinctrl_cspi1_cs: cspi1csgrp {$/;"	l
pinctrl_cspi1cs1	imx27-phytec-phycore-rdk.dts	/^		pinctrl_cspi1cs1: cspi1cs1grp {$/;"	l
pinctrl_cspi2	imx27-apf27dev.dts	/^		pinctrl_cspi2: cspi2grp {$/;"	l
pinctrl_cspi2	imx27-pdk.dts	/^		pinctrl_cspi2: cspi2grp {$/;"	l
pinctrl_cspi2_cs	imx27-apf27dev.dts	/^		pinctrl_cspi2_cs: cspi2csgrp {$/;"	l
pinctrl_cubox_i_hdmi	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_hdmi: cubox-i-hdmi {$/;"	l
pinctrl_cubox_i_i2c2	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_i2c2: cubox-i-i2c2 {$/;"	l
pinctrl_cubox_i_i2c3	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_i2c3: cubox-i-i2c3 {$/;"	l
pinctrl_cubox_i_ir	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_ir: cubox-i-ir {$/;"	l
pinctrl_cubox_i_pwm1	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_pwm1: cubox-i-pwm1-front-led {$/;"	l
pinctrl_cubox_i_spdif	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_spdif: cubox-i-spdif {$/;"	l
pinctrl_cubox_i_usbh1	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_usbh1: cubox-i-usbh1 {$/;"	l
pinctrl_cubox_i_usbh1_vbus	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_usbh1_vbus: cubox-i-usbh1-vbus {$/;"	l
pinctrl_cubox_i_usbotg	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_usbotg: cubox-i-usbotg {$/;"	l
pinctrl_cubox_i_usbotg_vbus	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_usbotg_vbus: cubox-i-usbotg-vbus {$/;"	l
pinctrl_cubox_i_usdhc2	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_usdhc2: cubox-i-usdhc2 {$/;"	l
pinctrl_cubox_i_usdhc2_aux	imx6qdl-cubox-i.dtsi	/^		pinctrl_cubox_i_usdhc2_aux: cubox-i-usdhc2-aux {$/;"	l
pinctrl_dbgu	at91rm9200.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9260.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9261.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9263.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9g45.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9n12.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9rl.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	at91sam9x5.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	sama5d3.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dbgu	sama5d4.dtsi	/^					pinctrl_dbgu: dbgu-0 {$/;"	l
pinctrl_dcu0_1	vf-colibri.dtsi	/^		pinctrl_dcu0_1: dcu0grp_1 {$/;"	l
pinctrl_ddcclk_default	aspeed-g4.dtsi	/^					pinctrl_ddcclk_default: ddcclk_default {$/;"	l	label:syscon.pinctrl
pinctrl_ddcclk_default	aspeed-g5.dtsi	/^					pinctrl_ddcclk_default: ddcclk_default {$/;"	l	label:syscon.pinctrl
pinctrl_ddcdat_default	aspeed-g4.dtsi	/^					pinctrl_ddcdat_default: ddcdat_default {$/;"	l	label:syscon.pinctrl
pinctrl_ddcdat_default	aspeed-g5.dtsi	/^					pinctrl_ddcdat_default: ddcdat_default {$/;"	l	label:syscon.pinctrl
pinctrl_disp0	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_disp0: disp0grp {$/;"	l
pinctrl_disp0_1	imx6qdl-tx6.dtsi	/^	pinctrl_disp0_1: disp0grp-1 {$/;"	l
pinctrl_disp0_1	imx6ul-tx6ul.dtsi	/^	pinctrl_disp0_1: disp0grp-1 {$/;"	l
pinctrl_disp0_2	imx6qdl-tx6.dtsi	/^	pinctrl_disp0_2: disp0grp-2 {$/;"	l
pinctrl_disp0_2	imx6ul-tx6ul.dtsi	/^	pinctrl_disp0_2: disp0grp-2 {$/;"	l
pinctrl_disp0_3	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_disp0_3: disp0grp-3 {$/;"	l
pinctrl_disp1_1	imx53-mba53.dts	/^		pinctrl_disp1_1: disp1-grp1 {$/;"	l
pinctrl_display	imx6q-ba16.dtsi	/^	pinctrl_display: dispgrp {$/;"	l
pinctrl_ds1339	imx53-tx53.dtsi	/^		pinctrl_ds1339: ds1339grp {$/;"	l
pinctrl_dsi_hdmi	imx7ulp-evk.dts	/^		pinctrl_dsi_hdmi: dsi_hdmi_grp {$/;"	l
pinctrl_dsi_hdmi	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_dsi_hdmi: dsi_hdmi_grp {$/;"	l
pinctrl_dsi_hdmi	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_dsi_hdmi: dsi_hdmi_grp {$/;"	l
pinctrl_dsi_hdmi	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_dsi_hdmi: dsi_hdmi_grp {$/;"	l
pinctrl_dsi_hdmi	imx7ulpea-ucom-ptp.dts	/^		pinctrl_dsi_hdmi: dsi_hdmi_grp {$/;"	l
pinctrl_dspi0	vf610-twr.dts	/^		pinctrl_dspi0: dspi0grp {$/;"	l
pinctrl_dspi0	vf610-zii-dev.dtsi	/^	pinctrl_dspi0: dspi0grp {$/;"	l
pinctrl_dspi1	vf-colibri.dtsi	/^		pinctrl_dspi1: dspi1grp {$/;"	l
pinctrl_dspi2	vf610-zii-dev.dtsi	/^	pinctrl_dspi2: dspi2grp {$/;"	l
pinctrl_dvfs	imx6ul-14x14-evk.dts	/^	pinctrl_dvfs: dvfsgrp {$/;"	l
pinctrl_dvfs	imx6ul-9x9-evk.dts	/^		pinctrl_dvfs: dvfsgrp {$/;"	l
pinctrl_dvfs	imx6ull-14x14-evk.dts	/^		pinctrl_dvfs: dvfsgrp {$/;"	l
pinctrl_dvfs	imx6ull-9x9-evk.dts	/^		pinctrl_dvfs: dvfsgrp {$/;"	l
pinctrl_ebi_addr	sama5d3.dtsi	/^					pinctrl_ebi_addr: ebi-addr-0 {$/;"	l
pinctrl_ebi_addr	sama5d4.dtsi	/^					pinctrl_ebi_addr: ebi-addr-0 {$/;"	l
pinctrl_ebi_addr_nand	at91sam9rl.dtsi	/^					pinctrl_ebi_addr_nand: ebi-addr-0 {$/;"	l
pinctrl_ebi_addr_nand	at91sam9x5.dtsi	/^					pinctrl_ebi_addr_nand: ebi-addr-0 {$/;"	l
pinctrl_ebi_cs0	sama5d3.dtsi	/^					pinctrl_ebi_cs0: ebi-cs0-0 {$/;"	l
pinctrl_ebi_cs0	sama5d4.dtsi	/^					pinctrl_ebi_cs0: ebi-cs0-0 {$/;"	l
pinctrl_ebi_cs1	sama5d3.dtsi	/^					pinctrl_ebi_cs1: ebi-cs1-0 {$/;"	l
pinctrl_ebi_cs1	sama5d4.dtsi	/^					pinctrl_ebi_cs1: ebi-cs1-0 {$/;"	l
pinctrl_ebi_cs2	sama5d3.dtsi	/^					pinctrl_ebi_cs2: ebi-cs2-0 {$/;"	l
pinctrl_ebi_cs2	sama5d4.dtsi	/^					pinctrl_ebi_cs2: ebi-cs2-0 {$/;"	l
pinctrl_ebi_cs3	sama5d4.dtsi	/^					pinctrl_ebi_cs3: ebi-cs3-0 {$/;"	l
pinctrl_ebi_data_0_7	at91sam9x5.dtsi	/^					pinctrl_ebi_data_0_7: ebi-data-lsb-0 {$/;"	l
pinctrl_ebi_data_0_7	sama5d4.dtsi	/^					pinctrl_ebi_data_0_7: ebi-data-lsb-0 {$/;"	l
pinctrl_ebi_data_8_15	at91sam9x5.dtsi	/^					pinctrl_ebi_data_8_15: ebi-data-msb-0 {$/;"	l
pinctrl_ebi_data_8_15	sama5d4.dtsi	/^					pinctrl_ebi_data_8_15: ebi-data-msb-0 {$/;"	l
pinctrl_ebi_nand_addr	sama5d3.dtsi	/^					pinctrl_ebi_nand_addr: ebi-addr-1 {$/;"	l
pinctrl_ebi_nand_addr	sama5d4.dtsi	/^					pinctrl_ebi_nand_addr: ebi-addr-1 {$/;"	l
pinctrl_ebi_nandrdy	sama5d4.dtsi	/^					pinctrl_ebi_nandrdy: ebi-nandrdy-0 {$/;"	l
pinctrl_ebi_nrd_nandoe	sama5d4.dtsi	/^					pinctrl_ebi_nrd_nandoe: ebi-nrd-nandoe-0 {$/;"	l
pinctrl_ebi_nwait	sama5d3.dtsi	/^					pinctrl_ebi_nwait: ebi-nwait-0 {$/;"	l
pinctrl_ebi_nwait	sama5d4.dtsi	/^					pinctrl_ebi_nwait: ebi-nwait-0 {$/;"	l
pinctrl_ebi_nwe_nandwe	sama5d4.dtsi	/^					pinctrl_ebi_nwe_nandwe: ebi-nwe-nandwe-0 {$/;"	l
pinctrl_ebi_nwr1_nbs1	sama5d3.dtsi	/^					pinctrl_ebi_nwr1_nbs1: ebi-nwr1-nbs1-0 {$/;"	l
pinctrl_ebi_nwr1_nbs1	sama5d4.dtsi	/^					pinctrl_ebi_nwr1_nbs1: ebi-nwr1-nbs1-0 {$/;"	l
pinctrl_ecspi1	imx51-apf51dev.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx51-babbage.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx51-digi-connectcore-som.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx51-ts4800.dts	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx53-smd.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx53-tqma53.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx53-tx53.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx53-voipac-dmm-668.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6dl-riotboard.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6dlea-com.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6dqscm-1gb-evb-fix-ldo.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6q-ba16.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6q-cm-fx6.dts	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6q-evi.dts	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6q-gw5400-a.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6q-marsboard.dts	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-apalis.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-apf6dev.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-aristainetos2.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-nit6xlite.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-sabreauto.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-sabrelite.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-sabresd.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-ts4900.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-tx6.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6qea-com.dtsi	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6sl-evk.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6sx-nitrogen6sx.dts	/^	pinctrl_ecspi1: ecspi1grp {$/;"	l
pinctrl_ecspi1	imx6sxea-com-kit.dts	/^			pinctrl_ecspi1: ecspi1grp_1 {$/;"	l
pinctrl_ecspi1_1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_ecspi1_1: ecspi1grp-1 {$/;"	l
pinctrl_ecspi1_1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_ecspi1_1: ecspi1grp-1 {$/;"	l
pinctrl_ecspi1_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_ecspi1_1: ecspi1grp-1 {$/;"	l
pinctrl_ecspi1_cs	imx6qdl-sabreauto.dtsi	/^		pinctrl_ecspi1_cs: ecspi1cs {$/;"	l
pinctrl_ecspi1_cs	imx6sxea-com-kit_v2-m4.dts	/^			pinctrl_ecspi1_cs: ecspi1cs {                        $/;"	l
pinctrl_ecspi1_cs_1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {$/;"	l
pinctrl_ecspi1_cs_1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {$/;"	l
pinctrl_ecspi1_cs_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_ecspi1_cs_1: ecspi1_cs_grp-1 {$/;"	l
pinctrl_ecspi1cs	imx6q-evi.dts	/^	pinctrl_ecspi1cs: ecspi1csgrp {$/;"	l
pinctrl_ecspi2	imx51-apf51dev.dts	/^		pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6dl-riotboard.dts	/^		pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6qdl-apalis.dtsi	/^	pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6qdl-aristainetos.dtsi	/^		pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6qdl-aristainetos2.dtsi	/^	pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6qdl-gw54xx.dtsi	/^		pinctrl_ecspi2: escpi2grp {$/;"	l
pinctrl_ecspi2	imx6qdl-rex.dtsi	/^		pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6qdl-ts4900.dtsi	/^	pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2	imx6ul-tx6ul.dtsi	/^	pinctrl_ecspi2: ecspi2grp {$/;"	l
pinctrl_ecspi2_1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_ecspi2_1: ecspi2grp-1 {$/;"	l
pinctrl_ecspi2_cs_1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_ecspi2_cs_1: ecspi2_cs_grp-1 {$/;"	l
pinctrl_ecspi3	imx6dl-riotboard.dts	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx6q-evi.dts	/^	pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx6q-mccmon6.dts	/^	pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx6qdl-gw52xx.dtsi	/^		pinctrl_ecspi3: escpi3grp {$/;"	l
pinctrl_ecspi3	imx6qdl-gw560x.dtsi	/^	pinctrl_ecspi3: escpi3grp {$/;"	l
pinctrl_ecspi3	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx6qdl-rex.dtsi	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx7-colibri.dtsi	/^	pinctrl_ecspi3: ecspi3-grp {$/;"	l
pinctrl_ecspi3	imx7d-sdb.dts	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx7dea-com-kit.dts	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3	imx7dea-ucom-kit.dts	/^		pinctrl_ecspi3: ecspi3grp {$/;"	l
pinctrl_ecspi3_cs	imx6q-mccmon6.dts	/^	pinctrl_ecspi3_cs: ecspi3csgrp {$/;"	l
pinctrl_ecspi3_cs	imx7-colibri.dtsi	/^	pinctrl_ecspi3_cs: ecspi3-cs-grp {$/;"	l
pinctrl_ecspi3_cs	imx7d-sdb.dts	/^		pinctrl_ecspi3_cs: ecspi3_cs_grp {$/;"	l
pinctrl_ecspi3_cs	imx7dea-com-kit.dts	/^		pinctrl_ecspi3_cs: ecspi3_cs_grp {$/;"	l
pinctrl_ecspi3_cs	imx7dea-ucom-kit.dts	/^		pinctrl_ecspi3_cs: ecspi3_cs_grp {$/;"	l
pinctrl_ecspi3_flwp	imx6q-mccmon6.dts	/^	pinctrl_ecspi3_flwp: ecspi3flwpgrp {$/;"	l
pinctrl_ecspi3_novena	imx6q-novena.dts	/^	pinctrl_ecspi3_novena: ecspi3grp-novena {$/;"	l
pinctrl_ecspi3cs	imx6q-evi.dts	/^	pinctrl_ecspi3cs: ecspi3csgrp {$/;"	l
pinctrl_ecspi4	imx6qdl-aristainetos.dtsi	/^		pinctrl_ecspi4: ecspi4grp {$/;"	l
pinctrl_ecspi4	imx6qdl-aristainetos2.dtsi	/^	pinctrl_ecspi4: ecspi4grp {$/;"	l
pinctrl_ecspi4	imx6qdl-colibri.dtsi	/^	pinctrl_ecspi4: ecspi4grp {$/;"	l
pinctrl_ecspi4	imx6ul-14x14-evk-ecspi.dts	/^	pinctrl_ecspi4: ecspi4grp {$/;"	l
pinctrl_ecspi4	imx6ul-opos6uldev.dts	/^	pinctrl_ecspi4: ecspi4grp {$/;"	l
pinctrl_ecspi4_1	imx6sx-14x14-arm2.dts	/^		pinctrl_ecspi4_1: ecspi4grp-1 {$/;"	l
pinctrl_ecspi4_1	imx6sx-19x19-arm2.dts	/^		pinctrl_ecspi4_1: ecspi4grp-1 {$/;"	l
pinctrl_ecspi4_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_ecspi4_1: ecspi4grp-1 {$/;"	l
pinctrl_ecspi4_cs_1	imx6sx-14x14-arm2.dts	/^		pinctrl_ecspi4_cs_1: ecspi4_cs_grp-1 {$/;"	l
pinctrl_ecspi4_cs_1	imx6sx-19x19-arm2.dts	/^		pinctrl_ecspi4_cs_1: ecspi4_cs_grp-1 {$/;"	l
pinctrl_ecspi4_cs_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_ecspi4_cs_1: ecspi4_cs_grp-1 {$/;"	l
pinctrl_ecspi5	imx6q-ba16.dtsi	/^	pinctrl_ecspi5: ecspi5grp {$/;"	l
pinctrl_ecspi5	imx6q-dmo-edmqmx6.dts	/^		pinctrl_ecspi5: ecspi5rp-1 {$/;"	l
pinctrl_ecspi5	imx6q-evi.dts	/^	pinctrl_ecspi5: ecspi5grp {$/;"	l
pinctrl_ecspi5cs	imx6q-evi.dts	/^	pinctrl_ecspi5cs: ecspi5csgrp {$/;"	l
pinctrl_edt_ft5x06	imx6qdl-tx6.dtsi	/^	pinctrl_edt_ft5x06: edt-ft5x06grp {$/;"	l
pinctrl_edt_ft5x06	imx6ul-tx6ul.dtsi	/^	pinctrl_edt_ft5x06: edt-ft5x06grp {$/;"	l
pinctrl_edt_ft5x06_1	imx53-tx53-x03x.dts	/^		pinctrl_edt_ft5x06_1: edt-ft5x06grp-1 {$/;"	l
pinctrl_eeti	imx6dl-tx6u-811x.dts	/^	pinctrl_eeti: eetigrp {$/;"	l
pinctrl_eeti	imx6dl-tx6u-81xx-mb7.dts	/^	pinctrl_eeti: eetigrp {$/;"	l
pinctrl_eeti	imx6q-tx6q-1110.dts	/^	pinctrl_eeti: eetigrp {$/;"	l
pinctrl_eeti	imx6q-tx6q-11x0-mb7.dts	/^	pinctrl_eeti: eetigrp {$/;"	l
pinctrl_eeti1	imx53-tx53-x13x.dts	/^		pinctrl_eeti1: eeti1grp {$/;"	l
pinctrl_eeti2	imx53-tx53-x13x.dts	/^		pinctrl_eeti2: eeti2grp {$/;"	l
pinctrl_egalax_int	imx6q-pop-arm2.dts	/^		pinctrl_egalax_int: egalax_intgrp {$/;"	l
pinctrl_egalax_int	imx6qdl-sabreauto.dtsi	/^		pinctrl_egalax_int: egalax_intgrp {$/;"	l
pinctrl_egalax_int	imx6sx-sabreauto.dts	/^		pinctrl_egalax_int: egalax_intgrp {$/;"	l
pinctrl_egalax_int	imx6sx-sdb.dtsi	/^		pinctrl_egalax_int: egalax_intgrp {$/;"	l
pinctrl_egalax_int	imx6sxscm-evb.dts	/^		pinctrl_egalax_int: egalax_intgrp {$/;"	l
pinctrl_emmc	imx6qdl-savageboard.dtsi	/^	pinctrl_emmc: emmcgrp {$/;"	l
pinctrl_emmc	uniphier-pinctrl.dtsi	/^	pinctrl_emmc: emmc_grp {$/;"	l
pinctrl_enable_lcd	imx51-ts4800.dts	/^	pinctrl_enable_lcd: enablelcdgrp {$/;"	l
pinctrl_enet	imx6dl-riotboard.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6dlea-com.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-arm2.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-ba16.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-cm-fx6.dts	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-dmo-edmqmx6.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-evi.dts	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-gw5400-a.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-marsboard.dts	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-mccmon6.dts	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-pop-arm2.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-sbc6x.dts	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6q-tbs2910.dts	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-apalis.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-apf6.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-aristainetos.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-aristainetos2.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-colibri.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw51xx.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw52xx.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw53xx.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw54xx.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw560x.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw5903.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-gw5904.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-icore-rqs.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-icore.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-nit6xlite.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-rex.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-sabreauto.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-sabrelite.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-sabresd.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-savageboard.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-ts4900.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-tx6.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-udoo.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-wandboard.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet	imx6qea-com.dtsi	/^		pinctrl_enet: enetgrp {$/;"	l
pinctrl_enet1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6sx-nitrogen6sx.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6sx-sdb.dtsi	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6sx-udoo-neo.dtsi	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6sxea-com.dtsi	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6sxscm-evb.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-14x14-evk.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-9x9-evk.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-geam.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-isiot.dtsi	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-liteboard.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-opos6ul.dtsi	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ul-tx6ul.dtsi	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ulea-com.dtsi	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ull-14x14-evk.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx6ull-9x9-evk.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7-colibri.dtsi	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7d-cl-som-imx7.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7d-nitrogen7.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7d-pico.dts	/^	pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7d-sdb.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7dea-com-kit.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7dea-com-kit_v2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7dea-com-ptp.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7dea-ucom-kit.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1	imx7dea-ucom-ptp.dts	/^		pinctrl_enet1: enet1grp {$/;"	l
pinctrl_enet1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_enet1_1: enet1grp-1 {$/;"	l
pinctrl_enet1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_enet1_1: enet1grp-1 {$/;"	l
pinctrl_enet1_1	imx6sx-sabreauto.dts	/^		pinctrl_enet1_1: enet1grp-1 {$/;"	l
pinctrl_enet1_clkout_1	imx6sx-14x14-arm2.dts	/^		pinctrl_enet1_clkout_1: enet1_clkoutgrp-1 {$/;"	l
pinctrl_enet1_clkout_1	imx6sx-19x19-arm2.dts	/^		pinctrl_enet1_clkout_1: enet1_clkoutgrp-1 {$/;"	l
pinctrl_enet1_mdio	imx6ul-tx6ul.dtsi	/^	pinctrl_enet1_mdio: enet1-mdiogrp {$/;"	l
pinctrl_enet2	imx6sx-nitrogen6sx.dts	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6sx-sdb.dtsi	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6sxea-com.dtsi	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6sxscm-evb.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-14x14-evk.dts	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-9x9-evk.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-geam.dts	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-pico-hobbit.dts	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ul-tx6ul.dtsi	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ulea-com.dtsi	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ull-14x14-evk.dts	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx6ull-9x9-evk.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx7d-cl-som-imx7.dts	/^	pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2	imx7d-sdb.dts	/^		pinctrl_enet2: enet2grp {$/;"	l
pinctrl_enet2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_enet2_1: enet2grp-1 {$/;"	l
pinctrl_enet2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_enet2_1: enet2grp-1 {$/;"	l
pinctrl_enet2_1	imx6sx-sabreauto.dts	/^		pinctrl_enet2_1: enet2grp-1 {$/;"	l
pinctrl_enet2_epdc0_en	imx7d-sdb.dts	/^		pinctrl_enet2_epdc0_en: enet2_epdc0_grp {$/;"	l
pinctrl_enet2_mdio	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_enet2_mdio: enet2-mdiogrp {$/;"	l
pinctrl_enet_3v3	imx6sx-sdb.dtsi	/^		pinctrl_enet_3v3: enet3v3grp {$/;"	l
pinctrl_enet_3v3	imx6sxscm-evb.dts	/^		pinctrl_enet_3v3: enet3v3grp {$/;"	l
pinctrl_enet_irq	imx6dlea-com.dtsi	/^		pinctrl_enet_irq: enetirqgrp {$/;"	l
pinctrl_enet_irq	imx6qdl-sabreauto.dtsi	/^		pinctrl_enet_irq: enetirqgrp {$/;"	l
pinctrl_enet_irq	imx6qdl-sabresd.dtsi	/^		pinctrl_enet_irq: enetirqgrp {$/;"	l
pinctrl_enet_irq	imx6qea-com.dtsi	/^		pinctrl_enet_irq: enetirqgrp {$/;"	l
pinctrl_enet_mdio	imx6qdl-tx6.dtsi	/^	pinctrl_enet_mdio: enet-mdiogrp {$/;"	l
pinctrl_enet_novena	imx6q-novena.dts	/^	pinctrl_enet_novena: enetgrp-novena {$/;"	l
pinctrl_epdc0	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx6sll-evk.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx6sll-lpddr3-arm2.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx6ull-14x14-ddr3-arm2.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx7d-sdb.dts	/^		pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx7dea-com-kit.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx7dea-com-kit_v2.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx7dea-ucom-kit.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc0	imx7dea-ucom-kit_v2.dts	/^                pinctrl_epdc0: epdcgrp0 {$/;"	l
pinctrl_epdc_0	imx6dl-sabresd.dts	/^                pinctrl_epdc_0: epdcgrp-0 {$/;"	l
pinctrl_epdc_0	imx6sl-evk.dts	/^                pinctrl_epdc_0: epdcgrp-0 {$/;"	l
pinctrl_epdc_0	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_epdc_0: epdcgrp-0 {$/;"	l
pinctrl_epdc_elan_touch	imx7d-sdb.dts	/^		pinctrl_epdc_elan_touch: epdc_elan_touch_grp {$/;"	l
pinctrl_esai	imx6qdl-sabreauto.dtsi	/^		pinctrl_esai: esaigrp {$/;"	l
pinctrl_esai	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_esai: esaigrp {$/;"	l
pinctrl_esai_1	imx6sx-14x14-arm2.dts	/^		pinctrl_esai_1: esaigrp-1 {$/;"	l
pinctrl_esai_1	imx6sx-19x19-arm2.dts	/^		pinctrl_esai_1: esaigrp-1 {$/;"	l
pinctrl_esai_2	imx6sx-14x14-arm2.dts	/^		pinctrl_esai_2: esaigrp-2 {$/;"	l
pinctrl_esai_2	imx6sx-sabreauto.dts	/^		pinctrl_esai_2: esaigrp-2 {$/;"	l
pinctrl_esdhc1	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx25-pdk.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx35-pdk.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx51-apf51dev.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx51-babbage.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx51-ts4800.dts	/^	pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-ard.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-cx9020.dts	/^	pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-m53evk.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-qsb-common.dtsi	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-smd.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-tx53.dtsi	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	imx53-usbarmory.dts	/^	pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	vf-colibri.dtsi	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	vf610-cosmic.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	vf610-twr.dts	/^		pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1	vf610-zii-dev.dtsi	/^	pinctrl_esdhc1: esdhc1grp {$/;"	l
pinctrl_esdhc1_cd	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_esdhc1_cd: esdhc1_cd {$/;"	l
pinctrl_esdhc2	imx51-apf51dev.dts	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx51-babbage.dts	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx51-digi-connectcore-som.dtsi	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx53-cx9020.dts	/^	pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx53-smd.dts	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx53-tqma53.dtsi	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx53-tx53.dtsi	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2	imx53-voipac-bsb.dts	/^		pinctrl_esdhc2: esdhc2grp {$/;"	l
pinctrl_esdhc2_cdwp	imx53-tqma53.dtsi	/^		pinctrl_esdhc2_cdwp: esdhc2cdwp {$/;"	l
pinctrl_esdhc3	imx53-qsb-common.dtsi	/^		pinctrl_esdhc3: esdhc3grp {$/;"	l
pinctrl_esdhc3	imx53-smd.dts	/^		pinctrl_esdhc3: esdhc3grp {$/;"	l
pinctrl_esdhc3	imx53-tqma53.dtsi	/^		pinctrl_esdhc3: esdhc3grp {$/;"	l
pinctrl_espi_default	aspeed-g5.dtsi	/^					pinctrl_espi_default: espi_default {$/;"	l	label:syscon.pinctrl
pinctrl_eth	imx1-apf9328.dts	/^		pinctrl_eth: ethgrp {$/;"	l
pinctrl_etha_mdio	ox820.dtsi	/^				pinctrl_etha_mdio: etha_mdio {$/;"	l	label:pinctrl
pinctrl_ether_mii	uniphier-pinctrl.dtsi	/^	pinctrl_ether_mii: ether_mii_grp {$/;"	l
pinctrl_ether_rgmii	uniphier-pinctrl.dtsi	/^	pinctrl_ether_rgmii: ether_rgmii_grp {$/;"	l
pinctrl_ether_rmii	uniphier-pinctrl.dtsi	/^	pinctrl_ether_rmii: ether_rmii_grp {$/;"	l
pinctrl_etnphy0_int	imx6ul-tx6ul.dtsi	/^	pinctrl_etnphy0_int: etnphy-intgrp-0 {$/;"	l
pinctrl_etnphy0_rst	imx6ul-tx6ul.dtsi	/^	pinctrl_etnphy0_rst: etnphy-rstgrp-0 {$/;"	l
pinctrl_etnphy1_int	imx6ul-tx6ul.dtsi	/^	pinctrl_etnphy1_int: etnphy-intgrp-1 {$/;"	l
pinctrl_etnphy1_rst	imx6ul-tx6ul.dtsi	/^	pinctrl_etnphy1_rst: etnphy-rstgrp-1 {$/;"	l
pinctrl_etnphy_power	imx6qdl-tx6.dtsi	/^	pinctrl_etnphy_power: etnphy-pwrgrp {$/;"	l
pinctrl_etnphy_power	imx6ul-tx6ul.dtsi	/^	pinctrl_etnphy_power: etnphy-pwrgrp {$/;"	l
pinctrl_exp_conn	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx6dlea-com-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx6qea-com-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx6sxea-com-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx6ulea-com-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx7dea-com-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx7dea-ucom-kit_v2.dts	/^		pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx7ulpea-ucom-kit_v2-1lv.dts	/^                pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_exp_conn	imx7ulpea-ucom-kit_v2.dts	/^                pinctrl_exp_conn: expconngrp {$/;"	l
pinctrl_extrst_default	aspeed-g4.dtsi	/^					pinctrl_extrst_default: extrst_default {$/;"	l	label:syscon.pinctrl
pinctrl_fb	at91sam9261.dtsi	/^					pinctrl_fb: fb-0 {$/;"	l
pinctrl_fb	at91sam9263.dtsi	/^					pinctrl_fb: fb-0 {$/;"	l
pinctrl_fb	at91sam9g45.dtsi	/^					pinctrl_fb: fb-0 {$/;"	l
pinctrl_fb	at91sam9rl.dtsi	/^					pinctrl_fb: fb-0 {$/;"	l
pinctrl_fec	imx25-eukrea-cpuimx25.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx25-karo-tx25.dts	/^	pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx25-pdk.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx27-pdk.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx35-eukrea-cpuimx35.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx50-evk.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx51-apf51.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx51-babbage.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx51-digi-connectcore-som.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx51-eukrea-cpuimx51.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx51-ts4800.dts	/^	pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-cx9020.dts	/^	pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-m53evk.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-qsb-common.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-smd.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-tqma53.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-tx53.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx53-voipac-dmm-668.dtsi	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec	imx6sl-evk.dts	/^		pinctrl_fec: fecgrp {$/;"	l
pinctrl_fec0	vf610-twr.dts	/^		pinctrl_fec0: fec0grp {$/;"	l
pinctrl_fec0	vf610-zii-dev.dtsi	/^	pinctrl_fec0: fec0grp {$/;"	l
pinctrl_fec0_phy_int	vf610-zii-dev-rev-c.dts	/^	pinctrl_fec0_phy_int: pinctrl-fec0-phy-int {$/;"	l
pinctrl_fec1	imx27-apf27.dts	/^		pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec1	imx27-phytec-phycard-s-som.dtsi	/^		pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec1	imx27-phytec-phycore-som.dtsi	/^		pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec1	vf-colibri.dtsi	/^		pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec1	vf610-cosmic.dts	/^		pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec1	vf610-twr.dts	/^		pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec1	vf610-zii-dev.dtsi	/^	pinctrl_fec1: fec1grp {$/;"	l
pinctrl_fec_sleep	imx6sl-evk.dts	/^		pinctrl_fec_sleep: fecgrp-sleep {$/;"	l
pinctrl_flack_default	aspeed-g4.dtsi	/^					pinctrl_flack_default: flack_default {$/;"	l	label:syscon.pinctrl
pinctrl_flbusy_default	aspeed-g4.dtsi	/^					pinctrl_flbusy_default: flbusy_default {$/;"	l	label:syscon.pinctrl
pinctrl_flexcan	imx6qdl-gw560x.dtsi	/^	pinctrl_flexcan: flexcangrp {$/;"	l
pinctrl_flexcan0	vf-colibri.dtsi	/^		pinctrl_flexcan0: can0grp {$/;"	l
pinctrl_flexcan1	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6dlea-com-kit.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6dlea-com-kit_v2.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-apalis.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-aristainetos.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-aristainetos2.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-colibri.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-gw52xx.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-gw53xx.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-gw54xx.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-gw551x.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-icore.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-sabreauto.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-ts4900.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qdl-tx6.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qea-com-kit.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6qea-com-kit_v2.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6sx-nitrogen6sx.dts	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6sx-sabreauto.dts	/^		pinctrl_flexcan1: flexcan1grp-1 {$/;"	l
pinctrl_flexcan1	imx6sx-sdb.dtsi	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6sxscm-evb.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6ul-14x14-evk.dts	/^	pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx6ul-9x9-evk.dts	/^		pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx6ul-geam.dts	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6ul-opos6uldev.dts	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6ul-pico-hobbit.dts	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6ul-tx6ul.dtsi	/^	pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx6ulea-com-kit.dts	/^		pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx6ulea-com-kit_v2.dts	/^		pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx6ull-14x14-evk.dts	/^	pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx6ull-9x9-evk.dts	/^		pinctrl_flexcan1: flexcan1grp{$/;"	l
pinctrl_flexcan1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx7dea-com-kit.dts	/^                pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx7dea-com-kit_v2.dts	/^                pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx7dea-ucom-kit.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_flexcan1: flexcan1grp {$/;"	l
pinctrl_flexcan1	vf-colibri.dtsi	/^		pinctrl_flexcan1: can1grp {$/;"	l
pinctrl_flexcan1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_flexcan1_1: flexcan1grp-1 {$/;"	l
pinctrl_flexcan1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_flexcan1_1: flexcan1grp-1 {$/;"	l
pinctrl_flexcan2	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6dlea-com-kit.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6dlea-com-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-apalis.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-apf6dev.dtsi	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-aristainetos.dtsi	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-aristainetos2.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-colibri.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-icore.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-sabreauto.dtsi	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-ts4900.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qdl-tx6.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qea-com-kit.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6qea-com-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6sx-nitrogen6sx.dts	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6sx-sabreauto.dts	/^		pinctrl_flexcan2: flexcan2grp-1 {$/;"	l
pinctrl_flexcan2	imx6sx-sdb.dtsi	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6sxea-com-kit.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6sxea-com-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6sxscm-evb.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ul-14x14-evk.dts	/^	pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ul-9x9-evk.dts	/^		pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ul-geam.dts	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6ul-opos6uldev.dts	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6ul-pico-hobbit.dts	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6ul-tx6ul.dtsi	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx6ulea-com-kit.dts	/^		pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ulea-com-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ull-14x14-evk.dts	/^	pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx6ull-9x9-evk.dts	/^		pinctrl_flexcan2: flexcan2grp{$/;"	l
pinctrl_flexcan2	imx7-colibri.dtsi	/^	pinctrl_flexcan2: flexcan2-grp {$/;"	l
pinctrl_flexcan2	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7d-nitrogen7.dts	/^	pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7d-sdb.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7dea-com-kit.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7dea-com-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7dea-ucom-kit.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2	imx7dea-ucom-kit_v2.dts	/^		pinctrl_flexcan2: flexcan2grp {$/;"	l
pinctrl_flexcan2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_flexcan2_1: flexcan2grp-1 {$/;"	l
pinctrl_flexcan2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_flexcan2_1: flexcan2grp-1 {$/;"	l
pinctrl_flexcan2_reg	imx7d-sdb.dts	/^		pinctrl_flexcan2_reg: flexcan2reggrp {$/;"	l
pinctrl_flexcan_xcvr	imx6qdl-tx6.dtsi	/^	pinctrl_flexcan_xcvr: flexcan-xcvrgrp {$/;"	l
pinctrl_flexcan_xcvr	imx6ul-tx6ul.dtsi	/^	pinctrl_flexcan_xcvr: flexcan-xcvrgrp {$/;"	l
pinctrl_flwp_default	aspeed-g4.dtsi	/^					pinctrl_flwp_default: flwp_default {$/;"	l	label:syscon.pinctrl
pinctrl_flx0_default	at91-sama5d2_xplained.dts	/^				pinctrl_flx0_default: flx0_default {$/;"	l
pinctrl_flx3_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_flx3_default: flx3_default {$/;"	l
pinctrl_flx4_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_flx4_default: flx4_uart_default {$/;"	l
pinctrl_flx4_default	at91-sama5d2_xplained.dts	/^				pinctrl_flx4_default: flx4_default {$/;"	l
pinctrl_focaltech	imx7ulp-evk.dts	/^		pinctrl_focaltech: focaltechgrp {$/;"	l
pinctrl_fpga_eim	imx6q-novena.dts	/^	pinctrl_fpga_eim: fpgaeimgrp-novena {$/;"	l
pinctrl_fpga_gpio	imx6q-novena.dts	/^	pinctrl_fpga_gpio: fpgagpiogrp-novena {$/;"	l
pinctrl_fpgaspi	imx6q-evi.dts	/^	pinctrl_fpgaspi: fpgaspigrp {$/;"	l
pinctrl_fsm	stih407-pinctrl.dtsi	/^				pinctrl_fsm: fsm {$/;"	l
pinctrl_fwspics1_default	aspeed-g5.dtsi	/^					pinctrl_fwspics1_default: fwspics1_default {$/;"	l	label:syscon.pinctrl
pinctrl_fwspics2_default	aspeed-g5.dtsi	/^					pinctrl_fwspics2_default: fwspics2_default {$/;"	l	label:syscon.pinctrl
pinctrl_gem0_default	zynq-zc702.dts	/^	pinctrl_gem0_default: gem0-default {$/;"	l
pinctrl_gem0_default	zynq-zc706.dts	/^	pinctrl_gem0_default: gem0-default {$/;"	l
pinctrl_gpid0_default	aspeed-g4.dtsi	/^					pinctrl_gpid0_default: gpid0_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid0_default	aspeed-g5.dtsi	/^					pinctrl_gpid0_default: gpid0_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid2_default	aspeed-g4.dtsi	/^					pinctrl_gpid2_default: gpid2_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid2_default	aspeed-g5.dtsi	/^					pinctrl_gpid2_default: gpid2_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid4_default	aspeed-g4.dtsi	/^					pinctrl_gpid4_default: gpid4_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid4_default	aspeed-g5.dtsi	/^					pinctrl_gpid4_default: gpid4_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid6_default	aspeed-g4.dtsi	/^					pinctrl_gpid6_default: gpid6_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid6_default	aspeed-g5.dtsi	/^					pinctrl_gpid6_default: gpid6_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpid_default	aspeed-g4.dtsi	/^					pinctrl_gpid_default: gpid_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie0_default	aspeed-g4.dtsi	/^					pinctrl_gpie0_default: gpie0_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie0_default	aspeed-g5.dtsi	/^					pinctrl_gpie0_default: gpie0_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie2_default	aspeed-g4.dtsi	/^					pinctrl_gpie2_default: gpie2_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie2_default	aspeed-g5.dtsi	/^					pinctrl_gpie2_default: gpie2_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie4_default	aspeed-g4.dtsi	/^					pinctrl_gpie4_default: gpie4_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie4_default	aspeed-g5.dtsi	/^					pinctrl_gpie4_default: gpie4_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie6_default	aspeed-g4.dtsi	/^					pinctrl_gpie6_default: gpie6_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpie6_default	aspeed-g5.dtsi	/^					pinctrl_gpie6_default: gpie6_default {$/;"	l	label:syscon.pinctrl
pinctrl_gpio	imx6qdl-aristainetos.dtsi	/^		pinctrl_gpio: gpiogrp {$/;"	l
pinctrl_gpio	imx6qdl-aristainetos2.dtsi	/^	pinctrl_gpio: gpiogrp {$/;"	l
pinctrl_gpio	imx7s-warp.dts	/^	pinctrl_gpio: gpiogrp {$/;"	l
pinctrl_gpio0_default	zynq-zc702.dts	/^	pinctrl_gpio0_default: gpio0-default {$/;"	l
pinctrl_gpio0_default	zynq-zc706.dts	/^	pinctrl_gpio0_default: gpio0-default {$/;"	l
pinctrl_gpio1	imx7-colibri.dtsi	/^	pinctrl_gpio1: gpio1-grp {$/;"	l
pinctrl_gpio2	imx7-colibri.dtsi	/^	pinctrl_gpio2: gpio2-grp { \/* On X22 Camera interface *\/$/;"	l
pinctrl_gpio3	imx7-colibri.dtsi	/^	pinctrl_gpio3: gpio3-grp { \/* LCD 18-23 *\/$/;"	l
pinctrl_gpio4	imx7-colibri.dtsi	/^	pinctrl_gpio4: gpio4-grp { \/* Alternatively CAN2 *\/$/;"	l
pinctrl_gpio_bl_on	imx6qdl-apalis.dtsi	/^	pinctrl_gpio_bl_on: gpioblon {$/;"	l
pinctrl_gpio_bl_on	imx6qdl-colibri.dtsi	/^	pinctrl_gpio_bl_on: gpioblon {$/;"	l
pinctrl_gpio_bl_on	vf-colibri.dtsi	/^		pinctrl_gpio_bl_on: gpio_bl_on {$/;"	l
pinctrl_gpio_e6185_eeprom_sel	vf610-zii-dev-rev-b.dts	/^	pinctrl_gpio_e6185_eeprom_sel: pinctrl-gpio-e6185-eeprom-spi0 {$/;"	l
pinctrl_gpio_ext	vf-colibri.dtsi	/^		pinctrl_gpio_ext: gpio_ext {$/;"	l
pinctrl_gpio_fan	imx6q-tbs2910.dts	/^	pinctrl_gpio_fan: gpiofangrp {$/;"	l
pinctrl_gpio_key	imx53-tx53.dtsi	/^		pinctrl_gpio_key: gpio-keygrp {$/;"	l
pinctrl_gpio_key	imx6qdl-cubox-i.dtsi	/^		pinctrl_gpio_key: gpio-key {$/;"	l
pinctrl_gpio_keys	imx27-apf27dev.dts	/^		pinctrl_gpio_keys: gpiokeysgrp {$/;"	l
pinctrl_gpio_keys	imx51-babbage.dts	/^		pinctrl_gpio_keys: gpiokeysgrp {$/;"	l
pinctrl_gpio_keys	imx6dlea-com-kit.dts	/^                pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6dlea-com-kit_v2.dts	/^                pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6q-pop-arm2.dts	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6q-utilite-pro.dts	/^	pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-apalis.dtsi	/^	pinctrl_gpio_keys: gpio1io04grp {$/;"	l
pinctrl_gpio_keys	imx6qdl-apf6dev.dtsi	/^		pinctrl_gpio_keys: gpiokeysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-colibri.dtsi	/^	pinctrl_gpio_keys: gpiokeys {$/;"	l
pinctrl_gpio_keys	imx6qdl-nit6xlite.dtsi	/^		pinctrl_gpio_keys: gpio-keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_gpio_keys: gpio-keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_gpio_keys: gpio-keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_gpio_keys: gpio-keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-sabreauto.dtsi	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-sabrelite.dtsi	/^		pinctrl_gpio_keys: gpio-keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-sabresd.dtsi	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qdl-savageboard.dtsi	/^	pinctrl_gpio_keys: gpiokeysgrp {$/;"	l
pinctrl_gpio_keys	imx6qea-com-kit.dts	/^                pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6qea-com-kit_v2.dts	/^                pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6sx-sdb.dtsi	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6sxscm-evb.dts	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx6ul-opos6uldev.dts	/^	pinctrl_gpio_keys: gpiokeysgrp {$/;"	l
pinctrl_gpio_keys	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_gpio_keys: gpio_keysgrp {$/;"	l
pinctrl_gpio_keys	sama5d3xmb_cmp.dtsi	/^					pinctrl_gpio_keys: gpio_keys {$/;"	l
pinctrl_gpio_keys_novena	imx6q-novena.dts	/^	pinctrl_gpio_keys_novena: gpiokeysgrp-novena {$/;"	l
pinctrl_gpio_keys_sleep	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_gpio_keys_sleep: gpio_keysgrp_sleep {$/;"	l
pinctrl_gpio_leds	imx27-apf27dev.dts	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx51-babbage.dts	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6q-gw5400-a.dts	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6q-tbs2910.dts	/^	pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-apf6dev.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw51xx.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw52xx.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw53xx.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw54xx.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw551x.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw552x.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw553x.dtsi	/^	pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw560x.dtsi	/^	pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw5903.dtsi	/^	pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-gw5904.dtsi	/^	pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-sabreauto.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_leds	imx6qdl-sabresd.dtsi	/^		pinctrl_gpio_leds: gpioledsgrp {$/;"	l
pinctrl_gpio_lpsr	imx7-colibri.dtsi	/^	pinctrl_gpio_lpsr: gpio1-grp {$/;"	l
pinctrl_gpio_spi0	vf610-zii-dev-rev-b.dts	/^	pinctrl_gpio_spi0: pinctrl-gpio-spi0 {$/;"	l
pinctrl_gpio_spi0	vf610-zii-dev.dtsi	/^	pinctrl_gpio_spi0: pinctrl-gpio-spi0 {$/;"	l
pinctrl_gpio_switch0	vf610-zii-dev.dtsi	/^	pinctrl_gpio_switch0: pinctrl-gpio-switch0 {$/;"	l
pinctrl_gpio_switch1	vf610-zii-dev.dtsi	/^	pinctrl_gpio_switch1: pinctrl-gpio-switch1 {$/;"	l
pinctrl_gpiokeys	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_gpiokeys: gpiokeysgrp {$/;"	l
pinctrl_gpiokeys_1	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_gpiokeys_1: gpiokeysgrp-1 {$/;"	l
pinctrl_gpioled	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_gpioled: gpioledgrp {$/;"	l
pinctrl_gpioled	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_gpioled: gpioledgrp-1 {$/;"	l
pinctrl_gpioleds	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_gpioleds: gpioledsgrp {$/;"	l
pinctrl_gpios	imx6qdl-apf6dev.dtsi	/^		pinctrl_gpios: gpiosgrp {$/;"	l
pinctrl_gpios	imx6ul-opos6uldev.dts	/^	pinctrl_gpios: gpiosgrp {$/;"	l
pinctrl_gpmi_nand	imx6q-arm2.dts	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6q-cm-fx6.dts	/^	pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-aristainetos.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-aristainetos2.dtsi	/^	pinctrl_gpmi_nand: gpmi-nand {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw51xx.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw52xx.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw53xx.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw54xx.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw551x.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw552x.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-gw553x.dtsi	/^	pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-icore.dtsi	/^	pinctrl_gpmi_nand: gpmi-nand {$/;"	l
pinctrl_gpmi_nand	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-sabreauto.dtsi	/^		pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6qdl-tx6.dtsi	/^	pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx6ul-geam.dts	/^	pinctrl_gpmi_nand: gpmi-nand {$/;"	l
pinctrl_gpmi_nand	imx6ul-isiot-nand.dts	/^	pinctrl_gpmi_nand: gpmi-nand {$/;"	l
pinctrl_gpmi_nand	imx6ul-tx6ul.dtsi	/^	pinctrl_gpmi_nand: gpminandgrp {$/;"	l
pinctrl_gpmi_nand	imx7-colibri.dtsi	/^	pinctrl_gpmi_nand: gpmi-nand-grp {$/;"	l
pinctrl_gpmi_nand_1	imx6sx-14x14-arm2.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6sx-19x19-arm2.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6sx-sabreauto.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6ul-14x14-evk-gpmi-weim.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6ull-14x14-evk-gpmi-weim.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx6ulz-14x14-evk-gpmi-weim.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpmi_nand_1	imx7d-sdb.dts	/^		pinctrl_gpmi_nand_1: gpmi-nand-1 {$/;"	l
pinctrl_gpminand	imx6q-evi.dts	/^	pinctrl_gpminand: gpminandgrp {$/;"	l
pinctrl_gpt_input_capture0	imx6qdl-sabreauto.dtsi	/^		pinctrl_gpt_input_capture0: gptinputcapture0grp {$/;"	l
pinctrl_gpt_input_capture1	imx6qdl-sabreauto.dtsi	/^		pinctrl_gpt_input_capture1: gptinputcapture1grp {$/;"	l
pinctrl_gsm	imx6qdl-apf6dev.dtsi	/^		pinctrl_gsm: gsmgrp {$/;"	l
pinctrl_h100_hdmi	imx6q-h100.dts	/^		pinctrl_h100_hdmi: h100-hdmi {$/;"	l
pinctrl_h100_i2c1	imx6q-h100.dts	/^		pinctrl_h100_i2c1: h100-i2c1 {$/;"	l
pinctrl_h100_i2c2	imx6q-h100.dts	/^		pinctrl_h100_i2c2: h100-i2c2 {$/;"	l
pinctrl_h100_leds	imx6q-h100.dts	/^		pinctrl_h100_leds: pinctrl-h100-leds {$/;"	l
pinctrl_h100_reg_hdmi	imx6q-h100.dts	/^		pinctrl_h100_reg_hdmi: h100-reg-hdmi {$/;"	l
pinctrl_h100_reg_nvcc_sd2	imx6q-h100.dts	/^		pinctrl_h100_reg_nvcc_sd2: h100-reg-nvcc-sd2 {$/;"	l
pinctrl_h100_sgtl5000	imx6q-h100.dts	/^		pinctrl_h100_sgtl5000: h100-sgtl5000 {$/;"	l
pinctrl_h100_tc358743	imx6q-h100.dts	/^		pinctrl_h100_tc358743: h100-tc358743 {$/;"	l
pinctrl_h100_uart2	imx6q-h100.dts	/^		pinctrl_h100_uart2: h100-uart2 {$/;"	l
pinctrl_h100_usbh1_vbus	imx6q-h100.dts	/^		pinctrl_h100_usbh1_vbus: hummingboard-usbh1-vbus {$/;"	l
pinctrl_h100_usbotg_id	imx6q-h100.dts	/^		pinctrl_h100_usbotg_id: hummingboard-usbotg-id {$/;"	l
pinctrl_h100_usbotg_vbus	imx6q-h100.dts	/^		pinctrl_h100_usbotg_vbus: hummingboard-usbotg-vbus {$/;"	l
pinctrl_h100_usdhc2	imx6q-h100.dts	/^		pinctrl_h100_usdhc2: h100-usdhc2 {$/;"	l
pinctrl_h100_usdhc2_100mhz	imx6q-h100.dts	/^		pinctrl_h100_usdhc2_100mhz: h100-usdhc2-100mhz {$/;"	l
pinctrl_h100_usdhc2_200mhz	imx6q-h100.dts	/^		pinctrl_h100_usdhc2_200mhz: h100-usdhc2-200mhz {$/;"	l
pinctrl_hdmi	imx6q-tbs2910.dts	/^	pinctrl_hdmi: hdmigrp {$/;"	l
pinctrl_hdmi	imx6qdl-gw553x.dtsi	/^	pinctrl_hdmi: hdmigrp {$/;"	l
pinctrl_hdmi_cec	imx6dlea-com-kit.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6dlea-com-kit_v2.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6dlea-com-ptp.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6q-pop-arm2.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6qdl-apalis.dtsi	/^	pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6qdl-sabreauto.dtsi	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6qdl-sabresd.dtsi	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6qea-com-kit.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6qea-com-kit_v2.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_cec	imx6qea-com-ptp.dts	/^		pinctrl_hdmi_cec: hdmicecgrp {$/;"	l
pinctrl_hdmi_ddc	imx6qdl-apalis.dtsi	/^	pinctrl_hdmi_ddc: hdmiddcgrp {$/;"	l
pinctrl_hdmi_ddc	imx6qdl-colibri.dtsi	/^	pinctrl_hdmi_ddc: hdmiddcgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6dlea-com-kit.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6dlea-com-kit_v2.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6dlea-com-ptp.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6q-pop-arm2.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6qdl-sabresd.dtsi	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6qea-com-kit.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6qea-com-kit_v2.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_hdcp	imx6qea-com-ptp.dts	/^		pinctrl_hdmi_hdcp: hdmihdcpgrp {$/;"	l
pinctrl_hdmi_novena	imx6q-novena.dts	/^	pinctrl_hdmi_novena: hdmigrp-novena {$/;"	l
pinctrl_hog	imx51-apf51dev.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-ard.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-cx9020.dts	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-m53.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-qsb-common.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-smd.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-tqma53.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-tx53.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-voipac-bsb.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx53-voipac-dmm-668.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6dlea-com.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6dqscm-1gb-evb-fix-ldo.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6q-arm2.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6q-ba16.dtsi	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6q-dmo-edmqmx6.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6q-evi.dts	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6q-gk802.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6q-pop-arm2.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-aristainetos.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-rex.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-sabreauto.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-sabrelite.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-sabresd.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-ts4900.dtsi	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-tx6.dtsi	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-wandboard-revb1.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qdl-wandboard-revc1.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6qea-com.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sl-evk.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sll-evk.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sll-lpddr3-arm2.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sx-nitrogen6sx.dts	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sx-sdb.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sxea-com.dtsi	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6sxscm-evb.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog	imx6ul-tx6ul.dtsi	/^	pinctrl_hog: hoggrp {$/;"	l
pinctrl_hog1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_hog1: hoggrp1 {$/;"	l
pinctrl_hog_0_1	imx7ulp-evk-wm8960.dts	/^		pinctrl_hog_0_1: hoggrp-0-1 {$/;"	l
pinctrl_hog_1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6sx-14x14-arm2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6sx-19x19-arm2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6ul-14x14-evk.dts	/^	pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6ul-9x9-evk.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6ulea-com.dtsi	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6ull-14x14-evk.dts	/^	pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx6ull-9x9-evk.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7d-nitrogen7.dts	/^	pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7d-sdb.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-com-kit.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-com-kit_v2-pcie.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-com-kit_v2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-com-ptp.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-ucom-kit.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-ucom-kit_v2-pcie.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7dea-ucom-ptp.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7ulp-14x14-arm2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7ulp-evk.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_1	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_hog_1: hoggrp-1 {$/;"	l
pinctrl_hog_2	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx6ull-14x14-evk.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx6ull-9x9-evk.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7d-nitrogen7.dts	/^	pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7d-sdb.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7dea-com-kit.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7dea-com-kit_v2.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7dea-com-ptp.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7dea-ucom-kit.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7dea-ucom-kit_v2.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_2	imx7dea-ucom-ptp.dts	/^		pinctrl_hog_2: hoggrp-2 {$/;"	l
pinctrl_hog_headphone_det	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_hog_headphone_det: hoggrp_headphone_det {$/;"	l
pinctrl_hog_mipi	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_hog_mipi: hoggrp_mipi {$/;"	l
pinctrl_hog_nand	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_hog_nand: hoggrp_nand {$/;"	l
pinctrl_hog_sd	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_hog_sd: hoggrp_sd {$/;"	l
pinctrl_hog_sd2_reset	imx6sll-lpddr3-arm2.dts	/^		pinctrl_hog_sd2_reset: hoggrp-1 {$/;"	l
pinctrl_hog_sd2_vselect	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_hog_sd2_vselect: hoggrp_sd2vselect {$/;"	l
pinctrl_hpd	imx6q-utilite-pro.dts	/^	pinctrl_hpd: hpdgrp {$/;"	l
pinctrl_hummingboard_flexcan1	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_flexcan1: hummingboard-flexcan1 {$/;"	l
pinctrl_hummingboard_gpio3_5	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_gpio3_5: hummingboard-gpio3_5 {$/;"	l
pinctrl_hummingboard_hdmi	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_hdmi: hummingboard-hdmi {$/;"	l
pinctrl_hummingboard_i2c1	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_i2c1: hummingboard-i2c1 {$/;"	l
pinctrl_hummingboard_i2c2	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_i2c2: hummingboard-i2c2 {$/;"	l
pinctrl_hummingboard_pcie_reset	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_pcie_reset: hummingboard-pcie-reset {$/;"	l
pinctrl_hummingboard_pwm1	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_pwm1: pwm1grp {$/;"	l
pinctrl_hummingboard_sgtl5000	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_sgtl5000: hummingboard-sgtl5000 {$/;"	l
pinctrl_hummingboard_spdif	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_spdif: hummingboard-spdif {$/;"	l
pinctrl_hummingboard_usbh1_vbus	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_usbh1_vbus: hummingboard-usbh1-vbus {$/;"	l
pinctrl_hummingboard_usbotg_id	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_usbotg_id: hummingboard-usbotg-id {$/;"	l
pinctrl_hummingboard_usbotg_vbus	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_usbotg_vbus: hummingboard-usbotg-vbus {$/;"	l
pinctrl_hummingboard_usdhc2	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_usdhc2: hummingboard-usdhc2 {$/;"	l
pinctrl_hummingboard_usdhc2_aux	imx6qdl-hummingboard.dtsi	/^		pinctrl_hummingboard_usdhc2_aux: hummingboard-usdhc2-aux {$/;"	l
pinctrl_i2c	imx1-ads.dts	/^		pinctrl_i2c: i2cgrp {$/;"	l
pinctrl_i2c	imx1-apf9328.dts	/^		pinctrl_i2c: i2cgrp {$/;"	l
pinctrl_i2c0	at91-foxg20.dts	/^					pinctrl_i2c0: i2c0-0 {$/;"	l
pinctrl_i2c0	at91sam9g45.dtsi	/^					pinctrl_i2c0: i2c0-0 {$/;"	l
pinctrl_i2c0	at91sam9n12.dtsi	/^					pinctrl_i2c0: i2c0-0 {$/;"	l
pinctrl_i2c0	at91sam9x5.dtsi	/^					pinctrl_i2c0: i2c0-0 {$/;"	l
pinctrl_i2c0	sama5d3.dtsi	/^					pinctrl_i2c0: i2c0-0 {$/;"	l
pinctrl_i2c0	sama5d4.dtsi	/^					pinctrl_i2c0: i2c0-0 {$/;"	l
pinctrl_i2c0	uniphier-pinctrl.dtsi	/^	pinctrl_i2c0: i2c0_grp {$/;"	l
pinctrl_i2c0	vf-colibri.dtsi	/^		pinctrl_i2c0: i2c0grp {$/;"	l
pinctrl_i2c0	vf610-twr.dts	/^		pinctrl_i2c0: i2c0grp {$/;"	l
pinctrl_i2c0	vf610-zii-dev.dtsi	/^	pinctrl_i2c0: i2c0grp {$/;"	l
pinctrl_i2c0_default	at91-sama5d2_xplained.dts	/^				pinctrl_i2c0_default: i2c0_default {$/;"	l
pinctrl_i2c0_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c0_default: i2c0-default {$/;"	l
pinctrl_i2c0_default	zynq-zc702.dts	/^	pinctrl_i2c0_default: i2c0-default {$/;"	l
pinctrl_i2c0_default	zynq-zc706.dts	/^	pinctrl_i2c0_default: i2c0-default {$/;"	l
pinctrl_i2c0_gpio	vf610-zii-dev.dtsi	/^	pinctrl_i2c0_gpio: i2c0grp-gpio {$/;"	l
pinctrl_i2c0_pu	at91-sama5d3_xplained.dts	/^					pinctrl_i2c0_pu: i2c0_pu {$/;"	l
pinctrl_i2c1	at91sam9g45.dtsi	/^					pinctrl_i2c1: i2c1-0 {$/;"	l
pinctrl_i2c1	at91sam9n12.dtsi	/^					pinctrl_i2c1: i2c1-0 {$/;"	l
pinctrl_i2c1	at91sam9x5.dtsi	/^					pinctrl_i2c1: i2c1-0 {$/;"	l
pinctrl_i2c1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx25-eukrea-cpuimx25.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx25-pdk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx27-apf27dev.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx27-phytec-phycard-s-rdk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx27-phytec-phycore-rdk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx35-eukrea-cpuimx35.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx51-babbage.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx51-eukrea-cpuimx51.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx53-m53evk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx53-qsb-common.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx53-smd.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx53-tx53.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx53-voipac-dmm-668.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6dl-riotboard.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6dlea-com.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-ba16.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-dmo-edmqmx6.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-gw5400-a.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-marsboard.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-mccmon6.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-tbs2910.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6q-utilite-pro.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-apalis.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-apf6dev.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-aristainetos.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-aristainetos2.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw51xx.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw52xx.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw53xx.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw54xx.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw551x.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw552x.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw553x.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw560x.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw5903.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-gw5904.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-icore-rqs.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-icore.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-nit6xlite.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-rex.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-sabrelite.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-sabresd.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-ts4900.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-tx6.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-wandboard.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6qea-com.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sl-evk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sll-evk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sx-nitrogen6sx.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sx-sdb.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sx-udoo-neo.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sxea-com.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6sxscm-evb.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-14x14-evk.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-9x9-evk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-geam.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-isiot.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-opos6uldev.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ul-pico-hobbit.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ulea-com.dtsi	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ull-14x14-evk.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx6ull-9x9-evk.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7-colibri.dtsi	/^	pinctrl_i2c1: i2c1-grp {$/;"	l
pinctrl_i2c1	imx7d-nitrogen7.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7d-pico.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7d-sdb.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7dea-com-kit.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7dea-com-kit_v2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7dea-com-ptp.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7dea-ucom-kit.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7dea-ucom-ptp.dts	/^		pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	imx7s-warp.dts	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c1	sama5d3.dtsi	/^					pinctrl_i2c1: i2c1-0 {$/;"	l
pinctrl_i2c1	sama5d4.dtsi	/^					pinctrl_i2c1: i2c1-0 {$/;"	l
pinctrl_i2c1	uniphier-pinctrl.dtsi	/^	pinctrl_i2c1: i2c1_grp {$/;"	l
pinctrl_i2c1	vf610-zii-dev.dtsi	/^	pinctrl_i2c1: i2c1grp {$/;"	l
pinctrl_i2c10_default	aspeed-g4.dtsi	/^					pinctrl_i2c10_default: i2c10_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c10_default	aspeed-g5.dtsi	/^					pinctrl_i2c10_default: i2c10_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c10_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c10_default: i2c10-default {$/;"	l
pinctrl_i2c11_default	aspeed-g4.dtsi	/^					pinctrl_i2c11_default: i2c11_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c11_default	aspeed-g5.dtsi	/^					pinctrl_i2c11_default: i2c11_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c11_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c11_default: i2c11-default {$/;"	l
pinctrl_i2c12_default	aspeed-g4.dtsi	/^					pinctrl_i2c12_default: i2c12_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c12_default	aspeed-g5.dtsi	/^					pinctrl_i2c12_default: i2c12_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c13_default	aspeed-g4.dtsi	/^					pinctrl_i2c13_default: i2c13_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c13_default	aspeed-g5.dtsi	/^					pinctrl_i2c13_default: i2c13_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c14_default	aspeed-g4.dtsi	/^					pinctrl_i2c14_default: i2c14_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c14_default	aspeed-g5.dtsi	/^					pinctrl_i2c14_default: i2c14_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c1_1: i2c1grp-1 {$/;"	l
pinctrl_i2c1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c1_1: i2c1grp-1 {$/;"	l
pinctrl_i2c1_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_i2c1_1: i2c1grp-1 {$/;"	l
pinctrl_i2c1_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_i2c1_1: i2c1grp-1 {$/;"	l
pinctrl_i2c1_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_i2c1_1: i2c1grp-1 {$/;"	l
pinctrl_i2c1_2	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c1_2: i2c1grp-2 {$/;"	l
pinctrl_i2c1_2	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c1_2: i2c1grp-2 {$/;"	l
pinctrl_i2c1_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_i2c1_default: i2c1_default {$/;"	l
pinctrl_i2c1_default	at91-sama5d2_xplained.dts	/^				pinctrl_i2c1_default: i2c1_default {$/;"	l
pinctrl_i2c1_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c1_default: i2c1-default {$/;"	l
pinctrl_i2c1_gpio	imx6q-bx50v3.dtsi	/^	pinctrl_i2c1_gpio: i2c1gpiogrp {$/;"	l
pinctrl_i2c1_gpio	imx6qdl-ts4900.dtsi	/^	pinctrl_i2c1_gpio: i2c1gpiogrp {$/;"	l
pinctrl_i2c1_int	imx7-colibri.dtsi	/^	pinctrl_i2c1_int: i2c1-int-grp { \/* PMIC \/ TOUCH *\/$/;"	l
pinctrl_i2c1_novena	imx6q-novena.dts	/^	pinctrl_i2c1_novena: i2c1grp-novena {$/;"	l
pinctrl_i2c1_pmic	imx53-usbarmory.dts	/^	pinctrl_i2c1_pmic: i2c1grp {$/;"	l
pinctrl_i2c1mux	imx6q-utilite-pro.dts	/^	pinctrl_i2c1mux: i2c1muxgrp {$/;"	l
pinctrl_i2c2	at91sam9x5.dtsi	/^					pinctrl_i2c2: i2c2-0 {$/;"	l
pinctrl_i2c2	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx27-apf27dev.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx27-phytec-phycard-s-som.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx27-phytec-phycore-som.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx51-apf51dev.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx51-babbage.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx51-digi-connectcore-som.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx51-ts4800.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx53-cx9020.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx53-m53.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx53-qsb-common.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx53-smd.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx53-tqma53.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx53-tx53-x13x.dts	/^		pinctrl_i2c2: i2c2-grp1 {$/;"	l
pinctrl_i2c2	imx6dl-riotboard.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6dlea-com.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-ba16.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-dmo-edmqmx6.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-evi.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-gk802.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-gw5400-a.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-marsboard.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-mccmon6.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-pop-arm2.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-tbs2910.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6q-utilite-pro.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-apalis.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-apf6dev.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-aristainetos.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-aristainetos2.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-colibri.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw51xx.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw52xx.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw53xx.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw54xx.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw551x.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw552x.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw553x.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw560x.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw5903.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-gw5904.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-icore-rqs.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-icore.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-nit6xlite.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-rex.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-sabreauto.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-sabrelite.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-sabresd.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-savageboard.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-ts4900.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-udoo.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-wandboard.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6qea-com.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6sl-evk.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6sx-nitrogen6sx.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6sx-sdb.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6sxea-com.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6sxscm-evb.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-14x14-evk.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-9x9-evk.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-geam.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-isiot.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-opos6uldev.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-pico-hobbit.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ul-tx6ul.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ulea-com.dtsi	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ull-14x14-evk.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx6ull-9x9-evk.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7d-cl-som-imx7.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7d-nitrogen7.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7d-sdb.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7dea-com-kit.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7dea-com-kit_v2.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7dea-ucom-kit.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7dea-ucom-kit_v2.dts	/^		pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	imx7s-warp.dts	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2	sama5d3.dtsi	/^					pinctrl_i2c2: i2c2-0 {$/;"	l
pinctrl_i2c2	sama5d4.dtsi	/^					pinctrl_i2c2: i2c2-0 {$/;"	l
pinctrl_i2c2	uniphier-pinctrl.dtsi	/^	pinctrl_i2c2: i2c2_grp {$/;"	l
pinctrl_i2c2	vf610-zii-dev.dtsi	/^	pinctrl_i2c2: i2c2grp {$/;"	l
pinctrl_i2c2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c2_1: i2c2grp-1 {$/;"	l
pinctrl_i2c2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c2_1: i2c2grp-1 {$/;"	l
pinctrl_i2c2_1	imx6sx-sabreauto.dts	/^		pinctrl_i2c2_1: i2c2grp-1 {$/;"	l
pinctrl_i2c2_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_i2c2_1: i2c2grp-1 {$/;"	l
pinctrl_i2c2_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_i2c2_1: i2c2grp-1 {$/;"	l
pinctrl_i2c2_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_i2c2_1: i2c2grp-1 {$/;"	l
pinctrl_i2c2_alt2_1	stih407-pinctrl.dtsi	/^				pinctrl_i2c2_alt2_1: i2c2-alt2-1 {$/;"	l
pinctrl_i2c2_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c2_default: i2c2-default {$/;"	l
pinctrl_i2c2_egalax_int	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_i2c2_egalax_int: egalax_i2c2_intgrp {$/;"	l
pinctrl_i2c2_egalax_int	imx6qdl-sabresd.dtsi	/^		pinctrl_i2c2_egalax_int: egalax_i2c2_intgrp {$/;"	l
pinctrl_i2c2_gpio	imx6q-bx50v3.dtsi	/^	pinctrl_i2c2_gpio: i2c2gpiogrp {$/;"	l
pinctrl_i2c2_gpio	imx6qdl-sabresd.dtsi	/^		pinctrl_i2c2_gpio: i2c2_gpio_grp {$/;"	l
pinctrl_i2c2_gpio	imx6qdl-ts4900.dtsi	/^	pinctrl_i2c2_gpio: i2c2gpiogrp {$/;"	l
pinctrl_i2c2_novena	imx6q-novena.dts	/^	pinctrl_i2c2_novena: i2c2grp-novena {$/;"	l
pinctrl_i2c2_pu	at91-sama5d3_xplained.dts	/^					pinctrl_i2c2_pu: i2c2_pu {$/;"	l
pinctrl_i2c2_rv4162	imx7d-nitrogen7.dts	/^	pinctrl_i2c2_rv4162: i2c2-rv4162grp {$/;"	l
pinctrl_i2c2mux	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_i2c2mux: i2c2muxgrp {$/;"	l
pinctrl_i2c3	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx53-m53evk.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx53-tqma53.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx53-tx53.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx53-voipac-bsb.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6dl-riotboard.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6dlea-com.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-ba16.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-cm-fx6.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-dmo-edmqmx6.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-evi.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-gk802.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-gw5400-a.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-marsboard.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-pop-arm2.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6q-tbs2910.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-apalis.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-apf6dev.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-aristainetos.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-aristainetos2.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-colibri.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw51xx.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw52xx.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw53xx.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw54xx.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw551x.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw552x.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw553x.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw560x.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw5903.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-gw5904.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-icore-rqs.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-icore.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-nit6xlite.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-rex.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-sabreauto.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-sabrelite.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-sabresd.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-tx6.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-udoo.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6qea-com.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sl-evk.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sll-evk.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sll-lpddr3-arm2.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sx-nitrogen6sx.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sx-sdb.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sxea-com.dtsi	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6sxscm-evb.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx6ul-pico-hobbit.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx7d-nitrogen7.dts	/^	pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx7d-sdb.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx7dea-com-kit.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx7dea-com-kit_v2.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx7dea-ucom-kit.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	imx7dea-ucom-kit_v2.dts	/^		pinctrl_i2c3: i2c3grp {$/;"	l
pinctrl_i2c3	uniphier-pinctrl.dtsi	/^	pinctrl_i2c3: i2c3_grp {$/;"	l
pinctrl_i2c3_1	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c3_1: i2c3grp-1 {$/;"	l
pinctrl_i2c3_1	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c3_1: i2c3grp-1 {$/;"	l
pinctrl_i2c3_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_i2c3_1: i2c3grp-1 {$/;"	l
pinctrl_i2c3_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_i2c3_1: i2c3grp-1 {$/;"	l
pinctrl_i2c3_2	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c3_2: i2c3grp-2 {$/;"	l
pinctrl_i2c3_2	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c3_2: i2c3grp-2 {$/;"	l
pinctrl_i2c3_2	imx6sx-sabreauto.dts	/^		pinctrl_i2c3_2: i2c3grp-2 {$/;"	l
pinctrl_i2c3_alt1_1	stih407-pinctrl.dtsi	/^				pinctrl_i2c3_alt1_1: i2c3-alt1-1 {$/;"	l
pinctrl_i2c3_alt3_0	stih407-pinctrl.dtsi	/^				pinctrl_i2c3_alt3_0: i2c3-alt3-0 {$/;"	l
pinctrl_i2c3_default	aspeed-g4.dtsi	/^					pinctrl_i2c3_default: i2c3_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c3_default	aspeed-g5.dtsi	/^					pinctrl_i2c3_default: i2c3_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c3_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c3_default: i2c3-alt1-0 {$/;"	l
pinctrl_i2c3_egalax_int	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_i2c3_egalax_int: egalax_i2c3_intgrp {$/;"	l
pinctrl_i2c3_egalax_int	imx6qdl-sabresd.dtsi	/^		pinctrl_i2c3_egalax_int: egalax_i2c3_intgrp {$/;"	l
pinctrl_i2c3_gpio	imx6q-bx50v3.dtsi	/^	pinctrl_i2c3_gpio: i2c3gpiogrp {$/;"	l
pinctrl_i2c3_gpio	imx6q-evi.dts	/^	pinctrl_i2c3_gpio: i2c3gpiogrp {$/;"	l
pinctrl_i2c3_novena	imx6q-novena.dts	/^	pinctrl_i2c3_novena: i2c3grp-novena {$/;"	l
pinctrl_i2c3_recovery	imx6qdl-apalis.dtsi	/^	pinctrl_i2c3_recovery: i2c3recoverygrp {$/;"	l
pinctrl_i2c3_recovery	imx6qdl-colibri.dtsi	/^	pinctrl_i2c3_recovery: i2c3recoverygrp {$/;"	l
pinctrl_i2c3_tsc2004	imx7d-nitrogen7.dts	/^	pinctrl_i2c3_tsc2004: i2c3tsc2004grp {$/;"	l
pinctrl_i2c3mux	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_i2c3mux: i2c3muxgrp {$/;"	l
pinctrl_i2c3mux	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_i2c3mux: i2c3muxgrp {$/;"	l
pinctrl_i2c3mux	imx6qdl-sabreauto.dtsi	/^		pinctrl_i2c3mux: i2c3muxgrp {$/;"	l
pinctrl_i2c4	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx6dl-riotboard.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx6qdl-aristainetos2.dtsi	/^	pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx6sx-sdb.dtsi	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx6sxscm-evb.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7-colibri.dtsi	/^	pinctrl_i2c4: i2c4-grp {$/;"	l
pinctrl_i2c4	imx7d-nitrogen7.dts	/^	pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7d-pico.dts	/^	pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7d-sdb.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7dea-com-kit.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7dea-com-kit_v2.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7dea-ucom-kit.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7dea-ucom-kit_v2.dts	/^		pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	imx7s-warp.dts	/^	pinctrl_i2c4: i2c4grp {$/;"	l
pinctrl_i2c4	uniphier-pinctrl.dtsi	/^	pinctrl_i2c4: i2c4_grp {$/;"	l
pinctrl_i2c4_1	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c4_1: i2c4grp-1 {$/;"	l
pinctrl_i2c4_1	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c4_1: i2c4grp-1 {$/;"	l
pinctrl_i2c4_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_i2c4_1: i2c4grp-1 {$/;"	l
pinctrl_i2c4_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_i2c4_1: i2c4grp-1 {$/;"	l
pinctrl_i2c4_2	imx6sx-14x14-arm2.dts	/^		pinctrl_i2c4_2: i2c4grp-2 {$/;"	l
pinctrl_i2c4_2	imx6sx-19x19-arm2.dts	/^		pinctrl_i2c4_2: i2c4grp-2 {$/;"	l
pinctrl_i2c4_default	aspeed-g4.dtsi	/^					pinctrl_i2c4_default: i2c4_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c4_default	aspeed-g5.dtsi	/^					pinctrl_i2c4_default: i2c4_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c4_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c4_default: i2c4-default {$/;"	l
pinctrl_i2c5_default	aspeed-g4.dtsi	/^					pinctrl_i2c5_default: i2c5_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c5_default	aspeed-g5.dtsi	/^					pinctrl_i2c5_default: i2c5_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c5_default	stih407-pinctrl.dtsi	/^				pinctrl_i2c5_default: i2c5-default {$/;"	l
pinctrl_i2c6_default	aspeed-g4.dtsi	/^					pinctrl_i2c6_default: i2c6_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c6_default	aspeed-g5.dtsi	/^					pinctrl_i2c6_default: i2c6_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c7_default	aspeed-g4.dtsi	/^					pinctrl_i2c7_default: i2c7_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c7_default	aspeed-g5.dtsi	/^					pinctrl_i2c7_default: i2c7_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c8_default	aspeed-g4.dtsi	/^					pinctrl_i2c8_default: i2c8_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c8_default	aspeed-g5.dtsi	/^					pinctrl_i2c8_default: i2c8_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c9_default	aspeed-g4.dtsi	/^					pinctrl_i2c9_default: i2c9_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c9_default	aspeed-g5.dtsi	/^					pinctrl_i2c9_default: i2c9_default {$/;"	l	label:syscon.pinctrl
pinctrl_i2c_bitbang	at91sam9261.dtsi	/^					pinctrl_i2c_bitbang: i2c-0-bitbang {$/;"	l
pinctrl_i2c_gpio	imx6ul-tx6ul.dtsi	/^	pinctrl_i2c_gpio: i2c-gpiogrp {$/;"	l
pinctrl_i2c_gpio0	at91sam9260.dtsi	/^					pinctrl_i2c_gpio0: i2c_gpio0-0 {$/;"	l
pinctrl_i2c_gpio0	at91sam9rl.dtsi	/^					pinctrl_i2c_gpio0: i2c_gpio0-0 {$/;"	l
pinctrl_i2c_gpio0	at91sam9x5.dtsi	/^					pinctrl_i2c_gpio0: i2c_gpio0-0 {$/;"	l
pinctrl_i2c_gpio1	at91sam9rl.dtsi	/^					pinctrl_i2c_gpio1: i2c_gpio1-0 {$/;"	l
pinctrl_i2c_gpio1	at91sam9x5.dtsi	/^					pinctrl_i2c_gpio1: i2c_gpio1-0 {$/;"	l
pinctrl_i2c_gpio2	at91sam9x5.dtsi	/^					pinctrl_i2c_gpio2: i2c_gpio2-0 {$/;"	l
pinctrl_i2c_mux_reset	vf610-zii-dev.dtsi	/^	pinctrl_i2c_mux_reset: pinctrl-i2c-mux-reset {$/;"	l
pinctrl_i2c_twi	at91sam9261.dtsi	/^					pinctrl_i2c_twi: i2c-0-twi {$/;"	l
pinctrl_i2s_2ch_in	stih407-pinctrl.dtsi	/^				pinctrl_i2s_2ch_in: i2s_2ch_in{$/;"	l
pinctrl_i2s_2ch_out	stih407-pinctrl.dtsi	/^				pinctrl_i2s_2ch_out: i2s_2ch_out{$/;"	l
pinctrl_i2s_8ch_in	stih407-pinctrl.dtsi	/^				pinctrl_i2s_8ch_in: i2s_8ch_in{$/;"	l
pinctrl_i2s_8ch_out	stih407-pinctrl.dtsi	/^				pinctrl_i2s_8ch_out: i2s_8ch_out{$/;"	l
pinctrl_imxfb	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_imxfb: imxfbgrp {$/;"	l
pinctrl_imxfb1	imx27-apf27dev.dts	/^		pinctrl_imxfb1: imxfbgrp {$/;"	l
pinctrl_imxfb1	imx27-phytec-phycore-rdk.dts	/^		pinctrl_imxfb1: imxfbgrp {$/;"	l
pinctrl_interrupt_fpga	imx51-ts4800.dts	/^	pinctrl_interrupt_fpga: fpgaicgrp {$/;"	l
pinctrl_ipu1	imx6dlea-com-kit.dts	/^		pinctrl_ipu1: ipu1grp {$/;"	l
pinctrl_ipu1	imx6dlea-com-kit_v2.dts	/^		pinctrl_ipu1: ipu1grp {$/;"	l
pinctrl_ipu1	imx6q-utilite-pro.dts	/^	pinctrl_ipu1: ipu1grp {$/;"	l
pinctrl_ipu1	imx6qdl-sabresd.dtsi	/^		pinctrl_ipu1: ipu1grp {$/;"	l
pinctrl_ipu1	imx6qea-com-kit.dts	/^		pinctrl_ipu1: ipu1grp {$/;"	l
pinctrl_ipu1	imx6qea-com-kit_v2.dts	/^		pinctrl_ipu1: ipu1grp {$/;"	l
pinctrl_ipu1_1	imx6qdl-sabreauto.dtsi	/^		pinctrl_ipu1_1: ipu1grp-1 { \/* parallel port 16-bit *\/$/;"	l
pinctrl_ipu1_2	imx6qdl-sabresd.dtsi	/^		pinctrl_ipu1_2: ipu1grp-2 { \/* parallel camera *\/$/;"	l
pinctrl_ipu1_csi0	imx6qdl-apalis.dtsi	/^	pinctrl_ipu1_csi0: ipu1csi0grp { \/* parallel camera *\/$/;"	l
pinctrl_ipu1_csi0	imx6qdl-colibri.dtsi	/^	pinctrl_ipu1_csi0: ipu1csi0grp { \/* Parallel Camera *\/$/;"	l
pinctrl_ipu1_csi0	imx6qdl-gw51xx.dtsi	/^		pinctrl_ipu1_csi0: ipu1csi0grp {$/;"	l
pinctrl_ipu1_csi0	imx6qdl-gw553x.dtsi	/^	pinctrl_ipu1_csi0: ipu1csi0grp {$/;"	l
pinctrl_ipu1_csi0	imx6qdl-sabreauto.dtsi	/^		pinctrl_ipu1_csi0: ipu1csi0grp {$/;"	l
pinctrl_ipu1_csi0	imx6qdl-sabrelite.dtsi	/^		pinctrl_ipu1_csi0: ipu1csi0grp {$/;"	l
pinctrl_ipu1_csi0	imx6qdl-sabresd.dtsi	/^		pinctrl_ipu1_csi0: ipu1csi0grp {$/;"	l
pinctrl_ipu1_csi1	imx6dl-gw52xx.dts	/^	pinctrl_ipu1_csi1: ipu1_csi1grp {$/;"	l
pinctrl_ipu1_csi1	imx6dl-gw53xx.dts	/^	pinctrl_ipu1_csi1: ipu1_csi1grp {$/;"	l
pinctrl_ipu1_csi1	imx6dl-gw54xx.dts	/^	pinctrl_ipu1_csi1: ipu1_csi1grp {$/;"	l
pinctrl_ipu1_disp1	imx6qdl-apf6dev.dtsi	/^		pinctrl_ipu1_disp1: ipu1disp1grp {$/;"	l
pinctrl_ipu1_lcdif	imx6qdl-apalis.dtsi	/^	pinctrl_ipu1_lcdif: ipu1lcdifgrp {$/;"	l
pinctrl_ipu1_lcdif	imx6qdl-colibri.dtsi	/^	pinctrl_ipu1_lcdif: ipu1lcdifgrp {$/;"	l
pinctrl_ipu2_csi1	imx6q-gw52xx.dts	/^	pinctrl_ipu2_csi1: ipu2_csi1grp {$/;"	l
pinctrl_ipu2_csi1	imx6q-gw53xx.dts	/^	pinctrl_ipu2_csi1: ipu2_csi1grp {$/;"	l
pinctrl_ipu2_csi1	imx6q-gw54xx.dts	/^	pinctrl_ipu2_csi1: ipu2_csi1grp {$/;"	l
pinctrl_ipu2_vdac	imx6qdl-apalis.dtsi	/^	pinctrl_ipu2_vdac: ipu2vdacgrp {$/;"	l
pinctrl_ipu_disp	imx6dl-aristainetos2_4.dts	/^	pinctrl_ipu_disp: ipudisp1grp {$/;"	l
pinctrl_ipu_disp	imx6qdl-aristainetos.dtsi	/^		pinctrl_ipu_disp: ipudisp1grp {$/;"	l
pinctrl_ipu_disp0	imx53-cx9020.dts	/^	pinctrl_ipu_disp0: ipudisp0grp {$/;"	l
pinctrl_ipu_disp0	imx53-qsb-common.dtsi	/^		pinctrl_ipu_disp0: ipudisp0grp {$/;"	l
pinctrl_ipu_disp1	imx51-apf51dev.dts	/^		pinctrl_ipu_disp1: ipudisp1grp {$/;"	l
pinctrl_ipu_disp1	imx51-babbage.dts	/^		pinctrl_ipu_disp1: ipudisp1grp {$/;"	l
pinctrl_ipu_disp1	imx53-m53evk.dts	/^		pinctrl_ipu_disp1: ipudisp1grp {$/;"	l
pinctrl_ipu_disp2	imx51-babbage.dts	/^		pinctrl_ipu_disp2: ipudisp2grp {$/;"	l
pinctrl_ir	imx6q-tbs2910.dts	/^	pinctrl_ir: irgrp {$/;"	l
pinctrl_ir	stih407-pinctrl.dtsi	/^				pinctrl_ir: ir0 {$/;"	l
pinctrl_isc_base	at91-sama5d27_som1_ek.dts	/^				pinctrl_isc_base: isc_base {$/;"	l
pinctrl_isc_data_11_12	at91-sama5d27_som1_ek.dts	/^				pinctrl_isc_data_11_12: isc_data_11_12 {$/;"	l
pinctrl_isc_data_8bit	at91-sama5d27_som1_ek.dts	/^				pinctrl_isc_data_8bit: isc_data_8bit {$/;"	l
pinctrl_isc_data_9_10	at91-sama5d27_som1_ek.dts	/^				pinctrl_isc_data_9_10: isc_data_9_10 {$/;"	l
pinctrl_isi_data_0_7	at91sam9g45.dtsi	/^					pinctrl_isi_data_0_7: isi-0-data-0-7 {$/;"	l
pinctrl_isi_data_0_7	at91sam9x5_isi.dtsi	/^					pinctrl_isi_data_0_7: isi-0-data-0-7 {$/;"	l
pinctrl_isi_data_0_7	sama5d3.dtsi	/^					pinctrl_isi_data_0_7: isi-0-data-0-7 {$/;"	l
pinctrl_isi_data_0_7	sama5d4.dtsi	/^					pinctrl_isi_data_0_7: isi-0-data-0-7 {$/;"	l
pinctrl_isi_data_10_11	at91sam9g45.dtsi	/^					pinctrl_isi_data_10_11: isi-0-data-10-11 {$/;"	l
pinctrl_isi_data_10_11	at91sam9x5_isi.dtsi	/^					pinctrl_isi_data_10_11: isi-0-data-10-11 {$/;"	l
pinctrl_isi_data_10_11	sama5d3.dtsi	/^					pinctrl_isi_data_10_11: isi-0-data-10-11 {$/;"	l
pinctrl_isi_data_10_11	sama5d4.dtsi	/^					pinctrl_isi_data_10_11: isi-0-data-10-11 {$/;"	l
pinctrl_isi_data_8_9	at91sam9g45.dtsi	/^					pinctrl_isi_data_8_9: isi-0-data-8-9 {$/;"	l
pinctrl_isi_data_8_9	at91sam9x5_isi.dtsi	/^					pinctrl_isi_data_8_9: isi-0-data-8-9 {$/;"	l
pinctrl_isi_data_8_9	sama5d3.dtsi	/^					pinctrl_isi_data_8_9: isi-0-data-8-9 {$/;"	l
pinctrl_isi_data_8_9	sama5d4.dtsi	/^					pinctrl_isi_data_8_9: isi-0-data-8-9 {$/;"	l
pinctrl_j10	imx6qdl-nit6xlite.dtsi	/^		pinctrl_j10: j10grp {$/;"	l
pinctrl_j15	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_j15: j15grp {$/;"	l
pinctrl_j15	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_j15: j15grp {$/;"	l
pinctrl_j15	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_j15: j15grp {$/;"	l
pinctrl_j15	imx6qdl-sabrelite.dtsi	/^		pinctrl_j15: j15grp {$/;"	l
pinctrl_j2	imx7d-nitrogen7.dts	/^	pinctrl_j2: j2grp {$/;"	l
pinctrl_j28	imx6qdl-nit6xlite.dtsi	/^		pinctrl_j28: j28grp {$/;"	l
pinctrl_key_gpio	at91-sama5d3_xplained.dts	/^					pinctrl_key_gpio: key_gpio_0 {$/;"	l
pinctrl_key_gpio	at91-sama5d4_xplained.dts	/^					pinctrl_key_gpio: key_gpio_0 {$/;"	l
pinctrl_key_gpio	at91-sama5d4ek.dts	/^					pinctrl_key_gpio: key_gpio_0 {$/;"	l
pinctrl_key_gpio_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_key_gpio_default: key_gpio_default {$/;"	l
pinctrl_key_gpio_default	at91-sama5d2_xplained.dts	/^				pinctrl_key_gpio_default: key_gpio_default {$/;"	l
pinctrl_keypad	imx6qdl-gw560x.dtsi	/^	pinctrl_keypad: keypadgrp {$/;"	l
pinctrl_keyscan	stih407-pinctrl.dtsi	/^				pinctrl_keyscan: keyscan {$/;"	l
pinctrl_kpp	imx25-pdk.dts	/^		pinctrl_kpp: kppgrp {$/;"	l
pinctrl_kpp	imx51-babbage.dts	/^		pinctrl_kpp: kppgrp {$/;"	l
pinctrl_kpp	imx53-tx53-x03x.dts	/^		pinctrl_kpp: kppgrp {$/;"	l
pinctrl_kpp	imx6qdl-tx6.dtsi	/^	pinctrl_kpp: kppgrp {$/;"	l
pinctrl_kpp	imx6sl-evk.dts	/^		pinctrl_kpp: kppgrp {$/;"	l
pinctrl_kpp	imx6ul-tx6ul.dtsi	/^	pinctrl_kpp: kppgrp {$/;"	l
pinctrl_kpp_1	imx53-voipac-bsb.dts	/^		pinctrl_kpp_1: kppgrp-1 {$/;"	l
pinctrl_kpp_novena	imx6q-novena.dts	/^	pinctrl_kpp_novena: kppgrp-novena {$/;"	l
pinctrl_lad0_default	aspeed-g5.dtsi	/^					pinctrl_lad0_default: lad0_default {$/;"	l	label:syscon.pinctrl
pinctrl_lad1_default	aspeed-g5.dtsi	/^					pinctrl_lad1_default: lad1_default {$/;"	l	label:syscon.pinctrl
pinctrl_lad2_default	aspeed-g5.dtsi	/^					pinctrl_lad2_default: lad2_default {$/;"	l	label:syscon.pinctrl
pinctrl_lad3_default	aspeed-g5.dtsi	/^					pinctrl_lad3_default: lad3_default {$/;"	l	label:syscon.pinctrl
pinctrl_lan9221	imx51-digi-connectcore-som.dtsi	/^		pinctrl_lan9221: lan9221grp {$/;"	l
pinctrl_lcd	imx25-pdk.dts	/^		pinctrl_lcd: lcdgrp {$/;"	l
pinctrl_lcd	imx51-ts4800.dts	/^	pinctrl_lcd: lcdgrp {$/;"	l
pinctrl_lcd	imx6sx-sdb.dtsi	/^		pinctrl_lcd: lcdgrp {$/;"	l
pinctrl_lcd	imx6sxscm-evb.dts	/^		pinctrl_lcd: lcdgrp {$/;"	l
pinctrl_lcd0_pwr	imx6qdl-tx6.dtsi	/^	pinctrl_lcd0_pwr: lcd0-pwrgrp {$/;"	l
pinctrl_lcd1_pwr	imx6qdl-tx6.dtsi	/^	pinctrl_lcd1_pwr: lcd-pwrgrp {$/;"	l
pinctrl_lcd_base	at91sam9n12.dtsi	/^					pinctrl_lcd_base: lcd-base-0 {$/;"	l
pinctrl_lcd_base	at91sam9x5_lcd.dtsi	/^					pinctrl_lcd_base: lcd-base-0 {$/;"	l
pinctrl_lcd_base	sama5d3_lcd.dtsi	/^					pinctrl_lcd_base: lcd-base-0 {$/;"	l
pinctrl_lcd_base	sama5d4.dtsi	/^					pinctrl_lcd_base: lcd-base-0 {$/;"	l
pinctrl_lcd_gpios	imx6dlea-com-kit.dts	/^		pinctrl_lcd_gpios: lcd-gpios {$/;"	l
pinctrl_lcd_gpios	imx6dlea-com-kit_v2.dts	/^		pinctrl_lcd_gpios: lcd-gpios {$/;"	l
pinctrl_lcd_gpios	imx6qea-com-kit.dts	/^		pinctrl_lcd_gpios: lcd-gpios {$/;"	l
pinctrl_lcd_gpios	imx6qea-com-kit_v2.dts	/^		pinctrl_lcd_gpios: lcd-gpios {$/;"	l
pinctrl_lcd_pwm	at91sam9n12.dtsi	/^					pinctrl_lcd_pwm: lcd-pwm-0 {$/;"	l
pinctrl_lcd_pwm	at91sam9x5_lcd.dtsi	/^					pinctrl_lcd_pwm: lcd-pwm-0 {$/;"	l
pinctrl_lcd_pwm	sama5d3_lcd.dtsi	/^					pinctrl_lcd_pwm: lcd-pwm-0 {$/;"	l
pinctrl_lcd_pwm	sama5d4.dtsi	/^					pinctrl_lcd_pwm: lcd-pwm-0 {$/;"	l
pinctrl_lcd_pwr	imx6ul-tx6ul.dtsi	/^	pinctrl_lcd_pwr: lcd-pwrgrp {$/;"	l
pinctrl_lcd_rgb444	at91sam9x5_lcd.dtsi	/^					pinctrl_lcd_rgb444: lcd-rgb-0 {$/;"	l
pinctrl_lcd_rgb444	sama5d3_lcd.dtsi	/^					pinctrl_lcd_rgb444: lcd-rgb-0 {$/;"	l
pinctrl_lcd_rgb444	sama5d4.dtsi	/^					pinctrl_lcd_rgb444: lcd-rgb-0 {$/;"	l
pinctrl_lcd_rgb565	at91sam9x5_lcd.dtsi	/^					pinctrl_lcd_rgb565: lcd-rgb-1 {$/;"	l
pinctrl_lcd_rgb565	sama5d3_lcd.dtsi	/^					pinctrl_lcd_rgb565: lcd-rgb-1 {$/;"	l
pinctrl_lcd_rgb565	sama5d4.dtsi	/^					pinctrl_lcd_rgb565: lcd-rgb-1 {$/;"	l
pinctrl_lcd_rgb666	at91sam9x5_lcd.dtsi	/^					pinctrl_lcd_rgb666: lcd-rgb-2 {$/;"	l
pinctrl_lcd_rgb666	sama5d3_lcd.dtsi	/^					pinctrl_lcd_rgb666: lcd-rgb-2 {$/;"	l
pinctrl_lcd_rgb666	sama5d4.dtsi	/^					pinctrl_lcd_rgb666: lcd-rgb-2 {$/;"	l
pinctrl_lcd_rgb666_alt	sama5d3_lcd.dtsi	/^					pinctrl_lcd_rgb666_alt: lcd-rgb-2-alt {$/;"	l
pinctrl_lcd_rgb777	sama5d4.dtsi	/^					pinctrl_lcd_rgb777: lcd-rgb-3 {$/;"	l
pinctrl_lcd_rgb888	at91sam9n12.dtsi	/^					pinctrl_lcd_rgb888: lcd-rgb-3 {$/;"	l
pinctrl_lcd_rgb888	at91sam9x5_lcd.dtsi	/^					pinctrl_lcd_rgb888: lcd-rgb-3 {$/;"	l
pinctrl_lcd_rgb888	sama5d3_lcd.dtsi	/^					pinctrl_lcd_rgb888: lcd-rgb-3 {$/;"	l
pinctrl_lcd_rgb888	sama5d4.dtsi	/^					pinctrl_lcd_rgb888: lcd-rgb-4 {$/;"	l
pinctrl_lcd_rgb888_alt	sama5d3_lcd.dtsi	/^					pinctrl_lcd_rgb888_alt: lcd-rgb-3-alt {$/;"	l
pinctrl_lcd_rst	imx6ul-tx6ul.dtsi	/^	pinctrl_lcd_rst: lcd-rstgrp {$/;"	l
pinctrl_lcdc	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_lcdc: lcdcgrp {$/;"	l
pinctrl_lcdif	imx6ul-opos6uldev.dts	/^	pinctrl_lcdif: lcdifgrp {$/;"	l
pinctrl_lcdif	imx7d-sdb.dts	/^		pinctrl_lcdif: lcdifgrp {$/;"	l
pinctrl_lcdif1	imx6sx-nitrogen6sx.dts	/^	pinctrl_lcdif1: lcdif1grp {$/;"	l
pinctrl_lcdif_ctrl	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6sl-evk.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6sll-evk.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6sll-lpddr3-arm2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6sxea-com-kit.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6sxea-com-kit_v2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-14x14-evk.dts	/^	pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-9x9-evk.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-geam.dts	/^	pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-isiot.dtsi	/^	pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ul-pico-hobbit.dts	/^	pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ulea-com-kit.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ulea-com-kit_v2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ull-14x14-evk.dts	/^	pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx6ull-9x9-evk.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7-colibri.dtsi	/^	pinctrl_lcdif_ctrl: lcdif-ctrl-grp {$/;"	l
pinctrl_lcdif_ctrl	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7d-nitrogen7.dts	/^	pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7dea-com-kit.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7dea-com-kit_v2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7dea-ucom-kit.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7dea-ucom-kit_v2.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl	imx7dea-ucom-ptp.dts	/^		pinctrl_lcdif_ctrl: lcdifctrlgrp {$/;"	l
pinctrl_lcdif_ctrl_0	imx6sx-14x14-arm2.dts	/^		pinctrl_lcdif_ctrl_0: lcdifctrlgrp-0 {$/;"	l
pinctrl_lcdif_ctrl_0	imx6sx-19x19-arm2.dts	/^		pinctrl_lcdif_ctrl_0: lcdifctrlgrp-0 {$/;"	l
pinctrl_lcdif_dat	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6sl-evk.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6sll-evk.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6sll-lpddr3-arm2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6sxea-com-kit.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6sxea-com-kit_v2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-14x14-evk.dts	/^	pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-9x9-evk.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-geam.dts	/^	pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-isiot.dtsi	/^	pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ul-pico-hobbit.dts	/^	pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ulea-com-kit.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ulea-com-kit_v2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ull-14x14-evk.dts	/^	pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx6ull-9x9-evk.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7-colibri.dtsi	/^	pinctrl_lcdif_dat: lcdif-dat-grp {$/;"	l
pinctrl_lcdif_dat	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7d-nitrogen7.dts	/^	pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7dea-com-kit.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7dea-com-kit_v2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7dea-ucom-kit.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7dea-ucom-kit_v2.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat	imx7dea-ucom-ptp.dts	/^		pinctrl_lcdif_dat: lcdifdatgrp {$/;"	l
pinctrl_lcdif_dat_0	imx6sx-14x14-arm2.dts	/^		pinctrl_lcdif_dat_0: lcdifdatgrp-0 {$/;"	l
pinctrl_lcdif_dat_0	imx6sx-19x19-arm2.dts	/^		pinctrl_lcdif_dat_0: lcdifdatgrp-0 {$/;"	l
pinctrl_lcdif_dat_24	imx7-colibri.dtsi	/^	pinctrl_lcdif_dat_24: lcdif-dat-24-grp {$/;"	l
pinctrl_lcdif_reset	imx6ull-14x14-evk.dts	/^		pinctrl_lcdif_reset: lcdifresetgrp {$/;"	l
pinctrl_lcdif_reset	imx6ull-9x9-evk.dts	/^		pinctrl_lcdif_reset: lcdifresetgrp {$/;"	l
pinctrl_lcdreg	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_lcdreg: lcdreggrp {$/;"	l
pinctrl_lclk_default	aspeed-g5.dtsi	/^					pinctrl_lclk_default: lclk_default {$/;"	l	label:syscon.pinctrl
pinctrl_led	imx53-usbarmory.dts	/^	pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6dl-riotboard.dts	/^		pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6q-marsboard.dts	/^	pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6qdl-rex.dtsi	/^		pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6sl-evk.dts	/^		pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6sll-lpddr3-arm2.dts	/^		pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6ul-opos6uldev.dts	/^	pinctrl_led: ledgrp {$/;"	l
pinctrl_led	imx6ul-tx6ul.dtsi	/^	pinctrl_led: ledgrp {$/;"	l
pinctrl_led1	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_led1: led1grp {$/;"	l
pinctrl_led_gpio_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_led_gpio_default: led_gpio_default {$/;"	l
pinctrl_led_gpio_default	at91-sama5d2_xplained.dts	/^				pinctrl_led_gpio_default: led_gpio_default {$/;"	l
pinctrl_leds	imx6qdl-nit6xlite.dtsi	/^		pinctrl_leds: ledsgrp {$/;"	l
pinctrl_leds1	imx6qdl-ts4900.dtsi	/^	pinctrl_leds1: leds1grp {$/;"	l
pinctrl_leds_debug	vf610-zii-dev.dtsi	/^	pinctrl_leds_debug: pinctrl-leds-debug {$/;"	l
pinctrl_leds_ixora	imx6q-apalis-ixora-v1.1.dts	/^	pinctrl_leds_ixora: ledsixoragrp {$/;"	l
pinctrl_leds_ixora	imx6q-apalis-ixora.dts	/^	pinctrl_leds_ixora: ledsixoragrp {$/;"	l
pinctrl_leds_novena	imx6q-novena.dts	/^	pinctrl_leds_novena: ledsgrp-novena {$/;"	l
pinctrl_lframe_default	aspeed-g5.dtsi	/^					pinctrl_lframe_default: lframe_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpchc_default	aspeed-g5.dtsi	/^					pinctrl_lpchc_default: lpchc_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcpd_default	aspeed-g4.dtsi	/^					pinctrl_lpcpd_default: lpcpd_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcpd_default	aspeed-g5.dtsi	/^					pinctrl_lpcpd_default: lpcpd_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcplus_default	aspeed-g5.dtsi	/^					pinctrl_lpcplus_default: lpcplus_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcpme_default	aspeed-g4.dtsi	/^					pinctrl_lpcpme_default: lpcpme_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcpme_default	aspeed-g5.dtsi	/^					pinctrl_lpcpme_default: lpcpme_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcrst_default	aspeed-g4.dtsi	/^					pinctrl_lpcrst_default: lpcrst_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcrst_default	aspeed-g5.dtsi	/^					pinctrl_lpcrst_default: lpcrst_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcsmi_default	aspeed-g4.dtsi	/^					pinctrl_lpcsmi_default: lpcsmi_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpcsmi_default	aspeed-g5.dtsi	/^					pinctrl_lpcsmi_default: lpcsmi_default {$/;"	l	label:syscon.pinctrl
pinctrl_lpi2c5	imx7ulp-evk.dts	/^		pinctrl_lpi2c5: lpi2c5grp {$/;"	l
pinctrl_lpi2c5	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_lpi2c5: lpi2c5grp {$/;"	l
pinctrl_lpi2c5	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_lpi2c5: lpi2c5grp {$/;"	l
pinctrl_lpi2c5	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_lpi2c5: lpi2c5grp {$/;"	l
pinctrl_lpi2c5	imx7ulpea-ucom-ptp.dts	/^		pinctrl_lpi2c5: lpi2c5grp {$/;"	l
pinctrl_lpi2c7	imx7ulp-evk.dts	/^		pinctrl_lpi2c7: lpi2c7grp {$/;"	l
pinctrl_lpi2c7	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_lpi2c7: lpi2c7grp {$/;"	l
pinctrl_lpi2c7	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_lpi2c7: lpi2c7grp {$/;"	l
pinctrl_lpi2c7	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_lpi2c7: lpi2c7grp {$/;"	l
pinctrl_lpi2c7	imx7ulpea-ucom-ptp.dts	/^		pinctrl_lpi2c7: lpi2c7grp {$/;"	l
pinctrl_lpspi3	imx7ulp-evk.dts	/^		pinctrl_lpspi3: lpspi3grp {$/;"	l
pinctrl_lpuart4	imx7ulp-14x14-arm2.dts	/^		pinctrl_lpuart4: lpuart4grp {$/;"	l
pinctrl_lpuart4	imx7ulp-evk.dts	/^		pinctrl_lpuart4: lpuart4grp {$/;"	l
pinctrl_lpuart4	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_lpuart4: lpuart4grp {$/;"	l
pinctrl_lpuart4	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_lpuart4: lpuart4grp {$/;"	l
pinctrl_lpuart4	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_lpuart4: lpuart4grp {$/;"	l
pinctrl_lpuart4	imx7ulpea-ucom-ptp.dts	/^		pinctrl_lpuart4: lpuart4grp {$/;"	l
pinctrl_lpuart6	imx7ulp-evk.dts	/^		pinctrl_lpuart6: lpuart6grp {$/;"	l
pinctrl_lpuart6	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_lpuart6: lpuart6grp {$/;"	l
pinctrl_lpuart6	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_lpuart6: lpuart6grp {$/;"	l
pinctrl_lpuart6	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_lpuart6: lpuart6grp {$/;"	l
pinctrl_lpuart7	imx7ulp-evk.dts	/^		pinctrl_lpuart7: lpuart7grp {$/;"	l
pinctrl_lsirq_default	aspeed-g5.dtsi	/^					pinctrl_lsirq_default: lsirq_default {$/;"	l	label:syscon.pinctrl
pinctrl_lvds0	imx53-tx53-x13x.dts	/^		pinctrl_lvds0: lvds0grp {$/;"	l
pinctrl_lvds0	imx7dea-ucom-kit.dts	/^                pinctrl_lvds0: lvds0_intgrp {$/;"	l
pinctrl_lvds0	imx7dea-ucom-kit_v2.dts	/^                pinctrl_lvds0: lvds0_intgrp {$/;"	l
pinctrl_lvds0_connector	imx6dlea-com-kit.dts	/^		pinctrl_lvds0_connector: lvds0_connector_grp {$/;"	l
pinctrl_lvds0_connector	imx6dlea-com-kit_v2.dts	/^		pinctrl_lvds0_connector: lvds0_connector_grp {$/;"	l
pinctrl_lvds0_connector	imx6qea-com-kit.dts	/^		pinctrl_lvds0_connector: lvds0_connector_grp {$/;"	l
pinctrl_lvds0_connector	imx6qea-com-kit_v2.dts	/^		pinctrl_lvds0_connector: lvds0_connector_grp {$/;"	l
pinctrl_lvds0_connector	imx6sxea-com-kit.dts	/^		pinctrl_lvds0_connector: lvds0_connector_grp {$/;"	l
pinctrl_lvds0_connector	imx6sxea-com-kit_v2.dts	/^		pinctrl_lvds0_connector: lvds0_connector_grp {$/;"	l
pinctrl_lvds1	imx53-tx53-x13x.dts	/^		pinctrl_lvds1: lvds1grp {$/;"	l
pinctrl_lvds1_1	imx53-mba53.dts	/^		pinctrl_lvds1_1: lvds1-grp1 {$/;"	l
pinctrl_lvds1_2	imx53-mba53.dts	/^		pinctrl_lvds1_2: lvds1-grp2 {$/;"	l
pinctrl_lvds1_connector	imx6dlea-com-kit.dts	/^		pinctrl_lvds1_connector: lvds1_connector_grp {$/;"	l
pinctrl_lvds1_connector	imx6dlea-com-kit_v2.dts	/^		pinctrl_lvds1_connector: lvds1_connector_grp {$/;"	l
pinctrl_lvds1_connector	imx6qea-com-kit.dts	/^		pinctrl_lvds1_connector: lvds1_connector_grp {$/;"	l
pinctrl_lvds1_connector	imx6qea-com-kit_v2.dts	/^		pinctrl_lvds1_connector: lvds1_connector_grp {$/;"	l
pinctrl_mac1link_default	aspeed-g4.dtsi	/^					pinctrl_mac1link_default: mac1link_default {$/;"	l	label:syscon.pinctrl
pinctrl_mac1link_default	aspeed-g5.dtsi	/^					pinctrl_mac1link_default: mac1link_default {$/;"	l	label:syscon.pinctrl
pinctrl_mac2link_default	aspeed-g4.dtsi	/^					pinctrl_mac2link_default: mac2link_default {$/;"	l	label:syscon.pinctrl
pinctrl_mac2link_default	aspeed-g5.dtsi	/^					pinctrl_mac2link_default: mac2link_default {$/;"	l	label:syscon.pinctrl
pinctrl_macb0_data_gmii	sama5d3_gmac.dtsi	/^					pinctrl_macb0_data_gmii: macb0_data_gmii {$/;"	l
pinctrl_macb0_data_rgmii	sama5d3_gmac.dtsi	/^					pinctrl_macb0_data_rgmii: macb0_data_rgmii {$/;"	l
pinctrl_macb0_default	at91-sama5d27_som1.dtsi	/^				pinctrl_macb0_default: macb0_default {$/;"	l
pinctrl_macb0_default	at91-sama5d2_xplained.dts	/^				pinctrl_macb0_default: macb0_default {$/;"	l
pinctrl_macb0_phy_irq	at91-sama5d27_som1.dtsi	/^				pinctrl_macb0_phy_irq: macb0_phy_irq {$/;"	l
pinctrl_macb0_phy_irq	at91-sama5d2_xplained.dts	/^				pinctrl_macb0_phy_irq: macb0_phy_irq {$/;"	l
pinctrl_macb0_phy_irq	at91-sama5d4_xplained.dts	/^					pinctrl_macb0_phy_irq: macb0_phy_irq_0 {$/;"	l
pinctrl_macb0_phy_irq	at91-sama5d4ek.dts	/^					pinctrl_macb0_phy_irq: macb0_phy_irq {$/;"	l
pinctrl_macb0_rmii	at91sam9x5_macb0.dtsi	/^					pinctrl_macb0_rmii: macb0_rmii-0 {$/;"	l
pinctrl_macb0_rmii	sama5d4.dtsi	/^					pinctrl_macb0_rmii: macb0_rmii-0 {$/;"	l
pinctrl_macb0_rmii_mii	at91sam9x5_macb0.dtsi	/^					pinctrl_macb0_rmii_mii: macb0_rmii_mii-0 {$/;"	l
pinctrl_macb0_signal_gmii	sama5d3_gmac.dtsi	/^					pinctrl_macb0_signal_gmii: macb0_signal_gmii {$/;"	l
pinctrl_macb0_signal_rgmii	sama5d3_gmac.dtsi	/^					pinctrl_macb0_signal_rgmii: macb0_signal_rgmii {$/;"	l
pinctrl_macb1_rmii	at91sam9x5_macb1.dtsi	/^					pinctrl_macb1_rmii: macb1_rmii-0 {$/;"	l
pinctrl_macb1_rmii	sama5d3_emac.dtsi	/^					pinctrl_macb1_rmii: macb1_rmii-0 {$/;"	l
pinctrl_macb1_rmii	sama5d4.dtsi	/^					pinctrl_macb1_rmii: macb1_rmii-0 {$/;"	l
pinctrl_macb_rmii	at91rm9200.dtsi	/^					pinctrl_macb_rmii: macb_rmii-0 {$/;"	l
pinctrl_macb_rmii	at91sam9260.dtsi	/^					pinctrl_macb_rmii: macb_rmii-0 {$/;"	l
pinctrl_macb_rmii	at91sam9263.dtsi	/^					pinctrl_macb_rmii: macb_rmii-0 {$/;"	l
pinctrl_macb_rmii	at91sam9g45.dtsi	/^					pinctrl_macb_rmii: macb_rmii-0 {$/;"	l
pinctrl_macb_rmii_mii	at91rm9200.dtsi	/^					pinctrl_macb_rmii_mii: macb_rmii_mii-0 {$/;"	l
pinctrl_macb_rmii_mii	at91sam9260.dtsi	/^					pinctrl_macb_rmii_mii: macb_rmii_mii-0 {$/;"	l
pinctrl_macb_rmii_mii	at91sam9263.dtsi	/^					pinctrl_macb_rmii_mii: macb_rmii_mii-0 {$/;"	l
pinctrl_macb_rmii_mii	at91sam9g45.dtsi	/^					pinctrl_macb_rmii_mii: macb_rmii_mii-0 {$/;"	l
pinctrl_macb_rmii_mii_alt	at91sam9260.dtsi	/^					pinctrl_macb_rmii_mii_alt: macb_rmii_mii-1 {$/;"	l
pinctrl_max1027	imx27-apf27dev.dts	/^		pinctrl_max1027: max1027 {$/;"	l
pinctrl_max17135	imx6sll-evk.dts	/^		pinctrl_max17135: max17135grp-1 {$/;"	l
pinctrl_max17135	imx6sll-lpddr3-arm2.dts	/^		pinctrl_max17135: max17135grp-1 {$/;"	l
pinctrl_max17135	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_max17135: max17135grp-1 {$/;"	l
pinctrl_max17135	imx7d-sdb.dts	/^		pinctrl_max17135: max17135grp-1 {$/;"	l
pinctrl_max7310	imx6qdl-sabreauto.dtsi	/^		pinctrl_max7310: max7310grp {$/;"	l
pinctrl_mc13892	imx51-digi-connectcore-som.dtsi	/^		pinctrl_mc13892: mc13892grp {$/;"	l
pinctrl_mdio1	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_mdio1: bitbangmdiogrp {$/;"	l
pinctrl_mdio1_default	aspeed-g4.dtsi	/^					pinctrl_mdio1_default: mdio1_default {$/;"	l	label:syscon.pinctrl
pinctrl_mdio1_default	aspeed-g5.dtsi	/^					pinctrl_mdio1_default: mdio1_default {$/;"	l	label:syscon.pinctrl
pinctrl_mdio2_default	aspeed-g4.dtsi	/^					pinctrl_mdio2_default: mdio2_default {$/;"	l	label:syscon.pinctrl
pinctrl_mdio2_default	aspeed-g5.dtsi	/^					pinctrl_mdio2_default: mdio2_default {$/;"	l	label:syscon.pinctrl
pinctrl_mdio_mux	vf610-zii-dev-rev-b.dts	/^	pinctrl_mdio_mux: pinctrl-mdio-mux {$/;"	l
pinctrl_mdio_mux	vf610-zii-dev-rev-c.dts	/^	pinctrl_mdio_mux: pinctrl-mdio-mux {$/;"	l
pinctrl_mic_gnd	imx6qdl-colibri.dtsi	/^	pinctrl_mic_gnd: gpiomicgnd {$/;"	l
pinctrl_microsom_brcm_bt	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_brcm_bt: microsom-brcm-bt {$/;"	l
pinctrl_microsom_brcm_osc	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_brcm_osc: microsom-brcm-osc {$/;"	l
pinctrl_microsom_brcm_reg	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_brcm_reg: microsom-brcm-reg {$/;"	l
pinctrl_microsom_brcm_wifi	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_brcm_wifi: microsom-brcm-wifi {$/;"	l
pinctrl_microsom_enet_ar8035	imx6qdl-microsom-ar8035.dtsi	/^		pinctrl_microsom_enet_ar8035: microsom-enet-ar8035 {$/;"	l
pinctrl_microsom_uart1	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_uart1: microsom-uart1 {$/;"	l
pinctrl_microsom_uart4	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_uart4: microsom-uart4 {$/;"	l
pinctrl_microsom_usdhc1	imx6qdl-microsom.dtsi	/^		pinctrl_microsom_usdhc1: microsom-usdhc1 {$/;"	l
pinctrl_mii1	stih407-pinctrl.dtsi	/^				pinctrl_mii1: mii1 {$/;"	l
pinctrl_mikrobus1_an	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus1_an: mikrobus1_an {$/;"	l
pinctrl_mikrobus1_int	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus1_int: mikrobus1_int {$/;"	l
pinctrl_mikrobus1_pwm	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus1_pwm: mikrobus1_pwm {$/;"	l
pinctrl_mikrobus1_rst	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus1_rst: mikrobus1_rst {$/;"	l
pinctrl_mikrobus1_spi_cs	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus1_spi_cs: mikrobus1_spi_cs {$/;"	l
pinctrl_mikrobus1_uart	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus1_uart: mikrobus1_uart {$/;"	l
pinctrl_mikrobus2_an	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus2_an: mikrobus2_an {$/;"	l
pinctrl_mikrobus2_int	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus2_int: mikrobus2_int {$/;"	l
pinctrl_mikrobus2_pwm	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus2_pwm: mikrobus2_pwm {$/;"	l
pinctrl_mikrobus2_rst	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus2_rst: mikrobus2_rst {$/;"	l
pinctrl_mikrobus2_spi_cs	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus2_spi_cs: mikrobus2_spi_cs {$/;"	l
pinctrl_mikrobus2_uart	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus2_uart: mikrobus2_uart {$/;"	l
pinctrl_mikrobus_i2c	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus_i2c: mikrobus1_i2c {$/;"	l
pinctrl_mikrobus_spi	at91-sama5d27_som1_ek.dts	/^				pinctrl_mikrobus_spi: mikrobus_spi {$/;"	l
pinctrl_mipi_dsi_reset	imx7d-sdb.dts	/^		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {$/;"	l
pinctrl_mipi_dsi_reset	imx7ulp-evk.dts	/^		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {$/;"	l
pinctrl_mipi_dsi_reset	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {$/;"	l
pinctrl_mipi_dsi_reset	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {$/;"	l
pinctrl_mipi_dsi_reset	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {$/;"	l
pinctrl_mipi_dsi_reset	imx7ulpea-ucom-ptp.dts	/^		pinctrl_mipi_dsi_reset: mipi_dsi_reset_grp {$/;"	l
pinctrl_mlb	imx6qdl-sabreauto.dtsi	/^		pinctrl_mlb: mlb {$/;"	l
pinctrl_mlb_1	imx6sx-14x14-arm2.dts	/^		pinctrl_mlb_1: mlbgrp-1 {$/;"	l
pinctrl_mlb_1	imx6sx-19x19-arm2.dts	/^		pinctrl_mlb_1: mlbgrp-1 {$/;"	l
pinctrl_mlb_2	imx6sx-14x14-arm2.dts	/^		pinctrl_mlb_2: mlbgrp-2 {$/;"	l
pinctrl_mlb_2	imx6sx-sabreauto.dts	/^		pinctrl_mlb_2: mlbgrp-2 {$/;"	l
pinctrl_mma7455l	imx51-digi-connectcore-som.dtsi	/^		pinctrl_mma7455l: mma7455lgrp {$/;"	l
pinctrl_mmc0	stih407-pinctrl.dtsi	/^				pinctrl_mmc0: mmc0-0 {$/;"	l
pinctrl_mmc0_cd	at91-sama5d3_xplained.dts	/^					pinctrl_mmc0_cd: mmc0_cd {$/;"	l
pinctrl_mmc0_cd	at91-sama5d4ek.dts	/^					pinctrl_mmc0_cd: mmc0_cd {$/;"	l
pinctrl_mmc0_cd	sama5d3xmb.dtsi	/^					pinctrl_mmc0_cd: mmc0_cd {$/;"	l
pinctrl_mmc0_cd	sama5d3xmb_cmp.dtsi	/^					pinctrl_mmc0_cd: mmc0_cd {$/;"	l
pinctrl_mmc0_clk	at91rm9200.dtsi	/^					pinctrl_mmc0_clk: mmc0_clk-0 {$/;"	l
pinctrl_mmc0_clk	at91sam9260.dtsi	/^					pinctrl_mmc0_clk: mmc0_clk-0 {$/;"	l
pinctrl_mmc0_clk	at91sam9261.dtsi	/^					pinctrl_mmc0_clk: mmc0_clk-0 {$/;"	l
pinctrl_mmc0_clk	at91sam9263.dtsi	/^					pinctrl_mmc0_clk: mmc0_clk-0 {$/;"	l
pinctrl_mmc0_clk	at91sam9rl.dtsi	/^					pinctrl_mmc0_clk: mmc0_clk-0 {$/;"	l
pinctrl_mmc0_clk_cmd_dat0	sama5d3.dtsi	/^					pinctrl_mmc0_clk_cmd_dat0: mmc0_clk_cmd_dat0 {$/;"	l
pinctrl_mmc0_clk_cmd_dat0	sama5d4.dtsi	/^					pinctrl_mmc0_clk_cmd_dat0: mmc0_clk_cmd_dat0 {$/;"	l
pinctrl_mmc0_dat1_3	sama5d3.dtsi	/^					pinctrl_mmc0_dat1_3: mmc0_dat1_3 {$/;"	l
pinctrl_mmc0_dat1_3	sama5d4.dtsi	/^					pinctrl_mmc0_dat1_3: mmc0_dat1_3 {$/;"	l
pinctrl_mmc0_dat4_7	sama5d3.dtsi	/^					pinctrl_mmc0_dat4_7: mmc0_dat4_7 {$/;"	l
pinctrl_mmc0_dat4_7	sama5d4.dtsi	/^					pinctrl_mmc0_dat4_7: mmc0_dat4_7 {$/;"	l
pinctrl_mmc0_slot0_clk_cmd_dat0	at91sam9g45.dtsi	/^					pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_clk_cmd_dat0	at91sam9n12.dtsi	/^					pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_clk_cmd_dat0	at91sam9x5.dtsi	/^					pinctrl_mmc0_slot0_clk_cmd_dat0: mmc0_slot0_clk_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_cmd_dat0	at91rm9200.dtsi	/^					pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_cmd_dat0	at91sam9260.dtsi	/^					pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_cmd_dat0	at91sam9261.dtsi	/^					pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_cmd_dat0	at91sam9263.dtsi	/^					pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_cmd_dat0	at91sam9rl.dtsi	/^					pinctrl_mmc0_slot0_cmd_dat0: mmc0_slot0_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91rm9200.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9260.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9261.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9263.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9g45.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9n12.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9rl.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat1_3	at91sam9x5.dtsi	/^					pinctrl_mmc0_slot0_dat1_3: mmc0_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot0_dat4_7	at91sam9g45.dtsi	/^					pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {$/;"	l
pinctrl_mmc0_slot0_dat4_7	at91sam9n12.dtsi	/^					pinctrl_mmc0_slot0_dat4_7: mmc0_slot0_dat4_7-0 {$/;"	l
pinctrl_mmc0_slot1_cmd_dat0	at91rm9200.dtsi	/^					pinctrl_mmc0_slot1_cmd_dat0: mmc0_slot1_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot1_cmd_dat0	at91sam9260.dtsi	/^					pinctrl_mmc0_slot1_cmd_dat0: mmc0_slot1_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot1_cmd_dat0	at91sam9263.dtsi	/^					pinctrl_mmc0_slot1_cmd_dat0: mmc0_slot1_cmd_dat0-0 {$/;"	l
pinctrl_mmc0_slot1_dat1_3	at91rm9200.dtsi	/^					pinctrl_mmc0_slot1_dat1_3: mmc0_slot1_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot1_dat1_3	at91sam9260.dtsi	/^					pinctrl_mmc0_slot1_dat1_3: mmc0_slot1_dat1_3-0 {$/;"	l
pinctrl_mmc0_slot1_dat1_3	at91sam9263.dtsi	/^					pinctrl_mmc0_slot1_dat1_3: mmc0_slot1_dat1_3-0 {$/;"	l
pinctrl_mmc1_cd	at91-sama5d3_xplained.dts	/^					pinctrl_mmc1_cd: mmc1_cd {$/;"	l
pinctrl_mmc1_cd	at91-sama5d4_ma5d4evk.dts	/^					pinctrl_mmc1_cd: mmc1_cd {$/;"	l
pinctrl_mmc1_cd	at91-sama5d4_xplained.dts	/^					pinctrl_mmc1_cd: mmc1_cd {$/;"	l
pinctrl_mmc1_cd	at91-sama5d4ek.dts	/^					pinctrl_mmc1_cd: mmc1_cd {$/;"	l
pinctrl_mmc1_cd	sama5d3xmb.dtsi	/^					pinctrl_mmc1_cd: mmc1_cd {$/;"	l
pinctrl_mmc1_cd	sama5d3xmb_cmp.dtsi	/^					pinctrl_mmc1_cd: mmc1_cd {$/;"	l
pinctrl_mmc1_clk	at91sam9263.dtsi	/^					pinctrl_mmc1_clk: mmc1_clk-0 {$/;"	l
pinctrl_mmc1_clk_cmd_dat0	sama5d3.dtsi	/^					pinctrl_mmc1_clk_cmd_dat0: mmc1_clk_cmd_dat0 {$/;"	l
pinctrl_mmc1_clk_cmd_dat0	sama5d4.dtsi	/^					pinctrl_mmc1_clk_cmd_dat0: mmc1_clk_cmd_dat0 {$/;"	l
pinctrl_mmc1_dat1_3	sama5d3.dtsi	/^					pinctrl_mmc1_dat1_3: mmc1_dat1_3 {$/;"	l
pinctrl_mmc1_dat1_3	sama5d4.dtsi	/^					pinctrl_mmc1_dat1_3: mmc1_dat1_3 {$/;"	l
pinctrl_mmc1_slot0_clk_cmd_dat0	at91sam9g45.dtsi	/^					pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {$/;"	l
pinctrl_mmc1_slot0_clk_cmd_dat0	at91sam9x5.dtsi	/^					pinctrl_mmc1_slot0_clk_cmd_dat0: mmc1_slot0_clk_cmd_dat0-0 {$/;"	l
pinctrl_mmc1_slot0_cmd_dat0	at91sam9263.dtsi	/^					pinctrl_mmc1_slot0_cmd_dat0: mmc1_slot0_cmd_dat0-0 {$/;"	l
pinctrl_mmc1_slot0_dat1_3	at91sam9263.dtsi	/^					pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc1_slot0_dat1_3	at91sam9g45.dtsi	/^					pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc1_slot0_dat1_3	at91sam9x5.dtsi	/^					pinctrl_mmc1_slot0_dat1_3: mmc1_slot0_dat1_3-0 {$/;"	l
pinctrl_mmc1_slot0_dat4_7	at91sam9g45.dtsi	/^					pinctrl_mmc1_slot0_dat4_7: mmc1_slot0_dat4_7-0 {$/;"	l
pinctrl_mmc1_slot1_cmd_dat0	at91sam9263.dtsi	/^					pinctrl_mmc1_slot1_cmd_dat0: mmc1_slot1_cmd_dat0-0 {$/;"	l
pinctrl_mmc1_slot1_dat1_3	at91sam9263.dtsi	/^					pinctrl_mmc1_slot1_dat1_3: mmc1_slot1_dat1_3-0 {$/;"	l
pinctrl_mmc2_clk_cmd_dat0	sama5d3_mci2.dtsi	/^					pinctrl_mmc2_clk_cmd_dat0: mmc2_clk_cmd_dat0 {$/;"	l
pinctrl_mmc2_dat1_3	sama5d3_mci2.dtsi	/^					pinctrl_mmc2_dat1_3: mmc2_dat1_3 {$/;"	l
pinctrl_mmc_cd	imx6qdl-apalis.dtsi	/^	pinctrl_mmc_cd: gpiommccdgrp {$/;"	l
pinctrl_mmc_cd	imx6qdl-colibri.dtsi	/^	pinctrl_mmc_cd: gpiommccd {$/;"	l
pinctrl_mqs	imx6sx-sdb.dtsi	/^		pinctrl_mqs: mqsgrp {$/;"	l
pinctrl_mqs	imx6sxscm-evb.dts	/^		pinctrl_mqs: mqsgrp {$/;"	l
pinctrl_mqs	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_mqs: mqsgrp {$/;"	l
pinctrl_mqs	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_mqs: mqsgrp {$/;"	l
pinctrl_mqs	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_mqs: mqsgrp {$/;"	l
pinctrl_mqs	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_mqs: mqsgrp {$/;"	l
pinctrl_mqs_1	imx6sx-14x14-arm2.dts	/^		pinctrl_mqs_1: mqsgrp-1 {$/;"	l
pinctrl_mqs_1	imx6sx-19x19-arm2.dts	/^		pinctrl_mqs_1: mqsgrp-1 {$/;"	l
pinctrl_mtsin0_parallel	stih407-pinctrl.dtsi	/^				pinctrl_mtsin0_parallel: mtsin0_parallel {$/;"	l
pinctrl_mxt_ts	at91-sama5d4ek.dts	/^					pinctrl_mxt_ts: mxt_irq {$/;"	l
pinctrl_nand	at91rm9200.dtsi	/^					pinctrl_nand: nand-0 {$/;"	l
pinctrl_nand	imx27-pdk.dts	/^		pinctrl_nand: nandgrp {$/;"	l
pinctrl_nand	imx53-m53.dtsi	/^		pinctrl_nand: nandgrp {$/;"	l
pinctrl_nand	imx53-tx53.dtsi	/^		pinctrl_nand: nandgrp {$/;"	l
pinctrl_nand	imx53-voipac-dmm-668.dtsi	/^		pinctrl_nand: nandgrp {$/;"	l
pinctrl_nand	ox820.dtsi	/^				pinctrl_nand: nand {$/;"	l	label:pinctrl
pinctrl_nand	sama5d4.dtsi	/^					pinctrl_nand: nand-0 {$/;"	l
pinctrl_nand	stih407-pinctrl.dtsi	/^				pinctrl_nand: nand {$/;"	l
pinctrl_nand	uniphier-pinctrl.dtsi	/^	pinctrl_nand: nand_grp {$/;"	l
pinctrl_nand0_ale_cle	sama5d3.dtsi	/^					pinctrl_nand0_ale_cle: nand0_ale_cle-0 {$/;"	l
pinctrl_nand2cs	uniphier-pinctrl.dtsi	/^	pinctrl_nand2cs: nand2cs_grp {$/;"	l
pinctrl_nand_cs	at91sam9260.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_cs	at91sam9261.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_cs	at91sam9263.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_cs	at91sam9g45.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_cs	at91sam9n12.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_cs	at91sam9rl.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_cs	at91sam9x5.dtsi	/^					pinctrl_nand_cs: nand-cs-0 {$/;"	l
pinctrl_nand_oe_we	at91sam9rl.dtsi	/^					pinctrl_nand_oe_we: nand-oe-we-0 {$/;"	l
pinctrl_nand_oe_we	at91sam9x5.dtsi	/^					pinctrl_nand_oe_we: nand-oe-we-0 {$/;"	l
pinctrl_nand_rb	at91sam9260.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	at91sam9261.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	at91sam9263.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	at91sam9g45.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	at91sam9n12.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	at91sam9rl.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	at91sam9x5.dtsi	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_nand_rb	pm9g45.dts	/^					pinctrl_nand_rb: nand-rb-0 {$/;"	l
pinctrl_ncts1_default	aspeed-g4.dtsi	/^					pinctrl_ncts1_default: ncts1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts1_default	aspeed-g5.dtsi	/^					pinctrl_ncts1_default: ncts1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts2_default	aspeed-g4.dtsi	/^					pinctrl_ncts2_default: ncts2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts2_default	aspeed-g5.dtsi	/^					pinctrl_ncts2_default: ncts2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts3_default	aspeed-g4.dtsi	/^					pinctrl_ncts3_default: ncts3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts3_default	aspeed-g5.dtsi	/^					pinctrl_ncts3_default: ncts3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts4_default	aspeed-g4.dtsi	/^					pinctrl_ncts4_default: ncts4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ncts4_default	aspeed-g5.dtsi	/^					pinctrl_ncts4_default: ncts4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd1_default	aspeed-g4.dtsi	/^					pinctrl_ndcd1_default: ndcd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd1_default	aspeed-g5.dtsi	/^					pinctrl_ndcd1_default: ndcd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd2_default	aspeed-g4.dtsi	/^					pinctrl_ndcd2_default: ndcd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd2_default	aspeed-g5.dtsi	/^					pinctrl_ndcd2_default: ndcd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd3_default	aspeed-g4.dtsi	/^					pinctrl_ndcd3_default: ndcd3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd3_default	aspeed-g5.dtsi	/^					pinctrl_ndcd3_default: ndcd3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd4_default	aspeed-g4.dtsi	/^					pinctrl_ndcd4_default: ndcd4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndcd4_default	aspeed-g5.dtsi	/^					pinctrl_ndcd4_default: ndcd4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr1_default	aspeed-g4.dtsi	/^					pinctrl_ndsr1_default: ndsr1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr1_default	aspeed-g5.dtsi	/^					pinctrl_ndsr1_default: ndsr1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr2_default	aspeed-g4.dtsi	/^					pinctrl_ndsr2_default: ndsr2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr2_default	aspeed-g5.dtsi	/^					pinctrl_ndsr2_default: ndsr2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr3_default	aspeed-g4.dtsi	/^					pinctrl_ndsr3_default: ndsr3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr3_default	aspeed-g5.dtsi	/^					pinctrl_ndsr3_default: ndsr3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr4_default	aspeed-g4.dtsi	/^					pinctrl_ndsr4_default: ndsr4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndsr4_default	aspeed-g5.dtsi	/^					pinctrl_ndsr4_default: ndsr4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr1_default	aspeed-g4.dtsi	/^					pinctrl_ndtr1_default: ndtr1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr1_default	aspeed-g5.dtsi	/^					pinctrl_ndtr1_default: ndtr1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr2_default	aspeed-g4.dtsi	/^					pinctrl_ndtr2_default: ndtr2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr2_default	aspeed-g5.dtsi	/^					pinctrl_ndtr2_default: ndtr2_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr3_default	aspeed-g4.dtsi	/^					pinctrl_ndtr3_default: ndtr3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr3_default	aspeed-g5.dtsi	/^					pinctrl_ndtr3_default: ndtr3_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr4_default	aspeed-g4.dtsi	/^					pinctrl_ndtr4_default: ndtr4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndtr4_default	aspeed-g5.dtsi	/^					pinctrl_ndtr4_default: ndtr4_default {$/;"	l	label:syscon.pinctrl
pinctrl_ndts4_default	aspeed-g4.dtsi	/^					pinctrl_ndts4_default: ndts4_default {$/;"	l	label:syscon.pinctrl
pinctrl_nfc	imx25-karo-tx25.dts	/^	pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nfc	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nfc	imx27-phytec-phycard-s-som.dtsi	/^		pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nfc	imx27-phytec-phycore-som.dtsi	/^		pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nfc	imx51-digi-connectcore-som.dtsi	/^		pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nfc	vf-colibri.dtsi	/^		pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nfc	vf610-twr.dts	/^		pinctrl_nfc: nfcgrp {$/;"	l
pinctrl_nri1_default	aspeed-g4.dtsi	/^					pinctrl_nri1_default: nri1_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri1_default	aspeed-g5.dtsi	/^					pinctrl_nri1_default: nri1_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri2_default	aspeed-g4.dtsi	/^					pinctrl_nri2_default: nri2_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri2_default	aspeed-g5.dtsi	/^					pinctrl_nri2_default: nri2_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri3_default	aspeed-g4.dtsi	/^					pinctrl_nri3_default: nri3_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri3_default	aspeed-g5.dtsi	/^					pinctrl_nri3_default: nri3_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri4_default	aspeed-g4.dtsi	/^					pinctrl_nri4_default: nri4_default {$/;"	l	label:syscon.pinctrl
pinctrl_nri4_default	aspeed-g5.dtsi	/^					pinctrl_nri4_default: nri4_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts1_default	aspeed-g4.dtsi	/^					pinctrl_nrts1_default: nrts1_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts1_default	aspeed-g5.dtsi	/^					pinctrl_nrts1_default: nrts1_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts2_default	aspeed-g4.dtsi	/^					pinctrl_nrts2_default: nrts2_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts2_default	aspeed-g5.dtsi	/^					pinctrl_nrts2_default: nrts2_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts3_default	aspeed-g4.dtsi	/^					pinctrl_nrts3_default: nrts3_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts3_default	aspeed-g5.dtsi	/^					pinctrl_nrts3_default: nrts3_default {$/;"	l	label:syscon.pinctrl
pinctrl_nrts4_default	aspeed-g5.dtsi	/^					pinctrl_nrts4_default: nrts4_default {$/;"	l	label:syscon.pinctrl
pinctrl_oscclk_default	aspeed-g4.dtsi	/^					pinctrl_oscclk_default: oscclk_default {$/;"	l	label:syscon.pinctrl
pinctrl_oscclk_default	aspeed-g5.dtsi	/^					pinctrl_oscclk_default: oscclk_default {$/;"	l	label:syscon.pinctrl
pinctrl_otg1_reg	imx6sx-udoo-neo.dtsi	/^	pinctrl_otg1_reg: otg1grp {$/;"	l
pinctrl_otg2_reg	imx6sx-udoo-neo.dtsi	/^	pinctrl_otg2_reg: otg2grp {$/;"	l
pinctrl_ov5640	imx6dlea-com-kit-ov5640-pl.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6dlea-com-kit-ov5640.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6dlea-com-kit_v2-ov5640-pl.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6dlea-com-kit_v2-ov5640.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6qdl-sabrelite.dtsi	/^		pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6qdl-sabresd.dtsi	/^		pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6qea-com-kit-ov5640-pl.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6qea-com-kit-ov5640.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6qea-com-kit_v2-ov5640-pl.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx6qea-com-kit_v2-ov5640.dts	/^                pinctrl_ov5640: ov5640grp {$/;"	l
pinctrl_ov5640	imx7dea-com-kit-ov5640.dts	/^		pinctrl_ov5640: ov5640grp-1 {$/;"	l
pinctrl_ov5640	imx7dea-com-kit_v2-ov5640.dts	/^		pinctrl_ov5640: ov5640grp-1 {$/;"	l
pinctrl_ov5640	imx7dea-ucom-kit-ov5640.dts	/^		pinctrl_ov5640: ov5640grp-1 {$/;"	l
pinctrl_ov5640	imx7dea-ucom-kit_v2-ov5640.dts	/^		pinctrl_ov5640: ov5640grp-1 {$/;"	l
pinctrl_ov5642	imx6qdl-sabrelite.dtsi	/^		pinctrl_ov5642: ov5642grp {$/;"	l
pinctrl_ov5642	imx6qdl-sabresd.dtsi	/^		pinctrl_ov5642: ov5642grp {$/;"	l
pinctrl_ov5647	imx6dlea-com-kit-ov5647.dts	/^                pinctrl_ov5647: ov5647grp {$/;"	l
pinctrl_ov5647	imx6qea-com-kit-ov5647.dts	/^                pinctrl_ov5647: ov5647grp {$/;"	l
pinctrl_ov5647	imx7dea-com-kit-ov5647.dts	/^		pinctrl_ov5647: ov5647grp-1 {$/;"	l
pinctrl_ov5647	imx7dea-ucom-kit-ov5647.dts	/^		pinctrl_ov5647: ov5647grp-1 {$/;"	l
pinctrl_owire	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_owire: owiregrp {$/;"	l
pinctrl_owire	imx51-digi-connectcore-jsk.dts	/^		pinctrl_owire: owiregrp {$/;"	l
pinctrl_owire1	imx27-phytec-phycard-s-rdk.dts	/^		pinctrl_owire1: owire1grp {$/;"	l
pinctrl_owire1	imx27-phytec-phycore-rdk.dts	/^		pinctrl_owire1: owire1grp {$/;"	l
pinctrl_panel	imx6qdl-udoo.dtsi	/^		pinctrl_panel: panelgrp {$/;"	l
pinctrl_pca9554_22	vf610-zii-dev-rev-b.dts	/^	pinctrl_pca9554_22: pinctrl-pca95540-22 {$/;"	l
pinctrl_pcie	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6dlea-com-kit_v2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6q-ba16.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6q-cm-fx6.dts	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6q-dmo-edmqmx6.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6q-gw5400-a.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6q-tbs2910.dts	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-apf6dev.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw51xx.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw52xx.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw53xx.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw54xx.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw551x.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw552x.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw553x.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw560x.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-gw5904.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-icore-rqs.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-sabresd.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6qea-com-kit_v2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6sx-nitrogen6sx.dts	/^	pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6sx-sdb.dtsi	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6sxea-com-kit.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6sxea-com-kit_v2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx6sxscm-evb.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx7dea-com-kit_v2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx7dea-ucom-kit.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx7dea-ucom-kit_v2.dts	/^		pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie	imx7dea-ucom-ptp.dts	/^                pinctrl_pcie: pciegrp {$/;"	l
pinctrl_pcie_novena	imx6q-novena.dts	/^	pinctrl_pcie_novena: pciegrp-novena {$/;"	l
pinctrl_pcie_reg	imx6qdl-sabresd.dtsi	/^		pinctrl_pcie_reg: pciereggrp {$/;"	l
pinctrl_pcie_reg	imx6sx-sdb.dtsi	/^		pinctrl_pcie_reg: pciereggrp {$/;"	l
pinctrl_pcie_reg	imx6sxscm-evb.dts	/^		pinctrl_pcie_reg: pciereggrp {$/;"	l
pinctrl_pck0_as_audio_mck	at91sam9n12ek.dts	/^					pinctrl_pck0_as_audio_mck: pck0_as_audio_mck {$/;"	l
pinctrl_pck0_as_audio_mck	sama5d3xmb.dtsi	/^					pinctrl_pck0_as_audio_mck: pck0_as_audio_mck {$/;"	l
pinctrl_pck0_as_audio_mck	sama5d3xmb_cmp.dtsi	/^					pinctrl_pck0_as_audio_mck: pck0_as_audio_mck {$/;"	l
pinctrl_pck0_as_isi_mck	at91sam9x5ek.dtsi	/^					pinctrl_pck0_as_isi_mck: pck0_as_isi_mck-0 {$/;"	l
pinctrl_pck0_as_mck	at91-foxg20.dts	/^					pinctrl_pck0_as_mck: pck0_as_mck {$/;"	l
pinctrl_pck0_as_mck	at91sam9g20ek_common.dtsi	/^					pinctrl_pck0_as_mck: pck0_as_mck {$/;"	l
pinctrl_pck1_as_isi_mck	at91sam9m10g45ek.dts	/^					pinctrl_pck1_as_isi_mck: pck1_as_isi_mck-0 {$/;"	l
pinctrl_pck1_as_isi_mck	sama5d3xmb.dtsi	/^					pinctrl_pck1_as_isi_mck: pck1_as_isi_mck-0 {$/;"	l
pinctrl_pck1_as_isi_mck	sama5d3xmb_cmp.dtsi	/^					pinctrl_pck1_as_isi_mck: pck1_as_isi_mck-0 {$/;"	l
pinctrl_pck2_as_audio_mck	at91-sama5d4ek.dts	/^					pinctrl_pck2_as_audio_mck: pck2_as_audio_mck {$/;"	l
pinctrl_pdmic_default	at91-sama5d2_xplained.dts	/^				pinctrl_pdmic_default: pdmic_default {$/;"	l
pinctrl_peri_3v3	imx6sx-sdb.dtsi	/^		pinctrl_peri_3v3: peri3v3grp {$/;"	l
pinctrl_peri_3v3	imx6sxscm-evb.dts	/^		pinctrl_peri_3v3: peri3v3grp {$/;"	l
pinctrl_pewake_default	aspeed-g5.dtsi	/^					pinctrl_pewake_default: pewake_default {$/;"	l	label:syscon.pinctrl
pinctrl_pf1550	imx6ul-14x14-evk.dts	/^	pinctrl_pf1550: pf1550 {$/;"	l
pinctrl_pfuze	imx6q-dmo-edmqmx6.dts	/^		pinctrl_pfuze: pfuze100grp1 {$/;"	l
pinctrl_pfuze100_irq	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_pfuze100_irq: pfuze100grp {$/;"	l
pinctrl_pmic	imx27-phytec-phycore-som.dtsi	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx51-babbage.dts	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx53-qsrb.dts	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6q-ba16.dtsi	/^	pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw51xx.dtsi	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw52xx.dtsi	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw53xx.dtsi	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw551x.dtsi	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw552x.dtsi	/^		pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw553x.dtsi	/^	pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw560x.dtsi	/^	pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pmic	imx6qdl-gw5904.dtsi	/^	pinctrl_pmic: pmicgrp {$/;"	l
pinctrl_pnor_default	aspeed-g5.dtsi	/^					pinctrl_pnor_default: pnor_default {$/;"	l	label:syscon.pinctrl
pinctrl_pps	imx6q-gw5400-a.dts	/^		pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw51xx.dtsi	/^		pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw52xx.dtsi	/^		pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw53xx.dtsi	/^		pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw54xx.dtsi	/^		pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw553x.dtsi	/^	pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw560x.dtsi	/^	pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pps	imx6qdl-gw5904.dtsi	/^	pinctrl_pps: ppsgrp {$/;"	l
pinctrl_pwm	imx27-apf27dev.dts	/^		pinctrl_pwm: pwmgrp {$/;"	l
pinctrl_pwm0	imx7ulp-evk.dts	/^		pinctrl_pwm0: pwm0_grp {$/;"	l
pinctrl_pwm0	vf-colibri.dtsi	/^		pinctrl_pwm0: pwm0grp {$/;"	l
pinctrl_pwm0	vf610-twr.dts	/^		pinctrl_pwm0: pwm0grp {$/;"	l
pinctrl_pwm0_chan0_default	stih407-pinctrl.dtsi	/^				pinctrl_pwm0_chan0_default: pwm0-0-default {$/;"	l
pinctrl_pwm0_default	aspeed-g4.dtsi	/^					pinctrl_pwm0_default: pwm0_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm0_default	aspeed-g5.dtsi	/^					pinctrl_pwm0_default: pwm0_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm0_pwm0_0	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm0_0: pwm0_pwm0-0 {$/;"	l
pinctrl_pwm0_pwm0_0	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm0_0: pwm0_pwm0-0 {$/;"	l
pinctrl_pwm0_pwm0_1	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm0_1: pwm0_pwm0-1 {$/;"	l
pinctrl_pwm0_pwm0_1	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm0_1: pwm0_pwm0-1 {$/;"	l
pinctrl_pwm0_pwm0_2	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm0_2: pwm0_pwm0-2 {$/;"	l
pinctrl_pwm0_pwm0_2	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm0_2: pwm0_pwm0-2 {$/;"	l
pinctrl_pwm0_pwm1_0	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm1_0: pwm0_pwm1-0 {$/;"	l
pinctrl_pwm0_pwm1_0	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm1_0: pwm0_pwm1-0 {$/;"	l
pinctrl_pwm0_pwm1_1	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm1_1: pwm0_pwm1-1 {$/;"	l
pinctrl_pwm0_pwm1_1	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm1_1: pwm0_pwm1-1 {$/;"	l
pinctrl_pwm0_pwm1_2	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm1_2: pwm0_pwm1-2 {$/;"	l
pinctrl_pwm0_pwm1_2	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm1_2: pwm0_pwm1-2 {$/;"	l
pinctrl_pwm0_pwm2_0	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm2_0: pwm0_pwm2-0 {$/;"	l
pinctrl_pwm0_pwm2_0	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm2_0: pwm0_pwm2-0 {$/;"	l
pinctrl_pwm0_pwm2_1	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm2_1: pwm0_pwm2-1 {$/;"	l
pinctrl_pwm0_pwm2_1	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm2_1: pwm0_pwm2-1 {$/;"	l
pinctrl_pwm0_pwm2_2	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm2_2: pwm0_pwm2-2 {$/;"	l
pinctrl_pwm0_pwm3_0	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm3_0: pwm0_pwm3-0 {$/;"	l
pinctrl_pwm0_pwm3_0	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm3_0: pwm0_pwm3-0 {$/;"	l
pinctrl_pwm0_pwm3_1	at91sam9rl.dtsi	/^					pinctrl_pwm0_pwm3_1: pwm0_pwm3-1 {$/;"	l
pinctrl_pwm0_pwm3_1	at91sam9x5.dtsi	/^					pinctrl_pwm0_pwm3_1: pwm0_pwm3-1 {$/;"	l
pinctrl_pwm0_pwmh0_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh0_0: pwm0_pwmh0-0 {$/;"	l
pinctrl_pwm0_pwmh0_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh0_1: pwm0_pwmh0-1 {$/;"	l
pinctrl_pwm0_pwmh1_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh1_0: pwm0_pwmh1-0 {$/;"	l
pinctrl_pwm0_pwmh1_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh1_1: pwm0_pwmh1-1 {$/;"	l
pinctrl_pwm0_pwmh1_2	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh1_2: pwm0_pwmh1-2 {$/;"	l
pinctrl_pwm0_pwmh2_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh2_0: pwm0_pwmh2-0 {$/;"	l
pinctrl_pwm0_pwmh2_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh2_1: pwm0_pwmh2-1 {$/;"	l
pinctrl_pwm0_pwmh3_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh3_0: pwm0_pwmh3-0 {$/;"	l
pinctrl_pwm0_pwmh3_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwmh3_1: pwm0_pwmh3-1 {$/;"	l
pinctrl_pwm0_pwml0_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwml0_0: pwm0_pwml0-0 {$/;"	l
pinctrl_pwm0_pwml0_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwml0_1: pwm0_pwml0-1 {$/;"	l
pinctrl_pwm0_pwml1_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwml1_0: pwm0_pwml1-0 {$/;"	l
pinctrl_pwm0_pwml1_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwml1_1: pwm0_pwml1-1 {$/;"	l
pinctrl_pwm0_pwml1_2	sama5d3.dtsi	/^					pinctrl_pwm0_pwml1_2: pwm0_pwml1-2 {$/;"	l
pinctrl_pwm0_pwml2_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwml2_0: pwm0_pwml2-0 {$/;"	l
pinctrl_pwm0_pwml2_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwml2_1: pwm0_pwml2-1 {$/;"	l
pinctrl_pwm0_pwml3_0	sama5d3.dtsi	/^					pinctrl_pwm0_pwml3_0: pwm0_pwml3-0 {$/;"	l
pinctrl_pwm0_pwml3_1	sama5d3.dtsi	/^					pinctrl_pwm0_pwml3_1: pwm0_pwml3-1 {$/;"	l
pinctrl_pwm1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx53-m53evk.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx53-tx53-x13x.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6dl-riotboard.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6dlea-com-kit.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6dlea-com-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6q-ba16.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6q-marsboard.dts	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6q-pop-arm2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-apalis.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-aristainetos2.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-colibri.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-gw54xx.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-gw5903.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-nit6xlite.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-sabrelite.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-sabresd.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-savageboard.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qdl-tx6.dtsi	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qea-com-kit.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6qea-com-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6sl-evk.dts	/^		pinctrl_pwm1: pwmgrp {$/;"	l
pinctrl_pwm1	imx6sll-evk.dts	/^		pinctrl_pwm1: pmw1grp {$/;"	l
pinctrl_pwm1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_pwm1: pmw1grp {$/;"	l
pinctrl_pwm1	imx6sxea-com-kit.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6sxea-com-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_pwm1: pmw1grp {$/;"	l
pinctrl_pwm1	imx6ul-14x14-evk.dts	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_pwm1: pmw1grp {$/;"	l
pinctrl_pwm1	imx6ul-9x9-evk.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6ulea-com-kit.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6ulea-com-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_pwm1: pmw1grp {$/;"	l
pinctrl_pwm1	imx6ull-14x14-evk.dts	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx6ull-9x9-evk.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7-colibri.dtsi	/^	pinctrl_pwm1: pwm1-grp {$/;"	l
pinctrl_pwm1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7d-nitrogen7.dts	/^	pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7d-sdb.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7dea-com-kit.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7dea-com-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7dea-com-ptp.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7dea-ucom-kit.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7ulpea-ucom-kit_v2-1lv.dts	/^                pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7ulpea-ucom-kit_v2.dts	/^                pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7ulpea-ucom-ptp-1lv.dts	/^                pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	imx7ulpea-ucom-ptp.dts	/^                pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1	vf-colibri.dtsi	/^		pinctrl_pwm1: pwm1grp {$/;"	l
pinctrl_pwm1_chan0_default	stih407-pinctrl.dtsi	/^				pinctrl_pwm1_chan0_default: pwm1-0-default {$/;"	l
pinctrl_pwm1_chan1_default	stih407-pinctrl.dtsi	/^				pinctrl_pwm1_chan1_default: pwm1-1-default {$/;"	l
pinctrl_pwm1_chan2_default	stih407-pinctrl.dtsi	/^				pinctrl_pwm1_chan2_default: pwm1-2-default {$/;"	l
pinctrl_pwm1_chan3_default	stih407-pinctrl.dtsi	/^				pinctrl_pwm1_chan3_default: pwm1-3-default {$/;"	l
pinctrl_pwm1_default	aspeed-g4.dtsi	/^					pinctrl_pwm1_default: pwm1_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm1_default	aspeed-g5.dtsi	/^					pinctrl_pwm1_default: pwm1_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm2	imx53-tx53.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6dl-riotboard.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6dlea-com-kit.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6dlea-com-kit_v2.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6q-ba16.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6q-marsboard.dts	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6q-mccmon6.dts	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-apalis.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-colibri.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw51xx.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw52xx.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw53xx.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw54xx.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw551x.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw552x.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw553x.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw560x.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-gw5904.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qdl-tx6.dtsi	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qea-com-kit.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6qea-com-kit_v2.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6sxea-com-kit.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx6sxea-com-kit_v2.dts	/^		pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2	imx7-colibri.dtsi	/^	pinctrl_pwm2: pwm2-grp {$/;"	l
pinctrl_pwm2	imx7d-nitrogen7.dts	/^	pinctrl_pwm2: pwm2grp {$/;"	l
pinctrl_pwm2_default	aspeed-g4.dtsi	/^					pinctrl_pwm2_default: pwm2_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm2_default	aspeed-g5.dtsi	/^					pinctrl_pwm2_default: pwm2_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm3	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6dl-riotboard.dts	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6q-marsboard.dts	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-apalis.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-apf6dev.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-colibri.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw51xx.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw52xx.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw53xx.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw54xx.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw551x.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw552x.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw553x.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw560x.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-gw5904.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-icore.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-nit6xlite.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6qdl-sabreauto.dtsi	/^		pinctrl_pwm3: pwm1grp {$/;"	l
pinctrl_pwm3	imx6qdl-sabrelite.dtsi	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6sx-sdb.dtsi	/^		pinctrl_pwm3: pwm3grp-1 {$/;"	l
pinctrl_pwm3	imx6sxscm-evb.dts	/^		pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6ul-opos6uldev.dts	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx6ul-pico-hobbit.dts	/^	pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx7-colibri.dtsi	/^	pinctrl_pwm3: pwm3-grp {$/;"	l
pinctrl_pwm3	imx7dea-com-kit.dts	/^                pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx7dea-com-kit_v2.dts	/^                pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx7dea-com-ptp.dts	/^                pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx7dea-ucom-kit.dts	/^                pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3	imx7dea-ucom-kit_v2.dts	/^                pinctrl_pwm3: pwm3grp {$/;"	l
pinctrl_pwm3_0	imx6sx-14x14-arm2.dts	/^		pinctrl_pwm3_0: pwm3grp-0 {$/;"	l
pinctrl_pwm3_0	imx6sx-19x19-arm2.dts	/^		pinctrl_pwm3_0: pwm3grp-0 {$/;"	l
pinctrl_pwm3_1	imx6sx-14x14-arm2.dts	/^		pinctrl_pwm3_1: pwm3grp-1 {$/;"	l
pinctrl_pwm3_1	imx6sx-19x19-arm2.dts	/^		pinctrl_pwm3_1: pwm3grp-1 {$/;"	l
pinctrl_pwm3_default	aspeed-g4.dtsi	/^					pinctrl_pwm3_default: pwm3_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm3_default	aspeed-g5.dtsi	/^					pinctrl_pwm3_default: pwm3_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm4	imx6dl-riotboard.dts	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6q-marsboard.dts	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-apalis.dtsi	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-colibri.dtsi	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-gw51xx.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-gw52xx.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-gw53xx.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-gw553x.dtsi	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-gw560x.dtsi	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-gw5904.dtsi	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-nit6xlite.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6qdl-sabrelite.dtsi	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6sx-nitrogen6sx.dts	/^	pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx6sx-sdb.dtsi	/^		pinctrl_pwm4: pwm4grp-1 {$/;"	l
pinctrl_pwm4	imx6sxscm-evb.dts	/^		pinctrl_pwm4: pwm4grp {$/;"	l
pinctrl_pwm4	imx7-colibri.dtsi	/^	pinctrl_pwm4: pwm4-grp {$/;"	l
pinctrl_pwm4_0	imx6sx-14x14-arm2.dts	/^		pinctrl_pwm4_0: pwm4grp-0 {$/;"	l
pinctrl_pwm4_0	imx6sx-19x19-arm2.dts	/^		pinctrl_pwm4_0: pwm4grp-0 {$/;"	l
pinctrl_pwm4_0	imx6sx-sabreauto.dts	/^		pinctrl_pwm4_0: pwm4grp-0 {$/;"	l
pinctrl_pwm4_backlight	imx6qdl-gw54xx.dtsi	/^		pinctrl_pwm4_backlight: pwm4grpbacklight {$/;"	l
pinctrl_pwm4_default	aspeed-g4.dtsi	/^					pinctrl_pwm4_default: pwm4_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm4_default	aspeed-g5.dtsi	/^					pinctrl_pwm4_default: pwm4_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm4_dio	imx6qdl-gw54xx.dtsi	/^		pinctrl_pwm4_dio: pwm4grpdio {$/;"	l
pinctrl_pwm5	imx6ul-tx6ul.dtsi	/^	pinctrl_pwm5: pwm5grp {$/;"	l
pinctrl_pwm5_default	aspeed-g4.dtsi	/^					pinctrl_pwm5_default: pwm5_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm5_default	aspeed-g5.dtsi	/^					pinctrl_pwm5_default: pwm5_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm6_default	aspeed-g4.dtsi	/^					pinctrl_pwm6_default: pwm6_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm6_default	aspeed-g5.dtsi	/^					pinctrl_pwm6_default: pwm6_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm7	imx6ul-pico-hobbit.dts	/^	pinctrl_pwm7: pwm7grp {$/;"	l
pinctrl_pwm7_default	aspeed-g4.dtsi	/^					pinctrl_pwm7_default: pwm7_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm7_default	aspeed-g5.dtsi	/^					pinctrl_pwm7_default: pwm7_default {$/;"	l	label:syscon.pinctrl
pinctrl_pwm8	imx6ul-geam.dts	/^	pinctrl_pwm8: pwm8grp {$/;"	l
pinctrl_pwm8	imx6ul-isiot.dtsi	/^	pinctrl_pwm8: pwm8grp {$/;"	l
pinctrl_pwm8	imx6ul-pico-hobbit.dts	/^	pinctrl_pwm8: pwm8grp {$/;"	l
pinctrl_pwm_backlight	imx51-ts4800.dts	/^	pinctrl_pwm_backlight: backlightgrp {$/;"	l
pinctrl_pwm_leds	at91sam9m10g45ek.dts	/^					pinctrl_pwm_leds: pwm-led {$/;"	l
pinctrl_pwrseq	imx6q-cm-fx6.dts	/^	pinctrl_pwrseq: pwrseqgrp {$/;"	l
pinctrl_qspi	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi	imx6ul-14x14-evk.dts	/^	pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi	imx6ul-9x9-evk.dts	/^		pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi	imx6ull-14x14-evk.dts	/^	pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi	imx6ull-9x9-evk.dts	/^		pinctrl_qspi: qspigrp {$/;"	l
pinctrl_qspi0	vf610-zii-dev.dtsi	/^	pinctrl_qspi0: qspi0grp {$/;"	l
pinctrl_qspi1_1	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx6sx-sabreauto.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7d-12x12-lpddr3-arm2-qspi.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7d-sdb-qspi.dtsi	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7dea-com-kit.dts	/^                pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7dea-com-kit_v2.dts	/^                pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7dea-com-ptp.dts	/^                pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7dea-ucom-kit.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7dea-ucom-ptp.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi1_1	imx7ulp-evk-qspi.dts	/^		pinctrl_qspi1_1: qspi1grp_1 {$/;"	l
pinctrl_qspi2	imx6sx-sdb.dtsi	/^		pinctrl_qspi2: qspi2grp {$/;"	l
pinctrl_qspi2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_qspi2_1: qspi2grp_1 {$/;"	l
pinctrl_qspi2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_qspi2_1: qspi2grp_1 {$/;"	l
pinctrl_qspi2_1	imx6sxea-com.dtsi	/^		pinctrl_qspi2_1: qspi2grp_1 {$/;"	l
pinctrl_qspi2_1	imx6sxscm-evb.dts	/^		pinctrl_qspi2_1: qspi2grp_1 {$/;"	l
pinctrl_qt1070_irq	at91-sama5d4ek.dts	/^					pinctrl_qt1070_irq: qt1070_irq {$/;"	l
pinctrl_qt1070_irq	at91sam9n12ek.dts	/^					pinctrl_qt1070_irq: qt1070_irq {$/;"	l
pinctrl_qt1070_irq	at91sam9x5dm.dtsi	/^					pinctrl_qt1070_irq: qt1070_irq {$/;"	l
pinctrl_qt1070_irq	sama5d3xdm.dtsi	/^					pinctrl_qt1070_irq: qt1070_irq {$/;"	l
pinctrl_reg_3p3v_sd	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_reg_3p3v_sd: mmcsupply1grp {$/;"	l
pinctrl_reg_lcd_3v3	imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts	/^		pinctrl_reg_lcd_3v3: reg_lcd_3v3 {$/;"	l
pinctrl_reg_lcd_3v3	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_reg_lcd_3v3: reg-lcd-3v3 {$/;"	l
pinctrl_reg_lcd_3v3	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_reg_lcd_3v3: reg_lcd_3v3 {$/;"	l
pinctrl_reg_lvds	imx6q-mccmon6.dts	/^	pinctrl_reg_lvds: reqlvdsgrp {$/;"	l
pinctrl_reg_user_usb	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_reg_user_usb: usbotggrp {$/;"	l
pinctrl_reg_wlan	imx6sx-nitrogen6sx.dts	/^	pinctrl_reg_wlan: reg-wlangrp {$/;"	l
pinctrl_regulator_usbh_pwr	imx6qdl-apalis.dtsi	/^	pinctrl_regulator_usbh_pwr: gpioregusbhpwrgrp {$/;"	l
pinctrl_regulator_usbh_pwr	imx6qdl-colibri.dtsi	/^	pinctrl_regulator_usbh_pwr: gpioregusbhpwrgrp {$/;"	l
pinctrl_regulator_usbhub_pwr	imx6qdl-apalis.dtsi	/^	pinctrl_regulator_usbhub_pwr: gpioregusbhubpwrgrp {$/;"	l
pinctrl_regulator_usbotg_pwr	imx6qdl-apalis.dtsi	/^	pinctrl_regulator_usbotg_pwr: gpioregusbotgpwrgrp {$/;"	l
pinctrl_reset_moci	imx6qdl-apalis.dtsi	/^	pinctrl_reset_moci: gpioresetmocigrp {$/;"	l
pinctrl_rgb24_vga1	imx53-tx53-x03x.dts	/^		pinctrl_rgb24_vga1: rgb24-vgagrp1 {$/;"	l
pinctrl_rgb_connector	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6dlea-com-kit.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6dlea-com-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6qea-com-kit.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6qea-com-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6sxea-com-kit.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6sxea-com-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6ulea-com-kit.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx6ulea-com-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx7dea-com-kit.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx7dea-com-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx7dea-ucom-kit.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgb_connector	imx7dea-ucom-kit_v2.dts	/^		pinctrl_rgb_connector: rgb_connector_grp {$/;"	l
pinctrl_rgmii1	stih407-pinctrl.dtsi	/^				pinctrl_rgmii1: rgmii1-0 {$/;"	l
pinctrl_rgmii1_default	aspeed-g4.dtsi	/^					pinctrl_rgmii1_default: rgmii1_default {$/;"	l	label:syscon.pinctrl
pinctrl_rgmii1_default	aspeed-g5.dtsi	/^					pinctrl_rgmii1_default: rgmii1_default {$/;"	l	label:syscon.pinctrl
pinctrl_rgmii1_mdio	stih407-pinctrl.dtsi	/^				pinctrl_rgmii1_mdio: rgmii1-mdio {$/;"	l
pinctrl_rgmii1_mdio_1	stih407-pinctrl.dtsi	/^				pinctrl_rgmii1_mdio_1: rgmii1-mdio-1 {$/;"	l
pinctrl_rgmii2_default	aspeed-g4.dtsi	/^					pinctrl_rgmii2_default: rgmii2_default {$/;"	l	label:syscon.pinctrl
pinctrl_rgmii2_default	aspeed-g5.dtsi	/^					pinctrl_rgmii2_default: rgmii2_default {$/;"	l	label:syscon.pinctrl
pinctrl_rmii1	stih407-pinctrl.dtsi	/^				pinctrl_rmii1: rmii1-0 {$/;"	l
pinctrl_rmii1_default	aspeed-g4.dtsi	/^					pinctrl_rmii1_default: rmii1_default {$/;"	l	label:syscon.pinctrl
pinctrl_rmii1_default	aspeed-g5.dtsi	/^					pinctrl_rmii1_default: rmii1_default {$/;"	l	label:syscon.pinctrl
pinctrl_rmii1_phyclk	stih407-pinctrl.dtsi	/^				pinctrl_rmii1_phyclk: rmii1_phyclk {$/;"	l
pinctrl_rmii1_phyclk_ext	stih407-pinctrl.dtsi	/^				pinctrl_rmii1_phyclk_ext: rmii1_phyclk_ext {$/;"	l
pinctrl_rmii2_default	aspeed-g4.dtsi	/^					pinctrl_rmii2_default: rmii2_default {$/;"	l	label:syscon.pinctrl
pinctrl_rmii2_default	aspeed-g5.dtsi	/^					pinctrl_rmii2_default: rmii2_default {$/;"	l	label:syscon.pinctrl
pinctrl_rmii_phy_irq	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_rmii_phy_irq: phygrp {$/;"	l
pinctrl_rom16_default	aspeed-g4.dtsi	/^					pinctrl_rom16_default: rom16_default {$/;"	l	label:syscon.pinctrl
pinctrl_rom8_default	aspeed-g4.dtsi	/^					pinctrl_rom8_default: rom8_default {$/;"	l	label:syscon.pinctrl
pinctrl_romcs1_default	aspeed-g4.dtsi	/^					pinctrl_romcs1_default: romcs1_default {$/;"	l	label:syscon.pinctrl
pinctrl_romcs2_default	aspeed-g4.dtsi	/^					pinctrl_romcs2_default: romcs2_default {$/;"	l	label:syscon.pinctrl
pinctrl_romcs3_default	aspeed-g4.dtsi	/^					pinctrl_romcs3_default: romcs3_default {$/;"	l	label:syscon.pinctrl
pinctrl_romcs4_default	aspeed-g4.dtsi	/^					pinctrl_romcs4_default: romcs4_default {$/;"	l	label:syscon.pinctrl
pinctrl_rtc	imx6q-ba16.dtsi	/^	pinctrl_rtc: rtcgrp {$/;"	l
pinctrl_rtc	imx6qdl-nit6xlite.dtsi	/^		pinctrl_rtc: rtcgrp {$/;"	l
pinctrl_rv4162	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_rv4162: rv4162grp {$/;"	l
pinctrl_rv4162	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_rv4162: rv4162grp {$/;"	l
pinctrl_rxd1_default	aspeed-g4.dtsi	/^					pinctrl_rxd1_default: rxd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd1_default	aspeed-g5.dtsi	/^					pinctrl_rxd1_default: rxd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd2_default	aspeed-g4.dtsi	/^					pinctrl_rxd2_default: rxd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd2_default	aspeed-g5.dtsi	/^					pinctrl_rxd2_default: rxd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd3_default	aspeed-g4.dtsi	/^					pinctrl_rxd3_default: rxd3_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd3_default	aspeed-g5.dtsi	/^					pinctrl_rxd3_default: rxd3_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd4_default	aspeed-g4.dtsi	/^					pinctrl_rxd4_default: rxd4_default {$/;"	l	label:syscon.pinctrl
pinctrl_rxd4_default	aspeed-g5.dtsi	/^					pinctrl_rxd4_default: rxd4_default {$/;"	l	label:syscon.pinctrl
pinctrl_sai0	imx7ulp-evk-wm8960.dts	/^		pinctrl_sai0: sai0_grp {$/;"	l
pinctrl_sai1	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx6sx-sdb.dtsi	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx6sxea-com-kit.dts	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx6sxea-com-kit_v2.dts	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx6sxscm-evb.dts	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx6ul-pico-hobbit.dts	/^	pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7-colibri.dtsi	/^	pinctrl_sai1: sai1-grp {$/;"	l
pinctrl_sai1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7d-pico.dts	/^	pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7d-sdb.dts	/^		pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7dea-com-kit.dts	/^                pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7dea-com-kit_v2.dts	/^                pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7dea-ucom-kit.dts	/^                pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7dea-ucom-kit_v2.dts	/^                pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1	imx7s-warp.dts	/^	pinctrl_sai1: sai1grp {$/;"	l
pinctrl_sai1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_sai1_1: sai1grp_1 {$/;"	l
pinctrl_sai1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_sai1_1: sai1grp_1 {$/;"	l
pinctrl_sai1_2	imx6sx-14x14-arm2.dts	/^		pinctrl_sai1_2: sai1grp_2 {$/;"	l
pinctrl_sai1_2	imx6sx-19x19-arm2.dts	/^		pinctrl_sai1_2: sai1grp_2 {$/;"	l
pinctrl_sai1_mclk	imx7-colibri.dtsi	/^	pinctrl_sai1_mclk: sai1grp_mclk {$/;"	l
pinctrl_sai1_mclk	imx7s-warp.dts	/^	pinctrl_sai1_mclk: sai1mclkgrp {$/;"	l
pinctrl_sai2	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ul-14x14-evk.dts	/^	pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ul-9x9-evk.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ul-geam.dts	/^	pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ul-isiot.dtsi	/^	pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ul-tx6ul.dtsi	/^	pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ulea-com-kit.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ulea-com-kit_v2.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ull-14x14-evk.dts	/^	pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx6ull-9x9-evk.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	imx7d-sdb.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2	vf610-twr.dts	/^		pinctrl_sai2: sai2grp {$/;"	l
pinctrl_sai2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_sai2_1: sai2grp_1 {$/;"	l
pinctrl_sai2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_sai2_1: sai2grp_1 {$/;"	l
pinctrl_sai2_hp_det_b	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_sai2_hp_det_b: sai2_hp_det_grp {$/;"	l
pinctrl_sai2_hp_det_b	imx6ull-14x14-evk.dts	/^                pinctrl_sai2_hp_det_b: sai2_hp_det_grp {$/;"	l
pinctrl_sai2_hp_det_b	imx6ull-9x9-evk.dts	/^                pinctrl_sai2_hp_det_b: sai2_hp_det_grp {$/;"	l
pinctrl_sai3	imx7d-sdb.dts	/^		pinctrl_sai3: sai3grp {$/;"	l
pinctrl_sai3_mclk	imx7d-sdb.dts	/^		pinctrl_sai3_mclk: sai3grp_mclk {$/;"	l
pinctrl_salt10_default	aspeed-g5.dtsi	/^					pinctrl_salt10_default: salt10_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt11_default	aspeed-g5.dtsi	/^					pinctrl_salt11_default: salt11_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt12_default	aspeed-g5.dtsi	/^					pinctrl_salt12_default: salt12_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt13_default	aspeed-g5.dtsi	/^					pinctrl_salt13_default: salt13_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt14_default	aspeed-g5.dtsi	/^					pinctrl_salt14_default: salt14_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt1_default	aspeed-g4.dtsi	/^					pinctrl_salt1_default: salt1_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt1_default	aspeed-g5.dtsi	/^					pinctrl_salt1_default: salt1_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt2_default	aspeed-g4.dtsi	/^					pinctrl_salt2_default: salt2_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt2_default	aspeed-g5.dtsi	/^					pinctrl_salt2_default: salt2_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt3_default	aspeed-g4.dtsi	/^					pinctrl_salt3_default: salt3_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt3_default	aspeed-g5.dtsi	/^					pinctrl_salt3_default: salt3_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt4_default	aspeed-g4.dtsi	/^					pinctrl_salt4_default: salt4_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt4_default	aspeed-g5.dtsi	/^					pinctrl_salt4_default: salt4_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt5_default	aspeed-g5.dtsi	/^					pinctrl_salt5_default: salt5_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt6_default	aspeed-g5.dtsi	/^					pinctrl_salt6_default: salt6_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt7_default	aspeed-g5.dtsi	/^					pinctrl_salt7_default: salt7_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt8_default	aspeed-g5.dtsi	/^					pinctrl_salt8_default: salt8_default {$/;"	l	label:syscon.pinctrl
pinctrl_salt9_default	aspeed-g5.dtsi	/^					pinctrl_salt9_default: salt9_default {$/;"	l	label:syscon.pinctrl
pinctrl_sata_novena	imx6q-novena.dts	/^	pinctrl_sata_novena: satagrp-novena {$/;"	l
pinctrl_sbc_serial0	stih407-pinctrl.dtsi	/^				pinctrl_sbc_serial0: sbc_serial0-0 {$/;"	l
pinctrl_sbc_serial1	stih407-pinctrl.dtsi	/^				pinctrl_sbc_serial1: sbc_serial1-0 {$/;"	l
pinctrl_scl1_default	aspeed-g5.dtsi	/^					pinctrl_scl1_default: scl1_default {$/;"	l	label:syscon.pinctrl
pinctrl_scl2_default	aspeed-g5.dtsi	/^					pinctrl_scl2_default: scl2_default {$/;"	l	label:syscon.pinctrl
pinctrl_sd	imx6qdl-savageboard.dtsi	/^	pinctrl_sd: sdgrp {$/;"	l
pinctrl_sd	uniphier-pinctrl.dtsi	/^	pinctrl_sd: sd_grp {$/;"	l
pinctrl_sd0	stih407-pinctrl.dtsi	/^				pinctrl_sd0: sd0-0 {$/;"	l
pinctrl_sd1	stih407-pinctrl.dtsi	/^				pinctrl_sd1: sd1-0 {$/;"	l
pinctrl_sd1	uniphier-pinctrl.dtsi	/^	pinctrl_sd1: sd1_grp {$/;"	l
pinctrl_sd1_default	aspeed-g4.dtsi	/^					pinctrl_sd1_default: sd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_sd1_default	aspeed-g5.dtsi	/^					pinctrl_sd1_default: sd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_sd2_default	aspeed-g4.dtsi	/^					pinctrl_sd2_default: sd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_sd2_default	aspeed-g5.dtsi	/^					pinctrl_sd2_default: sd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_sd_cd	imx6qdl-apalis.dtsi	/^	pinctrl_sd_cd: gpiosdcdgrp {$/;"	l
pinctrl_sda1_default	aspeed-g5.dtsi	/^					pinctrl_sda1_default: sda1_default {$/;"	l	label:syscon.pinctrl
pinctrl_sda2_default	aspeed-g5.dtsi	/^					pinctrl_sda2_default: sda2_default {$/;"	l	label:syscon.pinctrl
pinctrl_sdhc1	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_sdhc1: sdhc1grp {$/;"	l
pinctrl_sdhc2	imx27-apf27dev.dts	/^		pinctrl_sdhc2: sdhc2grp {$/;"	l
pinctrl_sdhc2	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_sdhc2: sdhc2grp {$/;"	l
pinctrl_sdhc2	imx27-phytec-phycard-s-rdk.dts	/^		pinctrl_sdhc2: sdhc2grp {$/;"	l
pinctrl_sdhc2	imx27-phytec-phycore-rdk.dts	/^		pinctrl_sdhc2: sdhc2grp {$/;"	l
pinctrl_sdhc2_cd	imx27-apf27dev.dts	/^		pinctrl_sdhc2_cd: sdhc2cdgrp {$/;"	l
pinctrl_sdhci0_default	zynq-zc702.dts	/^	pinctrl_sdhci0_default: sdhci0-default {$/;"	l
pinctrl_sdhci0_default	zynq-zc706.dts	/^	pinctrl_sdhci0_default: sdhci0-default {$/;"	l
pinctrl_sdmmc0_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_sdmmc0_default: sdmmc0_default {$/;"	l
pinctrl_sdmmc0_default	at91-sama5d2_xplained.dts	/^				pinctrl_sdmmc0_default: sdmmc0_default {$/;"	l
pinctrl_sdmmc1_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_sdmmc1_default: sdmmc1_default {$/;"	l
pinctrl_sdmmc1_default	at91-sama5d2_xplained.dts	/^				pinctrl_sdmmc1_default: sdmmc1_default {$/;"	l
pinctrl_senoko_novena	imx6q-novena.dts	/^	pinctrl_senoko_novena: senokogrp-novena {$/;"	l
pinctrl_sensor	imx7d-sdb-sht11.dts	/^	pinctrl_sensor: sensorgrp {$/;"	l
pinctrl_sensor_power	at91sam9m10g45ek.dts	/^					pinctrl_sensor_power: sensor_power-0 {$/;"	l
pinctrl_sensor_power	at91sam9x5ek.dtsi	/^					pinctrl_sensor_power: sensor_power-0 {$/;"	l
pinctrl_sensor_power	sama5d3xmb.dtsi	/^					pinctrl_sensor_power: sensor_power-0 {$/;"	l
pinctrl_sensor_power	sama5d3xmb_cmp.dtsi	/^					pinctrl_sensor_power: sensor_power-0 {$/;"	l
pinctrl_sensor_reset	at91sam9m10g45ek.dts	/^					pinctrl_sensor_reset: sensor_reset-0 {$/;"	l
pinctrl_sensor_reset	at91sam9x5ek.dtsi	/^					pinctrl_sensor_reset: sensor_reset-0 {$/;"	l
pinctrl_sensor_reset	sama5d3xmb.dtsi	/^					pinctrl_sensor_reset: sensor_reset-0 {$/;"	l
pinctrl_sensor_reset	sama5d3xmb_cmp.dtsi	/^					pinctrl_sensor_reset: sensor_reset-0 {$/;"	l
pinctrl_serial0	stih407-pinctrl.dtsi	/^				pinctrl_serial0: serial0-0 {$/;"	l
pinctrl_serial0_hw_flowctrl	stih407-pinctrl.dtsi	/^				pinctrl_serial0_hw_flowctrl: serial0-0_hw_flowctrl {$/;"	l
pinctrl_serial1	stih407-pinctrl.dtsi	/^				pinctrl_serial1: serial1-0 {$/;"	l
pinctrl_serial2	stih407-pinctrl.dtsi	/^				pinctrl_serial2: serial2-0 {$/;"	l
pinctrl_serial3	stih407-pinctrl.dtsi	/^				pinctrl_serial3: serial3-0 {$/;"	l
pinctrl_sgpmck_default	aspeed-g4.dtsi	/^					pinctrl_sgpmck_default: sgpmck_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpmi_default	aspeed-g4.dtsi	/^					pinctrl_sgpmi_default: sgpmi_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpmld_default	aspeed-g4.dtsi	/^					pinctrl_sgpmld_default: sgpmld_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpmo_default	aspeed-g4.dtsi	/^					pinctrl_sgpmo_default: sgpmo_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgps1_default	aspeed-g5.dtsi	/^					pinctrl_sgps1_default: sgps1_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgps2_default	aspeed-g5.dtsi	/^					pinctrl_sgps2_default: sgps2_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpsck_default	aspeed-g4.dtsi	/^					pinctrl_sgpsck_default: sgpsck_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpsi0_default	aspeed-g4.dtsi	/^					pinctrl_sgpsi0_default: sgpsi0_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpsi1_default	aspeed-g4.dtsi	/^					pinctrl_sgpsi1_default: sgpsi1_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgpsld_default	aspeed-g4.dtsi	/^					pinctrl_sgpsld_default: sgpsld_default {$/;"	l	label:syscon.pinctrl
pinctrl_sgtl5000	imx6q-tbs2910.dts	/^	pinctrl_sgtl5000: sgtl5000grp {$/;"	l
pinctrl_sgtl5000	imx6qdl-nit6xlite.dtsi	/^		pinctrl_sgtl5000: sgtl5000grp {$/;"	l
pinctrl_sgtl5000	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_sgtl5000: sgtl5000grp {$/;"	l
pinctrl_sgtl5000	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_sgtl5000: sgtl5000grp {$/;"	l
pinctrl_sgtl5000	imx6sx-nitrogen6sx.dts	/^	pinctrl_sgtl5000: sgtl5000grp {$/;"	l
pinctrl_sii902x	imx7d-sdb.dts	/^		pinctrl_sii902x: hdmigrp-1 {$/;"	l
pinctrl_sim1_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_sim1_1: sim1grp-1 {$/;"	l
pinctrl_sim1_1	imx7d-sdb.dts	/^		pinctrl_sim1_1: sim1grp-1 {$/;"	l
pinctrl_sim2	imx6ul-14x14-evk.dts	/^	pinctrl_sim2: sim2grp {$/;"	l
pinctrl_sim2_1	imx6ul-9x9-evk.dts	/^		pinctrl_sim2_1: sim2grp-1 {$/;"	l
pinctrl_sioonctrl_default	aspeed-g4.dtsi	/^					pinctrl_sioonctrl_default: sioonctrl_default {$/;"	l	label:syscon.pinctrl
pinctrl_sioonctrl_default	aspeed-g5.dtsi	/^					pinctrl_sioonctrl_default: sioonctrl_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopbi_default	aspeed-g4.dtsi	/^					pinctrl_siopbi_default: siopbi_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopbi_default	aspeed-g5.dtsi	/^					pinctrl_siopbi_default: siopbi_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopbo_default	aspeed-g4.dtsi	/^					pinctrl_siopbo_default: siopbo_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopbo_default	aspeed-g5.dtsi	/^					pinctrl_siopbo_default: siopbo_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopwreq_default	aspeed-g4.dtsi	/^					pinctrl_siopwreq_default: siopwreq_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopwreq_default	aspeed-g5.dtsi	/^					pinctrl_siopwreq_default: siopwreq_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopwrgd_default	aspeed-g4.dtsi	/^					pinctrl_siopwrgd_default: siopwrgd_default {$/;"	l	label:syscon.pinctrl
pinctrl_siopwrgd_default	aspeed-g5.dtsi	/^					pinctrl_siopwrgd_default: siopwrgd_default {$/;"	l	label:syscon.pinctrl
pinctrl_sios3_default	aspeed-g4.dtsi	/^					pinctrl_sios3_default: sios3_default {$/;"	l	label:syscon.pinctrl
pinctrl_sios3_default	aspeed-g5.dtsi	/^					pinctrl_sios3_default: sios3_default {$/;"	l	label:syscon.pinctrl
pinctrl_sios5_default	aspeed-g4.dtsi	/^					pinctrl_sios5_default: sios5_default {$/;"	l	label:syscon.pinctrl
pinctrl_sios5_default	aspeed-g5.dtsi	/^					pinctrl_sios5_default: sios5_default {$/;"	l	label:syscon.pinctrl
pinctrl_siosci_default	aspeed-g4.dtsi	/^					pinctrl_siosci_default: siosci_default {$/;"	l	label:syscon.pinctrl
pinctrl_siosci_default	aspeed-g5.dtsi	/^					pinctrl_siosci_default: siosci_default {$/;"	l	label:syscon.pinctrl
pinctrl_sound_novena	imx6q-novena.dts	/^	pinctrl_sound_novena: soundgrp-novena {$/;"	l
pinctrl_spdif	imx6q-cm-fx6.dts	/^	pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6q-tbs2910.dts	/^	pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6qdl-apalis.dtsi	/^	pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6qdl-apf6dev.dtsi	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6qdl-colibri.dtsi	/^	pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6qdl-sabreauto.dtsi	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6qdl-wandboard.dtsi	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sl-evk.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sll-evk.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sll-lpddr3-arm2.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sx-sdb.dtsi	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sxea-com-kit.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sxea-com-kit_v2.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6sxscm-evb.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_spdif: spdifgrp {$/;"	l
pinctrl_spdif_1	imx6sx-14x14-arm2.dts	/^		pinctrl_spdif_1: spdifgrp-1 {$/;"	l
pinctrl_spdif_1	imx6sx-19x19-arm2.dts	/^		pinctrl_spdif_1: spdifgrp-1 {$/;"	l
pinctrl_spdif_2	imx6sx-14x14-arm2.dts	/^		pinctrl_spdif_2: spdifgrp-2 {$/;"	l
pinctrl_spdif_2	imx6sx-19x19-arm2.dts	/^		pinctrl_spdif_2: spdifgrp-2 {$/;"	l
pinctrl_spdif_3	imx6sx-14x14-arm2.dts	/^		pinctrl_spdif_3: spdifgrp-3 {$/;"	l
pinctrl_spdif_3	imx6sx-sabreauto.dts	/^		pinctrl_spdif_3: spdifgrp-3 {$/;"	l
pinctrl_spdif_out	stih407-pinctrl.dtsi	/^				pinctrl_spdif_out: spdif_out{$/;"	l
pinctrl_spi0	at91rm9200.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9260.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9261.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9263.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9g45.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9n12.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9rl.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	at91sam9x5.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	sama5d3.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0	sama5d4.dtsi	/^					pinctrl_spi0: spi0-0 {$/;"	l
pinctrl_spi0_3w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi0_3w_alt1_0: spi0-3w-alt1-0 {$/;"	l
pinctrl_spi0_3w_alt2_0	stih407-pinctrl.dtsi	/^				pinctrl_spi0_3w_alt2_0: spi0-3w-alt2-0 {$/;"	l
pinctrl_spi0_4w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi0_4w_alt1_0: spi0-4w-alt1-0 {$/;"	l
pinctrl_spi0_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_spi0_default: spi0_default {$/;"	l
pinctrl_spi0_default	at91-sama5d2_xplained.dts	/^				pinctrl_spi0_default: spi0_default {$/;"	l
pinctrl_spi0_default	stih407-pinctrl.dtsi	/^				pinctrl_spi0_default: spi0-4w-alt2-0 {$/;"	l
pinctrl_spi1	at91sam9260.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	at91sam9261.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	at91sam9263.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	at91sam9g45.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	at91sam9n12.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	at91sam9x5.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_spi1: spi1grp {$/;"	l
pinctrl_spi1	imx7dea-com-kit.dts	/^		pinctrl_spi1: spi1grp {$/;"	l
pinctrl_spi1	imx7dea-com-kit_v2.dts	/^		pinctrl_spi1: spi1grp {$/;"	l
pinctrl_spi1	imx7dea-ucom-kit.dts	/^		pinctrl_spi1: spi1grp {$/;"	l
pinctrl_spi1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_spi1: spi1grp {$/;"	l
pinctrl_spi1	sama5d3.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi1	sama5d4.dtsi	/^					pinctrl_spi1: spi1-0 {$/;"	l
pinctrl_spi10_3w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi10_3w_alt1_0: spi10-3w-alt1-0 {$/;"	l
pinctrl_spi10_default	stih407-pinctrl.dtsi	/^				pinctrl_spi10_default: spi10-4w-alt1-0 {$/;"	l
pinctrl_spi11_3w_alt2_0	stih407-pinctrl.dtsi	/^				pinctrl_spi11_3w_alt2_0: spi11-3w-alt2-0 {$/;"	l
pinctrl_spi11_default	stih407-pinctrl.dtsi	/^				pinctrl_spi11_default: spi11-4w-alt2-0 {$/;"	l
pinctrl_spi12_3w_alt2_0	stih407-pinctrl.dtsi	/^				pinctrl_spi12_3w_alt2_0: spi12-3w-alt2-0 {$/;"	l
pinctrl_spi12_default	stih407-pinctrl.dtsi	/^				pinctrl_spi12_default: spi12-4w-alt2-0 {$/;"	l
pinctrl_spi1_3w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi1_3w_alt1_0: spi1-3w-alt1-0 {$/;"	l
pinctrl_spi1_3w_alt2_0	stih407-pinctrl.dtsi	/^				pinctrl_spi1_3w_alt2_0: spi1-3w-alt2-0 {$/;"	l
pinctrl_spi1_4w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi1_4w_alt1_0: spi1-4w-alt1-0 {$/;"	l
pinctrl_spi1_default	aspeed-g4.dtsi	/^					pinctrl_spi1_default: spi1_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi1_default	aspeed-g5.dtsi	/^					pinctrl_spi1_default: spi1_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi1_default	stih407-pinctrl.dtsi	/^				pinctrl_spi1_default: spi1-4w-alt2-0 {$/;"	l
pinctrl_spi1cs1_default	aspeed-g5.dtsi	/^					pinctrl_spi1cs1_default: spi1cs1_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi1debug_default	aspeed-g4.dtsi	/^					pinctrl_spi1debug_default: spi1debug_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi1debug_default	aspeed-g5.dtsi	/^					pinctrl_spi1debug_default: spi1debug_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi1passthru_default	aspeed-g4.dtsi	/^					pinctrl_spi1passthru_default: spi1passthru_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi1passthru_default	aspeed-g5.dtsi	/^					pinctrl_spi1passthru_default: spi1passthru_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi2	sama5d4.dtsi	/^					pinctrl_spi2: spi2-0 {$/;"	l
pinctrl_spi2_3w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi2_3w_alt1_0: spi2-3w-alt1-0 {$/;"	l
pinctrl_spi2_3w_alt2_0	stih407-pinctrl.dtsi	/^				pinctrl_spi2_3w_alt2_0: spi2-3w-alt2-0 {$/;"	l
pinctrl_spi2_3w_alt2_1	stih407-pinctrl.dtsi	/^				pinctrl_spi2_3w_alt2_1: spi2-3w-alt2-1 {$/;"	l
pinctrl_spi2_4w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi2_4w_alt1_0: spi2-4w-alt1-0 {$/;"	l
pinctrl_spi2_4w_alt2_1	stih407-pinctrl.dtsi	/^				pinctrl_spi2_4w_alt2_1: spi2-4w-alt2-1 {$/;"	l
pinctrl_spi2_default	stih407-pinctrl.dtsi	/^				pinctrl_spi2_default: spi2-4w-alt2-0 {$/;"	l
pinctrl_spi2ck_default	aspeed-g5.dtsi	/^					pinctrl_spi2ck_default: spi2ck_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi2cs0_default	aspeed-g5.dtsi	/^					pinctrl_spi2cs0_default: spi2cs0_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi2cs1_default	aspeed-g5.dtsi	/^					pinctrl_spi2cs1_default: spi2cs1_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi2miso_default	aspeed-g5.dtsi	/^					pinctrl_spi2miso_default: spi2miso_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi2mosi_default	aspeed-g5.dtsi	/^					pinctrl_spi2mosi_default: spi2mosi_default {$/;"	l	label:syscon.pinctrl
pinctrl_spi3_3w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi3_3w_alt1_0: spi3-3w-alt1-0 {$/;"	l
pinctrl_spi3_3w_alt1_1	stih407-pinctrl.dtsi	/^				pinctrl_spi3_3w_alt1_1: spi3-3w-alt1-1 {$/;"	l
pinctrl_spi3_3w_alt3_0	stih407-pinctrl.dtsi	/^				pinctrl_spi3_3w_alt3_0: spi3-3w-alt3-0 {$/;"	l
pinctrl_spi3_4w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi3_4w_alt1_0: spi3-4w-alt1-0 {$/;"	l
pinctrl_spi3_4w_alt1_1	stih407-pinctrl.dtsi	/^				pinctrl_spi3_4w_alt1_1: spi3-4w-alt1-1 {$/;"	l
pinctrl_spi3_default	stih407-pinctrl.dtsi	/^				pinctrl_spi3_default: spi3-4w-alt3-0 {$/;"	l
pinctrl_spi4	imx6ul-14x14-evk.dts	/^	pinctrl_spi4: spi4grp {$/;"	l
pinctrl_spi4	imx6ul-9x9-evk.dts	/^		pinctrl_spi4: spi4grp {$/;"	l
pinctrl_spi4	imx6ull-14x14-evk.dts	/^		pinctrl_spi4: spi4grp {$/;"	l
pinctrl_spi4	imx6ull-9x9-evk.dts	/^		pinctrl_spi4: spi4grp {$/;"	l
pinctrl_spi4	imx7d-sdb.dts	/^		pinctrl_spi4: spi4grp {$/;"	l
pinctrl_spi4_3w_alt1_0	stih407-pinctrl.dtsi	/^				pinctrl_spi4_3w_alt1_0: spi4-3w-alt1-0 {$/;"	l
pinctrl_spi4_3w_alt3_0	stih407-pinctrl.dtsi	/^				pinctrl_spi4_3w_alt3_0: spi4-3w-alt3-0 {$/;"	l
pinctrl_spi4_4w_alt3_0	stih407-pinctrl.dtsi	/^				pinctrl_spi4_4w_alt3_0: spi4-4w-alt3-0 {$/;"	l
pinctrl_spi4_default	stih407-pinctrl.dtsi	/^				pinctrl_spi4_default: spi4-4w-alt1-0 {$/;"	l
pinctrl_spi_gpio	imx6ul-tx6ul.dtsi	/^	pinctrl_spi_gpio: spi-gpiogrp {$/;"	l
pinctrl_spics1_default	aspeed-g4.dtsi	/^					pinctrl_spics1_default: spics1_default {$/;"	l	label:syscon.pinctrl
pinctrl_ssc0_rx	at91rm9200.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9260.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9261.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9263.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9g45.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9n12.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9rl.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	at91sam9x5.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx-0 {$/;"	l
pinctrl_ssc0_rx	sama5d3.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx {$/;"	l
pinctrl_ssc0_rx	sama5d4.dtsi	/^					pinctrl_ssc0_rx: ssc0_rx {$/;"	l
pinctrl_ssc0_tx	at91rm9200.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9260.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9261.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9263.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9g45.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9n12.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9rl.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	at91sam9x5.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx-0 {$/;"	l
pinctrl_ssc0_tx	sama5d3.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx {$/;"	l
pinctrl_ssc0_tx	sama5d4.dtsi	/^					pinctrl_ssc0_tx: ssc0_tx {$/;"	l
pinctrl_ssc1_rx	at91rm9200.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx-0 {$/;"	l
pinctrl_ssc1_rx	at91sam9261.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx-0 {$/;"	l
pinctrl_ssc1_rx	at91sam9263.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx-0 {$/;"	l
pinctrl_ssc1_rx	at91sam9g45.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx-0 {$/;"	l
pinctrl_ssc1_rx	at91sam9rl.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx-0 {$/;"	l
pinctrl_ssc1_rx	sama5d3.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx {$/;"	l
pinctrl_ssc1_rx	sama5d4.dtsi	/^					pinctrl_ssc1_rx: ssc1_rx {$/;"	l
pinctrl_ssc1_tx	at91rm9200.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx-0 {$/;"	l
pinctrl_ssc1_tx	at91sam9261.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx-0 {$/;"	l
pinctrl_ssc1_tx	at91sam9263.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx-0 {$/;"	l
pinctrl_ssc1_tx	at91sam9g45.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx-0 {$/;"	l
pinctrl_ssc1_tx	at91sam9rl.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx-0 {$/;"	l
pinctrl_ssc1_tx	sama5d3.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx {$/;"	l
pinctrl_ssc1_tx	sama5d4.dtsi	/^					pinctrl_ssc1_tx: ssc1_tx {$/;"	l
pinctrl_ssc2_rx	at91rm9200.dtsi	/^					pinctrl_ssc2_rx: ssc2_rx-0 {$/;"	l
pinctrl_ssc2_rx	at91sam9261.dtsi	/^					pinctrl_ssc2_rx: ssc2_rx-0 {$/;"	l
pinctrl_ssc2_tx	at91rm9200.dtsi	/^					pinctrl_ssc2_tx: ssc2_tx-0 {$/;"	l
pinctrl_ssc2_tx	at91sam9261.dtsi	/^					pinctrl_ssc2_tx: ssc2_tx-0 {$/;"	l
pinctrl_ssi1	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_ssi1: ssi1grp {$/;"	l
pinctrl_ssi1	imx27-phytec-phycore-som.dtsi	/^		pinctrl_ssi1: ssi1grp {$/;"	l
pinctrl_ssi1	imx53-tx53.dtsi	/^		pinctrl_ssi1: ssi1grp {$/;"	l
pinctrl_ssi2	imx53-tx53.dtsi	/^		pinctrl_ssi2: ssi2grp {$/;"	l
pinctrl_stk5led	imx53-tx53.dtsi	/^		pinctrl_stk5led: stk5ledgrp {$/;"	l
pinctrl_stmpe	imx6ul-isiot.dtsi	/^	pinctrl_stmpe: stmpegrp  {$/;"	l
pinctrl_stmpe1	imx6q-dmo-edmqmx6.dts	/^		pinctrl_stmpe1: stmpe1grp {$/;"	l
pinctrl_stmpe2	imx6q-dmo-edmqmx6.dts	/^		pinctrl_stmpe2: stmpe2grp {$/;"	l
pinctrl_stmpe_novena	imx6q-novena.dts	/^	pinctrl_stmpe_novena: stmpegrp-novena {$/;"	l
pinctrl_switch_irq	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_switch_irq: switchgrp {$/;"	l
pinctrl_sx1503_20	vf610-zii-dev-rev-c.dts	/^	pinctrl_sx1503_20: pinctrl-sx1503-20 {$/;"	l
pinctrl_system_bus	uniphier-pinctrl.dtsi	/^	pinctrl_system_bus: system_bus_grp {$/;"	l
pinctrl_systrace_default	stih407-pinctrl.dtsi	/^				pinctrl_systrace_default: systrace-default {$/;"	l
pinctrl_tc358767	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_tc358767: tc358767grp {$/;"	l
pinctrl_tcb0_tclk0	at91rm9200.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9260.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9261.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9263.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9g45.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9n12.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9rl.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk0	at91sam9x5.dtsi	/^					pinctrl_tcb0_tclk0: tcb0_tclk0-0 {$/;"	l
pinctrl_tcb0_tclk1	at91rm9200.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9260.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9261.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9263.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9g45.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9n12.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9rl.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk1	at91sam9x5.dtsi	/^					pinctrl_tcb0_tclk1: tcb0_tclk1-0 {$/;"	l
pinctrl_tcb0_tclk2	at91rm9200.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9260.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9261.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9263.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9g45.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9n12.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9rl.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tclk2	at91sam9x5.dtsi	/^					pinctrl_tcb0_tclk2: tcb0_tclk2-0 {$/;"	l
pinctrl_tcb0_tioa0	at91rm9200.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9260.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9261.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9263.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9g45.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9n12.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9rl.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa0	at91sam9x5.dtsi	/^					pinctrl_tcb0_tioa0: tcb0_tioa0-0 {$/;"	l
pinctrl_tcb0_tioa1	at91rm9200.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9260.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9261.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9263.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9g45.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9n12.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9rl.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa1	at91sam9x5.dtsi	/^					pinctrl_tcb0_tioa1: tcb0_tioa1-0 {$/;"	l
pinctrl_tcb0_tioa2	at91rm9200.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9260.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9261.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9263.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9g45.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9n12.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9rl.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tioa2	at91sam9x5.dtsi	/^					pinctrl_tcb0_tioa2: tcb0_tioa2-0 {$/;"	l
pinctrl_tcb0_tiob0	at91rm9200.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9260.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9261.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9263.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9g45.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9n12.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9rl.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob0	at91sam9x5.dtsi	/^					pinctrl_tcb0_tiob0: tcb0_tiob0-0 {$/;"	l
pinctrl_tcb0_tiob1	at91rm9200.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9260.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9261.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9263.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9g45.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9n12.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9rl.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob1	at91sam9x5.dtsi	/^					pinctrl_tcb0_tiob1: tcb0_tiob1-0 {$/;"	l
pinctrl_tcb0_tiob2	at91rm9200.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9260.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9261.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9263.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9g45.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9n12.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9rl.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb0_tiob2	at91sam9x5.dtsi	/^					pinctrl_tcb0_tiob2: tcb0_tiob2-0 {$/;"	l
pinctrl_tcb1_tclk0	at91rm9200.dtsi	/^					pinctrl_tcb1_tclk0: tcb1_tclk0-0 {$/;"	l
pinctrl_tcb1_tclk0	at91sam9260.dtsi	/^					pinctrl_tcb1_tclk0: tcb1_tclk0-0 {$/;"	l
pinctrl_tcb1_tclk0	at91sam9g45.dtsi	/^					pinctrl_tcb1_tclk0: tcb1_tclk0-0 {$/;"	l
pinctrl_tcb1_tclk0	at91sam9n12.dtsi	/^					pinctrl_tcb1_tclk0: tcb1_tclk0-0 {$/;"	l
pinctrl_tcb1_tclk0	at91sam9x5.dtsi	/^					pinctrl_tcb1_tclk0: tcb1_tclk0-0 {$/;"	l
pinctrl_tcb1_tclk1	at91rm9200.dtsi	/^					pinctrl_tcb1_tclk1: tcb1_tclk1-0 {$/;"	l
pinctrl_tcb1_tclk1	at91sam9260.dtsi	/^					pinctrl_tcb1_tclk1: tcb1_tclk1-0 {$/;"	l
pinctrl_tcb1_tclk1	at91sam9g45.dtsi	/^					pinctrl_tcb1_tclk1: tcb1_tclk1-0 {$/;"	l
pinctrl_tcb1_tclk1	at91sam9n12.dtsi	/^					pinctrl_tcb1_tclk1: tcb1_tclk1-0 {$/;"	l
pinctrl_tcb1_tclk1	at91sam9x5.dtsi	/^					pinctrl_tcb1_tclk1: tcb1_tclk1-0 {$/;"	l
pinctrl_tcb1_tclk2	at91rm9200.dtsi	/^					pinctrl_tcb1_tclk2: tcb1_tclk2-0 {$/;"	l
pinctrl_tcb1_tclk2	at91sam9260.dtsi	/^					pinctrl_tcb1_tclk2: tcb1_tclk2-0 {$/;"	l
pinctrl_tcb1_tclk2	at91sam9g45.dtsi	/^					pinctrl_tcb1_tclk2: tcb1_tclk2-0 {$/;"	l
pinctrl_tcb1_tclk2	at91sam9n12.dtsi	/^					pinctrl_tcb1_tclk2: tcb1_tclk2-0 {$/;"	l
pinctrl_tcb1_tclk2	at91sam9x5.dtsi	/^					pinctrl_tcb1_tclk2: tcb1_tclk2-0 {$/;"	l
pinctrl_tcb1_tioa0	at91rm9200.dtsi	/^					pinctrl_tcb1_tioa0: tcb1_tioa0-0 {$/;"	l
pinctrl_tcb1_tioa0	at91sam9260.dtsi	/^					pinctrl_tcb1_tioa0: tcb1_tioa0-0 {$/;"	l
pinctrl_tcb1_tioa0	at91sam9g45.dtsi	/^					pinctrl_tcb1_tioa0: tcb1_tioa0-0 {$/;"	l
pinctrl_tcb1_tioa0	at91sam9n12.dtsi	/^					pinctrl_tcb1_tioa0: tcb1_tioa0-0 {$/;"	l
pinctrl_tcb1_tioa0	at91sam9x5.dtsi	/^					pinctrl_tcb1_tioa0: tcb1_tioa0-0 {$/;"	l
pinctrl_tcb1_tioa1	at91rm9200.dtsi	/^					pinctrl_tcb1_tioa1: tcb1_tioa1-0 {$/;"	l
pinctrl_tcb1_tioa1	at91sam9260.dtsi	/^					pinctrl_tcb1_tioa1: tcb1_tioa1-0 {$/;"	l
pinctrl_tcb1_tioa1	at91sam9g45.dtsi	/^					pinctrl_tcb1_tioa1: tcb1_tioa1-0 {$/;"	l
pinctrl_tcb1_tioa1	at91sam9n12.dtsi	/^					pinctrl_tcb1_tioa1: tcb1_tioa1-0 {$/;"	l
pinctrl_tcb1_tioa1	at91sam9x5.dtsi	/^					pinctrl_tcb1_tioa1: tcb1_tioa1-0 {$/;"	l
pinctrl_tcb1_tioa2	at91rm9200.dtsi	/^					pinctrl_tcb1_tioa2: tcb1_tioa2-0 {$/;"	l
pinctrl_tcb1_tioa2	at91sam9260.dtsi	/^					pinctrl_tcb1_tioa2: tcb1_tioa2-0 {$/;"	l
pinctrl_tcb1_tioa2	at91sam9g45.dtsi	/^					pinctrl_tcb1_tioa2: tcb1_tioa2-0 {$/;"	l
pinctrl_tcb1_tioa2	at91sam9n12.dtsi	/^					pinctrl_tcb1_tioa2: tcb1_tioa2-0 {$/;"	l
pinctrl_tcb1_tioa2	at91sam9x5.dtsi	/^					pinctrl_tcb1_tioa2: tcb1_tioa2-0 {$/;"	l
pinctrl_tcb1_tiob0	at91rm9200.dtsi	/^					pinctrl_tcb1_tiob0: tcb1_tiob0-0 {$/;"	l
pinctrl_tcb1_tiob0	at91sam9260.dtsi	/^					pinctrl_tcb1_tiob0: tcb1_tiob0-0 {$/;"	l
pinctrl_tcb1_tiob0	at91sam9g45.dtsi	/^					pinctrl_tcb1_tiob0: tcb1_tiob0-0 {$/;"	l
pinctrl_tcb1_tiob0	at91sam9n12.dtsi	/^					pinctrl_tcb1_tiob0: tcb1_tiob0-0 {$/;"	l
pinctrl_tcb1_tiob0	at91sam9x5.dtsi	/^					pinctrl_tcb1_tiob0: tcb1_tiob0-0 {$/;"	l
pinctrl_tcb1_tiob1	at91rm9200.dtsi	/^					pinctrl_tcb1_tiob1: tcb1_tiob1-0 {$/;"	l
pinctrl_tcb1_tiob1	at91sam9260.dtsi	/^					pinctrl_tcb1_tiob1: tcb1_tiob1-0 {$/;"	l
pinctrl_tcb1_tiob1	at91sam9g45.dtsi	/^					pinctrl_tcb1_tiob1: tcb1_tiob1-0 {$/;"	l
pinctrl_tcb1_tiob1	at91sam9n12.dtsi	/^					pinctrl_tcb1_tiob1: tcb1_tiob1-0 {$/;"	l
pinctrl_tcb1_tiob1	at91sam9x5.dtsi	/^					pinctrl_tcb1_tiob1: tcb1_tiob1-0 {$/;"	l
pinctrl_tcb1_tiob2	at91rm9200.dtsi	/^					pinctrl_tcb1_tiob2: tcb1_tiob2-0 {$/;"	l
pinctrl_tcb1_tiob2	at91sam9260.dtsi	/^					pinctrl_tcb1_tiob2: tcb1_tiob2-0 {$/;"	l
pinctrl_tcb1_tiob2	at91sam9g45.dtsi	/^					pinctrl_tcb1_tiob2: tcb1_tiob2-0 {$/;"	l
pinctrl_tcb1_tiob2	at91sam9n12.dtsi	/^					pinctrl_tcb1_tiob2: tcb1_tiob2-0 {$/;"	l
pinctrl_tcb1_tiob2	at91sam9x5.dtsi	/^					pinctrl_tcb1_tiob2: tcb1_tiob2-0 {$/;"	l
pinctrl_test	imx6dlea-com-ptp.dts	/^		pinctrl_test: tstgrp {$/;"	l
pinctrl_test	imx6qea-com-ptp.dts	/^		pinctrl_test: tstgrp {$/;"	l
pinctrl_test	imx6ulea-com-ptp.dts	/^		pinctrl_test: tstgrp {$/;"	l
pinctrl_test	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_test: testgrp {$/;"	l
pinctrl_test	imx7ulpea-ucom-ptp.dts	/^		pinctrl_test: testgrp {$/;"	l
pinctrl_test_1	imx6sxea-com-ptp.dts	/^		pinctrl_test_1: tstgrp-1 {$/;"	l
pinctrl_test_1	imx7dea-com-ptp.dts	/^		pinctrl_test_1: tstgrp-1 {$/;"	l
pinctrl_test_1	imx7dea-ucom-ptp.dts	/^		pinctrl_test_1: tstgrp-1 {$/;"	l
pinctrl_test_2	imx7dea-ucom-ptp.dts	/^		pinctrl_test_2: tstgrp-2 {$/;"	l
pinctrl_timer3_default	aspeed-g4.dtsi	/^					pinctrl_timer3_default: timer3_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer3_default	aspeed-g5.dtsi	/^					pinctrl_timer3_default: timer3_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer4_default	aspeed-g4.dtsi	/^					pinctrl_timer4_default: timer4_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer4_default	aspeed-g5.dtsi	/^					pinctrl_timer4_default: timer4_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer5_default	aspeed-g4.dtsi	/^					pinctrl_timer5_default: timer5_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer5_default	aspeed-g5.dtsi	/^					pinctrl_timer5_default: timer5_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer6_default	aspeed-g4.dtsi	/^					pinctrl_timer6_default: timer6_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer6_default	aspeed-g5.dtsi	/^					pinctrl_timer6_default: timer6_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer7_default	aspeed-g4.dtsi	/^					pinctrl_timer7_default: timer7_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer7_default	aspeed-g5.dtsi	/^					pinctrl_timer7_default: timer7_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer8_default	aspeed-g4.dtsi	/^					pinctrl_timer8_default: timer8_default {$/;"	l	label:syscon.pinctrl
pinctrl_timer8_default	aspeed-g5.dtsi	/^					pinctrl_timer8_default: timer8_default {$/;"	l	label:syscon.pinctrl
pinctrl_touch	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_touch: touchgrp {$/;"	l
pinctrl_touch_int	imx6qdl-apalis.dtsi	/^	pinctrl_touch_int: gpiotouchintgrp {$/;"	l
pinctrl_touch_int	imx6qdl-colibri.dtsi	/^	pinctrl_touch_int: gpiotouchintgrp {$/;"	l
pinctrl_touchctrl_default	vf500-colibri.dtsi	/^		pinctrl_touchctrl_default: touchctrl_default {$/;"	l
pinctrl_touchctrl_gpios	vf500-colibri.dtsi	/^		pinctrl_touchctrl_gpios: touchctrl_gpios {$/;"	l
pinctrl_touchctrl_idle	vf500-colibri.dtsi	/^		pinctrl_touchctrl_idle: touchctrl_idle {$/;"	l
pinctrl_touchscreen	imx6qdl-apf6dev.dtsi	/^		pinctrl_touchscreen: touchscreengrp {$/;"	l
pinctrl_touchscreenp7	imx6qdl-udoo.dtsi	/^		pinctrl_touchscreenp7: touchscreenp7grp {$/;"	l
pinctrl_tpa1	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_tpa1: tpa6130-1grp {$/;"	l
pinctrl_tpa2	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_tpa2: tpa6130-2grp {$/;"	l
pinctrl_ts	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_ts: tsgrp {$/;"	l
pinctrl_tsc	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ul-14x14-evk.dts	/^	pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ul-9x9-evk.dts	/^		pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ul-geam.dts	/^	pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ul-opos6uldev.dts	/^	pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ull-14x14-evk.dts	/^	pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc	imx6ull-9x9-evk.dts	/^		pinctrl_tsc: tscgrp {$/;"	l
pinctrl_tsc2007	imx53-tx53-x03x.dts	/^		pinctrl_tsc2007: tsc2007grp {$/;"	l
pinctrl_tsc2007	imx6qdl-tx6.dtsi	/^	pinctrl_tsc2007: tsc2007grp {$/;"	l
pinctrl_tsc2007	imx6ul-tx6ul.dtsi	/^	pinctrl_tsc2007: tsc2007grp {$/;"	l
pinctrl_tsc2007_1	imx35-eukrea-cpuimx35.dtsi	/^		pinctrl_tsc2007_1: tsc2007grp-1 {$/;"	l
pinctrl_tsc2007_1	imx51-eukrea-cpuimx51.dtsi	/^		pinctrl_tsc2007_1: tsc2007grp-1 {$/;"	l
pinctrl_tsc2046_pendown	imx7d-sdb-reva.dts	/^		pinctrl_tsc2046_pendown: tsc2046_pendown {$/;"	l
pinctrl_tsc2046_pendown	imx7d-sdb.dts	/^		pinctrl_tsc2046_pendown: tsc2046_pendown {$/;"	l
pinctrl_tsin0_parallel	stih407-pinctrl.dtsi	/^				pinctrl_tsin0_parallel: tsin0_parallel {$/;"	l
pinctrl_tsin0_serial	stih407-pinctrl.dtsi	/^				pinctrl_tsin0_serial: tsin0_serial {$/;"	l
pinctrl_tsin1_parallel	stih407-pinctrl.dtsi	/^				pinctrl_tsin1_parallel: tsin1_parallel {$/;"	l
pinctrl_tsin1_serial	stih407-pinctrl.dtsi	/^				pinctrl_tsin1_serial: tsin1_serial {$/;"	l
pinctrl_tsin2_parallel	stih407-pinctrl.dtsi	/^				pinctrl_tsin2_parallel: tsin2_parallel {$/;"	l
pinctrl_tsin2_serial	stih407-pinctrl.dtsi	/^				pinctrl_tsin2_serial: tsin2_serial {$/;"	l
pinctrl_tsin3_serial	stih407-pinctrl.dtsi	/^				pinctrl_tsin3_serial: tsin3_serial {$/;"	l
pinctrl_tsin4_serial_alt1	stih407-pinctrl.dtsi	/^				pinctrl_tsin4_serial_alt1: tsin4_serial_alt1 {$/;"	l
pinctrl_tsin4_serial_alt3	stih407-pinctrl.dtsi	/^				pinctrl_tsin4_serial_alt3: tsin4_serial_alt3 {$/;"	l
pinctrl_tsin5_serial_alt1	stih407-pinctrl.dtsi	/^				pinctrl_tsin5_serial_alt1: tsin5_serial_alt1 {$/;"	l
pinctrl_tsin5_serial_alt2	stih407-pinctrl.dtsi	/^				pinctrl_tsin5_serial_alt2: tsin5_serial_alt2 {$/;"	l
pinctrl_tsout0_parallel	stih407-pinctrl.dtsi	/^				pinctrl_tsout0_parallel: tsout0_parallel {$/;"	l
pinctrl_tsout0_serial	stih407-pinctrl.dtsi	/^				pinctrl_tsout0_serial: tsout0_serial {$/;"	l
pinctrl_tsout1_serial	stih407-pinctrl.dtsi	/^				pinctrl_tsout1_serial: tsout1_serial {$/;"	l
pinctrl_twi	at91rm9200.dtsi	/^					pinctrl_twi: twi-0 {$/;"	l
pinctrl_twi_gpio	at91rm9200.dtsi	/^					pinctrl_twi_gpio: twi_gpio-0 {$/;"	l
pinctrl_tx	stih407-pinctrl.dtsi	/^				pinctrl_tx: tx0 {$/;"	l
pinctrl_tx_od	stih407-pinctrl.dtsi	/^				pinctrl_tx_od: tx_od0 {$/;"	l
pinctrl_txd1_default	aspeed-g4.dtsi	/^					pinctrl_txd1_default: txd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd1_default	aspeed-g5.dtsi	/^					pinctrl_txd1_default: txd1_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd2_default	aspeed-g4.dtsi	/^					pinctrl_txd2_default: txd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd2_default	aspeed-g5.dtsi	/^					pinctrl_txd2_default: txd2_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd3_default	aspeed-g4.dtsi	/^					pinctrl_txd3_default: txd3_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd3_default	aspeed-g5.dtsi	/^					pinctrl_txd3_default: txd3_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd4_default	aspeed-g4.dtsi	/^					pinctrl_txd4_default: txd4_default {$/;"	l	label:syscon.pinctrl
pinctrl_txd4_default	aspeed-g5.dtsi	/^					pinctrl_txd4_default: txd4_default {$/;"	l	label:syscon.pinctrl
pinctrl_uart0	at91rm9200.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	at91sam9260.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	at91sam9n12.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	at91sam9x5.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	ox810se.dtsi	/^				pinctrl_uart0: uart0 {$/;"	l	label:pinctrl
pinctrl_uart0	ox820.dtsi	/^				pinctrl_uart0: uart0 {$/;"	l	label:pinctrl
pinctrl_uart0	sama5d3.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	sama5d3_uart.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	sama5d4.dtsi	/^					pinctrl_uart0: uart0-0 {$/;"	l
pinctrl_uart0	uniphier-pinctrl.dtsi	/^	pinctrl_uart0: uart0_grp {$/;"	l
pinctrl_uart0	vf-colibri.dtsi	/^		pinctrl_uart0: uart0grp {$/;"	l
pinctrl_uart0	vf610-zii-dev.dtsi	/^	pinctrl_uart0: uart0grp {$/;"	l
pinctrl_uart0_cts	at91rm9200.dtsi	/^					pinctrl_uart0_cts: uart0_cts-0 {$/;"	l
pinctrl_uart0_modem	ox810se.dtsi	/^				pinctrl_uart0_modem: uart0_modem {$/;"	l	label:pinctrl
pinctrl_uart0_modem	ox820.dtsi	/^				pinctrl_uart0_modem: uart0_modem {$/;"	l	label:pinctrl
pinctrl_uart0_rts	at91rm9200.dtsi	/^					pinctrl_uart0_rts: uart0_rts-0 {$/;"	l
pinctrl_uart1	at91rm9200.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	at91sam9260.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	at91sam9n12.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	at91sam9x5.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx1-ads.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx1-apf9328.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx25-karo-tx25.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx25-pdk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx27-apf27.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx27-pdk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx27-phytec-phycard-s-rdk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx27-phytec-phycore-rdk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx35-pdk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx50-evk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx51-babbage.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx51-digi-connectcore-jsk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx51-ts4800.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-ard.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-m53evk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-qsb-common.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-smd.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-tqma53.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-tx53.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-usbarmory.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx53-voipac-dmm-668.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6dl-riotboard.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6dlea-com-kit.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6dlea-com-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-dmo-edmqmx6.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-evi.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-gw5400-a.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-marsboard.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-mccmon6.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-sbc6x.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6q-tbs2910.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-apf6dev.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-aristainetos2.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw51xx.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw52xx.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw53xx.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw54xx.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw560x.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw5903.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-gw5904.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-nit6xlite.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-rex.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-sabrelite.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-sabresd.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-savageboard.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-ts4900.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-tx6.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-wandboard.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qea-com-kit.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6qea-com-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sl-evk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sl-warp.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sll-evk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sx-nitrogen6sx.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sx-sabreauto.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sx-sdb.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sx-udoo-neo.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sxea-com-kit.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sxea-com-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sxea-com-ptp.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6sxscm-evb.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-14x14-evk.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-9x9-evk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-geam.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-isiot.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-liteboard.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-opos6uldev.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ul-tx6ul.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ulea-com-kit.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ulea-com-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ulea-com-ptp.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ull-14x14-evk.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx6ull-9x9-evk.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7-colibri.dtsi	/^	pinctrl_uart1: uart1-grp {$/;"	l
pinctrl_uart1	imx7d-cl-som-imx7.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7d-nitrogen7.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7d-sdb.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7dea-com-kit.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7dea-com-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7dea-com-ptp.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7dea-ucom-kit.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7dea-ucom-ptp.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	imx7s-warp.dts	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	ox810se.dtsi	/^				pinctrl_uart1: uart1 {$/;"	l	label:pinctrl
pinctrl_uart1	ox820.dtsi	/^				pinctrl_uart1: uart1 {$/;"	l	label:pinctrl
pinctrl_uart1	sama5d3.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	sama5d3_uart.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	sama5d4.dtsi	/^					pinctrl_uart1: uart1-0 {$/;"	l
pinctrl_uart1	uniphier-pinctrl.dtsi	/^	pinctrl_uart1: uart1_grp {$/;"	l
pinctrl_uart1	vf-colibri.dtsi	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	vf610-cosmic.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	vf610-twr.dts	/^		pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1	vf610-zii-dev.dtsi	/^	pinctrl_uart1: uart1grp {$/;"	l
pinctrl_uart1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_uart1_1: uart1grp-1 {$/;"	l
pinctrl_uart1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_uart1_1: uart1grp-1 {$/;"	l
pinctrl_uart1_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_uart1_1: uart1grp-1 {$/;"	l
pinctrl_uart1_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_uart1_1: uart1grp-1 {$/;"	l
pinctrl_uart1_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_uart1_1: uart1grp-1 {$/;"	l
pinctrl_uart1_2	imx6sx-14x14-arm2.dts	/^		pinctrl_uart1_2: uart1grp-2 {$/;"	l
pinctrl_uart1_2	imx6sx-19x19-arm2.dts	/^		pinctrl_uart1_2: uart1grp-2 {$/;"	l
pinctrl_uart1_ctrl	imx6qdl-apalis.dtsi	/^	pinctrl_uart1_ctrl: uart1ctrlgrp {$/;"	l
pinctrl_uart1_ctrl	imx6qdl-colibri.dtsi	/^	pinctrl_uart1_ctrl: uart1ctrlgrp {$/;"	l
pinctrl_uart1_ctrl1	imx7-colibri.dtsi	/^	pinctrl_uart1_ctrl1: uart1-ctrl1-grp {$/;"	l
pinctrl_uart1_ctrl2	imx7-colibri.dtsi	/^	pinctrl_uart1_ctrl2: uart1-ctrl2-grp {$/;"	l
pinctrl_uart1_cts	at91rm9200.dtsi	/^					pinctrl_uart1_cts: uart1_cts-0 {$/;"	l
pinctrl_uart1_dcd	at91rm9200.dtsi	/^					pinctrl_uart1_dcd: uart1_dcd-0 {$/;"	l
pinctrl_uart1_dce	imx6qdl-apalis.dtsi	/^	pinctrl_uart1_dce: uart1dcegrp {$/;"	l
pinctrl_uart1_dce	imx6qdl-colibri.dtsi	/^	pinctrl_uart1_dce: uart1dcegrp {$/;"	l
pinctrl_uart1_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_uart1_default: uart1_default {$/;"	l
pinctrl_uart1_default	at91-sama5d2_xplained.dts	/^				pinctrl_uart1_default: uart1_default {$/;"	l
pinctrl_uart1_default	zynq-zc702.dts	/^	pinctrl_uart1_default: uart1-default {$/;"	l
pinctrl_uart1_default	zynq-zc706.dts	/^	pinctrl_uart1_default: uart1-default {$/;"	l
pinctrl_uart1_dte	imx6qdl-apalis.dtsi	/^	pinctrl_uart1_dte: uart1dtegrp {$/;"	l
pinctrl_uart1_dte	imx6qdl-colibri.dtsi	/^	pinctrl_uart1_dte: uart1dtegrp {$/;"	l
pinctrl_uart1_dtr_dsr	at91rm9200.dtsi	/^					pinctrl_uart1_dtr_dsr: uart1_dtr_dsr-0 {$/;"	l
pinctrl_uart1_modem	ox810se.dtsi	/^				pinctrl_uart1_modem: uart1_modem {$/;"	l	label:pinctrl
pinctrl_uart1_modem	ox820.dtsi	/^				pinctrl_uart1_modem: uart1_modem {$/;"	l	label:pinctrl
pinctrl_uart1_ri	at91rm9200.dtsi	/^					pinctrl_uart1_ri: uart1_ri-0 {$/;"	l
pinctrl_uart1_rts	at91rm9200.dtsi	/^					pinctrl_uart1_rts: uart1_rts-0 {$/;"	l
pinctrl_uart1_rtscts	imx6qdl-tx6.dtsi	/^	pinctrl_uart1_rtscts: uart1_rtsctsgrp {$/;"	l
pinctrl_uart1_rtscts	imx6ul-tx6ul.dtsi	/^	pinctrl_uart1_rtscts: uart1-rtsctsgrp {$/;"	l
pinctrl_uart2	at91rm9200.dtsi	/^					pinctrl_uart2: uart2-0 {$/;"	l
pinctrl_uart2	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx1-ads.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx1-apf9328.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx25-eukrea-mbimxsd25-baseboard.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx27-phytec-phycard-s-rdk.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx27-phytec-phycore-rdk.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx35-eukrea-mbimxsd35-baseboard.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx51-babbage.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx51-digi-connectcore-jsk.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx51-ts4800.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx53-cx9020.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx53-m53evk.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx53-smd.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx53-tqma53.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx53-tx53.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6dl-riotboard.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6dqscm-qwks-wifi.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-arm2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-dmo-edmqmx6.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-evi.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-gw5400-a.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-marsboard.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-pop-arm2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-tbs2910.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6q-utilite-pro.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-apf6.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-aristainetos.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-aristainetos2.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw51xx.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw52xx.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw53xx.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw54xx.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw551x.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw552x.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw553x.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw560x.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw5903.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-gw5904.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-nit6xlite.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-rex.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-sabrelite.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-ts4900.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-tx6.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6qdl-udoo.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6sx-nitrogen6sx.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6sx-udoo-neo.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6sxea-com-kit.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6sxea-com-kit_v2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-14x14-evk.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-9x9-evk.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-geam.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-opos6uldev.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ul-tx6ul.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ulea-com-kit.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ulea-com-kit_v2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ull-14x14-evk.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx6ull-9x9-evk.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx7-colibri.dtsi	/^	pinctrl_uart2: uart2-grp {$/;"	l
pinctrl_uart2	imx7d-nitrogen7.dts	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx7dea-com-kit.dts	/^                pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx7dea-com-kit_v2.dts	/^                pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx7dea-ucom-kit.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	imx7dea-ucom-kit_v2.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	ox810se.dtsi	/^				pinctrl_uart2: uart2 {$/;"	l	label:pinctrl
pinctrl_uart2	uniphier-pinctrl.dtsi	/^	pinctrl_uart2: uart2_grp {$/;"	l
pinctrl_uart2	vf-colibri.dtsi	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	vf610-twr.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	vf610-zii-dev.dtsi	/^	pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2	vf610m4-colibri.dts	/^		pinctrl_uart2: uart2grp {$/;"	l
pinctrl_uart2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_uart2_1: uart2grp-1 {$/;"	l
pinctrl_uart2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_uart2_1: uart2grp-1 {$/;"	l
pinctrl_uart2_1	imx6sx-sabreauto.dts	/^		pinctrl_uart2_1: uart2grp-1 {$/;"	l
pinctrl_uart2_2	imx6sx-14x14-arm2.dts	/^		pinctrl_uart2_2: uart2grp-2 {$/;"	l
pinctrl_uart2_2	imx6sx-19x19-arm2.dts	/^		pinctrl_uart2_2: uart2grp-2 {$/;"	l
pinctrl_uart2_cts	at91rm9200.dtsi	/^					pinctrl_uart2_cts: uart2_cts-0 {$/;"	l
pinctrl_uart2_dce	imx6qdl-apalis.dtsi	/^	pinctrl_uart2_dce: uart2dcegrp {$/;"	l
pinctrl_uart2_dte	imx6qdl-apalis.dtsi	/^	pinctrl_uart2_dte: uart2dtegrp {$/;"	l
pinctrl_uart2_dte	imx6qdl-colibri.dtsi	/^	pinctrl_uart2_dte: uart2dtegrp {$/;"	l
pinctrl_uart2_modem	ox810se.dtsi	/^				pinctrl_uart2_modem: uart2_modem {$/;"	l	label:pinctrl
pinctrl_uart2_novena	imx6q-novena.dts	/^	pinctrl_uart2_novena: uart2grp-novena {$/;"	l
pinctrl_uart2_rts	at91rm9200.dtsi	/^					pinctrl_uart2_rts: uart2_rts-0 {$/;"	l
pinctrl_uart2_rtscts	imx6qdl-tx6.dtsi	/^	pinctrl_uart2_rtscts: uart2_rtsctsgrp {$/;"	l
pinctrl_uart2_rtscts	imx6ul-tx6ul.dtsi	/^	pinctrl_uart2_rtscts: uart2-rtsctsgrp {$/;"	l
pinctrl_uart2dte	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart2dte	imx6ul-14x14-evk.dts	/^	pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart2dte	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart2dte	imx6ul-9x9-evk.dts	/^		pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart2dte	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart2dte	imx6ull-14x14-evk.dts	/^	pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart2dte	imx6ull-9x9-evk.dts	/^		pinctrl_uart2dte: uart2dtegrp {$/;"	l
pinctrl_uart3	at91rm9200.dtsi	/^					pinctrl_uart3: uart3-0 {$/;"	l
pinctrl_uart3	backup/imx7dea-com-kit_v2.dts	/^                pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx27-eukrea-mbimxsd27-baseboard.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx27-phytec-phycard-s-rdk.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx51-apf51.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx51-babbage.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx51-digi-connectcore-jsk.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx51-ts4800.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx53-m53evk.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx53-smd.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx53-tqma53.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx53-tx53.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6dl-riotboard.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6q-ba16.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6q-marsboard.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-apf6dev.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-aristainetos2.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-gw51xx.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-gw551x.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-gw552x.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-gw553x.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-gw5904.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-nit6xlite.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-ts4900.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-tx6.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-wandboard.dtsi	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6sl-warp.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6sx-nitrogen6sx.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6sx-sdb-btwifi.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6sx-udoo-neo.dtsi	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6sxscm-evb.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6ul-pico-hobbit.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6ulea-com-kit.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx6ulea-com-kit_v2.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx7-colibri.dtsi	/^	pinctrl_uart3: uart3-grp {$/;"	l
pinctrl_uart3	imx7d-nitrogen7.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx7dea-com-kit.dts	/^                pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx7dea-com-kit_v2.dts	/^                pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx7dea-ucom-kit.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx7dea-ucom-kit_v2.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	imx7s-warp.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	uniphier-pinctrl.dtsi	/^	pinctrl_uart3: uart3_grp {$/;"	l
pinctrl_uart3	vf610-zii-dev-rev-c.dts	/^	pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3	vf610m4-cosmic.dts	/^		pinctrl_uart3: uart3grp {$/;"	l
pinctrl_uart3_1	imx6qdl-sabreauto.dtsi	/^		pinctrl_uart3_1: uart3grp-1 {$/;"	l
pinctrl_uart3_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_uart3_1: uart3grp-1 {$/;"	l
pinctrl_uart3_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_uart3_1: uart3grp-1 {$/;"	l
pinctrl_uart3_cts	at91rm9200.dtsi	/^					pinctrl_uart3_cts: uart3_cts-0 {$/;"	l
pinctrl_uart3_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_uart3_default: uart3_default {$/;"	l
pinctrl_uart3_default	at91-sama5d2_xplained.dts	/^				pinctrl_uart3_default: uart3_default {$/;"	l
pinctrl_uart3_dte	imx6qdl-colibri.dtsi	/^	pinctrl_uart3_dte: uart3dtegrp {$/;"	l
pinctrl_uart3_novena	imx6q-novena.dts	/^	pinctrl_uart3_novena: uart3grp-novena {$/;"	l
pinctrl_uart3_rts	at91rm9200.dtsi	/^					pinctrl_uart3_rts: uart3_rts-0 {$/;"	l
pinctrl_uart3_rtscts	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_uart3_rtscts: uart3rtsctsgrp {$/;"	l
pinctrl_uart3_rtscts	imx6qdl-tx6.dtsi	/^	pinctrl_uart3_rtscts: uart3_rtsctsgrp {$/;"	l
pinctrl_uart3dte_1	imx6qdl-sabreauto.dtsi	/^		pinctrl_uart3dte_1: uart3dtegrp-1 {$/;"	l
pinctrl_uart3dte_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_uart3dte_1: uart3dtegrp-1 {$/;"	l
pinctrl_uart3dte_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_uart3dte_1: uart3dtegrp-1 {$/;"	l
pinctrl_uart4	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6dl-riotboard.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6dlea-com-kit.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6dlea-com-kit_v2.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6dlea-com-ptp.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6dqscm-qwks-rev3-btwifi.dtsi	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-arm2.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-ba16.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-cm-fx6.dts	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-gk802.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-marsboard.dts	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-mccmon6.dts	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6q-pop-arm2.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-apf6dev.dtsi	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-aristainetos.dtsi	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-aristainetos2.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-gw553x.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-gw5904.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-icore-rqs.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-icore.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-sabreauto.dtsi	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-ts4900.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qea-com-kit.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qea-com-kit_v2.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6qea-com-ptp.dts	/^		pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_uart4: uart4grp {$/;"	l
pinctrl_uart4_1	imx6sl-evk.dts	/^		pinctrl_uart4_1: uart4grp-1 {$/;"	l
pinctrl_uart4_dce	imx6qdl-apalis.dtsi	/^	pinctrl_uart4_dce: uart4dcegrp {$/;"	l
pinctrl_uart4_dte	imx6qdl-apalis.dtsi	/^	pinctrl_uart4_dte: uart4dtegrp {$/;"	l
pinctrl_uart4_novena	imx6q-novena.dts	/^	pinctrl_uart4_novena: uart4grp-novena {$/;"	l
pinctrl_uart4dte_1	imx6sl-evk.dts	/^		pinctrl_uart4dte_1: uart4dtegrp-1 {$/;"	l
pinctrl_uart5	imx6dl-riotboard.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6dlea-com-kit.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6dlea-com-kit_v2.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6q-gw5400-a.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6q-marsboard.dts	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-aristainetos.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw51xx.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw52xx.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw53xx.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw54xx.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw552x.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw553x.dtsi	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw560x.dtsi	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-gw5904.dtsi	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qdl-ts4900.dtsi	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qea-com-kit.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6qea-com-kit_v2.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sl-warp.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sll-evk.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sx-nitrogen6sx.dts	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sx-sdb.dtsi	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sx-udoo-neo.dtsi	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sxea-com-kit.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sxea-com-kit_v2.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6sxscm-evb.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6ul-pico-hobbit.dts	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx6ul-tx6ul.dtsi	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx7d-pico.dts	/^	pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx7d-sdb-reva.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5	imx7d-sdb.dts	/^		pinctrl_uart5: uart5grp {$/;"	l
pinctrl_uart5_1	imx6dqscm-qwks-wifi.dtsi	/^		pinctrl_uart5_1: uart5grp-1 {$/;"	l
pinctrl_uart5_1	imx6qdl-sabresd.dtsi	/^		pinctrl_uart5_1: uart5grp-1 {$/;"	l
pinctrl_uart5_1	imx6sx-14x14-arm2.dts	/^		pinctrl_uart5_1: uart5grp-1 {$/;"	l
pinctrl_uart5_1	imx6sx-19x19-arm2.dts	/^		pinctrl_uart5_1: uart5grp-1 {$/;"	l
pinctrl_uart5_1	imx6sx-sabreauto.dts	/^		pinctrl_uart5_1: uart5grp-1 {$/;"	l
pinctrl_uart5_dce	imx6qdl-apalis.dtsi	/^	pinctrl_uart5_dce: uart5dcegrp {$/;"	l
pinctrl_uart5_dte	imx6qdl-apalis.dtsi	/^	pinctrl_uart5_dte: uart5dtegrp {$/;"	l
pinctrl_uart5_rtscts	imx6ul-tx6ul.dtsi	/^	pinctrl_uart5_rtscts: uart5-rtsctsgrp {$/;"	l
pinctrl_uart5dte	imx6sll-evk.dts	/^		pinctrl_uart5dte: uart5dtegrp {$/;"	l
pinctrl_uart5dte	imx7d-sdb-reva.dts	/^		pinctrl_uart5dte: uart5dtegrp {$/;"	l
pinctrl_uart5dte	imx7d-sdb.dts	/^		pinctrl_uart5dte: uart5dtegrp {$/;"	l
pinctrl_uart5dte_1	imx6qdl-sabresd.dtsi	/^		pinctrl_uart5dte_1: uart5dtegrp-1 {$/;"	l
pinctrl_uart5dte_1	imx6sx-14x14-arm2.dts	/^		pinctrl_uart5dte_1: uart5dtegrp-1 {$/;"	l
pinctrl_uart5dte_1	imx6sx-19x19-arm2.dts	/^		pinctrl_uart5dte_1: uart5dtegrp-1 {$/;"	l
pinctrl_uart5dte_1	imx6sx-sabreauto.dts	/^		pinctrl_uart5dte_1: uart5dtegrp-1 {$/;"	l
pinctrl_uart5dte_1	imx6sx-sdb.dtsi	/^		pinctrl_uart5dte_1: uart5dtegrp-1 {$/;"	l
pinctrl_uart5dte_1	imx6sxscm-evb.dts	/^		pinctrl_uart5dte_1: uart5dtegrp-1 {$/;"	l
pinctrl_uart6	imx6sx-udoo-neo.dtsi	/^	pinctrl_uart6: uart6grp {$/;"	l
pinctrl_uart6	imx6sxscm-evb-btwifi.dtsi	/^		pinctrl_uart6: uart6grp {$/;"	l
pinctrl_uart6	imx6ul-pico-hobbit.dts	/^	pinctrl_uart6: uart6grp {$/;"	l
pinctrl_uart6	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_uart6: uart6grp {$/;"	l
pinctrl_uart6	imx7d-nitrogen7.dts	/^	pinctrl_uart6: uart6grp {$/;"	l
pinctrl_uart6	imx7d-sdb.dts	/^		pinctrl_uart6: uart6grp {$/;"	l
pinctrl_uart6_default	aspeed-g4.dtsi	/^					pinctrl_uart6_default: uart6_default {$/;"	l	label:syscon.pinctrl
pinctrl_uart6_default	aspeed-g5.dtsi	/^					pinctrl_uart6_default: uart6_default {$/;"	l	label:syscon.pinctrl
pinctrl_uart7	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_uart7: uart7grp {$/;"	l
pinctrl_uart8	imx6ul-opos6ul.dtsi	/^	pinctrl_uart8: uart8grp {$/;"	l
pinctrl_uart8	imx6ul-tx6ul-mainboard.dts	/^	pinctrl_uart8: uart8grp {$/;"	l
pinctrl_uart8250_1	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_uart8250_1: uart82501grp {$/;"	l
pinctrl_uart8250_2	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_uart8250_2: uart82502grp {$/;"	l
pinctrl_uart8250_3	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_uart8250_3: uart82503grp {$/;"	l
pinctrl_uart8250_4	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_uart8250_4: uart82504grp {$/;"	l
pinctrl_uhf	stih407-pinctrl.dtsi	/^				pinctrl_uhf: uhf0 {$/;"	l
pinctrl_usart0	at91sam9260.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	at91sam9261.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	at91sam9263.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	at91sam9g45.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	at91sam9n12.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	at91sam9rl.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	at91sam9x5.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	sama5d3.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0	sama5d4.dtsi	/^					pinctrl_usart0: usart0-0 {$/;"	l
pinctrl_usart0_cts	at91sam9260.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	at91sam9261.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	at91sam9263.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	at91sam9g45.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	at91sam9n12.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	at91sam9rl.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	at91sam9x5.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_cts	sama5d4.dtsi	/^					pinctrl_usart0_cts: usart0_cts-0 {$/;"	l
pinctrl_usart0_dcd	at91sam9260.dtsi	/^					pinctrl_usart0_dcd: usart0_dcd-0 {$/;"	l
pinctrl_usart0_dcd	at91sam9rl.dtsi	/^					pinctrl_usart0_dcd: usart0_dcd-0 {$/;"	l
pinctrl_usart0_dtr_dsr	at91sam9260.dtsi	/^					pinctrl_usart0_dtr_dsr: usart0_dtr_dsr-0 {$/;"	l
pinctrl_usart0_dtr_dsr	at91sam9rl.dtsi	/^					pinctrl_usart0_dtr_dsr: usart0_dtr_dsr-0 {$/;"	l
pinctrl_usart0_ri	at91sam9260.dtsi	/^					pinctrl_usart0_ri: usart0_ri-0 {$/;"	l
pinctrl_usart0_ri	at91sam9rl.dtsi	/^					pinctrl_usart0_ri: usart0_ri-0 {$/;"	l
pinctrl_usart0_rts	at91sam9260.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	at91sam9261.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	at91sam9263.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	at91sam9g45.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	at91sam9n12.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	at91sam9rl.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	at91sam9x5.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts	sama5d4.dtsi	/^					pinctrl_usart0_rts: usart0_rts-0 {$/;"	l
pinctrl_usart0_rts_cts	sama5d3.dtsi	/^					pinctrl_usart0_rts_cts: usart0_rts_cts-0 {$/;"	l
pinctrl_usart0_sck	at91sam9rl.dtsi	/^					pinctrl_usart0_sck: usart0_sck-0 {$/;"	l
pinctrl_usart0_sck	at91sam9x5.dtsi	/^					pinctrl_usart0_sck: usart0_sck-0 {$/;"	l
pinctrl_usart1	at91sam9260.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	at91sam9261.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	at91sam9263.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	at91sam9g45.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	at91sam9n12.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	at91sam9rl.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	at91sam9x5.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	sama5d3.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1	sama5d4.dtsi	/^					pinctrl_usart1: usart1-0 {$/;"	l
pinctrl_usart1_cts	at91sam9260.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_cts	at91sam9261.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_cts	at91sam9263.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_cts	at91sam9g45.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_cts	at91sam9rl.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_cts	at91sam9x5.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_cts	sama5d4.dtsi	/^					pinctrl_usart1_cts: usart1_cts-0 {$/;"	l
pinctrl_usart1_rts	at91sam9260.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts	at91sam9261.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts	at91sam9263.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts	at91sam9g45.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts	at91sam9rl.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts	at91sam9x5.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts	sama5d4.dtsi	/^					pinctrl_usart1_rts: usart1_rts-0 {$/;"	l
pinctrl_usart1_rts_cts	sama5d3.dtsi	/^					pinctrl_usart1_rts_cts: usart1_rts_cts-0 {$/;"	l
pinctrl_usart1_sck	at91sam9rl.dtsi	/^					pinctrl_usart1_sck: usart1_sck-0 {$/;"	l
pinctrl_usart1_sck	at91sam9x5.dtsi	/^					pinctrl_usart1_sck: usart1_sck-0 {$/;"	l
pinctrl_usart2	at91sam9260.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	at91sam9261.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	at91sam9263.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	at91sam9g45.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	at91sam9n12.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	at91sam9rl.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	at91sam9x5.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	sama5d3.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2	sama5d4.dtsi	/^					pinctrl_usart2: usart2-0 {$/;"	l
pinctrl_usart2_cts	at91sam9260.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	at91sam9261.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	at91sam9263.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	at91sam9g45.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	at91sam9n12.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	at91sam9rl.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	at91sam9x5.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_cts	sama5d4.dtsi	/^					pinctrl_usart2_cts: usart2_cts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9260.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9261.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9263.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9g45.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9n12.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9rl.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	at91sam9x5.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts	sama5d4.dtsi	/^					pinctrl_usart2_rts: usart2_rts-0 {$/;"	l
pinctrl_usart2_rts_cts	sama5d3.dtsi	/^					pinctrl_usart2_rts_cts: usart2_rts_cts-0 {$/;"	l
pinctrl_usart2_sck	at91sam9rl.dtsi	/^					pinctrl_usart2_sck: usart2_sck-0 {$/;"	l
pinctrl_usart2_sck	at91sam9x5.dtsi	/^					pinctrl_usart2_sck: usart2_sck-0 {$/;"	l
pinctrl_usart3	at91sam9260.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3	at91sam9g45.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3	at91sam9n12.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3	at91sam9rl.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3	at91sam9x5_usart3.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3	sama5d3.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3	sama5d4.dtsi	/^					pinctrl_usart3: usart3-0 {$/;"	l
pinctrl_usart3_cts	at91sam9260.dtsi	/^					pinctrl_usart3_cts: usart3_cts-0 {$/;"	l
pinctrl_usart3_cts	at91sam9g45.dtsi	/^					pinctrl_usart3_cts: usart3_cts-0 {$/;"	l
pinctrl_usart3_cts	at91sam9n12.dtsi	/^					pinctrl_usart3_cts: usart3_cts-0 {$/;"	l
pinctrl_usart3_cts	at91sam9rl.dtsi	/^					pinctrl_usart3_cts: usart3_cts-0 {$/;"	l
pinctrl_usart3_cts	at91sam9x5_usart3.dtsi	/^					pinctrl_usart3_cts: usart3_cts-0 {$/;"	l
pinctrl_usart3_rts	at91sam9260.dtsi	/^					pinctrl_usart3_rts: usart3_rts-0 {$/;"	l
pinctrl_usart3_rts	at91sam9g45.dtsi	/^					pinctrl_usart3_rts: usart3_rts-0 {$/;"	l
pinctrl_usart3_rts	at91sam9n12.dtsi	/^					pinctrl_usart3_rts: usart3_rts-0 {$/;"	l
pinctrl_usart3_rts	at91sam9rl.dtsi	/^					pinctrl_usart3_rts: usart3_rts-0 {$/;"	l
pinctrl_usart3_rts	at91sam9x5_usart3.dtsi	/^					pinctrl_usart3_rts: usart3_rts-0 {$/;"	l
pinctrl_usart3_rts_cts	sama5d3.dtsi	/^					pinctrl_usart3_rts_cts: usart3_rts_cts-0 {$/;"	l
pinctrl_usart3_sck	at91sam9rl.dtsi	/^					pinctrl_usart3_sck: usart3_sck-0 {$/;"	l
pinctrl_usart3_sck	at91sam9x5_usart3.dtsi	/^					pinctrl_usart3_sck: usart3_sck-0 {$/;"	l
pinctrl_usart4	sama5d4.dtsi	/^					pinctrl_usart4: usart4-0 {$/;"	l
pinctrl_usart4_cts	sama5d4.dtsi	/^					pinctrl_usart4_cts: usart4_cts-0 {$/;"	l
pinctrl_usart4_rts	sama5d4.dtsi	/^					pinctrl_usart4_rts: usart4_rts-0 {$/;"	l
pinctrl_usb	imx53-m53evk.dts	/^		pinctrl_usb: usbgrp {$/;"	l
pinctrl_usb0	stih410-pinctrl.dtsi	/^				pinctrl_usb0: usb2-0 {$/;"	l
pinctrl_usb0	uniphier-pinctrl.dtsi	/^	pinctrl_usb0: usb0_grp {$/;"	l
pinctrl_usb0_default	zynq-microzed.dts	/^	pinctrl_usb0_default: usb0-default {$/;"	l
pinctrl_usb0_default	zynq-zc702.dts	/^	pinctrl_usb0_default: usb0-default {$/;"	l
pinctrl_usb0_default	zynq-zc706.dts	/^	pinctrl_usb0_default: usb0-default {$/;"	l
pinctrl_usb0_host	vf610-zii-dev.dtsi	/^	pinctrl_usb0_host: usb0-host-grp {$/;"	l
pinctrl_usb1	stih410-pinctrl.dtsi	/^				pinctrl_usb1: usb2-1 {$/;"	l
pinctrl_usb1	uniphier-pinctrl.dtsi	/^	pinctrl_usb1: usb1_grp {$/;"	l
pinctrl_usb1_vbus_sense	at91sam9n12ek.dts	/^					pinctrl_usb1_vbus_sense: usb1_vbus_sense {$/;"	l
pinctrl_usb2	uniphier-pinctrl.dtsi	/^	pinctrl_usb2: usb2_grp {$/;"	l
pinctrl_usb3	stih407-pinctrl.dtsi	/^				pinctrl_usb3: usb3-2 {$/;"	l
pinctrl_usb3	uniphier-pinctrl.dtsi	/^	pinctrl_usb3: usb3_grp {$/;"	l
pinctrl_usb_default	at91-sama5d27_som1_ek.dts	/^				pinctrl_usb_default: usb_default {$/;"	l
pinctrl_usb_default	at91-sama5d2_xplained.dts	/^				pinctrl_usb_default: usb_default {$/;"	l
pinctrl_usb_h1	imx6dlea-com-kit.dts	/^		pinctrl_usb_h1: usbh1grp {$/;"	l
pinctrl_usb_h1	imx6dlea-com-kit_v2.dts	/^		pinctrl_usb_h1: usbh1grp {$/;"	l
pinctrl_usb_h1	imx6dlea-com-ptp.dts	/^		pinctrl_usb_h1: usbh1grp {$/;"	l
pinctrl_usb_h1	imx6qea-com-kit.dts	/^		pinctrl_usb_h1: usbh1grp {$/;"	l
pinctrl_usb_h1	imx6qea-com-kit_v2.dts	/^		pinctrl_usb_h1: usbh1grp {$/;"	l
pinctrl_usb_h1	imx6qea-com-ptp.dts	/^		pinctrl_usb_h1: usbh1grp {$/;"	l
pinctrl_usb_otg1	imx6sx-sdb.dtsi	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6sx-udoo-neo.dtsi	/^	pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6sxea-com-kit.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6sxea-com-kit_v2.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6sxea-com-ptp.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6sxscm-evb.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6ul-pico-hobbit.dts	/^	pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usb_otg1: usbotg1grp {$/;"	l
pinctrl_usb_otg1_id	imx6sx-sabreauto.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6sx-sdb.dtsi	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6sxea-com-kit.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6sxea-com-kit_v2.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6sxea-com-ptp.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6sxscm-evb.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6ul-14x14-evk.dts	/^	pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6ul-pico-hobbit.dts	/^	pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_id	imx6ull-14x14-evk.dts	/^	pinctrl_usb_otg1_id: usbotg1idgrp {$/;"	l
pinctrl_usb_otg1_vbus	imx6sx-sabreauto.dts	/^		pinctrl_usb_otg1_vbus: usbotg1vbusgrp {$/;"	l
pinctrl_usb_otg1_vbus	imx6ul-liteboard.dts	/^	pinctrl_usb_otg1_vbus: usb-otg1-vbus {$/;"	l
pinctrl_usb_otg2	imx6sx-sdb.dtsi	/^		pinctrl_usb_otg2: usbot2ggrp {$/;"	l
pinctrl_usb_otg2	imx6sx-udoo-neo.dtsi	/^	pinctrl_usb_otg2: usbot2ggrp {$/;"	l
pinctrl_usb_otg2	imx6sxea-com-kit.dts	/^		pinctrl_usb_otg2: usbot2ggrp {$/;"	l
pinctrl_usb_otg2	imx6sxea-com-kit_v2.dts	/^		pinctrl_usb_otg2: usbot2ggrp {$/;"	l
pinctrl_usb_otg2	imx6sxea-com-ptp.dts	/^		pinctrl_usb_otg2: usbot2ggrp {$/;"	l
pinctrl_usb_otg2	imx6sxscm-evb.dts	/^		pinctrl_usb_otg2: usbot2ggrp {$/;"	l
pinctrl_usb_otg2	imx6ull-14x14-ddr3-arm2-usb.dts	/^		pinctrl_usb_otg2: usbotg2grp {$/;"	l
pinctrl_usb_otg2_id	imx6ull-14x14-ddr3-arm2-usb.dts	/^		pinctrl_usb_otg2_id: usbotg2idgrp {$/;"	l
pinctrl_usb_otg2_vbus	imx6sx-sabreauto.dts	/^		pinctrl_usb_otg2_vbus: usbotg2vbusgrp {$/;"	l
pinctrl_usb_vbus	vf610-zii-dev.dtsi	/^	pinctrl_usb_vbus: pinctrl-usb-vbus {$/;"	l
pinctrl_usba_vbus	at91-sama5d27_som1_ek.dts	/^				pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	at91-sama5d2_xplained.dts	/^				pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	at91-sama5d3_xplained.dts	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	at91-sama5d4_ma5d4evk.dts	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	at91-sama5d4_xplained.dts	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	at91-sama5d4ek.dts	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	at91-tse850-3.dts	/^					pinctrl_usba_vbus: usba-vbus {$/;"	l
pinctrl_usba_vbus	at91-vinco.dts	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	sama5d3xmb.dtsi	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usba_vbus	sama5d3xmb_cmp.dtsi	/^					pinctrl_usba_vbus: usba_vbus {$/;"	l
pinctrl_usbc_det	imx6qdl-colibri.dtsi	/^	pinctrl_usbc_det: usbcdetgrp {$/;"	l
pinctrl_usbcki_default	aspeed-g4.dtsi	/^					pinctrl_usbcki_default: usbcki_default {$/;"	l	label:syscon.pinctrl
pinctrl_usbcki_default	aspeed-g5.dtsi	/^					pinctrl_usbcki_default: usbcki_default {$/;"	l	label:syscon.pinctrl
pinctrl_usbh	imx6qdl-udoo.dtsi	/^		pinctrl_usbh: usbhgrp {$/;"	l
pinctrl_usbh1	imx51-babbage.dts	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx51-digi-connectcore-jsk.dts	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx53-tx53.dtsi	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6q-cm-fx6.dts	/^	pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6q-evi.dts	/^	pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-gw560x.dtsi	/^	pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-rex.dtsi	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1	imx6qdl-sabrelite.dtsi	/^		pinctrl_usbh1: usbh1grp {$/;"	l
pinctrl_usbh1_hubreset	imx6q-evi.dts	/^	pinctrl_usbh1_hubreset: usbh1hubresetgrp {$/;"	l
pinctrl_usbh1_oc	imx6ul-tx6ul.dtsi	/^	pinctrl_usbh1_oc: usbh1-ocgrp {$/;"	l
pinctrl_usbh1_reg	vf-colibri.dtsi	/^		pinctrl_usbh1_reg: gpio_usb_vbus {$/;"	l
pinctrl_usbh1_vbus	imx51-eukrea-mbimxsd51-baseboard.dts	/^		pinctrl_usbh1_vbus: usbh1-vbusgrp {$/;"	l
pinctrl_usbh1_vbus	imx53-tx53.dtsi	/^		pinctrl_usbh1_vbus: usbh1-vbusgrp {$/;"	l
pinctrl_usbh1_vbus	imx6qdl-tx6.dtsi	/^	pinctrl_usbh1_vbus: usbh1-vbusgrp {$/;"	l
pinctrl_usbh1_vbus	imx6ul-tx6ul.dtsi	/^	pinctrl_usbh1_vbus: usbh1-vbusgrp {$/;"	l
pinctrl_usbh1reg	imx51-babbage.dts	/^		pinctrl_usbh1reg: usbh1reggrp {$/;"	l
pinctrl_usbh2	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_usbh2: usbh2grp {$/;"	l
pinctrl_usbh2	imx27-phytec-phycore-rdk.dts	/^		pinctrl_usbh2: usbh2grp {$/;"	l
pinctrl_usbh2_1	imx6q-arm2.dts	/^		pinctrl_usbh2_1: usbh2grp-1 {$/;"	l
pinctrl_usbh2_2	imx6q-arm2.dts	/^		pinctrl_usbh2_2: usbh2grp-2 {$/;"	l
pinctrl_usbh3_1	imx6q-arm2.dts	/^		pinctrl_usbh3_1: usbh3grp-1 {$/;"	l
pinctrl_usbh3_2	imx6q-arm2.dts	/^		pinctrl_usbh3_2: usbh3grp-2 {$/;"	l
pinctrl_usbh_1	imx6sx-14x14-arm2.dts	/^		pinctrl_usbh_1: usbhgrp-1 {$/;"	l
pinctrl_usbh_1	imx6sx-19x19-arm2.dts	/^		pinctrl_usbh_1: usbhgrp-1 {$/;"	l
pinctrl_usbh_2	imx6sx-14x14-arm2.dts	/^		pinctrl_usbh_2: usbhgrp-2 {$/;"	l
pinctrl_usbh_2	imx6sx-19x19-arm2.dts	/^		pinctrl_usbh_2: usbhgrp-2 {$/;"	l
pinctrl_usbhub	imx6q-ba16.dtsi	/^	pinctrl_usbhub: usbhubgrp {$/;"	l
pinctrl_usbhub	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usbhub: usbhubgrp {$/;"	l
pinctrl_usbotg	imx27-eukrea-cpuimx27.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx27-pdk.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx27-phytec-phycore-som.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx53-m53evk.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6dl-riotboard.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6dlea-com-kit.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6dlea-com-kit_v2.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6dlea-com-ptp.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-arm2.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-ba16.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-cm-fx6.dts	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-dmo-edmqmx6.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-evi.dts	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-gw5400-a.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-marsboard.dts	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-pop-arm2.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-sbc6x.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6q-tbs2910.dts	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-apalis.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-apf6dev.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-aristainetos.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-aristainetos2.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw51xx.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw52xx.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw53xx.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw54xx.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw551x.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw553x.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw560x.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw5903.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-gw5904.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-icore.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-nit6xlite.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-rex.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-sabreauto.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-sabrelite.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-sabresd.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-ts4900.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-tx6.dtsi	/^	pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qdl-wandboard.dtsi	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qea-com-kit.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qea-com-kit_v2.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg	imx6qea-com-ptp.dts	/^		pinctrl_usbotg: usbotggrp {$/;"	l
pinctrl_usbotg1	imx6sl-evk.dts	/^		pinctrl_usbotg1: usbotg1grp {$/;"	l
pinctrl_usbotg1	imx6sll-evk.dts	/^		pinctrl_usbotg1: usbotg1grp {$/;"	l
pinctrl_usbotg1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usbotg1: usbotg1grp {$/;"	l
pinctrl_usbotg1	imx6sx-nitrogen6sx.dts	/^	pinctrl_usbotg1: usbotg1grp {$/;"	l
pinctrl_usbotg1	imx7d-cl-som-imx7.dts	/^	pinctrl_usbotg1: usbotg1grp {$/;"	l
pinctrl_usbotg1	imx7d-nitrogen7.dts	/^	pinctrl_usbotg1: usbotg1grp {$/;"	l
pinctrl_usbotg1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_usbotg1_1: usbotg1grp-1 {$/;"	l
pinctrl_usbotg1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_usbotg1_1: usbotg1grp-1 {$/;"	l
pinctrl_usbotg1_2	imx6sx-14x14-arm2.dts	/^		pinctrl_usbotg1_2: usbotg1grp-2 {$/;"	l
pinctrl_usbotg1_2	imx6sx-19x19-arm2.dts	/^		pinctrl_usbotg1_2: usbotg1grp-2 {$/;"	l
pinctrl_usbotg1_3	imx6sx-14x14-arm2.dts	/^		pinctrl_usbotg1_3: usbotg1grp-3 {$/;"	l
pinctrl_usbotg1_3	imx6sx-19x19-arm2.dts	/^		pinctrl_usbotg1_3: usbotg1grp-3 {$/;"	l
pinctrl_usbotg1_id	imx6ul-opos6uldev.dts	/^	pinctrl_usbotg1_id: usbotg1idgrp {$/;"	l
pinctrl_usbotg1_id	imx7ulp-evk.dts	/^		pinctrl_usbotg1_id: otg1idgrp {$/;"	l
pinctrl_usbotg1_id	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_usbotg1_id: otg1idgrp {$/;"	l
pinctrl_usbotg1_id	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_usbotg1_id: otg1idgrp {$/;"	l
pinctrl_usbotg1_id	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_usbotg1_id: otg1idgrp {$/;"	l
pinctrl_usbotg1_id	imx7ulpea-ucom-ptp.dts	/^		pinctrl_usbotg1_id: otg1idgrp {$/;"	l
pinctrl_usbotg1_pwr	imx7d-pico.dts	/^	pinctrl_usbotg1_pwr: usbotg_pwr {$/;"	l
pinctrl_usbotg1_vbus	imx6sx-nitrogen6sx.dts	/^	pinctrl_usbotg1_vbus: usbotg1-vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx6ul-opos6uldev.dts	/^	pinctrl_usbotg1_vbus: usbotg1vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usbotg1_vbus: usbotg1vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx7ulp-evk.dts	/^		pinctrl_usbotg1_vbus: otg1vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_usbotg1_vbus: otg1vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_usbotg1_vbus: otg1vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_usbotg1_vbus: otg1vbusgrp {$/;"	l
pinctrl_usbotg1_vbus	imx7ulpea-ucom-ptp.dts	/^		pinctrl_usbotg1_vbus: otg1vbusgrp {$/;"	l
pinctrl_usbotg2	imx6sx-nitrogen6sx.dts	/^	pinctrl_usbotg2: usbotg2grp {$/;"	l
pinctrl_usbotg2	imx7d-nitrogen7.dts	/^	pinctrl_usbotg2: usbotg2grp {$/;"	l
pinctrl_usbotg2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_usbotg2_1: usbotg2grp-1 {$/;"	l
pinctrl_usbotg2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_usbotg2_1: usbotg2grp-1 {$/;"	l
pinctrl_usbotg2_2	imx6sx-14x14-arm2.dts	/^		pinctrl_usbotg2_2: usbotg2grp-2 {$/;"	l
pinctrl_usbotg2_2	imx6sx-19x19-arm2.dts	/^		pinctrl_usbotg2_2: usbotg2grp-2 {$/;"	l
pinctrl_usbotg2_3	imx6sx-14x14-arm2.dts	/^		pinctrl_usbotg2_3: usbotg2grp-3 {$/;"	l
pinctrl_usbotg2_3	imx6sx-19x19-arm2.dts	/^		pinctrl_usbotg2_3: usbotg2grp-3 {$/;"	l
pinctrl_usbotg2_pwr_1	imx7d-sdb.dts	/^		pinctrl_usbotg2_pwr_1: usbotg2-1 {$/;"	l
pinctrl_usbotg2_pwr_2	imx7d-sdb.dts	/^		pinctrl_usbotg2_pwr_2: usbotg2-2 {$/;"	l
pinctrl_usbotg2_reg	imx7-colibri.dtsi	/^	pinctrl_usbotg2_reg: gpio-usbotg2-vbus {$/;"	l
pinctrl_usbotg2_vbus	imx6ul-opos6uldev.dts	/^	pinctrl_usbotg2_vbus: usbotg2vbusgrp {$/;"	l
pinctrl_usbotg2_vbus	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usbotg2_vbus: usbotg2vbusgrp {$/;"	l
pinctrl_usbotg_novena	imx6q-novena.dts	/^	pinctrl_usbotg_novena: usbotggrp-novena {$/;"	l
pinctrl_usbotg_oc	imx6ul-tx6ul.dtsi	/^	pinctrl_usbotg_oc: usbotg-ocgrp {$/;"	l
pinctrl_usbotg_vbus	imx53-tx53.dtsi	/^		pinctrl_usbotg_vbus: usbotg-vbusgrp {$/;"	l
pinctrl_usbotg_vbus	imx6qdl-tx6.dtsi	/^	pinctrl_usbotg_vbus: usbotg-vbusgrp {$/;"	l
pinctrl_usbotg_vbus	imx6ul-tx6ul.dtsi	/^	pinctrl_usbotg_vbus: usbotg-vbusgrp {$/;"	l
pinctrl_usbotgreg	imx51-babbage.dts	/^		pinctrl_usbotgreg: usbotgreggrp {$/;"	l
pinctrl_usbotgvbus	imx6q-evi.dts	/^	pinctrl_usbotgvbus: usbotgvbusgrp {$/;"	l
pinctrl_usdhc0	imx7ulp-evk.dts	/^		pinctrl_usdhc0: usdhc0grp {$/;"	l
pinctrl_usdhc0	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_usdhc0: usdhc0grp {$/;"	l
pinctrl_usdhc0	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_usdhc0: usdhc0grp {$/;"	l
pinctrl_usdhc0	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_usdhc0: usdhc0grp {$/;"	l
pinctrl_usdhc0	imx7ulpea-ucom-ptp.dts	/^		pinctrl_usdhc0: usdhc0grp {$/;"	l
pinctrl_usdhc0_8bit	imx7ulp-evk.dts	/^		pinctrl_usdhc0_8bit: usdhc0grp_8bit {$/;"	l
pinctrl_usdhc0_8bit	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_usdhc0_8bit: usdhc0grp_8bit {$/;"	l
pinctrl_usdhc0_8bit	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_usdhc0_8bit: usdhc0grp_8bit {$/;"	l
pinctrl_usdhc0_8bit	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_usdhc0_8bit: usdhc0grp_8bit {$/;"	l
pinctrl_usdhc0_8bit	imx7ulpea-ucom-ptp.dts	/^		pinctrl_usdhc0_8bit: usdhc0grp_8bit {$/;"	l
pinctrl_usdhc1	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6q-cm-fx6.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6q-evi.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-apf6.dtsi	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-aristainetos.dtsi	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-aristainetos2.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-colibri.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-icore.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-sabreauto.dtsi	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-ts4900.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-tx6.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6qdl-wandboard.dtsi	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6sl-evk.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6sll-evk.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-9x9-evk.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-geam.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-isiot.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-liteboard.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-opos6ul.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-pico-hobbit.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ul-tx6ul.dtsi	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ulea-com-kit.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ulea-com-kit_v2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx6ull-9x9-evk.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7-colibri.dtsi	/^	pinctrl_usdhc1: usdhc1-grp {$/;"	l
pinctrl_usdhc1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7d-nitrogen7.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7d-sbc-imx7.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7d-sdb.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7dea-com-kit.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7s-warp.dts	/^	pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7ulp-14x14-arm2.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7ulp-evk.dts	/^		pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7ulpea-ucom-kit_v2-1lv.dts	/^                pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7ulpea-ucom-kit_v2.dts	/^                pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1	imx7ulpea-ucom-ptp-1lv.dts	/^                pinctrl_usdhc1: usdhc1grp {$/;"	l
pinctrl_usdhc1_1	imx6sx-14x14-arm2.dts	/^		pinctrl_usdhc1_1: usdhc1grp-1 {$/;"	l
pinctrl_usdhc1_1	imx6sx-19x19-arm2.dts	/^		pinctrl_usdhc1_1: usdhc1grp-1 {$/;"	l
pinctrl_usdhc1_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc1_1: usdhc1grp-1 {$/;"	l
pinctrl_usdhc1_100mhz	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6sl-evk.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6sll-evk.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ul-9x9-evk.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ul-geam.dts	/^	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ul-isiot.dtsi	/^	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ulea-com-kit.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ulea-com-kit_v2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx6ull-9x9-evk.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7d-sdb.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7dea-com-kit.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc1_100mhz: usdhc1grp_100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7ulpea-ucom-kit_v2-1lv.dts	/^                pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7ulpea-ucom-kit_v2.dts	/^                pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_100mhz	imx7ulpea-ucom-ptp-1lv.dts	/^                pinctrl_usdhc1_100mhz: usdhc1grp100mhz {$/;"	l
pinctrl_usdhc1_200mhz	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6sl-evk.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6sll-evk.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ul-9x9-evk.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ul-geam.dts	/^	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ul-isiot.dtsi	/^	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ulea-com-kit.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ulea-com-kit_v2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx6ull-9x9-evk.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7d-sdb.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7dea-com-kit.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc1_200mhz: usdhc1grp_200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7ulpea-ucom-kit_v2-1lv.dts	/^                pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7ulpea-ucom-kit_v2.dts	/^                pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_200mhz	imx7ulpea-ucom-ptp-1lv.dts	/^                pinctrl_usdhc1_200mhz: usdhc1grp200mhz {$/;"	l
pinctrl_usdhc1_4bit	imx6qdl-apalis.dtsi	/^	pinctrl_usdhc1_4bit: usdhc1grp_4bit {$/;"	l
pinctrl_usdhc1_8bit	imx6qdl-apalis.dtsi	/^	pinctrl_usdhc1_8bit: usdhc1grp_8bit {$/;"	l
pinctrl_usdhc1_8bit	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_8bit: usdhc1_8bit_grp {$/;"	l
pinctrl_usdhc1_8bit	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc1_8bit: usdhc1_8bit_grp {$/;"	l
pinctrl_usdhc1_8bit	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_8bit: usdhc1_8bit_grp {$/;"	l
pinctrl_usdhc1_8bit_100mhz	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_8bit_100mhz: usdhc1_8bit_100mhz_grp {$/;"	l
pinctrl_usdhc1_8bit_100mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc1_8bit_100mhz: usdhc1_8bit_100mhz_grp {$/;"	l
pinctrl_usdhc1_8bit_100mhz	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_8bit_100mhz: usdhc1_8bit_100mhz_grp {$/;"	l
pinctrl_usdhc1_8bit_200mhz	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_8bit_200mhz: usdhc1_8bit_200mhz_grp {$/;"	l
pinctrl_usdhc1_8bit_200mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc1_8bit_200mhz: usdhc1_8bit_200mhz_grp {$/;"	l
pinctrl_usdhc1_8bit_200mhz	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_8bit_200mhz: usdhc1_8bit_200mhz_grp {$/;"	l
pinctrl_usdhc1_cd	imx6ul-tx6ul.dtsi	/^	pinctrl_usdhc1_cd: usdhc1cdgrp {$/;"	l
pinctrl_usdhc1_cd_wp	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_cd_wp: usdhc1_cd_wp_grp {$/;"	l
pinctrl_usdhc1_gpio	imx7d-sdb.dts	/^		pinctrl_usdhc1_gpio: usdhc1_gpiogrp {$/;"	l
pinctrl_usdhc1_gpio	imx7ulpea-ucom-kit_v2-1lv.dts	/^		pinctrl_usdhc1_gpio: usdhc1grp_gpio {$/;"	l
pinctrl_usdhc1_gpio	imx7ulpea-ucom-kit_v2.dts	/^		pinctrl_usdhc1_gpio: usdhc1grp_gpio {$/;"	l
pinctrl_usdhc1_gpio	imx7ulpea-ucom-ptp-1lv.dts	/^		pinctrl_usdhc1_gpio: usdhc1grp_gpio {$/;"	l
pinctrl_usdhc1_rst	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_rst: usdhc1_rst_grp {$/;"	l
pinctrl_usdhc1_rst	imx7ulp-evk.dts	/^		pinctrl_usdhc1_rst: usdhc1grp_rst {$/;"	l
pinctrl_usdhc1_vselect	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc1_vselect: usdhc1_vselect_grp {$/;"	l
pinctrl_usdhc2	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6dl-riotboard.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6dlea-com-kit.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6dlea-com-kit_v2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6q-ba16.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6q-marsboard.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6q-mccmon6.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6q-tbs2910.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-apalis.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-apf6dev.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-aristainetos.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-aristainetos2.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-gw560x.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-nit6xlite.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-rex.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-sabresd.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-ts4900.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-tx6.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-wandboard.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qea-com-kit.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qea-com-kit_v2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6qp-sabresd.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sl-evk.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sl-warp.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sll-evk.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sx-nitrogen6sx.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sx-sdb.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sx-udoo-neo.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6sxscm-evb.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-9x9-evk.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-geam.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-isiot-emmc.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-litesom.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-opos6ul.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-pico-hobbit.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ul-tx6ul.dtsi	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ulea-com.dtsi	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx6ull-9x9-evk.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx7d-nitrogen7.dts	/^	pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx7d-sdb.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx7dea-com-kit.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc2: usdhc2grp {$/;"	l
pinctrl_usdhc2_1	imx6sx-14x14-arm2.dts	/^		pinctrl_usdhc2_1: usdhc2grp-1 {$/;"	l
pinctrl_usdhc2_1	imx6sx-19x19-arm2.dts	/^		pinctrl_usdhc2_1: usdhc2grp-1 {$/;"	l
pinctrl_usdhc2_1	imx6sx-sdb-btwifi.dts	/^		pinctrl_usdhc2_1: usdhc2grp-1 {$/;"	l
pinctrl_usdhc2_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_usdhc2_1: usdhc2grp-1 {$/;"	l
pinctrl_usdhc2_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc2_1: usdhc2grp-1 {$/;"	l
pinctrl_usdhc2_100mhz	imx6dlea-com-kit_v2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc2_100mhz: usdhc2grp100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6qea-com-kit_v2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6sl-evk.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6sl-warp.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6sll-evk.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6sxea-com-kit_v2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp-100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx7d-sdb.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx7dea-com-kit.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_100mhz	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc2_100mhz: usdhc2grp_100mhz {$/;"	l
pinctrl_usdhc2_1_100mhz	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_usdhc2_1_100mhz: usdhc2grp-1_100mhz {$/;"	l
pinctrl_usdhc2_1_100mhz	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc2_1_100mhz: usdhc2grp-1_100mhz {$/;"	l
pinctrl_usdhc2_1_200mhz	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_usdhc2_1_200mhz: usdhc2grp-1_200mhz {$/;"	l
pinctrl_usdhc2_1_200mhz	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc2_1_200mhz: usdhc2grp-1_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6dlea-com-kit_v2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc2_200mhz: usdhc2grp200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6qea-com-kit_v2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6sl-evk.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6sl-warp.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6sll-evk.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6sxea-com-kit_v2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp-200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6ul-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx7d-sdb.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx7dea-com-kit.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_200mhz	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc2_200mhz: usdhc2grp_200mhz {$/;"	l
pinctrl_usdhc2_8bit	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc2_8bit: usdhc2grp_8bit {$/;"	l
pinctrl_usdhc2_8bit	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc2_8bit: usdhc2_8bit_grp {$/;"	l
pinctrl_usdhc2_8bit	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc2_8bit: usdhc2grp_8bit {$/;"	l
pinctrl_usdhc2_8bit_100mhz	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {$/;"	l
pinctrl_usdhc2_8bit_100mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc2_8bit_100mhz: usdhc2_8bit_100mhz_grp {$/;"	l
pinctrl_usdhc2_8bit_100mhz	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc2_8bit_100mhz: usdhc2grp_8bit_100mhz {$/;"	l
pinctrl_usdhc2_8bit_200mhz	imx6ul-14x14-evk.dts	/^	pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {$/;"	l
pinctrl_usdhc2_8bit_200mhz	imx6ul-14x14-lpddr2-arm2.dts	/^		pinctrl_usdhc2_8bit_200mhz: usdhc2_8bit_200mhz_grp {$/;"	l
pinctrl_usdhc2_8bit_200mhz	imx6ull-14x14-evk.dts	/^	pinctrl_usdhc2_8bit_200mhz: usdhc2grp_8bit_200mhz {$/;"	l
pinctrl_usdhc2_novena	imx6q-novena.dts	/^	pinctrl_usdhc2_novena: usdhc2grp-novena {$/;"	l
pinctrl_usdhc2_rst	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_usdhc2_rst: usdhc2_rst_grp {$/;"	l
pinctrl_usdhc3	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6dl-riotboard.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6dlea-com-kit_v2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6dqscm-1gb-evb-fix-ldo.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-arm2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-ba16.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-dmo-edmqmx6.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-gk802.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-gw5400-a.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-marsboard.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-mccmon6.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-pop-arm2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-sbc6x.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-tbs2910.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6q-utilite-pro.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-apalis.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-apf6.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-colibri.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw52xx.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw53xx.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw54xx.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw553x.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw560x.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-gw5904.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-nit6xlite.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-rex.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-sabreauto.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-sabrelite.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-sabresd.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-ts4900.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-udoo.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-wandboard.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qea-com-kit_v2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6qp-sabresd.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sl-evk.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sl-warp.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sll-evk.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sx-nitrogen6sx.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sx-sabreauto.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sx-sdb.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sx-udoo-neo.dtsi	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sxea-com.dtsi	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx6sxscm-evb.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7d-cl-som-imx7.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7d-nitrogen7.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7d-pico.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7d-sdb.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7dea-com-kit.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7dea-com-ptp.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7dea-ucom-ptp.dts	/^		pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3	imx7s-warp.dts	/^	pinctrl_usdhc3: usdhc3grp {$/;"	l
pinctrl_usdhc3_1	imx6sl-evk-btwifi.dts	/^		pinctrl_usdhc3_1: usdhc3grp-1 {$/;"	l
pinctrl_usdhc3_1	imx6sx-14x14-arm2.dts	/^		pinctrl_usdhc3_1: usdhc3grp-1 {$/;"	l
pinctrl_usdhc3_1	imx6sx-19x19-arm2.dts	/^		pinctrl_usdhc3_1: usdhc3grp-1 {$/;"	l
pinctrl_usdhc3_1	imx6sxscm-evb-btwifi.dtsi	/^		pinctrl_usdhc3_1: usdhc3grp-1 {$/;"	l
pinctrl_usdhc3_1	imx7d-12x12-ddr3-arm2.dts	/^		pinctrl_usdhc3_1: usdhc3grp-1 {$/;"	l
pinctrl_usdhc3_1	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc3_1: usdhc3grp-1 {$/;"	l
pinctrl_usdhc3_100mhz	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6q-utilite-pro.dts	/^	pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-apalis.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3100mhzgrp {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-colibri.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3100mhzgrp {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw52xx.dtsi	/^		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw53xx.dtsi	/^		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw54xx.dtsi	/^		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw553x.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw560x.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-gw5904.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6qdl-sabreauto.dtsi	/^		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sl-evk.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sl-warp.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sll-evk.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sx-sabreauto.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sx-sdb.dtsi	/^		pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sxea-com.dtsi	/^		pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx6sxscm-evb.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp-100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7d-pico.dts	/^	pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7d-sdb.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7dea-com-kit.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7dea-com-ptp.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7dea-ucom-ptp.dts	/^		pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_100mhz	imx7s-warp.dts	/^	pinctrl_usdhc3_100mhz: usdhc3grp_100mhz {$/;"	l
pinctrl_usdhc3_1_100mhz	imx6sx-14x14-arm2.dts	/^		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz {$/;"	l
pinctrl_usdhc3_1_100mhz	imx6sx-19x19-arm2.dts	/^		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz {$/;"	l
pinctrl_usdhc3_1_100mhz	imx6sxscm-evb-btwifi.dtsi	/^		pinctrl_usdhc3_1_100mhz: usdhc3grp-1-100mhz {$/;"	l
pinctrl_usdhc3_1_100mhz	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc3_1_100mhz: usdhc3grp-1_100mhz {$/;"	l
pinctrl_usdhc3_1_200mhz	imx6sx-14x14-arm2.dts	/^		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz {$/;"	l
pinctrl_usdhc3_1_200mhz	imx6sx-19x19-arm2.dts	/^		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz {$/;"	l
pinctrl_usdhc3_1_200mhz	imx6sxscm-evb-btwifi.dtsi	/^		pinctrl_usdhc3_1_200mhz: usdhc3grp-1-200mhz {$/;"	l
pinctrl_usdhc3_1_200mhz	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_usdhc3_1_200mhz: usdhc3grp-1_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	backup/imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6q-utilite-pro.dts	/^	pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-apalis.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3200mhzgrp {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-colibri.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3200mhzgrp {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw52xx.dtsi	/^		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw53xx.dtsi	/^		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw54xx.dtsi	/^		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw553x.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw560x.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw5903.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-gw5904.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6qdl-sabreauto.dtsi	/^		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sl-evk.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sl-warp.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sll-evk.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sll-lpddr3-arm2.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sx-sabreauto.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sx-sdb.dtsi	/^		pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sxea-com.dtsi	/^		pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx6sxscm-evb.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp-200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7d-pico.dts	/^	pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7d-sdb.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7dea-com-kit.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7dea-com-kit_v2.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7dea-com-ptp.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7dea-ucom-kit.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7dea-ucom-kit_v2.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7dea-ucom-ptp.dts	/^		pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_200mhz	imx7s-warp.dts	/^	pinctrl_usdhc3_200mhz: usdhc3grp_200mhz {$/;"	l
pinctrl_usdhc3_cdwp	imx6q-arm2.dts	/^		pinctrl_usdhc3_cdwp: usdhc3cdwp {$/;"	l
pinctrl_usdhc3_cdwp	imx6q-pop-arm2.dts	/^		pinctrl_usdhc3_cdwp: usdhc3cdwp {$/;"	l
pinctrl_usdhc3_cdwp	imx6qdl-phytec-pfla02.dtsi	/^		pinctrl_usdhc3_cdwp: usdhc3cdwp {$/;"	l
pinctrl_usdhc3_novena	imx6q-novena.dts	/^	pinctrl_usdhc3_novena: usdhc3grp-novena {$/;"	l
pinctrl_usdhc3_reset	imx6q-ba16.dtsi	/^	pinctrl_usdhc3_reset: usdhc3grp-reset {$/;"	l
pinctrl_usdhc4	imx6dl-riotboard.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6dl-tx6s-8035.dts	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6dl-tx6u-8033.dts	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6dlea-com.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-arm2.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-ba16.dtsi	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-dmo-edmqmx6.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-gk802.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-pop-arm2.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-tbs2910.dts	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-tx6q-1020-comtft.dts	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-tx6q-1020.dts	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6q-tx6q-1036.dts	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-dfi-fs700-m60.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-sabrelite.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-sabresd.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qdl-zii-rdu2.dtsi	/^	pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6qea-com.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6sx-sabreauto.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6sx-sdb.dtsi	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4	imx6sxscm-evb.dts	/^		pinctrl_usdhc4: usdhc4grp {$/;"	l
pinctrl_usdhc4_1	imx6sx-14x14-arm2.dts	/^			pinctrl_usdhc4_1: usdhc4grp-1 {$/;"	l
pinctrl_usdhc4_1	imx6sx-19x19-arm2.dts	/^			pinctrl_usdhc4_1: usdhc4grp-1 {$/;"	l
pinctrl_usdhc4_1	imx6sx-sdb.dtsi	/^		pinctrl_usdhc4_1: usdhc4grp-1 {$/;"	l
pinctrl_usdhc4_1	imx6sxscm-evb.dts	/^		pinctrl_usdhc4_1: usdhc4grp-1 {$/;"	l
pinctrl_usdhc4_100mhz	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc4_100mhz: usdhc4grp_100mhz {$/;"	l
pinctrl_usdhc4_100mhz	imx6sx-nitrogen6sx.dts	/^	pinctrl_usdhc4_100mhz: usdhc4-100mhzgrp {$/;"	l
pinctrl_usdhc4_1_100mhz	imx6sx-14x14-arm2.dts	/^			pinctrl_usdhc4_1_100mhz: usdhc4grp-1-100mhz {$/;"	l
pinctrl_usdhc4_1_100mhz	imx6sx-19x19-arm2.dts	/^			pinctrl_usdhc4_1_100mhz: usdhc4grp-1-100mhz {$/;"	l
pinctrl_usdhc4_1_100mhz	imx6sx-sdb.dtsi	/^		pinctrl_usdhc4_1_100mhz: usdhc4grp-1-100mhz {$/;"	l
pinctrl_usdhc4_1_100mhz	imx6sxscm-evb.dts	/^		pinctrl_usdhc4_1_100mhz: usdhc4grp-1-100mhz {$/;"	l
pinctrl_usdhc4_1_200mhz	imx6sx-14x14-arm2.dts	/^			pinctrl_usdhc4_1_200mhz: usdhc4grp-1-200mhz {$/;"	l
pinctrl_usdhc4_1_200mhz	imx6sx-19x19-arm2.dts	/^			pinctrl_usdhc4_1_200mhz: usdhc4grp-1-200mhz {$/;"	l
pinctrl_usdhc4_1_200mhz	imx6sx-sdb.dtsi	/^		pinctrl_usdhc4_1_200mhz: usdhc4grp-1-200mhz {$/;"	l
pinctrl_usdhc4_1_200mhz	imx6sxscm-evb.dts	/^		pinctrl_usdhc4_1_200mhz: usdhc4grp-1-200mhz {$/;"	l
pinctrl_usdhc4_2	imx6sx-14x14-arm2.dts	/^			pinctrl_usdhc4_2: usdhc4grp-2 {$/;"	l
pinctrl_usdhc4_2	imx6sx-19x19-arm2.dts	/^			pinctrl_usdhc4_2: usdhc4grp-2 {$/;"	l
pinctrl_usdhc4_200mhz	imx6qdl-icore-rqs.dtsi	/^	pinctrl_usdhc4_200mhz: usdhc4grp_200mhz {$/;"	l
pinctrl_usdhc4_200mhz	imx6sx-nitrogen6sx.dts	/^	pinctrl_usdhc4_200mhz: usdhc4-200mhzgrp {$/;"	l
pinctrl_usdhc4_3	imx6sx-14x14-arm2.dts	/^			pinctrl_usdhc4_3: usdhc4grp-3 {$/;"	l
pinctrl_usdhc4_50mhz	imx6sx-nitrogen6sx.dts	/^	pinctrl_usdhc4_50mhz: usdhc4-50mhzgrp {$/;"	l
pinctrl_user_led	imx6qdl-tx6.dtsi	/^	pinctrl_user_led: user-ledgrp {$/;"	l
pinctrl_vcc_sd2	imx6dlea-com-kit.dts	/^		pinctrl_vcc_sd2: vccsd2grp {$/;"	l
pinctrl_vcc_sd2	imx6qea-com-kit.dts	/^		pinctrl_vcc_sd2: vccsd2grp {$/;"	l
pinctrl_vcc_sd2	imx6sxea-com-kit.dts	/^		pinctrl_vcc_sd2: vccsd2grp {$/;"	l
pinctrl_vcc_sd3	imx6dlea-com-kit_v2.dts	/^		pinctrl_vcc_sd3: vccsd3grp {$/;"	l
pinctrl_vcc_sd3	imx6qea-com-kit_v2.dts	/^		pinctrl_vcc_sd3: vccsd3grp {$/;"	l
pinctrl_vcc_sd3	imx6sx-sabreauto.dts	/^		pinctrl_vcc_sd3: vccsd3grp {$/;"	l
pinctrl_vcc_sd3	imx6sx-sdb.dtsi	/^		pinctrl_vcc_sd3: vccsd3grp {$/;"	l
pinctrl_vcc_sd3	imx6sxscm-evb.dts	/^		pinctrl_vcc_sd3: vccsd3grp {$/;"	l
pinctrl_vga_sync	imx53-qsb-common.dtsi	/^		pinctrl_vga_sync: vgasync-grp {$/;"	l
pinctrl_vga_sync_1	imx53-mba53.dts	/^		pinctrl_vga_sync_1: vgasync-grp1 {$/;"	l
pinctrl_vgabios_rom_default	aspeed-g4.dtsi	/^					pinctrl_vgabios_rom_default: vgabios_rom_default {$/;"	l	label:syscon.pinctrl
pinctrl_vgabiosrom_default	aspeed-g5.dtsi	/^					pinctrl_vgabiosrom_default: vgabiosrom_default {$/;"	l	label:syscon.pinctrl
pinctrl_vgahs_default	aspeed-g4.dtsi	/^					pinctrl_vgahs_default: vgahs_default {$/;"	l	label:syscon.pinctrl
pinctrl_vgahs_default	aspeed-g5.dtsi	/^					pinctrl_vgahs_default: vgahs_default {$/;"	l	label:syscon.pinctrl
pinctrl_vgavs_default	aspeed-g4.dtsi	/^					pinctrl_vgavs_default: vgavs_default {$/;"	l	label:syscon.pinctrl
pinctrl_vgavs_default	aspeed-g5.dtsi	/^					pinctrl_vgavs_default: vgavs_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpi18_default	aspeed-g4.dtsi	/^					pinctrl_vpi18_default: vpi18_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpi24_default	aspeed-g4.dtsi	/^					pinctrl_vpi24_default: vpi24_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpi24_default	aspeed-g5.dtsi	/^					pinctrl_vpi24_default: vpi24_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpi30_default	aspeed-g4.dtsi	/^					pinctrl_vpi30_default: vpi30_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpo12_default	aspeed-g4.dtsi	/^					pinctrl_vpo12_default: vpo12_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpo24_default	aspeed-g4.dtsi	/^					pinctrl_vpo24_default: vpo24_default {$/;"	l	label:syscon.pinctrl
pinctrl_vpo_default	aspeed-g5.dtsi	/^					pinctrl_vpo_default: vpo_default {$/;"	l	label:syscon.pinctrl
pinctrl_w1	imx6ul-opos6uldev.dts	/^	pinctrl_w1: w1grp {$/;"	l
pinctrl_w1_0	at91-ariag25.dts	/^					pinctrl_w1_0: w1_0-0 {$/;"	l
pinctrl_wdog	imx6dqscm-qwks-rev2.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6q-ba16.dtsi	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw51xx.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw52xx.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw53xx.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw54xx.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw551x.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw552x.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw553x.dtsi	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw560x.dtsi	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw5903.dtsi	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-gw5904.dtsi	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6qdl-sabresd.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6sx-14x14-arm2.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6sx-19x19-arm2.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6sx-sabreauto.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6sx-sdb.dtsi	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6ul-14x14-evk.dts	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6ul-9x9-evk.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6ul-pico-hobbit.dts	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6ull-14x14-ddr3-arm2.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6ull-14x14-evk.dts	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx6ull-9x9-evk.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx7d-12x12-lpddr3-arm2.dts	/^		pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx7d-pico.dts	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx7d-sdb.dts	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog	imx7s-warp.dts	/^	pinctrl_wdog: wdoggrp {$/;"	l
pinctrl_wdog1	imx6sll-evk.dts	/^		pinctrl_wdog1: wdog1grp	{$/;"	l
pinctrl_wdog1	imx7d-nitrogen7.dts	/^	pinctrl_wdog1: wdog1grp {$/;"	l
pinctrl_wdtrst1_default	aspeed-g4.dtsi	/^					pinctrl_wdtrst1_default: wdtrst1_default {$/;"	l	label:syscon.pinctrl
pinctrl_wdtrst1_default	aspeed-g5.dtsi	/^					pinctrl_wdtrst1_default: wdtrst1_default {$/;"	l	label:syscon.pinctrl
pinctrl_wdtrst2_default	aspeed-g4.dtsi	/^					pinctrl_wdtrst2_default: wdtrst2_default {$/;"	l	label:syscon.pinctrl
pinctrl_wdtrst2_default	aspeed-g5.dtsi	/^					pinctrl_wdtrst2_default: wdtrst2_default {$/;"	l	label:syscon.pinctrl
pinctrl_weim	imx1-ads.dts	/^		pinctrl_weim: weimgrp {$/;"	l
pinctrl_weim	imx1-apf9328.dts	/^		pinctrl_weim: weimgrp {$/;"	l
pinctrl_weim	imx27-phytec-phycore-rdk.dts	/^		pinctrl_weim: weimgrp {$/;"	l
pinctrl_weim	imx51-digi-connectcore-som.dtsi	/^		pinctrl_weim: weimgrp {$/;"	l
pinctrl_weim	imx51-ts4800.dts	/^	pinctrl_weim: weimgrp {$/;"	l
pinctrl_weim_cs0	imx6q-mccmon6.dts	/^	pinctrl_weim_cs0: weimcs0grp {$/;"	l
pinctrl_weim_cs0	imx6qdl-colibri.dtsi	/^	pinctrl_weim_cs0: weimcs0grp {$/;"	l
pinctrl_weim_cs0	imx6qdl-sabreauto.dtsi	/^		pinctrl_weim_cs0: weimcs0grp {$/;"	l
pinctrl_weim_cs0_1	imx6sx-14x14-arm2.dts	/^		pinctrl_weim_cs0_1: weim_cs0grp-1 {$/;"	l
pinctrl_weim_cs0_1	imx6sx-19x19-arm2.dts	/^		pinctrl_weim_cs0_1: weim_cs0grp-1 {$/;"	l
pinctrl_weim_cs0_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_weim_cs0_1: weim_cs0grp-1 {$/;"	l
pinctrl_weim_cs1	imx6qdl-colibri.dtsi	/^	pinctrl_weim_cs1: weimcs1grp {$/;"	l
pinctrl_weim_cs2	imx6qdl-colibri.dtsi	/^	pinctrl_weim_cs2: weimcs2grp {$/;"	l
pinctrl_weim_gpio_1	imx6qdl-colibri.dtsi	/^	pinctrl_weim_gpio_1: weimgpio-1 {$/;"	l
pinctrl_weim_gpio_2	imx6qdl-colibri.dtsi	/^	pinctrl_weim_gpio_2: weimgpio-2 {$/;"	l
pinctrl_weim_gpio_3	imx6qdl-colibri.dtsi	/^	pinctrl_weim_gpio_3: weimgpio-3 {$/;"	l
pinctrl_weim_gpio_4	imx6qdl-colibri.dtsi	/^	pinctrl_weim_gpio_4: weimgpio-4 {$/;"	l
pinctrl_weim_gpio_5	imx6qdl-colibri.dtsi	/^	pinctrl_weim_gpio_5: weimgpio-5 {$/;"	l
pinctrl_weim_gpio_6	imx6qdl-colibri.dtsi	/^	pinctrl_weim_gpio_6: weimgpio-6 {$/;"	l
pinctrl_weim_nor	imx6q-mccmon6.dts	/^	pinctrl_weim_nor: weimnorgrp {$/;"	l
pinctrl_weim_nor	imx6qdl-sabreauto.dtsi	/^		pinctrl_weim_nor: weimnorgrp {$/;"	l
pinctrl_weim_nor_1	imx6sx-14x14-arm2.dts	/^		pinctrl_weim_nor_1: weim_norgrp-1 {$/;"	l
pinctrl_weim_nor_1	imx6sx-19x19-arm2.dts	/^		pinctrl_weim_nor_1: weim_norgrp-1 {$/;"	l
pinctrl_weim_nor_1	imx7d-19x19-lpddr2-arm2.dts	/^		pinctrl_weim_nor_1: weim_norgrp-1 {$/;"	l
pinctrl_weim_npwe	imx6qdl-colibri.dtsi	/^	pinctrl_weim_npwe: weimnpwe {$/;"	l
pinctrl_weim_rdnwr	imx6qdl-colibri.dtsi	/^	pinctrl_weim_rdnwr: weimrdnwr {$/;"	l
pinctrl_weim_sram	imx6qdl-colibri.dtsi	/^	pinctrl_weim_sram: weimsramgrp {$/;"	l
pinctrl_weimcs	imx6q-evi.dts	/^	pinctrl_weimcs: weimcsgrp {$/;"	l
pinctrl_weimfpga	imx6q-evi.dts	/^	pinctrl_weimfpga: weimfpgagrp {$/;"	l
pinctrl_wifi	imx6dqscm-qwks-rev3-btwifi.dtsi	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6dqscm-qwks-wifi.dtsi	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6qdl-sabresd-btwifi.dtsi	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6sl-evk-btwifi.dts	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6sll-evk-btwifi.dts	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6sx-sdb-btwifi.dts	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6sxscm-evb-btwifi.dtsi	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx6ul-evk-btwifi.dtsi	/^	pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wifi	imx7d-sdb.dts	/^		pinctrl_wifi: wifigrp {$/;"	l
pinctrl_wlan_vmmc	imx6qdl-nit6xlite.dtsi	/^		pinctrl_wlan_vmmc: wlan-vmmcgrp {$/;"	l
pinctrl_wlan_vmmc	imx6qdl-nitrogen6_max.dtsi	/^		pinctrl_wlan_vmmc: wlan-vmmcgrp {$/;"	l
pinctrl_wlan_vmmc	imx6qdl-nitrogen6_som2.dtsi	/^	pinctrl_wlan_vmmc: wlan-vmmcgrp {$/;"	l
pinctrl_wlan_vmmc	imx6qdl-nitrogen6x.dtsi	/^		pinctrl_wlan_vmmc: wlan-vmmcgrp {$/;"	l
pinmux	spear1310.dtsi	/^		pinmux: pinmux@e0700000 {$/;"	l
pinmux	spear1340.dtsi	/^		pinmux: pinmux@e0700000 {$/;"	l
pinmux	spear310.dtsi	/^		pinmux: pinmux@b4000000 {$/;"	l
pinmux	spear320.dtsi	/^		pinmux: pinmux@b3000000 {$/;"	l
pinmux	tegra114.dtsi	/^	pinmux: pinmux@70000868 {$/;"	l
pinmux	tegra124-apalis.dtsi	/^	pinmux: pinmux@70000868 {$/;"	l
pinmux	tegra124-jetson-tk1.dts	/^	pinmux: pinmux@70000868 {$/;"	l
pinmux	tegra124-venice2.dts	/^	pinmux: pinmux@70000868 {$/;"	l
pinmux	tegra124.dtsi	/^	pinmux: pinmux@70000868 {$/;"	l
pinmux	tegra20.dtsi	/^	pinmux: pinmux@70000014 {$/;"	l
pinmux	tegra30.dtsi	/^	pinmux: pinmux@70000868 {$/;"	l
pinmux_boot	tegra124-venice2.dts	/^		pinmux_boot: common {$/;"	l	label:pinmux
pinmux_default	tegra124-nyan-big.dts	/^		pinmux_default: common {$/;"	l
pinmux_default	tegra124-nyan-blaze.dts	/^		pinmux_default: common {$/;"	l
pio	mt2701.dtsi	/^	pio: pinctrl@1000b000 {$/;"	l
pio	mt7623.dtsi	/^	pio: pinctrl@10005000 {$/;"	l
pio	mt8135.dtsi	/^		pio: pinctrl@10005000 {$/;"	l
pio	sun4i-a10.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio	sun5i.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio	sun6i-a31.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio	sun7i-a20.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio	sun8i-a23-a33.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio	sun8i-a83t.dtsi	/^		pio: pinctrl@1c20800 {$/;"	l
pio	sun8i-v3s.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio	sun9i-a80.dtsi	/^		pio: pinctrl@06000800 {$/;"	l
pio	sunxi-h3-h5.dtsi	/^		pio: pinctrl@01c20800 {$/;"	l
pio0	stih407-pinctrl.dtsi	/^			pio0: gpio@09610000 {$/;"	l
pio1	stih407-pinctrl.dtsi	/^			pio1: gpio@09611000 {$/;"	l
pio10	stih407-pinctrl.dtsi	/^			pio10: pio@09200000 {$/;"	l
pio11	stih407-pinctrl.dtsi	/^			pio11: pio@09201000 {$/;"	l
pio12	stih407-pinctrl.dtsi	/^			pio12: pio@09202000 {$/;"	l
pio13	stih407-pinctrl.dtsi	/^			pio13: pio@09203000 {$/;"	l
pio14	stih407-pinctrl.dtsi	/^			pio14: pio@09204000 {$/;"	l
pio15	stih407-pinctrl.dtsi	/^			pio15: pio@09205000 {$/;"	l
pio16	stih407-pinctrl.dtsi	/^			pio16: pio@09206000 {$/;"	l
pio17	stih407-pinctrl.dtsi	/^			pio17: pio@09207000 {$/;"	l
pio18	stih407-pinctrl.dtsi	/^			pio18: pio@09208000 {$/;"	l
pio19	stih407-pinctrl.dtsi	/^			pio19: pio@09209000 {$/;"	l
pio2	stih407-pinctrl.dtsi	/^			pio2: gpio@09612000 {$/;"	l
pio20	stih407-pinctrl.dtsi	/^			pio20: pio@09210000 {$/;"	l
pio3	stih407-pinctrl.dtsi	/^			pio3: gpio@09613000 {$/;"	l
pio30	stih407-pinctrl.dtsi	/^			pio30: gpio@09220000 {$/;"	l
pio31	stih407-pinctrl.dtsi	/^			pio31: gpio@09221000 {$/;"	l
pio32	stih407-pinctrl.dtsi	/^			pio32: gpio@09222000 {$/;"	l
pio33	stih407-pinctrl.dtsi	/^			pio33: gpio@09223000 {$/;"	l
pio34	stih407-pinctrl.dtsi	/^			pio34: gpio@09224000 {$/;"	l
pio35	stih407-pinctrl.dtsi	/^			pio35: gpio@09225000 {$/;"	l
pio4	stih407-pinctrl.dtsi	/^			pio4: gpio@09614000 {$/;"	l
pio40	stih407-pinctrl.dtsi	/^			pio40: gpio@09230000 {$/;"	l
pio41	stih407-pinctrl.dtsi	/^			pio41: gpio@09231000 {$/;"	l
pio42	stih407-pinctrl.dtsi	/^			pio42: gpio@09232000 {$/;"	l
pio5	stih407-pinctrl.dtsi	/^			pio5: gpio@09615000 {$/;"	l
pioA	at91rm9200.dtsi	/^				pioA: gpio@fffff400 {$/;"	l
pioA	at91sam9260.dtsi	/^				pioA: gpio@fffff400 {$/;"	l
pioA	at91sam9261.dtsi	/^				pioA: gpio@fffff400 {$/;"	l
pioA	at91sam9263.dtsi	/^				pioA: gpio@fffff200 {$/;"	l
pioA	at91sam9g45.dtsi	/^				pioA: gpio@fffff200 {$/;"	l
pioA	at91sam9n12.dtsi	/^				pioA: gpio@fffff400 {$/;"	l
pioA	at91sam9rl.dtsi	/^				pioA: gpio@fffff400 {$/;"	l
pioA	at91sam9x5.dtsi	/^				pioA: gpio@fffff400 {$/;"	l
pioA	sama5d2.dtsi	/^			pioA: pinctrl@fc038000 {$/;"	l
pioA	sama5d3.dtsi	/^				pioA: gpio@fffff200 {$/;"	l
pioA	sama5d4.dtsi	/^				pioA: gpio@fc06a000 {$/;"	l
pioAB_clk	at91sam9n12.dtsi	/^					pioAB_clk: pioAB_clk {$/;"	l
pioAB_clk	at91sam9x5.dtsi	/^					pioAB_clk: pioAB_clk {$/;"	l
pioA_clk	at91rm9200.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	at91sam9260.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	at91sam9261.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	at91sam9263.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	at91sam9g45.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	at91sam9rl.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	sama5d2.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	sama5d3.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioA_clk	sama5d4.dtsi	/^					pioA_clk: pioA_clk {$/;"	l
pioB	at91rm9200.dtsi	/^				pioB: gpio@fffff600 {$/;"	l
pioB	at91sam9260.dtsi	/^				pioB: gpio@fffff600 {$/;"	l
pioB	at91sam9261.dtsi	/^				pioB: gpio@fffff600 {$/;"	l
pioB	at91sam9263.dtsi	/^				pioB: gpio@fffff400 {$/;"	l
pioB	at91sam9g45.dtsi	/^				pioB: gpio@fffff400 {$/;"	l
pioB	at91sam9n12.dtsi	/^				pioB: gpio@fffff600 {$/;"	l
pioB	at91sam9rl.dtsi	/^				pioB: gpio@fffff600 {$/;"	l
pioB	at91sam9x5.dtsi	/^				pioB: gpio@fffff600 {$/;"	l
pioB	sama5d3.dtsi	/^				pioB: gpio@fffff400 {$/;"	l
pioB	sama5d4.dtsi	/^				pioB: gpio@fc06b000 {$/;"	l
pioB_clk	at91rm9200.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	at91sam9260.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	at91sam9261.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	at91sam9263.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	at91sam9g45.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	at91sam9rl.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	sama5d3.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioB_clk	sama5d4.dtsi	/^					pioB_clk: pioB_clk {$/;"	l
pioC	at91rm9200.dtsi	/^				pioC: gpio@fffff800 {$/;"	l
pioC	at91sam9260.dtsi	/^				pioC: gpio@fffff800 {$/;"	l
pioC	at91sam9261.dtsi	/^				pioC: gpio@fffff800 {$/;"	l
pioC	at91sam9263.dtsi	/^				pioC: gpio@fffff600 {$/;"	l
pioC	at91sam9g45.dtsi	/^				pioC: gpio@fffff600 {$/;"	l
pioC	at91sam9n12.dtsi	/^				pioC: gpio@fffff800 {$/;"	l
pioC	at91sam9rl.dtsi	/^				pioC: gpio@fffff800 {$/;"	l
pioC	at91sam9x5.dtsi	/^				pioC: gpio@fffff800 {$/;"	l
pioC	sama5d3.dtsi	/^				pioC: gpio@fffff600 {$/;"	l
pioC	sama5d4.dtsi	/^				pioC: gpio@fc06c000 {$/;"	l
pioCDE_clk	at91sam9263.dtsi	/^					pioCDE_clk: pioCDE_clk {$/;"	l
pioCD_clk	at91sam9n12.dtsi	/^					pioCD_clk: pioCD_clk {$/;"	l
pioCD_clk	at91sam9x5.dtsi	/^					pioCD_clk: pioCD_clk {$/;"	l
pioC_clk	at91rm9200.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioC_clk	at91sam9260.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioC_clk	at91sam9261.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioC_clk	at91sam9g45.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioC_clk	at91sam9rl.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioC_clk	sama5d3.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioC_clk	sama5d4.dtsi	/^					pioC_clk: pioC_clk {$/;"	l
pioD	at91rm9200.dtsi	/^				pioD: gpio@fffffa00 {$/;"	l
pioD	at91sam9263.dtsi	/^				pioD: gpio@fffff800 {$/;"	l
pioD	at91sam9g45.dtsi	/^				pioD: gpio@fffff800 {$/;"	l
pioD	at91sam9n12.dtsi	/^				pioD: gpio@fffffa00 {$/;"	l
pioD	at91sam9rl.dtsi	/^				pioD: gpio@fffffa00 {$/;"	l
pioD	at91sam9x5.dtsi	/^				pioD: gpio@fffffa00 {$/;"	l
pioD	sama5d3.dtsi	/^				pioD: gpio@fffff800 {$/;"	l
pioD	sama5d4.dtsi	/^				pioD: gpio@fc068000 {$/;"	l
pioDE_clk	at91sam9g45.dtsi	/^					pioDE_clk: pioDE_clk {$/;"	l
pioD_clk	at91rm9200.dtsi	/^					pioD_clk: pioD_clk {$/;"	l
pioD_clk	at91sam9rl.dtsi	/^					pioD_clk: pioD_clk {$/;"	l
pioD_clk	sama5d3.dtsi	/^					pioD_clk: pioD_clk {$/;"	l
pioD_clk	sama5d4.dtsi	/^					pioD_clk: pioD_clk {$/;"	l
pioE	at91sam9263.dtsi	/^				pioE: gpio@fffffa00 {$/;"	l
pioE	at91sam9g45.dtsi	/^				pioE: gpio@fffffa00 {$/;"	l
pioE	sama5d3.dtsi	/^				pioE: gpio@fffffa00 {$/;"	l
pioE	sama5d4.dtsi	/^				pioE: gpio@fc06d000 {$/;"	l
pioE_clk	sama5d3.dtsi	/^					pioE_clk: pioE_clk {$/;"	l
pioE_clk	sama5d4.dtsi	/^					pioE_clk: pioE_clk {$/;"	l
pit	at91sam9260.dtsi	/^			pit: timer@fffffd30 {$/;"	l
pit	at91sam9261.dtsi	/^			pit: timer@fffffd30 {$/;"	l
pit	at91sam9263.dtsi	/^			pit: timer@fffffd30 {$/;"	l
pit	at91sam9g45.dtsi	/^			pit: timer@fffffd30 {$/;"	l
pit	at91sam9n12.dtsi	/^			pit: timer@fffffe30 {$/;"	l
pit	at91sam9rl.dtsi	/^			pit: timer@fffffd30 {$/;"	l
pit	at91sam9x5.dtsi	/^			pit: timer@fffffe30 {$/;"	l
pit	sama5d2.dtsi	/^			pit: timer@f8048030 {$/;"	l
pit	sama5d3.dtsi	/^			pit: timer@fffffe30 {$/;"	l
pit	sama5d4.dtsi	/^			pit: timer@fc068630 {$/;"	l
pit	vfxxx.dtsi	/^			pit: pit@40037000 {$/;"	l	label:aips0
pixcir_ts_pins	am437x-gp-evm.dts	/^	pixcir_ts_pins: pixcir_ts_pins {$/;"	l
pixcir_ts_pins	am43x-epos-evm.dts	/^		pixcir_ts_pins: pixcir_ts_pins {$/;"	l
pka_ick	omap24xx-clocks.dtsi	/^	pka_ick: pka_ick@21c {$/;"	l
pka_ick	omap34xx-omap36xx-clocks.dtsi	/^	pka_ick: pka_ick@a14 {$/;"	l
pl310	artpec6.dtsi	/^	pl310: cache-controller@faf10000 {$/;"	l
pll0_div2_clk	r8a73a4.dtsi	/^		pll0_div2_clk: pll0_div2 {$/;"	l
pll1	ste-nomadik-stn8815.dtsi	/^		pll1: pll1@0 {$/;"	l	label:src
pll1	sun4i-a10.dtsi	/^		pll1: clk@01c20000 {$/;"	l
pll1	sun7i-a20.dtsi	/^		pll1: clk@01c20000 {$/;"	l
pll13	ste-u300.dts	/^		pll13: pll13@13M {$/;"	l	label:syscon
pll1_div13_clk	sh73a0.dtsi	/^		pll1_div13_clk: pll1_div13 {$/;"	l
pll1_div2_clk	r8a73a4.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div2_clk	r8a7790.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div2_clk	r8a7791.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div2_clk	r8a7792.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div2_clk	r8a7793.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div2_clk	r8a7794.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div2_clk	sh73a0.dtsi	/^		pll1_div2_clk: pll1_div2 {$/;"	l
pll1_div7_clk	sh73a0.dtsi	/^		pll1_div7_clk: pll1_div7 {$/;"	l
pll2	ste-nomadik-stn8815.dtsi	/^		pll2: pll2@0 {$/;"	l	label:src
pll2	sun4i-a10.dtsi	/^		pll2: clk@01c20008 {$/;"	l
pll2	sun7i-a20.dtsi	/^		pll2: clk@01c20008 {$/;"	l
pll208	ste-u300.dts	/^		pll208: pll208@208M {$/;"	l
pll3	sun4i-a10.dtsi	/^		pll3: clk@01c20010 {$/;"	l
pll3	sun7i-a20.dtsi	/^		pll3: clk@01c20010 {$/;"	l
pll3_fo	emev2.dtsi	/^		pll3_fo: pll3_fo {$/;"	l
pll3x2	sun4i-a10.dtsi	/^		pll3x2: pll3x2_clk {$/;"	l
pll3x2	sun7i-a20.dtsi	/^		pll3x2: pll3x2_clk {$/;"	l
pll4	sun4i-a10.dtsi	/^		pll4: clk@01c20018 {$/;"	l
pll4	sun7i-a20.dtsi	/^		pll4: clk@01c20018 {$/;"	l
pll400	ox810se.dtsi	/^		pll400: pll400 {$/;"	l
pll5	sun4i-a10.dtsi	/^		pll5: clk@01c20020 {$/;"	l
pll5	sun7i-a20.dtsi	/^		pll5: clk@01c20020 {$/;"	l
pll6	sun4i-a10.dtsi	/^		pll6: clk@01c20028 {$/;"	l
pll6	sun7i-a20.dtsi	/^		pll6: clk@01c20028 {$/;"	l
pll7	sun4i-a10.dtsi	/^		pll7: clk@01c20030 {$/;"	l
pll7	sun7i-a20.dtsi	/^		pll7: clk@01c20030 {$/;"	l
pll7x2	sun4i-a10.dtsi	/^		pll7x2: pll7x2_clk {$/;"	l
pll7x2	sun7i-a20.dtsi	/^		pll7x2: pll7x2_clk {$/;"	l
pll8	sun7i-a20.dtsi	/^		pll8: clk@01c20040 {$/;"	l
plla	at91rm9200.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9260.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9261.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9263.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9g20.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9g45.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9n12.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9rl.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	at91sam9x5.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	ox820.dtsi	/^		plla: plla {$/;"	l
plla	sama5d2.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	sama5d3.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	sama5d4.dtsi	/^				plla: pllack {$/;"	l	label:pmc
plla	wm8505.dtsi	/^				plla: plla {$/;"	l
plla	wm8650.dtsi	/^				plla: plla {$/;"	l
plla	wm8750.dtsi	/^				plla: plla {$/;"	l
plla	wm8850.dtsi	/^				plla: plla {$/;"	l
plladiv	at91sam9g45.dtsi	/^				plladiv: plladivck {$/;"	l	label:pmc
plladiv	at91sam9n12.dtsi	/^				plladiv: plladivck {$/;"	l	label:pmc
plladiv	at91sam9x5.dtsi	/^				plladiv: plladivck {$/;"	l	label:pmc
plladiv	sama5d2.dtsi	/^				plladiv: plladivck {$/;"	l	label:pmc
plladiv	sama5d3.dtsi	/^				plladiv: plladivck {$/;"	l	label:pmc
plladiv	sama5d4.dtsi	/^				plladiv: plladivck {$/;"	l	label:pmc
pllb	at91rm9200.dtsi	/^				pllb: pllbck {$/;"	l	label:pmc
pllb	at91sam9260.dtsi	/^				pllb: pllbck {$/;"	l	label:pmc
pllb	at91sam9261.dtsi	/^				pllb: pllbck {$/;"	l	label:pmc
pllb	at91sam9263.dtsi	/^				pllb: pllbck {$/;"	l	label:pmc
pllb	at91sam9g20.dtsi	/^				pllb: pllbck {$/;"	l	label:pmc
pllb	at91sam9n12.dtsi	/^				pllb: pllbck {$/;"	l	label:pmc
pllb	wm8505.dtsi	/^				pllb: pllb {$/;"	l
pllb	wm8650.dtsi	/^				pllb: pllb {$/;"	l
pllb	wm8750.dtsi	/^				pllb: pllb {$/;"	l
pllb	wm8850.dtsi	/^				pllb: pllb {$/;"	l
pllc	wm8505.dtsi	/^				pllc: pllc {$/;"	l
pllc	wm8650.dtsi	/^				pllc: pllc {$/;"	l
pllc	wm8750.dtsi	/^				pllc: pllc {$/;"	l
pllc	wm8850.dtsi	/^				pllc: pllc {$/;"	l
pllc1_div2_clk	r8a7740.dtsi	/^		pllc1_div2_clk: pllc1_div2 {$/;"	l
pllctrl	keystone.dtsi	/^		pllctrl: pll-controller@02310000 {$/;"	l
plld	wm8505.dtsi	/^				plld: plld {$/;"	l
plld	wm8650.dtsi	/^				plld: plld {$/;"	l
plld	wm8750.dtsi	/^				plld: plld {$/;"	l
plld	wm8850.dtsi	/^				plld: plld {$/;"	l
plle	wm8650.dtsi	/^				plle: plle {$/;"	l
plle	wm8750.dtsi	/^				plle: plle {$/;"	l
plle	wm8850.dtsi	/^				plle: plle {$/;"	l
pllf	wm8850.dtsi	/^				pllf: pllf {$/;"	l
pllg	wm8850.dtsi	/^				pllg: pllg {$/;"	l
pllss	dm814x.dtsi	/^			pllss: pllss@1c5000 {$/;"	l	label:l4ls
pllss_clockdomains	dm814x.dtsi	/^				pllss_clockdomains: clockdomains {$/;"	l	label:l4ls.pllss
pllss_clocks	dm814x.dtsi	/^				pllss_clocks: clocks {$/;"	l	label:l4ls.pllss
pm8018_l10	qcom-mdm9615.dtsi	/^				pm8018_l10: l10 {$/;"	l	label:rpm
pm8018_l11	qcom-mdm9615.dtsi	/^				pm8018_l11: l11 {$/;"	l	label:rpm
pm8018_l12	qcom-mdm9615.dtsi	/^				pm8018_l12: l12 {$/;"	l	label:rpm
pm8018_l13	qcom-mdm9615.dtsi	/^				pm8018_l13: l13 {$/;"	l	label:rpm
pm8018_l14	qcom-mdm9615.dtsi	/^				pm8018_l14: l14 {$/;"	l	label:rpm
pm8018_l2	qcom-mdm9615.dtsi	/^				pm8018_l2: l2 {$/;"	l	label:rpm
pm8018_l3	qcom-mdm9615.dtsi	/^				pm8018_l3: l3 {$/;"	l	label:rpm
pm8018_l4	qcom-mdm9615.dtsi	/^				pm8018_l4: l4 {$/;"	l	label:rpm
pm8018_l5	qcom-mdm9615.dtsi	/^				pm8018_l5: l5 {$/;"	l	label:rpm
pm8018_l6	qcom-mdm9615.dtsi	/^				pm8018_l6: l6 {$/;"	l	label:rpm
pm8018_l7	qcom-mdm9615.dtsi	/^				pm8018_l7: l7 {$/;"	l	label:rpm
pm8018_l8	qcom-mdm9615.dtsi	/^				pm8018_l8: l8 {$/;"	l	label:rpm
pm8018_l9	qcom-mdm9615.dtsi	/^				pm8018_l9: l9 {$/;"	l	label:rpm
pm8018_lvs1	qcom-mdm9615.dtsi	/^				pm8018_lvs1: lvs1 {$/;"	l	label:rpm
pm8018_s1	qcom-mdm9615.dtsi	/^				pm8018_s1: s1 {$/;"	l	label:rpm
pm8018_s2	qcom-mdm9615.dtsi	/^				pm8018_s2: s2 {$/;"	l	label:rpm
pm8018_s3	qcom-mdm9615.dtsi	/^				pm8018_s3: s3 {$/;"	l	label:rpm
pm8018_s4	qcom-mdm9615.dtsi	/^				pm8018_s4: s4 {$/;"	l	label:rpm
pm8018_s5	qcom-mdm9615.dtsi	/^				pm8018_s5: s5 {$/;"	l	label:rpm
pm8058	qcom-msm8660.dtsi	/^			pm8058: pmic@0 {$/;"	l
pm8058_gpio	qcom-msm8660.dtsi	/^				pm8058_gpio: gpio@150 {$/;"	l	label:pm8058
pm8058_l0	qcom-msm8660.dtsi	/^				pm8058_l0: l0 {};$/;"	l
pm8058_l1	qcom-msm8660.dtsi	/^				pm8058_l1: l1 {};$/;"	l
pm8058_l10	qcom-msm8660.dtsi	/^				pm8058_l10: l10 {};$/;"	l
pm8058_l11	qcom-msm8660.dtsi	/^				pm8058_l11: l11 {};$/;"	l
pm8058_l12	qcom-msm8660.dtsi	/^				pm8058_l12: l12 {};$/;"	l
pm8058_l13	qcom-msm8660.dtsi	/^				pm8058_l13: l13 {};$/;"	l
pm8058_l14	qcom-msm8660.dtsi	/^				pm8058_l14: l14 {};$/;"	l
pm8058_l15	qcom-msm8660.dtsi	/^				pm8058_l15: l15 {};$/;"	l
pm8058_l16	qcom-msm8660.dtsi	/^				pm8058_l16: l16 {};$/;"	l
pm8058_l17	qcom-msm8660.dtsi	/^				pm8058_l17: l17 {};$/;"	l
pm8058_l18	qcom-msm8660.dtsi	/^				pm8058_l18: l18 {};$/;"	l
pm8058_l19	qcom-msm8660.dtsi	/^				pm8058_l19: l19 {};$/;"	l
pm8058_l2	qcom-msm8660.dtsi	/^				pm8058_l2: l2 {};$/;"	l
pm8058_l20	qcom-msm8660.dtsi	/^				pm8058_l20: l20 {};$/;"	l
pm8058_l21	qcom-msm8660.dtsi	/^				pm8058_l21: l21 {};$/;"	l
pm8058_l22	qcom-msm8660.dtsi	/^				pm8058_l22: l22 {};$/;"	l
pm8058_l23	qcom-msm8660.dtsi	/^				pm8058_l23: l23 {};$/;"	l
pm8058_l24	qcom-msm8660.dtsi	/^				pm8058_l24: l24 {};$/;"	l
pm8058_l25	qcom-msm8660.dtsi	/^				pm8058_l25: l25 {};$/;"	l
pm8058_l3	qcom-msm8660.dtsi	/^				pm8058_l3: l3 {};$/;"	l
pm8058_l4	qcom-msm8660.dtsi	/^				pm8058_l4: l4 {};$/;"	l
pm8058_l5	qcom-msm8660.dtsi	/^				pm8058_l5: l5 {};$/;"	l
pm8058_l6	qcom-msm8660.dtsi	/^				pm8058_l6: l6 {};$/;"	l
pm8058_l7	qcom-msm8660.dtsi	/^				pm8058_l7: l7 {};$/;"	l
pm8058_l8	qcom-msm8660.dtsi	/^				pm8058_l8: l8 {};$/;"	l
pm8058_l9	qcom-msm8660.dtsi	/^				pm8058_l9: l9 {};$/;"	l
pm8058_lvs0	qcom-msm8660.dtsi	/^				pm8058_lvs0: lvs0 {};$/;"	l
pm8058_lvs1	qcom-msm8660.dtsi	/^				pm8058_lvs1: lvs1 {};$/;"	l
pm8058_mpps	qcom-msm8660.dtsi	/^				pm8058_mpps: mpps@50 {$/;"	l	label:pm8058
pm8058_ncp	qcom-msm8660.dtsi	/^				pm8058_ncp: ncp {};$/;"	l
pm8058_s0	qcom-msm8660.dtsi	/^				pm8058_s0: s0 {};$/;"	l
pm8058_s1	qcom-msm8660.dtsi	/^				pm8058_s1: s1 {};$/;"	l
pm8058_s2	qcom-msm8660.dtsi	/^				pm8058_s2: s2 {};$/;"	l
pm8058_s3	qcom-msm8660.dtsi	/^				pm8058_s3: s3 {};$/;"	l
pm8058_s4	qcom-msm8660.dtsi	/^				pm8058_s4: s4 {};$/;"	l
pm8821	qcom-apq8064.dtsi	/^			pm8821: pmic@1 {$/;"	l
pm8821_mpps	qcom-apq8064.dtsi	/^				pm8821_mpps: mpps@50 {$/;"	l	label:pm8821
pm8841_0	qcom-pm8841.dtsi	/^	pm8841_0: pm8841@4 {$/;"	l
pm8841_1	qcom-pm8841.dtsi	/^	pm8841_1: pm8841@5 {$/;"	l
pm8841_mpps	qcom-pm8841.dtsi	/^		pm8841_mpps: mpps@a000 {$/;"	l	label:pm8841_0
pm8841_s1	qcom-msm8974.dtsi	/^					pm8841_s1: s1 {};$/;"	l
pm8841_s2	qcom-msm8974.dtsi	/^					pm8841_s2: s2 {};$/;"	l
pm8841_s3	qcom-msm8974.dtsi	/^					pm8841_s3: s3 {};$/;"	l
pm8841_s4	qcom-msm8974.dtsi	/^					pm8841_s4: s4 {};$/;"	l
pm8841_s5	qcom-msm8974.dtsi	/^					pm8841_s5: s5 {};$/;"	l
pm8841_s6	qcom-msm8974.dtsi	/^					pm8841_s6: s6 {};$/;"	l
pm8841_s7	qcom-msm8974.dtsi	/^					pm8841_s7: s7 {};$/;"	l
pm8841_s8	qcom-msm8974.dtsi	/^					pm8841_s8: s8 {};$/;"	l
pm8901_l0	qcom-msm8660.dtsi	/^				pm8901_l0: l0 {};$/;"	l	label:rpm
pm8901_l1	qcom-msm8660.dtsi	/^				pm8901_l1: l1 {};$/;"	l	label:rpm
pm8901_l2	qcom-msm8660.dtsi	/^				pm8901_l2: l2 {};$/;"	l	label:rpm
pm8901_l3	qcom-msm8660.dtsi	/^				pm8901_l3: l3 {};$/;"	l	label:rpm
pm8901_l4	qcom-msm8660.dtsi	/^				pm8901_l4: l4 {};$/;"	l	label:rpm
pm8901_l5	qcom-msm8660.dtsi	/^				pm8901_l5: l5 {};$/;"	l	label:rpm
pm8901_l6	qcom-msm8660.dtsi	/^				pm8901_l6: l6 {};$/;"	l	label:rpm
pm8901_lvs0	qcom-msm8660.dtsi	/^				pm8901_lvs0: lvs0 {};$/;"	l	label:rpm
pm8901_lvs1	qcom-msm8660.dtsi	/^				pm8901_lvs1: lvs1 {};$/;"	l	label:rpm
pm8901_lvs2	qcom-msm8660.dtsi	/^				pm8901_lvs2: lvs2 {};$/;"	l	label:rpm
pm8901_lvs3	qcom-msm8660.dtsi	/^				pm8901_lvs3: lvs3 {};$/;"	l	label:rpm
pm8901_mvs	qcom-msm8660.dtsi	/^				pm8901_mvs: mvs {};$/;"	l	label:rpm
pm8901_s2	qcom-msm8660.dtsi	/^				pm8901_s2: s2 {};$/;"	l	label:rpm
pm8901_s3	qcom-msm8660.dtsi	/^				pm8901_s3: s3 {};$/;"	l	label:rpm
pm8901_s4	qcom-msm8660.dtsi	/^				pm8901_s4: s4 {};$/;"	l	label:rpm
pm8921_gpio	qcom-apq8064.dtsi	/^				pm8921_gpio: gpio@150 {$/;"	l	label:pmicintc
pm8921_hdmi_switch	qcom-apq8064.dtsi	/^				pm8921_hdmi_switch: hdmi-switch {$/;"	l
pm8921_l1	qcom-apq8064.dtsi	/^				pm8921_l1: l1 {};$/;"	l
pm8921_l1	qcom-msm8960-cdp.dts	/^				pm8921_l1: l1 {$/;"	l
pm8921_l10	qcom-apq8064.dtsi	/^				pm8921_l10: l10 {};$/;"	l
pm8921_l10	qcom-msm8960-cdp.dts	/^				pm8921_l10: l10 {$/;"	l
pm8921_l11	qcom-apq8064.dtsi	/^				pm8921_l11: l11 {};$/;"	l
pm8921_l11	qcom-msm8960-cdp.dts	/^				pm8921_l11: l11 {$/;"	l
pm8921_l12	qcom-apq8064.dtsi	/^				pm8921_l12: l12 {};$/;"	l
pm8921_l12	qcom-msm8960-cdp.dts	/^				pm8921_l12: l12 {$/;"	l
pm8921_l14	qcom-apq8064.dtsi	/^				pm8921_l14: l14 {};$/;"	l
pm8921_l14	qcom-msm8960-cdp.dts	/^				pm8921_l14: l14 {$/;"	l
pm8921_l15	qcom-apq8064.dtsi	/^				pm8921_l15: l15 {};$/;"	l
pm8921_l15	qcom-msm8960-cdp.dts	/^				pm8921_l15: l15 {$/;"	l
pm8921_l16	qcom-apq8064.dtsi	/^				pm8921_l16: l16 {};$/;"	l
pm8921_l16	qcom-msm8960-cdp.dts	/^				pm8921_l16: l16 {$/;"	l
pm8921_l17	qcom-apq8064.dtsi	/^				pm8921_l17: l17 {};$/;"	l
pm8921_l17	qcom-msm8960-cdp.dts	/^				pm8921_l17: l17 {$/;"	l
pm8921_l18	qcom-apq8064.dtsi	/^				pm8921_l18: l18 {};$/;"	l
pm8921_l18	qcom-msm8960-cdp.dts	/^				pm8921_l18: l18 {$/;"	l
pm8921_l2	qcom-apq8064.dtsi	/^				pm8921_l2: l2 {};$/;"	l
pm8921_l2	qcom-msm8960-cdp.dts	/^				pm8921_l2: l2 {$/;"	l
pm8921_l21	qcom-apq8064.dtsi	/^				pm8921_l21: l21 {};$/;"	l
pm8921_l21	qcom-msm8960-cdp.dts	/^				pm8921_l21: l21 {$/;"	l
pm8921_l22	qcom-apq8064.dtsi	/^				pm8921_l22: l22 {};$/;"	l
pm8921_l22	qcom-msm8960-cdp.dts	/^				pm8921_l22: l22 {$/;"	l
pm8921_l23	qcom-apq8064.dtsi	/^				pm8921_l23: l23 {};$/;"	l
pm8921_l23	qcom-msm8960-cdp.dts	/^				pm8921_l23: l23 {$/;"	l
pm8921_l24	qcom-apq8064.dtsi	/^				pm8921_l24: l24 {};$/;"	l
pm8921_l24	qcom-msm8960-cdp.dts	/^				pm8921_l24: l24 {$/;"	l
pm8921_l25	qcom-apq8064.dtsi	/^				pm8921_l25: l25 {};$/;"	l
pm8921_l25	qcom-msm8960-cdp.dts	/^				pm8921_l25: l25 {$/;"	l
pm8921_l26	qcom-apq8064.dtsi	/^				pm8921_l26: l26 {};$/;"	l
pm8921_l27	qcom-apq8064.dtsi	/^				pm8921_l27: l27 {};$/;"	l
pm8921_l28	qcom-apq8064.dtsi	/^				pm8921_l28: l28 {};$/;"	l
pm8921_l29	qcom-apq8064.dtsi	/^				pm8921_l29: l29 {};$/;"	l
pm8921_l3	qcom-apq8064.dtsi	/^				pm8921_l3: l3 {};$/;"	l
pm8921_l3	qcom-msm8960-cdp.dts	/^				pm8921_l3: l3 {$/;"	l
pm8921_l4	qcom-apq8064.dtsi	/^				pm8921_l4: l4 {};$/;"	l
pm8921_l4	qcom-msm8960-cdp.dts	/^				pm8921_l4: l4 {$/;"	l
pm8921_l5	qcom-apq8064.dtsi	/^				pm8921_l5: l5 {};$/;"	l
pm8921_l5	qcom-msm8960-cdp.dts	/^				pm8921_l5: l5 {$/;"	l
pm8921_l6	qcom-apq8064.dtsi	/^				pm8921_l6: l6 {};$/;"	l
pm8921_l6	qcom-msm8960-cdp.dts	/^				pm8921_l6: l6 {$/;"	l
pm8921_l7	qcom-apq8064.dtsi	/^				pm8921_l7: l7 {};$/;"	l
pm8921_l7	qcom-msm8960-cdp.dts	/^				pm8921_l7: l7 {$/;"	l
pm8921_l8	qcom-apq8064.dtsi	/^				pm8921_l8: l8 {};$/;"	l
pm8921_l8	qcom-msm8960-cdp.dts	/^				pm8921_l8: l8 {$/;"	l
pm8921_l9	qcom-apq8064.dtsi	/^				pm8921_l9: l9 {};$/;"	l
pm8921_l9	qcom-msm8960-cdp.dts	/^				pm8921_l9: l9 {$/;"	l
pm8921_lvs1	qcom-apq8064.dtsi	/^				pm8921_lvs1: lvs1 {};$/;"	l
pm8921_lvs1	qcom-msm8960-cdp.dts	/^				pm8921_lvs1: lvs1 {$/;"	l
pm8921_lvs2	qcom-apq8064.dtsi	/^				pm8921_lvs2: lvs2 {};$/;"	l
pm8921_lvs2	qcom-msm8960-cdp.dts	/^				pm8921_lvs2: lvs2 {$/;"	l
pm8921_lvs3	qcom-apq8064.dtsi	/^				pm8921_lvs3: lvs3 {};$/;"	l
pm8921_lvs3	qcom-msm8960-cdp.dts	/^				pm8921_lvs3: lvs3 {$/;"	l
pm8921_lvs4	qcom-apq8064.dtsi	/^				pm8921_lvs4: lvs4 {};$/;"	l
pm8921_lvs4	qcom-msm8960-cdp.dts	/^				pm8921_lvs4: lvs4 {$/;"	l
pm8921_lvs5	qcom-apq8064.dtsi	/^				pm8921_lvs5: lvs5 {};$/;"	l
pm8921_lvs5	qcom-msm8960-cdp.dts	/^				pm8921_lvs5: lvs5 {$/;"	l
pm8921_lvs6	qcom-apq8064-cm-qs600.dts	/^				pm8921_lvs6: lvs6 {$/;"	l
pm8921_lvs6	qcom-apq8064.dtsi	/^				pm8921_lvs6: lvs6 {};$/;"	l
pm8921_lvs6	qcom-msm8960-cdp.dts	/^				pm8921_lvs6: lvs6 {$/;"	l
pm8921_lvs7	qcom-apq8064.dtsi	/^				pm8921_lvs7: lvs7 {};$/;"	l
pm8921_lvs7	qcom-msm8960-cdp.dts	/^				pm8921_lvs7: lvs7 {$/;"	l
pm8921_mpps	qcom-apq8064.dtsi	/^				pm8921_mpps: mpps@50 {$/;"	l	label:pmicintc
pm8921_ncp	qcom-apq8064.dtsi	/^				pm8921_ncp: ncp {};$/;"	l
pm8921_ncp	qcom-msm8960-cdp.dts	/^				pm8921_ncp: ncp {$/;"	l
pm8921_s1	qcom-apq8064.dtsi	/^				pm8921_s1: s1 {};$/;"	l
pm8921_s1	qcom-msm8960-cdp.dts	/^				pm8921_s1: s1 {$/;"	l
pm8921_s2	qcom-apq8064.dtsi	/^				pm8921_s2: s2 {};$/;"	l
pm8921_s2	qcom-msm8960-cdp.dts	/^				pm8921_s2: s2 {$/;"	l
pm8921_s3	qcom-apq8064.dtsi	/^				pm8921_s3: s3 {};$/;"	l
pm8921_s3	qcom-msm8960-cdp.dts	/^				pm8921_s3: s3 {$/;"	l
pm8921_s4	qcom-apq8064.dtsi	/^				pm8921_s4: s4 {};$/;"	l
pm8921_s4	qcom-msm8960-cdp.dts	/^				pm8921_s4: s4 {$/;"	l
pm8921_s7	qcom-apq8064.dtsi	/^				pm8921_s7: s7 {};$/;"	l
pm8921_s7	qcom-msm8960-cdp.dts	/^				pm8921_s7: s7 {$/;"	l
pm8921_s8	qcom-apq8064.dtsi	/^				pm8921_s8: s8 {};$/;"	l
pm8921_s8	qcom-msm8960-cdp.dts	/^				pm8921_s8: s8 {$/;"	l
pm8921_usb_switch	qcom-apq8064.dtsi	/^				pm8921_usb_switch: usb-switch {};$/;"	l
pm8941_0	qcom-pm8941.dtsi	/^	pm8941_0: pm8941@0 {$/;"	l
pm8941_1	qcom-pm8941.dtsi	/^	pm8941_1: pm8941@1 {$/;"	l
pm8941_5v	qcom-pm8941.dtsi	/^			pm8941_5v: s4 {$/;"	l	label:pm8941_1
pm8941_5vs1	qcom-pm8941.dtsi	/^			pm8941_5vs1: 5vs1 {$/;"	l	label:pm8941_1
pm8941_gpios	qcom-pm8941.dtsi	/^		pm8941_gpios: gpios@c000 {$/;"	l
pm8941_iadc	qcom-pm8941.dtsi	/^		pm8941_iadc: iadc@3600 {$/;"	l
pm8941_l1	qcom-msm8974.dtsi	/^					pm8941_l1: l1 {};$/;"	l
pm8941_l10	qcom-msm8974.dtsi	/^					pm8941_l10: l10 {};$/;"	l
pm8941_l11	qcom-msm8974.dtsi	/^					pm8941_l11: l11 {};$/;"	l
pm8941_l12	qcom-msm8974.dtsi	/^					pm8941_l12: l12 {};$/;"	l
pm8941_l13	qcom-msm8974.dtsi	/^					pm8941_l13: l13 {};$/;"	l
pm8941_l14	qcom-msm8974.dtsi	/^					pm8941_l14: l14 {};$/;"	l
pm8941_l15	qcom-msm8974.dtsi	/^					pm8941_l15: l15 {};$/;"	l
pm8941_l16	qcom-msm8974.dtsi	/^					pm8941_l16: l16 {};$/;"	l
pm8941_l17	qcom-msm8974.dtsi	/^					pm8941_l17: l17 {};$/;"	l
pm8941_l18	qcom-msm8974.dtsi	/^					pm8941_l18: l18 {};$/;"	l
pm8941_l19	qcom-msm8974.dtsi	/^					pm8941_l19: l19 {};$/;"	l
pm8941_l2	qcom-msm8974.dtsi	/^					pm8941_l2: l2 {};$/;"	l
pm8941_l20	qcom-msm8974.dtsi	/^					pm8941_l20: l20 {};$/;"	l
pm8941_l21	qcom-msm8974.dtsi	/^					pm8941_l21: l21 {};$/;"	l
pm8941_l22	qcom-msm8974.dtsi	/^					pm8941_l22: l22 {};$/;"	l
pm8941_l23	qcom-msm8974.dtsi	/^					pm8941_l23: l23 {};$/;"	l
pm8941_l24	qcom-msm8974.dtsi	/^					pm8941_l24: l24 {};$/;"	l
pm8941_l3	qcom-msm8974.dtsi	/^					pm8941_l3: l3 {};$/;"	l
pm8941_l4	qcom-msm8974.dtsi	/^					pm8941_l4: l4 {};$/;"	l
pm8941_l5	qcom-msm8974.dtsi	/^					pm8941_l5: l5 {};$/;"	l
pm8941_l6	qcom-msm8974.dtsi	/^					pm8941_l6: l6 {};$/;"	l
pm8941_l7	qcom-msm8974.dtsi	/^					pm8941_l7: l7 {};$/;"	l
pm8941_l8	qcom-msm8974.dtsi	/^					pm8941_l8: l8 {};$/;"	l
pm8941_l9	qcom-msm8974.dtsi	/^					pm8941_l9: l9 {};$/;"	l
pm8941_lvs1	qcom-msm8974.dtsi	/^					pm8941_lvs1: lvs1 {};$/;"	l
pm8941_lvs2	qcom-msm8974.dtsi	/^					pm8941_lvs2: lvs2 {};$/;"	l
pm8941_lvs3	qcom-msm8974.dtsi	/^					pm8941_lvs3: lvs3 {};$/;"	l
pm8941_mpps	qcom-pm8941.dtsi	/^		pm8941_mpps: mpps@a000 {$/;"	l
pm8941_s1	qcom-msm8974.dtsi	/^					pm8941_s1: s1 {};$/;"	l
pm8941_s2	qcom-msm8974.dtsi	/^					pm8941_s2: s2 {};$/;"	l
pm8941_s3	qcom-msm8974.dtsi	/^					pm8941_s3: s3 {};$/;"	l
pm8941_temp	qcom-pm8941.dtsi	/^		pm8941_temp: temp-alarm@2400 {$/;"	l
pm8941_vadc	qcom-pm8941.dtsi	/^		pm8941_vadc: vadc@3100 {$/;"	l
pm8941_wled	qcom-pm8941.dtsi	/^		pm8941_wled: wled@d800 {$/;"	l	label:pm8941_1
pm_domains	ste-dbx5x0.dtsi	/^		pm_domains: pm_domains0 {$/;"	l
pma8084_0	qcom-pma8084.dtsi	/^	pma8084_0: pma8084@0 {$/;"	l
pma8084_1	qcom-pma8084.dtsi	/^	pma8084_1: pma8084@1 {$/;"	l
pma8084_5vs1	qcom-apq8084.dtsi	/^					pma8084_5vs1: 5vs1 {};$/;"	l
pma8084_gpios	qcom-pma8084.dtsi	/^		pma8084_gpios: gpios@c000 {$/;"	l
pma8084_l1	qcom-apq8084.dtsi	/^					pma8084_l1: l1 {};$/;"	l
pma8084_l10	qcom-apq8084.dtsi	/^					pma8084_l10: l10 {};$/;"	l
pma8084_l11	qcom-apq8084.dtsi	/^					pma8084_l11: l11 {};$/;"	l
pma8084_l12	qcom-apq8084.dtsi	/^					pma8084_l12: l12 {};$/;"	l
pma8084_l13	qcom-apq8084.dtsi	/^					pma8084_l13: l13 {};$/;"	l
pma8084_l14	qcom-apq8084.dtsi	/^					pma8084_l14: l14 {};$/;"	l
pma8084_l15	qcom-apq8084.dtsi	/^					pma8084_l15: l15 {};$/;"	l
pma8084_l16	qcom-apq8084.dtsi	/^					pma8084_l16: l16 {};$/;"	l
pma8084_l17	qcom-apq8084.dtsi	/^					pma8084_l17: l17 {};$/;"	l
pma8084_l18	qcom-apq8084.dtsi	/^					pma8084_l18: l18 {};$/;"	l
pma8084_l19	qcom-apq8084.dtsi	/^					pma8084_l19: l19 {};$/;"	l
pma8084_l2	qcom-apq8084.dtsi	/^					pma8084_l2: l2 {};$/;"	l
pma8084_l20	qcom-apq8084.dtsi	/^					pma8084_l20: l20 {};$/;"	l
pma8084_l21	qcom-apq8084.dtsi	/^					pma8084_l21: l21 {};$/;"	l
pma8084_l22	qcom-apq8084.dtsi	/^					pma8084_l22: l22 {};$/;"	l
pma8084_l23	qcom-apq8084.dtsi	/^					pma8084_l23: l23 {};$/;"	l
pma8084_l24	qcom-apq8084.dtsi	/^					pma8084_l24: l24 {};$/;"	l
pma8084_l25	qcom-apq8084.dtsi	/^					pma8084_l25: l25 {};$/;"	l
pma8084_l26	qcom-apq8084.dtsi	/^					pma8084_l26: l26 {};$/;"	l
pma8084_l27	qcom-apq8084.dtsi	/^					pma8084_l27: l27 {};$/;"	l
pma8084_l3	qcom-apq8084.dtsi	/^					pma8084_l3: l3 {};$/;"	l
pma8084_l4	qcom-apq8084.dtsi	/^					pma8084_l4: l4 {};$/;"	l
pma8084_l5	qcom-apq8084.dtsi	/^					pma8084_l5: l5 {};$/;"	l
pma8084_l6	qcom-apq8084.dtsi	/^					pma8084_l6: l6 {};$/;"	l
pma8084_l7	qcom-apq8084.dtsi	/^					pma8084_l7: l7 {};$/;"	l
pma8084_l8	qcom-apq8084.dtsi	/^					pma8084_l8: l8 {};$/;"	l
pma8084_l9	qcom-apq8084.dtsi	/^					pma8084_l9: l9 {};$/;"	l
pma8084_lvs1	qcom-apq8084.dtsi	/^					pma8084_lvs1: lvs1 {};$/;"	l
pma8084_lvs2	qcom-apq8084.dtsi	/^					pma8084_lvs2: lvs2 {};$/;"	l
pma8084_lvs3	qcom-apq8084.dtsi	/^					pma8084_lvs3: lvs3 {};$/;"	l
pma8084_lvs4	qcom-apq8084.dtsi	/^					pma8084_lvs4: lvs4 {};$/;"	l
pma8084_mpps	qcom-pma8084.dtsi	/^		pma8084_mpps: mpps@a000 {$/;"	l
pma8084_s1	qcom-apq8084.dtsi	/^					pma8084_s1: s1 {};$/;"	l
pma8084_s10	qcom-apq8084.dtsi	/^					pma8084_s10: s10 {};$/;"	l
pma8084_s11	qcom-apq8084.dtsi	/^					pma8084_s11: s11 {};$/;"	l
pma8084_s12	qcom-apq8084.dtsi	/^					pma8084_s12: s12 {};$/;"	l
pma8084_s2	qcom-apq8084.dtsi	/^					pma8084_s2: s2 {};$/;"	l
pma8084_s3	qcom-apq8084.dtsi	/^					pma8084_s3: s3 {};$/;"	l
pma8084_s4	qcom-apq8084.dtsi	/^					pma8084_s4: s4 {};$/;"	l
pma8084_s5	qcom-apq8084.dtsi	/^					pma8084_s5: s5 {};$/;"	l
pma8084_s6	qcom-apq8084.dtsi	/^					pma8084_s6: s6 {};$/;"	l
pma8084_s7	qcom-apq8084.dtsi	/^					pma8084_s7: s7 {};$/;"	l
pma8084_s8	qcom-apq8084.dtsi	/^					pma8084_s8: s8 {};$/;"	l
pma8084_s9	qcom-apq8084.dtsi	/^					pma8084_s9: s9 {};$/;"	l
pma8084_temp	qcom-pma8084.dtsi	/^		pma8084_temp: temp-alarm@2400 {$/;"	l
pma8084_vadc	qcom-pma8084.dtsi	/^		pma8084_vadc: vadc@3100 {$/;"	l
pmb0	bcm63138.dtsi	/^		pmb0: reset-controller@4800c0 {$/;"	l
pmb1	bcm63138.dtsi	/^		pmb1: reset-controller@4800e0 {$/;"	l
pmc	at91rm9200.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9260.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9261.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9263.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9g20.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9g45.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9n12.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9rl.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5_can.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5_isi.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5_lcd.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5_macb0.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5_macb1.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	at91sam9x5_usart3.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d2.dtsi	/^			pmc: pmc@f0014000 {$/;"	l
pmc	sama5d3.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_can.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_emac.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_gmac.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_lcd.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_mci2.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_tcb1.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d3_uart.dtsi	/^			pmc: pmc@fffffc00 {$/;"	l
pmc	sama5d4.dtsi	/^			pmc: pmc@f0018000 {$/;"	l
pmc0	imx7ulp.dtsi	/^		pmc0: pmc0@410a1000 {$/;"	l	label:ahbbridge1
pmc1	imx7ulp.dtsi	/^		pmc1: pmc1@40400000 {$/;"	l	label:ahbbridge0
pmd_stm_clock_mux_ck	omap44xx-clocks.dtsi	/^	pmd_stm_clock_mux_ck: pmd_stm_clock_mux_ck@1a20 {$/;"	l
pmd_trace_clk_mux_ck	omap44xx-clocks.dtsi	/^	pmd_trace_clk_mux_ck: pmd_trace_clk_mux_ck@1a20 {$/;"	l
pmecc	at91sam9n12.dtsi	/^			pmecc: ecc-engine@ffffe000 {$/;"	l
pmecc	at91sam9x5.dtsi	/^			pmecc: ecc-engine@ffffe000 {$/;"	l
pmecc	sama5d2.dtsi	/^				pmecc: ecc-engine@f8014070 {$/;"	l	label:hsmc
pmecc	sama5d3.dtsi	/^				pmecc: ecc-engine@ffffc070 {$/;"	l	label:hsmc
pmecc	sama5d4.dtsi	/^				pmecc: ecc-engine@ffffc070 {$/;"	l	label:hsmc
pmic	at91-kizbox2.dts	/^				pmic: act8865@5b {$/;"	l	label:i2c1
pmic	at91-sama5d3_xplained.dts	/^				pmic: act8865@5b {$/;"	l	label:i2c1
pmic	backup/imx7dea-com-kit_v2.dts	/^        pmic: pfuze3000@08 {$/;"	l
pmic	imx27-pdk.dts	/^	pmic: mc13783@0 {$/;"	l
pmic	imx27-phytec-phycore-som.dtsi	/^	pmic: mc13783@0 {$/;"	l
pmic	imx51-babbage.dts	/^	pmic: mc13892@0 {$/;"	l
pmic	imx51-digi-connectcore-som.dtsi	/^	pmic: mc13892@0 {$/;"	l
pmic	imx53-qsb.dts	/^	pmic: dialog@48 {$/;"	l
pmic	imx53-qsrb.dts	/^	pmic: mc34708@8 {$/;"	l
pmic	imx53-smd.dts	/^	pmic: dialog@48 {$/;"	l
pmic	imx53-tqma53.dtsi	/^	pmic: mc34708@8 {$/;"	l
pmic	imx53-voipac-dmm-668.dtsi	/^	pmic: dialog@48 {$/;"	l
pmic	imx6dl-riotboard.dts	/^	pmic: pf0100@08 {$/;"	l
pmic	imx6dlea-com.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6dqscm-1gb-evb-fix-ldo.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6dqscm-qwks-rev2.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6q-dmo-edmqmx6.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6q-gw5400-a.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6q-novena.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6qdl-apalis.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6qdl-colibri.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6qdl-gw54xx.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6qdl-sabreauto.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6qdl-sabresd.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6qea-com.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sl-evk.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sll-evk.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sll-lpddr3-arm2.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sx-14x14-arm2.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sx-19x19-arm2.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sx-sabreauto.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sx-sdb-reva.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sx-sdb.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sx-udoo-neo.dtsi	/^	pmic: pmic@08 {$/;"	l
pmic	imx6sxea-com.dtsi	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6sxscm-evb.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6ul-14x14-ddr3-arm2.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6ul-14x14-evk-pf1550.dts	/^	pmic: pf1550@08 {$/;"	l
pmic	imx6ul-14x14-lpddr2-arm2.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6ul-9x9-evk.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx6ul-pico-hobbit.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx6ulea-com.dtsi	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx6ull-14x14-ddr3-arm2.dts	/^	pmic: pfuze100@08 {$/;"	l
pmic	imx6ull-9x9-evk.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7d-12x12-ddr3-arm2.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7d-12x12-lpddr3-arm2.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7d-19x19-lpddr2-arm2.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7d-cl-som-imx7.dts	/^	pmic: pmic@8 {$/;"	l
pmic	imx7d-nitrogen7.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7d-pico.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7d-sdb.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	imx7dea-com-kit.dts	/^        pmic: pfuze3000@08 {$/;"	l
pmic	imx7dea-com-kit_v2.dts	/^        pmic: pfuze3000@08 {$/;"	l
pmic	imx7dea-com-ptp.dts	/^        pmic: pfuze3000@08 {$/;"	l
pmic	imx7dea-ucom-kit.dts	/^	pmic: bd7181x@4b {$/;"	l
pmic	imx7dea-ucom-kit_v2.dts	/^	pmic: bd7181x@4b {$/;"	l
pmic	imx7dea-ucom-ptp.dts	/^	pmic: bd7181x@4b {$/;"	l
pmic	imx7s-warp.dts	/^	pmic: pfuze3000@08 {$/;"	l
pmic	mmp2-brownstone.dts	/^				pmic: max8925@3c {$/;"	l	label:twsi1
pmic	mt6323.dtsi	/^	pmic: mt6323 {$/;"	l
pmic	mt8135-evbp1.dts	/^	pmic: mt6397 {$/;"	l
pmic	pxa910-dkb.dts	/^				pmic: 88pm860x@34 {$/;"	l	label:twsi1
pmic	r8a7790-lager.dts	/^	pmic: pmic@0 {$/;"	l
pmic	r8a7791-koelsch.dts	/^	pmic: pmic@0 {$/;"	l
pmic	sama5d3xcm_cmp.dtsi	/^				pmic: act8865@5b {$/;"	l	label:i2c1
pmic	tegra124-apalis.dtsi	/^		pmic: pmic@40 {$/;"	l
pmic	tegra124-jetson-tk1.dts	/^		pmic: pmic@40 {$/;"	l
pmic	tegra124-nyan.dtsi	/^		pmic: pmic@40 {$/;"	l
pmic	tegra124-venice2.dts	/^		pmic: pmic@40 {$/;"	l
pmic	tegra20-colibri-512.dtsi	/^		pmic: tps6586x@34 {$/;"	l
pmic	tegra20-harmony.dts	/^		pmic: tps6586x@34 {$/;"	l
pmic	tegra20-paz00.dts	/^		pmic: tps6586x@34 {$/;"	l
pmic	tegra20-seaboard.dts	/^		pmic: tps6586x@34 {$/;"	l
pmic	tegra20-tamonten.dtsi	/^		pmic: tps6586x@34 {$/;"	l
pmic	tegra20-ventana.dts	/^		pmic: tps6586x@34 {$/;"	l
pmic	tegra30-apalis.dtsi	/^		pmic: tps65911@2d {$/;"	l
pmic	tegra30-beaver.dts	/^		pmic: tps65911@2d {$/;"	l
pmic	tegra30-cardhu.dtsi	/^		pmic: tps65911@2d {$/;"	l
pmic	tegra30-colibri.dtsi	/^		pmic: tps65911@2d {$/;"	l
pmic_dvs_1	exynos5410-odroidxu.dts	/^	pmic_dvs_1: pmic-dvs-1 {$/;"	l
pmic_dvs_1	exynos5420-peach-pit.dts	/^	pmic_dvs_1: pmic-dvs-1 {$/;"	l
pmic_dvs_1	exynos5800-peach-pi.dts	/^	pmic_dvs_1: pmic-dvs-1 {$/;"	l
pmic_dvs_2	exynos5410-odroidxu.dts	/^	pmic_dvs_2: pmic-dvs-2 {$/;"	l
pmic_dvs_2	exynos5420-peach-pit.dts	/^	pmic_dvs_2: pmic-dvs-2 {$/;"	l
pmic_dvs_2	exynos5800-peach-pi.dts	/^	pmic_dvs_2: pmic-dvs-2 {$/;"	l
pmic_dvs_3	exynos5410-odroidxu.dts	/^	pmic_dvs_3: pmic-dvs-3 {$/;"	l
pmic_dvs_3	exynos5420-peach-pit.dts	/^	pmic_dvs_3: pmic-dvs-3 {$/;"	l
pmic_dvs_3	exynos5800-peach-pi.dts	/^	pmic_dvs_3: pmic-dvs-3 {$/;"	l
pmic_int	rk3036-kylin.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3066a-rayeager.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-evb.dtsi	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-fennec.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-miqi.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-phycore-som.dtsi	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-popmetal.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-r89.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-rock2-square.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int	rk3288-tinker.dts	/^		pmic_int: pmic-int {$/;"	l
pmic_int_l	rk3288-veyron.dtsi	/^		pmic_int_l: pmic-int-l {$/;"	l
pmic_selb	exynos5420-peach-pit.dts	/^	pmic_selb: pmic-selb {$/;"	l
pmic_selb	exynos5800-peach-pi.dts	/^	pmic_selb: pmic-selb {$/;"	l
pmic_sleep	rk3288-miqi.dts	/^		pmic_sleep: pmic-sleep {$/;"	l
pmic_sleep	rk3288-phycore-som.dtsi	/^		pmic_sleep: pmic-sleep {$/;"	l
pmic_vsel	rk3288-firefly-beta.dts	/^		pmic_vsel: pmic-vsel {$/;"	l
pmic_vsel	rk3288-firefly-reload-core.dtsi	/^		pmic_vsel: pmic-vsel {$/;"	l
pmic_vsel	rk3288-firefly.dts	/^		pmic_vsel: pmic-vsel {$/;"	l
pmic_vsel	rk3288-miqi.dts	/^		pmic_vsel: pmic-vsel {$/;"	l
pmic_vsel	rk3288-r89.dts	/^		pmic_vsel: pmic-vsel {$/;"	l
pmicgpio	qcom-mdm9615.dtsi	/^				pmicgpio: gpio@150 {$/;"	l
pmicintc	qcom-apq8064.dtsi	/^			pmicintc: pmic@0 {$/;"	l
pmicintc	qcom-mdm9615.dtsi	/^			pmicintc: pmic@0 {$/;"	l
pmicintc	qcom-msm8960.dtsi	/^			pmicintc: pmic@0 {$/;"	l
pmicleds	imx27-phytec-phycore-som.dtsi	/^		pmicleds: leds {$/;"	l	label:pmic
pmicmpp	qcom-mdm9615.dtsi	/^				pmicmpp: mpp@50 {$/;"	l
pmmc	keystone-k2g.dtsi	/^		pmmc: pmmc@02921c00 {$/;"	l
pmsu	armada-370-xp.dtsi	/^			pmsu: pmsu@22000 {$/;"	l
pmsu	armada-38x.dtsi	/^			pmsu: pmsu@22000 {$/;"	l
pmu	arm-realview-eb-mp.dtsi	/^		pmu: pmu@0 {$/;"	l
pmu	arm-realview-pba8.dts	/^	pmu: pmu@0 {$/;"	l
pmu	arm-realview-pbx-a9.dts	/^	pmu: pmu@0 {$/;"	l
pmu	bcm28155-ap.dts	/^		pmu: pmu@8 {$/;"	l
pmu	dove.dtsi	/^			pmu: power-management@d0000 {$/;"	l
pmu	imx7ulp.dtsi	/^	pmu: pmu@a7 {$/;"	l
pmu	rk3288.dtsi	/^	pmu: power-management@ff730000 {$/;"	l
pmu	rk3xxx.dtsi	/^	pmu: pmu@20004000 {$/;"	l
pmu	socfpga.dtsi	/^	pmu: pmu@ff111000 {$/;"	l
pmu	ste-nomadik-stn8815.dtsi	/^	pmu: pmu@101e9000 {$/;"	l
pmu_regulator	atlas7.dtsi	/^		pmu_regulator: pmu_regulator@10E30020 {$/;"	l
pmu_syscon	s5pv210.dtsi	/^			pmu_syscon: syscon@e0108000 {$/;"	l	label:clocks
pmu_system_controller	exynos3250.dtsi	/^		pmu_system_controller: system-controller@10020000 {$/;"	l
pmu_system_controller	exynos4.dtsi	/^	pmu_system_controller: system-controller@10020000 {$/;"	l
pmu_system_controller	exynos5250.dtsi	/^		pmu_system_controller: system-controller@10040000 {$/;"	l
pmu_system_controller	exynos5260.dtsi	/^		pmu_system_controller: system-controller@10D50000 {$/;"	l
pmu_system_controller	exynos5410.dtsi	/^		pmu_system_controller: system-controller@10040000 {$/;"	l	label:soc
pmu_system_controller	exynos5420.dtsi	/^		pmu_system_controller: system-controller@10040000 {$/;"	l
pmugrf	rv1108.dtsi	/^	pmugrf: syscon@20060000 {$/;"	l
pmx0	hi3620-hi4511.dts	/^		pmx0: pinmux@803000 {$/;"	l
pmx0	hi3620.dtsi	/^		pmx0: pinmux@803000 {$/;"	l
pmx1	hi3620-hi4511.dts	/^		pmx1: pinmux@803800 {$/;"	l
pmx1	hi3620.dtsi	/^		pmx1: pinmux@803800 {$/;"	l
pmx_USB_copy_button	kirkwood-ts219-6281.dts	/^			pmx_USB_copy_button: pmx-USB-copy-button {$/;"	l	label:pinctrl
pmx_USB_copy_button	kirkwood-ts219-6282.dts	/^			pmx_USB_copy_button: pmx-USB-copy-button {$/;"	l	label:pinctrl
pmx_USB_copy_button	kirkwood-ts419.dtsi	/^			pmx_USB_copy_button: pmx-USB-copy-button {$/;"	l	label:pinctrl
pmx_act_sata0	kirkwood-blackarmor-nas220.dts	/^	pmx_act_sata0: pmx-act-sata0 {$/;"	l
pmx_act_sata1	kirkwood-blackarmor-nas220.dts	/^	pmx_act_sata1: pmx-act-sata1 {$/;"	l
pmx_alarmled_12	kirkwood-synology.dtsi	/^			pmx_alarmled_12: pmx-alarmled-12 {$/;"	l	label:pinctrl
pmx_audio1_extclk	dove.dtsi	/^					pmx_audio1_extclk: pmx-audio1-extclk {$/;"	l	label:pinctrl
pmx_audio1_gpio	dove.dtsi	/^					pmx_audio1_gpio: pmx-audio1-gpio {$/;"	l	label:pinctrl
pmx_audio1_i2s1_spdifo	dove.dtsi	/^					pmx_audio1_i2s1_spdifo: pmx-audio1-i2s1-spdifo {$/;"	l	label:pinctrl
pmx_beeper	kirkwood-b3.dts	/^			pmx_beeper: pmx-beeper {$/;"	l	label:pinctrl
pmx_board_id	kirkwood-ts219-6281.dts	/^			pmx_board_id: pmx-board-id {$/;"	l	label:pinctrl
pmx_board_id	kirkwood-ts219-6282.dts	/^			pmx_board_id: pmx-board-id {$/;"	l	label:pinctrl
pmx_board_id	orion5x-lacie-d2-network.dts	/^	pmx_board_id: pmx-board-id {$/;"	l
pmx_btn_copy	kirkwood-nsa3x0-common.dtsi	/^			pmx_btn_copy: pmx-btn-copy {$/;"	l	label:pinctrl
pmx_btn_power	kirkwood-nsa3x0-common.dtsi	/^			pmx_btn_power: pmx-btn-power {$/;"	l	label:pinctrl
pmx_btn_reset	kirkwood-linksys-viper.dts	/^	pmx_btn_reset: pmx-btn-reset {$/;"	l
pmx_btn_reset	kirkwood-nsa3x0-common.dtsi	/^			pmx_btn_reset: pmx-btn-reset {$/;"	l	label:pinctrl
pmx_btn_restart	kirkwood-dir665.dts	/^			pmx_btn_restart: pmx-btn-restart {$/;"	l	label:pinctrl
pmx_btn_wps	kirkwood-dir665.dts	/^			pmx_btn_wps: pmx-btn-wps {$/;"	l	label:pinctrl
pmx_btn_wps	kirkwood-linksys-viper.dts	/^	pmx_btn_wps: pmx-btn-wps {$/;"	l
pmx_button_backup	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_button_backup: pmx-button-backup {$/;"	l	label:pinctrl
pmx_button_backup	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_button_backup: pmx-button-backup {$/;"	l	label:pinctrl
pmx_button_eject	kirkwood-pogoplug-series-4.dts	/^	pmx_button_eject: pmx-button-eject {$/;"	l
pmx_button_function	kirkwood-linkstation-6282.dtsi	/^			pmx_button_function: pmx-button-function {$/;"	l	label:pinctrl
pmx_button_function	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_button_function: pmx-button-function {$/;"	l	label:pinctrl
pmx_button_function	kirkwood-linkstation.dtsi	/^			pmx_button_function: pmx-button-function {$/;"	l	label:pinctrl
pmx_button_function	kirkwood-lsxl.dtsi	/^			pmx_button_function: pmx-button-function {$/;"	l	label:pinctrl
pmx_button_function	kirkwood-netxbig.dtsi	/^	pmx_button_function: pmx-button-function {$/;"	l
pmx_button_otb	kirkwood-iconnect.dts	/^			pmx_button_otb: pmx-button-otb {$/;"	l	label:pinctrl
pmx_button_otb	kirkwood-iomega_ix2_200.dts	/^			pmx_button_otb: pmx-button-otb {$/;"	l	label:pinctrl
pmx_button_power	kirkwood-b3.dts	/^			pmx_button_power: pmx-button-power {$/;"	l	label:pinctrl
pmx_button_power	kirkwood-blackarmor-nas220.dts	/^	pmx_button_power: pmx-button-power {$/;"	l
pmx_button_power	kirkwood-dnskw.dtsi	/^			pmx_button_power: pmx-button-power {$/;"	l	label:pinctrl
pmx_button_power	kirkwood-iomega_ix2_200.dts	/^			pmx_button_power: pmx-button-power {$/;"	l	label:pinctrl
pmx_button_power	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_button_power: pmx-button-power {$/;"	l	label:pinctrl
pmx_button_power	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_button_power: pmx-button-power {$/;"	l	label:pinctrl
pmx_button_power	kirkwood-t5325.dts	/^			pmx_button_power: pmx-button_power {$/;"	l	label:pinctrl
pmx_button_power_off	kirkwood-netxbig.dtsi	/^	pmx_button_power_off: pmx-button-power-off {$/;"	l
pmx_button_power_on	kirkwood-netxbig.dtsi	/^	pmx_button_power_on: pmx-button-power-on {$/;"	l
pmx_button_reset	kirkwood-blackarmor-nas220.dts	/^	pmx_button_reset: pmx-button-reset {$/;"	l
pmx_button_reset	kirkwood-dnskw.dtsi	/^			pmx_button_reset: pmx-button-reset {$/;"	l	label:pinctrl
pmx_button_reset	kirkwood-ib62x0.dts	/^			pmx_button_reset: pmx-button-reset {$/;"	l	label:pinctrl
pmx_button_reset	kirkwood-iconnect.dts	/^			pmx_button_reset: pmx-button-reset {$/;"	l	label:pinctrl
pmx_button_reset	kirkwood-iomega_ix2_200.dts	/^			pmx_button_reset: pmx-button-reset {$/;"	l	label:pinctrl
pmx_button_reset	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_button_reset: pmx-button-reset {$/;"	l	label:pinctrl
pmx_button_reset	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_button_reset: pmx-button-reset {$/;"	l	label:pinctrl
pmx_button_unmount	kirkwood-dnskw.dtsi	/^			pmx_button_unmount: pmx-button-unmount {$/;"	l	label:pinctrl
pmx_button_usb_copy	kirkwood-ib62x0.dts	/^			pmx_button_usb_copy: pmx-button-usb-copy {$/;"	l	label:pinctrl
pmx_buttons	orion5x-lacie-d2-network.dts	/^	pmx_buttons: pmx-buttons {$/;"	l
pmx_buttons	orion5x-lswsgl.dts	/^	pmx_buttons: pmx-buttons {$/;"	l
pmx_buttons	orion5x-maxtor-shared-storage-2.dts	/^	pmx_buttons: pmx-buttons {$/;"	l
pmx_buzzer	kirkwood-nsa320.dts	/^			pmx_buzzer: pmx-buzzer {$/;"	l	label:pinctrl
pmx_buzzer	kirkwood-nsa325.dts	/^			pmx_buzzer: pmx-buzzer {$/;"	l	label:pinctrl
pmx_camera	dove.dtsi	/^					pmx_camera: pmx-camera {$/;"	l	label:pinctrl
pmx_camera_gpio	dove.dtsi	/^					pmx_camera_gpio: pmx-camera-gpio {$/;"	l	label:pinctrl
pmx_cloudbox_sata0	kirkwood-cloudbox.dts	/^			pmx_cloudbox_sata0: pmx-cloudbox-sata0 {$/;"	l	label:pinctrl
pmx_core	da850-evm.dts	/^		pmx_core: pinmux@14120 {$/;"	l
pmx_core	da850.dtsi	/^		pmx_core: pinmux@14120 {$/;"	l
pmx_debug_led	orion5x-rd88f5182-nas.dts	/^	pmx_debug_led: pmx-debug_led {$/;"	l
pmx_dip_switches	kirkwood-openblocks_a6.dts	/^			pmx_dip_switches: pmx-dip-switches {$/;"	l	label:pinctrl
pmx_dip_switches	kirkwood-openblocks_a7.dts	/^			pmx_dip_switches: pmx-dip-switches {$/;"	l	label:pinctrl
pmx_fan_fail	orion5x-lacie-d2-network.dts	/^	pmx_fan_fail: pmx-fan-fail {$/;"	l
pmx_fan_high	kirkwood-linkstation-6282.dtsi	/^			pmx_fan_high: pmx-fan-high {$/;"	l	label:pinctrl
pmx_fan_high	kirkwood-linkstation-lswxl.dts	/^			pmx_fan_high: pmx-fan-high {$/;"	l	label:pinctrl
pmx_fan_high	kirkwood-lsxl.dtsi	/^			pmx_fan_high: pmx-fan-high {$/;"	l	label:pinctrl
pmx_fan_high	mvebu-linkstation-fan.dtsi	/^	pmx_fan_high: pmx-fan-high {$/;"	l
pmx_fan_high	orion5x-linkstation-lschl.dts	/^	pmx_fan_high: pmx-fan-high {$/;"	l
pmx_fan_high	orion5x-linkstation-lswtgl.dts	/^	pmx_fan_high: pmx-fan-high {$/;"	l
pmx_fan_high_speed	kirkwood-dnskw.dtsi	/^			pmx_fan_high_speed: pmx-fan-high-speed {$/;"	l	label:pinctrl
pmx_fan_lock	kirkwood-linkstation-6282.dtsi	/^			pmx_fan_lock: pmx-fan-lock {$/;"	l	label:pinctrl
pmx_fan_lock	kirkwood-linkstation-lswxl.dts	/^			pmx_fan_lock: pmx-fan-lock {$/;"	l	label:pinctrl
pmx_fan_lock	kirkwood-lsxl.dtsi	/^			pmx_fan_lock: pmx-fan-lock {$/;"	l	label:pinctrl
pmx_fan_lock	mvebu-linkstation-fan.dtsi	/^	pmx_fan_lock: pmx-fan-lock {$/;"	l
pmx_fan_lock	orion5x-linkstation-lschl.dts	/^	pmx_fan_lock: pmx-fan-lock {$/;"	l
pmx_fan_lock	orion5x-linkstation-lswtgl.dts	/^	pmx_fan_lock: pmx-fan-lock {$/;"	l
pmx_fan_low	kirkwood-linkstation-6282.dtsi	/^			pmx_fan_low: pmx-fan-low {$/;"	l	label:pinctrl
pmx_fan_low	kirkwood-linkstation-lswxl.dts	/^			pmx_fan_low: pmx-fan-low {$/;"	l	label:pinctrl
pmx_fan_low	kirkwood-lsxl.dtsi	/^			pmx_fan_low: pmx-fan-low {$/;"	l	label:pinctrl
pmx_fan_low	mvebu-linkstation-fan.dtsi	/^	pmx_fan_low: pmx-fan-low {$/;"	l
pmx_fan_low	orion5x-linkstation-lschl.dts	/^	pmx_fan_low: pmx-fan-low {$/;"	l
pmx_fan_low	orion5x-linkstation-lswtgl.dts	/^	pmx_fan_low: pmx-fan-low {$/;"	l
pmx_fan_low_speed	kirkwood-dnskw.dtsi	/^			pmx_fan_low_speed: pmx-fan-low-speed {$/;"	l	label:pinctrl
pmx_fan_tacho	kirkwood-dnskw.dtsi	/^			pmx_fan_tacho: pmx-fan-tacho {$/;"	l	label:pinctrl
pmx_fanalarm_18	kirkwood-synology.dtsi	/^			pmx_fanalarm_18: pmx-fanalarm-18 {$/;"	l	label:pinctrl
pmx_fanalarm_35	kirkwood-synology.dtsi	/^			pmx_fanalarm_35: pmx-fanalarm-35 {$/;"	l	label:pinctrl
pmx_fanalarm_44	kirkwood-synology.dtsi	/^			pmx_fanalarm_44: pmx-fanalarm-44 {$/;"	l	label:pinctrl
pmx_fanalarm_45	kirkwood-synology.dtsi	/^			pmx_fanalarm_45: pmx-fanalarm-45 {$/;"	l	label:pinctrl
pmx_fanctrl_15	kirkwood-synology.dtsi	/^			pmx_fanctrl_15: pmx-fanctrl-15 {$/;"	l	label:pinctrl
pmx_fanctrl_16	kirkwood-synology.dtsi	/^			pmx_fanctrl_16: pmx-fanctrl-16 {$/;"	l	label:pinctrl
pmx_fanctrl_17	kirkwood-synology.dtsi	/^			pmx_fanctrl_17: pmx-fanctrl-17 {$/;"	l	label:pinctrl
pmx_fanctrl_32	kirkwood-synology.dtsi	/^			pmx_fanctrl_32: pmx-fanctrl-32 {$/;"	l	label:pinctrl
pmx_fanctrl_33	kirkwood-synology.dtsi	/^			pmx_fanctrl_33: pmx-fanctrl-33 {$/;"	l	label:pinctrl
pmx_fanctrl_34	kirkwood-synology.dtsi	/^			pmx_fanctrl_34: pmx-fanctrl-34 {$/;"	l	label:pinctrl
pmx_ge	orion5x-mv88f5181.dtsi	/^	pmx_ge: pmx-ge {$/;"	l
pmx_ge1	kirkwood.dtsi	/^			pmx_ge1: pmx-ge1 {$/;"	l	label:pinctrl
pmx_gpio_0	dove.dtsi	/^					pmx_gpio_0: pmx-gpio-0 {$/;"	l	label:pinctrl
pmx_gpio_1	dove.dtsi	/^					pmx_gpio_1: pmx-gpio-1 {$/;"	l	label:pinctrl
pmx_gpio_10	dove.dtsi	/^					pmx_gpio_10: pmx-gpio-10 {$/;"	l	label:pinctrl
pmx_gpio_11	dove.dtsi	/^					pmx_gpio_11: pmx-gpio-11 {$/;"	l	label:pinctrl
pmx_gpio_12	dove.dtsi	/^					pmx_gpio_12: pmx-gpio-12 {$/;"	l	label:pinctrl
pmx_gpio_13	dove.dtsi	/^					pmx_gpio_13: pmx-gpio-13 {$/;"	l	label:pinctrl
pmx_gpio_14	dove.dtsi	/^					pmx_gpio_14: pmx-gpio-14 {$/;"	l	label:pinctrl
pmx_gpio_15	dove.dtsi	/^					pmx_gpio_15: pmx-gpio-15 {$/;"	l	label:pinctrl
pmx_gpio_16	dove.dtsi	/^					pmx_gpio_16: pmx-gpio-16 {$/;"	l	label:pinctrl
pmx_gpio_17	dove.dtsi	/^					pmx_gpio_17: pmx-gpio-17 {$/;"	l	label:pinctrl
pmx_gpio_18	dove.dtsi	/^					pmx_gpio_18: pmx-gpio-18 {$/;"	l	label:pinctrl
pmx_gpio_19	dove.dtsi	/^					pmx_gpio_19: pmx-gpio-19 {$/;"	l	label:pinctrl
pmx_gpio_2	dove.dtsi	/^					pmx_gpio_2: pmx-gpio-2 {$/;"	l	label:pinctrl
pmx_gpio_20	dove.dtsi	/^					pmx_gpio_20: pmx-gpio-20 {$/;"	l	label:pinctrl
pmx_gpio_21	dove.dtsi	/^					pmx_gpio_21: pmx-gpio-21 {$/;"	l	label:pinctrl
pmx_gpio_3	dove.dtsi	/^					pmx_gpio_3: pmx-gpio-3 {$/;"	l	label:pinctrl
pmx_gpio_4	dove.dtsi	/^					pmx_gpio_4: pmx-gpio-4 {$/;"	l	label:pinctrl
pmx_gpio_5	dove.dtsi	/^					pmx_gpio_5: pmx-gpio-5 {$/;"	l	label:pinctrl
pmx_gpio_6	dove.dtsi	/^					pmx_gpio_6: pmx-gpio-6 {$/;"	l	label:pinctrl
pmx_gpio_7	dove.dtsi	/^					pmx_gpio_7: pmx-gpio-7 {$/;"	l	label:pinctrl
pmx_gpio_8	dove.dtsi	/^					pmx_gpio_8: pmx-gpio-8 {$/;"	l	label:pinctrl
pmx_gpio_9	dove.dtsi	/^					pmx_gpio_9: pmx-gpio-9 {$/;"	l	label:pinctrl
pmx_gpio_header	kirkwood-openblocks_a6.dts	/^			pmx_gpio_header: pmx-gpio-header {$/;"	l	label:pinctrl
pmx_gpio_header	kirkwood-openblocks_a7.dts	/^			pmx_gpio_header: pmx-gpio-header {$/;"	l	label:pinctrl
pmx_gpio_header_gpo	kirkwood-openblocks_a7.dts	/^			pmx_gpio_header_gpo: pxm-gpio-header-gpo {$/;"	l	label:pinctrl
pmx_gpio_init	kirkwood-openblocks_a6.dts	/^			pmx_gpio_init: pmx-init {$/;"	l	label:pinctrl
pmx_gpio_init	kirkwood-openblocks_a7.dts	/^			pmx_gpio_init: pmx-init {$/;"	l	label:pinctrl
pmx_hdd1_pwr_29	kirkwood-synology.dtsi	/^			pmx_hdd1_pwr_29: pmx-hdd1-pwr-29 {$/;"	l	label:pinctrl
pmx_hdd1_pwr_30	kirkwood-synology.dtsi	/^			pmx_hdd1_pwr_30: pmx-hdd-pwr-30 {$/;"	l	label:pinctrl
pmx_hdd2_pwr_31	kirkwood-synology.dtsi	/^			pmx_hdd2_pwr_31: pmx-hdd2-pwr-31 {$/;"	l	label:pinctrl
pmx_hdd2_pwr_34	kirkwood-synology.dtsi	/^			pmx_hdd2_pwr_34: pmx-hdd2-pwr-34 {$/;"	l	label:pinctrl
pmx_hdd3_pwr_44	kirkwood-synology.dtsi	/^			pmx_hdd3_pwr_44: pmx-hdd3-pwr-44 {$/;"	l	label:pinctrl
pmx_hdd4_pwr_45	kirkwood-synology.dtsi	/^			pmx_hdd4_pwr_45: pmx-hdd4-pwr-45 {$/;"	l	label:pinctrl
pmx_hddled_20	kirkwood-synology.dtsi	/^			pmx_hddled_20: pmx-hddled-20 {$/;"	l	label:pinctrl
pmx_hddled_21	kirkwood-synology.dtsi	/^			pmx_hddled_21: pmx-hddled-21 {$/;"	l	label:pinctrl
pmx_hddled_22	kirkwood-synology.dtsi	/^			pmx_hddled_22: pmx-hddled-22 {$/;"	l	label:pinctrl
pmx_hddled_23	kirkwood-synology.dtsi	/^			pmx_hddled_23: pmx-hddled-23 {$/;"	l	label:pinctrl
pmx_hddled_24	kirkwood-synology.dtsi	/^			pmx_hddled_24: pmx-hddled-24 {$/;"	l	label:pinctrl
pmx_hddled_25	kirkwood-synology.dtsi	/^			pmx_hddled_25: pmx-hddled-25 {$/;"	l	label:pinctrl
pmx_hddled_26	kirkwood-synology.dtsi	/^			pmx_hddled_26: pmx-hddled-26 {$/;"	l	label:pinctrl
pmx_hddled_27	kirkwood-synology.dtsi	/^			pmx_hddled_27: pmx-hddled-27 {$/;"	l	label:pinctrl
pmx_hddled_28	kirkwood-synology.dtsi	/^			pmx_hddled_28: pmx-hddled-28 {$/;"	l	label:pinctrl
pmx_hddled_36	kirkwood-synology.dtsi	/^			pmx_hddled_36: pmx-hddled-36 {$/;"	l	label:pinctrl
pmx_hddled_37	kirkwood-synology.dtsi	/^			pmx_hddled_37: pmx-hddled-37 {$/;"	l	label:pinctrl
pmx_hddled_38	kirkwood-synology.dtsi	/^			pmx_hddled_38: pmx-hddled-38 {$/;"	l	label:pinctrl
pmx_hddled_39	kirkwood-synology.dtsi	/^			pmx_hddled_39: pmx-hddled-39 {$/;"	l	label:pinctrl
pmx_hddled_40	kirkwood-synology.dtsi	/^			pmx_hddled_40: pmx-hddled-40 {$/;"	l	label:pinctrl
pmx_hddled_41	kirkwood-synology.dtsi	/^			pmx_hddled_41: pmx-hddled-41 {$/;"	l	label:pinctrl
pmx_hddled_42	kirkwood-synology.dtsi	/^			pmx_hddled_42: pmx-hddled-42 {$/;"	l	label:pinctrl
pmx_hddled_43	kirkwood-synology.dtsi	/^			pmx_hddled_43: pmx-hddled-43 {$/;"	l	label:pinctrl
pmx_hddled_44	kirkwood-synology.dtsi	/^			pmx_hddled_44: pmx-hddled-44 {$/;"	l	label:pinctrl
pmx_hddled_45	kirkwood-synology.dtsi	/^			pmx_hddled_45: pmx-hddled-45 {$/;"	l	label:pinctrl
pmx_htp	kirkwood-nsa320.dts	/^			pmx_htp: pmx-htp {$/;"	l	label:pinctrl
pmx_htp	kirkwood-nsa325.dts	/^			pmx_htp: pmx-htp {$/;"	l	label:pinctrl
pmx_i2c1	dove.dtsi	/^					pmx_i2c1: pmx-i2c1 {$/;"	l	label:pinctrl
pmx_i2c2	dove.dtsi	/^					pmx_i2c2: pmx-i2c2 {$/;"	l	label:pinctrl
pmx_i2c_gpio_scl	kirkwood-km_common.dtsi	/^			pmx_i2c_gpio_scl: pmx-gpio-scl {$/;"	l	label:pinctrl
pmx_i2c_gpio_sda	kirkwood-km_common.dtsi	/^			pmx_i2c_gpio_sda: pmx-gpio-sda {$/;"	l	label:pinctrl
pmx_i2cmux_0	dove.dtsi	/^					pmx_i2cmux_0: pmx-i2cmux-0 {$/;"	l	label:pinctrl
pmx_i2cmux_1	dove.dtsi	/^					pmx_i2cmux_1: pmx-i2cmux-1 {$/;"	l	label:pinctrl
pmx_i2cmux_2	dove.dtsi	/^					pmx_i2cmux_2: pmx-i2cmux-2 {$/;"	l	label:pinctrl
pmx_i2s	kirkwood-t5325.dts	/^			pmx_i2s: pmx-i2s {$/;"	l	label:pinctrl
pmx_jumper_jp1	kirkwood-ts419.dtsi	/^			pmx_jumper_jp1: pmx-jumper_jp1 {$/;"	l	label:pinctrl
pmx_keys	kirkwood-mv88f6281gtw-ge.dts	/^			pmx_keys: pmx-keys {$/;"	l
pmx_led	kirkwood-t5325.dts	/^			pmx_led: pmx-led {$/;"	l	label:pinctrl
pmx_led_24g	kirkwood-dir665.dts	/^			pmx_led_24g: pmx-led-24g {$/;"	l	label:pinctrl
pmx_led_5g	kirkwood-dir665.dts	/^			pmx_led_5g: pmx-led-5g {$/;"	l	label:pinctrl
pmx_led_alarm	kirkwood-linkstation-6282.dtsi	/^			pmx_led_alarm: pmx-led-alarm {$/;"	l	label:pinctrl
pmx_led_alarm	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_led_alarm: pmx-led-alarm {$/;"	l	label:pinctrl
pmx_led_alarm	kirkwood-linkstation.dtsi	/^			pmx_led_alarm: pmx-led-alarm {$/;"	l	label:pinctrl
pmx_led_alarm	kirkwood-lsxl.dtsi	/^			pmx_led_alarm: pmx-led-alarm {$/;"	l	label:pinctrl
pmx_led_alarm	mvebu-linkstation-gpio-simple.dtsi	/^	pmx_led_alarm: pmx-leds {$/;"	l
pmx_led_alarm	orion5x-linkstation-lschl.dts	/^	pmx_led_alarm: pmx-leds {$/;"	l
pmx_led_alarm	orion5x-linkstation-lswtgl.dts	/^	pmx_led_alarm: pmx-leds {$/;"	l
pmx_led_alarm	orion5x-lswsgl.dts	/^	pmx_led_alarm: pmx-leds {$/;"	l
pmx_led_backup	kirkwood-iomega_ix2_200.dts	/^			pmx_led_backup: pmx-led-backup {$/;"	l	label:pinctrl
pmx_led_backup_brt_ctrl_1	kirkwood-iomega_ix2_200.dts	/^			pmx_led_backup_brt_ctrl_1: pmx-led-backup-brt-ctrl-1 {$/;"	l	label:pinctrl
pmx_led_backup_brt_ctrl_2	kirkwood-iomega_ix2_200.dts	/^			pmx_led_backup_brt_ctrl_2: pmx-led-backup-brt-ctrl-2 {$/;"	l	label:pinctrl
pmx_led_blue	kirkwood-b3.dts	/^			pmx_led_blue: pmx-led-blue {$/;"	l	label:pinctrl
pmx_led_blue	kirkwood-sheevaplug-common.dtsi	/^			pmx_led_blue: pmx-led-blue {$/;"	l	label:pinctrl
pmx_led_blue_activity	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_led_blue_activity: pmx-led-blue-activity {$/;"	l	label:pinctrl
pmx_led_blue_backup	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_led_blue_backup: pmx-led-blue-backup {$/;"	l	label:pinctrl
pmx_led_blue_backup	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_led_blue_backup: pmx-led-blue-backup {$/;"	l	label:pinctrl
pmx_led_blue_disk1	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_led_blue_disk1: pmx-led-blue-disk1 {$/;"	l	label:pinctrl
pmx_led_blue_disk1	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_led_blue_disk1: pmx-led-blue-disk1 {$/;"	l	label:pinctrl
pmx_led_blue_disk2	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_led_blue_disk2: pmx-led-blue-disk2 {$/;"	l	label:pinctrl
pmx_led_blue_disk2	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_led_blue_disk2: pmx-led-blue-disk2 {$/;"	l	label:pinctrl
pmx_led_blue_disk3	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_led_blue_disk3: pmx-led-blue-disk3 {$/;"	l	label:pinctrl
pmx_led_blue_disk4	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_led_blue_disk4: pmx-led-blue-disk4 {$/;"	l	label:pinctrl
pmx_led_blue_power	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_led_blue_power: pmx-led-blue-power {$/;"	l	label:pinctrl
pmx_led_blue_power	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_led_blue_power: pmx-led-blue-power {$/;"	l	label:pinctrl
pmx_led_bluetooth	kirkwood-dreamplug.dts	/^			pmx_led_bluetooth: pmx-led-bluetooth {$/;"	l	label:pinctrl
pmx_led_copy_green	kirkwood-nsa3x0-common.dtsi	/^			pmx_led_copy_green: pmx-led-copy-green {$/;"	l	label:pinctrl
pmx_led_copy_red	kirkwood-nsa3x0-common.dtsi	/^			pmx_led_copy_red: pmx-led-copy-red {$/;"	l	label:pinctrl
pmx_led_disk_yellow	kirkwood-topkick.dts	/^			pmx_led_disk_yellow: pmx-led-disk-yellow {$/;"	l	label:pinctrl
pmx_led_esata_green	kirkwood-nsa310.dts	/^			pmx_led_esata_green: pmx-led-esata-green {$/;"	l	label:pinctrl
pmx_led_esata_green	kirkwood-nsa310a.dts	/^			pmx_led_esata_green: pmx-led-esata-green {$/;"	l	label:pinctrl
pmx_led_esata_red	kirkwood-nsa310.dts	/^			pmx_led_esata_red: pmx-led-esata-red {$/;"	l	label:pinctrl
pmx_led_esata_red	kirkwood-nsa310a.dts	/^			pmx_led_esata_red: pmx-led-esata-red {$/;"	l	label:pinctrl
pmx_led_func	orion5x-linkstation-lschl.dts	/^	pmx_led_func: pmx-leds {$/;"	l
pmx_led_func	orion5x-lswsgl.dts	/^	pmx_led_func: pmx-leds {$/;"	l
pmx_led_function_blue	kirkwood-linkstation-6282.dtsi	/^			pmx_led_function_blue: pmx-led-function-blue {$/;"	l	label:pinctrl
pmx_led_function_blue	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_led_function_blue: pmx-led-function-blue {$/;"	l	label:pinctrl
pmx_led_function_blue	kirkwood-linkstation.dtsi	/^			pmx_led_function_blue: pmx-led-function-blue {$/;"	l	label:pinctrl
pmx_led_function_blue	kirkwood-lsxl.dtsi	/^			pmx_led_function_blue: pmx-led-function-blue {$/;"	l	label:pinctrl
pmx_led_function_red	kirkwood-linkstation-6282.dtsi	/^			pmx_led_function_red: pmx-led-function-red {$/;"	l	label:pinctrl
pmx_led_function_red	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_led_function_red: pmx-led-function-red {$/;"	l	label:pinctrl
pmx_led_function_red	kirkwood-linkstation.dtsi	/^			pmx_led_function_red: pmx-led-function-red {$/;"	l	label:pinctrl
pmx_led_function_red	kirkwood-lsxl.dtsi	/^			pmx_led_function_red: pmx-led-function_red {$/;"	l	label:pinctrl
pmx_led_green	kirkwood-b3.dts	/^			pmx_led_green: pmx-led-green {$/;"	l	label:pinctrl
pmx_led_green	kirkwood-dockstar.dts	/^			pmx_led_green: pmx-led-green {$/;"	l	label:pinctrl
pmx_led_green	kirkwood-goflexnet.dts	/^			pmx_led_green: pmx-led_green {$/;"	l	label:pinctrl
pmx_led_green	kirkwood-pogo_e02.dts	/^	pmx_led_green: pmx-led-green {$/;"	l
pmx_led_green	kirkwood-pogoplug-series-4.dts	/^	pmx_led_green: pmx-led-green {$/;"	l
pmx_led_hdd1_green	kirkwood-nsa320.dts	/^			pmx_led_hdd1_green: pmx-led-hdd1-green {$/;"	l	label:pinctrl
pmx_led_hdd1_green	kirkwood-nsa325.dts	/^			pmx_led_hdd1_green: pmx-led-hdd1-green {$/;"	l	label:pinctrl
pmx_led_hdd1_red	kirkwood-nsa320.dts	/^			pmx_led_hdd1_red: pmx-led-hdd1-red {$/;"	l	label:pinctrl
pmx_led_hdd1_red	kirkwood-nsa325.dts	/^			pmx_led_hdd1_red: pmx-led-hdd1-red {$/;"	l	label:pinctrl
pmx_led_hdd2_green	kirkwood-nsa320.dts	/^			pmx_led_hdd2_green: pmx-led-hdd2-green {$/;"	l	label:pinctrl
pmx_led_hdd2_green	kirkwood-nsa325.dts	/^			pmx_led_hdd2_green: pmx-led-hdd2-green {$/;"	l	label:pinctrl
pmx_led_hdd2_red	kirkwood-nsa320.dts	/^			pmx_led_hdd2_red: pmx-led-hdd2-red {$/;"	l	label:pinctrl
pmx_led_hdd2_red	kirkwood-nsa325.dts	/^			pmx_led_hdd2_red: pmx-led-hdd2-red {$/;"	l	label:pinctrl
pmx_led_hdd_green	kirkwood-nsa310.dts	/^			pmx_led_hdd_green: pmx-led-hdd-green {$/;"	l	label:pinctrl
pmx_led_hdd_green	kirkwood-nsa310a.dts	/^			pmx_led_hdd_green: pmx-led-hdd-green {$/;"	l	label:pinctrl
pmx_led_hdd_red	kirkwood-nsa310.dts	/^			pmx_led_hdd_red: pmx-led-hdd-red {$/;"	l	label:pinctrl
pmx_led_hdd_red	kirkwood-nsa310a.dts	/^			pmx_led_hdd_red: pmx-led-hdd-red {$/;"	l	label:pinctrl
pmx_led_hdderr0	kirkwood-linkstation-lsqvl.dts	/^			pmx_led_hdderr0: pmx-led-hdderr0 {$/;"	l	label:pinctrl
pmx_led_hdderr0	kirkwood-linkstation-lswvl.dts	/^			pmx_led_hdderr0: pmx-led-hdderr0 {$/;"	l	label:pinctrl
pmx_led_hdderr0	kirkwood-linkstation-lswxl.dts	/^			pmx_led_hdderr0: pmx-led-hdderr0 {$/;"	l	label:pinctrl
pmx_led_hdderr1	kirkwood-linkstation-lsqvl.dts	/^			pmx_led_hdderr1: pmx-led-hdderr1 {$/;"	l	label:pinctrl
pmx_led_hdderr1	kirkwood-linkstation-lswvl.dts	/^			pmx_led_hdderr1: pmx-led-hdderr1 {$/;"	l	label:pinctrl
pmx_led_hdderr1	kirkwood-linkstation-lswxl.dts	/^			pmx_led_hdderr1: pmx-led-hdderr1 {$/;"	l	label:pinctrl
pmx_led_hdderr2	kirkwood-linkstation-lsqvl.dts	/^			pmx_led_hdderr2: pmx-led-hdderr2 {$/;"	l	label:pinctrl
pmx_led_hdderr3	kirkwood-linkstation-lsqvl.dts	/^			pmx_led_hdderr3: pmx-led-hdderr3 {$/;"	l	label:pinctrl
pmx_led_health	kirkwood-iomega_ix2_200.dts	/^			pmx_led_health: pmx-led_health {$/;"	l	label:pinctrl
pmx_led_health	kirkwood-mplcec4.dts	/^			pmx_led_health: pmx-led-health {$/;"	l	label:pinctrl
pmx_led_health_brt_ctrl_1	kirkwood-iomega_ix2_200.dts	/^			pmx_led_health_brt_ctrl_1: pmx-led-health-brt-ctrl-1 {$/;"	l	label:pinctrl
pmx_led_health_brt_ctrl_2	kirkwood-iomega_ix2_200.dts	/^			pmx_led_health_brt_ctrl_2: pmx-led-health-brt-ctrl-2 {$/;"	l	label:pinctrl
pmx_led_health_g	kirkwood-guruplug-server-plus.dts	/^			pmx_led_health_g: pmx-led-health-g {$/;"	l	label:pinctrl
pmx_led_health_r	kirkwood-guruplug-server-plus.dts	/^			pmx_led_health_r: pmx-led-health-r {$/;"	l	label:pinctrl
pmx_led_info	kirkwood-linkstation-6282.dtsi	/^			pmx_led_info: pmx-led-info {$/;"	l	label:pinctrl
pmx_led_info	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_led_info: pmx-led-info {$/;"	l	label:pinctrl
pmx_led_info	kirkwood-linkstation.dtsi	/^			pmx_led_info: pmx-led-info {$/;"	l	label:pinctrl
pmx_led_info	kirkwood-lsxl.dtsi	/^			pmx_led_info: pmx-led-info {$/;"	l	label:pinctrl
pmx_led_info	mvebu-linkstation-gpio-simple.dtsi	/^	pmx_led_info: pmx-leds {$/;"	l
pmx_led_info	orion5x-linkstation-lschl.dts	/^	pmx_led_info: pmx-leds {$/;"	l
pmx_led_info	orion5x-linkstation-lswtgl.dts	/^	pmx_led_info: pmx-leds {$/;"	l
pmx_led_info	orion5x-lswsgl.dts	/^	pmx_led_info: pmx-leds {$/;"	l
pmx_led_internet_amber	kirkwood-dir665.dts	/^			pmx_led_internet_amber: pmx-led-internet-amber {$/;"	l	label:pinctrl
pmx_led_internet_blue	kirkwood-dir665.dts	/^			pmx_led_internet_blue: pmx-led-internet-blue {$/;"	l	label:pinctrl
pmx_led_left_cap_0	kirkwood-goflexnet.dts	/^			pmx_led_left_cap_0: pmx-led_left_cap_0 {$/;"	l	label:pinctrl
pmx_led_left_cap_1	kirkwood-goflexnet.dts	/^			pmx_led_left_cap_1: pmx-led_left_cap_1 {$/;"	l	label:pinctrl
pmx_led_left_cap_2	kirkwood-goflexnet.dts	/^			pmx_led_left_cap_2: pmx-led_left_cap_2 {$/;"	l	label:pinctrl
pmx_led_left_cap_3	kirkwood-goflexnet.dts	/^			pmx_led_left_cap_3: pmx-led_left_cap_3 {$/;"	l	label:pinctrl
pmx_led_level	kirkwood-iconnect.dts	/^			pmx_led_level: pmx-led-level {$/;"	l	label:pinctrl
pmx_led_misc	kirkwood-mplcec4.dts	/^			pmx_led_misc: pmx-led-misc {$/;"	l	label:pinctrl
pmx_led_orange	kirkwood-dockstar.dts	/^			pmx_led_orange: pmx-led-orange {$/;"	l	label:pinctrl
pmx_led_orange	kirkwood-goflexnet.dts	/^			pmx_led_orange: pmx-led_orange {$/;"	l	label:pinctrl
pmx_led_orange	kirkwood-pogo_e02.dts	/^	pmx_led_orange: pmx-led-orange {$/;"	l
pmx_led_os_green	kirkwood-ib62x0.dts	/^			pmx_led_os_green: pmx-led-os-green {$/;"	l	label:pinctrl
pmx_led_os_red	kirkwood-ib62x0.dts	/^			pmx_led_os_red: pmx-led-os-red {$/;"	l	label:pinctrl
pmx_led_otb	kirkwood-iconnect.dts	/^			pmx_led_otb: pmx-led-otb {$/;"	l	label:pinctrl
pmx_led_power	kirkwood-dnskw.dtsi	/^			pmx_led_power: pmx-led-power {$/;"	l	label:pinctrl
pmx_led_power	kirkwood-iomega_ix2_200.dts	/^			pmx_led_power: pmx-led-power {$/;"	l	label:pinctrl
pmx_led_power	kirkwood-linkstation-6282.dtsi	/^			pmx_led_power: pmx-led-power {$/;"	l	label:pinctrl
pmx_led_power	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_led_power: pmx-led-power {$/;"	l	label:pinctrl
pmx_led_power	kirkwood-linkstation.dtsi	/^			pmx_led_power: pmx-led-power {$/;"	l	label:pinctrl
pmx_led_power	kirkwood-lsxl.dtsi	/^			pmx_led_power: pmx-led-power {$/;"	l	label:pinctrl
pmx_led_power	mvebu-linkstation-gpio-simple.dtsi	/^	pmx_led_power: pmx-leds {$/;"	l
pmx_led_power	orion5x-linkstation-lschl.dts	/^	pmx_led_power: pmx-leds {$/;"	l
pmx_led_power	orion5x-linkstation-lswtgl.dts	/^	pmx_led_power: pmx-leds {$/;"	l
pmx_led_power	orion5x-lswsgl.dts	/^	pmx_led_power: pmx-leds {$/;"	l
pmx_led_power_blue	kirkwood-iconnect.dts	/^			pmx_led_power_blue: pmx-led-power-blue {$/;"	l	label:pinctrl
pmx_led_power_brt_ctrl_1	kirkwood-iomega_ix2_200.dts	/^			pmx_led_power_brt_ctrl_1: pmx-led-power-brt-ctrl-1 {$/;"	l	label:pinctrl
pmx_led_power_brt_ctrl_2	kirkwood-iomega_ix2_200.dts	/^			pmx_led_power_brt_ctrl_2: pmx-led-power-brt-ctrl-2 {$/;"	l	label:pinctrl
pmx_led_power_red	kirkwood-iconnect.dts	/^			pmx_led_power_red: pmx-power-red {$/;"	l	label:pinctrl
pmx_led_rebuild	kirkwood-iomega_ix2_200.dts	/^			pmx_led_rebuild: pmx-led-rebuild {$/;"	l	label:pinctrl
pmx_led_rebuild_brt_ctrl_1	kirkwood-iomega_ix2_200.dts	/^			pmx_led_rebuild_brt_ctrl_1: pmx-led-rebuild-brt-ctrl-1 {$/;"	l	label:pinctrl
pmx_led_rebuild_brt_ctrl_2	kirkwood-iomega_ix2_200.dts	/^			pmx_led_rebuild_brt_ctrl_2: pmx-led-rebuild-brt-ctrl-2 {$/;"	l	label:pinctrl
pmx_led_red	kirkwood-b3.dts	/^			pmx_led_red: pmx-led-red {$/;"	l	label:pinctrl
pmx_led_red	kirkwood-pogoplug-series-4.dts	/^	pmx_led_red: pmx-led-red {$/;"	l
pmx_led_red	kirkwood-sheevaplug-common.dtsi	/^			pmx_led_red: pmx-led-red {$/;"	l	label:pinctrl
pmx_led_red_left_hdd	kirkwood-dnskw.dtsi	/^			pmx_led_red_left_hdd: pmx-led-red-left-hdd {$/;"	l	label:pinctrl
pmx_led_red_right_hdd	kirkwood-dnskw.dtsi	/^			pmx_led_red_right_hdd: pmx-led-red-right-hdd {$/;"	l	label:pinctrl
pmx_led_red_usb_320	kirkwood-dnskw.dtsi	/^			pmx_led_red_usb_320: pmx-led-red-usb-320 {$/;"	l	label:pinctrl
pmx_led_red_usb_325	kirkwood-dnskw.dtsi	/^			pmx_led_red_usb_325: pmx-led-red-usb-325 {$/;"	l	label:pinctrl
pmx_led_right_cap_0	kirkwood-goflexnet.dts	/^			pmx_led_right_cap_0: pmx-led_right_cap_0 {$/;"	l	label:pinctrl
pmx_led_right_cap_1	kirkwood-goflexnet.dts	/^			pmx_led_right_cap_1: pmx-led_right_cap_1 {$/;"	l	label:pinctrl
pmx_led_right_cap_2	kirkwood-goflexnet.dts	/^			pmx_led_right_cap_2: pmx-led_right_cap_2 {$/;"	l	label:pinctrl
pmx_led_right_cap_3	kirkwood-goflexnet.dts	/^			pmx_led_right_cap_3: pmx-led_right_cap_3 {$/;"	l	label:pinctrl
pmx_led_sata_brt_ctrl_1	kirkwood-iomega_ix2_200.dts	/^			pmx_led_sata_brt_ctrl_1: pmx-led-sata-brt-ctrl-1 {$/;"	l	label:pinctrl
pmx_led_sata_brt_ctrl_2	kirkwood-iomega_ix2_200.dts	/^			pmx_led_sata_brt_ctrl_2: pmx-led-sata-brt-ctrl-2 {$/;"	l	label:pinctrl
pmx_led_status_amber	kirkwood-dir665.dts	/^			pmx_led_status_amber: pmx-led-status-amber {$/;"	l	label:pinctrl
pmx_led_status_blue	kirkwood-dir665.dts	/^			pmx_led_status_blue: pmx-led-status-blue {$/;"	l	label:pinctrl
pmx_led_sys_blue	kirkwood-topkick.dts	/^			pmx_led_sys_blue: pmx-led-sys-blue {$/;"	l	label:pinctrl
pmx_led_sys_green	kirkwood-nsa310.dts	/^			pmx_led_sys_green: pmx-led-sys-green {$/;"	l	label:pinctrl
pmx_led_sys_green	kirkwood-nsa310a.dts	/^			pmx_led_sys_green: pmx-led-sys-green {$/;"	l	label:pinctrl
pmx_led_sys_green	kirkwood-nsa320.dts	/^			pmx_led_sys_green: pmx-led-sys-green {$/;"	l	label:pinctrl
pmx_led_sys_green	kirkwood-nsa325.dts	/^			pmx_led_sys_green: pmx-led-sys-green {$/;"	l	label:pinctrl
pmx_led_sys_orange	kirkwood-nsa320.dts	/^			pmx_led_sys_orange: pmx-led-sys-orange {$/;"	l	label:pinctrl
pmx_led_sys_orange	kirkwood-nsa325.dts	/^			pmx_led_sys_orange: pmx-led-sys-orange {$/;"	l	label:pinctrl
pmx_led_sys_red	kirkwood-nsa310.dts	/^			pmx_led_sys_red: pmx-led-sys-red {$/;"	l	label:pinctrl
pmx_led_sys_red	kirkwood-nsa310a.dts	/^			pmx_led_sys_red: pmx-led-sys-red {$/;"	l	label:pinctrl
pmx_led_sys_red	kirkwood-topkick.dts	/^			pmx_led_sys_red: pmx-led-sys-red {$/;"	l	label:pinctrl
pmx_led_usb	kirkwood-dir665.dts	/^			pmx_led_usb: pmx-led-usb {$/;"	l	label:pinctrl
pmx_led_usb1	kirkwood-iconnect.dts	/^			pmx_led_usb1: pmx-led-usb1 {$/;"	l	label:pinctrl
pmx_led_usb2	kirkwood-iconnect.dts	/^			pmx_led_usb2: pmx-led-usb2 {$/;"	l	label:pinctrl
pmx_led_usb3	kirkwood-iconnect.dts	/^			pmx_led_usb3: pmx-led-usb3 {$/;"	l	label:pinctrl
pmx_led_usb4	kirkwood-iconnect.dts	/^			pmx_led_usb4: pmx-led-usb4 {$/;"	l	label:pinctrl
pmx_led_usb_green	kirkwood-nsa310.dts	/^			pmx_led_usb_green: pmx-led-usb-green {$/;"	l	label:pinctrl
pmx_led_usb_green	kirkwood-nsa310a.dts	/^			pmx_led_usb_green: pmx-led-usb-green {$/;"	l	label:pinctrl
pmx_led_usb_green	kirkwood-nsa320.dts	/^			pmx_led_usb_green: pmx-led-usb-green {$/;"	l	label:pinctrl
pmx_led_usb_green	kirkwood-nsa325.dts	/^			pmx_led_usb_green: pmx-led-usb-green {$/;"	l	label:pinctrl
pmx_led_usb_red	kirkwood-nsa310.dts	/^			pmx_led_usb_red: pmx-led-usb-red {$/;"	l	label:pinctrl
pmx_led_usb_transfer	kirkwood-ib62x0.dts	/^			pmx_led_usb_transfer: pmx-led-usb-transfer {$/;"	l	label:pinctrl
pmx_led_user0g	kirkwood-mplcec4.dts	/^			pmx_led_user0g: pmx-led-user0g {$/;"	l	label:pinctrl
pmx_led_user0o	kirkwood-mplcec4.dts	/^			pmx_led_user0o: pmx-led-user0o {$/;"	l	label:pinctrl
pmx_led_user1g	kirkwood-mplcec4.dts	/^			pmx_led_user1g: pmx-led-user1g {$/;"	l	label:pinctrl
pmx_led_user1o	kirkwood-mplcec4.dts	/^			pmx_led_user1o: pmx-led-user1o {$/;"	l	label:pinctrl
pmx_led_white_health	kirkwood-linksys-viper.dts	/^	pmx_led_white_health: pmx-led-white-health {$/;"	l
pmx_led_white_pulse	kirkwood-linksys-viper.dts	/^	pmx_led_white_pulse: pmx-led-white-pulse {$/;"	l
pmx_led_white_usb	kirkwood-dnskw.dtsi	/^			pmx_led_white_usb: pmx-led-white-usb {$/;"	l	label:pinctrl
pmx_led_wifi	kirkwood-dreamplug.dts	/^			pmx_led_wifi: pmx-led-wifi {$/;"	l	label:pinctrl
pmx_led_wifi_ap	kirkwood-dreamplug.dts	/^			pmx_led_wifi_ap: pmx-led-wifi-ap {$/;"	l	label:pinctrl
pmx_led_wifi_green	kirkwood-topkick.dts	/^			pmx_led_wifi_green: pmx-led-wifi-green {$/;"	l	label:pinctrl
pmx_led_wifi_yellow	kirkwood-topkick.dts	/^			pmx_led_wifi_yellow: pmx-led-wifi-yellow {$/;"	l	label:pinctrl
pmx_led_wmode_g	kirkwood-guruplug-server-plus.dts	/^			pmx_led_wmode_g: pmx-led-wmode-g {$/;"	l	label:pinctrl
pmx_led_wmode_r	kirkwood-guruplug-server-plus.dts	/^			pmx_led_wmode_r: pmx-led-wmode-r {$/;"	l	label:pinctrl
pmx_led_wps	kirkwood-dir665.dts	/^			pmx_led_wps: pmx-led-wps {$/;"	l	label:pinctrl
pmx_leds	kirkwood-mv88f6281gtw-ge.dts	/^			pmx_leds: pmx-leds {$/;"	l
pmx_leds	kirkwood-openblocks_a6.dts	/^			pmx_leds: pmx-leds {$/;"	l	label:pinctrl
pmx_leds	kirkwood-openblocks_a7.dts	/^			pmx_leds: pmx-leds {$/;"	l	label:pinctrl
pmx_leds	orion5x-lacie-d2-network.dts	/^	pmx_leds: pmx-leds {$/;"	l
pmx_leds	orion5x-maxtor-shared-storage-2.dts	/^	pmx_leds: pmx-leds {$/;"	l
pmx_mcu_act	kirkwood-nsa320.dts	/^			pmx_mcu_act: pmx-mcu-act {$/;"	l	label:pinctrl
pmx_mcu_act	kirkwood-nsa325.dts	/^			pmx_mcu_act: pmx-mcu-act {$/;"	l	label:pinctrl
pmx_mcu_clk	kirkwood-nsa320.dts	/^			pmx_mcu_clk: pmx-mcu-clk {$/;"	l	label:pinctrl
pmx_mcu_clk	kirkwood-nsa325.dts	/^			pmx_mcu_clk: pmx-mcu-clk {$/;"	l	label:pinctrl
pmx_mcu_data	kirkwood-nsa320.dts	/^			pmx_mcu_data: pmx-mcu-data {$/;"	l	label:pinctrl
pmx_mcu_data	kirkwood-nsa325.dts	/^			pmx_mcu_data: pmx-mcu-data {$/;"	l	label:pinctrl
pmx_misc	orion5x-maxtor-shared-storage-2.dts	/^	pmx_misc: pmx-misc {$/;"	l
pmx_misc_gpios	orion5x-rd88f5182-nas.dts	/^	pmx_misc_gpios: pmx-misc-gpios {$/;"	l
pmx_nand	dove.dtsi	/^					pmx_nand: pmx-nand {$/;"	l	label:pinctrl
pmx_nand	kirkwood.dtsi	/^			pmx_nand: pmx-nand {$/;"	l	label:pinctrl
pmx_nand_gpo	dove.dtsi	/^					pmx_nand_gpo: pmx-nand-gpo {$/;"	l	label:pinctrl
pmx_ns2_sata0	kirkwood-ns2-common.dtsi	/^			pmx_ns2_sata0: pmx-ns2-sata0 {$/;"	l	label:pinctrl
pmx_ns2_sata1	kirkwood-ns2-common.dtsi	/^			pmx_ns2_sata1: pmx-ns2-sata1 {$/;"	l	label:pinctrl
pmx_pci_gpios	orion5x-netgear-wnr854t.dts	/^	pmx_pci_gpios: pmx-pci-gpios {$/;"	l
pmx_pci_gpios	orion5x-rd88f5182-nas.dts	/^	pmx_pci_gpios: pmx-pci-gpios {$/;"	l
pmx_pcie0_clkreq	dove.dtsi	/^					pmx_pcie0_clkreq: pmx-pcie0-clkreq {$/;"	l	label:pinctrl
pmx_pcie1_clkreq	dove.dtsi	/^					pmx_pcie1_clkreq: pmx-pcie1-clkreq {$/;"	l	label:pinctrl
pmx_power_auto_switch	kirkwood-linkstation-6282.dtsi	/^			pmx_power_auto_switch: pmx-power-auto-switch {$/;"	l	label:pinctrl
pmx_power_auto_switch	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_power_auto_switch: pmx-power-auto-switch {$/;"	l	label:pinctrl
pmx_power_auto_switch	kirkwood-linkstation.dtsi	/^			pmx_power_auto_switch: pmx-power-auto-switch {$/;"	l	label:pinctrl
pmx_power_auto_switch	kirkwood-lsxl.dtsi	/^			pmx_power_auto_switch: pmx-power-auto-switch {$/;"	l	label:pinctrl
pmx_power_back_on	kirkwood-dnskw.dtsi	/^			pmx_power_back_on: pmx-power-back-on {$/;"	l	label:pinctrl
pmx_power_button	orion5x-lacie-ethernet-disk-mini-v2.dts	/^	pmx_power_button: pmx-power-button {$/;"	l
pmx_power_hdd	kirkwood-lsxl.dtsi	/^			pmx_power_hdd: pmx-power-hdd {$/;"	l	label:pinctrl
pmx_power_hdd	orion5x-kuroboxpro.dts	/^	pmx_power_hdd: pmx-power-hdd {$/;"	l
pmx_power_hdd	orion5x-linkstation-lschl.dts	/^	pmx_power_hdd: pmx-power-hdd {$/;"	l
pmx_power_hdd	orion5x-linkstation-lsgl.dts	/^	pmx_power_hdd: pmx-power-hdd {$/;"	l
pmx_power_hdd	orion5x-linkstation-lswtgl.dts	/^	pmx_power_hdd: pmx-power-hdd {$/;"	l
pmx_power_hdd	orion5x-linkstation.dtsi	/^	pmx_power_hdd: pmx-power-hdd {$/;"	l
pmx_power_hdd0	kirkwood-linkstation-6282.dtsi	/^			pmx_power_hdd0: pmx-power-hdd0 {$/;"	l	label:pinctrl
pmx_power_hdd0	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_power_hdd0: pmx-power-hdd0 {$/;"	l	label:pinctrl
pmx_power_hdd0	kirkwood-linkstation.dtsi	/^			pmx_power_hdd0: pmx-power-hdd0 {$/;"	l	label:pinctrl
pmx_power_hdd1	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_power_hdd1: pmx-power-hdd1 {$/;"	l	label:pinctrl
pmx_power_hdd1	kirkwood-linkstation-lsqvl.dts	/^			pmx_power_hdd1: pmx-power-hdd1 {$/;"	l	label:pinctrl
pmx_power_hdd1	kirkwood-linkstation-lswvl.dts	/^			pmx_power_hdd1: pmx-power-hdd1 {$/;"	l	label:pinctrl
pmx_power_led	orion5x-lacie-ethernet-disk-mini-v2.dts	/^	pmx_power_led: pmx-power-led {$/;"	l
pmx_power_led	orion5x-netgear-wnr854t.dts	/^	pmx_power_led: pmx-power-led {$/;"	l
pmx_power_led_blink	orion5x-netgear-wnr854t.dts	/^	pmx_power_led_blink: pmx-power-led-blink {$/;"	l
pmx_power_led_ctrl	orion5x-lacie-ethernet-disk-mini-v2.dts	/^	pmx_power_led_ctrl: pmx-power-led-ctrl {$/;"	l
pmx_power_off	kirkwood-dnskw.dtsi	/^			pmx_power_off: pmx-power-off {$/;"	l	label:pinctrl
pmx_power_off	kirkwood-ib62x0.dts	/^			pmx_power_off: pmx-power-off {$/;"	l	label:pinctrl
pmx_power_off	kirkwood-t5325.dts	/^			pmx_power_off: pmx-power-off {$/;"	l	label:pinctrl
pmx_power_resume_clk	kirkwood-nsa320.dts	/^			pmx_power_resume_clk: pmx-power-resume-clk {$/;"	l	label:pinctrl
pmx_power_resume_clk	kirkwood-nsa325.dts	/^			pmx_power_resume_clk: pmx-power-resume-clk {$/;"	l	label:pinctrl
pmx_power_resume_data	kirkwood-nsa320.dts	/^			pmx_power_resume_data: pmx-power-resume-data {$/;"	l	label:pinctrl
pmx_power_resume_data	kirkwood-nsa325.dts	/^			pmx_power_resume_data: pmx-power-resume-data {$/;"	l	label:pinctrl
pmx_power_sata0	kirkwood-blackarmor-nas220.dts	/^	pmx_power_sata0: pmx-power-sata0 {$/;"	l
pmx_power_sata0	kirkwood-dnskw.dtsi	/^			pmx_power_sata0: pmx-power-sata0 {$/;"	l	label:pinctrl
pmx_power_sata1	kirkwood-blackarmor-nas220.dts	/^	pmx_power_sata1: pmx-power-sata1 {$/;"	l
pmx_power_sata1	kirkwood-dnskw.dtsi	/^			pmx_power_sata1: pmx-power-sata1 {$/;"	l	label:pinctrl
pmx_power_switch	kirkwood-linkstation-6282.dtsi	/^			pmx_power_switch: pmx-power-switch {$/;"	l	label:pinctrl
pmx_power_switch	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_power_switch: pmx-power-switch {$/;"	l	label:pinctrl
pmx_power_switch	kirkwood-linkstation.dtsi	/^			pmx_power_switch: pmx-power-switch {$/;"	l	label:pinctrl
pmx_power_switch	kirkwood-lsxl.dtsi	/^			pmx_power_switch: pmx-power-switch {$/;"	l	label:pinctrl
pmx_power_switch	mvebu-linkstation-gpio-simple.dtsi	/^	pmx_power_switch: pmx-power-switch {$/;"	l
pmx_power_switch	orion5x-linkstation-lschl.dts	/^	pmx_power_switch: pmx-power-switch {$/;"	l
pmx_power_switch	orion5x-linkstation-lswtgl.dts	/^	pmx_power_switch: pmx-power-switch {$/;"	l
pmx_power_usb	orion5x-kuroboxpro.dts	/^	pmx_power_usb: pmx-power-usb {$/;"	l
pmx_power_usb	orion5x-linkstation-lschl.dts	/^	pmx_power_usb: pmx-power-usb {$/;"	l
pmx_power_usb	orion5x-linkstation-lsgl.dts	/^	pmx_power_usb: pmx-power-usb {$/;"	l
pmx_power_usb	orion5x-linkstation-lswtgl.dts	/^	pmx_power_usb: pmx-power-usb {$/;"	l
pmx_power_usb	orion5x-linkstation.dtsi	/^	pmx_power_usb: pmx-power-usb {$/;"	l
pmx_poweroff	kirkwood-netgear_readynas_duo_v2.dts	/^			pmx_poweroff: pmx-poweroff {$/;"	l	label:pinctrl
pmx_poweroff	kirkwood-netgear_readynas_nv+_v2.dts	/^			pmx_poweroff: pmx-poweroff {$/;"	l	label:pinctrl
pmx_present_sata0	kirkwood-dnskw.dtsi	/^			pmx_present_sata0: pmx-present-sata0 {$/;"	l	label:pinctrl
pmx_present_sata1	kirkwood-dnskw.dtsi	/^			pmx_present_sata1: pmx-present-sata1 {$/;"	l	label:pinctrl
pmx_pwr_off	kirkwood-nsa3x0-common.dtsi	/^			pmx_pwr_off: pmx-pwr-off {$/;"	l	label:pinctrl
pmx_pwr_sata1	kirkwood-nsa325.dts	/^			pmx_pwr_sata1: pmx-pwr-sata1 {$/;"	l	label:pinctrl
pmx_ram_size	kirkwood-ts219-6281.dts	/^			pmx_ram_size: pmx-ram-size {$/;"	l	label:pinctrl
pmx_ram_size	kirkwood-ts219-6282.dts	/^			pmx_ram_size: pmx-ram-size {$/;"	l	label:pinctrl
pmx_reset_button	kirkwood-ts219-6281.dts	/^			pmx_reset_button: pmx-reset-button {$/;"	l	label:pinctrl
pmx_reset_button	kirkwood-ts219-6282.dts	/^			pmx_reset_button: pmx-reset-button {$/;"	l	label:pinctrl
pmx_reset_button	kirkwood-ts419.dtsi	/^			pmx_reset_button: pmx-reset-button {$/;"	l	label:pinctrl
pmx_reset_button	orion5x-netgear-wnr854t.dts	/^	pmx_reset_button: pmx-reset-button {$/;"	l
pmx_reset_switch	orion5x-rd88f5182-nas.dts	/^	pmx_reset_switch: pmx-reset-switch {$/;"	l
pmx_rtc	orion5x-lacie-ethernet-disk-mini-v2.dts	/^	pmx_rtc: pmx-rtc {$/;"	l
pmx_rtc	orion5x-maxtor-shared-storage-2.dts	/^	pmx_rtc: pmx-rtc {$/;"	l
pmx_rtc	orion5x-rd88f5182-nas.dts	/^	pmx_rtc: pmx-rtc {$/;"	l
pmx_sata0	kirkwood-6192.dtsi	/^			pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0	kirkwood-6281.dtsi	/^			pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0	kirkwood-6282.dtsi	/^			pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0	kirkwood-dnskw.dtsi	/^			pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0	kirkwood-mplcec4.dts	/^			pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0	kirkwood-nsa320.dts	/^			pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0	kirkwood-pogoplug-series-4.dts	/^	pmx_sata0: pmx-sata0 {$/;"	l
pmx_sata0	orion5x-mv88f5182.dtsi	/^				pmx_sata0: pmx-sata0 {$/;"	l	label:pinctrl
pmx_sata0_led_active	orion5x-lacie-d2-network.dts	/^	pmx_sata0_led_active: pmx-sata0-led-active {$/;"	l
pmx_sata0_led_active	orion5x-maxtor-shared-storage-2.dts	/^	pmx_sata0_led_active: pmx-sata0-led-active {$/;"	l
pmx_sata0_power	orion5x-lacie-d2-network.dts	/^	pmx_sata0_power: pmx-sata0-power {$/;"	l
pmx_sata0_power	orion5x-lswsgl.dts	/^	pmx_sata0_power: pmx-sata0-power {$/;"	l
pmx_sata0_pwr_enable	kirkwood-topkick.dts	/^			pmx_sata0_pwr_enable: pmx-sata0-pwr-enable {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-6192.dtsi	/^			pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-6281.dtsi	/^			pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-6282.dtsi	/^			pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-dnskw.dtsi	/^			pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-mplcec4.dts	/^			pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-nsa320.dts	/^			pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1	kirkwood-pogoplug-series-4.dts	/^	pmx_sata1: pmx-sata1 {$/;"	l
pmx_sata1	orion5x-mv88f5182.dtsi	/^				pmx_sata1: pmx-sata1 {$/;"	l	label:pinctrl
pmx_sata1_led_active	orion5x-lacie-d2-network.dts	/^	pmx_sata1_led_active: pmx-sata1-led-active {$/;"	l
pmx_sata1_led_active	orion5x-maxtor-shared-storage-2.dts	/^	pmx_sata1_led_active: pmx-sata1-led-active {$/;"	l
pmx_sata1_power	orion5x-lacie-d2-network.dts	/^	pmx_sata1_power: pmx-sata1-power {$/;"	l
pmx_sata1_power	orion5x-lswsgl.dts	/^	pmx_sata1_power: pmx-sata1-power {$/;"	l
pmx_sdio	kirkwood-6192.dtsi	/^			pmx_sdio: pmx-sdio {$/;"	l	label:pinctrl
pmx_sdio	kirkwood-6281.dtsi	/^			pmx_sdio: pmx-sdio {$/;"	l	label:pinctrl
pmx_sdio	kirkwood-6282.dtsi	/^			pmx_sdio: pmx-sdio {$/;"	l	label:pinctrl
pmx_sdio0	dove.dtsi	/^					pmx_sdio0: pmx-sdio0 {$/;"	l	label:pinctrl
pmx_sdio0_gpio	dove.dtsi	/^					pmx_sdio0_gpio: pmx-sdio0-gpio {$/;"	l	label:pinctrl
pmx_sdio1	dove.dtsi	/^					pmx_sdio1: pmx-sdio1 {$/;"	l	label:pinctrl
pmx_sdio1_gpio	dove.dtsi	/^					pmx_sdio1_gpio: pmx-sdio1-gpio {$/;"	l	label:pinctrl
pmx_sdio_cd	kirkwood-mplcec4.dts	/^			pmx_sdio_cd: pmx-sdio-cd {$/;"	l	label:pinctrl
pmx_sdio_cd	kirkwood-openrd.dtsi	/^			pmx_sdio_cd: pmx-sdio-cd {$/;"	l	label:pinctrl
pmx_sdio_cd	kirkwood-pogoplug-series-4.dts	/^	pmx_sdio_cd: pmx-sdio-cd {$/;"	l
pmx_sdio_cd	kirkwood-rd88f6281.dtsi	/^			pmx_sdio_cd: pmx-sdio-cd {$/;"	l	label:pinctrl
pmx_sdio_cd	kirkwood-sheevaplug-common.dtsi	/^			pmx_sdio_cd: pmx-sdio-cd {$/;"	l	label:pinctrl
pmx_sdio_gpios	kirkwood-db.dtsi	/^			pmx_sdio_gpios: pmx-sdio-gpios {$/;"	l
pmx_sdio_wp	kirkwood-pogoplug-series-4.dts	/^	pmx_sdio_wp: pmx-sdio-wp {$/;"	l
pmx_sdio_wp	kirkwood-sheevaplug-common.dtsi	/^			pmx_sdio_wp: pmx-sdio-wp {$/;"	l	label:pinctrl
pmx_select28	kirkwood-openrd.dtsi	/^			pmx_select28: pmx-select-rs232-rs485 {$/;"	l	label:pinctrl
pmx_select34	kirkwood-openrd.dtsi	/^			pmx_select34: pmx-select-uart-sd {$/;"	l	label:pinctrl
pmx_spi	kirkwood-t5325.dts	/^			pmx_spi: pmx-spi {$/;"	l	label:pinctrl
pmx_spi	kirkwood.dtsi	/^			pmx_spi: pmx-spi {$/;"	l	label:pinctrl
pmx_spi0	dove.dtsi	/^					pmx_spi0: pmx-spi0 {$/;"	l	label:pinctrl
pmx_spi0_gpio	dove.dtsi	/^					pmx_spi0_gpio: pmx-spi0-gpio {$/;"	l	label:pinctrl
pmx_spi1_20_23	dove.dtsi	/^					pmx_spi1_20_23: pmx-spi1-20-23 {$/;"	l	label:pinctrl
pmx_spi1_4_7	dove.dtsi	/^					pmx_spi1_4_7: pmx-spi1-4-7 {$/;"	l	label:pinctrl
pmx_ssp_i2c2	dove.dtsi	/^					pmx_ssp_i2c2: pmx-ssp-i2c2 {$/;"	l	label:pinctrl
pmx_sw_idle	kirkwood-topkick.dts	/^			pmx_sw_idle: pmx-sw-idle {$/;"	l	label:pinctrl
pmx_sw_init	orion5x-linkstation-lschl.dts	/^	pmx_sw_init: pmx-sw-init {$/;"	l
pmx_sw_left	kirkwood-topkick.dts	/^			pmx_sw_left: pmx-sw-left {$/;"	l	label:pinctrl
pmx_sw_left2	kirkwood-topkick.dts	/^			pmx_sw_left2: pmx-sw-left2 {$/;"	l	label:pinctrl
pmx_sw_right	kirkwood-topkick.dts	/^			pmx_sw_right: pmx-sw-right {$/;"	l	label:pinctrl
pmx_sysrst	kirkwood-openblocks_a6.dts	/^			pmx_sysrst: pmx-sysrst {$/;"	l	label:pinctrl
pmx_sysrst	kirkwood-openblocks_a7.dts	/^			pmx_sysrst: pmx-sysrst {$/;"	l	label:pinctrl
pmx_sysrst	kirkwood-t5325.dts	/^			pmx_sysrst: pmx-sysrst {$/;"	l	label:pinctrl
pmx_temp_alarm	kirkwood-dnskw.dtsi	/^			pmx_temp_alarm: pmx-temp-alarm {$/;"	l	label:pinctrl
pmx_twsi0	kirkwood.dtsi	/^			pmx_twsi0: pmx-twsi0 {$/;"	l	label:pinctrl
pmx_twsi1	kirkwood-6282.dtsi	/^			pmx_twsi1: pmx-twsi1 {$/;"	l	label:pinctrl
pmx_uart0	kirkwood-openblocks_a6.dts	/^			pmx_uart0: pmx-uart0 {$/;"	l	label:pinctrl
pmx_uart0	kirkwood-openblocks_a7.dts	/^			pmx_uart0: pmx-uart0 {$/;"	l	label:pinctrl
pmx_uart0	kirkwood.dtsi	/^			pmx_uart0: pmx-uart0 {$/;"	l	label:pinctrl
pmx_uart1	dove.dtsi	/^					pmx_uart1: pmx-uart1 {$/;"	l	label:pinctrl
pmx_uart1	kirkwood-openblocks_a6.dts	/^			pmx_uart1: pmx-uart1 {$/;"	l	label:pinctrl
pmx_uart1	kirkwood-openblocks_a7.dts	/^			pmx_uart1: pmx-uart1 {$/;"	l	label:pinctrl
pmx_uart1	kirkwood.dtsi	/^			pmx_uart1: pmx-uart1 {$/;"	l	label:pinctrl
pmx_uart1_gpio	dove.dtsi	/^					pmx_uart1_gpio: pmx-uart1-gpio {$/;"	l	label:pinctrl
pmx_uart2	dove-cm-a510.dtsi	/^	pmx_uart2: pmx-uart2 {$/;"	l
pmx_unknown	kirkwood-nsa310.dts	/^			pmx_unknown: pmx-unknown {$/;"	l	label:pinctrl
pmx_usb_led	kirkwood-mv88f6281gtw-ge.dts	/^			pmx_usb_led: pmx-usb-led {$/;"	l
pmx_usb_oc	kirkwood-openblocks_a6.dts	/^			pmx_usb_oc: pmx-usb-oc {$/;"	l	label:pinctrl
pmx_usb_oc	kirkwood-openblocks_a7.dts	/^			pmx_usb_oc: pmx-usb-oc {$/;"	l	label:pinctrl
pmx_usb_power	kirkwood-nsa3x0-common.dtsi	/^			pmx_usb_power: pmx-usb-power {$/;"	l	label:pinctrl
pmx_usb_power	kirkwood-rd88f6192.dts	/^                        pmx_usb_power: pmx-usb-power {$/;"	l	label:pinctrl
pmx_usb_power	orion5x-lswsgl.dts	/^	pmx_usb_power: pmx-usb-power {$/;"	l
pmx_usb_power_enable	kirkwood-dockstar.dts	/^			pmx_usb_power_enable: pmx-usb-power-enable {$/;"	l	label:pinctrl
pmx_usb_power_enable	kirkwood-goflexnet.dts	/^			pmx_usb_power_enable: pmx-usb-power-enable {$/;"	l	label:pinctrl
pmx_usb_power_enable	kirkwood-laplug.dts	/^			pmx_usb_power_enable: pmx-usb-power-enable {$/;"	l	label:pinctrl
pmx_usb_power_enable	kirkwood-pogo_e02.dts	/^	pmx_usb_power_enable: pmx-usb-power-enable {$/;"	l
pmx_usb_power_enable	kirkwood-sheevaplug-common.dtsi	/^			pmx_usb_power_enable: pmx-usb-power-enable {$/;"	l	label:pinctrl
pmx_usb_sata_power_enable	kirkwood-t5325.dts	/^			pmx_usb_sata_power_enable: pmx-usb-sata-power-enable {$/;"	l	label:pinctrl
pmx_usb_vbus	kirkwood-linkstation-6282.dtsi	/^			pmx_usb_vbus: pmx-usb-vbus {$/;"	l	label:pinctrl
pmx_usb_vbus	kirkwood-linkstation-duo-6281.dtsi	/^			pmx_usb_vbus: pmx-usb-vbus {$/;"	l	label:pinctrl
pmx_usb_vbus	kirkwood-linkstation.dtsi	/^			pmx_usb_vbus: pmx-usb-vbus {$/;"	l	label:pinctrl
pmx_usb_vbus	kirkwood-lsxl.dtsi	/^			pmx_usb_vbus: pmx-usb-vbus {$/;"	l	label:pinctrl
pmx_vid_b1	kirkwood-nsa320.dts	/^			pmx_vid_b1: pmx-vid-b1 {$/;"	l	label:pinctrl
pmx_vid_b1	kirkwood-nsa325.dts	/^			pmx_vid_b1: pmx-vid-b1 {$/;"	l	label:pinctrl
pmx_wan_led	orion5x-netgear-wnr854t.dts	/^	pmx_wan_led: pmx-wan-led {$/;"	l
polytouch	imx28-tx28.dts	/^	polytouch: edt-ft5x06@38 {$/;"	l
polytouch	imx53-tx53-x03x.dts	/^	polytouch: edt-ft5x06@38 {$/;"	l
polytouch	imx6qdl-tx6.dtsi	/^	polytouch: edt-ft5x06@38 {$/;"	l
polytouch	imx6ul-tx6ul.dtsi	/^	polytouch: polytouch@38 {$/;"	l
polytouch1	imx6dl-tx6u-81xx-mb7.dts	/^	polytouch1: eeti@04 {$/;"	l
polytouch1	imx6q-tx6q-1110.dts	/^	polytouch1: eeti@04 {$/;"	l
polytouch1	imx6q-tx6q-11x0-mb7.dts	/^	polytouch1: eeti@04 {$/;"	l
polytouch2	imx6dl-tx6u-811x.dts	/^	polytouch2: eeti@04 {$/;"	l
port0	r7s72100.dtsi	/^		port0: gpio-0 {$/;"	l	label:pinctrl
port0	sun7i-a20-lamobo-r1.dts	/^				port0: port@0 {$/;"	l	label:switch
port1	r7s72100.dtsi	/^		port1: gpio-1 {$/;"	l	label:pinctrl
port1	sun7i-a20-lamobo-r1.dts	/^				port1: port@1 {$/;"	l	label:switch
port10	r7s72100.dtsi	/^		port10: gpio-10 {$/;"	l	label:pinctrl
port11	r7s72100.dtsi	/^		port11: gpio-11 {$/;"	l	label:pinctrl
port2	r7s72100.dtsi	/^		port2: gpio-2 {$/;"	l	label:pinctrl
port2	sun7i-a20-lamobo-r1.dts	/^				port2: port@2 {$/;"	l	label:switch
port3	r7s72100.dtsi	/^		port3: gpio-3 {$/;"	l	label:pinctrl
port3	sun7i-a20-lamobo-r1.dts	/^				port3: port@3 {$/;"	l	label:switch
port4	r7s72100.dtsi	/^		port4: gpio-4 {$/;"	l	label:pinctrl
port4	sun7i-a20-lamobo-r1.dts	/^				port4: port@4 {$/;"	l	label:switch
port5	r7s72100.dtsi	/^		port5: gpio-5 {$/;"	l	label:pinctrl
port6	r7s72100.dtsi	/^		port6: gpio-6 {$/;"	l	label:pinctrl
port7	r7s72100.dtsi	/^		port7: gpio-7 {$/;"	l	label:pinctrl
port8	r7s72100.dtsi	/^		port8: gpio-8 {$/;"	l	label:pinctrl
port8	sun7i-a20-lamobo-r1.dts	/^				port8: port@8 {$/;"	l	label:switch
port9	r7s72100.dtsi	/^		port9: gpio-9 {$/;"	l	label:pinctrl
porta	berlin2.dtsi	/^				porta: gpio-port@0 {$/;"	l	label:gpio0
porta	berlin2cd.dtsi	/^				porta: gpio-port@0 {$/;"	l	label:gpio0
porta	berlin2q.dtsi	/^				porta: gpio-port@0 {$/;"	l	label:gpio0
porta	ep7209.dtsi	/^		porta: gpio@80000000 {$/;"	l
porta	socfpga.dtsi	/^			porta: gpio-controller@0 {$/;"	l	label:gpio0
porta	socfpga_arria10.dtsi	/^			porta: gpio-controller@0 {$/;"	l	label:gpio0
portb	berlin2.dtsi	/^				portb: gpio-port@1 {$/;"	l	label:gpio1
portb	berlin2cd.dtsi	/^				portb: gpio-port@1 {$/;"	l	label:gpio1
portb	berlin2q.dtsi	/^				portb: gpio-port@1 {$/;"	l	label:gpio1
portb	ep7209.dtsi	/^		portb: gpio@80000001 {$/;"	l
portb	socfpga.dtsi	/^			portb: gpio-controller@0 {$/;"	l	label:gpio1
portb	socfpga_arria10.dtsi	/^			portb: gpio-controller@0 {$/;"	l	label:gpio1
portc	berlin2.dtsi	/^				portc: gpio-port@2 {$/;"	l	label:gpio2
portc	berlin2cd.dtsi	/^				portc: gpio-port@2 {$/;"	l	label:gpio2
portc	berlin2q.dtsi	/^				portc: gpio-port@2 {$/;"	l	label:gpio2
portc	socfpga.dtsi	/^			portc: gpio-controller@0 {$/;"	l	label:gpio2
portc	socfpga_arria10.dtsi	/^			portc: gpio-controller@0 {$/;"	l	label:gpio2
portd	berlin2.dtsi	/^				portd: gpio-port@3 {$/;"	l	label:gpio3
portd	berlin2cd.dtsi	/^				portd: gpio-port@3 {$/;"	l	label:gpio3
portd	berlin2q.dtsi	/^				portd: gpio-port@3 {$/;"	l	label:gpio3
portd	ep7209.dtsi	/^		portd: gpio@80000003 {$/;"	l
porte	berlin2.dtsi	/^				porte: gpio-port@4 {$/;"	l	label:sm_gpio0
porte	berlin2cd.dtsi	/^				porte: gpio-port@4 {$/;"	l	label:sm_gpio0
porte	berlin2q.dtsi	/^				porte: gpio-port@4 {$/;"	l	label:sm_gpio0
porte	ep7209.dtsi	/^		porte: gpio@80000083 {$/;"	l
portf	berlin2.dtsi	/^				portf: gpio-port@5 {$/;"	l	label:sm_gpio1
portf	berlin2cd.dtsi	/^				portf: gpio-port@5 {$/;"	l	label:sm_gpio1
portf	berlin2q.dtsi	/^				portf: gpio-port@5 {$/;"	l	label:sm_gpio1
power	bcm2835-rpi.dtsi	/^		power: power {$/;"	l
power	imx28.dtsi	/^			power: power@80044000 {$/;"	l
power	rk3288.dtsi	/^		power: power-controller {$/;"	l	label:pmu
power_button	motorola-cpcap-mapphone.dtsi	/^		power_button: button {$/;"	l	label:cpcap
power_button_pin	armada-370-dlink-dns327l.dts	/^	power_button_pin: power-button-pin {$/;"	l
power_button_pin	armada-370-netgear-rn102.dts	/^	power_button_pin: power-button-pin {$/;"	l
power_button_pin	armada-370-netgear-rn104.dts	/^	power_button_pin: power-button-pin {$/;"	l
power_button_pin	armada-xp-lenovo-ix4-300d.dts	/^	power_button_pin: power-button-pin {$/;"	l
power_button_pin	armada-xp-netgear-rn2120.dts	/^	power_button_pin: power-button-pin {$/;"	l
power_button_pin	omap5-igep0050.dts	/^	power_button_pin: pinctrl_power_button_pin {$/;"	l
power_default_pins	gemini.dtsi	/^				power_default_pins: pinctrl-power {$/;"	l
power_hdmi_on	rk3288-veyron-mickey.dts	/^		power_hdmi_on: power-hdmi-on {$/;"	l
power_key	rk3229-evb.dts	/^		power_key: power-key {$/;"	l
power_key_irq	exynos5250-snow-common.dtsi	/^	power_key_irq: power-key-irq {$/;"	l
power_key_irq	exynos5250-spring.dts	/^	power_key_irq: power-key-irq {$/;"	l
power_key_irq	exynos5420-peach-pit.dts	/^	power_key_irq: power-key-irq {$/;"	l
power_key_irq	exynos5800-peach-pi.dts	/^	power_key_irq: power-key-irq {$/;"	l
power_led	rk3288-firefly-reload.dts	/^		power_led: power-led {$/;"	l
power_led	rk3288-firefly.dtsi	/^		power_led: power-led {$/;"	l
power_led_pin	armada-370-netgear-rn102.dts	/^	power_led_pin: power-led-pin {$/;"	l
power_led_pin	armada-370-netgear-rn104.dts	/^	power_led_pin: power-led-pin {$/;"	l
power_led_pin	armada-xp-linksys-mamba.dts	/^	power_led_pin: power-led-pin {$/;"	l
powerdown	stih407-family.dtsi	/^		powerdown: powerdown-controller {$/;"	l
powerdown_input_pins	omap3-ha-common.dtsi	/^	powerdown_input_pins: pinmux_powerdown_input_pins {$/;"	l
poweroff	armada-370-netgear-rn102.dts	/^	poweroff: poweroff {$/;"	l
poweroff	armada-370-netgear-rn104.dts	/^	poweroff: poweroff {$/;"	l
poweroff	armada-xp-netgear-rn2120.dts	/^	poweroff: poweroff {$/;"	l
poweroff	dra71-evm.dts	/^	poweroff: gpio-poweroff {$/;"	l
poweroff	exynos-syscon-restart.dtsi	/^		poweroff: syscon-poweroff {$/;"	l
poweroff_gpio	omap4-droid4-xt894.dts	/^	poweroff_gpio: pinmux_poweroff_pins {$/;"	l
poweroff_pin	armada-xp-lenovo-ix4-300d.dts	/^	poweroff_pin: poweroff-pin {$/;"	l
poweroff_pins	omap3-ha-common.dtsi	/^	poweroff_pins: pinmux_poweroff_pins {$/;"	l
pp0	armada-xp-98dx3236.dtsi	/^			pp0: packet-processor@0 {$/;"	l	label:switch
ppmu_acp	exynos4.dtsi	/^	ppmu_acp: ppmu_acp@10ae0000 {$/;"	l
ppmu_camif	exynos3250.dtsi	/^		ppmu_camif: ppmu_camif@11ac0000 {$/;"	l
ppmu_camif	exynos4.dtsi	/^	ppmu_camif: ppmu_camif@11ac0000 {$/;"	l
ppmu_cpu	exynos3250.dtsi	/^		ppmu_cpu: ppmu_cpu@106c0000 {$/;"	l
ppmu_cpu	exynos4.dtsi	/^	ppmu_cpu: ppmu_cpu@106c0000 {$/;"	l
ppmu_dmc0	exynos3250.dtsi	/^		ppmu_dmc0: ppmu_dmc0@106a0000 {$/;"	l
ppmu_dmc0	exynos4.dtsi	/^	ppmu_dmc0: ppmu_dmc0@106a0000 {$/;"	l
ppmu_dmc0_3	exynos4412-ppmu-common.dtsi	/^	       ppmu_dmc0_3: ppmu-event3-dmc0 {$/;"	l
ppmu_dmc1	exynos3250.dtsi	/^		ppmu_dmc1: ppmu_dmc1@106b0000 {$/;"	l
ppmu_dmc1	exynos4.dtsi	/^	ppmu_dmc1: ppmu_dmc1@106b0000 {$/;"	l
ppmu_dmc1_3	exynos4412-ppmu-common.dtsi	/^	       ppmu_dmc1_3: ppmu-event3-dmc1 {$/;"	l
ppmu_fsys	exynos3250.dtsi	/^		ppmu_fsys: ppmu_fsys@12630000 {$/;"	l
ppmu_fsys	exynos4.dtsi	/^	ppmu_fsys: ppmu_g3d@12630000 {$/;"	l
ppmu_g3d	exynos3250.dtsi	/^		ppmu_g3d: ppmu_g3d@13220000 {$/;"	l
ppmu_g3d	exynos4.dtsi	/^	ppmu_g3d: ppmu_g3d@13220000 {$/;"	l
ppmu_image	exynos4.dtsi	/^	ppmu_image: ppmu_image@12aa0000 {$/;"	l
ppmu_lcd0	exynos3250.dtsi	/^		ppmu_lcd0: ppmu_lcd0@11e40000 {$/;"	l
ppmu_lcd0	exynos4.dtsi	/^	ppmu_lcd0: ppmu_lcd0@11e40000 {$/;"	l
ppmu_lcd1	exynos4210.dtsi	/^	ppmu_lcd1: ppmu_lcd1@12240000 {$/;"	l
ppmu_leftbus	exynos3250.dtsi	/^		ppmu_leftbus: ppmu_leftbus0@116a0000 {$/;"	l
ppmu_leftbus	exynos4.dtsi	/^	ppmu_leftbus: ppmu_leftbus0@116a0000 {$/;"	l
ppmu_leftbus_3	exynos4412-ppmu-common.dtsi	/^	       ppmu_leftbus_3: ppmu-event3-leftbus {$/;"	l
ppmu_mfc	exynos3250.dtsi	/^		ppmu_mfc: ppmu_mfc@13660000 {$/;"	l
ppmu_mfc_left	exynos4.dtsi	/^	ppmu_mfc_left: ppmu_mfc_left@13660000 {$/;"	l
ppmu_mfc_right	exynos4.dtsi	/^	ppmu_mfc_right: ppmu_mfc_right@13670000 {$/;"	l
ppmu_rightbus	exynos3250.dtsi	/^		ppmu_rightbus: ppmu_rightbus@112a0000 {$/;"	l
ppmu_rightbus	exynos4.dtsi	/^	ppmu_rightbus: ppmu_rightbus@112a0000 {$/;"	l
ppmu_rightbus_3	exynos4412-ppmu-common.dtsi	/^	       ppmu_rightbus_3: ppmu-event3-rightbus {$/;"	l
ppmu_tv	exynos4.dtsi	/^	ppmu_tv: ppmu_tv@12e40000 {$/;"	l
pps_gen_pins	imx6sxea-com-kit_v2-m4.dts	/^			pps_gen_pins: pinmux_pps_gen_pins {$/;"	l
prcc_kclk	ste-dbx5x0.dtsi	/^			prcc_kclk: prcc-kernel-clock {$/;"	l
prcc_pclk	ste-dbx5x0.dtsi	/^			prcc_pclk: prcc-periph-clock {$/;"	l
prcm	am33xx.dtsi	/^			prcm: prcm@200000 {$/;"	l	label:l4_wkup
prcm	am4372.dtsi	/^			prcm: prcm@1f0000 {$/;"	l	label:l4_wkup
prcm	dm814x.dtsi	/^			prcm: prcm@180000 {$/;"	l	label:l4ls
prcm	dm816x.dtsi	/^		prcm: prcm@48180000 {$/;"	l
prcm	omap2420.dtsi	/^			prcm: prcm@8000 {$/;"	l	label:l4
prcm	omap2430.dtsi	/^			prcm: prcm@6000 {$/;"	l	label:l4_wkup
prcm_clockdomains	am33xx.dtsi	/^				prcm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.prcm
prcm_clockdomains	am4372.dtsi	/^				prcm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.prcm
prcm_clockdomains	dm814x.dtsi	/^				prcm_clockdomains: clockdomains {$/;"	l	label:l4ls.prcm
prcm_clockdomains	dm816x.dtsi	/^			prcm_clockdomains: clockdomains {$/;"	l	label:prcm
prcm_clockdomains	omap2420.dtsi	/^				prcm_clockdomains: clockdomains {$/;"	l	label:l4.prcm
prcm_clockdomains	omap2430.dtsi	/^				prcm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.prcm
prcm_clocks	am33xx.dtsi	/^				prcm_clocks: clocks {$/;"	l	label:l4_wkup.prcm
prcm_clocks	am4372.dtsi	/^				prcm_clocks: clocks {$/;"	l	label:l4_wkup.prcm
prcm_clocks	dm814x.dtsi	/^				prcm_clocks: clocks {$/;"	l	label:l4ls.prcm
prcm_clocks	dm816x.dtsi	/^			prcm_clocks: clocks {$/;"	l	label:prcm
prcm_clocks	omap2420.dtsi	/^				prcm_clocks: clocks {$/;"	l	label:l4.prcm
prcm_clocks	omap2430.dtsi	/^				prcm_clocks: clocks {$/;"	l	label:l4_wkup.prcm
prcmu	ste-dbx5x0.dtsi	/^		prcmu: prcmu@80157000 {$/;"	l
prcmu_clk	ste-dbx5x0.dtsi	/^			prcmu_clk: prcmu-clock {$/;"	l
pre1	imx6qp.dtsi	/^			pre1: pre@021c8000 {$/;"	l
pre2	imx6qp.dtsi	/^			pre2: pre@021c9000 {$/;"	l
pre3	imx6qp.dtsi	/^			pre3: pre@021ca000 {$/;"	l
pre4	imx6qp.dtsi	/^			pre4: pre@021cb000 {$/;"	l
prg1	imx6qp.dtsi	/^			prg1: prg@021cc000 {$/;"	l
prg2	imx6qp.dtsi	/^			prg2: prg@021cd000 {$/;"	l
prictrl	da850.dtsi	/^		prictrl: priority-controller@14110 {$/;"	l
prm	dra7.dtsi	/^			prm: prm@6000 {$/;"	l	label:l4_wkup
prm	omap3.dtsi	/^		prm: prm@48306000 {$/;"	l
prm	omap4.dtsi	/^				prm: prm@6000 {$/;"	l	label:l4_cfg.l4_wkup
prm	omap5.dtsi	/^			prm: prm@6000 {$/;"	l	label:l4_wkup
prm_clockdomains	dra7.dtsi	/^				prm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.prm
prm_clockdomains	omap3.dtsi	/^			prm_clockdomains: clockdomains {$/;"	l	label:prm
prm_clockdomains	omap4.dtsi	/^					prm_clockdomains: clockdomains {$/;"	l	label:l4_cfg.l4_wkup.prm
prm_clockdomains	omap5.dtsi	/^				prm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.prm
prm_clocks	dra7.dtsi	/^				prm_clocks: clocks {$/;"	l	label:l4_wkup.prm
prm_clocks	omap3.dtsi	/^			prm_clocks: clocks {$/;"	l	label:prm
prm_clocks	omap4.dtsi	/^					prm_clocks: clocks {$/;"	l	label:l4_cfg.l4_wkup.prm
prm_clocks	omap5.dtsi	/^				prm_clocks: clocks {$/;"	l	label:l4_wkup.prm
prng	exynos4.dtsi	/^	prng: rng@10830400 {$/;"	l
processor	imx6sx-board.dtsi	/^processor: MCIMX6XxxVM$/;"	l	label:product
processor_version	imx6sx-board.dtsi	/^processor_version: 6.0.0$/;"	l	label:product.processor.package_id.mcu_data
product	imx6sx-board.dtsi	/^product: Pins v6.0$/;"	l
prog	at91rm9200.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9260.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9261.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9263.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9g45.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9n12.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9rl.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	at91sam9x5.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	sama5d2.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	sama5d3.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog	sama5d4.dtsi	/^				prog: progck {$/;"	l	label:pmc
prog0	at91rm9200.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9260.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9261.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9263.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9g45.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9n12.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9rl.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	at91sam9x5.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	sama5d2.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	sama5d3.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog0	sama5d4.dtsi	/^					prog0: prog0 {$/;"	l	label:pmc.prog
prog1	at91rm9200.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9260.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9261.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9263.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9g45.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9n12.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9rl.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	at91sam9x5.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	sama5d2.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	sama5d3.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog1	sama5d4.dtsi	/^					prog1: prog1 {$/;"	l	label:pmc.prog
prog2	at91rm9200.dtsi	/^					prog2: prog2 {$/;"	l	label:pmc.prog
prog2	at91sam9261.dtsi	/^					prog2: prog2 {$/;"	l	label:pmc.prog
prog2	at91sam9263.dtsi	/^					prog2: prog2 {$/;"	l	label:pmc.prog
prog2	sama5d2.dtsi	/^					prog2: prog2 {$/;"	l	label:pmc.prog
prog2	sama5d3.dtsi	/^					prog2: prog2 {$/;"	l	label:pmc.prog
prog2	sama5d4.dtsi	/^					prog2: prog2 {$/;"	l	label:pmc.prog
prog3	at91rm9200.dtsi	/^					prog3: prog3 {$/;"	l	label:pmc.prog
prog3	at91sam9261.dtsi	/^					prog3: prog3 {$/;"	l	label:pmc.prog
prog3	at91sam9263.dtsi	/^					prog3: prog3 {$/;"	l	label:pmc.prog
prox_stuib_mode	ste-href-stuib.dtsi	/^				prox_stuib_mode: prox_stuib {$/;"	l
prox_tvk_mode	ste-href-tvk1281618.dtsi	/^				prox_tvk_mode: prox_tvk {$/;"	l
prr	r8a73a4.dtsi	/^	prr: chipid@ff000044 {$/;"	l
prr	r8a7743.dtsi	/^		prr: chipid@ff000044 {$/;"	l
prr	r8a7745.dtsi	/^		prr: chipid@ff000044 {$/;"	l
prr	r8a7779.dtsi	/^	prr: chipid@ff000044 {$/;"	l
prr	r8a7790.dtsi	/^	prr: chipid@ff000044 {$/;"	l
prr	r8a7791.dtsi	/^	prr: chipid@ff000044 {$/;"	l
prr	r8a7792.dtsi	/^		prr: chipid@ff000044 {$/;"	l
prr	r8a7793.dtsi	/^	prr: chipid@ff000044 {$/;"	l
prr	r8a7794.dtsi	/^	prr: chipid@ff000044 {$/;"	l
pruss_ocp_gclk	am33xx-clocks.dtsi	/^	pruss_ocp_gclk: pruss_ocp_gclk@530 {$/;"	l
pruss_ocp_gclk	am43xx-clocks.dtsi	/^	pruss_ocp_gclk: pruss_ocp_gclk@4248 {$/;"	l
ps20	sun4i-a10.dtsi	/^		ps20: ps2@01c2a000 {$/;"	l
ps20	sun7i-a20.dtsi	/^		ps20: ps2@01c2a000 {$/;"	l
ps20_pins_a	sun4i-a10.dtsi	/^			ps20_pins_a: ps20@0 {$/;"	l	label:pio
ps20_pins_a	sun7i-a20.dtsi	/^			ps20_pins_a: ps20@0 {$/;"	l	label:pio
ps21	sun4i-a10.dtsi	/^		ps21: ps2@01c2a400 {$/;"	l
ps21	sun7i-a20.dtsi	/^		ps21: ps2@01c2a400 {$/;"	l
ps21_pins_a	sun4i-a10.dtsi	/^			ps21_pins_a: ps21@0 {$/;"	l	label:pio
ps21_pins_a	sun7i-a20.dtsi	/^			ps21_pins_a: ps21@0 {$/;"	l	label:pio
ps8625	exynos5420-peach-pit.dts	/^	ps8625: lvds-bridge@48 {$/;"	l
ps_als_reg	exynos4412-trats2.dts	/^		ps_als_reg: voltage-regulator-5 {$/;"	l
ps_hold	qcom-apq8064-pins.dtsi	/^	ps_hold: ps_hold {$/;"	l
ps_pmx	atlas7.dtsi	/^			ps_pmx: ps@0 {$/;"	l	label:pinctrl
psc	keystone-k2e.dtsi	/^		psc: power-sleep-controller@02350000 {$/;"	l
psc	keystone-k2hk.dtsi	/^		psc: power-sleep-controller@02350000 {$/;"	l
psc	keystone-k2l.dtsi	/^		psc: power-sleep-controller@02350000 {$/;"	l
psc	keystone.dtsi	/^		psc: power-sleep-controller@02350000 {$/;"	l
pscrst	keystone-k2e.dtsi	/^			pscrst: reset-controller {$/;"	l	label:psc
pscrst	keystone-k2hk.dtsi	/^			pscrst: reset-controller {$/;"	l	label:psc
pscrst	keystone-k2l.dtsi	/^			pscrst: reset-controller {$/;"	l	label:psc
ptm0_out_port	hip04.dtsi	/^			ptm0_out_port: endpoint {$/;"	l
ptm0_out_port	ste-dbx5x0.dtsi	/^				ptm0_out_port: endpoint {$/;"	l
ptm0_out_port	vexpress-v2p-ca15_a7.dts	/^			ptm0_out_port: endpoint {$/;"	l
ptm10_out_port	hip04.dtsi	/^			ptm10_out_port: endpoint {$/;"	l
ptm11_out_port	hip04.dtsi	/^			ptm11_out_port: endpoint {$/;"	l
ptm12_out_port	hip04.dtsi	/^			ptm12_out_port: endpoint {$/;"	l
ptm13_out_port	hip04.dtsi	/^			ptm13_out_port: endpoint {$/;"	l
ptm14_out_port	hip04.dtsi	/^			ptm14_out_port: endpoint {$/;"	l
ptm15_out_port	hip04.dtsi	/^			ptm15_out_port: endpoint {$/;"	l
ptm1_out_port	hip04.dtsi	/^			ptm1_out_port: endpoint {$/;"	l
ptm1_out_port	ste-dbx5x0.dtsi	/^				ptm1_out_port: endpoint {$/;"	l
ptm1_out_port	vexpress-v2p-ca15_a7.dts	/^			ptm1_out_port: endpoint {$/;"	l
ptm2_out_port	hip04.dtsi	/^			ptm2_out_port: endpoint {$/;"	l
ptm3_out_port	hip04.dtsi	/^			ptm3_out_port: endpoint {$/;"	l
ptm4_out_port	hip04.dtsi	/^			ptm4_out_port: endpoint {$/;"	l
ptm5_out_port	hip04.dtsi	/^			ptm5_out_port: endpoint {$/;"	l
ptm6_out_port	hip04.dtsi	/^			ptm6_out_port: endpoint {$/;"	l
ptm7_out_port	hip04.dtsi	/^			ptm7_out_port: endpoint {$/;"	l
ptm8_out_port	hip04.dtsi	/^			ptm8_out_port: endpoint {$/;"	l
ptm9_out_port	hip04.dtsi	/^			ptm9_out_port: endpoint {$/;"	l
ptn3460	exynos5250-snow-common.dtsi	/^	ptn3460: lvds-bridge@20 {$/;"	l
pulse_count_pins_a	atlas6.dtsi	/^                                pulse_count_pins_a: pulse_count@0 {$/;"	l	label:gpio
pulse_count_pins_a	prima2.dtsi	/^                                pulse_count_pins_a: pulse_count@0 {$/;"	l	label:gpio
push_button_pins	am335x-moxa-uc-8100-me-t.dts	/^	push_button_pins: pinmux_push_button {$/;"	l
pw_backlight_pmx0	atlas7.dtsi	/^			pw_backlight_pmx0: pw_backlight@0 {$/;"	l	label:pinctrl
pw_backlight_pmx1	atlas7.dtsi	/^			pw_backlight_pmx1: pw_backlight@1 {$/;"	l	label:pinctrl
pw_cko0_pmx0	atlas7.dtsi	/^			pw_cko0_pmx0: pw_cko0@0 {$/;"	l	label:pinctrl
pw_cko0_pmx1	atlas7.dtsi	/^			pw_cko0_pmx1: pw_cko0@1 {$/;"	l	label:pinctrl
pw_cko0_pmx2	atlas7.dtsi	/^			pw_cko0_pmx2: pw_cko0@2 {$/;"	l	label:pinctrl
pw_cko1_pmx0	atlas7.dtsi	/^			pw_cko1_pmx0: pw_cko1@0 {$/;"	l	label:pinctrl
pw_cko1_pmx1	atlas7.dtsi	/^			pw_cko1_pmx1: pw_cko1@1 {$/;"	l	label:pinctrl
pw_i2s01_clk_pmx0	atlas7.dtsi	/^			pw_i2s01_clk_pmx0: pw_i2s01_clk@0 {$/;"	l	label:pinctrl
pw_i2s01_clk_pmx1	atlas7.dtsi	/^			pw_i2s01_clk_pmx1: pw_i2s01_clk@1 {$/;"	l	label:pinctrl
pw_pwm0_pmx	atlas7.dtsi	/^			pw_pwm0_pmx: pw_pwm0@0 {$/;"	l	label:pinctrl
pw_pwm1_pmx	atlas7.dtsi	/^			pw_pwm1_pmx: pw_pwm1@0 {$/;"	l	label:pinctrl
pw_pwm2_pmx0	atlas7.dtsi	/^			pw_pwm2_pmx0: pw_pwm2@0 {$/;"	l	label:pinctrl
pw_pwm2_pmx1	atlas7.dtsi	/^			pw_pwm2_pmx1: pw_pwm2@1 {$/;"	l	label:pinctrl
pw_pwm3_pmx0	atlas7.dtsi	/^			pw_pwm3_pmx0: pw_pwm3@0 {$/;"	l	label:pinctrl
pw_pwm3_pmx1	atlas7.dtsi	/^			pw_pwm3_pmx1: pw_pwm3@1 {$/;"	l	label:pinctrl
pw_pwm_cpu_vol_pmx0	atlas7.dtsi	/^			pw_pwm_cpu_vol_pmx0: pw_pwm_cpu_vol@0 {$/;"	l	label:pinctrl
pw_pwm_cpu_vol_pmx1	atlas7.dtsi	/^			pw_pwm_cpu_vol_pmx1: pw_pwm_cpu_vol@1 {$/;"	l	label:pinctrl
pwc_core_on_pmx	atlas7.dtsi	/^			pwc_core_on_pmx: pwc_core_on@0 {$/;"	l	label:pinctrl
pwc_ext_on_pmx	atlas7.dtsi	/^			pwc_ext_on_pmx: pwc_ext_on@0 {$/;"	l	label:pinctrl
pwc_gpio3_clk_pmx	atlas7.dtsi	/^			pwc_gpio3_clk_pmx: pwc_gpio3_clk@0 {$/;"	l	label:pinctrl
pwc_io_on_pmx	atlas7.dtsi	/^			pwc_io_on_pmx: pwc_io_on@0 {$/;"	l	label:pinctrl
pwc_lowbatt_b_pmx0	atlas7.dtsi	/^			pwc_lowbatt_b_pmx0: pwc_lowbatt_b@0 {$/;"	l	label:pinctrl
pwc_mem_on_pmx	atlas7.dtsi	/^			pwc_mem_on_pmx: pwc_mem_on@0 {$/;"	l	label:pinctrl
pwc_on_key_b_pmx0	atlas7.dtsi	/^			pwc_on_key_b_pmx0: pwc_on_key_b@0 {$/;"	l	label:pinctrl
pwc_wakeup_src0_pmx	atlas7.dtsi	/^			pwc_wakeup_src0_pmx: pwc_wakeup_src0@0 {$/;"	l	label:pinctrl
pwc_wakeup_src1_pmx	atlas7.dtsi	/^			pwc_wakeup_src1_pmx: pwc_wakeup_src1@0 {$/;"	l	label:pinctrl
pwc_wakeup_src2_pmx	atlas7.dtsi	/^			pwc_wakeup_src2_pmx: pwc_wakeup_src2@0 {$/;"	l	label:pinctrl
pwc_wakeup_src3_pmx	atlas7.dtsi	/^			pwc_wakeup_src3_pmx: pwc_wakeup_src3@0 {$/;"	l	label:pinctrl
pwgt1spi_reg	imx27-phytec-phycore-som.dtsi	/^			pwgt1spi_reg: pwgt1spi {$/;"	l	label:pmic
pwgt2spi_reg	imx51-digi-connectcore-som.dtsi	/^			pwgt2spi_reg: pwgt2spi {$/;"	l	label:pmic
pwm	atlas7.dtsi	/^			pwm: pwm@18630000 {$/;"	l
pwm	bcm-nsp.dtsi	/^		pwm: pwm@31000 {$/;"	l
pwm	bcm11351.dtsi	/^	pwm: pwm@3e01a000 {$/;"	l
pwm	bcm28155-ap.dts	/^	pwm: pwm@3e01a000 {$/;"	l
pwm	bcm283x.dtsi	/^		pwm: pwm@7e20c000 {$/;"	l
pwm	berlin2.dtsi	/^		pwm: pwm@f20000 {$/;"	l
pwm	berlin2cd.dtsi	/^		pwm: pwm@f20000 {$/;"	l
pwm	berlin2q.dtsi	/^		pwm: pwm@f20000 {$/;"	l
pwm	ep7209.dtsi	/^		pwm: pwm@80000400 {$/;"	l
pwm	exynos3250.dtsi	/^		pwm: pwm@139D0000 {$/;"	l
pwm	exynos4.dtsi	/^	pwm: pwm@139D0000 {$/;"	l
pwm	exynos5.dtsi	/^		pwm: pwm@12DD0000 {$/;"	l
pwm	imx1.dtsi	/^			pwm: pwm@00208000 {$/;"	l
pwm	imx23-evk.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx23-sansa.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx23-xfi3.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx23.dtsi	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx27.dtsi	/^			pwm: pwm@10006000 {$/;"	l
pwm	imx28-apf28dev.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-cfa10049.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-cfa10055.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-cfa10057.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-cfa10058.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-evk.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-m28cu3.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28-m28evk.dts	/^			pwm: pwm@80064000 {$/;"	l
pwm	imx28.dtsi	/^			pwm: pwm@80064000 {$/;"	l
pwm	mt7623.dtsi	/^	pwm: pwm@11006000 {$/;"	l
pwm	s3c64xx.dtsi	/^		pwm: pwm@7f006000 {$/;"	l	label:soc
pwm	s5pv210.dtsi	/^		pwm: pwm@e2500000 {$/;"	l
pwm	spear1340.dtsi	/^		pwm: pwm@e0180000 {$/;"	l
pwm	spear320-hmi.dts	/^		pwm: pwm@a8000000 {$/;"	l
pwm	spear320.dtsi	/^		pwm: pwm@a8000000 {$/;"	l
pwm	sun4i-a10.dtsi	/^		pwm: pwm@01c20e00 {$/;"	l
pwm	sun5i-a10s.dtsi	/^		pwm: pwm@01c20e00 {$/;"	l
pwm	sun5i-a13.dtsi	/^		pwm: pwm@01c20e00 {$/;"	l
pwm	sun5i-gr8.dtsi	/^		pwm: pwm@01c20e00 {$/;"	l
pwm	sun7i-a20.dtsi	/^		pwm: pwm@01c20e00 {$/;"	l
pwm	sun8i-a23-a33.dtsi	/^		pwm: pwm@01c21400 {$/;"	l
pwm	sunxi-h3-h5.dtsi	/^		pwm: pwm@01c21400 {$/;"	l
pwm	tegra114.dtsi	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra124.dtsi	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra20-harmony.dts	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra20-paz00.dts	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra20-seaboard.dts	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra20-ventana.dts	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra20.dtsi	/^	pwm: pwm@7000a000 {$/;"	l
pwm	tegra30.dtsi	/^	pwm: pwm@7000a000 {$/;"	l
pwm	wm8750.dtsi	/^		pwm: pwm@d8220000 {$/;"	l
pwm	wm8850.dtsi	/^		pwm: pwm@d8220000 {$/;"	l
pwm0	at91-kizbox2.dts	/^			pwm0: pwm@f002c000 {$/;"	l
pwm0	at91-kizboxmini.dts	/^			pwm0: pwm@f8034000 {$/;"	l
pwm0	at91-sama5d27_som1_ek.dts	/^			pwm0: pwm@f802c000 {$/;"	l
pwm0	at91-sama5d2_xplained.dts	/^			pwm0: pwm@f802c000 {$/;"	l
pwm0	at91-sama5d3_xplained.dts	/^			pwm0: pwm@f002c000 {$/;"	l
pwm0	at91sam9263.dtsi	/^			pwm0: pwm@fffb8000 {$/;"	l
pwm0	at91sam9g45.dtsi	/^			pwm0: pwm@fffb8000 {$/;"	l
pwm0	at91sam9m10g45ek.dts	/^			pwm0: pwm@fffb8000 {$/;"	l
pwm0	at91sam9n12.dtsi	/^			pwm0: pwm@f8034000 {$/;"	l
pwm0	at91sam9rl.dtsi	/^			pwm0: pwm@fffc8000 {$/;"	l
pwm0	at91sam9rlek.dts	/^			pwm0: pwm@fffc8000 {$/;"	l
pwm0	at91sam9x5.dtsi	/^			pwm0: pwm@f8034000 {$/;"	l
pwm0	imx7ulp.dtsi	/^		pwm0: tpm@40250000 {$/;"	l	label:ahbbridge0
pwm0	pxa25x.dtsi	/^		pwm0: pwm@40b00000 {$/;"	l
pwm0	pxa27x.dtsi	/^		pwm0: pwm@40b00000 {$/;"	l
pwm0	pxa3xx.dtsi	/^		pwm0: pwm@40b00000 {$/;"	l
pwm0	rk3036.dtsi	/^	pwm0: pwm@20050000 {$/;"	l
pwm0	rk322x.dtsi	/^	pwm0: pwm@110b0000 {$/;"	l
pwm0	rk3288.dtsi	/^	pwm0: pwm@ff680000 {$/;"	l
pwm0	rk3xxx.dtsi	/^	pwm0: pwm@20030000 {$/;"	l
pwm0	rv1108.dtsi	/^	pwm0: pwm@20040000 {$/;"	l
pwm0	sama5d2.dtsi	/^			pwm0: pwm@f802c000 {$/;"	l
pwm0	sama5d3.dtsi	/^			pwm0: pwm@f002c000 {$/;"	l
pwm0	sama5d4.dtsi	/^			pwm0: pwm@f800c000 {$/;"	l
pwm0	stih407-family.dtsi	/^		pwm0: pwm@9810000 {$/;"	l
pwm0	stih410-b2260.dts	/^		pwm0: pwm@9810000 {$/;"	l
pwm0	stihxxx-b2120.dtsi	/^		pwm0: pwm@9810000 {$/;"	l
pwm0	vfxxx.dtsi	/^			pwm0: pwm@40038000 {$/;"	l	label:aips0
pwm0_gpio12	bcm283x.dtsi	/^			pwm0_gpio12: pwm0_gpio12 {$/;"	l	label:gpio
pwm0_gpio18	bcm283x.dtsi	/^			pwm0_gpio18: pwm0_gpio18 {$/;"	l	label:gpio
pwm0_gpio40	bcm283x.dtsi	/^			pwm0_gpio40: pwm0_gpio40 {$/;"	l	label:gpio
pwm0_out	exynos3250-pinctrl.dtsi	/^	pwm0_out: pwm0-out {$/;"	l
pwm0_out	exynos4210-pinctrl.dtsi	/^		pwm0_out: pwm0-out {$/;"	l
pwm0_out	exynos4412-pinctrl.dtsi	/^		pwm0_out: pwm0-out {$/;"	l	label:pinctrl_0
pwm0_out	exynos5250-pinctrl.dtsi	/^	pwm0_out: pwm0-out {$/;"	l
pwm0_out	exynos5410-pinctrl.dtsi	/^	pwm0_out: pwm0-out {$/;"	l
pwm0_out	exynos5420-pinctrl.dtsi	/^	pwm0_out: pwm0-out {$/;"	l
pwm0_out	rk3066a.dtsi	/^			pwm0_out: pwm0-out {$/;"	l
pwm0_out	rk3188.dtsi	/^			pwm0_out: pwm0-out {$/;"	l
pwm0_out	s3c64xx-pinctrl.dtsi	/^	pwm0_out: pwm0-out {$/;"	l
pwm0_out	s5pv210-pinctrl.dtsi	/^	pwm0_out: pwm0-out {$/;"	l
pwm0_pin	rk3036.dtsi	/^			pwm0_pin: pwm0-pin {$/;"	l	label:pinctrl
pwm0_pin	rk322x.dtsi	/^			pwm0_pin: pwm0-pin {$/;"	l
pwm0_pin	rk3288.dtsi	/^			pwm0_pin: pwm0-pin {$/;"	l
pwm0_pin	rv1108.dtsi	/^			pwm0_pin: pwm0-pin {$/;"	l
pwm0_pins	sun5i.dtsi	/^			pwm0_pins: pwm0 {$/;"	l	label:pio
pwm0_pins	sun8i-a23-a33.dtsi	/^			pwm0_pins: pwm0 {$/;"	l	label:pio
pwm0_pins_a	atlas6.dtsi	/^                                pwm0_pins_a: pwm0@0 {$/;"	l	label:gpio
pwm0_pins_a	imx28.dtsi	/^				pwm0_pins_a: pwm0@0 {$/;"	l	label:pinctrl
pwm0_pins_a	prima2.dtsi	/^                                pwm0_pins_a: pwm0@0 {$/;"	l	label:gpio
pwm0_pins_a	sun4i-a10.dtsi	/^			pwm0_pins_a: pwm0@0 {$/;"	l	label:pio
pwm0_pins_a	sun7i-a20.dtsi	/^			pwm0_pins_a: pwm0@0 {$/;"	l	label:pio
pwm1	imx25.dtsi	/^			pwm1: pwm@53fe0000 {$/;"	l
pwm1	imx50.dtsi	/^			pwm1: pwm@53fb4000 {$/;"	l
pwm1	imx51.dtsi	/^			pwm1: pwm@73fb4000 {$/;"	l
pwm1	imx53.dtsi	/^			pwm1: pwm@53fb4000 {$/;"	l
pwm1	imx6qdl.dtsi	/^			pwm1: pwm@02080000 {$/;"	l
pwm1	imx6sl.dtsi	/^			pwm1: pwm@02080000 {$/;"	l	label:aips1
pwm1	imx6sll.dtsi	/^			pwm1: pwm@02080000 {$/;"	l	label:aips1
pwm1	imx6sx.dtsi	/^			pwm1: pwm@02080000 {$/;"	l
pwm1	imx6ul.dtsi	/^			pwm1: pwm@02080000 {$/;"	l
pwm1	imx6ull.dtsi	/^			pwm1: pwm@02080000 {$/;"	l
pwm1	imx7s.dtsi	/^			pwm1: pwm@30660000 {$/;"	l	label:aips2
pwm1	lpc32xx.dtsi	/^			pwm1: pwm@4005C000 {$/;"	l
pwm1	pxa25x.dtsi	/^		pwm1: pwm@40b00010 {$/;"	l
pwm1	pxa27x.dtsi	/^		pwm1: pwm@40b00010 {$/;"	l
pwm1	pxa3xx.dtsi	/^		pwm1: pwm@40b00010 {$/;"	l
pwm1	rk3036.dtsi	/^	pwm1: pwm@20050010 {$/;"	l
pwm1	rk322x.dtsi	/^	pwm1: pwm@110b0010 {$/;"	l
pwm1	rk3288.dtsi	/^	pwm1: pwm@ff680010 {$/;"	l
pwm1	rk3xxx.dtsi	/^	pwm1: pwm@20030010 {$/;"	l
pwm1	rv1108.dtsi	/^	pwm1: pwm@20040010 {$/;"	l
pwm1	stih407-family.dtsi	/^		pwm1: pwm@9510000 {$/;"	l
pwm1	stih410-b2260.dts	/^		pwm1: pwm@9510000 {$/;"	l
pwm1	stihxxx-b2120.dtsi	/^		pwm1: pwm@9510000 {$/;"	l
pwm1	vfxxx.dtsi	/^			pwm1: pwm@40039000 {$/;"	l	label:aips0
pwm10	logicpd-torpedo-37xx-devkit.dts	/^	pwm10: dmtimer-pwm {$/;"	l
pwm11	omap3-gta04.dtsi	/^	pwm11: dmtimer-pwm {$/;"	l
pwm1_gpio13	bcm283x.dtsi	/^			pwm1_gpio13: pwm1_gpio13 {$/;"	l	label:gpio
pwm1_gpio19	bcm283x.dtsi	/^			pwm1_gpio19: pwm1_gpio19 {$/;"	l	label:gpio
pwm1_gpio41	bcm283x.dtsi	/^			pwm1_gpio41: pwm1_gpio41 {$/;"	l	label:gpio
pwm1_gpio45	bcm283x.dtsi	/^			pwm1_gpio45: pwm1_gpio45 {$/;"	l	label:gpio
pwm1_out	exynos3250-pinctrl.dtsi	/^	pwm1_out: pwm1-out {$/;"	l
pwm1_out	exynos4210-pinctrl.dtsi	/^		pwm1_out: pwm1-out {$/;"	l
pwm1_out	exynos4412-pinctrl.dtsi	/^		pwm1_out: pwm1-out {$/;"	l	label:pinctrl_0
pwm1_out	exynos5250-pinctrl.dtsi	/^	pwm1_out: pwm1-out {$/;"	l
pwm1_out	exynos5410-pinctrl.dtsi	/^	pwm1_out: pwm1-out {$/;"	l
pwm1_out	exynos5420-pinctrl.dtsi	/^	pwm1_out: pwm1-out {$/;"	l
pwm1_out	rk3066a.dtsi	/^			pwm1_out: pwm1-out {$/;"	l
pwm1_out	rk3188.dtsi	/^			pwm1_out: pwm1-out {$/;"	l
pwm1_out	s3c64xx-pinctrl.dtsi	/^	pwm1_out: pwm1-out {$/;"	l
pwm1_out	s5pv210-pinctrl.dtsi	/^	pwm1_out: pwm1-out {$/;"	l
pwm1_pin	rk3036.dtsi	/^			pwm1_pin: pwm1-pin {$/;"	l
pwm1_pin	rk322x.dtsi	/^			pwm1_pin: pwm1-pin {$/;"	l
pwm1_pin	rk3288.dtsi	/^			pwm1_pin: pwm1-pin {$/;"	l
pwm1_pin	rv1108.dtsi	/^			pwm1_pin: pwm1-pin {$/;"	l
pwm1_pins	stm32f4-pinctrl.dtsi	/^			pwm1_pins: pwm@1 {$/;"	l	label:pinctrl
pwm1_pins	sun5i-gr8.dtsi	/^	pwm1_pins: pwm1 {$/;"	l
pwm1_pins_a	atlas6.dtsi	/^                                pwm1_pins_a: pwm1@0 {$/;"	l	label:gpio
pwm1_pins_a	prima2.dtsi	/^                                pwm1_pins_a: pwm1@0 {$/;"	l	label:gpio
pwm1_pins_a	sun4i-a10.dtsi	/^			pwm1_pins_a: pwm1@0 {$/;"	l	label:pio
pwm1_pins_a	sun7i-a20.dtsi	/^			pwm1_pins_a: pwm1@0 {$/;"	l	label:pio
pwm2	imx25.dtsi	/^			pwm2: pwm@53fa0000 {$/;"	l
pwm2	imx50.dtsi	/^			pwm2: pwm@53fb8000 {$/;"	l
pwm2	imx51.dtsi	/^			pwm2: pwm@73fb8000 {$/;"	l
pwm2	imx53.dtsi	/^			pwm2: pwm@53fb8000 {$/;"	l
pwm2	imx6qdl.dtsi	/^			pwm2: pwm@02084000 {$/;"	l
pwm2	imx6sl.dtsi	/^			pwm2: pwm@02084000 {$/;"	l	label:aips1
pwm2	imx6sll.dtsi	/^			pwm2: pwm@02084000 {$/;"	l	label:aips1
pwm2	imx6sx.dtsi	/^			pwm2: pwm@02084000 {$/;"	l
pwm2	imx6ul.dtsi	/^			pwm2: pwm@02084000 {$/;"	l
pwm2	imx6ull.dtsi	/^			pwm2: pwm@02084000 {$/;"	l
pwm2	imx7s.dtsi	/^			pwm2: pwm@30670000 {$/;"	l	label:aips2
pwm2	lpc32xx.dtsi	/^			pwm2: pwm@4005C004 {$/;"	l
pwm2	pxa27x.dtsi	/^		pwm2: pwm@40c00000 {$/;"	l
pwm2	pxa3xx.dtsi	/^		pwm2: pwm@40c00000 {$/;"	l
pwm2	rk3036.dtsi	/^	pwm2: pwm@20050020 {$/;"	l
pwm2	rk322x.dtsi	/^	pwm2: pwm@110b0020 {$/;"	l
pwm2	rk3288.dtsi	/^	pwm2: pwm@ff680020 {$/;"	l
pwm2	rk3xxx.dtsi	/^	pwm2: pwm@20050020 {$/;"	l
pwm2	rv1108.dtsi	/^	pwm2: pwm@20040020 {$/;"	l
pwm2_out	exynos3250-pinctrl.dtsi	/^	pwm2_out: pwm2-out {$/;"	l
pwm2_out	exynos4210-pinctrl.dtsi	/^		pwm2_out: pwm2-out {$/;"	l
pwm2_out	exynos4412-pinctrl.dtsi	/^		pwm2_out: pwm2-out {$/;"	l	label:pinctrl_0
pwm2_out	exynos5250-pinctrl.dtsi	/^	pwm2_out: pwm2-out {$/;"	l
pwm2_out	exynos5410-pinctrl.dtsi	/^	pwm2_out: pwm2-out {$/;"	l
pwm2_out	exynos5420-pinctrl.dtsi	/^	pwm2_out: pwm2-out {$/;"	l
pwm2_out	rk3066a.dtsi	/^			pwm2_out: pwm2-out {$/;"	l
pwm2_out	rk3188.dtsi	/^			pwm2_out: pwm2-out {$/;"	l
pwm2_out	s5pv210-pinctrl.dtsi	/^	pwm2_out: pwm2-out {$/;"	l
pwm2_pin	rk3036.dtsi	/^			pwm2_pin: pwm2-pin {$/;"	l
pwm2_pin	rk322x.dtsi	/^			pwm2_pin: pwm2-pin {$/;"	l
pwm2_pin	rk3288.dtsi	/^			pwm2_pin: pwm2-pin {$/;"	l
pwm2_pin	rv1108.dtsi	/^			pwm2_pin: pwm2-pin {$/;"	l
pwm2_pins_a	atlas6.dtsi	/^                                pwm2_pins_a: pwm2@0 {$/;"	l	label:gpio
pwm2_pins_a	imx23.dtsi	/^				pwm2_pins_a: pwm2@0 {$/;"	l
pwm2_pins_a	imx28.dtsi	/^				pwm2_pins_a: pwm2@0 {$/;"	l	label:pinctrl
pwm2_pins_a	prima2.dtsi	/^                                pwm2_pins_a: pwm2@0 {$/;"	l	label:gpio
pwm3	imx25.dtsi	/^			pwm3: pwm@53fa8000 {$/;"	l
pwm3	imx6qdl.dtsi	/^			pwm3: pwm@02088000 {$/;"	l
pwm3	imx6sl.dtsi	/^			pwm3: pwm@02088000 {$/;"	l	label:aips1
pwm3	imx6sll.dtsi	/^			pwm3: pwm@02088000 {$/;"	l	label:aips1
pwm3	imx6sx.dtsi	/^			pwm3: pwm@02088000 {$/;"	l
pwm3	imx6ul.dtsi	/^			pwm3: pwm@02088000 {$/;"	l
pwm3	imx6ull.dtsi	/^			pwm3: pwm@02088000 {$/;"	l
pwm3	imx7s.dtsi	/^			pwm3: pwm@30680000 {$/;"	l	label:aips2
pwm3	pxa27x.dtsi	/^		pwm3: pwm@40c00010 {$/;"	l
pwm3	pxa3xx.dtsi	/^		pwm3: pwm@40c00010 {$/;"	l
pwm3	rk3036.dtsi	/^	pwm3: pwm@20050030 {$/;"	l
pwm3	rk322x.dtsi	/^	pwm3: pwm@110b0030 {$/;"	l
pwm3	rk3288.dtsi	/^	pwm3: pwm@ff680030 {$/;"	l
pwm3	rk3xxx.dtsi	/^	pwm3: pwm@20050030 {$/;"	l
pwm3	rv1108.dtsi	/^	pwm3: pwm@20040030 {$/;"	l
pwm3_out	exynos3250-pinctrl.dtsi	/^	pwm3_out: pwm3-out {$/;"	l
pwm3_out	exynos4210-pinctrl.dtsi	/^		pwm3_out: pwm3-out {$/;"	l
pwm3_out	exynos4412-pinctrl.dtsi	/^		pwm3_out: pwm3-out {$/;"	l	label:pinctrl_0
pwm3_out	exynos5250-pinctrl.dtsi	/^	pwm3_out: pwm3-out {$/;"	l
pwm3_out	exynos5410-pinctrl.dtsi	/^	pwm3_out: pwm3-out {$/;"	l
pwm3_out	exynos5420-pinctrl.dtsi	/^	pwm3_out: pwm3-out {$/;"	l
pwm3_out	rk3066a.dtsi	/^			pwm3_out: pwm3-out {$/;"	l
pwm3_out	rk3188.dtsi	/^			pwm3_out: pwm3-out {$/;"	l
pwm3_out	s5pv210-pinctrl.dtsi	/^	pwm3_out: pwm3-out {$/;"	l
pwm3_pin	rk3036.dtsi	/^			pwm3_pin: pwm3-pin {$/;"	l
pwm3_pin	rk322x.dtsi	/^			pwm3_pin: pwm3-pin {$/;"	l
pwm3_pin	rk3288.dtsi	/^			pwm3_pin: pwm3-pin {$/;"	l
pwm3_pin	rv1108.dtsi	/^			pwm3_pin: pwm3-pin {$/;"	l
pwm3_pins	stm32f4-pinctrl.dtsi	/^			pwm3_pins: pwm@3 {$/;"	l	label:pinctrl
pwm3_pins_a	atlas6.dtsi	/^                                pwm3_pins_a: pwm3@0 {$/;"	l	label:gpio
pwm3_pins_a	imx28.dtsi	/^				pwm3_pins_a: pwm3@0 {$/;"	l	label:pinctrl
pwm3_pins_a	prima2.dtsi	/^                                pwm3_pins_a: pwm3@0 {$/;"	l	label:gpio
pwm3_pins_b	imx28.dtsi	/^				pwm3_pins_b: pwm3@1 {$/;"	l	label:pinctrl
pwm4	imx25.dtsi	/^			pwm4: pwm@53fc8000 {$/;"	l
pwm4	imx6qdl.dtsi	/^			pwm4: pwm@0208c000 {$/;"	l
pwm4	imx6sl.dtsi	/^			pwm4: pwm@0208c000 {$/;"	l	label:aips1
pwm4	imx6sll.dtsi	/^			pwm4: pwm@0208c000 {$/;"	l	label:aips1
pwm4	imx6sx.dtsi	/^			pwm4: pwm@0208c000 {$/;"	l
pwm4	imx6ul.dtsi	/^			pwm4: pwm@0208c000 {$/;"	l
pwm4	imx6ull.dtsi	/^			pwm4: pwm@0208c000 {$/;"	l
pwm4	imx7s.dtsi	/^			pwm4: pwm@30690000 {$/;"	l	label:aips2
pwm4	rv1108.dtsi	/^	pwm4: pwm@10280000 {$/;"	l
pwm4_pin	rv1108.dtsi	/^			pwm4_pin: pwm4-pin {$/;"	l
pwm4_pins_a	atlas6.dtsi	/^				pwm4_pins_a: pwm4@0 {$/;"	l	label:gpio
pwm4_pins_a	imx28.dtsi	/^				pwm4_pins_a: pwm4@0 {$/;"	l	label:pinctrl
pwm5	imx6sx.dtsi	/^			pwm5: pwm@022a4000 {$/;"	l
pwm5	imx6ul.dtsi	/^			pwm5: pwm@020f0000 {$/;"	l
pwm5	imx6ull.dtsi	/^			pwm5: pwm@020f0000 {$/;"	l
pwm5	rv1108.dtsi	/^	pwm5: pwm@10280010 {$/;"	l
pwm5_pin	rv1108.dtsi	/^			pwm5_pin: pwm5-pin {$/;"	l
pwm6	imx6sx.dtsi	/^			pwm6: pwm@022a8000 {$/;"	l
pwm6	imx6ul.dtsi	/^			pwm6: pwm@020f4000 {$/;"	l
pwm6	imx6ull.dtsi	/^			pwm6: pwm@020f4000 {$/;"	l
pwm6	rv1108.dtsi	/^	pwm6: pwm@10280020 {$/;"	l
pwm6_pin	rv1108.dtsi	/^			pwm6_pin: pwm6-pin {$/;"	l
pwm7	imx6sx.dtsi	/^			pwm7: pwm@022ac000 {$/;"	l
pwm7	imx6ul.dtsi	/^			pwm7: pwm@020f8000 {$/;"	l
pwm7	imx6ull.dtsi	/^			pwm7: pwm@020f8000 {$/;"	l
pwm7	rv1108.dtsi	/^	pwm7: pwm@10280030 {$/;"	l
pwm7_pin	rv1108.dtsi	/^			pwm7_pin: pwm7-pin {$/;"	l
pwm8	imx6sx.dtsi	/^			pwm8: pwm@0022b0000 {$/;"	l
pwm8	imx6ul.dtsi	/^			pwm8: pwm@020fc000 {$/;"	l
pwm8	imx6ull.dtsi	/^			pwm8: pwm@020fc000 {$/;"	l
pwm8	omap4-droid4-xt894.dts	/^	pwm8: dmtimer-pwm-8 {$/;"	l
pwm9	omap3-n900.dts	/^	pwm9: dmtimer-pwm {$/;"	l
pwm9	omap4-droid4-xt894.dts	/^	pwm9: dmtimer-pwm-9 {$/;"	l
pwm_ab	meson.dtsi	/^			pwm_ab: pwm@8550 {$/;"	l	label:cbus
pwm_buff	imx6sxea-com-ptp.dts	/^	pwm_buff: pca9532@60 {$/;"	l
pwm_buff	imx7dea-com-ptp.dts	/^	pwm_buff: pca9532@60 {$/;"	l
pwm_buff	imx7dea-ucom-ptp.dts	/^	pwm_buff: pca9532@60 {$/;"	l
pwm_cd	meson.dtsi	/^			pwm_cd: pwm@8650 {$/;"	l	label:cbus
pwm_clk	at91sam9263.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	at91sam9g45.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	at91sam9n12.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	at91sam9rl.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	at91sam9x5.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	sama5d2.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	sama5d3.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_clk	sama5d4.dtsi	/^					pwm_clk: pwm_clk {$/;"	l
pwm_default_mode	ste-href-ab8500.dtsi	/^						pwm_default_mode: pwm_default {$/;"	l
pwm_default_mode	ste-href-ab8505.dtsi	/^						pwm_default_mode: pwm_default {$/;"	l
pwm_e_pins	meson8.dtsi	/^		pwm_e_pins: pwm-e {$/;"	l	label:pinctrl_cbus
pwm_ef	meson8.dtsi	/^	pwm_ef: pwm@86c0 {$/;"	l
pwm_ef	meson8b.dtsi	/^	pwm_ef: pwm@86c0 {$/;"	l
pwm_extclk	s3c64xx-pinctrl.dtsi	/^	pwm_extclk: pwm-extclk {$/;"	l
pwm_f_ao_pins	meson8.dtsi	/^		pwm_f_ao_pins: pwm-f-ao {$/;"	l	label:pinctrl_aobus
pwm_gclk	sama5d2.dtsi	/^					pwm_gclk: pwm_gclk {$/;"	l
pwm_pins	logicpd-torpedo-37xx-devkit.dts	/^	pwm_pins: pinmux_pwm_pins {$/;"	l
pwm_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	pwm_pins_a: pwm@0 {$/;"	l
pwm_regulator	stih407-family.dtsi	/^	pwm_regulator: pwm-regulator {$/;"	l
pwmc	bcm958625k.dts	/^	pwmc: pwmc {$/;"	l
pwr	nspire.dtsi	/^			pwr: pwr@900B0000 {$/;"	l
pwr_3g	rk3288-tinker.dts	/^		pwr_3g: pwr-3g {$/;"	l
pwr_hold	rk3066a-rayeager.dts	/^		pwr_hold: pwr-hold {$/;"	l
pwr_hold	rk3288-firefly-reload-core.dtsi	/^		pwr_hold: pwr-hold {$/;"	l
pwr_hold	rk3288-firefly.dtsi	/^		pwr_hold: pwr-hold {$/;"	l
pwr_hold	rk3288-r89.dts	/^		pwr_hold: pwr-hold {$/;"	l
pwr_key	rk3066a-rayeager.dts	/^		pwr_key: pwr-key {$/;"	l
pwr_key	rk3229-evb.dts	/^		pwr_key: pwr-key {$/;"	l
pwr_key	rk3288-firefly-reload.dts	/^		pwr_key: pwr-key {$/;"	l
pwr_key	rk3288-firefly.dtsi	/^		pwr_key: pwr-key {$/;"	l
pwr_key_h	rk3288-veyron-pinky.dts	/^		pwr_key_h: pwr-key-h {$/;"	l
pwr_key_l	rk3288-veyron.dtsi	/^		pwr_key_l: pwr-key-l {$/;"	l
pwr_led_bpi_m2p	sun8i-h3-bananapi-m2-plus.dts	/^	pwr_led_bpi_m2p: led_pins@0 {$/;"	l
pwr_led_pin	armada-370-mirabox.dts	/^	pwr_led_pin: pwr-led-pin {$/;"	l
pwrap	mt7623.dtsi	/^	pwrap: pwrap@1000d000 {$/;"	l
pwrap	mt8135.dtsi	/^		pwrap: pwrap@1000f000 {$/;"	l
pwrbtn	rk3288-evb.dtsi	/^		pwrbtn: pwrbtn {$/;"	l
pwrbtn	rk3288-popmetal.dts	/^		pwrbtn: pwrbtn {$/;"	l
pwrbtn	rk3288-r89.dts	/^		pwrbtn: pwrbtn {$/;"	l
pwrbtn	rk3288-tinker.dts	/^		pwrbtn: pwrbtn {$/;"	l
pwrcfg	stm32f429.dtsi	/^		pwrcfg: power-config@40007000 {$/;"	l
pwrcfg	stm32f746.dtsi	/^		pwrcfg: power-config@40007000 {$/;"	l
pwri2c	pxa27x.dtsi	/^		pwri2c: i2c@40f000180 {$/;"	l
pwri2c	pxa3xx.dtsi	/^		pwri2c: i2c@40f500c0 {$/;"	l
pxa250_opp_table	pxa25x.dtsi	/^	pxa250_opp_table: opp_table0 {$/;"	l
pxa270_opp_table	pxa27x.dtsi	/^	pxa270_opp_table: opp_table0 {$/;"	l
pxa27x_ohci	pxa27x.dtsi	/^		pxa27x_ohci: usb@4c000000 {$/;"	l
pxa27x_udc	pxa27x.dtsi	/^		pxa27x_udc: udc@40600000 {$/;"	l
pxa3xx_ohci	pxa3xx.dtsi	/^		pxa3xx_ohci: usb@4c000000 {$/;"	l
pxa_camera	pxa27x.dtsi	/^		pxa_camera: imaging@50000000 {$/;"	l
pxai2c1	pxa2xx.dtsi	/^		pxai2c1: i2c@40301680 {$/;"	l
pxairq	pxa25x.dtsi	/^		pxairq: interrupt-controller@40d00000 {$/;"	l
pxairq	pxa27x.dtsi	/^		pxairq: interrupt-controller@40d00000 {$/;"	l
pxairq	pxa2xx.dtsi	/^		pxairq: interrupt-controller@40d00000 {$/;"	l
pxairq	pxa3xx.dtsi	/^		pxairq: interrupt-controller@40d00000 {$/;"	l
pxp	imx28.dtsi	/^			pxp: pxp@8002a000 {$/;"	l
pxp	imx6dl.dtsi	/^			pxp: pxp@020f0000 {$/;"	l	label:aips1
pxp	imx6sl.dtsi	/^			pxp: pxp@020f0000 {$/;"	l
pxp	imx6sll.dtsi	/^			pxp: pxp@020f0000 {$/;"	l	label:aips1
pxp	imx6sx.dtsi	/^				pxp: pxp@02218000 {$/;"	l	label:aips3
pxp	imx6ul.dtsi	/^			pxp: pxp@021cc000 {$/;"	l
pxp	imx6ull.dtsi	/^			pxp: pxp@021cc000 {$/;"	l
q6_smsm	qcom-apq8064.dtsi	/^		q6_smsm: q6@2 {$/;"	l
qca7000	imx28-duckbill-2-spi.dts	/^				qca7000: ethernet@0 {$/;"	l	label:ssp2
qca7000_pins	imx28-duckbill-2-spi.dts	/^				qca7000_pins: qca7000@0 {$/;"	l
qcom_pinmux	qcom-ipq8064.dtsi	/^		qcom_pinmux: pinmux@800000 {$/;"	l
qfprom	qcom-apq8064.dtsi	/^		qfprom: qfprom@700000 {$/;"	l
qfprom	qcom-apq8084.dtsi	/^		qfprom: qfprom@fc4bc000 {$/;"	l	label:soc
qfprom	qcom-msm8974.dtsi	/^		qfprom: qfprom@fc4bc000 {$/;"	l	label:soc
qmss	keystone-k2e-netcp.dtsi	/^qmss: qmss@2a40000 {$/;"	l
qmss	keystone-k2hk-netcp.dtsi	/^qmss: qmss@2a40000 {$/;"	l
qmss	keystone-k2l-netcp.dtsi	/^qmss: qmss@2a40000 {$/;"	l
qos_gpu_r	rk3288.dtsi	/^	qos_gpu_r: qos@ffaa0000 {$/;"	l
qos_gpu_w	rk3288.dtsi	/^	qos_gpu_w: qos@ffaa0080 {$/;"	l
qos_hevc_r	rk3288.dtsi	/^	qos_hevc_r: qos@ffaf0000 {$/;"	l
qos_hevc_w	rk3288.dtsi	/^	qos_hevc_w: qos@ffaf0080 {$/;"	l
qos_video	rk3288.dtsi	/^	qos_video: qos@ffae0000 {$/;"	l
qos_vio0_iep	rk3288.dtsi	/^	qos_vio0_iep: qos@ffad0500 {$/;"	l
qos_vio0_vip	rk3288.dtsi	/^	qos_vio0_vip: qos@ffad0480 {$/;"	l
qos_vio0_vop	rk3288.dtsi	/^	qos_vio0_vop: qos@ffad0400 {$/;"	l
qos_vio1_isp_r	rk3288.dtsi	/^	qos_vio1_isp_r: qos@ffad0900 {$/;"	l
qos_vio1_isp_w0	rk3288.dtsi	/^	qos_vio1_isp_w0: qos@ffad0100 {$/;"	l
qos_vio1_isp_w1	rk3288.dtsi	/^	qos_vio1_isp_w1: qos@ffad0180 {$/;"	l
qos_vio1_vop	rk3288.dtsi	/^	qos_vio1_vop: qos@ffad0000 {$/;"	l
qos_vio2_rga_r	rk3288.dtsi	/^	qos_vio2_rga_r: qos@ffad0800 {$/;"	l
qos_vio2_rga_w	rk3288.dtsi	/^	qos_vio2_rga_w: qos@ffad0880 {$/;"	l
qosc	imx6sx.dtsi	/^			qosc: qosc@021fc000 {$/;"	l
qspi	am4372.dtsi	/^		qspi: qspi@47900000 {$/;"	l
qspi	atlas7.dtsi	/^			qspi: flash@188B0000 {$/;"	l
qspi	bcm-nsp.dtsi	/^		qspi: qspi@27200 {$/;"	l
qspi	dra7.dtsi	/^		qspi: qspi@4b300000 {$/;"	l
qspi	imx6ul.dtsi	/^			qspi: qspi@021e0000 {$/;"	l
qspi	imx6ull.dtsi	/^			qspi: qspi@021e0000 {$/;"	l
qspi	r8a7790.dtsi	/^	qspi: spi@e6b10000 {$/;"	l
qspi	r8a7791.dtsi	/^	qspi: spi@e6b10000 {$/;"	l
qspi	r8a7792.dtsi	/^		qspi: spi@e6b10000 {$/;"	l
qspi	r8a7793.dtsi	/^	qspi: spi@e6b10000 {$/;"	l
qspi	r8a7794.dtsi	/^	qspi: spi@e6b10000 {$/;"	l
qspi	socfpga.dtsi	/^		qspi: spi@ff705000 {$/;"	l
qspi	socfpga_arria10.dtsi	/^		qspi: spi@ff809000 {$/;"	l
qspi0	sama5d2.dtsi	/^			qspi0: spi@f0020000 {$/;"	l
qspi0	vfxxx.dtsi	/^			qspi0: quadspi@40044000 {$/;"	l	label:aips0
qspi0_clk	sama5d2.dtsi	/^					qspi0_clk: qspi0_clk {$/;"	l
qspi1	imx6sx.dtsi	/^			qspi1: qspi@021e0000 {$/;"	l
qspi1	imx7d.dtsi	/^	qspi1: qspi@30bb0000 {$/;"	l
qspi1	imx7ulp.dtsi	/^		qspi1: qspi@410A5000 {$/;"	l	label:ahbbridge1
qspi1	sama5d2.dtsi	/^			qspi1: spi@f0024000 {$/;"	l
qspi1	vfxxx.dtsi	/^			qspi1: quadspi@400c4000 {$/;"	l	label:aips1
qspi1_clk	sama5d2.dtsi	/^					qspi1_clk: qspi1_clk {$/;"	l
qspi1_default	am43x-epos-evm.dts	/^		qspi1_default: qspi1_default {$/;"	l
qspi1_pins	am57xx-cl-som-am57x.dts	/^	qspi1_pins: pinmux_qspi1_pins {$/;"	l
qspi2	imx6sx.dtsi	/^			qspi2: qspi@021e4000 {$/;"	l
qspi_clk	socfpga.dtsi	/^					qspi_clk: qspi_clk {$/;"	l
qspi_clk	socfpga_arria10.dtsi	/^					qspi_clk: qspi_clk {$/;"	l
qspi_gfclk_div	dra7xx-clocks.dtsi	/^	qspi_gfclk_div: qspi_gfclk_div@1838 {$/;"	l
qspi_gfclk_mux	dra7xx-clocks.dtsi	/^	qspi_gfclk_mux: qspi_gfclk_mux@1838 {$/;"	l
qspi_m4	imx6sx.dtsi	/^			qspi_m4: qspi-m4 {$/;"	l
qspi_pins	am437x-sk-evm.dts	/^	qspi_pins: qspi_pins {$/;"	l
qspi_pins	r8a7790-lager.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins	r8a7791-koelsch.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins	r8a7791-porter.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins	r8a7792-wheat.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins	r8a7793-gose.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins	r8a7794-alt.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins	r8a7794-silk.dts	/^	qspi_pins: qspi {$/;"	l
qspi_pins_default	am437x-idk-evm.dts	/^	qspi_pins_default: qspi_pins_default {$/;"	l
qspi_pins_sleep	am437x-idk-evm.dts	/^	qspi_pins_sleep: qspi_pins_sleep{$/;"	l
qt1070	at91-sama5d4ek.dts	/^				qt1070:keyboard@1b {$/;"	l	label:i2c0
qt1070	at91sam9n12ek.dts	/^				qt1070: keyboard@1b {$/;"	l	label:i2c0
qt1070	at91sam9x5dm.dtsi	/^				qt1070: keyboard@1b {$/;"	l	label:i2c0
qt1070	sama5d3xdm.dtsi	/^				qt1070: keyboard@1b {$/;"	l	label:i2c1
qvga_timings	imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts	/^			qvga_timings: 320x240 {$/;"	l	label:cmo_qvga
r_1wire_clk	sun9i-a80.dtsi	/^		r_1wire_clk: clk@08001450 {$/;"	l
r_ccu	sun8i-a83t.dtsi	/^		r_ccu: clock@1f01400 {$/;"	l
r_ccu	sunxi-h3-h5.dtsi	/^		r_ccu: clock@1f01400 {$/;"	l
r_intc	sun8i-a83t.dtsi	/^		r_intc: interrupt-controller@1f00c00 {$/;"	l
r_ir	sun9i-a80.dtsi	/^		r_ir: ir@08002000 {$/;"	l
r_ir_clk	sun9i-a80.dtsi	/^		r_ir_clk: clk@08001454 {$/;"	l
r_ir_pins	sun9i-a80.dtsi	/^			r_ir_pins: r_ir {$/;"	l	label:r_pio
r_pio	sun6i-a31.dtsi	/^		r_pio: pinctrl@01f02c00 {$/;"	l
r_pio	sun8i-a23-a33.dtsi	/^		r_pio: pinctrl@01f02c00 {$/;"	l
r_pio	sun8i-a83t.dtsi	/^		r_pio: pinctrl@1f02c00 {$/;"	l
r_pio	sun9i-a80.dtsi	/^		r_pio: pinctrl@08002c00 {$/;"	l
r_pio	sunxi-h3-h5.dtsi	/^		r_pio: pinctrl@01f02c00 {$/;"	l
r_rsb	sun8i-a23-a33.dtsi	/^		r_rsb: rsb@01f03400 {$/;"	l
r_rsb	sun8i-a83t.dtsi	/^		r_rsb: rsb@1f03400 {$/;"	l
r_rsb	sun9i-a80.dtsi	/^		r_rsb: i2c@08003400 {$/;"	l
r_rsb_pins	sun8i-a23-a33.dtsi	/^			r_rsb_pins: r_rsb {$/;"	l	label:r_pio
r_rsb_pins	sun8i-a83t.dtsi	/^			r_rsb_pins: r-rsb-pins {$/;"	l	label:r_pio
r_rsb_pins	sun9i-a80.dtsi	/^			r_rsb_pins: r_rsb {$/;"	l	label:r_pio
r_uart	sun8i-a23-a33.dtsi	/^		r_uart: serial@01f02800 {$/;"	l
r_uart	sun9i-a80.dtsi	/^		r_uart: serial@08002800 {$/;"	l
r_uart_pins_a	sun8i-a23-a33.dtsi	/^			r_uart_pins_a: r_uart@0 {$/;"	l	label:r_pio
r_wdt	sun9i-a80.dtsi	/^		r_wdt: watchdog@08001000 {$/;"	l
ramc	at91sam9261.dtsi	/^			ramc: ramc@ffffea00 {$/;"	l
ramc0	at91rm9200.dtsi	/^			ramc0: ramc@ffffff00 {$/;"	l
ramc0	at91sam9260.dtsi	/^			ramc0: ramc@ffffea00 {$/;"	l
ramc0	at91sam9263.dtsi	/^			ramc0: ramc@ffffe200 {$/;"	l
ramc0	at91sam9g45.dtsi	/^			ramc0: ramc@ffffe400 {$/;"	l
ramc0	at91sam9n12.dtsi	/^			ramc0: ramc@ffffe800 {$/;"	l
ramc0	at91sam9rl.dtsi	/^			ramc0: ramc@ffffea00 {$/;"	l
ramc0	at91sam9x5.dtsi	/^			ramc0: ramc@ffffe800 {$/;"	l
ramc0	sama5d2.dtsi	/^			ramc0: ramc@f000c000 {$/;"	l
ramc0	sama5d3.dtsi	/^			ramc0: ramc@ffffea00 {$/;"	l
ramc0	sama5d4.dtsi	/^			ramc0: ramc@f0010000 {$/;"	l
ramc1	at91sam9263.dtsi	/^			ramc1: ramc@ffffe800 {$/;"	l
ramc1	at91sam9g45.dtsi	/^			ramc1: ramc@ffffe600 {$/;"	l
range	hi3620.dtsi	/^			range: gpio-range {$/;"	l	label:pmx0
rcan_clk	r8a7792.dtsi	/^		rcan_clk: rcan {$/;"	l
rcar_sound	r8a7778.dtsi	/^	rcar_sound: sound@ffd90000 {$/;"	l
rcar_sound	r8a7790.dtsi	/^	rcar_sound: sound@ec500000 {$/;"	l
rcar_sound	r8a7791.dtsi	/^	rcar_sound: sound@ec500000 {$/;"	l
rcar_sound	r8a7793.dtsi	/^	rcar_sound: sound@ec500000 {$/;"	l
rcar_sound	r8a7794.dtsi	/^	rcar_sound: sound@ec500000 {$/;"	l
rcc	stm32f429.dtsi	/^		rcc: rcc@40023810 {$/;"	l
rcc	stm32f746.dtsi	/^		rcc: rcc@40023800 {$/;"	l
rclk_clk	r8a7790.dtsi	/^		rclk_clk: rclk {$/;"	l
rclk_clk	r8a7791.dtsi	/^		rclk_clk: rclk {$/;"	l
rclk_clk	r8a7793.dtsi	/^		rclk_clk: rclk {$/;"	l
rclk_clk	r8a7794.dtsi	/^		rclk_clk: rclk {$/;"	l
rear_button_pins	armada-388-clearfog-base.dts	/^	rear_button_pins: rear-button-pins {$/;"	l
rear_button_pins	armada-388-clearfog.dts	/^	rear_button_pins: rear-button-pins {$/;"	l
reboot	exynos-syscon-restart.dtsi	/^		reboot: syscon-reboot {$/;"	l
reboot	vfxxx.dtsi	/^	reboot: syscon-reboot {$/;"	l
rec_mode_l	rk3288-veyron.dtsi	/^		rec_mode_l: rec-mode-l {$/;"	l
ref12	moxart-uc7112lx.dts	/^		ref12: ref12M {$/;"	l
ref24	vt8500.dtsi	/^				ref24: ref24M {$/;"	l
ref24	wm8505.dtsi	/^				ref24: ref24M {$/;"	l
ref24	wm8650.dtsi	/^				ref24: ref24M {$/;"	l
ref24	wm8750.dtsi	/^				ref24: ref24M {$/;"	l
ref24	wm8850.dtsi	/^				ref24: ref24M {$/;"	l
ref25	dove-cubox.dts	/^		ref25: oscillator {$/;"	l
ref25	wm8505.dtsi	/^				ref25: ref25M {$/;"	l
ref25	wm8650.dtsi	/^				ref25: ref25M {$/;"	l
ref25	wm8750.dtsi	/^				ref25: ref25M {$/;"	l
ref25	wm8850.dtsi	/^				ref25: ref25M {$/;"	l
ref_104m_clk	bcm11351.dtsi	/^		ref_104m_clk: ref_104m {$/;"	l
ref_104m_clk	bcm21664.dtsi	/^		ref_104m_clk: ref_104m {$/;"	l
ref_104m_clk	bcm23550.dtsi	/^		ref_104m_clk: ref_104m {$/;"	l
ref_1250mv	qcom-msm8660.dtsi	/^					ref_1250mv: adc-channel@0d {$/;"	l	label:xoadc
ref_13m_clk	bcm11351.dtsi	/^		ref_13m_clk: ref_13m {$/;"	l
ref_13m_clk	bcm21664.dtsi	/^		ref_13m_clk: ref_13m {$/;"	l
ref_13m_clk	bcm23550.dtsi	/^		ref_13m_clk: ref_13m {$/;"	l
ref_156m_clk	bcm11351.dtsi	/^		ref_156m_clk: ref_156m {$/;"	l
ref_156m_clk	bcm21664.dtsi	/^		ref_156m_clk: ref_156m {$/;"	l
ref_156m_clk	bcm23550.dtsi	/^		ref_156m_clk: ref_156m {$/;"	l
ref_1m_clk	bcm11351.dtsi	/^		ref_1m_clk: ref_1m {$/;"	l
ref_208m_clk	bcm11351.dtsi	/^		ref_208m_clk: ref_208m {$/;"	l
ref_312m_clk	bcm11351.dtsi	/^		ref_312m_clk: ref_312m {$/;"	l
ref_325mv	qcom-msm8660.dtsi	/^					ref_325mv: adc-channel@0e {$/;"	l	label:xoadc
ref_32k_clk	bcm11351.dtsi	/^		ref_32k_clk: ref_32k {$/;"	l
ref_32k_clk	bcm21664.dtsi	/^		ref_32k_clk: ref_32k {$/;"	l
ref_32k_clk	bcm23550.dtsi	/^		ref_32k_clk: ref_32k {$/;"	l
ref_52m_clk	bcm11351.dtsi	/^		ref_52m_clk: ref_52m {$/;"	l
ref_52m_clk	bcm21664.dtsi	/^		ref_52m_clk: ref_52m {$/;"	l
ref_52m_clk	bcm23550.dtsi	/^		ref_52m_clk: ref_52m {$/;"	l
ref_625mv	qcom-msm8660.dtsi	/^					ref_625mv: adc-channel@0c {$/;"	l	label:xoadc
ref_96m_clk	bcm11351.dtsi	/^		ref_96m_clk: ref_96m {$/;"	l
ref_96m_clk	bcm21664.dtsi	/^		ref_96m_clk: ref_96m {$/;"	l
ref_96m_clk	bcm23550.dtsi	/^		ref_96m_clk: ref_96m {$/;"	l
ref_clk	picoxcell-pc7302-pc3x2.dts	/^		ref_clk: clock@1 {$/;"	l
ref_clk	picoxcell-pc7302-pc3x3.dts	/^		ref_clk: clock@10 {$/;"	l
ref_clk0_pins	armada-38x.dtsi	/^				ref_clk0_pins: ref-clk-pins-0 {$/;"	l	label:pinctrl
ref_clk1_pins	armada-38x.dtsi	/^				ref_clk1_pins: ref-clk-pins-1 {$/;"	l	label:pinctrl
ref_clkin0_ck	dra7xx-clocks.dtsi	/^	ref_clkin0_ck: ref_clkin0_ck {$/;"	l
ref_clkin1_ck	dra7xx-clocks.dtsi	/^	ref_clkin1_ck: ref_clkin1_ck {$/;"	l
ref_clkin2_ck	dra7xx-clocks.dtsi	/^	ref_clkin2_ck: ref_clkin2_ck {$/;"	l
ref_clkin3_ck	dra7xx-clocks.dtsi	/^	ref_clkin3_ck: ref_clkin3_ck {$/;"	l
ref_crystal_clk	bcm11351.dtsi	/^		ref_crystal_clk: ref_crystal {$/;"	l
ref_crystal_clk	bcm21664.dtsi	/^		ref_crystal_clk: ref_crystal {$/;"	l
ref_crystal_clk	bcm23550.dtsi	/^		ref_crystal_clk: ref_crystal {$/;"	l
ref_cx40_clk	bcm11351.dtsi	/^		ref_cx40_clk: ref_cx40 {$/;"	l
ref_muxoff	qcom-msm8660.dtsi	/^					ref_muxoff: adc-channel@0f {$/;"	l	label:xoadc
refclk	am437x-gp-evm.dts	/^	refclk: oscillator {$/;"	l
refclk	armada-375.dtsi	/^		refclk: oscillator {$/;"	l
refclk	armada-38x.dtsi	/^		refclk: oscillator {$/;"	l
refclk	armada-39x.dtsi	/^		refclk: oscillator {$/;"	l
refclk	armada-xp-98dx3236.dtsi	/^		refclk: oscillator {$/;"	l
refclk	armada-xp.dtsi	/^		refclk: oscillator {$/;"	l
refclk	berlin2.dtsi	/^	refclk: oscillator {$/;"	l
refclk	berlin2cd.dtsi	/^	refclk: oscillator {$/;"	l
refclk	berlin2q.dtsi	/^	refclk: oscillator {$/;"	l
refclk	uniphier-ld4.dtsi	/^		refclk: ref {$/;"	l
refclk	uniphier-pro4.dtsi	/^		refclk: ref {$/;"	l
refclk	uniphier-pro5.dtsi	/^		refclk: ref {$/;"	l
refclk	uniphier-pxs2.dtsi	/^		refclk: ref {$/;"	l
refclk	uniphier-sld8.dtsi	/^		refclk: ref {$/;"	l
refclk32khz	arm-realview-pb11mp.dts	/^	refclk32khz: refclk32khz {$/;"	l
refclk32khz	arm-realview-pbx.dtsi	/^	refclk32khz: refclk32khz {$/;"	l
refclkarm	keystone-k2hk-evm.dts	/^			refclkarm: refclkarm {$/;"	l
refclkddr3a	keystone-k2e-evm.dts	/^			refclkddr3a: refclkddr3a {$/;"	l
refclkddr3a	keystone-k2hk-evm.dts	/^			refclkddr3a: refclkddr3a {$/;"	l
refclkddr3b	keystone-k2hk-evm.dts	/^			refclkddr3b: refclkddr3b {$/;"	l
refclkpass	keystone-k2e-evm.dts	/^			refclkpass: refclkpass {$/;"	l
refclkpass	keystone-k2hk-evm.dts	/^			refclkpass: refclkpass {$/;"	l
refclksys	keystone-k2e-evm.dts	/^			refclksys: refclksys {$/;"	l
refclksys	keystone-k2hk-evm.dts	/^			refclksys: refclksys {$/;"	l
refclksys	keystone-k2l-evm.dts	/^			refclksys: refclksys {$/;"	l
reg_12p0	imx6qdl-gw5903.dtsi	/^	reg_12p0: regulator-12p0v {$/;"	l
reg_12p0v	imx6qdl-gw560x.dtsi	/^	reg_12p0v: regulator-12p0v {$/;"	l
reg_12p0v	imx6qdl-zii-rdu2.dtsi	/^	reg_12p0v: regulator-12p0v {$/;"	l
reg_12v_sata0	armada-385-synology-ds116.dts	/^	reg_12v_sata0: v12-sata0 {$/;"	l
reg_12v_sata0	armada-388-gp.dts	/^	reg_12v_sata0: v12-sata0 {$/;"	l
reg_12v_sata1	armada-388-gp.dts	/^	reg_12v_sata1: v12-sata1 {$/;"	l
reg_12v_sata2	armada-388-gp.dts	/^	reg_12v_sata2: v12-sata2 {$/;"	l
reg_12v_sata3	armada-388-gp.dts	/^	reg_12v_sata3: v12-sata3 {$/;"	l
reg_1p0d	imx7s.dtsi	/^				reg_1p0d: regulator-vdd1p0d {$/;"	l	label:aips1.anatop
reg_1p0v	imx6q-gw5400-a.dts	/^		reg_1p0v: regulator@0 {$/;"	l
reg_1p0v	imx6qdl-gw52xx.dtsi	/^	reg_1p0v: regulator-1p0v {$/;"	l
reg_1p0v	imx6qdl-gw53xx.dtsi	/^	reg_1p0v: regulator-1p0v {$/;"	l
reg_1p0v	imx6qdl-gw54xx.dtsi	/^		reg_1p0v: regulator@0 {$/;"	l
reg_1p0v	imx6qdl-gw552x.dtsi	/^	reg_1p0v: regulator-1p0v {$/;"	l
reg_1p0v	imx6qdl-gw560x.dtsi	/^			reg_1p0v: ldo2 {$/;"	l	label:ltc3676
reg_1p0v	imx6qdl-gw5903.dtsi	/^			reg_1p0v: ldo2 {$/;"	l	label:ltc3676
reg_1p0v	imx6qdl-gw5904.dtsi	/^	reg_1p0v: regulator-1p0v {$/;"	l
reg_1p2	imx7s.dtsi	/^				reg_1p2: regulator-vdd1p2@220 {$/;"	l	label:aips1.anatop
reg_1p4v	imx6qdl-gw560x.dtsi	/^	reg_1p4v: regulator-vddsoc {$/;"	l
reg_1p5v	imx6dlea-com-kit-ov5640-pl.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6dlea-com-kit-ov5640.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6dlea-com-kit-ov5647.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6dlea-com-kit_v2-ov5640-pl.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6dlea-com-kit_v2-ov5640.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6qdl-sabrelite.dtsi	/^		reg_1p5v: regulator@4 {$/;"	l
reg_1p5v	imx6qea-com-kit-ov5640-pl.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6qea-com-kit-ov5640.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6qea-com-kit-ov5647.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6qea-com-kit_v2-ov5640-pl.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p5v	imx6qea-com-kit_v2-ov5640.dts	/^                reg_1p5v: 1p5v {$/;"	l
reg_1p8a	imx6qdl-gw551x.dtsi	/^			reg_1p8a: ldo2 {$/;"	l	label:ltc3676
reg_1p8a	imx6qdl-gw553x.dtsi	/^			reg_1p8a: ldo2 {$/;"	l	label:ltc3676
reg_1p8b	imx6qdl-gw551x.dtsi	/^			reg_1p8b: ldo3 {$/;"	l	label:ltc3676
reg_1p8b	imx6qdl-gw553x.dtsi	/^			reg_1p8b: ldo3 {$/;"	l	label:ltc3676
reg_1p8v	emev2-kzm9d.dts	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6dlea-com-kit-ov5640-pl.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6dlea-com-kit-ov5640.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6dlea-com-kit-ov5647.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6dlea-com-kit_v2-ov5640-pl.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6dlea-com-kit_v2-ov5640.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6q-ba16.dtsi	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6qdl-apalis.dtsi	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6qdl-colibri.dtsi	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6qdl-gw51xx.dtsi	/^			reg_1p8v: sw2 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-gw52xx.dtsi	/^			reg_1p8v: sw2 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-gw53xx.dtsi	/^			reg_1p8v: sw2 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-gw552x.dtsi	/^			reg_1p8v: sw2 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-gw560x.dtsi	/^			reg_1p8v: sw4 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-gw5903.dtsi	/^			reg_1p8v: sw1 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-gw5904.dtsi	/^			reg_1p8v: sw2 {$/;"	l	label:ltc3676
reg_1p8v	imx6qdl-icore-rqs.dtsi	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6qdl-nitrogen6_max.dtsi	/^		reg_1p8v: regulator@0 {$/;"	l
reg_1p8v	imx6qdl-nitrogen6_som2.dtsi	/^	reg_1p8v: regulator-1v8 {$/;"	l
reg_1p8v	imx6qdl-sabrelite.dtsi	/^		reg_1p8v: regulator@5 {$/;"	l
reg_1p8v	imx6qea-com-kit-ov5640-pl.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6qea-com-kit-ov5640.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6qea-com-kit-ov5647.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6qea-com-kit_v2-ov5640-pl.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6qea-com-kit_v2-ov5640.dts	/^                reg_1p8v: 1p8v {$/;"	l
reg_1p8v	imx6sx-nitrogen6sx.dts	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6ul-geam.dts	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	imx6ul-isiot.dtsi	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1p8v	sh73a0-kzm9g.dts	/^	reg_1p8v: regulator-1p8v {$/;"	l
reg_1v05_avdd_hdmi_pll	tegra124-apalis.dtsi	/^	reg_1v05_avdd_hdmi_pll: regulator-1v05-avdd-hdmi-pll {$/;"	l
reg_28p0v	imx6qdl-zii-rdu2.dtsi	/^	reg_28p0v: regulator-28p0v {$/;"	l
reg_2p5v	imx25-pdk.dts	/^		reg_2p5v: regulator@1 {$/;"	l
reg_2p5v	imx28-tx28.dts	/^		reg_2p5v: regulator@2 {$/;"	l
reg_2p5v	imx6dl-riotboard.dts	/^		reg_2p5v: regulator@0 {$/;"	l
reg_2p5v	imx6q-novena.dts	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6q-tbs2910.dts	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6qdl-apalis.dtsi	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6qdl-aristainetos.dtsi	/^		reg_2p5v: regulator@0 {$/;"	l
reg_2p5v	imx6qdl-aristainetos2.dtsi	/^		reg_2p5v: 2p5v {$/;"	l
reg_2p5v	imx6qdl-colibri.dtsi	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6qdl-gw51xx.dtsi	/^			reg_2p5v: ldo2 {$/;"	l	label:ltc3676
reg_2p5v	imx6qdl-gw52xx.dtsi	/^			reg_2p5v: ldo2 {$/;"	l	label:ltc3676
reg_2p5v	imx6qdl-gw53xx.dtsi	/^			reg_2p5v: ldo2 {$/;"	l	label:ltc3676
reg_2p5v	imx6qdl-gw552x.dtsi	/^			reg_2p5v: ldo2 {$/;"	l	label:ltc3676
reg_2p5v	imx6qdl-gw560x.dtsi	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6qdl-gw5903.dtsi	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6qdl-gw5904.dtsi	/^			reg_2p5v: ldo2 {$/;"	l	label:ltc3676
reg_2p5v	imx6qdl-icore-rqs.dtsi	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx6qdl-nit6xlite.dtsi	/^		reg_2p5v: regulator@0 {$/;"	l
reg_2p5v	imx6qdl-nitrogen6_max.dtsi	/^		reg_2p5v: regulator@1 {$/;"	l
reg_2p5v	imx6qdl-nitrogen6_som2.dtsi	/^	reg_2p5v: regulator-2v5 {$/;"	l
reg_2p5v	imx6qdl-nitrogen6x.dtsi	/^		reg_2p5v: regulator@0 {$/;"	l
reg_2p5v	imx6qdl-sabrelite.dtsi	/^		reg_2p5v: regulator@0 {$/;"	l
reg_2p5v	imx6qdl-wandboard.dtsi	/^		reg_2p5v: regulator@0 {$/;"	l
reg_2p5v	imx6ul-pico-hobbit.dts	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p5v	imx7d-pico.dts	/^	reg_2p5v: regulator-2p5v {$/;"	l
reg_2p8v	imx6dlea-com-kit-ov5640-pl.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6dlea-com-kit-ov5640.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6dlea-com-kit-ov5647.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6dlea-com-kit_v2-ov5640-pl.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6dlea-com-kit_v2-ov5640.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6qdl-sabrelite.dtsi	/^		reg_2p8v: regulator@6 {$/;"	l
reg_2p8v	imx6qea-com-kit-ov5640-pl.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6qea-com-kit-ov5640.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6qea-com-kit-ov5647.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6qea-com-kit_v2-ov5640-pl.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2p8v	imx6qea-com-kit_v2-ov5640.dts	/^                reg_2p8v: 2p8v {$/;"	l
reg_2v5	imx53-tx53.dtsi	/^		reg_2v5: regulator@0 {$/;"	l
reg_2v5	imx6qdl-tx6.dtsi	/^	reg_2v5: regulator-2v5 {$/;"	l
reg_2v5	imx6ul-tx6ul.dtsi	/^	reg_2v5: regulator-2v5 {$/;"	l
reg_3p0	imx6qdl-gw551x.dtsi	/^			reg_3p0: ldo4 {$/;"	l	label:ltc3676
reg_3p0	imx6sl.dtsi	/^				reg_3p0: regulator-3p0@120 {$/;"	l	label:aips1
reg_3p0	imx6sll.dtsi	/^				reg_3p0: regulator-3p0@120 {$/;"	l	label:aips1.anatop
reg_3p0	imx6sx.dtsi	/^				reg_3p0: regulator-3p0@120 {$/;"	l
reg_3p0	imx6ul.dtsi	/^				reg_3p0: regulator-3p0 {$/;"	l	label:anatop
reg_3p0	imx6ull.dtsi	/^				reg_3p0: regulator-3p0@120 {$/;"	l	label:anatop
reg_3p0v	imx6qdl-gw51xx.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw52xx.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw53xx.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw552x.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw553x.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw560x.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw5903.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p0v	imx6qdl-gw5904.dtsi	/^			reg_3p0v: ldo4 {$/;"	l	label:ltc3676
reg_3p2v	imx53-m53.dtsi	/^		reg_3p2v: regulator@0 {$/;"	l
reg_3p2v	imx53-mba53.dts	/^		reg_3p2v: regulator@1 {$/;"	l
reg_3p2v	imx53-qsb-common.dtsi	/^		reg_3p2v: regulator@0 {$/;"	l
reg_3p3	imx6qdl-gw551x.dtsi	/^			reg_3p3: sw4 {$/;"	l	label:ltc3676
reg_3p3v	armada-388-clearfog.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	emev2-kzm9d.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx25-pdk.dts	/^		reg_3p3v: regulator@2 {$/;"	l
reg_3p3v	imx28-apx4devkit.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx28-duckbill-2-485.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx28-duckbill-2-enocean.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx28-duckbill-2-spi.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx28-duckbill-2.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx28-duckbill.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx28-eukrea-mbmx28lc.dtsi	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx28-evk.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx28-m28.dtsi	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx28-m28cu3.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx28-tx28.dts	/^		reg_3p3v: regulator@3 {$/;"	l
reg_3p3v	imx53-ard.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx53-tqma53.dtsi	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx53-voipac-dmm-668.dtsi	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx6dl-riotboard.dts	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6q-arm2.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx6q-ba16.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6q-dmo-edmqmx6.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx6q-gk802.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx6q-gw5400-a.dts	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6q-h100.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6q-marsboard.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6q-novena.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6q-pop-arm2.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx6q-tbs2910.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-apalis.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-apf6dev.dtsi	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6qdl-aristainetos.dtsi	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6qdl-aristainetos2.dtsi	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6qdl-colibri.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-cubox-i.dtsi	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6qdl-gw51xx.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-gw52xx.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-gw53xx.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-gw54xx.dtsi	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6qdl-gw552x.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-gw553x.dtsi	/^			reg_3p3v: sw4 {$/;"	l	label:ltc3676
reg_3p3v	imx6qdl-gw560x.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-gw5903.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-gw5904.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-hummingboard.dtsi	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6qdl-icore-rqs.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-icore.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-nit6xlite.dtsi	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6qdl-nitrogen6_max.dtsi	/^		reg_3p3v: regulator@2 {$/;"	l
reg_3p3v	imx6qdl-nitrogen6_som2.dtsi	/^	reg_3p3v: regulator-3v3 {$/;"	l
reg_3p3v	imx6qdl-nitrogen6x.dtsi	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6qdl-rex.dtsi	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	imx6qdl-sabreauto.dtsi	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6qdl-sabrelite.dtsi	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6qdl-savageboard.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-ts4900.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6qdl-wandboard.dtsi	/^		reg_3p3v: regulator@1 {$/;"	l
reg_3p3v	imx6qdl-zii-rdu2.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6sx-14x14-arm2.dts	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6sx-19x19-arm2.dts	/^		reg_3p3v: 3p3v {$/;"	l
reg_3p3v	imx6sx-nitrogen6sx.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6ul-geam.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6ul-isiot.dtsi	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx6ul-pico-hobbit.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	imx7d-pico.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	ls1021a-qds.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	ls1021a-twr.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v	mt7623n-bananapi-bpi-r2.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	r8a7740-armadillo800eva.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	r8a7743-iwg20m.dtsi	/^	reg_3p3v: 3p3v {$/;"	l
reg_3p3v	sh73a0-kzm9g.dts	/^	reg_3p3v: regulator-3p3v {$/;"	l
reg_3p3v	vf610-twr.dts	/^		reg_3p3v: regulator@0 {$/;"	l
reg_3p3v_display	imx6qdl-zii-rdu2.dtsi	/^	reg_3p3v_display: regulator-3p3v-display {$/;"	l
reg_3p3v_pmic	imx6qdl-zii-rdu2.dtsi	/^	reg_3p3v_pmic: regulator-3p3v-pmic {$/;"	l
reg_3p3v_sd	imx6qdl-zii-rdu2.dtsi	/^	reg_3p3v_sd: regulator-3p3v-sd {$/;"	l
reg_3p3v_ssd	imx6qdl-zii-rdu2.dtsi	/^	reg_3p3v_ssd: regulator-3p3v-ssd {$/;"	l
reg_3v3	at91-tse850-3.dts	/^	reg_3v3: regulator {$/;"	l
reg_3v3	imx27-phytec-phycard-s-rdk.dts	/^		reg_3v3: regulator@0 {$/;"	l
reg_3v3	imx27-phytec-phycore-som.dtsi	/^		reg_3v3: regulator@0 {$/;"	l
reg_3v3	imx53-tx53.dtsi	/^		reg_3v3: regulator@1 {$/;"	l
reg_3v3	imx6qdl-tx6.dtsi	/^	reg_3v3: regulator-3v3 {$/;"	l
reg_3v3	imx6ul-opos6ul.dtsi	/^	reg_3v3: regulator-3v3 {$/;"	l
reg_3v3	imx6ul-tx6ul.dtsi	/^	reg_3v3: regulator-3v3 {$/;"	l
reg_3v3	imx6ulea-com-kit.dts	/^		reg_3v3: regulator@2 {$/;"	l
reg_3v3	imx6ulea-com-kit_v2.dts	/^		reg_3v3: regulator@2 {$/;"	l
reg_3v3	imx6ulea-com-ptp.dts	/^		reg_3v3: regulator@2 {$/;"	l
reg_3v3	imx7-colibri-eval-v3.dtsi	/^	reg_3v3: regulator-3v3 {$/;"	l
reg_3v3	tegra124-apalis.dtsi	/^	reg_3v3: regulator-3v3 {$/;"	l
reg_3v3	vf-colibri-eval-v3.dtsi	/^	reg_3v3: regulator-3v3 {$/;"	l
reg_3v3_avdd_hdmi	tegra124-apalis.dtsi	/^	reg_3v3_avdd_hdmi: regulator-3v3-avdd-hdmi {$/;"	l
reg_3v3_etn	imx6qdl-tx6.dtsi	/^	reg_3v3_etn: regulator-3v3-etn {$/;"	l
reg_3v3_etn	imx6ul-tx6ul.dtsi	/^	reg_3v3_etn: regulator-3v3etn {$/;"	l
reg_3v3_mxm	tegra124-apalis.dtsi	/^	reg_3v3_mxm: regulator-3v3-mxm {$/;"	l
reg_5p0v	imx6q-tbs2910.dts	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw51xx.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw52xx.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw551x.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw552x.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw553x.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw560x.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	imx6qdl-gw5903.dtsi	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v	r8a7740-armadillo800eva.dts	/^	reg_5p0v: regulator-5p0v {$/;"	l
reg_5p0v_main	imx6qdl-zii-rdu2.dtsi	/^	reg_5p0v_main: regulator-5p0v-main {$/;"	l
reg_5p0v_user_usb	imx6qdl-zii-rdu2.dtsi	/^	reg_5p0v_user_usb: regulator-5p0v-user-usb {$/;"	l
reg_5v	imx6ul-opos6uldev.dts	/^	reg_5v: regulator-5v {$/;"	l
reg_5v	mt7623n-bananapi-bpi-r2.dts	/^	reg_5v: regulator-5v {$/;"	l
reg_5v0	imx27-phytec-phycore-som.dtsi	/^		reg_5v0: regulator@1 {$/;"	l
reg_5v0	imx7-colibri-eval-v3.dtsi	/^	reg_5v0: regulator-5v0 {$/;"	l
reg_5v0	tegra124-apalis-eval.dts	/^	reg_5v0: regulator-5v0 {$/;"	l
reg_5v0	vf-colibri-eval-v3.dtsi	/^	reg_5v0: regulator-5v0 {$/;"	l
reg_5v_600mA	imx6dl-riotboard.dts	/^			reg_5v_600mA: swbst {				\/* not used *\/$/;"	l	label:pmic
reg_5v_sata0	armada-385-synology-ds116.dts	/^	reg_5v_sata0: v5-sata0 {$/;"	l
reg_5v_sata0	armada-388-gp.dts	/^	reg_5v_sata0: v5-sata0 {$/;"	l
reg_5v_sata1	armada-388-gp.dts	/^	reg_5v_sata1: v5-sata1 {$/;"	l
reg_5v_sata2	armada-388-gp.dts	/^	reg_5v_sata2: v5-sata2 {$/;"	l
reg_5v_sata3	armada-388-gp.dts	/^	reg_5v_sata3: v5-sata3 {$/;"	l
reg_DCDC1	imx7-colibri.dtsi	/^			reg_DCDC1: DCDC1 {  \/* V1.0_SOC *\/$/;"	l
reg_DCDC2	imx7-colibri.dtsi	/^			reg_DCDC2: DCDC2 { \/* V1.1_ARM *\/$/;"	l
reg_DCDC3	imx7-colibri.dtsi	/^			reg_DCDC3: DCDC3 { \/* V1.8 *\/$/;"	l
reg_DCDC4	imx7-colibri.dtsi	/^			reg_DCDC4: DCDC4 { \/* V1.35_DRAM *\/$/;"	l
reg_LDO1	imx7-colibri.dtsi	/^			reg_LDO1: LDO1 { \/* PWR_EN_+V3.3_ETH *\/$/;"	l
reg_LDO2	imx7-colibri.dtsi	/^			reg_LDO2: LDO2 { \/* +V1.8_SD *\/$/;"	l
reg_LDO3	imx7-colibri.dtsi	/^			reg_LDO3: LDO3 { \/* PWR_EN_+V3.3_LPSR *\/$/;"	l
reg_LDO4	imx7-colibri.dtsi	/^			reg_LDO4: LDO4 { \/* V1.8_LPSR *\/$/;"	l
reg_LDO5	imx7-colibri.dtsi	/^			reg_LDO5: LDO5 { \/* PWR_EN_+V3.3 *\/$/;"	l
reg_ahci_5v	sunxi-common-regulators.dtsi	/^	reg_ahci_5v: ahci-5v {$/;"	l
reg_aldo1	axp22x.dtsi	/^		reg_aldo1: aldo1 {$/;"	l
reg_aldo1	sun9i-a80-cubieboard4.dts	/^			reg_aldo1: aldo1 {$/;"	l	label:axp809
reg_aldo1	sun9i-a80-optimus.dts	/^			reg_aldo1: aldo1 {$/;"	l	label:axp809
reg_aldo2	axp22x.dtsi	/^		reg_aldo2: aldo2 {$/;"	l
reg_aldo2	sun9i-a80-cubieboard4.dts	/^			reg_aldo2: aldo2 {$/;"	l	label:axp809
reg_aldo2	sun9i-a80-optimus.dts	/^			reg_aldo2: aldo2 {$/;"	l	label:axp809
reg_aldo3	axp22x.dtsi	/^		reg_aldo3: aldo3 {$/;"	l
reg_arm	imx6qdl.dtsi	/^				reg_arm: regulator-vddcore {$/;"	l
reg_arm	imx6sl.dtsi	/^				reg_arm: regulator-vddcore {$/;"	l
reg_arm	imx6sx.dtsi	/^				reg_arm: regulator-vddcore {$/;"	l
reg_arm	imx6ul.dtsi	/^				reg_arm: regulator-vddcore {$/;"	l	label:anatop
reg_arm	imx6ull.dtsi	/^				reg_arm: regulator-vddcore@140 {$/;"	l	label:anatop
reg_aud3v	imx6sl-evk.dts	/^		reg_aud3v: regulator@2 {$/;"	l
reg_aud3v	imx6sll-evk.dts	/^		reg_aud3v: regulator@2 {$/;"	l
reg_aud3v	imx6sll-lpddr3-arm2.dts	/^		reg_aud3v: regulator@2 {$/;"	l
reg_aud4v	imx6sl-evk.dts	/^		reg_aud4v: regulator@3 {$/;"	l
reg_aud4v	imx6sll-evk.dts	/^		reg_aud4v: regulator@3 {$/;"	l
reg_aud4v	imx6sll-lpddr3-arm2.dts	/^		reg_aud4v: regulator@3 {$/;"	l
reg_aud_1p8v	imx6qdl-gw52xx.dtsi	/^			reg_aud_1p8v: ldo3 {$/;"	l	label:ltc3676
reg_aud_1p8v	imx6qdl-gw53xx.dtsi	/^			reg_aud_1p8v: ldo3 {$/;"	l	label:ltc3676
reg_aud_1p8v	imx6qdl-gw560x.dtsi	/^			reg_aud_1p8v: ldo3 {$/;"	l	label:ltc3676
reg_aud_1v8	imx6ul-14x14-ddr3-arm2-wm8958.dts	/^		reg_aud_1v8: aud_1v8 {$/;"	l
reg_aud_1v8	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^		reg_aud_1v8: aud_1v8 {$/;"	l
reg_aud_1v8	imx6ull-14x14-ddr3-arm2-wm8958.dts	/^		reg_aud_1v8: aud_1v8 {$/;"	l
reg_aud_1v8	imx7d-12x12-lpddr3-arm2.dts	/^		reg_aud_1v8: aud_1v8 {$/;"	l
reg_aud_3v3	imx6ul-14x14-ddr3-arm2-wm8958.dts	/^		reg_aud_3v3: aud_3v3 {$/;"	l
reg_aud_3v3	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^		reg_aud_3v3: aud_3v3 {$/;"	l
reg_aud_3v3	imx6ull-14x14-ddr3-arm2-wm8958.dts	/^		reg_aud_3v3: aud_3v3 {$/;"	l
reg_audio	imx6qdl-sabreauto.dtsi	/^		reg_audio: regulator@0 {$/;"	l
reg_audio	imx6qdl-sabresd.dtsi	/^		reg_audio: regulator@2 {$/;"	l
reg_audio	imx6sx-sabreauto.dts	/^		reg_audio: cs42888_supply {$/;"	l
reg_audio	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^		reg_audio: cs42888_supply {$/;"	l
reg_audio_codec	imx6q-novena.dts	/^	reg_audio_codec: regulator-audio-codec {$/;"	l
reg_axp_ipsout	sun7i-a20-olinuxino-lime2.dts	/^	reg_axp_ipsout: axp_ipsout {$/;"	l
reg_backlight	imx53-m53.dtsi	/^		reg_backlight: regulator@1 {$/;"	l
reg_backlight	imx53-mba53.dts	/^		reg_backlight: regulator@0 {$/;"	l
reg_bldo1	sun9i-a80-cubieboard4.dts	/^			reg_bldo1: bldo1 {$/;"	l	label:axp806
reg_bldo1	sun9i-a80-optimus.dts	/^			reg_bldo1: bldo1 {$/;"	l	label:axp806
reg_bldo2	sun9i-a80-cubieboard4.dts	/^			reg_bldo2: bldo2 {$/;"	l	label:axp806
reg_bldo2	sun9i-a80-optimus.dts	/^			reg_bldo2: bldo2 {$/;"	l	label:axp806
reg_bldo4	sun9i-a80-cubieboard4.dts	/^			reg_bldo4: bldo4 {$/;"	l	label:axp806
reg_bldo4	sun9i-a80-optimus.dts	/^			reg_bldo4: bldo4 {$/;"	l	label:axp806
reg_brcm	imx6qdl-microsom.dtsi	/^		reg_brcm: brcm-reg {$/;"	l
reg_brcm	imx6ul-pico-hobbit.dts	/^	reg_brcm: regulator-brcm {$/;"	l
reg_brcm	imx7s-warp.dts	/^	reg_brcm: regulator-brcm {$/;"	l
reg_bt	imx6sx-udoo-neo.dtsi	/^	reg_bt: regulator-bt {$/;"	l
reg_bt	imx7s-warp.dts	/^	reg_bt: regulator-bt {$/;"	l
reg_can	backup/imx7dea-com-kit_v2.dts	/^		reg_can: regulator@2 {$/;"	l
reg_can	imx51-eukrea-mbimxsd51-baseboard.dts	/^		reg_can: regulator@0 {$/;"	l
reg_can	imx7dea-com-kit.dts	/^		reg_can: regulator@2 {$/;"	l
reg_can	imx7dea-com-kit_v2.dts	/^		reg_can: regulator@2 {$/;"	l
reg_can0_vcc	imx28-apf28dev.dts	/^		reg_can0_vcc: regulator@1 {$/;"	l
reg_can1_3v3	imx6sx-nitrogen6sx.dts	/^	reg_can1_3v3: regulator-can1-3v3 {$/;"	l
reg_can1_3v3	imx6ul-14x14-lpddr2-arm2.dts	/^		reg_can1_3v3: regulator@0 {$/;"	l
reg_can1_3v3	imx7d-12x12-ddr3-arm2.dts	/^		reg_can1_3v3: can1-3v3 {$/;"	l
reg_can1_3v3	imx7d-12x12-lpddr3-arm2.dts	/^		reg_can1_3v3: can1-3v3 {$/;"	l
reg_can2_3v3	imx6sx-nitrogen6sx.dts	/^	reg_can2_3v3: regulator-can2-3v3 {$/;"	l
reg_can2_3v3	imx6ul-14x14-ddr3-arm2.dts	/^		reg_can2_3v3: regulator@0 {$/;"	l
reg_can2_3v3	imx6ull-14x14-ddr3-arm2.dts	/^		reg_can2_3v3: regulator@0 {$/;"	l
reg_can2_3v3	imx7d-12x12-ddr3-arm2.dts	/^		reg_can2_3v3: can2-3v3 {$/;"	l
reg_can2_3v3	imx7d-12x12-lpddr3-arm2.dts	/^		reg_can2_3v3: can2-3v3 {$/;"	l
reg_can2_3v3	imx7d-nitrogen7.dts	/^	reg_can2_3v3: regulator-can2-3v3 {$/;"	l
reg_can2_3v3	imx7d-sdb.dts	/^	reg_can2_3v3: regulator-can2-3v3 {$/;"	l
reg_can2_3v3	imx7dea-ucom-kit.dts	/^		reg_can2_3v3: regulator@2 {$/;"	l
reg_can2_3v3	imx7dea-ucom-kit_v2.dts	/^		reg_can2_3v3: regulator@2 {$/;"	l
reg_can_3v3	imx25-pdk.dts	/^		reg_can_3v3: regulator@3 {$/;"	l
reg_can_3v3	imx28-evk.dts	/^		reg_can_3v3: regulator@6 {$/;"	l
reg_can_3v3	imx6ul-14x14-evk.dts	/^		reg_can_3v3: regulator@0 {$/;"	l
reg_can_3v3	imx6ul-9x9-evk.dts	/^		reg_can_3v3: regulator@0 {$/;"	l
reg_can_3v3	imx6ulea-com-kit.dts	/^		reg_can_3v3: regulator@0 {$/;"	l
reg_can_3v3	imx6ulea-com-kit_v2.dts	/^		reg_can_3v3: regulator@0 {$/;"	l
reg_can_3v3	imx6ull-14x14-evk.dts	/^		reg_can_3v3: regulator@0 {$/;"	l
reg_can_3v3	imx6ull-9x9-evk.dts	/^		reg_can_3v3: regulator@0 {$/;"	l
reg_can_en	imx6qdl-sabreauto.dtsi	/^		reg_can_en: regulator@8 {$/;"	l
reg_can_en	imx6sx-sabreauto.dts	/^		reg_can_en: regulator@2 {$/;"	l
reg_can_en	imx6sx-sdb-reva.dts	/^		reg_can_en: regulator@9 {$/;"	l
reg_can_en	imx6sx-sdb.dtsi	/^		reg_can_en: regulator@9 {$/;"	l
reg_can_en	imx6sxscm-evb.dts	/^		reg_can_en: regulator@9 {$/;"	l
reg_can_stby	imx6qdl-sabreauto.dtsi	/^		reg_can_stby: regulator@9 {$/;"	l
reg_can_stby	imx6sx-sabreauto.dts	/^		reg_can_stby: regulator@3 {$/;"	l
reg_can_stby	imx6sx-sdb-reva.dts	/^		reg_can_stby: regulator@10 {$/;"	l
reg_can_stby	imx6sx-sdb.dts	/^		reg_can_stby: regulator@10 {$/;"	l
reg_can_stby	imx6sx-sdb.dtsi	/^		reg_can_stby: regulator@10 {$/;"	l
reg_can_stby	imx6sxscm-evb.dts	/^		reg_can_stby: regulator@10 {$/;"	l
reg_can_wake	imx6sx-sabreauto.dts	/^		reg_can_wake: regulator@1 {$/;"	l
reg_can_xcvr	imx28-tx28.dts	/^		reg_can_xcvr: regulator@4 {$/;"	l
reg_can_xcvr	imx53-tx53.dtsi	/^		reg_can_xcvr: regulator@2 {$/;"	l
reg_can_xcvr	imx6qdl-nitrogen6_max.dtsi	/^		reg_can_xcvr: regulator@6 {$/;"	l
reg_can_xcvr	imx6qdl-nitrogen6_som2.dtsi	/^	reg_can_xcvr: regulator-can-xcvr {$/;"	l
reg_can_xcvr	imx6qdl-nitrogen6x.dtsi	/^		reg_can_xcvr: regulator@3 {$/;"	l
reg_can_xcvr	imx6qdl-sabrelite.dtsi	/^		reg_can_xcvr: regulator@3 {$/;"	l
reg_can_xcvr	imx6qdl-tx6.dtsi	/^	reg_can_xcvr: regulator-can-xcvr {$/;"	l
reg_can_xcvr	imx6ul-tx6ul.dtsi	/^	reg_can_xcvr: regulator-canxcvr {$/;"	l
reg_cldo1	sun9i-a80-cubieboard4.dts	/^			reg_cldo1: cldo1 {$/;"	l	label:axp806
reg_cldo1	sun9i-a80-optimus.dts	/^			reg_cldo1: cldo1 {$/;"	l	label:axp806
reg_cldo2	sun9i-a80-cubieboard4.dts	/^			reg_cldo2: cldo2 {$/;"	l	label:axp806
reg_cldo2	sun9i-a80-optimus.dts	/^			reg_cldo2: cldo2 {$/;"	l	label:axp806
reg_cldo3	sun9i-a80-cubieboard4.dts	/^			reg_cldo3: cldo3 {$/;"	l	label:axp806
reg_cldo3	sun9i-a80-optimus.dts	/^			reg_cldo3: cldo3 {$/;"	l	label:axp806
reg_codec_5v	imx6ul-14x14-ddr3-arm2-wm8958.dts	/^		reg_codec_5v: codec_5v {$/;"	l
reg_codec_5v	imx6ull-14x14-ddr3-arm2-cs42888.dts	/^		reg_codec_5v: codec_5v {$/;"	l
reg_codec_5v	imx6ull-14x14-ddr3-arm2-wm8958.dts	/^		reg_codec_5v: codec_5v {$/;"	l
reg_coedc_5v	imx7d-12x12-lpddr3-arm2.dts	/^		reg_coedc_5v: coedc_5v {$/;"	l
reg_dc1sw	axp22x.dtsi	/^		reg_dc1sw: dc1sw {$/;"	l
reg_dc5ldo	axp22x.dtsi	/^		reg_dc5ldo: dc5ldo {$/;"	l
reg_dc5ldo	sun9i-a80-cubieboard4.dts	/^			reg_dc5ldo: dc5ldo {$/;"	l	label:axp809
reg_dc5ldo	sun9i-a80-optimus.dts	/^			reg_dc5ldo: dc5ldo {$/;"	l	label:axp809
reg_dcdc1	axp22x.dtsi	/^		reg_dcdc1: dcdc1 {$/;"	l
reg_dcdc1	sun9i-a80-cubieboard4.dts	/^			reg_dcdc1: dcdc1 {$/;"	l	label:axp809
reg_dcdc1	sun9i-a80-optimus.dts	/^			reg_dcdc1: dcdc1 {$/;"	l	label:axp809
reg_dcdc2	axp209.dtsi	/^		reg_dcdc2: dcdc2 {$/;"	l
reg_dcdc2	axp22x.dtsi	/^		reg_dcdc2: dcdc2 {$/;"	l
reg_dcdc2	sun9i-a80-cubieboard4.dts	/^			reg_dcdc2: dcdc2 {$/;"	l	label:axp809
reg_dcdc2	sun9i-a80-optimus.dts	/^			reg_dcdc2: dcdc2 {$/;"	l	label:axp809
reg_dcdc3	axp209.dtsi	/^		reg_dcdc3: dcdc3 {$/;"	l
reg_dcdc3	axp22x.dtsi	/^		reg_dcdc3: dcdc3 {$/;"	l
reg_dcdc3	sun9i-a80-cubieboard4.dts	/^			reg_dcdc3: dcdc3 {$/;"	l	label:axp809
reg_dcdc3	sun9i-a80-optimus.dts	/^			reg_dcdc3: dcdc3 {$/;"	l	label:axp809
reg_dcdc4	axp22x.dtsi	/^		reg_dcdc4: dcdc4 {$/;"	l
reg_dcdc4	sun9i-a80-cubieboard4.dts	/^			reg_dcdc4: dcdc4 {$/;"	l	label:axp809
reg_dcdc4	sun9i-a80-optimus.dts	/^			reg_dcdc4: dcdc4 {$/;"	l	label:axp809
reg_dcdc5	axp22x.dtsi	/^		reg_dcdc5: dcdc5 {$/;"	l
reg_dcdc5	sun9i-a80-cubieboard4.dts	/^			reg_dcdc5: dcdc5 {$/;"	l	label:axp809
reg_dcdc5	sun9i-a80-optimus.dts	/^			reg_dcdc5: dcdc5 {$/;"	l	label:axp809
reg_dcdca	sun9i-a80-cubieboard4.dts	/^			reg_dcdca: dcdca {$/;"	l	label:axp806
reg_dcdca	sun9i-a80-optimus.dts	/^			reg_dcdca: dcdca {$/;"	l	label:axp806
reg_dcdcd	sun9i-a80-cubieboard4.dts	/^			reg_dcdcd: dcdcd {$/;"	l	label:axp806
reg_dcdcd	sun9i-a80-optimus.dts	/^			reg_dcdcd: dcdcd {$/;"	l	label:axp806
reg_dcdce	sun9i-a80-cubieboard4.dts	/^			reg_dcdce: dcdce {$/;"	l	label:axp806
reg_dcdce	sun9i-a80-optimus.dts	/^			reg_dcdce: dcdce {$/;"	l	label:axp806
reg_ddr_1v5a	imx6dl-riotboard.dts	/^			reg_ddr_1v5a: sw3a {				\/* NVCC_DRAM, NVCC_RGMII *\/$/;"	l	label:pmic
reg_ddr_1v5b	imx6dl-riotboard.dts	/^			reg_ddr_1v5b: sw3b {				\/* NVCC_DRAM, NVCC_RGMII *\/$/;"	l	label:pmic
reg_ddr_vtt	imx6dl-riotboard.dts	/^			reg_ddr_vtt: sw4 {				\/* MIPI conn *\/$/;"	l	label:pmic
reg_display	imx6q-novena.dts	/^	reg_display: regulator-display {$/;"	l
reg_dldo1	axp22x.dtsi	/^		reg_dldo1: dldo1 {$/;"	l
reg_dldo1	sun9i-a80-cubieboard4.dts	/^			reg_dldo1: dldo1 {$/;"	l	label:axp809
reg_dldo1	sun9i-a80-optimus.dts	/^			reg_dldo1: dldo1 {$/;"	l	label:axp809
reg_dldo2	axp22x.dtsi	/^		reg_dldo2: dldo2 {$/;"	l
reg_dldo2	sun9i-a80-cubieboard4.dts	/^			reg_dldo2: dldo2 {$/;"	l	label:axp809
reg_dldo2	sun9i-a80-optimus.dts	/^			reg_dldo2: dldo2 {$/;"	l	label:axp809
reg_dldo3	axp22x.dtsi	/^		reg_dldo3: dldo3 {$/;"	l
reg_dldo4	axp22x.dtsi	/^		reg_dldo4: dldo4 {$/;"	l
reg_drivevbus	axp22x.dtsi	/^		reg_drivevbus: drivevbus {$/;"	l
reg_eldo1	axp22x.dtsi	/^		reg_eldo1: eldo1 {$/;"	l
reg_eldo1	sun9i-a80-cubieboard4.dts	/^			reg_eldo1: eldo1 {$/;"	l	label:axp809
reg_eldo1	sun9i-a80-optimus.dts	/^			reg_eldo1: eldo1 {$/;"	l	label:axp809
reg_eldo2	axp22x.dtsi	/^		reg_eldo2: eldo2 {$/;"	l
reg_eldo2	sun9i-a80-cubieboard4.dts	/^			reg_eldo2: eldo2 {$/;"	l	label:axp809
reg_eldo2	sun9i-a80-optimus.dts	/^			reg_eldo2: eldo2 {$/;"	l	label:axp809
reg_eldo3	axp22x.dtsi	/^		reg_eldo3: eldo3 {$/;"	l
reg_eldo3	sun9i-a80-cubieboard4.dts	/^			reg_eldo3: eldo3 {$/;"	l	label:axp809
reg_eldo3	sun9i-a80-optimus.dts	/^			reg_eldo3: eldo3 {$/;"	l	label:axp809
reg_emac_3v3	sun4i-a10-a1000.dts	/^	reg_emac_3v3: emac-3v3 {$/;"	l
reg_emac_3v3	sun4i-a10-hackberry.dts	/^	reg_emac_3v3: emac-3v3 {$/;"	l
reg_emac_3v3	sun4i-a10-jesurun-q5.dts	/^	reg_emac_3v3: emac-3v3 {$/;"	l
reg_emac_3v3	sun5i-a10s-wobo-i5.dts	/^	reg_emac_3v3: emac-3v3 {$/;"	l
reg_enet_3v3	imx6sx-sdb.dtsi	/^		reg_enet_3v3: regulator@6 {$/;"	l
reg_enet_3v3	imx6sxscm-evb.dts	/^		reg_enet_3v3: regulator@6 {$/;"	l
reg_fec_3v3	imx25-pdk.dts	/^		reg_fec_3v3: regulator@0 {$/;"	l
reg_fec_3v3	imx28-evk.dts	/^		reg_fec_3v3: regulator@2 {$/;"	l
reg_fec_phy	imx25-karo-tx25.dts	/^		reg_fec_phy: regulator@0 {$/;"	l
reg_gen_3v3	imx6dl-riotboard.dts	/^			reg_gen_3v3: sw2 {				\/* VDDHIGH_IN *\/$/;"	l	label:pmic
reg_gmac_3v3	sun7i-a20-bananapi-m1-plus.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun7i-a20-bananapi.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun7i-a20-bananapro.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun7i-a20-i12-tvbox.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun7i-a20-lamobo-r1.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun7i-a20-orangepi-mini.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun7i-a20-orangepi.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun8i-h3-bananapi-m2-plus.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun8i-h3-orangepi-plus.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_3v3	sun8i-h3-orangepi-plus2e.dts	/^	reg_gmac_3v3: gmac-3v3 {$/;"	l
reg_gmac_vdd	sun7i-a20-hummingbird.dts	/^	reg_gmac_vdd: gmac_vdd {$/;"	l
reg_gpio_dvfs	imx6ul-14x14-evk.dts	/^		reg_gpio_dvfs: regulator-gpio {$/;"	l
reg_gpio_dvfs	imx6ul-9x9-evk.dts	/^		reg_gpio_dvfs: regulator-gpio {$/;"	l
reg_gpio_dvfs	imx6ull-14x14-evk.dts	/^		reg_gpio_dvfs: regulator-gpio {$/;"	l
reg_gpio_dvfs	imx6ull-9x9-evk.dts	/^		reg_gpio_dvfs: regulator-gpio {$/;"	l
reg_hdmi	imx6q-h100.dts	/^	reg_hdmi: regulator-hdmi {$/;"	l
reg_hdmi	imx6qdl-sabresd.dtsi	/^		reg_hdmi: regulator@5 {$/;"	l
reg_hdmi_en	exynos5250-arndale.dts	/^		reg_hdmi_en: regulator@2 {$/;"	l
reg_hub_reset	imx51-babbage.dts	/^		reg_hub_reset: regulator@0 {$/;"	l
reg_lcd	imx27-eukrea-mbimxsd27-baseboard.dts	/^		reg_lcd: regulator@0 {$/;"	l
reg_lcd	imx28-tx28.dts	/^		reg_lcd: regulator@5 {$/;"	l
reg_lcd	imx6sll-evk.dts	/^		reg_lcd: regulator@4 {$/;"	l
reg_lcd	imx6sll-lpddr3-arm2.dts	/^		reg_lcd: regulator@4 {$/;"	l
reg_lcd0_pwr	imx6qdl-tx6.dtsi	/^	reg_lcd0_pwr: regulator-lcd0-pwr {$/;"	l
reg_lcd1_pwr	imx6qdl-tx6.dtsi	/^	reg_lcd1_pwr: regulator-lcd1-pwr {$/;"	l
reg_lcd_3v3	imx23-evk.dts	/^		reg_lcd_3v3: regulator@1 {$/;"	l
reg_lcd_3v3	imx25-eukrea-mbimxsd25-baseboard-cmo-qvga.dts	/^		reg_lcd_3v3: regulator@0 {$/;"	l
reg_lcd_3v3	imx28-eukrea-mbmx28lc.dtsi	/^		reg_lcd_3v3: regulator@1 {$/;"	l
reg_lcd_3v3	imx28-evk.dts	/^		reg_lcd_3v3: regulator@5 {$/;"	l
reg_lcd_3v3	imx6sl-evk.dts	/^		reg_lcd_3v3: regulator@4 {$/;"	l
reg_lcd_3v3	imx6sx-sdb.dtsi	/^		reg_lcd_3v3: regulator@4 {$/;"	l
reg_lcd_3v3	imx6sxea-com-kit.dts	/^		reg_lcd_3v3: lcd-3v3 {$/;"	l
reg_lcd_3v3	imx6sxea-com-kit_v2.dts	/^		reg_lcd_3v3: lcd-3v3 {$/;"	l
reg_lcd_3v3	imx6sxea-com-ptp.dts	/^		reg_lcd_3v3: lcd-3v3 {$/;"	l
reg_lcd_3v3	imx6sxscm-1gb-evb-lcdif1-ldo.dts	/^		reg_lcd_3v3: regulator@4 {$/;"	l
reg_lcd_3v3	imx6sxscm-evb.dts	/^		reg_lcd_3v3: regulator@4 {$/;"	l
reg_lcd_3v3_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	reg_lcd_3v3_pins_mbmx28lc: lcd-3v3-mbmx28lc@0 {$/;"	l
reg_lcd_pwr	imx53-tx53-x03x.dts	/^		reg_lcd_pwr: regulator@5 {$/;"	l
reg_lcd_pwr	imx6ul-tx6ul.dtsi	/^	reg_lcd_pwr: regulator-lcdpwr {$/;"	l
reg_lcd_pwr0	imx53-tx53-x13x.dts	/^		reg_lcd_pwr0: regulator@5 {$/;"	l
reg_lcd_pwr1	imx53-tx53-x13x.dts	/^		reg_lcd_pwr1: regulator@6 {$/;"	l
reg_lcd_reset	imx28-tx28.dts	/^		reg_lcd_reset: regulator@6 {$/;"	l
reg_lcd_reset	imx53-tx53-x03x.dts	/^		reg_lcd_reset: regulator@6 {$/;"	l
reg_ldo1	axp209.dtsi	/^		reg_ldo1: ldo1 {$/;"	l
reg_ldo2	axp209.dtsi	/^		reg_ldo2: ldo2 {$/;"	l
reg_ldo3	axp209.dtsi	/^		reg_ldo3: ldo3 {$/;"	l
reg_ldo4	axp209.dtsi	/^		reg_ldo4: ldo4 {$/;"	l
reg_ldo5	axp209.dtsi	/^		reg_ldo5: ldo5 {$/;"	l
reg_ldo_io0	axp22x.dtsi	/^		reg_ldo_io0: ldo_io0 {$/;"	l
reg_ldo_io0	sun9i-a80-cubieboard4.dts	/^			reg_ldo_io0: ldo_io0 {$/;"	l	label:axp809
reg_ldo_io0	sun9i-a80-optimus.dts	/^			reg_ldo_io0: ldo_io0 {$/;"	l	label:axp809
reg_ldo_io1	axp22x.dtsi	/^		reg_ldo_io1: ldo_io1 {$/;"	l
reg_ldo_io1	sun9i-a80-cubieboard4.dts	/^			reg_ldo_io1: ldo_io1 {$/;"	l	label:axp809
reg_ldo_io1	sun9i-a80-optimus.dts	/^			reg_ldo_io1: ldo_io1 {$/;"	l	label:axp809
reg_lvds	imx6q-ba16.dtsi	/^	reg_lvds: regulator-lvds {$/;"	l
reg_lvds	imx6q-mccmon6.dts	/^	reg_lvds: regulator-lvds {$/;"	l
reg_lvds_3p3v	imx6q-pop-arm2.dts	/^		reg_lvds_3p3v: regulator@2 {$/;"	l
reg_lvds_lcd	imx6q-novena.dts	/^	reg_lvds_lcd: regulator-lvds-lcd {$/;"	l
reg_max5821	imx27-apf27dev.dts	/^		reg_max5821: regulator@0 {$/;"	l
reg_mipi_dsi_pwr_on	imx6qdl-sabresd.dtsi	/^		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {$/;"	l
reg_mipi_dsi_pwr_on	imx7d-12x12-lpddr3-arm2.dts	/^		reg_mipi_dsi_pwr_on: mipi_dsi_pwr_on {$/;"	l
reg_mmc3_vdd	sun7i-a20-hummingbird.dts	/^	reg_mmc3_vdd: mmc3_vdd {$/;"	l
reg_module_3v3	imx7-colibri.dtsi	/^	reg_module_3v3: regulator-module-3v3 {$/;"	l
reg_module_3v3	vf-colibri.dtsi	/^	reg_module_3v3: regulator-module-3v3 {$/;"	l
reg_module_3v3_avdd	imx7-colibri.dtsi	/^	reg_module_3v3_avdd: regulator-module-3v3-avdd {$/;"	l
reg_module_3v3_avdd	vf-colibri.dtsi	/^	reg_module_3v3_avdd: regulator-module-3v3-avdd {$/;"	l
reg_motor	sun4i-a10-dserve-dsrv9703c.dts	/^	reg_motor: reg_motor {$/;"	l
reg_nvcc_sd2	imx6q-h100.dts	/^	reg_nvcc_sd2: regulator-nvcc-sd2 {$/;"	l
reg_panel	imx6qdl-udoo.dtsi	/^		reg_panel: regulator@1 {$/;"	l
reg_pcie	backup/imx7dea-com-kit_v2.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie	imx6q-novena.dts	/^	reg_pcie: regulator-pcie {$/;"	l
reg_pcie	imx6qdl-sabresd.dtsi	/^		reg_pcie: regulator@3 {$/;"	l
reg_pcie	imx6sx-sdb.dtsi	/^		reg_pcie: regulator@8 {$/;"	l
reg_pcie	imx6sxea-com-kit.dts	/^		reg_pcie: regulator@5 {$/;"	l
reg_pcie	imx6sxea-com-kit_v2.dts	/^		reg_pcie: regulator@5 {$/;"	l
reg_pcie	imx6sxea-com-ptp.dts	/^		reg_pcie: regulator@5 {$/;"	l
reg_pcie	imx6sxscm-evb.dts	/^		reg_pcie: regulator@8 {$/;"	l
reg_pcie	imx7d-sdb-reva.dts	/^	reg_pcie: regulator-pcie {$/;"	l
reg_pcie	imx7dea-com-kit.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie	imx7dea-com-kit_v2.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie	imx7dea-com-ptp.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie	imx7dea-ucom-kit.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie	imx7dea-ucom-kit_v2.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie	imx7dea-ucom-ptp.dts	/^		reg_pcie: regulator@4 {$/;"	l
reg_pcie_phy	imx6sx.dtsi	/^				reg_pcie_phy: regulator-vddpcie-phy@140 {$/;"	l
reg_pcie_power_on_gpio	imx6q-cm-fx6.dts	/^	reg_pcie_power_on_gpio: regulator-pcie-power-on-gpio {$/;"	l
reg_pcie_switch	imx6q-apalis-eval.dts	/^	reg_pcie_switch: regulator-pcie-switch {$/;"	l
reg_peri_3v3	imx6sx-sdb.dtsi	/^		reg_peri_3v3: regulator@5 {$/;"	l
reg_peri_3v3	imx6sxscm-evb.dts	/^		reg_peri_3v3: regulator@5 {$/;"	l
reg_psu_5v	imx6sx-sdb.dtsi	/^		reg_psu_5v: regulator@3 {$/;"	l
reg_psu_5v	imx6sxea-com-kit.dts	/^		reg_psu_5v: regulator@1 {$/;"	l
reg_psu_5v	imx6sxea-com-kit_v2.dts	/^		reg_psu_5v: regulator@1 {$/;"	l
reg_psu_5v	imx6sxea-com-ptp.dts	/^		reg_psu_5v: regulator@1 {$/;"	l
reg_psu_5v	imx6sxscm-evb.dts	/^		reg_psu_5v: regulator@3 {$/;"	l
reg_pu	imx6qdl.dtsi	/^				reg_pu: regulator-vddpu {$/;"	l
reg_pu	imx6sl.dtsi	/^				reg_pu: regulator-vddpu {$/;"	l
reg_rtc_ldo	axp22x.dtsi	/^		reg_rtc_ldo: rtc_ldo {$/;"	l
reg_rtc_ldo	sun9i-a80-cubieboard4.dts	/^			reg_rtc_ldo: rtc_ldo {$/;"	l	label:axp809
reg_rtc_ldo	sun9i-a80-optimus.dts	/^			reg_rtc_ldo: rtc_ldo {$/;"	l	label:axp809
reg_s_aldo1	sun9i-a80-cubieboard4.dts	/^			reg_s_aldo1: aldo1 {$/;"	l	label:axp806
reg_s_aldo1	sun9i-a80-optimus.dts	/^			reg_s_aldo1: aldo1 {$/;"	l	label:axp806
reg_sata	imx6q-novena.dts	/^	reg_sata: regulator-sata {$/;"	l
reg_sata0	armada-385-synology-ds116.dts	/^	reg_sata0: pwr-sata0 {$/;"	l
reg_sata0	armada-388-gp.dts	/^	reg_sata0: pwr-sata0 {$/;"	l
reg_sata1	armada-388-gp.dts	/^	reg_sata1: pwr-sata1 {$/;"	l
reg_sata2	armada-388-gp.dts	/^	reg_sata2: pwr-sata2 {$/;"	l
reg_sata3	armada-388-gp.dts	/^	reg_sata3: pwr-sata3 {$/;"	l
reg_sd1_vmmc	imx6sll-evk.dts	/^		reg_sd1_vmmc: sd1_vmmc {$/;"	l
reg_sd1_vmmc	imx6sll-lpddr3-arm2.dts	/^		reg_sd1_vmmc: sd1_vmmc {$/;"	l
reg_sd1_vmmc	imx6ul-14x14-ddr3-arm2.dts	/^		reg_sd1_vmmc: sd1_vmmc {$/;"	l
reg_sd1_vmmc	imx6ul-14x14-evk.dts	/^		reg_sd1_vmmc: sd1_regulator {$/;"	l
reg_sd1_vmmc	imx6ul-14x14-lpddr2-arm2.dts	/^		reg_sd1_vmmc: sd1_vmmc {$/;"	l
reg_sd1_vmmc	imx6ul-9x9-evk.dts	/^		reg_sd1_vmmc: regulator@1 {$/;"	l
reg_sd1_vmmc	imx6ul-pico-hobbit.dts	/^	reg_sd1_vmmc: regulator-sd1-vmmc {$/;"	l
reg_sd1_vmmc	imx6ulea-com-kit.dts	/^		reg_sd1_vmmc: regulator@1 {$/;"	l
reg_sd1_vmmc	imx6ull-14x14-ddr3-arm2.dts	/^		reg_sd1_vmmc: sd1_vmmc {$/;"	l
reg_sd1_vmmc	imx6ull-14x14-evk.dts	/^		reg_sd1_vmmc: regulator@1 {$/;"	l
reg_sd1_vmmc	imx6ull-9x9-evk.dts	/^		reg_sd1_vmmc: regulator@1 {$/;"	l
reg_sd1_vmmc	imx7d-12x12-lpddr3-arm2.dts	/^		reg_sd1_vmmc: sd1_vmmc{$/;"	l
reg_sd1_vmmc	imx7d-19x19-lpddr2-arm2.dts	/^		reg_sd1_vmmc: sd1_vmmc {$/;"	l
reg_sd1_vmmc	imx7d-sdb.dts	/^	reg_sd1_vmmc: regulator-sd1-vmmc {$/;"	l
reg_sd1_vmmc	imx7dea-com-kit.dts	/^		reg_sd1_vmmc: regulator@5 {$/;"	l
reg_sd1_vmmc	imx7dea-com-ptp.dts	/^		reg_sd1_vmmc: regulator@5 {$/;"	l
reg_sd1_vmmc	imx7dea-ucom-kit.dts	/^		reg_sd1_vmmc: regulator@5 {$/;"	l
reg_sd1_vmmc	imx7dea-ucom-ptp.dts	/^		reg_sd1_vmmc: regulator@5 {$/;"	l
reg_sd1_vmmc	imx7ulp-evk.dts	/^		reg_sd1_vmmc: sd1_regulator {$/;"	l
reg_sd2_vmmc	backup/imx7dea-com-kit_v2.dts	/^		reg_sd2_vmmc: regulator@5 {$/;"	l
reg_sd2_vmmc	imx6sll-evk.dts	/^		reg_sd2_vmmc: sd2_vmmc {$/;"	l
reg_sd2_vmmc	imx6sll-lpddr3-arm2.dts	/^		reg_sd2_vmmc: sd2_vmmc {$/;"	l
reg_sd2_vmmc	imx6ul-14x14-ddr3-arm2.dts	/^		reg_sd2_vmmc: sd2_vmmc {$/;"	l
reg_sd2_vmmc	imx6ul-14x14-lpddr2-arm2.dts	/^		reg_sd2_vmmc: sd2_vmmc {$/;"	l
reg_sd2_vmmc	imx6ull-14x14-ddr3-arm2.dts	/^		reg_sd2_vmmc: sd2_vmmc {$/;"	l
reg_sd2_vmmc	imx7d-12x12-lpddr3-arm2.dts	/^		reg_sd2_vmmc: sd2_vmmc{$/;"	l
reg_sd2_vmmc	imx7dea-com-kit_v2.dts	/^		reg_sd2_vmmc: regulator@5 {$/;"	l
reg_sd2_vmmc	imx7dea-ucom-kit_v2.dts	/^		reg_sd2_vmmc: regulator@5 {$/;"	l
reg_sd3_vmmc	imx6qdl-icore-rqs.dtsi	/^	reg_sd3_vmmc: regulator-sd3-vmmc {$/;"	l
reg_sd3_vmmc	imx6qdl-sabreauto.dtsi	/^		reg_sd3_vmmc: regulator@7 {$/;"	l
reg_sd3_vmmc	imx6sll-evk.dts	/^		reg_sd3_vmmc: sd3_vmmc {$/;"	l
reg_sd3_vmmc	imx6sll-lpddr3-arm2.dts	/^		reg_sd3_vmmc: sd3_vmmc {$/;"	l
reg_sd3_vmmc	imx7d-12x12-ddr3-arm2.dts	/^		reg_sd3_vmmc: sd3_vmmc {$/;"	l
reg_sd4_vmmc	imx6qdl-icore-rqs.dtsi	/^	reg_sd4_vmmc: regulator-sd4-vmmc {$/;"	l
reg_sdb_vmmc	imx6sx-14x14-arm2.dts	/^		reg_sdb_vmmc: sdb_vmmc{$/;"	l
reg_sdio1_vmmc	berlin2q-marvell-dmp.dts	/^		reg_sdio1_vmmc: regulator_sdio1_vmmc {$/;"	l
reg_sdio1_vqmmc	berlin2q-marvell-dmp.dts	/^		reg_sdio1_vqmmc: regulator_sido1_vqmmc {$/;"	l
reg_sdio_pwr	imx6sx-udoo-neo.dtsi	/^	reg_sdio_pwr: regulator-sdio-pwr {$/;"	l
reg_sensor	imx6qdl-sabresd.dtsi	/^		reg_sensor: regulator@4 {$/;"	l
reg_sht15	imx7d-sdb-sht11.dts	/^	reg_sht15: regulator-sht15 {$/;"	l
reg_si4763_va	imx6qdl-sabreauto.dtsi	/^		reg_si4763_va: regulator@6 {$/;"	l
reg_si4763_vd	imx6qdl-sabreauto.dtsi	/^		reg_si4763_vd: regulator@5 {$/;"	l
reg_si4763_vio1	imx6qdl-sabreauto.dtsi	/^		reg_si4763_vio1: regulator@3 {$/;"	l
reg_si4763_vio2	imx6qdl-sabreauto.dtsi	/^		reg_si4763_vio2: regulator@4 {$/;"	l
reg_snvs	imx6q-novena.dts	/^			reg_snvs: vsnvs {$/;"	l	label:pmic
reg_snvs_3v	imx6dl-riotboard.dts	/^			reg_snvs_3v: vsnvs {				\/* VDD_SNVS_IN *\/$/;"	l	label:pmic
reg_soc	imx6qdl.dtsi	/^				reg_soc: regulator-vddsoc {$/;"	l
reg_soc	imx6sl.dtsi	/^				reg_soc: regulator-vddsoc {$/;"	l
reg_soc	imx6sx.dtsi	/^				reg_soc: regulator-vddsoc {$/;"	l
reg_soc	imx6ul.dtsi	/^				reg_soc: regulator-vddsoc {$/;"	l	label:anatop
reg_soc	imx6ull.dtsi	/^				reg_soc: regulator-vddsoc@140 {$/;"	l	label:anatop
reg_sw1a	imx6q-novena.dts	/^			reg_sw1a: sw1a {$/;"	l	label:pmic
reg_sw1c	imx6q-novena.dts	/^			reg_sw1c: sw1c {$/;"	l	label:pmic
reg_sw2	imx6q-novena.dts	/^			reg_sw2: sw2 {$/;"	l	label:pmic
reg_sw3a	imx6q-novena.dts	/^			reg_sw3a: sw3a {$/;"	l	label:pmic
reg_sw3b	imx6q-novena.dts	/^			reg_sw3b: sw3b {$/;"	l	label:pmic
reg_sw4	imx6q-novena.dts	/^			reg_sw4: sw4 {$/;"	l	label:pmic
reg_swbst	imx6q-novena.dts	/^			reg_swbst: swbst {$/;"	l	label:pmic
reg_usb0_vbus	berlin2q-marvell-dmp.dts	/^		reg_usb0_vbus: regulator_usb0 {$/;"	l
reg_usb0_vbus	imx23-olinuxino.dts	/^		reg_usb0_vbus: regulator@0 {$/;"	l
reg_usb0_vbus	imx28-apf28dev.dts	/^		reg_usb0_vbus: regulator@0 {$/;"	l
reg_usb0_vbus	imx28-eukrea-mbmx28lc.dtsi	/^		reg_usb0_vbus: regulator@2 {$/;"	l
reg_usb0_vbus	imx28-evk.dts	/^		reg_usb0_vbus: regulator@3 {$/;"	l
reg_usb0_vbus	imx28-m28evk.dts	/^		reg_usb0_vbus: regulator@2 {$/;"	l
reg_usb0_vbus	imx28-sps1.dts	/^		reg_usb0_vbus: regulator@0 {$/;"	l
reg_usb0_vbus	imx28-tx28.dts	/^		reg_usb0_vbus: regulator@0 {$/;"	l
reg_usb0_vbus	sunxi-common-regulators.dtsi	/^	reg_usb0_vbus: usb0-vbus {$/;"	l
reg_usb0_vbus_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	reg_usb0_vbus_pins_mbmx28lc: reg-usb0-vbus-mbmx28lc@0 {$/;"	l
reg_usb1_vbus	berlin2q-marvell-dmp.dts	/^		reg_usb1_vbus: regulator_usb1 {$/;"	l
reg_usb1_vbus	imx28-cfa10037.dts	/^		reg_usb1_vbus: regulator@0 {$/;"	l
reg_usb1_vbus	imx28-cfa10049.dts	/^		reg_usb1_vbus: regulator@0 {$/;"	l
reg_usb1_vbus	imx28-cfa10057.dts	/^		reg_usb1_vbus: regulator@0 {$/;"	l
reg_usb1_vbus	imx28-cfa10058.dts	/^		reg_usb1_vbus: regulator@0 {$/;"	l
reg_usb1_vbus	imx28-eukrea-mbmx28lc.dtsi	/^		reg_usb1_vbus: regulator@3 {$/;"	l
reg_usb1_vbus	imx28-evk.dts	/^		reg_usb1_vbus: regulator@4 {$/;"	l
reg_usb1_vbus	imx28-m28cu3.dts	/^		reg_usb1_vbus: regulator@3 {$/;"	l
reg_usb1_vbus	imx28-m28evk.dts	/^		reg_usb1_vbus: regulator@3 {$/;"	l
reg_usb1_vbus	imx28-tx28.dts	/^		reg_usb1_vbus: regulator@1 {$/;"	l
reg_usb1_vbus	sun9i-a80-optimus.dts	/^	reg_usb1_vbus: usb1-vbus {$/;"	l
reg_usb1_vbus	sunxi-common-regulators.dtsi	/^	reg_usb1_vbus: usb1-vbus {$/;"	l
reg_usb1_vbus_pins_mbmx28lc	imx28-eukrea-mbmx28lc.dtsi	/^	reg_usb1_vbus_pins_mbmx28lc: reg-usb1-vbus-mbmx28lc@0 {$/;"	l
reg_usb2_0_vbus	armada-388-gp.dts	/^	reg_usb2_0_vbus: v5-vbus0 {$/;"	l
reg_usb2_1_vbus	armada-388-gp.dts	/^	reg_usb2_1_vbus: v5-vbus1 {$/;"	l
reg_usb2_vbus	berlin2q-marvell-dmp.dts	/^		reg_usb2_vbus: regulator_usb2 {$/;"	l
reg_usb2_vbus	sunxi-common-regulators.dtsi	/^	reg_usb2_vbus: usb2-vbus {$/;"	l
reg_usb3_0_vbus	armada-385-synology-ds116.dts	/^	reg_usb3_0_vbus: usb3-vbus0 {$/;"	l
reg_usb3_1_vbus	armada-385-synology-ds116.dts	/^	reg_usb3_1_vbus: usb3-vbus1 {$/;"	l
reg_usb3_vbus	armada-388-gp.dts	/^	reg_usb3_vbus: usb3-vbus {$/;"	l
reg_usb3_vbus	sun8i-h3-orangepi-plus.dts	/^	reg_usb3_vbus: usb3-vbus {$/;"	l
reg_usb3_vbus	sun9i-a80-optimus.dts	/^	reg_usb3_vbus: usb3-vbus {$/;"	l
reg_usb_h1_vbus	imx6dlea-com-kit.dts	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6dlea-com-kit_v2.dts	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6dlea-com-ptp.dts	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6q-ba16.dtsi	/^	reg_usb_h1_vbus: regulator-usbh1vbus {$/;"	l
reg_usb_h1_vbus	imx6q-cm-fx6.dts	/^	reg_usb_h1_vbus: usb_h1_vbus {$/;"	l
reg_usb_h1_vbus	imx6q-gw5400-a.dts	/^		reg_usb_h1_vbus: regulator@2 {$/;"	l
reg_usb_h1_vbus	imx6qdl-gw53xx.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-gw54xx.dtsi	/^		reg_usb_h1_vbus: regulator@2 {$/;"	l
reg_usb_h1_vbus	imx6qdl-gw551x.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-gw560x.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-gw5903.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-gw5904.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-icore-rqs.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-icore.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-nitrogen6_max.dtsi	/^		reg_usb_h1_vbus: regulator@4 {$/;"	l
reg_usb_h1_vbus	imx6qdl-nitrogen6_som2.dtsi	/^	reg_usb_h1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usb_h1_vbus	imx6qdl-nitrogen6x.dtsi	/^		reg_usb_h1_vbus: regulator@5 {$/;"	l
reg_usb_h1_vbus	imx6qdl-phytec-pfla02.dtsi	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6qdl-sabreauto.dtsi	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6qdl-sabrelite.dtsi	/^		reg_usb_h1_vbus: regulator@7 {$/;"	l
reg_usb_h1_vbus	imx6qdl-sabresd.dtsi	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6qdl-udoo.dtsi	/^		reg_usb_h1_vbus: regulator@0 {$/;"	l
reg_usb_h1_vbus	imx6qea-com-kit.dts	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6qea-com-kit_v2.dts	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_h1_vbus	imx6qea-com-ptp.dts	/^		reg_usb_h1_vbus: regulator@1 {$/;"	l
reg_usb_host1	imx6q-dmo-edmqmx6.dts	/^		reg_usb_host1: regulator@2 {$/;"	l
reg_usb_host_vbus	imx6qdl-apalis.dtsi	/^	reg_usb_host_vbus: regulator-usb-host-vbus {$/;"	l
reg_usb_host_vbus	imx6qdl-colibri.dtsi	/^	reg_usb_host_vbus: regulator-usb-host-vbus {$/;"	l
reg_usb_host_vbus_hub	imx6qdl-apalis.dtsi	/^	reg_usb_host_vbus_hub: regulator-usb-host-vbus-hub {$/;"	l
reg_usb_otg1_vbus	backup/imx7dea-com-kit_v2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx6sl-evk.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx6sll-evk.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx6sll-lpddr3-arm2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx6sx-14x14-arm2.dts	/^		reg_usb_otg1_vbus: usb_otg1_vbus {$/;"	l
reg_usb_otg1_vbus	imx6sx-19x19-arm2.dts	/^		reg_usb_otg1_vbus: usb_otg1_vbus {$/;"	l
reg_usb_otg1_vbus	imx6sx-nitrogen6sx.dts	/^	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {$/;"	l
reg_usb_otg1_vbus	imx6sx-sabreauto.dts	/^		reg_usb_otg1_vbus: usb_otg1_vbus {$/;"	l
reg_usb_otg1_vbus	imx6sx-sdb.dtsi	/^		reg_usb_otg1_vbus: regulator@1 {$/;"	l
reg_usb_otg1_vbus	imx6sx-udoo-neo.dtsi	/^	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {$/;"	l
reg_usb_otg1_vbus	imx6sxea-com-kit.dts	/^		reg_usb_otg1_vbus: regulator@3 {$/;"	l
reg_usb_otg1_vbus	imx6sxea-com-kit_v2.dts	/^		reg_usb_otg1_vbus: regulator@3 {$/;"	l
reg_usb_otg1_vbus	imx6sxea-com-ptp.dts	/^		reg_usb_otg1_vbus: regulator@3 {$/;"	l
reg_usb_otg1_vbus	imx6sxscm-evb.dts	/^		reg_usb_otg1_vbus: regulator@1 {$/;"	l
reg_usb_otg1_vbus	imx6ul-14x14-ddr3-arm2.dts	/^		reg_usb_otg1_vbus: regulator@2 {$/;"	l
reg_usb_otg1_vbus	imx6ul-14x14-lpddr2-arm2.dts	/^		reg_usb_otg1_vbus: regulator@2 {$/;"	l
reg_usb_otg1_vbus	imx6ul-liteboard.dts	/^	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {$/;"	l
reg_usb_otg1_vbus	imx6ull-14x14-ddr3-arm2.dts	/^		reg_usb_otg1_vbus: regulator@2 {$/;"	l
reg_usb_otg1_vbus	imx7d-12x12-ddr3-arm2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7d-12x12-lpddr3-arm2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7d-19x19-lpddr2-arm2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7d-cl-som-imx7.dts	/^	reg_usb_otg1_vbus: regulator-vbus {$/;"	l
reg_usb_otg1_vbus	imx7d-nitrogen7.dts	/^	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {$/;"	l
reg_usb_otg1_vbus	imx7d-pico.dts	/^	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {$/;"	l
reg_usb_otg1_vbus	imx7d-sdb.dts	/^	reg_usb_otg1_vbus: regulator-usb-otg1-vbus {$/;"	l
reg_usb_otg1_vbus	imx7dea-com-kit.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7dea-com-kit_v2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7dea-com-ptp.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7dea-ucom-kit.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7dea-ucom-kit_v2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7dea-ucom-ptp.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7ulp-evk.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7ulpea-ucom-kit_v2-1lv.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7ulpea-ucom-kit_v2.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7ulpea-ucom-ptp-1lv.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg1_vbus	imx7ulpea-ucom-ptp.dts	/^		reg_usb_otg1_vbus: regulator@0 {$/;"	l
reg_usb_otg2_vbus	backup/imx7dea-com-kit_v2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx6sl-evk.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx6sll-evk.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx6sll-lpddr3-arm2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx6sx-14x14-arm2.dts	/^		reg_usb_otg2_vbus: usb_otg2_vbus {$/;"	l
reg_usb_otg2_vbus	imx6sx-sabreauto.dts	/^		reg_usb_otg2_vbus: usb_otg2_vbus {$/;"	l
reg_usb_otg2_vbus	imx6sx-sdb.dtsi	/^		reg_usb_otg2_vbus: regulator@2 {$/;"	l
reg_usb_otg2_vbus	imx6sx-udoo-neo.dtsi	/^	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {$/;"	l
reg_usb_otg2_vbus	imx6sxea-com-kit.dts	/^		reg_usb_otg2_vbus: regulator@4 {$/;"	l
reg_usb_otg2_vbus	imx6sxea-com-kit_v2.dts	/^		reg_usb_otg2_vbus: regulator@4 {$/;"	l
reg_usb_otg2_vbus	imx6sxea-com-ptp.dts	/^		reg_usb_otg2_vbus: regulator@4 {$/;"	l
reg_usb_otg2_vbus	imx6sxscm-evb.dts	/^		reg_usb_otg2_vbus: regulator@2 {$/;"	l
reg_usb_otg2_vbus	imx6ul-14x14-evk-usb-certi.dts	/^		reg_usb_otg2_vbus: regulator@3 {$/;"	l
reg_usb_otg2_vbus	imx6ull-14x14-ddr3-arm2-usb.dts	/^		reg_usb_otg2_vbus: regulator@3 {$/;"	l
reg_usb_otg2_vbus	imx6ull-14x14-evk-usb-certi.dts	/^		reg_usb_otg2_vbus: regulator@3 {$/;"	l
reg_usb_otg2_vbus	imx7d-12x12-ddr3-arm2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7d-12x12-lpddr3-arm2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7d-19x19-lpddr2-arm2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7d-colibri-eval-v3.dts	/^	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {$/;"	l
reg_usb_otg2_vbus	imx7d-nitrogen7.dts	/^	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {$/;"	l
reg_usb_otg2_vbus	imx7d-pico.dts	/^	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {$/;"	l
reg_usb_otg2_vbus	imx7d-sdb-reva.dts	/^	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {$/;"	l
reg_usb_otg2_vbus	imx7d-sdb.dts	/^	reg_usb_otg2_vbus: regulator-usb-otg2-vbus {$/;"	l
reg_usb_otg2_vbus	imx7dea-com-kit.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7dea-com-kit_v2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7dea-com-ptp.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7dea-ucom-kit.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7dea-ucom-kit_v2.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg2_vbus	imx7dea-ucom-ptp.dts	/^		reg_usb_otg2_vbus: regulator@1 {$/;"	l
reg_usb_otg_switch	imx6q-dmo-edmqmx6.dts	/^		reg_usb_otg_switch: regulator@1 {$/;"	l
reg_usb_otg_vbus	imx53-m53evk.dts	/^		reg_usb_otg_vbus: regulator@4 {$/;"	l
reg_usb_otg_vbus	imx6dl-riotboard.dts	/^		reg_usb_otg_vbus: regulator@2 {$/;"	l
reg_usb_otg_vbus	imx6dlea-com-kit.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6dlea-com-kit_v2.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6dlea-com-ptp.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6dqscm-qwks-rev2.dtsi	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6q-arm2.dts	/^		reg_usb_otg_vbus: regulator@1 {$/;"	l
reg_usb_otg_vbus	imx6q-ba16.dtsi	/^	reg_usb_otg_vbus: regulator-usbotgvbus {$/;"	l
reg_usb_otg_vbus	imx6q-cm-fx6.dts	/^	reg_usb_otg_vbus: usb_otg_vbus {$/;"	l
reg_usb_otg_vbus	imx6q-evi.dts	/^	reg_usb_otg_vbus: regulator-usbotgvbus {$/;"	l
reg_usb_otg_vbus	imx6q-gw5400-a.dts	/^		reg_usb_otg_vbus: regulator@3 {$/;"	l
reg_usb_otg_vbus	imx6q-marsboard.dts	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6q-novena.dts	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6q-pop-arm2.dts	/^		reg_usb_otg_vbus: regulator@1 {$/;"	l
reg_usb_otg_vbus	imx6qdl-apalis.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-apf6dev.dtsi	/^		reg_usb_otg_vbus: usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-dfi-fs700-m60.dtsi	/^		reg_usb_otg_vbus: regulator@1 {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw51xx.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw52xx.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw53xx.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw54xx.dtsi	/^		reg_usb_otg_vbus: regulator@3 {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw551x.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw553x.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw560x.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw5903.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-gw5904.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-icore-rqs.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-icore.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-nit6xlite.dtsi	/^		reg_usb_otg_vbus: regulator@2 {$/;"	l
reg_usb_otg_vbus	imx6qdl-nitrogen6_max.dtsi	/^		reg_usb_otg_vbus: regulator@3 {$/;"	l
reg_usb_otg_vbus	imx6qdl-nitrogen6_som2.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qdl-nitrogen6x.dtsi	/^		reg_usb_otg_vbus: regulator@2 {$/;"	l
reg_usb_otg_vbus	imx6qdl-phytec-pfla02.dtsi	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6qdl-rex.dtsi	/^		reg_usb_otg_vbus: regulator@2 {$/;"	l
reg_usb_otg_vbus	imx6qdl-sabreauto.dtsi	/^		reg_usb_otg_vbus: regulator@2 {$/;"	l
reg_usb_otg_vbus	imx6qdl-sabrelite.dtsi	/^		reg_usb_otg_vbus: regulator@2 {$/;"	l
reg_usb_otg_vbus	imx6qdl-sabresd.dtsi	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6qdl-ts4900.dtsi	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_otg_vbus	imx6qea-com-kit.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6qea-com-kit_v2.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6qea-com-ptp.dts	/^		reg_usb_otg_vbus: regulator@0 {$/;"	l
reg_usb_otg_vbus	imx6ul-pico-hobbit.dts	/^	reg_usb_otg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usb_vbus	imx53-cx9020.dts	/^	reg_usb_vbus: regulator-vbus {$/;"	l
reg_usb_vbus	imx53-qsb-common.dtsi	/^		reg_usb_vbus: regulator@1 {$/;"	l
reg_usb_vbus	imx53-voipac-dmm-668.dtsi	/^		reg_usb_vbus: regulator@1 {$/;"	l
reg_usbh1_vbus	imx53-m53evk.dts	/^		reg_usbh1_vbus: regulator@3 {$/;"	l
reg_usbh1_vbus	imx53-tx53.dtsi	/^		reg_usbh1_vbus: regulator@3 {$/;"	l
reg_usbh1_vbus	imx6q-evi.dts	/^	reg_usbh1_vbus: regulator-usbhubreset {$/;"	l
reg_usbh1_vbus	imx6q-h100.dts	/^	reg_usbh1_vbus: regulator-usb-h1-vbus {$/;"	l
reg_usbh1_vbus	imx6qdl-apf6dev.dtsi	/^		reg_usbh1_vbus: usb-h1-vbus {$/;"	l
reg_usbh1_vbus	imx6qdl-aristainetos.dtsi	/^		reg_usbh1_vbus: regulator@2 {$/;"	l
reg_usbh1_vbus	imx6qdl-aristainetos2.dtsi	/^		reg_usbh1_vbus: usb-h1-vbus {$/;"	l
reg_usbh1_vbus	imx6qdl-cubox-i.dtsi	/^		reg_usbh1_vbus: usb-h1-vbus {$/;"	l
reg_usbh1_vbus	imx6qdl-hummingboard.dtsi	/^		reg_usbh1_vbus: usb-h1-vbus {$/;"	l
reg_usbh1_vbus	imx6qdl-rex.dtsi	/^		reg_usbh1_vbus: regulator@1 {$/;"	l
reg_usbh1_vbus	imx6qdl-tx6.dtsi	/^	reg_usbh1_vbus: regulator-usbh1-vbus {$/;"	l
reg_usbh1_vbus	imx6ul-tx6ul.dtsi	/^	reg_usbh1_vbus: regulator-usbh1vbus {$/;"	l
reg_usbh_vbus	tegra124-apalis-eval.dts	/^	reg_usbh_vbus: regulator-usbh-vbus {$/;"	l
reg_usbh_vbus	vf-colibri-eval-v3.dtsi	/^	reg_usbh_vbus: regulator-usbh-vbus {$/;"	l
reg_usbo1_vbus	tegra124-apalis-eval.dts	/^	reg_usbo1_vbus: regulator-usbo1-vbus {$/;"	l
reg_usbotg1_vbus	imx6ul-opos6uldev.dts	/^	reg_usbotg1_vbus: regulator-usbotg1vbus {$/;"	l
reg_usbotg2_vbus	imx6ul-opos6uldev.dts	/^	reg_usbotg2_vbus: regulator-usbotg2vbus {$/;"	l
reg_usbotg_vbus	imx53-tx53.dtsi	/^		reg_usbotg_vbus: regulator@4 {$/;"	l
reg_usbotg_vbus	imx6q-h100.dts	/^	reg_usbotg_vbus: regulator-usb-otg-vbus {$/;"	l
reg_usbotg_vbus	imx6qdl-aristainetos.dtsi	/^		reg_usbotg_vbus: regulator@3 {$/;"	l
reg_usbotg_vbus	imx6qdl-aristainetos2.dtsi	/^		reg_usbotg_vbus: usb-otg-vbus {$/;"	l
reg_usbotg_vbus	imx6qdl-cubox-i.dtsi	/^		reg_usbotg_vbus: usb-otg-vbus {$/;"	l
reg_usbotg_vbus	imx6qdl-hummingboard.dtsi	/^		reg_usbotg_vbus: usb-otg-vbus {$/;"	l
reg_usbotg_vbus	imx6qdl-tx6.dtsi	/^	reg_usbotg_vbus: regulator-usbotg-vbus {$/;"	l
reg_usbotg_vbus	imx6ul-tx6ul.dtsi	/^	reg_usbotg_vbus: regulator-usbotgvbus {$/;"	l
reg_vbus_wakeup	imx6sl.dtsi	/^	reg_vbus_wakeup: usb_vbus_wakeup {$/;"	l
reg_vcc3	omap3-lilly-a83x.dtsi	/^	reg_vcc3: vcc3 {$/;"	l
reg_vcc3v0	sunxi-common-regulators.dtsi	/^	reg_vcc3v0: vcc3v0 {$/;"	l
reg_vcc3v3	sunxi-common-regulators.dtsi	/^	reg_vcc3v3: vcc3v3 {$/;"	l
reg_vcc5v0	sun8i-r16-bananapi-m2m.dts	/^	reg_vcc5v0: vcc5v0 {$/;"	l
reg_vcc5v0	sunxi-common-regulators.dtsi	/^	reg_vcc5v0: vcc5v0 {$/;"	l
reg_vcc_3v3_mcu	vf610-twr.dts	/^		reg_vcc_3v3_mcu: regulator@1 {$/;"	l
reg_vcc_3v3_mcu	vf610-zii-dev.dtsi	/^	reg_vcc_3v3_mcu: regulator-vcc-3v3-mcu {$/;"	l
reg_vcc_can	imx6dlea-com-kit.dts	/^		reg_vcc_can: regulator@4 {$/;"	l
reg_vcc_can	imx6dlea-com-kit_v2.dts	/^		reg_vcc_can: regulator@4 {$/;"	l
reg_vcc_can	imx6qea-com-kit.dts	/^		reg_vcc_can: regulator@4 {$/;"	l
reg_vcc_can	imx6qea-com-kit_v2.dts	/^		reg_vcc_can: regulator@4 {$/;"	l
reg_vcc_sd2	imx6dlea-com-kit.dts	/^		reg_vcc_sd2: regulator@2 {$/;"	l
reg_vcc_sd2	imx6qea-com-kit.dts	/^		reg_vcc_sd2: regulator@2 {$/;"	l
reg_vcc_sd3	imx6dlea-com-kit_v2.dts	/^		reg_vcc_sd3: regulator@2 {$/;"	l
reg_vcc_sd3	imx6qea-com-kit_v2.dts	/^		reg_vcc_sd3: regulator@2 {$/;"	l
reg_vcc_wifi	sun8i-h2-plus-orangepi-zero.dts	/^	reg_vcc_wifi: reg_vcc_wifi {$/;"	l
reg_vdd_arm	imx6qdl-gw51xx.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw52xx.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw53xx.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw551x.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw552x.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw553x.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw560x.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw5903.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_arm	imx6qdl-gw5904.dtsi	/^			reg_vdd_arm: sw3 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw51xx.dtsi	/^			reg_vdd_ddr: sw4 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw52xx.dtsi	/^			reg_vdd_ddr: sw4 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw53xx.dtsi	/^			reg_vdd_ddr: sw4 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw551x.dtsi	/^			reg_vdd_ddr: sw2 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw552x.dtsi	/^			reg_vdd_ddr: sw4 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw553x.dtsi	/^			reg_vdd_ddr: sw2 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw560x.dtsi	/^			reg_vdd_ddr: sw2 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw5903.dtsi	/^			reg_vdd_ddr: sw2 {$/;"	l	label:ltc3676
reg_vdd_ddr	imx6qdl-gw5904.dtsi	/^			reg_vdd_ddr: sw4 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw51xx.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw52xx.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw53xx.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw551x.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw552x.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw553x.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw5903.dtsi	/^			reg_vdd_soc: sw4 {$/;"	l	label:ltc3676
reg_vdd_soc	imx6qdl-gw5904.dtsi	/^			reg_vdd_soc: sw1 {$/;"	l	label:ltc3676
reg_vdd_touchpad	imx23-sansa.dts	/^	reg_vdd_touchpad: regulator-vdd-touchpad0 {$/;"	l
reg_vdd_tuner	imx23-sansa.dts	/^	reg_vdd_tuner: regulator-vdd-tuner0 {$/;"	l
reg_vddcore	imx6dl-riotboard.dts	/^			reg_vddcore: sw1ab {				\/* VDDARM_IN *\/$/;"	l	label:pmic
reg_vddio_sd0	imx23-evk.dts	/^		reg_vddio_sd0: regulator@0 {$/;"	l
reg_vddio_sd0	imx23-sansa.dts	/^	reg_vddio_sd0: regulator-vddio-sd0 {$/;"	l
reg_vddio_sd0	imx23-stmp378x_devb.dts	/^		reg_vddio_sd0: regulator@0 {$/;"	l
reg_vddio_sd0	imx23-xfi3.dts	/^	reg_vddio_sd0: regulator-vddio-sd0 {$/;"	l
reg_vddio_sd0	imx28-cfa10036.dts	/^	reg_vddio_sd0: vddio-sd0 {$/;"	l
reg_vddio_sd0	imx28-evk.dts	/^		reg_vddio_sd0: regulator@1 {$/;"	l
reg_vddio_sd0	imx28-m28cu3.dts	/^		reg_vddio_sd0: regulator@1 {$/;"	l
reg_vddio_sd0	imx28-m28evk.dts	/^		reg_vddio_sd0: regulator@1 {$/;"	l
reg_vddio_sd1	imx23-sansa.dts	/^	reg_vddio_sd1: regulator-vddio-sd1 {$/;"	l
reg_vddio_sd1	imx28-m28cu3.dts	/^		reg_vddio_sd1: regulator@2 {$/;"	l
reg_vddsoc	imx6dl-riotboard.dts	/^			reg_vddsoc: sw1c {				\/* VDDSOC_IN *\/$/;"	l	label:pmic
reg_vga_3v3	sun6i-a31-hummingbird.dts	/^	reg_vga_3v3: vga_3v3_regulator {$/;"	l
reg_vgen1	imx6q-novena.dts	/^			reg_vgen1: vgen1 {$/;"	l	label:pmic
reg_vgen1_1v5	imx6dl-riotboard.dts	/^			reg_vgen1_1v5: vgen1 {				\/* not used *\/$/;"	l	label:pmic
reg_vgen2	imx6q-novena.dts	/^			reg_vgen2: vgen2 {$/;"	l	label:pmic
reg_vgen2_1v2_eth	imx6dl-riotboard.dts	/^			reg_vgen2_1v2_eth: vgen2 {			\/* pcie ? *\/$/;"	l	label:pmic
reg_vgen3	imx6q-novena.dts	/^			reg_vgen3: vgen3 {$/;"	l	label:pmic
reg_vgen3_2v8	imx6dl-riotboard.dts	/^			reg_vgen3_2v8: vgen3 {				\/* not used *\/$/;"	l	label:pmic
reg_vgen4	imx6q-novena.dts	/^			reg_vgen4: vgen4 {$/;"	l	label:pmic
reg_vgen4_1v8	imx6dl-riotboard.dts	/^			reg_vgen4_1v8: vgen4 {				\/* NVCC_SD3 *\/$/;"	l	label:pmic
reg_vgen5	imx6q-novena.dts	/^			reg_vgen5: vgen5 {$/;"	l	label:pmic
reg_vgen5_2v5_sgtl	imx6dl-riotboard.dts	/^			reg_vgen5_2v5_sgtl: vgen5 {			\/* Pwr LED & 5V0_delayed enable *\/$/;"	l	label:pmic
reg_vgen6	imx6q-novena.dts	/^			reg_vgen6: vgen6 {$/;"	l	label:pmic
reg_vgen6_3v3	imx6dl-riotboard.dts	/^			reg_vgen6_3v3: vgen6 {				\/* #V#_DELAYED enable, MIPI *\/$/;"	l	label:pmic
reg_vmmc1	sun5i-a10s-auxtek-t004.dts	/^	reg_vmmc1: vmmc1 {$/;"	l
reg_vmmc3	sun7i-a20-i12-tvbox.dts	/^	reg_vmmc3: vmmc3 {$/;"	l
reg_vmmc3_io	sun7i-a20-i12-tvbox.dts	/^	reg_vmmc3_io: vmmc3-io {$/;"	l
reg_vref	imx6q-novena.dts	/^			reg_vref: vrefddr {$/;"	l	label:pmic
reg_vref	stm32429i-eval.dts	/^		reg_vref: regulator@0 {$/;"	l
reg_vref_1v8	backup/imx7dea-com-kit_v2.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_1v8	imx7d-12x12-ddr3-arm2.dts	/^		reg_vref_1v8: regulator@2 {$/;"	l
reg_vref_1v8	imx7d-12x12-lpddr3-arm2.dts	/^		reg_vref_1v8: regulator@2 {$/;"	l
reg_vref_1v8	imx7d-19x19-lpddr2-arm2.dts	/^		reg_vref_1v8: regulator@2 {$/;"	l
reg_vref_1v8	imx7d-nitrogen7.dts	/^	reg_vref_1v8: regulator-vref-1v8 {$/;"	l
reg_vref_1v8	imx7d-pico.dts	/^	reg_vref_1v8: regulator-vref-1v8 {$/;"	l
reg_vref_1v8	imx7d-sdb.dts	/^	reg_vref_1v8: regulator-vref-1v8 {$/;"	l
reg_vref_1v8	imx7dea-com-kit.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_1v8	imx7dea-com-kit_v2.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_1v8	imx7dea-com-ptp.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_1v8	imx7dea-ucom-kit.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_1v8	imx7dea-ucom-kit_v2.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_1v8	imx7dea-ucom-ptp.dts	/^		reg_vref_1v8: regulator@3 {$/;"	l
reg_vref_3v3	imx6sx-14x14-arm2.dts	/^		reg_vref_3v3: regulator@0 {$/;"	l
reg_vref_3v3	imx6sx-sabreauto.dts	/^		reg_vref_3v3: regulator@4 {$/;"	l
reg_vref_3v3	imx6sx-sdb.dtsi	/^		reg_vref_3v3: regulator@7 {$/;"	l
reg_vref_3v3	imx6sxea-com.dtsi	/^		reg_vref_3v3: regulator@2 {$/;"	l
reg_vref_3v3	imx6sxscm-evb.dts	/^		reg_vref_3v3: regulator@7 {$/;"	l
reg_vref_3v3	imx6ul-14x14-ddr3-arm2.dts	/^		reg_vref_3v3: regulator@1 {$/;"	l
reg_vref_3v3	imx6ul-14x14-lpddr2-arm2.dts	/^		reg_vref_3v3: regulator@1 {$/;"	l
reg_vref_3v3	imx6ull-14x14-ddr3-arm2.dts	/^		reg_vref_3v3: regulator@1 {$/;"	l
reg_vref_3v3	imx7d-nitrogen7.dts	/^	reg_vref_3v3: regulator-vref-3v3 {$/;"	l
reg_vsd_3v3	imx7ulp-evk.dts	/^		reg_vsd_3v3: regulator@1 {$/;"	l
reg_vsd_3v3	imx7ulpea-ucom-kit_v2-1lv.dts	/^		reg_vsd_3v3: regulator@1 {$/;"	l
reg_vsd_3v3	imx7ulpea-ucom-kit_v2.dts	/^		reg_vsd_3v3: regulator@1 {$/;"	l
reg_vsd_3v3	imx7ulpea-ucom-ptp-1lv.dts	/^		reg_vsd_3v3: regulator@1 {$/;"	l
reg_vsd_3v3	imx7ulpea-ucom-ptp.dts	/^		reg_vsd_3v3: regulator@1 {$/;"	l
reg_vsd_3v3b	imx7ulp-evk-sd1.dts	/^		reg_vsd_3v3b: regulator@2 {$/;"	l
reg_wl18xx_vmmc	imx6q-bx50v3.dtsi	/^	reg_wl18xx_vmmc: regulator-wl18xx {$/;"	l
reg_wlan	imx6q-bx50v3.dtsi	/^	reg_wlan: regulator-wlan {$/;"	l
reg_wlan	imx6sx-nitrogen6sx.dts	/^	reg_wlan: regulator-wlan {$/;"	l
reg_wlan	imx6sx-udoo-neo.dtsi	/^	reg_wlan: regulator-wlan {$/;"	l
reg_wlan	imx7d-nitrogen7.dts	/^	reg_wlan: regulator-wlan {$/;"	l
reg_wlan_vmmc	imx6qdl-nit6xlite.dtsi	/^		reg_wlan_vmmc: regulator@3 {$/;"	l
reg_wlan_vmmc	imx6qdl-nitrogen6_max.dtsi	/^		reg_wlan_vmmc: regulator@5 {$/;"	l
reg_wlan_vmmc	imx6qdl-nitrogen6_som2.dtsi	/^	reg_wlan_vmmc: regulator-wlan-vmmc {$/;"	l
reg_wlan_vmmc	imx6qdl-nitrogen6x.dtsi	/^		reg_wlan_vmmc: regulator@4 {$/;"	l
reg_xhci0_vbus	armada-385-db-ap.dts	/^	reg_xhci0_vbus: xhci0-vbus {$/;"	l
regen1	am57xx-beagle-x15-common.dtsi	/^				regen1: regen1 {$/;"	l	label:tps659038
regen1	am57xx-idk-common.dtsi	/^				regen1: regen1 {$/;"	l	label:tps659038
regen2	am57xx-idk-common.dtsi	/^				regen2: regen2 {$/;"	l	label:tps659038
regen2	dra7-evm.dts	/^				regen2: regen2 {$/;"	l	label:tps659038
regen3_reg	omap5-board-common.dtsi	/^				regen3_reg: regen3 {$/;"	l	label:palmas
regen3_reg	omap5-cm-t54.dts	/^				regen3_reg: regen3 {$/;"	l	label:palmas
regulator_3_3v	socfpga_arria5_socdk.dts	/^	regulator_3_3v: 3-3-v-regulator {$/;"	l
regulator_3_3v	socfpga_cyclone5_de0_sockit.dts	/^	regulator_3_3v: 3-3-v-regulator {$/;"	l
regulator_3_3v	socfpga_cyclone5_socdk.dts	/^	regulator_3_3v: 3-3-v-regulator {$/;"	l
regulator_3_3v	socfpga_cyclone5_sockit.dts	/^	regulator_3_3v: vcc3p3-regulator {$/;"	l
regulator_3_3v	socfpga_cyclone5_sodia.dts	/^	regulator_3_3v: 3-3-v-regulator {$/;"	l
regulator_vccpint	zynq-7000.dtsi	/^	regulator_vccpint: fixedregulator {$/;"	l
regulators	dra76-evm.dts	/^		regulators: regulators {$/;"	l	label:lp87565
regulators	kirkwood-nas2big.dts	/^	regulators: regulators {$/;"	l
regulators	kirkwood-netxbig.dtsi	/^	regulators: regulators {$/;"	l
replicator0_in_port0	hip04.dtsi	/^				replicator0_in_port0: endpoint {$/;"	l
replicator0_out_port0	hip04.dtsi	/^				replicator0_out_port0: endpoint {$/;"	l
replicator0_out_port1	hip04.dtsi	/^				replicator0_out_port1: endpoint {$/;"	l
replicator1_in_port0	hip04.dtsi	/^				replicator1_in_port0: endpoint {$/;"	l
replicator1_out_port0	hip04.dtsi	/^				replicator1_out_port0: endpoint {$/;"	l
replicator1_out_port1	hip04.dtsi	/^				replicator1_out_port1: endpoint {$/;"	l
replicator2_in_port0	hip04.dtsi	/^				replicator2_in_port0: endpoint {$/;"	l
replicator2_out_port0	hip04.dtsi	/^				replicator2_out_port0: endpoint {$/;"	l
replicator2_out_port1	hip04.dtsi	/^					replicator2_out_port1: endpoint {$/;"	l
replicator3_in_port0	hip04.dtsi	/^				replicator3_in_port0: endpoint {$/;"	l
replicator3_out_port0	hip04.dtsi	/^				replicator3_out_port0: endpoint {$/;"	l
replicator3_out_port1	hip04.dtsi	/^				replicator3_out_port1: endpoint {$/;"	l
replicator_in	qcom-apq8064.dtsi	/^					replicator_in: endpoint {$/;"	l
replicator_in	qcom-msm8974.dtsi	/^					replicator_in: endpoint {$/;"	l
replicator_in_port0	imx7s.dtsi	/^					replicator_in_port0: endpoint {$/;"	l
replicator_in_port0	ste-dbx5x0.dtsi	/^					replicator_in_port0: endpoint {$/;"	l
replicator_in_port0	vexpress-v2p-ca15_a7.dts	/^				replicator_in_port0: endpoint {$/;"	l
replicator_out0	qcom-apq8064.dtsi	/^					replicator_out0: endpoint {$/;"	l
replicator_out0	qcom-msm8974.dtsi	/^					replicator_out0: endpoint {$/;"	l
replicator_out1	qcom-apq8064.dtsi	/^					replicator_out1: endpoint {$/;"	l
replicator_out1	qcom-msm8974.dtsi	/^					replicator_out1: endpoint {$/;"	l
replicator_out_port0	imx7s.dtsi	/^					replicator_out_port0: endpoint {$/;"	l
replicator_out_port0	ste-dbx5x0.dtsi	/^					replicator_out_port0: endpoint {$/;"	l
replicator_out_port0	vexpress-v2p-ca15_a7.dts	/^				replicator_out_port0: endpoint {$/;"	l
replicator_out_port1	imx7s.dtsi	/^					replicator_out_port1: endpoint {$/;"	l
replicator_out_port1	ste-dbx5x0.dtsi	/^					replicator_out_port1: endpoint {$/;"	l
replicator_out_port1	vexpress-v2p-ca15_a7.dts	/^				replicator_out_port1: endpoint {$/;"	l
reserve_thermal	rk3288.dtsi	/^		reserve_thermal: reserve_thermal {$/;"	l
reset	axm55xx.dtsi	/^		reset: reset@2010031000 {$/;"	l
reset	meson8b.dtsi	/^	reset: reset-controller@4404 {$/;"	l
reset	ox810se.dtsi	/^				reset: reset-controller {$/;"	l	label:sys
reset	ox820.dtsi	/^				reset: reset-controller {$/;"	l	label:sys
reset_button_pin	armada-370-dlink-dns327l.dts	/^	reset_button_pin: reset-button-pin {$/;"	l
reset_button_pin	armada-370-netgear-rn102.dts	/^	reset_button_pin: reset-button-pin {$/;"	l
reset_button_pin	armada-370-netgear-rn104.dts	/^	reset_button_pin: reset-button-pin {$/;"	l
reset_button_pin	armada-xp-lenovo-ix4-300d.dts	/^	reset_button_pin: reset-button-pin {$/;"	l
reset_button_pin	armada-xp-netgear-rn2120.dts	/^	reset_button_pin: reset-button-pin {$/;"	l
reset_out_pins	qcom-mdm9615-wp8548.dtsi	/^	reset_out_pins: reset_out_pins {$/;"	l
resethw_default_mode	ste-href-ab8505.dtsi	/^						resethw_default_mode: resethw_default {$/;"	l
resetmgr	bcm23550.dtsi	/^		resetmgr: reset-controller@1001f00 {$/;"	l
retu	omap2420-n8x0-common.dtsi	/^			retu: retu@1 {$/;"	l
rfbi	am4372.dtsi	/^			rfbi: rfbi@4832a800 {$/;"	l	label:dss
rfbi	omap2.dtsi	/^			rfbi: encoder@48050800 {$/;"	l
rfbi	omap3.dtsi	/^			rfbi: encoder@48050800 {$/;"	l
rfbi	omap4.dtsi	/^			rfbi: encoder@58002000  {$/;"	l
rfbi	omap5.dtsi	/^			rfbi: encoder@58002000  {$/;"	l
rfldo_reg	bcm59056.dtsi	/^		rfldo_reg: rfldo {$/;"	l
rg_eth_mac_pmx	atlas7.dtsi	/^			rg_eth_mac_pmx: rg_eth_mac@0 {$/;"	l	label:pinctrl
rg_gmac_phy_intr_n_pmx	atlas7.dtsi	/^			rg_gmac_phy_intr_n_pmx: rg_gmac_phy_intr_n@0 {$/;"	l	label:pinctrl
rg_rgmii_mac_pmx	atlas7.dtsi	/^			rg_rgmii_mac_pmx: rg_rgmii_mac@0 {$/;"	l	label:pinctrl
rg_rgmii_phy_ref_clk_pmx0	atlas7.dtsi	/^			rg_rgmii_phy_ref_clk_pmx0: rg_rgmii_phy_ref_clk@0 {$/;"	l	label:pinctrl
rg_rgmii_phy_ref_clk_pmx1	atlas7.dtsi	/^			rg_rgmii_phy_ref_clk_pmx1: rg_rgmii_phy_ref_clk@1 {$/;"	l	label:pinctrl
rgmii_phy1	ls1021a-qds.dts	/^				rgmii_phy1: ethernet-phy@1 {$/;"	l	label:fpga.ls1021amdio0
rgmii_phy1	ls1021a-twr.dts	/^	rgmii_phy1: ethernet-phy@1 {$/;"	l
rgmii_phy2	ls1021a-qds.dts	/^				rgmii_phy2: ethernet-phy@2 {$/;"	l	label:fpga.ls1021amdio1
rgmii_phy3	ls1021a-qds.dts	/^				rgmii_phy3: ethernet-phy@3 {$/;"	l	label:fpga.ls1021amdio2
rgmii_pins	rk322x.dtsi	/^			rgmii_pins: rgmii-pins {$/;"	l
rgmii_pins	rk3288.dtsi	/^			rgmii_pins: rgmii-pins {$/;"	l
rgu	lpc18xx.dtsi	/^		rgu: reset-controller@40053000 {$/;"	l
riva	qcom-apq8064.dtsi	/^		riva: riva-pil@3204000 {$/;"	l
riva_bt_pin_a	qcom-apq8064-pins.dtsi	/^	riva_bt_pin_a: riva-bt-active {$/;"	l
riva_fm_pin_a	qcom-apq8064-pins.dtsi	/^	riva_fm_pin_a: riva-fm-active {$/;"	l
riva_wlan_pin_a	qcom-apq8064-pins.dtsi	/^	riva_wlan_pin_a: riva-wlan-active {$/;"	l
rk805	rv1108-evb.dts	/^	rk805: pmic@18 {$/;"	l
rk808	rk3036-kylin.dts	/^	rk808: pmic@1b {$/;"	l
rk808	rk3188-px3-evb.dts	/^	rk808: pmic@1c {$/;"	l
rk808	rk3288-evb-rk808.dts	/^	rk808: pmic@1b {$/;"	l
rk808	rk3288-fennec.dts	/^	rk808: pmic@1b {$/;"	l
rk808	rk3288-popmetal.dts	/^	rk808: pmic@1b {$/;"	l
rk808	rk3288-tinker.dts	/^	rk808: pmic@1b {$/;"	l
rk808	rk3288-veyron.dtsi	/^	rk808: pmic@1b {$/;"	l
rk818	rk3288-phycore-som.dtsi	/^	rk818: pmic@1c {$/;"	l
rm_ick	omap3xxx-clocks.dtsi	/^	rm_ick: rm_ick@c40 {$/;"	l
rmii_50mhz_clk_mux	dra7xx-clocks.dtsi	/^	rmii_50mhz_clk_mux: rmii_50mhz_clk_mux@13d0 {$/;"	l
rmii_ck	am35xx-clocks.dtsi	/^	rmii_ck: rmii_ck {$/;"	l
rmii_clk	imx6qdl-icore.dtsi	/^	rmii_clk: clock-rmii-clk {$/;"	l
rmii_clk_ck	dra7xx-clocks.dtsi	/^	rmii_clk_ck: rmii_clk_ck {$/;"	l
rmii_pins	rk322x.dtsi	/^			rmii_pins: rmii-pins {$/;"	l
rmii_pins	rk3288.dtsi	/^			rmii_pins: rmii-pins {$/;"	l
rmii_rst	rk3066a-rayeager.dts	/^		rmii_rst: rmii-rst {$/;"	l
rng	am33xx.dtsi	/^		rng: rng@48310000 {$/;"	l
rng	am4372.dtsi	/^		rng: rng@48310000 {$/;"	l
rng	bcm-nsp.dtsi	/^		rng: rng@33000 {$/;"	l
rng	bcm5301x.dtsi	/^	rng: rng@18004000 {$/;"	l
rng	dra7.dtsi	/^		rng: rng@48090000 {$/;"	l
rng	imx6sl.dtsi	/^			rng: rng@021b4000 {$/;"	l	label:aips2
rng	mt7623.dtsi	/^	rng: rng@1020f000 {$/;"	l
rng	omap2.dtsi	/^		rng: rng@480a0000 {$/;"	l
rng	ste-nomadik-stn8815.dtsi	/^		rng: rng@101b0000 {$/;"	l
rng	stm32f429.dtsi	/^		rng: rng@50060800 {$/;"	l
rng10	stih407-family.dtsi	/^		rng10: rng@08a89000 {$/;"	l
rng11	stih407-family.dtsi	/^		rng11: rng@08a8a000 {$/;"	l
rng_fck	am33xx-clocks.dtsi	/^	rng_fck: rng_fck {$/;"	l
rng_fck	am43xx-clocks.dtsi	/^	rng_fck: rng_fck {$/;"	l
rng_ick	omap24xx-clocks.dtsi	/^	rng_ick: rng_ick@21c {$/;"	l
rng_ick	omap34xx-omap36xx-clocks.dtsi	/^	rng_ick: rng_ick@a14 {$/;"	l
rngb	imx25.dtsi	/^			rngb: rngb@53fb0000 {$/;"	l
rngb	imx6sll.dtsi	/^			rngb: rngb@021b4000 {$/;"	l
rngb	imx6ull.dtsi	/^			rngb: rngb@02284000 {$/;"	l	label:aips3
rngcclk	ste-nomadik-stn8815.dtsi	/^		rngcclk: rngcclk@48M {$/;"	l	label:src
root_ccu	bcm11351.dtsi	/^		root_ccu: root_ccu {$/;"	l
root_ccu	bcm21664.dtsi	/^		root_ccu: root_ccu {$/;"	l
root_ccu	bcm23550.dtsi	/^		root_ccu: root_ccu {$/;"	l
rosc	imx7ulp.dtsi	/^		rosc: clock@0 {$/;"	l
rotary_btn_pins_cfa10049	imx28-cfa10049.dts	/^				rotary_btn_pins_cfa10049: rotary-btn-10049@0 {$/;"	l
rotary_pins_cfa10049	imx28-cfa10049.dts	/^				rotary_pins_cfa10049: rotary-10049@0 {$/;"	l
rotator	exynos4.dtsi	/^	rotator: rotator@12810000 {$/;"	l
rotator	exynos5250.dtsi	/^		rotator: rotator@11C00000 {$/;"	l
rotator	exynos5420.dtsi	/^		rotator: rotator@11C00000 {$/;"	l
rpm	qcom-mdm9615.dtsi	/^		rpm: rpm@108000 {$/;"	l
rpm	qcom-msm8660.dtsi	/^		rpm: rpm@104000 {$/;"	l
rpm_msg_ram	qcom-apq8084.dtsi	/^		rpm_msg_ram: memory@fc428000 {$/;"	l
rpm_msg_ram	qcom-msm8974.dtsi	/^		rpm_msg_ram: memory@fc428000 {$/;"	l
rpmcc	qcom-apq8064.dtsi	/^			rpmcc: clock-controller {$/;"	l
rpmcc	qcom-msm8660.dtsi	/^			rpmcc: clock-controller {$/;"	l	label:rpm
rpmcc	qcom-msm8974.dtsi	/^				rpmcc: clock-controller {$/;"	l
rpmsg	imx6sx.dtsi	/^			rpmsg: rpmsg{$/;"	l
rpmsg	imx7d.dtsi	/^	rpmsg: rpmsg{$/;"	l
rpmsg	imx7ulp.dtsi	/^		rpmsg: rpmsg{$/;"	l	label:ahbbridge0
rpmsg_gpio0	imx7ulp-evk.dts	/^	rpmsg_gpio0: rpmsg-gpio0 {$/;"	l
rpmsg_gpio0	imx7ulpea-ucom-kit_v2-1lv.dts	/^	rpmsg_gpio0: rpmsg-gpio0 {$/;"	l
rpmsg_gpio0	imx7ulpea-ucom-kit_v2.dts	/^	rpmsg_gpio0: rpmsg-gpio0 {$/;"	l
rpmsg_gpio1	imx7ulp-evk.dts	/^	rpmsg_gpio1: rpmsg-gpio1 {$/;"	l
rpmsg_gpio1	imx7ulpea-ucom-kit_v2-1lv.dts	/^	rpmsg_gpio1: rpmsg-gpio1 {$/;"	l
rpmsg_gpio1	imx7ulpea-ucom-kit_v2.dts	/^	rpmsg_gpio1: rpmsg-gpio1 {$/;"	l
rpmsg_i2s	imx7ulp-evk.dts	/^	rpmsg_i2s: rpmsg-i2s {$/;"	l
rpmsg_i2s	imx7ulpea-ucom-kit_v2-1lv.dts	/^	rpmsg_i2s: rpmsg-i2s {$/;"	l
rpmsg_i2s	imx7ulpea-ucom-kit_v2.dts	/^	rpmsg_i2s: rpmsg-i2s {$/;"	l
rpmsg_keys	imx7ulp-evk.dts	/^	rpmsg_keys: rpmsg-keys {$/;"	l
rpmsg_keys	imx7ulpea-ucom-kit_v2-1lv.dts	/^	rpmsg_keys: rpmsg-keys {$/;"	l
rpmsg_keys	imx7ulpea-ucom-kit_v2.dts	/^	rpmsg_keys: rpmsg-keys {$/;"	l
rpmsg_reserved	imx7ulp.dtsi	/^		rpmsg_reserved: rpmsg@9FFF0000 {$/;"	l
rpmsg_sensor	imx7ulp-evk.dts	/^	rpmsg_sensor: rpmsg-sensor {$/;"	l
rpsclk	ox810se.dtsi	/^		rpsclk: rpsclk {$/;"	l
rs5c372	kirkwood-synology.dtsi	/^			rs5c372: rs5c372@32 {$/;"	l
rs5c372a	kirkwood-netgear_readynas_duo_v2.dts	/^			rs5c372a: rs5c372a@32 {$/;"	l
rs5c372a	kirkwood-netgear_readynas_nv+_v2.dts	/^			rs5c372a: rs5c372a@32 {$/;"	l
rsnd_ak4643	r8a7790-lager.dts	/^	rsnd_ak4643: sound {$/;"	l
rsnd_ak4643	r8a7791-koelsch.dts	/^	rsnd_ak4643: sound {$/;"	l
rsnd_ak4643	r8a7793-gose.dts	/^	rsnd_ak4643: sound {$/;"	l
rst	r8a7743.dtsi	/^		rst: reset-controller@e6160000 {$/;"	l
rst	r8a7745.dtsi	/^		rst: reset-controller@e6160000 {$/;"	l
rst	r8a7778.dtsi	/^	rst: reset-controller@ffcc0000 {$/;"	l
rst	r8a7779.dtsi	/^	rst: reset-controller@ffcc0000 {$/;"	l
rst	r8a7790.dtsi	/^	rst: reset-controller@e6160000 {$/;"	l
rst	r8a7791.dtsi	/^	rst: reset-controller@e6160000 {$/;"	l
rst	r8a7792.dtsi	/^		rst: reset-controller@e6160000 {$/;"	l
rst	r8a7793.dtsi	/^	rst: reset-controller@e6160000 {$/;"	l
rst	r8a7794.dtsi	/^	rst: reset-controller@e6160000 {$/;"	l
rst	socfpga.dtsi	/^		rst: rstmgr@ffd05000 {$/;"	l
rst	socfpga_arria10.dtsi	/^		rst: rstmgr@ffd05000 {$/;"	l
rstc	atlas6.dtsi	/^			rstc: reset-controller@88010000 {$/;"	l
rstc	prima2.dtsi	/^			rstc: reset-controller@88010000 {$/;"	l
rstc	zynq-7000.dtsi	/^			rstc: rstc@200 {$/;"	l	label:amba.slcr
rstctrl	keystone.dtsi	/^		rstctrl: reset-controller {$/;"	l
rt5616	rk3036-kylin.dts	/^	rt5616: rt5616@1b {$/;"	l
rt5639	tegra124-jetson-tk1.dts	/^		rt5639: audio-codec@1c {$/;"	l
rt5640	tegra114-dalmore.dts	/^		rt5640: rt5640@1c {$/;"	l
rt5640	tegra30-beaver.dts	/^		rt5640: rt5640@1c {$/;"	l
rtc	am33xx.dtsi	/^		rtc: rtc@44e3e000 {$/;"	l
rtc	am4372.dtsi	/^		rtc: rtc@44e3e000 {$/;"	l
rtc	arm-realview-eb.dtsi	/^		rtc: rtc@10017000 {$/;"	l
rtc	arm-realview-pb11mp.dts	/^		rtc: rtc@10017000 {$/;"	l
rtc	arm-realview-pbx.dtsi	/^		rtc: rtc@10017000 {$/;"	l
rtc	armada-370-xp.dtsi	/^			rtc: rtc@10300 {$/;"	l
rtc	armada-375.dtsi	/^			rtc: rtc@10300 {$/;"	l
rtc	armada-38x.dtsi	/^			rtc: rtc@a3800 {$/;"	l
rtc	at91-kizbox.dts	/^		rtc: pcf8563@51 {$/;"	l
rtc	at91rm9200.dtsi	/^			rtc: rtc@fffffe00 {$/;"	l
rtc	at91rm9200ek.dts	/^			rtc: rtc@fffffe00 {$/;"	l
rtc	backup/imx7dea-com-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	dm814x.dtsi	/^			rtc: rtc@c0000 {$/;"	l	label:l4ls
rtc	dm816x.dtsi	/^		rtc: rtc@480c0000 {$/;"	l
rtc	dove.dtsi	/^				rtc: real-time-clock@8500 {$/;"	l
rtc	dra7.dtsi	/^		rtc: rtc@48838000 {$/;"	l
rtc	exynos3250.dtsi	/^		rtc: rtc@10070000 {$/;"	l
rtc	exynos4.dtsi	/^	rtc: rtc@10070000 {$/;"	l
rtc	exynos5.dtsi	/^		rtc: rtc@101E0000 {$/;"	l
rtc	imx27.dtsi	/^			rtc: rtc@10007000 {$/;"	l
rtc	imx28-m28.dtsi	/^				rtc: rtc@68 {$/;"	l	label:i2c0
rtc	imx28-sps1.dts	/^				rtc: rtc@51 {$/;"	l	label:i2c0
rtc	imx51-ts4800.dts	/^	rtc: m41t00@68 {$/;"	l
rtc	imx53-m53.dtsi	/^	rtc: rtc@68 {$/;"	l
rtc	imx6dlea-com-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6q-dmo-edmqmx6.dts	/^	rtc: m41t62@68 {$/;"	l
rtc	imx6q-gw5400-a.dts	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6q-h100.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6q-novena.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6q-tbs2910.dts	/^	rtc: ds1307@68 {$/;"	l
rtc	imx6qdl-cubox-i.dtsi	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6qdl-gw51xx.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-gw52xx.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-gw53xx.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-gw54xx.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-gw551x.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-gw552x.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-gw553x.dtsi	/^	rtc: ds1672@68 {$/;"	l
rtc	imx6qdl-hummingboard.dtsi	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6qdl-nitrogen6_max.dtsi	/^	rtc: rtc@68 {$/;"	l
rtc	imx6qdl-nitrogen6x.dtsi	/^	rtc: rtc@6f {$/;"	l
rtc	imx6qea-com-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6sxea-com-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx6ul-tx6ul-mainboard.dts	/^	rtc: mcp7940x@6f {$/;"	l
rtc	imx6ulea-com-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx7-colibri-eval-v3.dtsi	/^	rtc: m41t0m6@68 {$/;"	l
rtc	imx7dea-com-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	imx7dea-ucom-kit_v2.dts	/^	rtc: pcf8523@68 {$/;"	l
rtc	integratorap.dts	/^		rtc: rtc@15000000 {$/;"	l
rtc	kirkwood-6192.dtsi	/^		rtc: rtc@10300 {$/;"	l
rtc	kirkwood-6281.dtsi	/^		rtc: rtc@10300 {$/;"	l
rtc	kirkwood-6282.dtsi	/^		rtc: rtc@10300 {$/;"	l
rtc	lpc18xx.dtsi	/^		rtc: rtc@40046000 {$/;"	l
rtc	lpc32xx.dtsi	/^			rtc: rtc@40024000 {$/;"	l
rtc	mmp2-brownstone.dts	/^			rtc: rtc@d4010000 {$/;"	l
rtc	mmp2.dtsi	/^			rtc: rtc@d4010000 {$/;"	l
rtc	moxart.dtsi	/^		rtc: rtc {$/;"	l
rtc	nspire.dtsi	/^			rtc: rtc@90090000 {$/;"	l
rtc	pxa168-aspenite.dts	/^			rtc: rtc@d4010000 {$/;"	l
rtc	pxa168.dtsi	/^			rtc: rtc@d4010000 {$/;"	l
rtc	pxa910-dkb.dts	/^			rtc: rtc@d4010000 {$/;"	l
rtc	pxa910.dtsi	/^			rtc: rtc@d4010000 {$/;"	l
rtc	r7s72100.dtsi	/^	rtc: rtc@fcff1000 {$/;"	l
rtc	s3c2416.dtsi	/^	rtc: rtc@57000000 {$/;"	l
rtc	s5pv210.dtsi	/^		rtc: rtc@e2800000 {$/;"	l
rtc	socfpga_cyclone5_socrates.dts	/^	rtc: rtc@68 {$/;"	l
rtc	spear600.dtsi	/^			rtc: rtc@fc900000 {$/;"	l
rtc	ste-nomadik-stn8815.dtsi	/^		rtc: rtc@101e8000 {$/;"	l
rtc	ste-u300.dts	/^	rtc: rtc@c0017000 {$/;"	l
rtc	stm32f429.dtsi	/^		rtc: rtc@40002800 {$/;"	l
rtc	stm32f746.dtsi	/^		rtc: rtc@40002800 {$/;"	l
rtc	sun4i-a10.dtsi	/^		rtc: rtc@01c20d00 {$/;"	l
rtc	sun6i-a31.dtsi	/^		rtc: rtc@01f00000 {$/;"	l
rtc	sun7i-a20.dtsi	/^		rtc: rtc@01c20d00 {$/;"	l
rtc	sun8i-a23-a33.dtsi	/^		rtc: rtc@01f00000 {$/;"	l
rtc	sun8i-v3s.dtsi	/^		rtc: rtc@01c20400 {$/;"	l
rtc	sunxi-h3-h5.dtsi	/^		rtc: rtc@01f00000 {$/;"	l
rtc	vf-colibri-eval-v3.dtsi	/^	rtc: m41t0m6@68 {$/;"	l
rtc0	am57xx-cl-som-am57x.dts	/^	rtc0: rtc@56 {$/;"	l
rtc0	da850-evm.dts	/^		rtc0: rtc@23000 {$/;"	l
rtc0	da850.dtsi	/^		rtc0: rtc@23000 {$/;"	l
rtc0	picoxcell-pc3x2.dtsi	/^			rtc0: rtc@00000 {$/;"	l
rtc0	picoxcell-pc3x3.dtsi	/^			rtc0: rtc@00000 {$/;"	l
rtc0	wd-mbwe.dts	/^		rtc0: rtc@48 {$/;"	l
rtc1	at91-vinco.dts	/^				rtc1: rtc@64 {$/;"	l	label:i2c2
rtc1	imx53-tx53.dtsi	/^	rtc1: ds1339@68 {$/;"	l
rtc32k	mt2701.dtsi	/^	rtc32k: oscillator@1 {$/;"	l
rtc32k	mt7623.dtsi	/^	rtc32k: oscillator@1 {$/;"	l
rtc_clk	mt2701.dtsi	/^	rtc_clk: dummy32k {$/;"	l
rtc_clk	mt6580.dtsi	/^	rtc_clk: dummy32k {$/;"	l
rtc_clk	mt6589.dtsi	/^		rtc_clk: dummy32k {$/;"	l
rtc_clk	mt6592.dtsi	/^	rtc_clk: dummy32k {$/;"	l
rtc_clk	mt8127.dtsi	/^		rtc_clk: dummy32k {$/;"	l
rtc_clk	mt8135.dtsi	/^		rtc_clk: dummy32k {$/;"	l
rtc_clk	ste-dbx5x0.dtsi	/^			rtc_clk: rtc32k-clock {$/;"	l
rtc_clk	ste-u300.dts	/^		rtc_clk: rtc_clk@13M {$/;"	l	label:syscon
rtc_default_pins	gemini.dtsi	/^				rtc_default_pins: pinctrl-rtc {$/;"	l
rtc_i2c	imx6dl-colibri-eval-v3.dts	/^	rtc_i2c: rtc@68 {$/;"	l
rtc_i2c	imx6q-apalis-eval.dts	/^	rtc_i2c: rtc@68 {$/;"	l
rtc_i2c	imx6q-apalis-ixora-v1.1.dts	/^	rtc_i2c: rtc@68 {$/;"	l
rtc_i2c	imx6q-apalis-ixora.dts	/^	rtc_i2c: rtc@68 {$/;"	l
rtc_int	rk3188-radxarock.dts	/^		rtc_int: rtc-int {$/;"	l
rtc_int	rk3288-firefly-reload.dts	/^		rtc_int: rtc-int {$/;"	l
rtc_int	rk3288-firefly.dtsi	/^		rtc_int: rtc-int {$/;"	l
rtc_wdt	am335x-moxa-uc-8100-me-t.dts	/^	rtc_wdt: rtc_wdt@68 {$/;"	l
rtc_x1_clk	r7s72100.dtsi	/^		rtc_x1_clk: rtc_x1 {$/;"	l
rtc_x3_clk	r7s72100.dtsi	/^		rtc_x3_clk: rtc_x3 {$/;"	l
rtcdivider_ck	dm814x-clocks.dtsi	/^	rtcdivider_ck: rtcdivider_ck {$/;"	l
rtcosc_ck	dm814x-clocks.dtsi	/^	rtcosc_ck: rtcosc_ck {$/;"	l
rtl8189	sun8i-h3-orangepi-2.dts	/^	rtl8189: sdio_wifi@1 {$/;"	l
rtl8189ftv	sun8i-h3-orangepi-lite.dts	/^	rtl8189ftv: sdio_wifi@1 {$/;"	l
rtl8189ftv	sun8i-h3-orangepi-pc-plus.dts	/^	rtl8189ftv: sdio_wifi@1 {$/;"	l
rtl8703as	sun8i-a33-ga10h-v1.1.dts	/^	rtl8703as: sdio_wifi@1 {$/;"	l
rtl8723bs	sun8i-a33-inet-d978-rev2.dts	/^	rtl8723bs: sdio_wifi@1 {$/;"	l
rtp	sun4i-a10.dtsi	/^		rtp: rtp@01c25000 {$/;"	l
rtp	sun5i.dtsi	/^		rtp: rtp@01c25000 {$/;"	l
rtp	sun6i-a31.dtsi	/^		rtp: rtp@01c25000 {$/;"	l
rtp	sun7i-a20.dtsi	/^		rtp: rtp@01c25000 {$/;"	l
rx8581	r8a7778-bockw.dts	/^	rx8581: rtc@51 {$/;"	l
s24c02	kirkwood-openblocks_a7.dts	/^			s24c02: s24c02@50 {$/;"	l
s25sl032p	imx6q-mccmon6.dts	/^	s25sl032p: flash@0 {$/;"	l
s2f_user1_free_clk	socfpga_arria10.dtsi	/^					s2f_user1_free_clk: s2f_user1_free_clk@104 {$/;"	l
s2f_usr1_clk	socfpga_arria10.dtsi	/^					s2f_usr1_clk: s2f_usr1_clk {$/;"	l
s2mps11_irq	exynos5420-arndale-octa.dts	/^	s2mps11_irq: s2mps11-irq {$/;"	l
s2mps11_irq	exynos5422-odroidxu3-common.dtsi	/^	s2mps11_irq: s2mps11-irq {$/;"	l
s2mps11_osc	exynos5420-arndale-octa.dts	/^		s2mps11_osc: clocks {$/;"	l
s2mps11_osc	exynos5420-smdk5420.dts	/^		s2mps11_osc: clocks {$/;"	l
s2mps11_osc	exynos5422-odroidxu3-common.dtsi	/^		s2mps11_osc: clocks {$/;"	l
s2mps14_osc	exynos3250-artik5.dtsi	/^		s2mps14_osc: clocks {$/;"	l
s2mps14_osc	exynos3250-monk.dts	/^		s2mps14_osc: clocks {$/;"	l
s2mps14_osc	exynos3250-rinato.dts	/^		s2mps14_osc: clocks {$/;"	l
s35390a	armada-370-synology-ds213j.dts	/^				s35390a: s35390a@30 {$/;"	l
s35390a	armada-xp-openblocks-ax3-4.dts	/^				s35390a: s35390a@30 {$/;"	l
s35390a	armada-xp-synology-ds414.dts	/^				s35390a: s35390a@30 {$/;"	l
s35390a	kirkwood-openblocks_a6.dts	/^			s35390a: s35390a@30 {$/;"	l
s35390a	kirkwood-synology.dtsi	/^			s35390a: s35390a@30 {$/;"	l
s35390a	kirkwood-ts219.dtsi	/^			s35390a: s35390a@30 {$/;"	l
s3_clk	r8a7778.dtsi	/^		s3_clk: s3 {$/;"	l
s3_clk	r8a7779.dtsi	/^		s3_clk: s3 {$/;"	l
s4_clk	r8a7778.dtsi	/^		s4_clk: s4 {$/;"	l
s4_clk	r8a7779.dtsi	/^		s4_clk: s4 {$/;"	l
s5c73m3_ep	exynos4412-trats2.dts	/^			s5c73m3_ep: endpoint {$/;"	l
s5c73m3_spi	exynos4412-trats2.dts	/^	s5c73m3_spi: s5c73m3@0 {$/;"	l
s5m8767	exynos4412-itop-scp-core.dtsi	/^	s5m8767: s5m8767-pmic@66 {$/;"	l
s5m8767_ds	exynos5250-spring.dts	/^	s5m8767_ds: s5m8767-ds {$/;"	l
s5m8767_dvs	exynos5250-spring.dts	/^	s5m8767_dvs: s5m8767-dvs {$/;"	l
s5m8767_irq	exynos5250-spring.dts	/^	s5m8767_irq: s5m8767-irq {$/;"	l
s5m8767_osc	exynos4412-itop-scp-core.dtsi	/^		s5m8767_osc: clocks {$/;"	l
sad2d_ick	omap34xx-omap36xx-clocks.dtsi	/^	sad2d_ick: sad2d_ick@a10 {$/;"	l
safe1_sreg	exynos4210-trats.dts	/^			safe1_sreg: ESAFEOUT1 {$/;"	l
safe2_sreg	exynos4210-trats.dts	/^			safe2_sreg: ESAFEOUT2 {$/;"	l
safeout1_reg	exynos4210-universal_c210.dts	/^			safeout1_reg: ESAFEOUT1 {$/;"	l
safeout1_reg	s5pv210-aquila.dts	/^				safeout1_reg: ESAFEOUT1 {$/;"	l	label:i2c_pmic
safeout2_reg	exynos4210-universal_c210.dts	/^			safeout2_reg: ESAFEOUT2 {$/;"	l
safeout2_reg	s5pv210-aquila.dts	/^				safeout2_reg: ESAFEOUT2 {$/;"	l	label:i2c_pmic
safeout_reg	exynos3250-monk.dts	/^				safeout_reg: SAFEOUT {$/;"	l	label:i2c_max77836.max77836
safeout_reg	exynos3250-rinato.dts	/^				safeout_reg: SAFEOUT {$/;"	l	label:i2c_max77836.max77836
sahara	imx53.dtsi	/^			sahara: crypto@63ff8000 {$/;"	l
sahara2	imx27.dtsi	/^			sahara2: sahara@10025000 {$/;"	l
sai0	imx7ulp-evk-wm8960.dts	/^		sai0: sai@41037000 {$/;"	l	label:aips0
sai0	vfxxx.dtsi	/^			sai0: sai@4002f000 {$/;"	l	label:aips0
sai1	imx6sx.dtsi	/^			sai1: sai@021d4000 {$/;"	l
sai1	imx6ul.dtsi	/^				sai1: sai@02028000 {$/;"	l	label:aips1
sai1	imx6ull.dtsi	/^				sai1: sai@02028000 {$/;"	l	label:aips1
sai1	imx7s.dtsi	/^			sai1: sai@308a0000 {$/;"	l	label:aips3
sai1	imx7ulp-evk-wm8960.dts	/^		sai1: sai@410AA000 {$/;"	l	label:aips1
sai1	ls1021a.dtsi	/^		sai1: sai@2b50000 {$/;"	l
sai1	vfxxx.dtsi	/^			sai1: sai@40030000 {$/;"	l	label:aips0
sai2	imx6sx.dtsi	/^			sai2: sai@021dc000 {$/;"	l
sai2	imx6ul.dtsi	/^				sai2: sai@0202c000 {$/;"	l	label:aips1
sai2	imx6ull.dtsi	/^				sai2: sai@0202c000 {$/;"	l	label:aips1
sai2	imx7s.dtsi	/^			sai2: sai@308b0000 {$/;"	l	label:aips3
sai2	ls1021a.dtsi	/^		sai2: sai@2b60000 {$/;"	l
sai2	vfxxx.dtsi	/^			sai2: sai@40031000 {$/;"	l	label:aips0
sai3	imx6ul.dtsi	/^				sai3: sai@02030000 {$/;"	l	label:aips1
sai3	imx6ull.dtsi	/^				sai3: sai@02030000 {$/;"	l	label:aips1
sai3	imx7s.dtsi	/^			sai3: sai@308c0000 {$/;"	l	label:aips3
sai3	vfxxx.dtsi	/^			sai3: sai@40032000 {$/;"	l	label:aips0
saif0	imx23.dtsi	/^			saif0: saif@80042000 {$/;"	l
saif0	imx28-apx4devkit.dts	/^			saif0: saif@80042000 {$/;"	l
saif0	imx28-evk.dts	/^			saif0: saif@80042000 {$/;"	l
saif0	imx28-m28evk.dts	/^			saif0: saif@80042000 {$/;"	l
saif0	imx28.dtsi	/^			saif0: saif@80042000 {$/;"	l
saif0_pins_a	imx28.dtsi	/^				saif0_pins_a: saif0@0 {$/;"	l	label:pinctrl
saif0_pins_b	imx28.dtsi	/^				saif0_pins_b: saif0@1 {$/;"	l	label:pinctrl
saif1	imx23.dtsi	/^			saif1: saif@80046000 {$/;"	l
saif1	imx28-apx4devkit.dts	/^			saif1: saif@80046000 {$/;"	l
saif1	imx28-evk.dts	/^			saif1: saif@80046000 {$/;"	l
saif1	imx28-m28evk.dts	/^			saif1: saif@80046000 {$/;"	l
saif1	imx28.dtsi	/^			saif1: saif@80046000 {$/;"	l
saif1_pins_a	imx28.dtsi	/^				saif1_pins_a: saif1@0 {$/;"	l	label:pinctrl
samsung_K3PE0E000B	samsung_k3pe0e000b.dtsi	/^	samsung_K3PE0E000B: lpddr2 {$/;"	l
saradc	meson.dtsi	/^			saradc: adc@8680 {$/;"	l	label:cbus
saradc	rk3288.dtsi	/^	saradc: saradc@ff100000 {$/;"	l
saradc	rk3xxx.dtsi	/^	saradc: saradc@2006c000 {$/;"	l
sata	armada-370-xp.dtsi	/^			sata: sata@a0000 {$/;"	l
sata	armada-375.dtsi	/^			sata: sata@a0000 {$/;"	l
sata	bcm-nsp.dtsi	/^		sata: ahci@41000 {$/;"	l
sata	da850.dtsi	/^		sata: sata@218000 {$/;"	l
sata	dm816x.dtsi	/^		sata: sata@4a140000 {$/;"	l
sata	dra7.dtsi	/^		sata: sata@4a141100 {$/;"	l
sata	exynos5250.dtsi	/^		sata: sata@122F0000 {$/;"	l
sata	gemini-dlink-dir-685.dts	/^		sata: sata@46000000 {$/;"	l
sata	gemini-nas4220b.dts	/^		sata: sata@46000000 {$/;"	l
sata	gemini-sq201.dts	/^		sata: sata@46000000 {$/;"	l
sata	gemini.dtsi	/^		sata: sata@46000000 {$/;"	l
sata	imx53.dtsi	/^		sata: sata@10000000 {$/;"	l
sata	imx6q.dtsi	/^		sata: sata@02200000 {$/;"	l
sata	kirkwood-6192.dtsi	/^		sata: sata@80000 {$/;"	l
sata	kirkwood-6281.dtsi	/^		sata: sata@80000 {$/;"	l
sata	kirkwood-6282.dtsi	/^		sata: sata@80000 {$/;"	l
sata	ls1021a.dtsi	/^		sata: sata@3200000 {$/;"	l
sata	omap5.dtsi	/^		sata: sata@4a141100 {$/;"	l
sata	orion5x.dtsi	/^			sata: sata@80000 {$/;"	l
sata	r8a7779.dtsi	/^	sata: sata@fc600000 {$/;"	l
sata0	armada-385-synology-ds116.dts	/^				sata0: sata-port@0 {$/;"	l
sata0	armada-388-gp.dts	/^				sata0: sata-port@0 {$/;"	l
sata0	bcm-nsp.dtsi	/^			sata0: sata-port@0 {$/;"	l	label:sata
sata0	bcm7445.dtsi	/^			sata0: sata-port@0 {$/;"	l
sata0	berlin2.dtsi	/^			sata0: sata-port@0 {$/;"	l	label:ahci
sata0	berlin2q.dtsi	/^			sata0: sata-port@0 {$/;"	l	label:ahci
sata0	dove.dtsi	/^			sata0: sata-host@a0000 {$/;"	l
sata0	hip04.dtsi	/^		sata0: sata@a000000 {$/;"	l
sata0	qcom-apq8064-ifc6410.dts	/^		sata0: sata@29000000 {$/;"	l
sata0	qcom-apq8064.dtsi	/^		sata0: sata@29000000 {$/;"	l
sata0	r8a7790.dtsi	/^	sata0: sata@ee300000 {$/;"	l
sata0	r8a7791.dtsi	/^	sata0: sata@ee300000 {$/;"	l
sata0	stih407-family.dtsi	/^		sata0: sata@9b20000 {$/;"	l
sata0_pins	armada-38x.dtsi	/^				sata0_pins: sata-pins-0 {$/;"	l	label:pinctrl
sata0_power	kirkwood-blackarmor-nas220.dts	/^		sata0_power: regulator@1 {$/;"	l
sata0_power	kirkwood-dnskw.dtsi	/^		sata0_power: regulator@1 {$/;"	l
sata0_power	kirkwood-topkick.dts	/^		sata0_power: regulator@1 {$/;"	l
sata0_power	orion5x-lacie-d2-network.dts	/^		sata0_power: regulator@0 {$/;"	l
sata0_power	orion5x-lswsgl.dts	/^		sata0_power: regulator@0 {$/;"	l
sata1	armada-388-gp.dts	/^				sata1: sata-port@1 {$/;"	l
sata1	bcm-nsp.dtsi	/^			sata1: sata-port@1 {$/;"	l	label:sata
sata1	bcm7445.dtsi	/^			sata1: sata-port@1 {$/;"	l
sata1	berlin2.dtsi	/^			sata1: sata-port@1 {$/;"	l	label:ahci
sata1	berlin2q.dtsi	/^			sata1: sata-port@1 {$/;"	l	label:ahci
sata1	r8a7790.dtsi	/^	sata1: sata@ee500000 {$/;"	l
sata1	r8a7791.dtsi	/^	sata1: sata@ee500000 {$/;"	l
sata1	stih407-family.dtsi	/^		sata1: sata@9b28000 {$/;"	l
sata1	stih410-b2260.dts	/^		sata1: sata@9b28000 {$/;"	l
sata1_led_pin	armada-370-netgear-rn102.dts	/^	sata1_led_pin: sata1-led-pin {$/;"	l
sata1_led_pin	armada-xp-netgear-rn2120.dts	/^	sata1_led_pin: sata1-led-pin {$/;"	l
sata1_pins	armada-38x.dtsi	/^				sata1_pins: sata-pins-1 {$/;"	l	label:pinctrl
sata1_power	kirkwood-blackarmor-nas220.dts	/^		sata1_power: regulator@2 {$/;"	l
sata1_power	kirkwood-dnskw.dtsi	/^		sata1_power: regulator@2 {$/;"	l
sata1_power	kirkwood-nsa325.dts	/^		sata1_power: regulator@2 {$/;"	l
sata1_power	orion5x-lacie-d2-network.dts	/^		sata1_power: regulator@1 {$/;"	l
sata1_power	orion5x-lswsgl.dts	/^		sata1_power: regulator@1 {$/;"	l
sata1_power_pin	armada-xp-netgear-rn2120.dts	/^	sata1_power_pin: sata1-power-pin {$/;"	l
sata1_pres_pin	armada-370-synology-ds213j.dts	/^	sata1_pres_pin: sata1-pres-pin {$/;"	l
sata1_pres_pin	armada-xp-netgear-rn2120.dts	/^	sata1_pres_pin: sata1-pres-pin {$/;"	l
sata1_pres_pin	armada-xp-synology-ds414.dts	/^	sata1_pres_pin: sata1-pres-pin {$/;"	l
sata1_pwr_pin	armada-370-synology-ds213j.dts	/^	sata1_pwr_pin: sata1-pwr-pin {$/;"	l
sata1_pwr_pin	armada-xp-synology-ds414.dts	/^	sata1_pwr_pin: sata1-pwr-pin {$/;"	l
sata1_regulator	armada-370-synology-ds213j.dts	/^		sata1_regulator: sata1-regulator@1 {$/;"	l
sata1_regulator	armada-xp-synology-ds414.dts	/^		sata1_regulator: sata1-regulator@1 {$/;"	l
sata2	armada-388-gp.dts	/^				sata2: sata-port@0 {$/;"	l
sata2_led_pin	armada-370-netgear-rn102.dts	/^	sata2_led_pin: sata2-led-pin {$/;"	l
sata2_led_pin	armada-xp-netgear-rn2120.dts	/^	sata2_led_pin: sata2-led-pin {$/;"	l
sata2_pins	armada-38x.dtsi	/^				sata2_pins: sata-pins-2 {$/;"	l	label:pinctrl
sata2_power_pin	armada-xp-netgear-rn2120.dts	/^	sata2_power_pin: sata2-power-pin {$/;"	l
sata2_pres_pin	armada-370-synology-ds213j.dts	/^	sata2_pres_pin: sata2-pres-pin {$/;"	l
sata2_pres_pin	armada-xp-netgear-rn2120.dts	/^	sata2_pres_pin: sata2-pres-pin {$/;"	l
sata2_pres_pin	armada-xp-synology-ds414.dts	/^	sata2_pres_pin: sata2-pres-pin {$/;"	l
sata2_pwr_pin	armada-370-synology-ds213j.dts	/^	sata2_pwr_pin: sata2-pwr-pin {$/;"	l
sata2_pwr_pin	armada-xp-synology-ds414.dts	/^	sata2_pwr_pin: sata2-pwr-pin {$/;"	l
sata2_regulator	armada-370-synology-ds213j.dts	/^		sata2_regulator: sata2-regulator@2 {$/;"	l
sata2_regulator	armada-xp-synology-ds414.dts	/^		sata2_regulator: sata2-regulator@2 {$/;"	l
sata3	armada-388-gp.dts	/^				sata3: sata-port@1 {$/;"	l
sata3_led_pin	armada-xp-netgear-rn2120.dts	/^	sata3_led_pin: sata3-led-pin {$/;"	l
sata3_pins	armada-38x.dtsi	/^				sata3_pins: sata-pins-3 {$/;"	l	label:pinctrl
sata3_power_pin	armada-xp-netgear-rn2120.dts	/^	sata3_power_pin: sata3-power-pin {$/;"	l
sata3_pres_pin	armada-xp-netgear-rn2120.dts	/^	sata3_pres_pin: sata3-pres-pin {$/;"	l
sata3_pres_pin	armada-xp-synology-ds414.dts	/^	sata3_pres_pin: sata3-pres-pin {$/;"	l
sata3_pwr_pin	armada-xp-synology-ds414.dts	/^	sata3_pwr_pin: sata3-pwr-pin {$/;"	l
sata3_regulator	armada-xp-synology-ds414.dts	/^		sata3_regulator: sata3-regulator@3 {$/;"	l
sata4_led_pin	armada-xp-netgear-rn2120.dts	/^	sata4_led_pin: sata4-led-pin {$/;"	l
sata4_power_pin	armada-xp-netgear-rn2120.dts	/^	sata4_power_pin: sata4-power-pin {$/;"	l
sata4_pres_pin	armada-xp-netgear-rn2120.dts	/^	sata4_pres_pin: sata4-pres-pin {$/;"	l
sata4_pres_pin	armada-xp-synology-ds414.dts	/^	sata4_pres_pin: sata4-pres-pin {$/;"	l
sata4_pwr_pin	armada-xp-synology-ds414.dts	/^	sata4_pwr_pin: sata4-pwr-pin {$/;"	l
sata4_regulator	armada-xp-synology-ds414.dts	/^		sata4_regulator: sata4-regulator@4 {$/;"	l
sata_and_ide_pins	gemini.dtsi	/^				sata_and_ide_pins: pinctrl-sata-ide {$/;"	l
sata_dclk_div	dra7xx-clocks.dtsi	/^	sata_dclk_div: sata_dclk_div@1c0 {$/;"	l
sata_default_pins	gemini.dtsi	/^				sata_default_pins: pinctrl-sata {$/;"	l
sata_l_amber_pin	armada-370-dlink-dns327l.dts	/^	sata_l_amber_pin: sata-l-amber-pin {$/;"	l
sata_l_power	armada-370-dlink-dns327l.dts	/^		sata_l_power: regulator@3 {$/;"	l
sata_l_pwr_pin	armada-370-dlink-dns327l.dts	/^	sata_l_pwr_pin: sata-l-pwr-pin {$/;"	l
sata_l_white_pin	armada-370-dlink-dns327l.dts	/^	sata_l_white_pin: sata-l-white-pin {$/;"	l
sata_led_pin	armada-370-seagate-personal-cloud.dtsi	/^	sata_led_pin: sata-led-pin {$/;"	l
sata_phy	bcm-nsp.dtsi	/^		sata_phy: sata_phy@40100 {$/;"	l
sata_phy	bcm7445.dtsi	/^		sata_phy: sata-phy@458100 {$/;"	l
sata_phy	berlin2.dtsi	/^		sata_phy: phy@e900a0 {$/;"	l
sata_phy	berlin2q.dtsi	/^		sata_phy: phy@e900a0 {$/;"	l
sata_phy	dra7.dtsi	/^			sata_phy: phy@4A096000 {$/;"	l
sata_phy	exynos5250.dtsi	/^		sata_phy: sata-phy@12170000 {$/;"	l
sata_phy	hisi-x5hd2.dtsi	/^		sata_phy: phy@1900000 {$/;"	l
sata_phy	omap5.dtsi	/^			sata_phy: phy@4a096000 {$/;"	l
sata_phy	qcom-ipq8064.dtsi	/^		sata_phy: sata-phy@1b400000 {$/;"	l
sata_phy0	bcm-nsp.dtsi	/^			sata_phy0: sata-phy@0 {$/;"	l	label:sata_phy
sata_phy0	bcm7445.dtsi	/^			sata_phy0: sata-phy@0 {$/;"	l	label:sata_phy
sata_phy0	dove.dtsi	/^			sata_phy0: sata-phy@a2000 {$/;"	l
sata_phy0	kirkwood.dtsi	/^		sata_phy0: sata-phy@82000 {$/;"	l
sata_phy0	qcom-apq8064-ifc6410.dts	/^		sata_phy0: phy@1b400000 {$/;"	l
sata_phy0	qcom-apq8064.dtsi	/^		sata_phy0: phy@1b400000 {$/;"	l
sata_phy1	bcm-nsp.dtsi	/^			sata_phy1: sata-phy@1 {$/;"	l	label:sata_phy
sata_phy1	bcm7445.dtsi	/^			sata_phy1: sata-phy@1 {$/;"	l	label:sata_phy
sata_phy1	kirkwood.dtsi	/^		sata_phy1: sata-phy@84000 {$/;"	l
sata_phy_i2c	exynos5250-arndale.dts	/^	sata_phy_i2c:sata-phy@38 {$/;"	l
sata_phy_i2c	exynos5250-smdk5250.dts	/^	sata_phy_i2c: sata-phy@38 {$/;"	l
sata_pwr	rk3066a-rayeager.dts	/^		sata_pwr: sata-pwr {$/;"	l
sata_pwr	rk3288-rock2-square.dts	/^	sata_pwr: sata-prw-regulator {$/;"	l
sata_pwr_en	rk3288-rock2-square.dts	/^		sata_pwr_en: sata-pwr-en {$/;"	l
sata_r_amber_pin	armada-370-dlink-dns327l.dts	/^	sata_r_amber_pin: sata-r-amber-pin {$/;"	l
sata_r_power	armada-370-dlink-dns327l.dts	/^		sata_r_power: regulator@2 {$/;"	l
sata_r_pwr_pin	armada-370-dlink-dns327l.dts	/^	sata_r_pwr_pin: sata-r-pwr-pin {$/;"	l
sata_r_white_pin	armada-370-dlink-dns327l.dts	/^	sata_r_white_pin: sata-r-white-pin {$/;"	l
sata_ref_clk	dra7xx-clocks.dtsi	/^	sata_ref_clk: sata_ref_clk@1388 {$/;"	l
sata_ref_clk	omap54xx-clocks.dtsi	/^	sata_ref_clk: sata_ref_clk@1688 {$/;"	l
sata_refclk	dm8168-evm.dts	/^	sata_refclk: fixedclock0 {$/;"	l
sata_reset	rk3066a-rayeager.dts	/^		sata_reset: sata-reset {$/;"	l
saw0	qcom-apq8064.dtsi	/^		saw0: power-controller@2089000 {$/;"	l
saw0	qcom-apq8084.dtsi	/^		saw0: power-controller@f9089000 {$/;"	l
saw0	qcom-ipq4019.dtsi	/^                saw0: regulator@b089000 {$/;"	l
saw0	qcom-ipq8064.dtsi	/^		saw0: regulator@2089000 {$/;"	l
saw0	qcom-msm8960.dtsi	/^		saw0: regulator@2089000 {$/;"	l
saw0	qcom-msm8974.dtsi	/^		saw0: power-controller@f9089000 {$/;"	l
saw1	qcom-apq8064.dtsi	/^		saw1: power-controller@2099000 {$/;"	l
saw1	qcom-apq8084.dtsi	/^		saw1: power-controller@f9099000 {$/;"	l
saw1	qcom-ipq4019.dtsi	/^                saw1: regulator@b099000 {$/;"	l
saw1	qcom-ipq8064.dtsi	/^		saw1: regulator@2099000 {$/;"	l
saw1	qcom-msm8960.dtsi	/^		saw1: regulator@2099000 {$/;"	l
saw1	qcom-msm8974.dtsi	/^		saw1: power-controller@f9099000 {$/;"	l
saw2	qcom-apq8064.dtsi	/^		saw2: power-controller@20a9000 {$/;"	l
saw2	qcom-apq8084.dtsi	/^		saw2: power-controller@f90a9000 {$/;"	l
saw2	qcom-ipq4019.dtsi	/^                saw2: regulator@b0a9000 {$/;"	l
saw2	qcom-msm8974.dtsi	/^		saw2: power-controller@f90a9000 {$/;"	l
saw3	qcom-apq8064.dtsi	/^		saw3: power-controller@20b9000 {$/;"	l
saw3	qcom-apq8084.dtsi	/^		saw3: power-controller@f90b9000 {$/;"	l
saw3	qcom-ipq4019.dtsi	/^                saw3: regulator@b0b9000 {$/;"	l
saw3	qcom-msm8974.dtsi	/^		saw3: power-controller@f90b9000 {$/;"	l
saw_l2	qcom-apq8084.dtsi	/^		saw_l2: power-controller@f9012000 {$/;"	l
saw_l2	qcom-msm8974.dtsi	/^		saw_l2: power-controller@f9012000 {$/;"	l
sb_t35_audio_amp	omap3-sb-t35.dtsi	/^	sb_t35_audio_amp: pinmux_sb_t35_audio_amp {$/;"	l
sb_t35_usb_hub_pins	omap3-sbc-t3517.dts	/^	sb_t35_usb_hub_pins: pinmux_sb_t35_usb_hub_pins {$/;"	l
sb_t35_usb_hub_pins	omap3-sbc-t3530.dts	/^	sb_t35_usb_hub_pins: pinmux_sb_t35_usb_hub_pins {$/;"	l
sb_t35_usb_hub_pins	omap3-sbc-t3730.dts	/^	sb_t35_usb_hub_pins: pinmux_sb_t35_usb_hub_pins {$/;"	l
sbc_serial0	stih407-family.dtsi	/^		sbc_serial0: serial@9530000 {$/;"	l
sbc_serial0	stih418-b2199.dts	/^		sbc_serial0: serial@9530000 {$/;"	l
sbc_serial0	stihxxx-b2120.dtsi	/^		sbc_serial0: serial@9530000 {$/;"	l
sbs_battery	imx6q-novena.dts	/^	sbs_battery: bq20z75@0b {$/;"	l
sbsc1	sh73a0.dtsi	/^	sbsc1: memory-controller@fe400000 {$/;"	l
sbsc2	sh73a0.dtsi	/^	sbsc2: memory-controller@fb400000 {$/;"	l
scc	imx25.dtsi	/^			scc: crypto@53fac000 {$/;"	l
scfg	ls1021a.dtsi	/^		scfg: scfg@1570000 {$/;"	l
scif0	r7s72100.dtsi	/^	scif0: serial@e8007000 {$/;"	l
scif0	r8a7743.dtsi	/^		scif0: serial@e6e60000 {$/;"	l
scif0	r8a7745.dtsi	/^		scif0: serial@e6e60000 {$/;"	l
scif0	r8a7778.dtsi	/^	scif0: serial@ffe40000 {$/;"	l
scif0	r8a7779.dtsi	/^	scif0: serial@ffe40000 {$/;"	l
scif0	r8a7790.dtsi	/^	scif0: serial@e6e60000 {$/;"	l
scif0	r8a7791.dtsi	/^	scif0: serial@e6e60000 {$/;"	l
scif0	r8a7792.dtsi	/^		scif0: serial@e6e60000 {$/;"	l
scif0	r8a7793.dtsi	/^	scif0: serial@e6e60000 {$/;"	l
scif0	r8a7794.dtsi	/^	scif0: serial@e6e60000 {$/;"	l
scif0_pins	r8a7743-iwg20d-q7.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7743-sk-rzg1m.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7778-bockw.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7790-lager.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7791-koelsch.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7791-porter.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7792-blanche.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7792-wheat.dts	/^	scif0_pins: scif0 {$/;"	l
scif0_pins	r8a7793-gose.dts	/^	scif0_pins: scif0 {$/;"	l
scif1	r7s72100.dtsi	/^	scif1: serial@e8007800 {$/;"	l
scif1	r8a7743.dtsi	/^		scif1: serial@e6e68000 {$/;"	l
scif1	r8a7745.dtsi	/^		scif1: serial@e6e68000 {$/;"	l
scif1	r8a7778.dtsi	/^	scif1: serial@ffe41000 {$/;"	l
scif1	r8a7779.dtsi	/^	scif1: serial@ffe41000 {$/;"	l
scif1	r8a7790.dtsi	/^	scif1: serial@e6e68000 {$/;"	l
scif1	r8a7791.dtsi	/^	scif1: serial@e6e68000 {$/;"	l
scif1	r8a7792.dtsi	/^		scif1: serial@e6e68000 {$/;"	l
scif1	r8a7793.dtsi	/^	scif1: serial@e6e68000 {$/;"	l
scif1	r8a7794.dtsi	/^	scif1: serial@e6e68000 {$/;"	l
scif1_pins	r8a7791-koelsch.dts	/^	scif1_pins: scif1 {$/;"	l
scif1_pins	r8a7793-gose.dts	/^	scif1_pins: scif1 {$/;"	l
scif2	r7s72100.dtsi	/^	scif2: serial@e8008000 {$/;"	l
scif2	r8a7743.dtsi	/^		scif2: serial@e6e58000 {$/;"	l
scif2	r8a7745.dtsi	/^		scif2: serial@e6e58000 {$/;"	l
scif2	r8a7778.dtsi	/^	scif2: serial@ffe42000 {$/;"	l
scif2	r8a7779.dtsi	/^	scif2: serial@ffe42000 {$/;"	l
scif2	r8a7790.dtsi	/^	scif2: serial@e6e56000 {$/;"	l
scif2	r8a7791.dtsi	/^	scif2: serial@e6e58000 {$/;"	l
scif2	r8a7792.dtsi	/^		scif2: serial@e6e58000 {$/;"	l
scif2	r8a7793.dtsi	/^	scif2: serial@e6e58000 {$/;"	l
scif2	r8a7794.dtsi	/^	scif2: serial@e6e58000 {$/;"	l
scif2_pins	r7s72100-genmai.dts	/^	scif2_pins: serial2 {$/;"	l
scif2_pins	r7s72100-rskrza1.dts	/^	scif2_pins: serial2 {$/;"	l
scif2_pins	r8a7745-sk-rzg1e.dts	/^	scif2_pins: scif2 {$/;"	l
scif2_pins	r8a7779-marzen.dts	/^	scif2_pins: scif2 {$/;"	l
scif2_pins	r8a7794-alt.dts	/^	scif2_pins: scif2 {$/;"	l
scif2_pins	r8a7794-silk.dts	/^	scif2_pins: scif2 {$/;"	l
scif3	r7s72100.dtsi	/^	scif3: serial@e8008800 {$/;"	l
scif3	r8a7743.dtsi	/^		scif3: serial@e6ea8000 {$/;"	l
scif3	r8a7745.dtsi	/^		scif3: serial@e6ea8000 {$/;"	l
scif3	r8a7778.dtsi	/^	scif3: serial@ffe43000 {$/;"	l
scif3	r8a7779.dtsi	/^	scif3: serial@ffe43000 {$/;"	l
scif3	r8a7791.dtsi	/^	scif3: serial@e6ea8000 {$/;"	l
scif3	r8a7792.dtsi	/^		scif3: serial@e6ea8000 {$/;"	l
scif3	r8a7793.dtsi	/^	scif3: serial@e6ea8000 {$/;"	l
scif3	r8a7794.dtsi	/^	scif3: serial@e6ea8000 {$/;"	l
scif3_pins	r8a7792-blanche.dts	/^	scif3_pins: scif3 {$/;"	l
scif4	r7s72100.dtsi	/^	scif4: serial@e8009000 {$/;"	l
scif4	r8a7743.dtsi	/^		scif4: serial@e6ee0000 {$/;"	l
scif4	r8a7745.dtsi	/^		scif4: serial@e6ee0000 {$/;"	l
scif4	r8a7778.dtsi	/^	scif4: serial@ffe44000 {$/;"	l
scif4	r8a7779.dtsi	/^	scif4: serial@ffe44000 {$/;"	l
scif4	r8a7791.dtsi	/^	scif4: serial@e6ee0000 {$/;"	l
scif4	r8a7793.dtsi	/^	scif4: serial@e6ee0000 {$/;"	l
scif4	r8a7794.dtsi	/^	scif4: serial@e6ee0000 {$/;"	l
scif4_pins	r8a7779-marzen.dts	/^	scif4_pins: scif4 {$/;"	l
scif5	r7s72100.dtsi	/^	scif5: serial@e8009800 {$/;"	l
scif5	r8a7743.dtsi	/^		scif5: serial@e6ee8000 {$/;"	l
scif5	r8a7745.dtsi	/^		scif5: serial@e6ee8000 {$/;"	l
scif5	r8a7778.dtsi	/^	scif5: serial@ffe45000 {$/;"	l
scif5	r8a7779.dtsi	/^	scif5: serial@ffe45000 {$/;"	l
scif5	r8a7791.dtsi	/^	scif5: serial@e6ee8000 {$/;"	l
scif5	r8a7793.dtsi	/^	scif5: serial@e6ee8000 {$/;"	l
scif5	r8a7794.dtsi	/^	scif5: serial@e6ee8000 {$/;"	l
scif6	r7s72100.dtsi	/^	scif6: serial@e800a000 {$/;"	l
scif7	r7s72100.dtsi	/^	scif7: serial@e800a800 {$/;"	l
scif_clk	r8a7743.dtsi	/^	scif_clk: scif {$/;"	l
scif_clk	r8a7745.dtsi	/^	scif_clk: scif {$/;"	l
scif_clk	r8a7778.dtsi	/^		scif_clk: scif {$/;"	l
scif_clk	r8a7779.dtsi	/^		scif_clk: scif {$/;"	l
scif_clk	r8a7790.dtsi	/^		scif_clk: scif {$/;"	l
scif_clk	r8a7791.dtsi	/^		scif_clk: scif {$/;"	l
scif_clk	r8a7792.dtsi	/^	scif_clk: scif {$/;"	l
scif_clk	r8a7793.dtsi	/^		scif_clk: scif {$/;"	l
scif_clk	r8a7794.dtsi	/^		scif_clk: scif {$/;"	l
scif_clk_pins	r8a7778-bockw.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scif_clk_pins	r8a7779-marzen.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scif_clk_pins	r8a7790-lager.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scif_clk_pins	r8a7791-koelsch.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scif_clk_pins	r8a7793-gose.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scif_clk_pins	r8a7794-alt.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scif_clk_pins	r8a7794-silk.dts	/^	scif_clk_pins: scif_clk {$/;"	l
scifa0	r8a73a4.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7740.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7743.dtsi	/^		scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7745.dtsi	/^		scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7790.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7791.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7793.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0	r8a7794.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0	sh73a0.dtsi	/^	scifa0: serial@e6c40000 {$/;"	l
scifa0_pins	r8a73a4-ape6evm.dts	/^	scifa0_pins: scifa0 {$/;"	l
scifa1	r8a73a4.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7740.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7743.dtsi	/^		scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7745.dtsi	/^		scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7790.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7791.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7793.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1	r8a7794.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1	sh73a0.dtsi	/^	scifa1: serial@e6c50000 {$/;"	l
scifa1_pins	r8a7740-armadillo800eva.dts	/^	scifa1_pins: scifa1 {$/;"	l
scifa1_pins	r8a7790-lager.dts	/^	scifa1_pins: scifa1 {$/;"	l
scifa2	r8a7740.dtsi	/^	scifa2: serial@e6c60000 {$/;"	l
scifa2	r8a7743.dtsi	/^		scifa2: serial@e6c60000 {$/;"	l
scifa2	r8a7745.dtsi	/^		scifa2: serial@e6c60000 {$/;"	l
scifa2	r8a7790.dtsi	/^	scifa2: serial@e6c60000 {$/;"	l
scifa2	r8a7791.dtsi	/^	scifa2: serial@e6c60000 {$/;"	l
scifa2	r8a7793.dtsi	/^	scifa2: serial@e6c60000 {$/;"	l
scifa2	r8a7794.dtsi	/^	scifa2: serial@e6c60000 {$/;"	l
scifa2	sh73a0.dtsi	/^	scifa2: serial@e6c60000 {$/;"	l
scifa3	r8a7740.dtsi	/^	scifa3: serial@e6c70000 {$/;"	l
scifa3	r8a7743.dtsi	/^		scifa3: serial@e6c70000 {$/;"	l
scifa3	r8a7745.dtsi	/^		scifa3: serial@e6c70000 {$/;"	l
scifa3	r8a7791.dtsi	/^	scifa3: serial@e6c70000 {$/;"	l
scifa3	r8a7793.dtsi	/^	scifa3: serial@e6c70000 {$/;"	l
scifa3	r8a7794.dtsi	/^	scifa3: serial@e6c70000 {$/;"	l
scifa3	sh73a0.dtsi	/^	scifa3: serial@e6c70000 {$/;"	l
scifa4	r8a7740.dtsi	/^	scifa4: serial@e6c80000 {$/;"	l
scifa4	r8a7743.dtsi	/^		scifa4: serial@e6c78000 {$/;"	l
scifa4	r8a7745.dtsi	/^		scifa4: serial@e6c78000 {$/;"	l
scifa4	r8a7791.dtsi	/^	scifa4: serial@e6c78000 {$/;"	l
scifa4	r8a7793.dtsi	/^	scifa4: serial@e6c78000 {$/;"	l
scifa4	r8a7794.dtsi	/^	scifa4: serial@e6c78000 {$/;"	l
scifa4	sh73a0.dtsi	/^	scifa4: serial@e6c80000 {$/;"	l
scifa4_pins	sh73a0-kzm9g.dts	/^	scifa4_pins: scifa4 {$/;"	l
scifa5	r8a7740.dtsi	/^	scifa5: serial@e6cb0000 {$/;"	l
scifa5	r8a7743.dtsi	/^		scifa5: serial@e6c80000 {$/;"	l
scifa5	r8a7745.dtsi	/^		scifa5: serial@e6c80000 {$/;"	l
scifa5	r8a7791.dtsi	/^	scifa5: serial@e6c80000 {$/;"	l
scifa5	r8a7793.dtsi	/^	scifa5: serial@e6c80000 {$/;"	l
scifa5	r8a7794.dtsi	/^	scifa5: serial@e6c80000 {$/;"	l
scifa5	sh73a0.dtsi	/^	scifa5: serial@e6cb0000 {$/;"	l
scifa6	r8a7740.dtsi	/^	scifa6: serial@e6cc0000 {$/;"	l
scifa6	sh73a0.dtsi	/^	scifa6: serial@e6cc0000 {$/;"	l
scifa7	r8a7740.dtsi	/^	scifa7: serial@e6cd0000 {$/;"	l
scifa7	sh73a0.dtsi	/^	scifa7: serial@e6cd0000 {$/;"	l
scifb	r8a7740.dtsi	/^	scifb: serial@e6c30000 {$/;"	l
scifb	sh73a0.dtsi	/^	scifb: serial@e6c30000 {$/;"	l
scifb0	r8a73a4.dtsi	/^	scifb0: serial@e6c20000 {$/;"	l
scifb0	r8a7743.dtsi	/^		scifb0: serial@e6c20000 {$/;"	l
scifb0	r8a7745.dtsi	/^		scifb0: serial@e6c20000 {$/;"	l
scifb0	r8a7790.dtsi	/^	scifb0: serial@e6c20000 {$/;"	l
scifb0	r8a7791.dtsi	/^	scifb0: serial@e6c20000 {$/;"	l
scifb0	r8a7793.dtsi	/^	scifb0: serial@e6c20000 {$/;"	l
scifb0	r8a7794.dtsi	/^	scifb0: serial@e6c20000 {$/;"	l
scifb1	r8a73a4.dtsi	/^	scifb1: serial@e6c30000 {$/;"	l
scifb1	r8a7743.dtsi	/^		scifb1: serial@e6c30000 {$/;"	l
scifb1	r8a7745.dtsi	/^		scifb1: serial@e6c30000 {$/;"	l
scifb1	r8a7790.dtsi	/^	scifb1: serial@e6c30000 {$/;"	l
scifb1	r8a7791.dtsi	/^	scifb1: serial@e6c30000 {$/;"	l
scifb1	r8a7793.dtsi	/^	scifb1: serial@e6c30000 {$/;"	l
scifb1	r8a7794.dtsi	/^	scifb1: serial@e6c30000 {$/;"	l
scifb2	r8a73a4.dtsi	/^	scifb2: serial@e6ce0000 {$/;"	l
scifb2	r8a7743.dtsi	/^		scifb2: serial@e6ce0000 {$/;"	l
scifb2	r8a7745.dtsi	/^		scifb2: serial@e6ce0000 {$/;"	l
scifb2	r8a7790.dtsi	/^	scifb2: serial@e6ce0000 {$/;"	l
scifb2	r8a7791.dtsi	/^	scifb2: serial@e6ce0000 {$/;"	l
scifb2	r8a7793.dtsi	/^	scifb2: serial@e6ce0000 {$/;"	l
scifb2	r8a7794.dtsi	/^	scifb2: serial@e6ce0000 {$/;"	l
scifb3	r8a73a4.dtsi	/^	scifb3: serial@e6cf0000 {$/;"	l
sck	at91-tse850-3.dts	/^	sck: oscillator {$/;"	l
scm	am33xx.dtsi	/^			scm: scm@210000 {$/;"	l	label:l4_wkup
scm	am4372.dtsi	/^			scm: scm@210000 {$/;"	l	label:l4_wkup
scm	dra7.dtsi	/^			scm: scm@2000 {$/;"	l	label:l4_cfg
scm	omap2420.dtsi	/^			scm: scm@0 {$/;"	l	label:l4
scm	omap2430.dtsi	/^			scm: scm@2000 {$/;"	l	label:l4_wkup
scm	omap3.dtsi	/^			scm: scm@2000 {$/;"	l	label:l4_core
scm_clockdomains	am33xx.dtsi	/^				scm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.scm
scm_clockdomains	am4372.dtsi	/^				scm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.scm
scm_clockdomains	dm814x.dtsi	/^					scm_clockdomains: clockdomains {$/;"	l	label:l4ls.control.scm_conf
scm_clockdomains	omap2420.dtsi	/^				scm_clockdomains: clockdomains {$/;"	l	label:l4.scm
scm_clockdomains	omap2430.dtsi	/^				scm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.scm
scm_clockdomains	omap3.dtsi	/^				scm_clockdomains: clockdomains {$/;"	l	label:l4_core.scm
scm_clocks	am33xx.dtsi	/^					scm_clocks: clocks {$/;"	l	label:l4_wkup.scm.scm_conf
scm_clocks	am4372.dtsi	/^					scm_clocks: clocks {$/;"	l	label:l4_wkup.scm.scm_conf
scm_clocks	dm814x.dtsi	/^					scm_clocks: clocks {$/;"	l	label:l4ls.control.scm_conf
scm_clocks	omap2420.dtsi	/^					scm_clocks: clocks {$/;"	l	label:l4.scm.scm_conf
scm_clocks	omap2430.dtsi	/^					scm_clocks: clocks {$/;"	l	label:l4_wkup.scm.scm_conf
scm_clocks	omap3.dtsi	/^					scm_clocks: clocks {$/;"	l	label:l4_core.scm.scm_conf
scm_conf	am33xx.dtsi	/^				scm_conf: scm_conf@0 {$/;"	l	label:l4_wkup.scm
scm_conf	am4372.dtsi	/^				scm_conf: scm_conf@0 {$/;"	l	label:l4_wkup.scm
scm_conf	dm814x.dtsi	/^				scm_conf: scm_conf@0 {$/;"	l	label:l4ls.control
scm_conf	dm816x.dtsi	/^			scm_conf: syscon@600 {$/;"	l	label:scrm
scm_conf	dra7.dtsi	/^				scm_conf: scm_conf@0 {$/;"	l	label:l4_cfg.scm
scm_conf	omap2420.dtsi	/^				scm_conf: scm_conf@270 {$/;"	l	label:l4.scm
scm_conf	omap2430.dtsi	/^				scm_conf: scm_conf@270 {$/;"	l	label:l4_wkup.scm
scm_conf	omap3.dtsi	/^				scm_conf: scm_conf@270 {$/;"	l	label:l4_core.scm
scm_conf	omap4.dtsi	/^				scm_conf: scm_conf@0 {$/;"	l	label:l4_cfg.omap4_scm_core
scm_conf	omap5.dtsi	/^				scm_conf: scm_conf@0 {$/;"	l	label:l4_cfg.scm_core
scm_conf1	dra7.dtsi	/^				scm_conf1: scm_conf@1c04 {$/;"	l	label:l4_cfg.scm
scm_conf_clocks	dra7.dtsi	/^					scm_conf_clocks: clocks {$/;"	l	label:l4_cfg.scm.scm_conf
scm_conf_pcie	dra7.dtsi	/^				scm_conf_pcie: scm_conf@1c24 {$/;"	l	label:l4_cfg.scm
scm_core	omap5.dtsi	/^			scm_core: scm@2000 {$/;"	l	label:l4_cfg
scm_padconf_core	omap5.dtsi	/^			scm_padconf_core: scm@2800 {$/;"	l	label:l4_cfg
scm_wkup	dra7.dtsi	/^			scm_wkup: scm_conf@c000 {$/;"	l	label:l4_wkup
scpsys	mt2701.dtsi	/^	scpsys: scpsys@10006000 {$/;"	l
scpsys	mt7623.dtsi	/^	scpsys: scpsys@10006000 {$/;"	l
scrm	dm816x.dtsi	/^		scrm: scrm@48140000 {$/;"	l
scrm	omap4.dtsi	/^				scrm: scrm@a000 {$/;"	l	label:l4_cfg.l4_wkup
scrm	omap5.dtsi	/^			scrm: scrm@a000 {$/;"	l	label:l4_wkup
scrm_clockdomains	dm816x.dtsi	/^			scrm_clockdomains: clockdomains {$/;"	l	label:scrm
scrm_clockdomains	omap4.dtsi	/^					scrm_clockdomains: clockdomains {$/;"	l	label:l4_cfg.l4_wkup.scrm
scrm_clockdomains	omap5.dtsi	/^				scrm_clockdomains: clockdomains {$/;"	l	label:l4_wkup.scrm
scrm_clocks	dm816x.dtsi	/^			scrm_clocks: clocks {$/;"	l	label:scrm
scrm_clocks	omap4.dtsi	/^					scrm_clocks: clocks {$/;"	l	label:l4_cfg.l4_wkup.scrm
scrm_clocks	omap5.dtsi	/^				scrm_clocks: clocks {$/;"	l	label:l4_wkup.scrm
scroll_button_pin	armada-xp-lenovo-ix4-300d.dts	/^	scroll_button_pin: scroll-button-pin {$/;"	l
sct_pwm	lpc18xx.dtsi	/^		sct_pwm: pwm@40000000 {$/;"	l
scu	am4372.dtsi	/^	scu: scu@48240000 {$/;"	l
scu	arm-realview-eb-mp.dtsi	/^		scu: scu@1f000000 {$/;"	l
scu	arm-realview-pbx-a9.dts	/^	scu: scu@1f000000 {$/;"	l
scu	armada-375.dtsi	/^			scu: scu@c000 {$/;"	l
scu	bcm63138.dtsi	/^		scu: scu@1e000 {$/;"	l
scu	berlin2.dtsi	/^		scu: snoop-control-unit@ad0000 {$/;"	l
scu	berlin2q.dtsi	/^		scu: snoop-control-unit@ad0000 {$/;"	l
scu	exynos4.dtsi	/^	scu: snoop-control-unit@10500000 {$/;"	l
scu	owl-s500.dtsi	/^		scu: scu@b0020000 {$/;"	l
scu	ox820.dtsi	/^			scu: scu@0 {$/;"	l
scu	socfpga.dtsi	/^		scu: snoop-control-unit@fffec000 {$/;"	l
scu	socfpga_arria10.dtsi	/^		scu: snoop-control-unit@ffffc000 {$/;"	l
scutimer	zynq-7000.dtsi	/^		scutimer: timer@f8f00600 {$/;"	l	label:amba
sd	hisi-x5hd2.dtsi	/^		sd: mmc@1820000 {$/;"	l
sd	lpc32xx.dtsi	/^			sd: sd@20098000 {$/;"	l
sd0	atlas6.dtsi	/^				sd0: sdhci@56000000 {$/;"	l
sd0	atlas7.dtsi	/^			sd0: sdhci@16000000 {$/;"	l
sd0	prima2.dtsi	/^				sd0: sdhci@56000000 {$/;"	l
sd0_4bit_pmx	atlas7.dtsi	/^			sd0_4bit_pmx: sd0_4bit@0 {$/;"	l	label:pinctrl
sd0_bus1	exynos3250-pinctrl.dtsi	/^	sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	exynos4210-pinctrl.dtsi	/^		sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	exynos4412-pinctrl.dtsi	/^		sd0_bus1: sd0-bus-width1 {$/;"	l	label:pinctrl_1
sd0_bus1	exynos5250-pinctrl.dtsi	/^	sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	exynos5260-pinctrl.dtsi	/^	sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	exynos5410-pinctrl.dtsi	/^	sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	exynos5420-pinctrl.dtsi	/^	sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	rk3066a.dtsi	/^			sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	rk3188.dtsi	/^			sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus1	s3c2416-pinctrl.dtsi	/^	sd0_bus1: sd0-bus1 {$/;"	l
sd0_bus1	s3c64xx-pinctrl.dtsi	/^	sd0_bus1: sd0-bus1 {$/;"	l
sd0_bus1	s5pv210-pinctrl.dtsi	/^	sd0_bus1: sd0-bus-width1 {$/;"	l
sd0_bus4	exynos3250-pinctrl.dtsi	/^	sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	exynos4210-pinctrl.dtsi	/^		sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	exynos4412-pinctrl.dtsi	/^		sd0_bus4: sd0-bus-width4 {$/;"	l	label:pinctrl_1
sd0_bus4	exynos5250-pinctrl.dtsi	/^	sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	exynos5260-pinctrl.dtsi	/^	sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	exynos5410-pinctrl.dtsi	/^	sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	exynos5420-pinctrl.dtsi	/^	sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	rk3066a.dtsi	/^			sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	rk3188.dtsi	/^			sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus4	s3c2416-pinctrl.dtsi	/^	sd0_bus4: sd0-bus4 {$/;"	l
sd0_bus4	s3c64xx-pinctrl.dtsi	/^	sd0_bus4: sd0-bus4 {$/;"	l
sd0_bus4	s5pv210-pinctrl.dtsi	/^	sd0_bus4: sd0-bus-width4 {$/;"	l
sd0_bus8	exynos3250-pinctrl.dtsi	/^	sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_bus8	exynos4210-pinctrl.dtsi	/^		sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_bus8	exynos4412-pinctrl.dtsi	/^		sd0_bus8: sd0-bus-width8 {$/;"	l	label:pinctrl_1
sd0_bus8	exynos5250-pinctrl.dtsi	/^	sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_bus8	exynos5260-pinctrl.dtsi	/^	sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_bus8	exynos5410-pinctrl.dtsi	/^	sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_bus8	exynos5420-pinctrl.dtsi	/^	sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_bus8	s5pv210-pinctrl.dtsi	/^	sd0_bus8: sd0-bus-width8 {$/;"	l
sd0_cd	exynos3250-pinctrl.dtsi	/^	sd0_cd: sd0-cd {$/;"	l
sd0_cd	exynos4210-pinctrl.dtsi	/^		sd0_cd: sd0-cd {$/;"	l
sd0_cd	exynos4412-pinctrl.dtsi	/^		sd0_cd: sd0-cd {$/;"	l	label:pinctrl_1
sd0_cd	exynos5250-pinctrl.dtsi	/^	sd0_cd: sd0-cd {$/;"	l
sd0_cd	exynos5410-pinctrl.dtsi	/^	sd0_cd: sd0-cd {$/;"	l
sd0_cd	exynos5420-pinctrl.dtsi	/^	sd0_cd: sd0-cd {$/;"	l
sd0_cd	rk3066a.dtsi	/^			sd0_cd: sd0-cd {$/;"	l
sd0_cd	rk3188.dtsi	/^			sd0_cd: sd0-cd {$/;"	l
sd0_cd	s3c64xx-pinctrl.dtsi	/^	sd0_cd: sd0-cd {$/;"	l
sd0_cd	s5pv210-pinctrl.dtsi	/^	sd0_cd: sd0-cd {$/;"	l
sd0_clk	exynos3250-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	exynos4210-pinctrl.dtsi	/^		sd0_clk: sd0-clk {$/;"	l
sd0_clk	exynos4412-pinctrl.dtsi	/^		sd0_clk: sd0-clk {$/;"	l	label:pinctrl_1
sd0_clk	exynos5250-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	exynos5260-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	exynos5410-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	exynos5420-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	rk3066a.dtsi	/^			sd0_clk: sd0-clk {$/;"	l
sd0_clk	rk3188.dtsi	/^			sd0_clk: sd0-clk {$/;"	l
sd0_clk	s3c2416-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	s3c64xx-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_clk	s5pv210-pinctrl.dtsi	/^	sd0_clk: sd0-clk {$/;"	l
sd0_cmd	exynos3250-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	exynos4210-pinctrl.dtsi	/^		sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	exynos4412-pinctrl.dtsi	/^		sd0_cmd: sd0-cmd {$/;"	l	label:pinctrl_1
sd0_cmd	exynos5250-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	exynos5260-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	exynos5410-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	exynos5420-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	rk3066a.dtsi	/^			sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	rk3188.dtsi	/^			sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	s3c2416-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	s3c64xx-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_cmd	s5pv210-pinctrl.dtsi	/^	sd0_cmd: sd0-cmd {$/;"	l
sd0_pmx	atlas7.dtsi	/^			sd0_pmx: sd0@0 {$/;"	l	label:pinctrl
sd0_pwr	rk3188.dtsi	/^			sd0_pwr: sd0-pwr {$/;"	l
sd0_rclk	exynos5420-pinctrl.dtsi	/^	sd0_rclk: sd0-rclk {$/;"	l
sd0_rdqs	exynos3250-pinctrl.dtsi	/^	sd0_rdqs: sd0-rdqs {$/;"	l
sd0_rdqs	exynos5260-pinctrl.dtsi	/^	sd0_rdqs: sd0-rdqs {$/;"	l
sd0_wp	rk3066a.dtsi	/^			sd0_wp: sd0-wp {$/;"	l
sd0_wp	rk3188.dtsi	/^			sd0_wp: sd0-wp {$/;"	l
sd1	atlas6.dtsi	/^				sd1: sdhci@56100000 {$/;"	l
sd1	atlas7.dtsi	/^			sd1: sdhci@16100000 {$/;"	l
sd1	prima2.dtsi	/^				sd1: sdhci@56100000 {$/;"	l
sd1	tegra30-apalis-eval.dts	/^	sd1: sdhci@78000000 {$/;"	l
sd1_4bit_pmx0	atlas7.dtsi	/^			sd1_4bit_pmx0: sd1_4bit@0 {$/;"	l	label:pinctrl
sd1_4bit_pmx1	atlas7.dtsi	/^			sd1_4bit_pmx1: sd1_4bit@1 {$/;"	l	label:pinctrl
sd1_bus1	exynos3250-pinctrl.dtsi	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	exynos4210-pinctrl.dtsi	/^		sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	exynos4412-pinctrl.dtsi	/^		sd1_bus1: sd1-bus-width1 {$/;"	l	label:pinctrl_1
sd1_bus1	exynos5250-pinctrl.dtsi	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	exynos5260-pinctrl.dtsi	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	exynos5420-peach-pit.dts	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	exynos5420-pinctrl.dtsi	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	exynos5800-peach-pi.dts	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	rk3066a.dtsi	/^			sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	rk3188.dtsi	/^			sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus1	s3c2416-pinctrl.dtsi	/^	sd1_bus1: sd1-bus1 {$/;"	l
sd1_bus1	s3c64xx-pinctrl.dtsi	/^	sd1_bus1: sd1-bus1 {$/;"	l
sd1_bus1	s5pv210-pinctrl.dtsi	/^	sd1_bus1: sd1-bus-width1 {$/;"	l
sd1_bus4	exynos3250-pinctrl.dtsi	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	exynos4210-pinctrl.dtsi	/^		sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	exynos4412-pinctrl.dtsi	/^		sd1_bus4: sd1-bus-width4 {$/;"	l	label:pinctrl_1
sd1_bus4	exynos5250-pinctrl.dtsi	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	exynos5260-pinctrl.dtsi	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	exynos5420-peach-pit.dts	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	exynos5420-pinctrl.dtsi	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	exynos5800-peach-pi.dts	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	rk3066a.dtsi	/^			sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	rk3188.dtsi	/^			sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus4	s3c2416-pinctrl.dtsi	/^	sd1_bus4: sd1-bus4 {$/;"	l
sd1_bus4	s3c64xx-pinctrl.dtsi	/^	sd1_bus4: sd1-bus4 {$/;"	l
sd1_bus4	s5pv210-pinctrl.dtsi	/^	sd1_bus4: sd1-bus-width4 {$/;"	l
sd1_bus8	exynos5260-pinctrl.dtsi	/^	sd1_bus8: sd1-bus-width8 {$/;"	l
sd1_bus8	exynos5420-peach-pit.dts	/^	sd1_bus8: sd1-bus-width8 {$/;"	l
sd1_bus8	exynos5420-pinctrl.dtsi	/^	sd1_bus8: sd1-bus-width8 {$/;"	l
sd1_bus8	exynos5800-peach-pi.dts	/^	sd1_bus8: sd1-bus-width8 {$/;"	l
sd1_bus8	s3c64xx-pinctrl.dtsi	/^	sd1_bus8: sd1-bus8 {$/;"	l
sd1_cd	exynos3250-pinctrl.dtsi	/^	sd1_cd: sd1-cd {$/;"	l
sd1_cd	exynos4210-pinctrl.dtsi	/^		sd1_cd: sd1-cd {$/;"	l
sd1_cd	exynos4412-pinctrl.dtsi	/^		sd1_cd: sd1-cd {$/;"	l	label:pinctrl_1
sd1_cd	exynos5250-pinctrl.dtsi	/^	sd1_cd: sd1-cd {$/;"	l
sd1_cd	exynos5420-pinctrl.dtsi	/^	sd1_cd: sd1-cd {$/;"	l
sd1_cd	rk3066a.dtsi	/^			sd1_cd: sd1-cd {$/;"	l
sd1_cd	rk3188.dtsi	/^			sd1_cd: sd1-cd {$/;"	l
sd1_cd	s3c64xx-pinctrl.dtsi	/^	sd1_cd: sd1-cd {$/;"	l
sd1_cd	s5pv210-pinctrl.dtsi	/^	sd1_cd: sd1-cd {$/;"	l
sd1_clk	exynos3250-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	exynos4210-pinctrl.dtsi	/^		sd1_clk: sd1-clk {$/;"	l
sd1_clk	exynos4412-pinctrl.dtsi	/^		sd1_clk: sd1-clk {$/;"	l	label:pinctrl_1
sd1_clk	exynos5250-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	exynos5260-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	exynos5420-peach-pit.dts	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	exynos5420-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	exynos5800-peach-pi.dts	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	rk3066a.dtsi	/^			sd1_clk: sd1-clk {$/;"	l
sd1_clk	rk3188.dtsi	/^			sd1_clk: sd1-clk {$/;"	l
sd1_clk	s3c2416-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	s3c64xx-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_clk	s5pv210-pinctrl.dtsi	/^	sd1_clk: sd1-clk {$/;"	l
sd1_cmd	exynos3250-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	exynos4210-pinctrl.dtsi	/^		sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	exynos4412-pinctrl.dtsi	/^		sd1_cmd: sd1-cmd {$/;"	l	label:pinctrl_1
sd1_cmd	exynos5250-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	exynos5260-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	exynos5420-peach-pit.dts	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	exynos5420-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	exynos5800-peach-pi.dts	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	rk3066a.dtsi	/^			sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	rk3188.dtsi	/^			sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	s3c2416-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	s3c64xx-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_cmd	s5pv210-pinctrl.dtsi	/^	sd1_cmd: sd1-cmd {$/;"	l
sd1_int	exynos5420-pinctrl.dtsi	/^	sd1_int: sd1-int {$/;"	l
sd1_pins	dm8148-evm.dts	/^	sd1_pins: pinmux_sd1_pins {$/;"	l
sd1_pins	dra62x-j5eco-evm.dts	/^	sd1_pins: pinmux_sd1_pins {$/;"	l
sd1_pmux	berlin2q.dtsi	/^				sd1_pmux: sd1-pmux {$/;"	l	label:chip.soc_pinctrl
sd1_pmx	atlas7.dtsi	/^			sd1_pmx: sd1@0 {$/;"	l	label:pinctrl
sd1_wp	rk3066a.dtsi	/^			sd1_wp: sd1-wp {$/;"	l
sd1_wp	rk3188.dtsi	/^			sd1_wp: sd1-wp {$/;"	l
sd1gpio_pmux	berlin2q-marvell-dmp.dts	/^	sd1gpio_pmux: sd1pwr-pmux {$/;"	l
sd2	atlas6.dtsi	/^				sd2: sdhci@56200000 {$/;"	l
sd2	atlas7.dtsi	/^			sd2: sdhci@14200000 {$/;"	l
sd2	prima2.dtsi	/^				sd2: sdhci@56200000 {$/;"	l
sd2_bus1	exynos3250-pinctrl.dtsi	/^	sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus1	exynos4210-pinctrl.dtsi	/^		sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus1	exynos4412-pinctrl.dtsi	/^		sd2_bus1: sd2-bus-width1 {$/;"	l	label:pinctrl_1
sd2_bus1	exynos5250-pinctrl.dtsi	/^	sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus1	exynos5260-pinctrl.dtsi	/^	sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus1	exynos5410-pinctrl.dtsi	/^	sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus1	exynos5420-pinctrl.dtsi	/^	sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus1	s3c64xx-pinctrl.dtsi	/^	sd2_bus1: sd2-bus1 {$/;"	l
sd2_bus1	s5pv210-pinctrl.dtsi	/^	sd2_bus1: sd2-bus-width1 {$/;"	l
sd2_bus4	exynos3250-pinctrl.dtsi	/^	sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus4	exynos4210-pinctrl.dtsi	/^		sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus4	exynos4412-pinctrl.dtsi	/^		sd2_bus4: sd2-bus-width4 {$/;"	l	label:pinctrl_1
sd2_bus4	exynos5250-pinctrl.dtsi	/^	sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus4	exynos5260-pinctrl.dtsi	/^	sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus4	exynos5410-pinctrl.dtsi	/^	sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus4	exynos5420-pinctrl.dtsi	/^	sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus4	s3c64xx-pinctrl.dtsi	/^	sd2_bus4: sd2-bus4 {$/;"	l
sd2_bus4	s5pv210-pinctrl.dtsi	/^	sd2_bus4: sd2-bus-width4 {$/;"	l
sd2_bus8	exynos4210-pinctrl.dtsi	/^		sd2_bus8: sd2-bus-width8 {$/;"	l
sd2_bus8	exynos4412-pinctrl.dtsi	/^		sd2_bus8: sd2-bus-width8 {$/;"	l	label:pinctrl_1
sd2_bus8	exynos5250-pinctrl.dtsi	/^	sd2_bus8: sd2-bus-width8 {$/;"	l
sd2_bus8	s5pv210-pinctrl.dtsi	/^	sd2_bus8: sd2-bus-width8 {$/;"	l
sd2_cd	exynos3250-pinctrl.dtsi	/^	sd2_cd: sd2-cd {$/;"	l
sd2_cd	exynos4210-pinctrl.dtsi	/^		sd2_cd: sd2-cd {$/;"	l
sd2_cd	exynos4412-pinctrl.dtsi	/^		sd2_cd: sd2-cd {$/;"	l	label:pinctrl_1
sd2_cd	exynos5250-pinctrl.dtsi	/^	sd2_cd: sd2-cd {$/;"	l
sd2_cd	exynos5260-pinctrl.dtsi	/^	sd2_cd: sd2-cd {$/;"	l
sd2_cd	exynos5410-pinctrl.dtsi	/^	sd2_cd: sd2-cd {$/;"	l
sd2_cd	exynos5420-pinctrl.dtsi	/^	sd2_cd: sd2-cd {$/;"	l
sd2_cd	s5pv210-pinctrl.dtsi	/^	sd2_cd: sd2-cd {$/;"	l
sd2_clk	exynos3250-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_clk	exynos4210-pinctrl.dtsi	/^		sd2_clk: sd2-clk {$/;"	l
sd2_clk	exynos4412-pinctrl.dtsi	/^		sd2_clk: sd2-clk {$/;"	l	label:pinctrl_1
sd2_clk	exynos5250-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_clk	exynos5260-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_clk	exynos5410-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_clk	exynos5420-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_clk	r8a7790.dtsi	/^		sd2_clk: sd2@e6150078 {$/;"	l
sd2_clk	r8a7791.dtsi	/^		sd2_clk: sd2@e6150078 {$/;"	l
sd2_clk	r8a7793.dtsi	/^		sd2_clk: sd2@e6150078 {$/;"	l
sd2_clk	r8a7794.dtsi	/^		sd2_clk: sd2@e6150078 {$/;"	l
sd2_clk	s3c64xx-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_clk	s5pv210-pinctrl.dtsi	/^	sd2_clk: sd2-clk {$/;"	l
sd2_cmd	exynos3250-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	exynos4210-pinctrl.dtsi	/^		sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	exynos4412-pinctrl.dtsi	/^		sd2_cmd: sd2-cmd {$/;"	l	label:pinctrl_1
sd2_cmd	exynos5250-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	exynos5260-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	exynos5410-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	exynos5420-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	s3c64xx-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_cmd	s5pv210-pinctrl.dtsi	/^	sd2_cmd: sd2-cmd {$/;"	l
sd2_no_cdb_pmx0	atlas7.dtsi	/^			sd2_no_cdb_pmx0: sd2_no_cdb@0 {$/;"	l	label:pinctrl
sd2_pins	dm8148-t410.dts	/^	sd2_pins: pinmux_sd2_pins {$/;"	l
sd2_pmx0	atlas7.dtsi	/^			sd2_pmx0: sd2@0 {$/;"	l	label:pinctrl
sd3	atlas6.dtsi	/^				sd3: sdhci@56300000 {$/;"	l
sd3	atlas7.dtsi	/^			sd3: sdhci@14300000 {$/;"	l
sd3	prima2.dtsi	/^				sd3: sdhci@56300000 {$/;"	l
sd3_bus1	exynos4210-pinctrl.dtsi	/^		sd3_bus1: sd3-bus-width1 {$/;"	l
sd3_bus1	exynos4412-pinctrl.dtsi	/^		sd3_bus1: sd3-bus-width1 {$/;"	l	label:pinctrl_1
sd3_bus1	exynos5250-pinctrl.dtsi	/^	sd3_bus1: sd3-bus-width1 {$/;"	l
sd3_bus1	s5pv210-pinctrl.dtsi	/^	sd3_bus1: sd3-bus-width1 {$/;"	l
sd3_bus4	exynos4210-pinctrl.dtsi	/^		sd3_bus4: sd3-bus-width4 {$/;"	l
sd3_bus4	exynos4412-pinctrl.dtsi	/^		sd3_bus4: sd3-bus-width4 {$/;"	l	label:pinctrl_1
sd3_bus4	exynos5250-pinctrl.dtsi	/^	sd3_bus4: sd3-bus-width4 {$/;"	l
sd3_bus4	s5pv210-pinctrl.dtsi	/^	sd3_bus4: sd3-bus-width4 {$/;"	l
sd3_cd	exynos4210-pinctrl.dtsi	/^		sd3_cd: sd3-cd {$/;"	l
sd3_cd	exynos4412-pinctrl.dtsi	/^		sd3_cd: sd3-cd {$/;"	l	label:pinctrl_1
sd3_cd	exynos5250-pinctrl.dtsi	/^	sd3_cd: sd3-cd {$/;"	l
sd3_cd	s5pv210-pinctrl.dtsi	/^	sd3_cd: sd3-cd {$/;"	l
sd3_clk	exynos4210-pinctrl.dtsi	/^		sd3_clk: sd3-clk {$/;"	l
sd3_clk	exynos4412-pinctrl.dtsi	/^		sd3_clk: sd3-clk {$/;"	l	label:pinctrl_1
sd3_clk	exynos5250-pinctrl.dtsi	/^	sd3_clk: sd3-clk {$/;"	l
sd3_clk	r8a7790.dtsi	/^		sd3_clk: sd3@e615026c {$/;"	l
sd3_clk	r8a7791.dtsi	/^		sd3_clk: sd3@e615026c {$/;"	l
sd3_clk	r8a7793.dtsi	/^		sd3_clk: sd3@e615026c {$/;"	l
sd3_clk	r8a7794.dtsi	/^		sd3_clk: sd3@e615026c {$/;"	l
sd3_clk	s5pv210-pinctrl.dtsi	/^	sd3_clk: sd3-clk {$/;"	l
sd3_cmd	exynos4210-pinctrl.dtsi	/^		sd3_cmd: sd3-cmd {$/;"	l
sd3_cmd	exynos4412-pinctrl.dtsi	/^		sd3_cmd: sd3-cmd {$/;"	l	label:pinctrl_1
sd3_cmd	exynos5250-pinctrl.dtsi	/^	sd3_cmd: sd3-cmd {$/;"	l
sd3_cmd	s5pv210-pinctrl.dtsi	/^	sd3_cmd: sd3-cmd {$/;"	l
sd3_pmx	atlas7.dtsi	/^			sd3_pmx: sd3@0 {$/;"	l	label:pinctrl
sd4	prima2.dtsi	/^				sd4: sdhci@56400000 {$/;"	l
sd4_bus1	exynos4210-pinctrl.dtsi	/^		sd4_bus1: sd4-bus-width1 {$/;"	l
sd4_bus1	exynos4412-pinctrl.dtsi	/^		sd4_bus1: sd4-bus-width1 {$/;"	l	label:pinctrl_1
sd4_bus4	exynos4210-pinctrl.dtsi	/^		sd4_bus4: sd4-bus-width4 {$/;"	l
sd4_bus4	exynos4412-pinctrl.dtsi	/^		sd4_bus4: sd4-bus-width4 {$/;"	l	label:pinctrl_1
sd4_bus8	exynos4210-pinctrl.dtsi	/^		sd4_bus8: sd4-bus-width8 {$/;"	l
sd4_bus8	exynos4412-pinctrl.dtsi	/^		sd4_bus8: sd4-bus-width8 {$/;"	l	label:pinctrl_1
sd4_cd	exynos4210-pinctrl.dtsi	/^		sd4_cd: sd4-cd {$/;"	l
sd4_cd	exynos4412-pinctrl.dtsi	/^		sd4_cd: sd4-cd {$/;"	l	label:pinctrl_1
sd4_clk	exynos4210-pinctrl.dtsi	/^		sd4_clk: sd4-clk {$/;"	l
sd4_clk	exynos4412-pinctrl.dtsi	/^		sd4_clk: sd4-clk {$/;"	l	label:pinctrl_1
sd4_cmd	exynos4210-pinctrl.dtsi	/^		sd4_cmd: sd4-cmd {$/;"	l
sd4_cmd	exynos4412-pinctrl.dtsi	/^		sd4_cmd: sd4-cmd {$/;"	l	label:pinctrl_1
sd5	atlas6.dtsi	/^				sd5: sdhci@56500000 {$/;"	l
sd5	atlas7.dtsi	/^			sd5: sdhci@14500000 {$/;"	l
sd5	prima2.dtsi	/^				sd5: sdhci@56500000 {$/;"	l
sd5_pmx	atlas7.dtsi	/^			sd5_pmx: sd5@0 {$/;"	l	label:pinctrl
sd6	atlas7.dtsi	/^			sd6: sdhci@14600000 {$/;"	l
sd6_pmx0	atlas7.dtsi	/^			sd6_pmx0: sd6@0 {$/;"	l	label:pinctrl
sd6_pmx1	atlas7.dtsi	/^			sd6_pmx1: sd6@1 {$/;"	l	label:pinctrl
sd7	atlas7.dtsi	/^			sd7: sdhci@14700000 {$/;"	l
sd_a_pins	meson8.dtsi	/^		sd_a_pins: sd-a {$/;"	l	label:pinctrl_cbus
sd_b_pins	meson8.dtsi	/^		sd_b_pins: sd-b {$/;"	l	label:pinctrl_cbus
sd_c_pins	meson8.dtsi	/^		sd_c_pins: sd-c {$/;"	l	label:pinctrl_cbus
sd_cfg_func1	hi3620-hi4511.dts	/^			sd_cfg_func1: sd_cfg_func1 {$/;"	l	label:pmx1
sd_cfg_func2	hi3620-hi4511.dts	/^			sd_cfg_func2: sd_cfg_func2 {$/;"	l	label:pmx1
sd_clk	r8a7792.dtsi	/^		sd_clk: sd {$/;"	l
sd_clk	uniphier-pro5.dtsi	/^			sd_clk: clock {$/;"	l
sd_clk	uniphier-pxs2.dtsi	/^			sd_clk: clock {$/;"	l
sd_pins	am335x-chiliboard.dts	/^	sd_pins: pinmux_sd_card {$/;"	l
sd_pins	am335x-pepper.dts	/^	sd_pins: pinmux_sd_card {$/;"	l
sd_pmx_func	hi3620-hi4511.dts	/^			sd_pmx_func: sd_pmx_func {$/;"	l	label:pmx0
sd_pmx_idle	hi3620-hi4511.dts	/^			sd_pmx_idle: sd_pmx_idle {$/;"	l	label:pmx0
sd_reg	lpc3250-phy3250.dts	/^		sd_reg: regulator@2 {$/;"	l
sd_rst	uniphier-pro5.dtsi	/^			sd_rst: reset {$/;"	l
sd_rst	uniphier-pxs2.dtsi	/^			sd_rst: reset {$/;"	l
sdc4_gpios	qcom-apq8064-pins.dtsi	/^	sdc4_gpios: sdc4-gpios {$/;"	l
sdc_cd_pins	qcom-mdm9615-wp8548-mangoh-green.dts	/^	sdc_cd_pins: sdc_cd_pins {$/;"	l
sdcc1	qcom-apq8064-cm-qs600.dts	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-apq8064-ifc6410.dts	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-apq8064-sony-xperia-yuga.dts	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-apq8064.dtsi	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-mdm9615.dtsi	/^			sdcc1: sdcc@12180000 {$/;"	l
sdcc1	qcom-msm8660-surf.dts	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-msm8660.dtsi	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-msm8960-cdp.dts	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1	qcom-msm8960.dtsi	/^			sdcc1: sdcc@12400000 {$/;"	l
sdcc1_pins	qcom-apq8064-pins.dtsi	/^	sdcc1_pins: sdcc1-pin-active {$/;"	l
sdcc1bam	qcom-apq8064.dtsi	/^		sdcc1bam:dma@12402000{$/;"	l
sdcc1bam	qcom-mdm9615.dtsi	/^		sdcc1bam: dma@12182000{$/;"	l
sdcc2	qcom-mdm9615.dtsi	/^			sdcc2: sdcc@12140000 {$/;"	l
sdcc2	qcom-msm8660.dtsi	/^			sdcc2: sdcc@12140000 {$/;"	l
sdcc2bam	qcom-mdm9615.dtsi	/^		sdcc2bam: dma@12142000{$/;"	l
sdcc3	qcom-apq8064-cm-qs600.dts	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-apq8064-ifc6410.dts	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-apq8064-sony-xperia-yuga.dts	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-apq8064.dtsi	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-msm8660-surf.dts	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-msm8660.dtsi	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-msm8960-cdp.dts	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3	qcom-msm8960.dtsi	/^			sdcc3: sdcc@12180000 {$/;"	l
sdcc3_cd_pin_a	qcom-apq8064-sony-xperia-yuga.dts	/^			sdcc3_cd_pin_a: sdcc3-cd-pin-active {$/;"	l
sdcc3_pins	qcom-apq8064-pins.dtsi	/^	sdcc3_pins: sdcc3-pin-active {$/;"	l
sdcc3bam	qcom-apq8064.dtsi	/^		sdcc3bam:dma@12182000{$/;"	l
sdcc4	qcom-apq8064-cm-qs600.dts	/^			sdcc4: sdcc@121c0000 {$/;"	l
sdcc4	qcom-apq8064-ifc6410.dts	/^			sdcc4: sdcc@121c0000 {$/;"	l
sdcc4	qcom-apq8064.dtsi	/^			sdcc4: sdcc@121c0000 {$/;"	l
sdcc4	qcom-msm8660.dtsi	/^			sdcc4: sdcc@121c0000 {$/;"	l
sdcc4_pwrseq	qcom-apq8064-cm-qs600.dts	/^		sdcc4_pwrseq: sdcc4_pwrseq {$/;"	l
sdcc4_pwrseq	qcom-apq8064-ifc6410.dts	/^		sdcc4_pwrseq: sdcc4_pwrseq {$/;"	l
sdcc4bam	qcom-apq8064.dtsi	/^		sdcc4bam:dma@121c2000{$/;"	l
sdcc5	qcom-msm8660.dtsi	/^			sdcc5: sdcc@12200000 {$/;"	l
sdhc1_pin_a	qcom-apq8074-dragonboard.dts	/^			sdhc1_pin_a: sdhc1-pin-active {$/;"	l
sdhc1_pin_a	qcom-msm8974-lge-nexus5-hammerhead.dts	/^		sdhc1_pin_a: sdhc1-pin-active {$/;"	l
sdhc1_pin_a	qcom-msm8974-sony-xperia-honami.dts	/^		sdhc1_pin_a: sdhc1-pin-active {$/;"	l
sdhc2_cd_pin_a	qcom-apq8074-dragonboard.dts	/^			sdhc2_cd_pin_a: sdhc2-cd-pin-active {$/;"	l
sdhc2_cd_pin_a	qcom-msm8974-sony-xperia-honami.dts	/^		sdhc2_cd_pin_a: sdhc2-cd-pin-active {$/;"	l
sdhc2_pin_a	qcom-apq8074-dragonboard.dts	/^			sdhc2_pin_a: sdhc2-pin-active {$/;"	l
sdhc2_pin_a	qcom-msm8974-sony-xperia-honami.dts	/^		sdhc2_pin_a: sdhc2-pin-active {$/;"	l
sdhci	armada-38x.dtsi	/^			sdhci: sdhci@d8000 {$/;"	l
sdhci	bcm283x.dtsi	/^		sdhci: sdhci@7e300000 {$/;"	l
sdhci	moxart.dtsi	/^		sdhci: sdhci@98e00000 {$/;"	l
sdhci0	bcm-cygnus.dtsi	/^		sdhci0: sdhci@18041000 {$/;"	l
sdhci0	berlin2.dtsi	/^		sdhci0: sdhci@ab0000 {$/;"	l
sdhci0	berlin2cd.dtsi	/^		sdhci0: sdhci@ab0000 {$/;"	l
sdhci0	berlin2q.dtsi	/^		sdhci0: sdhci@ab0000 {$/;"	l
sdhci0	s3c64xx.dtsi	/^		sdhci0: sdhci@7c200000 {$/;"	l	label:soc
sdhci0	s5pv210.dtsi	/^		sdhci0: sdhci@eb000000 {$/;"	l
sdhci0	zynq-7000.dtsi	/^		sdhci0: sdhci@e0100000 {$/;"	l	label:amba
sdhci0_pwrseq	tegra124-nyan.dtsi	/^	sdhci0_pwrseq: sdhci0_pwrseq {$/;"	l
sdhci1	bcm-cygnus.dtsi	/^		sdhci1: sdhci@18043000 {$/;"	l
sdhci1	berlin2.dtsi	/^		sdhci1: sdhci@ab0800 {$/;"	l
sdhci1	berlin2q.dtsi	/^		sdhci1: sdhci@ab0800 {$/;"	l
sdhci1	imx27.dtsi	/^			sdhci1: sdhci@10013000 {$/;"	l
sdhci1	s3c64xx.dtsi	/^		sdhci1: sdhci@7c300000 {$/;"	l	label:soc
sdhci1	s5pv210.dtsi	/^		sdhci1: sdhci@eb100000 {$/;"	l
sdhci1	zynq-7000.dtsi	/^		sdhci1: sdhci@e0101000 {$/;"	l	label:amba
sdhci2	berlin2.dtsi	/^		sdhci2: sdhci@ab1000 {$/;"	l
sdhci2	berlin2q.dtsi	/^		sdhci2: sdhci@ab1000 {$/;"	l
sdhci2	imx27.dtsi	/^			sdhci2: sdhci@10014000 {$/;"	l
sdhci2	s3c64xx.dtsi	/^		sdhci2: sdhci@7c400000 {$/;"	l	label:soc
sdhci2	s5pv210.dtsi	/^		sdhci2: sdhci@eb200000 {$/;"	l
sdhci3	imx27.dtsi	/^			sdhci3: sdhci@1001e000 {$/;"	l
sdhci3	s5pv210.dtsi	/^		sdhci3: sdhci@eb300000 {$/;"	l
sdhci_0	exynos4.dtsi	/^	sdhci_0: sdhci@12510000 {$/;"	l
sdhci_0	s3c2416.dtsi	/^	sdhci_0: sdhci@4A800000 {$/;"	l
sdhci_1	exynos4.dtsi	/^	sdhci_1: sdhci@12520000 {$/;"	l
sdhci_1	s3c2416.dtsi	/^	sdhci_1: sdhci@4AC00000 {$/;"	l
sdhci_2	exynos4.dtsi	/^	sdhci_2: sdhci@12530000 {$/;"	l
sdhci_3	exynos4.dtsi	/^	sdhci_3: sdhci@12540000 {$/;"	l
sdhci_pins	armada-38x.dtsi	/^				sdhci_pins: sdhci-pins {$/;"	l	label:pinctrl
sdhi0	r7s72100.dtsi	/^	sdhi0: sd@e804e000 {$/;"	l
sdhi0	r8a73a4.dtsi	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	r8a7740.dtsi	/^	sdhi0: sd@e6850000 {$/;"	l
sdhi0	r8a7778.dtsi	/^	sdhi0: sd@ffe4c000 {$/;"	l
sdhi0	r8a7779.dtsi	/^	sdhi0: sd@ffe4c000 {$/;"	l
sdhi0	r8a7790.dtsi	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	r8a7791.dtsi	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	r8a7792.dtsi	/^		sdhi0: sd@ee100000 {$/;"	l
sdhi0	r8a7793.dtsi	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	r8a7794.dtsi	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0	sh73a0.dtsi	/^	sdhi0: sd@ee100000 {$/;"	l
sdhi0_clk	r8a73a4.dtsi	/^		sdhi0_clk: sdhi0ck@e6150074 {$/;"	l
sdhi0_clk	sh73a0.dtsi	/^		sdhi0_clk: sdhi0ck@e6150074 {$/;"	l
sdhi0_pins	r8a73a4-ape6evm.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7740-armadillo800eva.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7778-bockw.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7779-marzen.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7790-lager.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7791-koelsch.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7791-porter.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7792-blanche.dts	/^	sdhi0_pins: sdhi0 {$/;"	l
sdhi0_pins	r8a7792-wheat.dts	/^	sdhi0_pins: sdhi0 {$/;"	l
sdhi0_pins	r8a7793-gose.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	r8a7794-alt.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins	sh73a0-kzm9g.dts	/^	sdhi0_pins: sd0 {$/;"	l
sdhi0_pins_uhs	r8a7790-lager.dts	/^	sdhi0_pins_uhs: sd0_uhs {$/;"	l
sdhi0_pins_uhs	r8a7791-koelsch.dts	/^	sdhi0_pins_uhs: sd0_uhs {$/;"	l
sdhi0_pins_uhs	r8a7793-gose.dts	/^	sdhi0_pins_uhs: sd0_uhs {$/;"	l
sdhi0_pins_uhs	r8a7794-alt.dts	/^	sdhi0_pins_uhs: sd0_uhs {$/;"	l
sdhi0_pup_pins	r8a7778-bockw.dts	/^	sdhi0_pup_pins: sd0_pup {$/;"	l
sdhi1	r7s72100.dtsi	/^	sdhi1: sd@e804e800 {$/;"	l
sdhi1	r8a73a4.dtsi	/^	sdhi1: sd@ee120000 {$/;"	l
sdhi1	r8a7740.dtsi	/^	sdhi1: sd@e6860000 {$/;"	l
sdhi1	r8a7778.dtsi	/^	sdhi1: sd@ffe4d000 {$/;"	l
sdhi1	r8a7779.dtsi	/^	sdhi1: sd@ffe4d000 {$/;"	l
sdhi1	r8a7790.dtsi	/^	sdhi1: sd@ee120000 {$/;"	l
sdhi1	r8a7791.dtsi	/^	sdhi1: sd@ee140000 {$/;"	l
sdhi1	r8a7793.dtsi	/^	sdhi1: sd@ee140000 {$/;"	l
sdhi1	r8a7794.dtsi	/^	sdhi1: sd@ee140000 {$/;"	l
sdhi1	sh73a0.dtsi	/^	sdhi1: sd@ee120000 {$/;"	l
sdhi1_clk	r8a73a4.dtsi	/^		sdhi1_clk: sdhi1ck@e6150078 {$/;"	l
sdhi1_clk	sh73a0.dtsi	/^		sdhi1_clk: sdhi1ck@e6150078 {$/;"	l
sdhi1_pins	r7s72100-rskrza1.dts	/^	sdhi1_pins: sdhi1 {$/;"	l
sdhi1_pins	r8a73a4-ape6evm.dts	/^	sdhi1_pins: sd1 {$/;"	l
sdhi1_pins	r8a7791-koelsch.dts	/^	sdhi1_pins: sd1 {$/;"	l
sdhi1_pins	r8a7793-gose.dts	/^	sdhi1_pins: sd1 {$/;"	l
sdhi1_pins	r8a7794-alt.dts	/^	sdhi1_pins: sd1 {$/;"	l
sdhi1_pins	r8a7794-silk.dts	/^	sdhi1_pins: sd1 {$/;"	l
sdhi1_pins_uhs	r8a7791-koelsch.dts	/^	sdhi1_pins_uhs: sd1_uhs {$/;"	l
sdhi1_pins_uhs	r8a7793-gose.dts	/^	sdhi1_pins_uhs: sd1_uhs {$/;"	l
sdhi1_pins_uhs	r8a7794-alt.dts	/^	sdhi1_pins_uhs: sd1_uhs {$/;"	l
sdhi2	r8a73a4.dtsi	/^	sdhi2: sd@ee140000 {$/;"	l
sdhi2	r8a7740.dtsi	/^	sdhi2: sd@e6870000 {$/;"	l
sdhi2	r8a7778.dtsi	/^	sdhi2: sd@ffe4f000 {$/;"	l
sdhi2	r8a7779.dtsi	/^	sdhi2: sd@ffe4e000 {$/;"	l
sdhi2	r8a7790.dtsi	/^	sdhi2: sd@ee140000 {$/;"	l
sdhi2	r8a7791.dtsi	/^	sdhi2: sd@ee160000 {$/;"	l
sdhi2	r8a7793.dtsi	/^	sdhi2: sd@ee160000 {$/;"	l
sdhi2	r8a7794.dtsi	/^	sdhi2: sd@ee160000 {$/;"	l
sdhi2	sh73a0.dtsi	/^	sdhi2: sd@ee140000 {$/;"	l
sdhi2_clk	r8a73a4.dtsi	/^		sdhi2_clk: sdhi2ck@e615007c {$/;"	l
sdhi2_clk	sh73a0.dtsi	/^		sdhi2_clk: sdhi2ck@e615007c {$/;"	l
sdhi2_pins	r8a7790-lager.dts	/^	sdhi2_pins: sd2 {$/;"	l
sdhi2_pins	r8a7791-koelsch.dts	/^	sdhi2_pins: sd2 {$/;"	l
sdhi2_pins	r8a7791-porter.dts	/^	sdhi2_pins: sd2 {$/;"	l
sdhi2_pins	r8a7793-gose.dts	/^	sdhi2_pins: sd2 {$/;"	l
sdhi2_pins	sh73a0-kzm9g.dts	/^	sdhi2_pins: sd2 {$/;"	l
sdhi2_pins_uhs	r8a7790-lager.dts	/^	sdhi2_pins_uhs: sd2_uhs {$/;"	l
sdhi2_pins_uhs	r8a7791-koelsch.dts	/^	sdhi2_pins_uhs: sd2_uhs {$/;"	l
sdhi2_pins_uhs	r8a7793-gose.dts	/^	sdhi2_pins_uhs: sd2_uhs {$/;"	l
sdhi3	r8a7779.dtsi	/^	sdhi3: sd@ffe4f000 {$/;"	l
sdhi3	r8a7790.dtsi	/^	sdhi3: sd@ee160000 {$/;"	l
sdhost	bcm283x.dtsi	/^		sdhost: mmc@7e202000 {$/;"	l
sdhost_gpio48	bcm283x.dtsi	/^			sdhost_gpio48: sdhost_gpio48 {$/;"	l	label:gpio
sdi0_default_mode	ste-href-family-pinctrl.dtsi	/^				sdi0_default_mode: sdi0_default {$/;"	l
sdi0_default_mode	ste-hrefprev60.dtsi	/^				sdi0_default_mode: sdi0_default {$/;"	l
sdi0_default_mode	ste-hrefv60plus.dtsi	/^				sdi0_default_mode: sdi0_default {$/;"	l
sdi0_default_mode	ste-snowball.dts	/^				sdi0_default_mode: sdi0_default {$/;"	l
sdi0_sleep_mode	ste-href-family-pinctrl.dtsi	/^				sdi0_sleep_mode: sdi0_sleep {$/;"	l
sdi1_default_mode	ste-href-family-pinctrl.dtsi	/^				sdi1_default_mode: sdi1_default {$/;"	l
sdi1_sleep_mode	ste-href-family-pinctrl.dtsi	/^				sdi1_sleep_mode: sdi1_sleep {$/;"	l
sdi2_default_mode	ste-href-family-pinctrl.dtsi	/^				sdi2_default_mode: sdi2_default {$/;"	l
sdi2_sleep_mode	ste-href-family-pinctrl.dtsi	/^				sdi2_sleep_mode: sdi2_sleep {$/;"	l
sdi4_default_mode	ste-href-family-pinctrl.dtsi	/^				sdi4_default_mode: sdi4_default {$/;"	l
sdi4_sleep_mode	ste-href-family-pinctrl.dtsi	/^				sdi4_sleep_mode: sdi4_sleep {$/;"	l
sdi_out	omap3-n900.dts	/^			sdi_out: endpoint {$/;"	l
sdiclk	ste-nomadik-stn8815.dtsi	/^		sdiclk: sdiclk@48M {$/;"	l	label:src
sdio	armada-370-xp.dtsi	/^			sdio: mvsdio@d4000 {$/;"	l
sdio	armada-375.dtsi	/^			sdio: mvsdio@d4000 {$/;"	l
sdio	bcm-nsp.dtsi	/^		sdio: sdhci@21000 {$/;"	l
sdio	kirkwood-6192.dtsi	/^		sdio: mvsdio@90000 {$/;"	l
sdio	kirkwood-6281.dtsi	/^		sdio: mvsdio@90000 {$/;"	l
sdio	kirkwood-6282.dtsi	/^		sdio: mvsdio@90000 {$/;"	l
sdio	rk3036.dtsi	/^	sdio: dwmmc@10218000 {$/;"	l
sdio	rk322x.dtsi	/^	sdio: dwmmc@30010000 {$/;"	l
sdio	rv1108.dtsi	/^	sdio: dwmmc@30120000 {$/;"	l
sdio0	dove.dtsi	/^			sdio0: sdio-host@92000 {$/;"	l
sdio0	rk3288.dtsi	/^	sdio0: dwmmc@ff0d0000 {$/;"	l
sdio0_bkpwr	rk3288.dtsi	/^			sdio0_bkpwr: sdio0-bkpwr {$/;"	l
sdio0_bus1	rk3288.dtsi	/^			sdio0_bus1: sdio0-bus1 {$/;"	l
sdio0_bus4	rk3288-veyron.dtsi	/^		sdio0_bus4: sdio0-bus4 {$/;"	l
sdio0_bus4	rk3288.dtsi	/^			sdio0_bus4: sdio0-bus4 {$/;"	l
sdio0_cd	rk3288.dtsi	/^			sdio0_cd: sdio0-cd {$/;"	l
sdio0_clk	rk3288-veyron.dtsi	/^		sdio0_clk: sdio0-clk {$/;"	l
sdio0_clk	rk3288.dtsi	/^			sdio0_clk: sdio0-clk {$/;"	l
sdio0_cmd	rk3288-veyron.dtsi	/^		sdio0_cmd: sdio0-cmd {$/;"	l
sdio0_cmd	rk3288.dtsi	/^			sdio0_cmd: sdio0-cmd {$/;"	l
sdio0_int	rk3288.dtsi	/^			sdio0_int: sdio0-int {$/;"	l
sdio0_pwr	rk3288.dtsi	/^			sdio0_pwr: sdio0-pwr {$/;"	l
sdio0_wp	rk3288.dtsi	/^			sdio0_wp: sdio0-wp {$/;"	l
sdio1	bcm11351.dtsi	/^	sdio1: sdio@3f180000 {$/;"	l
sdio1	bcm21664-garnet.dts	/^	sdio1: sdio@3f180000 {$/;"	l
sdio1	bcm21664.dtsi	/^	sdio1: sdio@3f180000 {$/;"	l
sdio1	bcm23550.dtsi	/^		sdio1: sdio@e80000 {$/;"	l
sdio1	dove.dtsi	/^			sdio1: sdio-host@90000 {$/;"	l
sdio1	rk3288.dtsi	/^	sdio1: dwmmc@ff0e0000 {$/;"	l
sdio1_bkpwr	rk3288.dtsi	/^			sdio1_bkpwr: sdio1-bkpwr {$/;"	l
sdio1_bus1	rk3288.dtsi	/^			sdio1_bus1: sdio1-bus1 {$/;"	l
sdio1_bus4	rk3288.dtsi	/^			sdio1_bus4: sdio1-bus4 {$/;"	l
sdio1_cd	rk3288.dtsi	/^			sdio1_cd: sdio1-cd {$/;"	l
sdio1_clk	rk3288.dtsi	/^			sdio1_clk: sdio1-clk {$/;"	l
sdio1_cmd	rk3288.dtsi	/^			sdio1_cmd: sdio1-cmd {$/;"	l
sdio1_int	rk3288.dtsi	/^			sdio1_int: sdio1-int {$/;"	l
sdio1_pwr	rk3288.dtsi	/^			sdio1_pwr: sdio1-pwr {$/;"	l
sdio1_wp	rk3288.dtsi	/^			sdio1_wp: sdio1-wp {$/;"	l
sdio2	bcm11351.dtsi	/^	sdio2: sdio@3f190000 {$/;"	l
sdio2	bcm21664-garnet.dts	/^	sdio2: sdio@3f190000 {$/;"	l
sdio2	bcm21664.dtsi	/^	sdio2: sdio@3f190000 {$/;"	l
sdio2	bcm23550.dtsi	/^		sdio2: sdio@e90000 {$/;"	l
sdio2	bcm28155-ap.dts	/^	sdio2: sdio@3f190000 {$/;"	l
sdio3	bcm11351.dtsi	/^	sdio3: sdio@3f1a0000 {$/;"	l
sdio3	bcm21664.dtsi	/^	sdio3: sdio@3f1a0000 {$/;"	l
sdio3	bcm23550.dtsi	/^		sdio3: sdio@ea0000 {$/;"	l
sdio4	bcm11351.dtsi	/^	sdio4: sdio@3f1b0000 {$/;"	l
sdio4	bcm21664-garnet.dts	/^	sdio4: sdio@3f1b0000 {$/;"	l
sdio4	bcm21664.dtsi	/^	sdio4: sdio@3f1b0000 {$/;"	l
sdio4	bcm23550.dtsi	/^		sdio4: sdio@eb0000 {$/;"	l
sdio4	bcm28155-ap.dts	/^	sdio4: sdio@3f1b0000 {$/;"	l
sdio_bus1	rk3036.dtsi	/^			sdio_bus1: sdio-bus1 {$/;"	l
sdio_bus4	rk3036.dtsi	/^			sdio_bus4: sdio-bus4 {$/;"	l
sdio_bus4	rk322x.dtsi	/^			sdio_bus4: sdio-bus4 {$/;"	l
sdio_cfg_func	hi3620-hi4511.dts	/^			sdio_cfg_func: sdio_cfg_func {$/;"	l	label:pmx1
sdio_clk	rk3036.dtsi	/^			sdio_clk: sdio-clk {$/;"	l
sdio_clk	rk322x.dtsi	/^			sdio_clk: sdio-clk {$/;"	l
sdio_cmd	rk3036.dtsi	/^			sdio_cmd: sdio-cmd {$/;"	l
sdio_cmd	rk322x.dtsi	/^			sdio_cmd: sdio-cmd {$/;"	l
sdio_pins	armada-375.dtsi	/^				sdio_pins: sdio-pins {$/;"	l	label:pinctrl
sdio_pins	armada-xp-98dx4251.dtsi	/^	sdio_pins: sdio-pins {$/;"	l
sdio_pins	armada-xp.dtsi	/^	sdio_pins: sdio-pins {$/;"	l
sdio_pins1	armada-370.dtsi	/^	sdio_pins1: sdio-pins1 {$/;"	l
sdio_pins2	armada-370.dtsi	/^	sdio_pins2: sdio-pins2 {$/;"	l
sdio_pins3	armada-370.dtsi	/^	sdio_pins3: sdio-pins3 {$/;"	l
sdio_pmx_func	hi3620-hi4511.dts	/^			sdio_pmx_func: sdio_pmx_func {$/;"	l	label:pmx0
sdio_pmx_idle	hi3620-hi4511.dts	/^			sdio_pmx_idle: sdio_pmx_idle {$/;"	l	label:pmx0
sdio_pwrseq	rk3036-kylin.dts	/^	sdio_pwrseq: sdio-pwrseq {$/;"	l
sdio_pwrseq	rk3288-firefly-reload.dts	/^	sdio_pwrseq: sdio-pwrseq {$/;"	l
sdio_pwrseq	rk3288-rock2-square.dts	/^	sdio_pwrseq: sdio-pwrseq {$/;"	l
sdio_pwrseq	rk3288-veyron.dtsi	/^	sdio_pwrseq: sdio-pwrseq {$/;"	l
sdio_st_pins	armada-375-db.dts	/^	sdio_st_pins: sdio-st-pins {$/;"	l
sdio_wifi	sun8i-q8-common.dtsi	/^	sdio_wifi: sdio_wifi@1 {$/;"	l
sdiowifi	sun8i-h3-beelink-x2.dts	/^	sdiowifi: sdio_wifi@1 {$/;"	l
sdldo_reg	bcm28155-ap.dts	/^		sdldo_reg: sdldo {$/;"	l
sdldo_reg	bcm59056.dtsi	/^		sdldo_reg: sdldo {$/;"	l
sdma	dra7.dtsi	/^		sdma: dma-controller@4a056000 {$/;"	l
sdma	imx25.dtsi	/^			sdma: sdma@53fd4000 {$/;"	l
sdma	imx35.dtsi	/^			sdma: sdma@53fd4000 {$/;"	l	label:aips2
sdma	imx50.dtsi	/^			sdma: sdma@63fb0000 {$/;"	l
sdma	imx51.dtsi	/^			sdma: sdma@83fb0000 {$/;"	l
sdma	imx53.dtsi	/^			sdma: sdma@63fb0000 {$/;"	l
sdma	imx6qdl.dtsi	/^			sdma: sdma@020ec000 {$/;"	l
sdma	imx6sl.dtsi	/^			sdma: sdma@020ec000 {$/;"	l
sdma	imx6sll.dtsi	/^			sdma: sdma@020ec000 {$/;"	l	label:aips1
sdma	imx6sx.dtsi	/^			sdma: sdma@020ec000 {$/;"	l
sdma	imx6ul.dtsi	/^			sdma: sdma@020ec000 {$/;"	l
sdma	imx6ull.dtsi	/^			sdma: sdma@020ec000 {$/;"	l
sdma	imx7s.dtsi	/^			sdma: sdma@30bd0000 {$/;"	l	label:aips3
sdma	omap2.dtsi	/^		sdma: dma-controller@48056000 {$/;"	l
sdma	omap3.dtsi	/^		sdma: dma-controller@48056000 {$/;"	l
sdma	omap4.dtsi	/^		sdma: dma-controller@4a056000 {$/;"	l
sdma	omap5.dtsi	/^		sdma: dma-controller@4a056000 {$/;"	l
sdma_fck	omap24xx-clocks.dtsi	/^	sdma_fck: sdma_fck {$/;"	l
sdma_ick	omap24xx-clocks.dtsi	/^	sdma_ick: sdma_ick@238 {$/;"	l
sdma_xbar	dra7.dtsi	/^				sdma_xbar: dma-router@b78 {$/;"	l	label:l4_cfg.scm
sdmmc	rk3036.dtsi	/^	sdmmc: dwmmc@10214000 {$/;"	l
sdmmc	rk322x.dtsi	/^	sdmmc: dwmmc@30000000 {$/;"	l
sdmmc	rk3288.dtsi	/^	sdmmc: dwmmc@ff0c0000 {$/;"	l
sdmmc	rv1108.dtsi	/^	sdmmc: dwmmc@30130000 {$/;"	l
sdmmc0	at91-sama5d27_som1_ek.dts	/^		sdmmc0: sdio-host@a0000000 {$/;"	l
sdmmc0	at91-sama5d2_xplained.dts	/^		sdmmc0: sdio-host@a0000000 {$/;"	l
sdmmc0	sama5d2.dtsi	/^		sdmmc0: sdio-host@a0000000 {$/;"	l
sdmmc0_gclk	sama5d2.dtsi	/^					sdmmc0_gclk: sdmmc0_gclk {$/;"	l
sdmmc0_hclk	sama5d2.dtsi	/^					sdmmc0_hclk: sdmmc0_hclk {$/;"	l
sdmmc0_pins_a	atlas6.dtsi	/^                                sdmmc0_pins_a: sdmmc0@0 {$/;"	l	label:gpio
sdmmc0_pins_a	prima2.dtsi	/^                                sdmmc0_pins_a: sdmmc0@0 {$/;"	l	label:gpio
sdmmc1	at91-sama5d27_som1_ek.dts	/^		sdmmc1: sdio-host@b0000000 {$/;"	l
sdmmc1	at91-sama5d2_xplained.dts	/^		sdmmc1: sdio-host@b0000000 {$/;"	l
sdmmc1	sama5d2.dtsi	/^		sdmmc1: sdio-host@b0000000 {$/;"	l
sdmmc1_gclk	sama5d2.dtsi	/^					sdmmc1_gclk: sdmmc1_gclk {$/;"	l
sdmmc1_hclk	sama5d2.dtsi	/^					sdmmc1_hclk: sdmmc1_hclk {$/;"	l
sdmmc1_pins_a	atlas6.dtsi	/^                                sdmmc1_pins_a: sdmmc1@0 {$/;"	l	label:gpio
sdmmc1_pins_a	prima2.dtsi	/^                                sdmmc1_pins_a: sdmmc1@0 {$/;"	l	label:gpio
sdmmc2_nowp_pins_a	atlas6.dtsi	/^				sdmmc2_nowp_pins_a: sdmmc2_nowp@0 {$/;"	l	label:gpio
sdmmc2_pins_a	atlas6.dtsi	/^                                sdmmc2_pins_a: sdmmc2@0 {$/;"	l	label:gpio
sdmmc2_pins_a	prima2.dtsi	/^                                sdmmc2_pins_a: sdmmc2@0 {$/;"	l	label:gpio
sdmmc3_pins_a	atlas6.dtsi	/^                                sdmmc3_pins_a: sdmmc3@0 {$/;"	l	label:gpio
sdmmc3_pins_a	prima2.dtsi	/^                                sdmmc3_pins_a: sdmmc3@0 {$/;"	l	label:gpio
sdmmc4_pins_a	prima2.dtsi	/^                                sdmmc4_pins_a: sdmmc4@0 {$/;"	l	label:gpio
sdmmc5_pins_a	atlas6.dtsi	/^                                sdmmc5_pins_a: sdmmc5@0 {$/;"	l	label:gpio
sdmmc5_pins_a	prima2.dtsi	/^                                sdmmc5_pins_a: sdmmc5@0 {$/;"	l	label:gpio
sdmmc_bus1	rk3036.dtsi	/^			sdmmc_bus1: sdmmc-bus1 {$/;"	l
sdmmc_bus1	rk3288.dtsi	/^			sdmmc_bus1: sdmmc-bus1 {$/;"	l
sdmmc_bus1	rv1108.dtsi	/^			sdmmc_bus1: sdmmc-bus1 {$/;"	l
sdmmc_bus4	rk3036.dtsi	/^			sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk322x.dtsi	/^			sdmmc_bus4: sdmmc-bus4 {$/;"	l	label:pinctrl
sdmmc_bus4	rk3288-evb.dtsi	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288-firefly-reload.dts	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288-firefly.dtsi	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288-miqi.dts	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288-phycore-rdk.dts	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288-tinker.dts	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288-veyron-sdmmc.dtsi	/^		sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rk3288.dtsi	/^			sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_bus4	rv1108.dtsi	/^			sdmmc_bus4: sdmmc-bus4 {$/;"	l
sdmmc_cd	rk3036.dtsi	/^			sdmmc_cd: sdmmc-cd {$/;"	l
sdmmc_cd	rk3288.dtsi	/^			sdmmc_cd: sdmmc-cd {$/;"	l
sdmmc_cd	rv1108.dtsi	/^			sdmmc_cd: sdmmc-cd {$/;"	l
sdmmc_cd_disabled	rk3288-veyron-sdmmc.dtsi	/^		sdmmc_cd_disabled: sdmmc-cd-disabled {$/;"	l
sdmmc_cd_gpio	rk3288-veyron-sdmmc.dtsi	/^		sdmmc_cd_gpio: sdmmc-cd-gpio {$/;"	l
sdmmc_clk	rk3036.dtsi	/^			sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk322x.dtsi	/^			sdmmc_clk: sdmmc-clk {$/;"	l	label:pinctrl
sdmmc_clk	rk3288-evb.dtsi	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288-firefly-reload.dts	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288-firefly.dtsi	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288-miqi.dts	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288-phycore-rdk.dts	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288-tinker.dts	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288-veyron-sdmmc.dtsi	/^		sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rk3288.dtsi	/^			sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	rv1108.dtsi	/^			sdmmc_clk: sdmmc-clk {$/;"	l
sdmmc_clk	socfpga.dtsi	/^					sdmmc_clk: sdmmc_clk {$/;"	l
sdmmc_clk	socfpga_arria10.dtsi	/^					sdmmc_clk: sdmmc_clk {$/;"	l
sdmmc_clk_divided	socfpga.dtsi	/^					sdmmc_clk_divided: sdmmc_clk_divided {$/;"	l
sdmmc_cmd	rk3036.dtsi	/^			sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk322x.dtsi	/^			sdmmc_cmd: sdmmc-cmd {$/;"	l	label:pinctrl
sdmmc_cmd	rk3288-evb.dtsi	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288-firefly-reload.dts	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288-firefly.dtsi	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288-miqi.dts	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288-phycore-rdk.dts	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288-tinker.dts	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288-veyron-sdmmc.dtsi	/^		sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rk3288.dtsi	/^			sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_cmd	rv1108.dtsi	/^			sdmmc_cmd: sdmmc-cmd {$/;"	l
sdmmc_free_clk	socfpga_arria10.dtsi	/^					sdmmc_free_clk: sdmmc_free_clk@f8 {$/;"	l
sdmmc_pins	lpc4357-ea4357-devkit.dts	/^	sdmmc_pins: sdmmc-pins {$/;"	l
sdmmc_pwr	rk3036-kylin.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3066a-mk808.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3066a-rayeager.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-evb.dtsi	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-firefly-reload.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-firefly.dtsi	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-miqi.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-phycore-rdk.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-popmetal.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-rock2-square.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_pwr	rk3288-tinker.dts	/^		sdmmc_pwr: sdmmc-pwr {$/;"	l
sdmmc_wp_gpio	rk3288-veyron-pinky.dts	/^		sdmmc_wp_gpio: sdmmc-wp-gpio {$/;"	l
sdr	socfpga.dtsi	/^		sdr: sdr@ffc25000 {$/;"	l
sdr	socfpga_arria10.dtsi	/^		sdr: sdr@ffc25000 {$/;"	l
sdram_pll	socfpga.dtsi	/^					sdram_pll: sdram_pll@c0 {$/;"	l
sdrc_ick	omap24xx-clocks.dtsi	/^	sdrc_ick: sdrc_ick@238 {$/;"	l
sdrc_ick	omap3xxx-clocks.dtsi	/^	sdrc_ick: sdrc_ick@a10 {$/;"	l
sdsr1_reg	bcm59056.dtsi	/^		sdsr1_reg: sdsr1 {$/;"	l
sdsr2_reg	bcm59056.dtsi	/^		sdsr2_reg: sdsr2 {$/;"	l
sdvenc_clkin_ck	dra7xx-clocks.dtsi	/^	sdvenc_clkin_ck: sdvenc_clkin_ck {$/;"	l
sdxldo_reg	bcm28155-ap.dts	/^		sdxldo_reg: sdxldo {$/;"	l
sdxldo_reg	bcm59056.dtsi	/^		sdxldo_reg: sdxldo {$/;"	l
sec_ctrl	imx6qdl.dtsi	/^				sec_ctrl: ctrl@0 {$/;"	l	label:crypto
sec_ctrl	imx6sx.dtsi	/^				sec_ctrl: ctrl@0 {$/;"	l	label:aips2.crypto
sec_ctrl	imx6ul.dtsi	/^				sec_ctrl: ctrl@0 {$/;"	l	label:aips2.crypto
sec_ctrl	imx7d.dtsi	/^		sec_ctrl: ctrl@0 {$/;"	l	label:crypto
sec_ctrl	imx7ulp.dtsi	/^			sec_ctrl: ctrl@0 {$/;"	l	label:ahbbridge0.crypto
sec_jr0	imx6qdl.dtsi	/^				sec_jr0: jr0@1000 {$/;"	l	label:crypto
sec_jr0	imx6sx.dtsi	/^				sec_jr0: jr0@1000 {$/;"	l	label:aips2.crypto
sec_jr0	imx6ul.dtsi	/^				sec_jr0: jr0@1000 {$/;"	l	label:aips2.crypto
sec_jr0	imx7d.dtsi	/^		sec_jr0: jr0@1000 {$/;"	l	label:crypto
sec_jr0	imx7ulp.dtsi	/^			sec_jr0: jr0@1000 {$/;"	l	label:ahbbridge0.crypto
sec_jr0	ls1021a.dtsi	/^			sec_jr0: jr@10000 {$/;"	l	label:crypto
sec_jr1	imx6qdl.dtsi	/^				sec_jr1: jr1@2000 {$/;"	l	label:crypto
sec_jr1	imx6sx.dtsi	/^				sec_jr1: jr1@2000 {$/;"	l	label:aips2.crypto
sec_jr1	imx6ul.dtsi	/^				sec_jr1: jr1@2000 {$/;"	l	label:aips2.crypto
sec_jr1	imx7d.dtsi	/^		sec_jr1: jr1@2000 {$/;"	l	label:crypto
sec_jr1	imx7ulp.dtsi	/^			sec_jr1: jr1@2000 {$/;"	l	label:ahbbridge0.crypto
sec_jr1	ls1021a.dtsi	/^			sec_jr1: jr@20000 {$/;"	l	label:crypto
sec_jr2	imx6ul.dtsi	/^				sec_jr2: jr2@3000 {$/;"	l	label:aips2.crypto
sec_jr2	imx7d.dtsi	/^		sec_jr2: jr2@3000 {$/;"	l	label:crypto
sec_jr2	ls1021a.dtsi	/^			sec_jr2: jr@30000 {$/;"	l	label:crypto
sec_jr3	ls1021a.dtsi	/^			sec_jr3: jr@40000 {$/;"	l	label:crypto
securam	sama5d2.dtsi	/^			securam: sram@f8044000 {$/;"	l
securam_clk	sama5d2.dtsi	/^					securam_clk: securam_clk {$/;"	l
securam_clk	sama5d4.dtsi	/^					securam_clk: securam_clk {$/;"	l
secure_32k_ck	dm816x-clocks.dtsi	/^	secure_32k_ck: secure_32k_ck {$/;"	l
secure_32k_ck	omap24xx-clocks.dtsi	/^	secure_32k_ck: secure_32k_ck {$/;"	l
secure_32k_clk_src_ck	dra7xx-clocks.dtsi	/^	secure_32k_clk_src_ck: secure_32k_clk_src_ck {$/;"	l
secure_32k_clk_src_ck	omap44xx-clocks.dtsi	/^	secure_32k_clk_src_ck: secure_32k_clk_src_ck {$/;"	l
secure_32k_clk_src_ck	omap54xx-clocks.dtsi	/^	secure_32k_clk_src_ck: secure_32k_clk_src_ck {$/;"	l
secure_32k_dclk_div	dra7xx-clocks.dtsi	/^	secure_32k_dclk_div: secure_32k_dclk_div@1c4 {$/;"	l
secure_32k_fck	omap3xxx-clocks.dtsi	/^	secure_32k_fck: secure_32k_fck {$/;"	l
security_l3_ick	omap34xx-omap36xx-clocks.dtsi	/^	security_l3_ick: security_l3_ick {$/;"	l
security_l4_ick2	omap34xx-omap36xx-clocks.dtsi	/^	security_l4_ick2: security_l4_ick2 {$/;"	l
select_button_pin	armada-xp-lenovo-ix4-300d.dts	/^	select_button_pin: select-button-pin {$/;"	l
sema4	imx6sx.dtsi	/^			sema4: sema4@02290000 { \/* sema4 *\/$/;"	l
sema4	imx7d.dtsi	/^	sema4: sema4@30ac0000 {$/;"	l
sensor1	imx53-tqma53.dtsi	/^	sensor1: lm75@48 {$/;"	l
sensor2	imx53-mba53.dts	/^	sensor2: lm75@49 {$/;"	l
serial0	arm-realview-eb.dtsi	/^		serial0: serial@10009000 {$/;"	l
serial0	arm-realview-pbx.dtsi	/^		serial0: serial@10009000 {$/;"	l
serial0	axm55xx.dtsi	/^			serial0: uart@2010080000 {$/;"	l
serial0	bcm63138.dtsi	/^		serial0: serial@600 {$/;"	l
serial0	da850-enbw-cmc.dts	/^		serial0: serial@42000 {$/;"	l
serial0	da850-evm.dts	/^		serial0: serial@42000 {$/;"	l
serial0	da850.dtsi	/^		serial0: serial@42000 {$/;"	l
serial0	uniphier-ld4.dtsi	/^		serial0: serial@54006800 {$/;"	l
serial0	uniphier-pro4.dtsi	/^		serial0: serial@54006800 {$/;"	l
serial0	uniphier-pro5.dtsi	/^		serial0: serial@54006800 {$/;"	l
serial0	uniphier-pxs2.dtsi	/^		serial0: serial@54006800 {$/;"	l
serial0	uniphier-sld8.dtsi	/^		serial0: serial@54006800 {$/;"	l
serial0_rtscts_pins	da850.dtsi	/^			serial0_rtscts_pins: pinmux_serial0_rtscts_pins {$/;"	l	label:pmx_core
serial0_rxtx_pins	da850.dtsi	/^			serial0_rxtx_pins: pinmux_serial0_rxtx_pins {$/;"	l	label:pmx_core
serial1	arm-realview-eb.dtsi	/^		serial1: serial@1000a000 {$/;"	l
serial1	arm-realview-pbx.dtsi	/^		serial1: serial@1000a000 {$/;"	l
serial1	axm55xx.dtsi	/^			serial1: uart@2010081000 {$/;"	l
serial1	bcm63138.dtsi	/^		serial1: serial@620 {$/;"	l
serial1	da850-enbw-cmc.dts	/^		serial1: serial@10c000 {$/;"	l
serial1	da850-evm.dts	/^		serial1: serial@10c000 {$/;"	l
serial1	da850.dtsi	/^		serial1: serial@10c000 {$/;"	l
serial1	uniphier-ld4.dtsi	/^		serial1: serial@54006900 {$/;"	l
serial1	uniphier-pro4.dtsi	/^		serial1: serial@54006900 {$/;"	l
serial1	uniphier-pro5.dtsi	/^		serial1: serial@54006900 {$/;"	l
serial1	uniphier-pxs2.dtsi	/^		serial1: serial@54006900 {$/;"	l
serial1	uniphier-sld8.dtsi	/^		serial1: serial@54006900 {$/;"	l
serial1_rtscts_pins	da850.dtsi	/^			serial1_rtscts_pins: pinmux_serial1_rtscts_pins {$/;"	l	label:pmx_core
serial1_rxtx_pins	da850.dtsi	/^			serial1_rxtx_pins: pinmux_serial1_rxtx_pins {$/;"	l	label:pmx_core
serial2	arm-realview-eb.dtsi	/^		serial2: serial@1000b000 {$/;"	l
serial2	arm-realview-pbx.dtsi	/^		serial2: serial@1000b000 {$/;"	l
serial2	axm55xx.dtsi	/^			serial2: uart@2010082000 {$/;"	l
serial2	da850-enbw-cmc.dts	/^		serial2: serial@10d000 {$/;"	l
serial2	da850-evm.dts	/^		serial2: serial@10d000 {$/;"	l
serial2	da850.dtsi	/^		serial2: serial@10d000 {$/;"	l
serial2	uniphier-ld4.dtsi	/^		serial2: serial@54006a00 {$/;"	l
serial2	uniphier-pro4.dtsi	/^		serial2: serial@54006a00 {$/;"	l
serial2	uniphier-pro5.dtsi	/^		serial2: serial@54006a00 {$/;"	l
serial2	uniphier-pxs2.dtsi	/^		serial2: serial@54006a00 {$/;"	l
serial2	uniphier-sld8.dtsi	/^		serial2: serial@54006a00 {$/;"	l
serial2_rtscts_pins	da850.dtsi	/^			serial2_rtscts_pins: pinmux_serial2_rtscts_pins {$/;"	l	label:pmx_core
serial2_rxtx_pins	da850.dtsi	/^			serial2_rxtx_pins: pinmux_serial2_rxtx_pins {$/;"	l	label:pmx_core
serial3	arm-realview-eb.dtsi	/^		serial3: serial@1000c000 {$/;"	l
serial3	arm-realview-pbx.dtsi	/^		serial3: serial@1000c000 {$/;"	l
serial3	axm55xx.dtsi	/^			serial3: uart@2010083000 {$/;"	l
serial3	uniphier-ld4.dtsi	/^		serial3: serial@54006b00 {$/;"	l
serial3	uniphier-pro4.dtsi	/^		serial3: serial@54006b00 {$/;"	l
serial3	uniphier-pro5.dtsi	/^		serial3: serial@54006b00 {$/;"	l
serial3	uniphier-pxs2.dtsi	/^		serial3: serial@54006b00 {$/;"	l
serial3	uniphier-sld8.dtsi	/^		serial3: serial@54006b00 {$/;"	l
serial_0	exynos3250.dtsi	/^		serial_0: serial@13800000 {$/;"	l
serial_0	exynos4.dtsi	/^	serial_0: serial@13800000 {$/;"	l
serial_0	exynos5.dtsi	/^		serial_0: serial@12C00000 {$/;"	l
serial_0	exynos5440.dtsi	/^	serial_0: serial@B0000 {$/;"	l
serial_1	exynos3250.dtsi	/^		serial_1: serial@13810000 {$/;"	l
serial_1	exynos4.dtsi	/^	serial_1: serial@13810000 {$/;"	l
serial_1	exynos5.dtsi	/^		serial_1: serial@12C10000 {$/;"	l
serial_1	exynos5440.dtsi	/^	serial_1: serial@C0000 {$/;"	l
serial_2	exynos3250.dtsi	/^		serial_2: serial@13820000 {$/;"	l
serial_2	exynos4.dtsi	/^	serial_2: serial@13820000 {$/;"	l
serial_2	exynos5.dtsi	/^		serial_2: serial@12C20000 {$/;"	l
serial_3	exynos4.dtsi	/^	serial_3: serial@13830000 {$/;"	l
serial_3	exynos5.dtsi	/^		serial_3: serial@12C30000 {$/;"	l
serial_config1	am335x-lxm.dts	/^	serial_config1: serial_config1@20 {$/;"	l
serial_config2	am335x-lxm.dts	/^	serial_config2: serial_config2@21 {$/;"	l
serial_flash	am335x-phycore-som.dtsi	/^	serial_flash: m25p80@0 {$/;"	l
serial_flash	rk3288-phycore-som.dtsi	/^	serial_flash: flash@0 {$/;"	l
serial_pins	qcom-ipq4019-ap.dk01.1.dtsi	/^			serial_pins: serial_pinmux {$/;"	l
serialsc	uniphier-support-card.dtsi	/^		serialsc: uart@b0000 {$/;"	l	label:support_card
service_default_mode	ste-href-ab8505.dtsi	/^						service_default_mode: service_default {$/;"	l
sflash	vf610-twr.dts	/^	sflash: at26df081a@0 {$/;"	l
sfp1	vf610-zii-dev-rev-b.dts	/^			sfp1: at24c04@50 {$/;"	l
sfp2	vf610-zii-dev-rev-b.dts	/^			sfp2: at24c04@50 {$/;"	l
sfp2	vf610-zii-dev-rev-c.dts	/^			sfp2: at24c04@50 {$/;"	l
sfp3	vf610-zii-dev-rev-b.dts	/^			sfp3: at24c04@50 {$/;"	l
sfp3	vf610-zii-dev-rev-c.dts	/^			sfp3: at24c04@50 {$/;"	l
sfp4	vf610-zii-dev-rev-b.dts	/^			sfp4: at24c04@50 {$/;"	l
sfpb_mutex	qcom-apq8064.dtsi	/^	sfpb_mutex: hwmutex {$/;"	l
sfpb_wrapper_mutex	qcom-apq8064.dtsi	/^		sfpb_wrapper_mutex: syscon@1200000 {$/;"	l	label:soc
sfr	sama5d2.dtsi	/^			sfr: sfr@f8030000 {$/;"	l
sfr	sama5d3.dtsi	/^			sfr: sfr@f0038000 {$/;"	l
sfr	sama5d4.dtsi	/^			sfr: sfr@f8028000 {$/;"	l
sfrbu	sama5d2.dtsi	/^			sfrbu: sfr@fc05c000 {$/;"	l
sgmii_phy0	ls1021a-twr.dts	/^	sgmii_phy0: ethernet-phy@0 {$/;"	l
sgmii_phy1c	ls1021a-qds.dts	/^				sgmii_phy1c: ethernet-phy@1c {$/;"	l	label:fpga.ls1021amdio3
sgmii_phy1d	ls1021a-qds.dts	/^				sgmii_phy1d: ethernet-phy@1d {$/;"	l	label:fpga.ls1021amdio4
sgmii_phy2	ls1021a-twr.dts	/^	sgmii_phy2: ethernet-phy@2 {$/;"	l
sgrf	rk3288.dtsi	/^	sgrf: syscon@ff740000 {$/;"	l
sgtl5000	imx28-apx4devkit.dts	/^				sgtl5000: codec@0a {$/;"	l	label:i2c0
sgtl5000	imx28-eukrea-mbmx28lc.dtsi	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx28-evk.dts	/^				sgtl5000: codec@0a {$/;"	l	label:i2c0
sgtl5000	imx28-m28evk.dts	/^				sgtl5000: codec@0a {$/;"	l	label:i2c0
sgtl5000	imx28-tx28.dts	/^	sgtl5000: sgtl5000@0a {$/;"	l
sgtl5000	imx51-babbage.dts	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx53-m53evk.dts	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx53-qsb-common.dtsi	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx53-tx53-x03x.dts	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx53-tx53-x13x.dts	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx53-voipac-bsb.dts	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	imx6q-bx50v3.dtsi	/^			sgtl5000: codec@0a {$/;"	l	label:pca9547.mux1_i2c4
sgtl5000	imx6q-h100.dts	/^	sgtl5000: sgtl5000@0a {$/;"	l
sgtl5000	imx6q-tbs2910.dts	/^	sgtl5000: sgtl5000@0a {$/;"	l
sgtl5000	imx6qdl-gw560x.dtsi	/^	sgtl5000: codec@a {$/;"	l
sgtl5000	imx6qdl-hummingboard.dtsi	/^	sgtl5000: sgtl5000@0a {$/;"	l
sgtl5000	imx6qdl-tx6.dtsi	/^	sgtl5000: sgtl5000@0a {$/;"	l
sgtl5000	imx6sx-19x19-arm2.dts	/^	sgtl5000: sgtl5000@0a {$/;"	l
sgtl5000	imx6ul-geam.dts	/^	sgtl5000: codec@a {$/;"	l
sgtl5000	imx6ul-isiot.dtsi	/^	sgtl5000: codec@a {$/;"	l
sgtl5000	imx6ul-tx6ul.dtsi	/^	sgtl5000: codec@0a {$/;"	l
sgtl5000	tegra124-apalis.dtsi	/^		sgtl5000: codec@a {$/;"	l
sgtl5000	tegra30-apalis.dtsi	/^		sgtl5000: codec@a {$/;"	l
sgtl5000	tegra30-colibri.dtsi	/^		sgtl5000: codec@a {$/;"	l
sgx_clk_mux	omap44xx-clocks.dtsi	/^	sgx_clk_mux: sgx_clk_mux@1220 {$/;"	l
sgx_clkdm	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	sgx_clkdm: sgx_clkdm {$/;"	l
sgx_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	sgx_fck: sgx_fck {$/;"	l
sgx_gate_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	sgx_gate_fck: sgx_gate_fck@b00 {$/;"	l
sgx_ick	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	sgx_ick: sgx_ick@b10 {$/;"	l
sgx_mux_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	sgx_mux_fck: sgx_mux_fck@b40 {$/;"	l
sh_fsi2	r8a7740.dtsi	/^	sh_fsi2: sound@fe1f0000 {$/;"	l
sh_fsi2	sh73a0.dtsi	/^	sh_fsi2: sound@ec230000 {$/;"	l
sha0_fck	am33xx-clocks.dtsi	/^	sha0_fck: sha0_fck {$/;"	l
sha0_fck	am43xx-clocks.dtsi	/^	sha0_fck: sha0_fck {$/;"	l
sha11_ick	omap34xx-omap36xx-clocks.dtsi	/^	sha11_ick: sha11_ick@a14 {$/;"	l
sha12_ick	omap3xxx-clocks.dtsi	/^	sha12_ick: sha12_ick@a10 {$/;"	l
sha256	nspire.dtsi	/^		sha256: crypto@CC000000 {$/;"	l
sha2md5_fck	omap44xx-clocks.dtsi	/^	sha2md5_fck: sha2md5_fck@15c8 {$/;"	l
sha_clk	at91sam9n12.dtsi	/^					sha_clk: sha_clk {$/;"	l
sha_clk	sama5d2.dtsi	/^					sha_clk: sha_clk {$/;"	l
sha_clk	sama5d3.dtsi	/^					sha_clk: sha_clk {$/;"	l
sha_clk	sama5d4.dtsi	/^					sha_clk: sha_clk {$/;"	l
sha_ick	omap24xx-clocks.dtsi	/^	sha_ick: sha_ick@21c {$/;"	l
sham	am33xx.dtsi	/^		sham: sham@53100000 {$/;"	l
sham	am4372.dtsi	/^		sham: sham@53100000 {$/;"	l
sham	dra7.dtsi	/^		sham: sham@53100000 {$/;"	l
sham	omap2.dtsi	/^		sham: sham@480a4000 {$/;"	l
sham	omap3.dtsi	/^		sham: sham@480c3000 {$/;"	l
sham	omap4.dtsi	/^		sham: sham@4b100000 {$/;"	l
shirq	spear300.dtsi	/^		shirq: interrupt-controller@0x50000000 {$/;"	l
shirq	spear310.dtsi	/^		shirq: interrupt-controller@0xb4000000 {$/;"	l
shirq	spear320.dtsi	/^		shirq: interrupt-controller@0xb3000000 {$/;"	l
si4713	omap3-n900.dts	/^	si4713: si4713@63 {$/;"	l
si4763	imx6qdl-sabreauto.dtsi	/^	si4763: si4763@63 {$/;"	l
si4763	imx6sx-sabreauto.dts	/^	si4763: si4763@63 {$/;"	l
si4763_va	imx6sx-sabreauto.dts	/^		si4763_va: f5v_tnr {$/;"	l
si4763_vd	imx6sx-sabreauto.dts	/^		si4763_vd: f3v3_tnr {$/;"	l
si4763_vio1	imx6sx-sabreauto.dts	/^		si4763_vio1: vio1_tnr {$/;"	l
si4763_vio2	imx6sx-sabreauto.dts	/^		si4763_vio2: vio2_tnr {$/;"	l
si476x_codec	imx6qdl-sabreauto.dtsi	/^		si476x_codec: si476x-codec {$/;"	l	label:si4763
si476x_codec	imx6sx-sabreauto.dts	/^		si476x_codec: si476x-codec {$/;"	l	label:si4763
si5351	dove-cubox.dts	/^	si5351: clock-generator {$/;"	l
si570	zynq-zc702.dts	/^			si570: clock-generator@5d {$/;"	l
si570	zynq-zc706.dts	/^			si570: clock-generator@5d {$/;"	l
sic	berlin2.dtsi	/^			sic: interrupt-controller@e000 {$/;"	l
sic	berlin2cd.dtsi	/^			sic: interrupt-controller@e000 {$/;"	l
sic	berlin2q.dtsi	/^			sic: interrupt-controller@e000 {$/;"	l
sic	integratorcp.dts	/^	sic: sic@ca000000 {$/;"	l
sic	versatile-ab.dts	/^		sic: intc@10003000 {$/;"	l
sic	versatile-pb.dts	/^		sic: intc@10003000 {$/;"	l
sic1	lpc32xx.dtsi	/^			sic1: interrupt-controller@4000c000 {$/;"	l
sic2	lpc32xx.dtsi	/^			sic2: interrupt-controller@40010000 {$/;"	l
sid	sun4i-a10.dtsi	/^		sid: eeprom@01c23800 {$/;"	l
sid	sun5i.dtsi	/^		sid: eeprom@01c23800 {$/;"	l
sid	sun7i-a20.dtsi	/^		sid: eeprom@01c23800 {$/;"	l
sii902x	backup/imx7dea-com-kit_v2.dts	/^	sii902x: sii902x@39 {$/;"	l
sii902x	imx6sxscm-evb.dts	/^	sii902x: sii902x@39 {$/;"	l
sii902x	imx6ulea-com-kit_v2.dts	/^	sii902x: sii902x@39 {$/;"	l
sii902x	imx7d-sdb.dts	/^	sii902x: sii902x@39 {$/;"	l
sii902x	imx7dea-com-kit_v2.dts	/^	sii902x: sii902x@39 {$/;"	l
sii902x	imx7dea-ucom-kit_v2.dts	/^	sii902x: sii902x@39 {$/;"	l
sii902x_reset	backup/imx7dea-com-kit_v2.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx6sl-evk.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx6sx-sdb-lcdif1.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx6sx-sdb.dtsi	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx6sxscm-1gb-evb-lcdif1-ldo.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx6sxscm-evb.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx6ulea-com-kit_v2.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx7dea-com-kit_v2.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sii902x_reset	imx7dea-ucom-kit_v2.dts	/^	sii902x_reset: sii902x-reset {$/;"	l
sim	imx7ulp.dtsi	/^		sim: sim@410a3000 {$/;"	l	label:ahbbridge1
sim1	imx6ul.dtsi	/^			sim1: sim@0218c000 {$/;"	l	label:aips2
sim1	imx7d.dtsi	/^	sim1: sim@30b90000 {$/;"	l
sim2	imx6ul.dtsi	/^			sim2: sim@021b4000 {$/;"	l
sim2	imx7d.dtsi	/^	sim2: sim@30ba0000 {$/;"	l
simdbg	imx28.dtsi	/^			simdbg: simdbg@8003c000 {$/;"	l
simenet	imx28.dtsi	/^			simenet: simenet@8003c700 {$/;"	l
simgpmisel	imx28.dtsi	/^			simgpmisel: simgpmisel@8003c200 {$/;"	l
simldo1_reg	bcm59056.dtsi	/^		simldo1_reg: simldo1 {$/;"	l
simldo2_reg	bcm59056.dtsi	/^		simldo2_reg: simldo2 {$/;"	l
simmemsel	imx28.dtsi	/^			simmemsel: simmemsel@8003c400 {$/;"	l
simplefb_hdmi	sun6i-a31.dtsi	/^		simplefb_hdmi: framebuffer@0 {$/;"	l
simplefb_lcd	sun6i-a31.dtsi	/^		simplefb_lcd: framebuffer@1 {$/;"	l
simplefb_lcd	sun8i-a23-a33.dtsi	/^		simplefb_lcd: framebuffer@0 {$/;"	l
simsspsel	imx28.dtsi	/^			simsspsel: simsspsel@8003c300 {$/;"	l
sirc	imx7ulp.dtsi	/^		sirc: clock@2 {$/;"	l
site2	vexpress-v2p-ca15-tc1.dts	/^	site2: hsb@40000000 {$/;"	l
site2	vexpress-v2p-ca15_a7.dts	/^	site2: hsb@40000000 {$/;"	l
site2	vexpress-v2p-ca5s.dts	/^	site2: hsb@40000000 {$/;"	l
site2	vexpress-v2p-ca9.dts	/^	site2: hsb@e0000000 {$/;"	l
ske_kpa2_default_mode	ste-href-family-pinctrl.dtsi	/^				ske_kpa2_default_mode: ske_kpa2_default {$/;"	l
ske_kpa2_sleep_mode	ste-href-family-pinctrl.dtsi	/^				ske_kpa2_sleep_mode: ske_kpa2_sleep {$/;"	l
ske_kpaoc1_default_mode	ste-href-family-pinctrl.dtsi	/^				ske_kpaoc1_default_mode: ske_kpaoc1_default {$/;"	l
skeclk	ste-nomadik-stn8815.dtsi	/^		skeclk: skeclk@48M {$/;"	l	label:src
slave_ccu	bcm11351.dtsi	/^		slave_ccu: slave_ccu {$/;"	l
slave_ccu	bcm21664.dtsi	/^		slave_ccu: slave_ccu {$/;"	l
slave_ccu	bcm23550.dtsi	/^		slave_ccu: slave_ccu {$/;"	l
slc	lpc32xx.dtsi	/^		slc: flash@20020000 {$/;"	l
slcr	zynq-7000.dtsi	/^		slcr: slcr@f8000000 {$/;"	l	label:amba
sleep0	exynos3250-monk.dts	/^	sleep0: sleep-state {$/;"	l
sleep0	exynos3250-rinato.dts	/^	sleep0: sleep-state {$/;"	l
sleep0	exynos4412-trats2.dts	/^	sleep0: sleep-states {$/;"	l
sleep1	exynos3250-monk.dts	/^	sleep1: sleep-state {$/;"	l
sleep1	exynos3250-rinato.dts	/^	sleep1: sleep-state {$/;"	l
sleep1	exynos4412-trats2.dts	/^	sleep1: sleep-states {$/;"	l
sleep2	exynos4412-trats2.dts	/^	sleep2: sleep-states {$/;"	l
sleep3	exynos4412-trats2.dts	/^	sleep3: sleep-states {$/;"	l
sleep_clk	qcom-apq8064.dtsi	/^		sleep_clk: sleep_clk {$/;"	l
sleep_clk	qcom-apq8084.dtsi	/^		sleep_clk: sleep_clk {$/;"	l
sleep_clk	qcom-ipq4019.dtsi	/^		sleep_clk: sleep_clk {$/;"	l
sleep_clk	qcom-ipq8064.dtsi	/^		sleep_clk: sleep_clk {$/;"	l
sleep_clk	qcom-msm8974.dtsi	/^		sleep_clk: sleep_clk {$/;"	l
slimbus1_fclk_0	omap44xx-clocks.dtsi	/^	slimbus1_fclk_0: slimbus1_fclk_0@560 {$/;"	l
slimbus1_fclk_1	omap44xx-clocks.dtsi	/^	slimbus1_fclk_1: slimbus1_fclk_1@560 {$/;"	l
slimbus1_fclk_2	omap44xx-clocks.dtsi	/^	slimbus1_fclk_2: slimbus1_fclk_2@560 {$/;"	l
slimbus1_slimbus_clk	omap44xx-clocks.dtsi	/^	slimbus1_slimbus_clk: slimbus1_slimbus_clk@560 {$/;"	l
slimbus1_slimbus_clk	omap54xx-clocks.dtsi	/^	slimbus1_slimbus_clk: slimbus1_slimbus_clk@560 {$/;"	l
slimbus2_fclk_0	omap44xx-clocks.dtsi	/^	slimbus2_fclk_0: slimbus2_fclk_0@1538 {$/;"	l
slimbus2_fclk_1	omap44xx-clocks.dtsi	/^	slimbus2_fclk_1: slimbus2_fclk_1@1538 {$/;"	l
slimbus2_slimbus_clk	omap44xx-clocks.dtsi	/^	slimbus2_slimbus_clk: slimbus2_slimbus_clk@1538 {$/;"	l
slimbus_clk	omap44xx-clocks.dtsi	/^	slimbus_clk: slimbus_clk@108 {$/;"	l
slimbus_clk	omap54xx-clocks.dtsi	/^	slimbus_clk: slimbus_clk@108 {$/;"	l
slimbus_src_clk	omap44xx-clocks.dtsi	/^	slimbus_src_clk: slimbus_src_clk {$/;"	l
slimbus_src_clk	omap54xx-clocks.dtsi	/^	slimbus_src_clk: slimbus_src_clk {$/;"	l
slow_clk	ste-u300.dts	/^		slow_clk: slow_clk@13M {$/;"	l	label:syscon
slow_osc	at91sam9g45.dtsi	/^				slow_osc: slow_osc {$/;"	l
slow_osc	at91sam9n12.dtsi	/^				slow_osc: slow_osc {$/;"	l
slow_osc	at91sam9rl.dtsi	/^				slow_osc: slow_osc {$/;"	l
slow_osc	at91sam9x5.dtsi	/^				slow_osc: slow_osc {$/;"	l
slow_osc	sama5d3.dtsi	/^				slow_osc: slow_osc {$/;"	l
slow_rc_osc	at91sam9260.dtsi	/^				slow_rc_osc: slow_rc_osc {$/;"	l	label:pmc
slow_rc_osc	at91sam9g45.dtsi	/^				slow_rc_osc: slow_rc_osc {$/;"	l
slow_rc_osc	at91sam9n12.dtsi	/^				slow_rc_osc: slow_rc_osc {$/;"	l
slow_rc_osc	at91sam9rl.dtsi	/^				slow_rc_osc: slow_rc_osc {$/;"	l
slow_rc_osc	at91sam9x5.dtsi	/^				slow_rc_osc: slow_rc_osc {$/;"	l
slow_rc_osc	sama5d3.dtsi	/^				slow_rc_osc: slow_rc_osc {$/;"	l
slow_xtal	at91rm9200.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9260.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9261.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9263.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9g45.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9n12.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9rl.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	at91sam9x5.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	sama5d2.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	sama5d3.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slow_xtal	sama5d4.dtsi	/^		slow_xtal: slow_xtal {$/;"	l
slpm_in_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_in_pdis: slpm_in_pdis {$/;"	l
slpm_in_pu	ste-nomadik-pinctrl.dtsi	/^	slpm_in_pu: slpm_in_pu {$/;"	l
slpm_in_pu_wkup_pdis_en	ste-nomadik-pinctrl.dtsi	/^	slpm_in_pu_wkup_pdis_en: slpm_in_wkup_pdis_en {$/;"	l
slpm_in_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_in_wkup_pdis: slpm_in_wkup_pdis {$/;"	l
slpm_in_wkup_pdis_en	ste-nomadik-pinctrl.dtsi	/^	slpm_in_wkup_pdis_en: slpm_in_wkup_pdis_en {$/;"	l
slpm_out_hi	ste-nomadik-pinctrl.dtsi	/^	slpm_out_hi: slpm_out_hi {$/;"	l
slpm_out_hi_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_out_hi_wkup_pdis: slpm_out_hi_wkup_pdis {$/;"	l
slpm_out_lo	ste-nomadik-pinctrl.dtsi	/^	slpm_out_lo: slpm_out_lo {$/;"	l
slpm_out_lo_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_out_lo_pdis: slpm_out_lo_pdis {$/;"	l
slpm_out_lo_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_out_lo_wkup_pdis: slpm_out_lo_wkup_pdis {$/;"	l
slpm_out_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_out_wkup_pdis: slpm_out_wkup_pdis {$/;"	l
slpm_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_pdis: slpm_pdis {$/;"	l
slpm_wkup_pdis	ste-nomadik-pinctrl.dtsi	/^	slpm_wkup_pdis: slpm_wkup_pdis {$/;"	l
slpm_wkup_pdis_en	ste-nomadik-pinctrl.dtsi	/^	slpm_wkup_pdis_en: slpm_wkup_pdis_en {$/;"	l
sm2_reg	tegra20-colibri-512.dtsi	/^				sm2_reg: regulator@3 {$/;"	l
sm2_reg	tegra20-harmony.dts	/^				sm2_reg: sm2 {$/;"	l	label:pmic
sm2_reg	tegra20-paz00.dts	/^				sm2_reg: sm2 {$/;"	l	label:pmic
sm2_reg	tegra20-seaboard.dts	/^				sm2_reg: sm2 {$/;"	l	label:pmic
sm2_reg	tegra20-tamonten.dtsi	/^				sm2_reg: sm2 {$/;"	l	label:pmic
sm2_reg	tegra20-ventana.dts	/^				sm2_reg: sm2 {$/;"	l	label:pmic
sm_gpio0	berlin2.dtsi	/^			sm_gpio0: gpio@c000 {$/;"	l
sm_gpio0	berlin2cd.dtsi	/^			sm_gpio0: gpio@c000 {$/;"	l
sm_gpio0	berlin2q.dtsi	/^			sm_gpio0: gpio@c000 {$/;"	l
sm_gpio1	berlin2.dtsi	/^			sm_gpio1: gpio@5000 {$/;"	l
sm_gpio1	berlin2cd.dtsi	/^			sm_gpio1: gpio@5000 {$/;"	l
sm_gpio1	berlin2q.dtsi	/^			sm_gpio1: gpio@5000 {$/;"	l
smartreflex0_fck	am33xx-clocks.dtsi	/^	smartreflex0_fck: smartreflex0_fck {$/;"	l
smartreflex0_fck	am43xx-clocks.dtsi	/^	smartreflex0_fck: smartreflex0_fck {$/;"	l
smartreflex1_fck	am33xx-clocks.dtsi	/^	smartreflex1_fck: smartreflex1_fck {$/;"	l
smartreflex1_fck	am43xx-clocks.dtsi	/^	smartreflex1_fck: smartreflex1_fck {$/;"	l
smartreflex_core	omap3.dtsi	/^		smartreflex_core: smartreflex@480cb000 {$/;"	l
smartreflex_core_fck	omap44xx-clocks.dtsi	/^	smartreflex_core_fck: smartreflex_core_fck@638 {$/;"	l
smartreflex_iva_fck	omap44xx-clocks.dtsi	/^	smartreflex_iva_fck: smartreflex_iva_fck@630 {$/;"	l
smartreflex_mpu_fck	omap44xx-clocks.dtsi	/^	smartreflex_mpu_fck: smartreflex_mpu_fck@628 {$/;"	l
smartreflex_mpu_iva	omap3.dtsi	/^		smartreflex_mpu_iva: smartreflex@480c9000 {$/;"	l
smbb	qcom-pm8941.dtsi	/^		smbb: charger@1000 {$/;"	l
smbclk	vexpress-v2p-ca15-tc1.dts	/^		smbclk: oscclk6 {$/;"	l
smbclk	vexpress-v2p-ca15_a7.dts	/^		smbclk: oscclk6 {$/;"	l
smbclk	vexpress-v2p-ca5s.dts	/^		smbclk: oscclk5 {$/;"	l
smbclk	vexpress-v2p-ca9.dts	/^		smbclk: oscclk2: tcrefclk {$/;"	l
smc	at91sam9260.dtsi	/^			smc: smc@ffffec00 {$/;"	l
smc	at91sam9261.dtsi	/^			smc: smc@ffffec00 {$/;"	l
smc	at91sam9g45.dtsi	/^			smc: smc@ffffe800 {$/;"	l
smc	at91sam9n12.dtsi	/^			smc: smc@ffffea00 {$/;"	l
smc	at91sam9rl.dtsi	/^			smc: smc@ffffec00 {$/;"	l
smc	at91sam9x5.dtsi	/^			smc: smc@ffffea00 {$/;"	l
smc0	at91sam9263.dtsi	/^			smc0: smc@ffffe400 {$/;"	l
smc0	imx7ulp-evk-wm8960.dts	/^		smc0: smc0@410a4000 {$/;"	l	label:aips1
smc1	at91sam9263.dtsi	/^			smc1: smc@ffffea00 {$/;"	l
smc1	imx7ulp.dtsi	/^		smc1: smc1@40410000 {$/;"	l	label:ahbbridge0
smd	at91sam9x5.dtsi	/^				smd: smdclk {$/;"	l	label:pmc
smd	sama5d3.dtsi	/^				smd: smdclk {$/;"	l	label:pmc
smd	sama5d4.dtsi	/^				smd: smdclk {$/;"	l	label:pmc
smd_clk	at91sam9x5.dtsi	/^					smd_clk: smd_clk {$/;"	l
smd_clk	sama5d4.dtsi	/^					smd_clk: smd_clk {$/;"	l
smdck	at91sam9x5.dtsi	/^					smdck: smdck {$/;"	l	label:pmc
smdck	sama5d3.dtsi	/^					smdck: smdck {$/;"	l	label:pmc
smdck	sama5d4.dtsi	/^					smdck: smdck {$/;"	l	label:pmc
smem_mem	qcom-apq8084.dtsi	/^		smem_mem: smem_region@fa00000 {$/;"	l
smem_region	qcom-apq8064.dtsi	/^		smem_region: smem@80000000 {$/;"	l
smem_region	qcom-msm8974.dtsi	/^		smem_region: smem@fa00000 {$/;"	l
smi	spear1310-evb.dts	/^		smi: flash@ea000000 {$/;"	l
smi	spear1340-evb.dts	/^		smi: flash@ea000000 {$/;"	l
smi	spear13xx.dtsi	/^		smi: flash@ea000000 {$/;"	l
smi	spear300-evb.dts	/^		smi: flash@fc000000 {$/;"	l
smi	spear310-evb.dts	/^		smi: flash@fc000000 {$/;"	l
smi	spear320-evb.dts	/^		smi: flash@fc000000 {$/;"	l
smi	spear320-hmi.dts	/^		smi: flash@fc000000 {$/;"	l
smi	spear3xx.dtsi	/^		smi: flash@fc000000 {$/;"	l
smi	spear600.dtsi	/^		smi: flash@fc000000 {$/;"	l
smi_common	mt2701.dtsi	/^	smi_common: smi@1000c000 {$/;"	l
smia_1	omap3-n9.dts	/^	smia_1: camera@10 {$/;"	l
smia_1	omap3-n950.dts	/^	smia_1: camera@10 {$/;"	l
smia_1_1	omap3-n9.dts	/^			smia_1_1: endpoint {$/;"	l	label:smia_1
smia_1_1	omap3-n950.dts	/^			smia_1_1: endpoint {$/;"	l	label:smia_1
smp_twd_clk	ste-dbx5x0.dtsi	/^			smp_twd_clk: smp-twd-clock {$/;"	l
smps10_out1_reg	omap5-board-common.dtsi	/^				smps10_out1_reg: smps10_out1 {$/;"	l	label:palmas
smps10_out1_reg	omap5-cm-t54.dts	/^				smps10_out1_reg: smps10_out1 {$/;"	l	label:palmas
smps10_out2_reg	omap5-board-common.dtsi	/^				smps10_out2_reg: smps10_out2 {$/;"	l	label:palmas
smps10_out2_reg	omap5-cm-t54.dts	/^				smps10_out2_reg: smps10_out2 {$/;"	l	label:palmas
smps123_reg	dra7-evm.dts	/^				smps123_reg: smps123 {$/;"	l	label:tps659038
smps123_reg	omap5-board-common.dtsi	/^				smps123_reg: smps123 {$/;"	l	label:palmas
smps123_reg	omap5-cm-t54.dts	/^				smps123_reg: smps123 {$/;"	l	label:palmas
smps12_reg	am57xx-beagle-x15-common.dtsi	/^				smps12_reg: smps12 {$/;"	l	label:tps659038
smps12_reg	am57xx-cl-som-am57x.dts	/^				smps12_reg: smps12 {$/;"	l	label:tps659038
smps12_reg	am57xx-idk-common.dtsi	/^				smps12_reg: smps12 {$/;"	l	label:tps659038
smps12_reg	dra76-evm.dts	/^				smps12_reg: smps12 {$/;"	l	label:tps65917.tps65917_regulators
smps1_reg	dra72-evm-tps65917.dtsi	/^			smps1_reg: smps1 {$/;"	l	label:tps65917_regulators
smps2_reg	dra72-evm-tps65917.dtsi	/^			smps2_reg: smps2 {$/;"	l	label:tps65917_regulators
smps3_reg	am57xx-beagle-x15-common.dtsi	/^				smps3_reg: smps3 {$/;"	l	label:tps659038
smps3_reg	am57xx-cl-som-am57x.dts	/^				smps3_reg: smps3 {$/;"	l	label:tps659038
smps3_reg	am57xx-idk-common.dtsi	/^				smps3_reg: smps3 {$/;"	l	label:tps659038
smps3_reg	dra72-evm-tps65917.dtsi	/^			smps3_reg: smps3 {$/;"	l	label:tps65917_regulators
smps3_reg	dra76-evm.dts	/^				smps3_reg: smps3 {$/;"	l	label:tps65917.tps65917_regulators
smps45_reg	am57xx-beagle-x15-common.dtsi	/^				smps45_reg: smps45 {$/;"	l	label:tps659038
smps45_reg	am57xx-cl-som-am57x.dts	/^				smps45_reg: smps45 {$/;"	l	label:tps659038
smps45_reg	am57xx-idk-common.dtsi	/^				smps45_reg: smps45 {$/;"	l	label:tps659038
smps45_reg	dra7-evm.dts	/^				smps45_reg: smps45 {$/;"	l	label:tps659038
smps45_reg	omap5-board-common.dtsi	/^				smps45_reg: smps45 {$/;"	l	label:palmas
smps45_reg	omap5-cm-t54.dts	/^				smps45_reg: smps45 {$/;"	l	label:palmas
smps4_reg	dra72-evm-tps65917.dtsi	/^			smps4_reg: smps4 {$/;"	l	label:tps65917_regulators
smps4_reg	dra76-evm.dts	/^				smps4_reg: smps4 {$/;"	l	label:tps65917.tps65917_regulators
smps5_reg	dra72-evm-tps65917.dtsi	/^			smps5_reg: smps5 {$/;"	l	label:tps65917_regulators
smps5_reg	dra76-evm.dts	/^				smps5_reg: smps5 {$/;"	l	label:tps65917.tps65917_regulators
smps6_reg	am57xx-beagle-x15-common.dtsi	/^				smps6_reg: smps6 {$/;"	l	label:tps659038
smps6_reg	am57xx-cl-som-am57x.dts	/^				smps6_reg: smps6 {$/;"	l	label:tps659038
smps6_reg	am57xx-idk-common.dtsi	/^				smps6_reg: smps6 {$/;"	l	label:tps659038
smps6_reg	dra7-evm.dts	/^				smps6_reg: smps6 {$/;"	l	label:tps659038
smps6_reg	omap5-board-common.dtsi	/^				smps6_reg: smps6 {$/;"	l	label:palmas
smps6_reg	omap5-cm-t54.dts	/^				smps6_reg: smps6 {$/;"	l	label:palmas
smps7_reg	am57xx-cl-som-am57x.dts	/^				smps7_reg: smps7 {$/;"	l	label:tps659038
smps7_reg	am57xx-idk-common.dtsi	/^				smps7_reg: smps7 {$/;"	l	label:tps659038
smps7_reg	dra7-evm.dts	/^				smps7_reg: smps7 {$/;"	l	label:tps659038
smps7_reg	omap5-board-common.dtsi	/^				smps7_reg: smps7 {$/;"	l	label:palmas
smps7_reg	omap5-cm-t54.dts	/^				smps7_reg: smps7 {$/;"	l	label:palmas
smps8_reg	am57xx-beagle-x15-common.dtsi	/^				smps8_reg: smps8 {$/;"	l	label:tps659038
smps8_reg	am57xx-cl-som-am57x.dts	/^				smps8_reg: smps8 {$/;"	l	label:tps659038
smps8_reg	am57xx-idk-common.dtsi	/^				smps8_reg: smps8 {$/;"	l	label:tps659038
smps8_reg	dra7-evm.dts	/^				smps8_reg: smps8 {$/;"	l	label:tps659038
smps8_reg	omap5-board-common.dtsi	/^				smps8_reg: smps8 {$/;"	l	label:palmas
smps8_reg	omap5-cm-t54.dts	/^				smps8_reg: smps8 {$/;"	l	label:palmas
smps9_reg	am57xx-cl-som-am57x.dts	/^				smps9_reg: smps9 {$/;"	l	label:tps659038
smps9_reg	am57xx-idk-common.dtsi	/^				smps9_reg: smps9 {$/;"	l	label:tps659038
smps9_reg	dra7-evm.dts	/^				smps9_reg: smps9 {$/;"	l	label:tps659038
smps9_reg	omap5-board-common.dtsi	/^				smps9_reg: smps9 {$/;"	l	label:palmas
smps9_reg	omap5-cm-t54.dts	/^				smps9_reg: smps9 {$/;"	l	label:palmas
smsc1	omap3-cm-t3x30.dtsi	/^	smsc1: ethernet@gpmc {$/;"	l
smsc1	omap3-overo-tobiduo-common.dtsi	/^	smsc1: ethernet@gpmc {$/;"	l
smsc1_pins	omap3-cm-t3x30.dtsi	/^	smsc1_pins: pinmux_smsc1_pins {$/;"	l
smsc2	omap3-overo-tobiduo-common.dtsi	/^	smsc2: ethernet@4,0 {$/;"	l
smsc2	omap3-sb-t35.dtsi	/^	smsc2: ethernet@4,0 {$/;"	l
smsc2_pins	omap3-sb-t35.dtsi	/^	smsc2_pins: pinmux_smsc2_pins {$/;"	l
smsc911x_pins	omap3-evm-37xx.dts	/^	smsc911x_pins: pinmux_smsc911x_pins {$/;"	l
smsc9221_pins	omap3-igep0020-common.dtsi	/^	smsc9221_pins: pinmux_smsc9221_pins {$/;"	l
smsc_pins	omap4-duovero-parlor.dts	/^	smsc_pins: pinmux_smsc_pins {$/;"	l
sn65hvs882	am437x-idk-evm.dts	/^	sn65hvs882: sn65hvs882@0 {$/;"	l
sn65hvs882	am57xx-idk-common.dtsi	/^	sn65hvs882: sn65hvs882@0 {$/;"	l
sndcodec	r8a7778-bockw.dts	/^		sndcodec: simple-audio-card,codec {$/;"	l
sndcodec	r8a7790-lager.dts	/^		sndcodec: simple-audio-card,codec {$/;"	l	label:rsnd_ak4643
sndcodec	r8a7791-koelsch.dts	/^		sndcodec: simple-audio-card,codec {$/;"	l	label:rsnd_ak4643
sndcodec	r8a7793-gose.dts	/^		sndcodec: simple-audio-card,codec {$/;"	l	label:rsnd_ak4643
sndcpu	r8a7778-bockw.dts	/^		sndcpu: simple-audio-card,cpu {$/;"	l
sndcpu	r8a7790-lager.dts	/^		sndcpu: simple-audio-card,cpu {$/;"	l	label:rsnd_ak4643
sndcpu	r8a7791-koelsch.dts	/^		sndcpu: simple-audio-card,cpu {$/;"	l	label:rsnd_ak4643
sndcpu	r8a7793-gose.dts	/^		sndcpu: simple-audio-card,cpu {$/;"	l	label:rsnd_ak4643
snvs	imx6qdl.dtsi	/^			snvs: snvs@020cc000 {$/;"	l
snvs	imx6sl.dtsi	/^			snvs: snvs@020cc000 {$/;"	l
snvs	imx6sll.dtsi	/^			snvs: snvs@020cc000 {$/;"	l	label:aips1
snvs	imx6sx.dtsi	/^			snvs: snvs@020cc000 {$/;"	l
snvs	imx6ul.dtsi	/^			snvs: snvs@020cc000 {$/;"	l
snvs	imx6ull.dtsi	/^			snvs: snvs@020cc000 {$/;"	l
snvs	imx7s.dtsi	/^			snvs: snvs@30370000 {$/;"	l	label:aips1
snvs0	vfxxx.dtsi	/^			snvs0: snvs@400a7000 {$/;"	l	label:aips1
snvs_gpr	imx6sll.dtsi	/^			snvs_gpr: snvs-gpr@0x021c4000 {$/;"	l
snvs_gpr	imx6ull.dtsi	/^			snvs_gpr: snvs-gpr@0x02294000 {$/;"	l	label:aips3
snvs_poweroff	imx6qdl.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:snvs
snvs_poweroff	imx6sl.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:snvs
snvs_poweroff	imx6sll.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:aips1.snvs
snvs_poweroff	imx6sx.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:snvs
snvs_poweroff	imx6ul.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:snvs
snvs_poweroff	imx6ull.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:snvs
snvs_poweroff	imx7s.dtsi	/^				snvs_poweroff: snvs-poweroff {$/;"	l	label:aips1.snvs
snvs_pwrkey	imx6sll.dtsi	/^				snvs_pwrkey: snvs-powerkey {$/;"	l	label:aips1.snvs
snvs_pwrkey	imx6sx.dtsi	/^				snvs_pwrkey: snvs-powerkey {$/;"	l	label:snvs
snvs_pwrkey	imx6ul.dtsi	/^				snvs_pwrkey: snvs-powerkey {$/;"	l	label:snvs
snvs_pwrkey	imx6ull.dtsi	/^				snvs_pwrkey: snvs-powerkey {$/;"	l	label:snvs
snvs_pwrkey	imx7s.dtsi	/^				snvs_pwrkey: snvs-powerkey {$/;"	l	label:aips1.snvs
snvs_reg	backup/imx7dea-com-kit_v2.dts	/^                        snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6dlea-com.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6dqscm-qwks-rev2.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6q-dmo-edmqmx6.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6q-gw5400-a.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6q-mccmon6.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pfuze100
snvs_reg	imx6qdl-apalis.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6qdl-colibri.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6qdl-gw54xx.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6qdl-sabreauto.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6qdl-sabresd.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6qdl-zii-rdu2.dtsi	/^			snvs_reg: vsnvs {$/;"	l
snvs_reg	imx6qea-com.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sl-evk.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sll-evk.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sll-lpddr3-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sx-14x14-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sx-19x19-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sx-sabreauto.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sx-sdb-reva.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sx-sdb.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sx-udoo-neo.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sxea-com.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6sxscm-evb.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6ul-14x14-ddr3-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6ul-9x9-evk.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6ulea-com.dtsi	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6ull-14x14-ddr3-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx6ull-9x9-evk.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-12x12-ddr3-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-12x12-lpddr3-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-19x19-lpddr2-arm2.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-cl-som-imx7.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-nitrogen7.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-pico.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7d-sdb.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7dea-com-kit.dts	/^                        snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7dea-com-kit_v2.dts	/^                        snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7dea-com-ptp.dts	/^                        snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_reg	imx7s-warp.dts	/^			snvs_reg: vsnvs {$/;"	l	label:pmic
snvs_rtc	imx6qdl.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:snvs
snvs_rtc	imx6sl.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:snvs
snvs_rtc	imx6sll.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:aips1.snvs
snvs_rtc	imx6sx.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:snvs
snvs_rtc	imx6ul.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:snvs
snvs_rtc	imx6ull.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:snvs
snvs_rtc	imx7s.dtsi	/^				snvs_rtc: snvs-rtc-lp {$/;"	l	label:aips1.snvs
snvslp	imx6ul.dtsi	/^			snvslp: snvs@020b0000 {$/;"	l
snvslp	imx6ull.dtsi	/^			snvslp: snvs@020b0000 {$/;"	l
snvsrtc	vfxxx.dtsi	/^				snvsrtc: snvs-rtc-lp {$/;"	l	label:aips1.snvs0
soc	arm-realview-pbx.dtsi	/^	soc: soc@0 {$/;"	l
soc	exynos3250.dtsi	/^	soc: soc {$/;"	l
soc	exynos5.dtsi	/^	soc: soc {$/;"	l
soc	exynos5250.dtsi	/^	soc: soc {$/;"	l
soc	exynos5260.dtsi	/^	soc: soc {$/;"	l
soc	exynos5410.dtsi	/^	soc: soc {$/;"	l
soc	exynos5420.dtsi	/^	soc: soc {$/;"	l
soc	exynos54xx.dtsi	/^	soc: soc {$/;"	l
soc	qcom-apq8064.dtsi	/^	soc: soc {$/;"	l
soc	qcom-apq8084.dtsi	/^	soc: soc {$/;"	l
soc	qcom-ipq8064.dtsi	/^	soc: soc {$/;"	l
soc	qcom-mdm9615.dtsi	/^	soc: soc {$/;"	l
soc	qcom-msm8660.dtsi	/^	soc: soc {$/;"	l
soc	qcom-msm8960.dtsi	/^	soc: soc {$/;"	l
soc	qcom-msm8974.dtsi	/^	soc: soc {$/;"	l
soc	s3c64xx.dtsi	/^	soc: soc {$/;"	l
soc_clocks	mmp2.dtsi	/^		soc_clocks: clocks{$/;"	l
soc_clocks	pxa168.dtsi	/^		soc_clocks: clocks{$/;"	l
soc_clocks	pxa910.dtsi	/^		soc_clocks: clocks{$/;"	l
soc_pinctrl	berlin2.dtsi	/^			soc_pinctrl: pin-controller {$/;"	l	label:chip
soc_pinctrl	berlin2cd.dtsi	/^			soc_pinctrl: pin-controller {$/;"	l	label:chip
soc_pinctrl	berlin2q.dtsi	/^			soc_pinctrl: pin-controller {$/;"	l	label:chip
socfpga_axi_setup	socfpga_arria10.dtsi	/^		socfpga_axi_setup: stmmac-axi-config {$/;"	l
soctherm	tegra124.dtsi	/^	soctherm: thermal-sensor@700e2000 {$/;"	l
softreset	stih407-family.dtsi	/^		softreset: softreset-controller {$/;"	l
sosc	imx7ulp.dtsi	/^		sosc: clock@1 {$/;"	l
sound	am335x-pepper.dts	/^	sound: sound_iface {$/;"	l
sound	am335x-wega.dtsi	/^	sound: sound_iface {$/;"	l
sound	exynos4412-odroid-common.dtsi	/^	sound: sound {$/;"	l
sound	exynos5410-odroidxu.dts	/^	sound: sound {$/;"	l
sound	exynos5422-odroidxu3-audio.dtsi	/^	sound: sound {$/;"	l
sound	imx6ul-14x14-evk.dts	/^	sound: sound {$/;"	l
sound	mt2701-evb.dts	/^	sound:sound {$/;"	l
sound	omap3-n900.dts	/^	sound: n900-audio {$/;"	l
sound	omap4-panda-common.dtsi	/^	sound: sound {$/;"	l
sound	omap4-var-som-om44.dtsi	/^	sound: sound {$/;"	l
sound	omap5-board-common.dtsi	/^	sound: sound {$/;"	l
sound	sun8i-a33.dtsi	/^	sound: sound {$/;"	l
sound0	am437x-gp-evm.dts	/^	sound0: sound0 {$/;"	l
sound0	am43x-epos-evm.dts	/^	sound0: sound0 {$/;"	l
sound0	am57xx-beagle-x15-common.dtsi	/^	sound0: sound0 {$/;"	l
sound0	am57xx-cl-som-am57x.dts	/^	sound0: sound0 {$/;"	l
sound0	dra7-evm-common.dtsi	/^	sound0: sound0 {$/;"	l
sound0	dra72-evm-common.dtsi	/^	sound0: sound0 {$/;"	l
sound0_master	am437x-gp-evm.dts	/^		sound0_master: simple-audio-card,codec {$/;"	l
sound0_master	am43x-epos-evm.dts	/^		sound0_master: simple-audio-card,codec {$/;"	l
sound0_master	am57xx-beagle-x15-common.dtsi	/^		sound0_master: simple-audio-card,codec {$/;"	l
sound0_master	dra7-evm-common.dtsi	/^		sound0_master: simple-audio-card,cpu {$/;"	l	label:sound0
sound0_master	dra72-evm-common.dtsi	/^		sound0_master: simple-audio-card,cpu {$/;"	l	label:sound0
sound1_codec	imx6qdl-zii-rdu2.dtsi	/^		sound1_codec: simple-audio-card,codec {$/;"	l
sound1_cpu	imx6qdl-zii-rdu2.dtsi	/^		sound1_cpu: simple-audio-card,cpu {$/;"	l
sound2_codec	imx6qdl-zii-rdu2.dtsi	/^		sound2_codec: simple-audio-card,codec {$/;"	l
sound2_cpu	imx6qdl-zii-rdu2.dtsi	/^		sound2_cpu: simple-audio-card,cpu {$/;"	l
sound2_pins	omap3-ha-common.dtsi	/^	sound2_pins: pinmux_sound2_pins {$/;"	l
sound_1v8	imx6qdl-phytec-pbab01.dtsi	/^		sound_1v8: regulator@2 {$/;"	l
sound_3v3	imx6qdl-phytec-pbab01.dtsi	/^		sound_3v3: regulator@3 {$/;"	l
sound_clk_pins	r8a7790-lager.dts	/^	sound_clk_pins: sound_clk {$/;"	l
sound_clk_pins	r8a7791-koelsch.dts	/^	sound_clk_pins: sound_clk {$/;"	l
sound_clk_pins	r8a7793-gose.dts	/^	sound_clk_pins: sound_clk {$/;"	l
sound_master	am335x-cm-t335.dts	/^		sound_master: simple-audio-card,codec {$/;"	l
sound_master	am335x-evm.dts	/^		sound_master: simple-audio-card,codec {$/;"	l
sound_master	am335x-evmsk.dts	/^		sound_master: simple-audio-card,codec {$/;"	l
sound_master	am437x-sk-evm.dts	/^		sound_master: simple-audio-card,codec {$/;"	l
sound_master	imx6q-cm-fx6.dts	/^		sound_master: simple-audio-card,cpu {$/;"	l
sound_pins	r8a7790-lager.dts	/^	sound_pins: sound {$/;"	l
sound_pins	r8a7791-koelsch.dts	/^	sound_pins: sound {$/;"	l
sound_pins	r8a7793-gose.dts	/^	sound_pins: sound {$/;"	l
sound_spdif	imx6qdl-apalis.dtsi	/^	sound_spdif: sound-spdif {$/;"	l
sound_spdif	imx6qdl-colibri.dtsi	/^	sound_spdif: sound-spdif {$/;"	l
soundcodec	r8a7791-porter.dts	/^		soundcodec: simple-audio-card,codec {$/;"	l
soundcodec	r8a7794-silk.dts	/^		soundcodec: simple-audio-card,codec {$/;"	l
sp0_ext_ldo_on_pmx	atlas7.dtsi	/^			sp0_ext_ldo_on_pmx: sp0_ext_ldo_on@0 {$/;"	l	label:pinctrl
sp0_qspi_pmx	atlas7.dtsi	/^			sp0_qspi_pmx: sp0_qspi@0 {$/;"	l	label:pinctrl
sp1_spi_pmx	atlas7.dtsi	/^			sp1_spi_pmx: sp1_spi@0 {$/;"	l	label:pinctrl
sp810_syscon	arm-realview-pb11mp.dts	/^		sp810_syscon: sysctl@10001000 {$/;"	l
sp810_syscon0	arm-realview-pbx.dtsi	/^		sp810_syscon0: sysctl@10001000 {$/;"	l
sp810_syscon1	arm-realview-pbx.dtsi	/^		sp810_syscon1: sysctl@1001a000 {$/;"	l
spba	imx35.dtsi	/^		spba: spba-bus@50000000 {$/;"	l
spba	imx6sl.dtsi	/^			spba: spba-bus@02000000 {$/;"	l	label:aips1
spba	imx6sll.dtsi	/^			spba: spba-bus@02000000 {$/;"	l	label:aips1
spdc	imx6sl.dtsi	/^			spdc: spdc@020e8000 {$/;"	l
spdif	imx28.dtsi	/^			spdif: spdif@80054000 {$/;"	l
spdif	imx6qdl.dtsi	/^				spdif: spdif@02004000 {$/;"	l
spdif	imx6sl.dtsi	/^				spdif: spdif@02004000 {$/;"	l	label:aips1.spba
spdif	imx6sll.dtsi	/^				spdif: spdif@02004000 {$/;"	l	label:aips1.spba
spdif	imx6sx.dtsi	/^				spdif: spdif@02004000 {$/;"	l	label:aips1
spdif	imx6ul.dtsi	/^				spdif: spdif@02004000 {$/;"	l	label:aips1
spdif	imx6ull.dtsi	/^				spdif: spdif@02004000 {$/;"	l	label:aips1
spdif	rk3188.dtsi	/^	spdif: sound@1011e000 {$/;"	l
spdif	rk322x.dtsi	/^	spdif: spdif@100d0000 {$/;"	l
spdif	rk3288.dtsi	/^	spdif: sound@ff88b0000 {$/;"	l
spdif	sun4i-a10.dtsi	/^		spdif: spdif@01c21000 {$/;"	l
spdif	sun5i-gr8.dtsi	/^		spdif: spdif@01c21000 {$/;"	l
spdif	sun6i-a31.dtsi	/^		spdif: spdif@01c21000 {$/;"	l
spdif	sun7i-a20.dtsi	/^		spdif: spdif@01c21000 {$/;"	l
spdif	sun8i-a83t.dtsi	/^		spdif: spdif@1c21000 {$/;"	l
spdif	sunxi-h3-h5.dtsi	/^		spdif: spdif@01c21000 {$/;"	l
spdif0	spear1340-evb.dts	/^		spdif0: spdif-in@d0100000 {$/;"	l
spdif1	spear1340-evb.dts	/^		spdif1: spdif-out@d0000000 {$/;"	l
spdif1_bus	exynos5260-pinctrl.dtsi	/^	spdif1_bus: spdif1-bus {$/;"	l
spdif_bus	exynos4210-pinctrl.dtsi	/^		spdif_bus: spdif-bus {$/;"	l
spdif_bus	exynos4412-pinctrl.dtsi	/^		spdif_bus: spdif-bus {$/;"	l	label:pinctrl_0
spdif_bus	exynos5250-pinctrl.dtsi	/^	spdif_bus: spdif-bus {$/;"	l
spdif_bus	exynos5420-pinctrl.dtsi	/^	spdif_bus: spdif-bus {$/;"	l
spdif_bus	s5pv210-pinctrl.dtsi	/^	spdif_bus: spdif-bus {$/;"	l
spdif_clk	sun4i-a10.dtsi	/^		spdif_clk: clk@01c200c0 {$/;"	l
spdif_clk	sun7i-a20.dtsi	/^		spdif_clk: clk@01c200c0 {$/;"	l
spdif_in	armada-370-db.dts	/^	spdif_in: spdif-in {$/;"	l
spdif_out	armada-370-db.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	rk3188-radxarock.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	rk3288-firefly-reload.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	rk3288-rock2-square.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun4i-a10-a1000.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun5i-gr8-evb.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun6i-a31-i7.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun6i-a31s-sina31s.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun7i-a20-cubietruck.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun7i-a20-itead-ibox.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun8i-a83t-cubietruck-plus.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_out	sun8i-h3-beelink-x2.dts	/^	spdif_out: spdif-out {$/;"	l
spdif_pins_a	sun6i-a31.dtsi	/^			spdif_pins_a: spdif@0 {$/;"	l	label:pio
spdif_tx	rk3188.dtsi	/^			spdif_tx: spdif-tx {$/;"	l
spdif_tx	rk322x.dtsi	/^			spdif_tx: spdif-tx {$/;"	l
spdif_tx	rk3288.dtsi	/^			spdif_tx: spdif-tx {$/;"	l
spdif_tx_pin	sun8i-a83t.dtsi	/^			spdif_tx_pin: spdif-tx-pin {$/;"	l	label:pio
spdif_tx_pins_a	sun4i-a10.dtsi	/^			spdif_tx_pins_a: spdif@0 {$/;"	l	label:pio
spdif_tx_pins_a	sun5i-gr8.dtsi	/^	spdif_tx_pins_a: spdif@0 {$/;"	l
spdif_tx_pins_a	sun7i-a20.dtsi	/^			spdif_tx_pins_a: spdif@0 {$/;"	l	label:pio
spdif_tx_pins_a	sunxi-h3-h5.dtsi	/^			spdif_tx_pins_a: spdif@0 {$/;"	l	label:pio
spi	aspeed-g4.dtsi	/^		spi: flash-controller@1e630000 {$/;"	l
spi	bcm283x.dtsi	/^		spi: spi@7e204000 {$/;"	l
spi	ep7209.dtsi	/^		spi: spi@80000500 {$/;"	l
spi	nspire.dtsi	/^		spi: spi@A9000000 {$/;"	l
spi	orion5x.dtsi	/^			spi: spi@10600 {$/;"	l
spi	rk3036.dtsi	/^	spi: spi@20074000 {$/;"	l
spi	rv1108.dtsi	/^	spi: spi@10270000 {$/;"	l
spi	ste-u300.dts	/^		spi: ssp@c0006000 {$/;"	l
spi0	am33xx.dtsi	/^		spi0: spi@48030000 {$/;"	l
spi0	am4372.dtsi	/^		spi0: spi@48030000 {$/;"	l
spi0	armada-370-xp.dtsi	/^		spi0: spi@10600 {$/;"	l
spi0	armada-375.dtsi	/^			spi0: spi@10600 {$/;"	l
spi0	armada-38x.dtsi	/^		spi0: spi@10600 {$/;"	l
spi0	armada-39x.dtsi	/^		spi0: spi@10600 {$/;"	l
spi0	at91-qil_a9260.dts	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91-sam9_l9260.dts	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91-sama5d27_som1_ek.dts	/^			spi0: spi@f8000000 {$/;"	l
spi0	at91-sama5d2_xplained.dts	/^			spi0: spi@f8000000 {$/;"	l
spi0	at91-sama5d3_xplained.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	at91-sama5d4_ma5d4.dtsi	/^			spi0: spi@f8010000 {$/;"	l
spi0	at91-sama5d4_xplained.dts	/^			spi0: spi@f8010000 {$/;"	l
spi0	at91-sama5d4ek.dts	/^			spi0: spi@f8010000 {$/;"	l
spi0	at91-vinco.dts	/^			spi0: spi@f8010000 {$/;"	l
spi0	at91rm9200.dtsi	/^			spi0: spi@fffe0000 {$/;"	l
spi0	at91rm9200ek.dts	/^			spi0: spi@fffe0000 {$/;"	l
spi0	at91sam9260.dtsi	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91sam9260ek.dts	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91sam9261.dtsi	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91sam9261ek.dts	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91sam9263.dtsi	/^			spi0: spi@fffa4000 {$/;"	l
spi0	at91sam9263ek.dts	/^			spi0: spi@fffa4000 {$/;"	l
spi0	at91sam9g20ek_common.dtsi	/^			spi0: spi@fffc8000 {$/;"	l
spi0	at91sam9g25ek.dts	/^			spi0: spi@f0000000 {$/;"	l
spi0	at91sam9g45.dtsi	/^			spi0: spi@fffa4000 {$/;"	l
spi0	at91sam9m10g45ek.dts	/^			spi0: spi@fffa4000{$/;"	l
spi0	at91sam9n12.dtsi	/^			spi0: spi@f0000000 {$/;"	l
spi0	at91sam9n12ek.dts	/^			spi0: spi@f0000000 {$/;"	l
spi0	at91sam9rl.dtsi	/^			spi0: spi@fffcc000 {$/;"	l
spi0	at91sam9rlek.dts	/^			spi0: spi@fffcc000 {$/;"	l
spi0	at91sam9x5.dtsi	/^			spi0: spi@f0000000 {$/;"	l
spi0	at91sam9x5ek.dtsi	/^			spi0: spi@f0000000 {$/;"	l
spi0	atlas6.dtsi	/^			spi0: spi@b00d0000 {$/;"	l
spi0	bcm-cygnus.dtsi	/^		spi0: spi@18028000 {$/;"	l
spi0	da850.dtsi	/^		spi0: spi@41000 {$/;"	l
spi0	dove.dtsi	/^			spi0: spi-ctrl@10600 {$/;"	l
spi0	efm32gg-dk3750.dts	/^		spi0: spi@4000c000 { \/* USART0 *\/$/;"	l
spi0	efm32gg.dtsi	/^		spi0: spi@4000c000 { \/* USART0 *\/$/;"	l
spi0	keystone.dtsi	/^		spi0: spi@21000400 {$/;"	l
spi0	kirkwood.dtsi	/^		spi0: spi@10600 {$/;"	l
spi0	mt2701.dtsi	/^	spi0: spi@1100a000 {$/;"	l
spi0	mt7623.dtsi	/^	spi0: spi@1100a000 {$/;"	l
spi0	prima2.dtsi	/^			spi0: spi@b00d0000 {$/;"	l
spi0	r7s72100.dtsi	/^	spi0: spi@e800c800 {$/;"	l
spi0	rk322x.dtsi	/^	spi0: spi@11090000 {$/;"	l
spi0	rk3288.dtsi	/^	spi0: spi@ff110000 {$/;"	l
spi0	rk3xxx.dtsi	/^	spi0: spi@20070000 {$/;"	l
spi0	s5pv210.dtsi	/^		spi0: spi@e1300000 {$/;"	l
spi0	sama5d2.dtsi	/^			spi0: spi@f8000000 {$/;"	l
spi0	sama5d3.dtsi	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d31ek.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d33ek.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d34ek.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d35ek.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d36ek.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d36ek_cmp.dts	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d3xcm.dtsi	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d3xcm_cmp.dtsi	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d3xmb.dtsi	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d3xmb_cmp.dtsi	/^			spi0: spi@f0004000 {$/;"	l
spi0	sama5d4.dtsi	/^			spi0: spi@f8010000 {$/;"	l
spi0	socfpga.dtsi	/^		spi0: spi@fff00000 {$/;"	l
spi0	spear1310-evb.dts	/^			spi0: spi@e0100000 {$/;"	l
spi0	spear1340-evb.dts	/^			spi0: spi@e0100000 {$/;"	l
spi0	spear13xx.dtsi	/^			spi0: spi@e0100000 {$/;"	l
spi0	spear300-evb.dts	/^		spi0: spi@d0100000 {$/;"	l
spi0	spear310-evb.dts	/^		spi0: spi@d0100000 {$/;"	l
spi0	spear320-evb.dts	/^		spi0: spi@d0100000 {$/;"	l
spi0	spear320-hmi.dts	/^		spi0: spi@d0100000 {$/;"	l
spi0	spear3xx.dtsi	/^		spi0: spi@d0100000 {$/;"	l
spi0	stih410-b2260.dts	/^		spi0: spi@9844000 {$/;"	l
spi0	sun4i-a10.dtsi	/^		spi0: spi@01c05000 {$/;"	l
spi0	sun5i.dtsi	/^		spi0: spi@01c05000 {$/;"	l
spi0	sun6i-a31.dtsi	/^		spi0: spi@01c68000 {$/;"	l
spi0	sun7i-a20.dtsi	/^		spi0: spi@01c05000 {$/;"	l
spi0	sun8i-v3s.dtsi	/^		spi0: spi@1c68000 {$/;"	l
spi0	sunxi-h3-h5.dtsi	/^		spi0: spi@01c68000 {$/;"	l
spi0	usb_a9263.dts	/^			spi0: spi@fffa4000 {$/;"	l
spi0	zynq-7000.dtsi	/^		spi0: spi@e0006000 {$/;"	l	label:amba
spi0_bus	exynos3250-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_bus	exynos4210-pinctrl.dtsi	/^		spi0_bus: spi0-bus {$/;"	l
spi0_bus	exynos4412-pinctrl.dtsi	/^		spi0_bus: spi0-bus {$/;"	l	label:pinctrl_0
spi0_bus	exynos5250-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_bus	exynos5260-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_bus	exynos5420-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_bus	s3c2416-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_bus	s3c64xx-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_bus	s5pv210-pinctrl.dtsi	/^	spi0_bus: spi0-bus {$/;"	l
spi0_cfg_func1	hi3620-hi4511.dts	/^			spi0_cfg_func1: spi0_cfg_func1 {$/;"	l	label:pmx1
spi0_cfg_func2	hi3620-hi4511.dts	/^			spi0_cfg_func2: spi0_cfg_func2 {$/;"	l	label:pmx1
spi0_clk	at91rm9200.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9260.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9261.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9263.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9g45.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9n12.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9rl.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	at91sam9x5.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	rk3066a.dtsi	/^			spi0_clk: spi0-clk {$/;"	l
spi0_clk	rk3188.dtsi	/^			spi0_clk: spi0-clk {$/;"	l
spi0_clk	rk322x.dtsi	/^			spi0_clk: spi0-clk {$/;"	l
spi0_clk	rk3288.dtsi	/^			spi0_clk: spi0-clk {$/;"	l
spi0_clk	sama5d2.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	sama5d3.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	sama5d4.dtsi	/^					spi0_clk: spi0_clk {$/;"	l
spi0_clk	sun4i-a10.dtsi	/^		spi0_clk: clk@01c200a0 {$/;"	l
spi0_clk	sun7i-a20.dtsi	/^		spi0_clk: clk@01c200a0 {$/;"	l
spi0_cs	s3c64xx-pinctrl.dtsi	/^	spi0_cs: spi0-cs {$/;"	l
spi0_cs0	rk3066a.dtsi	/^			spi0_cs0: spi0-cs0 {$/;"	l
spi0_cs0	rk3188.dtsi	/^			spi0_cs0: spi0-cs0 {$/;"	l
spi0_cs0	rk322x.dtsi	/^			spi0_cs0: spi0-cs0 {$/;"	l
spi0_cs0	rk3288.dtsi	/^			spi0_cs0: spi0-cs0 {$/;"	l
spi0_cs0_pin	da850.dtsi	/^			spi0_cs0_pin: pinmux_spi0_cs0 {$/;"	l	label:pmx_core
spi0_cs0_pins_a	sun4i-a10.dtsi	/^			spi0_cs0_pins_a: spi0_cs0@0 {$/;"	l	label:pio
spi0_cs0_pins_a	sun7i-a20.dtsi	/^			spi0_cs0_pins_a: spi0_cs0@0 {$/;"	l	label:pio
spi0_cs1	rk3066a.dtsi	/^			spi0_cs1: spi0-cs1 {$/;"	l
spi0_cs1	rk3188.dtsi	/^			spi0_cs1: spi0-cs1 {$/;"	l
spi0_cs1	rk322x.dtsi	/^			spi0_cs1: spi0-cs1 {$/;"	l
spi0_cs1	rk3288.dtsi	/^			spi0_cs1: spi0-cs1 {$/;"	l
spi0_cs1_pins_a	sun7i-a20.dtsi	/^			spi0_cs1_pins_a: spi0_cs1@0 {$/;"	l	label:pio
spi0_cs3_pin	da850.dtsi	/^			spi0_cs3_pin: pinmux_spi0_cs3_pin {$/;"	l	label:pmx_core
spi0_gpio35	bcm283x.dtsi	/^			spi0_gpio35: spi0_gpio35 {$/;"	l	label:gpio
spi0_gpio7	bcm283x.dtsi	/^			spi0_gpio7: spi0_gpio7 {$/;"	l	label:gpio
spi0_pins	am335x-cm-t335.dts	/^	spi0_pins: pinmux_spi0_pins {$/;"	l
spi0_pins	am335x-moxa-uc-8100-me-t.dts	/^	spi0_pins: pinmux_spi0 {$/;"	l
spi0_pins	am335x-pepper.dts	/^	spi0_pins: pinmux_spi0 {$/;"	l
spi0_pins	am335x-phycore-som.dtsi	/^	spi0_pins: pinmux_spi0 {$/;"	l
spi0_pins	am335x-sl50.dts	/^	spi0_pins: pinmux_spi0_pins {$/;"	l
spi0_pins	am437x-cm-t43.dts	/^	spi0_pins: pinmux_spi0_pins {$/;"	l
spi0_pins	am43x-epos-evm.dts	/^		spi0_pins: pinmux_spi0_pins {$/;"	l
spi0_pins	armada-375.dtsi	/^				spi0_pins: spi0-pins {$/;"	l	label:pinctrl
spi0_pins	armada-38x.dtsi	/^				spi0_pins: spi-pins-0 {$/;"	l	label:pinctrl
spi0_pins	armada-xp-98dx3236.dtsi	/^	spi0_pins: spi0-pins {$/;"	l
spi0_pins	armada-xp.dtsi	/^	spi0_pins: spi0-pins {$/;"	l
spi0_pins	da850.dtsi	/^			spi0_pins: pinmux_spi0_pins {$/;"	l	label:pmx_core
spi0_pins	sun8i-v3s.dtsi	/^			spi0_pins: spi0 {$/;"	l	label:pio
spi0_pins	sunxi-h3-h5.dtsi	/^			spi0_pins: spi0 {$/;"	l	label:pio
spi0_pins1	armada-370.dtsi	/^	spi0_pins1: spi0-pins1 {$/;"	l
spi0_pins2	armada-370.dtsi	/^	spi0_pins2: spi0_pins2 {$/;"	l
spi0_pins_a	atlas6.dtsi	/^				spi0_pins_a: spi0@0 {$/;"	l	label:gpio
spi0_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	spi0_pins_a: spi@0 {$/;"	l
spi0_pins_a	prima2.dtsi	/^				spi0_pins_a: spi0@0 {$/;"	l	label:gpio
spi0_pins_a	sun4i-a10.dtsi	/^			spi0_pins_a: spi0@0 {$/;"	l	label:pio
spi0_pins_a	sun7i-a20.dtsi	/^			spi0_pins_a: spi0@0 {$/;"	l	label:pio
spi0_pins_default	am335x-icev2.dts	/^	spi0_pins_default: spi0_pins_default {$/;"	l
spi0_pmx_func	hi3620-hi4511.dts	/^			spi0_pmx_func: spi0_pmx_func {$/;"	l	label:pmx0
spi0_pmx_idle	hi3620-hi4511.dts	/^			spi0_pmx_idle: spi0_pmx_idle {$/;"	l	label:pmx0
spi0_rx	rk3066a.dtsi	/^			spi0_rx: spi0-rx {$/;"	l
spi0_rx	rk3188.dtsi	/^			spi0_rx: spi0-rx {$/;"	l
spi0_rx	rk322x.dtsi	/^			spi0_rx: spi0-rx {$/;"	l
spi0_rx	rk3288.dtsi	/^			spi0_rx: spi0-rx {$/;"	l
spi0_tx	rk3066a.dtsi	/^			spi0_tx: spi0-tx {$/;"	l
spi0_tx	rk3188.dtsi	/^			spi0_tx: spi0-tx {$/;"	l
spi0_tx	rk322x.dtsi	/^			spi0_tx: spi0-tx {$/;"	l
spi0_tx	rk3288.dtsi	/^			spi0_tx: spi0-tx {$/;"	l
spi0cs0_pins	armada-385-turris-omnia.dts	/^	spi0cs0_pins: spi0cs0-pins {$/;"	l
spi0cs1_pins	armada-385-turris-omnia.dts	/^	spi0cs1_pins: spi0cs1-pins {$/;"	l
spi1	am33xx.dtsi	/^		spi1: spi@481a0000 {$/;"	l
spi1	am4372.dtsi	/^		spi1: spi@481a0000 {$/;"	l
spi1	armada-370-xp.dtsi	/^		spi1: spi@10680 {$/;"	l
spi1	armada-375.dtsi	/^			spi1: spi@10680 {$/;"	l
spi1	armada-38x.dtsi	/^		spi1: spi@10680 {$/;"	l
spi1	armada-39x.dtsi	/^		spi1: spi@10680 {$/;"	l
spi1	aspeed-g5.dtsi	/^		spi1: flash-controller@1e630000 {$/;"	l
spi1	at91-sama5d3_xplained.dts	/^			spi1: spi@f8008000 {$/;"	l
spi1	at91-sama5d4_ma5d4.dtsi	/^			spi1: spi@fc018000 {$/;"	l
spi1	at91-sama5d4_xplained.dts	/^			spi1: spi@fc018000 {$/;"	l
spi1	at91sam9260.dtsi	/^			spi1: spi@fffcc000 {$/;"	l
spi1	at91sam9261.dtsi	/^			spi1: spi@fffcc000 {$/;"	l
spi1	at91sam9263.dtsi	/^			spi1: spi@fffa8000 {$/;"	l
spi1	at91sam9g45.dtsi	/^			spi1: spi@fffa8000 {$/;"	l
spi1	at91sam9n12.dtsi	/^			spi1: spi@f0004000 {$/;"	l
spi1	at91sam9x5.dtsi	/^			spi1: spi@f0004000 {$/;"	l
spi1	atlas6.dtsi	/^			spi1: spi@b0170000 {$/;"	l
spi1	atlas7-evb.dts	/^			spi1: spi@18200000 {$/;"	l
spi1	atlas7.dtsi	/^			spi1: spi@18200000 {$/;"	l
spi1	bcm-cygnus.dtsi	/^		spi1: spi@18029000 {$/;"	l
spi1	bcm283x.dtsi	/^		spi1: spi@7e215080 {$/;"	l
spi1	da850-evm.dts	/^		spi1: spi@30e000 {$/;"	l
spi1	da850.dtsi	/^		spi1: spi@30e000 {$/;"	l
spi1	dove.dtsi	/^			spi1: spi-ctrl@14600 {$/;"	l
spi1	efm32gg-dk3750.dts	/^		spi1: spi@4000c400 { \/* USART1 *\/$/;"	l
spi1	efm32gg.dtsi	/^		spi1: spi@4000c400 { \/* USART1 *\/$/;"	l
spi1	imx25.dtsi	/^			spi1: cspi@43fa4000 {$/;"	l
spi1	imx35.dtsi	/^			spi1: cspi@43fa4000 {$/;"	l	label:aips1
spi1	keystone.dtsi	/^		spi1: spi@21000600 {$/;"	l
spi1	lpc32xx.dtsi	/^			spi1: spi@20088000 {$/;"	l
spi1	mt2701.dtsi	/^	spi1: spi@11016000 {$/;"	l
spi1	mt7623.dtsi	/^	spi1: spi@11016000 {$/;"	l
spi1	prima2.dtsi	/^			spi1: spi@b0170000 {$/;"	l
spi1	r7s72100.dtsi	/^	spi1: spi@e800d000 {$/;"	l
spi1	rk3288.dtsi	/^	spi1: spi@ff120000 {$/;"	l
spi1	rk3xxx.dtsi	/^	spi1: spi@20074000 {$/;"	l
spi1	s5pv210.dtsi	/^		spi1: spi@e1400000 {$/;"	l
spi1	sama5d2.dtsi	/^			spi1: spi@fc000000 {$/;"	l
spi1	sama5d3.dtsi	/^			spi1: spi@f8008000 {$/;"	l
spi1	sama5d4.dtsi	/^			spi1: spi@fc018000 {$/;"	l
spi1	socfpga.dtsi	/^		spi1: spi@fff01000 {$/;"	l
spi1	socfpga_arria10.dtsi	/^		spi1: spi@ffda5000 {$/;"	l
spi1	spear1310.dtsi	/^			spi1: spi@5d400000 {$/;"	l
spi1	spear1340.dtsi	/^		spi1: spi@5d400000 {$/;"	l
spi1	spear320-evb.dts	/^		spi1: spi@a5000000 {$/;"	l
spi1	spear320-hmi.dts	/^		spi1: spi@a5000000 {$/;"	l
spi1	spear320.dtsi	/^		spi1: spi@a5000000 {$/;"	l
spi1	sun4i-a10.dtsi	/^		spi1: spi@01c06000 {$/;"	l
spi1	sun5i.dtsi	/^		spi1: spi@01c06000 {$/;"	l
spi1	sun6i-a31.dtsi	/^		spi1: spi@01c69000 {$/;"	l
spi1	sun7i-a20.dtsi	/^		spi1: spi@01c06000 {$/;"	l
spi1	sunxi-h3-h5.dtsi	/^		spi1: spi@01c69000 {$/;"	l
spi1	usb_a9g20_lpw.dts	/^			spi1: spi@fffcc000 {$/;"	l
spi1	zynq-7000.dtsi	/^		spi1: spi@e0007000 {$/;"	l	label:amba
spi1_bus	exynos3250-pinctrl.dtsi	/^	spi1_bus: spi1-bus {$/;"	l
spi1_bus	exynos4210-pinctrl.dtsi	/^		spi1_bus: spi1-bus {$/;"	l
spi1_bus	exynos4412-pinctrl.dtsi	/^		spi1_bus: spi1-bus {$/;"	l	label:pinctrl_0
spi1_bus	exynos5250-pinctrl.dtsi	/^	spi1_bus: spi1-bus {$/;"	l
spi1_bus	exynos5260-pinctrl.dtsi	/^	spi1_bus: spi1-bus {$/;"	l
spi1_bus	exynos5420-pinctrl.dtsi	/^	spi1_bus: spi1-bus {$/;"	l
spi1_bus	s3c64xx-pinctrl.dtsi	/^	spi1_bus: spi1-bus {$/;"	l
spi1_bus	s5pv210-pinctrl.dtsi	/^	spi1_bus: spi1-bus {$/;"	l
spi1_cfg_func1	hi3620-hi4511.dts	/^			spi1_cfg_func1: spi1_cfg_func1 {$/;"	l	label:pmx1
spi1_cfg_func2	hi3620-hi4511.dts	/^			spi1_cfg_func2: spi1_cfg_func2 {$/;"	l	label:pmx1
spi1_clk	at91sam9260.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	at91sam9261.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	at91sam9263.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	at91sam9g45.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	at91sam9n12.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	at91sam9x5.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	rk3066a.dtsi	/^			spi1_clk: spi1-clk {$/;"	l
spi1_clk	rk3188.dtsi	/^			spi1_clk: spi1-clk {$/;"	l
spi1_clk	rk322x.dtsi	/^			spi1_clk: spi1-clk {$/;"	l
spi1_clk	rk3288.dtsi	/^			spi1_clk: spi1-clk {$/;"	l
spi1_clk	sama5d2.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	sama5d3.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	sama5d4.dtsi	/^					spi1_clk: spi1_clk {$/;"	l
spi1_clk	sun4i-a10.dtsi	/^		spi1_clk: clk@01c200a4 {$/;"	l
spi1_clk	sun7i-a20.dtsi	/^		spi1_clk: clk@01c200a4 {$/;"	l
spi1_cs	s3c64xx-pinctrl.dtsi	/^	spi1_cs: spi1-cs {$/;"	l
spi1_cs0	rk3066a.dtsi	/^			spi1_cs0: spi1-cs0 {$/;"	l
spi1_cs0	rk3188.dtsi	/^			spi1_cs0: spi1-cs0 {$/;"	l
spi1_cs0	rk322x.dtsi	/^			spi1_cs0: spi1-cs0 {$/;"	l
spi1_cs0	rk3288.dtsi	/^			spi1_cs0: spi1-cs0 {$/;"	l
spi1_cs0_pin	da850.dtsi	/^			spi1_cs0_pin: pinmux_spi1_cs0 {$/;"	l	label:pmx_core
spi1_cs0_pins_a	sun4i-a10.dtsi	/^			spi1_cs0_pins_a: spi1_cs0@0 {$/;"	l	label:pio
spi1_cs0_pins_a	sun7i-a20.dtsi	/^			spi1_cs0_pins_a: spi1_cs0@0 {$/;"	l	label:pio
spi1_cs1	rk3066a.dtsi	/^			spi1_cs1: spi1-cs1 {$/;"	l
spi1_cs1	rk3188.dtsi	/^			spi1_cs1: spi1-cs1 {$/;"	l
spi1_cs1	rk322x.dtsi	/^			spi1_cs1: spi1-cs1 {$/;"	l
spi1_default	qcom-msm8960-cdp.dts	/^			spi1_default: spi1_default {$/;"	l
spi1_gpio16	bcm283x.dtsi	/^			spi1_gpio16: spi1_gpio16 {$/;"	l	label:gpio
spi1_pins	am43x-epos-evm.dts	/^		spi1_pins: pinmux_spi1_pins {$/;"	l
spi1_pins	armada-370.dtsi	/^	spi1_pins: spi1-pins {$/;"	l
spi1_pins	armada-38x.dtsi	/^				spi1_pins: spi-pins-1 {$/;"	l	label:pinctrl
spi1_pins	armada-39x.dtsi	/^				spi1_pins: spi1-pins {$/;"	l
spi1_pins	armada-xp.dtsi	/^	spi1_pins: spi1-pins {$/;"	l
spi1_pins	da850.dtsi	/^			spi1_pins: pinmux_spi1_pins {$/;"	l	label:pmx_core
spi1_pins	omap3-lilly-dbb056.dts	/^	spi1_pins: pinmux_spi1_pins {$/;"	l
spi1_pins	sunxi-h3-h5.dtsi	/^			spi1_pins: spi1 {$/;"	l	label:pio
spi1_pins_a	atlas6.dtsi	/^				spi1_pins_a: spi1@0 {$/;"	l	label:gpio
spi1_pins_a	prima2.dtsi	/^				spi1_pins_a: spi1@0 {$/;"	l	label:gpio
spi1_pins_a	sun4i-a10.dtsi	/^			spi1_pins_a: spi1@0 {$/;"	l	label:pio
spi1_pins_a	sun7i-a20.dtsi	/^			spi1_pins_a: spi1@0 {$/;"	l	label:pio
spi1_pins_default	am437x-idk-evm.dts	/^	spi1_pins_default: spi1_pins_default {$/;"	l
spi1_pins_sleep	am437x-idk-evm.dts	/^	spi1_pins_sleep: spi1_pins_sleep {$/;"	l
spi1_pmx_func	hi3620-hi4511.dts	/^			spi1_pmx_func: spi1_pmx_func {$/;"	l	label:pmx0
spi1_pmx_idle	hi3620-hi4511.dts	/^			spi1_pmx_idle: spi1_pmx_idle {$/;"	l	label:pmx0
spi1_rx	rk3066a.dtsi	/^			spi1_rx: spi1-rx {$/;"	l
spi1_rx	rk3188.dtsi	/^			spi1_rx: spi1-rx {$/;"	l
spi1_rx	rk322x.dtsi	/^			spi1_rx: spi1-rx {$/;"	l
spi1_rx	rk3288.dtsi	/^			spi1_rx: spi1-rx {$/;"	l
spi1_tx	rk3066a.dtsi	/^			spi1_tx: spi1-tx {$/;"	l
spi1_tx	rk3188.dtsi	/^			spi1_tx: spi1-tx {$/;"	l
spi1_tx	rk322x.dtsi	/^			spi1_tx: spi1-tx {$/;"	l
spi1_tx	rk3288.dtsi	/^			spi1_tx: spi1-tx {$/;"	l
spi2	am4372.dtsi	/^		spi2: spi@481a2000 {$/;"	l
spi2	aspeed-g5.dtsi	/^		spi2: flash-controller@1e631000 {$/;"	l
spi2	at91-sama5d27_som1_ek.dts	/^				spi2: spi@400 {$/;"	l	label:flx3
spi2	bcm-cygnus.dtsi	/^		spi2: spi@1802a000 {$/;"	l
spi2	bcm283x.dtsi	/^		spi2: spi@7e2150c0 {$/;"	l
spi2	efm32gg.dtsi	/^		spi2: spi@4000c800 { \/* USART2 *\/$/;"	l
spi2	imx25.dtsi	/^			spi2: cspi@50010000 {$/;"	l
spi2	imx35.dtsi	/^			spi2: cspi@50010000 {$/;"	l	label:spba
spi2	keystone.dtsi	/^		spi2: spi@21000800 {$/;"	l
spi2	lpc32xx.dtsi	/^			spi2: spi@20090000 {$/;"	l
spi2	mt2701.dtsi	/^	spi2: spi@11017000 {$/;"	l
spi2	mt7623.dtsi	/^	spi2: spi@11017000 {$/;"	l
spi2	r7s72100.dtsi	/^	spi2: spi@e800d800 {$/;"	l
spi2	rk3288.dtsi	/^	spi2: spi@ff130000 {$/;"	l
spi2	sama5d4.dtsi	/^			spi2: spi@fc01c000 {$/;"	l
spi2	spear320-evb.dts	/^		spi2: spi@a6000000 {$/;"	l
spi2	spear320-hmi.dts	/^		spi2: spi@a6000000 {$/;"	l
spi2	spear320.dtsi	/^		spi2: spi@a6000000 {$/;"	l
spi2	sun4i-a10.dtsi	/^		spi2: spi@01c17000 {$/;"	l
spi2	sun5i.dtsi	/^		spi2: spi@01c17000 {$/;"	l
spi2	sun6i-a31.dtsi	/^		spi2: spi@01c6a000 {$/;"	l
spi2	sun7i-a20.dtsi	/^		spi2: spi@01c17000 {$/;"	l
spi2_bus	exynos4210-pinctrl.dtsi	/^		spi2_bus: spi2-bus {$/;"	l
spi2_bus	exynos4412-pinctrl.dtsi	/^		spi2_bus: spi2-bus {$/;"	l	label:pinctrl_0
spi2_bus	exynos5250-pinctrl.dtsi	/^	spi2_bus: spi2-bus {$/;"	l
spi2_bus	exynos5260-pinctrl.dtsi	/^	spi2_bus: spi2-bus {$/;"	l
spi2_bus	exynos5420-pinctrl.dtsi	/^	spi2_bus: spi2-bus {$/;"	l
spi2_bus	s5pv210-pinctrl.dtsi	/^	spi2_bus: spi2-bus {$/;"	l
spi2_clk	rk3288.dtsi	/^			spi2_clk: spi2-clk {$/;"	l
spi2_clk	sama5d4.dtsi	/^					spi2_clk: spi2_clk {$/;"	l
spi2_clk	sun4i-a10.dtsi	/^		spi2_clk: clk@01c200a8 {$/;"	l
spi2_clk	sun7i-a20.dtsi	/^		spi2_clk: clk@01c200a8 {$/;"	l
spi2_cs0	rk3288.dtsi	/^			spi2_cs0: spi2-cs0 {$/;"	l
spi2_cs0_pins_a	sun4i-a10.dtsi	/^			spi2_cs0_pins_a: spi2_cs0@0 {$/;"	l	label:pio
spi2_cs0_pins_a	sun5i.dtsi	/^			spi2_cs0_pins_a: spi2-cs0@0 {$/;"	l	label:pio
spi2_cs0_pins_a	sun7i-a20.dtsi	/^			spi2_cs0_pins_a: spi2_cs0@0 {$/;"	l	label:pio
spi2_cs0_pins_b	sun4i-a10.dtsi	/^			spi2_cs0_pins_b: spi2_cs0@1 {$/;"	l	label:pio
spi2_cs0_pins_b	sun5i-a10s.dtsi	/^	spi2_cs0_pins_b: spi2_cs0@1 {$/;"	l
spi2_cs0_pins_b	sun7i-a20.dtsi	/^			spi2_cs0_pins_b: spi2_cs0@1 {$/;"	l	label:pio
spi2_cs1	rk3288.dtsi	/^			spi2_cs1: spi2-cs1 {$/;"	l
spi2_default_mode	ste-href-family-pinctrl.dtsi	/^				spi2_default_mode: spi_default {$/;"	l
spi2_gpio40	bcm283x.dtsi	/^			spi2_gpio40: spi2_gpio40 {$/;"	l	label:gpio
spi2_idle_mode	ste-href-family-pinctrl.dtsi	/^				spi2_idle_mode: spi_idle {$/;"	l
spi2_pins	omap3-lilly-a83x.dtsi	/^	spi2_pins: pinmux_spi2_pins {$/;"	l
spi2_pins_a	imx23.dtsi	/^				spi2_pins_a: spi2@0 {$/;"	l
spi2_pins_a	imx28.dtsi	/^				spi2_pins_a: spi2@0 {$/;"	l	label:pinctrl
spi2_pins_a	sun4i-a10.dtsi	/^			spi2_pins_a: spi2@0 {$/;"	l	label:pio
spi2_pins_a	sun5i.dtsi	/^			spi2_pins_a: spi2@0 {$/;"	l	label:pio
spi2_pins_a	sun7i-a20.dtsi	/^			spi2_pins_a: spi2@0 {$/;"	l	label:pio
spi2_pins_b	sun4i-a10.dtsi	/^			spi2_pins_b: spi2@1 {$/;"	l	label:pio
spi2_pins_b	sun5i-a10s.dtsi	/^	spi2_pins_b: spi2@1 {$/;"	l
spi2_pins_b	sun7i-a20.dtsi	/^			spi2_pins_b: spi2@1 {$/;"	l	label:pio
spi2_pins_cfa10049	imx28-cfa10049.dts	/^				spi2_pins_cfa10049: spi2-cfa10049@0 {$/;"	l
spi2_pins_cfa10055	imx28-cfa10055.dts	/^				spi2_pins_cfa10055: spi2-cfa10055@0 {$/;"	l
spi2_pins_cfa10056	imx28-cfa10056.dts	/^				spi2_pins_cfa10056: spi2-cfa10056@0 {$/;"	l
spi2_rx	rk3288.dtsi	/^			spi2_rx: spi2-rx {$/;"	l
spi2_sleep_mode	ste-href-family-pinctrl.dtsi	/^				spi2_sleep_mode: spi_sleep {$/;"	l
spi2_tx	rk3288.dtsi	/^			spi2_tx: spi2-tx {$/;"	l
spi3	am4372.dtsi	/^		spi3: spi@481a4000 {$/;"	l
spi3	at91-sama5d27_som1_ek.dts	/^				spi3: spi@400 {$/;"	l	label:flx4
spi3	imx25.dtsi	/^			spi3: cspi@50004000 {$/;"	l
spi3	r7s72100.dtsi	/^	spi3: spi@e800e000 {$/;"	l
spi3	sun4i-a10.dtsi	/^		spi3: spi@01c1f000 {$/;"	l
spi3	sun6i-a31.dtsi	/^		spi3: spi@01c6b000 {$/;"	l
spi3	sun7i-a20.dtsi	/^		spi3: spi@01c1f000 {$/;"	l
spi3_clk	sun4i-a10.dtsi	/^		spi3_clk: clk@01c200d4 {$/;"	l
spi3_clk	sun7i-a20.dtsi	/^		spi3_clk: clk@01c200d4 {$/;"	l
spi3_pins_a	imx28.dtsi	/^				spi3_pins_a: spi3@0 {$/;"	l	label:pinctrl
spi3_pins_b	imx28.dtsi	/^				spi3_pins_b: spi3@1 {$/;"	l	label:pinctrl
spi3_pins_cfa10049	imx28-cfa10049.dts	/^				spi3_pins_cfa10049: spi3-cfa10049@0 {$/;"	l
spi4	am4372.dtsi	/^		spi4: spi@48345000 {$/;"	l
spi4	qcom-apq8064-ifc6410.dts	/^			spi4: spi@1a280000 {$/;"	l
spi4	qcom-ipq8064-ap148.dts	/^			spi4: spi@1a280000 {$/;"	l	label:gsbi5
spi4	r7s72100.dtsi	/^	spi4: spi@e800e800 {$/;"	l
spi4_pins	omap3-n950.dts	/^	spi4_pins: pinmux_spi4_pins {$/;"	l
spi5_default	qcom-apq8064-pins.dtsi	/^	spi5_default: spi5_default {$/;"	l
spi5_sleep	qcom-apq8064-pins.dtsi	/^	spi5_sleep: spi5_sleep {$/;"	l
spi8_default	qcom-apq8074-dragonboard.dts	/^			spi8_default: spi8_default {$/;"	l
spi_0	bcm-cygnus.dtsi	/^			spi_0: spi_0 {$/;"	l	label:pinctrl
spi_0	exynos3250.dtsi	/^		spi_0: spi@13920000 {$/;"	l
spi_0	exynos4.dtsi	/^	spi_0: spi@13920000 {$/;"	l
spi_0	exynos5250.dtsi	/^		spi_0: spi@12d20000 {$/;"	l
spi_0	exynos5420.dtsi	/^		spi_0: spi@12d20000 {$/;"	l
spi_0	exynos5440.dtsi	/^	spi_0: spi@D0000 {$/;"	l
spi_0	qcom-ipq4019-ap.dk01.1.dtsi	/^		spi_0: spi@78b5000 {$/;"	l
spi_0	qcom-ipq4019.dtsi	/^		spi_0: spi@78b5000 {$/;"	l
spi_0_pins	qcom-ipq4019-ap.dk01.1.dtsi	/^			spi_0_pins: spi_0_pinmux {$/;"	l
spi_1	bcm-cygnus.dtsi	/^			spi_1: spi_1 {$/;"	l	label:pinctrl
spi_1	exynos3250.dtsi	/^		spi_1: spi@13930000 {$/;"	l
spi_1	exynos4.dtsi	/^	spi_1: spi@13930000 {$/;"	l
spi_1	exynos5250.dtsi	/^		spi_1: spi@12d30000 {$/;"	l
spi_1	exynos5420.dtsi	/^		spi_1: spi@12d30000 {$/;"	l
spi_2	bcm-cygnus.dtsi	/^			spi_2: spi_2 {$/;"	l	label:pinctrl
spi_2	exynos4.dtsi	/^	spi_2: spi@13940000 {$/;"	l
spi_2	exynos5250.dtsi	/^		spi_2: spi@12d40000 {$/;"	l
spi_2	exynos5420.dtsi	/^		spi_2: spi@12d40000 {$/;"	l
spi_bus0	hi3519.dtsi	/^		spi_bus0: spi@12120000 {$/;"	l
spi_bus1	hi3519.dtsi	/^		spi_bus1: spi@12121000 {$/;"	l
spi_bus2	hi3519.dtsi	/^		spi_bus2: spi@12122000 {$/;"	l
spi_clk	picoxcell-pc3x3.dtsi	/^			spi_clk: clock@1 {$/;"	l	label:clkgate
spi_clk	rk3036.dtsi	/^			spi_clk:spi-clk {$/;"	l
spi_clk	ste-u300.dts	/^		spi_clk: spi_p_clk@26M {$/;"	l
spi_cs0	rk3036.dtsi	/^			spi_cs0:spi-cs0 {$/;"	l
spi_cs1	rk3036.dtsi	/^			spi_cs1:spi-cs1 {$/;"	l
spi_flash	am57xx-cl-som-am57x.dts	/^	spi_flash: spi_flash@0 {$/;"	l
spi_flash1	imx7d-12x12-lpddr3-arm2.dts	/^	spi_flash1: m25p80@0 {$/;"	l
spi_gpio	imx28-tx28.dts	/^	spi_gpio: spi-gpio {$/;"	l
spi_gpio	imx6ul-tx6ul.dtsi	/^	spi_gpio: spi-gpio {$/;"	l
spi_gpio_pins	omap3-gta04.dtsi	/^	spi_gpio_pins: spi_gpio_pinmux {$/;"	l
spi_m_clk	socfpga.dtsi	/^					spi_m_clk: spi_m_clk {$/;"	l
spi_m_clk	socfpga_arria10.dtsi	/^					spi_m_clk: spi_m_clk {$/;"	l
spi_nor	am335x-icev2.dts	/^	spi_nor: flash@0 {$/;"	l
spi_nor	bcm5301x.dtsi	/^		spi_nor: spi-nor@0 {$/;"	l
spi_nor_pins	meson8.dtsi	/^		spi_nor_pins: nor {$/;"	l	label:pinctrl_cbus
spi_pins	qcom-ipq8064-ap148.dts	/^			spi_pins: spi_pins {$/;"	l
spi_pins_a	mt2701-evb.dts	/^	spi_pins_a: spi0@0 {$/;"	l
spi_pins_b	mt2701-evb.dts	/^	spi_pins_b: spi1@0 {$/;"	l
spi_pins_c	mt2701-evb.dts	/^	spi_pins_c: spi2@0 {$/;"	l
spi_rxd	rk3036.dtsi	/^			spi_rxd:spi-rxd {$/;"	l
spi_txd	rk3036.dtsi	/^			spi_txd:spi-txd {$/;"	l
spicfgclk	mps2.dtsi	/^	spicfgclk: clk-spicfg {$/;"	l
spiclcd	mps2.dtsi	/^	spiclcd: clk-cpiclcd {$/;"	l
spicon	mps2.dtsi	/^	spicon: clk-spicon {$/;"	l
spics	spear1310.dtsi	/^		spics: spics@e0700000{$/;"	l
spics	spear1340.dtsi	/^		spics: spics@e0700000{$/;"	l
spidev	imx6sxea-com-kit_v2-m4.dts	/^   	spidev: spidev@0 {$/;"	l
spidev0	imx53-tx53.dtsi	/^	spidev0: spi@0 {$/;"	l
spidev0	imx6qdl-tx6.dtsi	/^	spidev0: spi@0 {$/;"	l
spidev0	imx6ul-14x14-evk-ecspi.dts	/^	spidev0: spi@0 {$/;"	l
spidev0	imx6ul-opos6uldev.dts	/^	spidev0: spi@0 {$/;"	l
spidev0	imx6ul-tx6ul.dtsi	/^	spidev0: spi@0 {$/;"	l
spidev0	imx7ulp-evk.dts	/^	spidev0: spi@0 {$/;"	l
spidev0	tegra124-apalis-eval.dts	/^		spidev0: spidev@0 {$/;"	l
spidev0	tegra30-apalis-eval.dts	/^		spidev0: spidev@1 {$/;"	l
spidev0	tegra30-colibri-eval-v3.dts	/^		spidev0: spi@1 {$/;"	l
spidev1	imx53-tx53.dtsi	/^	spidev1: spi@1 {$/;"	l
spidev1	imx6qdl-tx6.dtsi	/^	spidev1: spi@1 {$/;"	l
spidev1	imx6ul-opos6uldev.dts	/^	spidev1: spi@1 {$/;"	l
spidev1	imx6ul-tx6ul.dtsi	/^	spidev1: spi@1 {$/;"	l
spidev1	tegra124-apalis-eval.dts	/^		spidev1: spidev@0 {$/;"	l
spidev1	tegra30-apalis-eval.dts	/^		spidev1: spidev@2 {$/;"	l
spifc	meson.dtsi	/^			spifc: spi@8c80 {$/;"	l	label:cbus
spifi	lpc18xx.dtsi	/^		spifi: flash-controller@40003000 {$/;"	l
spifi_pins	lpc4350-hitex-eval.dts	/^	spifi_pins: spifi-pins {$/;"	l
spifi_pins	lpc4357-ea4357-devkit.dts	/^	spifi_pins: spifi-pins {$/;"	l
spiflash	atlas7-evb.dts	/^				spiflash: macronix@0{$/;"	l	label:spi1
spinbox	dm816x.dtsi	/^		spinbox: spinbox@480ca000 {$/;"	l
spitest	imx6sxea-com-kit_v2-m4.dts	/^	spitest: spitest@0{$/;"	l
spkvdd	exynos5250-smdk5250.dts	/^	spkvdd: fixed-regulator-spkvdd {$/;"	l
spkvdd	exynos5420-smdk5420.dts	/^		spkvdd: fixed-regulator@2 {$/;"	l
spmi_bus	qcom-apq8084.dtsi	/^		spmi_bus: spmi@fc4cf000 {$/;"	l
spmi_bus	qcom-msm8974.dtsi	/^		spmi_bus: spmi@fc4cf000 {$/;"	l
sps	owl-s500.dtsi	/^		sps: power-controller@b01b0100 {$/;"	l
sps_sic_non_secure	qcom-apq8064.dtsi	/^		sps_sic_non_secure: sps-sic-non-secure@12100000 {$/;"	l
spu_clk	r8a7740.dtsi	/^		spu_clk: spu@e6150084 {$/;"	l
spua_clk	sh73a0.dtsi	/^		spua_clk: spua@e6150084 {$/;"	l
spuv_clk	r8a73a4.dtsi	/^		spuv_clk: spuv@e6150094 {$/;"	l
spuv_clk	sh73a0.dtsi	/^		spuv_clk: spuv@e6150094 {$/;"	l
sr1_fck	omap34xx-omap36xx-clocks.dtsi	/^	sr1_fck: sr1_fck@c00 {$/;"	l
sr2_fck	omap34xx-omap36xx-clocks.dtsi	/^	sr2_fck: sr2_fck@c00 {$/;"	l
sr_l4_ick	omap34xx-omap36xx-clocks.dtsi	/^	sr_l4_ick: sr_l4_ick {$/;"	l
srab	bcm-nsp.dtsi	/^		srab: srab@36000 {$/;"	l
srab	bcm5301x.dtsi	/^	srab: srab@18007000 {$/;"	l
sram	at91rm9200.dtsi	/^	sram: sram@00200000 {$/;"	l
sram	at91sam9261.dtsi	/^	sram: sram@00300000 {$/;"	l
sram	at91sam9g45.dtsi	/^	sram: sram@00300000 {$/;"	l
sram	at91sam9n12.dtsi	/^	sram: sram@00300000 {$/;"	l
sram	at91sam9rl.dtsi	/^	sram: sram@00300000 {$/;"	l
sram	at91sam9x5.dtsi	/^	sram: sram@00300000 {$/;"	l
sram	imx27-phytec-phycore-som.dtsi	/^	sram: sram@1,0 {$/;"	l
sram	imx7ulp.dtsi	/^	sram: sram@20000000 {$/;"	l
sram	nspire.dtsi	/^	sram: sram@A4000000 {$/;"	l
sram	rk3066a.dtsi	/^	sram: sram@10080000 {$/;"	l
sram	rk3188.dtsi	/^	sram: sram@10080000 {$/;"	l
sram	sama5d3.dtsi	/^	sram: sram@00300000 {$/;"	l
sram0	at91sam9260.dtsi	/^	sram0: sram@002ff000 {$/;"	l
sram0	at91sam9263.dtsi	/^	sram0: sram@00300000 {$/;"	l
sram0	at91sam9g20.dtsi	/^	sram0: sram@002ff000 {$/;"	l
sram0	at91sam9xe.dtsi	/^	sram0: sram@002ff000 {$/;"	l
sram0	lpc4350.dtsi	/^		sram0: sram@10000000 {$/;"	l
sram0	lpc4357.dtsi	/^		sram0: sram@10000000 {$/;"	l
sram1	at91sam9263.dtsi	/^	sram1: sram@00500000 {$/;"	l
sram1	at91sam9g20.dtsi	/^	sram1: sram@002fc000 {$/;"	l
sram1	at91sam9xe.dtsi	/^	sram1: sram@00300000 {$/;"	l
sram1	lpc4350.dtsi	/^		sram1: sram@10080000 {$/;"	l
sram1	lpc4357.dtsi	/^		sram1: sram@10080000 {$/;"	l
sram2	lpc4350.dtsi	/^		sram2: sram@20000000 {$/;"	l
sram2	lpc4357.dtsi	/^		sram2: sram@20000000 {$/;"	l
sram_a	sun4i-a10.dtsi	/^			sram_a: sram@00000000 {$/;"	l
sram_a	sun5i.dtsi	/^			sram_a: sram@00000000 {$/;"	l
sram_a	sun7i-a20.dtsi	/^			sram_a: sram@00000000 {$/;"	l
sram_d	sun4i-a10.dtsi	/^			sram_d: sram@00010000 {$/;"	l
sram_d	sun5i.dtsi	/^			sram_d: sram@00010000 {$/;"	l
sram_d	sun7i-a20.dtsi	/^			sram_d: sram@00010000 {$/;"	l
src	imx50.dtsi	/^			src: src@53fd0000 {$/;"	l
src	imx51.dtsi	/^			src: src@73fd0000 {$/;"	l
src	imx53.dtsi	/^			src: src@53fd0000 {$/;"	l
src	imx6qdl.dtsi	/^			src: src@020d8000 {$/;"	l
src	imx6sl.dtsi	/^			src: src@020d8000 {$/;"	l
src	imx6sll.dtsi	/^			src: src@020d8000 {$/;"	l	label:aips1
src	imx6sx.dtsi	/^			src: src@020d8000 {$/;"	l
src	imx6ul.dtsi	/^			src: src@020d8000 {$/;"	l
src	imx6ull.dtsi	/^			src: src@020d8000 {$/;"	l
src	imx7s.dtsi	/^			src: src@30390000 {$/;"	l	label:aips1
src	ste-nomadik-stn8815.dtsi	/^	src: src@101e0000 {$/;"	l
src	vfxxx.dtsi	/^			src: src@4006e000 {$/;"	l	label:aips0
src0	r8a7790.dtsi	/^			src0: src-0 {$/;"	l
src0	r8a7791.dtsi	/^			src0: src-0 {$/;"	l
src0	r8a7793.dtsi	/^			src0: src-0 {$/;"	l
src1	r8a7790.dtsi	/^			src1: src-1 {$/;"	l
src1	r8a7791.dtsi	/^			src1: src-1 {$/;"	l
src1	r8a7793.dtsi	/^			src1: src-1 {$/;"	l
src1	r8a7794.dtsi	/^			src1: src-1 {$/;"	l
src2	r8a7790.dtsi	/^			src2: src-2 {$/;"	l
src2	r8a7791.dtsi	/^			src2: src-2 {$/;"	l
src2	r8a7793.dtsi	/^			src2: src-2 {$/;"	l
src2	r8a7794.dtsi	/^			src2: src-2 {$/;"	l
src3	r8a7778.dtsi	/^			src3: src-3 { };$/;"	l	label:rcar_sound
src3	r8a7790.dtsi	/^			src3: src-3 {$/;"	l
src3	r8a7791.dtsi	/^			src3: src-3 {$/;"	l
src3	r8a7793.dtsi	/^			src3: src-3 {$/;"	l
src3	r8a7794.dtsi	/^			src3: src-3 {$/;"	l
src4	r8a7778.dtsi	/^			src4: src-4 { };$/;"	l	label:rcar_sound
src4	r8a7790.dtsi	/^			src4: src-4 {$/;"	l
src4	r8a7791.dtsi	/^			src4: src-4 {$/;"	l
src4	r8a7793.dtsi	/^			src4: src-4 {$/;"	l
src4	r8a7794.dtsi	/^			src4: src-4 {$/;"	l
src5	r8a7778.dtsi	/^			src5: src-5 { };$/;"	l	label:rcar_sound
src5	r8a7790.dtsi	/^			src5: src-5 {$/;"	l
src5	r8a7791.dtsi	/^			src5: src-5 {$/;"	l
src5	r8a7793.dtsi	/^			src5: src-5 {$/;"	l
src5	r8a7794.dtsi	/^			src5: src-5 {$/;"	l
src6	r8a7778.dtsi	/^			src6: src-6 { };$/;"	l	label:rcar_sound
src6	r8a7790.dtsi	/^			src6: src-6 {$/;"	l
src6	r8a7791.dtsi	/^			src6: src-6 {$/;"	l
src6	r8a7793.dtsi	/^			src6: src-6 {$/;"	l
src6	r8a7794.dtsi	/^			src6: src-6 {$/;"	l
src7	r8a7778.dtsi	/^			src7: src-7 { };$/;"	l	label:rcar_sound
src7	r8a7790.dtsi	/^			src7: src-7 {$/;"	l
src7	r8a7791.dtsi	/^			src7: src-7 {$/;"	l
src7	r8a7793.dtsi	/^			src7: src-7 {$/;"	l
src8	r8a7778.dtsi	/^			src8: src-8 { };$/;"	l	label:rcar_sound
src8	r8a7790.dtsi	/^			src8: src-8 {$/;"	l
src8	r8a7791.dtsi	/^			src8: src-8 {$/;"	l
src8	r8a7793.dtsi	/^			src8: src-8 {$/;"	l
src9	r8a7778.dtsi	/^			src9: src-9 { };$/;"	l	label:rcar_sound
src9	r8a7790.dtsi	/^			src9: src-9 {$/;"	l
src9	r8a7791.dtsi	/^			src9: src-9 {$/;"	l
src9	r8a7793.dtsi	/^			src9: src-9 {$/;"	l
srom_ctl	exynos5410-smdk5410.dts	/^	srom_ctl: srom-ctl {$/;"	l
srom_ebi	exynos5410-smdk5410.dts	/^	srom_ebi: srom-ebi {$/;"	l
sromc	exynos5.dtsi	/^		sromc: memory-controller@12250000 {$/;"	l
srtp	picoxcell-pc3x2.dtsi	/^		srtp: spacc@140000 {$/;"	l
srtp	picoxcell-pc3x3.dtsi	/^		srtp: spacc@140000 {$/;"	l
ss_clk	sun4i-a10.dtsi	/^		ss_clk: clk@01c2009c {$/;"	l
ss_clk	sun7i-a20.dtsi	/^		ss_clk: clk@01c2009c {$/;"	l
ssc0	at91-sama5d4ek.dts	/^			ssc0: ssc@f8008000 {$/;"	l
ssc0	at91rm9200.dtsi	/^			ssc0: ssc@fffd0000 {$/;"	l
ssc0	at91sam9260.dtsi	/^			ssc0: ssc@fffbc000 {$/;"	l
ssc0	at91sam9260ek.dts	/^			ssc0: ssc@fffbc000 {$/;"	l
ssc0	at91sam9261.dtsi	/^			ssc0: ssc@fffbc000 {$/;"	l
ssc0	at91sam9263.dtsi	/^			ssc0: ssc@fff98000 {$/;"	l
ssc0	at91sam9g20.dtsi	/^			ssc0: ssc@fffbc000 {$/;"	l
ssc0	at91sam9g20ek_common.dtsi	/^			ssc0: ssc@fffbc000 {$/;"	l
ssc0	at91sam9g45.dtsi	/^			ssc0: ssc@fff9c000 {$/;"	l
ssc0	at91sam9n12.dtsi	/^			ssc0: ssc@f0010000 {$/;"	l
ssc0	at91sam9n12ek.dts	/^			ssc0: ssc@f0010000 {$/;"	l
ssc0	at91sam9rl.dtsi	/^			ssc0: ssc@fffc0000 {$/;"	l
ssc0	at91sam9x5.dtsi	/^			ssc0: ssc@f0010000 {$/;"	l
ssc0	at91sam9x5ek.dtsi	/^			ssc0: ssc@f0010000 {$/;"	l
ssc0	mpa1600.dts	/^			ssc0: ssc@fffd0000 {$/;"	l
ssc0	sama5d2.dtsi	/^			ssc0: ssc@f8004000 {$/;"	l
ssc0	sama5d3.dtsi	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d31ek.dts	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d33ek.dts	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d34ek.dts	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d36ek.dts	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d36ek_cmp.dts	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d3xmb.dtsi	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d3xmb_cmp.dtsi	/^			ssc0: ssc@f0008000 {$/;"	l
ssc0	sama5d4.dtsi	/^			ssc0: ssc@f8008000 {$/;"	l
ssc0_clk	at91rm9200.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9260.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9261.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9263.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9g45.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9n12.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9rl.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	at91sam9x5.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	sama5d2.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	sama5d3.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc0_clk	sama5d4.dtsi	/^					ssc0_clk: ssc0_clk {$/;"	l
ssc1	at91rm9200.dtsi	/^			ssc1: ssc@fffd4000 {$/;"	l
ssc1	at91sam9261.dtsi	/^			ssc1: ssc@fffc0000 {$/;"	l
ssc1	at91sam9263.dtsi	/^			ssc1: ssc@fff9c000 {$/;"	l
ssc1	at91sam9g45.dtsi	/^			ssc1: ssc@fffa0000 {$/;"	l
ssc1	at91sam9rl.dtsi	/^			ssc1: ssc@fffc4000 {$/;"	l
ssc1	mpa1600.dts	/^			ssc1: ssc@fffd4000 {$/;"	l
ssc1	sama5d3.dtsi	/^			ssc1: ssc@f800c000 {$/;"	l
ssc1	sama5d4.dtsi	/^			ssc1: ssc@fc014000 {$/;"	l
ssc1_clk	at91rm9200.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	at91sam9261.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	at91sam9263.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	at91sam9g45.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	at91sam9rl.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	sama5d2.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	sama5d3.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc1_clk	sama5d4.dtsi	/^					ssc1_clk: ssc1_clk {$/;"	l
ssc2	at91rm9200.dtsi	/^			ssc2: ssc@fffd8000 {$/;"	l
ssc2	at91sam9261.dtsi	/^			ssc2: ssc@fffc4000 {$/;"	l
ssc2	stihxxx-b2120.dtsi	/^		ssc2: i2c@9842000 {$/;"	l
ssc2_clk	at91rm9200.dtsi	/^					ssc2_clk: ssc2_clk {$/;"	l
ssc2_clk	at91sam9261.dtsi	/^					ssc2_clk: ssc2_clk {$/;"	l
ssc3	stihxxx-b2120.dtsi	/^		ssc3: i2c@9843000 {$/;"	l
sscg	armada-370.dtsi	/^			sscg: sscg@18330 {$/;"	l
ssd1306	imx28-cfa10036.dts	/^				ssd1306: oled@3c {$/;"	l	label:i2c0
ssd1306_cfa10036	imx28-cfa10036.dts	/^				ssd1306_cfa10036: ssd1306-10036@0 {$/;"	l
ssi	omap3.dtsi	/^		ssi: ssi-controller@48058000 {$/;"	l
ssi	picoxcell-pc3x2.dtsi	/^		ssi: picoxcell-spi@90000 {$/;"	l
ssi	picoxcell-pc3x3.dtsi	/^		ssi: picoxcell-spi@90000 {$/;"	l
ssi0	r8a7790.dtsi	/^			ssi0: ssi-0 {$/;"	l
ssi0	r8a7791.dtsi	/^			ssi0: ssi-0 {$/;"	l
ssi0	r8a7793.dtsi	/^			ssi0: ssi-0 {$/;"	l
ssi0	r8a7794.dtsi	/^			ssi0: ssi-0 {$/;"	l
ssi1	imx25.dtsi	/^			ssi1: ssi@50034000 {$/;"	l
ssi1	imx27.dtsi	/^			ssi1: ssi@10010000 {$/;"	l
ssi1	imx35.dtsi	/^			ssi1: ssi@43fa0000 {$/;"	l	label:aips1
ssi1	imx50.dtsi	/^			ssi1: ssi@63fcc000 {$/;"	l
ssi1	imx51.dtsi	/^			ssi1: ssi@83fcc000 {$/;"	l
ssi1	imx53.dtsi	/^			ssi1: ssi@63fcc000 {$/;"	l
ssi1	imx6qdl.dtsi	/^				ssi1: ssi@02028000 {$/;"	l
ssi1	imx6sl.dtsi	/^				ssi1: ssi@02028000 {$/;"	l	label:aips1.spba
ssi1	imx6sll.dtsi	/^				ssi1: ssi@02028000 {$/;"	l	label:aips1.spba
ssi1	imx6sx.dtsi	/^				ssi1: ssi@02028000 {$/;"	l	label:aips1
ssi1	r8a7790.dtsi	/^			ssi1: ssi-1 {$/;"	l
ssi1	r8a7791.dtsi	/^			ssi1: ssi-1 {$/;"	l
ssi1	r8a7793.dtsi	/^			ssi1: ssi-1 {$/;"	l
ssi1	r8a7794.dtsi	/^			ssi1: ssi-1 {$/;"	l
ssi2	imx25.dtsi	/^			ssi2: ssi@50014000 {$/;"	l
ssi2	imx27.dtsi	/^			ssi2: ssi@10011000 {$/;"	l
ssi2	imx50.dtsi	/^				ssi2: ssi@50014000 {$/;"	l
ssi2	imx51.dtsi	/^				ssi2: ssi@70014000 {$/;"	l
ssi2	imx53.dtsi	/^				ssi2: ssi@50014000 {$/;"	l
ssi2	imx6qdl.dtsi	/^				ssi2: ssi@0202c000 {$/;"	l
ssi2	imx6sl.dtsi	/^				ssi2: ssi@0202c000 {$/;"	l	label:aips1.spba
ssi2	imx6sll.dtsi	/^				ssi2: ssi2@0202c000 {$/;"	l	label:aips1.spba
ssi2	imx6sx.dtsi	/^				ssi2: ssi@0202c000 {$/;"	l	label:aips1
ssi2	r8a7790.dtsi	/^			ssi2: ssi-2 {$/;"	l
ssi2	r8a7791.dtsi	/^			ssi2: ssi-2 {$/;"	l
ssi2	r8a7793.dtsi	/^			ssi2: ssi-2 {$/;"	l
ssi2	r8a7794.dtsi	/^			ssi2: ssi-2 {$/;"	l
ssi3	imx51.dtsi	/^			ssi3: ssi@83fe8000 {$/;"	l
ssi3	imx53.dtsi	/^			ssi3: ssi@63fe8000 {$/;"	l
ssi3	imx6qdl.dtsi	/^				ssi3: ssi@02030000 {$/;"	l
ssi3	imx6sl.dtsi	/^				ssi3: ssi@02030000 {$/;"	l	label:aips1.spba
ssi3	imx6sll.dtsi	/^				ssi3: ssi@02030000 {$/;"	l	label:aips1.spba
ssi3	imx6sx.dtsi	/^				ssi3: ssi@02030000 {$/;"	l	label:aips1
ssi3	r8a7778.dtsi	/^			ssi3: ssi-3 { interrupts = <GIC_SPI 0x85 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi3	r8a7790.dtsi	/^			ssi3: ssi-3 {$/;"	l
ssi3	r8a7791.dtsi	/^			ssi3: ssi-3 {$/;"	l
ssi3	r8a7793.dtsi	/^			ssi3: ssi-3 {$/;"	l
ssi3	r8a7794.dtsi	/^			ssi3: ssi-3 {$/;"	l
ssi4	r8a7778.dtsi	/^			ssi4: ssi-4 { interrupts = <GIC_SPI 0x85 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi4	r8a7790.dtsi	/^			ssi4: ssi-4 {$/;"	l
ssi4	r8a7791.dtsi	/^			ssi4: ssi-4 {$/;"	l
ssi4	r8a7793.dtsi	/^			ssi4: ssi-4 {$/;"	l
ssi4	r8a7794.dtsi	/^			ssi4: ssi-4 {$/;"	l
ssi5	r8a7778.dtsi	/^			ssi5: ssi-5 { interrupts = <GIC_SPI 0x86 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi5	r8a7790.dtsi	/^			ssi5: ssi-5 {$/;"	l
ssi5	r8a7791.dtsi	/^			ssi5: ssi-5 {$/;"	l
ssi5	r8a7793.dtsi	/^			ssi5: ssi-5 {$/;"	l
ssi5	r8a7794.dtsi	/^			ssi5: ssi-5 {$/;"	l
ssi6	r8a7778.dtsi	/^			ssi6: ssi-6 { interrupts = <GIC_SPI 0x86 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi6	r8a7790.dtsi	/^			ssi6: ssi-6 {$/;"	l
ssi6	r8a7791.dtsi	/^			ssi6: ssi-6 {$/;"	l
ssi6	r8a7793.dtsi	/^			ssi6: ssi-6 {$/;"	l
ssi6	r8a7794.dtsi	/^			ssi6: ssi-6 {$/;"	l
ssi7	r8a7778.dtsi	/^			ssi7: ssi-7 { interrupts = <GIC_SPI 0x86 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi7	r8a7790.dtsi	/^			ssi7: ssi-7 {$/;"	l
ssi7	r8a7791.dtsi	/^			ssi7: ssi-7 {$/;"	l
ssi7	r8a7793.dtsi	/^			ssi7: ssi-7 {$/;"	l
ssi7	r8a7794.dtsi	/^			ssi7: ssi-7 {$/;"	l
ssi8	r8a7778.dtsi	/^			ssi8: ssi-8 { interrupts = <GIC_SPI 0x86 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi8	r8a7790.dtsi	/^			ssi8: ssi-8 {$/;"	l
ssi8	r8a7791.dtsi	/^			ssi8: ssi-8 {$/;"	l
ssi8	r8a7793.dtsi	/^			ssi8: ssi-8 {$/;"	l
ssi8	r8a7794.dtsi	/^			ssi8: ssi-8 {$/;"	l
ssi9	r8a7778.dtsi	/^			ssi9: ssi-9 { interrupts = <GIC_SPI 0x86 IRQ_TYPE_LEVEL_HIGH>; };$/;"	l
ssi9	r8a7790.dtsi	/^			ssi9: ssi-9 {$/;"	l
ssi9	r8a7791.dtsi	/^			ssi9: ssi-9 {$/;"	l
ssi9	r8a7793.dtsi	/^			ssi9: ssi-9 {$/;"	l
ssi9	r8a7794.dtsi	/^			ssi9: ssi-9 {$/;"	l
ssi_ick	omap3430es1-clocks.dtsi	/^	ssi_ick: ssi_ick_3430es1@a10 {$/;"	l
ssi_ick	omap36xx-omap3430es2plus-clocks.dtsi	/^	ssi_ick: ssi_ick_3430es2@a10 {$/;"	l
ssi_l4_ick	omap24xx-clocks.dtsi	/^	ssi_l4_ick: ssi_l4_ick@214 {$/;"	l
ssi_l4_ick	omap3430es1-clocks.dtsi	/^	ssi_l4_ick: ssi_l4_ick {$/;"	l
ssi_l4_ick	omap34xx-omap36xx-clocks.dtsi	/^	ssi_l4_ick: ssi_l4_ick {$/;"	l
ssi_l4_ick	omap36xx-omap3430es2plus-clocks.dtsi	/^	ssi_l4_ick: ssi_l4_ick {$/;"	l
ssi_pins	omap3-n900.dts	/^	ssi_pins: pinmux_ssi {$/;"	l
ssi_pins	omap3-n950-n9.dtsi	/^	ssi_pins: pinmux_ssi_pins {$/;"	l
ssi_pins	r8a7791-porter.dts	/^	ssi_pins: sound {$/;"	l
ssi_pins	r8a7794-silk.dts	/^	ssi_pins: sound {$/;"	l
ssi_pins_idle	omap3-n950-n9.dtsi	/^	ssi_pins_idle: pinmux_ssi_pins_idle {$/;"	l
ssi_port1	omap3.dtsi	/^			ssi_port1: ssi-port@4805a000 {$/;"	l	label:ssi
ssi_port2	omap3.dtsi	/^			ssi_port2: ssi-port@4805b000 {$/;"	l	label:ssi
ssi_ssr_div_fck_3430es1	omap3430es1-clocks.dtsi	/^	ssi_ssr_div_fck_3430es1: ssi_ssr_div_fck_3430es1@a40 {$/;"	l
ssi_ssr_div_fck_3430es2	omap36xx-omap3430es2plus-clocks.dtsi	/^	ssi_ssr_div_fck_3430es2: ssi_ssr_div_fck_3430es2@a40 {$/;"	l
ssi_ssr_fck	omap3430es1-clocks.dtsi	/^	ssi_ssr_fck: ssi_ssr_fck_3430es1 {$/;"	l
ssi_ssr_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	ssi_ssr_fck: ssi_ssr_fck_3430es2 {$/;"	l
ssi_ssr_gate_fck_3430es1	omap3430es1-clocks.dtsi	/^	ssi_ssr_gate_fck_3430es1: ssi_ssr_gate_fck_3430es1@a00 {$/;"	l
ssi_ssr_gate_fck_3430es2	omap36xx-omap3430es2plus-clocks.dtsi	/^	ssi_ssr_gate_fck_3430es2: ssi_ssr_gate_fck_3430es2@a00 {$/;"	l
ssi_ssr_sst_div_fck	omap24xx-clocks.dtsi	/^	ssi_ssr_sst_div_fck: ssi_ssr_sst_div_fck@240 {$/;"	l
ssi_ssr_sst_fck	omap24xx-clocks.dtsi	/^	ssi_ssr_sst_fck: ssi_ssr_sst_fck {$/;"	l
ssi_ssr_sst_gate_fck	omap24xx-clocks.dtsi	/^	ssi_ssr_sst_gate_fck: ssi_ssr_sst_gate_fck@204 {$/;"	l
ssi_sst_fck	omap3430es1-clocks.dtsi	/^	ssi_sst_fck: ssi_sst_fck_3430es1 {$/;"	l
ssi_sst_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	ssi_sst_fck: ssi_sst_fck_3430es2 {$/;"	l
ssp	arm-realview-eb.dtsi	/^		ssp: ssp@1000d000 {$/;"	l
ssp	arm-realview-pbx.dtsi	/^		ssp: ssp@1000d000 {$/;"	l
ssp0	imx23-evk.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx23-olinuxino.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx23-sansa.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx23-stmp378x_devb.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx23-xfi3.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx23.dtsi	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-apf28dev.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-apx4devkit.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-cfa10036.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-duckbill-2-485.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-duckbill-2-enocean.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-duckbill-2-spi.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-duckbill-2.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-duckbill.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-evk.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-m28cu3.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-m28evk.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28-sps1.dts	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	imx28.dtsi	/^			ssp0: ssp@80010000 {$/;"	l
ssp0	lpc18xx.dtsi	/^		ssp0: spi@40083000 {$/;"	l
ssp0	lpc32xx.dtsi	/^			ssp0: ssp@20084000 {$/;"	l
ssp0_hrefprev60_mode	ste-hrefprev60.dtsi	/^				ssp0_hrefprev60_mode: ssp0_hrefprev60_default {$/;"	l
ssp0_pins	lpc4357-ea4357-devkit.dts	/^	ssp0_pins: ssp0-pins {$/;"	l
ssp0_snowball_mode	ste-snowball.dts	/^				ssp0_snowball_mode: ssp0_snowball_default {$/;"	l
ssp1	imx23-olinuxino.dts	/^			ssp1: ssp@80034000 {$/;"	l
ssp1	imx23-sansa.dts	/^			ssp1: ssp@80034000 {$/;"	l
ssp1	imx23-xfi3.dts	/^			ssp1: ssp@80034000 {$/;"	l
ssp1	imx23.dtsi	/^			ssp1: ssp@80034000 {$/;"	l
ssp1	imx28-evk.dts	/^			ssp1: ssp@80012000 {$/;"	l
ssp1	imx28.dtsi	/^			ssp1: ssp@80012000 {$/;"	l
ssp1	lpc18xx.dtsi	/^		ssp1: spi@400c5000 {$/;"	l
ssp1	lpc32xx.dtsi	/^			ssp1: ssp@2008c000 {$/;"	l
ssp2	imx28-apf28dev.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-apx4devkit.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-duckbill-2-485.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-duckbill-2-enocean.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-duckbill-2-spi.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-duckbill-2.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-duckbill.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-evk.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-m28cu3.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-m28evk.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28-sps1.dts	/^			ssp2: ssp@80014000 {$/;"	l
ssp2	imx28.dtsi	/^			ssp2: ssp@80014000 {$/;"	l
ssp3	imx28.dtsi	/^			ssp3: ssp@80016000 {$/;"	l
ssp_clk	r8a7790.dtsi	/^		ssp_clk: ssp@e6150248 {$/;"	l
ssp_clk	r8a7791.dtsi	/^		ssp_clk: ssp@e6150248 {$/;"	l
ssp_pins	lpc4337-ciaa.dts	/^	ssp_pins: ssp-pins {$/;"	l
sspclk	arm-realview-eb.dtsi	/^	sspclk: sspclk@24M {$/;"	l
sspclk	arm-realview-pb1176.dts	/^	sspclk: sspclk@24M {$/;"	l
sspclk	arm-realview-pb11mp.dts	/^	sspclk: sspclk@24M {$/;"	l
sspclk	arm-realview-pbx.dtsi	/^	sspclk: sspclk@24M {$/;"	l
sspiclk	ste-nomadik-stn8815.dtsi	/^		sspiclk: sspiclk@48M {$/;"	l	label:src
ssprs_clk	r8a7790.dtsi	/^		ssprs_clk: ssprs@e615024c {$/;"	l
ssprs_clk	r8a7791.dtsi	/^		ssprs_clk: ssprs@e615024c {$/;"	l
sss	exynos4.dtsi	/^	sss: sss@10830000 {$/;"	l
sss	exynos54xx.dtsi	/^		sss: sss@10830000 {$/;"	l
st	at91rm9200.dtsi	/^			st: timer@fffffd00 {$/;"	l
st1232_pins	r8a7740-armadillo800eva.dts	/^	st1232_pins: touchscreen {$/;"	l
st231_delta	stih407-family.dtsi	/^		st231_delta: st231-delta@0 {$/;"	l
st231_gp0	stih407-family.dtsi	/^		st231_gp0: st231-gp0@0 {$/;"	l
st_dwc3	stih407-family.dtsi	/^		st_dwc3: dwc3@8f94000 {$/;"	l
st_dwc3	stih410-b2260.dts	/^		st_dwc3: dwc3@8f94000 {$/;"	l
st_dwc3	stih418-b2199.dts	/^		st_dwc3: dwc3@8f94000 {$/;"	l
st_dwc3	stihxxx-b2120.dtsi	/^		st_dwc3: dwc3@8f94000 {$/;"	l
sta529	spear1340-evb.dts	/^				sta529: sta529@1a {$/;"	l	label:i2c0
stat_led_pins	armada-370-mirabox.dts	/^	stat_led_pins: stat-led-pins {$/;"	l
state_boot	tegra124-jetson-tk1.dts	/^		state_boot: pinmux {$/;"	l	label:pinmux
state_default	spear1310-evb.dts	/^			state_default: pinmux {$/;"	l
state_default	spear1340-evb.dts	/^			state_default: pinmux {$/;"	l
state_default	spear300-evb.dts	/^			state_default: pinmux {$/;"	l
state_default	spear310-evb.dts	/^			state_default: pinmux {$/;"	l
state_default	spear320-evb.dts	/^			state_default: pinmux {$/;"	l
state_default	spear320-hmi.dts	/^			state_default: pinmux {$/;"	l
state_default	tegra114-dalmore.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra114-roth.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra124-apalis.dtsi	/^		state_default: pinmux {$/;"	l	label:pinmux
state_default	tegra20-colibri-512.dtsi	/^		state_default: pinmux {$/;"	l
state_default	tegra20-harmony.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra20-iris-512.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra20-paz00.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra20-seaboard.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra20-tamonten.dtsi	/^		state_default: pinmux {$/;"	l
state_default	tegra20-trimslice.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra20-ventana.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra30-apalis.dtsi	/^		state_default: pinmux {$/;"	l
state_default	tegra30-beaver.dts	/^		state_default: pinmux {$/;"	l
state_default	tegra30-cardhu.dtsi	/^		state_default: pinmux {$/;"	l
state_default	tegra30-colibri.dtsi	/^		state_default: pinmux {$/;"	l
state_i2cmux_ddc	tegra20-seaboard.dts	/^		state_i2cmux_ddc: pinmux_i2cmux_ddc {$/;"	l
state_i2cmux_ddc	tegra20-tamonten.dtsi	/^		state_i2cmux_ddc: pinmux_i2cmux_ddc {$/;"	l
state_i2cmux_ddc	tegra20-ventana.dts	/^		state_i2cmux_ddc: pinmux_i2cmux_ddc {$/;"	l
state_i2cmux_idle	tegra20-seaboard.dts	/^		state_i2cmux_idle: pinmux_i2cmux_idle {$/;"	l
state_i2cmux_idle	tegra20-tamonten.dtsi	/^		state_i2cmux_idle: pinmux_i2cmux_idle {$/;"	l
state_i2cmux_idle	tegra20-ventana.dts	/^		state_i2cmux_idle: pinmux_i2cmux_idle {$/;"	l
state_i2cmux_pta	tegra20-seaboard.dts	/^		state_i2cmux_pta: pinmux_i2cmux_pta {$/;"	l
state_i2cmux_pta	tegra20-tamonten.dtsi	/^		state_i2cmux_pta: pinmux_i2cmux_pta {$/;"	l
state_i2cmux_pta	tegra20-ventana.dts	/^		state_i2cmux_pta: pinmux_i2cmux_pta {$/;"	l
stdclk	ox810se.dtsi	/^				stdclk: stdclk {$/;"	l	label:sys
stdclk	ox820.dtsi	/^				stdclk: stdclk {$/;"	l	label:sys
stdp2690_in	imx6q-b850v3.dts	/^				stdp2690_in: endpoint {$/;"	l
stdp2690_out	imx6q-b850v3.dts	/^				stdp2690_out: endpoint {$/;"	l
stdp4028_in	imx6q-b850v3.dts	/^				stdp4028_in: endpoint {$/;"	l
stdp4028_out	imx6q-b850v3.dts	/^				stdp4028_out: endpoint {$/;"	l
sti_hdmi	stih407.dtsi	/^			sti_hdmi: sti-hdmi@8d04000 {$/;"	l
sti_hdmi	stih410.dtsi	/^			sti_hdmi: sti-hdmi@8d04000 {$/;"	l
sti_sasg_codec	stih407-family.dtsi	/^		sti_sasg_codec: sti-sasg-codec {$/;"	l
sti_sasg_codec	stihxxx-b2120.dtsi	/^		sti_sasg_codec: sti-sasg-codec {$/;"	l
sti_sclk	emev2.dtsi	/^		sti_sclk: sti_sclk@528,1 {$/;"	l
sti_uni_player0	stih407-family.dtsi	/^		sti_uni_player0: sti-uni-player@8d80000 {$/;"	l
sti_uni_player0	stih410-b2260.dts	/^		sti_uni_player0: sti-uni-player@8d80000 {$/;"	l
sti_uni_player0	stihxxx-b2120.dtsi	/^		sti_uni_player0: sti-uni-player@8d80000 {$/;"	l
sti_uni_player1	stih407-family.dtsi	/^		sti_uni_player1: sti-uni-player@8d81000 {$/;"	l
sti_uni_player2	stih407-family.dtsi	/^		sti_uni_player2: sti-uni-player@8d82000 {$/;"	l
sti_uni_player2	stihxxx-b2120.dtsi	/^		sti_uni_player2: sti-uni-player@8d82000 {$/;"	l
sti_uni_player3	stih407-family.dtsi	/^		sti_uni_player3: sti-uni-player@8d85000 {$/;"	l
sti_uni_player3	stihxxx-b2120.dtsi	/^		sti_uni_player3: sti-uni-player@8d85000 {$/;"	l
sti_uni_reader0	stih407-family.dtsi	/^		sti_uni_reader0: sti-uni-reader@8d83000 {$/;"	l
sti_uni_reader1	stih407-family.dtsi	/^		sti_uni_reader1: sti-uni-reader@8d84000 {$/;"	l
stm_clk_div_ck	am33xx-clocks.dtsi	/^	stm_clk_div_ck: stm_clk_div_ck@414 {$/;"	l
stm_clk_div_ck	omap44xx-clocks.dtsi	/^	stm_clk_div_ck: stm_clk_div_ck@1a20 {$/;"	l
stm_pmd_clock_mux_ck	am33xx-clocks.dtsi	/^	stm_pmd_clock_mux_ck: stm_pmd_clock_mux_ck@414 {$/;"	l
stmpe	imx6ul-isiot.dtsi	/^		stmpe: touchscreen {$/;"	l	label:stmpe811
stmpe0	ste-nomadik-nhk15.dts	/^		stmpe0: stmpe2401@43 {$/;"	l
stmpe0_pwm	ste-nomadik-nhk15.dts	/^			stmpe0_pwm: stmpe_pwm {$/;"	l	label:stmpe0
stmpe1	imx6q-dmo-edmqmx6.dts	/^	stmpe1: stmpe1601@40 {$/;"	l
stmpe1	socfpga_cyclone5_mcvevk.dts	/^	stmpe1: stmpe811@41 {$/;"	l
stmpe1	ste-nomadik-nhk15.dts	/^		stmpe1: stmpe2401@44 {$/;"	l
stmpe1600	stm32429i-eval.dts	/^	stmpe1600: stmpe1600@42 {$/;"	l
stmpe1601	ste-href-stuib.dtsi	/^			stmpe1601: stmpe1601@40 {$/;"	l
stmpe2	imx6q-dmo-edmqmx6.dts	/^	stmpe2: stmpe1601@44 {$/;"	l
stmpe2401_1_nhk_mode	ste-nomadik-nhk15.dts	/^			stmpe2401_1_nhk_mode: stmpe2401_1_nhk {$/;"	l
stmpe2401_2_nhk_mode	ste-nomadik-nhk15.dts	/^			stmpe2401_2_nhk_mode: stmpe2401_2_nhk {$/;"	l
stmpe811	imx6ul-isiot.dtsi	/^	stmpe811: gpio-expander@44 {$/;"	l
stmpe_gpio1	imx6q-dmo-edmqmx6.dts	/^		stmpe_gpio1: stmpe_gpio {$/;"	l	label:stmpe1
stmpe_gpio2	imx6q-dmo-edmqmx6.dts	/^		stmpe_gpio2: stmpe_gpio {$/;"	l	label:stmpe2
stmpe_gpio43	ste-nomadik-nhk15.dts	/^			stmpe_gpio43: stmpe_gpio {$/;"	l	label:stmpe0
stmpe_gpio44	ste-nomadik-nhk15.dts	/^			stmpe_gpio44: stmpe_gpio {$/;"	l	label:stmpe1
stmpegpio	spear1340-evb.dts	/^					stmpegpio: stmpe_gpio {$/;"	l
stmpegpio	spear320-hmi.dts	/^					stmpegpio: stmpe-gpio {$/;"	l	label:i2c0
stmpegpio	stm32429i-eval.dts	/^		stmpegpio: stmpe_gpio {$/;"	l	label:stmpe1600
stpro_clk	r8a7740.dtsi	/^		stpro_clk: stpro@e615009c {$/;"	l
stuart	pxa2xx.dtsi	/^		stuart: uart@40700000 {$/;"	l
sub_clk	r8a7740.dtsi	/^		sub_clk: sub@e6150080 {$/;"	l
sub_clk	sh73a0.dtsi	/^		sub_clk: sub@e6150080 {$/;"	l
subck_clks	r8a7740.dtsi	/^		subck_clks: subck_clks@e6150080 {$/;"	l
sun_top_ctrl	bcm7445.dtsi	/^		sun_top_ctrl: syscon@404000 {$/;"	l
support_card	uniphier-support-card.dtsi	/^	support_card: support_card@1,1f00000 {$/;"	l
suspend_l_sleep	rk3288-veyron-chromebook.dtsi	/^		suspend_l_sleep: suspend-l-sleep {$/;"	l
suspend_l_wake	rk3288-veyron-chromebook.dtsi	/^		suspend_l_wake: suspend-l-wake {$/;"	l
sw1_reg	imx27-phytec-phycore-som.dtsi	/^			sw1_reg: sw1a {$/;"	l	label:pmic
sw1_reg	imx51-babbage.dts	/^			sw1_reg: sw1 {$/;"	l	label:pmic
sw1_reg	imx51-digi-connectcore-som.dtsi	/^			sw1_reg: sw1 {$/;"	l	label:pmic
sw1_reg	imx53-qsrb.dts	/^			sw1_reg: sw1a {$/;"	l	label:pmic
sw1_reg	imx53-usbarmory.dts	/^			sw1_reg: sw1 {$/;"	l	label:ltc3589
sw1_reg	imx6ul-14x14-evk-pf1550.dts	/^			sw1_reg: SW1 {$/;"	l	label:pmic
sw1_reg	imx7ulp-evk.dts	/^		sw1_reg: SW1 {$/;"	l
sw1_reg	imx7ulpea-ucom-kit_v2-1lv.dts	/^		sw1_reg: SW1 {$/;"	l
sw1_reg	imx7ulpea-ucom-kit_v2.dts	/^		sw1_reg: SW1 {$/;"	l
sw1a_reg	backup/imx7dea-com-kit_v2.dts	/^                        sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx6dlea-com.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6dqscm-qwks-rev2.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6q-dmo-edmqmx6.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6q-gw5400-a.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6q-mccmon6.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pfuze100
sw1a_reg	imx6qdl-apalis.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6qdl-colibri.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6qdl-gw54xx.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6qdl-sabreauto.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6qdl-sabresd.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6qdl-zii-rdu2.dtsi	/^			sw1a_reg: sw1ab {$/;"	l
sw1a_reg	imx6qea-com.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sl-evk.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sll-evk.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sll-lpddr3-arm2.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sx-14x14-arm2.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sx-19x19-arm2.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sx-sabreauto.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sx-sdb-reva.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sx-sdb.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sx-udoo-neo.dtsi	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx6sxea-com.dtsi	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6sxscm-evb.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6ul-14x14-ddr3-arm2.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6ul-9x9-evk.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx6ulea-com.dtsi	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx6ull-14x14-ddr3-arm2.dts	/^			sw1a_reg: sw1ab {$/;"	l	label:pmic
sw1a_reg	imx6ull-9x9-evk.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-12x12-ddr3-arm2.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-12x12-lpddr3-arm2.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-19x19-lpddr2-arm2.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-cl-som-imx7.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-nitrogen7.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-pico.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7d-sdb.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7dea-com-kit.dts	/^                        sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7dea-com-kit_v2.dts	/^                        sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7dea-com-ptp.dts	/^                        sw1a_reg: sw1a {$/;"	l	label:pmic
sw1a_reg	imx7s-warp.dts	/^			sw1a_reg: sw1a {$/;"	l	label:pmic
sw1b_reg	imx53-qsrb.dts	/^			sw1b_reg: sw1b {$/;"	l	label:pmic
sw1b_reg	imx6ul-pico-hobbit.dts	/^			sw1b_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	backup/imx7dea-com-kit_v2.dts	/^                        sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx6dlea-com.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6dqscm-qwks-rev2.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6q-dmo-edmqmx6.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6q-gw5400-a.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6q-mccmon6.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pfuze100
sw1c_reg	imx6qdl-apalis.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6qdl-colibri.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6qdl-gw54xx.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6qdl-sabreauto.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6qdl-sabresd.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6qdl-zii-rdu2.dtsi	/^			sw1c_reg: sw1c {$/;"	l
sw1c_reg	imx6qea-com.dtsi	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sl-evk.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sll-evk.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sll-lpddr3-arm2.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sx-19x19-arm2.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sx-sabreauto.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sx-sdb-reva.dts	/^			sw1c_reg: sw1c {$/;"	l	label:pmic
sw1c_reg	imx6sx-udoo-neo.dtsi	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx6ul-9x9-evk.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx6ulea-com.dtsi	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx6ull-9x9-evk.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-12x12-ddr3-arm2.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-12x12-lpddr3-arm2.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-19x19-lpddr2-arm2.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-cl-som-imx7.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-nitrogen7.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-pico.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7d-sdb.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7dea-com-kit.dts	/^                        sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7dea-com-kit_v2.dts	/^                        sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7dea-com-ptp.dts	/^                        sw1c_reg: sw1b {$/;"	l	label:pmic
sw1c_reg	imx7s-warp.dts	/^			sw1c_reg: sw1b {$/;"	l	label:pmic
sw2_reg	backup/imx7dea-com-kit_v2.dts	/^                        sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx27-phytec-phycore-som.dtsi	/^			sw2_reg: sw2a {$/;"	l	label:pmic
sw2_reg	imx51-babbage.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx51-digi-connectcore-som.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx53-qsrb.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx53-usbarmory.dts	/^			sw2_reg: sw2 {$/;"	l	label:ltc3589
sw2_reg	imx6dlea-com.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6dqscm-qwks-rev2.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6q-dmo-edmqmx6.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6q-gw5400-a.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6q-mccmon6.dts	/^			sw2_reg: sw2 {$/;"	l	label:pfuze100
sw2_reg	imx6qdl-gw54xx.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6qdl-sabreauto.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6qdl-sabresd.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6qdl-zii-rdu2.dtsi	/^			sw2_reg: sw2 {$/;"	l
sw2_reg	imx6qea-com.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sl-evk.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sll-evk.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sll-lpddr3-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sx-14x14-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sx-19x19-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sx-sabreauto.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sx-sdb-reva.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sx-sdb.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sx-udoo-neo.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sxea-com.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6sxscm-evb.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6ul-14x14-ddr3-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6ul-14x14-evk-pf1550.dts	/^			sw2_reg: SW2 {$/;"	l	label:pmic
sw2_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6ul-9x9-evk.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6ulea-com.dtsi	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6ull-14x14-ddr3-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx6ull-9x9-evk.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-12x12-ddr3-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-12x12-lpddr3-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-19x19-lpddr2-arm2.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-cl-som-imx7.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-nitrogen7.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-pico.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7d-sdb.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7dea-com-kit.dts	/^                        sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7dea-com-kit_v2.dts	/^                        sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7dea-com-ptp.dts	/^                        sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7s-warp.dts	/^			sw2_reg: sw2 {$/;"	l	label:pmic
sw2_reg	imx7ulp-evk.dts	/^		sw2_reg: SW2 {$/;"	l
sw2_reg	imx7ulpea-ucom-kit_v2-1lv.dts	/^		sw2_reg: SW2 {$/;"	l
sw2_reg	imx7ulpea-ucom-kit_v2.dts	/^		sw2_reg: SW2 {$/;"	l
sw3_reg	imx27-phytec-phycore-som.dtsi	/^			sw3_reg: sw3 {$/;"	l	label:pmic
sw3_reg	imx51-babbage.dts	/^			sw3_reg: sw3 {$/;"	l	label:pmic
sw3_reg	imx51-digi-connectcore-som.dtsi	/^			sw3_reg: sw3 {$/;"	l	label:pmic
sw3_reg	imx53-qsrb.dts	/^			sw3_reg: sw3 {$/;"	l	label:pmic
sw3_reg	imx53-usbarmory.dts	/^			sw3_reg: sw3 {$/;"	l	label:ltc3589
sw3_reg	imx6ul-14x14-evk-pf1550.dts	/^			sw3_reg: SW3 {$/;"	l	label:pmic
sw3_reg	imx7ulp-evk.dts	/^		sw3_reg: SW3 {$/;"	l
sw3_reg	imx7ulpea-ucom-kit_v2-1lv.dts	/^		sw3_reg: SW3 {$/;"	l
sw3_reg	imx7ulpea-ucom-kit_v2.dts	/^		sw3_reg: SW3 {$/;"	l
sw3a_reg	backup/imx7dea-com-kit_v2.dts	/^                        sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx6dlea-com.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6dqscm-qwks-rev2.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6q-dmo-edmqmx6.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6q-gw5400-a.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6q-mccmon6.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pfuze100
sw3a_reg	imx6qdl-apalis.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6qdl-colibri.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6qdl-gw54xx.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6qdl-sabreauto.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6qdl-sabresd.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6qdl-zii-rdu2.dtsi	/^			sw3a_reg: sw3a {$/;"	l
sw3a_reg	imx6qea-com.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sl-evk.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sll-evk.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sll-lpddr3-arm2.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sx-14x14-arm2.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sx-19x19-arm2.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sx-sabreauto.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sx-sdb-reva.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sx-sdb.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sx-udoo-neo.dtsi	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx6sxea-com.dtsi	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6sxscm-evb.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6ul-14x14-ddr3-arm2.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6ul-9x9-evk.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx6ul-pico-hobbit.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx6ulea-com.dtsi	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx6ull-14x14-ddr3-arm2.dts	/^			sw3a_reg: sw3a {$/;"	l	label:pmic
sw3a_reg	imx6ull-9x9-evk.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-12x12-ddr3-arm2.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-12x12-lpddr3-arm2.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-19x19-lpddr2-arm2.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-cl-som-imx7.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-nitrogen7.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-pico.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7d-sdb.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7dea-com-kit.dts	/^                        sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7dea-com-kit_v2.dts	/^                        sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7dea-com-ptp.dts	/^                        sw3a_reg: sw3 {$/;"	l	label:pmic
sw3a_reg	imx7s-warp.dts	/^			sw3a_reg: sw3 {$/;"	l	label:pmic
sw3b_reg	imx6dlea-com.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6dqscm-qwks-rev2.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6q-dmo-edmqmx6.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6q-gw5400-a.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6q-mccmon6.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pfuze100
sw3b_reg	imx6qdl-gw54xx.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6qdl-sabreauto.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6qdl-sabresd.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6qdl-zii-rdu2.dtsi	/^			sw3b_reg: sw3b {$/;"	l
sw3b_reg	imx6qea-com.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sl-evk.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sll-evk.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sll-lpddr3-arm2.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sx-14x14-arm2.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sx-19x19-arm2.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sx-sabreauto.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sx-sdb-reva.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sx-sdb.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6sxea-com.dtsi	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6ul-14x14-ddr3-arm2.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw3b_reg	imx6ull-14x14-ddr3-arm2.dts	/^			sw3b_reg: sw3b {$/;"	l	label:pmic
sw4_reg	imx51-babbage.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6dlea-com.dtsi	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6dqscm-qwks-rev2.dtsi	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6q-dmo-edmqmx6.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6q-gw5400-a.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6q-mccmon6.dts	/^			sw4_reg: sw4 {$/;"	l	label:pfuze100
sw4_reg	imx6qdl-gw54xx.dtsi	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6qdl-sabreauto.dtsi	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6qdl-sabresd.dtsi	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6qdl-zii-rdu2.dtsi	/^			sw4_reg: sw4 {$/;"	l
sw4_reg	imx6qea-com.dtsi	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6sl-evk.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6sll-evk.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6sll-lpddr3-arm2.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6sx-19x19-arm2.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6sx-sabreauto.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4_reg	imx6sx-sdb-reva.dts	/^			sw4_reg: sw4 {$/;"	l	label:pmic
sw4a_reg	imx53-qsrb.dts	/^			sw4a_reg: sw4a {$/;"	l	label:pmic
sw4b_reg	imx53-qsrb.dts	/^			sw4b_reg: sw4b {$/;"	l	label:pmic
sw5	motorola-cpcap-mapphone.dtsi	/^	sw5: SW5 {$/;"	l
sw5_reg	imx53-qsrb.dts	/^			sw5_reg: sw5 {$/;"	l	label:pmic
sw_r_bpi_m2p	sun8i-h3-bananapi-m2-plus.dts	/^	sw_r_bpi_m2p: key_pins@0 {$/;"	l
sw_r_npi	sun8i-h3-nanopi.dtsi	/^	sw_r_npi: key_pins@0 {$/;"	l
sw_r_opc	sun8i-h3-orangepi-2.dts	/^	sw_r_opc: key_pins@0 {$/;"	l
sw_r_opc	sun8i-h3-orangepi-lite.dts	/^	sw_r_opc: key_pins@0 {$/;"	l
sw_r_opc	sun8i-h3-orangepi-one.dts	/^	sw_r_opc: key_pins@0 {$/;"	l
sw_r_opc	sun8i-h3-orangepi-pc.dts	/^	sw_r_opc: key_pins@0 {$/;"	l
swbst_reg	backup/imx7dea-com-kit_v2.dts	/^                        swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx51-digi-connectcore-som.dtsi	/^			swbst_reg: swbst { };$/;"	l	label:pmic
swbst_reg	imx53-qsrb.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6dlea-com.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6dqscm-qwks-rev2.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6q-dmo-edmqmx6.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6q-gw5400-a.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6q-mccmon6.dts	/^			swbst_reg: swbst {$/;"	l	label:pfuze100
swbst_reg	imx6qdl-apalis.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6qdl-colibri.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6qdl-gw54xx.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6qdl-sabreauto.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6qdl-sabresd.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6qea-com.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sl-evk.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sll-evk.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sll-lpddr3-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sx-14x14-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sx-19x19-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sx-sabreauto.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sx-sdb-reva.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sx-sdb.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sx-udoo-neo.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sxea-com.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6sxscm-evb.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6ul-14x14-ddr3-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6ul-9x9-evk.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6ulea-com.dtsi	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6ull-14x14-ddr3-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx6ull-9x9-evk.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-12x12-ddr3-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-12x12-lpddr3-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-19x19-lpddr2-arm2.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-cl-som-imx7.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-nitrogen7.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-pico.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7d-sdb.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7dea-com-kit.dts	/^                        swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7dea-com-kit_v2.dts	/^                        swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7dea-com-ptp.dts	/^                        swbst_reg: swbst {$/;"	l	label:pmic
swbst_reg	imx7s-warp.dts	/^			swbst_reg: swbst {$/;"	l	label:pmic
switch	armada-370-rd.dts	/^	switch: switch@10 {$/;"	l
switch	armada-xp-98dx3236.dtsi	/^		switch: switch@a8000000 {$/;"	l
switch	bcm-cygnus.dtsi	/^		switch: switch@18007000 {$/;"	l
switch	imx6qdl-zii-rdu2.dtsi	/^		switch: switch@0 {$/;"	l
switch	kirkwood-rd88f6281.dtsi	/^	switch: switch@0 {$/;"	l
switch	orion5x-netgear-wnr854t.dts	/^	switch: switch@0 {$/;"	l
switch	sun7i-a20-lamobo-r1.dts	/^		switch: ethernet-switch@1e {$/;"	l
switch0	vf610-zii-dev-rev-b.dts	/^			switch0: switch@0 {$/;"	l	label:mdio_mux_1
switch0	vf610-zii-dev-rev-c.dts	/^			switch0: switch@0 {$/;"	l	label:mdio_mux_1
switch0phy0	vf610-zii-dev-rev-b.dts	/^					switch0phy0: switch0phy0@0 {$/;"	l
switch0phy1	vf610-zii-dev-rev-b.dts	/^					switch0phy1: switch1phy0@1 {$/;"	l
switch0phy1	vf610-zii-dev-rev-c.dts	/^					switch0phy1: switch0phy@1 {$/;"	l
switch0phy2	vf610-zii-dev-rev-b.dts	/^					switch0phy2: switch1phy0@2 {$/;"	l
switch0phy2	vf610-zii-dev-rev-c.dts	/^					switch0phy2: switch0phy@2 {$/;"	l
switch0phy3	vf610-zii-dev-rev-c.dts	/^					switch0phy3: switch0phy@3 {$/;"	l
switch0phy4	vf610-zii-dev-rev-c.dts	/^					switch0phy4: switch0phy@4 {$/;"	l
switch0port10	vf610-zii-dev-rev-c.dts	/^					switch0port10: port@10 {$/;"	l
switch0port5	vf610-zii-dev-rev-b.dts	/^					switch0port5: port@5 {$/;"	l
switch1	vf610-zii-dev-rev-b.dts	/^			switch1: switch@0 {$/;"	l	label:mdio_mux_2
switch1	vf610-zii-dev-rev-c.dts	/^			switch1: switch@0 {$/;"	l	label:mdio_mux_2
switch1phy0	vf610-zii-dev-rev-b.dts	/^					switch1phy0: switch1phy0@0 {$/;"	l
switch1phy1	vf610-zii-dev-rev-b.dts	/^					switch1phy1: switch1phy0@1 {$/;"	l
switch1phy1	vf610-zii-dev-rev-c.dts	/^					switch1phy1: switch1phy@1 {$/;"	l
switch1phy2	vf610-zii-dev-rev-b.dts	/^					switch1phy2: switch1phy0@2 {$/;"	l
switch1phy2	vf610-zii-dev-rev-c.dts	/^					switch1phy2: switch1phy@2 {$/;"	l
switch1phy3	vf610-zii-dev-rev-c.dts	/^					switch1phy3: switch1phy@3 {$/;"	l
switch1phy4	vf610-zii-dev-rev-c.dts	/^					switch1phy4: switch1phy@4 {$/;"	l
switch1port10	vf610-zii-dev-rev-c.dts	/^					switch1port10: port@10 {$/;"	l
switch1port5	vf610-zii-dev-rev-b.dts	/^					switch1port5: port@5 {$/;"	l
switch1port6	vf610-zii-dev-rev-b.dts	/^					switch1port6: port@6 {$/;"	l
switch2	vf610-zii-dev-rev-b.dts	/^			switch2: switch@0 {$/;"	l	label:mdio_mux_4
switch2port9	vf610-zii-dev-rev-b.dts	/^					switch2port9: port@9 {$/;"	l
switchphy0	imx6qdl-zii-rdu2.dtsi	/^				switchphy0: switchphy@0 {$/;"	l
switchphy1	imx6qdl-zii-rdu2.dtsi	/^				switchphy1: switchphy@1 {$/;"	l
switchphy2	imx6qdl-zii-rdu2.dtsi	/^				switchphy2: switchphy@2 {$/;"	l
switchphy3	imx6qdl-zii-rdu2.dtsi	/^				switchphy3: switchphy@3 {$/;"	l
switchphy4	imx6qdl-zii-rdu2.dtsi	/^				switchphy4: switchphy@4 {$/;"	l
sxosc	vfxxx.dtsi	/^	sxosc: sxosc {$/;"	l
syc_clk_div_ck	omap44xx-clocks.dtsi	/^	syc_clk_div_ck: syc_clk_div_ck@100 {$/;"	l
synaptics_tvk_mode	ste-href-tvk1281618.dtsi	/^				synaptics_tvk_mode: synaptics_tvk {$/;"	l
sync_32k_ick	omap24xx-clocks.dtsi	/^	sync_32k_ick: sync_32k_ick@410 {$/;"	l
synctimer_32kclk	am43xx-clocks.dtsi	/^	synctimer_32kclk: synctimer_32kclk@2a30 {$/;"	l
syno_id_bit0_pin	armada-370-synology-ds213j.dts	/^	syno_id_bit0_pin: syno-id-bit0-pin {$/;"	l
syno_id_bit0_pin	armada-xp-synology-ds414.dts	/^	syno_id_bit0_pin: syno-id-bit0-pin {$/;"	l
syno_id_bit1_pin	armada-370-synology-ds213j.dts	/^	syno_id_bit1_pin: syno-id-bit1-pin {$/;"	l
syno_id_bit1_pin	armada-xp-synology-ds414.dts	/^	syno_id_bit1_pin: syno-id-bit1-pin {$/;"	l
syno_id_bit2_pin	armada-370-synology-ds213j.dts	/^	syno_id_bit2_pin: syno-id-bit2-pin {$/;"	l
syno_id_bit2_pin	armada-xp-synology-ds414.dts	/^	syno_id_bit2_pin: syno-id-bit2-pin {$/;"	l
syno_id_bit3_pin	armada-370-synology-ds213j.dts	/^	syno_id_bit3_pin: syno-id-bit3-pin {$/;"	l
sys	ox810se.dtsi	/^			sys: sys-ctrl@000000 {$/;"	l
sys	ox820.dtsi	/^			sys: sys-ctrl@e00000 {$/;"	l
sys_32k_ck	dm816x-clocks.dtsi	/^	sys_32k_ck: sys_32k_ck {$/;"	l
sys_32k_ck	dra7xx-clocks.dtsi	/^	sys_32k_ck: sys_32k_ck {$/;"	l
sys_32k_ck	omap44xx-clocks.dtsi	/^	sys_32k_ck: sys_32k_ck {$/;"	l
sys_32k_ck	omap54xx-clocks.dtsi	/^	sys_32k_ck: sys_32k_ck {$/;"	l
sys_3v3_pexs_reg	tegra30-beaver.dts	/^		sys_3v3_pexs_reg: regulator@7 {$/;"	l
sys_3v3_reg	tegra30-apalis.dtsi	/^		sys_3v3_reg: regulator@101 {$/;"	l
sys_3v3_reg	tegra30-beaver.dts	/^		sys_3v3_reg: regulator@6 {$/;"	l
sys_3v3_reg	tegra30-cardhu-a02.dts	/^		sys_3v3_reg: regulator@101 {$/;"	l
sys_3v3_reg	tegra30-cardhu-a04.dts	/^		sys_3v3_reg: regulator@101 {$/;"	l
sys_3v3_reg	tegra30-colibri.dtsi	/^		sys_3v3_reg: regulator@101 {$/;"	l
sys_5v0_reg	tegra30-apalis-eval.dts	/^		sys_5v0_reg: regulator@1 {$/;"	l
sys_5v0_reg	tegra30-colibri-eval-v3.dts	/^		sys_5v0_reg: regulator@1 {$/;"	l
sys_altclk	omap3xxx-clocks.dtsi	/^	sys_altclk: sys_altclk {$/;"	l
sys_ck	omap24xx-clocks.dtsi	/^	sys_ck: sys_ck@60 {$/;"	l
sys_ck	omap3xxx-clocks.dtsi	/^	sys_ck: sys_ck@1270 {$/;"	l
sys_clk	uniphier-ld4.dtsi	/^			sys_clk: clock {$/;"	l
sys_clk	uniphier-pro4.dtsi	/^			sys_clk: clock {$/;"	l
sys_clk	uniphier-pro5.dtsi	/^			sys_clk: clock {$/;"	l
sys_clk	uniphier-pxs2.dtsi	/^			sys_clk: clock {$/;"	l
sys_clk	uniphier-sld8.dtsi	/^			sys_clk: clock {$/;"	l
sys_clk1_dclk_div	dra7xx-clocks.dtsi	/^	sys_clk1_dclk_div: sys_clk1_dclk_div@1c8 {$/;"	l
sys_clk2_dclk_div	dra7xx-clocks.dtsi	/^	sys_clk2_dclk_div: sys_clk2_dclk_div@1cc {$/;"	l
sys_clk32_crystal_ck	dra7xx-clocks.dtsi	/^	sys_clk32_crystal_ck: sys_clk32_crystal_ck {$/;"	l
sys_clk32_pseudo_ck	dra7xx-clocks.dtsi	/^	sys_clk32_pseudo_ck: sys_clk32_pseudo_ck {$/;"	l
sys_clkin	omap54xx-clocks.dtsi	/^	sys_clkin: sys_clkin@110 {$/;"	l
sys_clkin1	dra7xx-clocks.dtsi	/^	sys_clkin1: sys_clkin1@110 {$/;"	l
sys_clkin2	dra7xx-clocks.dtsi	/^	sys_clkin2: sys_clkin2 {$/;"	l
sys_clkin_ck	am33xx-clocks.dtsi	/^	sys_clkin_ck: sys_clkin_ck@40 {$/;"	l
sys_clkin_ck	am43xx-clocks.dtsi	/^	sys_clkin_ck: sys_clkin_ck@40 {$/;"	l
sys_clkin_ck	dm816x-clocks.dtsi	/^	sys_clkin_ck: sys_clkin_ck {$/;"	l
sys_clkin_ck	omap44xx-clocks.dtsi	/^	sys_clkin_ck: sys_clkin_ck@110 {$/;"	l
sys_clkout	omap24xx-clocks.dtsi	/^	sys_clkout: sys_clkout@70 {$/;"	l
sys_clkout1	omap3xxx-clocks.dtsi	/^	sys_clkout1: sys_clkout1@d70 {$/;"	l
sys_clkout2	omap2420-clocks.dtsi	/^	sys_clkout2: sys_clkout2@70 {$/;"	l
sys_clkout2	omap3xxx-clocks.dtsi	/^	sys_clkout2: sys_clkout2@d70 {$/;"	l
sys_clkout2_src	omap2420-clocks.dtsi	/^	sys_clkout2_src: sys_clkout2_src {$/;"	l
sys_clkout2_src_gate	omap2420-clocks.dtsi	/^	sys_clkout2_src_gate: sys_clkout2_src_gate@70 {$/;"	l
sys_clkout2_src_mux	omap2420-clocks.dtsi	/^	sys_clkout2_src_mux: sys_clkout2_src_mux@70 {$/;"	l
sys_clkout_src	omap24xx-clocks.dtsi	/^	sys_clkout_src: sys_clkout_src {$/;"	l
sys_clkout_src_gate	omap24xx-clocks.dtsi	/^	sys_clkout_src_gate: sys_clkout_src_gate@70 {$/;"	l
sys_clkout_src_mux	omap24xx-clocks.dtsi	/^	sys_clkout_src_mux: sys_clkout_src_mux@70 {$/;"	l
sys_d2_ck	omap36xx-omap3430es2plus-clocks.dtsi	/^	sys_d2_ck: sys_d2_ck {$/;"	l
sys_mclk	imx6ul-pico-hobbit.dts	/^	sys_mclk: clock-sys-mclk {$/;"	l
sys_mclk	ls1021a-qds.dts	/^	sys_mclk: clock-mclk {$/;"	l
sys_mclk	ls1021a-twr.dts	/^	sys_mclk: clock-mclk {$/;"	l
sys_pinctrl	berlin2.dtsi	/^				sys_pinctrl: pin-controller {$/;"	l	label:sysctrl
sys_pinctrl	berlin2cd.dtsi	/^				sys_pinctrl: pin-controller {$/;"	l	label:sysctrl
sys_pinctrl	berlin2q.dtsi	/^				sys_pinctrl: pin-controller {$/;"	l	label:sysctrl
sys_pll	vexpress-v2p-ca15-tc1.dts	/^		sys_pll: oscclk7 {$/;"	l
sys_reg	exynos3250.dtsi	/^		sys_reg: syscon@10010000 {$/;"	l
sys_reg	exynos4.dtsi	/^	sys_reg: syscon@10010000 {$/;"	l
sys_reg	tegra20-colibri-512.dtsi	/^				sys_reg: regulator@0 {$/;"	l	label:pmic
sys_reg	tegra20-harmony.dts	/^				sys_reg: sys {$/;"	l	label:pmic
sys_reg	tegra20-paz00.dts	/^				sys_reg: sys {$/;"	l	label:pmic
sys_reg	tegra20-seaboard.dts	/^				sys_reg: sys {$/;"	l	label:pmic
sys_reg	tegra20-tamonten.dtsi	/^				sys_reg: sys {$/;"	l	label:pmic
sys_reg	tegra20-ventana.dts	/^				sys_reg: sys {$/;"	l	label:pmic
sys_rst	uniphier-ld4.dtsi	/^			sys_rst: reset {$/;"	l
sys_rst	uniphier-pro4.dtsi	/^			sys_rst: reset {$/;"	l
sys_rst	uniphier-pro5.dtsi	/^			sys_rst: reset {$/;"	l
sys_rst	uniphier-pxs2.dtsi	/^			sys_rst: reset {$/;"	l
sys_rst	uniphier-sld8.dtsi	/^			sys_rst: reset {$/;"	l
sysboot_freq_sel_ck	am43xx-clocks.dtsi	/^	sysboot_freq_sel_ck: sysboot_freq_sel_ck@44e10040 {$/;"	l
sysc	dove.dtsi	/^			sysc: system-ctrl@20000 {$/;"	l
sysc	kirkwood.dtsi	/^		sysc: system-controller@20000 {$/;"	l
sysc	r8a73a4.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7740.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7743.dtsi	/^		sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7745.dtsi	/^		sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7779.dtsi	/^	sysc: system-controller@ffd85000 {$/;"	l
sysc	r8a7790.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7791.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7792.dtsi	/^		sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7793.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	r8a7794.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
sysc	sh73a0.dtsi	/^	sysc: system-controller@e6180000 {$/;"	l
syscfg	stm32f429.dtsi	/^		syscfg: system-config@40013800 {$/;"	l
syscfg	stm32f746.dtsi	/^		syscfg: system-config@40013800 {$/;"	l
syscfg_core	stih407-family.dtsi	/^		syscfg_core: core-syscfg@92b0000 {$/;"	l
syscfg_flash	stih407-family.dtsi	/^		syscfg_flash: flash-syscfg@92a0000 {$/;"	l
syscfg_front	stih407-family.dtsi	/^		syscfg_front: front-syscfg@9280000 {$/;"	l
syscfg_lpm	stih407-family.dtsi	/^		syscfg_lpm: lpm-syscfg@94b5100 {$/;"	l
syscfg_pctl_a	mt2701.dtsi	/^	syscfg_pctl_a: syscfg@10005000 {$/;"	l
syscfg_pctl_a	mt7623.dtsi	/^	syscfg_pctl_a: syscfg@10005000 {$/;"	l
syscfg_pctl_a	mt8135.dtsi	/^		syscfg_pctl_a: syscfg_pctl_a@10005000 {$/;"	l
syscfg_pctl_b	mt8135.dtsi	/^		syscfg_pctl_b: syscfg_pctl_b@1020c000 {$/;"	l
syscfg_rear	stih407-family.dtsi	/^		syscfg_rear: rear-syscfg@9290000 {$/;"	l
syscfg_sbc	stih407-family.dtsi	/^		syscfg_sbc: sbc-syscfg@9620000 {$/;"	l
syscfg_sbc_reg	stih407-family.dtsi	/^		syscfg_sbc_reg: fvdp-lite-syscfg@9600000 {$/;"	l
sysclk	integratorap.dts	/^		sysclk: apsys@24M {$/;"	l
sysclk	ls1021a.dtsi	/^	sysclk: sysclk {$/;"	l
sysclk	mps2.dtsi	/^	sysclk: clk-sys {$/;"	l
sysclk	ox810se.dtsi	/^		sysclk: sysclk {$/;"	l
sysclk	ox820.dtsi	/^		sysclk: sysclk {$/;"	l
sysclk10_ck	dm814x-clocks.dtsi	/^	sysclk10_ck: sysclk10_ck {$/;"	l
sysclk10_ck	dm816x-clocks.dtsi	/^	sysclk10_ck: sysclk10_ck@324 {$/;"	l
sysclk18_ck	dm814x-clocks.dtsi	/^	sysclk18_ck: sysclk18_ck@2f0 {$/;"	l
sysclk18_ck	dm816x-clocks.dtsi	/^	sysclk18_ck: sysclk18_ck@378 {$/;"	l
sysclk1_ck	dm816x-clocks.dtsi	/^	sysclk1_ck: sysclk1_ck@300 {$/;"	l
sysclk24_ck	dm816x-clocks.dtsi	/^	sysclk24_ck: sysclk24_ck@3b4 {$/;"	l
sysclk2_ck	dm816x-clocks.dtsi	/^	sysclk2_ck: sysclk2_ck@304 {$/;"	l
sysclk3_ck	dm816x-clocks.dtsi	/^	sysclk3_ck: sysclk3_ck@308 {$/;"	l
sysclk4_ck	dm814x-clocks.dtsi	/^	sysclk4_ck: sysclk4_ck {$/;"	l
sysclk4_ck	dm816x-clocks.dtsi	/^	sysclk4_ck: sysclk4_ck@30c {$/;"	l
sysclk5_ck	dm814x-clocks.dtsi	/^	sysclk5_ck: sysclk5_ck {$/;"	l
sysclk5_ck	dm816x-clocks.dtsi	/^	sysclk5_ck: sysclk5_ck@310 {$/;"	l
sysclk6_ck	dm814x-clocks.dtsi	/^	sysclk6_ck: sysclk6_ck {$/;"	l
sysclk6_ck	dm816x-clocks.dtsi	/^	sysclk6_ck: sysclk6_ck@314 {$/;"	l
sysclk8_ck	dm814x-clocks.dtsi	/^	sysclk8_ck: sysclk8_ck {$/;"	l
sysclk_div	am43xx-clocks.dtsi	/^	sysclk_div: sysclk_div {$/;"	l
sysclk_div_ck	am33xx-clocks.dtsi	/^	sysclk_div_ck: sysclk_div_ck {$/;"	l
sysclkout_pre_ck	am33xx-clocks.dtsi	/^	sysclkout_pre_ck: sysclkout_pre_ck@700 {$/;"	l
sysclkreq2_default_mode	ste-href-ab8500.dtsi	/^						sysclkreq2_default_mode: sysclkreq2_default {$/;"	l
sysclkreq2_default_mode	ste-href-ab8505.dtsi	/^						sysclkreq2_default_mode: sysclkreq2_default {$/;"	l
sysclkreq2_sleep_mode	ste-href-ab8500.dtsi	/^						sysclkreq2_sleep_mode: sysclkreq2_sleep {$/;"	l
sysclkreq2_sleep_mode	ste-href-ab8505.dtsi	/^						sysclkreq2_sleep_mode: sysclkreq2_sleep {$/;"	l
sysclkreq4_default_mode	ste-href-ab8500.dtsi	/^						sysclkreq4_default_mode: sysclkreq4_default {$/;"	l
sysclkreq4_default_mode	ste-href-ab8505.dtsi	/^						sysclkreq4_default_mode: sysclkreq4_default {$/;"	l
sysclkreq4_sleep_mode	ste-href-ab8500.dtsi	/^						sysclkreq4_sleep_mode: sysclkreq4_sleep {$/;"	l
sysclkreq4_sleep_mode	ste-href-ab8505.dtsi	/^						sysclkreq4_sleep_mode: sysclkreq4_sleep {$/;"	l
syscon	arm-realview-eb.dtsi	/^		syscon: syscon@10000000 {$/;"	l
syscon	arm-realview-pb1176.dts	/^		syscon: syscon@10000000 {$/;"	l
syscon	arm-realview-pbx.dtsi	/^		syscon: syscon@10000000 {$/;"	l	label:soc
syscon	artpec6.dtsi	/^	syscon: syscon@f8000000 {$/;"	l
syscon	aspeed-g4.dtsi	/^			syscon: syscon@1e6e2000 {$/;"	l
syscon	aspeed-g5.dtsi	/^			syscon: syscon@1e6e2000 {$/;"	l
syscon	axm55xx.dtsi	/^		syscon: syscon@2010030000 {$/;"	l
syscon	gemini-dlink-dir-685.dts	/^		syscon: syscon@40000000 {$/;"	l
syscon	gemini-nas4220b.dts	/^		syscon: syscon@40000000 {$/;"	l
syscon	gemini-rut1xx.dts	/^		syscon: syscon@40000000 {$/;"	l
syscon	gemini-sq201.dts	/^		syscon: syscon@40000000 {$/;"	l
syscon	gemini-wbd111.dts	/^		syscon: syscon@40000000 {$/;"	l
syscon	gemini-wbd222.dts	/^		syscon: syscon@40000000 {$/;"	l
syscon	gemini.dtsi	/^		syscon: syscon@40000000 {$/;"	l
syscon	imx51-ts4800.dts	/^		syscon: syscon@b0010000 {$/;"	l
syscon	ste-u300.dts	/^	syscon: syscon@c0011000 {$/;"	l
syscon	sun8i-a83t.dtsi	/^		syscon: syscon@1c00000 {$/;"	l
syscon	sunxi-h3-h5.dtsi	/^		syscon: syscon@1c00000 {$/;"	l
syscon1	ep7209.dtsi	/^		syscon1: syscon@80000100 {$/;"	l
syscon2	ep7209.dtsi	/^		syscon2: syscon@80001100 {$/;"	l
syscon3	ep7209.dtsi	/^		syscon3: syscon@80002200 {$/;"	l
sysctrl	berlin2.dtsi	/^			sysctrl: system-controller@d000 {$/;"	l
sysctrl	berlin2cd.dtsi	/^			sysctrl: system-controller@d000 {$/;"	l
sysctrl	berlin2q.dtsi	/^			sysctrl: pin-controller@d000 {$/;"	l
sysctrl	hi3519.dtsi	/^		sysctrl: system-controller@12020000 {$/;"	l
sysctrl	hi3620.dtsi	/^		sysctrl: system-controller@802000 {$/;"	l
sysctrl	hip04.dtsi	/^		sysctrl: sysctrl {$/;"	l
sysctrl	hisi-x5hd2.dtsi	/^		sysctrl: system-controller@00000000 {$/;"	l
sysctrl	zx296702.dtsi	/^		sysctrl: sysctrl@0xa0007000 {$/;"	l
sysen1	dra7-evm.dts	/^				sysen1: sysen1 {$/;"	l	label:tps659038
sysen2	dra7-evm.dts	/^				sysen2: sysen2 {$/;"	l	label:tps659038
sysirq	mt2701.dtsi	/^	sysirq: interrupt-controller@10200100 {$/;"	l
sysirq	mt6580.dtsi	/^	sysirq: interrupt-controller@10200100 {$/;"	l
sysirq	mt6589.dtsi	/^		sysirq: interrupt-controller@10200100 {$/;"	l
sysirq	mt6592.dtsi	/^	sysirq: interrupt-controller@10200220 {$/;"	l
sysirq	mt7623.dtsi	/^	sysirq: interrupt-controller@10200100 {$/;"	l
sysirq	mt8127.dtsi	/^		sysirq: interrupt-controller@10200100 {$/;"	l
sysirq	mt8135.dtsi	/^		sysirq: interrupt-controller@10200030 {$/;"	l
sysmgr	socfpga.dtsi	/^		sysmgr: sysmgr@ffd08000 {$/;"	l
sysmgr	socfpga_arria10.dtsi	/^		sysmgr: sysmgr@ffd06000 {$/;"	l
sysmmu_fimc0	exynos4.dtsi	/^	sysmmu_fimc0: sysmmu@11A20000 {$/;"	l
sysmmu_fimc1	exynos4.dtsi	/^	sysmmu_fimc1: sysmmu@11A30000 {$/;"	l
sysmmu_fimc2	exynos4.dtsi	/^	sysmmu_fimc2: sysmmu@11A40000 {$/;"	l
sysmmu_fimc3	exynos4.dtsi	/^	sysmmu_fimc3: sysmmu@11A50000 {$/;"	l
sysmmu_fimc_3dnr	exynos5250.dtsi	/^		sysmmu_fimc_3dnr: sysmmu@132F0000 {$/;"	l
sysmmu_fimc_dis0	exynos5250.dtsi	/^		sysmmu_fimc_dis0: sysmmu@132D0000 {$/;"	l
sysmmu_fimc_dis1	exynos5250.dtsi	/^		sysmmu_fimc_dis1: sysmmu@132E0000{$/;"	l
sysmmu_fimc_drc	exynos4412.dtsi	/^	sysmmu_fimc_drc: sysmmu@12270000 {$/;"	l
sysmmu_fimc_drc	exynos5250.dtsi	/^		sysmmu_fimc_drc: sysmmu@13270000 {$/;"	l
sysmmu_fimc_fd	exynos4412.dtsi	/^	sysmmu_fimc_fd: sysmmu@122A0000 {$/;"	l
sysmmu_fimc_fd	exynos5250.dtsi	/^		sysmmu_fimc_fd: sysmmu@132A0000 {$/;"	l
sysmmu_fimc_isp	exynos4412.dtsi	/^	sysmmu_fimc_isp: sysmmu@12260000 {$/;"	l
sysmmu_fimc_isp	exynos5250.dtsi	/^		sysmmu_fimc_isp: sysmmu@13260000 {$/;"	l
sysmmu_fimc_lite0	exynos4412.dtsi	/^	sysmmu_fimc_lite0: sysmmu@123B0000 {$/;"	l
sysmmu_fimc_lite0	exynos5250.dtsi	/^		sysmmu_fimc_lite0: sysmmu@13C40000 {$/;"	l
sysmmu_fimc_lite1	exynos4412.dtsi	/^	sysmmu_fimc_lite1: sysmmu@123C0000 {$/;"	l
sysmmu_fimc_lite1	exynos5250.dtsi	/^		sysmmu_fimc_lite1: sysmmu@13C50000 {$/;"	l
sysmmu_fimc_mcuctl	exynos4412.dtsi	/^	sysmmu_fimc_mcuctl: sysmmu@122B0000 {$/;"	l
sysmmu_fimc_mcuctl	exynos5250.dtsi	/^		sysmmu_fimc_mcuctl: sysmmu@132B0000 {$/;"	l
sysmmu_fimc_odc	exynos5250.dtsi	/^		sysmmu_fimc_odc: sysmmu@132C0000 {$/;"	l
sysmmu_fimc_scc	exynos5250.dtsi	/^		sysmmu_fimc_scc: sysmmu@13280000 {$/;"	l
sysmmu_fimc_scp	exynos5250.dtsi	/^		sysmmu_fimc_scp: sysmmu@13290000 {$/;"	l
sysmmu_fimd0	exynos3250.dtsi	/^		sysmmu_fimd0: sysmmu@11E20000 {$/;"	l
sysmmu_fimd0	exynos4.dtsi	/^	sysmmu_fimd0: sysmmu@11E20000 {$/;"	l
sysmmu_fimd1	exynos4210.dtsi	/^	sysmmu_fimd1: sysmmu@12220000 {$/;"	l
sysmmu_fimd1	exynos5250.dtsi	/^		sysmmu_fimd1: sysmmu@14640000 {$/;"	l
sysmmu_fimd1_0	exynos5420.dtsi	/^		sysmmu_fimd1_0: sysmmu@0x14640000 {$/;"	l
sysmmu_fimd1_1	exynos5420.dtsi	/^		sysmmu_fimd1_1: sysmmu@0x14680000 {$/;"	l
sysmmu_g2d	exynos4210.dtsi	/^	sysmmu_g2d: sysmmu@12A20000 {$/;"	l
sysmmu_g2d	exynos4412.dtsi	/^	sysmmu_g2d: sysmmu@10A40000{$/;"	l
sysmmu_g2d	exynos5250.dtsi	/^		sysmmu_g2d: sysmmu@10A60000 {$/;"	l
sysmmu_g2dr	exynos5420.dtsi	/^		sysmmu_g2dr: sysmmu@0x10A60000 {$/;"	l
sysmmu_g2dw	exynos5420.dtsi	/^		sysmmu_g2dw: sysmmu@0x10A70000 {$/;"	l
sysmmu_gsc0	exynos5250.dtsi	/^		sysmmu_gsc0: sysmmu@13E80000 {$/;"	l
sysmmu_gsc1	exynos5250.dtsi	/^		sysmmu_gsc1: sysmmu@13E90000 {$/;"	l
sysmmu_gsc2	exynos5250.dtsi	/^		sysmmu_gsc2: sysmmu@13EA0000 {$/;"	l
sysmmu_gsc3	exynos5250.dtsi	/^		sysmmu_gsc3: sysmmu@13EB0000 {$/;"	l
sysmmu_gscl0	exynos5420.dtsi	/^		sysmmu_gscl0: sysmmu@0x13E80000 {$/;"	l
sysmmu_gscl1	exynos5420.dtsi	/^		sysmmu_gscl1: sysmmu@0x13E90000 {$/;"	l
sysmmu_jpeg	exynos3250.dtsi	/^		sysmmu_jpeg: sysmmu@11A60000 {$/;"	l
sysmmu_jpeg	exynos4.dtsi	/^	sysmmu_jpeg: sysmmu@11A60000 {$/;"	l
sysmmu_jpeg	exynos5250.dtsi	/^		sysmmu_jpeg: sysmmu@11F20000 {$/;"	l
sysmmu_jpeg0	exynos5420.dtsi	/^		sysmmu_jpeg0: sysmmu@0x11F10000 {$/;"	l
sysmmu_jpeg1	exynos5420.dtsi	/^		sysmmu_jpeg1: sysmmu@0x11F20000 {$/;"	l
sysmmu_mfc	exynos3250.dtsi	/^		sysmmu_mfc: sysmmu@13620000 {$/;"	l
sysmmu_mfc_l	exynos4.dtsi	/^	sysmmu_mfc_l: sysmmu@13620000 {$/;"	l
sysmmu_mfc_l	exynos5250.dtsi	/^		sysmmu_mfc_l: sysmmu@11210000 {$/;"	l
sysmmu_mfc_l	exynos5420.dtsi	/^		sysmmu_mfc_l: sysmmu@0x11200000 {$/;"	l
sysmmu_mfc_r	exynos4.dtsi	/^	sysmmu_mfc_r: sysmmu@13630000 {$/;"	l
sysmmu_mfc_r	exynos5250.dtsi	/^		sysmmu_mfc_r: sysmmu@11200000 {$/;"	l
sysmmu_mfc_r	exynos5420.dtsi	/^		sysmmu_mfc_r: sysmmu@0x11210000 {$/;"	l
sysmmu_rotator	exynos4.dtsi	/^	sysmmu_rotator: sysmmu@12A30000 {$/;"	l
sysmmu_rotator	exynos5250.dtsi	/^		sysmmu_rotator: sysmmu@11D40000 {$/;"	l
sysmmu_rotator	exynos5420.dtsi	/^		sysmmu_rotator: sysmmu@0x11D40000 {$/;"	l
sysmmu_scaler0r	exynos5420.dtsi	/^		sysmmu_scaler0r: sysmmu@0x12880000 {$/;"	l
sysmmu_scaler0w	exynos5420.dtsi	/^		sysmmu_scaler0w: sysmmu@0x128C0000 {$/;"	l
sysmmu_scaler1r	exynos5420.dtsi	/^		sysmmu_scaler1r: sysmmu@0x12890000 {$/;"	l
sysmmu_scaler1w	exynos5420.dtsi	/^		sysmmu_scaler1w: sysmmu@0x128D0000 {$/;"	l
sysmmu_scaler2r	exynos5420.dtsi	/^		sysmmu_scaler2r: sysmmu@0x128A0000 {$/;"	l
sysmmu_scaler2w	exynos5420.dtsi	/^		sysmmu_scaler2w: sysmmu@0x128E0000 {$/;"	l
sysmmu_tv	exynos4.dtsi	/^	sysmmu_tv: sysmmu@12E20000 {$/;"	l
sysmmu_tv	exynos5250.dtsi	/^		sysmmu_tv: sysmmu@14650000 {$/;"	l
sysmmu_tv	exynos5420.dtsi	/^		sysmmu_tv: sysmmu@0x14650000 {$/;"	l
sysram	exynos4210.dtsi	/^	sysram: sysram@02020000 {$/;"	l
sysreg_system_controller	exynos5.dtsi	/^		sysreg_system_controller: syscon@10050000 {$/;"	l
system_bus	uniphier-ld4.dtsi	/^		system_bus: system-bus@58c00000 {$/;"	l
system_bus	uniphier-pro4.dtsi	/^		system_bus: system-bus@58c00000 {$/;"	l
system_bus	uniphier-pro5.dtsi	/^		system_bus: system-bus@58c00000 {$/;"	l
system_bus	uniphier-pxs2.dtsi	/^		system_bus: system-bus@58c00000 {$/;"	l
system_bus	uniphier-sld8.dtsi	/^		system_bus: system-bus@58c00000 {$/;"	l
system_clk	mt2701.dtsi	/^	system_clk: dummy13m {$/;"	l
system_clk	mt6580.dtsi	/^	system_clk: dummy13m {$/;"	l
system_clk	mt6589.dtsi	/^		system_clk: dummy13m {$/;"	l
system_clk	mt6592.dtsi	/^	system_clk: dummy13m {$/;"	l
system_clk	mt7623.dtsi	/^	system_clk: dummy13m {$/;"	l
system_clk	mt8127.dtsi	/^		system_clk: dummy13m {$/;"	l
system_clk	mt8135.dtsi	/^		system_clk: dummy13m {$/;"	l
system_counter_cmp	imx7d.dtsi	/^	system_counter_cmp: system-counter-cmp@306b0000 {$/;"	l
system_counter_ctrl	imx7d.dtsi	/^	system_counter_ctrl: system-counter-ctrl@306c0000 {$/;"	l
system_counter_rd	imx7d.dtsi	/^	system_counter_rd: system-counter-rd@306a0000 {$/;"	l
system_default_pins	gemini.dtsi	/^				system_default_pins: pinctrl-system {$/;"	l
system_power_pin	da850-lego-ev3.dts	/^	system_power_pin: pinmux_system_power {$/;"	l
systemc	armada-370.dtsi	/^			systemc: system-controller@18200 {$/;"	l
systemc	armada-375.dtsi	/^			systemc: system-controller@18200 {$/;"	l
systemc	armada-38x.dtsi	/^			systemc: system-controller@18200 {$/;"	l
systemc	armada-xp-98dx3236.dtsi	/^			systemc: system-controller@18200 {$/;"	l
systemc	armada-xp.dtsi	/^			systemc: system-controller@18200 {$/;"	l
systick	armv7-m.dtsi	/^	systick: timer@e000e010 {$/;"	l
t_flash_detect	s5pv210-aquila.dts	/^	t_flash_detect: t-flash-detect {$/;"	l
t_lcd	backup/imx7dea-com-kit_v2.dts	/^                        t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6dlea-com-kit.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6dlea-com-kit_v2.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6qea-com-kit.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6qea-com-kit_v2.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6sx-nitrogen6sx.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6sxea-com-kit.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6sxea-com-kit_v2.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6ulea-com-kit.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx6ulea-com-kit_v2.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx7d-nitrogen7.dts	/^			t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx7dea-com-kit.dts	/^                        t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx7dea-com-kit_v2.dts	/^                        t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx7dea-ucom-kit.dts	/^                        t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx7dea-ucom-kit_v2.dts	/^                        t_lcd: t_lcd_default {$/;"	l	label:display0
t_lcd	imx7dea-ucom-ptp.dts	/^                        t_lcd: t_lcd_default {$/;"	l	label:display0
t_lvds	imx6dlea-com-kit.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6dlea-com-kit_v2.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6dlea-com-ptp.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6qea-com-kit.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6qea-com-kit_v2.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6qea-com-ptp.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6sxea-com-kit.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6sxea-com-kit_v2.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds	imx6sxea-com-ptp.dts	/^			t_lvds: t_lvds_default {$/;"	l
t_lvds2	imx6dlea-com-kit.dts	/^			t_lvds2: t_lvds2_default {$/;"	l
t_lvds2	imx6dlea-com-kit_v2.dts	/^			t_lvds2: t_lvds2_default {$/;"	l
t_lvds2	imx6dlea-com-ptp.dts	/^			t_lvds2: t_lvds2_default {$/;"	l
t_lvds2	imx6qea-com-kit.dts	/^			t_lvds2: t_lvds2_default {$/;"	l
t_lvds2	imx6qea-com-kit_v2.dts	/^			t_lvds2: t_lvds2_default {$/;"	l
t_lvds2	imx6qea-com-ptp.dts	/^			t_lvds2: t_lvds2_default {$/;"	l
target	mt2701.dtsi	/^				target: trip-point@1 {$/;"	l	label:cpu_thermal
tbi0	ls1021a-qds.dts	/^	tbi0: tbi-phy@8 {$/;"	l
tbi1	ls1021a-twr.dts	/^	tbi1: tbi-phy@1f {$/;"	l
tc0_clk	at91rm9200.dtsi	/^					tc0_clk: tc0_clk {$/;"	l
tc0_clk	at91sam9260.dtsi	/^					tc0_clk: tc0_clk {$/;"	l
tc0_clk	at91sam9261.dtsi	/^					tc0_clk: tc0_clk {$/;"	l
tc0_clk	at91sam9rl.dtsi	/^					tc0_clk: tc0_clk {$/;"	l
tc1_clk	at91rm9200.dtsi	/^					tc1_clk: tc1_clk {$/;"	l
tc1_clk	at91sam9260.dtsi	/^					tc1_clk: tc1_clk {$/;"	l
tc1_clk	at91sam9261.dtsi	/^					tc1_clk: tc1_clk {$/;"	l
tc1_clk	at91sam9rl.dtsi	/^					tc1_clk: tc1_clk {$/;"	l
tc2_clk	at91rm9200.dtsi	/^					tc2_clk: tc2_clk {$/;"	l
tc2_clk	at91sam9260.dtsi	/^					tc2_clk: tc2_clk {$/;"	l
tc2_clk	at91sam9261.dtsi	/^					tc2_clk: tc2_clk {$/;"	l
tc2_clk	at91sam9rl.dtsi	/^					tc2_clk: tc2_clk {$/;"	l
tc358743	imx6q-h100.dts	/^	tc358743: tc358743@0f {$/;"	l
tc358743_out	imx6q-h100.dts	/^			tc358743_out: endpoint {$/;"	l	label:tc358743
tc358767_in	imx6qdl-zii-rdu2.dtsi	/^				tc358767_in: endpoint {$/;"	l
tc35892_hrefprev60_mode	ste-hrefprev60.dtsi	/^				tc35892_hrefprev60_mode: tc35892_hrefprev60 {$/;"	l
tc35893_tvk_mode	ste-href-tvk1281618.dtsi	/^				tc35893_tvk_mode: tc35893_tvk {$/;"	l
tc3589x_gpio	ste-hrefprev60.dtsi	/^				tc3589x_gpio: tc3589x_gpio {$/;"	l
tc3_clk	at91rm9200.dtsi	/^					tc3_clk: tc3_clk {$/;"	l
tc3_clk	at91sam9260.dtsi	/^					tc3_clk: tc3_clk {$/;"	l
tc4_clk	at91rm9200.dtsi	/^					tc4_clk: tc4_clk {$/;"	l
tc4_clk	at91sam9260.dtsi	/^					tc4_clk: tc4_clk {$/;"	l
tc5_clk	at91rm9200.dtsi	/^					tc5_clk: tc5_clk {$/;"	l
tc5_clk	at91sam9260.dtsi	/^					tc5_clk: tc5_clk {$/;"	l
tca6416	am335x-baltos-ir3220.dts	/^	tca6416: gpio@20 {$/;"	l
tca6416	am335x-baltos-ir5221.dts	/^	tca6416: gpio@20 {$/;"	l
tca6416	da850-evm.dts	/^			tca6416: gpio@20 {$/;"	l	label:i2c0
tca6416	omap5-igep0050.dts	/^	tca6416: tca6416@21 {$/;"	l
tca6416_pins	am335x-baltos-ir3220.dts	/^	tca6416_pins: pinmux_tca6416_pins {$/;"	l
tca6416_pins	am335x-baltos-ir5221.dts	/^	tca6416_pins: pinmux_tca6416_pins {$/;"	l
tca6507	omap3-gta04.dtsi	/^	tca6507: tca6507@45 {$/;"	l
tca8418	imx6qdl-gw560x.dtsi	/^	tca8418: keypad@34 {$/;"	l
tcb0	at91rm9200.dtsi	/^			tcb0: timer@fffa0000 {$/;"	l
tcb0	at91sam9260.dtsi	/^			tcb0: timer@fffa0000 {$/;"	l
tcb0	at91sam9261.dtsi	/^			tcb0: timer@fffa0000 {$/;"	l
tcb0	at91sam9263.dtsi	/^			tcb0: timer@fff7c000 {$/;"	l
tcb0	at91sam9g45.dtsi	/^			tcb0: timer@fff7c000 {$/;"	l
tcb0	at91sam9n12.dtsi	/^			tcb0: timer@f8008000 {$/;"	l
tcb0	at91sam9rl.dtsi	/^			tcb0: timer@fffa0000 {$/;"	l
tcb0	at91sam9x5.dtsi	/^			tcb0: timer@f8008000 {$/;"	l
tcb0	sama5d2.dtsi	/^			tcb0: timer@f800c000 {$/;"	l
tcb0	sama5d3.dtsi	/^			tcb0: timer@f0010000 {$/;"	l
tcb0	sama5d4.dtsi	/^			tcb0: timer@f801c000 {$/;"	l
tcb0_clk	at91sam9g45.dtsi	/^					tcb0_clk: tcb0_clk {$/;"	l
tcb0_clk	at91sam9x5.dtsi	/^					tcb0_clk: tcb0_clk {$/;"	l
tcb0_clk	sama5d2.dtsi	/^					tcb0_clk: tcb0_clk {$/;"	l
tcb0_clk	sama5d3.dtsi	/^					tcb0_clk: tcb0_clk {$/;"	l
tcb0_clk	sama5d4.dtsi	/^					tcb0_clk: tcb0_clk {$/;"	l
tcb0_gclk	sama5d2.dtsi	/^					tcb0_gclk: tcb0_gclk {$/;"	l
tcb1	at91rm9200.dtsi	/^			tcb1: timer@fffa4000 {$/;"	l
tcb1	at91sam9260.dtsi	/^			tcb1: timer@fffdc000 {$/;"	l
tcb1	at91sam9g45.dtsi	/^			tcb1: timer@fffd4000 {$/;"	l
tcb1	at91sam9n12.dtsi	/^			tcb1: timer@f800c000 {$/;"	l
tcb1	at91sam9x5.dtsi	/^			tcb1: timer@f800c000 {$/;"	l
tcb1	sama5d2.dtsi	/^			tcb1: timer@f8010000 {$/;"	l
tcb1	sama5d3_tcb1.dtsi	/^			tcb1: timer@f8014000 {$/;"	l
tcb1	sama5d4.dtsi	/^			tcb1: timer@fc020000 {$/;"	l
tcb1_clk	sama5d2.dtsi	/^					tcb1_clk: tcb1_clk {$/;"	l
tcb1_clk	sama5d3_tcb1.dtsi	/^					tcb1_clk: tcb1_clk {$/;"	l	label:pmc
tcb1_clk	sama5d4.dtsi	/^					tcb1_clk: tcb1_clk {$/;"	l
tcb1_gclk	sama5d2.dtsi	/^					tcb1_gclk: tcb1_gclk {$/;"	l
tcb2_clk	sama5d4.dtsi	/^					tcb2_clk: tcb2_clk {$/;"	l
tcb_clk	at91sam9263.dtsi	/^					tcb_clk: tcb_clk {$/;"	l
tcb_clk	at91sam9n12.dtsi	/^					tcb_clk: tcb_clk {$/;"	l
tcb_pwm	at91-kizbox.dts	/^	tcb_pwm: pwm {$/;"	l
tclkin_ck	am33xx-clocks.dtsi	/^	tclkin_ck: tclkin_ck {$/;"	l
tclkin_ck	am43xx-clocks.dtsi	/^	tclkin_ck: tclkin_ck {$/;"	l
tclkin_ck	dm814x-clocks.dtsi	/^	tclkin_ck: tclkin_ck {$/;"	l
tclkin_ck	dm816x-clocks.dtsi	/^	tclkin_ck: tclkin_ck {$/;"	l
tcon0	sun5i.dtsi	/^		tcon0: lcd-controller@01c0c000 {$/;"	l
tcon0	sun6i-a31.dtsi	/^		tcon0: lcd-controller@01c0c000 {$/;"	l
tcon0	sun8i-a33.dtsi	/^		tcon0: lcd-controller@01c0c000 {$/;"	l
tcon0	sun8i-v3s.dtsi	/^		tcon0: lcd-controller@1c0c000 {$/;"	l
tcon0	vfxxx.dtsi	/^			tcon0: timing-controller@4003d000 {$/;"	l	label:aips0
tcon0_ch0_clk	sun4i-a10.dtsi	/^		tcon0_ch0_clk: clk@01c20118 {$/;"	l
tcon0_ch0_clk	sun7i-a20.dtsi	/^		tcon0_ch0_clk: clk@01c20118 {$/;"	l
tcon0_ch1_clk	sun4i-a10.dtsi	/^		tcon0_ch1_clk: clk@01c2012c {$/;"	l
tcon0_ch1_clk	sun7i-a20.dtsi	/^		tcon0_ch1_clk: clk@01c2012c {$/;"	l
tcon0_in	sun5i.dtsi	/^				tcon0_in: port@0 {$/;"	l	label:tcon0
tcon0_in	sun6i-a31.dtsi	/^				tcon0_in: port@0 {$/;"	l	label:tcon0
tcon0_in	sun8i-a33.dtsi	/^				tcon0_in: port@0 {$/;"	l	label:tcon0
tcon0_in	sun8i-v3s.dtsi	/^				tcon0_in: port@0 {$/;"	l	label:tcon0
tcon0_in_be0	sun5i.dtsi	/^					tcon0_in_be0: endpoint@0 {$/;"	l	label:tcon0.tcon0_in
tcon0_in_drc0	sun6i-a31.dtsi	/^					tcon0_in_drc0: endpoint@0 {$/;"	l	label:tcon0.tcon0_in
tcon0_in_drc0	sun8i-a33.dtsi	/^					tcon0_in_drc0: endpoint@0 {$/;"	l	label:tcon0.tcon0_in
tcon0_in_mixer0	sun8i-v3s.dtsi	/^					tcon0_in_mixer0: endpoint@0 {$/;"	l	label:tcon0.tcon0_in
tcon0_out	sun5i.dtsi	/^				tcon0_out: port@1 {$/;"	l	label:tcon0
tcon0_out	sun6i-a31.dtsi	/^				tcon0_out: port@1 {$/;"	l	label:tcon0
tcon0_out	sun8i-a33.dtsi	/^				tcon0_out: port@1 {$/;"	l	label:tcon0
tcon0_out	sun8i-v3s.dtsi	/^				tcon0_out: port@1 {$/;"	l	label:tcon0
tcon0_out_hdmi	sun5i-a10s.dtsi	/^	tcon0_out_hdmi: endpoint@2 {$/;"	l
tcon0_out_lcd	sun5i-a13-q8-tablet.dts	/^	tcon0_out_lcd: endpoint@0 {$/;"	l
tcon0_out_panel	sun8i-a33-sinlinx-sina33.dts	/^	tcon0_out_panel: endpoint@0 {$/;"	l
tcon0_out_tve0	sun5i.dtsi	/^					tcon0_out_tve0: endpoint@1 {$/;"	l	label:tcon0.tcon0_out
tcon0_out_vga	sun5i-a13-olinuxino.dts	/^	tcon0_out_vga: endpoint@0 {$/;"	l
tcon0_out_vga	sun6i-a31-hummingbird.dts	/^	tcon0_out_vga: endpoint@0 {$/;"	l
tcon1	sun6i-a31.dtsi	/^		tcon1: lcd-controller@01c0d000 {$/;"	l
tcon1_ch0_clk	sun4i-a10.dtsi	/^		tcon1_ch0_clk: clk@01c2011c {$/;"	l
tcon1_ch0_clk	sun7i-a20.dtsi	/^		tcon1_ch0_clk: clk@01c2011c {$/;"	l
tcon1_ch1_clk	sun4i-a10.dtsi	/^		tcon1_ch1_clk: clk@01c20130 {$/;"	l
tcon1_ch1_clk	sun7i-a20.dtsi	/^		tcon1_ch1_clk: clk@01c20130 {$/;"	l
tcon1_in	sun6i-a31.dtsi	/^				tcon1_in: port@0 {$/;"	l	label:tcon1
tcon1_in_drc1	sun6i-a31.dtsi	/^					tcon1_in_drc1: endpoint@1 {$/;"	l	label:tcon1.tcon1_in
tcon1_out	sun6i-a31.dtsi	/^				tcon1_out: port@1 {$/;"	l	label:tcon1
tcsr	qcom-apq8064.dtsi	/^		tcsr: syscon@1a400000 {$/;"	l
tcsr	qcom-ipq8064.dtsi	/^		tcsr: syscon@1a400000 {$/;"	l
tcsr	qcom-mdm9615.dtsi	/^		tcsr: syscon@1a400000 {$/;"	l
tcsr	qcom-msm8660.dtsi	/^		tcsr: syscon@1a400000 {$/;"	l
tcsr	qcom-msm8960.dtsi	/^		tcsr: syscon@1a400000 {$/;"	l
tcsr	qcom-msm8974.dtsi	/^		tcsr: syscon@fd4a0000 {$/;"	l
tcsr_mutex	qcom-apq8084.dtsi	/^		tcsr_mutex: hwlock {$/;"	l
tcsr_mutex	qcom-msm8974.dtsi	/^		tcsr_mutex: tcsr-mutex {$/;"	l
tcsr_mutex_block	qcom-msm8974.dtsi	/^		tcsr_mutex_block: syscon@fd484000 {$/;"	l
tcsr_mutex_regs	qcom-apq8084.dtsi	/^		tcsr_mutex_regs: syscon@fd484000 {$/;"	l
tda19988	am335x-boneblack-common.dtsi	/^	tda19988: tda19988 {$/;"	l
tdes	nspire.dtsi	/^		tdes: crypto@C8010000 {$/;"	l
tdes_clk	sama5d2.dtsi	/^					tdes_clk: tdes_clk {$/;"	l
tdes_clk	sama5d3.dtsi	/^					tdes_clk: tdes_clk {$/;"	l
tdes_clk	sama5d4.dtsi	/^					tdes_clk: tdes_clk {$/;"	l
tegra_ac97	tegra20.dtsi	/^	tegra_ac97: ac97@70002000 {$/;"	l
tegra_car	tegra114.dtsi	/^	tegra_car: clock@60006000 {$/;"	l
tegra_car	tegra124.dtsi	/^	tegra_car: clock@60006000 {$/;"	l
tegra_car	tegra20.dtsi	/^	tegra_car: clock@60006000 {$/;"	l
tegra_car	tegra30.dtsi	/^	tegra_car: clock@60006000 {$/;"	l
tegra_i2s0	tegra114.dtsi	/^		tegra_i2s0: i2s@70080300 {$/;"	l
tegra_i2s0	tegra124.dtsi	/^		tegra_i2s0: i2s@70301000 {$/;"	l
tegra_i2s0	tegra30.dtsi	/^		tegra_i2s0: i2s@70080300 {$/;"	l
tegra_i2s1	tegra114.dtsi	/^		tegra_i2s1: i2s@70080400 {$/;"	l
tegra_i2s1	tegra124.dtsi	/^		tegra_i2s1: i2s@70301100 {$/;"	l
tegra_i2s1	tegra20.dtsi	/^	tegra_i2s1: i2s@70002800 {$/;"	l
tegra_i2s1	tegra30.dtsi	/^		tegra_i2s1: i2s@70080400 {$/;"	l
tegra_i2s2	tegra114.dtsi	/^		tegra_i2s2: i2s@70080500 {$/;"	l
tegra_i2s2	tegra124.dtsi	/^		tegra_i2s2: i2s@70301200 {$/;"	l
tegra_i2s2	tegra20.dtsi	/^	tegra_i2s2: i2s@70002a00 {$/;"	l
tegra_i2s2	tegra30.dtsi	/^		tegra_i2s2: i2s@70080500 {$/;"	l
tegra_i2s3	tegra114.dtsi	/^		tegra_i2s3: i2s@70080600 {$/;"	l
tegra_i2s3	tegra124.dtsi	/^		tegra_i2s3: i2s@70301300 {$/;"	l
tegra_i2s3	tegra30.dtsi	/^		tegra_i2s3: i2s@70080600 {$/;"	l
tegra_i2s4	tegra114.dtsi	/^		tegra_i2s4: i2s@70080700 {$/;"	l
tegra_i2s4	tegra124.dtsi	/^		tegra_i2s4: i2s@70301400 {$/;"	l
tegra_i2s4	tegra30.dtsi	/^		tegra_i2s4: i2s@70080700 {$/;"	l
telephony_link_master	omap3-gta04.dtsi	/^		telephony_link_master: simple-audio-card,codec {$/;"	l
temp	socfpga_cyclone5_vining_fpga.dts	/^	temp: lm75@48 {$/;"	l
temp1	imx6q-dmo-edmqmx6.dts	/^	temp1: ad7414@4c {$/;"	l
temp2	imx6q-dmo-edmqmx6.dts	/^	temp2: ad7414@4d {$/;"	l
tempmon	imx6qdl.dtsi	/^			tempmon: tempmon {$/;"	l
tempmon	imx6sl.dtsi	/^			tempmon: tempmon {$/;"	l
tempmon	imx6sll.dtsi	/^			tempmon: tempmon {$/;"	l	label:aips1
tempmon	imx6sx.dtsi	/^			tempmon: tempmon {$/;"	l
tempmon	imx6ul.dtsi	/^			tempmon: tempmon {$/;"	l
tempmon	imx6ull.dtsi	/^			tempmon: tempmon {$/;"	l
tempmon	imx7d.dtsi	/^	tempmon: tempmon {$/;"	l
tfp410	omap3-beagle-xm.dts	/^	tfp410: encoder0 {$/;"	l
tfp410	omap3-beagle.dts	/^	tfp410: encoder0 {$/;"	l
tfp410	omap3-devkit8000-common.dtsi	/^	tfp410: encoder0 {$/;"	l
tfp410	omap3-igep0020-common.dtsi	/^	tfp410: encoder {$/;"	l
tfp410	omap3-overo-common-dvi.dtsi	/^	tfp410: encoder {$/;"	l
tfp410	omap3-sb-t35.dtsi	/^	tfp410: encoder {$/;"	l
tfp410	omap4-panda-common.dtsi	/^	tfp410: encoder0 {$/;"	l
tfp410	omap5-cm-t54.dts	/^	tfp410: encoder0 {$/;"	l
tfp410_in	imx53-cx9020.dts	/^			tfp410_in: endpoint {$/;"	l
tfp410_in	imx6q-utilite-pro.dts	/^				tfp410_in: endpoint {$/;"	l
tfp410_in	omap3-beagle-xm.dts	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap3-beagle.dts	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap3-devkit8000-common.dtsi	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap3-igep0020-common.dtsi	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap3-overo-common-dvi.dtsi	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap3-sb-t35.dtsi	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap4-panda-common.dtsi	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_in	omap5-cm-t54.dts	/^				tfp410_in: endpoint {$/;"	l	label:tfp410
tfp410_out	imx53-cx9020.dts	/^			tfp410_out: endpoint {$/;"	l
tfp410_out	imx6q-utilite-pro.dts	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap3-beagle-xm.dts	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap3-beagle.dts	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap3-devkit8000-common.dtsi	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap3-igep0020-common.dtsi	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap3-overo-common-dvi.dtsi	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap3-sb-t35.dtsi	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap4-panda-common.dtsi	/^				tfp410_out: endpoint {$/;"	l
tfp410_out	omap5-cm-t54.dts	/^				tfp410_out: endpoint {$/;"	l
tfp410_pins	omap3-beagle.dts	/^	tfp410_pins: pinmux_tfp410_pins {$/;"	l
tfp410_pins	omap3-igep0020-common.dtsi	/^	tfp410_pins: pinmux_tfp410_pins {$/;"	l
tfp410_pins	omap3-sb-t35.dtsi	/^	tfp410_pins: pinmux_tfp410_pins {$/;"	l
tfp410_pins	omap4-panda-common.dtsi	/^	tfp410_pins: pinmux_tfp410_pins {$/;"	l
thermal	armada-370.dtsi	/^			thermal: thermal@18300 {$/;"	l
thermal	armada-375.dtsi	/^			thermal: thermal@e8078 {$/;"	l
thermal	armada-38x.dtsi	/^			thermal: thermal@e8078 {$/;"	l
thermal	armada-xp.dtsi	/^			thermal: thermal@182b0 {$/;"	l
thermal	bcm-nsp.dtsi	/^		thermal: thermal@3f2c0 {$/;"	l
thermal	bcm283x.dtsi	/^		thermal: thermal@7e212000 {$/;"	l
thermal	bcm5301x.dtsi	/^	thermal: thermal@1800c2c0 {$/;"	l
thermal	dove.dtsi	/^				thermal: thermal-diode@001c {$/;"	l
thermal	kirkwood-6282.dtsi	/^		thermal: thermal@10078 {$/;"	l
thermal	mt2701.dtsi	/^	thermal: thermal@1100b000 {$/;"	l
thermal	mt7623.dtsi	/^	thermal: thermal@1100b000 {$/;"	l
thermal	r8a7790.dtsi	/^	thermal: thermal@e61f0000 {$/;"	l
thermal	r8a7791.dtsi	/^	thermal: thermal@e61f0000 {$/;"	l
thermal	r8a7793.dtsi	/^	thermal: thermal@e61f0000 {$/;"	l
thermal_calibration_data	mt7623.dtsi	/^		thermal_calibration_data: calib@424 {$/;"	l	label:efuse
thermal_zones	dra7.dtsi	/^	thermal_zones: thermal-zones {$/;"	l
thermal_zones	omap34xx.dtsi	/^	thermal_zones: thermal-zones {$/;"	l
thermal_zones	omap36xx.dtsi	/^	thermal_zones: thermal-zones {$/;"	l
threshold	mt2701.dtsi	/^				threshold: trip-point@0 {$/;"	l	label:cpu_thermal
throttle_heavy	tegra124.dtsi	/^			throttle_heavy: heavy {$/;"	l	label:soctherm
ths	sun8i-a33.dtsi	/^		ths: ths@01c25000 {$/;"	l
tie_low_clock_ck	omap44xx-clocks.dtsi	/^	tie_low_clock_ck: tie_low_clock_ck {$/;"	l
timclk	arm-realview-eb.dtsi	/^	timclk: timclk@1M {$/;"	l
timclk	arm-realview-pb1176.dts	/^	timclk: timclk@1M {$/;"	l
timclk	arm-realview-pb11mp.dts	/^	timclk: timclk@1M {$/;"	l
timclk	arm-realview-pbx.dtsi	/^	timclk: timclk@1M {$/;"	l
timclk	integratorcp.dts	/^		timclk: timclk@1M {$/;"	l
timclk	ste-nomadik-stn8815.dtsi	/^		timclk: timclk@2.4M {$/;"	l	label:src
timclk	versatile-ab.dts	/^		timclk: timclk@1M {$/;"	l
timer	armada-370-xp.dtsi	/^			timer: timer@20300 {$/;"	l
timer	armada-38x.dtsi	/^			timer: timer@20300 {$/;"	l
timer	aspeed-g4.dtsi	/^			timer: timer@1e782000 {$/;"	l
timer	aspeed-g5.dtsi	/^			timer: timer@1e782000 {$/;"	l
timer	bcm63138.dtsi	/^		timer: timer@80 {$/;"	l
timer	dove.dtsi	/^			timer: timer@20300 {$/;"	l
timer	imx28.dtsi	/^			timer: timrot@80068000 {$/;"	l
timer	kirkwood.dtsi	/^		timer: timer@20300 {$/;"	l
timer	moxart.dtsi	/^		timer: timer@98400000 {$/;"	l
timer	mt2701.dtsi	/^	timer: timer@10008000 {$/;"	l
timer	mt6580.dtsi	/^	timer: timer@10008000 {$/;"	l
timer	mt6589.dtsi	/^		timer: timer@10008000 {$/;"	l
timer	mt6592.dtsi	/^	timer: timer@10008000 {$/;"	l
timer	mt7623.dtsi	/^	timer: timer@10008000 {$/;"	l
timer	mt8127.dtsi	/^		timer: timer@10008000 {$/;"	l
timer	mt8135.dtsi	/^		timer: timer@10008000 {$/;"	l
timer	orion5x.dtsi	/^			timer: timer@20300 {$/;"	l
timer	owl-s500.dtsi	/^		timer: timer@b0168000 {$/;"	l
timer	rk3036.dtsi	/^	timer: timer@20044000 {$/;"	l
timer	rk322x.dtsi	/^	timer: timer@110c0000 {$/;"	l
timer	rk3288.dtsi	/^	timer: timer@ff810000 {$/;"	l
timer	ste-u300.dts	/^	timer: timer@c0014000 {$/;"	l
timer0	alphascale-asm9260.dtsi	/^		timer0: timer@80088000 {$/;"	l
timer0	armada-375.dtsi	/^			timer0: timer@c600 {$/;"	l
timer0	axm55xx.dtsi	/^			timer0: timer@2010091000 {$/;"	l
timer0	berlin2.dtsi	/^			timer0: timer@2c00 {$/;"	l
timer0	berlin2cd.dtsi	/^			timer0: timer@2c00 {$/;"	l
timer0	berlin2q.dtsi	/^			timer0: timer@2c00 {$/;"	l
timer0	efm32gg.dtsi	/^		timer0: timer@40010000 {$/;"	l
timer0	hisi-x5hd2.dtsi	/^			timer0: timer@00002000 {$/;"	l
timer0	integratorap.dts	/^	timer0: timer@13000000 {$/;"	l
timer0	integratorcp.dts	/^	timer0: timer@13000000 {$/;"	l
timer0	lpc18xx.dtsi	/^		timer0: timer@40084000 {$/;"	l
timer0	lpc32xx.dtsi	/^			timer0: timer@40044000 {$/;"	l
timer0	mmp2.dtsi	/^			timer0: timer@d4014000 {$/;"	l
timer0	mps2.dtsi	/^			timer0: mps2-timer0@0 {$/;"	l
timer0	nspire.dtsi	/^			timer0: timer@900C0000 {$/;"	l
timer0	ox810se.dtsi	/^				timer0: timer@200 {$/;"	l
timer0	ox820.dtsi	/^				timer0: timer@200 {$/;"	l
timer0	picoxcell-pc3x2.dtsi	/^			timer0: timer@10000 {$/;"	l
timer0	picoxcell-pc3x3.dtsi	/^			timer0: timer@10000 {$/;"	l
timer0	pxa168.dtsi	/^			timer0: timer@d4014000 {$/;"	l
timer0	pxa910.dtsi	/^			timer0: timer@d4014000 {$/;"	l
timer0	socfpga.dtsi	/^		timer0: timer0@ffc08000 {$/;"	l
timer0	socfpga_arria10.dtsi	/^		timer0: timer0@ffc02700 {$/;"	l
timer01	arm-realview-eb.dtsi	/^		timer01: timer@10011000 {$/;"	l
timer01	arm-realview-pb1176.dts	/^		timer01: timer@10104000 {$/;"	l
timer01	arm-realview-pb11mp.dts	/^		timer01: timer@10011000 {$/;"	l
timer01	arm-realview-pbx.dtsi	/^		timer01: timer@10011000 {$/;"	l
timer1	am33xx.dtsi	/^		timer1: timer@44e31000 {$/;"	l
timer1	am4372.dtsi	/^		timer1: timer@44e31000 {$/;"	l
timer1	armada-375.dtsi	/^			timer1: timer@20300 {$/;"	l
timer1	berlin2.dtsi	/^			timer1: timer@2c14 {$/;"	l
timer1	berlin2cd.dtsi	/^			timer1: timer@2c14 {$/;"	l
timer1	berlin2q.dtsi	/^			timer1: timer@2c14 {$/;"	l
timer1	dm814x.dtsi	/^			timer1: timer@2e000 {$/;"	l	label:l4ls
timer1	dm816x.dtsi	/^		timer1: timer@4802e000 {$/;"	l
timer1	dra7.dtsi	/^		timer1: timer@4ae18000 {$/;"	l
timer1	efm32gg.dtsi	/^		timer1: timer@40010400 {$/;"	l
timer1	ep7209.dtsi	/^		timer1: timer@80000300 {$/;"	l
timer1	hisi-x5hd2.dtsi	/^			timer1: timer@00a29000 {$/;"	l
timer1	integratorap.dts	/^	timer1: timer@13000100 {$/;"	l
timer1	integratorcp.dts	/^	timer1: timer@13000100 {$/;"	l
timer1	lpc18xx.dtsi	/^		timer1: timer@40085000 {$/;"	l
timer1	lpc32xx.dtsi	/^			timer1: timer@4004C000 {$/;"	l
timer1	mps2.dtsi	/^			timer1: mps2-timer1@1000 {$/;"	l
timer1	nspire.dtsi	/^			timer1: timer@900D0000 {$/;"	l
timer1	omap2420.dtsi	/^		timer1: timer@48028000 {$/;"	l
timer1	omap2430.dtsi	/^		timer1: timer@49018000 {$/;"	l
timer1	omap3.dtsi	/^		timer1: timer@48318000 {$/;"	l
timer1	omap4.dtsi	/^		timer1: timer@4a318000 {$/;"	l
timer1	omap5.dtsi	/^		timer1: timer@4ae18000 {$/;"	l
timer1	picoxcell-pc3x2.dtsi	/^			timer1: timer@10014 {$/;"	l
timer1	picoxcell-pc3x3.dtsi	/^			timer1: timer@10014 {$/;"	l
timer1	pxa910.dtsi	/^			timer1: timer@d4016000 {$/;"	l
timer1	socfpga.dtsi	/^		timer1: timer1@ffc09000 {$/;"	l
timer1	socfpga_arria10.dtsi	/^		timer1: timer1@ffc02800 {$/;"	l
timer10	am4372.dtsi	/^		timer10: timer@4833f000 {$/;"	l
timer10	dra7.dtsi	/^		timer10: timer@48086000 {$/;"	l
timer10	omap2.dtsi	/^		timer10: timer@48086000 {$/;"	l
timer10	omap3.dtsi	/^		timer10: timer@48086000 {$/;"	l
timer10	omap4.dtsi	/^		timer10: timer@48086000 {$/;"	l
timer10	omap5.dtsi	/^		timer10: timer@48086000 {$/;"	l
timer10_fck	am43xx-clocks.dtsi	/^	timer10_fck: timer10_fck@4224 {$/;"	l
timer10_gfclk_mux	dra7xx-clocks.dtsi	/^	timer10_gfclk_mux: timer10_gfclk_mux@1728 {$/;"	l
timer10_gfclk_mux	omap54xx-clocks.dtsi	/^	timer10_gfclk_mux: timer10_gfclk_mux@1028 {$/;"	l
timer11	am4372.dtsi	/^		timer11: timer@48341000 {$/;"	l
timer11	dra7.dtsi	/^		timer11: timer@48088000 {$/;"	l
timer11	omap2.dtsi	/^		timer11: timer@48088000 {$/;"	l
timer11	omap3.dtsi	/^		timer11: timer@48088000 {$/;"	l
timer11	omap4.dtsi	/^		timer11: timer@48088000 {$/;"	l
timer11	omap5.dtsi	/^		timer11: timer@48088000 {$/;"	l
timer11_fck	am43xx-clocks.dtsi	/^	timer11_fck: timer11_fck@4228 {$/;"	l
timer11_gfclk_mux	dra7xx-clocks.dtsi	/^	timer11_gfclk_mux: timer11_gfclk_mux@1730 {$/;"	l
timer11_gfclk_mux	omap54xx-clocks.dtsi	/^	timer11_gfclk_mux: timer11_gfclk_mux@1030 {$/;"	l
timer12	dra7.dtsi	/^		timer12: timer@4ae20000 {$/;"	l
timer12	omap2.dtsi	/^		timer12: timer@4808a000 {$/;"	l
timer12	omap3.dtsi	/^		timer12: timer@48304000 {$/;"	l
timer13	dra7.dtsi	/^		timer13: timer@48828000 {$/;"	l
timer13_gfclk_mux	dra7xx-clocks.dtsi	/^	timer13_gfclk_mux: timer13_gfclk_mux@17c8 {$/;"	l
timer14	dra7.dtsi	/^		timer14: timer@4882a000 {$/;"	l
timer14_gfclk_mux	dra7xx-clocks.dtsi	/^	timer14_gfclk_mux: timer14_gfclk_mux@17d0 {$/;"	l
timer15	dra7.dtsi	/^		timer15: timer@4882c000 {$/;"	l
timer15_gfclk_mux	dra7xx-clocks.dtsi	/^	timer15_gfclk_mux: timer15_gfclk_mux@17d8 {$/;"	l
timer16	dra7.dtsi	/^		timer16: timer@4882e000 {$/;"	l
timer16_gfclk_mux	dra7xx-clocks.dtsi	/^	timer16_gfclk_mux: timer16_gfclk_mux@1830 {$/;"	l
timer1_fck	am33xx-clocks.dtsi	/^	timer1_fck: timer1_fck@528 {$/;"	l
timer1_fck	am43xx-clocks.dtsi	/^	timer1_fck: timer1_fck@4200 {$/;"	l
timer1_fck	dm814x-clocks.dtsi	/^	timer1_fck: timer1_fck@2e0 {$/;"	l
timer1_fck	dm816x-clocks.dtsi	/^	timer1_fck: timer1_fck@390 {$/;"	l
timer1_gfclk_mux	dra7xx-clocks.dtsi	/^	timer1_gfclk_mux: timer1_gfclk_mux@1840 {$/;"	l
timer1_gfclk_mux	omap54xx-clocks.dtsi	/^	timer1_gfclk_mux: timer1_gfclk_mux@1940 {$/;"	l
timer2	am33xx.dtsi	/^		timer2: timer@48040000 {$/;"	l
timer2	am4372.dtsi	/^		timer2: timer@48040000  {$/;"	l
timer2	berlin2.dtsi	/^			timer2: timer@2c28 {$/;"	l
timer2	berlin2cd.dtsi	/^			timer2: timer@2c28 {$/;"	l
timer2	berlin2q.dtsi	/^			timer2: timer@2c28 {$/;"	l
timer2	dm814x.dtsi	/^			timer2: timer@40000 {$/;"	l	label:l4ls
timer2	dm816x.dtsi	/^		timer2: timer@48040000 {$/;"	l
timer2	dra7.dtsi	/^		timer2: timer@48032000 {$/;"	l
timer2	efm32gg.dtsi	/^		timer2: timer@40010800 {$/;"	l
timer2	ep7209.dtsi	/^		timer2: timer@80000340 {$/;"	l
timer2	hisi-x5hd2.dtsi	/^			timer2: timer@00a2a000 {$/;"	l
timer2	integratorap.dts	/^	timer2: timer@13000200 {$/;"	l
timer2	integratorcp.dts	/^	timer2: timer@13000200 {$/;"	l
timer2	lpc18xx.dtsi	/^		timer2: timer@400c3000 {$/;"	l
timer2	lpc32xx.dtsi	/^			timer2: timer@40058000 {$/;"	l
timer2	mps2.dtsi	/^			timer2: dual-timer@2000 {$/;"	l
timer2	omap2.dtsi	/^		timer2: timer@4802a000 {$/;"	l
timer2	omap3.dtsi	/^		timer2: timer@49032000 {$/;"	l
timer2	omap4.dtsi	/^		timer2: timer@48032000 {$/;"	l
timer2	omap5.dtsi	/^		timer2: timer@48032000 {$/;"	l
timer2	picoxcell-pc3x2.dtsi	/^			timer2: timer@10028 {$/;"	l
timer2	picoxcell-pc3x3.dtsi	/^			timer2: timer@60000 {$/;"	l
timer2	socfpga.dtsi	/^		timer2: timer2@ffd00000 {$/;"	l
timer2	socfpga_arria10.dtsi	/^		timer2: timer2@ffd00000 {$/;"	l
timer2	stm32f429.dtsi	/^		timer2: timer@40000000 {$/;"	l
timer2	stm32f746.dtsi	/^		timer2: timer@40000000 {$/;"	l
timer23	arm-realview-eb.dtsi	/^		timer23: timer@10012000 {$/;"	l
timer23	arm-realview-pb1176.dts	/^		timer23: timer@10105000 {$/;"	l
timer23	arm-realview-pb11mp.dts	/^		timer23: timer@10012000 {$/;"	l
timer23	arm-realview-pbx.dtsi	/^		timer23: timer@10012000 {$/;"	l
timer2_fck	am33xx-clocks.dtsi	/^	timer2_fck: timer2_fck@508 {$/;"	l
timer2_fck	am43xx-clocks.dtsi	/^	timer2_fck: timer2_fck@4204 {$/;"	l
timer2_fck	dm814x-clocks.dtsi	/^	timer2_fck: timer2_fck@2e0 {$/;"	l
timer2_fck	dm816x-clocks.dtsi	/^	timer2_fck: timer2_fck@394 {$/;"	l
timer2_gfclk_mux	dra7xx-clocks.dtsi	/^	timer2_gfclk_mux: timer2_gfclk_mux@1738 {$/;"	l
timer2_gfclk_mux	omap54xx-clocks.dtsi	/^	timer2_gfclk_mux: timer2_gfclk_mux@1038 {$/;"	l
timer3	am33xx.dtsi	/^		timer3: timer@48042000 {$/;"	l
timer3	am4372.dtsi	/^		timer3: timer@48042000 {$/;"	l
timer3	berlin2.dtsi	/^			timer3: timer@2c3c {$/;"	l
timer3	berlin2cd.dtsi	/^			timer3: timer@2c3c {$/;"	l
timer3	berlin2q.dtsi	/^			timer3: timer@2c3c {$/;"	l
timer3	dm814x.dtsi	/^			timer3: timer@42000 {$/;"	l	label:l4ls
timer3	dm816x.dtsi	/^		timer3: timer@48042000 {$/;"	l
timer3	dra7.dtsi	/^		timer3: timer@48034000 {$/;"	l
timer3	efm32gg.dtsi	/^		timer3: timer@40010c00 {$/;"	l
timer3	hisi-x5hd2.dtsi	/^			timer3: timer@00a2b000 {$/;"	l
timer3	lpc18xx.dtsi	/^		timer3: timer@400c4000 {$/;"	l
timer3	lpc32xx.dtsi	/^			timer3: timer@40060000 {$/;"	l
timer3	omap2.dtsi	/^		timer3: timer@48078000 {$/;"	l
timer3	omap3.dtsi	/^		timer3: timer@49034000 {$/;"	l
timer3	omap4.dtsi	/^		timer3: timer@48034000 {$/;"	l
timer3	omap5.dtsi	/^		timer3: timer@48034000 {$/;"	l
timer3	picoxcell-pc3x2.dtsi	/^			timer3: timer@1003c {$/;"	l
timer3	picoxcell-pc3x3.dtsi	/^			timer3: timer@60014 {$/;"	l
timer3	rk3188.dtsi	/^	timer3: timer@2000e000 {$/;"	l
timer3	socfpga.dtsi	/^		timer3: timer3@ffd01000 {$/;"	l
timer3	socfpga_arria10.dtsi	/^		timer3: timer3@ffd00100 {$/;"	l
timer3	stm32f429.dtsi	/^		timer3: timer@40000400 {$/;"	l
timer3	stm32f746.dtsi	/^		timer3: timer@40000400 {$/;"	l
timer3_fck	am33xx-clocks.dtsi	/^	timer3_fck: timer3_fck@50c {$/;"	l
timer3_fck	am43xx-clocks.dtsi	/^	timer3_fck: timer3_fck@4208 {$/;"	l
timer3_fck	dm816x-clocks.dtsi	/^	timer3_fck: timer3_fck@398 {$/;"	l
timer3_gfclk_mux	dra7xx-clocks.dtsi	/^	timer3_gfclk_mux: timer3_gfclk_mux@1740 {$/;"	l
timer3_gfclk_mux	omap54xx-clocks.dtsi	/^	timer3_gfclk_mux: timer3_gfclk_mux@1040 {$/;"	l
timer4	am33xx.dtsi	/^		timer4: timer@48044000 {$/;"	l
timer4	am4372.dtsi	/^		timer4: timer@48044000 {$/;"	l
timer4	berlin2.dtsi	/^			timer4: timer@2c50 {$/;"	l
timer4	berlin2cd.dtsi	/^			timer4: timer@2c50 {$/;"	l
timer4	berlin2q.dtsi	/^			timer4: timer@2c50 {$/;"	l
timer4	dm816x.dtsi	/^		timer4: timer@48044000 {$/;"	l
timer4	dra7.dtsi	/^		timer4: timer@48036000 {$/;"	l
timer4	hisi-x5hd2.dtsi	/^			timer4: timer@00a81000 {$/;"	l
timer4	lpc32xx.dtsi	/^			timer4: timer@4002C000 {$/;"	l
timer4	omap2.dtsi	/^		timer4: timer@4807a000 {$/;"	l
timer4	omap3.dtsi	/^		timer4: timer@49036000 {$/;"	l
timer4	omap4.dtsi	/^		timer4: timer@48036000 {$/;"	l
timer4	omap5.dtsi	/^		timer4: timer@48036000 {$/;"	l
timer4	stm32f429.dtsi	/^		timer4: timer@40000800 {$/;"	l
timer4	stm32f746.dtsi	/^		timer4: timer@40000800 {$/;"	l
timer45	arm-realview-pb11mp.dts	/^		timer45: timer@10018000 {$/;"	l
timer45	arm-realview-pbx.dtsi	/^		timer45: timer@10018000 {$/;"	l
timer4_fck	am33xx-clocks.dtsi	/^	timer4_fck: timer4_fck@510 {$/;"	l
timer4_fck	am43xx-clocks.dtsi	/^	timer4_fck: timer4_fck@420c {$/;"	l
timer4_fck	dm816x-clocks.dtsi	/^	timer4_fck: timer4_fck@39c {$/;"	l
timer4_gfclk_mux	dra7xx-clocks.dtsi	/^	timer4_gfclk_mux: timer4_gfclk_mux@1748 {$/;"	l
timer4_gfclk_mux	omap54xx-clocks.dtsi	/^	timer4_gfclk_mux: timer4_gfclk_mux@1048 {$/;"	l
timer5	am33xx.dtsi	/^		timer5: timer@48046000 {$/;"	l
timer5	am4372.dtsi	/^		timer5: timer@48046000 {$/;"	l
timer5	berlin2.dtsi	/^			timer5: timer@2c64 {$/;"	l
timer5	berlin2cd.dtsi	/^			timer5: timer@2c64 {$/;"	l
timer5	berlin2q.dtsi	/^			timer5: timer@2c64 {$/;"	l
timer5	dm816x.dtsi	/^		timer5: timer@48046000 {$/;"	l
timer5	dra7.dtsi	/^		timer5: timer@48820000 {$/;"	l
timer5	hi3620.dtsi	/^		timer5: timer@600 {$/;"	l
timer5	lpc32xx.dtsi	/^			timer5: timer@40030000 {$/;"	l
timer5	omap2.dtsi	/^		timer5: timer@4807c000 {$/;"	l
timer5	omap3.dtsi	/^		timer5: timer@49038000 {$/;"	l
timer5	omap4.dtsi	/^		timer5: timer@40138000 {$/;"	l
timer5	omap5.dtsi	/^		timer5: timer@40138000 {$/;"	l
timer5	stm32f429.dtsi	/^		timer5: timer@40000c00 {$/;"	l
timer5	stm32f746.dtsi	/^		timer5: timer@40000c00 {$/;"	l
timer5	stm32h743.dtsi	/^		timer5: timer@40000c00 {$/;"	l
timer5_fck	am33xx-clocks.dtsi	/^	timer5_fck: timer5_fck@518 {$/;"	l
timer5_fck	am43xx-clocks.dtsi	/^	timer5_fck: timer5_fck@4210 {$/;"	l
timer5_fck	dm816x-clocks.dtsi	/^	timer5_fck: timer5_fck@3a0 {$/;"	l
timer5_gfclk_mux	dra7xx-clocks.dtsi	/^	timer5_gfclk_mux: timer5_gfclk_mux@558 {$/;"	l
timer5_gfclk_mux	omap54xx-clocks.dtsi	/^	timer5_gfclk_mux: timer5_gfclk_mux@568 {$/;"	l
timer5_sync_mux	omap44xx-clocks.dtsi	/^	timer5_sync_mux: timer5_sync_mux@568 {$/;"	l
timer6	am33xx.dtsi	/^		timer6: timer@48048000 {$/;"	l
timer6	am4372.dtsi	/^		timer6: timer@48048000 {$/;"	l
timer6	berlin2.dtsi	/^			timer6: timer@2c78 {$/;"	l
timer6	berlin2cd.dtsi	/^			timer6: timer@2c78 {$/;"	l
timer6	berlin2q.dtsi	/^			timer6: timer@2c78 {$/;"	l
timer6	dm816x.dtsi	/^		timer6: timer@48048000 {$/;"	l
timer6	dra7.dtsi	/^		timer6: timer@48822000 {$/;"	l
timer6	omap2.dtsi	/^		timer6: timer@4807e000 {$/;"	l
timer6	omap3.dtsi	/^		timer6: timer@4903a000 {$/;"	l
timer6	omap4.dtsi	/^		timer6: timer@4013a000 {$/;"	l
timer6	omap5.dtsi	/^		timer6: timer@4013a000 {$/;"	l
timer6	rk3188.dtsi	/^	timer6: timer@200380a0 {$/;"	l
timer6	stm32f429.dtsi	/^		timer6: timer@40001000 {$/;"	l
timer6	stm32f746.dtsi	/^		timer6: timer@40001000 {$/;"	l
timer67	arm-realview-pb11mp.dts	/^		timer67: timer@10019000 {$/;"	l
timer67	arm-realview-pbx.dtsi	/^		timer67: timer@10019000 {$/;"	l
timer6_fck	am33xx-clocks.dtsi	/^	timer6_fck: timer6_fck@51c {$/;"	l
timer6_fck	am43xx-clocks.dtsi	/^	timer6_fck: timer6_fck@4214 {$/;"	l
timer6_fck	dm816x-clocks.dtsi	/^	timer6_fck: timer6_fck@3a4 {$/;"	l
timer6_gfclk_mux	dra7xx-clocks.dtsi	/^	timer6_gfclk_mux: timer6_gfclk_mux@560 {$/;"	l
timer6_gfclk_mux	omap54xx-clocks.dtsi	/^	timer6_gfclk_mux: timer6_gfclk_mux@570 {$/;"	l
timer6_sync_mux	omap44xx-clocks.dtsi	/^	timer6_sync_mux: timer6_sync_mux@570 {$/;"	l
timer7	am33xx.dtsi	/^		timer7: timer@4804a000 {$/;"	l
timer7	am4372.dtsi	/^		timer7: timer@4804a000 {$/;"	l
timer7	berlin2.dtsi	/^			timer7: timer@2c8c {$/;"	l
timer7	berlin2cd.dtsi	/^			timer7: timer@2c8c {$/;"	l
timer7	berlin2q.dtsi	/^			timer7: timer@2c8c {$/;"	l
timer7	dm816x.dtsi	/^		timer7: timer@4804a000 {$/;"	l
timer7	dra7.dtsi	/^		timer7: timer@48824000 {$/;"	l
timer7	omap2.dtsi	/^		timer7: timer@48080000 {$/;"	l
timer7	omap3.dtsi	/^		timer7: timer@4903c000 {$/;"	l
timer7	omap4.dtsi	/^		timer7: timer@4013c000 {$/;"	l
timer7	omap5.dtsi	/^		timer7: timer@4013c000 {$/;"	l
timer7	stm32f429.dtsi	/^		timer7: timer@40001400 {$/;"	l
timer7	stm32f746.dtsi	/^		timer7: timer@40001400 {$/;"	l
timer7_fck	am33xx-clocks.dtsi	/^	timer7_fck: timer7_fck@504 {$/;"	l
timer7_fck	am43xx-clocks.dtsi	/^	timer7_fck: timer7_fck@4218 {$/;"	l
timer7_fck	dm816x-clocks.dtsi	/^	timer7_fck: timer7_fck@3a8 {$/;"	l
timer7_gfclk_mux	dra7xx-clocks.dtsi	/^	timer7_gfclk_mux: timer7_gfclk_mux@568 {$/;"	l
timer7_gfclk_mux	omap54xx-clocks.dtsi	/^	timer7_gfclk_mux: timer7_gfclk_mux@578 {$/;"	l
timer7_sync_mux	omap44xx-clocks.dtsi	/^	timer7_sync_mux: timer7_sync_mux@578 {$/;"	l
timer8	am4372.dtsi	/^		timer8: timer@481c1000 {$/;"	l
timer8	dra7.dtsi	/^		timer8: timer@48826000 {$/;"	l
timer8	omap2.dtsi	/^		timer8: timer@48082000 {$/;"	l
timer8	omap3.dtsi	/^		timer8: timer@4903e000 {$/;"	l
timer8	omap4.dtsi	/^		timer8: timer@4013e000 {$/;"	l
timer8	omap5.dtsi	/^		timer8: timer@4013e000 {$/;"	l
timer8_fck	am43xx-clocks.dtsi	/^	timer8_fck: timer8_fck@421c {$/;"	l
timer8_gfclk_mux	dra7xx-clocks.dtsi	/^	timer8_gfclk_mux: timer8_gfclk_mux@570 {$/;"	l
timer8_gfclk_mux	omap54xx-clocks.dtsi	/^	timer8_gfclk_mux: timer8_gfclk_mux@580 {$/;"	l
timer8_sync_mux	omap44xx-clocks.dtsi	/^	timer8_sync_mux: timer8_sync_mux@580 {$/;"	l
timer9	am4372.dtsi	/^		timer9: timer@4833d000 {$/;"	l
timer9	dra7.dtsi	/^		timer9: timer@4803e000 {$/;"	l
timer9	omap2.dtsi	/^		timer9: timer@48084000 {$/;"	l
timer9	omap3.dtsi	/^		timer9: timer@49040000 {$/;"	l
timer9	omap4.dtsi	/^		timer9: timer@4803e000 {$/;"	l
timer9	omap5.dtsi	/^		timer9: timer@4803e000 {$/;"	l
timer9_fck	am43xx-clocks.dtsi	/^	timer9_fck: timer9_fck@4220 {$/;"	l
timer9_gfclk_mux	dra7xx-clocks.dtsi	/^	timer9_gfclk_mux: timer9_gfclk_mux@1750 {$/;"	l
timer9_gfclk_mux	omap54xx-clocks.dtsi	/^	timer9_gfclk_mux: timer9_gfclk_mux@1050 {$/;"	l
timer_clk	nspire.dtsi	/^	timer_clk: timer_clk {$/;"	l
timer_clk	stm32h743.dtsi	/^		timer_clk: timer-clk {$/;"	l
timer_sys_clk_div	dra7xx-clocks.dtsi	/^	timer_sys_clk_div: timer_sys_clk_div@144 {$/;"	l
timers1	stm32f429.dtsi	/^		timers1: timers@40010000 {$/;"	l
timers10	stm32f429.dtsi	/^		timers10: timers@40014400 {$/;"	l
timers11	stm32f429.dtsi	/^		timers11: timers@40014800 {$/;"	l
timers12	stm32f429.dtsi	/^		timers12: timers@40001800 {$/;"	l
timers13	stm32f429.dtsi	/^		timers13: timers@40001c00 {$/;"	l
timers14	stm32f429.dtsi	/^		timers14: timers@40002000 {$/;"	l
timers2	stm32f429.dtsi	/^		timers2: timers@40000000 {$/;"	l
timers3	stm32f429.dtsi	/^		timers3: timers@40000400 {$/;"	l
timers4	stm32f429.dtsi	/^		timers4: timers@40000800 {$/;"	l
timers5	stm32f429.dtsi	/^		timers5: timers@40000c00 {$/;"	l
timers6	stm32f429.dtsi	/^		timers6: timers@40001000 {$/;"	l
timers7	stm32f429.dtsi	/^		timers7: timers@40001400 {$/;"	l
timers8	stm32f429.dtsi	/^		timers8: timers@40010400 {$/;"	l
timers9	stm32f429.dtsi	/^		timers9: timers@40014000 {$/;"	l
timing0	am335x-pepper.dts	/^		timing0: 480x272 {$/;"	l
timing0	am335x-sbc-t335.dts	/^			timing0: lcd {\/* 800x480p62 *\/$/;"	l
timing0	at91sam9261ek.dts	/^					timing0: timing0 {$/;"	l	label:fb0.display0
timing0	at91sam9263ek.dts	/^					timing0: timing0 {$/;"	l	label:fb0.display0
timing0	at91sam9m10g45ek.dts	/^					timing0: timing0 {$/;"	l	label:fb0.display0
timing0	at91sam9rlek.dts	/^					timing0: timing0 {$/;"	l	label:fb0.display0
timing0	atlas7-evb.dts	/^				timing0: timing0 {$/;"	l	label:display0
timing0	ep7211-edb7211.dts	/^			timing0: 320x240 {$/;"	l	label:display
timing0	exynos4210-origen.dts	/^		timing0: timing {$/;"	l
timing0	exynos4412-origen.dts	/^		timing0: timing {$/;"	l
timing0	exynos5250-arndale.dts	/^		timing0: timing {$/;"	l
timing0	exynos5250-smdk5250.dts	/^		timing0: timing {$/;"	l
timing0	exynos5420-smdk5420.dts	/^		timing0: timing {$/;"	l
timing0	imx23-evk.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx27-apf27dev.dts	/^			timing0: 800x480 {$/;"	l	label:display
timing0	imx27-eukrea-mbimxsd27-baseboard.dts	/^			timing0: 320x240 {$/;"	l	label:display0
timing0	imx27-phytec-phycard-s-rdk.dts	/^			timing0: 640x480 {$/;"	l	label:display
timing0	imx27-phytec-phycore-rdk.dts	/^			timing0: 240x320 {$/;"	l	label:display0
timing0	imx28-apf28dev.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-apx4devkit.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-cfa10049.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-cfa10055.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-cfa10056.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-cfa10057.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-cfa10058.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-eukrea-mbmx28lc.dtsi	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx28-evk.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-m28cu3.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-m28evk.dts	/^						timing0: timing0 {$/;"	l	label:display0
timing0	imx28-tx28.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx51-babbage.dts	/^			timing0: dvi {$/;"	l	label:display0
timing0	imx6dqscm-qwks-rev2.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6q-icore-ofcap10.dts	/^			timing0: timing0 {$/;"	l
timing0	imx6q-icore-ofcap12.dts	/^			timing0: timing0 {$/;"	l
timing0	imx6q-icore.dts	/^			timing0: timing0 {$/;"	l
timing0	imx6q-pop-arm2.dts	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-gw52xx.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-gw53xx.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-gw54xx.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-gw560x.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-gw5903.dtsi	/^			timing0: g101evn010 {$/;"	l
timing0	imx6qdl-gw5904.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-sabreauto.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6qdl-sabresd.dtsi	/^			timing0: hsd100pxn1 {$/;"	l
timing0	imx6sl-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6sll-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6sll-lpddr3-arm2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6sx-14x14-arm2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6sx-19x19-arm2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6sx-sdb.dtsi	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6sxscm-evb.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ul-14x14-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ul-9x9-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ul-geam.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ul-isiot.dtsi	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ul-opos6uldev.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ul-pico-hobbit.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ull-14x14-ddr3-arm2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ull-14x14-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx6ull-9x9-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7d-12x12-ddr3-arm2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7d-12x12-lpddr3-arm2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7d-sdb.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7ulp-evk.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7ulpea-ucom-kit_v2-1lv.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7ulpea-ucom-kit_v2.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7ulpea-ucom-ptp-1lv.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	imx7ulpea-ucom-ptp.dts	/^			timing0: timing0 {$/;"	l	label:display0
timing0	s5pv210-aquila.dts	/^		timing0: timing {$/;"	l
timing0	s5pv210-goni.dts	/^		timing0: timing {$/;"	l
timing0	s5pv210-smdkv210.dts	/^		timing0: timing {$/;"	l
timing0	vt8500-bv07.dts	/^		timing0: 800x480 {$/;"	l
timing0	wm8505-ref.dts	/^		timing0: 800x480 {$/;"	l
timing0	wm8650-mid.dts	/^		timing0: 800x480 {$/;"	l
timing0	wm8850-w70v2.dts	/^		timing0: 800x480 {$/;"	l
timing1	am335x-sbc-t335.dts	/^			timing1: dvi { \/* 1024x768p60 *\/$/;"	l
timing1	imx28-tx28.dts	/^			timing1: timing1 {$/;"	l	label:display0
timing1	imx51-babbage.dts	/^			timing1: claawvga {$/;"	l	label:display1
timing1	imx6dqscm-qwks-rev2.dtsi	/^			timing1: hsd100pxn1 {$/;"	l
timing1	imx6qdl-sabreauto.dtsi	/^			timing1: hsd100pxn1 {$/;"	l
timing1	imx6qdl-sabresd.dtsi	/^			timing1: hsd100pxn1 {$/;"	l
timing1	imx6sx-sabreauto.dts	/^			timing1: hsd100pxn1 {$/;"	l
timing1	imx6sx-sdb.dtsi	/^			timing1: hsd100pxn1 {$/;"	l
timing1	imx6sxscm-evb.dts	/^			timing1: hsd100pxn1 {$/;"	l
timing2	imx28-tx28.dts	/^			timing2: timing2 {$/;"	l	label:display0
timing3	imx28-tx28.dts	/^			timing3: timing3 {$/;"	l	label:display0
timing4	imx28-tx28.dts	/^			timing4: timing4 {$/;"	l	label:display0
timing5	imx28-tx28.dts	/^			timing5: timing5 {$/;"	l	label:display0
timings_elpida_ECB240ABACN_200mhz	elpida_ecb240abacn.dtsi	/^		timings_elpida_ECB240ABACN_200mhz: lpddr2-timings@1 {$/;"	l	label:elpida_ECB240ABACN
timings_elpida_ECB240ABACN_400mhz	elpida_ecb240abacn.dtsi	/^		timings_elpida_ECB240ABACN_400mhz: lpddr2-timings@0 {$/;"	l	label:elpida_ECB240ABACN
timings_samsung_K3PE0E000B_266MHz	samsung_k3pe0e000b.dtsi	/^		timings_samsung_K3PE0E000B_266MHz: lpddr2-timings@1 {$/;"	l	label:samsung_K3PE0E000B
timings_samsung_K3PE0E000B_533MHz	samsung_k3pe0e000b.dtsi	/^		timings_samsung_K3PE0E000B_533MHz: lpddr2-timings@0 {$/;"	l	label:samsung_K3PE0E000B
tlmm	qcom-apq8084.dtsi	/^		tlmm: pinctrl@fd510000 {$/;"	l
tlmm	qcom-ipq4019.dtsi	/^		tlmm: pinctrl@1000000 {$/;"	l
tlmm	qcom-msm8660.dtsi	/^		tlmm: pinctrl@800000 {$/;"	l
tlmm_pinmux	qcom-apq8064.dtsi	/^		tlmm_pinmux: pinctrl@800000 {$/;"	l	label:soc
tlv320_mclk	imx6qdl-phytec-pbab01.dtsi	/^	tlv320_mclk: oscillator {$/;"	l
tlv320aic23	am335x-cm-t335.dts	/^	tlv320aic23: codec@1a {$/;"	l
tlv320aic23	imx25-eukrea-mbimxsd25-baseboard.dts	/^	tlv320aic23: codec@1a {$/;"	l
tlv320aic23	imx35-eukrea-mbimxsd35-baseboard.dts	/^	tlv320aic23: codec@1a {$/;"	l
tlv320aic23	imx51-eukrea-mbimxsd51-baseboard.dts	/^	tlv320aic23: codec@1a {$/;"	l
tlv320aic3007	am335x-wega.dtsi	/^	tlv320aic3007: tlv320aic3007@18 {$/;"	l
tlv320aic3104	am57xx-beagle-x15-common.dtsi	/^	tlv320aic3104: tlv320aic3104@18 {$/;"	l
tlv320aic3105	imx6qdl-gw5903.dtsi	/^	tlv320aic3105: codec@18 {$/;"	l
tlv320aic3106	am335x-evm.dts	/^	tlv320aic3106: tlv320aic3106@1b {$/;"	l
tlv320aic3106	am335x-evmsk.dts	/^	tlv320aic3106: tlv320aic3106@1b {$/;"	l
tlv320aic3106	am437x-gp-evm.dts	/^	tlv320aic3106: tlv320aic3106@1b {$/;"	l
tlv320aic3106	am437x-sk-evm.dts	/^	tlv320aic3106: tlv320aic3106@1b {$/;"	l
tlv320aic3106	da850-evm.dts	/^			tlv320aic3106: tlv320aic3106@18 {$/;"	l	label:i2c0
tlv320aic3106	da850-lcdk.dts	/^	tlv320aic3106: tlv320aic3106@18 {$/;"	l
tlv320aic3106	dra7-evm.dts	/^	tlv320aic3106: tlv320aic3106@19 {$/;"	l
tlv320aic3106	dra72-evm-common.dtsi	/^	tlv320aic3106: tlv320aic3106@19 {$/;"	l
tlv320aic3106	dra76-evm.dts	/^	tlv320aic3106: tlv320aic3106@19 {$/;"	l
tlv320aic3111	am43x-epos-evm.dts	/^	tlv320aic3111: tlv320aic3111@18 {$/;"	l
tlv320aic3x	omap3-n900.dts	/^	tlv320aic3x: tlv320aic3x@18 {$/;"	l
tlv320aic3x_aux	omap3-n900.dts	/^	tlv320aic3x_aux: tlv320aic3x@19 {$/;"	l
tlv320aic3x_mclk	am335x-sl50.dts	/^		tlv320aic3x_mclk: oscillator@0 {$/;"	l
tmp102	am57xx-beagle-x15-common.dtsi	/^	tmp102: tmp102@48 {$/;"	l
tmp103	imx6qdl-aristainetos.dtsi	/^	tmp103: tmp103@71 {$/;"	l
tmp103	imx6qdl-aristainetos2.dtsi	/^	tmp103: tmp103@71 {$/;"	l
tmp105_irq	omap4-droid4-xt894.dts	/^	tmp105_irq: pinmux_tmp105_irq {$/;"	l
tmp275	am335x-evm.dts	/^	tmp275: tmp275@48 {$/;"	l
tmu	exynos3250.dtsi	/^		tmu: tmu@100C0000 {$/;"	l
tmu	exynos4.dtsi	/^	tmu: tmu@100C0000 {$/;"	l
tmu	exynos4210.dtsi	/^	tmu: tmu@100C0000 {$/;"	l
tmu	exynos5250.dtsi	/^		tmu: tmu@10060000 {$/;"	l
tmu	ls1021a.dtsi	/^		tmu: tmu@1f00000 {$/;"	l
tmu0	r8a7740.dtsi	/^	tmu0: timer@fff80000 {$/;"	l
tmu0	r8a7778.dtsi	/^	tmu0: timer@ffd80000 {$/;"	l
tmu0	r8a7779.dtsi	/^	tmu0: timer@ffd80000 {$/;"	l
tmu1	r8a7740.dtsi	/^	tmu1: timer@fff90000 {$/;"	l
tmu1	r8a7778.dtsi	/^	tmu1: timer@ffd81000 {$/;"	l
tmu1	r8a7779.dtsi	/^	tmu1: timer@ffd81000 {$/;"	l
tmu2	r8a7778.dtsi	/^	tmu2: timer@ffd82000 {$/;"	l
tmu2	r8a7779.dtsi	/^	tmu2: timer@ffd82000 {$/;"	l
tmu_cpu0	exynos5410.dtsi	/^		tmu_cpu0: tmu@10060000 {$/;"	l	label:soc
tmu_cpu0	exynos5420.dtsi	/^		tmu_cpu0: tmu@10060000 {$/;"	l
tmu_cpu1	exynos5410.dtsi	/^		tmu_cpu1: tmu@10064000 {$/;"	l	label:soc
tmu_cpu1	exynos5420.dtsi	/^		tmu_cpu1: tmu@10064000 {$/;"	l
tmu_cpu2	exynos5410.dtsi	/^		tmu_cpu2: tmu@10068000 {$/;"	l	label:soc
tmu_cpu2	exynos5420.dtsi	/^		tmu_cpu2: tmu@10068000 {$/;"	l
tmu_cpu3	exynos5410.dtsi	/^		tmu_cpu3: tmu@1006c000 {$/;"	l	label:soc
tmu_cpu3	exynos5420.dtsi	/^		tmu_cpu3: tmu@1006c000 {$/;"	l
tmu_gpu	exynos5420.dtsi	/^		tmu_gpu: tmu@100a0000 {$/;"	l
tmuctrl_0	exynos5440.dtsi	/^	tmuctrl_0: tmuctrl@160118 {$/;"	l
tmuctrl_1	exynos5440.dtsi	/^	tmuctrl_1: tmuctrl@16011C {$/;"	l
tmuctrl_2	exynos5440.dtsi	/^	tmuctrl_2: tmuctrl@160120 {$/;"	l
topckgen	mt2701.dtsi	/^	topckgen: syscon@10000000 {$/;"	l
topckgen	mt7623.dtsi	/^	topckgen: syscon@10000000 {$/;"	l
topckgen	mt8135.dtsi	/^		topckgen: topckgen@10000000 {$/;"	l
topclk	zx296702.dtsi	/^		topclk: topclk@0x09800000 {$/;"	l
touch	imx23-sansa.dts	/^		touch: touch@20 {$/;"	l
touch	imx6dl-aristainetos2_4.dts	/^	touch: touch@4b {$/;"	l
touch	imx6dl-aristainetos2_7.dts	/^	touch: touch@4d {$/;"	l
touch	imx6q-novena.dts	/^	touch: stmpe811@44 {$/;"	l
touch_int	rk3288-veyron-minnie.dts	/^		touch_int: touch-int {$/;"	l
touch_rohm_mode	ste-href-stuib.dtsi	/^				touch_rohm_mode: touch_rohm {$/;"	l
touch_rst	rk3288-veyron-minnie.dts	/^		touch_rst: touch-rst {$/;"	l
touchkey	imx53-smd.dts	/^	touchkey: mpr121@5a {$/;"	l
touchscreen	bcm-cygnus.dtsi	/^		touchscreen: touchscreen@180a6000 {$/;"	l
touchscreen	imx28-tx28.dts	/^	touchscreen: tsc2007@48 {$/;"	l
touchscreen	imx53-tx53-x03x.dts	/^	touchscreen: tsc2007@48 {$/;"	l
touchscreen	imx6q-gw5400-a.dts	/^	touchscreen: egalax_ts@04 {$/;"	l
touchscreen	imx6qdl-gw52xx.dtsi	/^	touchscreen: egalax_ts@04 {$/;"	l
touchscreen	imx6qdl-gw53xx.dtsi	/^	touchscreen: egalax_ts@04 {$/;"	l
touchscreen	imx6qdl-gw54xx.dtsi	/^	touchscreen: egalax_ts@04 {$/;"	l
touchscreen	imx6qdl-tx6.dtsi	/^	touchscreen: tsc2007@48 {$/;"	l
touchscreen	imx6ul-tx6ul.dtsi	/^	touchscreen: touchscreen@48 {$/;"	l
touchscreen	logicpd-torpedo-37xx-devkit.dts	/^	touchscreen: tsc2004@48 {$/;"	l
touchscreen	omap4-var-som-om44.dtsi	/^	touchscreen: tsc2004@48 {$/;"	l
touchscreen	sun5i-reference-design-tablet.dtsi	/^	touchscreen: touchscreen {$/;"	l
touchscreen	sun8i-reference-design-tablet.dtsi	/^	touchscreen: touchscreen@0 {$/;"	l
touchscreen	vf500-colibri.dtsi	/^	touchscreen: vf50-touchscreen {$/;"	l
touchscreen1	imx53-tx53-x13x.dts	/^	touchscreen1: eeti@04 {$/;"	l
touchscreen2	imx53-tx53-x13x.dts	/^	touchscreen2: eeti@04 {$/;"	l
touchscreen_irq_pins	omap3-ha-lcd.dts	/^	touchscreen_irq_pins: pinmux_touchscreen_irq_pins {$/;"	l
touchscreen_pins	omap4-droid4-xt894.dts	/^	touchscreen_pins: pinmux_touchscreen_pins {$/;"	l
touchscreen_pins	sun4i-a10-dserve-dsrv9703c.dts	/^	touchscreen_pins: touchscreen_pins@0 {$/;"	l
touchscreen_pins	sun4i-a10-pov-protab2-ips9.dts	/^	touchscreen_pins: touchscreen_pins@0 {$/;"	l
touchscreen_wake_pin	sun4i-a10-inet1.dts	/^	touchscreen_wake_pin: touchscreen_wake_pin@0 {$/;"	l
touchscreen_wake_pins	omap3-ha-lcd.dts	/^	touchscreen_wake_pins: pinmux_touchscreen_wake_pins {$/;"	l
touchscreenp7	imx6qdl-udoo.dtsi	/^	touchscreenp7: touchscreenp7@55 {$/;"	l
tpa6130a2	omap3-n900.dts	/^	tpa6130a2: tpa6130a2@60 {$/;"	l
tpd12s015	am57xx-beagle-x15-common.dtsi	/^	tpd12s015: encoder {$/;"	l
tpd12s015	dra72-evm-common.dtsi	/^	tpd12s015: encoder {$/;"	l
tpd12s015	omap4-panda-common.dtsi	/^	tpd12s015: encoder1 {$/;"	l
tpd12s015	omap4-sdp.dts	/^	tpd12s015: encoder {$/;"	l
tpd12s015	omap5-board-common.dtsi	/^	tpd12s015: encoder {$/;"	l
tpd12s015_in	am57xx-beagle-x15-common.dtsi	/^				tpd12s015_in: endpoint {$/;"	l	label:tpd12s015
tpd12s015_in	dra72-evm-common.dtsi	/^				tpd12s015_in: endpoint {$/;"	l	label:tpd12s015
tpd12s015_in	omap4-panda-common.dtsi	/^				tpd12s015_in: endpoint {$/;"	l	label:tpd12s015
tpd12s015_in	omap4-sdp.dts	/^				tpd12s015_in: endpoint {$/;"	l	label:tpd12s015
tpd12s015_in	omap5-board-common.dtsi	/^				tpd12s015_in: endpoint {$/;"	l	label:tpd12s015
tpd12s015_out	am57xx-beagle-x15-common.dtsi	/^				tpd12s015_out: endpoint {$/;"	l
tpd12s015_out	dra72-evm-common.dtsi	/^				tpd12s015_out: endpoint {$/;"	l
tpd12s015_out	omap4-panda-common.dtsi	/^				tpd12s015_out: endpoint {$/;"	l
tpd12s015_out	omap4-sdp.dts	/^				tpd12s015_out: endpoint {$/;"	l
tpd12s015_out	omap5-board-common.dtsi	/^				tpd12s015_out: endpoint {$/;"	l
tpd12s015_pins	omap4-panda-common.dtsi	/^	tpd12s015_pins: pinmux_tpd12s015_pins {$/;"	l
tpd12s015_pins	omap4-sdp.dts	/^	tpd12s015_pins: pinmux_tpd12s015_pins {$/;"	l
tpd12s015_pins	omap5-board-common.dtsi	/^	tpd12s015_pins: pinmux_tpd12s015_pins {$/;"	l
tpic2810	am335x-icev2.dts	/^	tpic2810: gpio@60 {$/;"	l
tpic2810	am437x-idk-evm.dts	/^	tpic2810: tpic2810@60 {$/;"	l
tpic2810	am57xx-idk-common.dtsi	/^	tpic2810: tpic2810@60 {$/;"	l
tpiu_in	qcom-apq8064.dtsi	/^				tpiu_in: endpoint {$/;"	l
tpiu_in	qcom-msm8974.dtsi	/^				tpiu_in: endpoint {$/;"	l
tpiu_in_port	hip04.dtsi	/^			tpiu_in_port: endpoint@0 {$/;"	l
tpiu_in_port	imx7s.dtsi	/^				tpiu_in_port: endpoint {$/;"	l
tpiu_in_port	ste-dbx5x0.dtsi	/^				tpiu_in_port: endpoint {$/;"	l
tpiu_in_port	vexpress-v2p-ca15_a7.dts	/^			tpiu_in_port: endpoint {$/;"	l
tpiu_trace_pmx	atlas7.dtsi	/^			tpiu_trace_pmx: tpiu_trace@0 {$/;"	l	label:pinctrl
tpm	am335x-moxa-uc-8100-me-t.dts	/^	tpm: tpm@20 {$/;"	l
tpm	rk3288-veyron.dtsi	/^	tpm: tpm@20 {$/;"	l
tpm5	imx7ulp.dtsi	/^		tpm5: tpm@40260000 {$/;"	l	label:ahbbridge0
tpm_int_h	rk3288-veyron.dtsi	/^		tpm_int_h: tpm-int-h {$/;"	l
tpm_irq	exynos5420-peach-pit.dts	/^	tpm_irq: tpm-irq {$/;"	l
tpm_irq	exynos5800-peach-pi.dts	/^	tpm_irq: tpm-irq {$/;"	l
tps	am335x-baltos.dtsi	/^	tps: tps@2d {$/;"	l
tps	am335x-bone-common.dtsi	/^	tps: tps@24 {$/;"	l
tps	am335x-boneblue.dts	/^	tps: tps@24 {$/;"	l
tps	am335x-chilisom.dtsi	/^	tps: tps@24 {$/;"	l
tps	am335x-evm.dts	/^	tps: tps@2d {$/;"	l
tps	am335x-evmsk.dts	/^	tps: tps@2d {$/;"	l
tps	am335x-icev2.dts	/^	tps: power-controller@2d {$/;"	l
tps	am335x-igep0033.dtsi	/^	tps: tps@2d {$/;"	l
tps	am335x-lxm.dts	/^	tps: tps@2d {$/;"	l
tps	am335x-moxa-uc-8100-me-t.dts	/^	tps: tps@2d {$/;"	l
tps	am335x-nano.dts	/^	tps: tps@24 {$/;"	l
tps	am335x-pepper.dts	/^	tps: tps@24 {$/;"	l
tps	am335x-phycore-som.dtsi	/^	tps: pmic@2d {$/;"	l
tps	am335x-shc.dts	/^	tps: tps@24 {$/;"	l
tps	am335x-sl50.dts	/^	tps: tps@24 {$/;"	l
tps	am3517-craneboard.dts	/^	tps: tps@2d {$/;"	l
tps	am437x-idk-evm.dts	/^	tps: tps62362@60 {$/;"	l
tps	da850-evm.dts	/^			tps: tps@48 {$/;"	l	label:i2c0
tps	rk3066a-bqcurie2.dts	/^	tps: tps@2d {$/;"	l
tps	rk3066a-marsboard.dts	/^	tps: tps@2d {$/;"	l
tps	rk3066a-rayeager.dts	/^	tps: tps@2d {$/;"	l
tps65090_dcdc1	exynos5420-peach-pit.dts	/^					tps65090_dcdc1: dcdc1 {$/;"	l
tps65090_dcdc1	exynos5800-peach-pi.dts	/^					tps65090_dcdc1: dcdc1 {$/;"	l
tps65090_dcdc1_reg	tegra114-dalmore.dts	/^				tps65090_dcdc1_reg: dcdc1 {$/;"	l
tps65090_dcdc2	exynos5420-peach-pit.dts	/^					tps65090_dcdc2: dcdc2 {$/;"	l
tps65090_dcdc2	exynos5800-peach-pi.dts	/^					tps65090_dcdc2: dcdc2 {$/;"	l
tps65090_dcdc2_reg	tegra114-dalmore.dts	/^				tps65090_dcdc2_reg: dcdc2 {$/;"	l
tps65090_dcdc3	exynos5420-peach-pit.dts	/^					tps65090_dcdc3: dcdc3 {$/;"	l
tps65090_dcdc3	exynos5800-peach-pi.dts	/^					tps65090_dcdc3: dcdc3 {$/;"	l
tps65090_dcdc3_reg	tegra114-dalmore.dts	/^				tps65090_dcdc3_reg: dcdc3 {$/;"	l
tps65090_fet1	exynos5420-peach-pit.dts	/^					tps65090_fet1: fet1 {$/;"	l
tps65090_fet1	exynos5800-peach-pi.dts	/^					tps65090_fet1: fet1 {$/;"	l
tps65090_fet2	exynos5250-snow-common.dtsi	/^					tps65090_fet2: fet2 {$/;"	l	label:i2c_104
tps65090_fet2	exynos5420-peach-pit.dts	/^					tps65090_fet2: fet2 {$/;"	l
tps65090_fet2	exynos5800-peach-pi.dts	/^					tps65090_fet2: fet2 {$/;"	l
tps65090_fet3	exynos5420-peach-pit.dts	/^					tps65090_fet3: fet3 {$/;"	l
tps65090_fet3	exynos5800-peach-pi.dts	/^					tps65090_fet3: fet3 {$/;"	l
tps65090_fet4	exynos5420-peach-pit.dts	/^					tps65090_fet4: fet4 {$/;"	l
tps65090_fet4	exynos5800-peach-pi.dts	/^					tps65090_fet4: fet4 {$/;"	l
tps65090_fet5	exynos5420-peach-pit.dts	/^					tps65090_fet5: fet5 {$/;"	l
tps65090_fet5	exynos5800-peach-pi.dts	/^					tps65090_fet5: fet5 {$/;"	l
tps65090_fet6	exynos5420-peach-pit.dts	/^					tps65090_fet6: fet6 {$/;"	l
tps65090_fet6	exynos5800-peach-pi.dts	/^					tps65090_fet6: fet6 {$/;"	l
tps65090_fet7	exynos5250-snow-common.dtsi	/^					tps65090_fet7: fet7 {$/;"	l	label:i2c_104
tps65090_fet7	exynos5420-peach-pit.dts	/^					tps65090_fet7: fet7 {$/;"	l
tps65090_fet7	exynos5800-peach-pi.dts	/^					tps65090_fet7: fet7 {$/;"	l
tps65090_irq	exynos5250-snow-common.dtsi	/^	tps65090_irq: tps65090-irq {$/;"	l
tps65090_irq	exynos5420-peach-pit.dts	/^	tps65090_irq: tps65090-irq {$/;"	l
tps65090_irq	exynos5800-peach-pi.dts	/^	tps65090_irq: tps65090-irq {$/;"	l
tps65090_ldo1	exynos5420-peach-pit.dts	/^					tps65090_ldo1: ldo1 {$/;"	l
tps65090_ldo1	exynos5800-peach-pi.dts	/^					tps65090_ldo1: ldo1 {$/;"	l
tps65090_ldo2	exynos5420-peach-pit.dts	/^					tps65090_ldo2: ldo2 {$/;"	l
tps65090_ldo2	exynos5800-peach-pi.dts	/^					tps65090_ldo2: ldo2 {$/;"	l
tps65218	am437x-cm-t43.dts	/^	tps65218: tps65218@24 {$/;"	l
tps65218	am437x-gp-evm.dts	/^	tps65218: tps65218@24 {$/;"	l
tps65218	am43x-epos-evm.dts	/^	tps65218: tps65218@24 {$/;"	l
tps659038	am57xx-beagle-x15-common.dtsi	/^	tps659038: tps659038@58 {$/;"	l
tps659038	am57xx-cl-som-am57x.dts	/^	tps659038: tps659038@58 {$/;"	l
tps659038	am57xx-idk-common.dtsi	/^	tps659038: tps659038@58 {$/;"	l
tps659038	dra7-evm.dts	/^	tps659038: tps659038@58 {$/;"	l
tps659038_gpio	am57xx-beagle-x15-common.dtsi	/^		tps659038_gpio: tps659038_gpio {$/;"	l
tps659038_gpio	am57xx-cl-som-am57x.dts	/^		tps659038_gpio: tps659038_gpio {$/;"	l
tps659038_gpio	am57xx-idk-common.dtsi	/^		tps659038_gpio: tps659038_gpio {$/;"	l
tps659038_pins_default	am57xx-cl-som-am57x.dts	/^	tps659038_pins_default: tps659038_pins_default {$/;"	l
tps659038_pwr_button	am57xx-beagle-x15-common.dtsi	/^		tps659038_pwr_button: tps659038_pwr_button {$/;"	l
tps659038_pwr_button	am57xx-cl-som-am57x.dts	/^		tps659038_pwr_button: tps659038_pwr_button {$/;"	l
tps659038_pwr_button	am57xx-idk-common.dtsi	/^		tps659038_pwr_button: tps659038_pwr_button {$/;"	l
tps659038_rtc	am57xx-beagle-x15-common.dtsi	/^		tps659038_rtc: tps659038_rtc {$/;"	l
tps659038_rtc	am57xx-idk-common.dtsi	/^		tps659038_rtc: tps659038_rtc {$/;"	l
tps65910_pins	am335x-baltos.dtsi	/^	tps65910_pins: pinmux_tps65910_pins {$/;"	l
tps65917	dra72-evm-revc.dts	/^	tps65917: tps65917@58 {$/;"	l
tps65917	dra72-evm.dts	/^	tps65917: tps65917@58 {$/;"	l
tps65917	dra76-evm.dts	/^	tps65917: tps65917@58 {$/;"	l
tps65917_regulators	dra72-evm-tps65917.dtsi	/^		tps65917_regulators: regulators {$/;"	l
tps65917_regulators	dra76-evm.dts	/^			tps65917_regulators: regulators {$/;"	l	label:tps65917
tps_pins	am3517-craneboard.dts	/^	tps_pins: pinmux_tps_pins {$/;"	l
tpu	r8a7740.dtsi	/^	tpu: pwm@e6600000 {$/;"	l
trace_clk_div_ck	am33xx-clocks.dtsi	/^	trace_clk_div_ck: trace_clk_div_ck@414 {$/;"	l
trace_clk_div_ck	omap44xx-clocks.dtsi	/^	trace_clk_div_ck: trace_clk_div_ck {$/;"	l
trace_clk_div_div_ck	omap44xx-clocks.dtsi	/^	trace_clk_div_div_ck: trace_clk_div_div_ck@1a20 {$/;"	l
trace_pmd_clk_mux_ck	am33xx-clocks.dtsi	/^	trace_pmd_clk_mux_ck: trace_pmd_clk_mux_ck@414 {$/;"	l
traceclk_fck	omap3xxx-clocks.dtsi	/^	traceclk_fck: traceclk_fck@1140 {$/;"	l
traceclk_src_fck	omap3xxx-clocks.dtsi	/^	traceclk_src_fck: traceclk_src_fck@1140 {$/;"	l
trackpad_int	rk3288-veyron-chromebook.dtsi	/^		trackpad_int: trackpad-int {$/;"	l
trackpad_irq	exynos5250-spring.dts	/^	trackpad_irq: trackpad-irq {$/;"	l
trackpad_irq	exynos5420-peach-pit.dts	/^	trackpad_irq: trackpad-irq {$/;"	l
trackpad_irq	exynos5800-peach-pi.dts	/^	trackpad_irq: trackpad-irq {$/;"	l
trng_clk	at91sam9g45.dtsi	/^					trng_clk: trng_clk {$/;"	l
trng_clk	at91sam9n12.dtsi	/^					trng_clk: trng_clk {$/;"	l
trng_clk	picoxcell-pc3x3.dtsi	/^			trng_clk: clock@7 {$/;"	l	label:clkgate
trng_clk	sama5d2.dtsi	/^					trng_clk: trng_clk {$/;"	l
trng_clk	sama5d3.dtsi	/^					trng_clk: trng_clk {$/;"	l
trng_clk	sama5d4.dtsi	/^					trng_clk: trng_clk {$/;"	l
ts3a227e_int_l	rk3288-veyron-analog-audio.dtsi	/^		ts3a227e_int_l: ts3a227e-int-l {$/;"	l
ts_adc_syscon	bcm-cygnus.dtsi	/^		ts_adc_syscon: ts_adc_syscon@180a6000 {$/;"	l
ts_clk	sun4i-a10.dtsi	/^		ts_clk: clk@01c20098 {$/;"	l
ts_clk	sun7i-a20.dtsi	/^		ts_clk: clk@01c20098 {$/;"	l
ts_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	ts_fck: ts_fck@a08 {$/;"	l
ts_int_pin	qcom-msm8974-sony-xperia-honami.dts	/^		ts_int_pin: touch-int {$/;"	l
ts_irq_pin	rk3288-phycore-rdk.dts	/^		ts_irq_pin: ts-irq-pin {$/;"	l
ts_power_pin	sun5i-reference-design-tablet.dtsi	/^	ts_power_pin: ts_power_pin {$/;"	l
ts_power_pin	sun8i-reference-design-tablet.dtsi	/^	ts_power_pin: ts_power_pin@0 {$/;"	l
ts_reset_pin	sun7i-a20-wexler-tab7200.dts	/^	ts_reset_pin: ts_reset_pin@0 {$/;"	l
tsadc	rk3066a.dtsi	/^	tsadc: tsadc@20060000 {$/;"	l
tsadc	rk322x.dtsi	/^	tsadc: tsadc@11150000 {$/;"	l
tsadc	rk3288.dtsi	/^	tsadc: tsadc@ff280000 {$/;"	l
tsc	imx25.dtsi	/^				tsc: tcq@50030400 {$/;"	l	label:tscadc
tsc	imx6ul.dtsi	/^			tsc: tsc@02040000 {$/;"	l
tsc	imx6ull.dtsi	/^			tsc: tsc@02040000 {$/;"	l
tsc	lpc32xx.dtsi	/^			tsc: tsc@40048000 {$/;"	l
tsc2004_pins	logicpd-torpedo-37xx-devkit.dts	/^	tsc2004_pins: pinmux_tsc2004_pins {$/;"	l
tsc2004_pins	omap4-var-som-om44.dtsi	/^	tsc2004_pins: pinmux_tsc2004_pins {$/;"	l
tsc2007	imx35-eukrea-cpuimx35.dtsi	/^	tsc2007: tsc2007@48 {$/;"	l
tsc2007	imx51-eukrea-cpuimx51.dtsi	/^	tsc2007: tsc2007@49 {$/;"	l
tsc2048_pins	omap3-lilly-a83x.dtsi	/^	tsc2048_pins: pinmux_tsc2048_pins {$/;"	l
tscadc	am33xx.dtsi	/^		tscadc: tscadc@44e0d000 {$/;"	l
tscadc	am4372.dtsi	/^		tscadc: tscadc@44e0d000 {$/;"	l
tscadc	imx25.dtsi	/^			tscadc: tscadc@50030000 {$/;"	l
tsens	qcom-apq8084.dtsi	/^		tsens: thermal-sensor@fc4a8000 {$/;"	l	label:soc
tsens	qcom-msm8974.dtsi	/^		tsens: thermal-sensor@fc4a8000 {$/;"	l	label:soc
tsens_backup	qcom-apq8064.dtsi	/^			tsens_backup: backup_calib {$/;"	l	label:qfprom
tsens_backup	qcom-apq8084.dtsi	/^			tsens_backup: backup@440 {$/;"	l	label:soc.qfprom
tsens_backup	qcom-msm8974.dtsi	/^			tsens_backup: backup@440 {$/;"	l	label:soc.qfprom
tsens_calib	qcom-apq8064.dtsi	/^			tsens_calib: calib {$/;"	l	label:qfprom
tsens_calib	qcom-apq8084.dtsi	/^			tsens_calib: calib@d0 {$/;"	l	label:soc.qfprom
tsens_calib	qcom-msm8974.dtsi	/^			tsens_calib: calib@d0 {$/;"	l	label:soc.qfprom
tsin0	stihxxx-b2120.dtsi	/^			tsin0: port@0 {$/;"	l
tsl2550	am335x-evm.dts	/^	tsl2550: tsl2550@39 {$/;"	l
tsl2563	omap3-n900.dts	/^	tsl2563: tsl2563@29 {$/;"	l
tsp_reg	exynos4210-trats.dts	/^		tsp_reg: regulator-1 {$/;"	l
tsp_reg	exynos4210-universal_c210.dts	/^	tsp_reg: voltage-regulator {$/;"	l
tsp_reg	s5pv210-goni.dts	/^		tsp_reg: fixed-regulator@3 {$/;"	l
ttc0	zynq-7000.dtsi	/^		ttc0: timer@f8001000 {$/;"	l	label:amba
ttc1	zynq-7000.dtsi	/^		ttc1: timer@f8002000 {$/;"	l	label:amba
tv	omap3-n900.dts	/^	tv: connector {$/;"	l
tv	omap3-pandora-common.dtsi	/^	tv: connector {$/;"	l
tv0	omap3-beagle-xm.dts	/^	tv0: connector1 {$/;"	l
tv0	omap3-beagle.dts	/^	tv0: connector1 {$/;"	l
tv0	omap3-cm-t3x.dtsi	/^	tv0: connector {$/;"	l
tv0	omap3-devkit8000-common.dtsi	/^	tv0: connector1 {$/;"	l
tv0	omap3-gta04.dtsi	/^	tv0: connector {$/;"	l
tv_amp	omap3-gta04.dtsi	/^	tv_amp: opa362 {$/;"	l
tv_connector_in	omap3-beagle-xm.dts	/^			tv_connector_in: endpoint {$/;"	l	label:tv0
tv_connector_in	omap3-beagle.dts	/^			tv_connector_in: endpoint {$/;"	l	label:tv0
tv_connector_in	omap3-cm-t3x.dtsi	/^			tv_connector_in: endpoint {$/;"	l	label:tv0
tv_connector_in	omap3-devkit8000-common.dtsi	/^			tv_connector_in: endpoint {$/;"	l	label:tv0
tv_connector_in	omap3-gta04.dtsi	/^			tv_connector_in: endpoint {$/;"	l	label:tv0
tv_connector_in	omap3-n900.dts	/^			tv_connector_in: endpoint {$/;"	l	label:tv
tv_connector_in	omap3-pandora-common.dtsi	/^			tv_connector_in: endpoint {$/;"	l	label:tv
tve	imx53.dtsi	/^			tve: tve@63ff0000 {$/;"	l
tve0	sun5i.dtsi	/^		tve0: tv-encoder@01c0a000 {$/;"	l
tve0_in_tcon0	sun5i.dtsi	/^				tve0_in_tcon0: endpoint@0 {$/;"	l	label:tve0
tve_in	imx53.dtsi	/^					tve_in: endpoint {$/;"	l	label:tve
twd_clk	sh73a0.dtsi	/^		twd_clk: twd {$/;"	l
twd_timer	arm-realview-eb-mp.dtsi	/^		twd_timer: timer@1f000600 {$/;"	l
twd_timer	arm-realview-pbx-a9.dts	/^	twd_timer: timer@1f000600 {$/;"	l
twd_timer	owl-s500.dtsi	/^		twd_timer: timer@b0020600 {$/;"	l
twd_watchdog	bcm63138.dtsi	/^		twd_watchdog: watchdog@1e620 {$/;"	l
twd_wdog	arm-realview-eb-mp.dtsi	/^		twd_wdog: watchdog@1f000620 {$/;"	l
twd_wdog	arm-realview-pbx-a9.dts	/^	twd_wdog: watchdog@1f000620 {$/;"	l
twd_wdt	owl-s500.dtsi	/^		twd_wdt: wdt@b0020620 {$/;"	l
twi0_clk	at91rm9200.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9260.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9261.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9263.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9g45.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9n12.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9rl.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	at91sam9x5.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	sama5d2.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	sama5d3.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi0_clk	sama5d4.dtsi	/^					twi0_clk: twi0_clk {$/;"	l
twi1_clk	at91sam9g45.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi1_clk	at91sam9n12.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi1_clk	at91sam9rl.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi1_clk	at91sam9x5.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi1_clk	sama5d2.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi1_clk	sama5d3.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi1_clk	sama5d4.dtsi	/^					twi1_clk: twi1_clk {$/;"	l
twi2_clk	at91sam9x5.dtsi	/^					twi2_clk: twi2_clk {$/;"	l
twi2_clk	sama5d3.dtsi	/^					twi2_clk: twi2_clk {$/;"	l
twi2_clk	sama5d4.dtsi	/^					twi2_clk: twi2_clk {$/;"	l
twi3_clk	sama5d4.dtsi	/^					twi3_clk: twi3_clk {$/;"	l
twl	logicpd-som-lv.dtsi	/^	twl: twl@48 {$/;"	l
twl	logicpd-torpedo-som.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap2430-sdp.dts	/^	twl: twl@48 {$/;"	l
twl	omap3-beagle-xm.dts	/^	twl: twl@48 {$/;"	l
twl	omap3-beagle.dts	/^	twl: twl@48 {$/;"	l
twl	omap3-cm-t3x30.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-devkit8000-common.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-evm-common.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-gta04.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-igep.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-ldp.dts	/^	twl: twl@48 {$/;"	l
twl	omap3-lilly-a83x.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-n900.dts	/^	twl: twl@48 {$/;"	l
twl	omap3-n950-n9.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-overo-base.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-pandora-common.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-sniper.dts	/^	twl: twl@48 {$/;"	l
twl	omap3-tao3530.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap3-zoom3.dts	/^	twl: twl@48 {$/;"	l
twl	omap3430-sdp.dts	/^	twl: twl@48 {$/;"	l
twl	omap4-duovero.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap4-kc1.dts	/^	twl: twl@48 {$/;"	l
twl	omap4-panda-common.dtsi	/^	twl: twl@48 {$/;"	l
twl	omap4-sdp.dts	/^	twl: twl@48 {$/;"	l
twl	omap4-var-som-om44.dtsi	/^	twl: twl@48 {$/;"	l
twl4030_pins	twl4030_omap3.dtsi	/^	twl4030_pins: pinmux_twl4030_pins {$/;"	l
twl4030_vpins	twl4030_omap3.dtsi	/^	twl4030_vpins: pinmux_twl4030_vpins {$/;"	l
twl6030_pins	twl6030_omap4.dtsi	/^	twl6030_pins: pinmux_twl6030_pins {$/;"	l
twl6030_wkup_pins	twl6030_omap4.dtsi	/^	twl6030_wkup_pins: pinmux_twl6030_wkup_pins {$/;"	l
twl6040	omap4-duovero.dtsi	/^	twl6040: twl@4b {$/;"	l
twl6040	omap4-panda-common.dtsi	/^	twl6040: twl@4b {$/;"	l
twl6040	omap4-sdp.dts	/^	twl6040: twl@4b {$/;"	l
twl6040	omap4-var-som-om44.dtsi	/^	twl6040: twl@4b {$/;"	l
twl6040	omap5-board-common.dtsi	/^	twl6040: twl@4b {$/;"	l
twl6040_pins	omap4-duovero.dtsi	/^	twl6040_pins: pinmux_twl6040_pins {$/;"	l
twl6040_pins	omap4-panda-common.dtsi	/^	twl6040_pins: pinmux_twl6040_pins {$/;"	l
twl6040_pins	omap4-sdp.dts	/^	twl6040_pins: pinmux_twl6040_pins {$/;"	l
twl6040_pins	omap4-var-som-om44.dtsi	/^	twl6040_pins: pinmux_twl6040_pins {$/;"	l
twl6040_pins	omap5-board-common.dtsi	/^	twl6040_pins: pinmux_twl6040_pins {$/;"	l
twl_audio	logicpd-som-lv.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	logicpd-torpedo-som.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-beagle-xm.dts	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-beagle.dts	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-cm-t3x30.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-devkit8000-common.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-gta04.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-igep.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-lilly-a83x.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-n900.dts	/^	twl_audio: audio {$/;"	l
twl_audio	omap3-n950.dts	/^	twl_audio: audio {$/;"	l
twl_audio	omap3-overo-base.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-pandora-common.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_audio	omap3-tao3530.dtsi	/^		twl_audio: audio {$/;"	l	label:twl
twl_gpio	twl4030.dtsi	/^	twl_gpio: gpio {$/;"	l
twl_keypad	twl4030.dtsi	/^	twl_keypad: keypad {$/;"	l
twl_madc	twl4030.dtsi	/^	twl_madc: madc {$/;"	l
twl_power	logicpd-som-lv.dtsi	/^	twl_power: power {$/;"	l
twl_power	logicpd-torpedo-som.dtsi	/^	twl_power: power {$/;"	l
twl_power	omap3-beagle-xm.dts	/^		twl_power: power {$/;"	l	label:twl
twl_power	omap3-evm-common.dtsi	/^	twl_power: power {$/;"	l
twl_power	omap3-gta04.dtsi	/^		twl_power: power {$/;"	l	label:twl
twl_power	omap3-ldp.dts	/^		twl_power: power {$/;"	l	label:twl
twl_power	omap3-n900.dts	/^	twl_power: power {$/;"	l
twl_power	omap3-n950-n9.dtsi	/^	twl_power: power {$/;"	l
twl_power	omap3-pandora-common.dtsi	/^		twl_power: power {$/;"	l	label:twl
twl_power	omap4-kc1.dts	/^		twl_power: power {$/;"	l	label:twl
twl_pwm	twl4030.dtsi	/^	twl_pwm: pwm {$/;"	l
twl_pwm	twl6030.dtsi	/^	twl_pwm: pwm {$/;"	l
twl_pwmled	twl4030.dtsi	/^	twl_pwmled: pwmled {$/;"	l
twl_pwmled	twl6030.dtsi	/^	twl_pwmled: pwmled {$/;"	l
twl_pwrbutton	twl4030.dtsi	/^	twl_pwrbutton: pwrbutton {$/;"	l
twl_usb_comparator	twl6030.dtsi	/^	twl_usb_comparator: usb-comparator {$/;"	l
twsi0_pmux	berlin2q.dtsi	/^				twsi0_pmux: twsi0-pmux {$/;"	l	label:chip.soc_pinctrl
twsi1	mmp2-brownstone.dts	/^			twsi1: i2c@d4011000 {$/;"	l
twsi1	mmp2.dtsi	/^			twsi1: i2c@d4011000 {$/;"	l
twsi1	pxa168-aspenite.dts	/^			twsi1: i2c@d4011000 {$/;"	l
twsi1	pxa168.dtsi	/^			twsi1: i2c@d4011000 {$/;"	l
twsi1	pxa910-dkb.dts	/^			twsi1: i2c@d4011000 {$/;"	l
twsi1	pxa910.dtsi	/^			twsi1: i2c@d4011000 {$/;"	l
twsi1_pmux	berlin2q.dtsi	/^				twsi1_pmux: twsi1-pmux {$/;"	l	label:chip.soc_pinctrl
twsi2	mmp2.dtsi	/^			twsi2: i2c@d4025000 {$/;"	l
twsi2	pxa168.dtsi	/^			twsi2: i2c@d4025000 {$/;"	l
twsi2	pxa910.dtsi	/^			twsi2: i2c@d4037000 {$/;"	l
twsi2_pmux	berlin2q.dtsi	/^					twsi2_pmux: twsi2-pmux {$/;"	l	label:sysctrl.sys_pinctrl
twsi3_pmux	berlin2q.dtsi	/^					twsi3_pmux: twsi3-pmux {$/;"	l	label:sysctrl.sys_pinctrl
tx28_edt_ft5x06_pins	imx28-tx28.dts	/^	tx28_edt_ft5x06_pins: tx28-edt-ft5x06-pins {$/;"	l
tx28_flexcan_xcvr_pins	imx28-tx28.dts	/^	tx28_flexcan_xcvr_pins: tx28-flexcan-xcvr-pins {$/;"	l
tx28_lcdif_23bit_pins	imx28-tx28.dts	/^	tx28_lcdif_23bit_pins: tx28-lcdif-23bit {$/;"	l
tx28_lcdif_ctrl_pins	imx28-tx28.dts	/^	tx28_lcdif_ctrl_pins: tx28-lcdif-ctrl {$/;"	l
tx28_mac0_pins_gpio	imx28-tx28.dts	/^	tx28_mac0_pins_gpio: tx28-mac0-gpio-pins {$/;"	l
tx28_pca9554_pins	imx28-tx28.dts	/^	tx28_pca9554_pins: tx28-pca9554-pins {$/;"	l
tx28_spi_gpio_pins	imx28-tx28.dts	/^	tx28_spi_gpio_pins: spi-gpiogrp {$/;"	l
tx28_tsc2007_pins	imx28-tx28.dts	/^	tx28_tsc2007_pins: tx28-tsc2007-pins {$/;"	l
tx28_usbphy0_pins	imx28-tx28.dts	/^	tx28_usbphy0_pins: tx28-usbphy0-pins {$/;"	l
tx28_usbphy1_pins	imx28-tx28.dts	/^	tx28_usbphy1_pins: tx28-usbphy1-pins {$/;"	l
tzic	imx50.dtsi	/^	tzic: tz-interrupt-controller@0fffc000 {$/;"	l
tzic	imx51.dtsi	/^	tzic: tz-interrupt-controller@e0000000 {$/;"	l
tzic	imx53.dtsi	/^	tzic: tz-interrupt-controller@0fffc000 {$/;"	l
tzprot_clk	picoxcell-pc3x3.dtsi	/^			tzprot_clk: clock@0 {$/;"	l	label:clkgate
u2phy	rv1108.dtsi	/^		u2phy: usb2-phy@100 {$/;"	l	label:grf
u2phy0	rk322x.dtsi	/^		u2phy0: usb2-phy@760 {$/;"	l	label:grf
u2phy0_host	rk3229-evb.dts	/^	u2phy0_host: host-port {$/;"	l
u2phy0_host	rk322x.dtsi	/^			u2phy0_host: host-port {$/;"	l	label:grf.u2phy0
u2phy0_otg	rk3229-evb.dts	/^	u2phy0_otg: otg-port {$/;"	l
u2phy0_otg	rk322x.dtsi	/^			u2phy0_otg: otg-port {$/;"	l	label:grf.u2phy0
u2phy1	rk322x.dtsi	/^		u2phy1: usb2-phy@800 {$/;"	l	label:grf
u2phy1_host	rk3229-evb.dts	/^	u2phy1_host: host-port {$/;"	l
u2phy1_host	rk322x.dtsi	/^			u2phy1_host: host-port {$/;"	l	label:grf.u2phy1
u2phy1_otg	rk3229-evb.dts	/^	u2phy1_otg: otg-port {$/;"	l
u2phy1_otg	rk322x.dtsi	/^			u2phy1_otg: otg-port {$/;"	l	label:grf.u2phy1
u2phy_host	rv1108-evb.dts	/^	u2phy_host: host-port {$/;"	l
u2phy_host	rv1108.dtsi	/^			u2phy_host: host-port {$/;"	l	label:grf.u2phy
u2phy_otg	rv1108-evb.dts	/^	u2phy_otg: otg-port {$/;"	l
u2phy_otg	rv1108.dtsi	/^			u2phy_otg: otg-port {$/;"	l	label:grf.u2phy
u2port0	mt2701.dtsi	/^		u2port0: usb-phy@1a1c4800 {$/;"	l	label:u3phy0
u2port0	mt7623.dtsi	/^		u2port0: usb-phy@1a1c4800 {$/;"	l	label:u3phy1
u2port1	mt2701.dtsi	/^		u2port1: usb-phy@1a244800 {$/;"	l	label:u3phy1
u2port1	mt7623.dtsi	/^		u2port1: usb-phy@1a244800 {$/;"	l	label:u3phy2
u3phy0	mt2701.dtsi	/^	u3phy0: usb-phy@1a1c4000 {$/;"	l
u3phy1	mt2701.dtsi	/^	u3phy1: usb-phy@1a244000 {$/;"	l
u3phy1	mt7623.dtsi	/^	u3phy1: usb-phy@1a1c4000 {$/;"	l
u3phy2	mt7623.dtsi	/^	u3phy2: usb-phy@1a244000 {$/;"	l
u3port0	mt2701.dtsi	/^		u3port0: usb-phy@1a1c4900 {$/;"	l	label:u3phy0
u3port0	mt7623.dtsi	/^		u3port0: usb-phy@1a1c4900 {$/;"	l	label:u3phy1
u3port1	mt2701.dtsi	/^		u3port1: usb-phy@1a244900 {$/;"	l	label:u3phy1
u3port1	mt7623.dtsi	/^		u3port1: usb-phy@1a244900 {$/;"	l	label:u3phy2
uart	nspire.dtsi	/^			uart: serial@90020000 {$/;"	l
uart	tango4-common.dtsi	/^		uart: serial@10700 {$/;"	l
uart0	alpine.dtsi	/^		uart0: uart@fd883000 {$/;"	l
uart0	am33xx.dtsi	/^		uart0: serial@44e09000 {$/;"	l
uart0	am4372.dtsi	/^		uart0: serial@44e09000 {$/;"	l
uart0	armada-370-xp.dtsi	/^			uart0: serial@12000 {$/;"	l
uart0	armada-375.dtsi	/^			uart0: serial@12000 {$/;"	l
uart0	armada-385-db-ap.dts	/^			uart0: serial@12000 {$/;"	l
uart0	armada-38x.dtsi	/^			uart0: serial@12000 {$/;"	l
uart0	armada-39x.dtsi	/^			uart0: serial@12000 {$/;"	l
uart0	artpec6.dtsi	/^		uart0: serial@f8036000 {$/;"	l
uart0	at91-ariag25.dts	/^			uart0: serial@f8040000 {$/;"	l
uart0	at91-foxg20.dts	/^			uart0: serial@fffd4000 {$/;"	l
uart0	at91-sama5d3_xplained.dts	/^			uart0: serial@f0024000 {$/;"	l
uart0	at91-sama5d4_xplained.dts	/^			uart0: serial@f8004000 {$/;"	l
uart0	at91sam9260.dtsi	/^			uart0: serial@fffd4000 {$/;"	l
uart0	at91sam9x5.dtsi	/^			uart0: serial@f8040000 {$/;"	l
uart0	atlas6.dtsi	/^			uart0: uart@b0050000 {$/;"	l
uart0	atlas7.dtsi	/^			uart0: uart@18010000 {$/;"	l
uart0	bcm-cygnus.dtsi	/^		uart0: serial@18020000 {$/;"	l
uart0	bcm-nsp.dtsi	/^		uart0: serial@0300 {$/;"	l
uart0	bcm283x.dtsi	/^		uart0: serial@7e201000 {$/;"	l
uart0	bcm5301x.dtsi	/^		uart0: serial@0300 {$/;"	l
uart0	bcm53573.dtsi	/^			uart0: serial@0300 {$/;"	l	label:chipcommon
uart0	berlin2.dtsi	/^			uart0: serial@9000 {$/;"	l
uart0	berlin2cd.dtsi	/^			uart0: serial@9000 {$/;"	l
uart0	berlin2q.dtsi	/^			uart0: uart@9000 {$/;"	l
uart0	cx92755.dtsi	/^	uart0: uart@f0000740 {$/;"	l
uart0	dove.dtsi	/^			uart0: serial@12000 {$/;"	l
uart0	efm32gg.dtsi	/^		uart0: uart@4000c000 { \/* USART0 *\/$/;"	l
uart0	emev2.dtsi	/^	uart0: serial@e1020000 {$/;"	l
uart0	exynos5260.dtsi	/^		uart0: serial@12C00000 {$/;"	l
uart0	gemini.dtsi	/^		uart0: serial@42000000 {$/;"	l
uart0	hi3519.dtsi	/^		uart0: serial@12100000 {$/;"	l
uart0	hi3620-hi4511.dts	/^		uart0: uart@b00000 {	\/* console *\/$/;"	l
uart0	hi3620.dtsi	/^		uart0: uart@b00000 {$/;"	l
uart0	hip01.dtsi	/^			uart0: uart@10001000 {$/;"	l
uart0	hip04-d01.dts	/^		uart0: uart@4007000 {$/;"	l
uart0	hip04.dtsi	/^		uart0: uart@4007000 {$/;"	l
uart0	hisi-x5hd2.dtsi	/^			uart0: uart@00b00000 {$/;"	l
uart0	integratorap.dts	/^		uart0: uart@16000000 {$/;"	l
uart0	keystone-k2g.dtsi	/^		uart0: serial@02530c00 {$/;"	l
uart0	keystone.dtsi	/^		uart0: serial@02530c00 {$/;"	l
uart0	kirkwood.dtsi	/^		uart0: serial@12000 {$/;"	l
uart0	lpc18xx.dtsi	/^		uart0: serial@40081000 {$/;"	l
uart0	ls1021a.dtsi	/^		uart0: serial@21c0500 {$/;"	l
uart0	moxart.dtsi	/^		uart0: uart@98200000 {$/;"	l
uart0	mps2.dtsi	/^			uart0: serial@4000 {$/;"	l
uart0	mt2701.dtsi	/^	uart0: serial@11002000 {$/;"	l
uart0	mt6580.dtsi	/^	uart0: serial@11005000 {$/;"	l
uart0	mt6589.dtsi	/^		uart0: serial@11006000 {$/;"	l
uart0	mt6592.dtsi	/^	uart0: serial@11002000 {$/;"	l
uart0	mt7623.dtsi	/^	uart0: serial@11002000 {$/;"	l
uart0	mt8127.dtsi	/^		uart0: serial@11002000 {$/;"	l
uart0	mt8135.dtsi	/^		uart0: serial@11006000 {$/;"	l
uart0	orion5x.dtsi	/^			uart0: serial@12000 {$/;"	l
uart0	owl-s500.dtsi	/^		uart0: serial@b0120000 {$/;"	l
uart0	ox810se.dtsi	/^			uart0: serial@200000 {$/;"	l
uart0	ox820.dtsi	/^			uart0: serial@200000 {$/;"	l
uart0	picoxcell-pc3x2.dtsi	/^			uart0: uart@30000 {$/;"	l
uart0	picoxcell-pc3x3.dtsi	/^			uart0: uart@30000 {$/;"	l
uart0	prima2.dtsi	/^			uart0: uart@b0050000 {$/;"	l
uart0	rk3036.dtsi	/^	uart0: serial@20060000 {$/;"	l
uart0	rk322x.dtsi	/^	uart0: serial@11010000 {$/;"	l
uart0	rk3288.dtsi	/^	uart0: serial@ff180000 {$/;"	l
uart0	rk3xxx.dtsi	/^	uart0: serial@10124000 {$/;"	l
uart0	rv1108.dtsi	/^	uart0: serial@10230000 {$/;"	l
uart0	s3c24xx.dtsi	/^	uart0: serial@50000000 {$/;"	l
uart0	s3c64xx.dtsi	/^		uart0: serial@7f005000 {$/;"	l	label:soc
uart0	s5pv210.dtsi	/^		uart0: serial@e2900000 {$/;"	l
uart0	sama5d2.dtsi	/^			uart0: serial@f801c000 {$/;"	l
uart0	sama5d3.dtsi	/^			uart0: serial@f0024000 {$/;"	l
uart0	sama5d3_uart.dtsi	/^			uart0: serial@f0024000 {$/;"	l
uart0	sama5d4.dtsi	/^			uart0: serial@f8004000 {$/;"	l
uart0	socfpga.dtsi	/^		uart0: serial0@ffc02000 {$/;"	l
uart0	socfpga_arria10.dtsi	/^		uart0: serial0@ffc02000 {$/;"	l
uart0	spear600.dtsi	/^			uart0: serial@d0000000 {$/;"	l
uart0	ste-nomadik-nhk15.dts	/^		uart0: uart@101fd000 {$/;"	l
uart0	ste-nomadik-s8815.dts	/^		uart0: uart@101fd000 {$/;"	l
uart0	ste-nomadik-stn8815.dtsi	/^		uart0: uart@101fd000 {$/;"	l
uart0	ste-u300.dts	/^		uart0: serial@c0013000 {$/;"	l
uart0	stih410-b2260.dts	/^		uart0: serial@9830000 {$/;"	l
uart0	sun4i-a10.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun5i.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun6i-a31.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun7i-a20.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun8i-a23-a33.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun8i-a83t.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun8i-v3s.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	sun9i-a80.dtsi	/^		uart0: serial@07000000 {$/;"	l
uart0	sunxi-h3-h5.dtsi	/^		uart0: serial@01c28000 {$/;"	l
uart0	versatile-ab.dts	/^		uart0: uart@101f1000 {$/;"	l
uart0	vfxxx.dtsi	/^			uart0: serial@40027000 {$/;"	l	label:aips0
uart0	vt8500.dtsi	/^		uart0: serial@d8200000 {$/;"	l
uart0	wm8505.dtsi	/^		uart0: serial@d8200000 {$/;"	l
uart0	wm8650.dtsi	/^		uart0: serial@d8200000 {$/;"	l
uart0	wm8750.dtsi	/^		uart0: serial@d8200000 {$/;"	l
uart0	wm8850.dtsi	/^		uart0: serial@d8200000 {$/;"	l
uart0	zx296702.dtsi	/^		uart0: serial@0x09405000 {$/;"	l
uart0	zynq-7000.dtsi	/^		uart0: serial@e0000000 {$/;"	l	label:amba
uart01_spi2_pins	keystone-k2l.dtsi	/^			uart01_spi2_pins: pinmux_uart01_spi2_pins {$/;"	l	label:k2l_pmx
uart0_cfg_func	hi3620-hi4511.dts	/^			uart0_cfg_func: uart0_cfg_func {$/;"	l	label:pmx1
uart0_cfg_idle	hi3620-hi4511.dts	/^			uart0_cfg_idle: uart0_cfg_idle {$/;"	l	label:pmx1
uart0_clk	at91sam9260.dtsi	/^					uart0_clk: uart0_clk {$/;"	l
uart0_clk	at91sam9n12.dtsi	/^					uart0_clk: uart0_clk {$/;"	l
uart0_clk	at91sam9x5.dtsi	/^					uart0_clk: uart0_clk {$/;"	l
uart0_clk	sama5d2.dtsi	/^					uart0_clk: uart0_clk {$/;"	l
uart0_clk	sama5d3.dtsi	/^					uart0_clk: uart0_clk {$/;"	l
uart0_clk	sama5d3_uart.dtsi	/^					uart0_clk: uart0_clk {$/;"	l	label:pmc
uart0_clk	sama5d4.dtsi	/^					uart0_clk: uart0_clk {$/;"	l
uart0_clk	ste-u300.dts	/^		uart0_clk: uart0_clk@13M {$/;"	l	label:syscon
uart0_cts	rk3036.dtsi	/^			uart0_cts: uart0-cts {$/;"	l
uart0_cts	rk3066a.dtsi	/^			uart0_cts: uart0-cts {$/;"	l
uart0_cts	rk3188.dtsi	/^			uart0_cts: uart0-cts {$/;"	l
uart0_cts	rk322x.dtsi	/^			uart0_cts: uart0-cts {$/;"	l
uart0_cts	rk3288.dtsi	/^			uart0_cts: uart0-cts {$/;"	l
uart0_cts	rv1108.dtsi	/^			uart0_cts: uart0-cts {$/;"	l
uart0_ctsrts_gpio16	bcm283x.dtsi	/^			uart0_ctsrts_gpio16: uart0_ctsrts_gpio16 {$/;"	l	label:gpio
uart0_ctsrts_gpio30	bcm283x.dtsi	/^			uart0_ctsrts_gpio30: uart0_ctsrts_gpio30 {$/;"	l	label:gpio
uart0_ctsrts_gpio38	bcm283x.dtsi	/^			uart0_ctsrts_gpio38: uart0_ctsrts_gpio38 {$/;"	l	label:gpio
uart0_data	exynos3250-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	exynos4210-pinctrl.dtsi	/^		uart0_data: uart0-data {$/;"	l
uart0_data	exynos4412-pinctrl.dtsi	/^		uart0_data: uart0-data {$/;"	l	label:pinctrl_0
uart0_data	exynos5250-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	exynos5260-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	exynos5410-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	exynos5420-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	s3c2416-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	s3c64xx-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_data	s5pv210-pinctrl.dtsi	/^	uart0_data: uart0-data {$/;"	l
uart0_default	cx92755_equinox.dts	/^	uart0_default: uart0_active {$/;"	l
uart0_default_mode	ste-ccu8540-pinctrl.dtsi	/^				uart0_default_mode: uart0_default {$/;"	l
uart0_default_mode	ste-href-family-pinctrl.dtsi	/^				uart0_default_mode: uart0_default {$/;"	l
uart0_default_mux	ste-ccu8540-pinctrl.dtsi	/^				uart0_default_mux: uart0_mux {$/;"	l
uart0_fctl	exynos3250-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	exynos4210-pinctrl.dtsi	/^		uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	exynos4412-pinctrl.dtsi	/^		uart0_fctl: uart0-fctl {$/;"	l	label:pinctrl_0
uart0_fctl	exynos5250-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	exynos5260-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	exynos5410-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	exynos5420-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	s3c2416-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	s3c64xx-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_fctl	s5pv210-pinctrl.dtsi	/^	uart0_fctl: uart0-fctl {$/;"	l
uart0_gpio14	bcm283x.dtsi	/^			uart0_gpio14: uart0_gpio14 {$/;"	l	label:gpio
uart0_gpio32	bcm283x.dtsi	/^			uart0_gpio32: uart0_gpio32 {$/;"	l	label:gpio
uart0_gpio36	bcm283x.dtsi	/^			uart0_gpio36: uart0_gpio36 {$/;"	l	label:gpio
uart0_nhk_mode	ste-nomadik-nhk15.dts	/^			uart0_nhk_mode: uart0_mux {$/;"	l
uart0_noflow_pins_a	atlas6.dtsi	/^				uart0_noflow_pins_a: uart0@1 {$/;"	l	label:gpio
uart0_noflow_pins_a	prima2.dtsi	/^				uart0_noflow_pins_a: uart0@1 {$/;"	l	label:gpio
uart0_nopause_pmx	atlas7.dtsi	/^			uart0_nopause_pmx: uart0_nopause@0 {$/;"	l	label:pinctrl
uart0_pb_pins	sun8i-a83t.dtsi	/^			uart0_pb_pins: uart0-pb-pins {$/;"	l	label:pio
uart0_pf_pins	sun8i-a83t.dtsi	/^			uart0_pf_pins: uart0-pf-pins {$/;"	l	label:pio
uart0_pins	am335x-baltos.dtsi	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-bone-common.dtsi	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-boneblue.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-chiliboard.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-cm-t335.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-evm.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-evmsk.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-igep0033.dtsi	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-lxm.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-moxa-uc-8100-me-t.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-nano.dts	/^	uart0_pins: uart0_pins {$/;"	l
uart0_pins	am335x-pcm-953.dtsi	/^	uart0_pins: pinmux_uart0 {$/;"	l
uart0_pins	am335x-pepper.dts	/^	uart0_pins: pinmux_uart0 {$/;"	l
uart0_pins	am335x-shc.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-sl50.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	am335x-wega.dtsi	/^	uart0_pins: pinmux_uart0 {$/;"	l
uart0_pins	armada-370.dtsi	/^	uart0_pins: uart0-pins {$/;"	l
uart0_pins	armada-38x.dtsi	/^				uart0_pins: uart-pins-0 {$/;"	l	label:pinctrl
uart0_pins	armada-39x.dtsi	/^				uart0_pins: uart0-pins {$/;"	l
uart0_pins	keystone-k2g-evm.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	keystone-k2g-ice.dts	/^	uart0_pins: pinmux_uart0_pins {$/;"	l
uart0_pins	lpc4350-hitex-eval.dts	/^	uart0_pins: uart0-pins {$/;"	l
uart0_pins	lpc4357-ea4357-devkit.dts	/^	uart0_pins: uart0-pins {$/;"	l
uart0_pins_a	atlas6.dtsi	/^				uart0_pins_a: uart0@0 {$/;"	l	label:gpio
uart0_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	uart0_pins_a: uart@0 {$/;"	l
uart0_pins_a	prima2.dtsi	/^				uart0_pins_a: uart0@0 {$/;"	l	label:gpio
uart0_pins_a	sun4i-a10.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_a	sun5i-a10s.dtsi	/^	uart0_pins_a: uart0@0 {$/;"	l
uart0_pins_a	sun6i-a31.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_a	sun7i-a20.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_a	sun8i-a23-a33.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_a	sun8i-v3s.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_a	sun9i-a80.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_a	sunxi-h3-h5.dtsi	/^			uart0_pins_a: uart0@0 {$/;"	l	label:pio
uart0_pins_b	sun4i-a10.dtsi	/^			uart0_pins_b: uart0@1 {$/;"	l	label:pio
uart0_pins_b	sun8i-a33.dtsi	/^	uart0_pins_b: uart0@1 {$/;"	l
uart0_pins_default	am437x-gp-evm.dts	/^	uart0_pins_default: uart0_pins_default {$/;"	l
uart0_pins_default	am437x-sbc-t43.dts	/^	uart0_pins_default: uart0_pins_default {$/;"	l
uart0_pmux	berlin2.dtsi	/^					uart0_pmux: uart0-pmux {$/;"	l	label:sysctrl.sys_pinctrl
uart0_pmux	berlin2cd.dtsi	/^				uart0_pmux: uart0-pmux {$/;"	l	label:chip.soc_pinctrl
uart0_pmux	berlin2q.dtsi	/^					uart0_pmux: uart0-pmux {$/;"	l	label:sysctrl.sys_pinctrl
uart0_pmx	atlas7.dtsi	/^			uart0_pmx: uart0@0 {$/;"	l	label:pinctrl
uart0_pmx_func	hi3620-hi4511.dts	/^			uart0_pmx_func: uart0_pmx_func {$/;"	l	label:pmx0
uart0_pmx_idle	hi3620-hi4511.dts	/^			uart0_pmx_idle: uart0_pmx_idle {$/;"	l	label:pmx0
uart0_rts	rk3036.dtsi	/^			uart0_rts: uart0-rts {$/;"	l
uart0_rts	rk3066a.dtsi	/^			uart0_rts: uart0-rts {$/;"	l
uart0_rts	rk3188.dtsi	/^			uart0_rts: uart0-rts {$/;"	l
uart0_rts	rk322x.dtsi	/^			uart0_rts: uart0-rts {$/;"	l
uart0_rts	rk3288.dtsi	/^			uart0_rts: uart0-rts {$/;"	l
uart0_rts	rv1108.dtsi	/^			uart0_rts: uart0-rts {$/;"	l
uart0_rts_gpio	rv1108.dtsi	/^			uart0_rts_gpio: uart0-rts-gpio {$/;"	l
uart0_s8815_mode	ste-nomadik-s8815.dts	/^			uart0_s8815_mode: uart0_mux {$/;"	l
uart0_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				uart0_sleep_mode: uart0_sleep {$/;"	l
uart0_sleep_mode	ste-href-family-pinctrl.dtsi	/^				uart0_sleep_mode: uart0_sleep {$/;"	l
uart0_xfer	rk3036.dtsi	/^			uart0_xfer: uart0-xfer {$/;"	l
uart0_xfer	rk3066a.dtsi	/^			uart0_xfer: uart0-xfer {$/;"	l
uart0_xfer	rk3188.dtsi	/^			uart0_xfer: uart0-xfer {$/;"	l
uart0_xfer	rk322x.dtsi	/^			uart0_xfer: uart0-xfer {$/;"	l
uart0_xfer	rk3288.dtsi	/^			uart0_xfer: uart0-xfer {$/;"	l
uart0_xfer	rv1108.dtsi	/^			uart0_xfer: uart0-xfer {$/;"	l
uart0clk	ste-nomadik-stn8815.dtsi	/^		uart0clk: uart0clk@48M {$/;"	l	label:src
uart1	alpine.dtsi	/^		uart1: uart@fd884000 {$/;"	l
uart1	am33xx.dtsi	/^		uart1: serial@48022000 {$/;"	l
uart1	am4372.dtsi	/^		uart1: serial@48022000 {$/;"	l
uart1	armada-370-xp.dtsi	/^			uart1: serial@12100 {$/;"	l
uart1	armada-375.dtsi	/^			uart1: serial@12100 {$/;"	l
uart1	armada-385-db-ap.dts	/^			uart1: serial@12100 {$/;"	l
uart1	armada-38x.dtsi	/^			uart1: serial@12100 {$/;"	l
uart1	armada-39x.dtsi	/^			uart1: serial@12100 {$/;"	l
uart1	artpec6.dtsi	/^		uart1: serial@f8037000 {$/;"	l
uart1	aspeed-g4.dtsi	/^			uart1: serial@1e783000 {$/;"	l
uart1	aspeed-g5.dtsi	/^			uart1: serial@1e783000 {$/;"	l
uart1	at91-ariag25.dts	/^			uart1: serial@f8044000 {$/;"	l
uart1	at91-foxg20.dts	/^			uart1: serial@fffd8000 {$/;"	l
uart1	at91-sama5d27_som1_ek.dts	/^			uart1: serial@f8020000 {$/;"	l
uart1	at91-sama5d2_xplained.dts	/^			uart1: serial@f8020000 {$/;"	l
uart1	at91sam9260.dtsi	/^			uart1: serial@fffd8000 {$/;"	l
uart1	at91sam9x5.dtsi	/^			uart1: serial@f8044000 {$/;"	l
uart1	atlas6.dtsi	/^			uart1: uart@b0060000 {$/;"	l
uart1	atlas7.dtsi	/^			uart1: uart@18020000 {$/;"	l
uart1	bcm-cygnus.dtsi	/^		uart1: serial@18021000 {$/;"	l
uart1	bcm-nsp.dtsi	/^		uart1: serial@0400 {$/;"	l
uart1	bcm283x.dtsi	/^		uart1: serial@7e215040 {$/;"	l
uart1	bcm5301x.dtsi	/^		uart1: serial@0400 {$/;"	l
uart1	berlin2.dtsi	/^			uart1: serial@a000 {$/;"	l
uart1	berlin2cd.dtsi	/^			uart1: serial@a000 {$/;"	l
uart1	berlin2q.dtsi	/^			uart1: uart@a000 {$/;"	l
uart1	cx92755.dtsi	/^	uart1: uart@f0000760 {$/;"	l
uart1	dm814x.dtsi	/^			uart1: uart@20000 {$/;"	l	label:l4ls
uart1	dm816x.dtsi	/^		uart1: uart@48020000 {$/;"	l
uart1	dove.dtsi	/^			uart1: serial@12100 {$/;"	l
uart1	dra7.dtsi	/^		uart1: serial@4806a000 {$/;"	l
uart1	efm32gg.dtsi	/^		uart1: uart@4000c400 { \/* USART1 *\/$/;"	l
uart1	emev2.dtsi	/^	uart1: serial@e1030000 {$/;"	l
uart1	ep7209.dtsi	/^		uart1: uart@80000480 {$/;"	l
uart1	exynos5260.dtsi	/^		uart1: serial@12C10000 {$/;"	l
uart1	exynos5440.dtsi	/^		uart1: uart1 {$/;"	l	label:pin_ctrl
uart1	hi3519.dtsi	/^		uart1: serial@12101000 {$/;"	l
uart1	hi3620-hi4511.dts	/^		uart1: uart@b01000 { \/* modem *\/$/;"	l
uart1	hi3620.dtsi	/^		uart1: uart@b01000 {$/;"	l
uart1	hip01.dtsi	/^			uart1: uart@10002000 {$/;"	l
uart1	hisi-x5hd2.dtsi	/^			uart1: uart@00006000 {$/;"	l
uart1	imx1.dtsi	/^			uart1: serial@00206000 {$/;"	l
uart1	imx25.dtsi	/^			uart1: serial@43f90000 {$/;"	l
uart1	imx27.dtsi	/^			uart1: serial@1000a000 {$/;"	l
uart1	imx31.dtsi	/^			uart1: serial@43f90000 {$/;"	l
uart1	imx35.dtsi	/^			uart1: serial@43f90000 {$/;"	l	label:aips1
uart1	imx50.dtsi	/^			uart1: serial@53fbc000 {$/;"	l
uart1	imx51.dtsi	/^			uart1: serial@73fbc000 {$/;"	l
uart1	imx53.dtsi	/^			uart1: serial@53fbc000 {$/;"	l
uart1	imx6qdl.dtsi	/^				uart1: serial@02020000 {$/;"	l
uart1	imx6sl.dtsi	/^				uart1: serial@02020000 {$/;"	l	label:aips1.spba
uart1	imx6sll.dtsi	/^				uart1: serial@02020000 {$/;"	l	label:aips1.spba
uart1	imx6sx.dtsi	/^				uart1: serial@02020000 {$/;"	l	label:aips1
uart1	imx6ul.dtsi	/^				uart1: serial@02020000 {$/;"	l	label:aips1
uart1	imx6ull.dtsi	/^				uart1: serial@02020000 {$/;"	l	label:aips1
uart1	imx7s.dtsi	/^			uart1: serial@30860000 {$/;"	l	label:aips3
uart1	integratorap.dts	/^		uart1: uart@17000000 {$/;"	l
uart1	keystone.dtsi	/^		uart1:	serial@02531000 {$/;"	l
uart1	kirkwood.dtsi	/^		uart1: serial@12100 {$/;"	l
uart1	lpc18xx.dtsi	/^		uart1: serial@40082000 {$/;"	l
uart1	lpc32xx.dtsi	/^			uart1: serial@40014000 {$/;"	l
uart1	ls1021a.dtsi	/^		uart1: serial@21c0600 {$/;"	l
uart1	mmp2.dtsi	/^			uart1: uart@d4030000 {$/;"	l
uart1	mps2.dtsi	/^			uart1: serial@5000 {$/;"	l
uart1	mt2701.dtsi	/^	uart1: serial@11003000 {$/;"	l
uart1	mt6580.dtsi	/^	uart1: serial@11006000 {$/;"	l
uart1	mt6589.dtsi	/^		uart1: serial@11007000 {$/;"	l
uart1	mt6592.dtsi	/^	uart1: serial@11003000 {$/;"	l
uart1	mt7623.dtsi	/^	uart1: serial@11003000 {$/;"	l
uart1	mt8127.dtsi	/^		uart1: serial@11003000 {$/;"	l
uart1	mt8135.dtsi	/^		uart1: serial@11007000 {$/;"	l
uart1	omap2.dtsi	/^		uart1: serial@4806a000 {$/;"	l
uart1	omap3.dtsi	/^		uart1: serial@4806a000 {$/;"	l
uart1	omap4.dtsi	/^		uart1: serial@4806a000 {$/;"	l
uart1	omap5.dtsi	/^		uart1: serial@4806a000 {$/;"	l
uart1	orion5x.dtsi	/^			uart1: serial@12100 {$/;"	l
uart1	owl-s500.dtsi	/^		uart1: serial@b0122000 {$/;"	l
uart1	ox810se.dtsi	/^			uart1: serial@300000 {$/;"	l
uart1	ox820.dtsi	/^			uart1: serial@300000 {$/;"	l
uart1	picoxcell-pc3x2.dtsi	/^			uart1: uart@40000 {$/;"	l
uart1	picoxcell-pc3x3.dtsi	/^			uart1: uart@40000 {$/;"	l
uart1	prima2.dtsi	/^			uart1: uart@b0060000 {$/;"	l
uart1	pxa168-aspenite.dts	/^			uart1: uart@d4017000 {$/;"	l
uart1	pxa168.dtsi	/^			uart1: uart@d4017000 {$/;"	l
uart1	pxa910-dkb.dts	/^			uart1: uart@d4017000 {$/;"	l
uart1	pxa910.dtsi	/^			uart1: uart@d4017000 {$/;"	l
uart1	rk3036.dtsi	/^	uart1: serial@20064000 {$/;"	l
uart1	rk322x.dtsi	/^	uart1: serial@11020000 {$/;"	l
uart1	rk3288.dtsi	/^	uart1: serial@ff190000 {$/;"	l
uart1	rk3xxx.dtsi	/^	uart1: serial@10126000 {$/;"	l
uart1	rv1108.dtsi	/^	uart1: serial@10220000 {$/;"	l
uart1	s3c24xx.dtsi	/^	uart1: serial@50004000 {$/;"	l
uart1	s3c64xx.dtsi	/^		uart1: serial@7f005400 {$/;"	l	label:soc
uart1	s5pv210.dtsi	/^		uart1: serial@e2900400 {$/;"	l
uart1	sama5d2.dtsi	/^			uart1: serial@f8020000 {$/;"	l
uart1	sama5d3_uart.dtsi	/^			uart1: serial@f8028000 {$/;"	l
uart1	sama5d4.dtsi	/^			uart1: serial@fc004000 {$/;"	l
uart1	socfpga.dtsi	/^		uart1: serial1@ffc03000 {$/;"	l
uart1	socfpga_arria10.dtsi	/^		uart1: serial1@ffc02100 {$/;"	l
uart1	spear600.dtsi	/^			uart1: serial@d0080000 {$/;"	l
uart1	ste-nomadik-stn8815.dtsi	/^		uart1: uart@101fb000 {$/;"	l
uart1	ste-u300.dts	/^		uart1: serial@c0007000 {$/;"	l
uart1	stih410-b2260.dts	/^		uart1: serial@9831000 {$/;"	l
uart1	sun4i-a10.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	sun5i.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	sun6i-a31.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	sun7i-a20.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	sun8i-a23-a33.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	sun8i-v3s.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	sun9i-a80.dtsi	/^		uart1: serial@07000400 {$/;"	l
uart1	sunxi-h3-h5.dtsi	/^		uart1: serial@01c28400 {$/;"	l
uart1	versatile-ab.dts	/^		uart1: uart@101f2000 {$/;"	l
uart1	vfxxx.dtsi	/^			uart1: serial@40028000 {$/;"	l	label:aips0
uart1	vt8500.dtsi	/^		uart1: serial@d82b0000 {$/;"	l
uart1	wm8505.dtsi	/^		uart1: serial@d82b0000 {$/;"	l
uart1	wm8650.dtsi	/^		uart1: serial@d82b0000 {$/;"	l
uart1	wm8750.dtsi	/^		uart1: serial@d82b0000 {$/;"	l
uart1	wm8850.dtsi	/^		uart1: serial@d82b0000 {$/;"	l
uart1	zx296702.dtsi	/^		uart1: serial@0x09406000 {$/;"	l
uart1	zynq-7000.dtsi	/^		uart1: serial@e0001000 {$/;"	l	label:amba
uart10	dra7.dtsi	/^		uart10: serial@4ae2b000 {$/;"	l
uart10_gfclk_mux	dra7xx-clocks.dtsi	/^	uart10_gfclk_mux: uart10_gfclk_mux@1880 {$/;"	l
uart1_cfg_func	hi3620-hi4511.dts	/^			uart1_cfg_func: uart1_cfg_func {$/;"	l	label:pmx1
uart1_cfg_idle	hi3620-hi4511.dts	/^			uart1_cfg_idle: uart1_cfg_idle {$/;"	l	label:pmx1
uart1_clk	at91sam9260.dtsi	/^					uart1_clk: uart1_clk {$/;"	l
uart1_clk	at91sam9n12.dtsi	/^					uart1_clk: uart1_clk {$/;"	l
uart1_clk	at91sam9x5.dtsi	/^					uart1_clk: uart1_clk {$/;"	l
uart1_clk	sama5d2.dtsi	/^					uart1_clk: uart1_clk {$/;"	l
uart1_clk	sama5d3_uart.dtsi	/^					uart1_clk: uart1_clk {$/;"	l	label:pmc
uart1_clk	sama5d4.dtsi	/^					uart1_clk: uart1_clk {$/;"	l
uart1_cts	rk3066a.dtsi	/^			uart1_cts: uart1-cts {$/;"	l
uart1_cts	rk3188.dtsi	/^			uart1_cts: uart1-cts {$/;"	l
uart1_cts	rk322x.dtsi	/^			uart1_cts: uart1-cts {$/;"	l
uart1_cts	rk3288.dtsi	/^			uart1_cts: uart1-cts {$/;"	l
uart1_cts	rv1108.dtsi	/^			uart1_cts: uart1-cts {$/;"	l
uart1_cts_rts_pins_a	sun5i-gr8.dtsi	/^	uart1_cts_rts_pins_a: uart1-cts-rts@0 {$/;"	l
uart1_ctsrts_gpio16	bcm283x.dtsi	/^			uart1_ctsrts_gpio16: uart1_ctsrts_gpio16 {$/;"	l	label:gpio
uart1_ctsrts_gpio30	bcm283x.dtsi	/^			uart1_ctsrts_gpio30: uart1_ctsrts_gpio30 {$/;"	l	label:gpio
uart1_ctsrts_gpio42	bcm283x.dtsi	/^			uart1_ctsrts_gpio42: uart1_ctsrts_gpio42 {$/;"	l	label:gpio
uart1_data	exynos3250-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	exynos4210-pinctrl.dtsi	/^		uart1_data: uart1-data {$/;"	l
uart1_data	exynos4412-pinctrl.dtsi	/^		uart1_data: uart1-data {$/;"	l	label:pinctrl_0
uart1_data	exynos5250-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	exynos5260-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	exynos5410-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	exynos5420-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	s3c2416-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	s3c64xx-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_data	s5pv210-pinctrl.dtsi	/^	uart1_data: uart1-data {$/;"	l
uart1_default_mode	ste-href-family-pinctrl.dtsi	/^				uart1_default_mode: uart1_default {$/;"	l
uart1_default_mux	ste-nomadik-stn8815.dtsi	/^			uart1_default_mux: uart1_mux {$/;"	l	label:pinctrl
uart1_fck	omap24xx-clocks.dtsi	/^	uart1_fck: uart1_fck@200 {$/;"	l
uart1_fck	omap3xxx-clocks.dtsi	/^	uart1_fck: uart1_fck@a00 {$/;"	l
uart1_fctl	exynos3250-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	exynos4210-pinctrl.dtsi	/^		uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	exynos4412-pinctrl.dtsi	/^		uart1_fctl: uart1-fctl {$/;"	l	label:pinctrl_0
uart1_fctl	exynos5250-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	exynos5260-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	exynos5410-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	exynos5420-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	s3c2416-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	s3c64xx-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_fctl	s5pv210-pinctrl.dtsi	/^	uart1_fctl: uart1-fctl {$/;"	l
uart1_gfclk_mux	dra7xx-clocks.dtsi	/^	uart1_gfclk_mux: uart1_gfclk_mux@1840 {$/;"	l
uart1_gpio14	bcm283x.dtsi	/^			uart1_gpio14: uart1_gpio14 {$/;"	l	label:gpio
uart1_gpio32	bcm283x.dtsi	/^			uart1_gpio32: uart1_gpio32 {$/;"	l	label:gpio
uart1_gpio40	bcm283x.dtsi	/^			uart1_gpio40: uart1_gpio40 {$/;"	l	label:gpio
uart1_ick	omap24xx-clocks.dtsi	/^	uart1_ick: uart1_ick@210 {$/;"	l
uart1_ick	omap3xxx-clocks.dtsi	/^	uart1_ick: uart1_ick@a10 {$/;"	l
uart1_pins	am335x-baltos-ir2110.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-baltos-ir3220.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-baltos-ir5221.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-cm-t335.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-evm.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-moxa-uc-8100-me-t.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-nano.dts	/^	uart1_pins: uart1_pins {$/;"	l
uart1_pins	am335x-pcm-953.dtsi	/^	uart1_pins: pinmux_uart1 {$/;"	l
uart1_pins	am335x-pepper.dts	/^	uart1_pins: pinmux_uart1 {$/;"	l
uart1_pins	am335x-shc.dts	/^	uart1_pins: pinmux_uart1 {$/;"	l
uart1_pins	am335x-sl50.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	am335x-wega.dtsi	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	armada-370-dlink-dns327l.dts	/^	uart1_pins: uart1-pins {$/;"	l
uart1_pins	armada-370.dtsi	/^	uart1_pins: uart1-pins {$/;"	l
uart1_pins	armada-385-synology-ds116.dts	/^	uart1_pins: uart-pins-1 {$/;"	l
uart1_pins	armada-38x.dtsi	/^				uart1_pins: uart-pins-1 {$/;"	l	label:pinctrl
uart1_pins	armada-39x.dtsi	/^				uart1_pins: uart1-pins {$/;"	l
uart1_pins	emev2-kzm9d.dts	/^	uart1_pins: uart1 {$/;"	l
uart1_pins	omap3-gta04.dtsi	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	omap3-igep.dtsi	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	omap3-lilly-a83x.dtsi	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	omap3-zoom3.dts	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	omap4-var-om44customboard.dtsi	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	omap5-board-common.dtsi	/^	uart1_pins: pinmux_uart1_pins {$/;"	l
uart1_pins	sunxi-h3-h5.dtsi	/^			uart1_pins: uart1 {$/;"	l	label:pio
uart1_pins_a	atlas6.dtsi	/^				uart1_pins_a: uart1@0 {$/;"	l	label:gpio
uart1_pins_a	mt7623n-bananapi-bpi-r2.dts	/^	uart1_pins_a: uart@1 {$/;"	l
uart1_pins_a	prima2.dtsi	/^				uart1_pins_a: uart1@0 {$/;"	l	label:gpio
uart1_pins_a	sun4i-a10.dtsi	/^			uart1_pins_a: uart1@0 {$/;"	l	label:pio
uart1_pins_a	sun5i.dtsi	/^			uart1_pins_a: uart1@0 {$/;"	l	label:pio
uart1_pins_a	sun8i-a23-a33.dtsi	/^			uart1_pins_a: uart1@0 {$/;"	l	label:pio
uart1_pins_b	sun5i.dtsi	/^			uart1_pins_b: uart1@1 {$/;"	l	label:pio
uart1_pins_cts_rts_a	sun8i-a23-a33.dtsi	/^			uart1_pins_cts_rts_a: uart1-cts-rts@0 {$/;"	l	label:pio
uart1_pmux	berlin2.dtsi	/^					uart1_pmux: uart1-pmux {$/;"	l	label:sysctrl.sys_pinctrl
uart1_pmux	berlin2q.dtsi	/^					uart1_pmux: uart1-pmux {$/;"	l	label:sysctrl.sys_pinctrl
uart1_pmx	atlas7.dtsi	/^			uart1_pmx: uart1@0 {$/;"	l	label:pinctrl
uart1_pmx_func	hi3620-hi4511.dts	/^			uart1_pmx_func: uart1_pmx_func {$/;"	l	label:pmx0
uart1_pmx_idle	hi3620-hi4511.dts	/^			uart1_pmx_idle: uart1_pmx_idle {$/;"	l	label:pmx0
uart1_route_io_usb1_pins_a	atlas6.dtsi	/^                                uart1_route_io_usb1_pins_a: uart1_route_io_usb1@0 {$/;"	l	label:gpio
uart1_route_io_usb1_pins_a	prima2.dtsi	/^                                uart1_route_io_usb1_pins_a: uart1_route_io_usb1@0 {$/;"	l	label:gpio
uart1_rts	rk3066a.dtsi	/^			uart1_rts: uart1-rts {$/;"	l
uart1_rts	rk3188.dtsi	/^			uart1_rts: uart1-rts {$/;"	l
uart1_rts	rk322x.dtsi	/^			uart1_rts: uart1-rts {$/;"	l
uart1_rts	rk3288.dtsi	/^			uart1_rts: uart1-rts {$/;"	l
uart1_rts	rv1108.dtsi	/^			uart1_rts: uart1-rts {$/;"	l
uart1_rts_cts_pins	sunxi-h3-h5.dtsi	/^			uart1_rts_cts_pins: uart1_rts_cts {$/;"	l	label:pio
uart1_sleep_mode	ste-href-family-pinctrl.dtsi	/^				uart1_sleep_mode: uart1_sleep {$/;"	l
uart1_xfer	rk3036.dtsi	/^			uart1_xfer: uart1-xfer {$/;"	l
uart1_xfer	rk3066a.dtsi	/^			uart1_xfer: uart1-xfer {$/;"	l
uart1_xfer	rk3188.dtsi	/^			uart1_xfer: uart1-xfer {$/;"	l
uart1_xfer	rk322x.dtsi	/^			uart1_xfer: uart1-xfer {$/;"	l
uart1_xfer	rk3288.dtsi	/^			uart1_xfer: uart1-xfer {$/;"	l
uart1_xfer	rv1108.dtsi	/^			uart1_xfer: uart1-xfer {$/;"	l
uart1clk	ste-nomadik-stn8815.dtsi	/^		uart1clk: uart1clk@48M {$/;"	l	label:src
uart2	am33xx.dtsi	/^		uart2: serial@48024000 {$/;"	l
uart2	am4372.dtsi	/^		uart2: serial@48024000 {$/;"	l
uart2	armada-39x.dtsi	/^			uart2: serial@12200 {$/;"	l
uart2	armada-xp.dtsi	/^			uart2: serial@12200 {$/;"	l
uart2	artpec6.dtsi	/^		uart2: serial@f8038000 {$/;"	l
uart2	aspeed-g4.dtsi	/^			uart2: serial@1e78d000 {$/;"	l
uart2	aspeed-g5.dtsi	/^			uart2: serial@1e78d000 {$/;"	l
uart2	at91-sama5d27_som1_ek.dts	/^			uart2: serial@f8024000 {$/;"	l
uart2	atlas6.dtsi	/^			uart2: uart@b0070000 {$/;"	l
uart2	atlas7.dtsi	/^			uart2: uart@18030000 {$/;"	l
uart2	bcm-cygnus.dtsi	/^		uart2: serial@18022000 {$/;"	l
uart2	berlin2.dtsi	/^			uart2: serial@b000 {$/;"	l
uart2	cx92755.dtsi	/^	uart2: uart@f0000780 {$/;"	l
uart2	dm814x.dtsi	/^			uart2: uart@22000 {$/;"	l	label:l4ls
uart2	dm816x.dtsi	/^		uart2: uart@48022000 {$/;"	l
uart2	dove.dtsi	/^			uart2: serial@12200 {$/;"	l
uart2	dra7.dtsi	/^		uart2: serial@4806c000 {$/;"	l
uart2	efm32gg.dtsi	/^		uart2: uart@4000c800 { \/* USART2 *\/$/;"	l
uart2	emev2.dtsi	/^	uart2: serial@e1040000 {$/;"	l
uart2	ep7209.dtsi	/^		uart2: uart@80001480 {$/;"	l
uart2	exynos5260.dtsi	/^		uart2: serial@12C20000 {$/;"	l
uart2	hi3519.dtsi	/^		uart2: serial@12102000 {$/;"	l
uart2	hi3620-hi4511.dts	/^		uart2: uart@b02000 { \/* audience *\/$/;"	l
uart2	hi3620.dtsi	/^		uart2: uart@b02000 {$/;"	l
uart2	hip01.dtsi	/^			uart2: uart@10003000 {$/;"	l
uart2	hisi-x5hd2.dtsi	/^			uart2: uart@00b02000 {$/;"	l
uart2	imx1.dtsi	/^			uart2: serial@00207000 {$/;"	l
uart2	imx25.dtsi	/^			uart2: serial@43f94000 {$/;"	l
uart2	imx27.dtsi	/^			uart2: serial@1000b000 {$/;"	l
uart2	imx31.dtsi	/^			uart2: serial@43f94000 {$/;"	l
uart2	imx35.dtsi	/^			uart2: serial@43f94000 {$/;"	l	label:aips1
uart2	imx50.dtsi	/^			uart2: serial@53fc0000 {$/;"	l
uart2	imx51.dtsi	/^			uart2: serial@73fc0000 {$/;"	l
uart2	imx53.dtsi	/^			uart2: serial@53fc0000 {$/;"	l
uart2	imx6qdl.dtsi	/^			uart2: serial@021e8000 {$/;"	l
uart2	imx6sl.dtsi	/^				uart2: serial@02024000 {$/;"	l	label:aips1.spba
uart2	imx6sll.dtsi	/^				uart2: serial@02024000 {$/;"	l	label:aips1.spba
uart2	imx6sx.dtsi	/^			uart2: serial@021e8000 {$/;"	l
uart2	imx6ul.dtsi	/^			uart2: serial@021e8000 {$/;"	l
uart2	imx6ull.dtsi	/^			uart2: serial@021e8000 {$/;"	l
uart2	imx7s.dtsi	/^			uart2: serial@30890000 {$/;"	l	label:aips3
uart2	keystone-k2l.dtsi	/^		uart2: serial@02348400 {$/;"	l
uart2	lpc18xx.dtsi	/^		uart2: serial@400c1000 {$/;"	l
uart2	lpc32xx.dtsi	/^			uart2: serial@40018000 {$/;"	l
uart2	ls1021a.dtsi	/^		uart2: serial@21d0500 {$/;"	l
uart2	mmp2.dtsi	/^			uart2: uart@d4017000 {$/;"	l
uart2	mps2.dtsi	/^			uart2: serial@6000 {$/;"	l
uart2	mt2701.dtsi	/^	uart2: serial@11004000 {$/;"	l
uart2	mt6589.dtsi	/^		uart2: serial@11008000 {$/;"	l
uart2	mt6592.dtsi	/^	uart2: serial@11004000 {$/;"	l
uart2	mt7623.dtsi	/^	uart2: serial@11004000 {$/;"	l
uart2	mt8127.dtsi	/^		uart2: serial@11004000 {$/;"	l
uart2	mt8135.dtsi	/^		uart2: serial@11008000 {$/;"	l
uart2	omap2.dtsi	/^		uart2: serial@4806c000 {$/;"	l
uart2	omap3.dtsi	/^		uart2: serial@4806c000 {$/;"	l
uart2	omap4.dtsi	/^		uart2: serial@4806c000 {$/;"	l
uart2	omap5.dtsi	/^		uart2: serial@4806c000 {$/;"	l
uart2	owl-s500.dtsi	/^		uart2: serial@b0124000 {$/;"	l
uart2	ox810se.dtsi	/^			uart2: serial@900000 {$/;"	l
uart2	prima2.dtsi	/^			uart2: uart@b0070000 {$/;"	l
uart2	pxa168.dtsi	/^			uart2: uart@d4018000 {$/;"	l
uart2	pxa910.dtsi	/^			uart2: uart@d4018000 {$/;"	l
uart2	rk3036.dtsi	/^	uart2: serial@20068000 {$/;"	l
uart2	rk322x.dtsi	/^	uart2: serial@11030000 {$/;"	l
uart2	rk3288.dtsi	/^	uart2: serial@ff690000 {$/;"	l
uart2	rk3xxx.dtsi	/^	uart2: serial@20064000 {$/;"	l
uart2	rv1108.dtsi	/^	uart2: serial@10210000 {$/;"	l
uart2	s3c24xx.dtsi	/^	uart2: serial@50008000 {$/;"	l
uart2	s3c64xx.dtsi	/^		uart2: serial@7f005800 {$/;"	l	label:soc
uart2	s5pv210.dtsi	/^		uart2: serial@e2900800 {$/;"	l
uart2	sama5d2.dtsi	/^			uart2: serial@f8024000 {$/;"	l
uart2	ste-nomadik-stn8815.dtsi	/^		uart2: uart@101f2000 {$/;"	l
uart2	sun4i-a10.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	sun5i.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	sun6i-a31.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	sun7i-a20.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	sun8i-a23-a33.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	sun8i-v3s.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	sun9i-a80.dtsi	/^		uart2: serial@07000800 {$/;"	l
uart2	sunxi-h3-h5.dtsi	/^		uart2: serial@01c28800 {$/;"	l
uart2	versatile-ab.dts	/^		uart2: uart@101f3000 {$/;"	l
uart2	vfxxx.dtsi	/^			uart2: serial@40029000 {$/;"	l	label:aips0
uart2	vt8500.dtsi	/^		uart2: serial@d8210000 {$/;"	l
uart2	wm8505.dtsi	/^		uart2: serial@d8210000 {$/;"	l
uart2	wm8750.dtsi	/^                uart2: serial@d8210000 {$/;"	l
uart2	wm8850.dtsi	/^                uart2: serial@d8210000 {$/;"	l
uart21_xfer	rk322x.dtsi	/^			uart21_xfer: uart21-xfer {$/;"	l
uart2_5v_cts	rv1108.dtsi	/^			uart2_5v_cts: uart2_5v-cts {$/;"	l
uart2_5v_rts	rv1108.dtsi	/^			uart2_5v_rts: uart2_5v-rts {$/;"	l
uart2_cfg_func	hi3620-hi4511.dts	/^			uart2_cfg_func: uart2_cfg_func {$/;"	l	label:pmx1
uart2_cfg_idle	hi3620-hi4511.dts	/^			uart2_cfg_idle: uart2_cfg_idle {$/;"	l	label:pmx1
uart2_clk	sama5d2.dtsi	/^					uart2_clk: uart2_clk {$/;"	l
uart2_cts	rk322x.dtsi	/^			uart2_cts: uart2-cts {$/;"	l
uart2_cts_rts_pins_a	sun5i.dtsi	/^			uart2_cts_rts_pins_a: uart2-cts-rts@0 {$/;"	l	label:pio
uart2_data	exynos3250-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	exynos4210-pinctrl.dtsi	/^		uart2_data: uart2-data {$/;"	l
uart2_data	exynos4412-pinctrl.dtsi	/^		uart2_data: uart2-data {$/;"	l	label:pinctrl_0
uart2_data	exynos5250-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	exynos5260-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	exynos5410-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	exynos5420-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	s3c2416-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	s3c64xx-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_data	s5pv210-pinctrl.dtsi	/^	uart2_data: uart2-data {$/;"	l
uart2_default_mode	ste-ccu8540-pinctrl.dtsi	/^				uart2_default_mode: uart2_default {$/;"	l
uart2_default_mode	ste-href-family-pinctrl.dtsi	/^				uart2_default_mode: uart2_default {$/;"	l
uart2_emifa_pins	keystone-k2l.dtsi	/^			uart2_emifa_pins: pinmux_uart2_emifa_pins {$/;"	l	label:k2l_pmx
uart2_fck	omap24xx-clocks.dtsi	/^	uart2_fck: uart2_fck@200 {$/;"	l
uart2_fck	omap3xxx-clocks.dtsi	/^	uart2_fck: uart2_fck@a00 {$/;"	l
uart2_fctl	exynos4210-pinctrl.dtsi	/^		uart2_fctl: uart2-fctl {$/;"	l
uart2_fctl	exynos4412-pinctrl.dtsi	/^		uart2_fctl: uart2-fctl {$/;"	l	label:pinctrl_0
uart2_fctl	exynos5250-pinctrl.dtsi	/^	uart2_fctl: uart2-fctl {$/;"	l
uart2_fctl	exynos5410-pinctrl.dtsi	/^	uart2_fctl: uart2-fctl {$/;"	l
uart2_fctl	exynos5420-pinctrl.dtsi	/^	uart2_fctl: uart2-fctl {$/;"	l
uart2_fctl	s3c2416-pinctrl.dtsi	/^	uart2_fctl: uart2-fctl {$/;"	l
uart2_fctl	s5pv210-pinctrl.dtsi	/^	uart2_fctl: uart2-fctl {$/;"	l
uart2_gfclk_mux	dra7xx-clocks.dtsi	/^	uart2_gfclk_mux: uart2_gfclk_mux@1848 {$/;"	l
uart2_ick	omap24xx-clocks.dtsi	/^	uart2_ick: uart2_ick@210 {$/;"	l
uart2_ick	omap3xxx-clocks.dtsi	/^	uart2_ick: uart2_ick@a10 {$/;"	l
uart2_noflow_pins_a	atlas6.dtsi	/^				uart2_noflow_pins_a: uart2@1 {$/;"	l	label:gpio
uart2_noflow_pins_a	prima2.dtsi	/^				uart2_noflow_pins_a: uart2@1 {$/;"	l	label:gpio
uart2_pins	am335x-baltos-ir3220.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	am335x-baltos-ir5221.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	am335x-bonegreen-common.dtsi	/^	uart2_pins: uart2_pins {$/;"	l
uart2_pins	am335x-moxa-uc-8100-me-t.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	am335x-nano.dts	/^	uart2_pins: uart2_pins {$/;"	l
uart2_pins	am335x-pcm-953.dtsi	/^	uart2_pins: pinmux_uart2 {$/;"	l
uart2_pins	am335x-shc.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	armada-xp.dtsi	/^	uart2_pins: uart2-pins {$/;"	l
uart2_pins	logicpd-som-lv.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	logicpd-torpedo-som.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	lpc4337-ciaa.dts	/^	uart2_pins: uart2-pins {$/;"	l
uart2_pins	omap3-gta04.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-igep0020-common.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-igep0030-common.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-lilly-a83x.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-n900.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-n950-n9.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-overo-base.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap3-zoom3.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap4-sdp.dts	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	omap4-var-som-om44-wlan.dtsi	/^	uart2_pins: pinmux_uart2_pins {$/;"	l
uart2_pins	sunxi-h3-h5.dtsi	/^			uart2_pins: uart2 {$/;"	l	label:pio
uart2_pins_a	atlas6.dtsi	/^				uart2_pins_a: uart2@0 {$/;"	l	label:gpio
uart2_pins_a	prima2.dtsi	/^				uart2_pins_a: uart2@0 {$/;"	l	label:gpio
uart2_pins_a	sun5i.dtsi	/^			uart2_pins_a: uart2@0 {$/;"	l	label:pio
uart2_pins_a	sun7i-a20.dtsi	/^			uart2_pins_a: uart2@0 {$/;"	l	label:pio
uart2_pins_b	sun5i-a10s.dtsi	/^	uart2_pins_b: uart2@1 {$/;"	l
uart2_pmux	berlin2.dtsi	/^					uart2_pmux: uart2-pmux {$/;"	l	label:sysctrl.sys_pinctrl
uart2_pmx	atlas7.dtsi	/^			uart2_pmx: uart2@0 {$/;"	l	label:pinctrl
uart2_pmx_func	hi3620-hi4511.dts	/^			uart2_pmx_func: uart2_pmx_func {$/;"	l	label:pmx0
uart2_pmx_idle	hi3620-hi4511.dts	/^			uart2_pmx_idle: uart2_pmx_idle {$/;"	l	label:pmx0
uart2_rts	rk322x.dtsi	/^			uart2_rts: uart2-rts {$/;"	l
uart2_sleep_mode	ste-ccu8540-pinctrl.dtsi	/^				uart2_sleep_mode: uart2_sleep {$/;"	l
uart2_sleep_mode	ste-href-family-pinctrl.dtsi	/^				uart2_sleep_mode: uart2_sleep {$/;"	l
uart2_xfer	rk3036.dtsi	/^			uart2_xfer: uart2-xfer {$/;"	l
uart2_xfer	rk3066a.dtsi	/^			uart2_xfer: uart2-xfer {$/;"	l
uart2_xfer	rk3188.dtsi	/^			uart2_xfer: uart2-xfer {$/;"	l
uart2_xfer	rk322x.dtsi	/^			uart2_xfer: uart2-xfer {$/;"	l
uart2_xfer	rk3288.dtsi	/^			uart2_xfer: uart2-xfer {$/;"	l
uart2clk	ste-nomadik-stn8815.dtsi	/^		uart2clk: uart2clk@48M {$/;"	l	label:src
uart2m0_xfer	rv1108.dtsi	/^			uart2m0_xfer: uart2m0-xfer {$/;"	l
uart2m1_xfer	rv1108.dtsi	/^			uart2m1_xfer: uart2m1-xfer {$/;"	l
uart3	am33xx.dtsi	/^		uart3: serial@481a6000 {$/;"	l
uart3	am4372.dtsi	/^		uart3: serial@481a6000 {$/;"	l
uart3	armada-39x.dtsi	/^			uart3: serial@12300 {$/;"	l
uart3	armada-xp.dtsi	/^			uart3: serial@12300 {$/;"	l
uart3	artpec6.dtsi	/^		uart3: serial@f8039000 {$/;"	l
uart3	aspeed-g4.dtsi	/^			uart3: serial@1e78e000 {$/;"	l
uart3	aspeed-g5.dtsi	/^			uart3: serial@1e78e000 {$/;"	l
uart3	at91-sama5d27_som1_ek.dts	/^			uart3: serial@fc008000 {$/;"	l
uart3	at91-sama5d2_xplained.dts	/^			uart3: serial@fc008000 {$/;"	l
uart3	atlas7.dtsi	/^			uart3: uart@18040000 {$/;"	l
uart3	bcm-cygnus.dtsi	/^		uart3: serial@18023000 {$/;"	l
uart3	dm814x.dtsi	/^			uart3: uart@24000 {$/;"	l	label:l4ls
uart3	dm816x.dtsi	/^		uart3: uart@48024000 {$/;"	l
uart3	dove.dtsi	/^			uart3: serial@12300 {$/;"	l
uart3	dra7.dtsi	/^		uart3: serial@48020000 {$/;"	l
uart3	efm32gg.dtsi	/^		uart3: uart@4000e000 { \/* UART0 *\/$/;"	l
uart3	emev2.dtsi	/^	uart3: serial@e1050000 {$/;"	l
uart3	exynos5260.dtsi	/^		uart3: serial@12860000 {$/;"	l
uart3	hi3519.dtsi	/^		uart3: serial@12103000 {$/;"	l
uart3	hi3620-hi4511.dts	/^		uart3: uart@b03000 {$/;"	l
uart3	hi3620.dtsi	/^		uart3: uart@b03000 {$/;"	l
uart3	hip01.dtsi	/^			uart3: uart@10006000 {$/;"	l
uart3	hisi-x5hd2.dtsi	/^			uart3: uart@00b03000 {$/;"	l
uart3	imx1.dtsi	/^			uart3: serial@0020a000 {$/;"	l
uart3	imx25.dtsi	/^			uart3: serial@5000c000 {$/;"	l
uart3	imx27.dtsi	/^			uart3: serial@1000c000 {$/;"	l
uart3	imx31.dtsi	/^			uart3: serial@5000c000 {$/;"	l
uart3	imx35.dtsi	/^			uart3: serial@5000c000 {$/;"	l	label:spba
uart3	imx50.dtsi	/^				uart3: serial@5000c000 {$/;"	l
uart3	imx51.dtsi	/^				uart3: serial@7000c000 {$/;"	l
uart3	imx53.dtsi	/^				uart3: serial@5000c000 {$/;"	l
uart3	imx6qdl.dtsi	/^			uart3: serial@021ec000 {$/;"	l
uart3	imx6sl.dtsi	/^				uart3: serial@02034000 {$/;"	l	label:aips1.spba
uart3	imx6sll.dtsi	/^				uart3: serial@02034000 {$/;"	l	label:aips1.spba
uart3	imx6sx.dtsi	/^			uart3: serial@021ec000 {$/;"	l
uart3	imx6ul.dtsi	/^			uart3: serial@021ec000 {$/;"	l
uart3	imx6ull.dtsi	/^			uart3: serial@021ec000 {$/;"	l
uart3	imx7s.dtsi	/^			uart3: serial@30880000 {$/;"	l	label:aips3
uart3	keystone-k2l.dtsi	/^		uart3:	serial@02348800 {$/;"	l
uart3	lpc18xx.dtsi	/^		uart3: serial@400c2000 {$/;"	l
uart3	lpc32xx.dtsi	/^			uart3: serial@40080000 {$/;"	l
uart3	ls1021a.dtsi	/^		uart3: serial@21d0600 {$/;"	l
uart3	mmp2-brownstone.dts	/^			uart3: uart@d4018000 {$/;"	l
uart3	mmp2.dtsi	/^			uart3: uart@d4018000 {$/;"	l
uart3	mt2701.dtsi	/^	uart3: serial@11005000 {$/;"	l
uart3	mt6589.dtsi	/^		uart3: serial@11009000 {$/;"	l
uart3	mt6592.dtsi	/^	uart3: serial@11005000 {$/;"	l
uart3	mt7623.dtsi	/^	uart3: serial@11005000 {$/;"	l
uart3	mt8127.dtsi	/^		uart3: serial@11005000 {$/;"	l
uart3	mt8135.dtsi	/^		uart3: serial@11009000 {$/;"	l
uart3	omap2.dtsi	/^		uart3: serial@4806e000 {$/;"	l
uart3	omap3.dtsi	/^		uart3: serial@49020000 {$/;"	l
uart3	omap4.dtsi	/^		uart3: serial@48020000 {$/;"	l
uart3	omap5.dtsi	/^		uart3: serial@48020000 {$/;"	l
uart3	owl-s500.dtsi	/^		uart3: serial@b0126000 {$/;"	l
uart3	ox810se.dtsi	/^			uart3: serial@a00000 {$/;"	l
uart3	pxa168.dtsi	/^			uart3: uart@d4026000 {$/;"	l
uart3	pxa910.dtsi	/^			uart3: uart@d4036000 {$/;"	l
uart3	rk3288.dtsi	/^	uart3: serial@ff1b0000 {$/;"	l
uart3	rk3xxx.dtsi	/^	uart3: serial@20068000 {$/;"	l
uart3	s3c64xx.dtsi	/^		uart3: serial@7f005c00 {$/;"	l	label:soc
uart3	s5pv210.dtsi	/^		uart3: serial@e2900c00 {$/;"	l
uart3	sama5d2.dtsi	/^			uart3: serial@fc008000 {$/;"	l
uart3	sun4i-a10.dtsi	/^		uart3: serial@01c28c00 {$/;"	l
uart3	sun5i.dtsi	/^		uart3: serial@01c28c00 {$/;"	l
uart3	sun6i-a31.dtsi	/^		uart3: serial@01c28c00 {$/;"	l
uart3	sun7i-a20.dtsi	/^		uart3: serial@01c28c00 {$/;"	l
uart3	sun8i-a23-a33.dtsi	/^		uart3: serial@01c28c00 {$/;"	l
uart3	sun9i-a80.dtsi	/^		uart3: serial@07000c00 {$/;"	l
uart3	sunxi-h3-h5.dtsi	/^		uart3: serial@01c28c00 {$/;"	l
uart3	vfxxx.dtsi	/^			uart3: serial@4002a000 {$/;"	l	label:aips0
uart3	vt8500.dtsi	/^		uart3: serial@d82c0000 {$/;"	l
uart3	wm8505.dtsi	/^		uart3: serial@d82c0000 {$/;"	l
uart3	wm8750.dtsi	/^                uart3: serial@d82c0000 {$/;"	l
uart3	wm8850.dtsi	/^                uart3: serial@d82c0000 {$/;"	l
uart3_cfg_func	hi3620-hi4511.dts	/^			uart3_cfg_func: uart3_cfg_func {$/;"	l	label:pmx1
uart3_cfg_idle	hi3620-hi4511.dts	/^			uart3_cfg_idle: uart3_cfg_idle {$/;"	l	label:pmx1
uart3_clk	sama5d2.dtsi	/^					uart3_clk: uart3_clk {$/;"	l
uart3_cts	rk3066a.dtsi	/^			uart3_cts: uart3-cts {$/;"	l
uart3_cts	rk3188.dtsi	/^			uart3_cts: uart3-cts {$/;"	l
uart3_cts	rk3288.dtsi	/^			uart3_cts: uart3-cts {$/;"	l
uart3_cts_rts_pins_a	sun5i.dtsi	/^			uart3_cts_rts_pins_a: uart3-cts-rts@0 {$/;"	l	label:pio
uart3_data	exynos4210-pinctrl.dtsi	/^		uart3_data: uart3-data {$/;"	l
uart3_data	exynos4412-pinctrl.dtsi	/^		uart3_data: uart3-data {$/;"	l	label:pinctrl_0
uart3_data	exynos5250-pinctrl.dtsi	/^	uart3_data: uart3-data {$/;"	l
uart3_data	exynos5410-pinctrl.dtsi	/^	uart3_data: uart3-data {$/;"	l
uart3_data	exynos5420-pinctrl.dtsi	/^	uart3_data: uart3-data {$/;"	l
uart3_data	s3c2416-pinctrl.dtsi	/^	uart3_data: uart3-data {$/;"	l
uart3_data	s3c64xx-pinctrl.dtsi	/^	uart3_data: uart3-data {$/;"	l
uart3_data	s5pv210-pinctrl.dtsi	/^	uart3_data: uart3-data {$/;"	l
uart3_emifa_pins	keystone-k2l.dtsi	/^			uart3_emifa_pins: pinmux_uart3_emifa_pins {$/;"	l	label:k2l_pmx
uart3_fck	omap24xx-clocks.dtsi	/^	uart3_fck: uart3_fck@204 {$/;"	l
uart3_fck	omap3xxx-clocks.dtsi	/^	uart3_fck: uart3_fck@1000 {$/;"	l
uart3_gfclk_mux	dra7xx-clocks.dtsi	/^	uart3_gfclk_mux: uart3_gfclk_mux@1850 {$/;"	l
uart3_ick	omap24xx-clocks.dtsi	/^	uart3_ick: uart3_ick@214 {$/;"	l
uart3_ick	omap3xxx-clocks.dtsi	/^	uart3_ick: uart3_ick@1010 {$/;"	l
uart3_nopause_pmx0	atlas7.dtsi	/^			uart3_nopause_pmx0: uart3_nopause@0 {$/;"	l	label:pinctrl
uart3_nopause_pmx1	atlas7.dtsi	/^			uart3_nopause_pmx1: uart3_nopause@1 {$/;"	l	label:pinctrl
uart3_pins	am335x-boneblack-wireless.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	am335x-boneblue.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	am335x-bonegreen-wireless.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	am335x-nano.dts	/^	uart3_pins: uart3_pins {$/;"	l
uart3_pins	am335x-pcm-953.dtsi	/^	uart3_pins: pinmux_uart3 {$/;"	l
uart3_pins	am437x-gp-evm.dts	/^	uart3_pins: uart3_pins {$/;"	l
uart3_pins	armada-xp.dtsi	/^	uart3_pins: uart3-pins {$/;"	l
uart3_pins	lpc4337-ciaa.dts	/^	uart3_pins: uart3-pins {$/;"	l
uart3_pins	lpc4357-ea4357-devkit.dts	/^	uart3_pins: uart3-pins {$/;"	l
uart3_pins	omap3-beagle-xm.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-beagle.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-cm-t3x.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-evm-37xx.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-gta04.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-igep.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-lilly-a83x.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-n900.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-overo-common-peripherals.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-pandora-common.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-sniper.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-tao3530.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap3-zoom3.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap4-droid4-xt894.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap4-kc1.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap4-sdp.dts	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap4-var-som-om44.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	omap5-board-common.dtsi	/^	uart3_pins: pinmux_uart3_pins {$/;"	l
uart3_pins	sunxi-h3-h5.dtsi	/^			uart3_pins: uart3 {$/;"	l	label:pio
uart3_pins_a	sun5i.dtsi	/^			uart3_pins_a: uart3@0 {$/;"	l	label:pio
uart3_pins_a	sun7i-a20.dtsi	/^			uart3_pins_a: uart3@0 {$/;"	l	label:pio
uart3_pins_b	sun7i-a20.dtsi	/^			uart3_pins_b: uart3@1 {$/;"	l	label:pio
uart3_pins_default	am335x-icev2.dts	/^	uart3_pins_default: uart3_pins_default {$/;"	l
uart3_pins_default	am57xx-sbc-am57x.dts	/^	uart3_pins_default: uart3_pins_default {$/;"	l
uart3_pmx0	atlas7.dtsi	/^			uart3_pmx0: uart3@0 {$/;"	l	label:pinctrl
uart3_pmx1	atlas7.dtsi	/^			uart3_pmx1: uart3@1 {$/;"	l	label:pinctrl
uart3_pmx2	atlas7.dtsi	/^			uart3_pmx2: uart3@2 {$/;"	l	label:pinctrl
uart3_pmx3	atlas7.dtsi	/^			uart3_pmx3: uart3@3 {$/;"	l	label:pinctrl
uart3_pmx_func	hi3620-hi4511.dts	/^			uart3_pmx_func: uart3_pmx_func {$/;"	l	label:pmx0
uart3_pmx_idle	hi3620-hi4511.dts	/^			uart3_pmx_idle: uart3_pmx_idle {$/;"	l	label:pmx0
uart3_rts	rk3066a.dtsi	/^			uart3_rts: uart3-rts {$/;"	l
uart3_rts	rk3188.dtsi	/^			uart3_rts: uart3-rts {$/;"	l
uart3_rts	rk3288.dtsi	/^			uart3_rts: uart3-rts {$/;"	l
uart3_xfer	rk3066a.dtsi	/^			uart3_xfer: uart3-xfer {$/;"	l
uart3_xfer	rk3188.dtsi	/^			uart3_xfer: uart3-xfer {$/;"	l
uart3_xfer	rk3288.dtsi	/^			uart3_xfer: uart3-xfer {$/;"	l
uart4	am33xx.dtsi	/^		uart4: serial@481a8000 {$/;"	l
uart4	am3517.dtsi	/^		uart4: serial@4809e000 {$/;"	l
uart4	am4372.dtsi	/^		uart4: serial@481a8000 {$/;"	l
uart4	aspeed-g4.dtsi	/^			uart4: serial@1e78f000 {$/;"	l
uart4	aspeed-g5.dtsi	/^			uart4: serial@1e78f000 {$/;"	l
uart4	at91-sama5d27_som1_ek.dts	/^			uart4: serial@fc00c000 {$/;"	l
uart4	atlas7.dtsi	/^			uart4: uart@18050000 {$/;"	l
uart4	dra7.dtsi	/^		uart4: serial@4806e000 {$/;"	l
uart4	efm32gg-dk3750.dts	/^		uart4: uart@4000e400 { \/* UART1 *\/$/;"	l
uart4	efm32gg.dtsi	/^		uart4: uart@4000e400 { \/* UART1 *\/$/;"	l
uart4	hi3519.dtsi	/^		uart4: serial@12104000 {$/;"	l
uart4	hi3620-hi4511.dts	/^		uart4: uart@b04000 {$/;"	l
uart4	hi3620.dtsi	/^		uart4: uart@b04000 {$/;"	l
uart4	hisi-x5hd2.dtsi	/^			uart4: uart@00b04000 {$/;"	l
uart4	imx25.dtsi	/^			uart4: serial@50008000 {$/;"	l
uart4	imx27.dtsi	/^			uart4: serial@1000d000 {$/;"	l
uart4	imx31.dtsi	/^			uart4: serial@43fb0000 {$/;"	l
uart4	imx50.dtsi	/^			uart4: serial@53ff0000 {$/;"	l
uart4	imx53.dtsi	/^			uart4: serial@53ff0000 {$/;"	l
uart4	imx6qdl.dtsi	/^			uart4: serial@021f0000 {$/;"	l
uart4	imx6sl.dtsi	/^				uart4: serial@02038000 {$/;"	l	label:aips1.spba
uart4	imx6sll.dtsi	/^				uart4: serial@02018000 {$/;"	l	label:aips1.spba
uart4	imx6sx.dtsi	/^			uart4: serial@021f0000 {$/;"	l
uart4	imx6ul.dtsi	/^			uart4: serial@021f0000 {$/;"	l
uart4	imx6ull.dtsi	/^			uart4: serial@021f0000 {$/;"	l
uart4	imx7s.dtsi	/^			uart4: serial@30a60000 {$/;"	l	label:aips3
uart4	lpc32xx.dtsi	/^			uart4: serial@40088000 {$/;"	l
uart4	mmp2.dtsi	/^			uart4: uart@d4016000 {$/;"	l
uart4	omap36xx.dtsi	/^		uart4: serial@49042000 {$/;"	l
uart4	omap4.dtsi	/^		uart4: serial@4806e000 {$/;"	l
uart4	omap5.dtsi	/^		uart4: serial@4806e000 {$/;"	l
uart4	owl-s500.dtsi	/^		uart4: serial@b0128000 {$/;"	l
uart4	rk3288.dtsi	/^	uart4: serial@ff1c0000 {$/;"	l
uart4	sama5d2.dtsi	/^			uart4: serial@fc00c000 {$/;"	l
uart4	sun4i-a10.dtsi	/^		uart4: serial@01c29000 {$/;"	l
uart4	sun6i-a31.dtsi	/^		uart4: serial@01c29000 {$/;"	l
uart4	sun7i-a20.dtsi	/^		uart4: serial@01c29000 {$/;"	l
uart4	sun8i-a23-a33.dtsi	/^		uart4: serial@01c29000 {$/;"	l
uart4	sun9i-a80.dtsi	/^		uart4: serial@07001000 {$/;"	l
uart4	vfxxx.dtsi	/^			uart4: serial@400a9000 {$/;"	l	label:aips1
uart4	wm8505.dtsi	/^		uart4: serial@d8370000 {$/;"	l
uart4	wm8750.dtsi	/^                uart4: serial@d8370000 {$/;"	l
uart4_cfg_func	hi3620-hi4511.dts	/^			uart4_cfg_func: uart4_cfg_func {$/;"	l	label:pmx1
uart4_clk	sama5d2.dtsi	/^					uart4_clk: uart4_clk {$/;"	l
uart4_cts	rk3288.dtsi	/^			uart4_cts: uart4-cts {$/;"	l
uart4_fck	omap36xx-clocks.dtsi	/^	uart4_fck: uart4_fck@1000 {$/;"	l
uart4_fck_am35xx	am35xx-clocks.dtsi	/^	uart4_fck_am35xx: uart4_fck_am35xx@a00 {$/;"	l
uart4_gfclk_mux	dra7xx-clocks.dtsi	/^	uart4_gfclk_mux: uart4_gfclk_mux@1858 {$/;"	l
uart4_ick	omap3xxx-clocks.dtsi	/^	uart4_ick: uart4_ick@1010 {$/;"	l
uart4_ick_am35xx	am35xx-clocks.dtsi	/^	uart4_ick_am35xx: uart4_ick_am35xx@a10 {$/;"	l
uart4_nopause_pmx	atlas7.dtsi	/^			uart4_nopause_pmx: uart4_nopause@0 {$/;"	l	label:pinctrl
uart4_pins	am335x-nano.dts	/^	uart4_pins: uart4_pins {$/;"	l
uart4_pins	am335x-shc.dts	/^	uart4_pins: pinmux_uart4_pins {$/;"	l
uart4_pins	am335x-sl50.dts	/^	uart4_pins: pinmux_uart4_pins {$/;"	l
uart4_pins	omap4-droid4-xt894.dts	/^	uart4_pins: pinmux_uart4_pins {$/;"	l
uart4_pins	omap4-sdp.dts	/^	uart4_pins: pinmux_uart4_pins {$/;"	l
uart4_pins_a	sun7i-a20.dtsi	/^			uart4_pins_a: uart4@0 {$/;"	l	label:pio
uart4_pins_a	sun9i-a80.dtsi	/^			uart4_pins_a: uart4@0 {$/;"	l	label:pio
uart4_pins_b	sun7i-a20.dtsi	/^			uart4_pins_b: uart4@1 {$/;"	l	label:pio
uart4_pmx0	atlas7.dtsi	/^			uart4_pmx0: uart4@0 {$/;"	l	label:pinctrl
uart4_pmx1	atlas7.dtsi	/^			uart4_pmx1: uart4@1 {$/;"	l	label:pinctrl
uart4_pmx2	atlas7.dtsi	/^			uart4_pmx2: uart4@2 {$/;"	l	label:pinctrl
uart4_pmx_func	hi3620-hi4511.dts	/^			uart4_pmx_func: uart4_pmx_func {$/;"	l	label:pmx0
uart4_pmx_idle	hi3620-hi4511.dts	/^			uart4_pmx_idle: uart4_pmx_idle {$/;"	l	label:pmx0
uart4_rts	rk3288.dtsi	/^			uart4_rts: uart4-rts {$/;"	l
uart4_xfer	rk3288.dtsi	/^			uart4_xfer: uart4-xfer {$/;"	l
uart5	am33xx.dtsi	/^		uart5: serial@481aa000 {$/;"	l
uart5	am4372.dtsi	/^		uart5: serial@481aa000 {$/;"	l
uart5	aspeed-g4.dtsi	/^			uart5: serial@1e784000 {$/;"	l
uart5	aspeed-g5.dtsi	/^			uart5: serial@1e784000 {$/;"	l
uart5	at91-sama5d2_xplained.dts	/^				uart5: serial@200 {$/;"	l	label:flx0
uart5	atlas7.dtsi	/^			uart5: uart@18060000 {$/;"	l
uart5	dra7.dtsi	/^		uart5: serial@48066000 {$/;"	l
uart5	imx25.dtsi	/^			uart5: serial@5002c000 {$/;"	l
uart5	imx27.dtsi	/^			uart5: serial@1001b000 {$/;"	l
uart5	imx31.dtsi	/^			uart5: serial@43fb4000 {$/;"	l
uart5	imx50.dtsi	/^			uart5: serial@63f90000 {$/;"	l
uart5	imx53.dtsi	/^			uart5: serial@63f90000 {$/;"	l
uart5	imx6qdl.dtsi	/^			uart5: serial@021f4000 {$/;"	l
uart5	imx6sl.dtsi	/^				uart5: serial@02018000 {$/;"	l	label:aips1.spba
uart5	imx6sll.dtsi	/^			uart5: serial@021f4000 {$/;"	l
uart5	imx6sx.dtsi	/^			uart5: serial@021f4000 {$/;"	l
uart5	imx6ul.dtsi	/^			uart5: serial@021f4000 {$/;"	l
uart5	imx6ull.dtsi	/^			uart5: serial@021f4000 {$/;"	l
uart5	imx7s.dtsi	/^			uart5: serial@30a70000 {$/;"	l	label:aips3
uart5	lpc32xx.dtsi	/^			uart5: serial@40090000 {$/;"	l
uart5	omap5.dtsi	/^		uart5: serial@48066000 {$/;"	l
uart5	owl-s500.dtsi	/^		uart5: serial@b012a000 {$/;"	l
uart5	sun4i-a10.dtsi	/^		uart5: serial@01c29400 {$/;"	l
uart5	sun6i-a31.dtsi	/^		uart5: serial@01c29400 {$/;"	l
uart5	sun7i-a20.dtsi	/^		uart5: serial@01c29400 {$/;"	l
uart5	sun9i-a80.dtsi	/^		uart5: serial@07001400 {$/;"	l
uart5	vfxxx.dtsi	/^			uart5: serial@400aa000 {$/;"	l	label:aips1
uart5	wm8505.dtsi	/^		uart5: serial@d8380000 {$/;"	l
uart5	wm8750.dtsi	/^                uart5: serial@d8380000 {$/;"	l
uart5_gfclk_mux	dra7xx-clocks.dtsi	/^	uart5_gfclk_mux: uart5_gfclk_mux@1870 {$/;"	l
uart5_pins	am335x-nano.dts	/^	uart5_pins: uart5_pins {$/;"	l
uart5_pins	omap5-board-common.dtsi	/^	uart5_pins: pinmux_uart5_pins {$/;"	l
uart5_pins_a	sun7i-a20.dtsi	/^			uart5_pins_a: uart5@0 {$/;"	l	label:pio
uart6	aspeed-g4.dtsi	/^			uart6: serial@1e787000 {$/;"	l
uart6	aspeed-g5.dtsi	/^			uart6: serial@1e787000 {$/;"	l
uart6	at91-sama5d27_som1_ek.dts	/^				uart6: serial@200 {$/;"	l	label:flx4
uart6	atlas7-evb.dts	/^			uart6: uart@11000000 {$/;"	l
uart6	atlas7.dtsi	/^			uart6: uart@11000000 {$/;"	l
uart6	dra7.dtsi	/^		uart6: serial@48068000 {$/;"	l
uart6	imx27.dtsi	/^			uart6: serial@1001c000 {$/;"	l
uart6	imx6sx.dtsi	/^			uart6: serial@022a0000 {$/;"	l
uart6	imx6ul.dtsi	/^			uart6: serial@021fc000 {$/;"	l
uart6	imx6ull.dtsi	/^			uart6: serial@021fc000 {$/;"	l
uart6	imx7s.dtsi	/^			uart6: serial@30a80000 {$/;"	l	label:aips3
uart6	lpc32xx.dtsi	/^			uart6: serial@40098000 {$/;"	l
uart6	omap5.dtsi	/^		uart6: serial@48068000 {$/;"	l
uart6	owl-s500.dtsi	/^		uart6: serial@b012c000 {$/;"	l
uart6	sun4i-a10.dtsi	/^		uart6: serial@01c29800 {$/;"	l
uart6	sun7i-a20.dtsi	/^		uart6: serial@01c29800 {$/;"	l
uart6_gfclk_mux	dra7xx-clocks.dtsi	/^	uart6_gfclk_mux: uart6_gfclk_mux@580 {$/;"	l
uart6_pins_a	sun7i-a20.dtsi	/^			uart6_pins_a: uart6@0 {$/;"	l	label:pio
uart7	at91-sama5d27_som1_ek.dts	/^				uart7: serial@200 {$/;"	l	label:flx3
uart7	dra7.dtsi	/^		uart7: serial@48420000 {$/;"	l
uart7	imx6ul.dtsi	/^				uart7: serial@02018000 {$/;"	l	label:aips1
uart7	imx6ull.dtsi	/^				uart7: serial@02018000 {$/;"	l	label:aips1
uart7	imx7s.dtsi	/^			uart7: serial@30a90000 {$/;"	l	label:aips3
uart7	lpc32xx.dtsi	/^			uart7: serial@4001c000 {$/;"	l
uart7	sun4i-a10.dtsi	/^		uart7: serial@01c29c00 {$/;"	l
uart7	sun7i-a20.dtsi	/^		uart7: serial@01c29c00 {$/;"	l
uart7_gfclk_mux	dra7xx-clocks.dtsi	/^	uart7_gfclk_mux: uart7_gfclk_mux@18d0 {$/;"	l
uart7_pins_a	sun7i-a20.dtsi	/^			uart7_pins_a: uart7@0 {$/;"	l	label:pio
uart8	dra7.dtsi	/^		uart8: serial@48422000 {$/;"	l
uart8	imx6ul.dtsi	/^				uart8: serial@02024000 {$/;"	l	label:aips1
uart8	imx6ull.dtsi	/^			uart8: serial@02288000 {$/;"	l	label:aips3
uart8_gfclk_mux	dra7xx-clocks.dtsi	/^	uart8_gfclk_mux: uart8_gfclk_mux@18e0 {$/;"	l
uart9	dra7.dtsi	/^		uart9: serial@48424000 {$/;"	l
uart9_gfclk_mux	dra7xx-clocks.dtsi	/^	uart9_gfclk_mux: uart9_gfclk_mux@18e8 {$/;"	l
uart_0	s3c2416.dtsi	/^	uart_0: serial@50000000 {$/;"	l
uart_1	s3c2416.dtsi	/^	uart_1: serial@50004000 {$/;"	l
uart_2	s3c2416.dtsi	/^	uart_2: serial@50008000 {$/;"	l
uart_3	s3c2416.dtsi	/^	uart_3: serial@5000C000 {$/;"	l
uart_A	meson.dtsi	/^			uart_A: serial@84c0 {$/;"	l	label:cbus
uart_AO	meson.dtsi	/^			uart_AO: serial@4c0 {$/;"	l	label:aobus
uart_B	meson.dtsi	/^			uart_B: serial@84dc {$/;"	l	label:cbus
uart_C	meson.dtsi	/^			uart_C: serial@8700 {$/;"	l	label:cbus
uart_ao_a_pins	meson8.dtsi	/^		uart_ao_a_pins: uart_ao_a {$/;"	l	label:pinctrl_aobus
uart_ao_a_pins	meson8b.dtsi	/^		uart_ao_a_pins: uart_ao_a {$/;"	l	label:pinctrl_aobus
uart_audio	s5pv210-pinctrl.dtsi	/^	uart_audio: uart-audio {$/;"	l
uart_audio_a	exynos4210-pinctrl.dtsi	/^		uart_audio_a: uart-audio-a {$/;"	l
uart_audio_a	exynos4412-pinctrl.dtsi	/^		uart_audio_a: uart-audio-a {$/;"	l	label:pinctrl_0
uart_audio_b	exynos4210-pinctrl.dtsi	/^		uart_audio_b: uart-audio-b {$/;"	l
uart_audio_b	exynos4412-pinctrl.dtsi	/^		uart_audio_b: uart-audio-b {$/;"	l	label:pinctrl_0
uart_clk	mt6580.dtsi	/^	uart_clk: dummy26m {$/;"	l
uart_clk	mt6589.dtsi	/^		uart_clk: dummy26m {$/;"	l
uart_clk	mt6592.dtsi	/^	uart_clk: dummy26m {$/;"	l
uart_clk	mt8127.dtsi	/^		uart_clk: dummy26m {$/;"	l
uart_clk	nspire-cx.dts	/^	uart_clk: uart_clk {$/;"	l
uart_default_pins	gemini.dtsi	/^				uart_default_pins: pinctrl-uart {$/;"	l
uarta	tegra114.dtsi	/^	uarta: serial@70006000 {$/;"	l
uarta	tegra124.dtsi	/^	uarta: serial@70006000 {$/;"	l
uarta	tegra20.dtsi	/^	uarta: serial@70006000 {$/;"	l
uarta	tegra30.dtsi	/^	uarta: serial@70006000 {$/;"	l
uartb	bcm23550.dtsi	/^		uartb: serial@0 {$/;"	l
uartb	tegra114.dtsi	/^	uartb: serial@70006040 {$/;"	l
uartb	tegra124.dtsi	/^	uartb: serial@70006040 {$/;"	l
uartb	tegra20.dtsi	/^	uartb: serial@70006040 {$/;"	l
uartb	tegra30.dtsi	/^	uartb: serial@70006040 {$/;"	l
uartb2	bcm23550.dtsi	/^		uartb2: serial@1000 {$/;"	l
uartb3	bcm23550.dtsi	/^		uartb3: serial@2000 {$/;"	l
uartc	tegra114.dtsi	/^	uartc: serial@70006200 {$/;"	l
uartc	tegra124.dtsi	/^	uartc: serial@70006200 {$/;"	l
uartc	tegra20.dtsi	/^	uartc: serial@70006200 {$/;"	l
uartc	tegra30.dtsi	/^	uartc: serial@70006200 {$/;"	l
uartclk	arm-realview-eb.dtsi	/^	uartclk: uartclk@24M {$/;"	l
uartclk	arm-realview-pb1176.dts	/^	uartclk: uartclk@24M {$/;"	l
uartclk	arm-realview-pb11mp.dts	/^	uartclk: uartclk@24M {$/;"	l
uartclk	arm-realview-pbx.dtsi	/^	uartclk: uartclk@24M {$/;"	l
uartclk	integratorap.dts	/^	uartclk: uartclk@14.74M {$/;"	l
uartclk	integratorcp.dts	/^	uartclk: uartclk@14.74M {$/;"	l
uartd	tegra114.dtsi	/^	uartd: serial@70006300 {$/;"	l
uartd	tegra124.dtsi	/^	uartd: serial@70006300 {$/;"	l
uartd	tegra20.dtsi	/^	uartd: serial@70006300 {$/;"	l
uartd	tegra30.dtsi	/^	uartd: serial@70006300 {$/;"	l
uarte	tegra20.dtsi	/^	uarte: serial@70006400 {$/;"	l
uarte	tegra30.dtsi	/^	uarte: serial@70006400 {$/;"	l
uc_regs	cx92755.dtsi	/^	uc_regs: syscon@f00003a0 {$/;"	l
uda1380	lpc3250-ea3250.dts	/^	uda1380: uda1380@18 {$/;"	l
uda1380	lpc3250-phy3250.dts	/^	uda1380: uda1380@18 {$/;"	l
udc_clk	at91rm9200.dtsi	/^					udc_clk: udc_clk {$/;"	l
udc_clk	at91sam9260.dtsi	/^					udc_clk: udc_clk {$/;"	l
udc_clk	at91sam9261.dtsi	/^					udc_clk: udc_clk {$/;"	l
udc_clk	at91sam9263.dtsi	/^					udc_clk: udc_clk {$/;"	l
udpck	at91rm9200.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	at91sam9260.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	at91sam9261.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	at91sam9263.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	at91sam9n12.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	at91sam9x5.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	sama5d2.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	sama5d3.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udpck	sama5d4.dtsi	/^					udpck: udpck {$/;"	l	label:pmc
udphs_clk	at91sam9g45.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
udphs_clk	at91sam9n12.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
udphs_clk	at91sam9rl.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
udphs_clk	at91sam9x5.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
udphs_clk	sama5d2.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
udphs_clk	sama5d3.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
udphs_clk	sama5d4.dtsi	/^					udphs_clk: udphs_clk {$/;"	l
uhpck	at91rm9200.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	at91sam9260.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	at91sam9261.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	at91sam9263.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	at91sam9g45.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	at91sam9n12.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	at91sam9x5.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	sama5d2.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	sama5d3.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhpck	sama5d4.dtsi	/^					uhpck: uhpck {$/;"	l	label:pmc
uhphs_clk	at91sam9g45.dtsi	/^					uhphs_clk: uhphs_clk {$/;"	l
uhphs_clk	at91sam9n12.dtsi	/^					uhphs_clk: uhphs_clk {$/;"	l
uhphs_clk	at91sam9x5.dtsi	/^					uhphs_clk: uhphs_clk {$/;"	l
uhphs_clk	sama5d2.dtsi	/^					uhphs_clk: uhphs_clk {$/;"	l
uhphs_clk	sama5d3.dtsi	/^					uhphs_clk: uhphs_clk {$/;"	l
uhphs_clk	sama5d4.dtsi	/^					uhphs_clk: uhphs_clk {$/;"	l
ulpiclk	ste-nomadik-stn8815.dtsi	/^		ulpiclk: ulpiclk@60M {$/;"	l	label:src
upg_gio	bcm7445.dtsi	/^		upg_gio: gpio@40a700 {$/;"	l
upg_gio_aon	bcm7445.dtsi	/^		upg_gio_aon: gpio@4172c0 {$/;"	l
upll	imx7ulp.dtsi	/^		upll: clock@4 {$/;"	l
usart0	aks-cdu.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	animeo_ip.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91-ariag25.dts	/^			usart0: serial@f801c000 {$/;"	l
usart0	at91-cosino.dtsi	/^			usart0: serial@f801c000 {$/;"	l
usart0	at91-foxg20.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91-kizbox2.dts	/^			usart0: serial@f001c000 {$/;"	l
usart0	at91-kizboxmini.dts	/^			usart0: serial@f801c000 {$/;"	l
usart0	at91-qil_a9260.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91-sama5d3_xplained.dts	/^			usart0: serial@f001c000 {$/;"	l
usart0	at91-sama5d4_ma5d4evk.dts	/^			usart0: serial@f802c000 {$/;"	l
usart0	at91rm9200.dtsi	/^			usart0: serial@fffc0000 {$/;"	l
usart0	at91sam9260.dtsi	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91sam9260ek.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91sam9261.dtsi	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91sam9263.dtsi	/^			usart0: serial@fff8c000 {$/;"	l
usart0	at91sam9263ek.dts	/^			usart0: serial@fff8c000 {$/;"	l
usart0	at91sam9g20ek_common.dtsi	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91sam9g45.dtsi	/^			usart0: serial@fff8c000 {$/;"	l
usart0	at91sam9n12.dtsi	/^			usart0: serial@f801c000 {$/;"	l
usart0	at91sam9rl.dtsi	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91sam9rlek.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	at91sam9x5.dtsi	/^			usart0: serial@f801c000 {$/;"	l
usart0	at91sam9x5ek.dtsi	/^			usart0: serial@f801c000 {$/;"	l
usart0	ethernut5.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	evk-pro3.dts	/^			usart0: serial@fffb0000 {$/;"	l
usart0	sama5d3.dtsi	/^			usart0: serial@f001c000 {$/;"	l
usart0	sama5d4.dtsi	/^			usart0: serial@f802c000 {$/;"	l
usart0_clk	at91rm9200.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9260.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9261.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9263.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9g45.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9n12.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9rl.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	at91sam9x5.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	sama5d3.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart0_clk	sama5d4.dtsi	/^					usart0_clk: usart0_clk {$/;"	l
usart1	aks-cdu.dts	/^			usart1: serial@fffb4000 {$/;"	l
usart1	animeo_ip.dts	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91-ariag25.dts	/^			usart1: serial@f8020000 {$/;"	l
usart1	at91-cosino_mega2560.dts	/^			usart1: serial@f8020000 {$/;"	l
usart1	at91-foxg20.dts	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91-kizbox2.dts	/^			usart1: serial@f0020000 {$/;"	l
usart1	at91-qil_a9260.dts	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91-sama5d3_xplained.dts	/^			usart1: serial@f0020000 {$/;"	l
usart1	at91-sama5d4_ma5d4evk.dts	/^			usart1: serial@f8030000 {$/;"	l
usart1	at91rm9200.dtsi	/^			usart1: serial@fffc4000 {$/;"	l
usart1	at91rm9200ek.dts	/^			usart1: serial@fffc4000 {$/;"	l
usart1	at91sam9260.dtsi	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91sam9260ek.dts	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91sam9261.dtsi	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91sam9263.dtsi	/^			usart1: serial@fff90000 {$/;"	l
usart1	at91sam9g20ek_common.dtsi	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91sam9g45.dtsi	/^			usart1: serial@fff90000 {$/;"	l
usart1	at91sam9m10g45ek.dts	/^			usart1: serial@fff90000 {$/;"	l
usart1	at91sam9n12.dtsi	/^			usart1: serial@f8020000 {$/;"	l
usart1	at91sam9rl.dtsi	/^			usart1: serial@fffb4000 {$/;"	l
usart1	at91sam9x5.dtsi	/^			usart1: serial@f8020000 {$/;"	l
usart1	ethernut5.dts	/^			usart1: serial@fffb4000 {$/;"	l
usart1	sama5d3.dtsi	/^			usart1: serial@f0020000 {$/;"	l
usart1	sama5d3xmb.dtsi	/^			usart1: serial@f0020000 {$/;"	l
usart1	sama5d3xmb_cmp.dtsi	/^			usart1: serial@f0020000 {$/;"	l
usart1	sama5d4.dtsi	/^			usart1: serial@f8030000 {$/;"	l
usart1	stm32f429.dtsi	/^		usart1: serial@40011000 {$/;"	l
usart1	stm32f746.dtsi	/^		usart1: serial@40011000 {$/;"	l
usart1	stm32h743.dtsi	/^		usart1: serial@40011000 {$/;"	l
usart1	usb_a9g20-dab-mmx.dtsi	/^			usart1: serial@fffb4000 {$/;"	l
usart1_clk	at91rm9200.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9260.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9261.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9263.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9g45.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9n12.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9rl.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	at91sam9x5.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	sama5d3.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_clk	sama5d4.dtsi	/^					usart1_clk: usart1_clk {$/;"	l
usart1_pins	stm32h743-pinctrl.dtsi	/^			usart1_pins: usart1@0 {$/;"	l
usart1_pins_a	stm32f4-pinctrl.dtsi	/^			usart1_pins_a: usart1@0 {$/;"	l	label:pinctrl
usart1_pins_a	stm32f746.dtsi	/^			usart1_pins_a: usart1@0 {$/;"	l
usart1_pins_b	stm32f746.dtsi	/^			usart1_pins_b: usart1@1 {$/;"	l
usart2	aks-cdu.dts	/^			usart2: serial@fffb8000 {$/;"	l
usart2	animeo_ip.dts	/^			usart2: serial@fffb8000 {$/;"	l
usart2	at91-ariag25.dts	/^			usart2: serial@f8024000 {$/;"	l
usart2	at91-cosino_mega2560.dts	/^			usart2: serial@f8024000 {$/;"	l
usart2	at91-foxg20.dts	/^			usart2: serial@fffb8000 {$/;"	l
usart2	at91-kizbox2.dts	/^			usart2: serial@f8020000 {$/;"	l
usart2	at91-qil_a9260.dts	/^			usart2: serial@fffb8000 {$/;"	l
usart2	at91-sama5d4ek.dts	/^			usart2: serial@fc008000 {$/;"	l
usart2	at91-vinco.dts	/^			usart2: serial@fc008000 {$/;"	l
usart2	at91rm9200.dtsi	/^			usart2: serial@fffc8000 {$/;"	l
usart2	at91sam9260.dtsi	/^			usart2: serial@fffb8000 {$/;"	l
usart2	at91sam9261.dtsi	/^			usart2: serial@fffb8000{$/;"	l
usart2	at91sam9263.dtsi	/^			usart2: serial@fff94000 {$/;"	l
usart2	at91sam9g45.dtsi	/^			usart2: serial@fff94000 {$/;"	l
usart2	at91sam9n12.dtsi	/^			usart2: serial@f8024000 {$/;"	l
usart2	at91sam9rl.dtsi	/^			usart2: serial@fffb8000 {$/;"	l
usart2	at91sam9x5.dtsi	/^			usart2: serial@f8024000 {$/;"	l
usart2	evk-pro3.dts	/^			usart2: serial@fffb8000 {$/;"	l
usart2	sama5d3.dtsi	/^			usart2: serial@f8020000 {$/;"	l
usart2	sama5d4.dtsi	/^			usart2: serial@fc008000 {$/;"	l
usart2	stm32f429.dtsi	/^		usart2: serial@40004400 {$/;"	l
usart2	stm32f746.dtsi	/^		usart2: serial@40004400 {$/;"	l
usart2	stm32h743.dtsi	/^		usart2: serial@40004400 {$/;"	l
usart2_clk	at91rm9200.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9260.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9261.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9263.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9g45.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9n12.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9rl.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	at91sam9x5.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	sama5d3.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_clk	sama5d4.dtsi	/^					usart2_clk: usart2_clk {$/;"	l
usart2_pins	stm32h743-pinctrl.dtsi	/^			usart2_pins: usart2@0 {$/;"	l
usart3	aks-cdu.dts	/^			usart3: serial@fffd0000 {$/;"	l
usart3	at91-ariag25.dts	/^			usart3: serial@f8028000 {$/;"	l
usart3	at91-foxg20.dts	/^			usart3: serial@fffd0000 {$/;"	l
usart3	at91-kizbox.dts	/^			usart3: serial@fffd0000 {$/;"	l
usart3	at91-sama5d4_xplained.dts	/^			usart3: serial@fc00c000 {$/;"	l
usart3	at91-sama5d4ek.dts	/^			usart3: serial@fc00c000 {$/;"	l
usart3	at91-vinco.dts	/^			usart3: serial@fc00c000 {$/;"	l
usart3	at91rm9200.dtsi	/^			usart3: serial@fffcc000 {$/;"	l
usart3	at91sam9260.dtsi	/^			usart3: serial@fffd0000 {$/;"	l
usart3	at91sam9g45.dtsi	/^			usart3: serial@fff98000 {$/;"	l
usart3	at91sam9n12.dtsi	/^			usart3: serial@f8028000 {$/;"	l
usart3	at91sam9rl.dtsi	/^			usart3: serial@fffbc000 {$/;"	l
usart3	at91sam9x5_usart3.dtsi	/^			usart3: serial@f8028000 {$/;"	l
usart3	sama5d3.dtsi	/^			usart3: serial@f8024000 {$/;"	l
usart3	sama5d4.dtsi	/^			usart3: serial@fc00c000 {$/;"	l
usart3	stm32f429.dtsi	/^		usart3: serial@40004800 {$/;"	l
usart3	stm32f746.dtsi	/^		usart3: serial@40004800 {$/;"	l
usart3	usb_a9g20-dab-mmx.dtsi	/^			usart3: serial@fffd0000 {$/;"	l
usart3_clk	at91rm9200.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_clk	at91sam9260.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_clk	at91sam9g45.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_clk	at91sam9n12.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_clk	at91sam9rl.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_clk	at91sam9x5_usart3.dtsi	/^					usart3_clk: usart3_clk {$/;"	l	label:pmc
usart3_clk	sama5d3.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_clk	sama5d4.dtsi	/^					usart3_clk: usart3_clk {$/;"	l
usart3_pins_a	stm32f4-pinctrl.dtsi	/^			usart3_pins_a: usart3@0 {$/;"	l	label:pinctrl
usart4	at91-sama5d4_xplained.dts	/^			usart4: serial@fc010000 {$/;"	l
usart4	at91-sama5d4ek.dts	/^			usart4: serial@fc010000 {$/;"	l
usart4	at91-vinco.dts	/^			usart4: serial@fc010000 {$/;"	l
usart4	sama5d4.dtsi	/^			usart4: serial@fc010000 {$/;"	l
usart4	stm32f429.dtsi	/^		usart4: serial@40004c00 {$/;"	l
usart4	stm32f746.dtsi	/^		usart4: serial@40004c00 {$/;"	l
usart4_clk	sama5d4.dtsi	/^					usart4_clk: usart4_clk {$/;"	l
usart5	stm32f429.dtsi	/^		usart5: serial@40005000 {$/;"	l
usart5	stm32f746.dtsi	/^		usart5: serial@40005000 {$/;"	l
usart6	stm32f429.dtsi	/^		usart6: serial@40011400 {$/;"	l
usart6	stm32f746.dtsi	/^		usart6: serial@40011400 {$/;"	l
usart7	stm32f429.dtsi	/^		usart7: serial@40007800 {$/;"	l
usart7	stm32f746.dtsi	/^		usart7: serial@40007800 {$/;"	l
usart8	stm32f429.dtsi	/^		usart8: serial@40007c00 {$/;"	l
usart8	stm32f746.dtsi	/^		usart8: serial@40007c00 {$/;"	l
usb	am33xx.dtsi	/^		usb: usb@47400000 {$/;"	l
usb	arm-realview-eb.dtsi	/^	usb: usb@4f000000 {$/;"	l
usb	arm-realview-pbx.dtsi	/^	usb: usb@4f000000 {$/;"	l
usb	at91rm9200.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	at91sam9260.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	at91sam9261.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	at91sam9263.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	at91sam9g45.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	at91sam9n12.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	at91sam9x5.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	bcm283x.dtsi	/^		usb: usb@7e980000 {$/;"	l
usb	dm814x.dtsi	/^		usb: usb@47400000 {$/;"	l
usb	dm816x.dtsi	/^		usb: usb_otg_hs@47401000 {$/;"	l
usb	keystone-k2e.dtsi	/^		usb: usb@2680000 {$/;"	l
usb	sama5d2.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	sama5d3.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb	sama5d4.dtsi	/^				usb: usbck {$/;"	l	label:pmc
usb0	aks-cdu.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	am33xx.dtsi	/^			usb0: usb@47401000 {$/;"	l	label:usb
usb0	animeo_ip.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	armada-370-xp.dtsi	/^			usb0: usb@50000 {$/;"	l
usb0	armada-375.dtsi	/^			usb0: usb@50000 {$/;"	l
usb0	armada-38x.dtsi	/^			usb0: usb@58000 {$/;"	l
usb0	at91-ariag25.dts	/^		usb0: ohci@00600000 {$/;"	l
usb0	at91-ariettag25.dts	/^		usb0: ohci@00600000 {$/;"	l
usb0	at91-cosino_mega2560.dts	/^		usb0: ohci@00600000 {$/;"	l
usb0	at91-foxg20.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	at91-kizbox.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	at91-kizboxmini.dts	/^		usb0: ohci@00600000 {$/;"	l
usb0	at91-qil_a9260.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	at91-sam9_l9260.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	at91-sama5d27_som1_ek.dts	/^		usb0: gadget@00300000 {$/;"	l
usb0	at91-sama5d2_xplained.dts	/^		usb0: gadget@00300000 {$/;"	l
usb0	at91-sama5d3_xplained.dts	/^		usb0: gadget@00500000 {$/;"	l
usb0	at91-sama5d4_ma5d4evk.dts	/^		usb0: gadget@00400000 {$/;"	l
usb0	at91-sama5d4_xplained.dts	/^		usb0: gadget@00400000 {$/;"	l
usb0	at91-sama5d4ek.dts	/^		usb0: gadget@00400000 {$/;"	l
usb0	at91-vinco.dts	/^		usb0: gadget@00400000 {$/;"	l
usb0	at91rm9200.dtsi	/^		usb0: ohci@00300000 {$/;"	l
usb0	at91rm9200ek.dts	/^		usb0: ohci@00300000 {$/;"	l
usb0	at91sam9260.dtsi	/^		usb0: ohci@500000 {$/;"	l
usb0	at91sam9260ek.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	at91sam9261.dtsi	/^		usb0: ohci@00500000 {$/;"	l
usb0	at91sam9261ek.dts	/^		usb0: ohci@00500000 {$/;"	l
usb0	at91sam9263.dtsi	/^		usb0: ohci@00a00000 {$/;"	l
usb0	at91sam9263ek.dts	/^		usb0: ohci@00a00000 {$/;"	l
usb0	at91sam9g20ek_common.dtsi	/^		usb0: ohci@500000 {$/;"	l
usb0	at91sam9g45.dtsi	/^		usb0: ohci@00700000 {$/;"	l
usb0	at91sam9m10g45ek.dts	/^		usb0: ohci@00700000 {$/;"	l
usb0	at91sam9n12.dtsi	/^		usb0: ohci@00500000 {$/;"	l
usb0	at91sam9n12ek.dts	/^		usb0: ohci@00500000 {$/;"	l
usb0	at91sam9rl.dtsi	/^			usb0: gadget@fffd4000 {$/;"	l
usb0	at91sam9rlek.dts	/^			usb0: gadget@fffd4000 {$/;"	l
usb0	at91sam9x5.dtsi	/^		usb0: ohci@00600000 {$/;"	l
usb0	at91sam9x5ek.dtsi	/^		usb0: ohci@00600000 {$/;"	l
usb0	atlas6.dtsi	/^			usb0: usb@b00e0000 {$/;"	l
usb0	atlas7.dtsi	/^			usb0: usb@17060000 {$/;"	l
usb0	berlin2cd.dtsi	/^		usb0: usb@ed0000 {$/;"	l
usb0	berlin2q.dtsi	/^		usb0: usb@ed0000 {$/;"	l
usb0	da850.dtsi	/^		usb0: usb@200000 {$/;"	l
usb0	dm814x.dtsi	/^			usb0: usb@47401000 {$/;"	l	label:usb
usb0	dm816x.dtsi	/^			usb0: usb@47401000 {$/;"	l	label:usb
usb0	ethernut5.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	evk-pro3.dts	/^		usb0: ohci@500000 {$/;"	l
usb0	hisi-x5hd2.dtsi	/^		usb0: ehci@1890000 {$/;"	l
usb0	imx23-evk.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx23-olinuxino.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx23-sansa.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx23-xfi3.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx23.dtsi	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-apf28dev.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-cfa10036.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-duckbill-2-485.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-duckbill-2-enocean.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-duckbill-2-spi.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-duckbill-2.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-duckbill.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-evk.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-m28evk.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28-sps1.dts	/^		usb0: usb@80080000 {$/;"	l
usb0	imx28.dtsi	/^		usb0: usb@80080000 {$/;"	l
usb0	keystone.dtsi	/^			usb0: dwc3@2690000 {$/;"	l	label:keystone_usb0
usb0	kirkwood.dtsi	/^		usb0: ehci@50000 {$/;"	l
usb0	lpc18xx.dtsi	/^		usb0: ehci@40006100 {$/;"	l
usb0	meson.dtsi	/^		usb0: usb@c9040000 {$/;"	l
usb0	mpa1600.dts	/^		usb0: ohci@00300000 {$/;"	l
usb0	mt2701.dtsi	/^	usb0: usb@1a1c0000 {$/;"	l
usb0	nspire.dtsi	/^		usb0: usb@B0000000 {$/;"	l
usb0	pm9g45.dts	/^		usb0: ohci@00700000 {$/;"	l
usb0	prima2.dtsi	/^			usb0: usb@b00e0000 {$/;"	l
usb0	pxa2xx.dtsi	/^		usb0: ohci@4c000000 {$/;"	l
usb0	r8a7790.dtsi	/^		usb0: usb-channel@0 {$/;"	l	label:usbphy
usb0	r8a7791.dtsi	/^		usb0: usb-channel@0 {$/;"	l	label:usbphy
usb0	r8a7794.dtsi	/^		usb0: usb-channel@0 {$/;"	l	label:usbphy
usb0	sama5d2.dtsi	/^		usb0: gadget@00300000 {$/;"	l
usb0	sama5d3.dtsi	/^		usb0: gadget@00500000 {$/;"	l
usb0	sama5d3xmb.dtsi	/^		usb0: gadget@00500000 {$/;"	l
usb0	sama5d3xmb_cmp.dtsi	/^		usb0: gadget@00500000 {$/;"	l
usb0	sama5d4.dtsi	/^		usb0: gadget@00400000 {$/;"	l
usb0	socfpga.dtsi	/^		usb0: usb@ffb00000 {$/;"	l
usb0	socfpga_arria10.dtsi	/^		usb0: usb@ffb00000 {$/;"	l
usb0	tango4-common.dtsi	/^		usb0: usb@21400 {$/;"	l
usb0	uniphier-ld4.dtsi	/^		usb0: usb@5a800100 {$/;"	l
usb0	uniphier-sld8.dtsi	/^		usb0: usb@5a800100 {$/;"	l
usb0	usb_a9260_common.dtsi	/^		usb0: ohci@500000 {$/;"	l
usb0	usb_a9263.dts	/^		usb0: ohci@00a00000 {$/;"	l
usb0	zynq-7000.dtsi	/^		usb0: usb@e0002000 {$/;"	l	label:amba
usb0_drvvbus_pmx	atlas7.dtsi	/^			usb0_drvvbus_pmx: usb0_drvvbus@0 {$/;"	l	label:pinctrl
usb0_id_det	sun8i-r16-parrot.dts	/^	usb0_id_det: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-chuwi-v7-cw0825.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-cubieboard.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-dserve-dsrv9703c.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-hyundai-a7hd.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-inet1.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-inet97fv2.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-inet9f-rev03.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-marsboard.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-mk802.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-olinuxino-lime.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-pcduino.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun4i-a10-pov-protab2-ips9.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-a10s-auxtek-t004.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-a10s-olinuxino-micro.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-a13-empire-electronix-d709.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-a13-hsg-h702.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-a13-olinuxino-micro.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-a13-olinuxino.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun5i-reference-design-tablet.dtsi	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun6i-reference-design-tablet.dtsi	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-bananapi.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-cubieboard2.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-cubietruck.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-lamobo-r1.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-mk808c.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-olimex-som-evb.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-olinuxino-lime.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-olinuxino-lime2.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-olinuxino-micro.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-orangepi-mini.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-orangepi.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-pcduino3-nano.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-pcduino3.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-wexler-tab7200.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun7i-a20-wits-pro-a20-dkt.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun8i-a33-olinuxino.dts	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_detect_pin	sun8i-reference-design-tablet.dtsi	/^	usb0_id_detect_pin: usb0_id_detect_pin@0 {$/;"	l
usb0_id_pin_chip_pro	sun5i-gr8-chip-pro.dts	/^	usb0_id_pin_chip_pro: usb0-id-pin@0 {$/;"	l
usb0_id_pin_gr8_evb	sun5i-gr8-evb.dts	/^	usb0_id_pin_gr8_evb: usb0-id-pin@0 {$/;"	l
usb0_id_pins_a	imx28.dtsi	/^				usb0_id_pins_a: usb0id@0 {$/;"	l	label:pinctrl
usb0_id_pins_b	imx28.dtsi	/^				usb0_id_pins_b: usb0id1@0 {$/;"	l	label:pinctrl
usb0_otg_apf28dev	imx28-apf28dev.dts	/^				usb0_otg_apf28dev: otg-apf28dev@0 {$/;"	l
usb0_otg_cfa10036	imx28-cfa10036.dts	/^				usb0_otg_cfa10036: otg-10036@0 {$/;"	l
usb0_otg_phy	lpc18xx.dtsi	/^			usb0_otg_phy: phy {$/;"	l	label:creg
usb0_phy	am33xx.dtsi	/^			usb0_phy: usb-phy@47401300 {$/;"	l	label:usb
usb0_phy	dm814x.dtsi	/^			usb0_phy: usb-phy@47401300 {$/;"	l	label:usb
usb0_phy	meson.dtsi	/^			usb0_phy: phy@8800 {$/;"	l	label:cbus
usb0_phy	tango4-common.dtsi	/^		usb0_phy: phy@21700 {$/;"	l
usb0_pins	dm8148-evm.dts	/^	usb0_pins: pinmux_usb0_pins {$/;"	l
usb0_pins	dm8148-t410.dts	/^	usb0_pins: pinmux_usb0_pins {$/;"	l
usb0_pins	dm8168-evm.dts	/^	usb0_pins: pinmux_usb0_pins {$/;"	l
usb0_pins	dra62x-j5eco-evm.dts	/^	usb0_pins: pinmux_usb0_pins {$/;"	l
usb0_pins	lpc4357-ea4357-devkit.dts	/^	usb0_pins: usb0-pins {$/;"	l
usb0_pins	r8a7778-bockw.dts	/^	usb0_pins: usb0 {$/;"	l
usb0_pins	r8a7790-lager.dts	/^	usb0_pins: usb0 {$/;"	l
usb0_pins	r8a7791-koelsch.dts	/^	usb0_pins: usb0 {$/;"	l
usb0_pins	r8a7791-porter.dts	/^	usb0_pins: usb0 {$/;"	l
usb0_pins	r8a7794-silk.dts	/^	usb0_pins: usb0 {$/;"	l
usb0_pins_a	imx28.dtsi	/^				usb0_pins_a: usb0@0 {$/;"	l	label:pinctrl
usb0_pins_b	imx28.dtsi	/^				usb0_pins_b: usb0@1 {$/;"	l	label:pinctrl
usb0_power	dove-sbc-a510.dts	/^		usb0_power: regulator@2 {$/;"	l
usb0_power	kirkwood-nsa320.dts	/^		usb0_power: regulator@1 {$/;"	l
usb0_power	kirkwood-nsa325.dts	/^		usb0_power: regulator@1 {$/;"	l
usb0_power	kirkwood-nsa3x0-common.dtsi	/^		usb0_power: regulator@1 {$/;"	l
usb0_upli_drvbus_pins_a	atlas6.dtsi	/^                                usb0_upli_drvbus_pins_a: usb0_upli_drvbus@0 {$/;"	l	label:gpio
usb0_utmi_drvbus_pins_a	prima2.dtsi	/^                                usb0_utmi_drvbus_pins_a: usb0_utmi_drvbus@0 {$/;"	l	label:gpio
usb0_vbus	vf610-zii-dev.dtsi	/^	usb0_vbus: regulator-usb0-vbus {$/;"	l
usb0_vbus_det_pin_gr8_evb	sun5i-gr8-evb.dts	/^	usb0_vbus_det_pin_gr8_evb: usb0-vbus-det-pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-chuwi-v7-cw0825.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-dserve-dsrv9703c.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-hyundai-a7hd.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-inet1.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-inet97fv2.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-inet9f-rev03.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-mk802.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-olinuxino-lime.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun4i-a10-pov-protab2-ips9.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun5i-a13-empire-electronix-d709.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun5i-a13-hsg-h702.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun5i-a13-olinuxino-micro.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun5i-a13-olinuxino.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun5i-reference-design-tablet.dtsi	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun7i-a20-cubietruck.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun7i-a20-mk808c.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun7i-a20-olimex-som-evb.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun7i-a20-olinuxino-lime.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun7i-a20-olinuxino-lime2.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_detect_pin	sun7i-a20-olinuxino-micro.dts	/^	usb0_vbus_detect_pin: usb0_vbus_detect_pin@0 {$/;"	l
usb0_vbus_pin_a	sun5i-reference-design-tablet.dtsi	/^	usb0_vbus_pin_a: usb0_vbus_pin@0 {$/;"	l
usb0_vbus_pin_a	sun7i-a20-cubietruck.dts	/^	usb0_vbus_pin_a: usb0_vbus_pin@0 {$/;"	l
usb0_vbus_pin_lime2	sun7i-a20-olinuxino-lime2.dts	/^	usb0_vbus_pin_lime2: usb0_vbus_pin@0 {$/;"	l
usb0_vbus_pin_olinuxinom	sun5i-a13-olinuxino-micro.dts	/^	usb0_vbus_pin_olinuxinom: usb0_vbus_pin@0 {$/;"	l
usb1	aks-cdu.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	am33xx.dtsi	/^			usb1: usb@47401800 {$/;"	l	label:usb
usb1	am4372.dtsi	/^			usb1: usb@48390000 {$/;"	l	label:dwc3_1
usb1	armada-370-xp.dtsi	/^			usb1: usb@51000 {$/;"	l
usb1	armada-375.dtsi	/^			usb1: usb@54000 {$/;"	l
usb1	at91-ariag25.dts	/^		usb1: ehci@00700000 {$/;"	l
usb1	at91-ariettag25.dts	/^		usb1: ehci@00700000 {$/;"	l
usb1	at91-cosino_mega2560.dts	/^		usb1: ehci@00700000 {$/;"	l
usb1	at91-foxg20.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91-kizbox2.dts	/^		usb1: ohci@00600000 {$/;"	l
usb1	at91-kizboxmini.dts	/^		usb1: ehci@00700000 {$/;"	l
usb1	at91-qil_a9260.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91-sama5d27_som1_ek.dts	/^		usb1: ohci@00400000 {$/;"	l
usb1	at91-sama5d2_xplained.dts	/^		usb1: ohci@00400000 {$/;"	l
usb1	at91-sama5d3_xplained.dts	/^		usb1: ohci@00600000 {$/;"	l
usb1	at91-sama5d4_ma5d4evk.dts	/^		usb1: ohci@00500000 {$/;"	l
usb1	at91-sama5d4_xplained.dts	/^		usb1: ohci@00500000 {$/;"	l
usb1	at91-sama5d4ek.dts	/^		usb1: ohci@00500000 {$/;"	l
usb1	at91-vinco.dts	/^		usb1: ohci@00500000 {$/;"	l
usb1	at91rm9200.dtsi	/^			usb1: gadget@fffb0000 {$/;"	l
usb1	at91rm9200ek.dts	/^			usb1: gadget@fffb0000 {$/;"	l
usb1	at91sam9260.dtsi	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91sam9260ek.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91sam9261.dtsi	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91sam9261ek.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91sam9263.dtsi	/^			usb1: gadget@fff78000 {$/;"	l
usb1	at91sam9263ek.dts	/^			usb1: gadget@fff78000 {$/;"	l
usb1	at91sam9g20ek_common.dtsi	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	at91sam9g45.dtsi	/^		usb1: ehci@00800000 {$/;"	l
usb1	at91sam9m10g45ek.dts	/^		usb1: ehci@00800000 {$/;"	l
usb1	at91sam9n12.dtsi	/^			usb1: gadget@f803c000 {$/;"	l
usb1	at91sam9n12ek.dts	/^			usb1: gadget@f803c000 {$/;"	l
usb1	at91sam9x5.dtsi	/^		usb1: ehci@00700000 {$/;"	l
usb1	at91sam9x5ek.dtsi	/^		usb1: ehci@00700000 {$/;"	l
usb1	atlas6.dtsi	/^			usb1: usb@b00f0000 {$/;"	l
usb1	atlas7.dtsi	/^			usb1: usb@17070000 {$/;"	l
usb1	berlin2cd.dtsi	/^		usb1: usb@ee0000 {$/;"	l
usb1	berlin2q.dtsi	/^		usb1: usb@ee0000 {$/;"	l
usb1	da850.dtsi	/^		usb1: usb@225000 {$/;"	l
usb1	dm814x.dtsi	/^			usb1: usb@47401800 {$/;"	l	label:usb
usb1	dm816x.dtsi	/^			usb1: usb@47401800 {$/;"	l	label:usb
usb1	dra7.dtsi	/^			usb1: usb@48890000 {$/;"	l	label:omap_dwc3_1
usb1	ethernut5.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	evk-pro3.dts	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	hisi-x5hd2.dtsi	/^		usb1: ohci@1880000 {$/;"	l
usb1	imx28-apf28dev.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-cfa10037.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-cfa10049.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-cfa10057.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-cfa10058.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-evk.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-m28cu3.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28-m28evk.dts	/^		usb1: usb@80090000 {$/;"	l
usb1	imx28.dtsi	/^		usb1: usb@80090000 {$/;"	l
usb1	keystone-k2e.dtsi	/^			usb1: dwc3@25010000 {$/;"	l	label:keystone_usb1
usb1	lpc18xx.dtsi	/^		usb1: ehci@40007100 {$/;"	l
usb1	meson.dtsi	/^		usb1: usb@c90c0000 {$/;"	l
usb1	mt2701.dtsi	/^	usb1: usb@1a240000 {$/;"	l
usb1	mt7623.dtsi	/^	usb1: usb@1a1c0000 {$/;"	l
usb1	nspire.dtsi	/^		usb1: usb@B4000000 {$/;"	l
usb1	pm9g45.dts	/^		usb1: ehci@00800000 {$/;"	l
usb1	prima2.dtsi	/^			usb1: usb@b00f0000 {$/;"	l
usb1	qcom-apq8064.dtsi	/^		usb1: usb@12500000 {$/;"	l
usb1	sama5d2.dtsi	/^		usb1: ohci@00400000 {$/;"	l
usb1	sama5d3.dtsi	/^		usb1: ohci@00600000 {$/;"	l
usb1	sama5d3xmb.dtsi	/^		usb1: ohci@00600000 {$/;"	l
usb1	sama5d4.dtsi	/^		usb1: ohci@00500000 {$/;"	l
usb1	socfpga.dtsi	/^		usb1: usb@ffb40000 {$/;"	l
usb1	socfpga_arria10.dtsi	/^		usb1: usb@ffb40000 {$/;"	l
usb1	tango4-common.dtsi	/^		usb1: usb@25400 {$/;"	l
usb1	tny_a9263.dts	/^			usb1: gadget@fff78000 {$/;"	l
usb1	uniphier-ld4.dtsi	/^		usb1: usb@5a810100 {$/;"	l
usb1	uniphier-sld8.dtsi	/^		usb1: usb@5a810100 {$/;"	l
usb1	usb_a9260_common.dtsi	/^			usb1: gadget@fffa4000 {$/;"	l
usb1	usb_a9263.dts	/^			usb1: gadget@fff78000 {$/;"	l
usb1	zynq-7000.dtsi	/^		usb1: usb@e0003000 {$/;"	l	label:amba
usb1_dp_dn_pins_a	atlas6.dtsi	/^                                usb1_dp_dn_pins_a: usb1_dp_dn@0 {$/;"	l	label:gpio
usb1_dp_dn_pins_a	prima2.dtsi	/^                                usb1_dp_dn_pins_a: usb1_dp_dn@0 {$/;"	l	label:gpio
usb1_drvvbus	am335x-chiliboard.dts	/^	usb1_drvvbus: usb1_drvvbus {$/;"	l
usb1_drvvbus_pmx	atlas7.dtsi	/^			usb1_drvvbus_pmx: usb1_drvvbus@0 {$/;"	l	label:pinctrl
usb1_phy	am33xx.dtsi	/^			usb1_phy: usb-phy@47401b00 {$/;"	l	label:usb
usb1_phy	dm814x.dtsi	/^				usb1_phy: usb-phy@1b00 {$/;"	l	label:l4ls.control
usb1_phy	keystone-k2e.dtsi	/^		usb1_phy: usb_phy@2620750 {$/;"	l
usb1_phy	meson.dtsi	/^			usb1_phy: phy@8820 {$/;"	l	label:cbus
usb1_phy	tango4-common.dtsi	/^		usb1_phy: phy@25700 {$/;"	l
usb1_pins	am437x-sk-evm.dts	/^	usb1_pins: usb1_pins {$/;"	l
usb1_pins	am57xx-sbc-am57x.dts	/^	usb1_pins: pinmux_usb1_pins {$/;"	l
usb1_pins	dm8148-evm.dts	/^	usb1_pins: pinmux_usb1_pins {$/;"	l
usb1_pins	dm8148-t410.dts	/^	usb1_pins: pinmux_usb1_pins {$/;"	l
usb1_pins	dm8168-evm.dts	/^	usb1_pins: pinmux_usb1_pins {$/;"	l
usb1_pins	r8a7778-bockw.dts	/^	usb1_pins: usb1 {$/;"	l
usb1_pins	r8a7790-lager.dts	/^	usb1_pins: usb1 {$/;"	l
usb1_pins	r8a7791-koelsch.dts	/^	usb1_pins: usb1 {$/;"	l
usb1_pins	r8a7791-porter.dts	/^	usb1_pins: usb1 {$/;"	l
usb1_pins	r8a7794-silk.dts	/^	usb1_pins: usb1 {$/;"	l
usb1_pins_a	imx28.dtsi	/^				usb1_pins_a: usb1@0 {$/;"	l	label:pinctrl
usb1_utmi_drvbus_pins_a	atlas6.dtsi	/^                                usb1_utmi_drvbus_pins_a: usb1_utmi_drvbus@0 {$/;"	l	label:gpio
usb1_utmi_drvbus_pins_a	prima2.dtsi	/^                                usb1_utmi_drvbus_pins_a: usb1_utmi_drvbus@0 {$/;"	l	label:gpio
usb1_vbus_pin_a	sun6i-a31-app4-evb1.dts	/^	usb1_vbus_pin_a: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_a20_hummingbird	sun7i-a20-hummingbird.dts	/^	usb1_vbus_pin_a20_hummingbird: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_bananapro	sun7i-a20-bananapro.dts	/^	usb1_vbus_pin_bananapro: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_bananapro	sun7i-a20-orangepi-mini.dts	/^	usb1_vbus_pin_bananapro: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_bananapro	sun7i-a20-orangepi.dts	/^	usb1_vbus_pin_bananapro: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_gr8_evb	sun5i-gr8-evb.dts	/^	usb1_vbus_pin_gr8_evb: usb1-vbus-pin@0 {$/;"	l
usb1_vbus_pin_i7	sun6i-a31-i7.dts	/^	usb1_vbus_pin_i7: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_m9	sun6i-a31-m9.dts	/^	usb1_vbus_pin_m9: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_m9	sun6i-a31-mele-a1000g-quad.dts	/^	usb1_vbus_pin_m9: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_mk802	sun5i-a10s-mk802.dts	/^	usb1_vbus_pin_mk802: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_olinuxino	sun5i-a13-olinuxino.dts	/^	usb1_vbus_pin_olinuxino: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_olinuxino_m	sun5i-a10s-olinuxino-micro.dts	/^	usb1_vbus_pin_olinuxino_m: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_olinuxinom	sun5i-a13-olinuxino-micro.dts	/^	usb1_vbus_pin_olinuxinom: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_optimus	sun9i-a80-optimus.dts	/^	usb1_vbus_pin_optimus: usb1_vbus_pin@1 {$/;"	l
usb1_vbus_pin_parrot	sun8i-r16-parrot.dts	/^	usb1_vbus_pin_parrot: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_pcduino3_nano	sun7i-a20-pcduino3-nano.dts	/^	usb1_vbus_pin_pcduino3_nano: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_pin_r7	sun5i-a10s-r7-tv-dongle.dts	/^	usb1_vbus_pin_r7: usb1_vbus_pin@0 {$/;"	l
usb1_vbus_reg	tegra114-dalmore.dts	/^		usb1_vbus_reg: regulator@3 {$/;"	l
usb1_vbus_reg	tegra30-beaver.dts	/^		usb1_vbus_reg: regulator@4 {$/;"	l
usb1_vbus_reg	tegra30-cardhu-a02.dts	/^		usb1_vbus_reg: regulator@102 {$/;"	l
usb1_vbus_reg	tegra30-cardhu-a04.dts	/^		usb1_vbus_reg: regulator@102 {$/;"	l
usb2	am4372.dtsi	/^			usb2: usb@483d0000 {$/;"	l	label:dwc3_2
usb2	armada-375.dtsi	/^			usb2: usb3@58000 {$/;"	l
usb2	armada-xp.dtsi	/^			usb2: usb@52000 {$/;"	l
usb2	at91-ariettag25.dts	/^			usb2: gadget@f803c000 {$/;"	l
usb2	at91-cosino_mega2560.dts	/^			usb2: gadget@f803c000 {$/;"	l
usb2	at91-kizbox2.dts	/^		usb2: ehci@00700000 {$/;"	l
usb2	at91-sama5d27_som1_ek.dts	/^		usb2: ehci@00500000 {$/;"	l
usb2	at91-sama5d2_xplained.dts	/^		usb2: ehci@00500000 {$/;"	l
usb2	at91-sama5d3_xplained.dts	/^		usb2: ehci@00700000 {$/;"	l
usb2	at91-sama5d4_ma5d4evk.dts	/^		usb2: ehci@00600000 {$/;"	l
usb2	at91-sama5d4_xplained.dts	/^		usb2: ehci@00600000 {$/;"	l
usb2	at91-sama5d4ek.dts	/^		usb2: ehci@00600000 {$/;"	l
usb2	at91-vinco.dts	/^		usb2: ehci@00600000 {$/;"	l
usb2	at91sam9g45.dtsi	/^			usb2: gadget@fff78000 {$/;"	l
usb2	at91sam9m10g45ek.dts	/^			usb2: gadget@fff78000 {$/;"	l
usb2	at91sam9x5.dtsi	/^			usb2: gadget@f803c000 {$/;"	l
usb2	at91sam9x5ek.dtsi	/^			usb2: gadget@f803c000 {$/;"	l
usb2	bcm5301x.dtsi	/^		usb2: usb2@21000 {$/;"	l
usb2	bcm53573.dtsi	/^		usb2: usb2@4000 {$/;"	l
usb2	berlin2q.dtsi	/^		usb2: usb@a30000 {$/;"	l
usb2	dra7.dtsi	/^			usb2: usb@488d0000 {$/;"	l	label:omap_dwc3_2
usb2	mt7623.dtsi	/^	usb2: usb@1a240000 {$/;"	l
usb2	r8a7790.dtsi	/^		usb2: usb-channel@2 {$/;"	l	label:usbphy
usb2	r8a7791.dtsi	/^		usb2: usb-channel@2 {$/;"	l	label:usbphy
usb2	r8a7794.dtsi	/^		usb2: usb-channel@2 {$/;"	l	label:usbphy
usb2	sama5d2.dtsi	/^		usb2: ehci@00500000 {$/;"	l
usb2	sama5d3.dtsi	/^		usb2: ehci@00700000 {$/;"	l
usb2	sama5d3xmb.dtsi	/^		usb2: ehci@00700000 {$/;"	l
usb2	sama5d4.dtsi	/^		usb2: ehci@00600000 {$/;"	l
usb2	uniphier-ld4.dtsi	/^		usb2: usb@5a820100 {$/;"	l
usb2	uniphier-pro4.dtsi	/^		usb2: usb@5a800100 {$/;"	l
usb2	uniphier-sld8.dtsi	/^		usb2: usb@5a820100 {$/;"	l
usb2_1_phy	armada-388-gp.dts	/^	usb2_1_phy: usb2_1_phy {$/;"	l
usb2_phy	bcm5301x.dtsi	/^	usb2_phy: usb2-phy {$/;"	l
usb2_phy	exynos54xx.dtsi	/^		usb2_phy: phy@12130000 {$/;"	l
usb2_phy	omap4.dtsi	/^			usb2_phy: usb2phy@4a0ad080 {$/;"	l
usb2_phy	omap5.dtsi	/^			usb2_phy: usb2phy@4a084000 {$/;"	l
usb2_phy	twl4030.dtsi	/^	usb2_phy: twl4030-usb {$/;"	l
usb2_phy1	am4372.dtsi	/^			usb2_phy1: phy@483a8000 {$/;"	l	label:ocp2scp0
usb2_phy1	dra7.dtsi	/^			usb2_phy1: phy@4a084000 {$/;"	l
usb2_phy1_default	am437x-sbc-t43.dts	/^	usb2_phy1_default: usb2_phy1_default {$/;"	l
usb2_phy2	am4372.dtsi	/^			usb2_phy2: phy@483e8000 {$/;"	l	label:ocp2scp1
usb2_phy2	dra7.dtsi	/^			usb2_phy2: phy@4a085000 {$/;"	l
usb2_phy2_default	am437x-sbc-t43.dts	/^	usb2_phy2_default: usb2_phy2_default {$/;"	l
usb2_phy_gen	exynos5250.dtsi	/^		usb2_phy_gen: phy@12130000 {$/;"	l
usb2_picophy0	stih407-family.dtsi	/^		usb2_picophy0: phy1 {$/;"	l
usb2_picophy1	stih410-b2120.dts	/^		usb2_picophy1: phy2 {$/;"	l
usb2_picophy1	stih410-b2260.dts	/^		usb2_picophy1: phy2 {$/;"	l
usb2_picophy1	stih410.dtsi	/^		usb2_picophy1: phy2 {$/;"	l
usb2_picophy1	stih418.dtsi	/^		usb2_picophy1: phy2 {$/;"	l
usb2_picophy2	stih410-b2120.dts	/^		usb2_picophy2: phy3 {$/;"	l
usb2_picophy2	stih410-b2260.dts	/^		usb2_picophy2: phy3 {$/;"	l
usb2_picophy2	stih410.dtsi	/^		usb2_picophy2: phy3 {$/;"	l
usb2_picophy2	stih418.dtsi	/^		usb2_picophy2: phy3 {$/;"	l
usb2_pins	am437x-sk-evm.dts	/^	usb2_pins: usb2_pins {$/;"	l
usb2_pins	r8a7790-lager.dts	/^	usb2_pins: usb2 {$/;"	l
usb2_pwr_en	rk3288-veyron-brain.dts	/^		usb2_pwr_en: usb2-pwr-en {$/;"	l
usb2_vbus_pin_a	sun4i-a10-ba10-tvbox.dts	/^	usb2_vbus_pin_a: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_bananapro	sun7i-a20-bananapro.dts	/^	usb2_vbus_pin_bananapro: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_bananapro	sun7i-a20-orangepi-mini.dts	/^	usb2_vbus_pin_bananapro: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_bananapro	sun7i-a20-orangepi.dts	/^	usb2_vbus_pin_bananapro: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_colombus	sun6i-a31-colombus.dts	/^	usb2_vbus_pin_colombus: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_hackberry	sun4i-a10-hackberry.dts	/^	usb2_vbus_pin_hackberry: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_mk802	sun4i-a10-mk802.dts	/^	usb2_vbus_pin_mk802: usb2_vbus_pin@0 {$/;"	l
usb2_vbus_pin_pcduino2	sun4i-a10-pcduino2.dts	/^	usb2_vbus_pin_pcduino2: usb2_vbus_pin@0 {$/;"	l
usb3	bcm5301x.dtsi	/^		usb3: usb3@23000 {$/;"	l
usb3	dra7.dtsi	/^			usb3: usb@48910000 {$/;"	l	label:omap_dwc3_3
usb3	omap5.dtsi	/^		usb3: omap_dwc3@4a020000 {$/;"	l
usb3	qcom-apq8064.dtsi	/^		usb3: usb@12520000 {$/;"	l
usb3	uniphier-pro4.dtsi	/^		usb3: usb@5a810100 {$/;"	l
usb300_vbus_en	exynos5420-peach-pit.dts	/^	usb300_vbus_en: usb300-vbus-en {$/;"	l
usb300_vbus_en	exynos5420-smdk5420.dts	/^	usb300_vbus_en: usb300-vbus-en {$/;"	l
usb300_vbus_en	exynos5800-peach-pi.dts	/^	usb300_vbus_en: usb300-vbus-en {$/;"	l
usb300_vbus_reg	exynos5420-peach-pit.dts	/^	usb300_vbus_reg: regulator-usb300 {$/;"	l
usb300_vbus_reg	exynos5420-smdk5420.dts	/^	usb300_vbus_reg: regulator-usb300 {$/;"	l
usb300_vbus_reg	exynos5800-peach-pi.dts	/^	usb300_vbus_reg: regulator-usb300 {$/;"	l
usb301_vbus_en	exynos5420-peach-pit.dts	/^	usb301_vbus_en: usb301-vbus-en {$/;"	l
usb301_vbus_en	exynos5420-smdk5420.dts	/^	usb301_vbus_en: usb301-vbus-en {$/;"	l
usb301_vbus_en	exynos5800-peach-pi.dts	/^	usb301_vbus_en: usb301-vbus-en {$/;"	l
usb301_vbus_reg	exynos5420-peach-pit.dts	/^	usb301_vbus_reg: regulator-usb301 {$/;"	l
usb301_vbus_reg	exynos5420-smdk5420.dts	/^	usb301_vbus_reg: regulator-usb301 {$/;"	l
usb301_vbus_reg	exynos5800-peach-pi.dts	/^	usb301_vbus_reg: regulator-usb301 {$/;"	l
usb3503	exynos4412-odroid-common.dtsi	/^	usb3503: usb3503@08 {$/;"	l
usb3503	exynos5410-odroidxu.dts	/^	usb3503: usb-hub@08 {$/;"	l
usb3_0	armada-38x.dtsi	/^			usb3_0: usb3@f0000 {$/;"	l
usb3_0_phy	armada-385-synology-ds116.dts	/^	usb3_0_phy: usb3_0_phy {$/;"	l
usb3_1	armada-38x.dtsi	/^			usb3_1: usb3@f8000 {$/;"	l
usb3_1_phy	armada-385-linksys.dtsi	/^	usb3_1_phy: usb3_1-phy {$/;"	l
usb3_1_phy	armada-385-synology-ds116.dts	/^	usb3_1_phy: usb3_1_phy {$/;"	l
usb3_1_vbus	armada-385-linksys.dtsi	/^	usb3_1_vbus: usb3_1-vbus {$/;"	l
usb3_1_vbus_pins	armada-385-linksys.dtsi	/^	usb3_1_vbus_pins: usb3_1-vbus-pins {$/;"	l
usb3_phy	armada-385-db-ap.dts	/^	usb3_phy: usb3_phy {$/;"	l
usb3_phy	armada-388-gp.dts	/^	usb3_phy: usb3_phy {$/;"	l
usb3_phy	bcm-nsp.dtsi	/^		usb3_phy: usb3-phy@104000 {$/;"	l
usb3_phy	bcm47094.dtsi	/^	usb3_phy: usb3-phy {$/;"	l
usb3_phy	bcm5301x.dtsi	/^	usb3_phy: usb3-phy {$/;"	l
usb3_phy	omap5.dtsi	/^			usb3_phy: usb3phy@4a084400 {$/;"	l
usb3_phy1	dra7.dtsi	/^			usb3_phy1: phy@4a084400 {$/;"	l
usb3_regulator	kirkwood-netgear_readynas_duo_v2.dts	/^		usb3_regulator: usb3-regulator@1 {$/;"	l
usb3_regulator	kirkwood-netgear_readynas_nv+_v2.dts	/^		usb3_regulator: usb3-regulator@1 {$/;"	l
usb3_vbus0_en	exynos5260-pinctrl.dtsi	/^	usb3_vbus0_en: usb3-vbus0-en {$/;"	l
usb3_vbus_en	exynos5250-snow-common.dtsi	/^	usb3_vbus_en: usb3-vbus-en {$/;"	l
usb3_vbus_pin_a	sun8i-h3-orangepi-plus.dts	/^	usb3_vbus_pin_a: usb3_vbus_pin@0 {$/;"	l
usb3_vbus_pin_optimus	sun9i-a80-optimus.dts	/^	usb3_vbus_pin_optimus: usb3_vbus_pin@1 {$/;"	l
usb3_vbus_reg	exynos5250-snow-common.dtsi	/^	usb3_vbus_reg: regulator-usb3 {$/;"	l
usb3_vbus_reg	tegra114-dalmore.dts	/^		usb3_vbus_reg: regulator@4 {$/;"	l
usb3_vbus_reg	tegra30-beaver.dts	/^		usb3_vbus_reg: regulator@5 {$/;"	l
usb3_vbus_reg	tegra30-cardhu-a02.dts	/^		usb3_vbus_reg: regulator@103 {$/;"	l
usb3_vbus_reg	tegra30-cardhu-a04.dts	/^		usb3_vbus_reg: regulator@103 {$/;"	l
usb4	dra74x.dtsi	/^			usb4: usb@48950000 {$/;"	l	label:omap_dwc3_4
usb4	qcom-apq8064.dtsi	/^		usb4: usb@12530000 {$/;"	l
usb_clk	socfpga_arria10.dtsi	/^					usb_clk: usb_clk {$/;"	l
usb_clk	sun4i-a10.dtsi	/^		usb_clk: clk@01c200cc {$/;"	l
usb_clk	sun7i-a20.dtsi	/^		usb_clk: clk@01c200cc {$/;"	l
usb_clocks	sun9i-a80.dtsi	/^		usb_clocks: clock@00a08000 {$/;"	l
usb_ctrl_mod	am33xx.dtsi	/^			usb_ctrl_mod: control@44e10620 {$/;"	l	label:usb
usb_ctrl_mod	dm814x.dtsi	/^				usb_ctrl_mod: control@620 {$/;"	l	label:l4ls.control
usb_default_pins	gemini.dtsi	/^				usb_default_pins: pinctrl-usb {$/;"	l
usb_dmac0	r8a7790.dtsi	/^	usb_dmac0: dma-controller@e65a0000 {$/;"	l
usb_dmac0	r8a7791.dtsi	/^	usb_dmac0: dma-controller@e65a0000 {$/;"	l
usb_dmac1	r8a7790.dtsi	/^	usb_dmac1: dma-controller@e65b0000 {$/;"	l
usb_dmac1	r8a7791.dtsi	/^	usb_dmac1: dma-controller@e65b0000 {$/;"	l
usb_dpll_hs_clk_div	dra7xx-clocks.dtsi	/^	usb_dpll_hs_clk_div: usb_dpll_hs_clk_div {$/;"	l
usb_dpll_hs_clk_div	omap54xx-clocks.dtsi	/^	usb_dpll_hs_clk_div: usb_dpll_hs_clk_div {$/;"	l
usb_extal_clk	r8a7743.dtsi	/^	usb_extal_clk: usb_extal {$/;"	l
usb_extal_clk	r8a7745.dtsi	/^	usb_extal_clk: usb_extal {$/;"	l
usb_extal_clk	r8a7790.dtsi	/^		usb_extal_clk: usb_extal {$/;"	l
usb_extal_clk	r8a7791.dtsi	/^		usb_extal_clk: usb_extal {$/;"	l
usb_extal_clk	r8a7793.dtsi	/^		usb_extal_clk: usb_extal {$/;"	l
usb_extal_clk	r8a7794.dtsi	/^		usb_extal_clk: usb_extal {$/;"	l
usb_fck	omap24xx-clocks.dtsi	/^	usb_fck: usb_fck@204 {$/;"	l
usb_gpio_mux_sel1	omap4-droid4-xt894.dts	/^	usb_gpio_mux_sel1: pinmux_usb_gpio_mux_sel1_pins {$/;"	l
usb_gpio_mux_sel2	omap4-droid4-xt894.dts	/^	usb_gpio_mux_sel2: pinmux_usb_gpio_mux_sel2_pins {$/;"	l
usb_host	rk3036.dtsi	/^	usb_host: usb@101c0000 {$/;"	l
usb_host	rk3xxx.dtsi	/^	usb_host: usb@101c0000 {$/;"	l
usb_host0_ehci	rk322x.dtsi	/^	usb_host0_ehci: usb@30080000 {$/;"	l
usb_host0_ehci	rk3288.dtsi	/^	usb_host0_ehci: usb@ff500000 {$/;"	l
usb_host0_ohci	rk322x.dtsi	/^	usb_host0_ohci: usb@300a0000 {$/;"	l
usb_host1	rk3288.dtsi	/^	usb_host1: usb@ff540000 {$/;"	l
usb_host1_ehci	rk322x.dtsi	/^	usb_host1_ehci: usb@300c0000 {$/;"	l
usb_host1_ohci	rk322x.dtsi	/^	usb_host1_ohci: usb@300e0000 {$/;"	l
usb_host2_ehci	rk322x.dtsi	/^	usb_host2_ehci: usb@30100000 {$/;"	l
usb_host2_ohci	rk322x.dtsi	/^	usb_host2_ohci: usb@30120000 {$/;"	l
usb_host_5v	omap3-pandora-common.dtsi	/^	usb_host_5v: fixed-regulator-usb_host_5v {$/;"	l
usb_host_ehci	rv1108.dtsi	/^	usb_host_ehci: usb@30140000 {$/;"	l
usb_host_fs_fck	omap44xx-clocks.dtsi	/^	usb_host_fs_fck: usb_host_fs_fck@13d0 {$/;"	l
usb_host_hs_fck	omap44xx-clocks.dtsi	/^	usb_host_hs_fck: usb_host_hs_fck@1358 {$/;"	l
usb_host_hs_func48mclk	omap44xx-clocks.dtsi	/^	usb_host_hs_func48mclk: usb_host_hs_func48mclk@1358 {$/;"	l
usb_host_hs_hsic480m_p1_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_hsic480m_p1_clk: usb_host_hs_hsic480m_p1_clk@1358 {$/;"	l
usb_host_hs_hsic480m_p1_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_hsic480m_p1_clk: usb_host_hs_hsic480m_p1_clk@1658 {$/;"	l
usb_host_hs_hsic480m_p2_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_hsic480m_p2_clk: usb_host_hs_hsic480m_p2_clk@1358 {$/;"	l
usb_host_hs_hsic480m_p2_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_hsic480m_p2_clk: usb_host_hs_hsic480m_p2_clk@1658 {$/;"	l
usb_host_hs_hsic480m_p3_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_hsic480m_p3_clk: usb_host_hs_hsic480m_p3_clk@1658 {$/;"	l
usb_host_hs_hsic60m_p1_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_hsic60m_p1_clk: usb_host_hs_hsic60m_p1_clk@1358 {$/;"	l
usb_host_hs_hsic60m_p1_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_hsic60m_p1_clk: usb_host_hs_hsic60m_p1_clk@1658 {$/;"	l
usb_host_hs_hsic60m_p2_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_hsic60m_p2_clk: usb_host_hs_hsic60m_p2_clk@1358 {$/;"	l
usb_host_hs_hsic60m_p2_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_hsic60m_p2_clk: usb_host_hs_hsic60m_p2_clk@1658 {$/;"	l
usb_host_hs_hsic60m_p3_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_hsic60m_p3_clk: usb_host_hs_hsic60m_p3_clk@1658 {$/;"	l
usb_host_hs_utmi_p1_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_utmi_p1_clk: usb_host_hs_utmi_p1_clk@1358 {$/;"	l
usb_host_hs_utmi_p1_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_utmi_p1_clk: usb_host_hs_utmi_p1_clk@1658 {$/;"	l
usb_host_hs_utmi_p2_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_utmi_p2_clk: usb_host_hs_utmi_p2_clk@1358 {$/;"	l
usb_host_hs_utmi_p2_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_utmi_p2_clk: usb_host_hs_utmi_p2_clk@1658 {$/;"	l
usb_host_hs_utmi_p3_clk	omap44xx-clocks.dtsi	/^	usb_host_hs_utmi_p3_clk: usb_host_hs_utmi_p3_clk@1358 {$/;"	l
usb_host_hs_utmi_p3_clk	omap54xx-clocks.dtsi	/^	usb_host_hs_utmi_p3_clk: usb_host_hs_utmi_p3_clk@1658 {$/;"	l
usb_host_ohci	rv1108.dtsi	/^	usb_host_ohci: usb@30160000 {$/;"	l
usb_hs1_phy	qcom-apq8064.dtsi	/^				usb_hs1_phy: phy {$/;"	l	label:usb1
usb_hs1_phy	qcom-msm8974.dtsi	/^				usb_hs1_phy: phy@a {$/;"	l	label:otg
usb_hs2_phy	qcom-msm8974.dtsi	/^				usb_hs2_phy: phy@b {$/;"	l	label:otg
usb_hs3_phy	qcom-apq8064.dtsi	/^				usb_hs3_phy: phy {$/;"	l	label:usb3
usb_hs4_phy	qcom-apq8064.dtsi	/^				usb_hs4_phy: phy {$/;"	l	label:usb4
usb_hs_clk_div_ck	omap44xx-clocks.dtsi	/^	usb_hs_clk_div_ck: usb_hs_clk_div_ck {$/;"	l
usb_hsic	rk3288.dtsi	/^	usb_hsic: usb@ff5c0000 {$/;"	l
usb_hub	exynos5250-arndale.dts	/^	usb_hub: usb-hub {$/;"	l
usb_hub	imx6qdl-icore-rqs.dtsi	/^	usb_hub: usb-hub {$/;"	l
usb_hub_pins	omap3-cm-t3517.dts	/^	usb_hub_pins: pinmux_usb_hub_pins {$/;"	l
usb_id	qcom-pm8941.dtsi	/^		usb_id: misc@900 {$/;"	l
usb_l4_div_ick	omap24xx-clocks.dtsi	/^	usb_l4_div_ick: usb_l4_div_ick@240 {$/;"	l
usb_l4_div_ick	omap3430es1-clocks.dtsi	/^	usb_l4_div_ick: usb_l4_div_ick@a40 {$/;"	l
usb_l4_gate_ick	omap24xx-clocks.dtsi	/^	usb_l4_gate_ick: usb_l4_gate_ick@214 {$/;"	l
usb_l4_gate_ick	omap3430es1-clocks.dtsi	/^	usb_l4_gate_ick: usb_l4_gate_ick@a10 {$/;"	l
usb_l4_ick	omap24xx-clocks.dtsi	/^	usb_l4_ick: usb_l4_ick {$/;"	l
usb_l4_ick	omap3430es1-clocks.dtsi	/^	usb_l4_ick: usb_l4_ick {$/;"	l
usb_mp_clk	socfpga.dtsi	/^					usb_mp_clk: usb_mp_clk {$/;"	l
usb_otg	rk3036.dtsi	/^	usb_otg: usb@10180000 {$/;"	l
usb_otg	rk322x.dtsi	/^	usb_otg: usb@30040000 {$/;"	l
usb_otg	rk3288.dtsi	/^	usb_otg: usb@ff580000 {$/;"	l
usb_otg	rk3xxx.dtsi	/^	usb_otg: usb@10180000 {$/;"	l
usb_otg	rv1108.dtsi	/^	usb_otg: usb@30180000 {$/;"	l
usb_otg	sun4i-a10.dtsi	/^		usb_otg: usb@01c13000 {$/;"	l
usb_otg	sun5i.dtsi	/^		usb_otg: usb@01c13000 {$/;"	l
usb_otg	sun6i-a31.dtsi	/^		usb_otg: usb@01c19000 {$/;"	l
usb_otg	sun7i-a20.dtsi	/^		usb_otg: usb@01c13000 {$/;"	l
usb_otg	sun8i-a23-a33.dtsi	/^		usb_otg: usb@01c19000 {$/;"	l
usb_otg	sun8i-a83t.dtsi	/^		usb_otg: usb@01c19000 {$/;"	l
usb_otg	sun8i-v3s.dtsi	/^		usb_otg: usb@01c19000 {$/;"	l
usb_otg	sunxi-h3-h5.dtsi	/^		usb_otg: usb@01c19000 {$/;"	l
usb_otg_ahb_clk	bcm11351.dtsi	/^		usb_otg_ahb_clk: usb_otg_ahb {$/;"	l
usb_otg_ahb_clk	bcm21664.dtsi	/^		usb_otg_ahb_clk: usb_otg_ahb {$/;"	l
usb_otg_ahb_clk	bcm23550.dtsi	/^		usb_otg_ahb_clk: usb_otg_ahb {$/;"	l
usb_otg_clkin_ck	dra7xx-clocks.dtsi	/^	usb_otg_clkin_ck: usb_otg_clkin_ck {$/;"	l
usb_otg_dclk_div	dra7xx-clocks.dtsi	/^	usb_otg_dclk_div: usb_otg_dclk_div@184 {$/;"	l
usb_otg_hs	omap2430.dtsi	/^		usb_otg_hs: usb_otg_hs@480ac000 {$/;"	l
usb_otg_hs	omap3.dtsi	/^		usb_otg_hs: usb_otg_hs@480ab000 {$/;"	l
usb_otg_hs	omap4.dtsi	/^		usb_otg_hs: usb_otg_hs@4a0ab000 {$/;"	l
usb_otg_hs_ick	omap44xx-clocks.dtsi	/^	usb_otg_hs_ick: usb_otg_hs_ick@1360 {$/;"	l
usb_otg_hs_pins	omap3-sniper.dts	/^	usb_otg_hs_pins: pinmux_usb_otg_hs_pins {$/;"	l
usb_otg_hs_pins	omap4-kc1.dts	/^	usb_otg_hs_pins: pinmux_usb_otg_hs_pins {$/;"	l
usb_otg_hs_xclk	omap44xx-clocks.dtsi	/^	usb_otg_hs_xclk: usb_otg_hs_xclk@1360 {$/;"	l
usb_otg_ss0_refclk960m	am43xx-clocks.dtsi	/^	usb_otg_ss0_refclk960m: usb_otg_ss0_refclk960m@8a60 {$/;"	l
usb_otg_ss1_refclk960m	am43xx-clocks.dtsi	/^	usb_otg_ss1_refclk960m: usb_otg_ss1_refclk960m@8a68 {$/;"	l
usb_otg_ss1_refclk960m	dra7xx-clocks.dtsi	/^	usb_otg_ss1_refclk960m: usb_otg_ss1_refclk960m@13f0 {$/;"	l
usb_otg_ss2_refclk960m	dra7xx-clocks.dtsi	/^	usb_otg_ss2_refclk960m: usb_otg_ss2_refclk960m@1340 {$/;"	l
usb_otg_ss_refclk960m	omap54xx-clocks.dtsi	/^	usb_otg_ss_refclk960m: usb_otg_ss_refclk960m@16f0 {$/;"	l
usb_p1_vbus	mt7623n-rfb.dtsi	/^	usb_p1_vbus: regulator@0 {$/;"	l
usb_phy	da850.dtsi	/^			usb_phy: usb-phy {$/;"	l	label:cfgchip
usb_phy	keystone.dtsi	/^		usb_phy: usb_phy@2620738 {$/;"	l
usb_phy	nspire.dtsi	/^	usb_phy: usb_phy {$/;"	l
usb_phy0	berlin2cd.dtsi	/^		usb_phy0: usb-phy@b74000 {$/;"	l
usb_phy0	berlin2q.dtsi	/^		usb_phy0: phy@b74000 {$/;"	l
usb_phy0	dm816x.dtsi	/^				usb_phy0: usb-phy@20 {$/;"	l	label:scrm.scm_conf
usb_phy0	zynq-microzed.dts	/^	usb_phy0: phy0 {$/;"	l
usb_phy0	zynq-zc702.dts	/^	usb_phy0: phy0 {$/;"	l
usb_phy0	zynq-zc706.dts	/^	usb_phy0: phy0 {$/;"	l
usb_phy0	zynq-zed.dts	/^	usb_phy0: phy0 {$/;"	l
usb_phy0	zynq-zybo.dts	/^	usb_phy0: phy0 {$/;"	l
usb_phy0_always_on_clk32k	am43xx-clocks.dtsi	/^	usb_phy0_always_on_clk32k: usb_phy0_always_on_clk32k@2a40 {$/;"	l
usb_phy1	berlin2cd.dtsi	/^		usb_phy1: usb-phy@b78000 {$/;"	l
usb_phy1	berlin2q.dtsi	/^		usb_phy1: phy@b78000 {$/;"	l
usb_phy1	dm816x.dtsi	/^				usb_phy1: usb-phy@28 {$/;"	l	label:scrm.scm_conf
usb_phy1_always_on_clk32k	am43xx-clocks.dtsi	/^	usb_phy1_always_on_clk32k: usb_phy1_always_on_clk32k@2a48 {$/;"	l
usb_phy1_always_on_clk32k	dra7xx-clocks.dtsi	/^	usb_phy1_always_on_clk32k: usb_phy1_always_on_clk32k@640 {$/;"	l
usb_phy2	berlin2q.dtsi	/^		usb_phy2: phy@a2f400 {$/;"	l
usb_phy2_always_on_clk32k	dra7xx-clocks.dtsi	/^	usb_phy2_always_on_clk32k: usb_phy2_always_on_clk32k@688 {$/;"	l
usb_phy3_always_on_clk32k	dra7xx-clocks.dtsi	/^	usb_phy3_always_on_clk32k: usb_phy3_always_on_clk32k@698 {$/;"	l
usb_phy_cm_clk32k	omap44xx-clocks.dtsi	/^	usb_phy_cm_clk32k: usb_phy_cm_clk32k@640 {$/;"	l
usb_phy_cm_clk32k	omap54xx-clocks.dtsi	/^	usb_phy_cm_clk32k: usb_phy_cm_clk32k@640 {$/;"	l
usb_pins	am335x-pepper.dts	/^	usb_pins: pinmux_usb {$/;"	l
usb_pins_cfa10037	imx28-cfa10037.dts	/^				usb_pins_cfa10037: usb-10037@0 {$/;"	l
usb_pins_cfa10049	imx28-cfa10049.dts	/^				usb_pins_cfa10049: usb-10049@0 {$/;"	l
usb_pins_cfa10057	imx28-cfa10057.dts	/^				usb_pins_cfa10057: usb-10057@0 {$/;"	l
usb_pins_cfa10058	imx28-cfa10058.dts	/^				usb_pins_cfa10058: usb-10058@0 {$/;"	l
usb_power	armada-370-dlink-dns327l.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	dm8148-t410.dts	/^	usb_power: regulator@9 {$/;"	l
usb_power	dove-cubox.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	dove-d3plug.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-dockstar.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-goflexnet.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-linkstation-6282.dtsi	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-linkstation-duo-6281.dtsi	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-linkstation.dtsi	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-lsxl.dtsi	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-pogo_e02.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-rd88f6192.dts	/^                usb_power: regulator@0 {$/;"	l
usb_power	kirkwood-sheevaplug-common.dtsi	/^		usb_power: regulator@1 {$/;"	l
usb_power	kirkwood-t5325.dts	/^		usb_power: regulator@1 {$/;"	l
usb_power	orion5x-linkstation.dtsi	/^		usb_power: regulator@1 {$/;"	l
usb_power	orion5x-lswsgl.dts	/^		usb_power: regulator@2 {$/;"	l
usb_power_back1	kirkwood-laplug.dts	/^		usb_power_back1: regulator@1 {$/;"	l
usb_power_back2	kirkwood-laplug.dts	/^		usb_power_back2: regulator@2 {$/;"	l
usb_power_front	kirkwood-laplug.dts	/^		usb_power_front: regulator@3 {$/;"	l
usb_power_supply	axp209.dtsi	/^	usb_power_supply: usb_power_supply {$/;"	l
usb_power_supply	axp22x.dtsi	/^	usb_power_supply: usb_power_supply {$/;"	l
usb_tll_hs_ick	omap44xx-clocks.dtsi	/^	usb_tll_hs_ick: usb_tll_hs_ick@1368 {$/;"	l
usb_tll_hs_usb_ch0_clk	omap44xx-clocks.dtsi	/^	usb_tll_hs_usb_ch0_clk: usb_tll_hs_usb_ch0_clk@1368 {$/;"	l
usb_tll_hs_usb_ch0_clk	omap54xx-clocks.dtsi	/^	usb_tll_hs_usb_ch0_clk: usb_tll_hs_usb_ch0_clk@1668 {$/;"	l
usb_tll_hs_usb_ch1_clk	omap44xx-clocks.dtsi	/^	usb_tll_hs_usb_ch1_clk: usb_tll_hs_usb_ch1_clk@1368 {$/;"	l
usb_tll_hs_usb_ch1_clk	omap54xx-clocks.dtsi	/^	usb_tll_hs_usb_ch1_clk: usb_tll_hs_usb_ch1_clk@1668 {$/;"	l
usb_tll_hs_usb_ch2_clk	omap44xx-clocks.dtsi	/^	usb_tll_hs_usb_ch2_clk: usb_tll_hs_usb_ch2_clk@1368 {$/;"	l
usb_tll_hs_usb_ch2_clk	omap54xx-clocks.dtsi	/^	usb_tll_hs_usb_ch2_clk: usb_tll_hs_usb_ch2_clk@1668 {$/;"	l
usb_ulpi_pins	omap4-droid4-xt894.dts	/^	usb_ulpi_pins: pinmux_usb_ulpi_pins {$/;"	l
usb_utmi_pins	omap4-droid4-xt894.dts	/^	usb_utmi_pins: pinmux_usb_utmi_pins {$/;"	l
usb_vbus	qcom-msm8660.dtsi	/^					usb_vbus: adc-channel@0a {$/;"	l	label:xoadc
usb_vbus_5v_pins	qcom-mdm9615-wp8548.dtsi	/^	usb_vbus_5v_pins: usb_vbus_5v_pins {$/;"	l
usb_x1_clk	r7s72100.dtsi	/^		usb_x1_clk: usb_x1 {$/;"	l
usbc_vbus_reg	tegra30-colibri-eval-v3.dts	/^		usbc_vbus_reg: regulator@2 {$/;"	l
usbclk	lpc32xx.dtsi	/^			usbclk: clock-controller@f00 {$/;"	l
usbclk	ste-nomadik-stn8815.dtsi	/^		usbclk: usbclk@48M {$/;"	l	label:src
usbcluster	armada-375.dtsi	/^			usbcluster: usb-cluster@18400 {$/;"	l
usbd	lpc32xx.dtsi	/^			usbd: usbd@0 {$/;"	l
usbdev0	vfxxx.dtsi	/^			usbdev0: usb@40034000 {$/;"	l	label:aips0
usbdrd3_0	exynos54xx.dtsi	/^		usbdrd3_0: usb3-0 {$/;"	l
usbdrd3_1	exynos54xx.dtsi	/^		usbdrd3_1: usb3-1 {$/;"	l
usbdrd_dwc3	exynos5250.dtsi	/^			usbdrd_dwc3: dwc3@12000000 {$/;"	l
usbdrd_dwc3_0	exynos54xx.dtsi	/^			usbdrd_dwc3_0: dwc3@12000000 {$/;"	l	label:usbdrd3_0
usbdrd_dwc3_1	exynos54xx.dtsi	/^			usbdrd_dwc3_1: dwc3@12400000 {$/;"	l	label:usbdrd3_1
usbdrd_phy	exynos5250.dtsi	/^		usbdrd_phy: phy@12100000 {$/;"	l
usbdrd_phy0	exynos54xx.dtsi	/^		usbdrd_phy0: phy@12100000 {$/;"	l
usbdrd_phy1	exynos54xx.dtsi	/^		usbdrd_phy1: phy@12500000 {$/;"	l
usbgrf	rv1108.dtsi	/^	usbgrf: syscon@202a0000 {$/;"	l
usbh	imx6sl.dtsi	/^			usbh: usb@02184400 {$/;"	l	label:aips2
usbh	imx6sx.dtsi	/^			usbh: usb@02184400 {$/;"	l	label:aips2
usbh	imx7s.dtsi	/^			usbh: usb@30b30000 {$/;"	l	label:aips3
usbh1	imx27.dtsi	/^			usbh1: usb@10024200 {$/;"	l
usbh1	imx50.dtsi	/^			usbh1: usb@53f80200 {$/;"	l
usbh1	imx51.dtsi	/^			usbh1: usb@73f80200 {$/;"	l
usbh1	imx53.dtsi	/^			usbh1: usb@53f80200 {$/;"	l
usbh1	imx6qdl.dtsi	/^			usbh1: usb@02184200 {$/;"	l
usbh1	vfxxx.dtsi	/^			usbh1: usb@400b4000 {$/;"	l	label:aips1
usbh1phy	imx51-babbage.dts	/^		usbh1phy: usbh1phy@0 {$/;"	l
usbh1phy	imx51-eukrea-mbimxsd51-baseboard.dts	/^		usbh1phy: usbh1phy@0 {$/;"	l
usbh2	imx27.dtsi	/^			usbh2: usb@10024400 {$/;"	l
usbh2	imx50.dtsi	/^			usbh2: usb@53f80400 {$/;"	l
usbh2	imx51.dtsi	/^			usbh2: usb@73f80400 {$/;"	l
usbh2	imx53.dtsi	/^			usbh2: usb@53f80400 {$/;"	l
usbh2	imx6qdl.dtsi	/^			usbh2: usb@02184400 {$/;"	l
usbh3	imx50.dtsi	/^			usbh3: usb@53f80600 {$/;"	l
usbh3	imx51.dtsi	/^			usbh3: usb@73f80600 {$/;"	l
usbh3	imx53.dtsi	/^			usbh3: usb@53f80600 {$/;"	l
usbh3	imx6qdl.dtsi	/^			usbh3: usb@02184600 {$/;"	l
usbh_vbus_reg	tegra30-apalis-eval.dts	/^		usbh_vbus_reg: regulator@3 {$/;"	l
usbh_vbus_reg	tegra30-colibri-eval-v3.dts	/^		usbh_vbus_reg: regulator@3 {$/;"	l
usbhost1	exynos54xx.dtsi	/^		usbhost1: usb@12120000 {$/;"	l
usbhost1	imx25.dtsi	/^			usbhost1: usb@53ff4400 {$/;"	l
usbhost1	imx35.dtsi	/^			usbhost1: usb@53ff4400 {$/;"	l
usbhost2	exynos54xx.dtsi	/^		usbhost2: usb@12110000 {$/;"	l
usbhost_120m_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	usbhost_120m_fck: usbhost_120m_fck@1400 {$/;"	l
usbhost_48m_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	usbhost_48m_fck: usbhost_48m_fck@1400 {$/;"	l
usbhost_clkdm	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	usbhost_clkdm: usbhost_clkdm {$/;"	l
usbhost_ick	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	usbhost_ick: usbhost_ick@1410 {$/;"	l
usbhost_pins	omap5-board-common.dtsi	/^	usbhost_pins: pinmux_usbhost_pins {$/;"	l
usbhost_pins	omap5-cm-t54.dts	/^	usbhost_pins: pinmux_usbhost_pins {$/;"	l
usbhost_wkup_pins	omap5-board-common.dtsi	/^	usbhost_wkup_pins: pinmux_usbhost_wkup_pins {$/;"	l
usbhs_ick	omap2430-clocks.dtsi	/^	usbhs_ick: usbhs_ick@214 {$/;"	l
usbhsehci	omap3.dtsi	/^			usbhsehci: ehci@48064800 {$/;"	l	label:usbhshost
usbhsehci	omap4.dtsi	/^			usbhsehci: ehci@4a064c00 {$/;"	l	label:usbhshost
usbhsehci	omap5.dtsi	/^			usbhsehci: ehci@4a064c00 {$/;"	l	label:usbhshost
usbhshost	omap3.dtsi	/^		usbhshost: usbhshost@48064000 {$/;"	l
usbhshost	omap4.dtsi	/^		usbhshost: usbhshost@4a064000 {$/;"	l
usbhshost	omap5.dtsi	/^		usbhshost: usbhshost@4a064000 {$/;"	l
usbhsohci	omap3.dtsi	/^			usbhsohci: ohci@48064400 {$/;"	l	label:usbhshost
usbhsohci	omap4.dtsi	/^			usbhsohci: ohci@4a064800 {$/;"	l	label:usbhshost
usbhsohci	omap5.dtsi	/^			usbhsohci: ohci@4a064800 {$/;"	l	label:usbhshost
usbhstll	omap3.dtsi	/^		usbhstll: usbhstll@48062000 {$/;"	l
usbhstll	omap4.dtsi	/^		usbhstll: usbhstll@4a062000 {$/;"	l
usbhstll	omap5.dtsi	/^		usbhstll: usbhstll@4a062000 {$/;"	l
usbhub	qcom-mdm9615-wp8548-mangoh-green.dts	/^			usbhub: hub@8 {$/;"	l
usbhub_rst	rk3288-firefly-reload.dts	/^		usbhub_rst: usbhub-rst {$/;"	l
usbhub_rst	rk3288-firefly.dtsi	/^		usbhub_rst: usbhub-rst {$/;"	l
usbldo_reg	bcm28155-ap.dts	/^		usbldo_reg: usbldo {$/;"	l
usbldo_reg	bcm59056.dtsi	/^		usbldo_reg: usbldo {$/;"	l
usbmclk	ste-nomadik-stn8815.dtsi	/^		usbmclk: usbmclk@48M {$/;"	l	label:src
usbmisc	imx25.dtsi	/^			usbmisc: usbmisc@53ff4600 {$/;"	l
usbmisc	imx27.dtsi	/^			usbmisc: usbmisc@10024600 {$/;"	l
usbmisc	imx35.dtsi	/^			usbmisc: usbmisc@53ff4600 {$/;"	l
usbmisc	imx51.dtsi	/^			usbmisc: usbmisc@73f80800 {$/;"	l
usbmisc	imx53.dtsi	/^			usbmisc: usbmisc@53f80800 {$/;"	l
usbmisc	imx6qdl.dtsi	/^			usbmisc: usbmisc@02184800 {$/;"	l
usbmisc	imx6sl.dtsi	/^			usbmisc: usbmisc@02184800 {$/;"	l	label:aips2
usbmisc	imx6sll.dtsi	/^			usbmisc: usbmisc@02184800 {$/;"	l	label:aips2
usbmisc	imx6sx.dtsi	/^			usbmisc: usbmisc@02184800 {$/;"	l	label:aips2
usbmisc	imx6ul.dtsi	/^			usbmisc: usbmisc@02184800 {$/;"	l	label:aips2
usbmisc	imx6ull.dtsi	/^			usbmisc: usbmisc@02184800 {$/;"	l	label:aips2
usbmisc0	vfxxx.dtsi	/^			usbmisc0: usb@40034800 {$/;"	l	label:aips0
usbmisc1	imx7s.dtsi	/^			usbmisc1: usbmisc@30b10200 {$/;"	l	label:aips3
usbmisc1	imx7ulp.dtsi	/^		usbmisc1: usbmisc@40330200 {$/;"	l	label:ahbbridge0
usbmisc1	vfxxx.dtsi	/^			usbmisc1: usb@400b4800 {$/;"	l	label:aips1
usbmisc2	imx7d.dtsi	/^	usbmisc2: usbmisc@30b20200 {$/;"	l
usbmisc3	imx7s.dtsi	/^			usbmisc3: usbmisc@30b30200 {$/;"	l	label:aips3
usbo1_vbus_reg	tegra30-apalis-eval.dts	/^		usbo1_vbus_reg: regulator@2 {$/;"	l
usbotg	bcm11351.dtsi	/^	usbotg: usb@3f120000 {$/;"	l
usbotg	bcm21664-garnet.dts	/^	usbotg: usb@3f120000 {$/;"	l
usbotg	bcm21664.dtsi	/^	usbotg: usb@3f120000 {$/;"	l
usbotg	bcm23550.dtsi	/^		usbotg: usb@e20000 {$/;"	l
usbotg	bcm28155-ap.dts	/^	usbotg: usb@3f120000 {$/;"	l
usbotg	imx25.dtsi	/^			usbotg: usb@53ff4000 {$/;"	l
usbotg	imx27.dtsi	/^			usbotg: usb@10024000 {$/;"	l
usbotg	imx35.dtsi	/^			usbotg: usb@53ff4000 {$/;"	l
usbotg	imx50.dtsi	/^			usbotg: usb@53f80000 {$/;"	l
usbotg	imx51.dtsi	/^			usbotg: usb@73f80000 {$/;"	l
usbotg	imx53.dtsi	/^			usbotg: usb@53f80000 {$/;"	l
usbotg	imx6qdl.dtsi	/^			usbotg: usb@02184000 {$/;"	l
usbotg1	imx6sl.dtsi	/^			usbotg1: usb@02184000 {$/;"	l	label:aips2
usbotg1	imx6sll.dtsi	/^			usbotg1: usb@02184000 {$/;"	l	label:aips2
usbotg1	imx6sx.dtsi	/^			usbotg1: usb@02184000 {$/;"	l	label:aips2
usbotg1	imx6ul.dtsi	/^			usbotg1: usb@02184000 {$/;"	l	label:aips2
usbotg1	imx6ull.dtsi	/^			usbotg1: usb@02184000 {$/;"	l	label:aips2
usbotg1	imx7s.dtsi	/^			usbotg1: usb@30b10000 {$/;"	l	label:aips3
usbotg1	imx7ulp.dtsi	/^		usbotg1: usb@40330000 {$/;"	l	label:ahbbridge0
usbotg2	imx6sl.dtsi	/^			usbotg2: usb@02184200 {$/;"	l	label:aips2
usbotg2	imx6sll.dtsi	/^			usbotg2: usb@02184200 {$/;"	l	label:aips2
usbotg2	imx6sx.dtsi	/^			usbotg2: usb@02184200 {$/;"	l	label:aips2
usbotg2	imx6ul.dtsi	/^			usbotg2: usb@02184200 {$/;"	l	label:aips2
usbotg2	imx6ull.dtsi	/^			usbotg2: usb@02184200 {$/;"	l	label:aips2
usbotg2	imx7d.dtsi	/^	usbotg2: usb@30b20000 {$/;"	l
usbotg_fck	am33xx-clocks.dtsi	/^	usbotg_fck: usbotg_fck@47c {$/;"	l
usbotg_fs	stm32f429.dtsi	/^		usbotg_fs: usb@50000000 {$/;"	l
usbotg_fs_pins_a	stm32f4-pinctrl.dtsi	/^			usbotg_fs_pins_a: usbotg_fs@0 {$/;"	l	label:pinctrl
usbotg_fs_pins_b	stm32f4-pinctrl.dtsi	/^			usbotg_fs_pins_b: usbotg_fs@1 {$/;"	l	label:pinctrl
usbotg_hs	stm32f429.dtsi	/^		usbotg_hs: usb@40040000 {$/;"	l
usbotg_hs_phy	stm32429i-eval.dts	/^	usbotg_hs_phy: usbphy {$/;"	l
usbotg_hs_pins_a	stm32f4-pinctrl.dtsi	/^			usbotg_hs_pins_a: usbotg_hs@0 {$/;"	l	label:pinctrl
usbotg_pwren_h	rk3288-veyron-chromebook.dtsi	/^		usbotg_pwren_h: usbotg-pwren-h {$/;"	l
usbphy	bcm11351.dtsi	/^	usbphy: usb-phy@3f130000 {$/;"	l
usbphy	bcm21664-garnet.dts	/^	usbphy: usb-phy@3f130000 {$/;"	l
usbphy	bcm21664.dtsi	/^	usbphy: usb-phy@3f130000 {$/;"	l
usbphy	bcm23550.dtsi	/^		usbphy: usb-phy@e30000 {$/;"	l
usbphy	bcm28155-ap.dts	/^	usbphy: usb-phy@3f130000 {$/;"	l
usbphy	bcm283x.dtsi	/^	usbphy: phy {$/;"	l
usbphy	r8a7790.dtsi	/^	usbphy: usb-phy@e6590100 {$/;"	l
usbphy	r8a7791.dtsi	/^	usbphy: usb-phy@e6590100 {$/;"	l
usbphy	r8a7794.dtsi	/^	usbphy: usb-phy@e6590100 {$/;"	l
usbphy	rk3066a.dtsi	/^	usbphy: phy {$/;"	l
usbphy	rk3188.dtsi	/^	usbphy: phy {$/;"	l
usbphy	rk3288.dtsi	/^		usbphy: usbphy {$/;"	l	label:grf
usbphy	s5pv210.dtsi	/^		usbphy: usbphy@ec100000 {$/;"	l
usbphy	sun4i-a10.dtsi	/^		usbphy: phy@01c13400 {$/;"	l
usbphy	sun5i.dtsi	/^		usbphy: phy@01c13400 {$/;"	l
usbphy	sun6i-a31.dtsi	/^		usbphy: phy@01c19400 {$/;"	l
usbphy	sun7i-a20.dtsi	/^		usbphy: phy@01c13400 {$/;"	l
usbphy	sun8i-a23-a33.dtsi	/^		usbphy: phy@01c19400 {$/;"	l
usbphy	sun8i-a83t.dtsi	/^		usbphy: phy@1c19400 {$/;"	l
usbphy	sun8i-v3s.dtsi	/^		usbphy: phy@01c19400 {$/;"	l
usbphy	sunxi-h3-h5.dtsi	/^		usbphy: phy@01c19400 {$/;"	l
usbphy0	atlas7.dtsi	/^			usbphy0: usbphy@0 {$/;"	l
usbphy0	imx23-evk.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx23-olinuxino.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx23-sansa.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx23-xfi3.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx23.dtsi	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx25.dtsi	/^		usbphy0: usb-phy@0 {$/;"	l
usbphy0	imx27-pdk.dts	/^		usbphy0: usbphy@0 {$/;"	l
usbphy0	imx27-phytec-phycore-som.dtsi	/^		usbphy0: usbphy@0 {$/;"	l
usbphy0	imx28-apf28dev.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-cfa10036.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-duckbill-2-485.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-duckbill-2-enocean.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-duckbill-2-spi.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-duckbill-2.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-duckbill.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-evk.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-m28evk.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28-sps1.dts	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx28.dtsi	/^			usbphy0: usbphy@8007c000 {$/;"	l
usbphy0	imx35.dtsi	/^		usbphy0: usb-phy@0 {$/;"	l
usbphy0	imx51.dtsi	/^		usbphy0: usbphy@0 {$/;"	l
usbphy0	imx53.dtsi	/^			usbphy0: usbphy@0 {$/;"	l
usbphy0	rk3066a.dtsi	/^		usbphy0: usb-phy@17c {$/;"	l	label:usbphy
usbphy0	rk3188.dtsi	/^		usbphy0: usb-phy@10c {$/;"	l	label:usbphy
usbphy0	rk3288.dtsi	/^			usbphy0: usb-phy@320 {$/;"	l	label:grf.usbphy
usbphy0	socfpga.dtsi	/^		usbphy0: usbphy {$/;"	l
usbphy0	socfpga_arria10.dtsi	/^		usbphy0: usbphy {$/;"	l
usbphy0	vfxxx.dtsi	/^			usbphy0: usbphy@40050800 {$/;"	l	label:aips0
usbphy1	atlas7.dtsi	/^			usbphy1: usbphy@1 {$/;"	l
usbphy1	imx25.dtsi	/^		usbphy1: usb-phy@1 {$/;"	l
usbphy1	imx28-apf28dev.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-cfa10037.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-cfa10049.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-cfa10057.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-cfa10058.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-evk.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-m28cu3.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28-m28evk.dts	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx28.dtsi	/^			usbphy1: usbphy@8007e000 {$/;"	l
usbphy1	imx35.dtsi	/^		usbphy1: usb-phy@1 {$/;"	l
usbphy1	imx53.dtsi	/^			usbphy1: usbphy@1 {$/;"	l
usbphy1	imx6qdl.dtsi	/^			usbphy1: usbphy@020c9000 {$/;"	l
usbphy1	imx6sl.dtsi	/^			usbphy1: usbphy@020c9000 {$/;"	l
usbphy1	imx6sll.dtsi	/^			usbphy1: usbphy@020c9000 {$/;"	l	label:aips1
usbphy1	imx6sx.dtsi	/^			usbphy1: usbphy@020c9000 {$/;"	l
usbphy1	imx6ul.dtsi	/^			usbphy1: usbphy@020c9000 {$/;"	l
usbphy1	imx6ull.dtsi	/^			usbphy1: usbphy@020c9000 {$/;"	l
usbphy1	imx7ulp.dtsi	/^		usbphy1: usbphy@0x40350000 {$/;"	l	label:ahbbridge0
usbphy1	rk3066a.dtsi	/^		usbphy1: usb-phy@188 {$/;"	l	label:usbphy
usbphy1	rk3188.dtsi	/^		usbphy1: usb-phy@11c {$/;"	l	label:usbphy
usbphy1	rk3288.dtsi	/^			usbphy1: usb-phy@334 {$/;"	l	label:grf.usbphy
usbphy1	sun9i-a80.dtsi	/^		usbphy1: phy@00a00800 {$/;"	l
usbphy1	vfxxx.dtsi	/^			usbphy1: usbphy@40050c00 {$/;"	l	label:aips0
usbphy2	imx27-phytec-phycore-rdk.dts	/^		usbphy2: usbphy@2 {$/;"	l
usbphy2	imx6qdl.dtsi	/^			usbphy2: usbphy@020ca000 {$/;"	l
usbphy2	imx6sl.dtsi	/^			usbphy2: usbphy@020ca000 {$/;"	l
usbphy2	imx6sll.dtsi	/^			usbphy2: usbphy@020ca000 {$/;"	l	label:aips1
usbphy2	imx6sx.dtsi	/^			usbphy2: usbphy@020ca000 {$/;"	l
usbphy2	imx6ul.dtsi	/^			usbphy2: usbphy@020ca000 {$/;"	l
usbphy2	imx6ull.dtsi	/^			usbphy2: usbphy@020ca000 {$/;"	l
usbphy2	rk3288.dtsi	/^			usbphy2: usb-phy@348 {$/;"	l	label:grf.usbphy
usbphy2	sun9i-a80.dtsi	/^		usbphy2: phy@00a01800 {$/;"	l
usbphy3	sun9i-a80.dtsi	/^		usbphy3: phy@00a02800 {$/;"	l
usbphy_32khz_clkmux	am43xx-clocks.dtsi	/^	usbphy_32khz_clkmux: usbphy_32khz_clkmux@4260 {$/;"	l
usbphy_nop1	imx6qdl.dtsi	/^			usbphy_nop1: usbphy_nop1 {$/;"	l
usbphy_nop1	imx6sl.dtsi	/^			usbphy_nop1: usbphy_nop1 {$/;"	l
usbphy_nop1	imx6sx.dtsi	/^			usbphy_nop1: usbphy_nop1 {$/;"	l
usbphy_nop2	imx6qdl.dtsi	/^			usbphy_nop2: usbphy_nop2 {$/;"	l
usbphynop1	imx7s.dtsi	/^			usbphynop1: usbphynop1 {$/;"	l	label:aips3
usbphynop2	imx7d.dtsi	/^	usbphynop2: usbphynop2 {$/;"	l
usbphynop3	imx7s.dtsi	/^			usbphynop3: usbphynop3 {$/;"	l	label:aips3
usbtll_fck	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	usbtll_fck: usbtll_fck@a08 {$/;"	l
usbtll_ick	omap36xx-am35xx-omap3430es2plus-clocks.dtsi	/^	usbtll_ick: usbtll_ick@a18 {$/;"	l
usbuicc_default_mode	ste-href-ab8500.dtsi	/^						usbuicc_default_mode: usbuicc_default {$/;"	l
usdhc0	imx7ulp.dtsi	/^		usdhc0: usdhc@40370000 {$/;"	l	label:ahbbridge0
usdhc1	imx6qdl.dtsi	/^			usdhc1: usdhc@02190000 {$/;"	l
usdhc1	imx6sl.dtsi	/^			usdhc1: usdhc@02190000 {$/;"	l	label:aips2
usdhc1	imx6sll.dtsi	/^			usdhc1: usdhc@02190000 {$/;"	l	label:aips2
usdhc1	imx6sx.dtsi	/^			usdhc1: usdhc@02190000 {$/;"	l	label:aips2
usdhc1	imx6ul.dtsi	/^			usdhc1: usdhc@02190000 {$/;"	l	label:aips2
usdhc1	imx6ull.dtsi	/^			usdhc1: usdhc@02190000 {$/;"	l	label:aips2
usdhc1	imx7s.dtsi	/^			usdhc1: usdhc@30b40000 {$/;"	l	label:aips3
usdhc1	imx7ulp.dtsi	/^		usdhc1: usdhc@40380000 {$/;"	l	label:ahbbridge0
usdhc1_pwrseq	backup/imx7dea-com-kit_v2.dts	/^		usdhc1_pwrseq: usdhc1_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc1_pwrseq	imx6qdl-microsom.dtsi	/^	usdhc1_pwrseq: usdhc1_pwrseq {$/;"	l
usdhc1_pwrseq	imx6qdl-sabresd-btwifi.dtsi	/^	usdhc1_pwrseq: usdhc1_pwrseq {$/;"	l
usdhc1_pwrseq	imx6sl-evk-btwifi.dts	/^	usdhc1_pwrseq: usdhc1_pwrseq {$/;"	l
usdhc1_pwrseq	imx6sll-evk-btwifi.dts	/^	usdhc1_pwrseq: usdhc1_pwrseq {$/;"	l
usdhc1_pwrseq	imx6ul-evk-btwifi.dtsi	/^	usdhc1_pwrseq: usdhc1_pwrseq {$/;"	l
usdhc1_pwrseq	imx6ulea-com-kit_v2.dts	/^		usdhc1_pwrseq: usdhc1_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc1_pwrseq	imx7dea-com-kit_v2.dts	/^		usdhc1_pwrseq: usdhc1_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc1_pwrseq	imx7dea-ucom-kit_v2.dts	/^		usdhc1_pwrseq: usdhc1_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc1_pwrseq	imx7ulpea-ucom-kit_v2.dts	/^	usdhc1_pwrseq: usdhc1_pwrseq {$/;"	l
usdhc2	imx6qdl.dtsi	/^			usdhc2: usdhc@02194000 {$/;"	l
usdhc2	imx6sl.dtsi	/^			usdhc2: usdhc@02194000 {$/;"	l	label:aips2
usdhc2	imx6sll.dtsi	/^			usdhc2: usdhc@02194000 {$/;"	l	label:aips2
usdhc2	imx6sx.dtsi	/^			usdhc2: usdhc@02194000 {$/;"	l	label:aips2
usdhc2	imx6ul.dtsi	/^			usdhc2: usdhc@02194000 {$/;"	l	label:aips2
usdhc2	imx6ull.dtsi	/^			usdhc2: usdhc@02194000 {$/;"	l	label:aips2
usdhc2	imx7s.dtsi	/^			usdhc2: usdhc@30b50000 {$/;"	l	label:aips3
usdhc2_pwrseq	imx6dlea-com-kit_v2.dts	/^		usdhc2_pwrseq: usdhc2_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc2_pwrseq	imx6qea-com-kit_v2.dts	/^		usdhc2_pwrseq: usdhc2_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc2_pwrseq	imx6sxea-com-kit_v2.dts	/^		usdhc2_pwrseq: usdhc2_pwrseq {			\/* add construct for "fmac" to control WL_REG_ON signal *\/$/;"	l
usdhc2_pwrseq	imx7d-sdb.dts	/^	usdhc2_pwrseq: usdhc2_pwrseq {$/;"	l
usdhc3	imx6qdl.dtsi	/^			usdhc3: usdhc@02198000 {$/;"	l
usdhc3	imx6sl.dtsi	/^			usdhc3: usdhc@02198000 {$/;"	l	label:aips2
usdhc3	imx6sll.dtsi	/^			usdhc3: usdhc@02198000 {$/;"	l	label:aips2
usdhc3	imx6sx.dtsi	/^			usdhc3: usdhc@02198000 {$/;"	l	label:aips2
usdhc3	imx7s.dtsi	/^			usdhc3: usdhc@30b60000 {$/;"	l	label:aips3
usdhc3_pwrseq	imx6sl-warp.dts	/^	usdhc3_pwrseq: usdhc3_pwrseq {$/;"	l
usdhc3_pwrseq	imx6sx-sdb-btwifi.dts	/^	usdhc3_pwrseq: usdhc3_pwrseq {$/;"	l
usdhc3_pwrseq	imx6ul-opos6ul.dtsi	/^	usdhc3_pwrseq: usdhc3-pwrseq {$/;"	l
usdhc4	imx6qdl.dtsi	/^			usdhc4: usdhc@0219c000 {$/;"	l
usdhc4	imx6sl.dtsi	/^			usdhc4: usdhc@0219c000 {$/;"	l	label:aips2
usdhc4	imx6sx.dtsi	/^			usdhc4: usdhc@0219c000 {$/;"	l	label:aips2
user_button_default_mode	ste-nomadik-s8815.dts	/^			user_button_default_mode: user_button_default {$/;"	l
user_button_pins	rk3288-phycore-rdk.dts	/^		user_button_pins: user-button-pins {$/;"	l
user_buttons	am335x-pcm-953.dtsi	/^	user_buttons: user_buttons {$/;"	l
user_buttons	rk3288-phycore-rdk.dts	/^	user_buttons: user-buttons {$/;"	l
user_buttons_pins	am335x-pcm-953.dtsi	/^	user_buttons_pins: pinmux_user_buttons {$/;"	l
user_buttons_pins	am335x-pepper.dts	/^	user_buttons_pins: pinmux_user_buttons {$/;"	l
user_led	imx28-tx28.dts	/^		user_led: user {$/;"	l
user_led	imx6qdl-tx6.dtsi	/^		user_led: user {$/;"	l
user_led	imx6ul-tx6ul.dtsi	/^		user_led: user {$/;"	l
user_led	rk3288-phycore-som.dtsi	/^		user_led: user-led {$/;"	l
user_led_default_mode	ste-nomadik-s8815.dts	/^			user_led_default_mode: user_led_default {$/;"	l
user_leds	am335x-baltos-leds.dtsi	/^	user_leds: pinmux_user_leds {$/;"	l
user_leds	am335x-icev2.dts	/^	user_leds: user_leds {$/;"	l
user_leds	am335x-pcm-953.dtsi	/^	user_leds: user_leds {$/;"	l
user_leds	qcom-apq8064-arrow-sd-600eval-pins.dtsi	/^	user_leds: user-leds {$/;"	l
user_leds_pins	am335x-pcm-953.dtsi	/^	user_leds_pins: pinmux_user_leds {$/;"	l
user_leds_pins	am335x-pepper.dts	/^	user_leds_pins: pinmux_user_leds {$/;"	l
user_leds_s0	am335x-bone-common.dtsi	/^	user_leds_s0: user_leds_s0 {$/;"	l
user_leds_s0	am335x-boneblue.dts	/^	user_leds_s0: user_leds_s0 {$/;"	l
user_leds_s0	am335x-evmsk.dts	/^	user_leds_s0: user_leds_s0 {$/;"	l
user_leds_s0	am335x-shc.dts	/^	user_leds_s0: user_leds_s0 {$/;"	l
usia_u0_sclk	emev2.dtsi	/^		usia_u0_sclk: usia_u0_sclk@4a0,1 {$/;"	l
usia_u0_sclkdiv	emev2.dtsi	/^		usia_u0_sclkdiv: usia_u0_sclkdiv@610,0 {$/;"	l
usib_u1_sclk	emev2.dtsi	/^		usib_u1_sclk: usib_u1_sclk@4b8,1 {$/;"	l
usib_u1_sclkdiv	emev2.dtsi	/^		usib_u1_sclkdiv: usib_u1_sclkdiv@65c,0 {$/;"	l
usib_u2_sclk	emev2.dtsi	/^		usib_u2_sclk: usib_u2_sclk@4bc,1 {$/;"	l
usib_u2_sclkdiv	emev2.dtsi	/^		usib_u2_sclkdiv: usib_u2_sclkdiv@65c,16 {$/;"	l
usib_u3_sclk	emev2.dtsi	/^		usib_u3_sclk: usib_u3_sclk@4c0,1 {$/;"	l
usib_u3_sclkdiv	emev2.dtsi	/^		usib_u3_sclkdiv: usib_u3_sclkdiv@660,0 {$/;"	l
usim_ck	omap44xx-clocks.dtsi	/^	usim_ck: usim_ck@1858 {$/;"	l
usim_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	usim_fck: usim_fck {$/;"	l
usim_fclk	omap44xx-clocks.dtsi	/^	usim_fclk: usim_fclk@1858 {$/;"	l
usim_gate_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	usim_gate_fck: usim_gate_fck@c00 {$/;"	l
usim_ick	omap36xx-omap3430es2plus-clocks.dtsi	/^	usim_ick: usim_ick@c10 {$/;"	l
usim_mux_fck	omap36xx-omap3430es2plus-clocks.dtsi	/^	usim_mux_fck: usim_mux_fck@c40 {$/;"	l
usp0	atlas6.dtsi	/^			usp0: usp@b0080000 {$/;"	l
usp0	prima2.dtsi	/^			usp0: usp@b0080000 {$/;"	l
usp0_only_urfs_pins_a	atlas6.dtsi	/^				usp0_only_urfs_pins_a: usp0@3 {$/;"	l	label:gpio
usp0_only_urfs_pins_a	prima2.dtsi	/^                                usp0_only_urfs_pins_a: usp0@3 {$/;"	l	label:gpio
usp0_only_utfs_pins_a	atlas6.dtsi	/^				usp0_only_utfs_pins_a: usp0@2 {$/;"	l	label:gpio
usp0_only_utfs_pins_a	prima2.dtsi	/^                                usp0_only_utfs_pins_a: usp0@2 {$/;"	l	label:gpio
usp0_pins_a	atlas6.dtsi	/^                                usp0_pins_a: usp0@0 {$/;"	l	label:gpio
usp0_pins_a	prima2.dtsi	/^                                usp0_pins_a: usp0@0 {$/;"	l	label:gpio
usp0_uart_nostreamctrl_pins_a	atlas6.dtsi	/^				usp0_uart_nostreamctrl_pins_a: usp0@1 {$/;"	l	label:gpio
usp0_uart_nostreamctrl_pins_a	prima2.dtsi	/^				usp0_uart_nostreamctrl_pins_a: usp0@1 {$/;"	l	label:gpio
usp1	atlas6.dtsi	/^			usp1: usp@b0090000 {$/;"	l
usp1	atlas7.dtsi	/^			usp1: usp@10d30000 {$/;"	l
usp1	prima2.dtsi	/^			usp1: usp@b0090000 {$/;"	l
usp1_pins_a	atlas6.dtsi	/^                                usp1_pins_a: usp1@0 {$/;"	l	label:gpio
usp1_pins_a	prima2.dtsi	/^                                usp1_pins_a: usp1@0 {$/;"	l	label:gpio
usp1_uart_nostreamctrl_pins_a	atlas6.dtsi	/^				usp1_uart_nostreamctrl_pins_a: usp1@1 {$/;"	l	label:gpio
usp1_uart_nostreamctrl_pins_a	prima2.dtsi	/^				usp1_uart_nostreamctrl_pins_a: usp1@1 {$/;"	l	label:gpio
usp2	atlas7.dtsi	/^			usp2: usp@10d40000 {$/;"	l
usp2	prima2.dtsi	/^			usp2: usp@b00a0000 {$/;"	l
usp2_pins_a	prima2.dtsi	/^                                usp2_pins_a: usp2@0 {$/;"	l	label:gpio
usp2_uart_nostreamctrl_pins_a	prima2.dtsi	/^				usp2_uart_nostreamctrl_pins_a: usp2@1 {$/;"	l	label:gpio
usp3	atlas7.dtsi	/^			usp3: usp@11001000 {$/;"	l
utmi	at91sam9g45.dtsi	/^				utmi: utmick {$/;"	l	label:pmc
utmi	at91sam9rl.dtsi	/^				utmi: utmick {$/;"	l	label:pmc
utmi	at91sam9x5.dtsi	/^				utmi: utmick {$/;"	l	label:pmc
utmi	sama5d2.dtsi	/^				utmi: utmick {$/;"	l	label:pmc
utmi	sama5d3.dtsi	/^				utmi: utmick {$/;"	l	label:pmc
utmi	sama5d4.dtsi	/^				utmi: utmick {$/;"	l	label:pmc
utmi_p1_gfclk	omap44xx-clocks.dtsi	/^	utmi_p1_gfclk: utmi_p1_gfclk@1358 {$/;"	l
utmi_p1_gfclk	omap54xx-clocks.dtsi	/^	utmi_p1_gfclk: utmi_p1_gfclk@1658 {$/;"	l
utmi_p2_gfclk	omap44xx-clocks.dtsi	/^	utmi_p2_gfclk: utmi_p2_gfclk@1358 {$/;"	l
utmi_p2_gfclk	omap54xx-clocks.dtsi	/^	utmi_p2_gfclk: utmi_p2_gfclk@1658 {$/;"	l
utmi_phy_clkout_ck	omap44xx-clocks.dtsi	/^	utmi_phy_clkout_ck: utmi_phy_clkout_ck {$/;"	l
ux500_serial0	ste-dbx5x0.dtsi	/^		ux500_serial0: uart@80120000 {$/;"	l
ux500_serial1	ste-dbx5x0.dtsi	/^		ux500_serial1: uart@80121000 {$/;"	l
ux500_serial2	ste-dbx5x0.dtsi	/^		ux500_serial2: uart@80007000 {$/;"	l
v1_5d	am437x-idk-evm.dts	/^	v1_5d: fixed-regulator-v1_5d{$/;"	l
v1_5dreg	am437x-idk-evm.dts	/^	v1_5dreg: fixed-regulator-v1_5dreg{$/;"	l
v1_8d	am437x-idk-evm.dts	/^	v1_8d: fixed-regulator-v1_8d{$/;"	l
v1_8dreg	am437x-idk-evm.dts	/^	v1_8dreg: fixed-regulator-v1_8dreg{$/;"	l
v1v8	twl6030.dtsi	/^	v1v8: regulator-v1v8 {$/;"	l
v24_0d	am437x-idk-evm.dts	/^	v24_0d: fixed-regulator-v24_0d {$/;"	l
v2m_clcd_pads	vexpress-v2m-rs1.dtsi	/^					v2m_clcd_pads: endpoint {$/;"	l
v2m_clcd_pads	vexpress-v2m.dtsi	/^					v2m_clcd_pads: endpoint {$/;"	l
v2m_clcd_panel	vexpress-v2m-rs1.dtsi	/^						v2m_clcd_panel: endpoint {$/;"	l
v2m_clcd_panel	vexpress-v2m.dtsi	/^						v2m_clcd_panel: endpoint {$/;"	l
v2m_clk24mhz	vexpress-v2m-rs1.dtsi	/^		v2m_clk24mhz: clk24mhz {$/;"	l
v2m_clk24mhz	vexpress-v2m.dtsi	/^		v2m_clk24mhz: clk24mhz {$/;"	l
v2m_fixed_3v3	vexpress-v2m-rs1.dtsi	/^		v2m_fixed_3v3: fixed-regulator-0 {$/;"	l
v2m_fixed_3v3	vexpress-v2m.dtsi	/^		v2m_fixed_3v3: fixed-regulator-0 {$/;"	l
v2m_flash_gpios	vexpress-v2m-rs1.dtsi	/^				v2m_flash_gpios: sys_flash {$/;"	l	label:v2m_sysreg
v2m_flash_gpios	vexpress-v2m.dtsi	/^				v2m_flash_gpios: sys_flash {$/;"	l	label:v2m_sysreg
v2m_i2c_dvi	vexpress-v2m-rs1.dtsi	/^			v2m_i2c_dvi: i2c@160000 {$/;"	l
v2m_i2c_dvi	vexpress-v2m.dtsi	/^			v2m_i2c_dvi: i2c@16000 {$/;"	l
v2m_i2c_pcie	vexpress-v2m-rs1.dtsi	/^			v2m_i2c_pcie: i2c@30000 {$/;"	l
v2m_i2c_pcie	vexpress-v2m.dtsi	/^			v2m_i2c_pcie: i2c@2000 {$/;"	l
v2m_led_gpios	vexpress-v2m-rs1.dtsi	/^				v2m_led_gpios: sys_led {$/;"	l	label:v2m_sysreg
v2m_led_gpios	vexpress-v2m.dtsi	/^				v2m_led_gpios: sys_led {$/;"	l	label:v2m_sysreg
v2m_mmc_gpios	vexpress-v2m-rs1.dtsi	/^				v2m_mmc_gpios: sys_mci {$/;"	l	label:v2m_sysreg
v2m_mmc_gpios	vexpress-v2m.dtsi	/^				v2m_mmc_gpios: sys_mci {$/;"	l	label:v2m_sysreg
v2m_oscclk1	vexpress-v2m-rs1.dtsi	/^			v2m_oscclk1: oscclk1 {$/;"	l
v2m_oscclk1	vexpress-v2m.dtsi	/^			v2m_oscclk1: oscclk1 {$/;"	l
v2m_oscclk2	vexpress-v2m-rs1.dtsi	/^			v2m_oscclk2: oscclk2 {$/;"	l
v2m_oscclk2	vexpress-v2m.dtsi	/^			v2m_oscclk2: oscclk2 {$/;"	l
v2m_refclk1mhz	vexpress-v2m-rs1.dtsi	/^		v2m_refclk1mhz: refclk1mhz {$/;"	l
v2m_refclk1mhz	vexpress-v2m.dtsi	/^		v2m_refclk1mhz: refclk1mhz {$/;"	l
v2m_refclk32khz	vexpress-v2m-rs1.dtsi	/^		v2m_refclk32khz: refclk32khz {$/;"	l
v2m_refclk32khz	vexpress-v2m.dtsi	/^		v2m_refclk32khz: refclk32khz {$/;"	l
v2m_serial0	vexpress-v2m-rs1.dtsi	/^			v2m_serial0: uart@90000 {$/;"	l
v2m_serial0	vexpress-v2m.dtsi	/^			v2m_serial0: uart@9000 {$/;"	l
v2m_serial1	vexpress-v2m-rs1.dtsi	/^			v2m_serial1: uart@a0000 {$/;"	l
v2m_serial1	vexpress-v2m.dtsi	/^			v2m_serial1: uart@a000 {$/;"	l
v2m_serial2	vexpress-v2m-rs1.dtsi	/^			v2m_serial2: uart@b0000 {$/;"	l
v2m_serial2	vexpress-v2m.dtsi	/^			v2m_serial2: uart@b000 {$/;"	l
v2m_serial3	vexpress-v2m-rs1.dtsi	/^			v2m_serial3: uart@c0000 {$/;"	l
v2m_serial3	vexpress-v2m.dtsi	/^			v2m_serial3: uart@c000 {$/;"	l
v2m_sysctl	vexpress-v2m-rs1.dtsi	/^			v2m_sysctl: sysctl@20000 {$/;"	l
v2m_sysctl	vexpress-v2m.dtsi	/^			v2m_sysctl: sysctl@1000 {$/;"	l
v2m_sysreg	vexpress-v2m-rs1.dtsi	/^			v2m_sysreg: sysreg@10000 {$/;"	l
v2m_sysreg	vexpress-v2m.dtsi	/^			v2m_sysreg: sysreg@0 {$/;"	l
v2m_timer01	vexpress-v2m-rs1.dtsi	/^			v2m_timer01: timer@110000 {$/;"	l
v2m_timer01	vexpress-v2m.dtsi	/^			v2m_timer01: timer@11000 {$/;"	l
v2m_timer23	vexpress-v2m-rs1.dtsi	/^			v2m_timer23: timer@120000 {$/;"	l
v2m_timer23	vexpress-v2m.dtsi	/^			v2m_timer23: timer@12000 {$/;"	l
v2m_video_ram	vexpress-v2m-rs1.dtsi	/^		v2m_video_ram: vram@2,00000000 {$/;"	l
v2m_video_ram	vexpress-v2m.dtsi	/^		v2m_video_ram: vram@3,00000000 {$/;"	l
v2v1	twl6030.dtsi	/^	v2v1: regulator-v2v1 {$/;"	l
v3_3d	am437x-idk-evm.dts	/^	v3_3d: fixed-regulator-v3_3d {$/;"	l
v3_3d	am57xx-idk-common.dtsi	/^	v3_3d: fixedregulator-v3_3d {$/;"	l
v3d	bcm-cygnus.dtsi	/^		v3d: v3d@180a2000 {$/;"	l
v3d	bcm283x.dtsi	/^		v3d: v3d@7ec00000 {$/;"	l
v3p3_fixed	qcom-apq8064-cm-qs600.dts	/^		v3p3_fixed: v3p3 {$/;"	l
v3v3c_reg	am335x-pepper.dts	/^	v3v3c_reg: fixedregulator1 {$/;"	l
v3v8_rf_reg	at91-kizbox2.dts	/^						v3v8_rf_reg: LDO_REG4 {$/;"	l	label:i2c1.pmic
v7_cpu0	bcm2836.dtsi	/^		v7_cpu0: cpu@0 {$/;"	l	label:cpus
v7_cpu1	bcm2836.dtsi	/^		v7_cpu1: cpu@1 {$/;"	l	label:cpus
v7_cpu2	bcm2836.dtsi	/^		v7_cpu2: cpu@2 {$/;"	l	label:cpus
v7_cpu3	bcm2836.dtsi	/^		v7_cpu3: cpu@3 {$/;"	l	label:cpus
vadc	imx6sx.dtsi	/^				vadc: vadc@02228000 {$/;"	l	label:aips3
vadc_ep	imx6sx-19x19-arm2.dts	/^		vadc_ep: endpoint {$/;"	l
vadc_ep	imx6sx-sabreauto.dts	/^		vadc_ep: endpoint {$/;"	l
vadc_ep	imx6sx-sdb.dtsi	/^		vadc_ep: endpoint {$/;"	l
vadc_ep	imx6sxea-com-kit.dts	/^		vadc_ep: endpoint {$/;"	l
vadc_ep	imx6sxea-com-kit_v2.dts	/^		vadc_ep: endpoint {$/;"	l
vadc_ep	imx6sxea-com.dtsi	/^		vadc_ep: endpoint {$/;"	l
vadc_ep	imx6sxscm-evb.dts	/^		vadc_ep: endpoint {$/;"	l
valive_reg	exynos4210-trats.dts	/^			valive_reg: LDO2 {$/;"	l
vana	twl6030.dtsi	/^	vana: regulator-vana {$/;"	l
var_104m_clk	bcm11351.dtsi	/^		var_104m_clk: var_104m {$/;"	l
var_104m_clk	bcm21664.dtsi	/^		var_104m_clk: var_104m {$/;"	l
var_104m_clk	bcm23550.dtsi	/^		var_104m_clk: var_104m {$/;"	l
var_13m_clk	bcm11351.dtsi	/^		var_13m_clk: var_13m {$/;"	l
var_13m_clk	bcm21664.dtsi	/^		var_13m_clk: var_13m {$/;"	l
var_13m_clk	bcm23550.dtsi	/^		var_13m_clk: var_13m {$/;"	l
var_156m_clk	bcm11351.dtsi	/^		var_156m_clk: var_156m {$/;"	l
var_156m_clk	bcm21664.dtsi	/^		var_156m_clk: var_156m {$/;"	l
var_156m_clk	bcm23550.dtsi	/^		var_156m_clk: var_156m {$/;"	l
var_208m_clk	bcm11351.dtsi	/^		var_208m_clk: var_208m {$/;"	l
var_312m_clk	bcm11351.dtsi	/^		var_312m_clk: var_312m {$/;"	l
var_52m_clk	bcm11351.dtsi	/^		var_52m_clk: var_52m {$/;"	l
var_52m_clk	bcm21664.dtsi	/^		var_52m_clk: var_52m {$/;"	l
var_52m_clk	bcm23550.dtsi	/^		var_52m_clk: var_52m {$/;"	l
var_96m_clk	bcm11351.dtsi	/^		var_96m_clk: var_96m {$/;"	l
var_96m_clk	bcm21664.dtsi	/^		var_96m_clk: var_96m {$/;"	l
var_96m_clk	bcm23550.dtsi	/^		var_96m_clk: var_96m {$/;"	l
varm_breg	exynos4210-trats.dts	/^			varm_breg: BUCK1 {$/;"	l
vaudio	motorola-cpcap-mapphone.dtsi	/^	vaudio: VAUDIO {$/;"	l
vaudio_hf_hrefv60_mode	ste-hrefv60plus.dtsi	/^				vaudio_hf_hrefv60_mode: vaudio_hf_hrefv60 {$/;"	l
vaudio_reg	imx27-phytec-phycore-som.dtsi	/^			vaudio_reg: vaudio {$/;"	l	label:pmic
vaudio_reg	imx51-babbage.dts	/^			vaudio_reg: vaudio {$/;"	l	label:pmic
vaudio_reg	imx51-digi-connectcore-som.dtsi	/^			vaudio_reg: vaudio {$/;"	l	label:pmic
vaux1	twl4030.dtsi	/^	vaux1: regulator-vaux1 {$/;"	l
vaux1	twl6030.dtsi	/^	vaux1: regulator-vaux1 {$/;"	l
vaux1_reg	am335x-baltos.dtsi	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-evm.dts	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-evmsk.dts	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-icev2.dts	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-igep0033.dtsi	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-lxm.dts	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-moxa-uc-8100-me-t.dts	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am335x-phycore-som.dtsi	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	am3517-craneboard.dts	/^		vaux1_reg: regulator@9 {$/;"	l
vaux1_reg	tps65910.dtsi	/^		vaux1_reg: regulator@9 {$/;"	l
vaux2	omap3-lilly-dbb056.dts	/^	vaux2: regulator-vaux2 {$/;"	l
vaux2	twl4030.dtsi	/^	vaux2: regulator-vaux2 {$/;"	l
vaux2	twl6030.dtsi	/^	vaux2: regulator-vaux2 {$/;"	l
vaux2_reg	am335x-baltos.dtsi	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-evm.dts	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-evmsk.dts	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-icev2.dts	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-igep0033.dtsi	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-lxm.dts	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-moxa-uc-8100-me-t.dts	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am335x-phycore-som.dtsi	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	am3517-craneboard.dts	/^		vaux2_reg: regulator@10 {$/;"	l
vaux2_reg	tps65910.dtsi	/^		vaux2_reg: regulator@10 {$/;"	l
vaux3	twl4030.dtsi	/^	vaux3: regulator-vaux3 {$/;"	l
vaux3	twl6030.dtsi	/^	vaux3: regulator-vaux3 {$/;"	l
vaux33_reg	am335x-baltos.dtsi	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-evm.dts	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-evmsk.dts	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-icev2.dts	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-igep0033.dtsi	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-lxm.dts	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-moxa-uc-8100-me-t.dts	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	am335x-phycore-som.dtsi	/^		vaux33_reg: regulator@11 {$/;"	l
vaux33_reg	tps65910.dtsi	/^		vaux33_reg: regulator@11 {$/;"	l
vaux4	twl4030.dtsi	/^	vaux4: regulator-vaux4 {$/;"	l
vbat	am335x-baltos.dtsi	/^	vbat: fixedregulator0 {$/;"	l
vbat	am335x-evm.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	am335x-evmsk.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	am335x-icev2.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	am335x-igep0033.dtsi	/^	vbat: fixedregulator0 {$/;"	l
vbat	am335x-lxm.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	am335x-moxa-uc-8100-me-t.dts	/^	vbat: vbat-regulator {$/;"	l
vbat	am335x-pepper.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	am3517-craneboard.dts	/^	vbat: fixedregulator {$/;"	l
vbat	am43x-epos-evm.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	da850-evm.dts	/^	vbat: fixedregulator0 {$/;"	l
vbat	exynos5250-snow-common.dtsi	/^	vbat: vbat-fixed-regulator {$/;"	l
vbat	exynos5420-peach-pit.dts	/^	vbat: fixed-regulator {$/;"	l
vbat	exynos5800-peach-pi.dts	/^	vbat: fixed-regulator {$/;"	l
vbat	omap4-sdp.dts	/^	vbat: fixedregulator-vbat {$/;"	l
vbat	omap4-var-som-om44.dtsi	/^	vbat: fixedregulator-vbat {$/;"	l
vbat	qcom-msm8660.dtsi	/^					vbat: adc-channel@01 {$/;"	l	label:xoadc
vbat_wl	rk3288-firefly-reload.dts	/^	vbat_wl: wifi-regulator {$/;"	l
vbat_wl	rk3288-firefly.dtsi	/^	vbat_wl: vcc_sys: vsys-regulator {$/;"	l
vbb_reg	tps65910.dtsi	/^		vbb_reg: regulator@13 {$/;"	l
vbus_reg	bcm59056.dtsi	/^		vbus_reg: vbus {$/;"	l
vbus_reg	nspire.dtsi	/^	vbus_reg: vbus_reg {$/;"	l
vbus_reg	tegra20-seaboard.dts	/^		vbus_reg: regulator@3 {$/;"	l
vbus_reg	tegra20-trimslice.dts	/^		vbus_reg: regulator@2 {$/;"	l
vc4	bcm-cygnus.dtsi	/^		vc4: gpu {$/;"	l
vc4	bcm283x.dtsi	/^		vc4: gpu {$/;"	l
vcam	motorola-cpcap-mapphone.dtsi	/^	vcam: VCAM {$/;"	l
vcam_reg	exynos4210-trats.dts	/^			vcam_reg: LDO7 {$/;"	l
vcam_reg	imx27-phytec-phycore-som.dtsi	/^			vcam_reg: vcam {$/;"	l	label:pmic
vcam_reg	imx51-babbage.dts	/^			vcam_reg: vcam {$/;"	l	label:pmic
vcam_reg	imx51-digi-connectcore-som.dtsi	/^			vcam_reg: vcam {$/;"	l	label:pmic
vcc	lpc4350-hitex-eval.dts	/^	vcc: vcc_fixed {$/;"	l
vcc	lpc4357-ea4357-devkit.dts	/^	vcc: vcc_fixed {$/;"	l
vcc	twl4030.dtsi	/^	vcc: regulator-vdd1 {$/;"	l
vcc135_ddr	rk3288-veyron.dtsi	/^			vcc135_ddr: DCDC_REG3 {$/;"	l
vcc18	rk3066a-rayeager.dts	/^			vcc18: regulator@5 {$/;"	l	label:tps
vcc18	rk3188-radxarock.dts	/^			vcc18: REG7 {$/;"	l	label:act8846
vcc18_cif	rk3066a-bqcurie2.dts	/^			vcc18_cif: regulator@5 {$/;"	l	label:tps
vcc18_cif	rk3066a-marsboard.dts	/^			vcc18_cif: regulator@5 {$/;"	l	label:tps
vcc18_codec	rk3288-tinker.dts	/^			vcc18_codec: LDO_REG4 {$/;"	l
vcc18_codec	rk3288-veyron-analog-audio.dtsi	/^		vcc18_codec: LDO_REG6 {$/;"	l
vcc18_dvp	rk3288-popmetal.dts	/^	vcc18_dvp: vcc18-dvp-regulator {$/;"	l
vcc18_hdmi	rk3288-veyron-brain.dts	/^		vcc18_hdmi: SWITCH_REG2 {$/;"	l
vcc18_lcd	rk3036-kylin.dts	/^			vcc18_lcd: LDO_REG4 {$/;"	l
vcc18_lcd	rk3288-evb-act8846.dts	/^			vcc18_lcd: REG12 {$/;"	l	label:act8846
vcc18_lcd	rk3288-evb-rk808.dts	/^			vcc18_lcd: LDO_REG4 {$/;"	l
vcc18_lcd	rk3288-fennec.dts	/^			vcc18_lcd: LDO_REG8 {$/;"	l
vcc18_lcd	rk3288-firefly-reload-core.dtsi	/^			vcc18_lcd: REG12 {$/;"	l	label:act8846
vcc18_lcd	rk3288-firefly.dtsi	/^			vcc18_lcd: REG12 {$/;"	l	label:act8846
vcc18_lcd	rk3288-miqi.dts	/^			vcc18_lcd: REG12 {$/;"	l	label:act8846
vcc18_lcd	rk3288-popmetal.dts	/^			vcc18_lcd: LDO_REG4 {$/;"	l
vcc18_lcd	rk3288-r89.dts	/^			vcc18_lcd: REG12 {$/;"	l	label:act8846
vcc18_lcd	rk3288-rock2-som.dtsi	/^			vcc18_lcd: REG12 {$/;"	l	label:act8846
vcc18_lcd	rk3288-tinker.dts	/^			vcc18_lcd: LDO_REG8 {$/;"	l
vcc18_lcd	rk3288-veyron-jaq.dts	/^	vcc18_lcd: vcc18-lcd {$/;"	l
vcc18_lcd	rk3288-veyron-jerry.dts	/^	vcc18_lcd: vcc18-lcd {$/;"	l
vcc18_lcd	rk3288-veyron-mickey.dts	/^		vcc18_lcd: LDO_REG8 {$/;"	l
vcc18_lcd	rk3288-veyron-minnie.dts	/^	vcc18_lcd: vcc18-lcd {$/;"	l
vcc18_lcd	rk3288-veyron-pinky.dts	/^		vcc18_lcd: SWITCH_REG2 {$/;"	l
vcc18_lcd	rk3288-veyron-speedy.dts	/^	vcc18_lcd: vcc18-lcd {$/;"	l
vcc18_ldo1	rk3288-tinker.dts	/^			vcc18_ldo1: LDO_REG1 {$/;"	l
vcc18_wl	rk3288-veyron.dtsi	/^			vcc18_wl: vcc18_flashio: vcc_18: DCDC_REG4 {$/;"	l
vcc1v8	am335x-pcm-953.dtsi	/^		vcc1v8: fixedregulator@2 {$/;"	l
vcc25_hdmi	rk3066a-bqcurie2.dts	/^			vcc25_hdmi: regulator@9 {$/;"	l	label:tps
vcc25_hdmi	rk3066a-marsboard.dts	/^			vcc25_hdmi: regulator@9 {$/;"	l	label:tps
vcc25_hdmi	rk3066a-rayeager.dts	/^			vcc25_hdmi: regulator@9 {$/;"	l	label:tps
vcc28	rk3188-radxarock.dts	/^			vcc28: REG12 {$/;"	l	label:act8846
vcc28_cif	rk3066a-bqcurie2.dts	/^			vcc28_cif: regulator@12 {$/;"	l	label:tps
vcc28_cif	rk3066a-marsboard.dts	/^			vcc28_cif: regulator@12 {$/;"	l	label:tps
vcc28_cif	rk3066a-rayeager.dts	/^			vcc28_cif: regulator@12 {$/;"	l	label:tps
vcc28_dvp	rk3288-firefly-reload.dts	/^	vcc28_dvp: vcc28-dvp-regulator {$/;"	l
vcc28_dvp	rk3288-firefly.dtsi	/^	vcc28_dvp: vcc28-dvp-regulator {$/;"	l
vcc28_dvp	rk3288-popmetal.dts	/^	vcc28_dvp: vcc28-dvp-regulator {$/;"	l
vcc33_ccd	rk3288-veyron-chromebook.dtsi	/^		vcc33_ccd: LDO_REG8 {$/;"	l
vcc33_io	rk3288-veyron-brain.dts	/^	vcc33_io: vcc33_io {$/;"	l
vcc33_io	rk3288-veyron-mickey.dts	/^	vcc33_io: vcc33_io {$/;"	l
vcc33_io	rk3288-veyron.dtsi	/^			vcc33_io: LDO_REG1 {$/;"	l
vcc33_lan	rk3288-tinker.dts	/^			vcc33_lan: SWITCH_REG2 {$/;"	l
vcc33_lcd	rk3288-veyron.dtsi	/^			vcc33_lcd: SWITCH_REG1 {$/;"	l
vcc33_mipi	rk3288-tinker.dts	/^			vcc33_mipi: LDO_REG2 {$/;"	l
vcc33_sd	rk3288-tinker.dts	/^			vcc33_sd: SWITCH_REG1 {$/;"	l
vcc33_sd	rk3288-veyron-sdmmc.dtsi	/^		vcc33_sd: LDO_REG5 {$/;"	l
vcc33_sys	rk3288-veyron-brain.dts	/^	vcc33_sys: vcc33-sys {$/;"	l
vcc33_sys	rk3288-veyron-chromebook.dtsi	/^	vcc33_sys: vcc33-sys {$/;"	l
vcc33_sys	rk3288-veyron.dtsi	/^	vcc33_sys: vcc33-sys {$/;"	l
vcc33_touch	rk3288-veyron-minnie.dts	/^		vcc33_touch: LDO_REG2 {$/;"	l
vcc3v3	am335x-pcm-953.dtsi	/^		vcc3v3: fixedregulator@1 {$/;"	l
vcc3v3	am335x-wega.dtsi	/^		vcc3v3: fixedregulator1 {$/;"	l
vcc3v3	qcom-apq8064-arrow-sd-600eval.dts	/^		vcc3v3: vcc3v3 {$/;"	l
vcc3v3_dcin_reg	keystone-k2g-evm.dts	/^	vcc3v3_dcin_reg: fixedregulator-vcc3v3-dcin {$/;"	l
vcc50_hdmi	rk3288-veyron.dtsi	/^	vcc50_hdmi: vcc50-hdmi {$/;"	l
vcc50_hdmi_en	rk3288-veyron-brain.dts	/^		vcc50_hdmi_en: vcc50-hdmi-en {$/;"	l
vcc50_hdmi_en	rk3288-veyron-jaq.dts	/^		vcc50_hdmi_en: vcc50-hdmi-en {$/;"	l
vcc50_hdmi_en	rk3288-veyron-jerry.dts	/^		vcc50_hdmi_en: vcc50-hdmi-en {$/;"	l
vcc50_hdmi_en	rk3288-veyron-minnie.dts	/^		vcc50_hdmi_en: vcc50-hdmi-en {$/;"	l
vcc50_hdmi_en	rk3288-veyron-speedy.dts	/^		vcc50_hdmi_en: vcc50-hdmi-en {$/;"	l
vcc5_host1	rk3288-veyron-chromebook.dtsi	/^	vcc5_host1: vcc5-host1-regulator {$/;"	l
vcc5_host2	rk3288-veyron-brain.dts	/^	vcc5_host2: vcc5-host2-regulator {$/;"	l
vcc5v	am335x-phycore-som.dtsi	/^		vcc5v: fixedregulator0 {$/;"	l
vcc5v	da850-lego-ev3.dts	/^	vcc5v: regulator1 {$/;"	l
vcc5v_otg	rk3288-veyron-chromebook.dtsi	/^	vcc5v_otg: vcc5v-otg-regulator {$/;"	l
vcc5v_otg	stm32f429-disco.dts	/^	vcc5v_otg: vcc5v-otg-regulator {$/;"	l
vcc5v_otg	stm32f469-disco.dts	/^	vcc5v_otg: vcc5v-otg-regulator {$/;"	l
vcc5v_pins	da850-lego-ev3.dts	/^	vcc5v_pins: pinmux_vcc5v {$/;"	l
vcc5v_touch	rk3288-veyron-minnie.dts	/^		vcc5v_touch: SWITCH_REG2 {$/;"	l
vcc_18	rk3036-kylin.dts	/^			vcc_18: LDO_REG7 {$/;"	l
vcc_18	rk3066a-bqcurie2.dts	/^			vcc_18: regulator@8 {$/;"	l	label:tps
vcc_18	rk3066a-marsboard.dts	/^			vcc_18: regulator@8 {$/;"	l	label:tps
vcc_18	rk3188-radxarock.dts	/^			vcc_18: REG11 {$/;"	l	label:act8846
vcc_18	rk3288-evb-act8846.dts	/^			vcc_18: REG11 {$/;"	l	label:act8846
vcc_18	rk3288-evb-rk808.dts	/^			vcc_18: LDO_REG7 {$/;"	l
vcc_18	rk3288-fennec.dts	/^			vcc_18: LDO_REG7 {$/;"	l
vcc_18	rk3288-miqi.dts	/^			vcc_18: REG11 {$/;"	l	label:act8846
vcc_18	rk3288-popmetal.dts	/^			vcc_18: LDO_REG7 {$/;"	l
vcc_18	rk3288-r89.dts	/^			vcc_18: REG11 {$/;"	l	label:act8846
vcc_18	rk3288-rock2-som.dtsi	/^			vcc_18: REG11 {$/;"	l	label:act8846
vcc_18	rk3288-tinker.dts	/^			vcc_18: LDO_REG7 {$/;"	l
vcc_18	rv1108-evb.dts	/^			vcc_18: LDO_REG2 {$/;"	l
vcc_1v2_reg	at91-kizbox2.dts	/^						vcc_1v2_reg: DCDC_REG2 {$/;"	l	label:i2c1.pmic
vcc_1v2_reg	at91-sama5d3_xplained.dts	/^						vcc_1v2_reg: DCDC_REG2 {$/;"	l	label:i2c1.pmic
vcc_1v2_reg	sama5d3xcm_cmp.dtsi	/^						vcc_1v2_reg: DCDC_REG2 {$/;"	l	label:i2c1.pmic
vcc_1v8_reg	at91-kizbox2.dts	/^						vcc_1v8_reg: DCDC_REG1 {$/;"	l	label:i2c1.pmic
vcc_1v8_reg	at91-sama5d3_xplained.dts	/^						vcc_1v8_reg: DCDC_REG1 {$/;"	l	label:i2c1.pmic
vcc_1v8_reg	sama5d3xcm_cmp.dtsi	/^						vcc_1v8_reg: DCDC_REG1 {$/;"	l	label:i2c1.pmic
vcc_20	rk3288-evb-act8846.dts	/^			vcc_20: REG4 {$/;"	l	label:act8846
vcc_20	rk3288-firefly-reload-core.dtsi	/^			vcc_20: REG4 {$/;"	l	label:act8846
vcc_20	rk3288-firefly.dtsi	/^			vcc_20: REG4 {$/;"	l	label:act8846
vcc_20	rk3288-miqi.dts	/^			vcc_20: REG4 {$/;"	l	label:act8846
vcc_20	rk3288-r89.dts	/^			vcc_20: REG4 {$/;"	l	label:act8846
vcc_20	rk3288-rock2-som.dtsi	/^			vcc_20: REG4 {$/;"	l	label:act8846
vcc_24v_reg	tegra20-medcom-wide.dts	/^		vcc_24v_reg: regulator@100 {$/;"	l
vcc_24v_reg	tegra20-plutux.dts	/^		vcc_24v_reg: regulator@100 {$/;"	l
vcc_24v_reg	tegra20-tec.dts	/^		vcc_24v_reg: regulator@100 {$/;"	l
vcc_25	rk3066a-bqcurie2.dts	/^			vcc_25: regulator@7 {$/;"	l	label:tps
vcc_25	rk3066a-marsboard.dts	/^			vcc_25: regulator@7 {$/;"	l	label:tps
vcc_25	rk3066a-rayeager.dts	/^			vcc_25: regulator@7 {$/;"	l	label:tps
vcc_3v3_reg	at91-kizbox2.dts	/^						vcc_3v3_reg: DCDC_REG3 {$/;"	l	label:i2c1.pmic
vcc_3v3_reg	at91-sama5d3_xplained.dts	/^						vcc_3v3_reg: DCDC_REG3 {$/;"	l	label:i2c1.pmic
vcc_3v3_reg	at91-sama5d4_ma5d4.dtsi	/^	vcc_3v3_reg: fixedregulator_3v3 {$/;"	l
vcc_3v3_reg	at91-sama5d4_xplained.dts	/^	vcc_3v3_reg: fixedregulator_3v3 {$/;"	l
vcc_3v3_reg	at91-vinco.dts	/^	vcc_3v3_reg: fixedregulator_3v3 {$/;"	l
vcc_3v3_reg	sama5d3xcm_cmp.dtsi	/^						vcc_3v3_reg: DCDC_REG3 {$/;"	l	label:i2c1.pmic
vcc_5v	rk3288-firefly-reload.dts	/^	vcc_5v: vcc_sys: vsys-regulator {$/;"	l
vcc_5v	rk3288-firefly.dtsi	/^	vcc_5v: usb-regulator {$/;"	l
vcc_5v	rk3288-veyron-chromebook.dtsi	/^	vcc_5v: vcc-5v {$/;"	l
vcc_5v	rk3288-veyron-mickey.dts	/^	vcc_5v: vcc-5v {$/;"	l
vcc_5v	rk3288-veyron.dtsi	/^	vcc_5v: vcc-5v {$/;"	l
vcc_cif	rk3188-px3-evb.dts	/^			vcc_cif: LDO_REG1 {$/;"	l
vcc_ddr	rk3036-kylin.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rk3066a-bqcurie2.dts	/^			vcc_ddr: regulator@3 {$/;"	l	label:tps
vcc_ddr	rk3066a-marsboard.dts	/^			vcc_ddr: regulator@3 {$/;"	l	label:tps
vcc_ddr	rk3066a-rayeager.dts	/^			vcc_ddr: regulator@3 {$/;"	l	label:tps
vcc_ddr	rk3188-px3-evb.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rk3188-radxarock.dts	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-evb-act8846.dts	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-evb-rk808.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rk3288-fennec.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rk3288-firefly-reload-core.dtsi	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-firefly.dtsi	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-miqi.dts	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-phycore-som.dtsi	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rk3288-popmetal.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rk3288-r89.dts	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-rock2-som.dtsi	/^			vcc_ddr: REG1 {$/;"	l	label:act8846
vcc_ddr	rk3288-tinker.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_ddr	rv1108-evb.dts	/^			vcc_ddr: DCDC_REG3 {$/;"	l
vcc_emmc	rk3066a-rayeager.dts	/^	vcc_emmc: emmc-regulator {$/;"	l
vcc_flash	rk3288-firefly-reload-core.dtsi	/^	vcc_flash: flash-regulator {$/;"	l
vcc_flash	rk3288-firefly.dtsi	/^	vcc_flash: flash-regulator {$/;"	l
vcc_flash	rk3288-miqi.dts	/^	vcc_flash: flash-regulator {$/;"	l
vcc_flash	rk3288-popmetal.dts	/^	vcc_flash: flash-regulator {$/;"	l
vcc_flash	rk3288-rock2-som.dtsi	/^	vcc_flash: flash-regulator {$/;"	l
vcc_host	rk3066a-mk808.dts	/^	vcc_host: usb-host-regulator {$/;"	l
vcc_host	rk3066a-rayeager.dts	/^	vcc_host: usb-host-regulator {$/;"	l
vcc_host	rk3188-radxarock.dts	/^	vcc_host: usb-host-regulator {$/;"	l
vcc_host	rk3229-evb.dts	/^	vcc_host: vcc-host-regulator {$/;"	l
vcc_host	rk3288-evb.dtsi	/^	vcc_host: vcc-host-regulator {$/;"	l
vcc_host	rk3288-miqi.dts	/^	vcc_host: usb-host-regulator {$/;"	l
vcc_host	rk3288-r89.dts	/^	vcc_host: vcc-host-regulator {$/;"	l
vcc_host0_5v	rk3288-phycore-rdk.dts	/^	vcc_host0_5v: usb-host0-regulator {$/;"	l
vcc_host1_5v	rk3288-phycore-rdk.dts	/^	vcc_host1_5v: usb-host1-regulator {$/;"	l
vcc_host_5v	rk3288-firefly-reload.dts	/^	vcc_host_5v: usb-host-regulator {$/;"	l
vcc_host_5v	rk3288-firefly.dtsi	/^	vcc_host_5v: usb-host-regulator {$/;"	l
vcc_io	rk3036-kylin.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_io	rk3066a-bqcurie2.dts	/^			vcc_io: regulator@1 {$/;"	l	label:tps
vcc_io	rk3066a-marsboard.dts	/^			vcc_io: regulator@1 {$/;"	l	label:tps
vcc_io	rk3066a-mk808.dts	/^	vcc_io: vcc-io {$/;"	l
vcc_io	rk3066a-rayeager.dts	/^			vcc_io: regulator@1 {$/;"	l	label:tps
vcc_io	rk3188-px3-evb.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_io	rk3188-radxarock.dts	/^			vcc_io: REG4 {$/;"	l	label:act8846
vcc_io	rk3288-evb-act8846.dts	/^			vcc_io: REG2 {$/;"	l	label:act8846
vcc_io	rk3288-evb-rk808.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_io	rk3288-fennec.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_io	rk3288-firefly-reload-core.dtsi	/^			vcc_io: REG2 {$/;"	l	label:act8846
vcc_io	rk3288-firefly.dtsi	/^			vcc_io: REG2 {$/;"	l	label:act8846
vcc_io	rk3288-miqi.dts	/^			vcc_io: REG2 {$/;"	l	label:act8846
vcc_io	rk3288-popmetal.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_io	rk3288-r89.dts	/^			vcc_io: REG2 {$/;"	l	label:act8846
vcc_io	rk3288-rock2-som.dtsi	/^			vcc_io: vccio_codec: REG2 {$/;"	l	label:act8846
vcc_io	rk3288-tinker.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_io	rv1108-evb.dts	/^			vcc_io: DCDC_REG4 {$/;"	l
vcc_jetta33	rk3188-px3-evb.dts	/^			vcc_jetta33: LDO_REG2 {$/;"	l
vcc_lan	rk3288-fennec.dts	/^			vcc_lan: SWITCH_REG2 {$/;"	l
vcc_lan	rk3288-firefly-reload-core.dtsi	/^			vcc_lan: REG9 {$/;"	l	label:act8846
vcc_lan	rk3288-firefly.dtsi	/^			vcc_lan: REG9 {$/;"	l	label:act8846
vcc_lan	rk3288-miqi.dts	/^			vcc_lan: REG9 {$/;"	l	label:act8846
vcc_lan	rk3288-popmetal.dts	/^			vcc_lan: LDO_REG1 {$/;"	l
vcc_lan	rk3288-r89.dts	/^			vcc_lan: REG9 {$/;"	l	label:act8846
vcc_lcd	rk3036-kylin.dts	/^			vcc_lcd: SWITCH_REG2 {$/;"	l
vcc_lcd	rk3288-evb-act8846.dts	/^	vcc_lcd: vcc-lcd {$/;"	l
vcc_lcd	rk3288-evb-rk808.dts	/^			vcc_lcd: SWITCH_REG2 {$/;"	l
vcc_lcd	rk3288-popmetal.dts	/^			vcc_lcd: SWITCH_REG2 {$/;"	l
vcc_mmc0	r8a73a4-ape6evm.dts	/^	vcc_mmc0: regulator-mmc0 {$/;"	l
vcc_mmc0_reg	at91-sama5d3_xplained.dts	/^	vcc_mmc0_reg: fixedregulator_mmc0 {$/;"	l
vcc_mmc0_reg	at91-sama5d4_ma5d4.dtsi	/^	vcc_mmc0_reg: fixedregulator_mmc0 {$/;"	l
vcc_mmc1_reg	at91-sama5d4_ma5d4evk.dts	/^	vcc_mmc1_reg: fixedregulator_mmc1 {$/;"	l
vcc_mmc1_reg	at91-sama5d4_xplained.dts	/^	vcc_mmc1_reg: fixedregulator_mmc1 {$/;"	l
vcc_otg	rk3066a-mk808.dts	/^	vcc_otg: usb-otg-regulator {$/;"	l
vcc_otg	rk3066a-rayeager.dts	/^	vcc_otg: usb-otg-regulator {$/;"	l
vcc_otg	rk3188-radxarock.dts	/^	vcc_otg: usb-otg-regulator {$/;"	l
vcc_otg	rk3288-r89.dts	/^	vcc_otg: vcc-otg-regulator {$/;"	l
vcc_otg_5v	rk3288-firefly-reload.dts	/^	vcc_otg_5v: usb-otg-regulator {$/;"	l
vcc_otg_5v	rk3288-firefly.dtsi	/^	vcc_otg_5v: usb-otg-regulator {$/;"	l
vcc_otg_5v	rk3288-phycore-rdk.dts	/^	vcc_otg_5v: usb-otg-regulator {$/;"	l
vcc_phy	rk3228-evb.dts	/^	vcc_phy: vcc-phy-regulator {$/;"	l
vcc_phy	rk3229-evb.dts	/^	vcc_phy: vcc-phy-regulator {$/;"	l
vcc_phy	rk3288-evb.dtsi	/^	vcc_phy: vcc-phy-regulator {$/;"	l
vcc_rmii	rk3066a-marsboard.dts	/^			vcc_rmii: regulator@11 {$/;"	l	label:tps
vcc_rmii	rk3066a-rayeager.dts	/^			vcc_rmii: regulator@11 {$/;"	l	label:tps
vcc_rmii	rk3188-radxarock.dts	/^			vcc_rmii: REG9 {$/;"	l	label:act8846
vcc_rtc	rk3066a-bqcurie2.dts	/^			vcc_rtc: regulator@0 {$/;"	l	label:tps
vcc_rtc	rk3066a-marsboard.dts	/^			vcc_rtc: regulator@0 {$/;"	l	label:tps
vcc_rtc	rk3066a-rayeager.dts	/^			vcc_rtc: regulator@0 {$/;"	l	label:tps
vcc_sata	rk3066a-rayeager.dts	/^	vcc_sata: sata-regulator {$/;"	l
vcc_sd	rk3066a-mk808.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3066a-rayeager.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3188-px3-evb.dts	/^			vcc_sd: LDO_REG7 {$/;"	l
vcc_sd	rk3288-evb.dtsi	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3288-fennec.dts	/^			vcc_sd: SWITCH_REG1 {$/;"	l
vcc_sd	rk3288-firefly-reload.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3288-firefly.dtsi	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3288-miqi.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3288-popmetal.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3288-rock2-square.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd	rk3288-tinker.dts	/^	vcc_sd: sdmmc-regulator {$/;"	l
vcc_sd0	rk3066a-bqcurie2.dts	/^	vcc_sd0: fixed-regulator {$/;"	l
vcc_sd0	rk3066a-marsboard.dts	/^	vcc_sd0: sdmmc-regulator {$/;"	l
vcc_sd0	rk3188-radxarock.dts	/^	vcc_sd0: sdmmc-regulator {$/;"	l
vcc_sd2	imx6sxea-com-kit.dts	/^		vcc_sd2: regulator@0 {$/;"	l
vcc_sd3	imx6sx-sabreauto.dts	/^		vcc_sd3: regulator@0 {$/;"	l
vcc_sd3	imx6sx-sdb.dtsi	/^		vcc_sd3: regulator@0 {$/;"	l
vcc_sd3	imx6sxscm-evb-btwifi.dtsi	/^		vcc_sd3: regulator@0 {$/;"	l
vcc_sd3	imx6sxscm-evb.dts	/^		vcc_sd3: regulator@0 {$/;"	l
vcc_sd_reg	tegra20-iris-512.dts	/^		vcc_sd_reg: regulator@1 {$/;"	l
vcc_sdhi0	r8a73a4-ape6evm.dts	/^	vcc_sdhi0: regulator-sdhi0 {$/;"	l
vcc_sdhi0	r8a7740-armadillo800eva.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7790-lager.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7791-koelsch.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7791-porter.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7792-blanche.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7792-wheat.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7793-gose.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi0	r8a7794-alt.dts	/^	vcc_sdhi0: regulator-vcc-sdhi0 {$/;"	l
vcc_sdhi1	r8a7791-koelsch.dts	/^	vcc_sdhi1: regulator-vcc-sdhi1 {$/;"	l
vcc_sdhi1	r8a7793-gose.dts	/^	vcc_sdhi1: regulator-vcc-sdhi1 {$/;"	l
vcc_sdhi1	r8a7794-alt.dts	/^	vcc_sdhi1: regulator-vcc-sdhi1 {$/;"	l
vcc_sdhi1	r8a7794-silk.dts	/^	vcc_sdhi1: regulator-vcc-sdhi1 {$/;"	l
vcc_sdhi2	r8a7790-lager.dts	/^	vcc_sdhi2: regulator-vcc-sdhi2 {$/;"	l
vcc_sdhi2	r8a7791-koelsch.dts	/^	vcc_sdhi2: regulator-vcc-sdhi2 {$/;"	l
vcc_sdhi2	r8a7791-porter.dts	/^	vcc_sdhi2: regulator-vcc-sdhi2 {$/;"	l
vcc_sdhi2	r8a7793-gose.dts	/^	vcc_sdhi2: regulator-vcc-sdhi2 {$/;"	l
vcc_sdmmc	rk3288-r89.dts	/^	vcc_sdmmc: sdmmc-regulator {$/;"	l
vcc_stdby	rk3066a-rayeager.dts	/^	vcc_stdby: 5v-stdby-regulator {$/;"	l
vcc_sys	rk3036-kylin.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3188-px3-evb.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3229-evb.dts	/^	vcc_sys: vcc-sys-regulator {$/;"	l
vcc_sys	rk3288-evb.dtsi	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3288-fennec.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3288-miqi.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3288-popmetal.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3288-r89.dts	/^	vcc_sys: sys-regulator {$/;"	l
vcc_sys	rk3288-rock2-som.dtsi	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rk3288-tinker.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_sys	rv1108-evb.dts	/^	vcc_sys: vsys-regulator {$/;"	l
vcc_tp	rk3036-kylin.dts	/^			vcc_tp: LDO_REG2 {$/;"	l
vcc_tp	rk3066a-bqcurie2.dts	/^			vcc_tp: regulator@11 {$/;"	l	label:tps
vcc_tp	rk3288-evb-act8846.dts	/^			vcc_tp: REG8 {$/;"	l	label:act8846
vcc_tp	rk3288-evb-rk808.dts	/^			vcc_tp: LDO_REG2 {$/;"	l
vcc_usb_host	rk3288-rock2-square.dts	/^	vcc_usb_host: vcc-host-regulator {$/;"	l
vcc_wifi	rk3066a-mk808.dts	/^	vcc_wifi: sdio-regulator {$/;"	l
vcc_wl	rk3036-kylin.dts	/^			vcc_wl: SWITCH_REG1 {$/;"	l
vcc_wl	rk3288-evb-act8846.dts	/^	vcc_wl: vcc-wl {$/;"	l
vcc_wl	rk3288-evb-rk808.dts	/^			vcc_wl: SWITCH_REG1 {$/;"	l
vcc_wl	rk3288-fennec.dts	/^			vcc_wl: LDO_REG4 {$/;"	l
vcc_wl	rk3288-r89.dts	/^			vcc_wl: REG7 {$/;"	l	label:act8846
vcca_18	rk3288-firefly-reload-core.dtsi	/^			vcca_18: REG7  {$/;"	l	label:act8846
vcca_18	rk3288-firefly.dtsi	/^			vcca_18: REG7 {$/;"	l	label:act8846
vcca_18	rk3288-miqi.dts	/^			vcca_18: REG7 {$/;"	l	label:act8846
vcca_33	rk3066a-bqcurie2.dts	/^			vcca_33: regulator@10 {$/;"	l	label:tps
vcca_33	rk3066a-marsboard.dts	/^			vcca_33: regulator@10 {$/;"	l	label:tps
vcca_33	rk3066a-rayeager.dts	/^			vcca_33: regulator@10 {$/;"	l	label:tps
vcca_33	rk3188-radxarock.dts	/^			vcca_33: REG8 {$/;"	l	label:act8846
vcca_33	rk3288-fennec.dts	/^			vcca_33: LDO_REG2 {$/;"	l
vcca_33	rk3288-firefly-reload-core.dtsi	/^			vcca_33: REG8 {$/;"	l	label:act8846
vcca_33	rk3288-firefly.dtsi	/^			vcca_33: REG8 {$/;"	l	label:act8846
vcca_33	rk3288-miqi.dts	/^			vcca_33: REG8 {$/;"	l	label:act8846
vcca_33	rk3288-popmetal.dts	/^			vcca_33: LDO_REG8 {$/;"	l
vcca_33	rk3288-r89.dts	/^			vcca_33: REG8 {$/;"	l	label:act8846
vcca_codec	rk3036-kylin.dts	/^			vcca_codec: LDO_REG8 {$/;"	l
vcca_codec	rk3288-evb-act8846.dts	/^			vcca_codec: REG7 {$/;"	l	label:act8846
vcca_codec	rk3288-evb-rk808.dts	/^			vcca_codec: LDO_REG8 {$/;"	l
vcca_codec	rk3288-rock2-som.dtsi	/^			vcca_codec: REG7 {$/;"	l	label:act8846
vcca_tp	rk3288-rock2-som.dtsi	/^			vcca_tp: REG8 {$/;"	l	label:act8846
vccio_1v8	rk3229-evb.dts	/^	vccio_1v8: vccio-1v8-regulator {$/;"	l
vccio_3v3	rk3229-evb.dts	/^	vccio_3v3: vccio-3v3-regulator {$/;"	l
vccio_pmu	rk3036-kylin.dts	/^			vccio_pmu: LDO_REG1 {$/;"	l
vccio_pmu	rk3288-evb-act8846.dts	/^			vccio_pmu: REG9 {$/;"	l	label:act8846
vccio_pmu	rk3288-evb-rk808.dts	/^			vccio_pmu: LDO_REG1 {$/;"	l
vccio_pmu	rk3288-fennec.dts	/^			vccio_pmu: LDO_REG1 {$/;"	l
vccio_pmu	rk3288-rock2-som.dtsi	/^			vccio_pmu: REG9 {$/;"	l	label:act8846
vccio_sd	rk3036-kylin.dts	/^			vccio_sd: LDO_REG5 {$/;"	l
vccio_sd	rk3288-evb-act8846.dts	/^			vccio_sd: REG5 {$/;"	l	label:act8846
vccio_sd	rk3288-evb-rk808.dts	/^			vccio_sd: LDO_REG5 {$/;"	l
vccio_sd	rk3288-fennec.dts	/^			vccio_sd: LDO_REG5 {$/;"	l
vccio_sd	rk3288-firefly-reload-core.dtsi	/^			vccio_sd: REG5 {$/;"	l	label:act8846
vccio_sd	rk3288-firefly.dtsi	/^			vccio_sd: REG5 {$/;"	l	label:act8846
vccio_sd	rk3288-miqi.dts	/^			vccio_sd: REG5 {$/;"	l	label:act8846
vccio_sd	rk3288-popmetal.dts	/^			vccio_sd: LDO_REG2 {$/;"	l
vccio_sd	rk3288-r89.dts	/^			vccio_sd: REG5 {$/;"	l	label:act8846
vccio_sd	rk3288-rock2-som.dtsi	/^			vccio_sd: REG5 {$/;"	l	label:act8846
vccio_sd	rk3288-tinker.dts	/^			vccio_sd: LDO_REG5 {$/;"	l
vccio_sd	rk3288-veyron-sdmmc.dtsi	/^		vccio_sd: LDO_REG4 {$/;"	l
vccio_wl	rk3066a-rayeager.dts	/^			vccio_wl: regulator@8 {$/;"	l	label:tps
vccio_wl	rk3188-radxarock.dts	/^			vccio_wl: REG10 {$/;"	l	label:act8846
vccio_wl	rk3288-firefly-reload-core.dtsi	/^			vccio_wl: vcc_18: REG11 {$/;"	l	label:act8846
vccio_wl	rk3288-firefly.dtsi	/^			vccio_wl: vcc_18: REG11 {$/;"	l	label:act8846
vccio_wl	rk3288-popmetal.dts	/^			vccio_wl: SWITCH_REG1 {$/;"	l
vcclcd_reg	exynos4210-trats.dts	/^			vcclcd_reg: LDO13 {$/;"	l
vccpda_reg	exynos4210-trats.dts	/^			vccpda_reg: LDO9 {$/;"	l
vccq_sdhi0	r8a7740-armadillo800eva.dts	/^	vccq_sdhi0: regulator-vccq-sdhi0 {$/;"	l
vccq_sdhi0	r8a7790-lager.dts	/^	vccq_sdhi0: regulator-vccq-sdhi0 {$/;"	l
vccq_sdhi0	r8a7791-koelsch.dts	/^	vccq_sdhi0: regulator-vccq-sdhi0 {$/;"	l
vccq_sdhi0	r8a7791-porter.dts	/^	vccq_sdhi0: regulator-vccq-sdhi0 {$/;"	l
vccq_sdhi0	r8a7793-gose.dts	/^	vccq_sdhi0: regulator-vccq-sdhi0 {$/;"	l
vccq_sdhi0	r8a7794-alt.dts	/^	vccq_sdhi0: regulator-vccq-sdhi0 {$/;"	l
vccq_sdhi1	r8a7791-koelsch.dts	/^	vccq_sdhi1: regulator-vccq-sdhi1 {$/;"	l
vccq_sdhi1	r8a7793-gose.dts	/^	vccq_sdhi1: regulator-vccq-sdhi1 {$/;"	l
vccq_sdhi1	r8a7794-alt.dts	/^	vccq_sdhi1: regulator-vccq-sdhi1 {$/;"	l
vccq_sdhi1	r8a7794-silk.dts	/^	vccq_sdhi1: regulator-vccq-sdhi1 {$/;"	l
vccq_sdhi2	r8a7790-lager.dts	/^	vccq_sdhi2: regulator-vccq-sdhi2 {$/;"	l
vccq_sdhi2	r8a7791-koelsch.dts	/^	vccq_sdhi2: regulator-vccq-sdhi2 {$/;"	l
vccq_sdhi2	r8a7791-porter.dts	/^	vccq_sdhi2: regulator-vccq-sdhi2 {$/;"	l
vccq_sdhi2	r8a7793-gose.dts	/^	vccq_sdhi2: regulator-vccq-sdhi2 {$/;"	l
vccsub_breg	exynos4210-trats.dts	/^			vccsub_breg: BUCK7 {$/;"	l
vccsys	rk3288-veyron-chromebook.dtsi	/^	vccsys: vccsys {$/;"	l
vclk1_clk	r8a73a4.dtsi	/^		vclk1_clk: vclk1@e6150008 {$/;"	l
vclk1_clk	r8a7740.dtsi	/^		vclk1_clk: vclk1@e6150008 {$/;"	l
vclk1_clk	sh73a0.dtsi	/^		vclk1_clk: vclk1@e6150008 {$/;"	l
vclk2_clk	r8a73a4.dtsi	/^		vclk2_clk: vclk2@e615000c {$/;"	l
vclk2_clk	r8a7740.dtsi	/^		vclk2_clk: vclk2@e615000c {$/;"	l
vclk2_clk	sh73a0.dtsi	/^		vclk2_clk: vclk2@e615000c {$/;"	l
vclk3_clk	r8a73a4.dtsi	/^		vclk3_clk: vclk3@e615001c {$/;"	l
vclk3_clk	sh73a0.dtsi	/^		vclk3_clk: vclk3@e615001c {$/;"	l
vclk4_clk	r8a73a4.dtsi	/^		vclk4_clk: vclk4@e6150014 {$/;"	l
vclk5_clk	r8a73a4.dtsi	/^		vclk5_clk: vclk5@e6150034 {$/;"	l
vcoin	qcom-msm8660.dtsi	/^					vcoin: adc-channel@00 {$/;"	l	label:xoadc
vcoincell_reg	imx51-digi-connectcore-som.dtsi	/^			vcoincell_reg: vcoincell {$/;"	l	label:pmic
vcontrol_default_pins	gemini.dtsi	/^				vcontrol_default_pins: pinctrl-vcontrol {$/;"	l
vcsi	motorola-cpcap-mapphone.dtsi	/^	vcsi: VCSI {$/;"	l
vctcxo	omap3-n900.dts	/^	vctcxo: vctcxo {$/;"	l
vctcxo	omap3-n950-n9.dtsi	/^	vctcxo: vctcxo {$/;"	l
vcxio	twl6030.dtsi	/^	vcxio: regulator-vcxio {$/;"	l
vdac	motorola-cpcap-mapphone.dtsi	/^	vdac: VDAC {$/;"	l
vdac	twl4030.dtsi	/^	vdac: regulator-vdac {$/;"	l
vdac	twl6030.dtsi	/^	vdac: regulator-vdac {$/;"	l
vdac_reg	am335x-baltos.dtsi	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-evm.dts	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-evmsk.dts	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-icev2.dts	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-igep0033.dtsi	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-lxm.dts	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-moxa-uc-8100-me-t.dts	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am335x-phycore-som.dtsi	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	am3517-craneboard.dts	/^		vdac_reg: regulator@8 {$/;"	l
vdac_reg	imx53-qsrb.dts	/^			vdac_reg: vdac {$/;"	l	label:pmic
vdac_reg	tps65910.dtsi	/^		vdac_reg: regulator@8 {$/;"	l
vdcdc1_reg	da850-evm.dts	/^		vdcdc1_reg: regulator@0 {$/;"	l
vdcdc1_reg	tps6507x.dtsi	/^		vdcdc1_reg: regulator@0 {$/;"	l
vdcdc2_reg	da850-evm.dts	/^		vdcdc2_reg: regulator@1 {$/;"	l
vdcdc2_reg	tps6507x.dtsi	/^		vdcdc2_reg: regulator@1 {$/;"	l
vdcdc3_reg	da850-evm.dts	/^		vdcdc3_reg: regulator@2 {$/;"	l
vdcdc3_reg	tps6507x.dtsi	/^		vdcdc3_reg: regulator@2 {$/;"	l
vdd	exynos5250-smdk5250.dts	/^	vdd: fixed-regulator-vdd {$/;"	l
vdd	exynos5420-smdk5420.dts	/^		vdd: fixed-regulator@0 {$/;"	l
vdd1	omap3-lilly-a83x.dtsi	/^	vdd1: regulator-vdd1 {$/;"	l
vdd10_lcd	rk3288-evb-act8846.dts	/^			vdd10_lcd: REG6 {$/;"	l	label:act8846
vdd10_lcd	rk3288-evb-rk808.dts	/^			vdd10_lcd: LDO_REG6 {$/;"	l
vdd10_lcd	rk3288-fennec.dts	/^			vdd10_lcd: LDO_REG6 {$/;"	l
vdd10_lcd	rk3288-firefly-reload-core.dtsi	/^			vdd10_lcd: REG6 {$/;"	l	label:act8846
vdd10_lcd	rk3288-firefly.dtsi	/^			vdd10_lcd: REG6 {$/;"	l	label:act8846
vdd10_lcd	rk3288-miqi.dts	/^			vdd10_lcd: REG6 {$/;"	l	label:act8846
vdd10_lcd	rk3288-popmetal.dts	/^			vdd10_lcd: LDO_REG6 {$/;"	l
vdd10_lcd	rk3288-r89.dts	/^			vdd10_lcd: REG6 {$/;"	l	label:act8846
vdd10_lcd	rk3288-rock2-som.dtsi	/^			vdd10_lcd: REG6 {$/;"	l	label:act8846
vdd10_lcd	rk3288-tinker.dts	/^			vdd10_lcd: LDO_REG6 {$/;"	l
vdd10_lcd	rk3288-veyron-brain.dts	/^		vdd10_lcd: LDO_REG7 {$/;"	l
vdd10_lcd	rk3288-veyron-mickey.dts	/^		vdd10_lcd: LDO_REG7 {$/;"	l
vdd10_lcd_pwren_h	rk3288-veyron.dtsi	/^			vdd10_lcd_pwren_h: LDO_REG7 {$/;"	l
vdd10_pmu	rv1108-evb.dts	/^			vdd10_pmu: LDO_REG3 {$/;"	l
vdd1_reg	am335x-baltos.dtsi	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-evm.dts	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-evmsk.dts	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-icev2.dts	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-igep0033.dtsi	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-lxm.dts	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-moxa-uc-8100-me-t.dts	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am335x-phycore-som.dtsi	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	am3517-craneboard.dts	/^		vdd1_reg: regulator@2 {$/;"	l
vdd1_reg	tegra30-apalis.dtsi	/^				vdd1_reg: vdd1 {$/;"	l	label:pmic
vdd1_reg	tegra30-beaver.dts	/^				vdd1_reg: vdd1 {$/;"	l	label:pmic
vdd1_reg	tegra30-cardhu.dtsi	/^				vdd1_reg: vdd1 {$/;"	l	label:pmic
vdd1_reg	tegra30-colibri.dtsi	/^				vdd1_reg: vdd1 {$/;"	l	label:pmic
vdd1_reg	tps65910.dtsi	/^		vdd1_reg: regulator@2 {$/;"	l
vdd2	omap3-lilly-a83x.dtsi	/^	vdd2: regulator-vdd2 {$/;"	l
vdd2_reg	am335x-baltos.dtsi	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-evm.dts	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-evmsk.dts	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-icev2.dts	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-igep0033.dtsi	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-lxm.dts	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-moxa-uc-8100-me-t.dts	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am335x-phycore-som.dtsi	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	am3517-craneboard.dts	/^		vdd2_reg: regulator@3 {$/;"	l
vdd2_reg	tegra30-apalis.dtsi	/^				vdd2_reg: vdd2 {$/;"	l	label:pmic
vdd2_reg	tegra30-beaver.dts	/^				vdd2_reg: vdd2 {$/;"	l	label:pmic
vdd2_reg	tegra30-cardhu.dtsi	/^				vdd2_reg: vdd2 {$/;"	l	label:pmic
vdd2_reg	tps65910.dtsi	/^		vdd2_reg: regulator@3 {$/;"	l
vdd33	omap3-igep.dtsi	/^	vdd33: regulator-vdd33 {$/;"	l
vdd33a	omap-gpmc-smsc911x.dtsi	/^	vdd33a: regulator-vdd33a {$/;"	l
vdd33a	omap-gpmc-smsc9221.dtsi	/^	vdd33a: regulator-vdd33a {$/;"	l
vdd33a	omap3-sbc-t3517.dts	/^	vdd33a: regulator-vdd33a-sb-t35 {$/;"	l
vdd33a	omap3-zoom3.dts	/^	vdd33a: regulator-vdd33a {$/;"	l
vdd3_reg	am335x-baltos.dtsi	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	am335x-evm.dts	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	am335x-evmsk.dts	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	am335x-icev2.dts	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	am335x-igep0033.dtsi	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	am335x-moxa-uc-8100-me-t.dts	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	am335x-phycore-som.dtsi	/^		vdd3_reg: regulator@4 {$/;"	l
vdd3_reg	tps65910.dtsi	/^		vdd3_reg: regulator@4 {$/;"	l
vdd5_reg	am335x-pepper.dts	/^	vdd5_reg: fixedregulator2 {$/;"	l
vdd_10	rk3036-kylin.dts	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rk3188-px3-evb.dts	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rk3188-radxarock.dts	/^			vdd_10: REG5 {$/;"	l	label:act8846
vdd_10	rk3288-evb-act8846.dts	/^			vdd_10: REG10 {$/;"	l	label:act8846
vdd_10	rk3288-evb-rk808.dts	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rk3288-fennec.dts	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rk3288-firefly-reload-core.dtsi	/^			vdd_10: REG10 {$/;"	l	label:act8846
vdd_10	rk3288-firefly.dtsi	/^			vdd_10: REG10 {$/;"	l	label:act8846
vdd_10	rk3288-miqi.dts	/^			vdd_10: REG10 {$/;"	l	label:act8846
vdd_10	rk3288-popmetal.dts	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rk3288-r89.dts	/^			vdd_10: REG10 {$/;"	l	label:act8846
vdd_10	rk3288-rock2-som.dtsi	/^			vdd_10: REG10 {$/;"	l	label:act8846
vdd_10	rk3288-tinker.dts	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rk3288-veyron.dtsi	/^			vdd_10: LDO_REG3 {$/;"	l
vdd_10	rv1108-evb.dts	/^			vdd_10: LDO_REG1 {$/;"	l
vdd_11	rk3066a-bqcurie2.dts	/^			vdd_11: regulator@6 {$/;"	l	label:tps
vdd_11	rk3066a-marsboard.dts	/^			vdd_11: regulator@6 {$/;"	l	label:tps
vdd_11	rk3066a-rayeager.dts	/^			vdd_11: regulator@6 {$/;"	l	label:tps
vdd_12v0_sata	tegra124-jetson-tk1.dts	/^		vdd_12v0_sata: regulator@14 {$/;"	l
vdd_1v0	rk3288-phycore-som.dtsi	/^			vdd_1v0: LDO_REG3 {$/;"	l
vdd_1v05	tegra124-apalis.dtsi	/^				vdd_1v05: sd4 {$/;"	l	label:pmic
vdd_1v05_run	tegra124-jetson-tk1.dts	/^				vdd_1v05_run: sd4 {$/;"	l	label:pmic
vdd_1v05_run	tegra124-nyan.dtsi	/^				vdd_1v05_run: sd4 {$/;"	l	label:pmic
vdd_1v05_run	tegra124-venice2.dts	/^				vdd_1v05_run: sd4 {$/;"	l	label:pmic
vdd_1v0_lcd	rk3288-phycore-som.dtsi	/^			vdd_1v0_lcd: LDO_REG6 {$/;"	l
vdd_1v2_ap	tegra114-roth.dts	/^					vdd_1v2_ap: ldo3 {$/;"	l	label:palmas
vdd_1v2_ap	tegra114-tn7.dts	/^					vdd_1v2_ap: ldo2 {$/;"	l	label:palmas
vdd_1v2_reg	at91-sama5d2_xplained.dts	/^						vdd_1v2_reg: REG_DCDC2 {$/;"	l	label:i2c0
vdd_1v35_lp0	tegra124-jetson-tk1.dts	/^				vdd_1v35_lp0: sd2 {$/;"	l	label:pmic
vdd_1v35_lp0	tegra124-nyan.dtsi	/^				vdd_1v35_lp0: sd2 {$/;"	l	label:pmic
vdd_1v35_lp0	tegra124-venice2.dts	/^				vdd_1v35_lp0: sd2 {$/;"	l	label:pmic
vdd_1v35_reg	at91-sama5d2_xplained.dts	/^						vdd_1v35_reg: REG_DCDC1 {$/;"	l	label:i2c0
vdd_1v8	tegra114-roth.dts	/^					vdd_1v8: smps3 {$/;"	l	label:palmas
vdd_1v8	tegra114-tn7.dts	/^					vdd_1v8: smps8 {$/;"	l	label:palmas
vdd_1v8_lcd_ldo	rk3288-phycore-som.dtsi	/^			vdd_1v8_lcd_ldo: LDO_REG4 {$/;"	l
vdd_1v8_ldo	rk3288-phycore-som.dtsi	/^			vdd_1v8_ldo: LDO_REG7 {$/;"	l
vdd_1v8_reg	tegra20-medcom-wide.dts	/^		vdd_1v8_reg: regulator@103 {$/;"	l
vdd_1v8_reg	tegra20-plutux.dts	/^		vdd_1v8_reg: regulator@103 {$/;"	l
vdd_1v8_reg	tegra20-tec.dts	/^		vdd_1v8_reg: regulator@103 {$/;"	l
vdd_2v9_sys	tegra114-tn7.dts	/^					vdd_2v9_sys: smps9 {$/;"	l	label:palmas
vdd_3v3	am57xx-beagle-x15-common.dtsi	/^	vdd_3v3: fixedregulator-vdd_3v3 {$/;"	l
vdd_3v3	am57xx-cl-som-am57x.dts	/^	vdd_3v3: fixedregulator-vdd_3v3 {$/;"	l
vdd_3v3_hdmi	tegra124-jetson-tk1.dts	/^		vdd_3v3_hdmi: regulator@4 {$/;"	l
vdd_3v3_hdmi	tegra124-nyan.dtsi	/^		vdd_3v3_hdmi: regulator@4 {$/;"	l
vdd_3v3_hdmi	tegra124-venice2.dts	/^		vdd_3v3_hdmi: regulator@4 {$/;"	l
vdd_3v3_io	rk3288-phycore-som.dtsi	/^			vdd_3v3_io: DCDC_REG4 {$/;"	l
vdd_3v3_lp0	tegra124-jetson-tk1.dts	/^		vdd_3v3_lp0: regulator@10 {$/;"	l
vdd_3v3_lp0	tegra124-nyan.dtsi	/^		vdd_3v3_lp0: regulator@10 {$/;"	l
vdd_3v3_lp0	tegra124-venice2.dts	/^		vdd_3v3_lp0: regulator@10 {$/;"	l
vdd_3v3_lp_reg	at91-sama5d2_xplained.dts	/^						vdd_3v3_lp_reg: REG_LDO2 {$/;"	l	label:i2c0
vdd_3v3_panel	tegra124-nyan.dtsi	/^		vdd_3v3_panel: regulator@9 {$/;"	l
vdd_3v3_panel	tegra124-venice2.dts	/^		vdd_3v3_panel: regulator@9 {$/;"	l
vdd_3v3_pmic_io_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_3v3_pmic_io_reg: ldo6 {$/;"	l
vdd_3v3_reg	at91-sama5d2_xplained.dts	/^						vdd_3v3_reg: REG_DCDC3 {$/;"	l	label:i2c0
vdd_3v3_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_3v3_reg: bperi {$/;"	l
vdd_3v3_reg	tegra20-colibri-512.dtsi	/^		vdd_3v3_reg: regulator@100 {$/;"	l
vdd_3v3_reg	tegra20-medcom-wide.dts	/^		vdd_3v3_reg: regulator@102 {$/;"	l
vdd_3v3_reg	tegra20-plutux.dts	/^		vdd_3v3_reg: regulator@102 {$/;"	l
vdd_3v3_reg	tegra20-tec.dts	/^		vdd_3v3_reg: regulator@102 {$/;"	l
vdd_3v3_run	tegra124-jetson-tk1.dts	/^		vdd_3v3_run: regulator@3 {$/;"	l
vdd_3v3_run	tegra124-nyan.dtsi	/^		vdd_3v3_run: regulator@3 {$/;"	l
vdd_3v3_run	tegra124-venice2.dts	/^		vdd_3v3_run: regulator@3 {$/;"	l
vdd_3v3_sys	tegra114-roth.dts	/^					vdd_3v3_sys: regen1 {$/;"	l	label:palmas
vdd_3v3_sys	tegra124-jetson-tk1.dts	/^		vdd_3v3_sys: regulator@2 {$/;"	l
vdd_3v3_sys	tegra124-nyan.dtsi	/^		vdd_3v3_sys: regulator@2 {$/;"	l
vdd_3v3_sys	tegra124-venice2.dts	/^		vdd_3v3_sys: regulator@2 {$/;"	l
vdd_5v0_hdmi	tegra114-dalmore.dts	/^		vdd_5v0_hdmi: regulator@7 {$/;"	l
vdd_5v0_hdmi	tegra124-jetson-tk1.dts	/^		vdd_5v0_hdmi: regulator@12 {$/;"	l
vdd_5v0_hdmi	tegra124-nyan.dtsi	/^		vdd_5v0_hdmi: regulator@12 {$/;"	l
vdd_5v0_hdmi	tegra124-venice2.dts	/^		vdd_5v0_hdmi: regulator@12 {$/;"	l
vdd_5v0_hdmi	tegra20-harmony.dts	/^		vdd_5v0_hdmi: regulator@6 {$/;"	l
vdd_5v0_hdmi	tegra30-beaver.dts	/^		vdd_5v0_hdmi: regulator@8 {$/;"	l
vdd_5v0_reg	tegra20-harmony.dts	/^		vdd_5v0_reg: regulator@0 {$/;"	l
vdd_5v0_reg	tegra20-medcom-wide.dts	/^		vdd_5v0_reg: regulator@101 {$/;"	l
vdd_5v0_reg	tegra20-plutux.dts	/^		vdd_5v0_reg: regulator@101 {$/;"	l
vdd_5v0_reg	tegra20-seaboard.dts	/^		vdd_5v0_reg: regulator@0 {$/;"	l
vdd_5v0_reg	tegra20-tec.dts	/^		vdd_5v0_reg: regulator@101 {$/;"	l
vdd_5v0_reg	tegra20-ventana.dts	/^		vdd_5v0_reg: regulator@0 {$/;"	l
vdd_5v0_reg	tegra30-cardhu-a02.dts	/^		vdd_5v0_reg: regulator@104 {$/;"	l
vdd_5v0_reg	tegra30-cardhu-a04.dts	/^		vdd_5v0_reg: regulator@104 {$/;"	l
vdd_5v0_sata	tegra124-jetson-tk1.dts	/^		vdd_5v0_sata: regulator@13 {$/;"	l
vdd_5v0_sys	tegra124-jetson-tk1.dts	/^		vdd_5v0_sys: regulator@1 {$/;"	l
vdd_5v0_sys	tegra124-nyan.dtsi	/^		vdd_5v0_sys: regulator@1 {$/;"	l
vdd_5v0_sys	tegra124-venice2.dts	/^		vdd_5v0_sys: regulator@1 {$/;"	l
vdd_5v0_ts	tegra124-nyan.dtsi	/^		vdd_5v0_ts: regulator@6 {$/;"	l
vdd_5v0_ts	tegra124-venice2.dts	/^		vdd_5v0_ts: regulator@6 {$/;"	l
vdd_5v_in_reg	tegra30-beaver.dts	/^		vdd_5v_in_reg: regulator@0 {$/;"	l
vdd_5v_sata_reg	tegra30-beaver.dts	/^		vdd_5v_sata_reg: regulator@3 {$/;"	l
vdd_ac_bat_reg	tegra114-dalmore.dts	/^		vdd_ac_bat_reg: regulator@0 {$/;"	l
vdd_ac_bat_reg	tegra30-cardhu.dtsi	/^		vdd_ac_bat_reg: regulator@0 {$/;"	l
vdd_arm	rk3066a-bqcurie2.dts	/^			vdd_arm: regulator@2 {$/;"	l	label:tps
vdd_arm	rk3066a-marsboard.dts	/^			vdd_arm: regulator@2 {$/;"	l	label:tps
vdd_arm	rk3066a-rayeager.dts	/^			vdd_arm: regulator@2 {$/;"	l	label:tps
vdd_arm	rk3188-radxarock.dts	/^			vdd_arm: REG3 {$/;"	l	label:act8846
vdd_arm	rk3229-evb.dts	/^	vdd_arm: vdd-arm-regulator {$/;"	l
vdd_arm_reg	exynos4210-universal_c210.dts	/^	vdd_arm_reg: pmic@60 {$/;"	l
vdd_bcore1	imx6q-ba16.dtsi	/^			vdd_bcore1: bcore1 {$/;"	l
vdd_bcore2	imx6q-ba16.dtsi	/^			vdd_bcore2: bcore2 {$/;"	l
vdd_bio	imx6q-ba16.dtsi	/^			vdd_bio: bio {$/;"	l
vdd_bl2_reg	tegra30-cardhu-a04.dts	/^		vdd_bl2_reg: regulator@106 {$/;"	l
vdd_bl_reg	tegra114-dalmore.dts	/^				vdd_bl_reg: fet1 {$/;"	l
vdd_bl_reg	tegra20-harmony.dts	/^		vdd_bl_reg: regulator@5 {$/;"	l
vdd_bl_reg	tegra20-seaboard.dts	/^		vdd_bl_reg: regulator@5 {$/;"	l
vdd_bl_reg	tegra20-ventana.dts	/^		vdd_bl_reg: regulator@4 {$/;"	l
vdd_bl_reg	tegra30-cardhu-a02.dts	/^		vdd_bl_reg: regulator@105 {$/;"	l
vdd_bl_reg	tegra30-cardhu-a04.dts	/^		vdd_bl_reg: regulator@105 {$/;"	l
vdd_bmem	imx6q-ba16.dtsi	/^			vdd_bmem: bmem {$/;"	l
vdd_bperi	imx6q-ba16.dtsi	/^			vdd_bperi: bperi {$/;"	l
vdd_bpro	imx6q-ba16.dtsi	/^			vdd_bpro: bpro {$/;"	l
vdd_buckmem_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_buckmem_reg: bmem {$/;"	l
vdd_cam	rv1108-evb.dts	/^			vdd_cam: DCDC_REG2 {$/;"	l
vdd_cam1_ldo_reg	tegra30-cardhu.dtsi	/^		vdd_cam1_ldo_reg: regulator@6 {$/;"	l
vdd_cam2_ldo_reg	tegra30-cardhu.dtsi	/^		vdd_cam2_ldo_reg: regulator@7 {$/;"	l
vdd_cam3_ldo_reg	tegra30-cardhu.dtsi	/^		vdd_cam3_ldo_reg: regulator@8 {$/;"	l
vdd_cam_1v8_reg	tegra114-dalmore.dts	/^		vdd_cam_1v8_reg: regulator@6 {$/;"	l
vdd_com_reg	tegra30-cardhu.dtsi	/^		vdd_com_reg: regulator@9 {$/;"	l
vdd_core	am437x-idk-evm.dts	/^	vdd_core: fixed-regulator-vdd_core {$/;"	l
vdd_core	rv1108-evb.dts	/^			vdd_core: DCDC_REG1 {$/;"	l	label:rk805
vdd_corereg	am437x-idk-evm.dts	/^	vdd_corereg: fixed-regulator-vdd_corereg {$/;"	l
vdd_cpu	rk3036-kylin.dts	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	rk3188-px3-evb.dts	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	rk3288-evb-act8846.dts	/^	vdd_cpu: syr827@40 {$/;"	l
vdd_cpu	rk3288-evb-rk808.dts	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	rk3288-fennec.dts	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	rk3288-firefly-reload-core.dtsi	/^	vdd_cpu: syr827@40 {$/;"	l
vdd_cpu	rk3288-firefly.dtsi	/^	vdd_cpu: syr827@40 {$/;"	l
vdd_cpu	rk3288-miqi.dts	/^	vdd_cpu: syr827@40 {$/;"	l
vdd_cpu	rk3288-phycore-som.dtsi	/^	vdd_cpu: regulator@60 {$/;"	l
vdd_cpu	rk3288-popmetal.dts	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	rk3288-r89.dts	/^	vdd_cpu: pmic@40 {$/;"	l
vdd_cpu	rk3288-rock2-som.dtsi	/^	vdd_cpu: syr827@40 {$/;"	l
vdd_cpu	rk3288-tinker.dts	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	rk3288-veyron.dtsi	/^			vdd_cpu: DCDC_REG1 {$/;"	l	label:rk808
vdd_cpu	tegra124-apalis.dtsi	/^				vdd_cpu: sd0 {$/;"	l	label:pmic
vdd_cpu	tegra124-jetson-tk1.dts	/^				vdd_cpu: sd0 {$/;"	l	label:pmic
vdd_cpu	tegra124-nyan.dtsi	/^				vdd_cpu: sd0 {$/;"	l	label:pmic
vdd_ddr3_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_ddr3_reg: bpro {$/;"	l
vdd_dvfs	r8a73a4-ape6evm.dts	/^	vdd_dvfs: regulator@1b {$/;"	l
vdd_dvfs	r8a7790-lager.dts	/^	vdd_dvfs: regulator@68 {$/;"	l
vdd_dvfs	r8a7791-koelsch.dts	/^	vdd_dvfs: regulator@68 {$/;"	l
vdd_dvfs	sh73a0-kzm9g.dts	/^			vdd_dvfs: sd1 {$/;"	l
vdd_emmc_io	rk3288-phycore-som.dtsi	/^	vdd_emmc_io: vdd-emmc-io {$/;"	l
vdd_eth	omap4-sdp.dts	/^	vdd_eth: fixedregulator-vdd-eth {$/;"	l
vdd_eth_2v5	rk3288-phycore-som.dtsi	/^			vdd_eth_2v5: LDO_REG2 {$/;"	l
vdd_eth_io_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_eth_io_reg: ldo4 {$/;"	l
vdd_eth_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_eth_reg: bio {$/;"	l
vdd_fuse_3v3_reg	tegra30-cardhu.dtsi	/^		vdd_fuse_3v3_reg: regulator@10 {$/;"	l
vdd_fuse_reg	at91-sama5d2_xplained.dts	/^						vdd_fuse_reg: REG_LDO1 {$/;"	l	label:i2c0
vdd_gpu	rk3036-kylin.dts	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3188-px3-evb.dts	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3288-evb-act8846.dts	/^	vdd_gpu: syr828@41 {$/;"	l
vdd_gpu	rk3288-evb-rk808.dts	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3288-fennec.dts	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3288-firefly-reload-core.dtsi	/^	vdd_gpu: syr828@41 {$/;"	l
vdd_gpu	rk3288-firefly.dtsi	/^	vdd_gpu: syr828@41 {$/;"	l
vdd_gpu	rk3288-miqi.dts	/^	vdd_gpu: syr828@41 {$/;"	l
vdd_gpu	rk3288-phycore-som.dtsi	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3288-popmetal.dts	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3288-r89.dts	/^	vdd_gpu: pmic@41 {$/;"	l
vdd_gpu	rk3288-rock2-som.dtsi	/^	vdd_gpu: syr828@41 {$/;"	l
vdd_gpu	rk3288-tinker.dts	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	rk3288-veyron.dtsi	/^			vdd_gpu: DCDC_REG2 {$/;"	l
vdd_gpu	tegra124-apalis.dtsi	/^				vdd_gpu: sd6 {$/;"	l	label:pmic
vdd_gpu	tegra124-jetson-tk1.dts	/^				vdd_gpu: sd6 {$/;"	l	label:pmic
vdd_gpu	tegra124-nyan.dtsi	/^				vdd_gpu: sd6 {$/;"	l	label:pmic
vdd_gpu	tegra124-venice2.dts	/^				vdd_gpu: sd6 {$/;"	l	label:pmic
vdd_hdmi	rk3188-radxarock.dts	/^			vdd_hdmi: REG6 {$/;"	l	label:act8846
vdd_hdmi	tegra20-seaboard.dts	/^		vdd_hdmi: regulator@6 {$/;"	l
vdd_hdmi_pll	tegra124-jetson-tk1.dts	/^		vdd_hdmi_pll: regulator@11 {$/;"	l
vdd_hdmi_pll	tegra124-nyan.dtsi	/^		vdd_hdmi_pll: regulator@11 {$/;"	l
vdd_hdmi_pll	tegra124-venice2.dts	/^		vdd_hdmi_pll: regulator@11 {$/;"	l
vdd_hdmi_reg	tegra114-dalmore.dts	/^		vdd_hdmi_reg: regulator@5 {$/;"	l
vdd_high_in	imx6q-dmo-edmqmx6.dts	/^			vdd_high_in: vgen3 {$/;"	l	label:pmic
vdd_in_otg_out	rk3288-phycore-som.dtsi	/^	vdd_in_otg_out: vdd-in-otg-out {$/;"	l
vdd_io_sd	rk3288-phycore-som.dtsi	/^			vdd_io_sd: LDO_REG9 {$/;"	l
vdd_lcd	tegra114-roth.dts	/^		vdd_lcd: regulator@1 {$/;"	l
vdd_lcd	tegra114-tn7.dts	/^		vdd_lcd: regulator@2 {$/;"	l
vdd_ldo1	imx6q-ba16.dtsi	/^			vdd_ldo1: ldo1 {$/;"	l
vdd_ldo10	imx6q-ba16.dtsi	/^			vdd_ldo10: ldo10 {$/;"	l
vdd_ldo11	imx6q-ba16.dtsi	/^			vdd_ldo11: ldo11 {$/;"	l
vdd_ldo2	imx6q-ba16.dtsi	/^			vdd_ldo2: ldo2 {$/;"	l
vdd_ldo3	imx6q-ba16.dtsi	/^			vdd_ldo3: ldo3 {$/;"	l
vdd_ldo4	imx6q-ba16.dtsi	/^			vdd_ldo4: ldo4 {$/;"	l
vdd_ldo5	imx6q-ba16.dtsi	/^			vdd_ldo5: ldo5 {$/;"	l
vdd_ldo6	imx6q-ba16.dtsi	/^			vdd_ldo6: ldo6 {$/;"	l
vdd_ldo7	imx6q-ba16.dtsi	/^			vdd_ldo7: ldo7 {$/;"	l
vdd_ldo8	imx6q-ba16.dtsi	/^			vdd_ldo8: ldo8 {$/;"	l
vdd_ldo9	imx6q-ba16.dtsi	/^			vdd_ldo9: ldo9 {$/;"	l
vdd_led	tegra124-nyan.dtsi	/^		vdd_led: regulator@5 {$/;"	l
vdd_led	tegra124-venice2.dts	/^		vdd_led: regulator@5 {$/;"	l
vdd_led_reg	at91-sama5d2_xplained.dts	/^						vdd_led_reg: REG_LDO3 {$/;"	l	label:i2c0
vdd_log	rk3066a-bqcurie2.dts	/^	vdd_log: vdd-log {$/;"	l
vdd_log	rk3066a-marsboard.dts	/^	vdd_log: vdd-log {$/;"	l
vdd_log	rk3066a-rayeager.dts	/^	vdd_log: vdd-log {$/;"	l
vdd_log	rk3188-radxarock.dts	/^			vdd_log: REG2 {$/;"	l	label:act8846
vdd_log	rk3229-evb.dts	/^	vdd_log: vdd-log-regulator {$/;"	l
vdd_log	rk3288-evb-act8846.dts	/^			vdd_log: REG3 {$/;"	l	label:act8846
vdd_log	rk3288-firefly-reload-core.dtsi	/^			vdd_log: REG3 {$/;"	l	label:act8846
vdd_log	rk3288-firefly.dtsi	/^			vdd_log: REG3 {$/;"	l	label:act8846
vdd_log	rk3288-miqi.dts	/^			vdd_log: REG3 {$/;"	l	label:act8846
vdd_log	rk3288-phycore-som.dtsi	/^			vdd_log: DCDC_REG1 {$/;"	l	label:rk818
vdd_log	rk3288-r89.dts	/^			vdd_log: REG3 {$/;"	l	label:act8846
vdd_log	rk3288-rock2-som.dtsi	/^			vdd_log: REG3 {$/;"	l	label:act8846
vdd_misc_1v8	rk3288-phycore-som.dtsi	/^	vdd_misc_1v8: vdd-misc-1v8 {$/;"	l
vdd_mux	tegra124-jetson-tk1.dts	/^		vdd_mux: regulator@0 {$/;"	l
vdd_mux	tegra124-nyan.dtsi	/^		vdd_mux: regulator@0 {$/;"	l
vdd_mux	tegra124-venice2.dts	/^		vdd_mux: regulator@0 {$/;"	l
vdd_mx6_high_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_mx6_high_reg: ldo11 {$/;"	l
vdd_mx6_snvs_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_mx6_snvs_reg: ldo5 {$/;"	l
vdd_pnl1_reg	tegra30-cardhu.dtsi	/^		vdd_pnl1_reg: regulator@11 {$/;"	l
vdd_pnl_reg	tegra20-harmony.dts	/^		vdd_pnl_reg: regulator@4 {$/;"	l
vdd_pnl_reg	tegra20-paz00.dts	/^		vdd_pnl_reg: regulator@1 {$/;"	l
vdd_pnl_reg	tegra20-seaboard.dts	/^		vdd_pnl_reg: regulator@4 {$/;"	l
vdd_pnl_reg	tegra20-ventana.dts	/^		vdd_pnl_reg: regulator@3 {$/;"	l
vdd_run_cam	tegra124-nyan.dtsi	/^				vdd_run_cam: ldo4 {$/;"	l	label:pmic
vdd_run_cam	tegra124-venice2.dts	/^				vdd_run_cam: ldo4 {$/;"	l	label:pmic
vdd_sd	rk3288-phycore-som.dtsi	/^			vdd_sd: SWITCH_REG {$/;"	l
vdd_sd0_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_sd0_reg: ldo9 {$/;"	l
vdd_sd1_reg	imx6qdl-phytec-pfla02.dtsi	/^			vdd_sd1_reg: ldo10 {$/;"	l
vdd_sdhc_1v8_reg	at91-sama5d2_xplained.dts	/^						vdd_sdhc_1v8_reg: REG_LDO4 {$/;"	l	label:i2c0
vdd_smps10_out1	tegra114-tn7.dts	/^					vdd_smps10_out1: smps10_out1 {$/;"	l	label:palmas
vdd_smps10_out2	tegra114-tn7.dts	/^					vdd_smps10_out2: smps10_out2 {$/;"	l	label:palmas
vdd_sys	rk3288-phycore-som.dtsi	/^			vdd_sys: DCDC_BOOST {$/;"	l
vdd_usb1_vbus	tegra124-jetson-tk1.dts	/^		vdd_usb1_vbus: regulator@7 {$/;"	l
vdd_usb1_vbus	tegra124-nyan.dtsi	/^		vdd_usb1_vbus: regulator@7 {$/;"	l
vdd_usb1_vbus	tegra124-venice2.dts	/^		vdd_usb1_vbus: regulator@7 {$/;"	l
vdd_usb3_vbus	tegra124-jetson-tk1.dts	/^		vdd_usb3_vbus: regulator@8 {$/;"	l
vdd_usb3_vbus	tegra124-nyan.dtsi	/^		vdd_usb3_vbus: regulator@8 {$/;"	l
vdd_usb3_vbus	tegra124-venice2.dts	/^		vdd_usb3_vbus: regulator@8 {$/;"	l
vdd_vid_reg	tegra30-cardhu.dtsi	/^		vdd_vid_reg: regulator@12 {$/;"	l
vdda	stm32h743i-eval.dts	/^	vdda: regulator-vdda {$/;"	l
vddana_reg	at91-kizbox2.dts	/^						vddana_reg: LDO_REG2 {$/;"	l	label:i2c1.pmic
vddana_reg	at91-sama5d3_xplained.dts	/^						vddana_reg: LDO_REG2 {$/;"	l	label:i2c1.pmic
vddana_reg	sama5d3xcm_cmp.dtsi	/^						vddana_reg: LDO_REG1 {$/;"	l	label:i2c1.pmic
vddcore_reg	imx6qdl-phytec-pfla02.dtsi	/^			vddcore_reg: bcore1 {$/;"	l
vddctrl_reg	tegra30-apalis.dtsi	/^				vddctrl_reg: vddctrl {$/;"	l	label:pmic
vddctrl_reg	tegra30-beaver.dts	/^				vddctrl_reg: vddctrl {$/;"	l	label:pmic
vddctrl_reg	tegra30-cardhu.dtsi	/^				vddctrl_reg: vddctrl {$/;"	l	label:pmic
vddctrl_reg	tegra30-colibri.dtsi	/^				vddctrl_reg: vddctrl {$/;"	l	label:pmic
vddfuse_reg	at91-kizbox2.dts	/^						vddfuse_reg: LDO_REG1 {$/;"	l	label:i2c1.pmic
vddfuse_reg	at91-sama5d3_xplained.dts	/^						vddfuse_reg: LDO_REG1 {$/;"	l	label:i2c1.pmic
vddfuse_reg	sama5d3xcm_cmp.dtsi	/^						vddfuse_reg: LDO_REG2 {$/;"	l	label:i2c1.pmic
vddio_1v8	tegra124-apalis.dtsi	/^				vddio_1v8: sd5 {$/;"	l	label:pmic
vddio_1v8	tegra124-jetson-tk1.dts	/^				vddio_1v8: sd5 {$/;"	l	label:pmic
vddio_1v8	tegra124-nyan.dtsi	/^				vddio_1v8: sd5 {$/;"	l	label:pmic
vddio_1v8	tegra124-venice2.dts	/^				vddio_1v8: sd5 {$/;"	l	label:pmic
vddio_ddr_1v35	tegra124-apalis.dtsi	/^				vddio_ddr_1v35: sd2 {$/;"	l	label:pmic
vddio_sdmmc1	tegra124-apalis.dtsi	/^				vddio_sdmmc1: ldo1 {$/;"	l	label:pmic
vddio_sdmmc3	tegra114-roth.dts	/^					vddio_sdmmc3: ldo9 {$/;"	l	label:palmas
vddio_sdmmc3	tegra124-apalis.dtsi	/^				vddio_sdmmc3: ldo6 {$/;"	l	label:pmic
vddio_sdmmc3	tegra124-jetson-tk1.dts	/^				vddio_sdmmc3: ldo6 {$/;"	l	label:pmic
vddio_sdmmc3	tegra124-nyan.dtsi	/^				vddio_sdmmc3: ldo6 {$/;"	l	label:pmic
vddio_sdmmc3	tegra124-venice2.dts	/^				vddio_sdmmc3: ldo6 {$/;"	l	label:pmic
vddq_reg	exynos4210-trats.dts	/^			vddq_reg: LDO21 {$/;"	l
vdds_1v8_main	omap5-board-common.dtsi	/^	vdds_1v8_main: fixedregulator-vdds_1v8_main {$/;"	l
vddsoc_reg	imx6qdl-phytec-pfla02.dtsi	/^			vddsoc_reg: bcore2 {$/;"	l
vddvario	omap-gpmc-smsc911x.dtsi	/^	vddvario: regulator-vddvario {$/;"	l
vddvario	omap-gpmc-smsc9221.dtsi	/^	vddvario: regulator-vddvario {$/;"	l
vddvario	omap3-sbc-t3517.dts	/^	vddvario: regulator-vddvario-sb-t35 {$/;"	l
vddvario	omap3-zoom3.dts	/^	vddvario: regulator-vddvario {$/;"	l
vdec_clk	at91sam9g45.dtsi	/^					vdec_clk: vdec_clk {$/;"	l
vdec_clk	sama5d4.dtsi	/^					vdec_clk: vdec_clk {$/;"	l
vdec_mmu	rk322x.dtsi	/^	vdec_mmu: iommu@20030480 {$/;"	l
vdecsys	mt2701.dtsi	/^	vdecsys: syscon@16000000 {$/;"	l
vdig	motorola-cpcap-mapphone.dtsi	/^	vdig: VDIG {$/;"	l
vdig1_reg	am335x-baltos.dtsi	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	am335x-evm.dts	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	am335x-evmsk.dts	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	am335x-icev2.dts	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	am335x-igep0033.dtsi	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	am335x-moxa-uc-8100-me-t.dts	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	am335x-phycore-som.dtsi	/^		vdig1_reg: regulator@5 {$/;"	l
vdig1_reg	tps65910.dtsi	/^		vdig1_reg: regulator@5 {$/;"	l
vdig2_reg	am335x-baltos.dtsi	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-evm.dts	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-evmsk.dts	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-icev2.dts	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-igep0033.dtsi	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-lxm.dts	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-moxa-uc-8100-me-t.dts	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	am335x-phycore-som.dtsi	/^		vdig2_reg: regulator@6 {$/;"	l
vdig2_reg	tps65910.dtsi	/^		vdig2_reg: regulator@6 {$/;"	l
vdig_reg	imx51-babbage.dts	/^			vdig_reg: vdig {$/;"	l	label:pmic
vdig_reg	imx51-digi-connectcore-som.dtsi	/^			vdig_reg: vdig {$/;"	l	label:pmic
ve_clk	sun4i-a10.dtsi	/^		ve_clk: clk@01c2013c {$/;"	l
ve_clk	sun7i-a20.dtsi	/^		ve_clk: clk@01c2013c {$/;"	l
vec	bcm283x.dtsi	/^		vec: vec@7e806000 {$/;"	l
vemmc	omap3-n950-n9.dtsi	/^	vemmc: fixedregulator0 {$/;"	l
vemmc_reg	exynos3250-monk.dts	/^	vemmc_reg: voltage-regulator-0 {$/;"	l
vemmc_reg	exynos4210-trats.dts	/^		vemmc_reg: regulator-0 {$/;"	l
vemmc_reg	exynos4210-universal_c210.dts	/^	vemmc_reg: voltage-regulator {$/;"	l
venc	omap2.dtsi	/^			venc: encoder@48050c00 {$/;"	l
venc	omap3.dtsi	/^			venc: encoder@48050c00 {$/;"	l
venc	omap4.dtsi	/^			venc: encoder@58003000 {$/;"	l
venc_out	omap3-beagle-xm.dts	/^		venc_out: endpoint {$/;"	l
venc_out	omap3-beagle.dts	/^		venc_out: endpoint {$/;"	l
venc_out	omap3-cm-t3x.dtsi	/^		venc_out: endpoint {$/;"	l
venc_out	omap3-devkit8000-common.dtsi	/^		venc_out: endpoint {$/;"	l
venc_out	omap3-gta04.dtsi	/^		venc_out: endpoint {$/;"	l
venc_out	omap3-n900.dts	/^		venc_out: endpoint {$/;"	l
venc_out	omap3-pandora-common.dtsi	/^		venc_out: endpoint {$/;"	l
veth	arm-realview-eb-bbrevd.dtsi	/^	veth: fixedregulator@0 {$/;"	l
veth	arm-realview-pb1176.dts	/^	veth: fixedregulator@0 {$/;"	l
veth	arm-realview-pb11mp.dts	/^	veth: fixedregulator@0 {$/;"	l
veth	arm-realview-pbx.dtsi	/^	veth: fixedregulator@0 {$/;"	l
vfuse	motorola-cpcap-mapphone.dtsi	/^	vfuse: VFUSE {$/;"	l
vga	imx6dl-tx6s-8034.dts	/^			vga: VGA {$/;"	l
vga	imx6dl-tx6s-8035.dts	/^			vga: VGA {$/;"	l
vga	imx6dl-tx6u-8033.dts	/^			vga: VGA {$/;"	l
vga	imx6q-tx6q-1036.dts	/^			vga: VGA {$/;"	l
vga_bridge_in	da850-lcdk.dts	/^				vga_bridge_in: endpoint {$/;"	l
vga_bridge_in	sun5i-a13-olinuxino.dts	/^				vga_bridge_in: endpoint {$/;"	l
vga_bridge_out	da850-lcdk.dts	/^				vga_bridge_out: endpoint {$/;"	l
vga_bridge_out	sun5i-a13-olinuxino.dts	/^				vga_bridge_out: endpoint {$/;"	l
vga_con_in	da850-lcdk.dts	/^			vga_con_in: endpoint {$/;"	l
vga_con_in	sun5i-a13-olinuxino.dts	/^			vga_con_in: endpoint {$/;"	l
vga_con_in	sun6i-a31-hummingbird.dts	/^			vga_con_in: endpoint {$/;"	l
vga_dac_in	sun6i-a31-hummingbird.dts	/^				vga_dac_in: endpoint@0 {$/;"	l
vga_dac_out	sun6i-a31-hummingbird.dts	/^				vga_dac_out: endpoint@0 {$/;"	l
vga_enc_in	r8a7779-marzen.dts	/^				vga_enc_in: endpoint {$/;"	l
vga_enc_out	r8a7779-marzen.dts	/^				vga_enc_out: endpoint {$/;"	l
vga_in	r8a7779-marzen.dts	/^			vga_in: endpoint {$/;"	l
vga_in	r8a7790-lager.dts	/^			vga_in: endpoint {$/;"	l
vga_in	r8a7792-blanche.dts	/^			vga_in: endpoint {$/;"	l
vga_in	r8a7794-alt.dts	/^			vga_in: endpoint {$/;"	l
vga_in	r8a7794-silk.dts	/^			vga_in: endpoint {$/;"	l
vga_memory	aspeed-bmc-opp-palmetto.dts	/^		vga_memory: framebuffer@5f000000 {$/;"	l
vga_memory	aspeed-bmc-opp-romulus.dts	/^		vga_memory: framebuffer@bf000000 {$/;"	l
vgen1_reg	backup/imx7dea-com-kit_v2.dts	/^                        vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx51-babbage.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx51-digi-connectcore-som.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx53-qsrb.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6dlea-com.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6dqscm-qwks-rev2.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6q-dmo-edmqmx6.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6q-gw5400-a.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6q-mccmon6.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pfuze100
vgen1_reg	imx6qdl-apalis.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6qdl-gw54xx.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6qdl-sabreauto.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6qdl-sabresd.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6qea-com.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sl-evk.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sll-evk.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sll-lpddr3-arm2.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sx-14x14-arm2.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sx-19x19-arm2.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sx-sabreauto.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sx-sdb-reva.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sx-sdb.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6sx-udoo-neo.dtsi	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx6sxea-com.dtsi	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6ul-9x9-evk.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx6ulea-com.dtsi	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vgen1_reg: vgen1 {$/;"	l	label:pmic
vgen1_reg	imx6ull-9x9-evk.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-12x12-ddr3-arm2.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-cl-som-imx7.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-nitrogen7.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-pico.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7d-sdb.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7dea-com-kit.dts	/^                        vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7dea-com-kit_v2.dts	/^                        vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7dea-com-ptp.dts	/^                        vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen1_reg	imx7s-warp.dts	/^			vgen1_reg: vldo1 {$/;"	l	label:pmic
vgen2_1v2_eth	imx6q-dmo-edmqmx6.dts	/^			vgen2_1v2_eth: vgen2 {$/;"	l	label:pmic
vgen2_reg	backup/imx7dea-com-kit_v2.dts	/^                        vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx51-babbage.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx51-digi-connectcore-som.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx53-qsrb.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6dlea-com.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6dqscm-qwks-rev2.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6q-gw5400-a.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6q-mccmon6.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pfuze100
vgen2_reg	imx6qdl-apalis.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6qdl-colibri.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6qdl-gw54xx.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6qdl-sabreauto.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6qdl-sabresd.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6qdl-zii-rdu2.dtsi	/^			vgen2_reg: vgen2 {$/;"	l
vgen2_reg	imx6qea-com.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sl-evk.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sll-evk.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sll-lpddr3-arm2.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sx-14x14-arm2.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sx-19x19-arm2.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sx-sabreauto.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sx-sdb-reva.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sx-sdb.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sx-udoo-neo.dtsi	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx6sxea-com.dtsi	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6sxscm-evb.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6ul-9x9-evk.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx6ulea-com.dtsi	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vgen2_reg: vgen2 {$/;"	l	label:pmic
vgen2_reg	imx6ull-9x9-evk.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-12x12-ddr3-arm2.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-cl-som-imx7.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-nitrogen7.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-pico.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7d-sdb.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7dea-com-kit.dts	/^                        vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7dea-com-kit_v2.dts	/^                        vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7dea-com-ptp.dts	/^                        vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen2_reg	imx7s-warp.dts	/^			vgen2_reg: vldo2 {$/;"	l	label:pmic
vgen3_reg	backup/imx7dea-com-kit_v2.dts	/^                        vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx51-babbage.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx51-digi-connectcore-som.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6dlea-com.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6dqscm-qwks-rev2.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6q-gw5400-a.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6q-mccmon6.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pfuze100
vgen3_reg	imx6qdl-apalis.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6qdl-gw54xx.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6qdl-sabreauto.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6qdl-sabresd.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6qea-com.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sl-evk.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sll-evk.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sll-lpddr3-arm2.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sx-14x14-arm2.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sx-19x19-arm2.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sx-sabreauto.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sx-sdb-reva.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sx-sdb.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sx-udoo-neo.dtsi	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx6sxea-com.dtsi	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6sxscm-evb.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6ul-9x9-evk.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx6ulea-com.dtsi	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vgen3_reg: vgen3 {$/;"	l	label:pmic
vgen3_reg	imx6ull-9x9-evk.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-12x12-ddr3-arm2.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-cl-som-imx7.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-nitrogen7.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-pico.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7d-sdb.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7dea-com-kit.dts	/^                        vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7dea-com-kit_v2.dts	/^                        vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7dea-com-ptp.dts	/^                        vgen3_reg: vccsd {$/;"	l	label:pmic
vgen3_reg	imx7s-warp.dts	/^			vgen3_reg: vccsd {$/;"	l	label:pmic
vgen4_reg	backup/imx7dea-com-kit_v2.dts	/^                        vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx6dlea-com.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6dqscm-qwks-rev2.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6q-dmo-edmqmx6.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6q-gw5400-a.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6q-mccmon6.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pfuze100
vgen4_reg	imx6qdl-apalis.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6qdl-colibri.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6qdl-gw54xx.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6qdl-sabreauto.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6qdl-sabresd.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6qdl-zii-rdu2.dtsi	/^			vgen4_reg: vgen4 {$/;"	l
vgen4_reg	imx6qea-com.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sl-evk.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sll-evk.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sll-lpddr3-arm2.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sx-14x14-arm2.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sx-19x19-arm2.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sx-sabreauto.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sx-sdb-reva.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sx-sdb.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sx-udoo-neo.dtsi	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx6sxea-com.dtsi	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6sxscm-evb.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6ul-9x9-evk.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx6ulea-com.dtsi	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vgen4_reg: vgen4 {$/;"	l	label:pmic
vgen4_reg	imx6ull-9x9-evk.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-12x12-ddr3-arm2.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-cl-som-imx7.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-nitrogen7.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-pico.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7d-sdb.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7dea-com-kit.dts	/^                        vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7dea-com-kit_v2.dts	/^                        vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7dea-com-ptp.dts	/^                        vgen4_reg: v33 {$/;"	l	label:pmic
vgen4_reg	imx7s-warp.dts	/^			vgen4_reg: v33 {$/;"	l	label:pmic
vgen5_reg	backup/imx7dea-com-kit_v2.dts	/^                        vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx6dlea-com.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6dqscm-1gb-qwks-rev3-fix-ldo.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6dqscm-qwks-rev2.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6q-dmo-edmqmx6.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6q-gw5400-a.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6q-mccmon6.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pfuze100
vgen5_reg	imx6qdl-apalis.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6qdl-colibri.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6qdl-gw54xx.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6qdl-sabreauto.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6qdl-sabresd.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6qdl-zii-rdu2.dtsi	/^			vgen5_reg: vgen5 {$/;"	l
vgen5_reg	imx6qea-com.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sl-evk.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sll-evk.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sll-lpddr3-arm2.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sx-14x14-arm2.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sx-19x19-arm2.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sx-sabreauto.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sx-sdb-reva.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sx-sdb.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6sx-udoo-neo.dtsi	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx6sxea-com.dtsi	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6ul-9x9-evk.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx6ulea-com.dtsi	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vgen5_reg: vgen5 {$/;"	l	label:pmic
vgen5_reg	imx6ull-9x9-evk.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-12x12-ddr3-arm2.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-cl-som-imx7.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-nitrogen7.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-pico.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7d-sdb.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7dea-com-kit.dts	/^                        vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7dea-com-kit_v2.dts	/^                        vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7dea-com-ptp.dts	/^                        vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen5_reg	imx7s-warp.dts	/^			vgen5_reg: vldo3 {$/;"	l	label:pmic
vgen6_reg	backup/imx7dea-com-kit_v2.dts	/^                        vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx6dlea-com.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6dqscm-qwks-rev2.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6q-dmo-edmqmx6.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6q-gw5400-a.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6q-mccmon6.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pfuze100
vgen6_reg	imx6qdl-apalis.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6qdl-colibri.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6qdl-gw54xx.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6qdl-sabreauto.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6qdl-sabresd.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6qdl-zii-rdu2.dtsi	/^			vgen6_reg: vgen6 {$/;"	l
vgen6_reg	imx6qea-com.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sl-evk.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sll-evk.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sll-lpddr3-arm2.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sx-14x14-arm2.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sx-19x19-arm2.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sx-sabreauto.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sx-sdb-reva.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sx-sdb.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sx-udoo-neo.dtsi	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx6sxea-com.dtsi	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6sxscm-evb.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6ul-9x9-evk.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx6ulea-com.dtsi	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vgen6_reg: vgen6 {$/;"	l	label:pmic
vgen6_reg	imx6ull-9x9-evk.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-12x12-ddr3-arm2.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-cl-som-imx7.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-nitrogen7.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-pico.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7d-sdb.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7dea-com-kit.dts	/^                        vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7dea-com-kit_v2.dts	/^                        vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7dea-com-ptp.dts	/^                        vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen6_reg	imx7s-warp.dts	/^			vgen6_reg: vldo4 {$/;"	l	label:pmic
vgen_reg	imx27-pdk.dts	/^			vgen_reg: vgen {$/;"	l	label:pmic
vgen_reg	imx27-phytec-phycore-som.dtsi	/^			vgen_reg: vgen {$/;"	l	label:pmic
vhvio	motorola-cpcap-mapphone.dtsi	/^	vhvio: VHVIO {$/;"	l
vi_vip1_ext_pmx	atlas7.dtsi	/^			vi_vip1_ext_pmx: vi_vip1_ext@0 {$/;"	l	label:pinctrl
vi_vip1_high8bit_pmx	atlas7.dtsi	/^			vi_vip1_high8bit_pmx: vi_vip1_high8bit@0 {$/;"	l	label:pinctrl
vi_vip1_low8bit_pmx	atlas7.dtsi	/^			vi_vip1_low8bit_pmx: vi_vip1_low8bit@0 {$/;"	l	label:pinctrl
vi_vip1_pmx	atlas7.dtsi	/^			vi_vip1_pmx: vi_vip1@0 {$/;"	l	label:pinctrl
vibldo_reg	bcm59056.dtsi	/^		vibldo_reg: vibldo {$/;"	l
vibrator_direction_pin	omap4-droid4-xt894.dts	/^	vibrator_direction_pin: pinmux_vibrator_direction_pin {$/;"	l
vibrator_enable_pin	omap4-droid4-xt894.dts	/^	vibrator_enable_pin: pinmux_vibrator_enable_pin {$/;"	l
vic	aspeed-g4.dtsi	/^		vic: interrupt-controller@1e6c0080 {$/;"	l
vic	aspeed-g5.dtsi	/^		vic: interrupt-controller@1e6c0080 {$/;"	l
vic	spear3xx.dtsi	/^		vic: interrupt-controller@f1100000 {$/;"	l
vic	versatile-ab.dts	/^		vic: intc@10140000 {$/;"	l
vic0	picoxcell-pc3x2.dtsi	/^		vic0: interrupt-controller@60000 {$/;"	l
vic0	picoxcell-pc3x3.dtsi	/^		vic0: interrupt-controller@60000 {$/;"	l
vic0	s3c64xx.dtsi	/^		vic0: interrupt-controller@71200000 {$/;"	l	label:soc
vic0	s5pv210.dtsi	/^		vic0: interrupt-controller@f2000000 {$/;"	l
vic0	spear600.dtsi	/^		vic0: interrupt-controller@f1100000 {$/;"	l
vic1	picoxcell-pc3x2.dtsi	/^		vic1: interrupt-controller@64000 {$/;"	l
vic1	picoxcell-pc3x3.dtsi	/^		vic1: interrupt-controller@64000 {$/;"	l
vic1	s3c64xx.dtsi	/^		vic1: interrupt-controller@71300000 {$/;"	l	label:soc
vic1	s5pv210.dtsi	/^		vic1: interrupt-controller@f2100000 {$/;"	l
vic1	spear600.dtsi	/^		vic1: interrupt-controller@f1000000 {$/;"	l
vic2	s5pv210.dtsi	/^		vic2: interrupt-controller@f2200000 {$/;"	l
vic3	s5pv210.dtsi	/^		vic3: interrupt-controller@f2300000 {$/;"	l
vica	ste-nomadik-stn8815.dtsi	/^		vica: intc@10140000 {$/;"	l
vica	ste-u300.dts	/^		vica: interrupt-controller@a0001000 {$/;"	l
vicb	ste-nomadik-stn8815.dtsi	/^		vicb: intc@10140020 {$/;"	l
vicb	ste-u300.dts	/^		vicb: interrupt-controller@a0002000 {$/;"	l
vichg_reg	exynos4210-universal_c210.dts	/^			vichg_reg: ENVICHG {$/;"	l
vichg_reg	s5pv210-aquila.dts	/^				vichg_reg: ENVICHG {$/;"	l	label:i2c_pmic
video1_clk2_div	dra7xx-clocks.dtsi	/^	video1_clk2_div: video1_clk2_div {$/;"	l
video1_clkin_ck	dra7xx-clocks.dtsi	/^	video1_clkin_ck: video1_clkin_ck {$/;"	l
video1_dclk_div	dra7xx-clocks.dtsi	/^	video1_dclk_div: video1_dclk_div {$/;"	l
video1_div_clk	dra7xx-clocks.dtsi	/^	video1_div_clk: video1_div_clk {$/;"	l
video1_dpll_clk_mux	dra7xx-clocks.dtsi	/^	video1_dpll_clk_mux: video1_dpll_clk_mux@168 {$/;"	l
video1_m2_clkin_ck	dra7xx-clocks.dtsi	/^	video1_m2_clkin_ck: video1_m2_clkin_ck {$/;"	l
video2_clk2_div	dra7xx-clocks.dtsi	/^	video2_clk2_div: video2_clk2_div {$/;"	l
video2_clkin_ck	dra7xx-clocks.dtsi	/^	video2_clkin_ck: video2_clkin_ck {$/;"	l
video2_dclk_div	dra7xx-clocks.dtsi	/^	video2_dclk_div: video2_dclk_div {$/;"	l
video2_div_clk	dra7xx-clocks.dtsi	/^	video2_div_clk: video2_div_clk {$/;"	l
video2_dpll_clk_mux	dra7xx-clocks.dtsi	/^	video2_dpll_clk_mux: video2_dpll_clk_mux@16c {$/;"	l
video2_m2_clkin_ck	dra7xx-clocks.dtsi	/^	video2_m2_clkin_ck: video2_m2_clkin_ck {$/;"	l
video_fapll	dm816x-clocks.dtsi	/^	video_fapll: video_fapll {$/;"	l
video_reg	logicpd-som-lv-37xx-devkit.dts	/^	video_reg: video_reg {$/;"	l
video_reg	logicpd-torpedo-37xx-devkit.dts	/^	video_reg: video_reg {$/;"	l
vin0	r8a7790.dtsi	/^	vin0: video@e6ef0000 {$/;"	l
vin0	r8a7791.dtsi	/^	vin0: video@e6ef0000 {$/;"	l
vin0	r8a7792.dtsi	/^		vin0: video@e6ef0000 {$/;"	l
vin0	r8a7793.dtsi	/^	vin0: video@e6ef0000 {$/;"	l
vin0	r8a7794.dtsi	/^	vin0: video@e6ef0000 {$/;"	l
vin0_pins	r8a7778-bockw.dts	/^	vin0_pins: vin0 {$/;"	l
vin0_pins	r8a7790-lager.dts	/^	vin0_pins: vin0 {$/;"	l
vin0_pins	r8a7791-koelsch.dts	/^	vin0_pins: vin0 {$/;"	l
vin0_pins	r8a7791-porter.dts	/^	vin0_pins: vin0 {$/;"	l
vin0_pins	r8a7793-gose.dts	/^	vin0_pins: vin0 {$/;"	l
vin0_pins	r8a7794-alt.dts	/^	vin0_pins: vin0 {$/;"	l
vin0_pins	r8a7794-silk.dts	/^	vin0_pins: vin0 {$/;"	l
vin0ep	r8a7791-porter.dts	/^		vin0ep: endpoint {$/;"	l
vin0ep	r8a7794-alt.dts	/^		vin0ep: endpoint {$/;"	l
vin0ep	r8a7794-silk.dts	/^		vin0ep: endpoint {$/;"	l
vin0ep2	r8a7790-lager.dts	/^		vin0ep2: endpoint {$/;"	l
vin0ep2	r8a7791-koelsch.dts	/^		vin0ep2: endpoint {$/;"	l
vin0ep2	r8a7793-gose.dts	/^		vin0ep2: endpoint {$/;"	l
vin1	r8a7790.dtsi	/^	vin1: video@e6ef1000 {$/;"	l
vin1	r8a7791.dtsi	/^	vin1: video@e6ef1000 {$/;"	l
vin1	r8a7792.dtsi	/^		vin1: video@e6ef1000 {$/;"	l
vin1	r8a7793.dtsi	/^	vin1: video@e6ef1000 {$/;"	l
vin1	r8a7794.dtsi	/^	vin1: video@e6ef1000 {$/;"	l
vin1_pins	r8a7778-bockw.dts	/^	vin1_pins: vin1 {$/;"	l
vin1_pins	r8a7790-lager.dts	/^	vin1_pins: vin1 {$/;"	l
vin1_pins	r8a7791-koelsch.dts	/^	vin1_pins: vin1 {$/;"	l
vin1_pins	r8a7793-gose.dts	/^	vin1_pins: vin1 {$/;"	l
vin1ep	r8a7791-koelsch.dts	/^		vin1ep: endpoint {$/;"	l
vin1ep	r8a7793-gose.dts	/^		vin1ep: endpoint {$/;"	l
vin1ep0	r8a7790-lager.dts	/^		vin1ep0: endpoint {$/;"	l
vin2	r8a7790.dtsi	/^	vin2: video@e6ef2000 {$/;"	l
vin2	r8a7791.dtsi	/^	vin2: video@e6ef2000 {$/;"	l
vin2	r8a7792.dtsi	/^		vin2: video@e6ef2000 {$/;"	l
vin2	r8a7793.dtsi	/^	vin2: video@e6ef2000 {$/;"	l
vin3	r8a7790.dtsi	/^	vin3: video@e6ef3000 {$/;"	l
vin3	r8a7792.dtsi	/^		vin3: video@e6ef3000 {$/;"	l
vin4	r8a7792.dtsi	/^		vin4: video@e6ef4000 {$/;"	l
vin5	r8a7792.dtsi	/^		vin5: video@e6ef5000 {$/;"	l
vint_breg	exynos4210-trats.dts	/^			vint_breg: BUCK2 {$/;"	l
vintana1	twl4030.dtsi	/^	vintana1: regulator-vintana1 {$/;"	l
vintana2	twl4030.dtsi	/^	vintana2: regulator-vintana2 {$/;"	l
vintdig	twl4030.dtsi	/^	vintdig: regulator-vintdig {$/;"	l
vio	twl4030.dtsi	/^	vio: regulator-vio {$/;"	l
vio_1v8	dra76-evm.dts	/^	vio_1v8: fixedregulator-vio_1v8 {$/;"	l
vio_3v3	dra76-evm.dts	/^	vio_3v3: fixedregulator-vio_3v3 {$/;"	l
vio_3v3_sd	dra76-evm.dts	/^	vio_3v3_sd: fixedregulator-sd {$/;"	l
vio_reg	am335x-baltos.dtsi	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-evm.dts	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-evmsk.dts	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-icev2.dts	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-igep0033.dtsi	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-lxm.dts	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-moxa-uc-8100-me-t.dts	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am335x-phycore-som.dtsi	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	am3517-craneboard.dts	/^		vio_reg: regulator@1 {$/;"	l
vio_reg	tegra30-apalis.dtsi	/^				vio_reg: vio {$/;"	l	label:pmic
vio_reg	tegra30-beaver.dts	/^				vio_reg: vio {$/;"	l	label:pmic
vio_reg	tegra30-cardhu.dtsi	/^				vio_reg: vio {$/;"	l	label:pmic
vio_reg	tegra30-colibri.dtsi	/^				vio_reg: vio {$/;"	l	label:pmic
vio_reg	tps65910.dtsi	/^		vio_reg: regulator@1 {$/;"	l
viohi_reg	imx27-phytec-phycore-som.dtsi	/^			viohi_reg: viohi {$/;"	l	label:pmic
viohi_reg	imx51-digi-connectcore-som.dtsi	/^			viohi_reg: viohi {$/;"	l	label:pmic
violo_reg	imx27-phytec-phycore-som.dtsi	/^			violo_reg: violo {$/;"	l	label:pmic
vip1_gclk_mux	dra7xx-clocks.dtsi	/^	vip1_gclk_mux: vip1_gclk_mux@1020 {$/;"	l
vip2_gclk_mux	dra7xx-clocks.dtsi	/^	vip2_gclk_mux: vip2_gclk_mux@1028 {$/;"	l
vip3_gclk_mux	dra7xx-clocks.dtsi	/^	vip3_gclk_mux: vip3_gclk_mux@1030 {$/;"	l
vip_pins_a	atlas6.dtsi	/^                                vip_pins_a: vip@0 {$/;"	l	label:gpio
vip_pins_a	prima2.dtsi	/^                                vip_pins_a: vip@0 {$/;"	l	label:gpio
virt_12000000_ck	dra7xx-clocks.dtsi	/^	virt_12000000_ck: virt_12000000_ck {$/;"	l
virt_12000000_ck	omap44xx-clocks.dtsi	/^	virt_12000000_ck: virt_12000000_ck {$/;"	l
virt_12000000_ck	omap54xx-clocks.dtsi	/^	virt_12000000_ck: virt_12000000_ck {$/;"	l
virt_12m_ck	omap24xx-clocks.dtsi	/^	virt_12m_ck: virt_12m_ck {$/;"	l
virt_12m_ck	omap3xxx-clocks.dtsi	/^	virt_12m_ck: virt_12m_ck {$/;"	l
virt_13000000_ck	dra7xx-clocks.dtsi	/^	virt_13000000_ck: virt_13000000_ck {$/;"	l
virt_13000000_ck	omap44xx-clocks.dtsi	/^	virt_13000000_ck: virt_13000000_ck {$/;"	l
virt_13000000_ck	omap54xx-clocks.dtsi	/^	virt_13000000_ck: virt_13000000_ck {$/;"	l
virt_13m_ck	omap24xx-clocks.dtsi	/^	virt_13m_ck: virt_13m_ck {$/;"	l
virt_13m_ck	omap3xxx-clocks.dtsi	/^	virt_13m_ck: virt_13m_ck {$/;"	l
virt_16800000_ck	dra7xx-clocks.dtsi	/^	virt_16800000_ck: virt_16800000_ck {$/;"	l
virt_16800000_ck	omap44xx-clocks.dtsi	/^	virt_16800000_ck: virt_16800000_ck {$/;"	l
virt_16800000_ck	omap54xx-clocks.dtsi	/^	virt_16800000_ck: virt_16800000_ck {$/;"	l
virt_16_8m_ck	omap3xxx-clocks.dtsi	/^	virt_16_8m_ck: virt_16_8m_ck {$/;"	l
virt_19200000_ck	am33xx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	am43xx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	dm814x-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	dra7xx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	omap24xx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	omap3xxx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	omap44xx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_19200000_ck	omap54xx-clocks.dtsi	/^	virt_19200000_ck: virt_19200000_ck {$/;"	l
virt_20000000_ck	dm814x-clocks.dtsi	/^	virt_20000000_ck: virt_20000000_ck {$/;"	l
virt_20000000_ck	dra7xx-clocks.dtsi	/^	virt_20000000_ck: virt_20000000_ck {$/;"	l
virt_24000000_ck	am33xx-clocks.dtsi	/^	virt_24000000_ck: virt_24000000_ck {$/;"	l
virt_24000000_ck	am43xx-clocks.dtsi	/^	virt_24000000_ck: virt_24000000_ck {$/;"	l
virt_25000000_ck	am33xx-clocks.dtsi	/^	virt_25000000_ck: virt_25000000_ck {$/;"	l
virt_25000000_ck	am43xx-clocks.dtsi	/^	virt_25000000_ck: virt_25000000_ck {$/;"	l
virt_26000000_ck	am33xx-clocks.dtsi	/^	virt_26000000_ck: virt_26000000_ck {$/;"	l
virt_26000000_ck	am43xx-clocks.dtsi	/^	virt_26000000_ck: virt_26000000_ck {$/;"	l
virt_26000000_ck	dra7xx-clocks.dtsi	/^	virt_26000000_ck: virt_26000000_ck {$/;"	l
virt_26000000_ck	omap3xxx-clocks.dtsi	/^	virt_26000000_ck: virt_26000000_ck {$/;"	l
virt_26000000_ck	omap44xx-clocks.dtsi	/^	virt_26000000_ck: virt_26000000_ck {$/;"	l
virt_26000000_ck	omap54xx-clocks.dtsi	/^	virt_26000000_ck: virt_26000000_ck {$/;"	l
virt_26m_ck	omap24xx-clocks.dtsi	/^	virt_26m_ck: virt_26m_ck {$/;"	l
virt_27000000_ck	dra7xx-clocks.dtsi	/^	virt_27000000_ck: virt_27000000_ck {$/;"	l
virt_27000000_ck	omap44xx-clocks.dtsi	/^	virt_27000000_ck: virt_27000000_ck {$/;"	l
virt_27000000_ck	omap54xx-clocks.dtsi	/^	virt_27000000_ck: virt_27000000_ck {$/;"	l
virt_38400000_ck	dra7xx-clocks.dtsi	/^	virt_38400000_ck: virt_38400000_ck {$/;"	l
virt_38400000_ck	omap44xx-clocks.dtsi	/^	virt_38400000_ck: virt_38400000_ck {$/;"	l
virt_38400000_ck	omap54xx-clocks.dtsi	/^	virt_38400000_ck: virt_38400000_ck {$/;"	l
virt_38_4m_ck	omap3xxx-clocks.dtsi	/^	virt_38_4m_ck: virt_38_4m_ck {$/;"	l
visbus_dout_pmx	atlas7.dtsi	/^			visbus_dout_pmx: visbus_dout@0 {$/;"	l	label:pinctrl
vlcd_reg	exynos4210-trats.dts	/^			vlcd_reg: LDO15 {$/;"	l
vldo1_reg	imx6ul-14x14-evk-pf1550.dts	/^			vldo1_reg: LDO1 {$/;"	l	label:pmic
vldo1_reg	imx7ulp-evk.dts	/^		vldo1_reg: LDO1 {$/;"	l
vldo1_reg	imx7ulpea-ucom-kit_v2-1lv.dts	/^		vldo1_reg: LDO1 {$/;"	l
vldo1_reg	imx7ulpea-ucom-kit_v2.dts	/^		vldo1_reg: LDO1 {$/;"	l
vldo2_reg	imx6ul-14x14-evk-pf1550.dts	/^			vldo2_reg: LDO2 {$/;"	l	label:pmic
vldo2_reg	imx7ulp-evk.dts	/^		vldo2_reg: LDO2 {$/;"	l
vldo2_reg	imx7ulpea-ucom-kit_v2-1lv.dts	/^		vldo2_reg: LDO2 {$/;"	l
vldo2_reg	imx7ulpea-ucom-kit_v2.dts	/^		vldo2_reg: LDO2 {$/;"	l
vldo3_reg	imx6ul-14x14-evk-pf1550.dts	/^			vldo3_reg: LDO3 {$/;"	l	label:pmic
vldo3_reg	imx7ulp-evk.dts	/^		vldo3_reg: LDO3 {$/;"	l
vldo3_reg	imx7ulpea-ucom-kit_v2-1lv.dts	/^		vldo3_reg: LDO3 {$/;"	l
vldo3_reg	imx7ulpea-ucom-kit_v2.dts	/^		vldo3_reg: LDO3 {$/;"	l
vled_reg	at91-kizbox2.dts	/^						vled_reg: LDO_REG3 {$/;"	l	label:i2c1.pmic
vlynq_fck	omap2420-clocks.dtsi	/^	vlynq_fck: vlynq_fck {$/;"	l
vlynq_gate_fck	omap2420-clocks.dtsi	/^	vlynq_gate_fck: vlynq_gate_fck@200 {$/;"	l
vlynq_ick	omap2420-clocks.dtsi	/^	vlynq_ick: vlynq_ick@210 {$/;"	l
vlynq_mux_fck	omap2420-clocks.dtsi	/^	vlynq_mux_fck: vlynq_mux_fck@240 {$/;"	l
vmain	am57xx-idk-common.dtsi	/^	vmain: fixedregulator-vmain {$/;"	l
vmain	omap5-board-common.dtsi	/^	vmain: fixedregulator-vmain {$/;"	l
vmem_breg	exynos4210-trats.dts	/^			vmem_breg: BUCK5 {$/;"	l
vmipi_reg	exynos4210-trats.dts	/^			vmipi_reg: LDO4 {$/;"	l
vmmc	am335x-igep0033.dtsi	/^	vmmc: fixedregulator1 {$/;"	l
vmmc	arm-realview-eb.dtsi	/^	vmmc: fixedregulator@0 {$/;"	l
vmmc	arm-realview-pb1176.dts	/^	vmmc: fixedregulator@0 {$/;"	l
vmmc	arm-realview-pb11mp.dts	/^	vmmc: fixedregulator@0 {$/;"	l
vmmc	arm-realview-pbx.dtsi	/^	vmmc: fixedregulator@0 {$/;"	l
vmmc	lpc4357-ea4357-devkit.dts	/^	vmmc: vmmc_fixed {$/;"	l
vmmc	omap3-cm-t3517.dts	/^	vmmc:  regulator-vmmc {$/;"	l
vmmc	twl6030.dtsi	/^	vmmc: regulator-vmmc {$/;"	l
vmmc1	omap3-lilly-a83x.dtsi	/^	vmmc1: regulator-vmmc1 {$/;"	l
vmmc1	twl4030.dtsi	/^	vmmc1: regulator-vmmc1 {$/;"	l
vmmc1_reg	imx27-pdk.dts	/^			vmmc1_reg: vmmc1 {$/;"	l	label:pmic
vmmc1_reg	imx27-phytec-phycore-som.dtsi	/^			vmmc1_reg: vmmc1 {$/;"	l	label:pmic
vmmc2	twl4030.dtsi	/^	vmmc2: regulator-vmmc2 {$/;"	l
vmmc3_io_pin_i12_tvbox	sun7i-a20-i12-tvbox.dts	/^	vmmc3_io_pin_i12_tvbox: vmmc3_io_pin@0 {$/;"	l
vmmc3_pin_ap6xxx_wl_regon	sun7i-a20-wits-pro-a20-dkt.dts	/^	vmmc3_pin_ap6xxx_wl_regon: vmmc3_pin@0 {$/;"	l
vmmc3_pin_bananapro	sun7i-a20-bananapro.dts	/^	vmmc3_pin_bananapro: vmmc3_pin@0 {$/;"	l
vmmc3_pin_i12_tvbox	sun7i-a20-i12-tvbox.dts	/^	vmmc3_pin_i12_tvbox: vmmc3_pin@0 {$/;"	l
vmmc_3v3	am437x-cm-t43.dts	/^	vmmc_3v3: fixedregulator-v3_3 {$/;"	l
vmmc_fixed	am335x-cm-t335.dts	/^	vmmc_fixed: fixedregulator0 {$/;"	l
vmmc_fixed	am3517-evm.dts	/^        vmmc_fixed: vmmc {$/;"	l
vmmc_reg	am335x-baltos.dtsi	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-evm.dts	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-evmsk.dts	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-icev2.dts	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-igep0033.dtsi	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-lxm.dts	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-moxa-uc-8100-me-t.dts	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am335x-phycore-som.dtsi	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	am3517-craneboard.dts	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_reg	tps65910.dtsi	/^		vmmc_reg: regulator@12 {$/;"	l
vmmc_regulator	ste-nomadik-stn8815.dtsi	/^			vmmc_regulator: vmmc {$/;"	l
vmmc_sdhi0	sh73a0-kzm9g.dts	/^	vmmc_sdhi0: regulator-vmmc-sdhi0 {$/;"	l
vmmc_sdhi2	sh73a0-kzm9g.dts	/^	vmmc_sdhi2: regulator-vmmc-sdhi2 {$/;"	l
vmmci	ste-href.dtsi	/^		vmmci: regulator-gpio {$/;"	l
vmmci	ste-hrefprev60.dtsi	/^		vmmci: regulator-gpio {$/;"	l
vmmci	ste-hrefv60plus.dtsi	/^		vmmci: regulator-gpio {$/;"	l
vmmci	ste-snowball.dts	/^		vmmci: regulator-gpio {$/;"	l
vmmcsd_fixed	am335x-bone-common.dtsi	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	am335x-boneblue.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	am335x-lxm.dts	/^	vmmcsd_fixed: fixedregulator1 {$/;"	l
vmmcsd_fixed	am335x-moxa-uc-8100-me-t.dts	/^	vmmcsd_fixed: vmmcsd-regulator {$/;"	l
vmmcsd_fixed	am335x-shc.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	am335x-sl50.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	am43x-epos-evm.dts	/^	vmmcsd_fixed: fixedregulator-sd {$/;"	l
vmmcsd_fixed	dm8148-evm.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	dm8148-t410.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	dm8168-evm.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	dra62x-j5eco-evm.dts	/^	vmmcsd_fixed: fixedregulator0 {$/;"	l
vmmcsd_fixed	omap5-board-common.dtsi	/^	vmmcsd_fixed: fixedregulator-mmcsd {$/;"	l
vmmcsd_fixed	omap5-cm-t54.dts	/^	vmmcsd_fixed: fixed-regulator-mmcsd {$/;"	l
vmmcsdio_fixed	omap3-igep0020.dts	/^	vmmcsdio_fixed: fixedregulator-mmcsdio {$/;"	l
vmmcsdio_fixed	omap3-igep0030.dts	/^	vmmcsdio_fixed: fixedregulator-mmcsdio {$/;"	l
vmmcsdio_fixed	omap5-board-common.dtsi	/^	vmmcsdio_fixed: fixedregulator-mmcsdio {$/;"	l
vmmcwl_fixed	am437x-gp-evm.dts	/^	vmmcwl_fixed: fixedregulator-mmcwl {$/;"	l
volum_down_l	rk3288-veyron-minnie.dts	/^		volum_down_l: volum-down-l {$/;"	l
volum_up_l	rk3288-veyron-minnie.dts	/^		volum_up_l: volum-up-l {$/;"	l
volume_keys_s0	am335x-evm.dts	/^	volume_keys_s0: volume_keys_s0 {$/;"	l
vop	rk3036.dtsi	/^	vop: vop@10118000 {$/;"	l
vop_mmu	rk3036.dtsi	/^	vop_mmu: iommu@10118300 {$/;"	l
vop_mmu	rk322x.dtsi	/^	vop_mmu: iommu@20053f00 {$/;"	l
vop_out	rk3036.dtsi	/^		vop_out: port {$/;"	l	label:vop
vop_out_hdmi	rk3036.dtsi	/^			vop_out_hdmi: endpoint@0 {$/;"	l	label:vop.vop_out
vopb	rk3288.dtsi	/^	vopb: vop@ff930000 {$/;"	l
vopb_mmu	rk3288.dtsi	/^	vopb_mmu: iommu@ff930300 {$/;"	l
vopb_out	rk3288.dtsi	/^		vopb_out: port {$/;"	l	label:vopb
vopb_out_edp	rk3288.dtsi	/^			vopb_out_edp: endpoint@1 {$/;"	l	label:vopb.vopb_out
vopb_out_hdmi	rk3288.dtsi	/^			vopb_out_hdmi: endpoint@0 {$/;"	l	label:vopb.vopb_out
vopb_out_mipi	rk3288.dtsi	/^			vopb_out_mipi: endpoint@2 {$/;"	l	label:vopb.vopb_out
vopl	rk3288.dtsi	/^	vopl: vop@ff940000 {$/;"	l
vopl_mmu	rk3288.dtsi	/^	vopl_mmu: iommu@ff940300 {$/;"	l
vopl_out	rk3288.dtsi	/^		vopl_out: port {$/;"	l	label:vopl
vopl_out_edp	rk3288.dtsi	/^			vopl_out_edp: endpoint@1 {$/;"	l	label:vopl.vopl_out
vopl_out_hdmi	rk3288.dtsi	/^			vopl_out_hdmi: endpoint@0 {$/;"	l	label:vopl.vopl_out
vopl_out_mipi	rk3288.dtsi	/^			vopl_out_mipi: endpoint@2 {$/;"	l	label:vopl.vopl_out
vou_clk	r8a7740.dtsi	/^		vou_clk: vou@e6150088 {$/;"	l
vout5	rk3036-kylin.dts	/^			vout5: LDO_REG6 {$/;"	l
vpda_reg	exynos4210-trats.dts	/^			vpda_reg: LDO6 {$/;"	l
vpfe0	am4372.dtsi	/^		vpfe0: vpfe@48326000 {$/;"	l
vpfe0_ep	am437x-gp-evm.dts	/^		vpfe0_ep: endpoint {$/;"	l
vpfe0_ep	am437x-sk-evm.dts	/^		vpfe0_ep: endpoint {$/;"	l
vpfe0_pins_default	am437x-gp-evm.dts	/^	vpfe0_pins_default: vpfe0_pins_default {$/;"	l
vpfe0_pins_default	am437x-sk-evm.dts	/^	vpfe0_pins_default: vpfe0_pins_default {$/;"	l
vpfe0_pins_sleep	am437x-gp-evm.dts	/^	vpfe0_pins_sleep: vpfe0_pins_sleep {$/;"	l
vpfe0_pins_sleep	am437x-sk-evm.dts	/^	vpfe0_pins_sleep: vpfe0_pins_sleep {$/;"	l
vpfe1	am4372.dtsi	/^		vpfe1: vpfe@48328000 {$/;"	l
vpfe1_ep	am437x-gp-evm.dts	/^		vpfe1_ep: endpoint {$/;"	l
vpfe1_ep	am43x-epos-evm.dts	/^		vpfe1_ep: endpoint {$/;"	l
vpfe1_pins_default	am437x-gp-evm.dts	/^	vpfe1_pins_default: vpfe1_pins_default {$/;"	l
vpfe1_pins_default	am43x-epos-evm.dts	/^		vpfe1_pins_default: vpfe1_pins_default {$/;"	l
vpfe1_pins_sleep	am437x-gp-evm.dts	/^	vpfe1_pins_sleep: vpfe1_pins_sleep {$/;"	l
vpfe1_pins_sleep	am43x-epos-evm.dts	/^		vpfe1_pins_sleep: vpfe1_pins_sleep {$/;"	l
vpfe_fck	am35xx-clocks.dtsi	/^	vpfe_fck: vpfe_fck@32c {$/;"	l
vpfe_ick	am35xx-clocks.dtsi	/^	vpfe_ick: vpfe_ick@32c {$/;"	l
vph	qcom-apq8060-dragonboard.dts	/^		vph: regulator-fixed {$/;"	l
vph	qcom-apq8064-arrow-sd-600eval.dts	/^		vph: regulator-fixed@1 {$/;"	l
vph_pwr	qcom-msm8660.dtsi	/^					vph_pwr: adc-channel@04 {$/;"	l	label:xoadc
vpif	da850.dtsi	/^		vpif: video@217000 {$/;"	l
vpif_capture_pins	da850.dtsi	/^			vpif_capture_pins: vpif_capture_pins {$/;"	l	label:pmx_core
vpif_display_pins	da850.dtsi	/^			vpif_display_pins: vpif_display_pins {$/;"	l	label:pmx_core
vpll	motorola-cpcap-mapphone.dtsi	/^	vpll: VPLL {$/;"	l
vpll1	twl4030.dtsi	/^	vpll1: regulator-vpll1 {$/;"	l
vpll2	twl4030.dtsi	/^	vpll2: regulator-vpll2 {$/;"	l
vpll_reg	am335x-baltos.dtsi	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am335x-evm.dts	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am335x-evmsk.dts	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am335x-icev2.dts	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am335x-igep0033.dtsi	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am335x-moxa-uc-8100-me-t.dts	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am335x-phycore-som.dtsi	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	am3517-craneboard.dts	/^		vpll_reg: regulator@7 {$/;"	l
vpll_reg	exynos4210-trats.dts	/^			vpll_reg: LDO10 {$/;"	l
vpll_reg	imx51-babbage.dts	/^			vpll_reg: vpll {$/;"	l	label:pmic
vpll_reg	imx51-digi-connectcore-som.dtsi	/^			vpll_reg: vpll {$/;"	l	label:pmic
vpll_reg	imx53-qsrb.dts	/^			vpll_reg: vpll {$/;"	l	label:pmic
vpll_reg	tps65910.dtsi	/^		vpll_reg: regulator@7 {$/;"	l
vpo_sd_1v8_3v3	dra71-evm.dts	/^	vpo_sd_1v8_3v3: gpio-regulator-TPS74801 {$/;"	l
vpp	twl6030.dtsi	/^	vpp: regulator-vpp {$/;"	l
vpp_reserved	atlas7-evb.dts	/^		vpp_reserved: vpp_mem@5e800000 {$/;"	l
vpu	imx53.dtsi	/^			vpu: vpu@63ff4000 {$/;"	l
vpu	imx6qdl.dtsi	/^			vpu: vpu@02040000 {$/;"	l
vpu_domain	dove.dtsi	/^					vpu_domain: vpu-domain {$/;"	l	label:pmu
vpu_fsl	imx6qdl.dtsi	/^			vpu_fsl: vpu_fsl@02040000 {$/;"	l
vpu_mmu	rk322x.dtsi	/^	vpu_mmu: iommu@20020800 {$/;"	l
vpu_mmu	rk3288.dtsi	/^	vpu_mmu: iommu@ff9a0800 {$/;"	l
vqmmc	atlas7.dtsi	/^				vqmmc: vqmmc@2 {$/;"	l	label:sd2
vqmmc_sdcard	exynos5420-peach-pit.dts	/^			vqmmc_sdcard: ldo4_reg: LDO4 {$/;"	l
vqmmc_sdcard	exynos5800-peach-pi.dts	/^			vqmmc_sdcard: ldo4_reg: LDO4 {$/;"	l
vref_reg	backup/imx7dea-com-kit_v2.dts	/^                        vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6dl-riotboard.dts	/^			vref_reg: vrefddr {				\/* VREF_DDR *\/$/;"	l	label:pmic
vref_reg	imx6dlea-com.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6dqscm-1gb-evb-fix-ldo.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6dqscm-1gb-evb-interleave-android-ldo.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6dqscm-qwks-rev2.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6q-dmo-edmqmx6.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6q-gw5400-a.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6q-mccmon6.dts	/^			vref_reg: vrefddr {$/;"	l	label:pfuze100
vref_reg	imx6qdl-apalis.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6qdl-colibri.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6qdl-gw54xx.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6qdl-sabreauto.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6qdl-sabresd.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6qdl-zii-rdu2.dtsi	/^			vref_reg: vrefddr {$/;"	l
vref_reg	imx6qea-com.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sl-evk.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sll-evk.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sll-lpddr3-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sx-14x14-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sx-19x19-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sx-sabreauto.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sx-sdb-reva.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sx-sdb.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sx-udoo-neo.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sxea-com.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6sxscm-evb.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ul-14x14-ddr3-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ul-14x14-evk-pf1550.dts	/^			vref_reg: VREFDDR {$/;"	l	label:pmic
vref_reg	imx6ul-14x14-lpddr2-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ul-9x9-evk.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ul-pico-hobbit.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ulea-com.dtsi	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ull-14x14-ddr3-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx6ull-9x9-evk.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-12x12-ddr3-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-12x12-lpddr3-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-19x19-lpddr2-arm2.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-cl-som-imx7.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-nitrogen7.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-pico.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7d-sdb.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7dea-com-kit.dts	/^                        vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7dea-com-kit_v2.dts	/^                        vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7dea-com-ptp.dts	/^                        vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7s-warp.dts	/^			vref_reg: vrefddr {$/;"	l	label:pmic
vref_reg	imx7ulp-evk.dts	/^		vref_reg: VREFDDR {$/;"	l
vrefddr_reg	imx53-qsrb.dts	/^			vrefddr_reg: vrefddr {$/;"	l	label:pmic
vreg_boost	qcom-msm8974.dtsi	/^	vreg_boost: vreg-boost {$/;"	l
vreg_vph_pwr	qcom-msm8974.dtsi	/^	vreg_vph_pwr: vreg-vph-pwr {$/;"	l
vrf1	motorola-cpcap-mapphone.dtsi	/^	vrf1: VRF1 {$/;"	l
vrf1_reg	imx27-phytec-phycore-som.dtsi	/^			vrf1_reg: vrf1 {$/;"	l	label:pmic
vrf2	motorola-cpcap-mapphone.dtsi	/^	vrf2: VRF2 {$/;"	l
vrf2_reg	imx27-phytec-phycore-som.dtsi	/^			vrf2_reg: vrf2 {$/;"	l	label:pmic
vrfref	motorola-cpcap-mapphone.dtsi	/^	vrfref: VRFREF {$/;"	l
vrtc_reg	am335x-baltos.dtsi	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am335x-evm.dts	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am335x-evmsk.dts	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am335x-icev2.dts	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am335x-igep0033.dtsi	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am335x-moxa-uc-8100-me-t.dts	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am335x-phycore-som.dtsi	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	am3517-craneboard.dts	/^		vrtc_reg: regulator@0 {$/;"	l
vrtc_reg	tps65910.dtsi	/^		vrtc_reg: regulator@0 {$/;"	l
vs_sys	tegra114-tn7.dts	/^		vs_sys: regulator@0 {$/;"	l
vsb_3v3	compulab-sb-som.dtsi	/^	vsb_3v3: fixedregulator-v3_3 {$/;"	l
vsd_reg	imx51-babbage.dts	/^			vsd_reg: vsd {$/;"	l	label:pmic
vsd_reg	imx51-digi-connectcore-som.dtsi	/^			vsd_reg: vsd {$/;"	l	label:pmic
vsdcc_fixed	qcom-mdm9615.dtsi	/^		vsdcc_fixed: vsdcc-regulator {$/;"	l
vsdcc_fixed	qcom-msm8660-surf.dts	/^		vsdcc_fixed: vsdcc-regulator {$/;"	l
vsdcc_fixed	qcom-msm8960.dtsi	/^		vsdcc_fixed: vsdcc-regulator {$/;"	l
vsdio	motorola-cpcap-mapphone.dtsi	/^	vsdio: VSDIO {$/;"	l
vsim	motorola-cpcap-mapphone.dtsi	/^	vsim: VSIM {$/;"	l
vsim	twl4030.dtsi	/^	vsim: regulator-vsim {$/;"	l
vsimcard	motorola-cpcap-mapphone.dtsi	/^	vsimcard: VSIMCARD {$/;"	l
vsr_reg	bcm59056.dtsi	/^		vsr_reg: vsr {$/;"	l
vsys	rk3066a-marsboard.dts	/^	vsys: vsys-regulator {$/;"	l
vsys	rk3066a-rayeager.dts	/^	vsys: vsys-regulator {$/;"	l
vsys	rk3188-radxarock.dts	/^	vsys: vsys-regulator {$/;"	l
vsys_12v0	dra76-evm.dts	/^	vsys_12v0: fixedregulator-vsys12v0 {$/;"	l
vsys_3v3	dra72-evm-common.dtsi	/^	vsys_3v3: fixedregulator-vsys3v3 {$/;"	l
vsys_3v3	dra76-evm.dts	/^	vsys_3v3: fixedregulator-vsys3v3 {$/;"	l
vsys_5v0	dra76-evm.dts	/^	vsys_5v0: fixedregulator-vsys5v0 {$/;"	l
vsys_cobra	omap5-board-common.dtsi	/^	vsys_cobra: fixedregulator-vsys_cobra {$/;"	l
vt_core_15v_reg	exynos4210-trats.dts	/^		vt_core_15v_reg: regulator-5 {$/;"	l
vtcam_reg	exynos4210-trats.dts	/^			vtcam_reg: LDO12 {$/;"	l
vtf_reg	s5pv210-aquila.dts	/^		vtf_reg: fixed-regulator@0 {$/;"	l
vtf_reg	s5pv210-goni.dts	/^		vtf_reg: fixed-regulator@0 {$/;"	l
vtg_aux	stih407-family.dtsi	/^		vtg_aux: sti-vtg-aux@8d00200 {$/;"	l
vtg_main	stih407-family.dtsi	/^		vtg_main: sti-vtg-main@8d02800 {$/;"	l
vtp_clk_div	am43xx-clocks.dtsi	/^	vtp_clk_div: vtp_clk_div {$/;"	l
vtt_fixed	am335x-evmsk.dts	/^	vtt_fixed: fixedregulator3 {$/;"	l
vtt_fixed	am335x-icev2.dts	/^	vtt_fixed: fixedregulator1 {$/;"	l
vtt_fixed	am437x-gp-evm.dts	/^	vtt_fixed: fixedregulator-vtt {$/;"	l
vtt_fixed	am57xx-beagle-x15-common.dtsi	/^	vtt_fixed: fixedregulator-vtt {$/;"	l
vtt_fixed	am57xx-idk-common.dtsi	/^	vtt_fixed: fixedregulator-vtt {$/;"	l
vtt_fixed	dra7-evm.dts	/^	vtt_fixed: fixedregulator-vtt {$/;"	l
vtt_fixed	dra76-evm.dts	/^	vtt_fixed: fixedregulator-vtt {$/;"	l
vusb	motorola-cpcap-mapphone.dtsi	/^	vusb: VUSB {$/;"	l
vusb	twl6030.dtsi	/^	vusb: regulator-vusb {$/;"	l
vusb1v5	twl4030.dtsi	/^	vusb1v5: regulator-vusb1v5 {$/;"	l
vusb1v8	twl4030.dtsi	/^	vusb1v8: regulator-vusb1v8 {$/;"	l
vusb2_reg	imx51-babbage.dts	/^			vusb2_reg: vusb2 {$/;"	l	label:pmic
vusb2_reg	imx51-digi-connectcore-som.dtsi	/^			vusb2_reg: vusb2 {$/;"	l	label:pmic
vusb2_reg	imx53-qsrb.dts	/^			vusb2_reg: vusb2 {$/;"	l	label:pmic
vusb3v1	twl4030.dtsi	/^	vusb3v1: regulator-vusb3v1 {$/;"	l
vusb_reg	exynos4210-trats.dts	/^			vusb_reg: LDO3 {$/;"	l
vusb_reg	imx51-digi-connectcore-som.dtsi	/^			vusb_reg: vusb {$/;"	l	label:pmic
vusb_reg	imx53-qsrb.dts	/^			vusb_reg: vusb {$/;"	l	label:pmic
vusbdac_reg	exynos4210-trats.dts	/^			vusbdac_reg: LDO8 {$/;"	l
vusim	twl6030.dtsi	/^	vusim: regulator-vusim {$/;"	l
vvib	motorola-cpcap-mapphone.dtsi	/^	vvib: VVIB {$/;"	l
vvideo_reg	imx51-babbage.dts	/^			vvideo_reg: vvideo {$/;"	l	label:pmic
vvideo_reg	imx51-digi-connectcore-som.dtsi	/^			vvideo_reg: vvideo {$/;"	l	label:pmic
vwlan1	motorola-cpcap-mapphone.dtsi	/^	vwlan1: VWLAN1 {$/;"	l
vwlan2	motorola-cpcap-mapphone.dtsi	/^	vwlan2: VWLAN2 {$/;"	l
vwlan_fixed	am335x-cm-t335.dts	/^	vwlan_fixed: fixedregulator2 {$/;"	l
vwlan_fixed	omap3-n950-n9.dtsi	/^	vwlan_fixed: fixedregulator2 {$/;"	l
vwlan_fixed	omap5-cm-t54.dts	/^	vwlan_fixed: fixed-regulator-vwlan {$/;"	l
vwlan_pdn_fixed	omap5-cm-t54.dts	/^	vwlan_pdn_fixed: fixed-regulator-vwlan-pdn {$/;"	l
w1_gpio_pins	imx28-cfa10049.dts	/^				w1_gpio_pins: w1-gpio@0 {$/;"	l
w25q32	armada-38x-solidrun-microsom.dtsi	/^	w25q32: spi-flash@0 {$/;"	l
w2cbw0015_pins	omap4-duovero.dtsi	/^	w2cbw0015_pins: pinmux_w2cbw0015_pins {$/;"	l
w2cbw0015_vmmc	omap4-duovero.dtsi	/^	w2cbw0015_vmmc: w2cbw0015_vmmc {$/;"	l
w3cbw003c_2_pins	omap3-overo-storm.dtsi	/^	w3cbw003c_2_pins: pinmux_w3cbw003c_2_pins {$/;"	l
w3cbw003c_2_pins	omap3-overo.dtsi	/^	w3cbw003c_2_pins: pinmux_w3cbw003c_2_pins {$/;"	l
w3cbw003c_npoweron	omap3-overo-base.dtsi	/^	w3cbw003c_npoweron: regulator-w3cbw003c-npoweron {$/;"	l
w3cbw003c_pins	omap3-overo-base.dtsi	/^	w3cbw003c_pins: pinmux_w3cbw003c_pins {$/;"	l
w3cbw003c_wifi_nreset	omap3-overo-base.dtsi	/^	w3cbw003c_wifi_nreset: regulator-w3cbw003c-wifi-nreset {$/;"	l
wakeupgen	am4372.dtsi	/^	wakeupgen: interrupt-controller@48281000 {$/;"	l
wakeupgen	dra7.dtsi	/^	wakeupgen: interrupt-controller@48281000 {$/;"	l
wakeupgen	omap4.dtsi	/^	wakeupgen: interrupt-controller@48281000 {$/;"	l
wakeupgen	omap5.dtsi	/^	wakeupgen: interrupt-controller@48281000 {$/;"	l
wakup_eint	exynos4210.dtsi	/^		wakup_eint: wakeup-interrupt-controller {$/;"	l	label:pinctrl_1
wakup_eint	exynos4412.dtsi	/^	wakup_eint: wakeup-interrupt-controller {$/;"	l
wakup_eint	exynos5250.dtsi	/^			wakup_eint: wakeup-interrupt-controller {$/;"	l	label:pinctrl_0
wanphy	orion5x-netgear-wnr854t.dts	/^			wanphy: ethernet-phy@2 {$/;"	l
warm_rst_pins_a	atlas6.dtsi	/^                                warm_rst_pins_a: warm_rst@0 {$/;"	l	label:gpio
warm_rst_pins_a	prima2.dtsi	/^                                warm_rst_pins_a: warm_rst@0 {$/;"	l	label:gpio
watchdog	armada-370-xp.dtsi	/^			watchdog: watchdog@20300 {$/;"	l
watchdog	armada-375.dtsi	/^			watchdog: watchdog@20300 {$/;"	l
watchdog	armada-38x.dtsi	/^			watchdog: watchdog@20300 {$/;"	l
watchdog	exynos4210.dtsi	/^	watchdog: watchdog@10060000 {$/;"	l
watchdog	exynos4412.dtsi	/^	watchdog: watchdog@10060000 {$/;"	l
watchdog	exynos54xx.dtsi	/^		watchdog: watchdog@101d0000 {$/;"	l
watchdog	lpc32xx.dtsi	/^			watchdog: watchdog@4003C000 {$/;"	l
watchdog	moxart.dtsi	/^		watchdog: watchdog@98500000 {$/;"	l
watchdog	mt2701.dtsi	/^	watchdog: watchdog@10007000 {$/;"	l
watchdog	mt7623.dtsi	/^	watchdog: watchdog@10007000 {$/;"	l
watchdog	nspire.dtsi	/^			watchdog: watchdog@90060000 {$/;"	l
watchdog	rv1108.dtsi	/^	watchdog: wdt@10360000 {$/;"	l
watchdog	s3c2416.dtsi	/^	watchdog: watchdog@53000000 {$/;"	l
watchdog	s3c64xx.dtsi	/^		watchdog: watchdog@7e004000 {$/;"	l	label:soc
watchdog	s5pv210.dtsi	/^		watchdog: watchdog@e2700000 {$/;"	l
watchdog	ste-u300.dts	/^	watchdog: watchdog@c0012000 {$/;"	l
watchdog0	socfpga.dtsi	/^		watchdog0: watchdog@ffd02000 {$/;"	l
watchdog0	socfpga_arria10.dtsi	/^		watchdog0: watchdog@ffd00200 {$/;"	l
watchdog0	zynq-7000.dtsi	/^		watchdog0: watchdog@f8005000 {$/;"	l	label:amba
watchdog1	socfpga.dtsi	/^		watchdog1: watchdog@ffd03000 {$/;"	l
watchdog1	socfpga_arria10.dtsi	/^		watchdog1: watchdog@ffd00300 {$/;"	l
wcnss_mem	qcom-apq8064.dtsi	/^		wcnss_mem: wcnss@8f000000 {$/;"	l
wcnss_smp2p_in	qcom-msm8974.dtsi	/^		wcnss_smp2p_in: slave-kernel {$/;"	l
wcnss_smp2p_out	qcom-msm8974.dtsi	/^		wcnss_smp2p_out: master-kernel {$/;"	l
wcnss_smsm	qcom-apq8064.dtsi	/^		wcnss_smsm: wcnss@3 {$/;"	l
wcnss_smsm	qcom-msm8974.dtsi	/^		wcnss_smsm: wcnss@7 {$/;"	l
wd_timer2	dm816x.dtsi	/^		wd_timer2: wd_timer@480c2000 {$/;"	l
wd_timer2	omap2420.dtsi	/^		wd_timer2: wdt@48022000 {$/;"	l
wd_timer2	omap2430.dtsi	/^		wd_timer2: wdt@49016000 {$/;"	l
wdog	arm-realview-eb.dtsi	/^		wdog: watchdog@10010000 {$/;"	l
wdog	imx27.dtsi	/^			wdog: wdog@10002000 {$/;"	l
wdog	imx35.dtsi	/^			wdog: wdog@53fdc000 {$/;"	l	label:aips2
wdog	picoxcell-pc3x2.dtsi	/^			wdog: watchdog@50000 {$/;"	l
wdog	picoxcell-pc3x3.dtsi	/^			wdog: watchdog@50000 {$/;"	l
wdog0	arm-realview-pbx.dtsi	/^		wdog0: watchdog@1000f000 {$/;"	l
wdog0	ls1021a.dtsi	/^		wdog0: watchdog@2ad0000 {$/;"	l
wdog1	arm-realview-pbx.dtsi	/^		wdog1: watchdog@10010000 {$/;"	l
wdog1	imx50.dtsi	/^			wdog1: wdog@53f98000 {$/;"	l
wdog1	imx51.dtsi	/^			wdog1: wdog@73f98000 {$/;"	l
wdog1	imx53.dtsi	/^			wdog1: wdog@53f98000 {$/;"	l
wdog1	imx6qdl.dtsi	/^			wdog1: wdog@020bc000 {$/;"	l
wdog1	imx6sl.dtsi	/^			wdog1: wdog@020bc000 {$/;"	l	label:aips1
wdog1	imx6sll.dtsi	/^			wdog1: wdog@020bc000 {$/;"	l	label:aips1
wdog1	imx6sx.dtsi	/^			wdog1: wdog@020bc000 {$/;"	l
wdog1	imx6ul.dtsi	/^			wdog1: wdog@020bc000 {$/;"	l
wdog1	imx6ull.dtsi	/^			wdog1: wdog@020bc000 {$/;"	l
wdog1	imx7s.dtsi	/^			wdog1: wdog@30280000 {$/;"	l	label:aips1
wdog1	imx7ulp.dtsi	/^		wdog1: wdog@403D0000 {$/;"	l	label:ahbbridge0
wdog2	imx51.dtsi	/^			wdog2: wdog@73f9c000 {$/;"	l
wdog2	imx53.dtsi	/^			wdog2: wdog@53f9c000 {$/;"	l
wdog2	imx6qdl.dtsi	/^			wdog2: wdog@020c0000 {$/;"	l
wdog2	imx6sl.dtsi	/^			wdog2: wdog@020c0000 {$/;"	l	label:aips1
wdog2	imx6sll.dtsi	/^			wdog2: wdog@020c0000 {$/;"	l	label:aips1
wdog2	imx6sx.dtsi	/^			wdog2: wdog@020c0000 {$/;"	l
wdog2	imx6ul.dtsi	/^			wdog2: wdog@020c0000 {$/;"	l
wdog2	imx6ull.dtsi	/^			wdog2: wdog@020c0000 {$/;"	l
wdog2	imx7s.dtsi	/^			wdog2: wdog@30290000 {$/;"	l	label:aips1
wdog2	imx7ulp.dtsi	/^		wdog2: wdog@40430000 {$/;"	l	label:ahbbridge0
wdog3	imx6sx.dtsi	/^			wdog3: wdog@02288000 {$/;"	l
wdog3	imx7s.dtsi	/^			wdog3: wdog@302a0000 {$/;"	l	label:aips1
wdog4	imx7s.dtsi	/^			wdog4: wdog@302b0000 {$/;"	l	label:aips1
wdoga5	vfxxx.dtsi	/^			wdoga5: wdog@4003e000 {$/;"	l	label:aips0
wdogclk	arm-realview-eb.dtsi	/^	wdogclk: wdogclk@24M {$/;"	l
wdogclk	arm-realview-pb11mp.dts	/^	wdogclk: wdogclk@24M {$/;"	l
wdogclk	arm-realview-pbx.dtsi	/^	wdogclk: wdogclk@24M {$/;"	l
wdt	am4372.dtsi	/^		wdt: wdt@44e35000 {$/;"	l
wdt	da850-evm.dts	/^		wdt: wdt@21000 {$/;"	l
wdt	da850.dtsi	/^		wdt: wdt@21000 {$/;"	l
wdt	keystone.dtsi	/^		wdt: wdt@022f0080 {$/;"	l
wdt	kirkwood.dtsi	/^		wdt: watchdog-timer@20300 {$/;"	l
wdt	meson.dtsi	/^			wdt: watchdog@9900 {$/;"	l	label:cbus
wdt	mps2.dtsi	/^			wdt: watchdog@8000 {$/;"	l
wdt	mt6589.dtsi	/^		wdt: watchdog@010000000 {$/;"	l
wdt	orion5x.dtsi	/^			wdt: wdt@20300 {$/;"	l
wdt	r7s72100.dtsi	/^	wdt: watchdog@fcfe0000 {$/;"	l
wdt	rk322x.dtsi	/^	wdt: watchdog@110a0000 {$/;"	l
wdt	rk3288.dtsi	/^	wdt: watchdog@ff800000 {$/;"	l
wdt	rk3xxx.dtsi	/^	wdt: watchdog@2004c000 {$/;"	l
wdt	sun4i-a10.dtsi	/^		wdt: watchdog@01c20c90 {$/;"	l
wdt	sun5i.dtsi	/^		wdt: watchdog@01c20c90 {$/;"	l
wdt	sun7i-a20.dtsi	/^		wdt: watchdog@01c20c90 {$/;"	l
wdt	sun9i-a80.dtsi	/^		wdt: watchdog@06000ca0 {$/;"	l
wdt0	bcm-cygnus.dtsi	/^		wdt0: wdt@18009000 {$/;"	l
wdt0	berlin2.dtsi	/^			wdt0: watchdog@1000 {$/;"	l
wdt0	berlin2cd.dtsi	/^			wdt0: watchdog@1000 {$/;"	l
wdt0	berlin2q.dtsi	/^			wdt0: watchdog@1000 {$/;"	l
wdt0	hisi-x5hd2.dtsi	/^			wdt0: watchdog@a2c000 {$/;"	l
wdt0	sun8i-a23-a33.dtsi	/^		wdt0: watchdog@01c20ca0 {$/;"	l
wdt0	sun8i-v3s.dtsi	/^		wdt0: watchdog@01c20ca0 {$/;"	l
wdt0	sunxi-h3-h5.dtsi	/^		wdt0: watchdog@01c20ca0 {$/;"	l
wdt1	aspeed-g4.dtsi	/^			wdt1: wdt@1e785000 {$/;"	l
wdt1	aspeed-g5.dtsi	/^			wdt1: wdt@1e785000 {$/;"	l
wdt1	berlin2.dtsi	/^			wdt1: watchdog@2000 {$/;"	l
wdt1	berlin2cd.dtsi	/^			wdt1: watchdog@2000 {$/;"	l
wdt1	berlin2q.dtsi	/^			wdt1: watchdog@2000 {$/;"	l
wdt1	dm814x.dtsi	/^			wdt1: wdt@1c7000 {$/;"	l	label:l4ls
wdt1	sun6i-a31.dtsi	/^		wdt1: watchdog@01c20ca0 {$/;"	l
wdt1_fck	am33xx-clocks.dtsi	/^	wdt1_fck: wdt1_fck@538 {$/;"	l
wdt1_fck	am43xx-clocks.dtsi	/^	wdt1_fck: wdt1_fck@422c {$/;"	l
wdt1_fck	omap3xxx-clocks.dtsi	/^	wdt1_fck: wdt1_fck {$/;"	l
wdt1_ick	omap24xx-clocks.dtsi	/^	wdt1_ick: wdt1_ick@410 {$/;"	l
wdt1_ick	omap3xxx-clocks.dtsi	/^	wdt1_ick: wdt1_ick@c10 {$/;"	l
wdt2	am33xx.dtsi	/^		wdt2: wdt@44e35000 {$/;"	l
wdt2	aspeed-g4.dtsi	/^			wdt2: wdt@1e785020 {$/;"	l
wdt2	aspeed-g5.dtsi	/^			wdt2: wdt@1e785020 {$/;"	l
wdt2	berlin2.dtsi	/^			wdt2: watchdog@3000 {$/;"	l
wdt2	berlin2cd.dtsi	/^			wdt2: watchdog@3000 {$/;"	l
wdt2	berlin2q.dtsi	/^			wdt2: watchdog@3000 {$/;"	l
wdt2	dra7.dtsi	/^		wdt2: wdt@4ae14000 {$/;"	l
wdt2	omap3.dtsi	/^		wdt2: wdt@48314000 {$/;"	l
wdt2	omap4.dtsi	/^		wdt2: wdt@4a314000 {$/;"	l
wdt2	omap5.dtsi	/^		wdt2: wdt@4ae14000 {$/;"	l
wdt2_fck	omap3xxx-clocks.dtsi	/^	wdt2_fck: wdt2_fck@c00 {$/;"	l
wdt2_ick	omap3xxx-clocks.dtsi	/^	wdt2_ick: wdt2_ick@c10 {$/;"	l
wdt3	aspeed-g5.dtsi	/^			wdt3: wdt@1e785040 {$/;"	l
wdt3_fck	omap2420-clocks.dtsi	/^	wdt3_fck: wdt3_fck@200 {$/;"	l
wdt3_fck	omap3xxx-clocks.dtsi	/^	wdt3_fck: wdt3_fck@1000 {$/;"	l
wdt3_ick	omap2420-clocks.dtsi	/^	wdt3_ick: wdt3_ick@210 {$/;"	l
wdt3_ick	omap3xxx-clocks.dtsi	/^	wdt3_ick: wdt3_ick@1010 {$/;"	l
wdt4_fck	omap24xx-clocks.dtsi	/^	wdt4_fck: wdt4_fck@200 {$/;"	l
wdt4_ick	omap24xx-clocks.dtsi	/^	wdt4_ick: wdt4_ick@210 {$/;"	l
weim	imx1.dtsi	/^		weim: weim@00220000 {$/;"	l
weim	imx27.dtsi	/^		weim: weim@d8002000 {$/;"	l
weim	imx35.dtsi	/^			weim: weim@b8002000 {$/;"	l
weim	imx51.dtsi	/^			weim: weim@83fda000 {$/;"	l
weim	imx6qdl.dtsi	/^			weim: weim@021b8000 {$/;"	l
weim	imx6sl.dtsi	/^			weim: weim@021b8000 {$/;"	l	label:aips2
weim	imx6sx.dtsi	/^			weim: weim@021b8000 {$/;"	l	label:aips2
weim	imx6ul.dtsi	/^			weim: weim@021b8000 {$/;"	l
weim	imx6ull.dtsi	/^			weim: weim@021b8000 {$/;"	l
weim	imx7d.dtsi	/^	weim: weim@30bc0000 {$/;"	l
wg7210_32k	omap3-pandora-common.dtsi	/^	wg7210_32k: fixed-regulator-wg7210_32k {$/;"	l
wifi0	qcom-ipq4019.dtsi	/^		wifi0: wifi@a000000 {$/;"	l
wifi1	qcom-ipq4019.dtsi	/^		wifi1: wifi@a800000 {$/;"	l
wifi_en	exynos5250-snow-common.dtsi	/^	wifi_en: wifi-en {$/;"	l
wifi_en	exynos5420-peach-pit.dts	/^	wifi_en: wifi-en {$/;"	l
wifi_en	exynos5800-peach-pi.dts	/^	wifi_en: wifi-en {$/;"	l
wifi_en_bpi_m2p	sun8i-h3-bananapi-m2-plus.dts	/^	wifi_en_bpi_m2p: wifi_en_pin {$/;"	l
wifi_en_pin_cubieboard4	sun9i-a80-cubieboard4.dts	/^	wifi_en_pin_cubieboard4: wifi_en_pin@0 {$/;"	l
wifi_en_pin_optimus	sun9i-a80-optimus.dts	/^	wifi_en_pin_optimus: wifi_en_pin@0 {$/;"	l
wifi_enable	rk3288-firefly-reload.dts	/^		wifi_enable: wifi-enable {$/;"	l
wifi_enable	rk3288-rock2-square.dts	/^		wifi_enable: wifi-enable {$/;"	l
wifi_enable_h	rk3288-veyron.dtsi	/^		wifi_enable_h: wifienable-h {$/;"	l
wifi_pins	am335x-cm-t335.dts	/^	wifi_pins: pinmux_wifi_pins {$/;"	l
wifi_power	dove-cm-a510.dtsi	/^		wifi_power: regulator@1 {$/;"	l
wifi_pwr	rk3066a-mk808.dts	/^		wifi_pwr: wifi-pwr {$/;"	l
wifi_pwr	rk3288-evb-act8846.dts	/^		wifi_pwr: wifi-pwr {$/;"	l
wifi_pwrseq	bcm2835-rpi-zero-w.dts	/^	wifi_pwrseq: wifi-pwrseq {$/;"	l
wifi_pwrseq	omap3-gta04.dtsi	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun6i-a31-hummingbird.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun7i-a20-bananapro.dts	/^	wifi_pwrseq: wifi-pwrseq {$/;"	l
wifi_pwrseq	sun8i-a23-polaroid-mid2407pxe03.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-a23-polaroid-mid2809pxe04.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-h2-plus-orangepi-zero.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-h3-bananapi-m2-plus.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-h3-beelink-x2.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-h3-orangepi-2.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-q8-common.dtsi	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-r16-bananapi-m2m.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun8i-r16-parrot.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun9i-a80-cubieboard4.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq	sun9i-a80-optimus.dts	/^	wifi_pwrseq: wifi_pwrseq {$/;"	l
wifi_pwrseq_pin_mid2407	sun8i-a23-polaroid-mid2407pxe03.dts	/^	wifi_pwrseq_pin_mid2407: wifi_pwrseq_pin@0 {$/;"	l
wifi_pwrseq_pin_mid2809	sun8i-a23-polaroid-mid2809pxe04.dts	/^	wifi_pwrseq_pin_mid2809: wifi_pwrseq_pin@0 {$/;"	l
wifi_pwrseq_pin_orangepi	sun8i-h3-orangepi-2.dts	/^	wifi_pwrseq_pin_orangepi: wifi_pwrseq_pin@0 {$/;"	l
wifi_pwrseq_pin_q8	sun8i-q8-common.dtsi	/^	wifi_pwrseq_pin_q8: wifi_pwrseq_pin@0 {$/;"	l
wifi_reg_on_pin_chip_pro	sun5i-gr8-chip-pro.dts	/^	wifi_reg_on_pin_chip_pro: wifi-reg-on-pin@0 {$/;"	l
wifi_reset	omap3-gta04.dtsi	/^		wifi_reset: wifi_reset@6 {$/;"	l	label:tca6507
wifi_reset_pin_hummingbird	sun6i-a31-hummingbird.dts	/^	wifi_reset_pin_hummingbird: wifi_reset_pin@0 {$/;"	l
wifi_reset_pin_parrot	sun8i-r16-parrot.dts	/^	wifi_reset_pin_parrot: wifi_reset_pin@0 {$/;"	l
wifi_rst	exynos5250-snow-common.dtsi	/^	wifi_rst: wifi-rst {$/;"	l
wireless_pins	am335x-pepper.dts	/^	wireless_pins: pinmux_wireless {$/;"	l
wkup_32k_fck	omap3xxx-clocks.dtsi	/^	wkup_32k_fck: wkup_32k_fck {$/;"	l
wkup_clkdm	omap2420-clocks.dtsi	/^	wkup_clkdm: wkup_clkdm {$/;"	l
wkup_clkdm	omap2430-clocks.dtsi	/^	wkup_clkdm: wkup_clkdm {$/;"	l
wkup_clkdm	omap34xx-omap36xx-clocks.dtsi	/^	wkup_clkdm: wkup_clkdm {$/;"	l
wkup_clkdm	omap36xx-omap3430es2plus-clocks.dtsi	/^	wkup_clkdm: wkup_clkdm {$/;"	l
wkup_clkdm	omap3xxx-clocks.dtsi	/^	wkup_clkdm: wkup_clkdm {$/;"	l
wkup_l4_ick	omap3xxx-clocks.dtsi	/^	wkup_l4_ick: wkup_l4_ick {$/;"	l
wkup_m3	am33xx.dtsi	/^			wkup_m3: wkup_m3@100000 {$/;"	l	label:l4_wkup
wkup_m3	am4372.dtsi	/^			wkup_m3: wkup_m3@100000 {$/;"	l	label:l4_wkup
wkup_m3_ipc	am33xx.dtsi	/^				wkup_m3_ipc: wkup_m3_ipc@1324 {$/;"	l	label:l4_wkup.scm
wkup_m3_ipc	am4372.dtsi	/^				wkup_m3_ipc: wkup_m3_ipc@1324 {$/;"	l	label:l4_wkup.scm
wkupaon_iclk_mux	dra7xx-clocks.dtsi	/^	wkupaon_iclk_mux: wkupaon_iclk_mux@108 {$/;"	l
wkupaon_iclk_mux	omap54xx-clocks.dtsi	/^	wkupaon_iclk_mux: wkupaon_iclk_mux@108 {$/;"	l
wl1251_pins	omap3-n900.dts	/^	wl1251_pins: pinmux_wl1251 {$/;"	l
wl127x_gpio	logicpd-som-lv.dtsi	/^	wl127x_gpio: pinmux_wl127x_gpio_pin {$/;"	l
wl12xx_core_pins	omap3-cm-t3517.dts	/^	wl12xx_core_pins: pinmux_wl12xx_core_pins {$/;"	l
wl12xx_ctrl_pins	omap4-var-som-om44-wlan.dtsi	/^	wl12xx_ctrl_pins: pinmux_wl12xx_ctrl_pins {$/;"	l
wl12xx_gpio	am335x-baltos.dtsi	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_gpio	am335x-evmsk.dts	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_gpio	omap3-cm-t3730.dts	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_gpio	omap3-evm-37xx.dts	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_gpio	omap3-zoom3.dts	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_gpio	omap4-panda-common.dtsi	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_gpio	omap4-sdp.dts	/^	wl12xx_gpio: pinmux_wl12xx_gpio {$/;"	l
wl12xx_pins	omap4-panda-common.dtsi	/^	wl12xx_pins: pinmux_wl12xx_pins {$/;"	l
wl12xx_pins	omap4-sdp.dts	/^	wl12xx_pins: pinmux_wl12xx_pins {$/;"	l
wl12xx_vaux2	omap3-cm-t3517.dts	/^	wl12xx_vaux2: wl12xx_vaux2 {$/;"	l
wl12xx_vaux2	omap3-cm-t3730.dts	/^	wl12xx_vaux2: wl12xx_vaux2 {$/;"	l
wl12xx_vmmc	am335x-baltos.dtsi	/^	wl12xx_vmmc: fixedregulator2 {$/;"	l
wl12xx_vmmc	am335x-evmsk.dts	/^	wl12xx_vmmc: fixedregulator2 {$/;"	l
wl12xx_vmmc	logicpd-som-lv.dtsi	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	logicpd-torpedo-som.dtsi	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	omap3-evm-37xx.dts	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	omap3-evm-common.dtsi	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	omap3-zoom3.dts	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	omap4-droid4-xt894.dts	/^	wl12xx_vmmc: regulator-wl12xx {$/;"	l
wl12xx_vmmc	omap4-panda-common.dtsi	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	omap4-sdp.dts	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc	omap4-var-som-om44-wlan.dtsi	/^	wl12xx_vmmc: wl12xx_vmmc {$/;"	l
wl12xx_vmmc2	omap3-cm-t3517.dts	/^	wl12xx_vmmc2: wl12xx_vmmc2 {$/;"	l
wl12xx_vmmc2	omap3-cm-t3730.dts	/^	wl12xx_vmmc2: wl12xx_vmmc2 {$/;"	l
wl12xx_wkup_pins	omap3-cm-t3517.dts	/^	wl12xx_wkup_pins: pinmux_wl12xx_wkup_pins {$/;"	l
wl18xx_pins	am335x-boneblack-wireless.dts	/^	wl18xx_pins: pinmux_wl18xx_pins {$/;"	l
wl18xx_pins	am335x-boneblue.dts	/^	wl18xx_pins: pinmux_wl18xx_pins {$/;"	l
wl18xx_pins	am335x-bonegreen-wireless.dts	/^	wl18xx_pins: pinmux_wl18xx_pins {$/;"	l
wl_18	rk3188-px3-evb.dts	/^			wl_18: LDO_REG8 {$/;"	l
wl_on	bcm2835-rpi-zero-w.dts	/^	wl_on: wl-on {$/;"	l
wlan_default_gpios	qcom-apq8064-cm-qs600.dts	/^					wlan_default_gpios: wlan-gpios {$/;"	l
wlan_default_gpios	qcom-apq8064-ifc6410.dts	/^					wlan_default_gpios: wlan-gpios {$/;"	l
wlan_default_mode	ste-href-family-pinctrl.dtsi	/^				wlan_default_mode: wlan_default {$/;"	l
wlan_en_reg	am335x-boneblack-wireless.dts	/^	wlan_en_reg: fixedregulator@2 {$/;"	l
wlan_en_reg	am335x-boneblue.dts	/^	wlan_en_reg: fixedregulator@2 {$/;"	l
wlan_en_reg	am335x-bonegreen-wireless.dts	/^	wlan_en_reg: fixedregulator@2 {$/;"	l
wlan_en_reg	am335x-evm.dts	/^	wlan_en_reg: fixedregulator2 {$/;"	l
wlan_gpio	omap3-tao3530.dtsi	/^	wlan_gpio: pinmux_wlan_gpio {$/;"	l
wlan_gpios_pins	omap5-cm-t54.dts	/^	wlan_gpios_pins: pinmux_wlan_gpios_pins {$/;"	l
wlan_host_wkup	omap3-zoom3.dts	/^	wlan_host_wkup: pinmux_wlan_host_wkup_pins {$/;"	l
wlan_pins	am335x-evm.dts	/^	wlan_pins: pinmux_wlan_pins {$/;"	l
wlan_pins	omap3-n950-n9.dtsi	/^	wlan_pins: pinmux_wlan_pins {$/;"	l
wlan_pins	omap5-board-common.dtsi	/^	wlan_pins: pinmux_wlan_pins {$/;"	l
wlan_pins_default	am437x-gp-evm.dts	/^	wlan_pins_default: pinmux_wlan_pins_default {$/;"	l
wlan_pins_sleep	am437x-gp-evm.dts	/^	wlan_pins_sleep: pinmux_wlan_pins_sleep {$/;"	l
wlan_snowball_mode	ste-snowball.dts	/^				wlan_snowball_mode: wlan_snowball {$/;"	l
wlcore	am335x-baltos.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	am335x-boneblack-wireless.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	am335x-boneblue.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	am335x-bonegreen-wireless.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	am335x-cm-t335.dts	/^	wlcore: wlcore@1 {$/;"	l
wlcore	am335x-evm.dts	/^	wlcore: wlcore@0 {$/;"	l
wlcore	am335x-evmsk.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	am437x-gp-evm.dts	/^	wlcore: wlcore@0 {$/;"	l
wlcore	imx6q-bx50v3.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx6qdl-apf6.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx6qdl-nitrogen6_max.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx6qdl-nitrogen6_som2.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx6qdl-nitrogen6x.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx6sx-nitrogen6sx.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx6sx-udoo-neo.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	imx7d-nitrogen7.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	logicpd-som-lv.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	logicpd-torpedo-som.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap3-cm-t3517.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap3-cm-t3730.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap3-evm-common.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap3-igep0020-rev-f.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap3-igep0030-rev-g.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap3-n950.dts	/^	wlcore: wlcore@0 {$/;"	l
wlcore	omap3-zoom3.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap4-droid4-xt894.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap4-panda-common.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap4-sdp.dts	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap4-var-som-om44-wlan.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore	omap5-board-common.dtsi	/^	wlcore: wlcore@2 {$/;"	l
wlcore_irq_pin	omap5-board-common.dtsi	/^	wlcore_irq_pin: pinmux_wlcore_irq_pin {$/;"	l
wled_reg	imx7dea-ucom-kit.dts	/^                        wled_reg: wled {$/;"	l	label:pmic
wled_reg	imx7dea-ucom-kit_v2.dts	/^                        wled_reg: wled {$/;"	l	label:pmic
wled_reg	imx7dea-ucom-ptp.dts	/^                        wled_reg: wled {$/;"	l	label:pmic
wlreg_on	imx6dqscm-qwks-rev3-btwifi.dtsi	/^		wlreg_on: fixedregulator@100 {$/;"	l
wlreg_on	imx6dqscm-qwks-wifi.dtsi	/^		wlreg_on: fixedregulator@100 {$/;"	l
wlreg_on	imx6sxscm-evb-btwifi.dtsi	/^		wlreg_on: fixedregulator@100 {$/;"	l
wlreg_on	imx7dea-com-kit.dts	/^		wlreg_on: fixedregulator@100 {$/;"	l
wlreg_on	imx7dea-ucom-kit.dts	/^		wlreg_on: fixedregulator@100 {$/;"	l
wm1811	exynos4412-trats2.dts	/^	wm1811: wm1811@1a {$/;"	l
wm8731	am57xx-cl-som-am57x.dts	/^	wm8731: wm8731@1a {$/;"	l
wm8731	at91sam9g20ek_common.dtsi	/^		wm8731: wm8731@1b {$/;"	l
wm8731	at91sam9x5ek.dtsi	/^				wm8731: wm8731@1a {$/;"	l	label:i2c0
wm8731	imx6q-cm-fx6.dts	/^	wm8731: codec@1a {$/;"	l
wm8903	qcom-apq8060-dragonboard.dts	/^				wm8903: wm8903@1a {$/;"	l
wm8903	tegra20-harmony.dts	/^		wm8903: wm8903@1a {$/;"	l
wm8903	tegra20-medcom-wide.dts	/^		wm8903: wm8903@1a {$/;"	l
wm8903	tegra20-plutux.dts	/^		wm8903: wm8903@1a {$/;"	l
wm8903	tegra20-seaboard.dts	/^		wm8903: wm8903@1a {$/;"	l
wm8903	tegra20-tec.dts	/^		wm8903: wm8903@1a {$/;"	l
wm8903	tegra20-ventana.dts	/^		wm8903: wm8903@1a {$/;"	l
wm8903	tegra30-cardhu.dtsi	/^		wm8903: wm8903@1a {$/;"	l
wm8904	at91-sama5d4ek.dts	/^				wm8904: codec@1a {$/;"	l	label:i2c0
wm8904	at91sam9n12ek.dts	/^				wm8904: codec@1a {$/;"	l	label:i2c0
wm8904	sama5d3xmb.dtsi	/^				wm8904: wm8904@1a {$/;"	l	label:i2c0
wm8904	sama5d3xmb_cmp.dtsi	/^				wm8904: wm8904@1a {$/;"	l	label:i2c0
wm8978	r8a7740-armadillo800eva.dts	/^	wm8978: codec@1a {$/;"	l
wm8978	sun5i-gr8-evb.dts	/^	wm8978: codec@1a {$/;"	l
wm8994	exynos5250-smdk5250.dts	/^	wm8994: wm8994@1a {$/;"	l
work_led	rk3288-firefly-reload.dts	/^		work_led: work-led {$/;"	l
work_led	rk3288-firefly.dtsi	/^		work_led: work-led {$/;"	l
wvga	imx25-pdk.dts	/^	wvga: display {$/;"	l
wvga_timings	imx25-pdk.dts	/^			wvga_timings: 640x480 {$/;"	l	label:wvga
x13_clk	r8a7790-lager.dts	/^	x13_clk: x13-clock {$/;"	l
x13_clk	r8a7791-koelsch.dts	/^	x13_clk: x13-clock {$/;"	l
x13_clk	r8a7793-gose.dts	/^	x13_clk: x13-clock {$/;"	l
x13_clk	r8a7794-alt.dts	/^	x13_clk: x13-clock {$/;"	l
x14_clk	r8a7791-porter.dts	/^	x14_clk: audio_clock {$/;"	l
x16_clk	r8a7791-porter.dts	/^	x16_clk: x16-clock {$/;"	l
x1_clk	r8a7792-blanche.dts	/^	x1_clk: x1 {$/;"	l
x2_clk	r8a7790-lager.dts	/^	x2_clk: x2-clock {$/;"	l
x2_clk	r8a7791-koelsch.dts	/^	x2_clk: x2-clock {$/;"	l
x2_clk	r8a7792-blanche.dts	/^	x2_clk: x2 {$/;"	l
x2_clk	r8a7793-gose.dts	/^	x2_clk: x2-clock {$/;"	l
x2_clk	r8a7794-alt.dts	/^	x2_clk: x2-clock {$/;"	l
x2_clk	r8a7794-silk.dts	/^	x2_clk: x2-clock {$/;"	l
x3_clk	r8a7779-marzen.dts	/^	x3_clk: x3-clock {$/;"	l
x3_clk	r8a7791-porter.dts	/^	x3_clk: x3-clock {$/;"	l
x3_clk	r8a7794-silk.dts	/^	x3_clk: x3-clock {$/;"	l
x3dclk	ste-nomadik-stn8815.dtsi	/^		x3dclk: x3dclk@48M {$/;"	l	label:src
x9_clk	r8a7794-silk.dts	/^	x9_clk: audio_clock {$/;"	l
xclk60mhsp1_ck	omap44xx-clocks.dtsi	/^	xclk60mhsp1_ck: xclk60mhsp1_ck {$/;"	l
xclk60mhsp1_ck	omap54xx-clocks.dtsi	/^	xclk60mhsp1_ck: xclk60mhsp1_ck {$/;"	l
xclk60mhsp2_ck	omap44xx-clocks.dtsi	/^	xclk60mhsp2_ck: xclk60mhsp2_ck {$/;"	l
xclk60mhsp2_ck	omap54xx-clocks.dtsi	/^	xclk60mhsp2_ck: xclk60mhsp2_ck {$/;"	l
xclk60motg_ck	omap44xx-clocks.dtsi	/^	xclk60motg_ck: xclk60motg_ck {$/;"	l
xgam_clk	ste-u300.dts	/^		xgam_clk: xgam_clk@52M {$/;"	l
xhci	bcm-nsp.dtsi	/^		xhci: usb@29000 {$/;"	l
xhci	bcm5301x.dtsi	/^			xhci: xhci@23000 {$/;"	l	label:usb3
xhci	r8a7790.dtsi	/^	xhci: usb@ee000000 {$/;"	l
xhci	r8a7791.dtsi	/^	xhci: usb@ee000000 {$/;"	l
xhci0_vbus_pins	armada-385-db-ap.dts	/^				xhci0_vbus_pins: xhci0-vbus-pins {$/;"	l
xhci0_vbus_pins	armada-385-synology-ds116.dts	/^	xhci0_vbus_pins: xhci0_vbus_pins {$/;"	l
xhci1_vbus_pins	armada-385-synology-ds116.dts	/^	xhci1_vbus_pins: xhci1_vbus_pins {$/;"	l
xhci_port1	bcm5301x.dtsi	/^				xhci_port1: port@1 {$/;"	l	label:usb3.xhci
xhci_pwr_pin	armada-370-dlink-dns327l.dts	/^	xhci_pwr_pin: xhci-pwr-pin {$/;"	l
xin24m	rk3036.dtsi	/^	xin24m: oscillator {$/;"	l
xin24m	rk322x.dtsi	/^	xin24m: oscillator {$/;"	l
xin24m	rk3288.dtsi	/^	xin24m: oscillator {$/;"	l
xin24m	rk3xxx.dtsi	/^	xin24m: oscillator {$/;"	l
xin24m	rv1108.dtsi	/^	xin24m: oscillator {$/;"	l
xio	sun5i-r8-chip.dts	/^	xio: gpio@38 {$/;"	l
xo	qcom-ipq4019.dtsi	/^		xo: xo {$/;"	l
xo_board	qcom-apq8084.dtsi	/^		xo_board: xo_board {$/;"	l
xo_board	qcom-msm8974.dtsi	/^		xo_board: xo_board {$/;"	l
xoadc	qcom-msm8660.dtsi	/^				xoadc: xoadc@197 {$/;"	l
xor	orion5x.dtsi	/^			xor: dma-controller@60900 {$/;"	l
xor0	armada-370.dtsi	/^			xor0: xor@60800 {$/;"	l
xor0	armada-375.dtsi	/^			xor0: xor@60800 {$/;"	l
xor0	armada-38x.dtsi	/^			xor0: xor@60800 {$/;"	l
xor0	armada-xp-98dx3236.dtsi	/^			xor0: xor@f0900 {$/;"	l
xor0	armada-xp.dtsi	/^			xor0: xor@f0900 {$/;"	l
xor0	dove.dtsi	/^			xor0: dma-engine@60800 {$/;"	l
xor1	armada-370.dtsi	/^			xor1: xor@60900 {$/;"	l
xor1	armada-375.dtsi	/^			xor1: xor@60900 {$/;"	l
xor1	armada-38x.dtsi	/^			xor1: xor@60900 {$/;"	l
xor1	armada-xp-98dx3236.dtsi	/^			xor1: xor@f0800 {$/;"	l
xor1	armada-xp.dtsi	/^			xor1: xor@60900 {$/;"	l
xor1	dove.dtsi	/^			xor1: dma-engine@60900 {$/;"	l
xr819	sun8i-h2-plus-orangepi-zero.dts	/^	xr819: sdio_wifi@1 {$/;"	l
xrtcxti	exynos5260-xyref5260.dts	/^	xrtcxti: xrtcxti {$/;"	l
xtal	lpc18xx.dtsi	/^		xtal: xtal {$/;"	l
xtal	lpc32xx.dtsi	/^		xtal: xtal {$/;"	l
xtal	meson6.dtsi	/^	xtal: xtal-clk {$/;"	l
xtal	tango4-common.dtsi	/^		xtal: xtal {$/;"	l
xtal24mhz	arm-realview-eb.dtsi	/^	xtal24mhz: xtal24mhz@24M {$/;"	l
xtal24mhz	arm-realview-pb1176.dts	/^	xtal24mhz: xtal24mhz@24M {$/;"	l
xtal24mhz	arm-realview-pb11mp.dts	/^	xtal24mhz: xtal24mhz@24M {$/;"	l
xtal24mhz	arm-realview-pbx.dtsi	/^	xtal24mhz: xtal24mhz@24M {$/;"	l
xtal24mhz	integratorap.dts	/^	xtal24mhz: xtal24mhz@24M {$/;"	l
xtal24mhz	versatile-ab.dts	/^	xtal24mhz: xtal24mhz@24M {$/;"	l
xtal25mhz	integratorcp.dts	/^	xtal25mhz: xtal25mhz@25M {$/;"	l
xtal32	lpc18xx.dtsi	/^		xtal32: xtal32 {$/;"	l
xtal_32k	lpc32xx.dtsi	/^		xtal_32k: xtal_32k {$/;"	l
xtal_codec	integratorcp.dts	/^	xtal_codec: xtal24.576@24.576M {$/;"	l
xtcxo	exynos3250.dtsi	/^			xtcxo: clock@2 {$/;"	l	label:soc
xti	s3c2416-smdk2416.dts	/^		xti: xti {$/;"	l
xusbxti	exynos3250.dtsi	/^			xusbxti: clock@0 {$/;"	l	label:soc
xusbxti	s3c6410-mini6410.dts	/^		xusbxti: oscillator@1 {$/;"	l
xusbxti	s3c6410-smdk6410.dts	/^		xusbxti: oscillator@1 {$/;"	l
xusbxti	s5pv210.dtsi	/^			xusbxti: oscillator@1 {$/;"	l
xxti	exynos3250.dtsi	/^			xxti: clock@1 {$/;"	l	label:soc
xxti	s5pv210.dtsi	/^			xxti: oscillator@0 {$/;"	l
ycbcr_default_mode	ste-href-ab8500.dtsi	/^						ycbcr_default_mode: ycbcr_default {$/;"	l
z2_clk	r8a7790.dtsi	/^		z2_clk: z2 {$/;"	l
z2_clk	r8a7794.dtsi	/^		z2_clk: z2 {$/;"	l
z_clk	r8a7778.dtsi	/^		z_clk: z {$/;"	l
z_clk	r8a7792.dtsi	/^		z_clk: z {$/;"	l
zb3_clk	r8a7790.dtsi	/^		zb3_clk: zb3 {$/;"	l
zb3_clk	r8a7791.dtsi	/^		zb3_clk: zb3 {$/;"	l
zb3_clk	r8a7794.dtsi	/^		zb3_clk: zb3 {$/;"	l
zb3d2_clk	r8a7790.dtsi	/^		zb3d2_clk: zb3d2 {$/;"	l
zb3d2_clk	r8a7791.dtsi	/^		zb3d2_clk: zb3d2 {$/;"	l
zb3d2_clk	r8a7794.dtsi	/^		zb3d2_clk: zb3d2 {$/;"	l
zb_clk	r8a73a4.dtsi	/^		zb_clk: zb_clk@e6150010 {$/;"	l
zb_clk	sh73a0.dtsi	/^		zb_clk: zb_clk@e6150010 {$/;"	l
zg_clk	r8a7790.dtsi	/^		zg_clk: zg {$/;"	l
zg_clk	r8a7791.dtsi	/^		zg_clk: zg {$/;"	l
zg_clk	r8a7792.dtsi	/^		zg_clk: zg {$/;"	l
zg_clk	r8a7793.dtsi	/^		zg_clk: zg {$/;"	l
zg_clk	r8a7794.dtsi	/^		zg_clk: zg {$/;"	l
zigbee	imx53-smd.dts	/^	zigbee: mc1323@0 {$/;"	l
zs_clk	r8a7790.dtsi	/^		zs_clk: zs {$/;"	l
zs_clk	r8a7791.dtsi	/^		zs_clk: zs {$/;"	l
zs_clk	r8a7792.dtsi	/^		zs_clk: zs {$/;"	l
zs_clk	r8a7793.dtsi	/^		zs_clk: zs {$/;"	l
zs_clk	r8a7794.dtsi	/^		zs_clk: zs {$/;"	l
zx_clk	r8a7790.dtsi	/^		zx_clk: zx {$/;"	l
zx_clk	r8a7791.dtsi	/^		zx_clk: zx {$/;"	l
zx_clk	r8a7792.dtsi	/^		zx_clk: zx {$/;"	l
zx_clk	r8a7793.dtsi	/^		zx_clk: zx {$/;"	l
zx_clk	r8a7794.dtsi	/^		zx_clk: zx {$/;"	l
