## This is a most popular repository list for SystemVerilog sorted by number of stars
|STARS|FORKS|ISSUES|LAST COMMIT|NAME/PLACE|DESCRIPTION|
| --- | --- | --- | --- | --- | --- |
| 7103 | 536 | 21 | 6 months ago | [tiny-gpu](https://github.com/adam-maj/tiny-gpu)/1 | A minimal GPU design in Verilog to learn how GPUs work from the ground up |
| 2592 | 781 | 1606 | 9 hours ago | [opentitan](https://github.com/lowRISC/opentitan)/2 | OpenTitan: Open source silicon root of trust |
| 1386 | 547 | 208 | 3 days ago | [ibex](https://github.com/lowRISC/ibex)/3 | Ibex is a small 32 bit RISC-V CPU core, previously known as zero-riscy. |
| 1138 | 25 | 10 | 4 years ago | [MinecraftHDL](https://github.com/itsfrank/MinecraftHDL)/4 | A Verilog synthesis flow for Minecraft redstone circuits |
| 1116 | 268 | 61 | a month ago | [axi](https://github.com/pulp-platform/axi)/5 | AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication |
| 1095 | 115 | 13 | 9 months ago | [hdmi](https://github.com/hdl-util/hdmi)/6 | Send video/audio over HDMI on an FPGA |
| 1006 | 100 | 19 | 3 months ago | [rsd](https://github.com/rsd-devel/rsd)/7 | RSD: RISC-V Out-of-Order Superscalar Processor |
| 964 | 422 | 61 | 4 months ago | [cv32e40p](https://github.com/openhwgroup/cv32e40p)/8 | CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform |
| 869 | 275 | 1 | 10 days ago | [scr1](https://github.com/syntacore/scr1)/9 | SCR1 is a high-quality open-source RISC-V MCU core in Verilog |
| 856 | 131 | 11 | 4 years ago | [swerv_eh1](https://github.com/westerndigitalcorporation/swerv_eh1)/10 | A directory of Western Digital’s RISC-V SweRV Cores |
| 827 | 93 | 11 | 3 days ago | [VeriGPU](https://github.com/hughperkins/VeriGPU)/11 | OpenSource GPU, in Verilog, loosely based on RISC-V ISA |
| 822 | 221 | 20 | 1 year, 11 months ago | [Cores-VeeR-EH1](https://github.com/chipsalliance/Cores-VeeR-EH1)/12 | VeeR EH1 core |
| 650 | 62 | 3 | 7 days ago | [lets-prove-leftpad](https://github.com/hwayne/lets-prove-leftpad)/13 | Proving leftpad correct two-dozen different ways |
| 628 | 181 | 74 | 7 hours ago | [black-parrot](https://github.com/black-parrot/black-parrot)/14 | A Linux-capable RISC-V multicore for and by the world |
| 596 | 148 | 49 | 1 year, 3 months ago | [lowrisc-chip](https://github.com/lowRISC/lowrisc-chip)/15 | The root repo for lowRISC project and FPGA demos. |
| 588 | 53 | 9 | a month ago | [projf-explore](https://github.com/projf/projf-explore)/16 | Project F brings FPGAs to life with exciting open-source designs you can build on. |
| 574 | 98 | 0 | 4 years ago | [nontrivial-mips](https://github.com/trivialmips/nontrivial-mips)/17 | NonTrivial-MIPS is a synthesizable superscalar MIPS processor with branch prediction and FPU support, and it is capable of booting linux. |
| 527 | 99 | 163 | 7 hours ago | [basejump_stl](https://github.com/bespoke-silicon-group/basejump_stl)/18 | BaseJump STL: A Standard Template Library for SystemVerilog |
| 522 | 145 | 39 | a month ago | [common_cells](https://github.com/pulp-platform/common_cells)/19 | Common SystemVerilog components |
| 488 | 204 | 0 | 3 years ago | [uvmprimer](https://github.com/raysalemi/uvmprimer)/20 | Contains the code examples from The UVM Primer Book sorted by chapters. |
| 454 | 114 | 34 | 2 years ago | [pulp](https://github.com/pulp-platform/pulp)/21 | This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain accelerated by a PULP cluster with 8 cores. |
| 438 | 115 | 47 | a month ago | [cvfpu](https://github.com/openhwgroup/cvfpu)/22 | Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats. |
| 398 | 174 | 5 | 7 years ago | [SystemVerilogReference](https://github.com/VerificationExcellence/SystemVerilogReference)/23 | training labs and examples |
| 389 | 39 | 6 | 5 years ago | [deepfloat](https://github.com/facebookresearch/deepfloat)/24 | An exploration of log domain "alternative floating point" for hardware ML/AI accelerators. |
| 389 | 169 | 128 | 5 months ago | [pulpissimo](https://github.com/pulp-platform/pulpissimo)/25 | This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster. |
| 363 | 105 | 8 | 4 months ago | [tvip-axi](https://github.com/taichi-ishitani/tvip-axi)/26 | AMBA AXI VIP |
| 358 | 75 | 6 | 1 year, 2 months ago | [USTC-RVSoC](https://github.com/WangXuan95/USTC-RVSoC)/27 | An FPGA-based RISC-V CPU+SoC with a simple and extensible peripheral bus. 基于FPGA的RISC-V SoC，包含一个RV32I CPU、一个简单可扩展的总线、一些外设。 |
| 356 | 38 | 29 | 9 days ago | [nestang](https://github.com/nand2mario/nestang)/28 | NESTang is an FPGA Nintendo Entertainment System implemented with Sipeed Tang Primer 25K, Nano 20K and Primer 20K boards |
| 335 | 99 | 0 | 1 year, 10 months ago | [100DaysOfRTL](https://github.com/raulbehl/100DaysOfRTL)/29 | 100 Days of RTL |
| 297 | 75 | 73 | 3 days ago | [sv-tests](https://github.com/chipsalliance/sv-tests)/30 | Test suite designed to check compliance with the SystemVerilog standard. |
| 290 | 50 | 4 | 5 months ago | [RV12](https://github.com/RoaLogic/RV12)/31 | RISC-V CPU Core |
| 273 | 72 | 14 | 1 year, 4 months ago | [NiteFury-and-LiteFury](https://github.com/RHSResearchLLC/NiteFury-and-LiteFury)/32 | Public repository for Litefury & Nitefury |
| 272 | 198 | 23 | 3 hours ago | [cvw](https://github.com/openhwgroup/cvw)/33 | CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F,  M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals. |
| 270 | 59 | 0 | 6 years ago | [logic](https://github.com/tymonx/logic)/34 | CMake, SystemVerilog and SystemC utilities for creating, building and testing RTL projects for FPGAs and ASICs. |
| 262 | 91 | 52 | 18 days ago | [verilog-mode](https://github.com/veripool/verilog-mode)/35 | Verilog-Mode for Emacs with Indentation, Hightlighting and AUTOs. Master repository for pushing to GNU, verilog.com and veripool.org. |
| 253 | 154 | 2 | 5 years ago | [UVMReference](https://github.com/VerificationExcellence/UVMReference)/36 | Reference examples and short projects using UVM Methodology |
| 250 | 75 | 36 | 4 days ago | [Cores-VeeR-EL2](https://github.com/chipsalliance/Cores-VeeR-EL2)/37 | VeeR EL2 Core |
| 231 | 59 | 91 | 2 months ago | [bsg_manycore](https://github.com/bespoke-silicon-group/bsg_manycore)/38 | Tile based architecture designed for computing efficiency, scalability and generality |
| 225 | 76 | 35 | 4 months ago | [riscv-dbg](https://github.com/pulp-platform/riscv-dbg)/39 | RISC-V Debug Support for our PULP RISC-V Cores |
| 222 | 69 | 16 | 6 days ago | [Coyote](https://github.com/fpgasystems/Coyote)/40 | Framework providing operating system abstractions and a range of shared networking (RDMA, TCP/IP) and memory services to common modern heterogeneous platforms. |
| 218 | 52 | 0 | 1 year, 4 days ago | [snitch](https://github.com/pulp-platform/snitch)/41 | ⛔ DEPRECATED ⛔ Lean but mean RISC-V system! |
| 217 | 52 | 35 | 19 days ago | [cv32e40x](https://github.com/openhwgroup/cv32e40x)/42 | 4 stage, in-order, compute RISC-V core based on the CV32E40P |
| 215 | 58 | 14 | 1 year, 11 months ago | [Cores-VeeR-EH2](https://github.com/chipsalliance/Cores-VeeR-EH2)/43 | None |
| 200 | 42 | 2 | 4 years ago | [SuperScalar-RISCV-CPU](https://github.com/risclite/SuperScalar-RISCV-CPU)/44 | SSRV(Super-Scalar RISC-V) --- Super-scalar out-of-order RV32IMC CPU core, 6.4 CoreMark/MHz. |
| 193 | 9 | 10 | 27 days ago | [openfpga-NES](https://github.com/agg23/openfpga-NES)/45 | NES for the Analogue Pocket |
| 187 | 61 | 101 | 17 days ago | [svunit](https://github.com/svunit/svunit)/46 | None |
| 187 | 13 | 2 | 24 days ago | [eurorack-pmod](https://github.com/apfelaudio/eurorack-pmod)/47 | A eurorack-friendly audio frontend compatible with many FPGA boards, based on the AK4619VN audio CODEC. |
| 179 | 27 | 6 | 3 months ago | [verilog-eval](https://github.com/NVlabs/verilog-eval)/48 | Verilog evaluation benchmark for large language model |
| 178 | 99 | 2 | 7 years ago | [uvm-tutorial-for-candy-lovers](https://github.com/cluelogic/uvm-tutorial-for-candy-lovers)/49 | Source code repo for UVM Tutorial for Candy Lovers |
| 178 | 9 | 4 | 14 days ago | [SoomRV](https://github.com/mathis-s/SoomRV)/50 | A simple superscalar out-of-order RISC-V microprocessor |
| 174 | 75 | 47 | a month ago | [NES_MiSTer](https://github.com/MiSTer-devel/NES_MiSTer)/51 | None |
| 174 | 21 | 0 | 2 years ago | [riscv-simple-sv](https://github.com/tilk/riscv-simple-sv)/52 | A simple RISC V core for teaching |
| 174 | 29 | 0 | 7 years ago | [systemverilog.io](https://github.com/subbdue/systemverilog.io)/53 | Code used in |
| 170 | 42 | 7 | 9 months ago | [coolgirl-famicom-multicart](https://github.com/ClusterM/coolgirl-famicom-multicart)/54 | Ultimate multigame cartridge for Nintendo Famicom |
| 169 | 52 | 78 | 10 months ago | [core-v-mcu](https://github.com/openhwgroup/core-v-mcu)/55 | This is the CORE-V MCU project, hosting CORE-V's embedded-class cores. |
| 161 | 16 | 18 | 1 year, 1 month ago | [Saturn_MiSTer](https://github.com/srg320/Saturn_MiSTer)/56 | None |
| 158 | 44 | 5 | 2 years ago | [tnoc](https://github.com/taichi-ishitani/tnoc)/57 | Network on Chip Implementation written in SytemVerilog |
| 157 | 61 | 0 | 6 years ago | [AMBA_APB_SRAM](https://github.com/courageheart/AMBA_APB_SRAM)/58 | AMBA v.3 APB v.1 Specification Complaint Slave SRAM Core design and testbench. The testbench is developed using System Verilog and UVM and can be used as standalone Verification IP (VIP).  |
| 154 | 48 | 1 | 2 days ago | [APS](https://github.com/MPSU/APS)/59 | Методические материалы по разработке процессора архитектуры RISC-V |
| 148 | 32 | 3 | 7 days ago | [ravenoc](https://github.com/aignacio/ravenoc)/60 | RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications |
| 147 | 64 | 1 | 8 years ago | [AHB2](https://github.com/GodelMachine/AHB2)/61 | AMBA AHB 2.0 VIP in SystemVerilog UVM |
| 145 | 22 | 4 | a month ago | [starshipraider](https://github.com/azonenberg/starshipraider)/62 | Open hardware test equipment |
| 142 | 21 | 17 | a month ago | [FlooNoC](https://github.com/pulp-platform/FlooNoC)/63 | A Fast, Low-Overhead On-chip Network |
| 141 | 31 | 4 | 3 years ago | [fx68k](https://github.com/ijor/fx68k)/64 | FX68K 68000 cycle accurate SystemVerilog core |
| 132 | 17 | 11 | 26 days ago | [MiSTeryNano](https://github.com/harbaum/MiSTeryNano)/65 | Atari STE MiSTery core for the Tang Nano 20k FPGA |
| 131 | 22 | 2 | 25 days ago | [cv32e40s](https://github.com/openhwgroup/cv32e40s)/66 | 4 stage, in-order, secure RISC-V core based on the CV32E40P |
| 131 | 35 | 1 | 7 months ago | [fpga-npu](https://github.com/intel/fpga-npu)/67 | None |
| 130 | 29 | 0 | 4 years ago | [CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2](https://github.com/karthisugumar/CSE240D-Hierarchical_Mesh_NoC-Eyeriss_v2)/68 | A SystemVerilog implementation of Row-Stationary dataflow and Hierarchical Mesh Network-on-Chip Architecture based on Eyeriss CNN Accelerator |
| 126 | 28 | 0 | a month ago | [FPGA-Application-Development-and-Simulation](https://github.com/loykylewong/FPGA-Application-Development-and-Simulation)/69 | 《FPGA应用开发和仿真》（机械工业出版社2018年第1版 ISBN:9787111582786）的源码。Source Code of the book FPGA Application Development and Simulation(CHS). |
| 124 | 26 | 12 | 6 months ago | [axi-crossbar](https://github.com/dpretet/axi-crossbar)/70 | An AXI4 crossbar implementation in SystemVerilog |
| 121 | 66 | 1 | 5 years ago | [UVM-Examples](https://github.com/mayurkubavat/UVM-Examples)/71 | UVM examples and projects |
| 119 | 46 | 3 | 4 years ago | [zcash-fpga](https://github.com/ZcashFoundation/zcash-fpga)/72 | Zcash FPGA acceleration engine |
| 118 | 9 | 1 | 3 months ago | [tiny-tpu](https://github.com/eevaain/tiny-tpu)/73 | A minimal Tensor Processing Unit (TPU) inspired by Google's TPUv1. |
| 115 | 2 | 1 | 6 months ago | [fpga-tamagotchi](https://github.com/agg23/fpga-tamagotchi)/74 | Tamagotchi P1 for Analogue Pocket and MiSTer |
| 114 | 28 | 1 | 11 months ago | [sv-tutorial](https://github.com/ARC-Lab-UF/sv-tutorial)/75 | SystemVerilog Tutorial |
| 113 | 37 | 0 | 6 years ago | [NoCRouter](https://github.com/agalimberti/NoCRouter)/76 | RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni |
| 113 | 4 | 1 | 1 year, 3 months ago | [analogue-pocket-utils](https://github.com/agg23/analogue-pocket-utils)/77 | Collection of IP and information on how to develop for openFPGA and Analogue Pocket |
| 110 | 26 | 0 | 4 years ago | [RISC-V-Vector](https://github.com/ic-lab-duth/RISC-V-Vector)/78 | Vector processor for RISC-V vector ISA |
| 109 | 35 | 5 | 3 years ago | [AXI](https://github.com/kumarrishav14/AXI)/79 | VIP for AXI Protocol |
| 107 | 19 | 2 | 2 years ago | [AXI-SDCard-High-Speed-Controller](https://github.com/lizhirui/AXI-SDCard-High-Speed-Controller)/80 | A SDCard Controller Based AXI4 Bus with SDIO 4-wire 50MHz Mode(Max Rate 23MB/s) |
| 105 | 27 | 2 | a month ago | [RecoNIC](https://github.com/Xilinx/RecoNIC)/81 | RecoNIC is a software/hardware shell used to enable network-attached processing within an RDMA-featured SmartNIC for scale-out computing. |
| 105 | 51 | 0 | 6 years ago | [axi-uvm](https://github.com/marcoz001/axi-uvm)/82 | yet another AXI testbench repo. ;)  This is for my UVM practice.  https://marcoz001.github.io/axi-uvm/ |
| 104 | 33 | 0 | 5 years ago | [TrivialMIPS](https://github.com/trivialmips/TrivialMIPS)/83 | MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support |
| 103 | 32 | 4 | 1 year, 3 months ago | [intel-fpga-bbb](https://github.com/OPAE/intel-fpga-bbb)/84 | Basic Building Blocks (BBB) for OPAE-managed Intel FPGAs |
| 101 | 17 | 5 | 1 year, 9 months ago | [pspin](https://github.com/spcl/pspin)/85 | PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing |
| 100 | 24 | 1 | 2 months ago | [register_interface](https://github.com/pulp-platform/register_interface)/86 | Generic Register Interface (contains various adapters) |
| 99 | 67 | 18 | 1 year, 5 months ago | [open-nic-shell](https://github.com/Xilinx/open-nic-shell)/87 | AMD OpenNIC Shell includes the HDL source files |
| 99 | 29 | 2 | 6 years ago | [parallella-riscv](https://github.com/eliaskousk/parallella-riscv)/88 | RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards |
| 98 | 38 | 3 | 3 years ago | [wav-lpddr-hw](https://github.com/waviousllc/wav-lpddr-hw)/89 | Wavious DDR (WDDR) Physical interface (PHY) Hardware |
| 98 | 46 | 1 | 6 years ago | [Deep-Neural-Network-Hardware-Accelerator](https://github.com/StefanSredojevic/Deep-Neural-Network-Hardware-Accelerator)/90 | SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK Software |
| 96 | 20 | 2 | 1 year, 2 months ago | [Shuhai](https://github.com/RC4ML/Shuhai)/91 | Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4, on a Xilinx FPGA |
| 95 | 10 | 3 | 6 years ago | [tiny-synth](https://github.com/gundy/tiny-synth)/92 | Verilog code for a simple synth module; developed on TinyFPGA BX |
| 95 | 24 | 3 | 1 year, 7 months ago | [hero](https://github.com/pulp-platform/hero)/93 | Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and an application-class host CPU, including full-stack software and hardware. |
| 95 | 13 | 1 | 2 months ago | [reDIP-SID](https://github.com/daglem/reDIP-SID)/94 | MOS 6581 / 8580 SID FPGA emulation platform |
| 94 | 28 | 15 | 4 months ago | [iDMA](https://github.com/pulp-platform/iDMA)/95 | A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA) |
| 91 | 21 | 2 | 4 years ago | [AXI4_Interconnect](https://github.com/Verdvana/AXI4_Interconnect)/96 | AXI总线连接器 |
| 89 | 38 | 0 | 7 years ago | [ISP_UVM](https://github.com/nelsoncsc/ISP_UVM)/97 | A Framework for Design and Verification of Image Processing Applications using UVM |
| 89 | 18 | 3 | 1 year, 1 month ago | [EDN8-PRO](https://github.com/krikzz/EDN8-PRO)/98 | EverDrive N8 PRO dev sources |
| 89 | 18 | 1 | 2 months ago | [UH-JLS](https://github.com/WangXuan95/UH-JLS)/99 | An FPGA-based Ultra-High Throughput JPEG-LS encoder, which provides lossless image compression. 一个超高性能的FPGA JPEG-LS编码器，用来进行无损图像压缩。 |
| 88 | 42 | 9 | 5 months ago | [kria-vitis-platforms](https://github.com/Xilinx/kria-vitis-platforms)/100 | Kria Vitis platforms and overlays |
| 87 | 33 | 2 | 5 months ago | [FEC](https://github.com/dshekhalev/FEC)/101 | FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo) |
| 86 | 27 | 0 | 1 year, 2 months ago | [FPGA-SATA-HBA](https://github.com/WangXuan95/FPGA-SATA-HBA)/102 | A SATA host (HBA) core based on Xilinx FPGA with GTH to read/write hard disk. 一个基于Xilinx FPGA中的GTH的SATA host控制器，用来读写硬盘。 |
| 86 | 41 | 1 | 6 months ago | [fpga-partial-reconfig](https://github.com/intel/fpga-partial-reconfig)/103 | Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow |
| 85 | 9 | 1 | 11 months ago | [ViT-FPGA-TPU](https://github.com/gnodipac886/ViT-FPGA-TPU)/104 | FPGA based Vision Transformer accelerator (Harvard CS205) |
| 84 | 27 | 0 | 4 years ago | [axi4-interface](https://github.com/mmxsrup/axi4-interface)/105 | AXI4 and AXI4-Lite interface definitions |
| 82 | 27 | 1 | 6 months ago | [ahb3lite_interconnect](https://github.com/RoaLogic/ahb3lite_interconnect)/106 | AHB3-Lite Interconnect |
| 81 | 16 | 15 | 4 months ago | [riscv-iommu](https://github.com/zero-day-labs/riscv-iommu)/107 | IOMMU IP compliant with the RISC-V IOMMU Specification v1.0 |
| 81 | 50 | 0 | 7 years ago | [SystemVerilogAssertions](https://github.com/VerificationExcellence/SystemVerilogAssertions)/108 | Examples and reference for System Verilog Assertions |
| 78 | 15 | 11 | a month ago | [cheriot-ibex](https://github.com/microsoft/cheriot-ibex)/109 | cheriot-ibex is a RTL implementation of CHERIoT ISA based on LowRISC's Ibex core. |
| 78 | 10 | 1 | 2 months ago | [muntjac](https://github.com/lowRISC/muntjac)/110 | 64-bit multicore Linux-capable RISC-V processor |
| 77 | 19 | 1 | a day ago | [yuu_ahb](https://github.com/seabeam/yuu_ahb)/111 | UVM AHB VIP |
| 76 | 13 | 1 | 6 days ago | [VGK-DMA-BYPASS](https://github.com/kilmu1337/VGK-DMA-BYPASS)/112 | None |
| 76 | 38 | 77 | 4 days ago | [caliptra-rtl](https://github.com/chipsalliance/caliptra-rtl)/113 | HW Design Collateral  for Caliptra RoT IP |
| 76 | 25 | 0 | 6 years ago | [SystemVerilogSHA256](https://github.com/unixb0y/SystemVerilogSHA256)/114 | SHA256 in (System-) Verilog / Open Source FPGA Miner |
| 76 | 4 | 0 | 11 months ago | [sargantana](https://github.com/bsc-loca/sargantana)/115 | None |
| 76 | 26 | 15 | 3 years ago | [LM-RISCV-DV](https://github.com/Lampro-Mellon/LM-RISCV-DV)/116 | An Open-Source Design and Verification Environment for RISC-V |
| 75 | 17 | 0 | 1 year, 2 months ago | [uvm-verilator](https://github.com/chipsalliance/uvm-verilator)/117 | None |
| 74 | 35 | 3 | 7 years ago | [uvm_agents](https://github.com/dovstamler/uvm_agents)/118 | UVM agents |
| 74 | 12 | 3 | 1 year, 6 months ago | [nerv](https://github.com/YosysHQ/nerv)/119 | Naive Educational RISC V processor |
| 73 | 4 | 0 | 2 months ago | [FazyRV](https://github.com/meiniKi/FazyRV)/120 | A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants. |
| 73 | 20 | 2 | 6 years ago | [svaunit](https://github.com/amiq-consulting/svaunit)/121 | SVAUnit is an UVM compliant package that simplify the creation of stimuli/checkers for validating SystemVerilog Assertions (SVA) |
| 73 | 18 | 1 | 1 year, 4 months ago | [AHB-to-APB-Bridge-Verification](https://github.com/Siddhi-95/AHB-to-APB-Bridge-Verification)/122 | Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology. |
| 72 | 35 | 0 | 10 months ago | [SystemVerilogCourse](https://github.com/mbits-mirafra/SystemVerilogCourse)/123 | This is a detailed SystemVerilog course  |
| 71 | 33 | 0 | 7 months ago | [BrianHG-DDR3-Controller](https://github.com/BrianHGinc/BrianHG-DDR3-Controller)/124 | DDR3 Controller v1.65, 16 read/write ports, configurable widths, priority, auto-burst size & cache on each port.  VGA/HDMI multiwindow video controller with alpha-blended layers.  Docs & TBs included. |
| 71 | 14 | 18 | 2 years ago | [prjuray](https://github.com/f4pga/prjuray)/125 | Documenting the Xilinx Ultrascale, Ultrascale+ and UltraScale MPSoC series bit-stream format. |
| 70 | 24 | 2 | 5 years ago | [System-Verilog-Packet-Library](https://github.com/sach/System-Verilog-Packet-Library)/126 | System-Veilog Packet Library to configure, randomize, pack/unpack, copy, compare/display different headers |
| 69 | 7 | 4 | 2 months ago | [enso](https://github.com/crossroadsfpga/enso)/127 | Ensō is a high-performance streaming interface for NIC-application communication. |
| 69 | 19 | 3 | 5 years ago | [chipfail-glitcher](https://github.com/chipfail/chipfail-glitcher)/128 | None |
| 69 | 30 | 0 | 6 years ago | [DDR4MemoryController](https://github.com/ananthbhat94/DDR4MemoryController)/129 | HDL code for a DDR4 memory controller implementing an Open Page Policy and Out of Order execution. |
| 69 | 9 | 15 | 1 year, 11 months ago | [kronos](https://github.com/SonalPinto/kronos)/130 | Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations |
| 68 | 12 | 15 | 6 months ago | [CX](https://github.com/grayresearch/CX)/131 | Proposed RISC-V Composable Custom Extensions Specification |
| 67 | 28 | 8 | 9 years ago | [amiq_apb](https://github.com/amiq-consulting/amiq_apb)/132 | SystemVerilog VIP for AMBA APB protocol |
| 66 | 10 | 1 | 3 days ago | [cgra4ml](https://github.com/KastnerRG/cgra4ml)/133 | An Open Workflow to Build Custom SoCs and run Deep Models at the Edge |
| 65 | 7 | 0 | 2 months ago | [writeups](https://github.com/Pusty/writeups)/134 | Writeups for CTFs |
| 64 | 16 | 0 | 4 years ago | [mipi-csi-2](https://github.com/hdl-util/mipi-csi-2)/135 | Capture images/video from a Raspberry Pi Camera (MIPI CSI-2) with an FPGA |
| 64 | 38 | 0 | 3 years ago | [h265_decoder](https://github.com/tishi43/h265_decoder)/136 | H265 decoder write in verilog, verified on Xilinx ZYNQ7035 |
| 63 | 15 | 12 | 7 months ago | [cva5](https://github.com/openhwgroup/cva5)/137 | The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations. |
| 60 | 25 | 19 | 6 months ago | [core-v-xif](https://github.com/openhwgroup/core-v-xif)/138 | RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions |
| 60 | 17 | 43 | 9 days ago | [Saturn_MiSTer](https://github.com/MiSTer-devel/Saturn_MiSTer)/139 | Sega Saturn for MiSTer |
| 60 | 28 | 4 | 2 years ago | [davos](https://github.com/fpgasystems/davos)/140 | Distributed Accelerator OS |
| 60 | 2 | 9 | 1 year, 1 month ago | [fpga-gameandwatch](https://github.com/agg23/fpga-gameandwatch)/141 | Game and Watch for Analogue Pocket and MiSTer |
| 60 | 20 | 5 | 5 days ago | [cv-hpdcache](https://github.com/openhwgroup/cv-hpdcache)/142 | RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores |
| 60 | 13 | 4 | 29 days ago | [antikernel-ipcores](https://github.com/azonenberg/antikernel-ipcores)/143 | FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations |
| 59 | 7 | 143 | a day ago | [silver](https://github.com/melt-umn/silver)/144 | An attribute grammar-based programming language for composable language extensions |
| 58 | 15 | 4 | 2 months ago | [axi_riscv_atomics](https://github.com/pulp-platform/axi_riscv_atomics)/145 | AXI Adapter(s) for RISC-V Atomic Operations |
| 57 | 21 | 9 | 9 months ago | [pulp_cluster](https://github.com/pulp-platform/pulp_cluster)/146 | The multi-core cluster of a PULP system. |
| 57 | 18 | 8 | 4 days ago | [S32X_MiSTer](https://github.com/MiSTer-devel/S32X_MiSTer)/147 | Sega 32X implementation for MiSTer |
| 57 | 19 | 0 | 2 months ago | [uvm-core](https://github.com/accellera-official/uvm-core)/148 | None |
| 56 | 8 | 0 | 10 months ago | [Verilog-SystemVerilog-Guide](https://github.com/mikeroyal/Verilog-SystemVerilog-Guide)/149 | Verilog/SystemVerilog Guide |
| 56 | 38 | 3 | 3 years ago | [axi4_vip](https://github.com/muneebullashariff/axi4_vip)/150 | Verification IP for APB protocol |
| 56 | 9 | 1 | 2 years ago | [sigma_delta_converters](https://github.com/davemuscle/sigma_delta_converters)/151 | Implementation and test of reusable sigma-delta A/D converters written in SystemVerilog on a MAX10 FPGA with minimal external components |
| 55 | 8 | 0 | 3 months ago | [Toolbox](https://github.com/HDLForBeginners/Toolbox)/152 | None |
| 55 | 3 | 0 | 1 year, 8 months ago | [Design-Pattern-in-SV](https://github.com/hanysalah/Design-Pattern-in-SV)/153 | This repo is created to include illustrative examples on object oriented design pattern in SV |
| 54 | 30 | 12 | 3 years ago | [riscv-vip](https://github.com/jerralph/riscv-vip)/154 | For pre-silicon developers of RISC-V systems, riscv-vip is a SystemVerilog project that helps with pre-si verification and debug |
| 54 | 15 | 0 | 1 year, 1 month ago | [async_FIFO](https://github.com/dadongshangu/async_FIFO)/155 | This asynchrounous FIFO deisgn and UVM verificaiton is one case study of me.  The design is based on Cliff Cumming's paper and the UVM is coded by me(Xianghzi Meng) |
| 54 | 5 | 0 | 23 days ago | [pequeno_riscv](https://github.com/iammituraj/pequeno_riscv)/156 | Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA. |
| 53 | 16 | 1 | 7 years ago | [clarvi](https://github.com/ucam-comparch/clarvi)/157 | Clarvi simple RISC-V processor for teaching |
| 53 | 17 | 1 | 2 years ago | [eth_vlg](https://github.com/hypernyan/eth_vlg)/158 | None |
| 53 | 16 | 0 | 4 years ago | [fpga_snark_prover](https://github.com/bsdevlin/fpga_snark_prover)/159 | An acceleration engine for proving SNARKS over the bn128 curve, targeted for AWS FPGAs |
| 53 | 20 | 0 | 1 year, 2 months ago | [PCXT_MiSTer](https://github.com/spark2k06/PCXT_MiSTer)/160 | PCXT port for MiSTer by spark2k06. |
| 52 | 9 | 2 | 2 years ago | [fwrisc](https://github.com/Featherweight-IP/fwrisc)/161 | Featherweight RISC-V implementation |
| 52 | 8 | 5 | 28 days ago | [zerosoc](https://github.com/siliconcompiler/zerosoc)/162 | Demo SoC for SiliconCompiler. |
| 51 | 36 | 0 | 10 years ago | [combinator-uvm](https://github.com/doswellf/combinator-uvm)/163 | UVM Testbench For SystemVerilog Combinator Implementation |
| 50 | 16 | 8 | 2 years ago | [bigpulp](https://github.com/pulp-platform/bigpulp)/164 | ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform |
| 50 | 8 | 0 | 4 years ago | [cdc](https://github.com/dpretet/cdc)/165 | Repository gathering basic modules for CDC purpose |
| 49 | 25 | 3 | 10 months ago | [labs-with-cva6](https://github.com/sifferman/labs-with-cva6)/166 | Advanced Architecture Labs with CVA6 |
| 49 | 6 | 0 | 3 years ago | [ctf-writeups](https://github.com/hyperreality/ctf-writeups)/167 | Detailed writeups of how I solved infosec Capture The Flag (CTF) challenges |
| 49 | 71 | 1 | 24 days ago | [systemverilog-homework](https://github.com/yuri-panchul/systemverilog-homework)/168 | SystemVerilog language-oriented exercises |
| 48 | 9 | 0 | 6 years ago | [zynq-sandbox](https://github.com/swetland/zynq-sandbox)/169 | a playground for xilinx zynq fpga experiments |
| 48 | 35 | 3 | 5 months ago | [LUMOS](https://github.com/IUST-Computer-Organization/LUMOS)/170 | Light Utilization with Multicycle Operational Stages (LUMOS) RISC-V Processor |
| 48 | 13 | 0 | 3 years ago | [DDR4_controller](https://github.com/oprecomp/DDR4_controller)/171 | None |
| 48 | 5 | 0 | 18 days ago | [Convolutional-Neural-Network-using-SystemVerilog](https://github.com/Kobzon86/Convolutional-Neural-Network-using-SystemVerilog)/172 | Synthesizable RTL-Based video stream Convolutional Neural Network ( non HLS ) |
| 47 | 12 | 0 | 4 years ago | [Async_FIFO_Verification](https://github.com/akzare/Async_FIFO_Verification)/173 | Presents a verification use case for a typical Asynchronous FIFO based on Systemverilog and UVM. |
| 47 | 13 | 0 | 3 years ago | [ahb2apb-bridge](https://github.com/Travissss/ahb2apb-bridge)/174 | An  uvm verification env for ahb2apb bridge |
| 47 | 25 | 1 | 8 years ago | [fpga-hash-table](https://github.com/johan92/fpga-hash-table)/175 | Simple hash table on Verilog (SystemVerilog) |
| 47 | 0 | 0 | 4 years ago | [gateware](https://github.com/swetland/gateware)/176 | A collection of little open source FPGA hobby projects |
| 47 | 13 | 0 | 5 years ago | [vdf-fpga](https://github.com/supranational/vdf-fpga)/177 | Implementation of an RSA VDF evaluator targeting FPGAs. |
| 46 | 29 | 0 | 8 years ago | [FM_Radio](https://github.com/pbing/FM_Radio)/178 | Simple mono FM Radio. |
| 46 | 10 | 1 | 6 years ago | [virtio](https://github.com/tymonx/virtio)/179 | Virtio implementation in SystemVerilog |
| 45 | 9 | 1 | 3 years ago | [SNN-FPGA](https://github.com/CestSansImportance/SNN-FPGA)/180 | Spiking Neural Network RTL Implementation |
| 45 | 5 | 0 | 3 years ago | [Superscalar-HIT-Core-NSCSCC2020](https://github.com/Superscalar-HIT-Core/Superscalar-HIT-Core-NSCSCC2020)/181 | a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog |
| 45 | 28 | 2 | 9 years ago | [amba3-vip](https://github.com/luuvish/amba3-vip)/182 | amba3 apb/axi vip |
| 44 | 10 | 0 | 6 months ago | [axi_dma](https://github.com/aignacio/axi_dma)/183 | General Purpose AXI Direct Memory Access |
| 44 | 11 | 1 | 8 years ago | [openhmc](https://github.com/unihd-cag/openhmc)/184 | openHMC - an open source Hybrid Memory Cube Controller |
| 44 | 13 | 4 | 2 years ago | [common_verification](https://github.com/pulp-platform/common_verification)/185 | SystemVerilog modules and classes commonly used for verification |
| 43 | 13 | 1 | 4 years ago | [altera-pcie](https://github.com/makestuff/altera-pcie)/186 | Simple framework for building PCIe-based solutions for Altera FPGAs |
| 43 | 8 | 6 | 3 years ago | [svreal](https://github.com/sgherbst/svreal)/187 | Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats |
| 43 | 23 | 3 | 1 year, 2 months ago | [uvm_gen](https://github.com/hjking/uvm_gen)/188 | UVM Generator |
| 43 | 7 | 3 | 2 years ago | [croyde-riscv](https://github.com/ben-marshall/croyde-riscv)/189 | A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions. |
| 42 | 25 | 1 | 11 years ago | [uvm](https://github.com/accellera/uvm)/190 | None |
| 42 | 13 | 1 | 2 years ago | [JSONinSV](https://github.com/zhouchuanrui/JSONinSV)/191 | JSON lib in Systemverilog |
| 42 | 16 | 0 | 5 years ago | [example_uvm](https://github.com/emwzq/example_uvm)/192 | UVM实战随书源码 |
| 42 | 6 | 1 | 5 years ago | [fpga-flight-controller](https://github.com/kvablack/fpga-flight-controller)/193 | Final project for CS 429H (computer architecture), fall freshman year. Built over the course of 2 weeks. |
| 42 | 22 | 1 | 8 months ago | [ddr5_phy](https://github.com/Shehab-Naga/ddr5_phy)/194 | DDR5 PHY Graduation project (Verification Team) under supervision of Si-Vision |
| 41 | 15 | 2 | 1 year, 4 months ago | [10g-low-latency-ethernet](https://github.com/ttchisholm/10g-low-latency-ethernet)/195 | 10G Low Latency Ethernet |
| 41 | 4 | 0 | 6 days ago | [esnet-smartnic-hw](https://github.com/esnet/esnet-smartnic-hw)/196 | ESnet SmartNIC hardware design repository. |
| 41 | 7 | 0 | 1 year, 6 months ago | [UnarySim](https://github.com/diwu1990/UnarySim)/197 | This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020. |
| 41 | 4 | 1 | 19 hours ago | [Opensoc](https://github.com/CutestPanda/Opensoc)/198 | 包含了SOC设计中的通用IP，如外设、总线结构、基础、验证等 |
| 41 | 19 | 2 | 6 months ago | [ahb3lite_apb_bridge](https://github.com/RoaLogic/ahb3lite_apb_bridge)/199 | Parameterised Asynchronous AHB3-Lite to APB4 Bridge. |
| 41 | 8 | 0 | 2 years ago | [Hands-on-FPGA-class](https://github.com/tinyvision-ai-inc/Hands-on-FPGA-class)/200 | None |
| 40 | 19 | 0 | 4 years ago | [DeepFreeze](https://github.com/ARM-software/DeepFreeze)/201 | None |
| 40 | 3 | 0 | 4 years ago | [FDU1.1-NSCSCC](https://github.com/NSCSCC-2020-Fudan/FDU1.1-NSCSCC)/202 | 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品 |
| 40 | 15 | 2 | 3 years ago | [pp-sp-reference-design](https://github.com/j-marjanovic/pp-sp-reference-design)/203 | None |
| 40 | 15 | 1 | 1 year, 4 months ago | [100-Days-of-RTL-code](https://github.com/KOTHAVANI/100-Days-of-RTL-code)/204 | None |
| 39 | 31 | 5 | 12 days ago | [cva6-softcore-contest](https://github.com/ThalesGroup/cva6-softcore-contest)/205 | National RISC-V student contest CV32A6 |
| 39 | 12 | 0 | 2 years ago | [uvm_example](https://github.com/howard789/uvm_example)/206 | This is a uvm example. The video is available at https://www.bilibili.com/video/BV1yq4y177f6/ |
| 39 | 6 | 2 | 4 years ago | [CHIPKIT](https://github.com/whatmough/CHIPKIT)/207 | CHIPKIT: An agile, reusable open-source framework for rapid test chip development |
| 39 | 9 | 0 | 6 years ago | [fpga-virtual-console](https://github.com/Harry-Chen/fpga-virtual-console)/208 | VT220-compatible console on Cyclone IV EP4CE55F23I7 |
| 39 | 9 | 0 | 3 years ago | [tinyGPU](https://github.com/shehanmunasinghe/tinyGPU)/209 | tinyGPU: A Predicated-SIMD processor implementation in SystemVerilog |
| 38 | 10 | 0 | 2 years ago | [DUA](https://github.com/microsoft/DUA)/210 | DUA, is a communication architecture that provides uniform access for FPGA to data center resources. Without being limited by machine boundaries, DUA provides global names and a common interface for communicating across various resources, the underlying network automatically routing traffic and managing resource multiplexing. |
| 38 | 8 | 0 | 7 years ago | [zedboard_axi4_master_burst_example](https://github.com/k0nze/zedboard_axi4_master_burst_example)/211 | Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard) |
| 38 | 13 | 0 | 10 years ago | [aes128-hdl](https://github.com/mbgh/aes128-hdl)/212 | A high-throughput VHDL and SystemVerilog implementation of AES-128 including scripts for a full front-end design process. |
| 38 | 16 | 2 | 5 years ago | [UART](https://github.com/darthsider/UART)/213 | UART design in SV and verification using UVM and SV |
| 38 | 16 | 1 | 1 year, 5 months ago | [intel-training-modules](https://github.com/ARC-Lab-UF/intel-training-modules)/214 | None |
| 38 | 21 | 4 | 6 years ago | [fpu](https://github.com/pulp-platform/fpu)/215 | None |
| 37 | 6 | 0 | 3 years ago | [justctf-2019](https://github.com/justcatthefish/justctf-2019)/216 | justCTF 2019 challenges sources |
| 37 | 15 | 0 | 2 years ago | [nes_ecp5](https://github.com/ironsteel/nes_ecp5)/217 | NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board |
| 37 | 10 | 0 | 5 years ago | [PIEO-Scheduler](https://github.com/vishal1303/PIEO-Scheduler)/218 | A Fast, Scalable and Programmable Packet Scheduler in Hardware |
| 37 | 25 | 4 | 2 years ago | [axi_mem_if](https://github.com/pulp-platform/axi_mem_if)/219 | Simple single-port AXI memory interface |
| 37 | 74 | 4 | 3 years ago | [i2c_vip](https://github.com/muneebullashariff/i2c_vip)/220 | Verification IP for I2C protocol |
| 37 | 11 | 2 | 7 years ago | [NAND-Flash-Memory-Controller-verification](https://github.com/vinodsake/NAND-Flash-Memory-Controller-verification)/221 | None |
| 37 | 7 | 1 | 8 years ago | [fpga_fast_serial_sort](https://github.com/Poofjunior/fpga_fast_serial_sort)/222 |  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially |
| 36 | 12 | 1 | 2 years ago | [XS-Verilog-Library](https://github.com/OpenXiangShan/XS-Verilog-Library)/223 | None |
| 36 | 16 | 1 | 7 years ago | [easyUVM](https://github.com/nelsoncsc/easyUVM)/224 | A simple UVM example with DPI  |
| 36 | 30 | 6 | 1 year, 2 months ago | [tech_cells_generic](https://github.com/pulp-platform/tech_cells_generic)/225 | Technology dependent cells instantiated in the design for generic process (simulation, FPGA) |
| 36 | 12 | 4 | 15 days ago | [redmule](https://github.com/pulp-platform/redmule)/226 | None |
| 35 | 7 | 0 | 1 year, 6 months ago | [PDPU](https://github.com/qleenju/PDPU)/227 | PDPU: An Open-Source Posit Dot-Product Unit for Deep Learning Applications |
| 35 | 15 | 0 | 4 years ago | [SPI-Interface](https://github.com/Anjali-287/SPI-Interface)/228 | UVM Testbench to verify serial transmission of data between SPI master and slave |
| 35 | 42 | 0 | 7 years ago | [Sampling-Model](https://github.com/MatrixAINetwork/Sampling-Model)/229 | Hardware of sampling model |
| 35 | 9 | 0 | 8 years ago | [systemverilog-design-patterns](https://github.com/tenthousandfailures/systemverilog-design-patterns)/230 | None |
| 35 | 9 | 2 | 4 years ago | [custom_uvm_report_server](https://github.com/kaushalmodi/custom_uvm_report_server)/231 | Customized UVM Report Server |
| 35 | 8 | 0 | 7 months ago | [OpenC910_Modified](https://github.com/Advanced-Microelectronics-Group/OpenC910_Modified)/232 | commit rtl and build cosim env |
| 35 | 1 | 3 | 2 years ago | [openfpga-pokemonmini](https://github.com/agg23/openfpga-pokemonmini)/233 | None |
| 35 | 14 | 5 | 6 months ago | [plic](https://github.com/RoaLogic/plic)/234 | Platform Level Interrupt Controller |
| 34 | 9 | 0 | 5 years ago | [ahb3_uvm_tb](https://github.com/designsolver/ahb3_uvm_tb)/235 | AMBA 3 AHB UVM TB |
| 34 | 1 | 0 | 3 years ago | [Pathsy](https://github.com/NotCamelCase/Pathsy)/236 | Simple Path Tracer on an FPGA |
| 34 | 8 | 1 | 3 years ago | [proto245](https://github.com/esynr3z/proto245)/237 | 🔴 SystemVerilog FPGA cores to communicate with FTDI Synchronous/Asynchronous FIFOs (FT245 protocol) |
| 34 | 14 | 0 | 6 years ago | [AES](https://github.com/cjdrake/AES)/238 | Advanced Encryption Standard (AES) SystemVerilog Core |
| 34 | 13 | 4 | 3 years ago | [apb-uart-uvm-env](https://github.com/Lampro-Mellon/apb-uart-uvm-env)/239 | None |
| 34 | 5 | 0 | 12 days ago | [pzbcm](https://github.com/pezy-computing/pzbcm)/240 | Basic Common Modules |
| 34 | 20 | 0 | 4 years ago | [UVM-APB_RAL](https://github.com/JoseIuri/UVM-APB_RAL)/241 | This repository contains an example of the use of UVM Register Abstraction Layer in a verification of a simple APB DUT. |
| 34 | 12 | 0 | 1 year, 6 months ago | [fpga-ethernet-udp](https://github.com/adamchristiansen/fpga-ethernet-udp)/242 | An HDL design for sending data over Ethernet |
| 34 | 12 | 0 | 5 years ago | [Sirius](https://github.com/name1e5s/Sirius)/243 | Asymmetric dual issue in-order microprocessor. |
| 34 | 14 | 0 | 10 months ago | [UVMCourse](https://github.com/mbits-mirafra/UVMCourse)/244 | Structured UVM Course |
| 34 | 3 | 0 | 5 months ago | [CDIM](https://github.com/Maxpicca-Li/CDIM)/245 | CQU Dual Issue Machine |
| 34 | 3 | 0 | 1 year, 9 months ago | [risc-v-single-cycle](https://github.com/martinKindall/risc-v-single-cycle)/246 | A Single Cycle Risc-V 32 bit CPU |
| 33 | 8 | 0 | 7 years ago | [sv_image](https://github.com/nelsoncsc/sv_image)/247 | Reusable image processing modules in SystemVerilog |
| 33 | 12 | 0 | 5 years ago | [usb20dev](https://github.com/esynr3z/usb20dev)/248 | USB 2.0 FS Device controller IP core written in SystemVerilog |
| 33 | 5 | 2 | 1 year, 9 months ago | [SVA-AXI4-FVIP](https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP)/249 | YosysHQ SVA AXI Properties |
| 33 | 12 | 1 | 3 years ago | [sv-1800-2012](https://github.com/gvekony/sv-1800-2012)/250 | IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definition for VS Code |
| 33 | 5 | 1 | 2 years ago | [riscv-proc](https://github.com/NAvi349/riscv-proc)/251 | 32-bit 5-Stage Pipelined RISC V RV32I Core |
| 33 | 12 | 0 | 2 years ago | [DDR5_PHY_WriteOperation](https://github.com/abdelrhman-oun/DDR5_PHY_WriteOperation)/252 | None |
| 33 | 5 | 1 | 7 months ago | [my_verilog_projects](https://github.com/dumpo/my_verilog_projects)/253 | 数字IC秋招项目、手撕代码 |
| 32 | 5 | 0 | 3 years ago | [FPGA-OS](https://github.com/WukLab/FPGA-OS)/254 | None |
| 32 | 9 | 0 | 9 years ago | [USBCore](https://github.com/ObKo/USBCore)/255 | USB Full-Speed/Hi-Speed Device Controller core for FPGA |
| 32 | 12 | 0 | 11 years ago | [UVM](https://github.com/chiggs/UVM)/256 | Mirror of the Universal Verification Methodology from sourceforge |
| 32 | 0 | 0 | 2 years ago | [openfpga-spacerace](https://github.com/ericlewis/openfpga-spacerace)/257 | FPGA implementation of Arcade Space Race (Atari, 1973) for Analogue Pocket. |
| 32 | 14 | 0 | 7 years ago | [uvm_debug](https://github.com/uvmdebug/uvm_debug)/258 | UVM interactive debug library |
| 32 | 11 | 0 | 10 years ago | [DDR4Sim](https://github.com/bhunt2/DDR4Sim)/259 | DDR4 Simulation Project in System Verilog |
| 32 | 9 | 0 | 3 months ago | [riscv-tests-intro](https://github.com/riscv-tests-intro/riscv-tests-intro)/260 | Открытый ознакомительный курс "Введение в функциональную верификацию RISC-V ядер" |
| 32 | 14 | 0 | 7 years ago | [AMBA_AXI3](https://github.com/yvnr4you/AMBA_AXI3)/261 | System Verilog and Emulation. Written all the five channels. |
| 32 | 8 | 0 | 3 years ago | [axi_vip_demo](https://github.com/esynr3z/axi_vip_demo)/262 | Xilinx AXI VIP example of use |
| 31 | 10 | 1 | 1 year, 5 months ago | [tarsier](https://github.com/raiker/tarsier)/263 | None |
| 31 | 6 | 0 | 1 year, 3 months ago | [fpga_practice](https://github.com/wdxm657/fpga_practice)/264 | None |
| 31 | 18 | 2 | 4 years ago | [ZX_Spectrum-128K_MIST](https://github.com/sorgelig/ZX_Spectrum-128K_MIST)/265 | ZX Spectrum 128K for MIST Board |
| 31 | 2 | 3 | 5 years ago | [nanoFOX](https://github.com/Dmitriy0111/nanoFOX)/266 | A small RISC-V core (SystemVerilog) |
| 31 | 3 | 0 | 2 years ago | [AES](https://github.com/Open-Source-Hardware-Initiative/AES)/267 | Open Source AES |
| 30 | 5 | 0 | 2 years ago | [SystemVerilog-Bitmap-Library-AXI-Image-VIP](https://github.com/Aperture-Electronic/SystemVerilog-Bitmap-Library-AXI-Image-VIP)/268 | Bitmap Processing Library & AXI-Stream Video Image VIP |
| 30 | 7 | 4 | 1 year, 5 months ago | [riscv-multi-core-lotr](https://github.com/amichai-bd/riscv-multi-core-lotr)/269 | RISCV core RV32I/E.4 threads in a ring architecture   |
| 30 | 11 | 1 | 3 years ago | [ava-core](https://github.com/AI-Vector-Accelerator/ava-core)/270 | A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8) |
| 30 | 7 | 1 | 2 months ago | [riscv-aia](https://github.com/zero-day-labs/riscv-aia)/271 | AIA IP compliant with the RISC-V AIA spec |
| 30 | 16 | 1 | 6 years ago | [combinational-bnn](https://github.com/EEESlab/combinational-bnn)/272 | System Verilog code describing a fully combinational binarized neural network. |
| 30 | 10 | 0 | 4 years ago | [yuu_apb](https://github.com/seabeam/yuu_apb)/273 | UVM APB VIP, part of AMBA3&AMBA4 feature supported |
| 30 | 16 | 0 | 5 years ago | [anycore-riscv-src](https://github.com/anycore/anycore-riscv-src)/274 | The RTL source for AnyCore RISC-V |
| 29 | 12 | 1 | 4 years ago | [UVM_Verification](https://github.com/avashist003/UVM_Verification)/275 | Advance UVM testbench with DPI integration, Assertions, Functional Coverage andHierarchical Sequence |
| 29 | 1 | 0 | 2 years ago | [wd65c02](https://github.com/CompuSAR/wd65c02)/276 | Cycle accurate FPGA implementation of various 6502 CPU variants |
| 29 | 3 | 0 | 2 years ago | [rtl-fuzz-lab](https://github.com/ekiwi/rtl-fuzz-lab)/277 | A Modular Open-Source Hardware Fuzzing Framework |
| 29 | 5 | 0 | 3 years ago | [NekoIchi](https://github.com/ecilasun/NekoIchi)/278 | A simple risc-v CPU /GPU running on an Arty A7-100T FPGA board |
| 29 | 6 | 5 | 9 days ago | [tnCart](https://github.com/buppu3/tnCart)/279 | FPGA cartridge for MSX |
| 29 | 7 | 0 | 2 years ago | [axi_vip_master](https://github.com/nahidrn/axi_vip_master)/280 | Sample UVM code for axi ram dut |
| 29 | 9 | 1 | 4 years ago | [csi2_rx](https://github.com/hellgate202/csi2_rx)/281 | MIPI CSI-2 RX |
| 29 | 17 | 19 | a month ago | [sonata-system](https://github.com/lowRISC/sonata-system)/282 | A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI |
| 28 | 19 | 0 | 4 years ago | [sdio_linux_fpga](https://github.com/balmerdx/sdio_linux_fpga)/283 | Communication channel from FPGA (Alterra EP4CE10) and Linux (Lichee PI Allwinner V3S) |
| 28 | 12 | 0 | 5 years ago | [ahb2apb_bridge_vip](https://github.com/designsolver/ahb2apb_bridge_vip)/284 | AHB to APB Bridge VIP |
| 28 | 3 | 0 | 5 years ago | [fpga-guitar-pedal](https://github.com/carsonrobles/fpga-guitar-pedal)/285 | FPGA based guitar effect station. |
| 28 | 13 | 2 | 3 years ago | [GPCore](https://github.com/alaasal/GPCore)/286 | This is the base repo for our graduation project in AlexU 21 |
| 28 | 3 | 0 | 3 years ago | [RISC-V-Vector-Processor](https://github.com/martinriis/RISC-V-Vector-Processor)/287 | 256-bit vector processor based on the RISC-V vector (V) extension |
| 28 | 10 | 0 | 1 year, 1 month ago | [DRIM-S](https://github.com/ic-lab-duth/DRIM-S)/288 | DUTH RISC-V Superscalar Microprocessor |
| 28 | 23 | 2 | a month ago | [Hamming-ECC](https://github.com/RoaLogic/Hamming-ECC)/289 | Hamming ECC Encoder and Decoder to protect memories |
| 27 | 14 | 2 | 9 years ago | [jtag_dpi](https://github.com/pulp-platform/jtag_dpi)/290 | JTAG DPI module for SystemVerilog RTL simulations |
| 27 | 14 | 0 | 3 years ago | [ece_4305](https://github.com/aseddin/ece_4305)/291 | Code associated with Cal Poly Pomona's ECE 4305 |
| 27 | 9 | 0 | 6 years ago | [ahb_sramc](https://github.com/flyskywalker/ahb_sramc)/292 | ahb scram controller, design and verification |
| 27 | 8 | 0 | 4 years ago | [virtio-fpga-bridge](https://github.com/RSPwFPGAs/virtio-fpga-bridge)/293 | Virtio front-end and back-end bridge, implemented with FPGA. |
| 27 | 10 | 0 | 6 months ago | [uvm_tb_cross_bar](https://github.com/yuravg/uvm_tb_cross_bar)/294 | SystemVerilog UVM testbench example |
| 27 | 4 | 0 | 3 years ago | [de10lite-hdl](https://github.com/hildebrandmw/de10lite-hdl)/295 | Verilog for interacting with components of the DE10-Lite board. |
| 27 | 6 | 0 | 2 years ago | [SSRL_work](https://github.com/wenxuan-hu/SSRL_work)/296 | work in SSRL, SOC/NOC/Chiplet Design, DDR/UCIe/PCIe, UVM Framework |
| 27 | 4 | 1 | 1 year, 7 months ago | [nim-systemverilog-dpic](https://github.com/kaushalmodi/nim-systemverilog-dpic)/297 | Using Nim to interface with SystemVerilog test benches via DPI-C |
| 27 | 10 | 0 | 10 months ago | [Tiny_But_Mighty_I2C_Master_Verilog](https://github.com/0xArt/Tiny_But_Mighty_I2C_Master_Verilog)/298 | I2C Master Verilog module |
| 27 | 3 | 0 | 2 years ago | [100DaysofRTL](https://github.com/snbk001/100DaysofRTL)/299 | 100DaysofRTL & System Verilog design: basic logic gates, mux, half/full subtractor, Encoder, D flipflop, 8 bit counter, LFSR, Custom Counter, Mux using case, JK flip flop, T flip flop, positive edge detection, Priority encoder, Barrel shifter, Signed Magnitude adder, Free Running Counter, Mod-m Counter, Edge Detector mealy Moore |
| 27 | 12 | 2 | 2 years ago | [axi4_avip](https://github.com/muneeb-mbytes/axi4_avip)/300 | Development of AXI4 Accelerated VIP |
| 26 | 5 | 2 | 6 years ago | [micro-besm](https://github.com/besm6/micro-besm)/301 | Replica of micro-BESM computer |
| 26 | 9 | 1 | 7 years ago | [RFNoC-HLS-ATSC-RX](https://github.com/Xilinx/RFNoC-HLS-ATSC-RX)/302 | None |
| 26 | 7 | 0 | 9 years ago | [system-verilog-patterns](https://github.com/luuvish/system-verilog-patterns)/303 | SystemVerilog Design Patterns |
| 26 | 16 | 0 | 4 years ago | [ExtremeDV_UVM](https://github.com/zhajio1988/ExtremeDV_UVM)/304 | UVM resource from github, run simulation use YASAsim flow |
| 26 | 15 | 0 | 1 year, 10 months ago | [axi-bfm](https://github.com/muzafferkal/axi-bfm)/305 | AXI3 Bus Functional Models (Initiator & Target)  |
| 26 | 11 | 6 | 9 years ago | [HardwareModules](https://github.com/Poofjunior/HardwareModules)/306 | A collection of portable hardware modules |
| 26 | 11 | 11 | 1 year, 3 months ago | [cv32e41p](https://github.com/openhwgroup/cv32e41p)/307 | 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions |
| 26 | 1 | 0 | 1 year, 7 months ago | [100daysofRTL](https://github.com/hughbyrne10/100daysofRTL)/308 | 100 Days Of RTL is a personal challenge designed to help improve skills and knowledge in digital circuit design. The challenge involves committing to working on RTL based digital designs for 100 consecutive days. The goal is to build a solid foundation of knowledge and experience in the field. |
| 26 | 9 | 5 | 1 year, 7 months ago | [azadi-soc](https://github.com/merledu/azadi-soc)/309 | Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip. |
| 26 | 6 | 1 | 1 year, 19 days ago | [tvip-apb](https://github.com/taichi-ishitani/tvip-apb)/310 | Verification IP for AMBA APB Protocol |
| 26 | 15 | 0 | 6 years ago | [uvm-components](https://github.com/pulp-platform/uvm-components)/311 | Contains commonly used UVM components (agents, environments and tests). |
| 26 | 5 | 0 | 6 years ago | [mil1553-spi](https://github.com/zhelnio/mil1553-spi)/312 | MIL-STD-1553 <-> SPI bridge |
| 25 | 4 | 0 | 2 years ago | [tot6502](https://github.com/krikzz/tot6502)/313 | None |
| 25 | 4 | 0 | 3 years ago | [digital_ic_verification](https://github.com/programer-guan/digital_ic_verification)/314 | 数字IC验证案例（SV and UVM） |
| 25 | 5 | 0 | 4 months ago | [svx](https://github.com/mxg/svx)/315 | SystemVerilog Extension Library -- a library of utilities for generic programming and increased productivity |
| 25 | 7 | 0 | 26 days ago | [MPSoC-NoC](https://github.com/PacoReinaCampo/MPSoC-NoC)/316 | Network on Chip for MPSoC |
| 25 | 9 | 0 | 4 years ago | [basic_cache_core](https://github.com/ljgibbslf/basic_cache_core)/317 | None |
| 25 | 18 | 3 | 1 year, 8 months ago | [yamm](https://github.com/amiq-consulting/yamm)/318 | YAMM package repository |
| 25 | 14 | 0 | 26 days ago | [MPSoC-DV](https://github.com/PacoReinaCampo/MPSoC-DV)/319 | Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 25 | 3 | 37 | 3 years ago | [dragonphy2](https://github.com/StanfordVLSI/dragonphy2)/320 | Open Source PHY v2 |
| 25 | 14 | 7 | a month ago | [zynq-parrot](https://github.com/black-parrot-hdk/zynq-parrot)/321 | BlackParrot on Zynq |
| 25 | 12 | 0 | 3 years ago | [virtio-fpga](https://github.com/RSPwFPGAs/virtio-fpga)/322 | A platform for emulating Virtio devices with FPGAs |
| 25 | 23 | 2 | 4 years ago | [apb_vip](https://github.com/muneebullashariff/apb_vip)/323 | Verification IP for APB protocol |
| 25 | 4 | 0 | 10 days ago | [croc](https://github.com/pulp-platform/croc)/324 | A PULP SoC for education, easy to understand and extend with a full flow for a physical design. |
| 24 | 3 | 0 | 7 years ago | [verilog-sid-mos6581](https://github.com/thomask77/verilog-sid-mos6581)/325 | MOS6581 SID chip emulator in SystemVerilog |
| 24 | 0 | 0 | 6 months ago | [aura-core](https://github.com/tastynoob/aura-core)/326 | "aura" my super-scalar O3 cpu core |
| 24 | 15 | 0 | 7 years ago | [second_edition](https://github.com/advanced-uvm/second_edition)/327 | Code for the second edition of Advanced UVM. |
| 24 | 5 | 1 | 8 years ago | [sv_csv_parser](https://github.com/Mochenx/sv_csv_parser)/328 | A CSV file parser, written in SystemVerilog |
| 24 | 1 | 0 | 4 years ago | [soff-hardware-opae](https://github.com/mcrl/soff-hardware-opae)/329 | None |
| 24 | 6 | 0 | 4 years ago | [AXI_SRAM](https://github.com/Verdvana/AXI_SRAM)/330 | 支持AXI总线协议的8k×8 SP SRAM |
| 24 | 2 | 0 | 4 years ago | [nerv](https://github.com/SymbioticEDA/nerv)/331 | Naive Educational RISC-V -- A simple single-stage RV32I processor |
| 24 | 6 | 0 | 1 year, 3 months ago | [clint](https://github.com/pulp-platform/clint)/332 | RISC-V Core Local Interrupt Controller (CLINT) |
| 24 | 2 | 0 | 4 months ago | [LainCore](https://github.com/LainChip/LainCore)/333 | Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven. |
| 24 | 5 | 0 | 1 year, 8 months ago | [Realtime-Bicubic-16X-SuperResolution-IP](https://github.com/Aperture-Electronic/Realtime-Bicubic-16X-SuperResolution-IP)/334 | APV21B - Real-time Video 16X Bicubic Super-resolution IP, AXI4-Stream Video Interface Compatible, 4K 60FPS |
| 24 | 8 | 0 | 9 months ago | [aib-protocols](https://github.com/chipsalliance/aib-protocols)/335 | None |
| 24 | 10 | 1 | 4 years ago | [stream-ebpc](https://github.com/pulp-platform/stream-ebpc)/336 | Provides the hardware code for the paper "EBPC: Extended Bit-Plane Compression for Deep Neural Network Inference and Training Accelerators" by Lukas Cavigelli, Georg Rutishauser, Luca Benini. |
| 23 | 2 | 0 | 4 years ago | [i2c](https://github.com/hdl-util/i2c)/337 | Fully featured implementation of Inter-IC (I2C) bus master for FPGAs |
| 23 | 4 | 5 | 6 months ago | [libsv](https://github.com/bensampson5/libsv)/338 | An open source, parameterized SystemVerilog digital hardware IP library |
| 23 | 24 | 61 | 8 months ago | [pyslint](https://github.com/AsFigo/pyslint)/339 | SystemVerilog Linter based on pyslang |
| 23 | 12 | 1 | 11 months ago | [LimeADPD](https://github.com/myriadrf/LimeADPD)/340 | Lime Adaptive Digital Predistortion |
| 23 | 3 | 0 | 2 years ago | [SystemVerilog_Design_Verification](https://github.com/avashist003/SystemVerilog_Design_Verification)/341 | Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog |
| 23 | 6 | 0 | 26 days ago | [SoC-DV](https://github.com/PacoReinaCampo/SoC-DV)/342 | System on Chip verified with UVM/OSVVM/FV |
| 23 | 4 | 0 | a month ago | [env-xs-ov-00-bpu](https://github.com/XS-MLVP/env-xs-ov-00-bpu)/343 | 香山微架构开放验证第一期：昆明湖BPU模块UT测试模块及环境 |
| 23 | 33 | 6 | 8 years ago | [axi_spi_slave](https://github.com/pulp-platform/axi_spi_slave)/344 | None |
| 23 | 4 | 0 | 11 months ago | [tiny5](https://github.com/xerpi/tiny5)/345 | RISC-V Processor Implementation (RV32IM, TileLink-UL) |
| 23 | 9 | 0 | 4 years ago | [fpga-webinar-2020](https://github.com/stcmtk/fpga-webinar-2020)/346 | None |
| 23 | 8 | 0 | 5 years ago | [cortex-m0-soft-microcontroller](https://github.com/vfinotti/cortex-m0-soft-microcontroller)/347 | Soft-microcontroller implementation of an ARM Cortex-M0 |
| 23 | 25 | 40 | 8 months ago | [axi4_avip](https://github.com/mbits-mirafra/axi4_avip)/348 | None |
| 23 | 6 | 1 | a month ago | [sauria](https://github.com/bsc-loca/sauria)/349 | SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator based on a GeMM systolic array engine. |
| 23 | 16 | 10 | 3 years ago | [spi_avip](https://github.com/muneeb-mbytes/spi_avip)/350 | SPI protocol Accelerated VIP  |
| 23 | 39 | 5 | 2 years ago | [ivl_uvm](https://github.com/AsFigo/ivl_uvm)/351 | Adding UVM support to Icarus Verilog (and Verilator in near future) by taking a step-by-step, bottom-up approach. |
| 22 | 13 | 3 | 8 years ago | [JetStream-hardware](https://github.com/maltevesper/JetStream-hardware)/352 | None |
| 22 | 2 | 0 | 4 years ago | [FPGA_Gameboy_Watch](https://github.com/dovoto/FPGA_Gameboy_Watch)/353 | Full gameboy and gameboy color Verilog Implenentation |
| 22 | 12 | 3 | 2 years ago | [apb_avip](https://github.com/muneeb-mbytes/apb_avip)/354 | ABP Accelerated VIP |
| 22 | 12 | 1 | 1 year, 2 months ago | [evsoc](https://github.com/Efinix-Inc/evsoc)/355 | This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions. |
| 22 | 4 | 0 | 3 years ago | [RISC-V-Pipelined-Processor](https://github.com/AkeelMedina22/RISC-V-Pipelined-Processor)/356 | A Verilog based 5-stage fully functional pipelined RISC-V Processor code. |
| 22 | 5 | 0 | 5 years ago | [RISC_VERIF_DEMO_0](https://github.com/MushroomZQ/RISC_VERIF_DEMO_0)/357 | a very simple risc_cpu verification demo with uvm |
| 22 | 8 | 2 | 3 years ago | [AXI-DMA-master-verification](https://github.com/letitbe0201/AXI-DMA-master-verification)/358 | None |
| 22 | 13 | 0 | a month ago | [riscvISACOV](https://github.com/riscv-verification/riscvISACOV)/359 | SystemVerilog Functional Coverage for RISC-V ISA |
| 22 | 3 | 0 | 6 months ago | [SystemVerilog-For-Verification](https://github.com/karimmahmoud22/SystemVerilog-For-Verification)/360 | None |
| 22 | 8 | 0 | 5 years ago | [Verification-of-FIFO-using-SystemVerilog](https://github.com/gokulbalagopal/Verification-of-FIFO-using-SystemVerilog)/361 | Built a test environment using SystemVerilog to verify FIFO. Used QuestaSim to design and verify the module in SystemVerilog and Verilog. Created components like generator, driver, monitor, scoreboard, interface, environment, and testbench.  |
| 22 | 14 | 0 | 6 years ago | [uvm_auto](https://github.com/mingzhang952/uvm_auto)/362 | uvm auto generator |
| 22 | 6 | 1 | 2 years ago | [System-Verilog-bootcamp](https://github.com/Suntrakanesh/System-Verilog-bootcamp)/363 | System Verilog BootCamp |
| 21 | 15 | 10 | 1 year, 7 months ago | [axi_llc](https://github.com/pulp-platform/axi_llc)/364 | None |
| 21 | 4 | 0 | 4 years ago | [mipi-ccs](https://github.com/hdl-util/mipi-ccs)/365 | Control a MIPI Camera over I2C |
| 21 | 3 | 0 | 4 years ago | [adapter](https://github.com/NetTLP/adapter)/366 | An FPGA-based NetTLP adapter  |
| 21 | 9 | 1 | 5 years ago | [uvm-1.2](https://github.com/gchinna/uvm-1.2)/367 | uvm-1.2 library files from: http://www.accellera.org/images/downloads/standards/uvm/uvm-1.2.tar.gz |
| 21 | 2 | 0 | 3 years ago | [FPGA-Video-Processing](https://github.com/georgeyhere/FPGA-Video-Processing)/368 | Realtime video processing w/ Gaussian + Sobel Filters targeting Artix-7 FPGA |
| 21 | 7 | 0 | 4 years ago | [uart2bustestbench](https://github.com/hanysalah/uart2bustestbench)/369 | UVM Verification IP to uart2bus IP.  |
| 21 | 15 | 0 | 7 years ago | [hw_interview_questions](https://github.com/pengwubj/hw_interview_questions)/370 | A collection of commonly asked RTL design interview questions |
| 21 | 7 | 0 | 4 years ago | [svlib](https://github.com/recogni/svlib)/371 | svlib from http://www.verilab.com/resources/svlib/ |
| 21 | 7 | 1 | a month ago | [pfr-wilson-city](https://github.com/intel/pfr-wilson-city)/372 | None |
| 21 | 6 | 1 | 4 years ago | [Gaia](https://github.com/isuckatdrifting/Gaia)/373 | Generate UVM testbench framework template files with Python 3 |
| 21 | 7 | 0 | 8 years ago | [AMBA-3-AHB--LITE-Protocol-Design-and-Verification](https://github.com/bvnirliptha/AMBA-3-AHB--LITE-Protocol-Design-and-Verification)/374 | -Designed and Verified a Bus Functional Model of AHB-LITE Protocol from scratch. -Developed Assertion based verification IP to verify the bus and check for protocol violations. -Implemented constraint randomization and OOPs verification techniques. |
| 21 | 8 | 0 | 4 years ago | [chronos](https://github.com/SwarmArch/chronos)/375 | The Chronos FPGA Framework to accelerate ordered applications |
| 21 | 16 | 0 | 6 months ago | [ahb3lite_memory](https://github.com/RoaLogic/ahb3lite_memory)/376 | Multi-Technology RAM with AHB3Lite interface |
| 20 | 10 | 0 | 26 days ago | [SoC-RISCV](https://github.com/PacoReinaCampo/SoC-RISCV)/377 | System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 20 | 4 | 0 | 3 years ago | [pcieledblink](https://github.com/racerxdl/pcieledblink)/378 | Stratix V PCIe Ledblink (for usage in Microsoft Storey Peak boards) |
| 20 | 3 | 0 | 3 years ago | [uvm_sin_cos_table](https://github.com/vlotnik/uvm_sin_cos_table)/379 | Contains source code for sin/cos table verification using UVM |
| 20 | 9 | 0 | 3 days ago | [serial_link](https://github.com/pulp-platform/serial_link)/380 | A simple, scalable, source-synchronous, all-digital DDR link |
| 20 | 5 | 1 | 4 months ago | [tue](https://github.com/taichi-ishitani/tue)/381 | Useful UVM extensions |
| 20 | 5 | 7 | 1 year, 11 months ago | [pito_riscv](https://github.com/hossein1387/pito_riscv)/382 | A Barrel design of RV32I |
| 20 | 4 | 1 | a month ago | [friscv](https://github.com/dpretet/friscv)/383 | RISCV CPU implementation in SystemVerilog |
| 20 | 2 | 0 | 10 months ago | [veriloglabs](https://github.com/chenshuo/veriloglabs)/384 | Undergraduate digital circuit laboratory |
| 20 | 3 | 1 | 2 years ago | [AXI-Ethernet-UVM](https://github.com/kkenshin1/AXI-Ethernet-UVM)/385 | A Verification Platform for UDP Protocol Ethernet Module wrapped with AXI and APB bus based on UVM |
| 20 | 4 | 0 | 3 days ago | [megaboom](https://github.com/The-OpenROAD-Project/megaboom)/386 | None |
| 20 | 4 | 1 | 4 years ago | [hardware](https://github.com/supranational/hardware)/387 | Low level arithmetic primitives in RTL |
| 20 | 4 | 0 | 1 year, 10 months ago | [uvm_code_gen](https://github.com/antoinemadec/uvm_code_gen)/388 | Simple template-based UVM code generator |
| 20 | 26 | 4 | 6 years ago | [axi_spi_master](https://github.com/pulp-platform/axi_spi_master)/389 | None |
| 20 | 4 | 0 | 1 year, 2 months ago | [ascon-verilog](https://github.com/rprimas/ascon-verilog)/390 | Verilog Hardware Design of Ascon v1.2 |
| 20 | 2 | 0 | 2 years ago | [verilog-format](https://github.com/jiegec/verilog-format)/391 | A naive verilog/systemverilog formatter |
| 20 | 5 | 1 | 1 year, 2 months ago | [damo_ctl_cham](https://github.com/alibaba-damo-academy/damo_ctl_cham)/392 | None |
| 20 | 6 | 1 | 4 years ago | [fasthash](https://github.com/pgroupATusc/fasthash)/393 | Source Code for the paper Titled FASTHash: FPGA-Based High Throughput Parallel Hash Table published in ISC high performance 2020 |
| 20 | 4 | 0 | 4 years ago | [UVM_Verification_for_P2S_Data_Converter](https://github.com/Dongtata2020/UVM_Verification_for_P2S_Data_Converter)/394 | 为了学习UVM验证相关知识，需要动手尝试实际的项目。作为一个初学者，难以接触到实际的项目，于是我从夏宇闻老师的《Verilog数字系统设计教程》一书中，挑选出一个简单的小设计，作为我的验证对象，并围绕它编写了UVM验证环境。 |
| 19 | 2 | 0 | 1 year, 9 months ago | [RISCV-LAB](https://github.com/wenqi-wang20/RISCV-LAB)/395 | 清华大学计算机系零字班计算机组成原理大实验作业。 |
| 19 | 3 | 0 | 5 years ago | [Single-Cycle-Processor](https://github.com/tianrenz2/Single-Cycle-Processor)/396 | Single-Cycle RISC-V Processor in systemverylog |
| 19 | 7 | 0 | 16 days ago | [DRIM](https://github.com/ic-lab-duth/DRIM)/397 | DUTH RISC-V Microprocessor |
| 19 | 7 | 2 | 2 years ago | [pulpino__spi_master__ip_verification](https://github.com/muneeb-mbytes/pulpino__spi_master__ip_verification)/398 | To verify the SPI Master IP using the APB and SPI AVIPs |
| 19 | 13 | 0 | 6 years ago | [mil-std-1553b-soc](https://github.com/fpga-soc/mil-std-1553b-soc)/399 | development interface mil-std-1553b for system on chip |
| 19 | 14 | 0 | 6 years ago | [FPGA-CNN](https://github.com/brianhill11/FPGA-CNN)/400 | This repo is for ECE44x (Fall2015-Spring2016) |
| 19 | 35 | 6 | 4 years ago | [axi_node](https://github.com/pulp-platform/axi_node)/401 | AXI X-Bar |
| 19 | 3 | 2 | 4 years ago | [DMA8237A](https://github.com/srishis/DMA8237A)/402 | System Verilog based RTL design of DMA controller for 8086 microprocessor based systems. |
| 19 | 9 | 0 | 5 years ago | [SystemVerilog-UART](https://github.com/medalotte/SystemVerilog-UART)/403 | Simple UART transmitter and receiver |
| 19 | 2 | 5 | 2 months ago | [neureka](https://github.com/pulp-platform/neureka)/404 | 2-8bit weights, 8-bit activations flexible Neural Processing Engine for PULP clusters |
| 19 | 2 | 4 | 6 months ago | [hyperbus](https://github.com/pulp-platform/hyperbus)/405 | None |
| 19 | 1 | 0 | 5 years ago | [rastrgrafx](https://github.com/toivoh/rastrgrafx)/406 | FPGA implementation of a simple scanline based 2d graphics engine |
| 19 | 12 | 0 | 7 years ago | [fpgasimulation](https://github.com/raysalemi/fpgasimulation)/407 | Example files for the book FPGA SIMULATION |
| 19 | 2 | 0 | 3 years ago | [A_Formal_Tale_Chapter_I_AMBA](https://github.com/dh73/A_Formal_Tale_Chapter_I_AMBA)/408 | AXI Formal Verification IP |
| 19 | 1 | 0 | 4 years ago | [tn_serv](https://github.com/ciniml/tn_serv)/409 | SERV RISC-V sample for Tang Nano FPGA board |
| 19 | 7 | 0 | 6 years ago | [Cryptography-in-Systemverilog](https://github.com/zhouchuanrui/Cryptography-in-Systemverilog)/410 | A collection of cryptographic algorthms implemented in SystemVerilog |
| 19 | 4 | 1 | 5 years ago | [EllipticCurves_SystemVerilog](https://github.com/ljhsiun2/EllipticCurves_SystemVerilog)/411 | Elgamal's over Elliptic Curves |
| 19 | 23 | 1 | 1 year, 7 months ago | [go2uvm](https://github.com/go2uvm/go2uvm)/412 | Main repo for Go2UVM source code, examples and apps |
| 19 | 1 | 0 | 2 years ago | [sar6502](https://github.com/CompuSAR/sar6502)/413 | 6502 FPGA implementation |
| 19 | 2 | 0 | 7 years ago | [AMBA](https://github.com/rgwan/AMBA)/414 | Collection of IPs based on AMBA (AHB, APB, AXI) protocols |
| 19 | 4 | 0 | a month ago | [fpga_lessons](https://github.com/mkravch/fpga_lessons)/415 | None |
| 19 | 7 | 0 | 26 days ago | [PU-RISCV](https://github.com/PacoReinaCampo/PU-RISCV)/416 | Processing Unit with RISCV-32 / RISCV-64 / RISCV-128 |
| 19 | 16 | 2 | 6 years ago | [Design-and-Verification-of-DDR3-Memory-Controller](https://github.com/tej-chavan/Design-and-Verification-of-DDR3-Memory-Controller)/417 | The memory model was leveraged from micron.  |
| 18 | 7 | 0 | 10 years ago | [Drexel-ECEC575](https://github.com/JulianKemmerer/Drexel-ECEC575)/418 | None |
| 18 | 10 | 0 | 9 years ago | [SystemVerilog](https://github.com/yuxuanZh/SystemVerilog)/419 | This is a code repo for previous projects in Digital Design & Verification |
| 18 | 3 | 10 | 1 year, 5 months ago | [clic](https://github.com/pulp-platform/clic)/420 | RISC-V fast interrupt controller |
| 18 | 0 | 0 | 1 year, 8 months ago | [GenshinCPU](https://github.com/gilgamsh/GenshinCPU)/421 | Our repository for NSCSCC |
| 18 | 5 | 0 | 6 years ago | [lzrw1-compression-core](https://github.com/pbridd/lzrw1-compression-core)/422 | This is the repository for a verilog implementation of a lzrw1 compression core |
| 18 | 6 | 0 | 8 years ago | [physical_coding_library](https://github.com/amiq-consulting/physical_coding_library)/423 | None |
| 18 | 8 | 0 | 1 year, 1 month ago | [Saturn](https://github.com/srg320/Saturn)/424 | None |
| 18 | 2 | 0 | 1 year, 10 months ago | [softcoreA](https://github.com/ForwardCom/softcoreA)/425 | softcore for ForwardCom |
| 18 | 8 | 0 | 5 years ago | [dma-driver](https://github.com/fpgasystems/dma-driver)/426 | None |
| 18 | 19 | 6 | a month ago | [hwpe-stream](https://github.com/pulp-platform/hwpe-stream)/427 | IPs for data-plane integration of Hardware Processing Engines (HWPEs) within a PULP system |
| 18 | 11 | 0 | 6 years ago | [simple-alu-uvm](https://github.com/A-T-Kristensen/simple-alu-uvm)/428 | This is full tutorial of UVM (Universal Verification Methodology) for a simple ALU unit |
| 18 | 5 | 0 | 4 years ago | [yuu_vip_gen](https://github.com/seabeam/yuu_vip_gen)/429 | UVM VIP architecture generator |
| 18 | 2 | 0 | 4 years ago | [MNIST_Classification_FPGA](https://github.com/grant4001/MNIST_Classification_FPGA)/430 | None |
| 18 | 0 | 0 | 1 year, 11 months ago | [mips_cpu](https://github.com/martinKindall/mips_cpu)/431 | Single Cycle 32 bit MIPS |
| 18 | 1 | 0 | 9 years ago | [uvm-utest](https://github.com/nosnhojn/uvm-utest)/432 | None |
| 18 | 5 | 0 | 4 years ago | [sv_practice](https://github.com/harpreetbhatia/sv_practice)/433 | Practice exercises for SystemVerilog, UVM .. |
| 18 | 16 | 17 | 1 year, 1 month ago | [fpu_div_sqrt_mvp](https://github.com/pulp-platform/fpu_div_sqrt_mvp)/434 | [UNRELEASED] FP div/sqrt unit for transprecision |
| 18 | 4 | 0 | 5 years ago | [UvmEnvUartApb](https://github.com/nguyenquanicd/UvmEnvUartApb)/435 | This is the UVM environment for UART-APB IP core. This environment contains full UVM components. It is only used for studing and invetigating the UVM env. |
| 18 | 9 | 0 | 2 years ago | [QuadSPI](https://github.com/WajahatRiaz/QuadSPI)/436 | RTL development of Quad Serial Peripheral Interface (Quad-SPI) on QuestaSim using SystemVerilog. |
| 18 | 6 | 1 | 5 years ago | [ariane-ethernet](https://github.com/lowRISC/ariane-ethernet)/437 | open-source Ethenet media access controller for Ariane on Genesys-2 |
| 18 | 1 | 0 | 5 months ago | [iceboy](https://github.com/msinger/iceboy)/438 | Game Boy clone for Lattice iCE40 FPGAs |
| 18 | 2 | 0 | 6 years ago | [AHB2APB-bridge-IP-core-verification](https://github.com/deekshithkrishnegowda/AHB2APB-bridge-IP-core-verification)/439 | Maven Silicon Project |
| 18 | 2 | 0 | 5 years ago | [sva_basics](https://github.com/openformal/sva_basics)/440 | This repository is compilation of basics of System Verilog Assertions in context of formal verification |
| 18 | 2 | 0 | 7 years ago | [uvm_apb](https://github.com/smartfoxdata/uvm_apb)/441 | uvm_apb is a uvm package for modeling and verifying APB (Advanced Periperal Bus) protocol |
| 17 | 11 | 0 | 6 months ago | [adv_dbg_if](https://github.com/RoaLogic/adv_dbg_if)/442 | Universal Advanced JTAG Debug Interface |
| 17 | 8 | 0 | 4 years ago | [HFRC](https://github.com/yamnchalich/HFRC)/443 | High Frame Rate Camera Project compatible with a MicroZed 7020 SoC + FMC Carrier Board |
| 17 | 1 | 0 | 5 years ago | [alibabacloud-fpga](https://github.com/aliyun/alibabacloud-fpga)/444 | None |
| 17 | 5 | 1 | 9 years ago | [AHB-SystemVerilog](https://github.com/forever-gk/AHB-SystemVerilog)/445 | None |
| 17 | 0 | 0 | 3 years ago | [SPI-UVM-Testbench](https://github.com/Mohamed-Younis/SPI-UVM-Testbench)/446 | None |
| 17 | 6 | 2 | 8 months ago | [trace_debugger](https://github.com/pulp-platform/trace_debugger)/447 | Capture retired instructions of a RISC-V Core and compress them to a sequence of packets. |
| 17 | 5 | 2 | 9 hours ago | [AutoChip](https://github.com/shailja-thakur/AutoChip)/448 | None |
| 17 | 9 | 6 | 5 months ago | [FPGA_pract](https://github.com/MPSU/FPGA_pract)/449 | Методические материалы курса "Практикум по ПЛИС" |
| 17 | 3 | 1 | 26 days ago | [verilog2vhdl](https://github.com/PacoReinaCampo/verilog2vhdl)/450 | Hardware Description Language Translator |
| 17 | 4 | 0 | 9 years ago | [AHB-APB_Bridge_UVM_Env](https://github.com/Gateway91/AHB-APB_Bridge_UVM_Env)/451 | AHB-APB UVM Verification Environment |
| 17 | 0 | 0 | 1 year, 2 months ago | [mill](https://github.com/CircuitCoder/mill)/452 | RV32I by cats |
| 17 | 6 | 6 | 4 years ago | [hackdac_2018_beta](https://github.com/hackdac/hackdac_2018_beta)/453 | The SoC used for the beta phase of Hack@DAC 2018. |
| 17 | 13 | 4 | 4 years ago | [spi_vip](https://github.com/muneebullashariff/spi_vip)/454 | Verification IP for SPI protocol |
| 17 | 3 | 1 | 6 years ago | [axi4lite2uart](https://github.com/JoseIuri/axi4lite2uart)/455 | This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface. |
| 17 | 7 | 16 | 4 months ago | [core-v-mcu-uvm](https://github.com/openhwgroup/core-v-mcu-uvm)/456 | CORE-V MCU UVM Environment and Test Bench |
| 17 | 5 | 0 | 8 months ago | [multi_power_sequencer](https://github.com/intel/multi_power_sequencer)/457 | Multi-Rail Power Sequencer, capable of monitoring and sequencing up to 144 power rails, offers a configurable and rich set of features, such as dynamic adjustments and debug via PMBus, adjustable timing, power rail grouping, etc. |
| 16 | 6 | 0 | 6 years ago | [tinyfpga-bx-demos](https://github.com/gundy/tinyfpga-bx-demos)/458 | Some simple demo routines for the TinyFPGA BX |
| 16 | 0 | 1 | 3 months ago | [ebrick-demo](https://github.com/zeroasiccorp/ebrick-demo)/459 | Demo: how to create a custom EBRICK |
| 16 | 3 | 0 | 4 years ago | [sva-demos](https://github.com/SymbioticEDA/sva-demos)/460 | SVA examples and demonstration |
| 16 | 12 | 11 | 5 years ago | [osd-hw](https://github.com/opensocdebug/osd-hw)/461 | Open SoC Debug Hardware Reference Implementation |
| 16 | 11 | 1 | a month ago | [ofs-platform-afu-bbb](https://github.com/OFS/ofs-platform-afu-bbb)/462 | OFS Platform Components |
| 16 | 21 | 2 | 4 years ago | [axi2apb](https://github.com/pulp-platform/axi2apb)/463 | None |
| 16 | 3 | 0 | 3 years ago | [NF5](https://github.com/NUDT-NF5/NF5)/464 | A simple 5-stage Pipeline RISC-V core |
| 16 | 1 | 2 | 10 months ago | [epGB](https://github.com/ep2k/epGB)/465 | Game Boy / Game Boy Color emulator running on an FPGA |
| 16 | 4 | 0 | 8 months ago | [Pre_Silicon-AHB-to_APB-Verification](https://github.com/Ghonimo/Pre_Silicon-AHB-to_APB-Verification)/466 | Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀 |
| 16 | 30 | 0 | 8 months ago | [Projeto_IH_RISC-V](https://github.com/nathaliafab/Projeto_IH_RISC-V)/467 | Arquivos base para o projeto da disciplina Infraestrutura de Hardware (IF674) no CIn-UFPE. |
| 16 | 3 | 0 | 7 years ago | [tia-infrastructure](https://github.com/arcade-lab/tia-infrastructure)/468 | None |
| 16 | 3 | 0 | 2 years ago | [iommu-rtl](https://github.com/ved-rivos/iommu-rtl)/469 | RISC-V IOMMU in verilog |
| 16 | 1 | 0 | 5 days ago | [ApogeoRV](https://github.com/GabbedT/ApogeoRV)/470 | A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions. |
| 16 | 3 | 0 | 10 months ago | [100-Days-of-RTL](https://github.com/karribharathi/100-Days-of-RTL)/471 | None |
| 16 | 3 | 0 | 7 years ago | [uvm_axi4lite](https://github.com/smartfoxdata/uvm_axi4lite)/472 | uvm_axi4lite is a uvm package for modeling and verifying AXI4 Lite protocol |
| 16 | 1 | 1 | 2 years ago | [svlogger](https://github.com/dpretet/svlogger)/473 | SystemVerilog Logger  |
| 16 | 7 | 0 | 5 months ago | [hardware-bugbase](https://github.com/efeslab/hardware-bugbase)/474 | None |
| 16 | 1 | 1 | 4 years ago | [Shenjing-RTL](https://github.com/Angela-WangBo/Shenjing-RTL)/475 | This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator |
| 15 | 8 | 0 | 7 years ago | [uvm_reg_to_ipxact](https://github.com/amiq-consulting/uvm_reg_to_ipxact)/476 | None |
| 15 | 4 | 12 | 6 years ago | [svmock](https://github.com/svunit/svmock)/477 | A mock framework for use with SVUnit |
| 15 | 11 | 3 | 5 years ago | [uart_vip](https://github.com/muneebullashariff/uart_vip)/478 | Verification IP for UART protocol |
| 15 | 9 | 0 | a day ago | [verilator_ext_tests](https://github.com/verilator/verilator_ext_tests)/479 | Extended and external tests for Verilator testing |
| 15 | 4 | 8 | 1 year, 6 months ago | [diablo](https://github.com/skudlur/diablo)/480 | diablo is an Out-Of-Order 64-bit RISC-V processor.  |
| 15 | 3 | 1 | a month ago | [tree-sitter-systemverilog](https://github.com/gmlarumbe/tree-sitter-systemverilog)/481 | Rewrite of tree-sitter-verilog |
| 15 | 2 | 6 | 2 years ago | [mycpu](https://github.com/HITSZ-NSCSCC22/mycpu)/482 | HITSZ 404 NOT FOUND NSCSCC22 project |
| 15 | 5 | 1 | 3 years ago | [rbe](https://github.com/pulp-platform/rbe)/483 | Reconfigurable Binary Engine |
| 15 | 6 | 0 | 7 years ago | [fpga-projects](https://github.com/alisemi/fpga-projects)/484 | FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders. |
| 15 | 82 | 8 | 8 months ago | [AXI_FIFO_BFM](https://github.com/apriya-ram/AXI_FIFO_BFM)/485 | AXI4 with a FIFO integrated with VIP |
| 15 | 4 | 0 | 10 days ago | [BRISKI](https://github.com/riadhbenabdelhamid/BRISKI)/486 | BRISKI ( Barrel RISC-V for Kilo-core Implementations ) is a fast and compact RISC-V barrel processor core that emphasize high throughput and compute density to increase the amount of cores in many-core design without sacrificing performance. |
| 15 | 2 | 0 | 8 years ago | [bsodomizer-hd-c5g](https://github.com/joegrand/bsodomizer-hd-c5g)/487 | BSODomizer HD: HDL for Cyclone V GX Starter Kit |
| 15 | 5 | 0 | 7 years ago | [uvm_axi](https://github.com/smartfoxdata/uvm_axi)/488 | uvm_axi is a uvm package for modeling and verifying AXI protocol |
| 15 | 6 | 0 | 4 years ago | [uvm_candy_lover](https://github.com/zhajio1988/uvm_candy_lover)/489 | :candy:UVM candy lover testbench  which uses YASA as simulation script |
| 15 | 2 | 1 | 11 days ago | [fplib](https://github.com/SkyworksSolutionsInc/fplib)/490 | Fixed point math library for SystemVerilog |
| 15 | 6 | 0 | 7 years ago | [BASYS3-PONG](https://github.com/CynicalApe/BASYS3-PONG)/491 | BASYS 3 - PONG GAME |
| 15 | 11 | 0 | 6 months ago | [ahb3lite_pkg](https://github.com/RoaLogic/ahb3lite_pkg)/492 | Common SystemVerilog package used by all RoaLogic IP with AMBA AHB3-Lite interfaces |
| 15 | 4 | 0 | 4 years ago | [radio_modulation](https://github.com/da-steve101/radio_modulation)/493 | Classify modulation of signals |
| 15 | 4 | 1 | 4 years ago | [Synchronous-FIFO-UVM-TB](https://github.com/Anjali-287/Synchronous-FIFO-UVM-TB)/494 | UVM Testbench for synchronus fifo |
| 15 | 5 | 0 | 26 days ago | [vhdl2verilog](https://github.com/PacoReinaCampo/vhdl2verilog)/495 | Hardware Description Language Translator |
| 15 | 1 | 0 | 3 years ago | [jarvisuk](https://github.com/shady831213/jarvisuk)/496 | Just A Really Very Impressive Systemverilog UVM Kit |
| 15 | 9 | 0 | 5 years ago | [R2FFT](https://github.com/yoonisi/R2FFT)/497 | R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC. |
| 15 | 5 | 0 | 1 year, 8 months ago | [gpu](https://github.com/nockieboy/gpu)/498 | Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer. |
| 15 | 3 | 0 | 4 years ago | [AxiCores](https://github.com/Cognoscan/AxiCores)/499 | AXI4-Compatible Verilog Cores, along with some helper modules. |
| 15 | 5 | 2 | 2 years ago | [riscv](https://github.com/QmppmQ/riscv)/500 | None |
| 15 | 3 | 1 | 2 years ago | [FINN_MatrixVector_RTL](https://github.com/asadalam/FINN_MatrixVector_RTL)/501 | Repository for work on on Xilinx's matrix vector activation unit's RTL implementation. Documentation available at: https://asadalam.github.io/FINN_MatrixVector_RTL/ |
| 15 | 2 | 0 | 2 years ago | [tinylabs-cores](https://github.com/tinylabs/tinylabs-cores)/502 | Fusesoc compatible rtl cores |
| 15 | 1 | 0 | 1 year, 9 days ago | [cod22-grp64](https://github.com/c7w/cod22-grp64)/503 | >>> 异常中断 + 虚存页表 + 分支预测 + TLB + Cache + Flash + VGA + uCore |
| 15 | 0 | 0 | 2 years ago | [sne](https://github.com/pulp-platform/sne)/504 | None |
| 15 | 4 | 0 | 3 years ago | [AMBA_APB](https://github.com/kumarrishav14/AMBA_APB)/505 | To design test bench of the APB protocol |
| 15 | 1 | 0 | 9 months ago | [usb_pd_monitor](https://github.com/charkster/usb_pd_monitor)/506 | USB PD cc pin monitor implemented in a Tang Nano 9K FPGA. |
| 15 | 1 | 0 | 2 years ago | [uvm-mcdf](https://github.com/KafCoppelia/uvm-mcdf)/507 | Mirror of william_william/uvm-mcdf on Gitee |
| 15 | 4 | 0 | 7 years ago | [sms](https://github.com/celesteneary/sms)/508 | Sega Master System in SystemVerilog |
| 15 | 8 | 0 | 7 months ago | [ARM-Lab](https://github.com/BaylorComputerEngineering/ARM-Lab)/509 | ELC 3338 ARM lab files for students |
| 15 | 2 | 0 | 6 years ago | [A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM](https://github.com/alice820621/A-UVM-verification-for-DAC-and-ADC-model-with-APB-BFM)/510 | A UVM verification with a APB BFM (Bus functional model), connected to two write-only DAC and two read-only ADC slaves. The sequence generates addresses and allows the driver to tell the BFM which slave to choose. Subsequently four monitors and scoreboards record each slave’s test results. |
| 15 | 6 | 26 | 3 days ago | [yoYoLint](https://github.com/AsFigo/yoYoLint)/511 | SystemVerilog RTL Linter for YoSys |
| 14 | 5 | 5 | 8 months ago | [Helios_scalable_QEC](https://github.com/NamiLiy/Helios_scalable_QEC)/512 | FPGA implementation of distributed union find algorithm |
| 14 | 1 | 0 | 6 years ago | [AXI_Verification](https://github.com/muguang123/AXI_Verification)/513 | Verification AXI-4 bus standard using UVM and System Verilog |
| 14 | 4 | 0 | 4 years ago | [UVM_Python_UVMC](https://github.com/JoseIuri/UVM_Python_UVMC)/514 | This repository contains an example of the connection between an UVM Testbench and a Python reference model using UVM Connect from Mentor®. |
| 14 | 1 | 0 | 1 year, 2 months ago | [simcommand](https://github.com/euphoric-hardware/simcommand)/515 | SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest. |
| 14 | 9 | 0 | 1 year, 2 months ago | [resnet_fpga](https://github.com/nikulshr/resnet_fpga)/516 | UCSD CSE 237D Spring '20 Course Project |
| 14 | 5 | 0 | 9 years ago | [constraintlayering](https://github.com/tenthousandfailures/constraintlayering)/517 | SystemVerilog Constraint Layering via Reusable Randomization Policy Classes Examples |
| 14 | 0 | 0 | 2 years ago | [sata-sniffer](https://github.com/azonenberg/sata-sniffer)/518 | SATA sniffing |
| 14 | 4 | 0 | 6 years ago | [zero-riscy](https://github.com/tom01h/zero-riscy)/519 | zero-riscy CPU Core |
| 14 | 0 | 0 | 4 months ago | [SVK-AMBA-VIP](https://github.com/JakodYuan/SVK-AMBA-VIP)/520 | Simple AMBA VIP, Include axi/ahb/apb |
| 14 | 3 | 0 | 2 years ago | [systemverilog_design_pattern](https://github.com/holdenQWER/systemverilog_design_pattern)/521 | The source code of blog |
| 14 | 0 | 5 | 3 months ago | [CedarSim.jl](https://github.com/CedarEDA/CedarSim.jl)/522 | Analog Circuit Simulator |
| 14 | 2 | 0 | 4 years ago | [andes-vector-riscv-dv](https://github.com/chad-q/andes-vector-riscv-dv)/523 | Andes Vector Extension support added to riscv-dv |
| 14 | 0 | 0 | 3 months ago | [wired](https://github.com/gmlayer0/wired)/524 | Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor. |
| 14 | 3 | 0 | 6 years ago | [FFT](https://github.com/nelsoncsc/FFT)/525 | Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm |
| 14 | 8 | 0 | 2 years ago | [vck190-base-trd](https://github.com/Xilinx/vck190-base-trd)/526 | None |
| 14 | 3 | 0 | 3 months ago | [topaz](https://github.com/mxg/topaz)/527 | None |
| 14 | 9 | 1 | 4 years ago | [UVM_UART_Example](https://github.com/WeiChungWu/UVM_UART_Example)/528 | An UVM example of UART |
| 14 | 3 | 0 | 3 months ago | [wifi_legacy](https://github.com/Shocka-Zulu/wifi_legacy)/529 | None |
| 14 | 3 | 0 | 3 days ago | [hazardflow](https://github.com/kaist-cp/hazardflow)/530 | HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK! |
| 14 | 6 | 0 | 3 years ago | [PS-GPU](https://github.com/Laxer3a/PS-GPU)/531 | GPU Re-Implementation for PS1 Game Console. |
| 14 | 1 | 0 | 1 year, 2 months ago | [MSD-FCCM23](https://github.com/CASR-HKU/MSD-FCCM23)/532 | Open-source of MSD framework |
| 14 | 6 | 0 | 3 months ago | [FIFOs](https://github.com/iammituraj/FIFOs)/533 | Register-based and RAM-based FIFOs designed in Verilog/System Verilog. |
| 14 | 9 | 0 | 7 years ago | [AES-Processor](https://github.com/kinap/AES-Processor)/534 | AES crypto engine written in System Verilog and emulated on the Mentor Veloce. First place winner of Mentor Graphics Need For Speed Emulation Competition 2016. |
| 14 | 7 | 3 | 4 months ago | [i3c_avip](https://github.com/mbits-mirafra/i3c_avip)/535 | Verification IP project for I3C protocol  |
| 14 | 11 | 0 | 16 days ago | [synth_school_verif_tasks](https://github.com/serge0699/synth_school_verif_tasks)/536 | Репозиторий заданий и примеров направления функциональной верификации Школы синтеза цифровых схем  |
| 14 | 1 | 0 | 2 years ago | [uvm_modem](https://github.com/vlotnik/uvm_modem)/537 | UVM components for DSP tasks (MODulation/DEModulation) |
| 14 | 1 | 0 | 1 year, 3 months ago | [RISC-V_Microprogrammed](https://github.com/AliLRS/RISC-V_Microprogrammed)/538 | None |
| 14 | 9 | 0 | 2 years ago | [apb_avip](https://github.com/mbits-mirafra/apb_avip)/539 | None |
| 14 | 6 | 1 | 21 hours ago | [verilator-verification-features-tests](https://github.com/antmicro/verilator-verification-features-tests)/540 | None |
| 14 | 7 | 0 | 4 years ago | [pulpino_soc_uvm_testbench](https://github.com/muneebullashariff/pulpino_soc_uvm_testbench)/541 | UVM testbench for verifying the Pulpino SoC   |
| 14 | 4 | 0 | 3 years ago | [bster](https://github.com/dpretet/bster)/542 | Implementation of a binary search tree algorithm in a FPGA/ASIC IP |
| 14 | 3 | 1 | 7 months ago | [BBQ](https://github.com/cmu-snap/BBQ)/543 | Artifacts for the "BBQ: A Fast and Scalable Integer Priority Queue for Hardware Packet Scheduling" paper that appears in NSDI '24. |
| 14 | 11 | 0 | 7 years ago | [gpio_agent](https://github.com/imokanj/gpio_agent)/544 | General Purpose I/O agent written in UVM |
| 14 | 3 | 0 | 6 years ago | [WbXbc](https://github.com/hotwolf/WbXbc)/545 | HDL components to build a customized Wishbone crossbar switch  |
| 13 | 5 | 0 | 6 months ago | [apb4_mux](https://github.com/RoaLogic/apb4_mux)/546 | APB4 Multiplexor |
| 13 | 8 | 1 | 5 years ago | [wb2axi](https://github.com/wallento/wb2axi)/547 | Wishbone to ARM AMBA 4 AXI |
| 13 | 3 | 0 | 2 years ago | [dpll](https://github.com/jsloan256/dpll)/548 | A simple SystemVerilog digital phase-locked loop based (roughly) on TI's SDLA005B application note. The design includes a SystemVerilog testbench demonstrating a full generator, driver, monitor, and scoreboard testbench environment. |
| 13 | 1 | 1 | 3 years ago | [HDR-Imaging-with-FPGA](https://github.com/ChienKaiMa/HDR-Imaging-with-FPGA)/549 | High Dynamic Range imaging with Altera DE2-115. |
| 13 | 2 | 0 | 2 years ago | [ne16](https://github.com/pulp-platform/ne16)/550 | Neural Engine, 16 input channels |
| 13 | 5 | 1 | 4 months ago | [ofs-agx7-pcie-attach](https://github.com/OFS/ofs-agx7-pcie-attach)/551 | None |
| 13 | 2 | 0 | 2 years ago | [falco](https://github.com/eisl-nctu/falco)/552 | A 32-bit out-of-order RISC-V superscalar for Xilinx FPGAs. |
| 13 | 5 | 0 | 5 years ago | [rv32cpu](https://github.com/bwitherspoon/rv32cpu)/553 | A RISC-V processor |
| 13 | 5 | 0 | 4 years ago | [SpikingNeuralNet](https://github.com/nikitabuzov/SpikingNeuralNet)/554 | Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons |
| 13 | 2 | 2 | 8 years ago | [nand2tetris_fpga](https://github.com/theapi/nand2tetris_fpga)/555 | nand2tetris on an fpga |
| 13 | 6 | 0 | 3 months ago | [skid_buffer](https://github.com/iammituraj/skid_buffer)/556 | Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog. |
| 13 | 2 | 0 | 9 years ago | [USB-Host](https://github.com/kkudrolli/USB-Host)/557 | Contains the System Verilog description for a simplified USB host that implements the transaction, data-link, and physical layers of the bus. |
| 13 | 4 | 0 | 4 years ago | [YasaUvk](https://github.com/zhajio1988/YasaUvk)/558 | :bug:UVM verification kits which uses YASA as simulation script |
| 13 | 6 | 0 | 4 months ago | [Design-and-UVM-TB-of-RISC-V-Microprocessor](https://github.com/Youssefmdany/Design-and-UVM-TB-of-RISC-V-Microprocessor)/559 | Design and UVM-TB of RISC -V Microprocessor |
| 13 | 0 | 0 | 13 days ago | [computer-msx](https://github.com/opengateware/computer-msx)/560 | MSX Compatible Gateware IP Core |
| 13 | 5 | 20 | 4 days ago | [fpga_mafia](https://github.com/FPGA-MAFIA/fpga_mafia)/561 | Designing a Multi-Agent Fabric Integration Architecture to run on de10-lite FPGA.  |
| 13 | 1 | 0 | 4 years ago | [DE10-GPU](https://github.com/Quaker762/DE10-GPU)/562 | GPU for OENG1167 in Verilog HDL for DE10 series boards |
| 13 | 1 | 5 | 5 years ago | [verilog-c](https://github.com/rajdeep87/verilog-c)/563 | ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.   |
| 13 | 2 | 10 | 14 days ago | [dekatronpc](https://github.com/radiolok/dekatronpc)/564 | DekatronPC - vacuum tube and cold-cathode tube based computer |
| 13 | 2 | 0 | 2 years ago | [KFPC-XT](https://github.com/kitune-san/KFPC-XT)/565 | XT-like PC written in SystemVerilog  |
| 13 | 2 | 0 | 3 months ago | [BOOMCore](https://github.com/Tanggling/BOOMCore)/566 | This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dual-emission architecture. |
| 13 | 0 | 0 | 2 years ago | [AXI2APB-Bridge-Design-and-Verification](https://github.com/mahmutefil/AXI2APB-Bridge-Design-and-Verification)/567 | In this repository, the RTL design and verification of the axi2apb bridge communication protocol are realized. In this system, the preferred AXI bus will be axi4-lite and the APB bus will be APB3. You can find the more detailed information about the bridge protocol by looking at the AXI to APB Bridge LogiCORE IP Product Guide.  |
| 13 | 1 | 0 | 3 years ago | [SNN-FPGA-Implementation](https://github.com/oshears/SNN-FPGA-Implementation)/568 | None |
| 13 | 3 | 0 | 5 years ago | [ahb_lite_bus](https://github.com/aignacio/ahb_lite_bus)/569 | AHB Bus lite v3.0 |
| 13 | 1 | 5 | 6 months ago | [arcade-irem_m92](https://github.com/opengateware/arcade-irem_m92)/570 | Irem M92 Arcade Compatible Gateware IP Core |
| 13 | 3 | 0 | 3 years ago | [FIFO_SystemVerilog_Assertion](https://github.com/avashist003/FIFO_SystemVerilog_Assertion)/571 | Synchronous FIFO design & verification using systemVerilog Assertions |
| 13 | 8 | 15 | 1 year, 10 months ago | [UVMF](https://github.com/muneeb-mbytes/UVMF)/572 | None |
| 13 | 1 | 0 | 9 months ago | [Digital-Circuits-and-Systems](https://github.com/krz-max/Digital-Circuits-and-Systems)/573 | [NYCU 2021 Spring] Digital Circuits and Systems |
| 13 | 1 | 0 | 2 years ago | [RISCV-CPU](https://github.com/Weierstras-s/RISCV-CPU)/574 | None |
| 13 | 0 | 0 | 4 months ago | [spiking-neural-networks-hardware](https://github.com/NikhilMukraj/spiking-neural-networks-hardware)/575 | An FPGA design for simulating biological neurons |
| 13 | 12 | 0 | 6 years ago | [DecisionTrees](https://github.com/fpgasystems/DecisionTrees)/576 | Decision Trees Inference |
| 13 | 4 | 0 | 1 year, 1 month ago | [SH](https://github.com/srg320/SH)/577 | None |
| 13 | 6 | 0 | 6 years ago | [apb_vip](https://github.com/asveske/apb_vip)/578 | APB VIP (UVM) |
| 13 | 0 | 0 | 20 hours ago | [rv64core](https://github.com/dsheffie/rv64core)/579 | None |
| 12 | 2 | 7 | 3 years ago | [reflection](https://github.com/tudortimi/reflection)/580 | Reflection API for SystemVerilog |
| 12 | 6 | 5 | 1 year, 3 months ago | [MathLib](https://github.com/AsFigo/MathLib)/581 | MathLib DAC 2023 version |
| 12 | 1 | 0 | 1 year, 2 months ago | [FPGA-Mandelbrot](https://github.com/Rain92/FPGA-Mandelbrot)/582 | A fast, parametrized Mandelbrot generator written in SystemVerilog. |
| 12 | 0 | 0 | 1 year, 2 days ago | [AGNA-FCCM2023](https://github.com/CASR-HKU/AGNA-FCCM2023)/583 | None |
| 12 | 1 | 0 | 5 years ago | [crc_calc](https://github.com/hellgate202/crc_calc)/584 | Simple and effective parallel CRC calculator written in synthesizable SystemVerilog |
| 12 | 4 | 1 | 2 years ago | [Spiking-Neural-Network-Accelerator-EE552-project](https://github.com/zwhexplorer/Spiking-Neural-Network-Accelerator-EE552-project)/585 | Spiking Neural Network Accelerator |
| 12 | 1 | 0 | 1 year, 2 months ago | [fpga_dsp](https://github.com/ghz-ws/fpga_dsp)/586 | DSP by FPGA |
| 12 | 4 | 0 | 6 years ago | [regModel](https://github.com/briandong/regModel)/587 | This script builds the UVM register model, based on pre-defined address map in markdown (mk) style |
| 12 | 1 | 0 | 1 year, 4 months ago | [tinyvers](https://github.com/KULeuven-MICAS/tinyvers)/588 | TinyVers Heterogeneous SoC consists of a reconfigurable FlexML accelerator, a RISC-V processor, an eMRAM and a power management system. |
| 12 | 2 | 1 | 3 years ago | [FPGA-Oscilloscope](https://github.com/Hong-Ming/FPGA-Oscilloscope)/589 | Building a simple oscilloscope using FPGA board and PCB. |
| 12 | 6 | 0 | 26 days ago | [MPSoC-DMA](https://github.com/PacoReinaCampo/MPSoC-DMA)/590 | Direct Access Memory for MPSoC |
| 12 | 1 | 0 | 5 years ago | [fpga-filter-implementation](https://github.com/nmikstas/fpga-filter-implementation)/591 | FIR and LMS filter implementations in FPGAs |
| 12 | 3 | 1 | 22 hours ago | [RTL_Designs](https://github.com/Tooba12322/RTL_Designs)/592 | None |
| 12 | 5 | 1 | 6 years ago | [Serial-Multiplier](https://github.com/flasonil/Serial-Multiplier)/593 | 16 bit serial multiplier in SystemVerilog |
| 12 | 9 | 0 | 7 years ago | [Implementation-of-AMBA-AXI3-protocol](https://github.com/HunterBitos/Implementation-of-AMBA-AXI3-protocol)/594 | Design and verify the AMBA AXI protocol with single master-slave from scratch in System Verilog. Debugging the design using both a System Verilog simulator and the Mentor Graphics Veloce hardware emulator. |
| 12 | 0 | 0 | 4 years ago | [fpga-blit](https://github.com/aiju/fpga-blit)/595 | FPGA implementation of the Blit terminal |
| 12 | 1 | 0 | 9 months ago | [15DaysofUVM](https://github.com/Artityagi123456789/15DaysofUVM)/596 | None |
| 12 | 11 | 7 | 4 months ago | [hci](https://github.com/pulp-platform/hci)/597 | Heterogeneous Cluster Interconnect to bind special-purpose HW accelerators with general-purpose cluster cores |
| 12 | 4 | 1 | 21 days ago | [ITA](https://github.com/pulp-platform/ITA)/598 | None |
| 12 | 4 | 3 | 3 years ago | [DPU-TRD-ZCU104](https://github.com/luunguyen97/DPU-TRD-ZCU104)/599 | None |
| 12 | 10 | 2 | 1 year, 6 months ago | [apb](https://github.com/pulp-platform/apb)/600 | APB Logic |
| 12 | 7 | 1 | 1 year, 7 months ago | [asfigo_sva_verilator](https://github.com/svenka3/asfigo_sva_verilator)/601 | Public repository to host our Checker IP written in SVA that is ported to run on open-source Verilator.  |
| 12 | 3 | 1 | 1 year, 2 months ago | [rp32](https://github.com/jeras/rp32)/602 | RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle). |
| 12 | 20 | 0 | 5 years ago | [Simple_UVM](https://github.com/JoseIuri/Simple_UVM)/603 | Implements a simple UVM based testbench for a simple memory DUT. |
| 12 | 5 | 1 | 5 years ago | [pulpissimo-zcu102](https://github.com/cmcmicrosystems/pulpissimo-zcu102)/604 | Implementation of a 32-bit single core risc-v platfrom  for Xilinx zcu102 board |
| 12 | 6 | 0 | 7 years ago | [clk_rst_agent](https://github.com/imokanj/clk_rst_agent)/605 | UVM Clock and Reset Agent |
| 12 | 9 | 0 | 3 years ago | [sv-digital-design](https://github.com/fcayci/sv-digital-design)/606 | SystemVerilog examples for a digital design course |
| 12 | 3 | 0 | 5 years ago | [pic16f-antastic](https://github.com/kiwih/pic16f-antastic)/607 | A synthesizable picmicro-midrange clone for FPGAs |
| 12 | 4 | 1 | 9 months ago | [PeakRDL-verilog](https://github.com/hughjackson/PeakRDL-verilog)/608 | Generate verilog register file from systemRDL description |
| 12 | 2 | 0 | 3 months ago | [MX-for-FPGA](https://github.com/ebby-s/MX-for-FPGA)/609 | Implementation of Microscaling data formats in SystemVerilog. |
| 12 | 1 | 0 | 1 year, 7 days ago | [SystemVerilog-Tutorials](https://github.com/muhammedkocaoglu/SystemVerilog-Tutorials)/610 | SystemVerilog derslerinde yazdığım kodları içermektedir. |
| 12 | 1 | 0 | 3 years ago | [RISC-V-core](https://github.com/yoshi-ki/RISC-V-core)/611 | None |
| 12 | 5 | 2 | 2 years ago | [UVM_AXI4-Stream](https://github.com/makararasi/UVM_AXI4-Stream)/612 | None |
| 12 | 3 | 0 | 9 years ago | [Func_Verif_MMU_Code_Source](https://github.com/GuiZhaoCodeSource/Func_Verif_MMU_Code_Source)/613 | Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache |
| 12 | 5 | 0 | 1 year, 1 month ago | [VerilogPolarCodes](https://github.com/j1s1e1/VerilogPolarCodes)/614 | Polar coding, decoding, and testing |
| 12 | 7 | 3 | 5 years ago | [Verification-of-APB-Protocol-using-UVM](https://github.com/gokulbalagopal/Verification-of-APB-Protocol-using-UVM)/615 | Built a test environment using UVM Methodology to verify APB Protocol. |
| 12 | 3 | 0 | a month ago | [vpi](https://github.com/tudortimi/vpi)/616 | SystemVerilog wrapper over the Verilog Programming Interface (VPI) |
| 12 | 2 | 0 | 26 days ago | [MPSoC-NTM](https://github.com/PacoReinaCampo/MPSoC-NTM)/617 | Neural Turing Machine for a Multi-Processor System on Chip verified with UVM/OSVVM/FV |
| 12 | 5 | 0 | 1 year, 7 months ago | [procyon](https://github.com/0ctobyte/procyon)/618 | Procyon is the brightest star in the constellation of Canis Minor. But it's also the name of my RISC-V out-of-order processor. |
| 12 | 7 | 0 | 5 years ago | [ROUTER-1-3](https://github.com/kumarswamy12/ROUTER-1-3)/619 | verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL |
| 12 | 7 | 0 | 5 months ago | [Async_FIFO](https://github.com/Verdvana/Async_FIFO)/620 | 位宽和深度可定制的异步FIFO |
| 12 | 4 | 0 | 3 days ago | [esnet-fpga-library](https://github.com/esnet/esnet-fpga-library)/621 | ESnet general-purpose FPGA design library. |
| 12 | 16 | 3 | 1 year, 6 months ago | [adv_dbg_if](https://github.com/pulp-platform/adv_dbg_if)/622 | Advanced Debug Interface |
| 11 | 9 | 0 | 1 year, 7 days ago | [gnn-acceleration-framework-with-FPGA](https://github.com/I-Doctor/gnn-acceleration-framework-with-FPGA)/623 | including compiler to encode DGL GNN model to instructions, runtime software to transfer data and control the accelerator, and hardware verilog code that can be implemented on FPGA |
| 11 | 5 | 0 | 4 months ago | [tvip-common](https://github.com/taichi-ishitani/tvip-common)/624 | None |
| 11 | 0 | 0 | 3 years ago | [RISC-V-SoC-Design](https://github.com/nietzhuang/RISC-V-SoC-Design)/625 | Single RISC-V CPU attached on AMBA AHB with Instruction and Data memories. |
| 11 | 2 | 0 | 1 year, 9 months ago | [sim_3do](https://github.com/ElectronAsh/sim_3do)/626 | Verilator / Imgui sim for 3DO FPGA core attempt |
| 11 | 1 | 0 | 1 year, 1 month ago | [methane](https://github.com/enkerewpo/methane)/627 | A polyphonic synthesizer built on fpga and esp32 |
| 11 | 0 | 3 | 2 years ago | [waveform-generator](https://github.com/semify-eda/waveform-generator)/628 | Waveform Generator |
| 11 | 9 | 0 | 6 months ago | [apb4_gpio](https://github.com/RoaLogic/apb4_gpio)/629 | General Purpose IO with APB4 interface |
| 11 | 1 | 0 | 5 months ago | [nscscc2023](https://github.com/rand-fly/nscscc2023)/630 | None |
| 11 | 1 | 0 | 3 years ago | [I2C_UVM_APB](https://github.com/Harshil1995/I2C_UVM_APB)/631 | Formulated testbench using System Verilog and UVM and verified I2C bus controller with APB interface |
| 11 | 1 | 0 | 5 years ago | [loac-tirinhas](https://github.com/GustavoDinizMonteiro/loac-tirinhas)/632 | None |
| 11 | 22 | 3 | 4 years ago | [apb_timer](https://github.com/pulp-platform/apb_timer)/633 | APB Timer Unit |
| 11 | 7 | 0 | 6 months ago | [ahb3lite_timer](https://github.com/RoaLogic/ahb3lite_timer)/634 | RISC-V compliant Timer IP |
| 11 | 2 | 0 | 4 years ago | [Correlator](https://github.com/Jefferson-Lopes/Correlator)/635 | Autocorrelation and cross-correlation signal  |
| 11 | 5 | 0 | 2 years ago | [BTHOWeN](https://github.com/ZSusskind/BTHOWeN)/636 | Code to accompany "Weightless Neural Networks for Efficient Edge Inference", PACT 2022 |
| 11 | 1 | 0 | 8 years ago | [Ethernet_switch_verification](https://github.com/rakeshgehalot/Ethernet_switch_verification)/637 | Verification of Ethernet Switch System Verilog |
| 11 | 1 | 1 | 1 year, 8 months ago | [6th-AI-Edge-Contest](https://github.com/shin-yamashita/6th-AI-Edge-Contest)/638 | RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds. |
| 11 | 1 | 2 | 3 months ago | [RayVLite](https://github.com/ProjectLOREM/RayVLite)/639 | RayV Lite LFI & LLSI project support files. |
| 11 | 0 | 0 | 2 years ago | [CDIM-SoC](https://github.com/cyyself/CDIM-SoC)/640 | SoC for CQU Dual Issue Machine |
| 11 | 4 | 1 | 5 months ago | [ELAU](https://github.com/pulp-platform/ELAU)/641 | None |
| 11 | 3 | 0 | 1 year, 7 days ago | [apb_uvc_verilator](https://github.com/AsFigo/apb_uvc_verilator)/642 | APB UVC ported to Verilator |
| 11 | 1 | 0 | 5 years ago | [NN_Network_On_Chip](https://github.com/eanchlia/NN_Network_On_Chip)/643 | Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to interface four instances of neural engine with AHB bus to create NOC. |
| 11 | 1 | 0 | 2 years ago | [fpga_cnn](https://github.com/liuch00/fpga_cnn)/644 | 基于FPGA的CNN图像分类系统 |
| 11 | 7 | 0 | 3 years ago | [cpubook-code](https://github.com/amane-uehara/cpubook-code)/645 | 書籍「作ろう！CPU」のサンプルコード |
| 11 | 2 | 1 | 2 years ago | [TerraCresta](https://github.com/va7deo/TerraCresta)/646 | Nichibutsu Terra Cresta for MiSTerFPGA |
| 11 | 3 | 0 | 1 year, 11 months ago | [Universal_Verification_Methodology](https://github.com/Psichico/Universal_Verification_Methodology)/647 | None |
| 11 | 1 | 1 | 8 years ago | [nasti-ddrx-mc](https://github.com/diadatp/nasti-ddrx-mc)/648 | NASTI slave compliant DDRx memory controller. |
| 11 | 4 | 0 | 4 years ago | [Hastlayer-Hardware-Framework---Catapult](https://github.com/Lombiq/Hastlayer-Hardware-Framework---Catapult)/649 | Hardware-side component of Hastlayer for Microsoft Project Catapult FPGAs. See https://hastlayer.com for details. |
| 11 | 14 | 2 | 7 years ago | [apb_uart_sv](https://github.com/pulp-platform/apb_uart_sv)/650 | None |
| 11 | 19 | 9 | 4 days ago | [testbenches](https://github.com/analogdevicesinc/testbenches)/651 | Testbenches for HDL projects |
| 11 | 1 | 0 | 4 years ago | [wiphy](https://github.com/bwitherspoon/wiphy)/652 | Software-defined radio (SDR) IEEE 802.11 baseband in SystemVerilog |
| 11 | 9 | 0 | 6 years ago | [Tri-Mode-Ethernet-MAC-10-100-1000-](https://github.com/jomonkjoy/Tri-Mode-Ethernet-MAC-10-100-1000-)/653 | Ethernet-MAC System verilog |
| 11 | 1 | 0 | 6 years ago | [BPSKModem](https://github.com/stephanosio/BPSKModem)/654 | Binary Phase Shift Keying (BPSK) Modem |
| 11 | 2 | 0 | 3 days ago | [rggen-sv-rtl](https://github.com/rggen/rggen-sv-rtl)/655 | Common SystemVerilog RTL modules for RgGen |
| 11 | 4 | 1 | 5 years ago | [NaplesPU](https://github.com/AlessandroCilardo/NaplesPU)/656 | The official NaplesPU hardware code repository |
| 11 | 4 | 0 | 8 years ago | [UVM-Verification-Testbench-For-FIFO](https://github.com/rdou/UVM-Verification-Testbench-For-FIFO)/657 | A complete UVM verification testbench for FIFO |
| 11 | 10 | 0 | 2 years ago | [iob-interconnect](https://github.com/IObundle/iob-interconnect)/658 | handle bus interconnection |
| 11 | 5 | 0 | 9 years ago | [cagt](https://github.com/amiq-consulting/cagt)/659 | Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast an UVM based agent for any protocol. |
| 11 | 3 | 0 | 3 years ago | [meduram](https://github.com/dpretet/meduram)/660 | Multi-port BRAM IP for ASIC and FPGA |
| 11 | 0 | 0 | 5 years ago | [configgpgpu](https://github.com/gjlies/configgpgpu)/661 | A configurable general purpose graphics processing unit for  |
| 11 | 10 | 2 | 4 years ago | [hier-icache](https://github.com/pulp-platform/hier-icache)/662 | None |
| 11 | 0 | 0 | 10 months ago | [Encoder_JPEG](https://github.com/BigPig-Bro/Encoder_JPEG)/663 | 在FPGA端实现JPEG编码（开发中…… |
| 11 | 15 | 3 | 5 months ago | [cluster_interconnect](https://github.com/pulp-platform/cluster_interconnect)/664 | None |
| 11 | 1 | 1 | 2 years ago | [cherrycore](https://github.com/evanmays/cherrycore)/665 | AI Training Chip |
| 11 | 1 | 0 | 9 months ago | [2D-Systolic-Array-Multiplier](https://github.com/tms4517/2D-Systolic-Array-Multiplier)/666 | 2D Systolic Array Multiplier |
| 10 | 0 | 1 | 4 years ago | [leg](https://github.com/Matt8898/leg)/667 | None |
| 10 | 1 | 0 | 3 years ago | [Ria](https://github.com/UMJI-VE450-21SU/Ria)/668 | UM-SJTU JI VE450 2021 Summer Capstone Design Project |
| 10 | 5 | 0 | 4 years ago | [UVM-example](https://github.com/chenyangbing/UVM-example)/669 | UVM  |
| 10 | 1 | 0 | 2 years ago | [mips-cpu](https://github.com/kang-0909/mips-cpu)/670 | MIPS CPU in verilog |
| 10 | 3 | 0 | 4 years ago | [image-processing](https://github.com/hdl-util/image-processing)/671 | SystemVerilog code for image processing tasks like demosaicing |
| 10 | 2 | 0 | 1 year, 2 months ago | [SVNES](https://github.com/zhiyb/SVNES)/672 | NES implementation using SystemVerilog (WIP) |
| 10 | 0 | 1 | 3 months ago | [Tiny_LeViT_Hardware_Accelerator](https://github.com/BoChen-Ye/Tiny_LeViT_Hardware_Accelerator)/673 | This is my hobby project with System Verilog to accelerate LeViT Network which contain CNN and Attention layer. |
| 10 | 0 | 0 | 3 months ago | [SUSTech_CS202_MineCPU](https://github.com/LunaQu4kez/SUSTech_CS202_MineCPU)/674 | SUSTech 2024 Spring CS202 Course Project RISC-V 5-Stage-Pipeline CPU |
| 10 | 2 | 22 | 8 hours ago | [bedrock-rtl](https://github.com/xlsynth/bedrock-rtl)/675 | High quality and composable base RTL libraries in Verilog |
| 10 | 1 | 0 | 2 years ago | [RiSC-16](https://github.com/Ashwin-Rajesh/RiSC-16)/676 | RiSC 16 is a simple 16 bit instruction set with 8 instructions and 3 instruction formats. This is an RTL implementation in verilog, instruction set simulator and a random instruction generator in system verilog and a rudimetary assembler in python |
| 10 | 4 | 0 | 5 years ago | [vdf-fpga-round1-results](https://github.com/supranational/vdf-fpga-round1-results)/677 | None |
| 10 | 2 | 0 | 1 year, 6 months ago | [pci-edu](https://github.com/JasonBrave/pci-edu)/678 | SystemVerilog implemention of QEMU PCI edu device |
| 10 | 2 | 0 | 5 years ago | [Matrix-MAC-Unit](https://github.com/AleksandarKostovic/Matrix-MAC-Unit)/679 | Matrix Multiply and Accumulate unit written in System Verilog |
| 10 | 1 | 0 | 5 years ago | [ARM-Single-Cycle-Processor](https://github.com/GeorgeSangillo/ARM-Single-Cycle-Processor)/680 | Design and simulate a simplified ARM single-cycle processor using SystemVerilog. |
| 10 | 4 | 18 | 19 days ago | [hippomenes](https://github.com/perlindgren/hippomenes)/681 | In love with Atalanta |
| 10 | 2 | 0 | 2 months ago | [verilog-ts-mode](https://github.com/gmlarumbe/verilog-ts-mode)/682 | Emacs Verilog Tree-sitter Major-mode |
| 10 | 3 | 0 | 8 years ago | [UVM-Verification-Testbench-For-SimpleBus](https://github.com/rdou/UVM-Verification-Testbench-For-SimpleBus)/683 | None |
| 10 | 1 | 0 | a month ago | [verilog-basic](https://github.com/OpenEDF/verilog-basic)/684 | learn the combinational and sequential logic circuit. |
| 10 | 2 | 0 | 1 year, 3 months ago | [fpga_screensaver](https://github.com/sifferman/fpga_screensaver)/685 | This project implements the VGA protocol and allows custom images to be displayed to the screen using the Sipeed Tang Nano FPGA dev board. |
| 10 | 1 | 1 | a month ago | [GettingVerilatorStartedWithUVM](https://github.com/MikeCovrado/GettingVerilatorStartedWithUVM)/686 | Simple UVM environment for experimenting with Verilator. |
| 10 | 5 | 0 | 26 days ago | [MPSoC-RISCV](https://github.com/PacoReinaCampo/MPSoC-RISCV)/687 | Multi-Processor System on Chip with RISCV-32 / RISCV-64 / RISCV-128 |
| 10 | 1 | 15 | 4 years ago | [DMA8237A_VERIF](https://github.com/srishis/DMA8237A_VERIF)/688 | Verification of DMA Controller for 8086 Microprocessor Systems using OO Test bench |
| 10 | 10 | 1 | 4 months ago | [realtek-wifi-bar-controller](https://github.com/yxlnqs/realtek-wifi-bar-controller)/689 | sounds ud idk  |
| 10 | 2 | 0 | 1 year, 9 months ago | [e32e](https://github.com/ecilasun/e32e)/690 | Latest in the line of the E32 processors with better/generic cache placement |
| 10 | 3 | 0 | 16 years ago | [i2c_master_slave_core](https://github.com/freecores/i2c_master_slave_core)/691 | I2C master/slave Core |
| 10 | 4 | 0 | 3 years ago | [UVM](https://github.com/XinlueLiu/UVM)/692 | Learn UVM by small projects |
| 10 | 4 | 0 | 8 years ago | [systemverilog](https://github.com/zstechly/systemverilog)/693 | System Verilog Presentation / example code I wrote to use as a template for future test benches |
| 10 | 0 | 0 | 6 years ago | [VLSI_Lab2](https://github.com/mediaic/VLSI_Lab2)/694 | RTL + Verfication + Synthesis + APR |
| 10 | 1 | 0 | 1 year, 1 month ago | [SV_Examples](https://github.com/jnestor/SV_Examples)/695 | SystemVerilog examples - common building blocks |
| 10 | 1 | 0 | 2 years ago | [RISC-V-vector-processor](https://github.com/Nikola2444/RISC-V-vector-processor)/696 | None |
| 10 | 1 | 0 | 3 months ago | [apb](https://github.com/iammituraj/apb)/697 | APB master and slave developed in RTL. |
| 10 | 3 | 5 | 11 years ago | [freecellera-uvm](https://github.com/Freecellera/freecellera-uvm)/698 | Freecellera fork of the Universal Verification Methodology (SystemVerilog verification library from Accellera.org) |
| 10 | 1 | 0 | 7 years ago | [uvm_starter](https://github.com/smartfoxdata/uvm_starter)/699 | uvm_starter is a simple template for starting uvm projects |
| 10 | 0 | 0 | 3 years ago | [tage-predictor](https://github.com/aaronshappell/tage-predictor)/700 | SystemVerilog implemention of the TAGE branch predictor |
| 10 | 2 | 0 | 3 years ago | [go.debug](https://github.com/semify-eda/go.debug)/701 | Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster |
| 10 | 4 | 0 | 7 years ago | [Last-Level-Cache-Simulator](https://github.com/vinodsake/Last-Level-Cache-Simulator)/702 | None |
| 10 | 1 | 3 | 9 months ago | [mapache64](https://github.com/ucsbieee/mapache64)/703 | Custom 6502 Video Game Console |
| 10 | 1 | 0 | 5 years ago | [ahb3lite_dma](https://github.com/vfinotti/ahb3lite_dma)/704 | DMA core compatible with AHB3-Lite  |
| 10 | 6 | 0 | 4 years ago | [System-Verilog-Practice](https://github.com/AbhishekTaur/System-Verilog-Practice)/705 | Repository for system verilog labs from cadence |
| 10 | 1 | 0 | 4 years ago | [yuu_clock](https://github.com/seabeam/yuu_clock)/706 | UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available |
| 10 | 3 | 8 | 1 year, 6 months ago | [rvc_asap](https://github.com/amichai-bd/rvc_asap)/707 | riscv-core-as-simple-as-passible |
| 10 | 0 | 0 | 2 years ago | [UART-Design-simulation-using-verilog](https://github.com/Srisrijakka1/UART-Design-simulation-using-verilog)/708 | None |
| 10 | 1 | 0 | 3 years ago | [config_policy_pattern](https://github.com/jmcneal/config_policy_pattern)/709 | Support code for DVCon 2021 paper submission |
| 10 | 2 | 0 | 7 years ago | [MAC_BFM](https://github.com/jchengX/MAC_BFM)/710 | wifi |
| 10 | 3 | 0 | 9 years ago | [jtag_vip_uvm](https://github.com/emmanouil-komninos/jtag_vip_uvm)/711 | None |
| 10 | 2 | 0 | 3 years ago | [riscv-processor](https://github.com/mmxsrup/riscv-processor)/712 | RV32I Single Cycle Processor (CPU) |
| 10 | 1 | 1 | 2 years ago | [FabricHDL](https://github.com/MinecraftMachina/FabricHDL)/713 | A Verilog synthesis flow for Minecraft redstone circuits |
| 10 | 1 | 0 | 3 years ago | [SE-VGA](https://github.com/techav-homebrew/SE-VGA)/714 | Mirror the Mac SE video over VGA |
| 10 | 14 | 4 | 3 months ago | [verif_elective_miet](https://github.com/serge0699/verif_elective_miet)/715 | Репозиторий факультатива по функциональной верификации НИУ МИЭТ |
| 9 | 4 | 0 | 5 years ago | [uvmBasics](https://github.com/adibis/uvmBasics)/716 | Basics of UVM via an APB slave |
| 9 | 1 | 0 | 3 years ago | [RNN_Accelerator](https://github.com/CPEN-391-TEAM-7/RNN_Accelerator)/717 | Verilog Code for RNN accelerator module/submodules |
| 9 | 3 | 0 | 3 years ago | [SRAM_UVM](https://github.com/kumarrishav14/SRAM_UVM)/718 | UVM Testbench for a SRAM |
| 9 | 3 | 0 | 7 years ago | [FP51_fast_core](https://github.com/PulseRain/FP51_fast_core)/719 | PulseRain FP51-1T MCU core |
| 9 | 4 | 3 | 1 year, 5 months ago | [gpio](https://github.com/pulp-platform/gpio)/720 | Parametric GPIO Peripheral  |
| 9 | 2 | 0 | 1 year, 3 months ago | [FlexRV32](https://github.com/andreili/FlexRV32)/721 | The second implementation of RISC-V architecture, step-by-step. |
| 9 | 1 | 0 | 7 years ago | [basic_uvmc_oct](https://github.com/nelsoncsc/basic_uvmc_oct)/722 | A simple UVM testbench using UVM Connect and Octave |
| 9 | 1 | 0 | 1 year, 7 months ago | [RISC-V-Single-Cycle-Processor](https://github.com/Fahad-Habib/RISC-V-Single-Cycle-Processor)/723 | Single Cycle Processor written in SystemVerilog for executing machine code of RISC-V ISA |
| 9 | 5 | 0 | 2 years ago | [spi_avip](https://github.com/mbits-mirafra/spi_avip)/724 | None |
| 9 | 1 | 3 | 3 months ago | [obi](https://github.com/pulp-platform/obi)/725 | OBI SystemVerilog synthesizable interconnect IPs for on-chip communication |
| 9 | 0 | 0 | 9 months ago | [boa-risc-v](https://github.com/robotman2412/boa-risc-v)/726 | My second attempt at a RISC-V CPU with learnings form my previous attempt. |
| 9 | 0 | 0 | a day ago | [digital-design-suite](https://github.com/talha1200/digital-design-suite)/727 | None |
| 9 | 2 | 0 | 3 years ago | [vga_interface](https://github.com/Rain92/vga_interface)/728 | None |
| 9 | 1 | 0 | 7 months ago | [-100dasofSystemVerilog](https://github.com/Artityagi123456789/-100dasofSystemVerilog)/729 | System Verilog using Functional Verification |
| 9 | 5 | 0 | 1 year, 1 month ago | [VerilogTurboCodeMaxProduct](https://github.com/j1s1e1/VerilogTurboCodeMaxProduct)/730 | Turbo coder and decoder |
| 9 | 1 | 0 | 5 years ago | [SystemVerilog-Assertions](https://github.com/chandanpalai/SystemVerilog-Assertions)/731 | Examples of assertions used in SystemVerilog. Made for udemy course by M. Ramdas |
| 9 | 6 | 0 | 3 years ago | [minimal-risc-v-cpu](https://github.com/Ludini1/minimal-risc-v-cpu)/732 | None |
| 9 | 1 | 2 | 11 months ago | [pulp-ethernet](https://github.com/pulp-platform/pulp-ethernet)/733 | None |
| 9 | 0 | 0 | 1 year, 9 months ago | [LeNet-Verilog-Simulate-FP16](https://github.com/SuperLiaoXH/LeNet-Verilog-Simulate-FP16)/734 | 目前在进行卷积神经网络的算子设计，该版本为基于LeNet网络的纯仿真版本 |
| 9 | 1 | 0 | 2 years ago | [EECS-470-FinalProject](https://github.com/wshenyi/EECS-470-FinalProject)/735 | A 2-Way Super-Scalar OoO RISC-V Core Based on Intel P6 Microarchitecture. |
| 9 | 1 | 0 | 4 years ago | [NUSADC](https://github.com/USCPOSH/NUSADC)/736 | Repository for ISSCC 2020 paper. |
| 9 | 4 | 0 | 8 years ago | [sva_traces](https://github.com/go2uvm/sva_traces)/737 | Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors |
| 9 | 3 | 0 | 27 days ago | [verilog_library](https://github.com/hyf6661669/verilog_library)/738 | HYF's high quality verilog codes |
| 9 | 2 | 0 | 2 years ago | [adsbenchmark](https://github.com/Infineon/adsbenchmark)/739 | Benchmark circuits for analog defect simulation including P2427 standard validation |
| 9 | 6 | 9 | 10 years ago | [NetEmulation](https://github.com/UCLONG/NetEmulation)/740 | Software Simulation and Hardware Synthesis of Electrical and Optical Interconnection Networks |
| 9 | 14 | 2 | 1 year, 9 months ago | [hwpe-mac-engine](https://github.com/pulp-platform/hwpe-mac-engine)/741 | An example Hardware Processing Engine |
| 9 | 0 | 0 | a month ago | [tcore-rv32imc](https://github.com/kerimturak/tcore-rv32imc)/742 | None |
| 9 | 0 | 0 | 1 year, 3 months ago | [EE405-Advanced-Digital-Systems-Design](https://github.com/stellagarden/EE405-Advanced-Digital-Systems-Design)/743 | Used FPGA board and System Verilog to design controller, DMA, pipelined SIMD processor, and GEMM accelerator |
| 9 | 8 | 1 | 21 days ago | [fpu_ss](https://github.com/pulp-platform/fpu_ss)/744 | CORE-V eXtension Interface compliant RISC-V [F|Zfinx] Coprocessor |
| 9 | 4 | 1 | 8 months ago | [ace](https://github.com/pulp-platform/ace)/745 | None |
| 9 | 5 | 1 | 2 years ago | [FIFO_UVM_Verification](https://github.com/ishfaqahmed29/FIFO_UVM_Verification)/746 | Synchronous FIFO Testbench  |
| 9 | 0 | 0 | 8 years ago | [stack](https://github.com/drom/stack)/747 | Stack machine blocks. |
| 9 | 13 | 1 | 9 months ago | [memory](https://github.com/RoaLogic/memory)/748 | Generic memory implementations |
| 9 | 2 | 0 | 3 years ago | [manila-ice](https://github.com/joshtyler/manila-ice)/749 | Lattice iCE HX4K Development Board |
| 9 | 2 | 0 | 3 years ago | [sgbm](https://github.com/tishi43/sgbm)/750 | implementation of opencv sgbm(disparity map extract) on FPGA |
| 9 | 6 | 0 | 6 years ago | [QCM](https://github.com/yeehui1988/QCM)/751 | Quantum Circuit Modelling Using State Vector and Heisenberg Representations |
| 9 | 5 | 0 | 6 months ago | [universal_jtag_tap](https://github.com/RoaLogic/universal_jtag_tap)/752 | Universal JTAG TAP Controller |
| 9 | 0 | 0 | 2 years ago | [rv5stage](https://github.com/monkey2000/rv5stage)/753 | My very first attempt on pipelined RV32I processor |
| 9 | 0 | 1 | 11 months ago | [CS202-CS214-Computer-Organization-Project](https://github.com/IskXCr/CS202-CS214-Computer-Organization-Project)/754 | SUSTech CS202/CS214 Computer Organization Project. Streams Bad Apple. |
| 9 | 1 | 0 | 24 days ago | [437_OoO](https://github.com/zlagpacan/437_OoO)/755 | None |
| 9 | 3 | 0 | 2 months ago | [dram_rtl_sim](https://github.com/pulp-platform/dram_rtl_sim)/756 | None |
| 9 | 1 | 0 | 2 years ago | [axi4_lib](https://github.com/hellgate202/axi4_lib)/757 | AXI4 Interface Library |
| 9 | 21 | 1 | 6 years ago | [apb_spi_master](https://github.com/pulp-platform/apb_spi_master)/758 | None |
| 9 | 0 | 0 | 1 year, 10 days ago | [PocketAlphaMission](https://github.com/RndMnkIII/PocketAlphaMission)/759 | SNK ASO/Alpha Mission gateware IP Core |
| 9 | 2 | 0 | 7 years ago | [axi4lite_gpio](https://github.com/smartfoxdata/axi4lite_gpio)/760 | General purpose IO port with AXI4-Lite interface |
| 9 | 2 | 0 | 4 years ago | [SV_I2S_RX_CORE](https://github.com/rubinsteina13/SV_I2S_RX_CORE)/761 | Synthesizable SystemVerilog IP-Core of the I2S Receiver |
| 9 | 3 | 2 | 3 years ago | [arm_watchdog](https://github.com/kumarrishav14/arm_watchdog)/762 | Verification IP for Watchdog |
| 9 | 1 | 0 | 1 year, 2 months ago | [AMBA](https://github.com/tom-urkin/AMBA)/763 | AHB-lite, AHB-APB bridge and extended APB side architecture in SystemVerilog |
| 9 | 1 | 4 | 3 days ago | [adams-bridge](https://github.com/chipsalliance/adams-bridge)/764 | Post-Quantum Cryptography IP Core (Crystals-Dilithium) |
| 9 | 6 | 0 | 5 years ago | [amba_sys_ip](https://github.com/mballance/amba_sys_ip)/765 | AMBA-protocol system IP |
| 9 | 3 | 13 | 6 years ago | [hardcloud](https://github.com/omphardcloud/hardcloud)/766 | FPGA as an OpenMP Offloading Device. |
| 9 | 1 | 0 | 2 years ago | [tbcm](https://github.com/taichi-ishitani/tbcm)/767 | Basic Common Modules |
| 9 | 3 | 0 | 10 years ago | [aes_decrypt_fpga](https://github.com/freecores/aes_decrypt_fpga)/768 | AES Decryption Core for FPGA |
| 9 | 3 | 2 | 1 year, 6 months ago | [sigasi_demos](https://github.com/sigasi/sigasi_demos)/769 | None |
| 9 | 9 | 0 | 10 years ago | [802.15.4](https://github.com/jkopanski/802.15.4)/770 | Medium Access Control layer of 802.15.4 |
| 9 | 3 | 0 | 2 years ago | [hdl_common](https://github.com/joshtyler/hdl_common)/771 | None |
| 9 | 1 | 0 | 5 years ago | [twn_generator](https://github.com/da-steve101/twn_generator)/772 | Generate an FPGA design for a TWN |
| 9 | 3 | 0 | 5 years ago | [wishbone](https://github.com/semahawk/wishbone)/773 | Trying to learn Wishbone by implementing few master/slave devices |
| 9 | 3 | 0 | 2 years ago | [JSON.sv](https://github.com/milestone12/JSON.sv)/774 | SystemVerilog package for reading, manipulating, and writing JSON-formatted data |
| 9 | 3 | 0 | 6 months ago | [CIMulator](https://github.com/adervay1/CIMulator)/775 | a Computing In Memory emULATOR framework |
| 9 | 2 | 1 | 1 year, 24 days ago | [sv_waveterm](https://github.com/PeterMonsson/sv_waveterm)/776 | None |
| 9 | 2 | 0 | 3 years ago | [pynq-audio](https://github.com/reed-foster/pynq-audio)/777 | RTL and python for using the ADAU1761 audio codec on the Pynq-Z2 board from TUL |
| 8 | 0 | 0 | 7 years ago | [LC3-Verification](https://github.com/kbbuch/LC3-Verification)/778 | Verification of a 5 stage LC3 pipelined CPU with System Verilog and Mentor Graphics ModelSim |
| 8 | 1 | 0 | 3 years ago | [MIPS-CPU](https://github.com/hakula139/MIPS-CPU)/779 | A MIPS processor with Cache and Advanced Branch Predictor written in SystemVerilog |
| 8 | 4 | 0 | 8 years ago | [GNSS-verilog-signal-simulator](https://github.com/iDoka/GNSS-verilog-signal-simulator)/780 | GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF) |
| 8 | 4 | 0 | 6 years ago | [alu_tb](https://github.com/adibis/alu_tb)/781 | Basic ALU testbench written in UVM for experiments |
| 8 | 3 | 1 | 6 months ago | [len5](https://github.com/vlsi-lab/len5)/782 | LEN5 is a configurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip. |
| 8 | 4 | 0 | 5 years ago | [Distributed-DecisionTrees](https://github.com/fpgasystems/Distributed-DecisionTrees)/783 | None |
| 8 | 5 | 0 | 2 years ago | [pulpino__spi_master__subsystem_verification](https://github.com/mbits-mirafra/pulpino__spi_master__subsystem_verification)/784 | None |
| 8 | 22 | 3 | 3 years ago | [rv_plic](https://github.com/lowRISC/rv_plic)/785 | Implementation of a RISC-V-compatible Platform Interrupt Controller (PLIC). DEPRECATED in favour of the OpenTitan PLIC: https://github.com/lowRISC/opentitan/tree/master/hw/ip/rv_plic |
| 8 | 4 | 0 | a month ago | [cpu-medium](https://github.com/taneroksuz/cpu-medium)/786 | 6-stage in-order dual-issue superscalar risc-v cpu with floating point unit |
| 8 | 0 | 2 | 28 days ago | [sar6502-sync](https://github.com/CompuSAR/sar6502-sync)/787 | A synchronous bus version of the cycle and bus accurate 6502 |
| 8 | 0 | 0 | 3 years ago | [pipeline](https://github.com/Menci/pipeline)/788 | Pipelined MIPS processor in Verilog |
| 8 | 2 | 0 | 5 years ago | [Documents_for_ic](https://github.com/zhouzaixin/Documents_for_ic)/789 | None |
| 8 | 1 | 0 | 4 years ago | [MLP-FeedForward-RTL-Acceleration](https://github.com/Mehdi0xC/MLP-FeedForward-RTL-Acceleration)/790 | Register Transfer Level Acceleration of FeedForward Propagation in 2-Layer Perceptron Networks (My B.Sc. Thesis, Phase 3/3) |
| 8 | 2 | 0 | 11 months ago | [Verilog_TCP](https://github.com/ZiyangYE/Verilog_TCP)/791 | Highly specialized TCP module. Simple and high-performance. No ARP support. |
| 8 | 8 | 6 | 1 year, 9 months ago | [ibex_super_system](https://github.com/GregAC/ibex_super_system)/792 | Ibex Super System is DEPRECATED, and has become the Ibex Demo System: https://github.com/lowRISC/ibex-demo-system which is maintained by lowRISC. |
| 8 | 1 | 0 | 3 years ago | [MultilevelTLB](https://github.com/NazerkeT/MultilevelTLB)/793 | Multilevel TLB implementation workspace for (CVA6) Ariane Core during summer GSoC'21 |
| 8 | 9 | 2 | 3 years ago | [keccak-verilog](https://github.com/jmoles/keccak-verilog)/794 | A Verilog (specifically, System Verilog) implementation of the not-yet-finalized SHA-3 winner, Keccak. |
| 8 | 4 | 1 | 6 years ago | [CDC_FIFO_Design](https://github.com/jomonkjoy/CDC_FIFO_Design)/795 | Multi-bit Synchronization across Clock Domains |
| 8 | 1 | 0 | a month ago | [SystemVerilog_UART](https://github.com/jswtyc/SystemVerilog_UART)/796 | The best rtl_uart in github! This is a UART design based on AXI Stream/Ready Vallid protocol. Support parameterized data bit width, clock frequency, baud rate, and parity check. |
| 8 | 0 | 0 | 5 months ago | [buptLab-digital_design](https://github.com/agicy/buptLab-digital_design)/797 | 北京邮电大学 2023-2024 春季学期《数字逻辑与数字系统课程设计》——电子钟、药片装瓶系统和贪吃蛇 |
| 8 | 1 | 0 | 5 years ago | [AHB_APB-Bridge](https://github.com/Shivanagender123/AHB_APB-Bridge)/798 | This is normal basic UVM testbench for AMBA Bridge AHB_APB |
| 8 | 0 | 0 | 3 years ago | [ECE385-Tank-World-on-FPGA](https://github.com/TaoHeyi/ECE385-Tank-World-on-FPGA)/799 | Repos for ECE385 final project |
| 8 | 4 | 0 | 3 years ago | [wav-d2d-hw](https://github.com/waviousllc/wav-d2d-hw)/800 | Wavious High Speed Die-to-die |
| 8 | 3 | 2 | 3 years ago | [vsdfpga](https://github.com/shivanishah269/vsdfpga)/801 | Implementation of Mixed Signal SoC (RISCV based Core + PLL) on FPGA |
| 8 | 1 | 16 | 2 years ago | [RV32I-MAF-project](https://github.com/ChrisShakkour/RV32I-MAF-project)/802 | Designinig a Pipeline in-order 5 stage RISC-V core RV32I-MAF |
| 8 | 2 | 0 | 2 years ago | [G76-Mini](https://github.com/mtabini/G76-Mini)/803 | An inexpensive VGA circuit designed specifically for homebrew 8-bit computers |
| 8 | 0 | 0 | 1 year, 3 months ago | [simple_loong_cpu](https://github.com/LainChip/simple_loong_cpu)/804 | simple version of Lain Core, loongarch32r cpu core |
| 8 | 1 | 0 | 2 years ago | [SystemVerilog-Codes](https://github.com/Hazem-ali/SystemVerilog-Codes)/805 | System Verilog codes with their testbench |
| 8 | 2 | 0 | 2 years ago | [ahb-tl-bridge](https://github.com/antmicro/ahb-tl-bridge)/806 | SystemVerilog implementation of the AHB to TileLink UL (Uncached Lightweight) bridge |
| 8 | 1 | 0 | 2 years ago | [OoO_processor](https://github.com/guanzetong/OoO_processor)/807 | An R10K-style Out-of-Order, Arbitrary-way Superscalar, Simultaneous Multithreading RISC-V Processor in SystemVerilog |
| 8 | 3 | 15 | 6 days ago | [caliptra-ss](https://github.com/chipsalliance/caliptra-ss)/808 | HW Design Collateral for Caliptra Subsystem, which comprises Caliptra RoT IP and additional manufacturer controls. |
| 8 | 2 | 0 | 9 days ago | [the-hardisc](https://github.com/janomach/the-hardisc)/809 | Hardened RISC-V core |
| 8 | 0 | 0 | 5 years ago | [zedboard_cnn](https://github.com/ZivFung/zedboard_cnn)/810 | Vivado project of hardware Implementation of CNN on Xilinx Zedboard.   |
| 8 | 15 | 3 | 1 year, 11 months ago | [udma_core](https://github.com/pulp-platform/udma_core)/811 | None |
| 8 | 2 | 2 | 11 months ago | [core_tile](https://github.com/bsc-loca/core_tile)/812 | None |
| 8 | 18 | 0 | 3 years ago | [apb_gpio](https://github.com/pulp-platform/apb_gpio)/813 | None |
| 8 | 8 | 2 | 4 days ago | [verible-formatter-action](https://github.com/chipsalliance/verible-formatter-action)/814 | None |
| 8 | 0 | 0 | 3 years ago | [stBlitter](https://github.com/ijor/stBlitter)/815 | None |
| 8 | 2 | 0 | 2 years ago | [UVM_RAL_DMA](https://github.com/Nimausfi/UVM_RAL_DMA)/816 | None |
| 8 | 9 | 1 | 3 years ago | [azadi](https://github.com/merledu/azadi)/817 | [Deprecated] Azadi is an SoC with 32 bit RISC-V CPU core. |
| 8 | 0 | 0 | 9 months ago | [Computer-Aided-Design-F2024](https://github.com/MobinaMhr/Computer-Aided-Design-F2024)/818 | CAD course projects in the Fall semester of the University of Tehran under the supervision of Dr.Modarresi.  |
| 8 | 1 | 0 | 4 years ago | [FPGA_AudioVisualizer](https://github.com/kennych418/FPGA_AudioVisualizer)/819 | Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA display. |
| 8 | 2 | 0 | 5 years ago | [4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased](https://github.com/cheimu/4Issue-7Stage-OutOfOrder-Superscalar-RISCV-CPU-ArianeBased)/820 | None |
| 8 | 7 | 1 | 26 days ago | [cheriot-safe](https://github.com/microsoft/cheriot-safe)/821 | Repo for CHERI development system |
| 8 | 4 | 0 | 6 years ago | [fpga_cnn_train](https://github.com/GkyHub/fpga_cnn_train)/822 | None |
| 8 | 1 | 0 | 2 years ago | [uCodedRiscV](https://github.com/andmiele/uCodedRiscV)/823 | A simple micro-coded (micro-programmed control unit) multi-cycle 32-bit RISC-V CPU written in System Verilog |
| 8 | 0 | 0 | 4 years ago | [UART_UVM_Project](https://github.com/mehaltalukder/UART_UVM_Project)/824 | Verification of UART design using UVM (Universal Verification Methodology) and SystemVerilog |
| 8 | 2 | 0 | 6 years ago | [dnn-rtl](https://github.com/Csuk0914/dnn-rtl)/825 | Verilog RTL Implementation of DNN |
| 8 | 2 | 0 | a month ago | [RISCV-SuperScalar--BLAZE-CORE](https://github.com/haydenbeames/RISCV-SuperScalar--BLAZE-CORE)/826 | A completely configurable RISC-V Out of Order Core with a base model geared towards maximizing performance |
| 8 | 3 | 0 | 4 years ago | [AXI_BFM](https://github.com/C-L-G/AXI_BFM)/827 | AXI 总线验证 模块 |
| 8 | 4 | 0 | 26 days ago | [UVM](https://github.com/PacoReinaCampo/UVM)/828 | Standard Universal Verification Methodology |
| 8 | 0 | 0 | 6 years ago | [FPGABreakout](https://github.com/lewis262626/FPGABreakout)/829 | ES3B2 Breakout/Pong clone |
| 8 | 0 | 0 | 4 years ago | [fpnew-wrapper](https://github.com/jiegec/fpnew-wrapper)/830 | A chisel3 wrapper for pulp-platform/fpnew |
| 8 | 2 | 0 | 4 years ago | [FirstX2P](https://github.com/nguyenquanicd/FirstX2P)/831 | This is the AXI-to-APB bridge which only supports convert AXI-32bit to APB-32 bit |
| 8 | 1 | 0 | 4 years ago | [Karatsuba_multiplier_HDL](https://github.com/JC-S/Karatsuba_multiplier_HDL)/832 | This is a SystemVerilog HDL implementation of Karatsuba multiplier. |
| 8 | 2 | 2 | a month ago | [riscv-iopmp](https://github.com/zero-day-labs/riscv-iopmp)/833 | IOPMP IP  |
| 8 | 2 | 2 | 3 years ago | [fpga-vr-remap](https://github.com/colinpate/fpga-vr-remap)/834 | None |
| 8 | 2 | 0 | 2 months ago | [Float](https://github.com/robfinch/Float)/835 | Floating point code in System Verilog |
| 8 | 0 | 0 | 9 months ago | [MiSTer-Discrete](https://github.com/jopdorp/MiSTer-Discrete)/836 | None |
| 8 | 7 | 0 | 6 years ago | [UPF](https://github.com/mayurkubavat/UPF)/837 | Constructs for Unified Low Power Format (UPF) with Verilog/SystemVeriog designs |
| 8 | 2 | 0 | 7 years ago | [DualCoreProcessor](https://github.com/ghosh17/DualCoreProcessor)/838 | ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor |
| 8 | 1 | 0 | 2 months ago | [muntjac-soc](https://github.com/nbdd0121/muntjac-soc)/839 | SoC for muntjac |
| 8 | 5 | 0 | 4 years ago | [yuu_common](https://github.com/seabeam/yuu_common)/840 | Common SV utils library |
| 8 | 1 | 0 | 2 years ago | [DPU_DAG_Processing_Unit](https://github.com/nimish15shah/DPU_DAG_Processing_Unit)/841 | RTL code for the DPU chip designed for irregular graphs |
| 8 | 0 | 0 | 12 days ago | [beehive](https://github.com/beehive-fpga/beehive)/842 | None |
| 8 | 1 | 0 | 3 years ago | [axi-vip](https://github.com/SymbiFlow/axi-vip)/843 | None |
| 8 | 2 | 0 | 9 years ago | [Bloom_pattern_search](https://github.com/m1a1x1/Bloom_pattern_search)/844 | Pattern searche based on Bloom algorithm. |
| 8 | 1 | 0 | 3 years ago | [riscv-processor](https://github.com/hashi0203/riscv-processor)/845 | None |
| 8 | 7 | 5 | 3 months ago | [redundancy_cells](https://github.com/pulp-platform/redundancy_cells)/846 | SystemVerilog IPs and Modules for architectural redundancy designs. |
| 8 | 0 | 0 | 9 months ago | [GDD_MCU](https://github.com/AndreyyTs/GDD_MCU)/847 | None |
| 8 | 2 | 0 | 5 years ago | [AES_GCM](https://github.com/Yucao42/AES_GCM)/848 | Try to implement GCM-AES encryption algorithm on FPGA hardware and test it by software. |
| 8 | 0 | 0 | 3 years ago | [HDLBits](https://github.com/HDLForBeginners/HDLBits)/849 | None |
| 8 | 5 | 0 | 3 years ago | [APB-SPI-Controller-Verification](https://github.com/VimfulDang/APB-SPI-Controller-Verification)/850 | UVM testbench environment consisting of an APB driver, high level SPI controller model, and SPI verification testbench based upon an LPC24xx microcontroller specification. |
| 7 | 5 | 0 | 4 years ago | [RISCV_MCU_CYCLONEV](https://github.com/rafafigueredoviana/RISCV_MCU_CYCLONEV)/851 | A basic implementation of the RISCV core into a DE10nano FPGA board. |
| 7 | 0 | 0 | 9 months ago | [LaunchMIPS](https://github.com/Maxpicca-Li/LaunchMIPS)/852 | None |
| 7 | 0 | 0 | 1 year, 6 months ago | [AMBA-SVA](https://github.com/xiaochuang-lxc/AMBA-SVA)/853 | ARM AMBA 4 AXI4,AXI4-lite,AXI4-stream SVAs (BP063) MiscellaneousBP063 |
| 7 | 2 | 0 | 5 years ago | [YM2149](https://github.com/EisernSchild/YM2149)/854 | Yamaha YM2149 / General Instrument AY-3-8910 Sound Chip HDL core |
| 7 | 0 | 0 | 4 years ago | [risc-uproc](https://github.com/stong/risc-uproc)/855 | Toy RISC microprocessor in Verilog for Altera FPGA |
| 7 | 3 | 0 | 3 years ago | [router_verification](https://github.com/Mr-southerly/router_verification)/856 | 路科验证V0实验，完成一个router设计的验证工作 |
| 7 | 0 | 0 | 1 year, 8 months ago | [Vehicle-License-Plate-Recognition-on-FPGA](https://github.com/DOUDIU/Vehicle-License-Plate-Recognition-on-FPGA)/857 | None |
| 7 | 0 | 0 | 7 years ago | [NibblerCPU](https://github.com/bchangip/NibblerCPU)/858 | 4-bit CPU written in SystemVerilog |
| 7 | 3 | 0 | 2 days ago | [SNN-DSE](https://github.com/githubofaliyev/SNN-DSE)/859 | Hardware and software implementation of Sparsely-active SNNs |
| 7 | 4 | 2 | 1 year, 1 month ago | [PokemonMini_MiSTer](https://github.com/MiSTer-devel/PokemonMini_MiSTer)/860 | Pokemon Mini for MiSTer |
| 7 | 1 | 0 | 2 years ago | [apb_watchdog-](https://github.com/flashbangout/apb_watchdog-)/861 | apb_watchdog的uvm验证代码 |
| 7 | 2 | 0 | 6 years ago | [fpga-ssd1306-to-vga](https://github.com/afiskon/fpga-ssd1306-to-vga)/862 | ICE40 FPGA configuration: SSD1306 to VGA converter |
| 7 | 1 | 0 | 1 year, 10 months ago | [RISC-pipelined-processor](https://github.com/SarahElzayat/RISC-pipelined-processor)/863 | 5 stages RISC pipelined processor with multiple instructions implemented in verilog including ALU Operations, Interrupts as a state machine, Jumps and branching instructions, Memory operations and more.. following Harvard architecture. |
| 7 | 2 | 1 | 1 year, 3 months ago | [svlint-action](https://github.com/dalance/svlint-action)/864 | None |
| 7 | 0 | 0 | 1 year, 6 months ago | [HIT-CS32201-Assignments-Fall-2022](https://github.com/vonbrank/HIT-CS32201-Assignments-Fall-2022)/865 | 哈工大《计算机组织与体系结构》实验 - 2022年秋 | HIT Computer Architecture Course Assignments - Fall 2022 |
| 7 | 2 | 0 | 8 months ago | [soc_model_rt_analysis](https://github.com/pulp-platform/soc_model_rt_analysis)/866 | None |
| 7 | 0 | 0 | 1 year, 4 months ago | [ARM-SingleCycle-Instructions-Implementation](https://github.com/hewertonfl/ARM-SingleCycle-Instructions-Implementation)/867 | None |
| 7 | 0 | 0 | 4 months ago | [pztb-core](https://github.com/pezy-computing/pztb-core)/868 | None |
| 7 | 2 | 0 | 3 years ago | [ez-risc-v-cpu](https://github.com/risc-v-cpu/ez-risc-v-cpu)/869 | risc-v cpu core and soc |
| 7 | 1 | 1 | 4 years ago | [Design-and-Verification-of-DDR3-SDRAM-memory-controller](https://github.com/gvsrmk/Design-and-Verification-of-DDR3-SDRAM-memory-controller)/870 | Designed a closed page policy memory controller following the timing specifications for DDR3 DRAM in system verilog. Was responsible for setting up the interfaces and writing tasks for various operations. Performed randomized, Constrained, and directed test cases to validate our DUT. |
| 7 | 0 | 0 | 5 years ago | [UVM_Python](https://github.com/JoseIuri/UVM_Python)/871 | This repository contains an example of the connection between an UVM Testbench and a Python reference model. |
| 7 | 0 | 0 | 4 years ago | [vitis_rtl](https://github.com/carljohnsen/vitis_rtl)/872 | Examples of Vitis projects, which utilize RTL kernels. |
| 7 | 0 | 0 | 9 years ago | [rp8](https://github.com/jeras/rp8)/873 | RISC processor 8bit (AVR ISA), RTL based on 'navre' |
| 7 | 0 | 0 | 1 year, 7 months ago | [GA](https://github.com/Space-Odie/GA)/874 | Genetic Algo - Verilog |
| 7 | 6 | 1 | 6 years ago | [Portable-Stimulus](https://github.com/kariannekk/Portable-Stimulus)/875 | None |
| 7 | 2 | 0 | 1 year, 11 months ago | [vivado_design_space_explorer_template](https://github.com/pConst/vivado_design_space_explorer_template)/876 | Iterative compilation and reporting scripts for AMD / Xilinx Vivado |
| 7 | 1 | 0 | 6 years ago | [APB_PWM](https://github.com/flasonil/APB_PWM)/877 | Pulse Width Modulator programmed through an Advanced Peripheral Bus interface |
| 7 | 1 | 0 | 5 years ago | [SimpleAdder-UVM](https://github.com/tamannarupani/SimpleAdder-UVM)/878 | A simple adder implementation and verification using UVM 1.2 |
| 7 | 2 | 0 | 4 years ago | [clock-domain-crossing](https://github.com/hdl-util/clock-domain-crossing)/879 | Utilities for clock-domain crossing with an FPGA |
| 7 | 16 | 1 | 8 years ago | [apb_i2c](https://github.com/pulp-platform/apb_i2c)/880 | None |
| 7 | 9 | 0 | 6 years ago | [DDR4-Memory-Controller](https://github.com/sriramvb/DDR4-Memory-Controller)/881 | None |
| 7 | 0 | 0 | 2 years ago | [uvm-mcdf_v2](https://github.com/KafCoppelia/uvm-mcdf_v2)/882 | Mirror of william_william/uvm-mcdf_v2 on Gitee |
| 7 | 7 | 0 | 4 years ago | [PulseRain_RISCV_MCU](https://github.com/PulseRain/PulseRain_RISCV_MCU)/883 | PulseRain RISC-V MCU |
| 7 | 1 | 0 | 3 years ago | [Kotsu2Risc](https://github.com/U-Ar/Kotsu2Risc)/884 | system verilog implementation of RISC-V ISA for FPGA |
| 7 | 0 | 0 | 1 year, 8 months ago | [SystemVerilog](https://github.com/suisuisi/SystemVerilog)/885 | SystemVerilog of syntax and Practices |
| 7 | 0 | 0 | 2 years ago | [UVM_example-amplifier](https://github.com/TooyamaYuuouji/UVM_example-amplifier)/886 | A simple UVM project. The DUT(RTL) is a simple amplifier. |
| 7 | 6 | 0 | 2 months ago | [My](https://github.com/pzressinno/My)/887 | None |
| 7 | 2 | 0 | a month ago | [ml4dv](https://github.com/ZixiBenZhang/ml4dv)/888 | LLM4DV |
| 7 | 3 | 0 | 6 years ago | [Neural-Network-Layer-Generator](https://github.com/SalomeDevkule7/Neural-Network-Layer-Generator)/889 | Application Specific Integrated Circuit(ASIC) |
| 7 | 4 | 0 | 3 years ago | [UVM_TestBench_For_Single_Port_RAM](https://github.com/Vivek-Dave/UVM_TestBench_For_Single_Port_RAM)/890 | A complete UVM TB for verification of single port 64KB RAM |
| 7 | 2 | 0 | 7 years ago | [apb_uvm](https://github.com/chan-henry/apb_uvm)/891 | Advanced Peripheral Bus (APB) UVM testbench project |
| 7 | 5 | 1 | 6 years ago | [shared-buffer-hw](https://github.com/apsarras/shared-buffer-hw)/892 | A multi-queue buffer with dynamic buffer space allocation and its Formal Verification TB |
| 7 | 4 | 0 | 1 year, 2 months ago | [Super_SPI_Master_Verilog](https://github.com/0xArt/Super_SPI_Master_Verilog)/893 | SPI Master Verilog module |
| 7 | 3 | 1 | 4 years ago | [digital_circuits](https://github.com/anthonyabeo/digital_circuits)/894 | A collection of digital logic circuits |
| 7 | 1 | 0 | 9 months ago | [Songs](https://github.com/ridvancelikcs/Songs)/895 | monophonic songs on the fpga board (BASYS3) |
| 7 | 1 | 0 | 10 months ago | [udma_uart_vip](https://github.com/accelr-net/udma_uart_vip)/896 | VIP and simulation scripts for PULP's UDMA UART module |
| 7 | 0 | 0 | 6 years ago | [Router1x3-Design-Verification](https://github.com/deekshithkrishnegowda/Router1x3-Design-Verification)/897 | Maven Silicon Project |
| 7 | 0 | 7 | 7 months ago | [rip-cpu](https://github.com/Reservoir-In-Processor/rip-cpu)/898 | "Reservoir in Processor" implemented in SystemVerilog based on RISC-V ISA |
| 7 | 0 | 0 | 26 days ago | [SoC-FinTech](https://github.com/PacoReinaCampo/SoC-FinTech)/899 | Financial Technology with SoC-NTM verified with UVM/OSVVM/FV |
| 7 | 1 | 0 | 11 months ago | [DCD_MultiBankMemory](https://github.com/Vor-Art/DCD_MultiBankMemory)/900 | SystemVerilog implementation of a multi-bank memory as part of "[F23] Digital Circuit Design" course |
| 7 | 4 | 0 | 8 years ago | [hawkins](https://github.com/advanced-uvm/hawkins)/901 | None |
| 7 | 4 | 0 | 4 years ago | [uvm-phase-jumping](https://github.com/PedroHSCavalcante/uvm-phase-jumping)/902 | Simple UVM phase jumping |
| 7 | 2 | 0 | 5 years ago | [FPGA_UNDERWAY_SALES_MACHINE](https://github.com/scp10086/FPGA_UNDERWAY_SALES_MACHINE)/903 | 这是东南大学信息科学与工程学院大三短学期的FPGA开发，我们要做一个南京地铁售票机 |
| 7 | 2 | 1 | 2 years ago | [nekoyon](https://github.com/ecilasun/nekoyon)/904 | Fourth iteration of the Neko series of SoC |
| 7 | 2 | 0 | 6 years ago | [nnFPGA](https://github.com/elegz/nnFPGA)/905 | RTL for neural nets |
| 7 | 1 | 0 | 3 years ago | [SystemVerilog_Coursework](https://github.com/zli87/SystemVerilog_Coursework)/906 | These are some coursework related to SystemVerilog Design & Verification in a graduate-level course, Integrated_Circuit_Design_Laboratory_IC_Lab, at NCTU. |
| 7 | 2 | 0 | 27 days ago | [cv-hpdcache-verif](https://github.com/openhwgroup/cv-hpdcache-verif)/907 | Verification environment for the OpenHW Group's CORE-V High Performance Data Cache controller. |
| 7 | 0 | 0 | 3 years ago | [CORDIC-UART-Artix-7](https://github.com/grant4001/CORDIC-UART-Artix-7)/908 | None |
| 7 | 8 | 0 | 1 year, 7 months ago | [cayde](https://github.com/skudlur/cayde)/909 | cayde is 32-bit RISC-V core written in SystemVerilog |
| 7 | 2 | 0 | a month ago | [iir_filter](https://github.com/hdlguy/iir_filter)/910 | IIR digital filter implemented using Vivado HLS and C++ |
| 7 | 0 | 1 | 1 year, 10 months ago | [AccelGraph](https://github.com/atmughrabi/AccelGraph)/911 | Graph Processing Framework that supports || OpenMP || CAPI |
| 7 | 4 | 0 | 1 year, 10 months ago | [advanced-riscv-verification-methodologies](https://github.com/openhwgroup/advanced-riscv-verification-methodologies)/912 | Advanced Verification Methodologies for RISC-V and related IP |
| 7 | 1 | 0 | 2 years ago | [amiq_fifo](https://github.com/amiq-consulting/amiq_fifo)/913 | Functional Coverage Patterns for FIFO |
| 7 | 1 | 0 | 1 year, 5 months ago | [RISCV-multi-cycle-processor](https://github.com/Amirarsalan-sn/RISCV-multi-cycle-processor)/914 | A multi-cycle processor designed according to the instruction set(assembly language) of RISC-V using the System Verilog HDL |
| 7 | 2 | 0 | 4 years ago | [Memory](https://github.com/chenyangbing/Memory)/915 | None |
| 7 | 2 | 0 | 6 years ago | [sv_math](https://github.com/nelsoncsc/sv_math)/916 | Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog |
| 7 | 3 | 0 | 2 years ago | [Phigent_Heimdallr](https://github.com/PhigentRobotics/Phigent_Heimdallr)/917 | Phigent Heimdallr project use the SOM develop kits implemented a stereo application which can be deployed in the automotive vehicles etc. |
| 7 | 1 | 0 | 5 months ago | [Design-and-UVM-Verification-of-an-ALU](https://github.com/Youssefmdany/Design-and-UVM-Verification-of-an-ALU)/918 | Design and UVM Verification of an ALU |
| 7 | 2 | 1 | 5 years ago | [tlrb_aib_phy](https://github.com/lmco/tlrb_aib_phy)/919 | TLRB AIB PHY RTL |
| 7 | 1 | 0 | 1 year, 6 months ago | [rfPhoenix](https://github.com/robfinch/rfPhoenix)/920 | rfPhoenix CPU / GPGPU core |
| 7 | 0 | 0 | 1 year, 8 months ago | [KF8259](https://github.com/kitune-san/KF8259)/921 | 8259/8259A-like Interrupt Controller written in SystemVerilog |
| 7 | 0 | 0 | 1 year, 8 months ago | [ALU-Verification-using-SystemVerilog](https://github.com/tonyalfred/ALU-Verification-using-SystemVerilog)/922 | Build a SystemVerilog Environment for an ALU, using OOP testbench components as; stimulus generator, driver, monitor, scoreboard. ALU was verified using QuestaSim. |
| 7 | 0 | 0 | 1 year, 11 days ago | [HUST-Interface-Technology](https://github.com/nivag8899/HUST-Interface-Technology)/923 | 华中科技大学2021级计算机学院接口技术 |
| 7 | 2 | 0 | 7 years ago | [AHB5](https://github.com/aunics/AHB5)/924 | AMBA AHB 5.0 VIP in SystemVerilog based on UVM |
| 7 | 0 | 0 | 11 months ago | [Tiny-TPU](https://github.com/guanrenyang/Tiny-TPU)/925 | None |
| 7 | 3 | 0 | 3 years ago | [ip_amba_ahb_ms_rtl_v](https://github.com/PXVI/ip_amba_ahb_ms_rtl_v)/926 | RTL design for the AMBA AHB protocol. |
| 7 | 3 | 0 | 5 years ago | [axi4_aib_bridge](https://github.com/lmco/axi4_aib_bridge)/927 | AXI4/AIB Bridge RTL |
| 7 | 0 | 0 | 2 years ago | [2-Way-Superscalar-P6-Processor](https://github.com/dywsjtu/2-Way-Superscalar-P6-Processor)/928 |  2 Way Superscalar P6 Out of Order Processor |
| 7 | 2 | 0 | 3 months ago | [RV64IMAC](https://github.com/MuhammadMajiid/RV64IMAC)/929 | RV64IMAC modelling using System Verilog HDL |
| 7 | 0 | 0 | 3 years ago | [DCLab](https://github.com/victoresque/DCLab)/930 | Digital Circuits Lab (2017 Spring) @ National Taiwan University |
| 7 | 4 | 0 | 5 years ago | [uvm_study](https://github.com/kdurant/uvm_study)/931 | study uvm step by step |
| 7 | 0 | 1 | 1 year, 6 months ago | [xsofs](https://github.com/parsa-epfl/xsofs)/932 | XiangShan over FireSim |
| 7 | 4 | 1 | 5 years ago | [HDLBits](https://github.com/kenzhang82/HDLBits)/933 | None |
| 7 | 1 | 0 | 3 years ago | [SystemVerilog-HDMI-encoder-serializer-PLL-generator](https://github.com/BrianHGinc/SystemVerilog-HDMI-encoder-serializer-PLL-generator)/934 | SystemVerilog HDMI encoder, serializer & PLL generator.  Tested on Cyclone IV-E, Compatible with Quartus 13.0 through Quartus Prime 20.1. |
| 7 | 4 | 0 | 8 years ago | [verification-gentleman-blog-code](https://github.com/tudortimi/verification-gentleman-blog-code)/935 | Example code for Verification Gentleman blog |
| 7 | 2 | 2 | 2 years ago | [axi-io-pmp](https://github.com/pulp-platform/axi-io-pmp)/936 | Input / Output Physical Memory Protection Unit for RISC-V |
| 7 | 2 | 0 | 5 years ago | [verilog_ips](https://github.com/GuzTech/verilog_ips)/937 | Various IPs implemented in Verilog |
| 7 | 14 | 1 | 8 years ago | [core2axi](https://github.com/pulp-platform/core2axi)/938 | Core protocol to AXI bridge |
| 7 | 0 | 0 | 8 months ago | [SUSTech_CS202-Organization_2023s_Project-CPU](https://github.com/OctCarp/SUSTech_CS202-Organization_2023s_Project-CPU)/939 | (Verilog+MIPS+FPGA MINISYS) (121/100): Single Cycle CPU: Our project of CS202 2023 Spring: Computer Organization, SUSTech. Taught by Prof. Jin ZHANG. |
| 7 | 4 | 1 | 1 year, 28 days ago | [RISC-V-Pipeline](https://github.com/estufa-cin-ufpe/RISC-V-Pipeline)/940 | 32-bit 5-stage pipelined RISC-V processor in SystemVerilog |
| 7 | 0 | 0 | 3 months ago | [simply5](https://github.com/kasun-buddhi/simply5)/941 | This is simple 64 bit RISC-V core.  |
| 7 | 3 | 0 | 5 years ago | [zpu-avalanche](https://github.com/sergev/zpu-avalanche)/942 | Implementation of ZPU processor in Verilog |
| 7 | 2 | 0 | 2 years ago | [MIPSVerification_UVM](https://github.com/Elias-Rosales/MIPSVerification_UVM)/943 | Verification of a MIPS Multi-Cycle Microprocessor using UVM |
| 7 | 2 | 0 | 1 year, 2 months ago | [rice](https://github.com/taichi-ishitani/rice)/944 | None |
| 7 | 0 | 0 | 16 days ago | [SystemVerilog_Constraints](https://github.com/TheRA1A/SystemVerilog_Constraints)/945 | None |
| 6 | 1 | 0 | 4 years ago | [optimus-intel-fpga-bbb](https://github.com/efeslab/optimus-intel-fpga-bbb)/946 | Forked from OPAE/intel-fpga-bbb, modified for Optimus FPGA Hypervisor |
| 6 | 0 | 0 | 8 years ago | [uvm](https://github.com/kippy620/uvm)/947 | Learning uvm step by step. |
| 6 | 1 | 13 | 6 months ago | [AI-Robotics](https://github.com/angelus9/AI-Robotics)/948 | The vision of this group is to create a Forth based AI Computer where you can communicate with the system using an English conversational approach.  We will add many high level Words for string manipulation, arrays, and other structures as we develop this computer.  We will extend Forth to include AI words too.  All of this will be built into FPGAs which are really parallel computers written in Behavioral System Verilog (the Assembler). |
| 6 | 0 | 0 | 5 months ago | [riscv32-cosim-model](https://github.com/ssayin/riscv32-cosim-model)/949 | RISC-V processor co-simulation using SystemVerilog HDL and UVM. |
| 6 | 0 | 0 | 3 years ago | [icesugar-playground](https://github.com/yodalee/icesugar-playground)/950 | repository to store some of my icesugar-pro verilog project |
| 6 | 0 | 0 | 2 years ago | [elastic-buffer](https://github.com/ameetgohil/elastic-buffer)/951 | buffers for valid-ready designs |
| 6 | 4 | 0 | 3 years ago | [PSMA-benchmark](https://github.com/KULeuven-MICAS/PSMA-benchmark)/952 | Benchmark fo state-of-the-art Precision Scalable MAC Arrays (PSMAs) |
| 6 | 2 | 0 | 6 months ago | [RISCV-crypto](https://github.com/cggewehr/RISCV-crypto)/953 | Ibex RISC-V core extended with hardware acceleration of cryptography functions  |
| 6 | 3 | 0 | a month ago | [elec3608-lab](https://github.com/phwl/elec3608-lab)/954 | None |
| 6 | 8 | 1 | 4 years ago | [OpenIP](https://github.com/nbdd0121/OpenIP)/955 | Open source IP collection |
| 6 | 4 | 13 | 27 days ago | [SVALint](https://github.com/AsFigo/SVALint)/956 | Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users can roll out their own linters!  |
| 6 | 1 | 0 | 8 years ago | [LEGv8-ISA](https://github.com/miguelangelo78/LEGv8-ISA)/957 | Implementation of the ARMv8's subset Instruction Set Architecture from the Book "Computer Organization and Design: The Hardware Software Interface: ARM Edition" by David A. Patterson and John L. Hennessy |
| 6 | 3 | 0 | 3 years ago | [amiq_reg_agt](https://github.com/amiq-consulting/amiq_reg_agt)/958 | Register Agent |
| 6 | 0 | 0 | 11 months ago | [RippleCarryAdder](https://github.com/SahilPrabhu/RippleCarryAdder)/959 | Project For Computer Aided Digital Design Course - UE22EC252A |
| 6 | 3 | 0 | 2 years ago | [tl-ahb-bridge](https://github.com/antmicro/tl-ahb-bridge)/960 | This project contains a SystemVerilog implementation of the TileLink UL (Uncached Lightweight) to AHB bridge. |
| 6 | 0 | 0 | 2 years ago | [otherverify](https://github.com/chiselverify/otherverify)/961 |  Examples of verification solutions (e.g., UVM, cocotb,...) |
| 6 | 1 | 0 | 9 months ago | [rggen-sv-ral](https://github.com/rggen/rggen-sv-ral)/962 | UVM RAL class package for RgGen |
| 6 | 15 | 0 | 4 years ago | [axi_slice](https://github.com/pulp-platform/axi_slice)/963 | Pipelines the AXI path with FIFOs |
| 6 | 0 | 0 | 1 year, 5 months ago | [BHG_I2C_init_RS232_debugger](https://github.com/BrianHGinc/BHG_I2C_init_RS232_debugger)/964 | A Verilog I2C initializer with integrated RS232 debugger. *** New v1.1 Supports I2C CLK stretch and separate IO buffers for driving Efinix's IO primitive. |
| 6 | 4 | 0 | 4 months ago | [ofs-fim-common](https://github.com/OFS/ofs-fim-common)/965 | None |
| 6 | 0 | 3 | 10 days ago | [axi4Lite_avip](https://github.com/mbits-mirafra/axi4Lite_avip)/966 | This project deals with the axi4Lite protocol |
| 6 | 2 | 0 | 8 years ago | [JZ-Wentworth-Cache-Now](https://github.com/ObviouslyGreen/JZ-Wentworth-Cache-Now)/967 | None |
| 6 | 0 | 0 | 3 years ago | [UVM_AMBA3_APB_FUNCTIONAL-COVERAGE](https://github.com/adnanashraf17501/UVM_AMBA3_APB_FUNCTIONAL-COVERAGE)/968 | None |
| 6 | 1 | 0 | 7 years ago | [ECE-385-Final-Project](https://github.com/ministrike3/ECE-385-Final-Project)/969 | System Verilog code to create a basic side scrolling, coin collecting mario-styled game for ECE 385 at UIUC |
| 6 | 2 | 0 | 4 years ago | [Taiga](https://github.com/tsmk94/Taiga)/970 | None |
| 6 | 2 | 0 | 2 months ago | [TimeTagger-FPGALink-Reference](https://github.com/swabianinstruments/TimeTagger-FPGALink-Reference)/971 | TimeTagger FPGALink Reference |
| 6 | 1 | 0 | 27 days ago | [distortionhdl](https://github.com/radiolok/distortionhdl)/972 | None |
| 6 | 2 | 0 | 9 years ago | [ADCinterface](https://github.com/ericgineer/ADCinterface)/973 | A Qsys project for interfacing to the BeMicro CV FPGA development board and BeScope ADC development board |
| 6 | 1 | 0 | 7 years ago | [aes128](https://github.com/smartfoxdata/aes128)/974 | The aes128 is a SystemVerilog implementation of the AES algorithm with 128-bit key |
| 6 | 8 | 1 | 3 years ago | [vBlake-RTL](https://github.com/VeriBlock/vBlake-RTL)/975 | vBlake-RTL |
| 6 | 2 | 1 | 3 years ago | [easy_fifo](https://github.com/QianfengClarkShen/easy_fifo)/976 | a low latency FIFO wrote in systemverilog |
| 6 | 1 | 0 | 3 years ago | [APB-Verification](https://github.com/shashwat2707/APB-Verification)/977 | verification of APB bus on System Verilog. creating a testbench consisting of modules to check and improve the functional coverage. |
| 6 | 4 | 2 | 3 years ago | [x-ava-core](https://github.com/AI-Vector-Accelerator/x-ava-core)/978 | None |
| 6 | 1 | 0 | 4 years ago | [AHB-with-FIFO](https://github.com/Emi-Pushpam/AHB-with-FIFO)/979 | UVM methodology |
| 6 | 3 | 0 | 5 years ago | [uvm_ahb_lite](https://github.com/zhelnio/uvm_ahb_lite)/980 | uvm ahb lite environment |
| 6 | 1 | 1 | 3 years ago | [ahb_pkg](https://github.com/gchinna/ahb_pkg)/981 | AHB package with UVM master and slave agents. |
| 6 | 17 | 0 | 5 years ago | [apb_node](https://github.com/pulp-platform/apb_node)/982 | None |
| 6 | 1 | 2 | 2 years ago | [ProcessORC](https://github.com/LTDS-Capo/ProcessORC)/983 | None |
| 6 | 0 | 0 | 2 months ago | [Marian](https://github.com/soc-hub-fi/Marian)/984 | Modified version of PULP Ara to support Vector Cryptography (Zvk) Instructions |
| 6 | 0 | 0 | 10 months ago | [DRAMController_2024](https://github.com/scalable-arch/DRAMController_2024)/985 | None |
| 6 | 2 | 0 | 6 years ago | [ahb2apb_bridge_verification](https://github.com/bharathp04/ahb2apb_bridge_verification)/986 | Verification using Mentor Veloce Emulator in TBX mode |
| 6 | 0 | 0 | 5 years ago | [xc7a50t_microblaze_FDAF](https://github.com/ZivFung/xc7a50t_microblaze_FDAF)/987 | Vivado project of frequency domain adaptive filter. Implemented on Xilinx xc7a50t FPGA |
| 6 | 0 | 1 | 2 years ago | [MiSTer_KonixMultisystem](https://github.com/SavourySnaX/MiSTer_KonixMultisystem)/988 | MiSTer Implementation of the Konix Multi System - Based on the original Net Lists - And a new 8088 core based on https://www.reenigne.org/blog/8086-microcode-disassembled/ |
| 6 | 0 | 0 | 1 year, 4 months ago | [100-days-of-rtl](https://github.com/Sulekha231/100-days-of-rtl)/989 | None |
| 6 | 2 | 4 | 2 years ago | [iceberg](https://github.com/erickahmed/iceberg)/990 | Iceberg is a virtual FPGA computer built from scratch using Systemverilog |
| 6 | 1 | 1 | 6 months ago | [openFPGA-Athena](https://github.com/rolandking/openFPGA-Athena)/991 | None |
| 6 | 0 | 0 | 3 months ago | [RISC-V-Microprogrammed](https://github.com/Bahram03/RISC-V-Microprogrammed)/992 | None |
| 6 | 0 | 0 | 20 days ago | [IC-DV.github.io](https://github.com/bulaqi/IC-DV.github.io)/993 | None |
| 6 | 0 | 1 | 6 months ago | [letc](https://github.com/angry-goose-initiative/letc)/994 | The Little Engine That Could (Run Linux) :) |
| 6 | 0 | 0 | 17 days ago | [V9958-Super](https://github.com/dinoboards/V9958-Super)/995 | FPGA Tang Nano 20K implemention of V9958 128K for Yellow MSX Boards (forked from https://github.com/lfantoniosi/tn_vdp) |
| 6 | 3 | 0 | 8 months ago | [Formal-Verification-of-an-AHB2APB-Bridge](https://github.com/Ghonimo/Formal-Verification-of-an-AHB2APB-Bridge)/996 | Assertion-Based Formal Verification of an AHB2APB bridge, featuring SystemVerilog assertions, RTL designs, and detailed documentation including a final report and project progression presentation. |
| 6 | 1 | 0 | 6 years ago | [mips-CPU54](https://github.com/Harrypotterrrr/mips-CPU54)/997 | The project is the final target for Computer composition class of Department of Computer science in Tongji Univerity |
| 6 | 1 | 0 | 2 years ago | [XLR8_VGA_HDMI_XB](https://github.com/PaulZC/XLR8_VGA_HDMI_XB)/998 | An XLR8 XB which will run on the Alorium Technology Sno FPGA board and produce a VGA text display over HDMI. Includes dual-port video memory. |
| 6 | 4 | 0 | 3 years ago | [hdl_generics](https://github.com/hypernyan/hdl_generics)/999 | Generic HDL components to be used in different projects |
| 6 | 1 | 0 | 7 years ago | [Verilog-PS2-LCD-Interface](https://github.com/EliasManj/Verilog-PS2-LCD-Interface)/1000 | Quartus II project for a basic interface for writing in a LCD screen using a PS2 keyboard using Altera DE2-70 board |