// Seed: 4052396176
module module_0 (
    input supply1 id_0,
    input wor id_1
);
  id_3(
      .id_0(id_0), .id_1((1)), .id_2(id_0), .id_3(id_1), .id_4(1 ^ id_1), .id_5(id_0 != id_1)
  );
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    output tri1 id_2,
    input tri0 id_3,
    input wor id_4,
    input uwire id_5,
    output wire id_6,
    input tri id_7,
    input supply0 id_8,
    input wire id_9,
    output wor id_10,
    output supply0 id_11,
    input wand id_12,
    input uwire id_13,
    input uwire id_14,
    input supply1 id_15,
    input wire id_16,
    input supply1 id_17,
    input wor id_18,
    input supply1 id_19
);
  wire id_21;
  wire id_22 = !1'd0;
  module_0(
      id_9, id_16
  );
endmodule
