{"sha": "0f024ff988aeaacd8d0f967c5f841ab20fb40c19", "node_id": "C_kwDOANBUbNoAKDBmMDI0ZmY5ODhhZWFhY2Q4ZDBmOTY3YzVmODQxYWIyMGZiNDBjMTk", "commit": {"author": {"name": "Ju-Zhe Zhong", "email": "juzhe.zhong@rivai.ai", "date": "2023-01-20T09:33:09Z"}, "committer": {"name": "Kito Cheng", "email": "kito.cheng@sifive.com", "date": "2023-01-27T09:59:08Z"}, "message": "RISC-V: Add TARGET_MIN_VLEN > 32 into iterators of EEW = 64 vector modes\n\nAccording to RVV ISA, RVV doesn't support EEW == 64 vector type for zve32x\nand zve32f. So it makes sense add predicate in the iterators of EEW = 64\nvector modes.\n\ngcc/ChangeLog:\n\n\t* config/riscv/vector-iterators.md: Add TARGET_MIN_VLEN > 32 predicates.", "tree": {"sha": "a951342912671194d655a179b2e166433853bee1", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/a951342912671194d655a179b2e166433853bee1"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/0f024ff988aeaacd8d0f967c5f841ab20fb40c19", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0f024ff988aeaacd8d0f967c5f841ab20fb40c19", "html_url": "https://github.com/Rust-GCC/gccrs/commit/0f024ff988aeaacd8d0f967c5f841ab20fb40c19", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/0f024ff988aeaacd8d0f967c5f841ab20fb40c19/comments", "author": {"login": "zhongjuzhe", "id": 66454988, "node_id": "MDQ6VXNlcjY2NDU0OTg4", "avatar_url": "https://avatars.githubusercontent.com/u/66454988?v=4", "gravatar_id": "", "url": "https://api.github.com/users/zhongjuzhe", "html_url": "https://github.com/zhongjuzhe", "followers_url": "https://api.github.com/users/zhongjuzhe/followers", "following_url": "https://api.github.com/users/zhongjuzhe/following{/other_user}", "gists_url": "https://api.github.com/users/zhongjuzhe/gists{/gist_id}", "starred_url": "https://api.github.com/users/zhongjuzhe/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/zhongjuzhe/subscriptions", "organizations_url": "https://api.github.com/users/zhongjuzhe/orgs", "repos_url": "https://api.github.com/users/zhongjuzhe/repos", "events_url": "https://api.github.com/users/zhongjuzhe/events{/privacy}", "received_events_url": "https://api.github.com/users/zhongjuzhe/received_events", "type": "User", "site_admin": false}, "committer": {"login": "kito-cheng", "id": 2723185, "node_id": "MDQ6VXNlcjI3MjMxODU=", "avatar_url": "https://avatars.githubusercontent.com/u/2723185?v=4", "gravatar_id": "", "url": "https://api.github.com/users/kito-cheng", "html_url": "https://github.com/kito-cheng", "followers_url": "https://api.github.com/users/kito-cheng/followers", "following_url": "https://api.github.com/users/kito-cheng/following{/other_user}", "gists_url": "https://api.github.com/users/kito-cheng/gists{/gist_id}", "starred_url": "https://api.github.com/users/kito-cheng/starred{/owner}{/repo}", "subscriptions_url": "https://api.github.com/users/kito-cheng/subscriptions", "organizations_url": "https://api.github.com/users/kito-cheng/orgs", "repos_url": "https://api.github.com/users/kito-cheng/repos", "events_url": "https://api.github.com/users/kito-cheng/events{/privacy}", "received_events_url": "https://api.github.com/users/kito-cheng/received_events", "type": "User", "site_admin": false}, "parents": [{"sha": "b0241ce6e37031e1cbde73d5389ec7f1d063e099", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/b0241ce6e37031e1cbde73d5389ec7f1d063e099", "html_url": "https://github.com/Rust-GCC/gccrs/commit/b0241ce6e37031e1cbde73d5389ec7f1d063e099"}], "stats": {"total": 6, "additions": 4, "deletions": 2}, "files": [{"sha": "c1ec23452bcc549d846205261e2ee21a98cbd311", "filename": "gcc/config/riscv/vector-iterators.md", "status": "modified", "additions": 4, "deletions": 2, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/0f024ff988aeaacd8d0f967c5f841ab20fb40c19/gcc%2Fconfig%2Friscv%2Fvector-iterators.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/0f024ff988aeaacd8d0f967c5f841ab20fb40c19/gcc%2Fconfig%2Friscv%2Fvector-iterators.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Friscv%2Fvector-iterators.md?ref=0f024ff988aeaacd8d0f967c5f841ab20fb40c19", "patch": "@@ -22,7 +22,8 @@\n   VNx1QI VNx2QI VNx4QI VNx8QI VNx16QI VNx32QI (VNx64QI \"TARGET_MIN_VLEN > 32\")\n   VNx1HI VNx2HI VNx4HI VNx8HI VNx16HI (VNx32HI \"TARGET_MIN_VLEN > 32\")\n   VNx1SI VNx2SI VNx4SI VNx8SI (VNx16SI \"TARGET_MIN_VLEN > 32\")\n-  VNx1DI VNx2DI VNx4DI (VNx8DI \"TARGET_MIN_VLEN > 32\")\n+  (VNx1DI \"TARGET_MIN_VLEN > 32\") (VNx2DI \"TARGET_MIN_VLEN > 32\")\n+  (VNx4DI \"TARGET_MIN_VLEN > 32\") (VNx8DI \"TARGET_MIN_VLEN > 32\")\n   (VNx1SF \"TARGET_VECTOR_ELEN_FP_32\")\n   (VNx2SF \"TARGET_VECTOR_ELEN_FP_32\")\n   (VNx4SF \"TARGET_VECTOR_ELEN_FP_32\")\n@@ -38,7 +39,8 @@\n   (VNx4QI \"TARGET_MIN_VLEN == 32\") VNx8QI VNx16QI VNx32QI (VNx64QI \"TARGET_MIN_VLEN > 32\")\n   (VNx2HI \"TARGET_MIN_VLEN == 32\") VNx4HI VNx8HI VNx16HI (VNx32HI \"TARGET_MIN_VLEN > 32\")\n   (VNx1SI \"TARGET_MIN_VLEN == 32\") VNx2SI VNx4SI VNx8SI (VNx16SI \"TARGET_MIN_VLEN > 32\")\n-  VNx1DI VNx2DI VNx4DI (VNx8DI \"TARGET_MIN_VLEN > 32\")\n+  (VNx1DI \"TARGET_MIN_VLEN > 32\") (VNx2DI \"TARGET_MIN_VLEN > 32\")\n+  (VNx4DI \"TARGET_MIN_VLEN > 32\") (VNx8DI \"TARGET_MIN_VLEN > 32\")\n   (VNx1SF \"TARGET_VECTOR_ELEN_FP_32 && TARGET_MIN_VLEN == 32\")\n   (VNx2SF \"TARGET_VECTOR_ELEN_FP_32\")\n   (VNx4SF \"TARGET_VECTOR_ELEN_FP_32\")"}]}