
Cadence Innovus(TM) Implementation System.
Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v21.14-s109_1, built Wed Jun 29 09:53:08 PDT 2022
Options:	
Date:		Thu Mar 30 18:18:29 2023
Host:		caen-vnc-mi05.engin.umich.edu (x86_64 w/Linux 4.18.0-372.9.1.el8.x86_64) (1core*11cpus*Intel(R) Xeon(R) Gold 6148 CPU @ 2.40GHz 28160KB)
OS:		Red Hat Enterprise Linux release 8.6 (Ootpa)

License:
		[18:18:29.185323] Configured Lic search path (21.01-s002): /usr/caen/FLEXlm/data/license.dat.cadence:license.dat:/usr/caen/FLEXlm/data/license.dat.synopsys

		invs	Innovus Implementation System	21.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
Change the soft stacksize limit to 0.2%RAM (43 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> win
<CMD> setMultiCpuUsage -acquireLicense 6 -localCpu 6
<CMD> set defHierChar /
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set locv_inter_clock_use_worst_derate false
<CMD> set init_oa_search_lib {}
<CMD> set init_verilog /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.v
<CMD> set init_design_netlisttype Verilog
<CMD> set init_pwr_net VDD
<CMD> set init_top_cell writeback_controller
<CMD> set init_gnd_net VSS
<CMD> set init_mmmc_file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/apr_view.tcl
<CMD> set init_lef_file {/afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13_8lm_2thick_tech.lef  /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x//lef/ibm13rvt_macros.lef  }
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> get_message -id GLOBAL-100 -suppress
<CMD> set timing_case_analysis_for_icg_propagation false
<CMD> init_design
#% Begin Load MMMC data ... (date=03/30 18:20:06, mem=944.8M)
#% End Load MMMC data ... (date=03/30 18:20:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=946.2M, current mem=946.2M)
rc-worst rc-best rc-typ

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13_8lm_2thick_tech.lef ...

Loading LEF file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef ...
**WARN: (IMPLF-108):	There is no overlap layer defined in any LEF file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 400.
WARNING (LEFPARS-2001): No VERSION statement found, using the default value 5.8. See file /afs/umich.edu/class/eecs627/ibm13/artisan/current/aci/sc-x/lef/ibm13rvt_macros.lef at line 68086.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'HOLDX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R2B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'R1B' in macro 'RF2R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'RB' in macro 'RF1R1WX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX12TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX16TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX1TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX20TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX2TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX3TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX4TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX6TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFX8TR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.
**WARN: (IMPLF-201):	Pin 'Y' in macro 'TBUFXLTR' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
Type 'man IMPLF-201' for more detail.

viaInitial starts at Thu Mar 30 18:20:06 2023
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM7 GENERATE.
Type 'man IMPPP-557' for more detail.
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM8 GENERATE.
Type 'man IMPPP-557' for more detail.
viaInitial ends at Thu Mar 30 18:20:06 2023

##  Check design process and node:  
##  Both design process and tech node are not set.

Loading view definition file from /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/apr_view.tcl
Starting library reading in 'Multi-threaded flow' (with '6' threads)
Reading worstLibs timing library /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib.
**WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1TR'. The cell will only be used for analysis. (File /afs/umich.edu/class/eecs627/ibm13/artisan/2005q3v1/aci/sc-x/synopsys/typical.lib)
Read 527 cells in library typical.
Library reading multithread flow ended.
*** End library_loading (cpu=0.02min, real=0.02min, mem=158.0M, fe_cpu=0.46min, fe_real=1.63min, fe_mem=1065.0M) ***
#% Begin Load netlist data ... (date=03/30 18:20:07, mem=974.3M)
*** Begin netlist parsing (mem=1065.0M) ***
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3XLTR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4TR' is defined in LEF but not in the timing library.
Type 'man IMPVL-159' for more detail.
**WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Created 527 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.v'
**WARN: (IMPVL-346):	Module 'delay_FIFO' is instantiated in the netlist, but is not defined in the LEF files.  Since there is no real cell definition for such a cell, it will be treated as an empty module.
Type 'man IMPVL-346' for more detail.

*** Memory Usage v#1 (Current mem = 1065.043M, initial mem = 397.922M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1065.0M) ***
#% End Load netlist data ... (date=03/30 18:20:07, total cpu=0:00:00.1, real=0:00:00.0, peak res=986.9M, current mem=986.9M)
Set top cell to writeback_controller.
Hooked 527 DB cells to tlib cells.
**WARN: (IMPDB-2504):	Unable to find netlist cell in the design data of the library or LEF. The 'delay_FIFO' cell is instantiated in the Verilog netlist, but not defined in the library or design data.  Its pin directions might be derived incorrectly. Include the cell definition or its pin information in the library or design data and reload the design to avoid potential issues.
Type 'man IMPDB-2504' for more detail.
1 empty module found.
Starting recursive module instantiation check.
No recursion found.
Term dir updated for 0 vinsts of 1 cells.
Building hierarchical netlist for Cell writeback_controller ...
*** Netlist is unique.
** info: there are 541 modules.
** info: there are 54 stdCell insts.

*** Memory Usage v#1 (Current mem = 1086.457M, initial mem = 397.922M) ***
Start create_tracks
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
Generating auto layer map file.
Completed (cpu: 0:00:02.7 real: 0:00:04.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setupAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
 
 Analysis View: holdAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc' ...
Current (total cpu=0:00:31.5, real=0:01:45, peak res=1318.3M, current mem=1318.3M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1337.4M, current mem=1337.4M)
Current (total cpu=0:00:31.6, real=0:01:45, peak res=1337.4M, current mem=1337.4M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
Total number of usable inverters: 19
List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
#% Begin Load MMMC data post ... (date=03/30 18:20:14, mem=1358.9M)
#% End Load MMMC data post ... (date=03/30 18:20:14, total cpu=0:00:00.0, real=0:00:00.0, peak res=1358.9M, current mem=1358.9M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPLF-201           14  Pin '%s' in macro '%s' has no ANTENNADIF...
WARNING   IMPLF-108            1  There is no overlap layer defined in any...
WARNING   IMPVL-346            1  Module '%s' is instantiated in the netli...
WARNING   IMPVL-159         1054  Pin '%s' of cell '%s' is defined in LEF ...
WARNING   IMPDB-2504           1  Unable to find netlist cell in the desig...
WARNING   IMPPP-557            8  A single-layer VIARULE GENERATE for turn...
WARNING   TCLCMD-1014          1  The SDC set_operating_conditions asserti...
WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
WARNING   TECHLIB-302          1  No function defined for cell '%s'. The c...
*** Message Summary: 1082 warning(s), 0 error(s)

<CMD> zoomBox -3.15200 -8.23000 43.63200 33.65200
<CMD> zoomBox -1.74500 -3.42800 38.02200 32.17200
<CMD> zoomBox -6.76500 -7.47700 40.01900 34.40500
<CMD> zoomBox -19.62100 -17.82200 45.13300 40.14700
<CMD> zoomBox -6.76600 -7.47800 40.01900 34.40500
<CMD> loadIoFile -noAdjustDieSize /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/writeback_controller.io
Reading IO assignment file "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/scripts/writeback_controller.io" ...
**WARN: (IMPFP-669):	IO pin "DRAM_in3_WEN_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__7_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__6_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__5_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__4_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__3_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__2_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__1_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Data__0_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__15_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__14_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__13_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__12_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__11_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__10_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__9_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__8_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__7_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__6_" not found.
**WARN: (IMPFP-669):	IO pin "DRAM_in3_Addr__5_" not found.
**WARN: (EMS-27):	Message (IMPFP-669) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
<CMD> floorPlan -noSnapToGrid -s 586 86 7 7 7 7
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> saveDesign db/writeback_controller_floor_planned.enc
#% Begin save design ... (date=03/30 18:20:55, mem=1402.1M)
% Begin Save ccopt configuration ... (date=03/30 18:20:55, mem=1402.1M)
% End Save ccopt configuration ... (date=03/30 18:20:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1403.6M, current mem=1403.6M)
% Begin Save netlist data ... (date=03/30 18:20:55, mem=1403.6M)
Writing Binary DB to db/writeback_controller_floor_planned.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:20:55, total cpu=0:00:00.1, real=0:00:00.0, peak res=1408.4M, current mem=1406.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/writeback_controller_floor_planned.enc.dat.tmp/writeback_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=03/30 18:20:55, mem=1407.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:20:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1407.6M, current mem=1407.6M)
Saving preference file db/writeback_controller_floor_planned.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:20:58, mem=1412.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1560.6M) ***
% End Save routing data ... (date=03/30 18:20:58, total cpu=0:00:00.0, real=0:00:01.0, peak res=1412.2M, current mem=1412.2M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_floor_planned.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1576.6M) ***
Saving preRoute extracted patterns in file 'db/writeback_controller_floor_planned.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_floor_planned.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 2 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:21:00, mem=1414.5M)
% End Save power constraints data ... (date=03/30 18:21:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1414.6M, current mem=1414.6M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_floor_planned.enc.dat.tmp
#% End save design ... (date=03/30 18:21:02, total cpu=0:00:01.0, real=0:00:07.0, peak res=1442.5M, current mem=1417.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> saveDesign db/writeback_controller_insts_placed.enc
#% Begin save design ... (date=03/30 18:21:02, mem=1417.2M)
% Begin Save ccopt configuration ... (date=03/30 18:21:02, mem=1417.2M)
% End Save ccopt configuration ... (date=03/30 18:21:02, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.2M, current mem=1417.2M)
% Begin Save netlist data ... (date=03/30 18:21:02, mem=1417.2M)
Writing Binary DB to db/writeback_controller_insts_placed.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:21:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1417.6M, current mem=1417.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/30 18:21:03, mem=1417.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:21:03, total cpu=0:00:00.0, real=0:00:00.0, peak res=1417.7M, current mem=1417.7M)
Saving congestion map file db/writeback_controller_insts_placed.enc.dat.tmp/writeback_controller.route.congmap.gz ...
Saving preference file db/writeback_controller_insts_placed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:21:05, mem=1417.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1599.5M) ***
% End Save routing data ... (date=03/30 18:21:05, total cpu=0:00:00.0, real=0:00:01.0, peak res=1417.8M, current mem=1417.8M)
Saving special route data file in separate thread ...
Saving PG Conn data in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: savePGConnFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_insts_placed.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1610.5M) ***
Saving preRoute extracted patterns in file 'db/writeback_controller_insts_placed.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_insts_placed.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:21:07, mem=1418.0M)
% End Save power constraints data ... (date=03/30 18:21:07, total cpu=0:00:00.0, real=0:00:00.0, peak res=1418.0M, current mem=1418.0M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_insts_placed.enc.dat.tmp
#% End save design ... (date=03/30 18:21:08, total cpu=0:00:00.9, real=0:00:06.0, peak res=1448.6M, current mem=1418.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> zoomBox -18.04100 -16.33500 46.71400 41.63500
<CMD> zoomBox -22.59500 -22.05600 53.58800 46.14400
<CMD> zoomBox -48.10700 -53.27000 97.83600 77.38000
<CMD> zoomBox -52.60500 -62.69900 119.09300 91.00700
<CMD> zoomBox -57.54400 -73.67500 144.45400 107.15600
<CMD> zoomBox -86.97600 -140.24300 299.98900 206.17300
<CMD> zoomBox -53.86100 -117.94200 275.05900 176.51200
<CMD> zoomBox -154.29400 -197.24600 381.30000 282.22500
<CMD> zoomBox -207.65300 -330.15300 664.47300 450.58600
<CMD> zoomBox -120.49700 -279.89000 620.81000 383.73800
<CMD> loadIoFile writeback_controller.save.io
Reading IO assignment file "writeback_controller.save.io" ...
<CMD> zoomBox -167.71400 -331.67600 704.41200 449.06300
<CMD> zoomBox -121.17400 -280.22800 620.13300 383.40000
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -side Right -layer 4 -spreadType range -start 600.0 30.0 -end 600.0 70.0 -pin {clk reset}
Successfully spread [2] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1632.7M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox 82.48000 -132.20700 537.73600 275.34400
<CMD> zoomBox 176.94400 -67.65100 505.86600 226.80400
<CMD> zoomBox 245.19400 -21.01100 482.84100 191.73400
<CMD> zoomBox 313.76300 25.84900 459.70800 156.50100
<CMD> zoomBox 365.52700 61.76700 441.71200 129.96900
<CMD> zoomBox 391.55600 80.13700 431.32800 115.74100
<CMD> zoomBox 402.21600 87.62100 426.64300 109.48800
<CMD> zoomBox 408.47200 92.19300 423.47300 105.62200
<CMD> zoomBox 402.21600 87.62100 426.64300 109.48800
**ERROR: (IMPSYT-16268):	Only support 'start' and 'center' spread for single pin.
<CMD> zoomBox 397.98600 83.45000 437.76200 119.05800
<CMD> zoomBox 384.75400 69.08100 474.40000 149.33300
<CMD> zoomBox 376.15600 57.09800 500.23500 168.17500
<CMD> zoomBox 348.87900 7.77200 586.57500 220.56100
<CMD> zoomBox 320.76900 -46.79300 649.76100 247.72500
<CMD> zoomBox 260.74500 -169.16800 796.45500 310.40700
<CMD> zoomBox 196.53800 -211.72800 826.78500 352.47800
<CMD> zoomBox 120.56800 -261.65500 862.03600 402.11700
<CMD> zoomBox -72.49800 -446.68600 1134.86000 634.15700
<CMD> zoomBox -20.05400 -308.85600 852.26300 472.05400
<CMD> zoomBox -218.80500 -510.35300 1201.61700 761.22800
<CMD> zoomBox -181.58200 -360.94700 844.67400 557.77100
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -side Top -layer 4 -spreadType range -start 40.0 100.0 -end 560.0 100.0 -pin {pk_out_0__data__0_ pk_out_0__data__1_ pk_out_0__data__2_ pk_out_0__data__3_ pk_out_0__data__4_ pk_out_0__data__5_ pk_out_0__data__6_ pk_out_0__data__7_ pk_out_0__PE_state__0_ pk_out_0__PE_state__1_ pk_out_0__PE_state__2_ pk_out_1__data__0_ pk_out_1__data__1_ pk_out_1__data__2_ pk_out_1__data__3_ pk_out_1__data__4_ pk_out_1__data__5_ pk_out_1__data__6_ pk_out_1__data__7_ pk_out_1__PE_state__0_ pk_out_1__PE_state__1_ pk_out_1__PE_state__2_ pk_out_2__data__0_ pk_out_2__data__1_ pk_out_2__data__2_ pk_out_2__data__3_ pk_out_2__data__4_ pk_out_2__data__5_ pk_out_2__data__6_ pk_out_2__data__7_ pk_out_2__PE_state__0_ pk_out_2__PE_state__1_ pk_out_2__PE_state__2_ pk_out_3__data__0_ pk_out_3__data__1_ pk_out_3__data__2_ pk_out_3__data__3_ pk_out_3__data__4_ pk_out_3__data__5_ pk_out_3__data__6_ pk_out_3__data__7_ pk_out_3__PE_state__0_ pk_out_3__PE_state__1_ pk_out_3__PE_state__2_}
Successfully spread [44] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1630.8M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> zoomBox -645.96900 -544.98000 1025.11800 951.00000
<CMD> zoomBox -420.40500 -369.20800 786.95600 711.63800
<CMD> zoomBox 47.46900 -155.92000 677.72000 408.28900
<CMD> zoomBox 255.74400 -51.46900 642.79800 295.02700
<CMD> zoomBox 409.37400 27.65100 611.42000 208.52500
<CMD> zoomBox 469.68700 58.10900 593.77000 169.19000
<CMD> zoomBox 504.18700 74.02800 580.39000 142.24600
<CMD> zoomBox 530.00800 86.23100 569.78800 121.84300
<CMD> zoomBox 547.01200 93.50200 564.66400 109.30400
<CMD> zoomBox 554.51300 96.70900 562.34700 103.72200
<CMD> zoomBox 555.94100 97.46700 561.60200 102.53500
<CMD> zoomBox 557.21100 98.21400 560.68900 101.32800
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomBox 538.14400 96.19200 547.36900 104.45000
<CMD> zoomBox 529.12500 88.58700 553.58500 110.48400
<CMD> zoomBox 522.20700 78.65000 562.03800 114.30700
<CMD> zoomBox 505.97500 54.82200 582.27900 123.13000
<CMD> zoomBox 474.79100 8.63300 620.96500 139.49000
<CMD> zoomBox 415.05100 -79.85100 695.07600 170.83100
<CMD> zoomBox 455.22200 -45.22100 601.39800 85.63800
<CMD> zoomBox 479.41800 -23.44600 544.27700 34.61700
<CMD> zoomBox 488.44100 -12.89800 522.29800 17.41100
<CMD> zoomBox 493.63300 -5.59100 511.30700 10.23100
<CMD> zoomBox 496.35300 -2.04000 505.58000 6.22000
<CMD> zoomBox 497.82000 -0.98200 502.63700 3.33000
<CMD> zoomBox 498.06200 -0.84500 502.15700 2.82100
<CMD> zoomBox 498.27900 -0.75600 501.76000 2.36000
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> panPage -1 0
<CMD> zoomBox 484.16800 -1.97000 495.02900 7.75300
<CMD> zoomBox 479.32400 -4.20800 503.80300 17.70600
<CMD> zoomBox 467.26100 -8.09300 514.15500 33.88700
<CMD> zoomBox 421.13700 -21.33100 545.47800 89.98100
<CMD> zoomBox 308.95200 -47.57800 589.18800 203.29300
<CMD> zoomBox 390.22600 -22.16900 514.56900 89.14500
<CMD> zoomBox 418.51900 -12.48300 483.43000 45.62600
<CMD> zoomBox 433.08800 -7.06600 466.97300 23.26800
<CMD> zoomBox 437.62500 -4.99800 462.10700 16.91900
<CMD> zoomBox 445.77800 -1.23300 453.62800 5.79400
<CMD> zoomBox 446.84600 -0.74400 452.51800 4.33400
<CMD> zoomBox 448.17500 -0.13400 451.13600 2.51700
<CMD> getPinAssignMode -pinEditInBatch -quiet
<CMD> setPinAssignMode -pinEditInBatch true
<CMD> editPin -pinWidth 0.2 -pinDepth 0.6 -fixOverlap 1 -spreadDirection clockwise -side Top -layer 4 -spreadType range -start 40.0 100.0 -end 559.2 100.0 -pin {pk_out_0__data__0_ pk_out_0__data__1_ pk_out_0__data__2_ pk_out_0__data__3_ pk_out_0__data__4_ pk_out_0__data__5_ pk_out_0__data__6_ pk_out_0__data__7_ pk_out_0__PE_state__0_ pk_out_0__PE_state__1_ pk_out_0__PE_state__2_ pk_out_1__data__0_ pk_out_1__data__1_ pk_out_1__data__2_ pk_out_1__data__3_ pk_out_1__data__4_ pk_out_1__data__5_ pk_out_1__data__6_ pk_out_1__data__7_ pk_out_1__PE_state__0_ pk_out_1__PE_state__1_ pk_out_1__PE_state__2_ pk_out_2__data__0_ pk_out_2__data__1_ pk_out_2__data__2_ pk_out_2__data__3_ pk_out_2__data__4_ pk_out_2__data__5_ pk_out_2__data__6_ pk_out_2__data__7_ pk_out_2__PE_state__0_ pk_out_2__PE_state__1_ pk_out_2__PE_state__2_ pk_out_3__data__0_ pk_out_3__data__1_ pk_out_3__data__2_ pk_out_3__data__3_ pk_out_3__data__4_ pk_out_3__data__5_ pk_out_3__data__6_ pk_out_3__data__7_ pk_out_3__PE_state__0_ pk_out_3__PE_state__1_ pk_out_3__PE_state__2_}
Successfully spread [44] pins.
editPin : finished (cpu = 0:00:00.0 real = 0:00:00.0, mem = 1631.0M).
<CMD> setPinAssignMode -pinEditInBatch false
<CMD> saveIoFile -locations writeback_controller.save.io
Dumping FTerm of cell writeback_controller to file
<CMD> zoomBox 448.07300 -0.41900 451.55700 2.70000
<CMD> zoomBox 447.95300 -0.75400 452.05200 2.91500
<CMD> zoomBox 447.21900 -2.80000 455.07300 4.23100
<CMD> zoomBox 446.57500 -4.44300 457.44600 5.28900
<CMD> zoomBox 441.80600 -14.29200 470.62900 11.51100
<CMD> zoomBox 432.83000 -28.49700 488.04500 20.93200
<CMD> zoomBox 406.94600 -64.32100 531.39000 47.08300
<CMD> zoomBox 348.61300 -145.05700 629.08000 106.02100
<CMD> zoomBox 244.95300 -277.62100 782.24100 203.36600
<CMD> zoomBox 8.17200 -488.15900 1037.44700 433.26200
<CMD> zoomBox -369.75800 -770.10800 1306.24500 730.27200
<CMD> zoomBox -270.23900 -653.02700 1154.36400 622.29700
<CMD> zoomBox -107.09600 -480.67900 922.18000 440.74300
<CMD> clearGlobalNets
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose -override
54 new gnd-pin connections were made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose -override
54 new pwr-pin connections were made to global net 'VDD'.
<CMD> globalNetConnect VSS -type tielo -inst * -verbose
<CMD> globalNetConnect VDD -type tiehi -inst * -verbose
<CMD> addRing -type core_rings -around default_power_domain -nets {VDD VSS} -center 1 -width 2 -spacing 1 -layer {top M2 bottom M2 left M3 right M3} -rectangle 1

Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1635.1M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M2   |        4       |       NA       |
|   V2   |        8       |        0       |
|   M3   |        4       |       NA       |
+--------+----------------+----------------+
<CMD> saveDesign db/writeback_controller_pad_power_defined.enc
#% Begin save design ... (date=03/30 18:25:50, mem=1438.7M)
% Begin Save ccopt configuration ... (date=03/30 18:25:50, mem=1438.7M)
% End Save ccopt configuration ... (date=03/30 18:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1438.8M, current mem=1438.8M)
% Begin Save netlist data ... (date=03/30 18:25:51, mem=1438.8M)
Writing Binary DB to db/writeback_controller_pad_power_defined.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1441.9M, current mem=1441.9M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=03/30 18:25:51, mem=1442.6M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:25:51, total cpu=0:00:00.0, real=0:00:00.0, peak res=1442.6M, current mem=1442.6M)
Saving preference file db/writeback_controller_pad_power_defined.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:25:52, mem=1442.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1669.6M) ***
% End Save routing data ... (date=03/30 18:25:53, total cpu=0:00:00.0, real=0:00:01.0, peak res=1442.9M, current mem=1442.9M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
Saving PG file db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:25:53 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1683.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1683.6M) ***
Saving preRoute extracted patterns in file 'db/writeback_controller_pad_power_defined.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_pad_power_defined.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:25:54, mem=1443.7M)
% End Save power constraints data ... (date=03/30 18:25:54, total cpu=0:00:00.0, real=0:00:00.0, peak res=1443.7M, current mem=1443.7M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_pad_power_defined.enc.dat.tmp
#% End save design ... (date=03/30 18:25:55, total cpu=0:00:00.8, real=0:00:05.0, peak res=1473.1M, current mem=1444.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> sroute -allowJogging 0 -connect corePin -nets {VSS VDD} -layerChangeRange {M1 M1} -crossoverViaTopLayer M1
#% Begin sroute (date=03/30 18:25:55, mem=1444.2M)
**WARN: (IMPSR-4053):	Option -crossoverViaTopLayer is obsolete and has been replaced by -crossoverViaLayerRange. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update the script to use -crossoverViaLayerRange.
*** Begin SPECIAL ROUTE on Thu Mar 30 18:25:55 2023 ***
SPECIAL ROUTE ran on directory: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller
SPECIAL ROUTE ran on machine: caen-vnc-mi05.engin.umich.edu (Linux 4.18.0-372.9.1.el8.x86_64 Xeon 2.39Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaTopLayer set to 1
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStraightConnections set to "straightWithChanges"
srouteTopLayerLimit set to 1
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 3145.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 16 layers, 8 routing layers, 0 overlap layer
Read in 535 macros, 15 used
Read in 14 components
  14 core components: 14 unplaced, 0 placed, 0 fixed
Read in 55 physical pins
  55 physical pins: 0 unplaced, 55 placed, 0 fixed
Read in 55 nets
Read in 2 special nets, 2 routed
Read in 83 terminals
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-554):	The specified top target layer is beyond top routing layer. Set top target layer to 1.
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
**WARN: (IMPSR-486):	Ring/Stripe at (4.000, 4.000) (6.000, 94.400) on layer M3 is out of layer range and is ignored. The ports will route to other nearby rings/stripes. (Same type of warning will be suppressed)
  Number of Core ports routed: 0  open: 48
  Number of Followpin connections: 24
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 3147.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 55 io pins ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 24 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       24       |       NA       |
+--------+----------------+----------------+
#% End sroute (date=03/30 18:25:55, total cpu=0:00:00.3, real=0:00:00.0, peak res=1453.7M, current mem=1453.7M)
<CMD> setAddStripeMode -stacked_via_bottom_layer M1 -max_via_size {blockPin 100% 100% 100%}
<CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
<CMD> addStripe -nets {VDD VSS} -direction vertical -layer M4 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 578
#% Begin addStripe (date=03/30 18:25:55, mem=1453.7M)

Initialize fgc environment(mem: 1672.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Stripe generation is complete.
vias are now being generated.
addStripe created 56 wires.
ViaGen created 2240 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   V1   |       672      |        0       |
|   V2   |       784      |        0       |
|   V3   |       784      |        0       |
|   M4   |       56       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/30 18:25:55, total cpu=0:00:00.1, real=0:00:01.0, peak res=1455.1M, current mem=1455.1M)
<CMD> setAddStripeMode -stacked_via_bottom_layer M2 -max_via_size {blockPin 100% 100% 100%}
<CMD> setAddStripeMode -stacked_via_top_layer M4 -max_via_size {blockPin 100% 100% 100%}
<CMD> addStripe -nets {VDD VSS} -direction horizontal -layer M3 -width 2 -spacing 2 -set_to_set_distance 20 -start 22 -stop 78
#% Begin addStripe (date=03/30 18:25:56, mem=1455.1M)

Initialize fgc environment(mem: 1672.9M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1672.9M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
**WARN: (IMPPP-4055):	The run time of addStripe will degrade with multiple cpu setting according to the number of stripe sets, ignore the setting of setMultiCpuUsage in addStripe.
Type 'man IMPPP-4055' for more detail.
Stripe generation is complete.
vias are now being generated.
addStripe created 12 wires.
ViaGen created 180 vias, deleted 84 vias to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M3   |        6       |       NA       |
|   V3   |       180      |       84       |
|   M4   |        6       |       NA       |
+--------+----------------+----------------+
#% End addStripe (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.4M, current mem=1455.4M)
<CMD> saveDesign db/writeback_controller_power_grid.enc
#% Begin save design ... (date=03/30 18:25:56, mem=1455.4M)
% Begin Save ccopt configuration ... (date=03/30 18:25:56, mem=1455.4M)
% End Save ccopt configuration ... (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.6M, current mem=1455.6M)
% Begin Save netlist data ... (date=03/30 18:25:56, mem=1455.6M)
Writing Binary DB to db/writeback_controller_power_grid.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.6M, current mem=1455.6M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/30 18:25:56, mem=1455.7M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:25:56, total cpu=0:00:00.0, real=0:00:00.0, peak res=1455.7M, current mem=1455.7M)
Saving congestion map file db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.route.congmap.gz ...
Saving preference file db/writeback_controller_power_grid.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 48 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/30 18:25:58, mem=1456.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1673.5M) ***
% End Save routing data ... (date=03/30 18:25:58, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.0M, current mem=1456.0M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:25:58 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=1704.5M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1696.5M) ***
Saving preRoute extracted patterns in file 'db/writeback_controller_power_grid.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_power_grid.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:26:00, mem=1456.2M)
% End Save power constraints data ... (date=03/30 18:26:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.2M, current mem=1456.2M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_power_grid.enc.dat.tmp
#% End save design ... (date=03/30 18:26:01, total cpu=0:00:00.9, real=0:00:05.0, peak res=1486.8M, current mem=1456.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDesignMode -process 130
##  Process: 130           (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 130nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.4.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
<CMD> setOptMode -drcMargin 0.1 -fixDRC true -fixFanoutLoad true -addInst true -addInstancePrefix PLACED -usefulSkew false -restruct false -allEndPoints true -effort high -maxLength 1000 -setupTargetSlack 0.05 -holdTargetSlack 0.05
<CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setPlaceMode -timingDriven true -maxDensity 0.8 -uniformDensity true
<CMD> timeDesign -prePlace
*** timeDesign #1 [begin] : totSession cpu/real = 0:01:10.5/0:07:22.8 (0.2), mem = 1675.5M
Setting timing_disable_library_data_to_data_checks to 'true'.
Setting timing_disable_user_data_to_data_checks to 'true'.
Multithreaded Timing Analysis is initialized with 6 threads

Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=1916.02 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=1916.02)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 98
End delay calculation. (MEM=2366.71 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2366.71 CPU=0:00:00.5 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:03.0 totSessionCpu=0:01:13 mem=2318.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.575  |  0.988  |  0.575  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

Density: 1.502%
------------------------------------------------------------------
Set Using Default Delay Limit as 1000.
Resetting back High Fanout Nets as non-ideal
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir ./timingReports
Total CPU time: 2.48 sec
Total Real time: 4.0 sec
Total Memory Usage: 2119.199219 Mbytes
*** timeDesign #1 [finish] : cpu/real = 0:00:02.5/0:00:04.6 (0.5), totSession cpu/real = 0:01:12.9/0:07:27.4 (0.2), mem = 2119.2M
<CMD> place_opt_design -out_dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_placed
**INFO: User settings:
setDesignMode -process                      130
setExtractRCMode -coupling_c_th             0.4
setExtractRCMode -relative_c_th             1
setExtractRCMode -total_c_th                0
setDelayCalMode -enable_high_fanout         true
setDelayCalMode -engine                     aae
setDelayCalMode -ignoreNetLoad              false
setDelayCalMode -socv_accuracy_mode         low
setOptMode -addInst                         true
setOptMode -addInstancePrefix               PLACED
setOptMode -allEndPoints                    true
setOptMode -drcMargin                       0.1
setOptMode -effort                          high
setOptMode -fixDrc                          true
setOptMode -fixFanoutLoad                   true
setOptMode -holdTargetSlack                 0.05
setOptMode -maxLength                       1000
setOptMode -restruct                        false
setOptMode -setupTargetSlack                0.05
setOptMode -usefulSkew                      false
setPlaceMode -place_global_max_density      0.8
setPlaceMode -place_global_uniform_density  true
setPlaceMode -timingDriven                  true
setAnalysisMode -analysisType               single
setAnalysisMode -checkType                  setup
setAnalysisMode -clkSrcPath                 false
setAnalysisMode -clockPropagation           forcedIdeal

*** place_opt_design #1 [begin] : totSession cpu/real = 0:01:13.0/0:07:27.5 (0.2), mem = 2119.2M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:13.0/0:07:27.7 (0.2), mem = 2119.2M
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 77 (89.5%) nets
3		: 3 (3.5%) nets
4     -	14	: 4 (4.7%) nets
15    -	39	: 2 (2.3%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 0 (0.0%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
**WARN: (IMPSP-196):	User sets both -place_global_uniform_density and -place_global_initial_padding_level options. Overriding -place_global_initial_padding_level to 5.
Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
Scan chains were not defined.
#std cell=54 (0 fixed + 54 movable) #buf cell=0 #inv cell=5 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=86 #term=231 #term/net=2.69, #fixedIo=55, #floatIo=0, #fixedPin=0, #floatPin=39
stdCell: 54 single + 0 double + 0 multi
Total standard cell length = 0.2024 (mm), area = 0.0007 (mm^2)
Average module density = 0.015.
Density for the design = 0.015.
       = stdcell_area 506 sites (729 um^2) / alloc_area 33695 sites (48521 um^2).
Pin Density = 0.006856.
            = total # of pins 231 / total area 33695.
Enabling multi-CPU acceleration with 6 CPU(s) for placement
=== lastAutoLevel = 8 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 6.761e+03 (4.92e+03 1.85e+03)
              Est.  stn bbox = 7.045e+03 (5.17e+03 1.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2157.3M
Iteration  2: Total net bbox = 6.761e+03 (4.92e+03 1.85e+03)
              Est.  stn bbox = 7.045e+03 (5.17e+03 1.87e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2157.3M
Edge Data Id : 872 / 4294967295
Data Id : 782 / 4294967295
*** Finished SKP initialization (cpu=0:00:02.4, real=0:00:03.0)***
Iteration  3: Total net bbox = 5.100e+03 (3.51e+03 1.59e+03)
              Est.  stn bbox = 5.551e+03 (3.92e+03 1.63e+03)
              cpu = 0:00:02.6 real = 0:00:03.0 mem = 2729.0M
Iteration  4: Total net bbox = 4.946e+03 (3.44e+03 1.50e+03)
              Est.  stn bbox = 5.387e+03 (3.84e+03 1.55e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2761.0M
Iteration  5: Total net bbox = 4.946e+03 (3.44e+03 1.50e+03)
              Est.  stn bbox = 5.387e+03 (3.84e+03 1.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2761.0M
Iteration  6: Total net bbox = 4.785e+03 (3.37e+03 1.41e+03)
              Est.  stn bbox = 5.232e+03 (3.78e+03 1.45e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2825.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Iteration  7: Total net bbox = 5.315e+03 (3.86e+03 1.45e+03)
              Est.  stn bbox = 6.011e+03 (4.51e+03 1.50e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 2665.0M
Iteration  8: Total net bbox = 5.315e+03 (3.86e+03 1.45e+03)
              Est.  stn bbox = 6.011e+03 (4.51e+03 1.50e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2665.0M
Iteration  9: Total net bbox = 4.834e+03 (3.36e+03 1.47e+03)
              Est.  stn bbox = 5.308e+03 (3.78e+03 1.53e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 2857.0M
Iteration 10: Total net bbox = 4.859e+03 (3.37e+03 1.49e+03)
              Est.  stn bbox = 5.337e+03 (3.79e+03 1.54e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 2857.0M
Iteration 11: Total net bbox = 5.392e+03 (3.87e+03 1.53e+03)
              Est.  stn bbox = 6.124e+03 (4.53e+03 1.59e+03)
              cpu = 0:00:00.9 real = 0:00:02.0 mem = 2665.0M
Iteration 12: Total net bbox = 5.392e+03 (3.87e+03 1.53e+03)
              Est.  stn bbox = 6.124e+03 (4.53e+03 1.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2665.0M
Iteration 13: Total net bbox = 5.392e+03 (3.87e+03 1.53e+03)
              Est.  stn bbox = 6.124e+03 (4.53e+03 1.59e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 2665.0M
Finished Global Placement (cpu=0:00:03.8, real=0:00:06.0, mem=2665.0M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:18 mem=2665.0M) ***
Total net bbox length = 5.392e+03 (3.866e+03 1.526e+03) (ext = 2.703e+03)
Move report: Detail placement moves 54 insts, mean move: 0.77 um, max move: 1.99 um 
	Max move on inst (U22): (219.73, 62.92) --> (219.80, 61.00)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2665.0MB
Summary Report:
Instances move: 54 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.77 um
Max displacement: 1.99 um (Instance: U22) (219.726, 62.918) -> (219.8, 61)
	Length: 6 sites, height: 1 rows, site name: IBM13SITE, cell type: AOI22X1TR
Total net bbox length = 5.240e+03 (3.742e+03 1.498e+03) (ext = 2.661e+03)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 2665.0MB
*** Finished refinePlace (0:01:18 mem=2665.0M) ***
*** Finished Initial Placement (cpu=0:00:04.1, real=0:00:06.0, mem=2663.0M) ***
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setupAnalysis
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 4092 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4092
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 86 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.335200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2665.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   192 
[NR-eGR]  M2  (2V)           688   276 
[NR-eGR]  M3  (3H)          3776    61 
[NR-eGR]  M4  (4V)           986     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5450   529 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5240um
[NR-eGR] Total length: 5450um, number of vias: 529
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 504um, number of vias: 45
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.02 seconds, mem = 2665.0M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.1, real=0:00:00.0)***
Tdgp not successfully inited but do clear! skip clearing
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 8, mem = 2393.0M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.0/0:00:08.3 (0.6), totSession cpu/real = 0:01:18.0/0:07:36.0 (0.2), mem = 2393.0M
Enable CTE adjustment.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1724.5M, totSessionCpu=0:01:18 **
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:18.0/0:07:36.0 (0.2), mem = 2393.0M
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 1730.0M, totSessionCpu=0:01:19 **
*** optDesign -preCTS ***
DRC Margin: user margin 0.1; extra margin 0.2
Setup Target Slack: user slack 0.05; extra slack 0.0
Hold Target Slack: user slack 0.05
Multi-VT timing optimization disabled based on library information.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2399.03 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 4092 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4092
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 86 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.342400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   192 
[NR-eGR]  M2  (2V)           654   276 
[NR-eGR]  M3  (3H)          3773    63 
[NR-eGR]  M4  (4V)          1020     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5447   531 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5240um
[NR-eGR] Total length: 5447um, number of vias: 531
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 504um, number of vias: 46
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.15 sec, Curr Mem: 2399.03 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design writeback_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2399.027M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2455.81)
Total number of fetched objects 98
End delay calculation. (MEM=2698.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2698.43 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:01:21 mem=2698.4M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.113  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   37    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.502%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:04, mem = 1816.5M, totSessionCpu=0:01:21 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:04.2 (0.6), totSession cpu/real = 0:01:20.7/0:07:40.2 (0.2), mem = 2486.4M
** INFO : this run is activating medium effort placeOptDesign flow
*** Starting optimizing excluded clock nets MEM= 2486.4M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2486.4M) ***
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.8/0:07:40.4 (0.2), mem = 2486.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:01:20.9/0:07:40.5 (0.2), mem = 2563.0M
End: GigaOpt Route Type Constraints Refinement
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:20.9/0:07:40.7 (0.2), mem = 2563.0M
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 16 candidate Buffer cells
*info: There are 15 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__7_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__6_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__5_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__4_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__3_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__2_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__1_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_3__0_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__7_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__6_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__5_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__4_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__3_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__2_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__1_ is an undriven net with 1 fanouts.
**WARN: (IMPOPT-7098):	WARNING: CNN_out_data_2__0_ is an undriven net with 1 fanouts.
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.5/0:00:02.1 (0.7), totSession cpu/real = 0:01:22.5/0:07:42.8 (0.2), mem = 2527.7M

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Activate optFanout-based MLT
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:22.6/0:07:42.9 (0.2), mem = 2659.8M
*info: 1 clock net excluded
*info: 33 no-driver nets excluded.
** GigaOpt Global Opt WNS Slack 0.050  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-------------+---------+---------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   | Worst View  |Pathgroup|      End Point      |
+--------+--------+---------+------------+--------+-------------+---------+---------------------+
|   0.050|   0.000|    1.50%|   0:00:00.0| 2857.8M|setupAnalysis|       NA| NA                  |
+--------+--------+---------+------------+--------+-------------+---------+---------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2857.8M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2857.8M) ***
** GigaOpt Global Opt End WNS Slack 0.050  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.8 (0.9), totSession cpu/real = 0:01:24.2/0:07:44.7 (0.2), mem = 2553.4M
End: GigaOpt Global Optimization
Deactivate optFanout-based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.3/0:07:44.9 (0.2), mem = 2846.8M
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 1.50
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    1.50%|        -|   0.050|   0.000|   0:00:00.0| 2848.8M|
|    1.50%|        0|   0.050|   0.000|   0:00:00.0| 2848.8M|
|    1.50%|        0|   0.050|   0.000|   0:00:00.0| 2848.8M|
|    1.48%|        4|   0.050|   0.000|   0:00:00.0| 2989.3M|
|    1.48%|        0|   0.050|   0.000|   0:00:00.0| 2989.3M|
|    1.48%|        0|   0.050|   0.000|   0:00:00.0| 2989.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 1.48

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.5 (0.9), totSession cpu/real = 0:01:25.6/0:07:46.4 (0.2), mem = 2989.3M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=2574.52M, totSessionCpu=0:01:26).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:25.6/0:07:46.5 (0.2), mem = 2574.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
SKP will enable view:
  setupAnalysis
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 4092 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4092
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 86 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.338800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.05 seconds, mem = 2576.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
*** Finished SKP initialization (cpu=0:00:00.2, real=0:00:01.0)***
Iteration  6: Total net bbox = 5.077e+03 (3.77e+03 1.31e+03)
              Est.  stn bbox = 5.716e+03 (4.36e+03 1.36e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3028.4M
Iteration  7: Total net bbox = 5.049e+03 (3.75e+03 1.29e+03)
              Est.  stn bbox = 5.687e+03 (4.34e+03 1.34e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3028.4M
Iteration  8: Total net bbox = 5.035e+03 (3.73e+03 1.30e+03)
              Est.  stn bbox = 5.667e+03 (4.32e+03 1.35e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3028.4M
Iteration  9: Total net bbox = 5.111e+03 (3.75e+03 1.36e+03)
              Est.  stn bbox = 5.743e+03 (4.33e+03 1.41e+03)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 3028.4M
Iteration 10: Total net bbox = 5.169e+03 (3.78e+03 1.39e+03)
              Est.  stn bbox = 5.802e+03 (4.36e+03 1.45e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3060.4M
Move report: Timing Driven Placement moves 54 insts, mean move: 15.15 um, max move: 117.94 um 
	Max move on inst (U39): (587.80, 68.20) --> (480.65, 78.99)

Finished Incremental Placement (cpu=0:00:01.3, real=0:00:02.0, mem=2868.4M)
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
*** Starting refinePlace (0:01:27 mem=2868.4M) ***
Total net bbox length = 5.273e+03 (3.859e+03 1.414e+03) (ext = 2.935e+03)
Move report: Detail placement moves 54 insts, mean move: 0.48 um, max move: 1.66 um 
	Max move on inst (U50): (142.76, 73.90) --> (142.60, 75.40)
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2868.4MB
Summary Report:
Instances move: 54 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.48 um
Max displacement: 1.66 um (Instance: U50) (142.756, 73.899) -> (142.6, 75.4)
	Length: 4 sites, height: 1 rows, site name: IBM13SITE, cell type: NAND2X1TR
Total net bbox length = 5.128e+03 (3.745e+03 1.383e+03) (ext = 2.913e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2868.4MB
*** Finished refinePlace (0:01:27 mem=2868.4M) ***
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 4092 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4092
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 86 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 2868.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   192 
[NR-eGR]  M2  (2V)           500   260 
[NR-eGR]  M3  (3H)          3764    65 
[NR-eGR]  M4  (4V)           987     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5252   517 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5128um
[NR-eGR] Total length: 5252um, number of vias: 517
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 484um, number of vias: 37
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.08 seconds, mem = 2868.4M
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:01.6, real=0:00:03.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=2612.4M)
Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design writeback_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2612.418M)
Compute RC Scale Done ...
**optDesign ... cpu = 0:00:09, real = 0:00:14, mem = 1820.9M, totSessionCpu=0:01:27 **
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2642.73)
Total number of fetched objects 98
End delay calculation. (MEM=2883.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2883.83 CPU=0:00:00.1 REAL=0:00:00.0)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.2/0:00:03.6 (0.6), totSession cpu/real = 0:01:27.8/0:07:50.1 (0.2), mem = 2883.8M
*** Timing Is met
*** Check timing (0:00:00.0)
Activate preCTS path group based MLT
Deactivate preCTS path group based MLT
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.0/0:07:50.3 (0.2), mem = 3075.7M
Reclaim Optimization WNS Slack 0.050  TNS Slack 0.000 Density 1.48
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    1.48%|        -|   0.050|   0.000|   0:00:00.0| 3075.7M|
|    1.48%|        0|   0.050|   0.000|   0:00:00.0| 3075.7M|
|    1.48%|        0|   0.050|   0.000|   0:00:00.0| 3075.7M|
|    1.47%|        2|   0.050|   0.000|   0:00:00.0| 3107.3M|
|    1.47%|        0|   0.050|   0.000|   0:00:00.0| 3107.3M|
|    1.47%|        0|   0.050|   0.000|   0:00:00.0| 3107.3M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.050  TNS Slack 0.000 Density 1.47

Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 2, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.5) (real = 0:00:01.0) **
*** Starting refinePlace (0:01:28 mem=3105.3M) ***
Total net bbox length = 5.129e+03 (3.746e+03 1.383e+03) (ext = 2.914e+03)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3105.3MB
Summary Report:
Instances move: 0 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Total net bbox length = 5.129e+03 (3.746e+03 1.383e+03) (ext = 2.914e+03)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3105.3MB
*** Finished refinePlace (0:01:28 mem=3105.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (3105.3M) ***

*** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=3105.3M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.6/0:00:00.7 (0.8), totSession cpu/real = 0:01:28.5/0:07:51.0 (0.2), mem = 3105.3M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=2682.43M, totSessionCpu=0:01:29).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:28.5/0:07:51.1 (0.2), mem = 2682.4M
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  1.47%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.08|     0.00|       0|       0|       0|  1.47%| 0:00:00.0|  2974.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2974.3M) ***

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.3/0:00:00.5 (0.7), totSession cpu/real = 0:01:28.9/0:07:51.6 (0.2), mem = 2683.0M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:29 mem=2683.0M) ***

Starting Small incrNP...
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2683.0M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.0MB
Summary Report:
Instances move: 0 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2683.0MB
*** Finished refinePlace (0:01:29 mem=2683.0M) ***
Register exp ratio and priority group on 0 nets on 102 nets : 

Active setup views:
 setupAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design writeback_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2623.012M)
Skewing Data Summary (End_of_FINAL)
--------------------------------------------------
 Total skewed count:0
--------------------------------------------------
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (6 T). (MEM=2661.24)
Total number of fetched objects 98
End delay calculation. (MEM=2902.34 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=2902.34 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:01:30 mem=2902.3M)
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 4092 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4092
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 86 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.05 sec, Real: 0.11 sec, Curr Mem: 2934.34 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_placed
**optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 1910.0M, totSessionCpu=0:01:30 **

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.077  |  0.944  |  0.077  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.466%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:21, mem = 1910.5M, totSessionCpu=0:01:30 **
*** Finished optDesign ***
Disable CTE adjustment.
**place_opt_design ... cpu = 0:00:17, real = 0:00:30, mem = 2650.3M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPSP-196            1  User sets both -place_global_uniform_den...
WARNING   IMPSP-9025           2  No scan chain specified/traced.          
WARNING   IMPOPT-7098         16  WARNING: %s is an undriven net with %d f...
WARNING   IMPPSP-1003         20  Found use of '%s'. This will continue to...
*** Message Summary: 39 warning(s), 0 error(s)

*** place_opt_design #1 [finish] : cpu/real = 0:00:17.1/0:00:30.1 (0.6), totSession cpu/real = 0:01:30.0/0:07:57.6 (0.2), mem = 2650.3M
<CMD> setDrawView place
<CMD> checkPlace /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/placement_check.txt
Begin checking placement ... (start mem=2650.3M, init mem=2650.3M)
*info: Placed = 54            
*info: Unplaced = 0           
Placement Density:1.47%(711/48521)
Placement Density (including fixed std cells):1.47%(711/48521)
Finished checkPlace (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2650.3M)
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> saveDesign db/writeback_controller_placed_prects.enc
#% Begin save design ... (date=03/30 18:26:36, mem=1867.2M)
% Begin Save ccopt configuration ... (date=03/30 18:26:36, mem=1867.2M)
% End Save ccopt configuration ... (date=03/30 18:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1867.4M, current mem=1867.4M)
% Begin Save netlist data ... (date=03/30 18:26:36, mem=1867.4M)
Writing Binary DB to db/writeback_controller_placed_prects.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.7M, current mem=1868.7M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=03/30 18:26:36, mem=1868.9M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:26:36, total cpu=0:00:00.0, real=0:00:00.0, peak res=1868.9M, current mem=1868.9M)
Saving preference file db/writeback_controller_placed_prects.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... 48 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save routing data ... (date=03/30 18:26:38, mem=1869.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=2652.9M) ***
% End Save routing data ... (date=03/30 18:26:39, total cpu=0:00:00.0, real=0:00:01.0, peak res=1869.4M, current mem=1869.4M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:26:39 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2682.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2674.9M) ***
Saving rc congestion map db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.congmap.gz ...
Saving preRoute extracted patterns in file 'db/writeback_controller_placed_prects.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_placed_prects.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:26:41, mem=1869.8M)
% End Save power constraints data ... (date=03/30 18:26:41, total cpu=0:00:00.0, real=0:00:00.0, peak res=1869.8M, current mem=1869.8M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_placed_prects.enc.dat.tmp
#% End save design ... (date=03/30 18:26:42, total cpu=0:00:00.9, real=0:00:06.0, peak res=1870.2M, current mem=1870.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setTrialRouteMode -maxRouteLayer 4 -minRouteLayer 2
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
**WARN: (IMPTR-9998):	The setTrialRouteMode command is obsolete and should not be used anymore.  It still works in this release but will be removed in a future release.  You should change to use setRouteMode to set modes for earlyGlobalRoute which is the replacement tool for trialRoute.
<CMD> setAnalysisMode -cppr both -analysisType onChipVariation
<CMD> setExtractRCMode -engine preRoute -effortLevel medium
**WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
Type 'man IMPEXT-3493' for more detail.
<CMD> extractRC
Extraction called for design 'writeback_controller' of instances=54 and nets=141 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design writeback_controller.
RC Extraction called in multi-corner(1) mode.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Skipped RC grid update for preRoute extraction.
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 2522.168M)
**WARN: The setCCOptMode/set_ccopt_mode command is obsolete and will be removed in a future release. This command still works in this release, but to avoid this warning and to ensure compatibility with future releases, transition to set_ccopt_property.
<CMD> set_ccopt_property target_max_trans -net_type top 0.1
<CMD> set_ccopt_property target_max_trans -net_type trunk 0.1
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property use_inverters true
<CMD> set_ccopt_property target_max_trans 0.1
<CMD> set_ccopt_property target_skew 0.1
<CMD> set_ccopt_property target_insertion_delay 0.1
<CMD_INTERNAL> set_ccopt_effort -high
**WARN: (IMPCCOPT-2315):	The command 'set_ccopt_effort' will be obsolete and no longer supported. 'set_ccopt_effort -high' is mapped to 'setOptMode -usefulSkewCCOpt extreme'.
<CMD> create_ccopt_clock_tree_spec -file ccopt.spec
Creating clock tree spec for modes (timing configs): typConstraintMode
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: ccopt.spec
<CMD> get_ccopt_clock_trees
<CMD_INTERNAL> ccopt_check_and_flatten_ilms_no_restore
<CMD> set_ccopt_property cts_is_sdc_clock_root -pin clk true
<CMD> create_ccopt_clock_tree -name clk -source clk -no_skew_group
Extracting original clock gating for clk...
  clock_tree clk contains 14 sinks and 0 clock gates.
Extracting original clock gating for clk done.
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -early -clock_tree clk 0.100
<CMD> set_ccopt_property target_max_trans_sdc -delay_corner worstDelay -late -clock_tree clk 0.100
<CMD> set_ccopt_property source_driver -clock_tree clk {INVX2TR/A INVX2TR/Y}
<CMD> set_ccopt_property clock_period -pin clk 1.5
<CMD> set_ccopt_property timing_connectivity_info {}
<CMD> create_ccopt_skew_group -name clk/typConstraintMode -sources clk -auto_sinks
The skew group clk/typConstraintMode was created. It contains 14 sinks and 1 sources.
<CMD> set_ccopt_property include_source_latency -skew_group clk/typConstraintMode true
<CMD> set_ccopt_property extracted_from_clock_name -skew_group clk/typConstraintMode clk
<CMD> set_ccopt_property extracted_from_constraint_mode_name -skew_group clk/typConstraintMode typConstraintMode
<CMD> set_ccopt_property extracted_from_delay_corners -skew_group clk/typConstraintMode {worstDelay bestDelay}
<CMD> check_ccopt_clock_tree_convergence
Checking clock tree convergence...
Checking clock tree convergence done.
<CMD> get_ccopt_property auto_design_state_for_ilms
<CMD> ccopt_design -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_cts
#% Begin ccopt_design (date=03/30 18:26:42, mem=1780.5M)
Turning off fast DC mode.
*** ccopt_design #1 [begin] : totSession cpu/real = 0:01:31.5/0:08:04.4 (0.2), mem = 2522.2M
Runtime...
**INFO: User's settings:
setNanoRouteMode -extractThirdPartyCompatible  false
setNanoRouteMode -grouteExpTdStdDelay          22.7
setNanoRouteMode -routeBottomRoutingLayer      2
setNanoRouteMode -routeTopRoutingLayer         4
setDesignMode -process                         130
setExtractRCMode -coupling_c_th                0.4
setExtractRCMode -effortLevel                  medium
setExtractRCMode -engine                       preRoute
setExtractRCMode -relative_c_th                1
setExtractRCMode -total_c_th                   0
setDelayCalMode -enable_high_fanout            true
setDelayCalMode -engine                        aae
setDelayCalMode -ignoreNetLoad                 false
setDelayCalMode -socv_accuracy_mode            low
setOptMode -activeHoldViews                    { holdAnalysis }
setOptMode -activeSetupViews                   { setupAnalysis }
setOptMode -addInst                            true
setOptMode -addInstancePrefix                  PLACED
setOptMode -allEndPoints                       true
setOptMode -autoSetupViews                     { setupAnalysis}
setOptMode -autoTDGRSetupViews                 { setupAnalysis}
setOptMode -drcMargin                          0.1
setOptMode -effort                             high
setOptMode -fixDrc                             true
setOptMode -fixFanoutLoad                      true
setOptMode -holdTargetSlack                    0.05
setOptMode -maxLength                          1000
setOptMode -optimizeFF                         true
setOptMode -preserveAllSequential              true
setOptMode -restruct                           false
setOptMode -setupTargetSlack                   0.05
setOptMode -usefulSkew                         false
setOptMode -usefulSkewCTS                      true
setPlaceMode -place_global_max_density         0.8
setPlaceMode -place_global_uniform_density     true
setPlaceMode -timingDriven                     true

(ccopt_design): CTS Engine: auto. Used Spec: pre-existing CCOPT spec.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
Using CCOpt effort none.
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=2522.2M, init mem=2522.2M)
*info: Placed = 54            
*info: Unplaced = 0           
Placement Density:1.47%(711/48521)
Placement Density (including fixed std cells):1.47%(711/48521)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2522.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.1)
Innovus will update I/O latencies
Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.1 real=0:00:00.1)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.1 real=0:00:00.1)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 14 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 14 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 2520.18 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] M3 has single uniform track structure
[NR-eGR] M4 has single uniform track structure
[NR-eGR] M5 has single uniform track structure
[NR-eGR] M6 has single uniform track structure
[NR-eGR] MQ has single uniform track structure
[NR-eGR] LM has single uniform track structure
[NR-eGR] Read 4092 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4092
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[NR-eGR] Read 86 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 86
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 86 net(s) in layer range [2, 4]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.130000e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1H)             0   192 
[NR-eGR]  M2  (2V)           500   261 
[NR-eGR]  M3  (3H)          3765    65 
[NR-eGR]  M4  (4V)           989     0 
[NR-eGR]  M5  (5H)             0     0 
[NR-eGR]  M6  (6V)             0     0 
[NR-eGR]  MQ  (7H)             0     0 
[NR-eGR]  LM  (8V)             0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5254   518 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 5129um
[NR-eGR] Total length: 5254um, number of vias: 518
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total eGR-routed clock nets wire length: 484um, number of vias: 37
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.19 sec, Curr Mem: 2520.18 MB )
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.1 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.2)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.1)
Legalization setup done. (took cpu=0:00:00.1 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_driver is set for at least one object
    target_insertion_delay is set for at least one object
    target_max_trans is set for at least one object
    target_max_trans_sdc is set for at least one object
    target_skew is set for at least one object
    use_inverters is set for at least one object
  Private non-default CCOpt properties:
    cluster_when_starting_skewing: 1 (default: false)
    mini_not_full_band_size_factor: 0 (default: 100)
    r2r_iterations: 5 (default: 1)
Updating RC grid for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 2 module(s) without definitions in the netlist.
Type 'man IMPCCOPT-1349' for more detail.
AAE DB initialization (MEM=2529.72 CPU=0:00:00.0 REAL=0:00:00.0) 
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    source_driver: INVX2TR/A INVX2TR/Y (default: )
    use_inverters: true (default: auto)
  No private non-default CCOpt properties
Found 1 module instances of undefined cell delay_FIFO
Found 1 module instances of undefined cell delay_FIFO
CTS will not run on this clock tree.
For power domain auto-default:
  Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
  Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
  Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
  Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
  Unblocked area available for placement of any clock cells in power_domain auto-default: 48520.800um^2
Top Routing info:
  Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner worstDelay:setup, late and power domain auto-default:
  Slew time target (leaf):    0.100ns
  Slew time target (trunk):   0.100ns
  Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.084ns
  Buffer max distance: 540.378um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
  Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
  Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
  Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree timing engine global stage delay update for worstDelay:setup.late...
Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree balancer configuration for skew_group clk/typConstraintMode:
  Sources:                     pin clk
  Total number of sinks:       14
  Delay constrained sinks:     14
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner worstDelay:setup.late:
  Skew target:                 0.100ns
  Insertion delay target:      0.100ns
Primary reporting skew groups are:
skew_group clk/typConstraintMode with 14 clock sinks

Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=14, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=14
  misc counts      : r=1, pp=2
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
No ideal or dont_touch nets found in the clock tree
No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 2
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------
Reason           Count
----------------------
missing_hinst      2
----------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm               0
partition         0
power_domain      0
fence             0
none              2
---------------------
Total             2
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.5)

CCOpt configuration status: cannot run ccopt_design.
Check the log for details of problem(s) found:

---------------------------------------------------
Design configuration problems
---------------------------------------------------
One or more clock trees have configuration problems
---------------------------------------------------

Clock tree configuration problems:

------------------------------------------------------------------------
Clock tree    Problem
------------------------------------------------------------------------
clk           Contains instances which have no definition in the netlist
------------------------------------------------------------------------


CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:01.3 real=0:00:02.0)
Runtime done. (took cpu=0:00:01.3 real=0:00:02.3)
Runtime Summary
===============
Clock Runtime:  (83%) Core CTS           1.79 (Init 1.79, Construction 0.00, Implementation 0.00, eGRPC 0.00, PostConditioning 0.00, Other 0.00)
Clock Runtime:   (0%) CTS services       0.00 (RefinePlace 0.00, EarlyGlobalClock 0.00, NanoRoute 0.00, ExtractRC 0.00, TimingAnalysis 0.00)
Clock Runtime:  (16%) Other CTS          0.35 (Init 0.35, CongRepair/EGR-DP 0.00, TimingUpdate 0.00, Other 0.00)
Clock Runtime: (100%) Total              2.14

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**ERROR: (IMPCCOPT-2196):	Cannot run ccopt_design because the command prerequisites were not met. Review the previous error messages for more details about the failure.
Set place::cacheFPlanSiteMark to 0
3

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
ERROR     IMPCCOPT-1349        1  Clock tree %s connects to %d module(s) w...
ERROR     IMPCCOPT-2196        1  Cannot run ccopt_design because the comm...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
*** Message Summary: 4 warning(s), 2 error(s)

*** ccopt_design #1 [finish] : cpu/real = 0:00:01.4/0:00:02.4 (0.6), totSession cpu/real = 0:01:32.9/0:08:06.8 (0.2), mem = 2564.5M
#% End ccopt_design (date=03/30 18:26:45, total cpu=0:00:01.4, real=0:00:02.0, peak res=1791.2M, current mem=1791.2M)

<CMD> setNanoRouteMode -routeWithTimingDriven true -routeWithSiDriven true -routeSiEffort max -routeWithSiPostRouteFix true
<CMD> setNanoRouteMode -drouteFixAntenna true -drouteAutoStop false -routeDeleteAntennaReroute true -routeAntennaCellName ANTENNATR -routeInsertAntennaDiode true
<CMD> setNanoRouteMode -droutePostRouteSwapVia false -routeConcurrentMinimizeViaCountEffort medium -routeWithViaInPin true -drouteUseMultiCutViaEffort medium -routeBottomRoutingLayer 2 -routeTopRoutingLayer 4 -drouteOnGridOnly none
#WARNING (NRIF-82) When droutePostRouteSwapVia is set to 'false', the post route via swapping step will be performed on nets with attribute -multi_cut_via_effort, and to double cut vias.
#WARNING (NRIF-90) Option setNanoRouteMode -routeBottomRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -bottomRoutingLayer instead.
#WARNING (NRIF-91) Option setNanoRouteMode -routeTopRoutingLayer is obsolete. It will continue to work for the current release. To ensure compatibility with future releases, use option setDesignMode -topRoutingLayer instead.
<CMD> routeDesign -globalDetail
#% Begin routeDesign (date=03/30 18:26:45, mem=1791.2M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1791.30 (MB), peak = 1934.25 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                         false
setNanoRouteMode -drouteFixAntenna                       true
setNanoRouteMode -drouteOnGridOnly                       none
setNanoRouteMode -droutePostRouteSwapVia                 false
setNanoRouteMode -drouteUseMultiCutViaEffort             medium
setNanoRouteMode -extractThirdPartyCompatible            false
setNanoRouteMode -grouteExpTdStdDelay                    22.7
setNanoRouteMode -routeAntennaCellName                   ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort  medium
setNanoRouteMode -routeDeleteAntennaReroute              true
setNanoRouteMode -routeInsertAntennaDiode                true
setNanoRouteMode -routeSiEffort                          max
setNanoRouteMode -routeTopRoutingLayer                   4
setNanoRouteMode -routeWithSiDriven                      true
setNanoRouteMode -routeWithSiPostRouteFix                true
setNanoRouteMode -routeWithTimingDriven                  true
setNanoRouteMode -routeWithViaInPin                      true
setDesignMode -process                                   130
setExtractRCMode -coupling_c_th                          0.4
setExtractRCMode -effortLevel                            medium
setExtractRCMode -engine                                 preRoute
setExtractRCMode -relative_c_th                          1
setExtractRCMode -total_c_th                             0
setDelayCalMode -enable_high_fanout                      true
setDelayCalMode -engine                                  aae
setDelayCalMode -ignoreNetLoad                           false
setDelayCalMode -socv_accuracy_mode                      low
setSIMode -separate_delta_delay_on_data                  true

#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
Begin checking placement ... (start mem=2564.5M, init mem=2553.5M)
*info: Placed = 54            
*info: Unplaced = 0           
Placement Density:1.47%(711/48521)
Placement Density (including fixed std cells):1.47%(711/48521)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2553.5M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (0) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2553.5M) ***
% Begin globalDetailRoute (date=03/30 18:26:45, mem=1791.9M)

globalDetailRoute

#Start globalDetailRoute on Thu Mar 30 18:26:45 2023
#
#Generating timing data, please wait...
#102 total nets, 86 already routed, 86 will ignore in trialRoute
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
**WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1794.76 (MB), peak = 1934.25 (MB)
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1885.05 (MB), peak = 1934.25 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 45.40ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1885.75 (MB), peak = 1962.24 (MB)
#Stage 3: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1900.30 (MB), peak = 1962.24 (MB)
#Default setup view is reset to setupAnalysis.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1900.30 (MB), peak = 1962.24 (MB)
#Current view: setupAnalysis 
#Current enabled view: setupAnalysis 
#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 1900.48 (MB), peak = 1962.24 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=141)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Start routing data preparation on Thu Mar 30 18:26:48 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 135 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1909.29 (MB), peak = 2110.99 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.66 (MB), peak = 2110.99 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Done timing-driven prevention
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1911.66 (MB), peak = 2110.99 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 86.
#Total number of nets in the design = 141.
#86 routable nets do not have any wires.
#86 nets will be global routed.
#Using multithreading with 6 threads.
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 30 18:26:48 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1911.79 (MB)
#Peak memory = 2110.99 (MB)
#
#
#Start global routing on Thu Mar 30 18:26:48 2023
#
#
#Start global routing initialization on Thu Mar 30 18:26:48 2023
#
#Number of eco nets is 0
#
#Start global routing data preparation on Thu Mar 30 18:26:48 2023
#
#Start routing resource analysis on Thu Mar 30 18:26:48 2023
#
#Routing resource analysis is done on Thu Mar 30 18:26:48 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         969         530         900    16.22%
#  M3             H         181          68         900     2.22%
#  M4             V        1146         353         900     0.00%
#  --------------------------------------------------------------
#  Total                   2297      28.66%        2700     6.15%
#
#
#
#
#Global routing data preparation is done on Thu Mar 30 18:26:48 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.54 (MB), peak = 2110.99 (MB)
#
#
#Global routing initialization is done on Thu Mar 30 18:26:48 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.54 (MB), peak = 2110.99 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.18 (MB), peak = 2110.99 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 86.
#Total number of nets in the design = 141.
#
#86 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              86  
#-----------------------------
#        Total              86  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              86  
#-----------------------------
#        Total              86  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M2            5(0.60%)      4(0.48%)      1(0.12%)   (1.21%)
#  M3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      5(0.19%)      4(0.15%)      1(0.04%)   (0.38%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.00% H + 0.38% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M2(V)    |          8.00 |          8.00 |   143.99    86.39   259.19   100.01 |
[hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M2)     8.00 | (M2)     8.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 5139 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 497 um.
#Total wire length on LAYER M3 = 3720 um.
#Total wire length on LAYER M4 = 922 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
# M1                185
# M2                150
# M3                 45
#-----------------------
#                   380 
#
#Total number of involved regular nets 9
#Maximum src to sink distance  534.1
#Average of max src_to_sink distance  176.2
#Average of ave src_to_sink distance  127.4
#Max overcon = 3 tracks.
#Total overcon = 0.38%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.81 (MB)
#Total memory = 1914.59 (MB)
#Peak memory = 2110.99 (MB)
#
#Finished global routing on Thu Mar 30 18:26:48 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1914.84 (MB), peak = 2110.99 (MB)
#Start Track Assignment.
#Done with 125 horizontal wires in 1 hboxes and 85 vertical wires in 3 hboxes.
#Done with 18 horizontal wires in 1 hboxes and 9 vertical wires in 3 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2           467.50 	  0.00%  	  0.00% 	  0.00%
# M3          3721.80 	  0.03%  	  0.00% 	  0.00%
# M4           873.79 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5063.09  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 5041 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 459 um.
#Total wire length on LAYER M3 = 3716 um.
#Total wire length on LAYER M4 = 866 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
# M1                185
# M2                150
# M3                 45
#-----------------------
#                   380 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1915.49 (MB), peak = 2110.99 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV_On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV_Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1922.47 (MB), peak = 2110.99 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.40 (MB)
#Total memory = 1926.88 (MB)
#Peak memory = 2110.99 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#
#Start Post Track Assignment Wire Spread.
#Done with 52 horizontal wires in 1 hboxes and 14 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 86 nets were built. 14 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    19.20 (MB), total memory =  1948.20 (MB), peak memory =  2110.99 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1933.17 (MB), peak = 2110.99 (MB)
#RC Statistics: 354 Res, 253 Ground Cap, 0 XCap (Edge to Edge)
#RC V/H edge ratio: 0.84, Avg V/H Edge Length: 11636.96 (276), Avg L-Edge Length: 19708.67 (30)
#Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 484 nodes, 398 edges, and 0 xcaps
#14 inserted nodes are removed
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2830.223M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_tbfso5.rcdb.d specified
Cell writeback_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:02.0 mem: 2806.223M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 17.58 (MB)
#Total memory = 1933.07 (MB)
#Peak memory = 2110.99 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
**WARN: (GLOBAL-100):	Global 'timing_report_backward_compatible_max_paths_reporting' has become obsolete. It will be removed in the next release.
#Normalized TNS: -3.330 -> -2.220, r2r 0.000 -> 0.000, unit 1000.000, clk period 1.500 (ns)
#Stage 1: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1979.65 (MB), peak = 2110.99 (MB)
#Library Standard Delay: 22.70ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1980.51 (MB), peak = 2110.99 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.61 (MB), peak = 2110.99 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 0.913564 (late)
*** writeDesignTiming (0:00:00.0) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1981.74 (MB), peak = 2110.99 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 86
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:01:40, real=0:08:27, peak res=2111.0M, current mem=1804.0M)
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:01.0, peak res=1814.9M, current mem=1814.9M)
Current (total cpu=0:01:40, real=0:08:28, peak res=2111.0M, current mem=1814.9M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1814.85 (MB), peak = 2110.99 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 86
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
#Done with 1 horizontal wires in 1 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M2           467.30 	  0.00%  	  0.00% 	  0.00%
# M3          3721.20 	  0.03%  	  0.00% 	  0.00%
# M4           873.39 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5061.89  	  0.02% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 5040 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 459 um.
#Total wire length on LAYER M3 = 3716 um.
#Total wire length on LAYER M4 = 865 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 380
#Up-Via Summary (total 380):
#           
#-----------------------
# M1                185
# M2                150
# M3                 45
#-----------------------
#                   380 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1816.25 (MB), peak = 2110.99 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:09
#Increased memory = -88.06 (MB)
#Total memory = 1816.25 (MB)
#Peak memory = 2110.99 (MB)
#Using multithreading with 6 threads.
#Start reading timing information from file .timing_file_2029537.tif.gz ...
#Read in timing information for 55 ports, 54 instances from timing file .timing_file_2029537.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1830.92 (MB), peak = 2110.99 (MB)
#Complete Detail Routing.
#Total wire length = 5227 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 555 um.
#Total wire length on LAYER M3 = 3718 um.
#Total wire length on LAYER M4 = 954 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 430
#Total number of multi-cut vias = 304 ( 70.7%)
#Total number of single cut vias = 126 ( 29.3%)
#Up-Via Summary (total 430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 0 (  0.0%)        47 (100.0%)         47
#-----------------------------------------------------------
#                  126 ( 29.3%)       304 ( 70.7%)        430 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.67 (MB)
#Total memory = 1830.92 (MB)
#Peak memory = 2110.99 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.73 (MB), peak = 2110.99 (MB)
#
#Total wire length = 5227 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 555 um.
#Total wire length on LAYER M3 = 3718 um.
#Total wire length on LAYER M4 = 954 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 434
#Total number of multi-cut vias = 304 ( 70.0%)
#Total number of single cut vias = 130 ( 30.0%)
#Up-Via Summary (total 434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  130 ( 30.0%)       304 ( 70.0%)        434 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 5227 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 555 um.
#Total wire length on LAYER M3 = 3718 um.
#Total wire length on LAYER M4 = 954 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 434
#Total number of multi-cut vias = 304 ( 70.0%)
#Total number of single cut vias = 130 ( 30.0%)
#Up-Via Summary (total 434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  130 ( 30.0%)       304 ( 70.0%)        434 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1835.37 (MB), peak = 2110.99 (MB)
#CELL_VIEW writeback_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 30 18:26:58 2023
#
#
#Start Post Route Wire Spread.
#Done with 40 horizontal wires in 1 hboxes and 15 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 5285 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 559 um.
#Total wire length on LAYER M3 = 3761 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 434
#Total number of multi-cut vias = 304 ( 70.0%)
#Total number of single cut vias = 130 ( 30.0%)
#Up-Via Summary (total 434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  130 ( 30.0%)       304 ( 70.0%)        434 
#
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1836.58 (MB), peak = 2110.99 (MB)
#CELL_VIEW writeback_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1834.55 (MB), peak = 2110.99 (MB)
#CELL_VIEW writeback_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 5285 um.
#Total half perimeter of net bounding box = 5246 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 559 um.
#Total wire length on LAYER M3 = 3761 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 434
#Total number of multi-cut vias = 304 ( 70.0%)
#Total number of single cut vias = 130 ( 30.0%)
#Up-Via Summary (total 434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  130 ( 30.0%)       304 ( 70.0%)        434 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 18.30 (MB)
#Total memory = 1834.55 (MB)
#Peak memory = 2110.99 (MB)
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:14
#Increased memory = 46.55 (MB)
#Total memory = 1839.38 (MB)
#Peak memory = 2110.99 (MB)
#Number of warnings = 6
#Total number of warnings = 14
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 30 18:26:59 2023
#
% End globalDetailRoute (date=03/30 18:26:59, total cpu=0:00:09.3, real=0:00:14.0, peak res=2111.0M, current mem=1834.3M)
#Default setup view is reset to setupAnalysis.
#Default setup view is reset to setupAnalysis.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:00:10, elapsed time = 00:00:14, memory = 1826.99 (MB), peak = 2110.99 (MB)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   IMPPSP-1003          4  Found use of '%s'. This will continue to...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 9 warning(s), 0 error(s)

#% End routeDesign (date=03/30 18:26:59, total cpu=0:00:09.6, real=0:00:15.0, peak res=2111.0M, current mem=1827.0M)
<CMD> saveDesign db/writeback_controller_routed.enc
#% Begin save design ... (date=03/30 18:27:00, mem=1826.0M)
% Begin Save ccopt configuration ... (date=03/30 18:27:00, mem=1826.0M)
% End Save ccopt configuration ... (date=03/30 18:27:00, total cpu=0:00:00.0, real=0:00:00.0, peak res=1826.3M, current mem=1826.3M)
% Begin Save netlist data ... (date=03/30 18:27:00, mem=1826.3M)
Writing Binary DB to db/writeback_controller_routed.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1826.3M, current mem=1826.3M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/30 18:27:00, mem=1826.5M)
Saving AAE Data ...
Saving congestion map file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.route.congmap.gz ...
AAE DB initialization (MEM=2595.63 CPU=0:00:00.0 REAL=0:00:00.0) 
% End Save AAE data ... (date=03/30 18:27:00, total cpu=0:00:00.1, real=0:00:00.0, peak res=1827.2M, current mem=1827.2M)
Saving preference file db/writeback_controller_routed.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:27:02, mem=1829.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2596.2M) ***
% End Save routing data ... (date=03/30 18:27:02, total cpu=0:00:00.0, real=0:00:01.0, peak res=1829.8M, current mem=1829.8M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:27:03 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2634.2M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2626.2M) ***
#Saving pin access data to file db/writeback_controller_routed.enc.dat.tmp/writeback_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/writeback_controller_routed.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_routed.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:27:05, mem=1830.8M)
% End Save power constraints data ... (date=03/30 18:27:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=1830.8M, current mem=1830.8M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_routed.enc.dat.tmp
#% End save design ... (date=03/30 18:27:06, total cpu=0:00:01.2, real=0:00:06.0, peak res=1830.8M, current mem=1830.1M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setDelayCalMode -engine aae -SIAware true -reportOutBound true
AAE_INFO: switching -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -addInst true -addInstancePrefix POSTROUTE
<CMD> optDesign -postRoute -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1830.1M, totSessionCpu=0:01:44 **
*** optDesign #1 [begin] : totSession cpu/real = 0:01:43.9/0:08:27.8 (0.2), mem = 2584.2M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:43.9/0:08:27.9 (0.2), mem = 2584.2M
**INFO: User settings:
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_2029537.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        preRoute
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeHoldViews                                     { holdAnalysis }
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     false
setAnalysisMode -clockPropagation                               forcedIdeal
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1881.3M, totSessionCpu=0:01:45 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=2640.7M, init mem=2640.7M)
*info: Placed = 54            
*info: Unplaced = 0           
Placement Density:1.47%(711/48521)
Placement Density (including fixed std cells):1.47%(711/48521)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=2640.7M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:01.3 (0.7), totSession cpu/real = 0:01:44.8/0:08:29.2 (0.2), mem = 2640.7M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=141)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 30 18:27:07 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1817.60 (MB), peak = 2110.99 (MB)
#Start routing data preparation on Thu Mar 30 18:27:07 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 135 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1823.11 (MB), peak = 2110.99 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1824.08 (MB), peak = 2110.99 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1822.89 (MB), peak = 2110.99 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1822.89 (MB)
#Peak memory = 2110.99 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 86 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    14.84 (MB), total memory =  1840.29 (MB), peak memory =  2110.99 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1830.32 (MB), peak = 2110.99 (MB)
#RC Statistics: 443 Res, 298 Ground Cap, 96 XCap (Edge to Edge)
#RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9808.38 (334), Avg L-Edge Length: 10774.14 (58)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 529 nodes, 443 edges, and 210 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1826.63 (MB), peak = 2110.99 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2660.512M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_4uwvsY.rcdb.d specified
Cell writeback_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:02.0 mem: 2660.512M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 3.58 (MB)
#Total memory = 1826.69 (MB)
#Peak memory = 2110.99 (MB)
#
#12 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(23227445)
#Calculate SNet Signature in MT (71448353)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.74/6, scale score = 0.29.
#    Increased memory =     0.00 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.20/6, scale score = 0.03.
#    Increased memory =     0.63 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1818.94 (MB), peak memory =  2110.99 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.25/6, scale score = 0.04.
#    Increased memory =     0.63 (MB), total memory =  1819.57 (MB), peak memory =  2110.99 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
#    Increased memory =    -0.12 (MB), total memory =  1818.94 (MB), peak memory =  2110.99 (MB)
Reading RCDB with compressed RC data.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=2627.13 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2663.81)
**WARN: (IMPESI-3106):	Delay calculation extrapolated slew on multiple instances in the design, which could reduce the accuracy. To know the details of actual and bound values, refer to the outbound reports named: ./writeback_controller.dc.outbound.slew.{early|late}.<view-name>.txt.
Total number of fetched objects 98
AAE_INFO-618: Total number of nets in the design is 141,  97.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3052.36 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3052.36 CPU=0:00:00.4 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3004.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=2921.52)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 98. 
Total number of fetched objects 98
AAE_INFO-618: Total number of nets in the design is 141,  12.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3189.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3189.64 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:49 mem=3195.6M)

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.940  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.466%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:06, real = 0:00:09, mem = 2070.2M, totSessionCpu=0:01:50 **
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:49.7/0:08:36.8 (0.2), mem = 2940.7M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:   140 (unrouted=55, trialRouted=0, noStatus=0, routed=85, fixed=0, [crossesIlmBoundary=0, tooFewTerms=55, (crossesIlmBoundary AND tooFewTerms=0)])
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: worstDelay (default: )
        route_type is set for at least one object
        source_driver is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
        use_inverters is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        cluster_when_starting_skewing: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        mini_not_full_band_size_factor: 0 (default: 100)
        pro_enable_post_commit_delay_update: 1 (default: false)
        r2r_iterations: 5 (default: 1)
    Route type trimming info:
      No route type modifications were made.
**ERROR: (IMPCCOPT-1349):	Clock tree clk connects to 2 module(s) without definitions in the netlist.
Type 'man IMPCCOPT-1349' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): auto_ccopt_native_compatibility_top_route_type (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_driver: INVX2TR/A INVX2TR/Y (default: )
        use_inverters: true (default: auto)
      No private non-default CCOpt properties
    Found 1 module instances of undefined cell delay_FIFO
    Found 1 module instances of undefined cell delay_FIFO
    CTS will not run on this clock tree.
    For power domain auto-default:
      Buffers:     CLKBUFX20TR CLKBUFX16TR CLKBUFX12TR CLKBUFX8TR CLKBUFX6TR CLKBUFX4TR CLKBUFX3TR CLKBUFX2TR 
      Inverters:   {CLKINVX20TR CLKINVX16TR CLKINVX12TR CLKINVX8TR CLKINVX6TR CLKINVX4TR CLKINVX2TR CLKINVX1TR}
      Clock gates (with test): TLATNTSCAX20TR TLATNTSCAX16TR TLATNTSCAX12TR TLATNTSCAX8TR TLATNTSCAX6TR TLATNTSCAX4TR TLATNTSCAX3TR TLATNTSCAX2TR 
      Clock gates   (no test): TLATNCAX20TR TLATNCAX16TR TLATNCAX12TR TLATNCAX8TR TLATNCAX6TR TLATNCAX4TR TLATNCAX3TR TLATNCAX2TR 
      Unblocked area available for placement of any clock cells in power_domain auto-default: 48520.800um^2
    Top Routing info:
      Route-type name: auto_ccopt_native_compatibility_top_route_type; Top/bottom preferred layer name: M4/M2; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner worstDelay:setup, late and power domain auto-default:
      Slew time target (leaf):    0.100ns
      Slew time target (trunk):   0.100ns
      Slew time target (top):     0.100ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.084ns
      Buffer max distance: 540.378um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUFX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=609.286um, saturatedSlew=0.074ns, speed=5574.437um per ns, cellArea=42.542um^2 per 1000um}
      Inverter  : {lib_cell:CLKINVX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=540.378um, saturatedSlew=0.075ns, speed=8483.171um per ns, cellArea=37.307um^2 per 1000um}
      Clock gate (with test): {lib_cell:TLATNTSCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=961.952um, saturatedSlew=0.076ns, speed=3885.105um per ns, cellArea=73.351um^2 per 1000um}
      Clock gate   (no test): {lib_cell:TLATNCAX20TR, fastest_considered_half_corner=worstDelay:setup.late, optimalDrivingDistance=930.476um, saturatedSlew=0.075ns, speed=3857.695um per ns, cellArea=68.094um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree timing engine global stage delay update for worstDelay:setup.late...
    Clock tree timing engine global stage delay update for worstDelay:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock tree balancer configuration for skew_group clk/typConstraintMode:
      Sources:                     pin clk
      Total number of sinks:       14
      Delay constrained sinks:     14
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner worstDelay:setup.late:
      Skew target:                 0.100ns
      Insertion delay target:      0.100ns
    Primary reporting skew groups are:
    skew_group clk/typConstraintMode with 14 clock sinks
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=14, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=14
      misc counts      : r=1, pp=2
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Have 6 CPUs available for CTS. Selected algorithms will run multithreaded.
    No ideal or dont_touch nets found in the clock tree
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 2
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_ccopt_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    ----------------------
    Reason           Count
    ----------------------
    missing_hinst      2
    ----------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm               0
    partition         0
    power_domain      0
    fence             0
    none              2
    ---------------------
    Total             2
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.0 real=0:00:01.1)
    
    CCOpt configuration status: cannot run ccopt_design.
    Check the log for details of problem(s) found:
    
    ---------------------------------------------------
    Design configuration problems
    ---------------------------------------------------
    One or more clock trees have configuration problems
    ---------------------------------------------------
    
    Clock tree configuration problems:
    
    ------------------------------------------------------------------------
    Clock tree    Problem
    ------------------------------------------------------------------------
    clk           Contains instances which have no definition in the netlist
    ------------------------------------------------------------------------
    
    
    Failed to PreBalance
**ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
**ERROR: (IMPCCOPT-2191):	CCOpt-PRO cannot initialize.
DoPostRouteOptimization failed
PRO done. (took cpu=0:00:01.1 real=0:00:01.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
**ERROR: ccopt_pro failed, refer to earlier error messages.
ERROR: '' while running ccopt_pro
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:01.1/0:00:01.2 (0.9), totSession cpu/real = 0:01:50.9/0:08:38.0 (0.2), mem = 3069.8M
**INFO: Start fixing DRV (Mem = 2983.81M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:50.9/0:08:38.0 (0.2), mem = 2983.8M
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 10.00%
**INFO: Disabling fanout fix in postRoute stage.
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  1.47%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|     0.00|     0.00|       0|       0|       0|  1.47%| 0:00:00.0|  3323.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3323.7M) ***

*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:01.4/0:00:01.5 (1.0), totSession cpu/real = 0:01:52.3/0:08:39.5 (0.2), mem = 3018.8M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:08, real = 0:00:12, mem = 2120.4M, totSessionCpu=0:01:52 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:01, Mem = 3018.84M).

------------------------------------------------------------------
     SI Timing Summary (cpu=0.02min real=0.03min mem=3018.8M)
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.001  |  0.940  |  0.001  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.466%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:09, real = 0:00:12, mem = 2120.5M, totSessionCpu=0:01:52 **
*** Timing NOT met, worst failing slack is 0.001
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:52.4/0:08:39.7 (0.2), mem = 3133.3M
*info: 1 clock net excluded
*info: 33 no-driver nets excluded.
** GigaOpt Optimizer WNS Slack 0.001 TNS Slack 0.000 Density 1.47
OptDebug: Start of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.001|0.000|
|reg2reg   |0.940|0.000|
|HEPG      |0.940|0.000|
|All Paths |0.001|0.000|
+----------+-----+-----+

CCOptDebug: Start of Optimizer WNS Pass 0: reg2reg* WNS 0.940ns TNS 0.000ns; HEPG WNS 0.940ns TNS 0.000ns; all paths WNS 0.001ns TNS 0.000ns; Real time 0:00:37.0
Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+---------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   | Worst View  |Pathgroup|      End Point      |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+---------------------+
|   0.001|    0.001|   0.000|    0.000|    1.47%|   0:00:00.0| 3351.8M|setupAnalysis|  default| DRAM_in3_Data[7]    |
Dumping Information for Job 1 **WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U33, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U33, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U30, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U30, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U27, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U27, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U24, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U24, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U21, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U21, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U18, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U18, Cell type : AOI22X1TR, Arc : B1v->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance U15, Cell type : AOI22X1TR, Arc : B1^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
 
|   0.012|    0.012|   0.000|    0.000|    1.47%|   0:00:00.0| 3548.0M|setupAnalysis|  default| DRAM_in3_Data[6]    |
|   0.035|    0.035|   0.000|    0.000|    1.47%|   0:00:00.0| 3548.0M|setupAnalysis|  default| DRAM_in3_Data[5]    |
|   0.050|    0.084|   0.000|    0.000|    1.48%|   0:00:00.0| 3549.0M|           NA|       NA| NA                  |
|   0.050|    0.084|   0.000|    0.000|    1.48%|   0:00:00.0| 3549.0M|setupAnalysis|       NA| NA                  |
+--------+---------+--------+---------+---------+------------+--------+-------------+---------+---------------------+

*** Finish Core Optimize Step (cpu=0:00:00.3 real=0:00:00.0 mem=3549.0M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.3 real=0:00:00.0 mem=3549.0M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.940|0.000|
|HEPG      |0.940|0.000|
|All Paths |0.084|0.000|
+----------+-----+-----+

CCOptDebug: End of Optimizer WNS Pass 0: reg2reg* WNS 0.940ns TNS 0.000ns; HEPG WNS 0.940ns TNS 0.000ns; all paths WNS 0.084ns TNS 0.000ns; Real time 0:00:37.0
** GigaOpt Optimizer WNS Slack 0.050 TNS Slack 0.000 Density 1.48
Update Timing Windows (Threshold 0.023) ...
Re Calculate Delays on 1 Nets
OptDebug: End of Setup Fixing:
+----------+-----+-----+
|Path Group|  WNS|  TNS|
+----------+-----+-----+
|default   |0.084|0.000|
|reg2reg   |0.940|0.000|
|HEPG      |0.940|0.000|
|All Paths |0.084|0.000|
+----------+-----+-----+


*** Finish Post Route Setup Fixing (cpu=0:00:00.5 real=0:00:01.0 mem=3549.0M) ***
*** WnsOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:54.6/0:08:41.9 (0.2), mem = 3100.1M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
GigaOpt: target slack met, skip TNS optimization
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 2148.4M, totSessionCpu=0:01:56 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3100.22M, totSessionCpu=0:01:56).
**optDesign ... cpu = 0:00:12, real = 0:00:15, mem = 2148.4M, totSessionCpu=0:01:56 **

Skipping post route harden opt
Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:01:56 mem=3235.2M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3235.2MB
Summary Report:
Instances move: 0 (out of 54 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3235.2MB
*** Finished refinePlace (0:01:56 mem=3235.2M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 0.890 ns

Start Layer Assignment ...
WNS(0.890ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 0 cadidates out of 141.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(139) IPOed(0) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 0.034 ns

Start Layer Assignment ...
WNS(0.034ns) Target(0.500ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(0)

Select 2 cadidates out of 141.
Total Assign Layers on 0 Nets (cpu 0:00:00.1).
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.250ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 10 (7.2%)

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.084  |  0.940  |  0.084  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:12, real = 0:00:16, mem = 2111.5M, totSessionCpu=0:01:56 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:01:55.8/0:08:43.5 (0.2), mem = 3053.9M

globalDetailRoute

#Start globalDetailRoute on Thu Mar 30 18:27:22 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=141)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 86.
#Total number of nets in the design = 141.
#5 routable nets do not have any wires.
#81 routable nets have routed wires.
#5 nets will be global routed.
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 30 18:27:22 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 135 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 3/0 dirty instances, 0/27 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(3 insts marked dirty, reset pre-exisiting dirty flag on 3 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2118.60 (MB), peak = 2214.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2120.48 (MB), peak = 2214.07 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 30 18:27:22 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.86 (MB)
#Total memory = 2120.50 (MB)
#Peak memory = 2214.07 (MB)
#
#
#Start global routing on Thu Mar 30 18:27:22 2023
#
#
#Start global routing initialization on Thu Mar 30 18:27:22 2023
#
#Number of eco nets is 5
#
#Start global routing data preparation on Thu Mar 30 18:27:22 2023
#
#Start routing resource analysis on Thu Mar 30 18:27:22 2023
#
#Routing resource analysis is done on Thu Mar 30 18:27:22 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         952         547         900    16.22%
#  M3             H         172          77         900     2.22%
#  M4             V        1134         365         900     0.00%
#  --------------------------------------------------------------
#  Total                   2258      30.58%        2700     6.15%
#
#
#
#
#Global routing data preparation is done on Thu Mar 30 18:27:22 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.54 (MB), peak = 2214.07 (MB)
#
#
#Global routing initialization is done on Thu Mar 30 18:27:22 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.54 (MB), peak = 2214.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.67 (MB), peak = 2214.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 86.
#Total number of nets in the design = 141.
#
#86 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               5  
#-----------------------------
#        Total               5  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              86  
#-----------------------------
#        Total              86  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M2            1(0.12%)   (0.12%)
#  M3            0(0.00%)   (0.00%)
#  M4            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      1(0.04%)   (0.04%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.04% V
#
#Complete Global Routing.
#Total wire length = 5281 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 556 um.
#Total wire length on LAYER M3 = 3761 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 434
#Total number of multi-cut vias = 304 ( 70.0%)
#Total number of single cut vias = 130 ( 30.0%)
#Up-Via Summary (total 434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  130 ( 30.0%)       304 ( 70.0%)        434 
#
#Max overcon = 1 tracks.
#Total overcon = 0.04%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.17 (MB)
#Total memory = 2122.67 (MB)
#Peak memory = 2214.07 (MB)
#
#Finished global routing on Thu Mar 30 18:27:22 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.67 (MB), peak = 2214.07 (MB)
#Start Track Assignment.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total wire length = 5281 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 556 um.
#Total wire length on LAYER M3 = 3761 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 434
#Total number of multi-cut vias = 304 ( 70.0%)
#Total number of single cut vias = 130 ( 30.0%)
#Up-Via Summary (total 434):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               126 ( 65.6%)        66 ( 34.4%)        192
# M2                 0 (  0.0%)       191 (100.0%)        191
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  130 ( 30.0%)       304 ( 70.0%)        434 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.09 (MB), peak = 2214.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 7.45 (MB)
#Total memory = 2122.09 (MB)
#Peak memory = 2214.07 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 12.5% required routing.
#   number of violations = 0
#3 out of 54 instances (5.6%) need to be verified(marked ipoed), dirty area = 0.0%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2122.68 (MB), peak = 2214.07 (MB)
#Complete Detail Routing.
#Total wire length = 5284 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 561 um.
#Total wire length on LAYER M3 = 3758 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 430
#Total number of multi-cut vias = 290 ( 67.4%)
#Total number of single cut vias = 140 ( 32.6%)
#Up-Via Summary (total 430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               129 ( 67.2%)        63 ( 32.8%)        192
# M2                 7 (  3.7%)       180 ( 96.3%)        187
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  140 ( 32.6%)       290 ( 67.4%)        430 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.59 (MB)
#Total memory = 2122.68 (MB)
#Peak memory = 2214.07 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2121.82 (MB), peak = 2214.07 (MB)
#
#Total wire length = 5284 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 561 um.
#Total wire length on LAYER M3 = 3758 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 430
#Total number of multi-cut vias = 290 ( 67.4%)
#Total number of single cut vias = 140 ( 32.6%)
#Up-Via Summary (total 430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               129 ( 67.2%)        63 ( 32.8%)        192
# M2                 7 (  3.7%)       180 ( 96.3%)        187
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  140 ( 32.6%)       290 ( 67.4%)        430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 5284 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 561 um.
#Total wire length on LAYER M3 = 3758 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 430
#Total number of multi-cut vias = 290 ( 67.4%)
#Total number of single cut vias = 140 ( 32.6%)
#Up-Via Summary (total 430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               129 ( 67.2%)        63 ( 32.8%)        192
# M2                 7 (  3.7%)       180 ( 96.3%)        187
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  140 ( 32.6%)       290 ( 67.4%)        430 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Thu Mar 30 18:27:23 2023
#
#
#Start Post Route Wire Spread.
#Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 5284 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 561 um.
#Total wire length on LAYER M3 = 3758 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 430
#Total number of multi-cut vias = 290 ( 67.4%)
#Total number of single cut vias = 140 ( 32.6%)
#Up-Via Summary (total 430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               129 ( 67.2%)        63 ( 32.8%)        192
# M2                 7 (  3.7%)       180 ( 96.3%)        187
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  140 ( 32.6%)       290 ( 67.4%)        430 
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2123.34 (MB), peak = 2214.07 (MB)
#CELL_VIEW writeback_controller,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 5284 um.
#Total half perimeter of net bounding box = 5250 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 561 um.
#Total wire length on LAYER M3 = 3758 um.
#Total wire length on LAYER M4 = 965 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 430
#Total number of multi-cut vias = 290 ( 67.4%)
#Total number of single cut vias = 140 ( 32.6%)
#Up-Via Summary (total 430):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               129 ( 67.2%)        63 ( 32.8%)        192
# M2                 7 (  3.7%)       180 ( 96.3%)        187
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  140 ( 32.6%)       290 ( 67.4%)        430 
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 1.25 (MB)
#Total memory = 2123.34 (MB)
#Peak memory = 2214.07 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = -169.44 (MB)
#Total memory = 1942.11 (MB)
#Peak memory = 2214.07 (MB)
#Number of warnings = 4
#Total number of warnings = 18
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 30 18:27:24 2023
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:00:00.9/0:00:02.2 (0.4), totSession cpu/real = 0:01:56.7/0:08:45.7 (0.2), mem = 2899.8M
**optDesign ... cpu = 0:00:13, real = 0:00:18, mem = 1937.2M, totSessionCpu=0:01:57 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=141)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 30 18:27:24 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1942.20 (MB), peak = 2214.07 (MB)
#Start routing data preparation on Thu Mar 30 18:27:24 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 135 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1947.87 (MB), peak = 2214.07 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1948.92 (MB), peak = 2214.07 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1948.01 (MB), peak = 2214.07 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 1948.01 (MB)
#Peak memory = 2214.07 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 86 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    13.91 (MB), total memory =  1961.89 (MB), peak memory =  2214.07 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1952.79 (MB), peak = 2214.07 (MB)
#RC Statistics: 445 Res, 300 Ground Cap, 96 XCap (Edge to Edge)
#RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9785.07 (335), Avg L-Edge Length: 10758.62 (58)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 531 nodes, 445 edges, and 210 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 1949.16 (MB), peak = 2214.07 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2958.559M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_ZWnDN1.rcdb.d specified
Cell writeback_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:01.0 mem: 2958.559M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 1.34 (MB)
#Total memory = 1949.20 (MB)
#Peak memory = 2214.07 (MB)
#
#12 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(43770949)
#Calculate SNet Signature in MT (66806135)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.48/6, scale score = 0.25.
#    Increased memory =     0.00 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
#    Increased memory =     0.63 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  1941.50 (MB), peak memory =  2214.07 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.18/6, scale score = 0.20.
#    Increased memory =     0.63 (MB), total memory =  1942.13 (MB), peak memory =  2214.07 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.15/6, scale score = 0.02.
#    Increased memory =    -0.13 (MB), total memory =  1941.50 (MB), peak memory =  2214.07 (MB)
**optDesign ... cpu = 0:00:16, real = 0:00:23, mem = 1942.1M, totSessionCpu=0:02:00 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2870.61)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 98
AAE_INFO-618: Total number of nets in the design is 141,  97.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3137.83 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3137.83 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3129.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3129.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=2973.99)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 98. 
Total number of fetched objects 98
AAE_INFO-618: Total number of nets in the design is 141,  4.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3222.02 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3222.02 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:02.0 totSessionCpu=0:02:01 mem=3228.0M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2118.4M, totSessionCpu=0:02:01 **
Executing marking Critical Nets1
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2118.5M, totSessionCpu=0:02:01 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3022.17M, totSessionCpu=0:02:01).
**optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2118.5M, totSessionCpu=0:02:01 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0
**optDesign ... cpu = 0:00:18, real = 0:00:25, mem = 2115.1M, totSessionCpu=0:02:02 **

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:32, mem = 2119.9M, totSessionCpu=0:02:02 **
 ReSet Options after AAE Based Opt flow 
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #1 [finish] : cpu/real = 0:00:18.0/0:00:31.7 (0.6), totSession cpu/real = 0:02:01.9/0:08:59.6 (0.2), mem = 3017.8M
<CMD> optDesign -postRoute -hold -outDir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0_hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2111.5M, totSessionCpu=0:02:02 **
*** optDesign #2 [begin] : totSession cpu/real = 0:02:01.9/0:08:59.6 (0.2), mem = 3011.8M
GigaOpt running with 6 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:01.9/0:08:59.6 (0.2), mem = 3011.8M
**INFO: User settings:
setNanoRouteMode -drouteAntennaFactor                           1
setNanoRouteMode -drouteAutoStop                                false
setNanoRouteMode -drouteFixAntenna                              true
setNanoRouteMode -drouteOnGridOnly                              none
setNanoRouteMode -droutePostRouteSpreadWire                     auto
setNanoRouteMode -droutePostRouteSwapVia                        false
setNanoRouteMode -drouteStartIteration                          0
setNanoRouteMode -drouteUseLefPinTaperRule                      true
setNanoRouteMode -drouteUseMultiCutViaEffort                    medium
setNanoRouteMode -extractDesignSignature                        114085256
setNanoRouteMode -extractRcModelFile                            rc_model.bin
setNanoRouteMode -extractThirdPartyCompatible                   false
setNanoRouteMode -grouteExpTdStdDelay                           22.7
setNanoRouteMode -grouteExpTdUseTifTimingEngineForImportDesign  false
setNanoRouteMode -routeAntennaCellName                          ANTENNATR
setNanoRouteMode -routeBottomRoutingLayer                       2
setNanoRouteMode -routeConcurrentMinimizeViaCountEffort         medium
setNanoRouteMode -routeDeleteAntennaReroute                     true
setNanoRouteMode -routeInsertAntennaDiode                       true
setNanoRouteMode -routeSiEffort                                 max
setNanoRouteMode -routeTopRoutingLayer                          4
setNanoRouteMode -routeWithSiDriven                             true
setNanoRouteMode -routeWithSiPostRouteFix                       true
setNanoRouteMode -routeWithTimingDriven                         true
setNanoRouteMode -routeWithViaInPin                             true
setNanoRouteMode -timingEngine                                  .timing_file_2029537.tif.gz
setDesignMode -process                                          130
setExtractRCMode -coupled                                       true
setExtractRCMode -coupling_c_th                                 0.4
setExtractRCMode -effortLevel                                   medium
setExtractRCMode -engine                                        postRoute
setExtractRCMode -noCleanRCDB                                   true
setExtractRCMode -nrNetInMemory                                 100000
setExtractRCMode -relative_c_th                                 1
setExtractRCMode -total_c_th                                    0
setDelayCalMode -enable_high_fanout                             true
setDelayCalMode -engine                                         aae
setDelayCalMode -ignoreNetLoad                                  false
setDelayCalMode -reportOutBound                                 true
setDelayCalMode -SIAware                                        true
setDelayCalMode -socv_accuracy_mode                             low
setOptMode -activeSetupViews                                    { setupAnalysis }
setOptMode -addInst                                             true
setOptMode -addInstancePrefix                                   POSTROUTE
setOptMode -allEndPoints                                        true
setOptMode -autoSetupViews                                      { setupAnalysis}
setOptMode -autoTDGRSetupViews                                  { setupAnalysis}
setOptMode -deleteInst                                          true
setOptMode -drcMargin                                           0.1
setOptMode -effort                                              high
setOptMode -fixDrc                                              true
setOptMode -fixFanoutLoad                                       true
setOptMode -holdTargetSlack                                     0.05
setOptMode -maxLength                                           1000
setOptMode -optimizeFF                                          true
setOptMode -preserveAllSequential                               false
setOptMode -restruct                                            false
setOptMode -setupTargetSlack                                    0.05
setOptMode -usefulSkew                                          false
setOptMode -usefulSkewCTS                                       true
setSIMode -separate_delta_delay_on_data                         true
setPlaceMode -place_global_max_density                          0.8
setPlaceMode -place_global_uniform_density                      true
setPlaceMode -timingDriven                                      true
setAnalysisMode -analysisType                                   onChipVariation
setAnalysisMode -checkType                                      setup
setAnalysisMode -clkSrcPath                                     true
setAnalysisMode -clockPropagation                               sdcControl
setAnalysisMode -cppr                                           both

Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 2119.4M, totSessionCpu=0:02:03 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3017.8M, init mem=3017.8M)
*info: Placed = 54            
*info: Unplaced = 0           
Placement Density:1.48%(719/48521)
Placement Density (including fixed std cells):1.48%(719/48521)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3017.8M)
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.1; extra margin 0
Setup Target Slack: user slack 0.05
Hold Target Slack: user slack 0.05
*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:01.2/0:00:01.5 (0.8), totSession cpu/real = 0:02:03.1/0:09:01.1 (0.2), mem = 3017.8M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #8 InitialSummary
#Start Inst Signature in MT(0)
#Start Net Signature in MT(43770949)
#Calculate SNet Signature in MT (66806135)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.56/6, scale score = 0.26.
#    Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.61/6, scale score = 0.27.
#    Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/6, scale score = 0.24.
#    Increased memory =     0.00 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.22/6, scale score = 0.20.
#    Increased memory =    -4.05 (MB), total memory =  2115.77 (MB), peak memory =  2214.07 (MB)
The design is extracted. Skipping TQuantus.
**INFO: flowCheckPoint #9 OptimizationHold
GigaOpt Hold Optimizer is used
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:02:04 mem=3048.4M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:04.1/0:09:02.4 (0.2), mem = 3048.4M
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3128.34)
Total number of fetched objects 98
AAE_INFO-618: Total number of nets in the design is 141,  97.2 percent of the nets selected for SI analysis
End delay calculation. (MEM=3190.63 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3190.63 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3182.6M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3182.6M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3024.79)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 98. 
Total number of fetched objects 98
AAE_INFO-618: Total number of nets in the design is 141,  7.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3270.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3270.29 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:02:06 mem=3276.3M)

Active hold views:
 holdAnalysis
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:02:06 mem=3306.8M ***
Done building hold timer [102 node(s), 93 edge(s), 1 view(s)] (fixHold) cpu=0:00:02.1 real=0:00:03.0 totSessionCpu=0:02:06 mem=3306.8M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:03.2 real=0:00:04.0 totSessionCpu=0:02:07 mem=3441.4M ***
OPTC: m1 20.0 20.0
Setting latch borrow mode to budget during optimization.

*Info: minBufDelay = 50.7 ps, libStdDelay = 22.7 ps, minBufSize = 5760000 (4.0)
*Info: worst delay setup view: setupAnalysis

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.027  |  0.217  |  0.027  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.481%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 2179.0M, totSessionCpu=0:02:09 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:05.4/0:00:05.9 (0.9), totSession cpu/real = 0:02:09.5/0:09:08.3 (0.2), mem = 3076.9M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:09.5/0:09:08.3 (0.2), mem = 3076.9M
*info: Run optDesign holdfix with 6 threads.
Info: 0 don't touch net , 16 undriven nets excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.

*** Starting Core Fixing (fixHold) cpu=0:00:05.5 real=0:00:07.0 totSessionCpu=0:02:10 mem=3427.8M density=1.481% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.028|     0.00|       0|          0|       0(     0)|    1.48%|   0:00:00.0|  3483.2M|
|   1|   0.028|     0.00|       0|          0|       0(     0)|    1.48%|   0:00:00.0|  3483.2M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|   0.028|     0.00|       0|          0|       0(     0)|    1.48%|   0:00:00.0|  3483.2M|
Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__0_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__6_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__3_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__4_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__5_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

Dumping Information for Job ...
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_1__data__7_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.

|   1|   0.094|     0.00|       0|          8|       0(     0)|    1.58%|   0:00:00.0|  3586.6M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 8 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)

*** Finished Core Fixing (fixHold) cpu=0:00:05.8 real=0:00:07.0 totSessionCpu=0:02:10 mem=3617.1M density=1.576% ***

*info:
*info: Added a total of 8 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:            8 cells of type 'CLKBUFX2TR' used

*** Finish Post Route Hold Fixing (cpu=0:00:05.8 real=0:00:07.0 totSessionCpu=0:02:10 mem=3617.1M density=1.576%) ***
**INFO: total 8 insts, 0 nets marked don't touch
**INFO: total 8 insts, 0 nets marked don't touch DB property
**INFO: total 8 insts, 0 nets unmarked don't touch

*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:00.4/0:00:00.6 (0.7), totSession cpu/real = 0:02:09.9/0:09:08.9 (0.2), mem = 3096.3M
**INFO: Skipping refine place as no non-legal commits were detected
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2193.1M, totSessionCpu=0:02:10 **
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3095.35M, totSessionCpu=0:02:10).
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2193.1M, totSessionCpu=0:02:10 **

Running refinePlace -preserveRouting true -hardFence false
*** Starting refinePlace (0:02:10 mem=3230.4M) ***
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3230.4MB
Summary Report:
Instances move: 0 (out of 62 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3230.4MB
*** Finished refinePlace (0:02:10 mem=3230.4M) ***

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.098  |  0.940  |  0.098  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.576%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:09, mem = 2193.6M, totSessionCpu=0:02:10 **
**INFO: flowCheckPoint #10 GlobalDetailRoute
-routeWithEco false                       # bool, default=false
-routeSelectedNetOnly false               # bool, default=false
-routeWithTimingDriven true               # bool, default=false, user setting
-routeWithSiDriven true                   # bool, default=false, user setting
Existing Dirty Nets : 16
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 16
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 0:02:10.2/0:09:09.4 (0.2), mem = 3089.7M

globalDetailRoute

#Start globalDetailRoute on Thu Mar 30 18:27:48 2023
#
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=149)
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 94.
#Total number of nets in the design = 149.
#16 routable nets do not have any wires.
#78 routable nets have routed wires.
#16 nets will be global routed.
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 30 18:27:48 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 143 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Processed 8/0 dirty instances, 8/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(8 insts marked dirty, reset pre-exisiting dirty flag on 8 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2200.56 (MB), peak = 2461.03 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2202.43 (MB), peak = 2461.03 (MB)
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Thu Mar 30 18:27:48 2023
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 5.73 (MB)
#Total memory = 2202.43 (MB)
#Peak memory = 2461.03 (MB)
#
#
#Start global routing on Thu Mar 30 18:27:48 2023
#
#
#Start global routing initialization on Thu Mar 30 18:27:48 2023
#
#Number of eco nets is 10
#
#Start global routing data preparation on Thu Mar 30 18:27:48 2023
#
#Start routing resource analysis on Thu Mar 30 18:27:48 2023
#
#Routing resource analysis is done on Thu Mar 30 18:27:48 2023
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M2             V         952         547         900    16.22%
#  M3             H         172          77         900     2.22%
#  M4             V        1135         364         900     0.00%
#  --------------------------------------------------------------
#  Total                   2259      30.57%        2700     6.15%
#
#
#
#
#Global routing data preparation is done on Thu Mar 30 18:27:48 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
#
#
#Global routing initialization is done on Thu Mar 30 18:27:48 2023
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 55 (skipped).
#Total number of routable nets = 94.
#Total number of nets in the design = 149.
#
#94 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              16  
#-----------------------------
#        Total              16  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default              94  
#-----------------------------
#        Total              94  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M2            6(0.73%)      1(0.12%)   (0.85%)
#  M3            0(0.00%)      0(0.00%)   (0.00%)
#  M4            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total      6(0.23%)      1(0.04%)   (0.27%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.00% H + 0.27% V
#
#Complete Global Routing.
#Total wire length = 5278 um.
#Total half perimeter of net bounding box = 5287 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 556 um.
#Total wire length on LAYER M3 = 3760 um.
#Total wire length on LAYER M4 = 962 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 442
#Total number of multi-cut vias = 287 ( 64.9%)
#Total number of single cut vias = 155 ( 35.1%)
#Up-Via Summary (total 442):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               137 ( 68.5%)        63 ( 31.5%)        200
# M2                11 (  5.8%)       178 ( 94.2%)        189
# M3                 7 ( 13.2%)        46 ( 86.8%)         53
#-----------------------------------------------------------
#                  155 ( 35.1%)       287 ( 64.9%)        442 
#
#Max overcon = 2 tracks.
#Total overcon = 0.27%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.20 (MB)
#Total memory = 2204.63 (MB)
#Peak memory = 2461.03 (MB)
#
#Finished global routing on Thu Mar 30 18:27:48 2023
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.63 (MB), peak = 2461.03 (MB)
#Start Track Assignment.
#Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total wire length = 5285 um.
#Total half perimeter of net bounding box = 5287 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 556 um.
#Total wire length on LAYER M3 = 3760 um.
#Total wire length on LAYER M4 = 969 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 442
#Total number of multi-cut vias = 287 ( 64.9%)
#Total number of single cut vias = 155 ( 35.1%)
#Up-Via Summary (total 442):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               137 ( 68.5%)        63 ( 31.5%)        200
# M2                11 (  5.8%)       178 ( 94.2%)        189
# M3                 7 ( 13.2%)        46 ( 86.8%)         53
#-----------------------------------------------------------
#                  155 ( 35.1%)       287 ( 64.9%)        442 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2204.20 (MB), peak = 2461.03 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 7.56 (MB)
#Total memory = 2204.20 (MB)
#Peak memory = 2461.03 (MB)
#Using multithreading with 6 threads.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.0% of the total area was rechecked for DRC, and 12.5% required routing.
#   number of violations = 0
#8 out of 62 instances (12.9%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.0% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2206.14 (MB), peak = 2461.03 (MB)
#Complete Detail Routing.
#Total wire length = 5302 um.
#Total half perimeter of net bounding box = 5287 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 567 um.
#Total wire length on LAYER M3 = 3775 um.
#Total wire length on LAYER M4 = 961 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 456
#Total number of multi-cut vias = 308 ( 67.5%)
#Total number of single cut vias = 148 ( 32.5%)
#Up-Via Summary (total 456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               137 ( 65.9%)        71 ( 34.1%)        208
# M2                 7 (  3.6%)       190 ( 96.4%)        197
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  148 ( 32.5%)       308 ( 67.5%)        456 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.93 (MB)
#Total memory = 2206.14 (MB)
#Peak memory = 2461.03 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2210.46 (MB), peak = 2461.03 (MB)
#
#Total wire length = 5302 um.
#Total half perimeter of net bounding box = 5287 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 567 um.
#Total wire length on LAYER M3 = 3775 um.
#Total wire length on LAYER M4 = 961 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 456
#Total number of multi-cut vias = 308 ( 67.5%)
#Total number of single cut vias = 148 ( 32.5%)
#Up-Via Summary (total 456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               137 ( 65.9%)        71 ( 34.1%)        208
# M2                 7 (  3.6%)       190 ( 96.4%)        197
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  148 ( 32.5%)       308 ( 67.5%)        456 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#WARNING (NRDB-106) Diffusion area of diode 'ANTENNATR' is not defined. Please change your LEF file.
#
#Total wire length = 5302 um.
#Total half perimeter of net bounding box = 5287 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 567 um.
#Total wire length on LAYER M3 = 3775 um.
#Total wire length on LAYER M4 = 961 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 456
#Total number of multi-cut vias = 308 ( 67.5%)
#Total number of single cut vias = 148 ( 32.5%)
#Up-Via Summary (total 456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               137 ( 65.9%)        71 ( 34.1%)        208
# M2                 7 (  3.6%)       190 ( 96.4%)        197
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  148 ( 32.5%)       308 ( 67.5%)        456 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 10.84 (MB)
#Total memory = 2215.04 (MB)
#Peak memory = 2461.03 (MB)
#Skip updating routing design signature in db-snapshot flow
#	no debugging net set
#
#globalDetailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:02
#Increased memory = -158.14 (MB)
#Total memory = 2035.49 (MB)
#Peak memory = 2461.03 (MB)
#Number of warnings = 3
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu Mar 30 18:27:49 2023
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:00:00.8/0:00:01.8 (0.5), totSession cpu/real = 0:02:11.0/0:09:11.2 (0.2), mem = 2940.0M
**optDesign ... cpu = 0:00:09, real = 0:00:11, mem = 2032.6M, totSessionCpu=0:02:11 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #11 PostEcoSummary
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=149)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 30 18:27:49 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2037.52 (MB), peak = 2461.03 (MB)
#Start routing data preparation on Thu Mar 30 18:27:50 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 143 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2043.18 (MB), peak = 2461.03 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2045.31 (MB), peak = 2461.03 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2043.71 (MB), peak = 2461.03 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2043.71 (MB)
#Peak memory = 2461.03 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 94 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    15.00 (MB), total memory =  2058.76 (MB), peak memory =  2461.03 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.65 (MB), peak = 2461.03 (MB)
#RC Statistics: 462 Res, 309 Ground Cap, 97 XCap (Edge to Edge)
#RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9588.37 (344), Avg L-Edge Length: 10850.00 (56)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 556 nodes, 462 edges, and 212 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:01, memory = 2045.72 (MB), peak = 2461.03 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 2997.746M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Hrwn8z.rcdb.d specified
Cell writeback_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.4 real: 0:00:02.0 mem: 2997.746M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 2.57 (MB)
#Total memory = 2045.76 (MB)
#Peak memory = 2461.03 (MB)
#
#12 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(38987845)
#Calculate SNet Signature in MT (71367302)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.06/6, scale score = 0.18.
#    Increased memory =     0.00 (MB), total memory =  2038.17 (MB), peak memory =  2461.03 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2038.16 (MB), peak memory =  2461.03 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.00/6, scale score = 0.17.
#    Increased memory =     0.63 (MB), total memory =  2038.16 (MB), peak memory =  2461.03 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2037.54 (MB), peak memory =  2461.03 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.01/6, scale score = 0.17.
#    Increased memory =     0.63 (MB), total memory =  2038.16 (MB), peak memory =  2461.03 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.13/6, scale score = 0.19.
#    Increased memory =    -0.13 (MB), total memory =  2037.54 (MB), peak memory =  2461.03 (MB)
**optDesign ... cpu = 0:00:12, real = 0:00:17, mem = 2038.2M, totSessionCpu=0:02:14 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=2957.07)
Reading RCDB with compressed RC data.
AAE_INFO: 6 threads acquired from CTE.
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3232.84 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3232.84 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3224.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3224.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3085)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3347.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3347.07 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:02:16 mem=3353.1M)

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.940  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.576%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2227.6M, totSessionCpu=0:02:16 **
Executing marking Critical Nets1
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #12 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2227.6M, totSessionCpu=0:02:16 **
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=3140.75M, totSessionCpu=0:02:16).
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2227.6M, totSessionCpu=0:02:16 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #13 FinalSummary
Reported timing to dir /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_route_0_hold
**optDesign ... cpu = 0:00:14, real = 0:00:19, mem = 2224.3M, totSessionCpu=0:02:16 **
Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3220.14)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3296.98 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3296.98 CPU=0:00:00.3 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3289.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3289.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3119.14)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3362.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3362.64 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:02:18 mem=3368.6M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 setupAnalysis 
Hold views included:
 holdAnalysis

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.102  |  0.940  |  0.102  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.094  |  0.217  |  0.094  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   37    |    3    |   34    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 1.576%
Total number of glitch violations: 0
------------------------------------------------------------------
**optDesign ... cpu = 0:00:18, real = 0:00:28, mem = 2245.9M, totSessionCpu=0:02:20 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
Info: Destroy the CCOpt slew target map.
*** optDesign #2 [finish] : cpu/real = 0:00:17.9/0:00:28.1 (0.6), totSession cpu/real = 0:02:19.8/0:09:27.8 (0.2), mem = 3152.3M
<CMD> saveDesign db/writeback_controller_postroute_0.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/30 18:28:06, mem=2207.4M)
% Begin Save ccopt configuration ... (date=03/30 18:28:06, mem=2207.4M)
% End Save ccopt configuration ... (date=03/30 18:28:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=2207.7M, current mem=2207.7M)
% Begin Save netlist data ... (date=03/30 18:28:06, mem=2207.7M)
Writing Binary DB to db/writeback_controller_postroute_0.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:28:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=2209.0M, current mem=2209.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/30 18:28:06, mem=2209.4M)
Saving AAE Data ...
Saving congestion map file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.route.congmap.gz ...
% End Save AAE data ... (date=03/30 18:28:06, total cpu=0:00:00.1, real=0:00:01.0, peak res=2209.4M, current mem=2209.4M)
Saving preference file db/writeback_controller_postroute_0.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:28:08, mem=2209.6M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3123.9M) ***
% End Save routing data ... (date=03/30 18:28:09, total cpu=0:00:00.0, real=0:00:01.0, peak res=2209.8M, current mem=2209.8M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:09 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3153.9M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3145.9M) ***
#Saving pin access data to file db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/writeback_controller_postroute_0.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_postroute_0.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:28:10, mem=2209.9M)
% End Save power constraints data ... (date=03/30 18:28:10, total cpu=0:00:00.0, real=0:00:01.0, peak res=2209.9M, current mem=2209.9M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_postroute_0.enc.dat.tmp
#% End save design ... (date=03/30 18:28:11, total cpu=0:00:01.2, real=0:00:05.0, peak res=2210.4M, current mem=2210.4M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> saveDesign db/writeback_controller_place_cts_route.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/30 18:28:12, mem=2210.4M)
% Begin Save ccopt configuration ... (date=03/30 18:28:12, mem=2210.4M)
% End Save ccopt configuration ... (date=03/30 18:28:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.4M, current mem=2210.4M)
% Begin Save netlist data ... (date=03/30 18:28:12, mem=2210.4M)
Writing Binary DB to db/writeback_controller_place_cts_route.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:28:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.4M, current mem=2210.4M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/30 18:28:12, mem=2210.4M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:28:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.4M, current mem=2210.4M)
Saving congestion map file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.route.congmap.gz ...
Saving preference file db/writeback_controller_place_cts_route.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:28:14, mem=2210.4M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3141.6M) ***
% End Save routing data ... (date=03/30 18:28:15, total cpu=0:00:00.1, real=0:00:01.0, peak res=2210.4M, current mem=2210.4M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:15 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3171.6M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3163.6M) ***
#Saving pin access data to file db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/writeback_controller_place_cts_route.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_place_cts_route.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:28:17, mem=2210.6M)
% End Save power constraints data ... (date=03/30 18:28:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=2210.6M, current mem=2210.6M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_place_cts_route.enc.dat.tmp
#% End save design ... (date=03/30 18:28:18, total cpu=0:00:01.2, real=0:00:06.0, peak res=2210.6M, current mem=2210.6M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> addFiller -cell {FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR} -prefix FILLCELL
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
*INFO: Adding fillers to top-module.
*INFO:   Added 478 filler insts (cell FILL64TR / prefix FILLCELL).
*INFO:   Added 37 filler insts (cell FILL32TR / prefix FILLCELL).
*INFO:   Added 49 filler insts (cell FILL16TR / prefix FILLCELL).
*INFO:   Added 46 filler insts (cell FILL8TR / prefix FILLCELL).
*INFO:   Added 29 filler insts (cell FILL4TR / prefix FILLCELL).
*INFO:   Added 35 filler insts (cell FILL2TR / prefix FILLCELL).
*INFO:   Added 50 filler insts (cell FILL1TR / prefix FILLCELL).
*INFO: Total 724 filler insts added - prefix FILLCELL (CPU: 0:00:00.1).
For 724 new insts, 724 new gnd-pin connections were made to global net 'VSS'.
724 new pwr-pin connections were made to global net 'VDD'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
0 new gnd-pin connection was made to global net 'VSS'.
<CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
0 new pwr-pin connection was made to global net 'VDD'.
<CMD> fixVia -minCut

Start fixing mincut vias at Thu Mar 30 18:28:19 2023
No minimum cut violation markers found on special net vias.
End fixing mincut vias at Thu Mar 30 18:28:19 2023
<CMD> fixVia -minStep

Start fixing minstep vias at Thu Mar 30 18:28:19 2023
**WARN: (IMPPP-592):	No MINSTEP rule defined.
End fixing minstep vias at Thu Mar 30 18:28:19 2023
<CMD> fixVia -short

Start fixing short vias at Thu Mar 30 18:28:19 2023
End fixing short vias at Thu Mar 30 18:28:19 2023
<CMD> clearDrc
 *** Starting Verify Geometry (MEM: 3167.4) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 350.6M)

<CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 30 18:28:19 2023

Design Name: writeback_controller
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (600.0000, 100.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
Use 6 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 30 18:28:19 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 32.000M)

<CMD> verifyProcessAntenna -error 1000000

******* START VERIFY ANTENNA ********
Report File: writeback_controller.antenna.rpt
LEF Macro File: writeback_controller.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> detailRoute -fix_drc
#% Begin detailRoute (date=03/30 18:28:19, mem=2220.3M)

detailRoute -fix_drc

#Start detailRoute on Thu Mar 30 18:28:19 2023
#
Initializing multi-corner resistance tables ...
#Invoke dbWirePreImport deleteTR=1 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=149)
#Start reading timing information from file .timing_file_2029537.tif.gz ...
#Read in timing information for 55 ports, 54 instances from timing file .timing_file_2029537.tif.gz.
#NanoRoute Version 21.14-s109_1 NR220628-1629/21_14-UB
#Using multithreading with 6 threads.
#Start routing data preparation on Thu Mar 30 18:28:19 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 143 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2225.16 (MB), peak = 2520.11 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2227.62 (MB), peak = 2520.11 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#724 out of 786 instances (92.1%) need to be verified(marked ipoed), dirty area = 92.0%.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2237.17 (MB), peak = 2520.11 (MB)
#Complete Detail Routing.
#Total wire length = 5302 um.
#Total half perimeter of net bounding box = 5287 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 567 um.
#Total wire length on LAYER M3 = 3775 um.
#Total wire length on LAYER M4 = 961 um.
#Total wire length on LAYER M5 = 0 um.
#Total wire length on LAYER M6 = 0 um.
#Total wire length on LAYER MQ = 0 um.
#Total wire length on LAYER LM = 0 um.
#Total number of vias = 456
#Total number of multi-cut vias = 308 ( 67.5%)
#Total number of single cut vias = 148 ( 32.5%)
#Up-Via Summary (total 456):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               137 ( 65.9%)        71 ( 34.1%)        208
# M2                 7 (  3.6%)       190 ( 96.4%)        197
# M3                 4 (  7.8%)        47 ( 92.2%)         51
#-----------------------------------------------------------
#                  148 ( 32.5%)       308 ( 67.5%)        456 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:00
#Elapsed time = 00:00:01
#Increased memory = 16.13 (MB)
#Total memory = 2237.17 (MB)
#Peak memory = 2520.11 (MB)
#	no debugging net set
#
#detailRoute statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = -153.90 (MB)
#Total memory = 2066.41 (MB)
#Peak memory = 2520.11 (MB)
#Number of warnings = 0
#Total number of warnings = 21
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu Mar 30 18:28:20 2023
#
#% End detailRoute (date=03/30 18:28:20, total cpu=0:00:00.8, real=0:00:01.0, peak res=2220.3M, current mem=2056.8M)
<CMD> saveDesign db/writeback_controller_final_prefill.enc
#% Begin save design ... (date=03/30 18:28:20, mem=2056.8M)
% Begin Save ccopt configuration ... (date=03/30 18:28:21, mem=2056.8M)
% End Save ccopt configuration ... (date=03/30 18:28:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2056.8M, current mem=2056.8M)
% Begin Save netlist data ... (date=03/30 18:28:21, mem=2056.8M)
Writing Binary DB to db/writeback_controller_final_prefill.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:28:21, total cpu=0:00:00.1, real=0:00:00.0, peak res=2058.1M, current mem=2058.1M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
% Begin Save AAE data ... (date=03/30 18:28:21, mem=2058.1M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:28:21, total cpu=0:00:00.0, real=0:00:00.0, peak res=2058.1M, current mem=2058.1M)
Saving congestion map file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.route.congmap.gz ...
Saving preference file db/writeback_controller_final_prefill.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:28:25, mem=2058.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3044.5M) ***
% End Save routing data ... (date=03/30 18:28:25, total cpu=0:00:00.1, real=0:00:00.0, peak res=2058.1M, current mem=2058.1M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:25 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3074.5M) ***
TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3066.5M) ***
#Saving pin access data to file db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/writeback_controller_final_prefill.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_final_prefill.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 3 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 3 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:28:27, mem=2058.2M)
% End Save power constraints data ... (date=03/30 18:28:28, total cpu=0:00:00.0, real=0:00:00.0, peak res=2058.2M, current mem=2058.2M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_final_prefill.enc.dat.tmp
#% End save design ... (date=03/30 18:28:28, total cpu=0:00:01.0, real=0:00:07.0, peak res=2058.2M, current mem=2058.2M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> report_timing     
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
#Invoke dbWirePreImport deleteTR=0 convert_unrouted=0 selected_only=0 (nr_selected_net=0)
#num needed restored net=0
#need_extraction net=0 (total=149)
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#Start routing data preparation on Thu Mar 30 18:28:29 2023
#
# M1           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.3400
# M2           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M3           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M4           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M5           H   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# M6           V   Track-Pitch = 0.4000    Line-2-Via Pitch = 0.4000
# MQ           H   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
# LM           V   Track-Pitch = 0.8000    Line-2-Via Pitch = 0.8000
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2044.12 (MB), peak = 2520.11 (MB)
#Start routing data preparation on Thu Mar 30 18:28:29 2023
#
#Minimum voltage of a net in the design = 0.000.
#Maximum voltage of a net in the design = 1.200.
#Voltage range [0.000 - 1.200] has 143 nets.
#Voltage range [1.200 - 1.200] has 1 net.
#Voltage range [0.000 - 0.000] has 5 nets.
#Build and mark too close pins for the same net.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=20 tracks, using layer M2's pitch = 0.4000.
#Using automatically generated G-grids.
#(check_and_prepare_match_target_file) no match_target_file in constraint. quit
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2049.80 (MB), peak = 2520.11 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2053.93 (MB), peak = 2520.11 (MB)
#Start building rc corner(s)...
#Number of RC Corner = 1
#Corner rc-typ /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 (real) 
#M1 -> M1 (1)
#M2 -> M2 (2)
#M3 -> M3 (3)
#M4 -> M4 (4)
#M5 -> M5 (5)
#M6 -> M6 (6)
#MQ -> MQ (7)
#LM -> LM (8)
#SADV-On
# Corner(s) : 
#rc-typ [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#SADV-Off
#total pattern=120 [8, 324]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch
#found RESMODEL /afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch 25.000000 
#number model r/c [1,1] [8,324] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2055.31 (MB), peak = 2520.11 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 2055.31 (MB)
#Peak memory = 2520.11 (MB)
#Using multithreading with 6 threads.
#begin processing metal fill model file
#end processing metal fill model file
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#5x2 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Extract 4 hboxes with 6 threads on machine with  Xeon 2.40GHz 28160KB Cache 11CPU...
#Process 0 special clock nets for rc extraction
#Total 94 nets were built. 12 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    19.97 (MB), total memory =  2078.19 (MB), peak memory =  2520.11 (MB)
#Register nets and terms for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2069.12 (MB), peak = 2520.11 (MB)
#RC Statistics: 462 Res, 309 Ground Cap, 97 XCap (Edge to Edge)
#RC V/H edge ratio: 0.84, Avg V/H Edge Length: 9588.37 (344), Avg L-Edge Length: 10850.00 (56)
#Nets and terms are pre-registered for rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 556 nodes, 462 edges, and 212 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2063.41 (MB), peak = 2520.11 (MB)
Restoring parasitic data from file '/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 3075.238M)
Following multi-corner parasitics specified:
	/tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell writeback_controller has rcdb /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/nr2029537_Zqzzf7.rcdb.d specified
Cell writeback_controller, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:01.0 mem: 3075.238M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:03
#Elapsed time = 00:00:05
#Increased memory = 13.62 (MB)
#Total memory = 2063.42 (MB)
#Peak memory = 2520.11 (MB)
#
#12 inserted nodes are removed
#	no debugging net set
#Start Inst Signature in MT(0)
#Start Net Signature in MT(15899102)
#Calculate SNet Signature in MT (48278559)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.40GHz 28160KB Cache 11CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  0.13/6, scale score = 0.02.
#    Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.29/6, scale score = 0.21.
#    Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.20/6, scale score = 0.20.
#    Increased memory =     0.00 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/6, scale score = 0.21.
#    Increased memory =    -0.11 (MB), total memory =  2051.65 (MB), peak memory =  2520.11 (MB)
Start delay calculation (fullDC) (6 T). (MEM=3054.32)
Reading RCDB with compressed RC data.
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3292.93 CPU=0:00:00.1 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3292.93 CPU=0:00:00.2 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3284.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3284.9M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3145.09)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3398.64 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3398.64 CPU=0:00:00.0 REAL=0:00:00.0)
Path 1: MET Late External Delay Assertion 
Endpoint:   DRAM_in3_Data[0]       (^) checked with  leading edge of 'clk'
Beginpoint: pk_out_0__PE_state__1_ (v) triggered by  leading edge of 'clk'
Path Groups: {clk}
Analysis View: setupAnalysis
Other End Arrival Time          0.000
- External Delay                0.100
+ Phase Shift                   1.500
+ CPPR Adjustment               0.000
- Uncertainty                   0.100
= Required Time                 1.300
- Arrival Time                  1.198
= Slack Time                    0.102
     Clock Rise Edge                      0.000
     + Input Delay                        0.100
     + Drive Adjustment                   0.008
     = Beginpoint Arrival Time            0.108
     +-------------------------------------------------------------------------------+ 
     | Instance |           Arc            |    Cell    | Delay | Arrival | Required | 
     |          |                          |            |       |  Time   |   Time   | 
     |----------+--------------------------+------------+-------+---------+----------| 
     |          | pk_out_0__PE_state__1_ v |            |       |   0.108 |    0.210 | 
     | U45      | B v -> Y ^               | NAND2X1TR  | 0.087 |   0.195 |    0.297 | 
     | U37      | B ^ -> Y v               | NOR2X4TR   | 0.077 |   0.272 |    0.374 | 
     | U46      | AN v -> Y v              | NAND2BX1TR | 0.143 |   0.415 |    0.517 | 
     | U47      | B v -> Y ^               | NOR2X1TR   | 0.444 |   0.859 |    0.962 | 
     | U34      | A0 ^ -> Y v              | AOI22X1TR  | 0.116 |   0.975 |    1.077 | 
     | U50      | B v -> Y ^               | NAND2X1TR  | 0.222 |   1.197 |    1.299 | 
     |          | DRAM_in3_Data[0] ^       |            | 0.001 |   1.198 |    1.300 | 
     +-------------------------------------------------------------------------------+ 

<CMD> setMetalFill -layer {1 2 3 4} -minDensity 20 -preferredDensity 25 -maxDensity 80 -maxLength 4 -maxWidth 1 -windowSize 500 500 -windowStep 500 500
<CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 0 0 500 100.0
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:       93 (100.0% routed)
 |     total nets:       93
 | clock nets: 
 |    routed nets:        1 (100.0% routed)
 |     total nets:        1
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:       93 (100.0% routed)
 |     total nets:       93
 | clock nets: 
 |    routed nets:        1 (100.0% routed)
 |     total nets:        1
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3294.88)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  97.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3328.06 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3328.06 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3320.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3320.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3175.21)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 149,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3436.29 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3436.29 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:01.0 totSessionCpu=0:02:30 mem=3442.3M)
Critical nets number = 0.
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
Layer [M0] : Size_y changed to (100.000) due to window size.
Layer [M1] : Size_y changed to (100.000) due to window size.
Layer [M2] : Size_y changed to (100.000) due to window size.
Layer [M3] : Size_y changed to (100.000) due to window size.
************************
Timing Aware sta
P/G Nets: 6
Non-Critical Signal Nets: 143
Critical Signal Nets: 0
Clock Nets:0
************************
Multi-CPU acceleration using 6 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0

End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:00.0, peak mem : 3458.29 megs
Multi-CPU acceleration using 6 CPU(s).
Thread/Slave: 0  process data during iteration  1  in region 0 of 1

Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
End metal filling: cpu:  0:00:01.3,  real:  0:00:02.0,  peak mem:  3450.29  megs.
<CMD> addMetalFill -layer {1 2 3 4} -onCells -timingAware sta -area 500 0 600.0 100.0
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:       93 (100.0% routed)
 |     total nets:       93
 | clock nets: 
 |    routed nets:        1 (100.0% routed)
 |     total nets:        1
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
   _____________________________________________________________
  /  Design State
 +--------------------------------------------------------------
 | unconnected nets:       16
 | signal nets: 
 |    routed nets:       93 (100.0% routed)
 |     total nets:       93
 | clock nets: 
 |    routed nets:        1 (100.0% routed)
 |     total nets:        1
 +--------------------------------------------------------------
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3332.53)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3369.23 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3369.23 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3361.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3361.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3224.39)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3477.93 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3477.93 CPU=0:00:00.0 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.9 real=0:00:02.0 totSessionCpu=0:02:32 mem=3483.9M)
Critical nets number = 0.
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.1'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.2'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.3'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMinUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_2029537.conf) Unknown option '0'!
**WARN: (from .metalfill_2029537.conf) Unknown option 'srouteLayerFillMaxUnionDensityToAboveLayer.4'!
**WARN: (from .metalfill_2029537.conf) Unknown option '2'!
Layer [M0] : Size_X changed to (100.000) due to window size.
Layer [M0] : Size_y changed to (100.000) due to window size.
Layer [M1] : Size_X changed to (100.000) due to window size.
Layer [M1] : Size_y changed to (100.000) due to window size.
Layer [M2] : Size_X changed to (100.000) due to window size.
Layer [M2] : Size_y changed to (100.000) due to window size.
Layer [M3] : Size_X changed to (100.000) due to window size.
Layer [M3] : Size_y changed to (100.000) due to window size.
************************
Timing Aware sta
P/G Nets: 6
Non-Critical Signal Nets: 144
Critical Signal Nets: 0
Clock Nets:0
************************
Multi-CPU acceleration using 6 CPU(s).
Density calculation ...... Slot :   0 of   1 Thread : 0

End of Density Calculation : cpu time : 0:00:00.4, real time : 0:00:00.0, peak mem : 3499.93 megs
Multi-CPU acceleration using 6 CPU(s).
Thread/Slave: 0  process data during iteration  1  in region 0 of 1

Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
Multi-CPU acceleration using 6 CPU(s).
End metal filling: cpu:  0:00:01.3,  real:  0:00:02.0,  peak mem:  3491.93  megs.
<CMD> clearDrc
 *** Starting Verify Geometry (MEM: 3491.9) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 6 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/vergQTmpeXvZ2h/qthread_src.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> clearDrc
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)

<CMD> verifyConnectivity -type regular -error 1000000 -warning 500000
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 30 18:28:44 2023

Design Name: writeback_controller
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (600.0000, 100.0000)
Error Limit = 1000000; Warning Limit = 500000
Check specified nets
Use 6 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 30 18:28:44 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 24.000M)

<CMD> verifyProcessAntenna -error 1000000

******* START VERIFY ANTENNA ********
Report File: writeback_controller.antenna.rpt
LEF Macro File: writeback_controller.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)

<CMD> trimMetalFill -deleteViols
 *** START TRIM METALFILL *** (CPU Time: 0:00:00.0 MEM: 3772.004M)
trimMetalFill...............SubArea: 1 of 100
trimMetalFill...............SubArea: 11 of 100
trimMetalFill...............SubArea: 21 of 100
trimMetalFill...............SubArea: 31 of 100
trimMetalFill...............SubArea: 41 of 100
trimMetalFill...............SubArea: 51 of 100
trimMetalFill...............SubArea: 61 of 100
trimMetalFill...............SubArea: 71 of 100
trimMetalFill...............SubArea: 81 of 100
trimMetalFill...............SubArea: 91 of 100
 Number of metal fills with spacing or/and short violations:0
 Total number of deleted metal fills: 0
 Total number of added metal fills:   0
 (CPU Time: 0:00:00.1  MEM: 3772.004M)
 *** END OF TRIM METALFILL ***
<CMD> saveDesign db/writeback_controller_final.enc
The in-memory database contained RC information but was not saved. To save 
the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=03/30 18:28:44, mem=2288.4M)
% Begin Save ccopt configuration ... (date=03/30 18:28:44, mem=2288.4M)
% End Save ccopt configuration ... (date=03/30 18:28:44, total cpu=0:00:00.1, real=0:00:01.0, peak res=2288.9M, current mem=2288.9M)
% Begin Save netlist data ... (date=03/30 18:28:45, mem=2288.9M)
Writing Binary DB to db/writeback_controller_final.enc.dat.tmp/vbin/writeback_controller.v.bin in multi-threaded mode...
% End Save netlist data ... (date=03/30 18:28:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.0M, current mem=2289.0M)
Saving symbol-table file in separate thread ...
Saving congestion map file in separate thread ...
Saving congestion map file db/writeback_controller_final.enc.dat.tmp/writeback_controller.route.congmap.gz ...
% Begin Save AAE data ... (date=03/30 18:28:45, mem=2289.2M)
Saving AAE Data ...
% End Save AAE data ... (date=03/30 18:28:45, total cpu=0:00:00.1, real=0:00:00.0, peak res=2289.2M, current mem=2289.2M)
Saving preference file db/writeback_controller_final.enc.dat.tmp/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save routing data ... (date=03/30 18:28:46, mem=2289.5M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=3282.6M) ***
% End Save routing data ... (date=03/30 18:28:47, total cpu=0:00:00.0, real=0:00:01.0, peak res=2289.7M, current mem=2289.7M)
Saving special route data file in separate thread ...
Saving PG file in separate thread ...
Saving placement file in separate thread ...
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
Saving PG file db/writeback_controller_final.enc.dat.tmp/writeback_controller.pg.gz, version#2, (Created by Innovus v21.14-s109_1 on Thu Mar 30 18:28:47 2023)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=3320.6M) ***
TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
Saving property file db/writeback_controller_final.enc.dat.tmp/writeback_controller.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3304.6M) ***
#Saving pin access data to file db/writeback_controller_final.enc.dat.tmp/writeback_controller.apa ...
#
Saving preRoute extracted patterns in file 'db/writeback_controller_final.enc.dat.tmp/writeback_controller.techData.gz' ...
Saving preRoute extraction data in directory 'db/writeback_controller_final.enc.dat.tmp/extraction/' ...
TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
% Begin Save power constraints data ... (date=03/30 18:28:49, mem=2290.3M)
% End Save power constraints data ... (date=03/30 18:28:49, total cpu=0:00:00.0, real=0:00:00.0, peak res=2290.3M, current mem=2290.3M)
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
rc-worst rc-best rc-typ
Generated self-contained design writeback_controller_final.enc.dat.tmp
#% End save design ... (date=03/30 18:28:49, total cpu=0:00:01.0, real=0:00:06.0, peak res=2290.5M, current mem=2290.5M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setAnalysisMode -skew true -warn false -checkType hold
<CMD> report_timing > ${REPORT_PATH}/final_hold_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3164.82)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3416.5 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3416.5 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3408.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3408.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3307.66)
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3551.16 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3551.16 CPU=0:00:00.0 REAL=0:00:01.0)
<CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_hold_timing.rpt
<CMD> setAnalysisMode -skew true -warn false -checkType setup
<CMD> report_timing > ${REPORT_PATH}/final_setup_timing.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3447.39)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3499.65 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3499.65 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3491.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3491.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3345.81)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3607.89 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3607.89 CPU=0:00:00.1 REAL=0:00:00.0)
<CMD> report_timing -max_paths 1000 > ${REPORT_PATH}/full_setup_timing.rpt
<CMD> write_sdf -version 3.0 -target_application verilog -collapse_internal_pins ${OUTPUT_PATH}/${DESIGN_NAME}.apr.sdf
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3504.12)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3577.68 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3577.68 CPU=0:00:00.2 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3561.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3561.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3433.93)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3690.47 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3690.47 CPU=0:00:00.0 REAL=0:00:00.0)
<CMD> setStreamOutMode -snapToMGrid true -virtualConnection false
<CMD> streamOut /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.gds -mapFile /afs/umich.edu/class/eecs627/w23/lab_resource/lab2_Innovus/apr/enc2gdsLM.map -libName writeback_controller -structureName writeback_controller -mode ALL
Parse flat map file...
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer LY 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer FT 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (IMPOGDS-392):	Unknown layer E1 
Type 'man IMPOGDS-392' for more detail.
**WARN: (EMS-27):	Message (IMPOGDS-392) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Writing GDSII file ...
Library name 'writeback_controller' is too long(>16) in gdWriteLibName.
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation total number 19
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    6                            DIEAREA
    24                                LM
    33                                VQ
    34                                MQ
    35                                VL
    44                                M6
    32                                V5
    31                                M5
    18                                V2
    17                                M2
    15                                M1
    21                                M4
    19                                M3
    16                                V1
    20                                V3
    22                                V4


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                            786

Ports/Pins                            55
    metal layer M4                    55

Nets                                 666
    metal layer M2                   204
    metal layer M3                   375
    metal layer M4                    87

    Via Instances                    456

Special Nets                         100
    metal layer M1                    24
    metal layer M2                     4
    metal layer M3                    10
    metal layer M4                    62

    Via Instances                   2344

Metal Fills                        10707
    metal layer M1                  1901
    metal layer M2                  5755
    metal layer M3                  1840
    metal layer M4                  1211

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Metal FillDRCs                         0

    Via Instances                      0

Text                                  57
    metal layer M3                     2
    metal layer M4                    55


Blockages                              0


Custom Text                            0


Custom Box                             0

Trim Metal                             0

######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.v
Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.v" ...
<CMD> saveNetlist /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.physical.v -excludeLeafCell -phys -includePowerGround -excludeCellInst {PCORNER PFILLH PFILLQ PFILL1  FILL1TR FILL2TR FILL4TR FILL8TR FILL16TR FILL32TR FILL64TR}
Writing Netlist "/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.apr.physical.v" ...
Pwr name (VDD).
Gnd name (VSS).
1 Pwr names and 1 Gnd names.
<CMD> set_analysis_view -setup {setupAnalysis} -hold {holdAnalysis setupAnalysis}
Extraction setup Started 
Initializing multi-corner RC extraction with 1 active RC Corners ...
Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
Completed (cpu: 0:00:00.0 real: 0:00:00.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: setupAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
 
 Analysis View: holdAnalysis
    RC-Corner Name        : rc-typ
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel medium)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel medium)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 	[Derived from postRoute_xcap (effortLevel medium)]
    RC-Corner Technology file: '/afs/umich.edu/class/eecs627/w23/resources/cmos8rf_8LM_62_SigCmax.tch'
set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
Reading timing constraints file '/afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc' ...
Current (total cpu=0:02:39, real=0:10:26, peak res=2520.1M, current mem=2150.2M)
**WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 8).

**WARN: (TCLCMD-1014):	The SDC set_operating_conditions assertion is not supported. Please use the create_delay_corner command to specify the desired operating enviroment. Use the setAnalysisMode command to control single vs. bestCase/worstCase vs. on-chip variation timing analysis. (File /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc, Line 9).

INFO (CTE): Reading of timing constraints file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/synth_res/writeback_controller.syn.sdc completed, with 2 WARNING
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2161.3M, current mem=2161.3M)
Current (total cpu=0:02:39, real=0:10:26, peak res=2520.1M, current mem=2161.3M)
Total number of combinational cells: 363
Total number of sequential cells: 154
Total number of tristate cells: 10
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX12TR BUFX16TR BUFX20TR BUFX3TR BUFX2TR BUFX4TR BUFX6TR BUFX8TR CLKBUFX12TR CLKBUFX16TR CLKBUFX20TR CLKBUFX2TR CLKBUFX3TR CLKBUFX4TR CLKBUFX6TR CLKBUFX8TR
Total number of usable buffers: 16
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: CLKINVX1TR CLKINVX12TR CLKINVX16TR CLKINVX20TR CLKINVX2TR CLKINVX3TR INVX1TR CLKINVX4TR CLKINVX6TR CLKINVX8TR INVX12TR INVX16TR INVX20TR INVX2TR INVX3TR INVXLTR INVX4TR INVX6TR INVX8TR
Total number of usable inverters: 19
List of unusable inverters: RFRDX2TR RFRDX1TR RFRDX4TR
Total number of unusable inverters: 3
List of identified usable delay cells: DLY1X1TR DLY1X4TR DLY2X1TR DLY2X4TR DLY3X1TR DLY3X4TR DLY4X1TR DLY4X4TR
Total number of identified usable delay cells: 8
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
<CMD> do_extract_model -view setupAnalysis ${OUTPUT_PATH}/${DESIGN_NAME}.lib
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE DB initialization (MEM=3178.53 CPU=0:00:00.0 REAL=0:00:00.0) 
AAE_INFO: resetNetProps viewIdx 0 
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3242.22)
Reading RCDB with compressed RC data.
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3655.31 CPU=0:00:00.2 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3655.31 CPU=0:00:00.5 REAL=0:00:01.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3591.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3591.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3494.75)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 0. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
Glitch Analysis: View holdAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View holdAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  1.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=3752.81 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3752.81 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:reset, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0159 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : Av->Y^ because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
**WARN: (IMPESI-3025):	Delay calculation was forced to extrapolate the slew on instance writeback_controller:pk_out_3__PE_state__2_, Cell type : TOP, Arc : A^->Yv because it's outside the characterized table range. The actual slew is 0.0040 ns and the lower bound in the table is 0.0280 ns. In some cases, extrapolation can reduce the accuracy of delay calculation.
TAMODEL Cpu User Time =    6.3 sec
TAMODEL Memory Usage  =    0.0 MB
<CMD> set lefDefOutVersion 5.8
<CMD> write_lef_abstract /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/data/writeback_controller.lef -specifyTopLayer 4 -stripePin -PGpinLayers 4
**ERROR: (IMPLF-109):	Cannot create OBS on overlap layer for rectilinear
partition 'writeback_controller' because there is no overlap layer defined
in any LEF file. You need to define an overlap layer in the technology
LEF file after last routing or cut layer similar to the following sample:

LAYER OVERLAP
  TYPE OVERLAP ;
END OVERLAP

<CMD> reportFanoutViolation -all -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/report_fanout_viol.rpt
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: writeback_controller
# Design Mode: 130nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
Start delay calculation (fullDC) (6 T). (MEM=3730.2)
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  96.7 percent of the nets selected for SI analysis
End delay calculation. (MEM=3773.41 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3773.41 CPU=0:00:00.1 REAL=0:00:00.0)
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3763.4M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 3763.4M)
Starting SI iteration 2
Start delay calculation (fullDC) (6 T). (MEM=3617.57)
Glitch Analysis: View setupAnalysis -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View setupAnalysis -- Total Number of Nets Analyzed = 106. 
Total number of fetched objects 106
AAE_INFO-618: Total number of nets in the design is 150,  4.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3874.11 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3874.11 CPU=0:00:00.0 REAL=0:00:00.0)
*info: 1 clock net excluded
*info: 1 special net excluded.
*info: 34 no-driver nets excluded.
*info: fanout load violations report

*info: there is 0 max fanout load violation in the design.
<CMD> reportGateCount -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_gateCount.rpt
Gate area 4.3200 um^2
<CMD> summaryReport -noHtml -outfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_summaryReport.rpt
Start to collect the design information.
Build netlist information for Cell writeback_controller.
Finished collecting the design information.
Generating standard cells used in the design report.
Analyze library ... 
Analyze netlist ... 
Generate no-driven nets information report.
Analyze timing ... 
Analyze floorplan/placement ... 
Analysis Routing ...
Report saved in file /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/writeback_controller_summaryReport.rpt
<CMD> verifyConnectivity -type all -report /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/connectivity.rpt
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu Mar 30 18:29:05 2023

Design Name: writeback_controller
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (600.0000, 100.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Use 6 pthreads

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Thu Mar 30 18:29:05 2023
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 0.000M)

 *** Starting Verify Geometry (MEM: 3912.3) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 2560
**WARN: (IMPVFG-198):	Area to be verified is small to see any runtime gain from multi-cpus. Use setMultiCpuUsage command to adjust the number of CPUs. 
Multi-CPU acceleration using 6 CPU(s).
<CMD> saveDrc /tmp/innovus_temp_2029537_caen-vnc-mi05.engin.umich.edu_tfchen_gvSjbj/vergQTmpLBNRD5/qthread_src.drc
Saving Drc markers ...
... No Drc file written since there is no markers found.
<CMD> clearDrc
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.2  MEM: 256.1M)

<CMD> verifyProcessAntenna -reportfile /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/antenna.rpt -error 100000 -pgnet

******* START VERIFY ANTENNA ********
Report File: /afs/umich.edu/class/eecs627/w23/groups/group4/CNN_LSTM/wb_controller/apr/wb_controller/reports/antenna.rpt
LEF Macro File: writeback_controller.antenna.lef
Verification Complete: 0 Violations
******* DONE VERIFY ANTENNA ********
(CPU Time: 0:00:00.0  MEM: 0.000M)


*** Memory Usage v#1 (Current mem = 3676.355M, initial mem = 397.922M) ***
*** Message Summary: 4106 warning(s), 8 error(s)

--- Ending "Innovus" (totcpu=0:08:04, real=1:13:32, mem=3676.4M) ---
