#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Fri May 04 21:40:18 2018
# Process ID: 8532
# Log file: D:/FPGA/super_adder/planAhead_run_1/planAhead.log
# Journal file: D:/FPGA/super_adder/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from E:/ise/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [E:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [E:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source D:/FPGA/super_adder/pa.fromHdl.tcl
# create_project -name super_adder -dir "D:/FPGA/super_adder/planAhead_run_1" -part xc6slx16csg324-3
create_project: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 453.582 ; gain = 64.707
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "top.ucf" [current_fileset -constrset]
Adding file 'D:/FPGA/super_adder/top.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {First_M.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {chaoqian.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {top.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top top $srcset
# add_files [list {top.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "E:/ise/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "D:/FPGA/super_adder/First_M.v" into library work
Analyzing Verilog file "D:/FPGA/super_adder/chaoqian.v" into library work
Analyzing Verilog file "D:/FPGA/super_adder/top.v" into library work
Loading clock regions from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from E:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from E:/ise/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : E:/ise/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [D:/FPGA/super_adder/top.ucf]
Finished Parsing UCF File [D:/FPGA/super_adder/top.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: b8adf19b
open_rtl_design: Time (s): elapsed = 00:00:14 . Memory (MB): peak = 636.660 ; gain = 176.289
update_compile_order -fileset sim_1
startgroup
set_property package_pin T10 [get_ports {A[3]}]
endgroup
startgroup
set_property package_pin T9 [get_ports {A[2]}]
endgroup
startgroup
set_property package_pin V9 [get_ports {A[1]}]
endgroup
startgroup
set_property package_pin M8 [get_ports {A[0]}]
endgroup
set_property package_pin "" [get_ports [list  {B[0]}]]
startgroup
set_property package_pin N8 [get_ports {B[3]}]
endgroup
startgroup
set_property package_pin U8 [get_ports {B[2]}]
endgroup
startgroup
set_property package_pin V8 [get_ports {B[1]}]
endgroup
startgroup
set_property package_pin T5 [get_ports {B[0]}]
endgroup
set_property package_pin "" [get_ports [list  Ci]]
startgroup
set_property package_pin C4 [get_ports Ci]
endgroup
startgroup
set_property package_pin U16 [get_ports {F[3]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin V15 [get_ports {F[0]}]
endgroup
startgroup
set_property package_pin T11 [get_ports {Co[4]}]
endgroup
set_property package_pin "" [get_ports [list  {Co[3]}]]
set_property package_pin "" [get_ports [list  {Co[2]}]]
startgroup
set_property package_pin T11 [get_ports {Co[4]}]
endgroup
set_property package_pin "" [get_ports [list  {Co[3]}]]
startgroup
set_property package_pin R11 [get_ports {Co[3]}]
endgroup
set_property package_pin "" [get_ports [list  {Co[1]}]]
startgroup
set_property package_pin V16 [get_ports {F[2]}]
endgroup
startgroup
set_property package_pin N11 [get_ports {Co[2]}]
endgroup
startgroup
set_property package_pin M11 [get_ports {Co[1]}]
endgroup
startgroup
set_property package_pin U15 [get_ports {F[1]}]
endgroup
startgroup
set_property package_pin V16 [get_ports {F[2]}]
endgroup
save_constraints
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
 (See D:/FPGA/super_adder\planAhead_pid8532.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Fri May 04 21:52:40 2018...
INFO: [Common 17-83] Releasing license: PlanAhead
