<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<!DOCTYPE register-collection-file>
<register-collection-file xmlns="http://www.freescale.com/schema/ddd/1.0/regdata" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.freescale.com/schema/ddd/1.0/regdata RegisterData.xsd">

<register-collection>
  <name>DMA_Layout</name>
  <register-sets>
    <register-set-descriptor>
      <name>DMA Controller (DMA)</name>
      <registers>
        <register>
          <name>DMA_SAR0</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_SAR0.xml</register-details-file-name>
          <offset>0x100</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DAR0</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DAR0.xml</register-details-file-name>
          <offset>0x104</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DSR_BCR0</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DSR_BCR0.xml</register-details-file-name>
          <offset>0x108</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DCR0</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DCR0.xml</register-details-file-name>
          <offset>0x10C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_SAR1</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_SAR1.xml</register-details-file-name>
          <offset>0x110</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DAR1</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DAR1.xml</register-details-file-name>
          <offset>0x114</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DSR_BCR1</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DSR_BCR1.xml</register-details-file-name>
          <offset>0x118</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DCR1</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DCR1.xml</register-details-file-name>
          <offset>0x11C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_SAR2</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_SAR2.xml</register-details-file-name>
          <offset>0x120</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DAR2</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DAR2.xml</register-details-file-name>
          <offset>0x124</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DSR_BCR2</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DSR_BCR2.xml</register-details-file-name>
          <offset>0x128</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DCR2</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DCR2.xml</register-details-file-name>
          <offset>0x12C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_SAR3</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_SAR3.xml</register-details-file-name>
          <offset>0x130</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DAR3</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DAR3.xml</register-details-file-name>
          <offset>0x134</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DSR_BCR3</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DSR_BCR3.xml</register-details-file-name>
          <offset>0x138</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
        <register>
          <name>DMA_DCR3</name>
          <access>RW</access>
          <register-details-file-name>DMA/DMA_DCR3.xml</register-details-file-name>
          <offset>0x13C</offset>
          <size>4</size>
          <base>
            <direct-base>
              <base-address>0x40008000</base-address>
              <base-memory-space>1</base-memory-space>
            </direct-base>
          </base>
        </register>
      </registers>
    </register-set-descriptor>
  </register-sets>
</register-collection>

</register-collection-file>
