

================================================================
== Vivado HLS Report for 'bmm_top'
================================================================
* Date:           Tue May  6 19:33:16 2014

* Version:        2013.3 (build date: Wed Oct 16 18:12:55 PM 2013)
* Project:        bmm_top
* Solution:       solution1
* Product family: zynq zynq_fpv6 
* Target device:  xc7z045ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+------------+-----+------------+---------+
    |      Latency     |     Interval     | Pipeline|
    | min |     max    | min |     max    |   Type  |
    +-----+------------+-----+------------+---------+
    |    7|  3758096384|    8|  3758096385|   none  |
    +-----+------------+-----+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |          |      Latency     | Iteration|  Initiation Interval  |      Trip     |          |
        | Loop Name| min |     max    |  Latency |  achieved |   target  |     Count     | Pipelined|
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+
        |- Loop 1  |    0|  3221225466|         6|          -|          -| 0 ~ 536870911 |    no    |
        |- Loop 2  |    0|   536870911|         1|          -|          -| 0 ~ 536870911 |    no    |
        +----------+-----+------------+----------+-----------+-----------+---------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|Expression       |        -|      -|       0|     234|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      4|      45|      21|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     922|
|Register         |        -|      -|     212|       -|
|ShiftMemory      |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      4|     257|    1177|
+-----------------+---------+-------+--------+--------+
|Available        |     1090|    900|  437200|  218600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-----------------------------+--------------------------+---------+-------+----+----+
    |           Instance          |          Module          | BRAM_18K| DSP48E| FF | LUT|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |bmm_top_mul_32s_32s_32_6_U1  |bmm_top_mul_32s_32s_32_6  |        0|      4|  45|  21|
    +-----------------------------+--------------------------+---------+-------+----+----+
    |Total                        |                          |        0|      4|  45|  21|
    +-----------------------------+--------------------------+---------+-------+----+----+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_228_p2        |     +    |      0|  0|  29|          29|           1|
    |i_2_fu_264_p2        |     +    |      0|  0|  29|          29|           1|
    |tmp_2_fu_177_p2      |     +    |      0|  0|  32|          32|          32|
    |tmp_fu_159_p2        |     +    |      0|  0|  32|          32|          32|
    |tmp_4_fu_189_p2      |     -    |      0|  0|  32|          32|          32|
    |exitcond1_fu_223_p2  |   icmp   |      0|  0|  36|          29|          29|
    |exitcond_fu_259_p2   |   icmp   |      0|  0|  36|          29|          29|
    |ap_sig_bdd_114       |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_126       |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_144       |    or    |      0|  0|   2|           1|           1|
    |ap_sig_bdd_76        |    or    |      0|  0|   2|           1|           1|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 234|         216|         160|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+-----+-----------+-----+-----------+
    |    Name    | LUT | Input Size| Bits| Total Bits|
    +------------+-----+-----------+-----+-----------+
    |b1_address  |   32|          4|   32|        128|
    |b1_dataout  |  256|          3|  256|        768|
    |b2_address  |   32|          4|   32|        128|
    |b2_dataout  |  256|          3|  256|        768|
    |b3_address  |   32|          4|   32|        128|
    |b3_dataout  |  256|          3|  256|        768|
    |i5_reg_135  |   29|          2|   29|         58|
    |i_reg_124   |   29|          2|   29|         58|
    +------------+-----+-----------+-----+-----------+
    |Total       |  922|         25|  922|       2804|
    +------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------+----+-----+-----------+
    |      Name     | FF | Bits| Const Bits|
    +---------------+----+-----+-----------+
    |ap_CS_fsm      |   4|    4|          0|
    |i5_reg_135     |  29|   29|          0|
    |i_1_reg_325    |  29|   29|          0|
    |i_reg_124      |  29|   29|          0|
    |tmp_2_reg_306  |  30|   32|          2|
    |tmp_4_reg_311  |  31|   32|          1|
    |tmp_reg_301    |  31|   32|          1|
    |tmp_s_reg_316  |  29|   29|          0|
    +---------------+----+-----+-----------+
    |Total          | 212|  216|          4|
    +---------------+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    bmm_top   | return value |
|b1_req_din        | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_full_n     |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_req_write      | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_empty_n    |  in |    1|   ap_bus   |      b1      |    pointer   |
|b1_rsp_read       | out |    1|   ap_bus   |      b1      |    pointer   |
|b1_address        | out |   32|   ap_bus   |      b1      |    pointer   |
|b1_datain         |  in |  256|   ap_bus   |      b1      |    pointer   |
|b1_dataout        | out |  256|   ap_bus   |      b1      |    pointer   |
|b1_size           | out |   32|   ap_bus   |      b1      |    pointer   |
|b2_req_din        | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_full_n     |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_req_write      | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_empty_n    |  in |    1|   ap_bus   |      b2      |    pointer   |
|b2_rsp_read       | out |    1|   ap_bus   |      b2      |    pointer   |
|b2_address        | out |   32|   ap_bus   |      b2      |    pointer   |
|b2_datain         |  in |  256|   ap_bus   |      b2      |    pointer   |
|b2_dataout        | out |  256|   ap_bus   |      b2      |    pointer   |
|b2_size           | out |   32|   ap_bus   |      b2      |    pointer   |
|b3_req_din        | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_full_n     |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_req_write      | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_empty_n    |  in |    1|   ap_bus   |      b3      |    pointer   |
|b3_rsp_read       | out |    1|   ap_bus   |      b3      |    pointer   |
|b3_address        | out |   32|   ap_bus   |      b3      |    pointer   |
|b3_datain         |  in |  256|   ap_bus   |      b3      |    pointer   |
|b3_dataout        | out |  256|   ap_bus   |      b3      |    pointer   |
|b3_size           | out |   32|   ap_bus   |      b3      |    pointer   |
|blockSize         |  in |   32|    ap_hs   |   blockSize  |    scalar    |
|blockSize_ap_vld  |  in |    1|    ap_hs   |   blockSize  |    scalar    |
|blockSize_ap_ack  | out |    1|    ap_hs   |   blockSize  |    scalar    |
+------------------+-----+-----+------------+--------------+--------------+

