// Seed: 23845863
module module_0 (
    input tri0 id_0,
    input tri id_1,
    output tri id_2,
    output wire id_3,
    output tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    output wor id_7,
    output supply1 id_8,
    output tri id_9
);
  assign id_7 = 1 === -1;
  wire id_11;
  assign module_1.id_12 = 0;
  logic id_12 = id_12 > id_0 >> -1;
endmodule
module module_1 (
    input wire id_0,
    input tri1 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    output tri id_10,
    input supply0 id_11,
    input wire id_12,
    output logic id_13
);
  assign id_9 = (1);
  initial repeat (id_1) id_13 = id_2;
  assign id_10 = 1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_10,
      id_9,
      id_9,
      id_9,
      id_6,
      id_9,
      id_9,
      id_10
  );
endmodule
