// Seed: 3559895158
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  input id_4;
  input id_3;
  output id_2;
  input id_1;
  always #1
    if (1)
      if (1) begin
        if (1 && 1)
          #1 begin
            id_2 = id_6 < id_3(id_5);
          end
        if (id_4) begin
          id_5 <= 1;
        end
      end
endmodule
module module_1 #(
    parameter id_4 = 32'd36,
    parameter id_6 = 32'd11
) (
    input logic id_1,
    input id_2,
    output id_3,
    output _id_4,
    input logic id_5,
    input _id_6,
    output logic id_7
);
  logic id_8;
  always @(id_5#(1, 1 ^ 1) or 1) begin
    SystemTFIdentifier(id_2[id_4[1'h0] : id_6]);
    id_4 <= 1'b0;
  end
endmodule
