\contentsline {chapter}{\numberline {1}Introduction}{11}{chapter.1}%
\contentsline {chapter}{\numberline {2}Physical Unclonable Functions}{13}{chapter.2}%
\contentsline {section}{\numberline {2.1}What is a PUF?}{13}{section.2.1}%
\contentsline {section}{\numberline {2.2}PUF applications}{14}{section.2.2}%
\contentsline {subsection}{\numberline {2.2.1}PUF as a unique identifier}{15}{subsection.2.2.1}%
\contentsline {subsection}{\numberline {2.2.2}PUF as a secret key generator}{16}{subsection.2.2.2}%
\contentsline {subsection}{\numberline {2.2.3}PUF as a source of entropy}{18}{subsection.2.2.3}%
\contentsline {section}{\numberline {2.3}PUF Implementations}{18}{section.2.3}%
\contentsline {subsection}{\numberline {2.3.1}Optical and non-electric PUFs}{18}{subsection.2.3.1}%
\contentsline {subsection}{\numberline {2.3.2}Arbiter PUFs}{19}{subsection.2.3.2}%
\contentsline {subsection}{\numberline {2.3.3}Ring oscillator PUFs}{20}{subsection.2.3.3}%
\contentsline {subsection}{\numberline {2.3.4}SRAM PUFs}{21}{subsection.2.3.4}%
\contentsline {section}{\numberline {2.4}Metrics}{22}{section.2.4}%
\contentsline {subsection}{\numberline {2.4.1}Probability}{23}{subsection.2.4.1}%
\contentsline {subsection}{\numberline {2.4.2}Bit Error Rate}{23}{subsection.2.4.2}%
\contentsline {subsection}{\numberline {2.4.3}Maximum intra hamming distance}{24}{subsection.2.4.3}%
\contentsline {subsection}{\numberline {2.4.4}Mean Inter Hamming distance}{25}{subsection.2.4.4}%
\contentsline {subsection}{\numberline {2.4.5}Hamming Weight}{25}{subsection.2.4.5}%
\contentsline {section}{\numberline {2.5}Helper Data Algorithms}{25}{section.2.5}%
\contentsline {subsection}{\numberline {2.5.1}Bit selection}{28}{subsection.2.5.1}%
\contentsline {subsection}{\numberline {2.5.2}ECCs}{29}{subsection.2.5.2}%
\contentsline {subsubsection}{\numberline {2.5.2.1}Repetition Code}{31}{subsubsection.2.5.2.1}%
\contentsline {subsubsection}{\numberline {2.5.2.2}Hamming Code}{32}{subsubsection.2.5.2.2}%
\contentsline {subsubsection}{\numberline {2.5.2.3}Reed-Muller code}{33}{subsubsection.2.5.2.3}%
\contentsline {subsubsection}{\numberline {2.5.2.4}BCH Code}{34}{subsubsection.2.5.2.4}%
\contentsline {subsubsection}{\numberline {2.5.2.5}Viterbi}{34}{subsubsection.2.5.2.5}%
\contentsline {subsubsection}{\numberline {2.5.2.6}Comparison of ECCs in PUFs}{35}{subsubsection.2.5.2.6}%
\contentsline {subsection}{\numberline {2.5.3}Entropy compression}{35}{subsection.2.5.3}%
\contentsline {chapter}{\numberline {3}SRAM PUFs}{37}{chapter.3}%
\contentsline {section}{\numberline {3.1}SRAM architecture}{37}{section.3.1}%
\contentsline {section}{\numberline {3.2}The SRAM 6T cell}{38}{section.3.2}%
\contentsline {section}{\numberline {3.3}SRAM as a PUF}{41}{section.3.3}%
\contentsline {section}{\numberline {3.4}Sources of reliability degradation}{43}{section.3.4}%
\contentsline {subsection}{\numberline {3.4.1}Supply voltage}{43}{subsection.3.4.1}%
\contentsline {subsection}{\numberline {3.4.2}Temperature}{43}{subsection.3.4.2}%
\contentsline {subsection}{\numberline {3.4.3}Aging}{44}{subsection.3.4.3}%
\contentsline {subsubsection}{\numberline {3.4.3.1}BTI}{44}{subsubsection.3.4.3.1}%
\contentsline {subsubsection}{\numberline {3.4.3.2}HCI}{45}{subsubsection.3.4.3.2}%
\contentsline {chapter}{\numberline {4}A new method for bit selection in SRAM-PUFs}{47}{chapter.4}%
\contentsline {section}{\numberline {4.1}Multiple Evaluation}{47}{section.4.1}%
\contentsline {section}{\numberline {4.2}Data remanence}{48}{section.4.2}%
\contentsline {section}{\numberline {4.3}Exploting the Power Supply Ramp Rate}{49}{section.4.3}%
\contentsline {section}{\numberline {4.4}Maximum Trip Supply Voltage (MTSV) method}{50}{section.4.4}%
\contentsline {subsection}{\numberline {4.4.1}Description}{50}{subsection.4.4.1}%
\contentsline {subsection}{\numberline {4.4.2}Chip}{51}{subsection.4.4.2}%
\contentsline {subsection}{\numberline {4.4.3}Experimental setup}{53}{subsection.4.4.3}%
\contentsline {subsection}{\numberline {4.4.4}MTSV experimental performance}{53}{subsection.4.4.4}%
\contentsline {subsubsection}{\numberline {4.4.4.1}Nominal conditions}{54}{subsubsection.4.4.4.1}%
\contentsline {subsubsection}{\numberline {4.4.4.2}Resilience to circuit aging}{57}{subsubsection.4.4.4.2}%
\contentsline {subsubsection}{\numberline {4.4.4.3}Resilience to temperature variation}{59}{subsubsection.4.4.4.3}%
\contentsline {subsubsection}{\numberline {4.4.4.4}Resilience to Supply Voltage Variations}{60}{subsubsection.4.4.4.4}%
\contentsline {chapter}{\numberline {5}PUF experimental implementation}{62}{chapter.5}%
\contentsline {section}{\numberline {5.1}Bit selections}{62}{section.5.1}%
\contentsline {subsection}{\numberline {5.1.1}Arbitrary selection}{63}{subsection.5.1.1}%
\contentsline {subsection}{\numberline {5.1.2}Multiple Evaluation selection}{63}{subsection.5.1.2}%
\contentsline {subsection}{\numberline {5.1.3}Maximum trip supply voltage selection}{65}{subsection.5.1.3}%
\contentsline {section}{\numberline {5.2}Nominal conditions}{66}{section.5.2}%
\contentsline {section}{\numberline {5.3}Environmental variations}{68}{section.5.3}%
\contentsline {subsection}{\numberline {5.3.1}Resilience to supply voltage variations}{69}{subsection.5.3.1}%
\contentsline {subsection}{\numberline {5.3.2}Resilience to temperature variations}{69}{subsection.5.3.2}%
\contentsline {subsection}{\numberline {5.3.3}Resilience to circuit aging}{70}{subsection.5.3.3}%
\contentsline {section}{\numberline {5.4}Complete cryptographic solution}{71}{section.5.4}%
\contentsline {subsection}{\numberline {5.4.1}Key generation under nominal conditions}{72}{subsection.5.4.1}%
\contentsline {subsection}{\numberline {5.4.2}Key generation at low temperature}{72}{subsection.5.4.2}%
\contentsline {subsection}{\numberline {5.4.3}Key generation after accelerated aging}{73}{subsection.5.4.3}%
\contentsline {subsection}{\numberline {5.4.4}Key generation using other chips}{73}{subsection.5.4.4}%
\contentsline {subsection}{\numberline {5.4.5}Repetition code requirements for low KER}{73}{subsection.5.4.5}%
\contentsline {chapter}{\numberline {6}Conclusions}{75}{chapter.6}%
