# 0 "arch/arm64/boot/dts/qcom/x1p64100-acer-swift-sf14-11.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/x1p64100-acer-swift-sf14-11.dts"






/dts-v1/;

# 1 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 7 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sc8280xp-lpasscc.h" 1
# 8 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,sm8450-videocc.h" 1
# 9 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,x1e80100-dispcc.h" 1
# 10 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,x1e80100-gcc.h" 1
# 11 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,x1e80100-gpucc.h" 1
# 12 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,x1e80100-tcsr.h" 1
# 13 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 14 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 15 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,x1e80100-rpmh.h" 1
# 16 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 17 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/mailbox/qcom-ipcc.h" 1
# 18 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/phy/phy-qcom-qmp.h" 1
# 19 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 20 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 21 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,gpr.h" 1
# 22 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 23 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/sound/qcom,q6dsp-lpass-ports.h" 1
# 24 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 25 "arch/arm64/boot/dts/qcom/x1e80100.dtsi" 2

/ {
 interrupt-parent = <&intc>;

 #address-cells = <2>;
 #size-cells = <2>;

 chosen { };

 clocks {
  xo_board: xo-board {
   compatible = "fixed-clock";
   clock-frequency = <76800000>;
   #clock-cells = <0>;
  };

  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32764>;
   #clock-cells = <0>;
  };

  bi_tcxo_div2: bi-tcxo-div2-clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;

   clocks = <&rpmhcc 0>;
   clock-mult = <1>;
   clock-div = <2>;
  };

  bi_tcxo_ao_div2: bi-tcxo-ao-div2-clk {
   compatible = "fixed-factor-clock";
   #clock-cells = <0>;

   clocks = <&rpmhcc 1>;
   clock-mult = <1>;
   clock-div = <2>;
  };
 };

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x0>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd0>, <&scmi_dvfs 0>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;

   l2_0: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x100>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd1>, <&scmi_dvfs 0>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x200>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd2>, <&scmi_dvfs 0>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x300>;
   enable-method = "psci";
   next-level-cache = <&l2_0>;
   power-domains = <&cpu_pd3>, <&scmi_dvfs 0>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu4: cpu@10000 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x10000>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd4>, <&scmi_dvfs 1>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;

   l2_1: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  cpu5: cpu@10100 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x10100>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd5>, <&scmi_dvfs 1>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu6: cpu@10200 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x10200>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd6>, <&scmi_dvfs 1>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu7: cpu@10300 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x10300>;
   enable-method = "psci";
   next-level-cache = <&l2_1>;
   power-domains = <&cpu_pd7>, <&scmi_dvfs 1>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu8: cpu@20000 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x20000>;
   enable-method = "psci";
   next-level-cache = <&l2_2>;
   power-domains = <&cpu_pd8>, <&scmi_dvfs 2>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;

   l2_2: l2-cache {
    compatible = "cache";
    cache-level = <2>;
    cache-unified;
   };
  };

  cpu9: cpu@20100 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x20100>;
   enable-method = "psci";
   next-level-cache = <&l2_2>;
   power-domains = <&cpu_pd9>, <&scmi_dvfs 2>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu10: cpu@20200 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x20200>;
   enable-method = "psci";
   next-level-cache = <&l2_2>;
   power-domains = <&cpu_pd10>, <&scmi_dvfs 2>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu11: cpu@20300 {
   device_type = "cpu";
   compatible = "qcom,oryon";
   reg = <0x0 0x20300>;
   enable-method = "psci";
   next-level-cache = <&l2_2>;
   power-domains = <&cpu_pd11>, <&scmi_dvfs 2>;
   power-domain-names = "psci", "perf";
   cpu-idle-states = <&cluster_c4>;
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };
   };

   cluster1 {
    core0 {
     cpu = <&cpu4>;
    };

    core1 {
     cpu = <&cpu5>;
    };

    core2 {
     cpu = <&cpu6>;
    };

    core3 {
     cpu = <&cpu7>;
    };
   };

   cpu_map_cluster2: cluster2 {
    core0 {
     cpu = <&cpu8>;
    };

    core1 {
     cpu = <&cpu9>;
    };

    core2 {
     cpu = <&cpu10>;
    };

    core3 {
     cpu = <&cpu11>;
    };
   };
  };

  idle-states {
   entry-method = "psci";

   cluster_c4: cpu-sleep-0 {
    compatible = "arm,idle-state";
    idle-state-name = "ret";
    arm,psci-suspend-param = <0x00000004>;
    entry-latency-us = <180>;
    exit-latency-us = <500>;
    min-residency-us = <600>;
   };
  };

  domain-idle-states {
   cluster_cl4: cluster-sleep-0 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x01000044>;
    entry-latency-us = <350>;
    exit-latency-us = <500>;
    min-residency-us = <2500>;
   };

   cluster_cl5: cluster-sleep-1 {
    compatible = "domain-idle-state";
    arm,psci-suspend-param = <0x01000054>;
    entry-latency-us = <2200>;
    exit-latency-us = <4000>;
    min-residency-us = <7000>;
   };
  };
 };

 dummy-sink {
  compatible = "arm,coresight-dummy-sink";

  in-ports {
   port {
    eud_in: endpoint {
     remote-endpoint = <&swao_rep_out1>;
    };
   };
  };
 };

 firmware {
  scm: scm {
   compatible = "qcom,scm-x1e80100", "qcom,scm";
   interconnects = <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
   qcom,dload-mode = <&tcsr 0x19000>;
  };

  scmi {
   compatible = "arm,scmi";
   mboxes = <&cpucp_mbox 0>, <&cpucp_mbox 2>;
   mbox-names = "tx", "rx";
   shmem = <&cpu_scp_lpri0>, <&cpu_scp_lpri1>;

   #address-cells = <1>;
   #size-cells = <0>;

   scmi_dvfs: protocol@13 {
    reg = <0x13>;
    #power-domain-cells = <1>;
   };
  };
 };

 clk_virt: interconnect-0 {
  compatible = "qcom,x1e80100-clk-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-1 {
  compatible = "qcom,x1e80100-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 pmu {
  compatible = "arm,armv8-pmuv3";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd0>;
  };

  cpu_pd4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
  };

  cpu_pd5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
  };

  cpu_pd6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
  };

  cpu_pd7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd1>;
  };

  cpu_pd8: power-domain-cpu8 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd2>;
  };

  cpu_pd9: power-domain-cpu9 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd2>;
  };

  cpu_pd10: power-domain-cpu10 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd2>;
  };

  cpu_pd11: power-domain-cpu11 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd2>;
  };

  cluster_pd0: power-domain-cpu-cluster0 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_cl4>, <&cluster_cl5>;
   power-domains = <&system_pd>;
  };

  cluster_pd1: power-domain-cpu-cluster1 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_cl4>, <&cluster_cl5>;
   power-domains = <&system_pd>;
  };

  cluster_pd2: power-domain-cpu-cluster2 {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_cl4>, <&cluster_cl5>;
   power-domains = <&system_pd>;
  };

  system_pd: power-domain-system {
   #power-domain-cells = <0>;

  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  gunyah_hyp_mem: gunyah-hyp@80000000 {
   reg = <0x0 0x80000000 0x0 0x800000>;
   no-map;
  };

  hyp_elf_package_mem: hyp-elf-package@80800000 {
   reg = <0x0 0x80800000 0x0 0x200000>;
   no-map;
  };

  ncc_mem: ncc@80a00000 {
   reg = <0x0 0x80a00000 0x0 0x400000>;
   no-map;
  };

  cpucp_log_mem: cpucp-log@80e00000 {
   reg = <0x0 0x80e00000 0x0 0x40000>;
   no-map;
  };

  cpucp_mem: cpucp@80e40000 {
   reg = <0x0 0x80e40000 0x0 0x540000>;
   no-map;
  };

  reserved-region@81380000 {
   reg = <0x0 0x81380000 0x0 0x80000>;
   no-map;
  };

  tags_mem: tags-region@81400000 {
   reg = <0x0 0x81400000 0x0 0x1a0000>;
   no-map;
  };

  xbl_dtlog_mem: xbl-dtlog@81a00000 {
   reg = <0x0 0x81a00000 0x0 0x40000>;
   no-map;
  };

  xbl_ramdump_mem: xbl-ramdump@81a40000 {
   reg = <0x0 0x81a40000 0x0 0x1c0000>;
   no-map;
  };

  aop_image_mem: aop-image@81c00000 {
   reg = <0x0 0x81c00000 0x0 0x60000>;
   no-map;
  };

  aop_cmd_db_mem: aop-cmd-db@81c60000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x81c60000 0x0 0x20000>;
   no-map;
  };

  aop_config_mem: aop-config@81c80000 {
   reg = <0x0 0x81c80000 0x0 0x20000>;
   no-map;
  };

  tme_crash_dump_mem: tme-crash-dump@81ca0000 {
   reg = <0x0 0x81ca0000 0x0 0x40000>;
   no-map;
  };

  tme_log_mem: tme-log@81ce0000 {
   reg = <0x0 0x81ce0000 0x0 0x4000>;
   no-map;
  };

  uefi_log_mem: uefi-log@81ce4000 {
   reg = <0x0 0x81ce4000 0x0 0x10000>;
   no-map;
  };

  secdata_apss_mem: secdata-apss@81cff000 {
   reg = <0x0 0x81cff000 0x0 0x1000>;
   no-map;
  };

  pdp_ns_shared_mem: pdp-ns-shared@81e00000 {
   reg = <0x0 0x81e00000 0x0 0x100000>;
   no-map;
  };

  gpu_prr_mem: gpu-prr@81f00000 {
   reg = <0x0 0x81f00000 0x0 0x10000>;
   no-map;
  };

  tpm_control_mem: tpm-control@81f10000 {
   reg = <0x0 0x81f10000 0x0 0x10000>;
   no-map;
  };

  usb_ucsi_shared_mem: usb-ucsi-shared@81f20000 {
   reg = <0x0 0x81f20000 0x0 0x10000>;
   no-map;
  };

  pld_pep_mem: pld-pep@81f30000 {
   reg = <0x0 0x81f30000 0x0 0x6000>;
   no-map;
  };

  pld_gmu_mem: pld-gmu@81f36000 {
   reg = <0x0 0x81f36000 0x0 0x1000>;
   no-map;
  };

  pld_pdp_mem: pld-pdp@81f37000 {
   reg = <0x0 0x81f37000 0x0 0x1000>;
   no-map;
  };

  tz_stat_mem: tz-stat@82700000 {
   reg = <0x0 0x82700000 0x0 0x100000>;
   no-map;
  };

  xbl_tmp_buffer_mem: xbl-tmp-buffer@82800000 {
   reg = <0x0 0x82800000 0x0 0xc00000>;
   no-map;
  };

  adsp_rpc_remote_heap_mem: adsp-rpc-remote-heap@84b00000 {
   reg = <0x0 0x84b00000 0x0 0x800000>;
   no-map;
  };

  spu_secure_shared_memory_mem: spu-secure-shared-memory@85300000 {
   reg = <0x0 0x85300000 0x0 0x80000>;
   no-map;
  };

  adsp_boot_dtb_mem: adsp-boot-dtb@866c0000 {
   reg = <0x0 0x866c0000 0x0 0x40000>;
   no-map;
  };

  spss_region_mem: spss-region@86700000 {
   reg = <0x0 0x86700000 0x0 0x400000>;
   no-map;
  };

  adsp_boot_mem: adsp-boot@86b00000 {
   reg = <0x0 0x86b00000 0x0 0xc00000>;
   no-map;
  };

  video_mem: video@87700000 {
   reg = <0x0 0x87700000 0x0 0x700000>;
   no-map;
  };

  adspslpi_mem: adspslpi@87e00000 {
   reg = <0x0 0x87e00000 0x0 0x3a00000>;
   no-map;
  };

  q6_adsp_dtb_mem: q6-adsp-dtb@8b800000 {
   reg = <0x0 0x8b800000 0x0 0x80000>;
   no-map;
  };

  cdsp_mem: cdsp@8b900000 {
   reg = <0x0 0x8b900000 0x0 0x2000000>;
   no-map;
  };

  q6_cdsp_dtb_mem: q6-cdsp-dtb@8d900000 {
   reg = <0x0 0x8d900000 0x0 0x80000>;
   no-map;
  };

  gpu_microcode_mem: gpu-microcode@8d9fe000 {
   reg = <0x0 0x8d9fe000 0x0 0x2000>;
   no-map;
  };

  cvp_mem: cvp@8da00000 {
   reg = <0x0 0x8da00000 0x0 0x700000>;
   no-map;
  };

  camera_mem: camera@8e100000 {
   reg = <0x0 0x8e100000 0x0 0x800000>;
   no-map;
  };

  av1_encoder_mem: av1-encoder@8e900000 {
   reg = <0x0 0x8e900000 0x0 0x700000>;
   no-map;
  };

  reserved-region@8f000000 {
   reg = <0x0 0x8f000000 0x0 0xa00000>;
   no-map;
  };

  wpss_mem: wpss@8fa00000 {
   reg = <0x0 0x8fa00000 0x0 0x1900000>;
   no-map;
  };

  q6_wpss_dtb_mem: q6-wpss-dtb@91300000 {
   reg = <0x0 0x91300000 0x0 0x80000>;
   no-map;
  };

  xbl_sc_mem: xbl-sc@d8000000 {
   reg = <0x0 0xd8000000 0x0 0x40000>;
   no-map;
  };

  reserved-region@d8040000 {
   reg = <0x0 0xd8040000 0x0 0xa0000>;
   no-map;
  };

  qtee_mem: qtee@d80e0000 {
   reg = <0x0 0xd80e0000 0x0 0x520000>;
   no-map;
  };

  ta_mem: ta@d8600000 {
   reg = <0x0 0xd8600000 0x0 0x8a00000>;
   no-map;
  };

  tags_mem1: tags@e1000000 {
   reg = <0x0 0xe1000000 0x0 0x26a0000>;
   no-map;
  };

  llcc_lpi_mem: llcc-lpi@ff800000 {
   reg = <0x0 0xff800000 0x0 0x600000>;
   no-map;
  };

  smem_mem: smem@ffe00000 {
   compatible = "qcom,smem";
   reg = <0x0 0xffe00000 0x0 0x200000>;
   hwlocks = <&tcsr_mutex 3>;
   no-map;
  };
 };

 qup_opp_table_100mhz: opp-table-qup100mhz {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 qup_opp_table_120mhz: opp-table-qup120mhz {
  compatible = "operating-points-v2";

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-120000000 {
   opp-hz = /bits/ 64 <120000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };
 };

 smp2p-adsp {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 3
          2
          1>;

  mboxes = <&ipcc 3
    2>;

  qcom,smem = <443>, <429>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <2>;

  smp2p_adsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_adsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 smp2p-cdsp {
  compatible = "qcom,smp2p";

  interrupts-extended = <&ipcc 6
          2
          1>;

  mboxes = <&ipcc 6
    2>;

  qcom,smem = <94>, <432>;
  qcom,local-pid = <0>;
  qcom,remote-pid = <5>;

  smp2p_cdsp_out: master-kernel {
   qcom,entry-name = "master-kernel";
   #qcom,smem-state-cells = <1>;
  };

  smp2p_cdsp_in: slave-kernel {
   qcom,entry-name = "slave-kernel";
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";

  #address-cells = <2>;
  #size-cells = <2>;
  dma-ranges = <0 0 0 0 0x10 0>;
  ranges = <0 0 0 0 0x10 0>;

  gcc: clock-controller@100000 {
   compatible = "qcom,x1e80100-gcc";
   reg = <0 0x00100000 0 0x200000>;

   clocks = <&bi_tcxo_div2>,
     <&sleep_clk>,
     <&pcie3_phy>,
     <&pcie4_phy>,
     <&pcie5_phy>,
     <&pcie6a_phy>,
     <0>,
     <&usb_1_ss0_qmpphy 0>,
     <&usb_1_ss1_qmpphy 0>,
     <&usb_1_ss2_qmpphy 0>;

   power-domains = <&rpmhpd 0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  ipcc: mailbox@408000 {
   compatible = "qcom,x1e80100-ipcc", "qcom,ipcc";
   reg = <0 0x00408000 0 0x1000>;

   interrupts = <0 229 4>;
   interrupt-controller;
   #interrupt-cells = <3>;

   #mbox-cells = <2>;
  };

  gpi_dma2: dma-controller@800000 {
   compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x00800000 0 0x60000>;

   interrupts = <0 788 4>,
         <0 789 4>,
         <0 790 4>,
         <0 791 4>,
         <0 792 4>,
         <0 793 4>,
         <0 794 4>,
         <0 795 4>,
         <0 796 4>,
         <0 797 4>,
         <0 798 4>,
         <0 799 4>;

   dma-channels = <12>;
   dma-channel-mask = <0x3e>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0x436 0x0>;

   status = "disabled";
  };

  qupv3_2: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x008c0000 0 0x2000>;

   clocks = <&gcc 228>,
     <&gcc 229>;
   clock-names = "m-ahb",
          "s-ahb";

   iommus = <&apps_smmu 0x423 0x0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c16: i2c@880000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00880000 0 0x4000>;

    interrupts = <0 808 4>;

    clocks = <&gcc 206>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 0 3>,
           <&gpi_dma2 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c16_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi16: spi@880000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00880000 0 0x4000>;

    interrupts = <0 808 4>;

    clocks = <&gcc 206>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 0 1>,
           <&gpi_dma2 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi16_data_clk>, <&qup_spi16_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c17: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00884000 0 0x4000>;

    interrupts = <0 809 4>;

    clocks = <&gcc 208>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 1 3>,
           <&gpi_dma2 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c17_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi17: spi@884000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00884000 0 0x4000>;

    interrupts = <0 809 4>;

    clocks = <&gcc 208>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma2 0 1 1>,
           <&gpi_dma2 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi17_data_clk>, <&qup_spi17_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c18: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00888000 0 0x4000>;

    interrupts = <0 810 4>;

    clocks = <&gcc 210>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 2 3>,
           <&gpi_dma2 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c18_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi18: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00888000 0 0x4000>;

    interrupts = <0 810 4>;

    clocks = <&gcc 210>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 2 1>,
           <&gpi_dma2 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi18_data_clk>, <&qup_spi18_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c19: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0088c000 0 0x4000>;

    interrupts = <0 811 4>;

    clocks = <&gcc 213>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 3 3>,
           <&gpi_dma2 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c19_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi19: spi@88c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0088c000 0 0x4000>;

    interrupts = <0 811 4>;

    clocks = <&gcc 213>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 3 1>,
           <&gpi_dma2 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi19_data_clk>, <&qup_spi19_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c20: i2c@890000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00890000 0 0x4000>;

    interrupts = <0 812 4>;

    clocks = <&gcc 216>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 4 3>,
           <&gpi_dma2 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c20_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi20: spi@890000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00890000 0 0x4000>;

    interrupts = <0 812 4>;

    clocks = <&gcc 216>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 4 1>,
           <&gpi_dma2 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi20_data_clk>, <&qup_spi20_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c21: i2c@894000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00894000 0 0x4000>;

    interrupts = <0 813 4>;

    clocks = <&gcc 218>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 5 3>,
           <&gpi_dma2 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c21_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi21: spi@894000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00894000 0 0x4000>;

    interrupts = <0 813 4>;

    clocks = <&gcc 218>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 5 1>,
           <&gpi_dma2 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi21_data_clk>, <&qup_spi21_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart21: serial@894000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00894000 0 0x4000>;

    interrupts = <0 813 4>;

    clocks = <&gcc 218>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    pinctrl-0 = <&qup_uart21_default>;
    pinctrl-names = "default";

    status = "disabled";
   };

   i2c22: i2c@898000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00898000 0 0x4000>;

    interrupts = <0 461 4>;

    clocks = <&gcc 220>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 6 3>,
           <&gpi_dma2 1 6 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c22_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi22: spi@898000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00898000 0 0x4000>;

    interrupts = <0 461 4>;

    clocks = <&gcc 220>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 6 1>,
           <&gpi_dma2 1 6 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi22_data_clk>, <&qup_spi22_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c23: i2c@89c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x0089c000 0 0x4000>;

    interrupts = <0 462 4>;

    clocks = <&gcc 222>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma2 0 7 3>,
           <&gpi_dma2 1 7 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c23_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi23: spi@89c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x0089c000 0 0x4000>;

    interrupts = <0 462 4>;

    clocks = <&gcc 222>;
    clock-names = "se";

    interconnects = <&clk_virt 3 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 7 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 27 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma2 0 7 1>,
           <&gpi_dma2 1 7 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi23_data_clk>, <&qup_spi23_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x00a00000 0 0x60000>;

   interrupts = <0 776 4>,
         <0 777 4>,
         <0 778 4>,
         <0 779 4>,
         <0 780 4>,
         <0 781 4>,
         <0 782 4>,
         <0 783 4>,
         <0 784 4>,
         <0 785 4>,
         <0 786 4>,
         <0 787 4>;

   dma-channels = <12>;
   dma-channel-mask = <0x3e>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0x136 0x0>;

   status = "disabled";
  };

  qupv3_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00ac0000 0 0x2000>;

   clocks = <&gcc 226>,
     <&gcc 227>;
   clock-names = "m-ahb",
          "s-ahb";

   iommus = <&apps_smmu 0x123 0x0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c8: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a80000 0 0x4000>;

    interrupts = <0 800 4>;

    clocks = <&gcc 184>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c8_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi8: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a80000 0 0x4000>;

    interrupts = <0 800 4>;

    clocks = <&gcc 184>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi8_data_clk>, <&qup_spi8_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c9: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a84000 0 0x4000>;

    interrupts = <0 801 4>;

    clocks = <&gcc 186>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c9_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi9: spi@a84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a84000 0 0x4000>;

    interrupts = <0 801 4>;

    clocks = <&gcc 186>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma1 0 1 1>,
           <&gpi_dma1 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi9_data_clk>, <&qup_spi9_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c10: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a88000 0 0x4000>;

    interrupts = <0 802 4>;

    clocks = <&gcc 188>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c10_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi10: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a88000 0 0x4000>;

    interrupts = <0 802 4>;

    clocks = <&gcc 188>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi10_data_clk>, <&qup_spi10_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c11: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a8c000 0 0x4000>;

    interrupts = <0 803 4>;

    clocks = <&gcc 191>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c11_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi11: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a8c000 0 0x4000>;

    interrupts = <0 803 4>;

    clocks = <&gcc 191>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi11_data_clk>, <&qup_spi11_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c12: i2c@a90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a90000 0 0x4000>;

    interrupts = <0 804 4>;

    clocks = <&gcc 194>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 4 3>,
           <&gpi_dma1 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c12_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi12: spi@a90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a90000 0 0x4000>;

    interrupts = <0 804 4>;

    clocks = <&gcc 194>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 4 1>,
           <&gpi_dma1 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi12_data_clk>, <&qup_spi12_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c13: i2c@a94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a94000 0 0x4000>;

    interrupts = <0 805 4>;

    clocks = <&gcc 196>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 5 3>,
           <&gpi_dma1 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c13_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi13: spi@a94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a94000 0 0x4000>;

    interrupts = <0 805 4>;

    clocks = <&gcc 196>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 5 1>,
           <&gpi_dma1 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi13_data_clk>, <&qup_spi13_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c14: i2c@a98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a98000 0 0x4000>;

    interrupts = <0 806 4>;

    clocks = <&gcc 198>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 6 3>,
           <&gpi_dma1 1 6 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c14_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi14: spi@a98000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a98000 0 0x4000>;

    interrupts = <0 806 4>;

    clocks = <&gcc 198>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 6 1>,
           <&gpi_dma1 1 6 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi14_data_clk>, <&qup_spi14_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart14: serial@a98000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00a98000 0 0x4000>;

    interrupts = <0 806 4>;

    clocks = <&gcc 198>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    pinctrl-0 = <&qup_uart14_default>;
    pinctrl-names = "default";

    status = "disabled";
   };

   i2c15: i2c@a9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00a9c000 0 0x4000>;

    interrupts = <0 807 4>;

    clocks = <&gcc 200>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma1 0 7 3>,
           <&gpi_dma1 1 7 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c15_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi15: spi@a9c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00a9c000 0 0x4000>;

    interrupts = <0 807 4>;

    clocks = <&gcc 200>;
    clock-names = "se";

    interconnects = <&clk_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 6 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 26 ((1 << 0) | (1 << 1))>,
      <&aggre1_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma1 0 7 1>,
           <&gpi_dma1 1 7 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi15_data_clk>, <&qup_spi15_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  gpi_dma0: dma-controller@b00000 {
   compatible = "qcom,x1e80100-gpi-dma", "qcom,sm6350-gpi-dma";
   reg = <0 0x00b00000 0 0x60000>;

   interrupts = <0 588 4>,
         <0 589 4>,
         <0 590 4>,
         <0 591 4>,
         <0 592 4>,
         <0 593 4>,
         <0 594 4>,
         <0 595 4>,
         <0 596 4>,
         <0 597 4>,
         <0 598 4>,
         <0 599 4>;

   dma-channels = <12>;
   dma-channel-mask = <0x3e>;
   #dma-cells = <3>;

   iommus = <&apps_smmu 0x456 0x0>;

   status = "disabled";
  };

  qupv3_0: geniqup@bc0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0 0x00bc0000 0 0x2000>;

   clocks = <&gcc 224>,
     <&gcc 225>;
   clock-names = "m-ahb",
          "s-ahb";

   iommus = <&apps_smmu 0x443 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   i2c0: i2c@b80000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b80000 0 0x4000>;

    interrupts = <0 373 4>;

    clocks = <&gcc 162>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 0 3>,
           <&gpi_dma0 1 0 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c0_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi0: spi@b80000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b80000 0 0x4000>;

    interrupts = <0 373 4>;

    clocks = <&gcc 162>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma0 0 0 1>,
           <&gpi_dma0 1 0 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi0_data_clk>, <&qup_spi0_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c1: i2c@b84000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b84000 0 0x4000>;

    interrupts = <0 583 4>;

    clocks = <&gcc 164>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi1: spi@b84000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b84000 0 0x4000>;

    interrupts = <0 583 4>;

    clocks = <&gcc 164>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_120mhz>;

    dmas = <&gpi_dma0 0 1 1>,
           <&gpi_dma0 1 1 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi1_data_clk>, <&qup_spi1_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c2: i2c@b88000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b88000 0 0x4000>;

    interrupts = <0 584 4>;

    clocks = <&gcc 166>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   uart2: serial@b88000 {
    compatible = "qcom,geni-uart";
    reg = <0 0x00b88000 0 0x4000>;

    interrupts = <0 584 4>;

    clocks = <&gcc 166>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>;
    interconnect-names = "qup-core",
           "qup-config";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    pinctrl-0 = <&qup_uart2_default>;
    pinctrl-names = "default";

    status = "disabled";
   };

   spi2: spi@b88000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b88000 0 0x4000>;

    interrupts = <0 584 4>;

    clocks = <&gcc 166>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c3: i2c@b8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b8c000 0 0x4000>;

    interrupts = <0 585 4>;

    clocks = <&gcc 169>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi3: spi@b8c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b8c000 0 0x4000>;

    interrupts = <0 585 4>;

    clocks = <&gcc 169>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma0 0 3 1>,
           <&gpi_dma0 1 3 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi3_data_clk>, <&qup_spi3_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c4: i2c@b90000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b90000 0 0x4000>;

    interrupts = <0 586 4>;

    clocks = <&gcc 172>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 4 3>,
           <&gpi_dma0 1 4 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi4: spi@b90000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b90000 0 0x4000>;

    interrupts = <0 586 4>;

    clocks = <&gcc 172>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma0 0 4 1>,
           <&gpi_dma0 1 4 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c5: i2c@b94000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b94000 0 0x4000>;

    interrupts = <0 587 4>;

    clocks = <&gcc 174>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 5 3>,
           <&gpi_dma0 1 5 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi5: spi@b94000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b94000 0 0x4000>;

    interrupts = <0 587 4>;

    clocks = <&gcc 174>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma0 0 5 1>,
           <&gpi_dma0 1 5 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi5_data_clk>, <&qup_spi5_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c6: i2c@b98000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b98000 0 0x4000>;

    interrupts = <0 461 4>;

    clocks = <&gcc 176>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 6 3>,
           <&gpi_dma0 1 6 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi6: spi@b98000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b98000 0 0x4000>;

    interrupts = <0 461 4>;

    clocks = <&gcc 176>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma0 0 6 1>,
           <&gpi_dma0 1 6 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   i2c7: i2c@b9c000 {
    compatible = "qcom,geni-i2c";
    reg = <0 0x00b9c000 0 0x4000>;

    interrupts = <0 462 4>;

    clocks = <&gcc 178>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;

    dmas = <&gpi_dma0 0 7 3>,
           <&gpi_dma0 1 7 3>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_i2c7_data_clk>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };

   spi7: spi@b9c000 {
    compatible = "qcom,geni-spi";
    reg = <0 0x00b9c000 0 0x4000>;

    interrupts = <0 462 4>;

    clocks = <&gcc 178>;
    clock-names = "se";

    interconnects = <&clk_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &clk_virt 5 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 3 ((1 << 0) | (1 << 1))
       &config_noc 25 ((1 << 0) | (1 << 1))>,
      <&aggre2_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";

    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table_100mhz>;

    dmas = <&gpi_dma0 0 7 1>,
           <&gpi_dma0 1 7 1>;
    dma-names = "tx",
         "rx";

    pinctrl-0 = <&qup_spi7_data_clk>, <&qup_spi7_cs>;
    pinctrl-names = "default";

    #address-cells = <1>;
    #size-cells = <0>;

    status = "disabled";
   };
  };

  tsens0: thermal-sensor@c271000 {
   compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
   reg = <0 0x0c271000 0 0x1000>,
         <0 0x0c222000 0 0x1000>;

   interrupts-extended = <&pdc 26 4>,
           <&intc 0 641 4>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <16>;

   #thermal-sensor-cells = <1>;
  };

  tsens1: thermal-sensor@c272000 {
   compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
   reg = <0 0x0c272000 0 0x1000>,
         <0 0x0c223000 0 0x1000>;

   interrupts-extended = <&pdc 27 4>,
           <&intc 0 642 4>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <16>;

   #thermal-sensor-cells = <1>;
  };

  tsens2: thermal-sensor@c273000 {
   compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
   reg = <0 0x0c273000 0 0x1000>,
         <0 0x0c224000 0 0x1000>;

   interrupts-extended = <&pdc 28 4>,
           <&intc 0 643 4>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <16>;

   #thermal-sensor-cells = <1>;
  };

  tsens3: thermal-sensor@c274000 {
   compatible = "qcom,x1e80100-tsens", "qcom,tsens-v2";
   reg = <0 0x0c274000 0 0x1000>,
         <0 0x0c225000 0 0x1000>;

   interrupts-extended = <&pdc 29 4>,
           <&intc 0 770 4>;
   interrupt-names = "uplow",
       "critical";

   #qcom,sensors = <16>;

   #thermal-sensor-cells = <1>;
  };

  usb_1_ss0_hsphy: phy@fd3000 {
   compatible = "qcom,x1e80100-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x00fd3000 0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 5>;
   clock-names = "ref";

   resets = <&gcc 54>;

   status = "disabled";
  };

  usb_1_ss0_qmpphy: phy@fd5000 {
   compatible = "qcom,x1e80100-qmp-usb3-dp-phy";
   reg = <0 0x00fd5000 0 0x4000>;

   clocks = <&gcc 284>,
     <&rpmhcc 0>,
     <&gcc 286>,
     <&gcc 287>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "usb3_pipe";

   power-domains = <&gcc 24>;

   resets = <&gcc 68>,
     <&gcc 79>;
   reset-names = "phy",
          "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   mode-switch;
   orientation-switch;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_1_ss0_qmpphy_out: endpoint {
     };
    };

    port@1 {
     reg = <1>;

     usb_1_ss0_qmpphy_usb_ss_in: endpoint {
      remote-endpoint = <&usb_1_ss0_dwc3_ss>;
     };
    };

    port@2 {
     reg = <2>;

     usb_1_ss0_qmpphy_dp_in: endpoint {
      remote-endpoint = <&mdss_dp0_out>;
     };
    };
   };
  };

  usb_1_ss1_hsphy: phy@fd9000 {
   compatible = "qcom,x1e80100-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x00fd9000 0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 5>;
   clock-names = "ref";

   resets = <&gcc 55>;

   status = "disabled";
  };

  usb_1_ss1_qmpphy: phy@fda000 {
   compatible = "qcom,x1e80100-qmp-usb3-dp-phy";
   reg = <0 0x00fda000 0 0x4000>;

   clocks = <&gcc 288>,
     <&rpmhcc 0>,
     <&gcc 290>,
     <&gcc 291>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "usb3_pipe";

   power-domains = <&gcc 25>;

   resets = <&gcc 69>,
     <&gcc 80>;
   reset-names = "phy",
          "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   mode-switch;
   orientation-switch;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_1_ss1_qmpphy_out: endpoint {
     };
    };

    port@1 {
     reg = <1>;

     usb_1_ss1_qmpphy_usb_ss_in: endpoint {
      remote-endpoint = <&usb_1_ss1_dwc3_ss>;
     };
    };

    port@2 {
     reg = <2>;

     usb_1_ss1_qmpphy_dp_in: endpoint {
      remote-endpoint = <&mdss_dp1_out>;
     };
    };
   };
  };

  usb_1_ss2_hsphy: phy@fde000 {
   compatible = "qcom,x1e80100-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x00fde000 0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 5>;
   clock-names = "ref";

   resets = <&gcc 56>;

   status = "disabled";
  };

  usb_1_ss2_qmpphy: phy@fdf000 {
   compatible = "qcom,x1e80100-qmp-usb3-dp-phy";
   reg = <0 0x00fdf000 0 0x4000>;

   clocks = <&gcc 292>,
     <&rpmhcc 0>,
     <&gcc 294>,
     <&gcc 295>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "usb3_pipe";

   power-domains = <&gcc 26>;

   resets = <&gcc 70>,
     <&gcc 81>;
   reset-names = "phy",
          "common";

   #clock-cells = <1>;
   #phy-cells = <1>;

   mode-switch;
   orientation-switch;

   status = "disabled";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     usb_1_ss2_qmpphy_out: endpoint {
     };
    };

    port@1 {
     reg = <1>;

     usb_1_ss2_qmpphy_usb_ss_in: endpoint {
      remote-endpoint = <&usb_1_ss2_dwc3_ss>;
     };
    };

    port@2 {
     reg = <2>;

     usb_1_ss2_qmpphy_dp_in: endpoint {
      remote-endpoint = <&mdss_dp2_out>;
     };
    };
   };
  };

  cnoc_main: interconnect@1500000 {
   compatible = "qcom,x1e80100-cnoc-main";
   reg = <0 0x01500000 0 0x14400>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  config_noc: interconnect@1600000 {
   compatible = "qcom,x1e80100-cnoc-cfg";
   reg = <0 0x01600000 0 0x6600>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  system_noc: interconnect@1680000 {
   compatible = "qcom,x1e80100-system-noc";
   reg = <0 0x01680000 0 0x1c080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  pcie_south_anoc: interconnect@16c0000 {
   compatible = "qcom,x1e80100-pcie-south-anoc";
   reg = <0 0x016c0000 0 0xd080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  pcie_center_anoc: interconnect@16d0000 {
   compatible = "qcom,x1e80100-pcie-center-anoc";
   reg = <0 0x016d0000 0 0x7000>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  aggre1_noc: interconnect@16e0000 {
   compatible = "qcom,x1e80100-aggre1-noc";
   reg = <0 0x016e0000 0 0x14400>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  aggre2_noc: interconnect@1700000 {
   compatible = "qcom,x1e80100-aggre2-noc";
   reg = <0 0x01700000 0 0x1c400>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  pcie_north_anoc: interconnect@1740000 {
   compatible = "qcom,x1e80100-pcie-north-anoc";
   reg = <0 0x01740000 0 0x9080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  usb_center_anoc: interconnect@1750000 {
   compatible = "qcom,x1e80100-usb-center-anoc";
   reg = <0 0x01750000 0 0x8800>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  usb_north_anoc: interconnect@1760000 {
   compatible = "qcom,x1e80100-usb-north-anoc";
   reg = <0 0x01760000 0 0x7080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  usb_south_anoc: interconnect@1770000 {
   compatible = "qcom,x1e80100-usb-south-anoc";
   reg = <0 0x01770000 0 0xf080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  mmss_noc: interconnect@1780000 {
   compatible = "qcom,x1e80100-mmss-noc";
   reg = <0 0x01780000 0 0x5B800>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  pcie3: pcie@1bd0000 {
   device_type = "pci";
   compatible = "qcom,pcie-x1e80100";
   reg = <0x0 0x01bd0000 0x0 0x3000>,
         <0x0 0x78000000 0x0 0xf20>,
         <0x0 0x78000f40 0x0 0xa8>,
         <0x0 0x78001000 0x0 0x1000>,
         <0x0 0x78100000 0x0 0x100000>,
         <0x0 0x01bd3000 0x0 0x1000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config",
        "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x78200000 0x0 0x100000>,
     <0x02000000 0x0 0x78300000 0x0 0x78300000 0x0 0x3d00000>,
     <0x03000000 0x7 0x40000000 0x7 0x40000000 0x0 0x40000000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <3>;
   num-lanes = <8>;

   interrupts = <0 158 4>,
         <0 166 4>,
         <0 769 4>,
         <0 836 4>,
         <0 671 4>,
         <0 200 4>,
         <0 218 4>,
         <0 219 4>,
         <0 121 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7",
       "global";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 220 4>,
     <0 0 0 2 &intc 0 0 0 221 4>,
     <0 0 0 3 &intc 0 0 0 237 4>,
     <0 0 0 4 &intc 0 0 0 238 4>;

   clocks = <&gcc 84>,
     <&gcc 86>,
     <&gcc 87>,
     <&gcc 94>,
     <&gcc 95>,
     <&gcc 21>,
     <&gcc 33>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "noc_aggr",
          "cnoc_sf_axi";

   assigned-clocks = <&gcc 84>;
   assigned-clock-rates = <19200000>;

   interconnects = <&pcie_north_anoc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &cnoc_main 11 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";

   resets = <&gcc 19>,
     <&gcc 20>;
   reset-names = "pci",
          "link_down";

   power-domains = <&gcc 3>;

   phys = <&pcie3_phy>;
   phy-names = "pciephy";

   eq-presets-8gts = /bits/ 16 <0x5555 0x5555 0x5555 0x5555
           0x5555 0x5555 0x5555 0x5555>;
   eq-presets-16gts = /bits/ 8 <0x55 0x55 0x55 0x55 0x55 0x55 0x55 0x55>;

   operating-points-v2 = <&pcie3_opp_table>;

   status = "disabled";

   pcie3_opp_table: opp-table {
    compatible = "operating-points-v2";


    opp-2500000 {
     opp-hz = /bits/ 64 <2500000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <250000 1>;
    };


    opp-5000000 {
     opp-hz = /bits/ 64 <5000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <500000 1>;
    };


    opp-10000000 {
     opp-hz = /bits/ 64 <10000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <1000000 1>;
    };


    opp-20000000 {
     opp-hz = /bits/ 64 <20000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <2000000 1>;
    };


    opp-40000000 {
     opp-hz = /bits/ 64 <40000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
     opp-peak-kBps = <4000000 1>;
    };


    opp-8000000 {
     opp-hz = /bits/ 64 <8000000>;
     required-opps = <&rpmhpd_opp_svs>;
     opp-peak-kBps = <984500 1>;
    };


    opp-16000000 {
     opp-hz = /bits/ 64 <16000000>;
     required-opps = <&rpmhpd_opp_svs>;
     opp-peak-kBps = <1969000 1>;
    };


    opp-32000000 {
     opp-hz = /bits/ 64 <32000000>;
     required-opps = <&rpmhpd_opp_svs>;
     opp-peak-kBps = <3938000 1>;
    };


    opp-64000000 {
     opp-hz = /bits/ 64 <64000000>;
     required-opps = <&rpmhpd_opp_svs>;
     opp-peak-kBps = <7876000 1>;
    };


    opp-128000000 {
     opp-hz = /bits/ 64 <128000000>;
     required-opps = <&rpmhpd_opp_svs>;
     opp-peak-kBps = <15753000 1>;
    };
   };
  };

  pcie3_phy: phy@1be0000 {
   compatible = "qcom,x1e80100-qmp-gen4x8-pcie-phy";
   reg = <0 0x01be0000 0 0x10000>;

   clocks = <&gcc 88>,
     <&gcc 86>,
     <&tcsr 2>,
     <&gcc 89>,
     <&gcc 91>,
     <&gcc 93>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "rchng",
          "pipe",
          "pipediv2";

   resets = <&gcc 22>,
     <&gcc 21>;
   reset-names = "phy",
          "phy_nocsr";

   assigned-clocks = <&gcc 89>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 4>;

   #clock-cells = <0>;
   clock-output-names = "pcie3_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie6a: pci@1bf8000 {
   device_type = "pci";
   compatible = "qcom,pcie-x1e80100";
   reg = <0 0x01bf8000 0 0x3000>,
         <0 0x70000000 0 0xf20>,
         <0 0x70000f40 0 0xa8>,
         <0 0x70001000 0 0x1000>,
         <0 0x70100000 0 0x100000>,
         <0 0x01bfb000 0 0x1000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config",
        "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x70200000 0x0 0x100000>,
     <0x02000000 0x0 0x70300000 0x0 0x70300000 0x0 0x3d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <6>;
   num-lanes = <4>;

   msi-map = <0x0 &gic_its 0xe0000 0x10000>;

   interrupts = <0 773 4>,
         <0 774 4>,
         <0 837 4>,
         <0 838 4>,
         <0 839 4>,
         <0 840 4>,
         <0 841 4>,
         <0 842 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 843 4>,
     <0 0 0 2 &intc 0 0 0 844 4>,
     <0 0 0 3 &intc 0 0 0 845 4>,
     <0 0 0 4 &intc 0 0 0 772 4>;

   clocks = <&gcc 118>,
     <&gcc 120>,
     <&gcc 121>,
     <&gcc 128>,
     <&gcc 129>,
     <&gcc 22>,
     <&gcc 34>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "noc_aggr",
          "cnoc_sf_axi";

   assigned-clocks = <&gcc 118>;
   assigned-clock-rates = <19200000>;

   interconnects = <&pcie_south_anoc 3 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &cnoc_main 14 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";

   resets = <&gcc 34>,
     <&gcc 35>;
   reset-names = "pci",
          "link_down";

   power-domains = <&gcc 10>;
   required-opps = <&rpmhpd_opp_nom>;

   phys = <&pcie6a_phy>;
   phy-names = "pciephy";

   eq-presets-8gts = /bits/ 16 <0x5555 0x5555 0x5555 0x5555>;
   eq-presets-16gts = /bits/ 8 <0x55 0x55 0x55 0x55>;

   status = "disabled";
  };

  pcie6a_phy: phy@1bfc000 {
   compatible = "qcom,x1e80100-qmp-gen4x4-pcie-phy";
   reg = <0 0x01bfc000 0 0x2000>,
         <0 0x01bfe000 0 0x2000>;

   clocks = <&gcc 122>,
     <&gcc 120>,
     <&tcsr 10>,
     <&gcc 123>,
     <&gcc 125>,
     <&gcc 127>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "rchng",
          "pipe",
          "pipediv2";

   resets = <&gcc 37>,
     <&gcc 36>;
   reset-names = "phy",
          "phy_nocsr";

   assigned-clocks = <&gcc 123>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 9>;

   qcom,4ln-config-sel = <&tcsr 0x1a000 0>;

   #clock-cells = <0>;
   clock-output-names = "pcie6a_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie5: pci@1c00000 {
   device_type = "pci";
   compatible = "qcom,pcie-x1e80100";
   reg = <0 0x01c00000 0 0x3000>,
         <0 0x7e000000 0 0xf1d>,
         <0 0x7e000f40 0 0xa8>,
         <0 0x7e001000 0 0x1000>,
         <0 0x7e100000 0 0x100000>,
         <0 0x01c03000 0 0x1000>;
   reg-names = "parf",
        "dbi",
        "elbi",
        "atu",
        "config",
        "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x7e200000 0x0 0x100000>,
     <0x02000000 0x0 0x7e300000 0x0 0x7e300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <5>;
   num-lanes = <2>;

   interrupts = <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 89 4>,
         <0 86 4>,
         <0 82 4>,
         <0 77 4>,
         <0 78 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 70 4>,
     <0 0 0 2 &intc 0 0 0 71 4>,
     <0 0 0 3 &intc 0 0 0 72 4>,
     <0 0 0 4 &intc 0 0 0 73 4>;

   clocks = <&gcc 107>,
     <&gcc 109>,
     <&gcc 110>,
     <&gcc 116>,
     <&gcc 117>,
     <&gcc 21>,
     <&gcc 33>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "noc_aggr",
          "cnoc_sf_axi";

   assigned-clocks = <&gcc 107>;
   assigned-clock-rates = <19200000>;

   interconnects = <&pcie_north_anoc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &cnoc_main 13 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";

   resets = <&gcc 29>,
     <&gcc 30>;
   reset-names = "pci",
          "link_down";

   power-domains = <&gcc 7>;
   required-opps = <&rpmhpd_opp_nom>;

   phys = <&pcie5_phy>;
   phy-names = "pciephy";

   eq-presets-8gts = /bits/ 16 <0x5555 0x5555>;

   status = "disabled";
  };

  pcie5_phy: phy@1c06000 {
   compatible = "qcom,x1e80100-qmp-gen3x2-pcie-phy";
   reg = <0 0x01c06000 0 0x2000>;

   clocks = <&gcc 107>,
     <&gcc 109>,
     <&tcsr 1>,
     <&gcc 111>,
     <&gcc 113>,
     <&gcc 115>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "rchng",
          "pipe",
          "pipediv2";

   resets = <&gcc 32>,
     <&gcc 31>;
   reset-names = "phy",
          "phy_nocsr";

   assigned-clocks = <&gcc 111>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 8>;

   #clock-cells = <0>;
   clock-output-names = "pcie5_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  pcie4: pci@1c08000 {
   device_type = "pci";
   compatible = "qcom,pcie-x1e80100";
   reg = <0 0x01c08000 0 0x3000>,
         <0 0x7c000000 0 0xf1d>,
         <0 0x7c000f40 0 0xa8>,
         <0 0x7c001000 0 0x1000>,
         <0 0x7c100000 0 0x100000>,
         <0 0x01c0b000 0 0x1000>;
   reg-names = "parf",
               "dbi",
        "elbi",
        "atu",
        "config",
        "mhi";
   #address-cells = <3>;
   #size-cells = <2>;
   ranges = <0x01000000 0x0 0x00000000 0x0 0x7c200000 0x0 0x100000>,
     <0x02000000 0x0 0x7c300000 0x0 0x7c300000 0x0 0x1d00000>;
   bus-range = <0x00 0xff>;

   dma-coherent;

   linux,pci-domain = <4>;
   num-lanes = <2>;

   msi-map = <0x0 &gic_its 0xc0000 0x10000>;

   interrupts = <0 141 4>,
         <0 142 4>,
         <0 143 4>,
         <0 144 4>,
         <0 145 4>,
         <0 146 4>,
         <0 147 4>,
         <0 148 4>;
   interrupt-names = "msi0",
       "msi1",
       "msi2",
       "msi3",
       "msi4",
       "msi5",
       "msi6",
       "msi7";

   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 0x7>;
   interrupt-map = <0 0 0 1 &intc 0 0 0 149 4>,
     <0 0 0 2 &intc 0 0 0 150 4>,
     <0 0 0 3 &intc 0 0 0 151 4>,
     <0 0 0 4 &intc 0 0 0 152 4>;

   clocks = <&gcc 96>,
     <&gcc 98>,
     <&gcc 99>,
     <&gcc 105>,
     <&gcc 106>,
     <&gcc 21>,
     <&gcc 33>;
   clock-names = "aux",
          "cfg",
          "bus_master",
          "bus_slave",
          "slave_q2a",
          "noc_aggr",
          "cnoc_sf_axi";

   assigned-clocks = <&gcc 96>;
   assigned-clock-rates = <19200000>;

   interconnects = <&pcie_north_anoc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &cnoc_main 12 ((1 << 0) | (1 << 1))>;
   interconnect-names = "pcie-mem",
          "cpu-pcie";

   resets = <&gcc 24>,
     <&gcc 25>;
   reset-names = "pci",
          "link_down";

   power-domains = <&gcc 5>;
   required-opps = <&rpmhpd_opp_nom>;

   phys = <&pcie4_phy>;
   phy-names = "pciephy";

   eq-presets-8gts = /bits/ 16 <0x5555 0x5555>;

   status = "disabled";

   pcie4_port0: pcie@0 {
    device_type = "pci";
    reg = <0x0 0x0 0x0 0x0 0x0>;
    bus-range = <0x01 0xff>;

    #address-cells = <3>;
    #size-cells = <2>;
    ranges;
   };
  };

  pcie4_phy: phy@1c0e000 {
   compatible = "qcom,x1e80100-qmp-gen3x2-pcie-phy";
   reg = <0 0x01c0e000 0 0x2000>;

   clocks = <&gcc 96>,
     <&gcc 98>,
     <&tcsr 0>,
     <&gcc 100>,
     <&gcc 102>,
     <&gcc 104>;
   clock-names = "aux",
          "cfg_ahb",
          "ref",
          "rchng",
          "pipe",
          "pipediv2";

   resets = <&gcc 27>,
     <&gcc 26>;
   reset-names = "phy",
          "phy_nocsr";

   assigned-clocks = <&gcc 100>;
   assigned-clock-rates = <100000000>;

   power-domains = <&gcc 6>;

   #clock-cells = <0>;
   clock-output-names = "pcie4_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0 0x01f40000 0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: clock-controller@1fc0000 {
   compatible = "qcom,x1e80100-tcsr", "syscon";
   reg = <0 0x01fc0000 0 0x30000>;
   clocks = <&rpmhcc 0>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  gpu: gpu@3d00000 {
   compatible = "qcom,adreno-43050c01", "qcom,adreno";
   reg = <0x0 0x03d00000 0x0 0x40000>,
         <0x0 0x03d9e000 0x0 0x1000>,
         <0x0 0x03d61000 0x0 0x800>;

   reg-names = "kgsl_3d0_reg_memory",
        "cx_mem",
        "cx_dbgc";

   interrupts = <0 300 4>;

   iommus = <&adreno_smmu 0 0x0>,
     <&adreno_smmu 1 0x0>;

   operating-points-v2 = <&gpu_opp_table>;

   qcom,gmu = <&gmu>;
   #cooling-cells = <2>;

   nvmem-cells = <&gpu_speed_bin>;
   nvmem-cell-names = "speed_bin";

   interconnects = <&gem_noc 4 0 &mc_virt 1 0>;
   interconnect-names = "gfx-mem";

   status = "disabled";

   gpu_zap_shader: zap-shader {
    memory-region = <&gpu_microcode_mem>;
   };

   gpu_opp_table: opp-table {
    compatible = "operating-points-v2-adreno", "operating-points-v2";

    opp-1500000000 {
     opp-hz = /bits/ 64 <1500000000>;
     opp-level = <456>;
     opp-peak-kBps = <16500000>;
     qcom,opp-acd-level = <0xa82a5ffd>;
     opp-supported-hw = <0x03>;
    };

    opp-1375000000 {
     opp-hz = /bits/ 64 <1375000000>;
     opp-level = <452>;
     opp-peak-kBps = <16500000>;
     qcom,opp-acd-level = <0xa82a5ffd>;
     opp-supported-hw = <0x03>;
    };

    opp-1250000000 {
     opp-hz = /bits/ 64 <1250000000>;
     opp-level = <448>;
     opp-peak-kBps = <16500000>;
     qcom,opp-acd-level = <0xa82a5ffd>;
     opp-supported-hw = <0x07>;
    };

    opp-1175000000 {
     opp-hz = /bits/ 64 <1175000000>;
     opp-level = <432>;
     opp-peak-kBps = <14398438>;
     qcom,opp-acd-level = <0xa82a5ffd>;
     opp-supported-hw = <0x07>;
    };

    opp-1100000000-0 {
     opp-hz = /bits/ 64 <1100000000>;
     opp-level = <416>;
     opp-peak-kBps = <14398438>;
     qcom,opp-acd-level = <0xa82a5ffd>;
     opp-supported-hw = <0x07>;
    };


    opp-1100000000-1 {
     opp-hz = /bits/ 64 <1100000000>;
     opp-level = <416>;
     opp-peak-kBps = <16500000>;
     qcom,opp-acd-level = <0xa82a5ffd>;
     opp-supported-hw = <0x08>;
    };

    opp-1000000000 {
     opp-hz = /bits/ 64 <1000000000>;
     opp-level = <384>;
     opp-peak-kBps = <14398438>;
     qcom,opp-acd-level = <0xa82b5ffd>;
     opp-supported-hw = <0x0f>;
    };

    opp-925000000 {
     opp-hz = /bits/ 64 <925000000>;
     opp-level = <320>;
     opp-peak-kBps = <14398438>;
     qcom,opp-acd-level = <0xa82b5ffd>;
     opp-supported-hw = <0x0f>;
    };

    opp-800000000 {
     opp-hz = /bits/ 64 <800000000>;
     opp-level = <256>;
     opp-peak-kBps = <12449219>;
     qcom,opp-acd-level = <0xa82c5ffd>;
     opp-supported-hw = <0x0f>;
    };

    opp-744000000 {
     opp-hz = /bits/ 64 <744000000>;
     opp-level = <224>;
     opp-peak-kBps = <10687500>;
     qcom,opp-acd-level = <0x882e5ffd>;
     opp-supported-hw = <0x0f>;
    };

    opp-687000000-0 {
     opp-hz = /bits/ 64 <687000000>;
     opp-level = <192>;
     opp-peak-kBps = <8171875>;
     qcom,opp-acd-level = <0x882e5ffd>;
     opp-supported-hw = <0x0f>;
    };


    opp-687000000-1 {
     opp-hz = /bits/ 64 <687000000>;
     opp-level = <192>;
     opp-peak-kBps = <16500000>;
     qcom,opp-acd-level = <0x882e5ffd>;
     opp-supported-hw = <0x10>;
    };

    opp-550000000 {
     opp-hz = /bits/ 64 <550000000>;
     opp-level = <128>;
     opp-peak-kBps = <6074219>;
     qcom,opp-acd-level = <0xc0285ffd>;
     opp-supported-hw = <0x1f>;
    };

    opp-390000000 {
     opp-hz = /bits/ 64 <390000000>;
     opp-level = <64>;
     opp-peak-kBps = <3000000>;
     qcom,opp-acd-level = <0xc0285ffd>;
     opp-supported-hw = <0x1f>;
    };

    opp-300000000 {
     opp-hz = /bits/ 64 <300000000>;
     opp-level = <56>;
     opp-peak-kBps = <2136719>;
     qcom,opp-acd-level = <0xc02b5ffd>;
     opp-supported-hw = <0x1f>;
    };
   };
  };

  gmu: gmu@3d6a000 {
   compatible = "qcom,adreno-gmu-x185.1", "qcom,adreno-gmu";
   reg = <0x0 0x03d6a000 0x0 0x35000>,
         <0x0 0x03d50000 0x0 0x10000>,
         <0x0 0x0b280000 0x0 0x10000>;
   reg-names = "gmu", "rscc", "gmu_pdc";

   interrupts = <0 304 4>,
         <0 305 4>;
   interrupt-names = "hfi", "gmu";

   clocks = <&gpucc 0>,
     <&gpucc 4>,
     <&gpucc 6>,
     <&gcc 36>,
     <&gcc 55>,
     <&gpucc 17>,
     <&gpucc 7>;
   clock-names = "ahb",
          "gmu",
          "cxo",
          "axi",
          "memnoc",
          "hub",
          "demet";

   power-domains = <&gpucc 0>,
     <&gpucc 1>;
   power-domain-names = "cx",
          "gx";

   iommus = <&adreno_smmu 5 0x0>;

   qcom,qmp = <&aoss_qmp>;

   operating-points-v2 = <&gmu_opp_table>;

   gmu_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-550000000 {
     opp-hz = /bits/ 64 <550000000>;
     opp-level = <128>;
    };

    opp-220000000 {
     opp-hz = /bits/ 64 <220000000>;
     opp-level = <64>;
    };
   };
  };

  gpucc: clock-controller@3d90000 {
   compatible = "qcom,x1e80100-gpucc";
   reg = <0 0x03d90000 0 0xa000>;
   clocks = <&bi_tcxo_div2>,
     <&gcc 53>,
     <&gcc 54>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  adreno_smmu: iommu@3da0000 {
   compatible = "qcom,x1e80100-smmu-500", "qcom,adreno-smmu",
         "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x03da0000 0x0 0x40000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   interrupts = <0 674 4>,
         <0 678 4>,
         <0 679 4>,
         <0 680 4>,
         <0 681 4>,
         <0 682 4>,
         <0 683 4>,
         <0 684 4>,
         <0 685 4>,
         <0 686 4>,
         <0 687 4>,
         <0 688 4>,
         <0 422 4>,
         <0 476 4>,
         <0 574 4>,
         <0 575 4>,
         <0 576 4>,
         <0 577 4>,
         <0 660 4>,
         <0 662 4>,
         <0 665 4>,
         <0 666 4>,
         <0 667 4>,
         <0 669 4>,
         <0 670 4>,
         <0 700 4>;
   clocks = <&gpucc 14>,
     <&gcc 55>,
     <&gcc 56>,
     <&gpucc 0>;
   clock-names = "hlos",
          "bus",
          "iface",
          "ahb";
   power-domains = <&gpucc 0>;
   dma-coherent;
  };

  gem_noc: interconnect@26400000 {
   compatible = "qcom,x1e80100-gem-noc";
   reg = <0 0x26400000 0 0x311200>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  nsp_noc: interconnect@320c0000 {
   compatible = "qcom,x1e80100-nsp-noc";
   reg = <0 0x320C0000 0 0xe080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  remoteproc_adsp: remoteproc@6800000 {
   compatible = "qcom,x1e80100-adsp-pas";
   reg = <0x0 0x06800000 0x0 0x10000>;

   interrupts-extended = <&pdc 6 1>,
           <&smp2p_adsp_in 0 1>,
           <&smp2p_adsp_in 1 1>,
           <&smp2p_adsp_in 2 1>,
           <&smp2p_adsp_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 4>,
     <&rpmhpd 5>;
   power-domain-names = "lcx",
          "lmx";

   interconnects = <&lpass_lpicx_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   memory-region = <&adspslpi_mem>,
     <&q6_adsp_dtb_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_adsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 3
            0
            1>;
    mboxes = <&ipcc 3
      0>;

    label = "lpass";
    qcom,remote-pid = <2>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "adsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x1003 0x80>,
        <&apps_smmu 0x1063 0x0>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x1004 0x80>,
        <&apps_smmu 0x1064 0x0>;
      dma-coherent;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x1005 0x80>,
        <&apps_smmu 0x1065 0x0>;
      dma-coherent;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x1006 0x80>,
        <&apps_smmu 0x1066 0x0>;
      dma-coherent;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x1007 0x80>,
        <&apps_smmu 0x1067 0x0>;
      dma-coherent;
     };
    };

    gpr {
     compatible = "qcom,gpr";
     qcom,glink-channels = "adsp_apps";
     qcom,domain = <2>;
     qcom,intents = <512 20>;
     #address-cells = <1>;
     #size-cells = <0>;

     q6apm: service@1 {
      compatible = "qcom,q6apm";
      reg = <1>;
      #sound-dai-cells = <0>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6apmbedai: bedais {
       compatible = "qcom,q6apm-lpass-dais";
       #sound-dai-cells = <1>;
      };

      q6apmdai: dais {
       compatible = "qcom,q6apm-dais";
       iommus = <&apps_smmu 0x1001 0x80>,
         <&apps_smmu 0x1061 0x0>;
      };
     };

     q6prm: service@2 {
      compatible = "qcom,q6prm";
      reg = <2>;
      qcom,protection-domain = "avs/audio",
          "msm/adsp/audio_pd";

      q6prmcc: clock-controller {
       compatible = "qcom,q6prm-lpass-clocks";
       #clock-cells = <2>;
      };
     };
    };
   };
  };

  lpass_wsa2macro: codec@6aa0000 {
   compatible = "qcom,x1e80100-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
   reg = <0 0x06aa0000 0 0x1000>;
   clocks = <&q6prmcc 68 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "wsa2-mclk";
   #sound-dai-cells = <1>;
   sound-name-prefix = "WSA2";
  };

  swr3: soundwire@6ab0000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06ab0000 0 0x10000>;
   clocks = <&lpass_wsa2macro>;
   clock-names = "iface";
   interrupts = <0 171 4>;
   label = "WSA2";

   pinctrl-0 = <&wsa2_swr_active>;
   pinctrl-names = "default";
   resets = <&lpass_audiocc 2>;
   reset-names = "swr_audio_cgcr";

   qcom,din-ports = <4>;
   qcom,dout-ports = <9>;

   qcom,ports-sinterval = /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0xc8 0xff 0xff 0x0f 0x0f 0xff 0x31f>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0xff 0xff 0x06 0x0d 0xff 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x18>;
   qcom,ports-block-pack-mode = /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 0x00 0x00 0x00 0x01 0x01 0x00 0x00>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_rxmacro: codec@6ac0000 {
   compatible = "qcom,x1e80100-lpass-rx-macro", "qcom,sm8550-lpass-rx-macro";
   reg = <0 0x06ac0000 0 0x1000>;
   clocks = <&q6prmcc 64 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  swr1: soundwire@6ad0000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06ad0000 0 0x10000>;
   clocks = <&lpass_rxmacro>;
   clock-names = "iface";
   interrupts = <0 155 4>;
   label = "RX";

   pinctrl-0 = <&rx_swr_active>;
   pinctrl-names = "default";

   resets = <&lpass_audiocc 0>;
   reset-names = "swr_audio_cgcr";
   qcom,din-ports = <1>;
   qcom,dout-ports = <11>;

   qcom,ports-sinterval = /bits/ 16 <0x03 0x1f 0x1f 0x07 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x00 0x0b 0x01 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x0b 0x00 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0x03 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0x06 0x0f 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0x01 0x07 0x04 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0x01 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0x01 0x00 0x00 0x00 0x00 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_txmacro: codec@6ae0000 {
   compatible = "qcom,x1e80100-lpass-tx-macro", "qcom,sm8550-lpass-tx-macro";
   reg = <0 0x06ae0000 0 0x1000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
  };

  lpass_wsamacro: codec@6b00000 {
   compatible = "qcom,x1e80100-lpass-wsa-macro", "qcom,sm8550-lpass-wsa-macro";
   reg = <0 0x06b00000 0 0x1000>;
   clocks = <&q6prmcc 66 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>,
     <&lpass_vamacro>;
   clock-names = "mclk",
          "macro",
          "dcodec",
          "fsgen";

   #clock-cells = <0>;
   clock-output-names = "mclk";
   #sound-dai-cells = <1>;
   sound-name-prefix = "WSA";
  };

  swr0: soundwire@6b10000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06b10000 0 0x10000>;
   clocks = <&lpass_wsamacro>;
   clock-names = "iface";
   interrupts = <0 170 4>;
   label = "WSA";

   pinctrl-0 = <&wsa_swr_active>;
   pinctrl-names = "default";
   resets = <&lpass_audiocc 1>;
   reset-names = "swr_audio_cgcr";

   qcom,din-ports = <4>;
   qcom,dout-ports = <9>;

   qcom,ports-sinterval = /bits/ 16 <0x07 0x1f 0x3f 0x07 0x1f 0x3f 0xc8 0xff 0xff 0x0f 0x0f 0xff 0x31f>;
   qcom,ports-offset1 = /bits/ 8 <0x01 0x03 0x05 0x02 0x04 0x15 0x00 0xff 0xff 0x06 0x0d 0xff 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0xff 0x07 0x1f 0xff 0x07 0x1f 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x0f>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0x08 0xff 0xff 0xff 0xff 0xff 0x18>;
   qcom,ports-block-pack-mode = /bits/ 8 <0x00 0x01 0x01 0x00 0x01 0x01 0x00 0x00 0x00 0x01 0x01 0x00 0x00>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_audiocc: clock-controller@6b6c000 {
   compatible = "qcom,x1e80100-lpassaudiocc", "qcom,sc8280xp-lpassaudiocc";
   reg = <0 0x06b6c000 0 0x1000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  swr2: soundwire@6d30000 {
   compatible = "qcom,soundwire-v2.0.0";
   reg = <0 0x06d30000 0 0x10000>;
   clocks = <&lpass_txmacro>;
   clock-names = "iface";
   interrupts = <0 496 4>,
         <0 520 4>;
   interrupt-names = "core", "wakeup";
   label = "TX";
   resets = <&lpasscc 0>;
   reset-names = "swr_audio_cgcr";

   pinctrl-0 = <&tx_swr_active>;
   pinctrl-names = "default";

   qcom,din-ports = <4>;
   qcom,dout-ports = <1>;

   qcom,ports-sinterval-low = /bits/ 8 <0x00 0x01 0x03 0x03 0x00>;
   qcom,ports-offset1 = /bits/ 8 <0x00 0x01 0x02 0x00 0x00>;
   qcom,ports-offset2 = /bits/ 8 <0x00 0x00 0x00 0x00 0xff>;
   qcom,ports-hstart = /bits/ 8 <0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-hstop = /bits/ 8 <0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-word-length = /bits/ 8 <0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-block-pack-mode = /bits/ 8 <0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-block-group-count = /bits/ 8 <0xff 0xff 0xff 0xff 0xff>;
   qcom,ports-lane-control = /bits/ 8 <0xff 0x00 0x00 0x01 0xff>;

   #address-cells = <2>;
   #size-cells = <0>;
   #sound-dai-cells = <1>;
   status = "disabled";
  };

  lpass_vamacro: codec@6d44000 {
   compatible = "qcom,x1e80100-lpass-va-macro", "qcom,sm8550-lpass-va-macro";
   reg = <0 0x06d44000 0 0x1000>;
   clocks = <&q6prmcc 57 0x1>,
     <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "mclk",
          "macro",
          "dcodec";

   #clock-cells = <0>;
   clock-output-names = "fsgen";
   #sound-dai-cells = <1>;
  };

  lpass_tlmm: pinctrl@6e80000 {
   compatible = "qcom,x1e80100-lpass-lpi-pinctrl", "qcom,sm8550-lpass-lpi-pinctrl";
   reg = <0 0x06e80000 0 0x20000>,
         <0 0x07250000 0 0x10000>;

   clocks = <&q6prmcc 102 0x1>,
     <&q6prmcc 103 0x1>;
   clock-names = "core", "audio";

   gpio-controller;
   #gpio-cells = <2>;
   gpio-ranges = <&lpass_tlmm 0 0 23>;

   tx_swr_active: tx-swr-active-state {
    clk-pins {
     pins = "gpio0";
     function = "swr_tx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio1", "gpio2";
     function = "swr_tx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   rx_swr_active: rx-swr-active-state {
    clk-pins {
     pins = "gpio3";
     function = "swr_rx_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio4", "gpio5";
     function = "swr_rx_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   dmic01_default: dmic01-default-state {
    clk-pins {
     pins = "gpio6";
     function = "dmic1_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio7";
     function = "dmic1_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   dmic23_default: dmic23-default-state {
    clk-pins {
     pins = "gpio8";
     function = "dmic2_clk";
     drive-strength = <8>;
     output-high;
    };

    data-pins {
     pins = "gpio9";
     function = "dmic2_data";
     drive-strength = <8>;
     input-enable;
    };
   };

   wsa_swr_active: wsa-swr-active-state {
    clk-pins {
     pins = "gpio10";
     function = "wsa_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio11";
     function = "wsa_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };

   wsa2_swr_active: wsa2-swr-active-state {
    clk-pins {
     pins = "gpio15";
     function = "wsa2_swr_clk";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-disable;
    };

    data-pins {
     pins = "gpio16";
     function = "wsa2_swr_data";
     drive-strength = <2>;
     slew-rate = <1>;
     bias-bus-hold;
    };
   };
  };

  lpasscc: clock-controller@6ea0000 {
   compatible = "qcom,x1e80100-lpasscc", "qcom,sc8280xp-lpasscc";
   reg = <0 0x06ea0000 0 0x12000>;
   #clock-cells = <1>;
   #reset-cells = <1>;
  };

  lpass_ag_noc: interconnect@7e40000 {
   compatible = "qcom,x1e80100-lpass-ag-noc";
   reg = <0 0x07e40000 0 0xe080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  lpass_lpiaon_noc: interconnect@7400000 {
   compatible = "qcom,x1e80100-lpass-lpiaon-noc";
   reg = <0 0x07400000 0 0x19080>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  lpass_lpicx_noc: interconnect@7430000 {
   compatible = "qcom,x1e80100-lpass-lpicx-noc";
   reg = <0 0x07430000 0 0x3A200>;

   qcom,bcm-voters = <&apps_bcm_voter>;

   #interconnect-cells = <2>;
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,x1e80100-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08804000 0 0x1000>;

   interrupts = <0 207 4>,
         <0 223 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 230>,
     <&gcc 231>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0x520 0>;
   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;

   interconnects = <&aggre2_noc 6 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 28 ((1 << 0) | (1 << 1))>;
   interconnect-names = "sdhc-ddr", "cpu-sdhc";
   bus-width = <4>;
   dma-coherent;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  sdhc_4: mmc@8844000 {
   compatible = "qcom,x1e80100-sdhci", "qcom,sdhci-msm-v5";
   reg = <0 0x08844000 0 0x1000>;

   interrupts = <0 261 4>,
         <0 227 4>;
   interrupt-names = "hc_irq", "pwr_irq";

   clocks = <&gcc 233>,
     <&gcc 234>,
     <&rpmhcc 0>;
   clock-names = "iface", "core", "xo";
   iommus = <&apps_smmu 0x160 0>;
   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc4_opp_table>;

   interconnects = <&aggre2_noc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 29 ((1 << 0) | (1 << 1))>;
   interconnect-names = "sdhc-ddr", "cpu-sdhc";
   bus-width = <4>;
   dma-coherent;

   status = "disabled";

   sdhc4_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-19200000 {
     opp-hz = /bits/ 64 <19200000>;
     required-opps = <&rpmhpd_opp_min_svs>;
    };

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };
   };
  };

  usb_2_hsphy: phy@88e0000 {
   compatible = "qcom,x1e80100-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x088e0000 0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 9>;
   clock-names = "ref";

   resets = <&gcc 57>;

   status = "disabled";
  };

  usb_mp_hsphy0: phy@88e1000 {
   compatible = "qcom,x1e80100-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x088e1000 0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 3>;
   clock-names = "ref";

   resets = <&gcc 52>;

   status = "disabled";
  };

  usb_mp_hsphy1: phy@88e2000 {
   compatible = "qcom,x1e80100-snps-eusb2-phy",
         "qcom,sm8550-snps-eusb2-phy";
   reg = <0 0x088e2000 0 0x154>;
   #phy-cells = <0>;

   clocks = <&tcsr 4>;
   clock-names = "ref";

   resets = <&gcc 53>;

   status = "disabled";
  };

  usb_mp_qmpphy0: phy@88e3000 {
   compatible = "qcom,x1e80100-qmp-usb3-uni-phy";
   reg = <0 0x088e3000 0 0x2000>;

   clocks = <&gcc 279>,
     <&rpmhcc 0>,
     <&gcc 281>,
     <&gcc 282>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "pipe";

   resets = <&gcc 71>,
     <&gcc 76>;
   reset-names = "phy",
          "phy_phy";

   power-domains = <&gcc 19>;

   #clock-cells = <0>;
   clock-output-names = "usb_mp_phy0_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_mp_qmpphy1: phy@88e5000 {
   compatible = "qcom,x1e80100-qmp-usb3-uni-phy";
   reg = <0 0x088e5000 0 0x2000>;

   clocks = <&gcc 279>,
     <&rpmhcc 0>,
     <&gcc 281>,
     <&gcc 283>;
   clock-names = "aux",
          "ref",
          "com_aux",
          "pipe";

   resets = <&gcc 72>,
     <&gcc 77>;
   reset-names = "phy",
          "phy_phy";

   power-domains = <&gcc 20>;

   #clock-cells = <0>;
   clock-output-names = "usb_mp_phy1_pipe_clk";

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_1_ss2: usb@a0f8800 {
   compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
   reg = <0 0x0a0f8800 0 0x400>;

   clocks = <&gcc 27>,
     <&gcc 273>,
     <&gcc 7>,
     <&gcc 278>,
     <&gcc 275>,
     <&gcc 11>,
     <&gcc 0>,
     <&gcc 1>,
     <&gcc 236>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "noc_aggr",
          "noc_aggr_north",
          "noc_aggr_south",
          "noc_sys";

   assigned-clocks = <&gcc 275>,
       <&gcc 273>;
   assigned-clock-rates = <19200000>,
            <200000000>;

   interrupts-extended = <&intc 0 370 4>,
           <&pdc 58 (2 | 1)>,
           <&pdc 57 (2 | 1)>,
           <&pdc 10 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 18>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 65>;

   interconnects = <&usb_south_anoc 2 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 37 ((1 << 0) | (1 << 1))>;
   interconnect-names = "usb-ddr",
          "apps-usb";

   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_ss2_dwc3: usb@a000000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a000000 0 0xcd00>;

    interrupts = <0 353 4>;

    iommus = <&apps_smmu 0x14a0 0x0>;

    phys = <&usb_1_ss2_hsphy>,
           <&usb_1_ss2_qmpphy 0>;
    phy-names = "usb2-phy",
                "usb3-phy";

    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,usb3_lpm_capable;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;

    dma-coherent;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      usb_1_ss2_dwc3_hs: endpoint {
      };
     };

     port@1 {
      reg = <1>;

      usb_1_ss2_dwc3_ss: endpoint {
       remote-endpoint = <&usb_1_ss2_qmpphy_usb_ss_in>;
      };
     };
    };
   };
  };

  usb_2: usb@a2f8800 {
   compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
   reg = <0 0x0a2f8800 0 0x400>;
   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   clocks = <&gcc 23>,
     <&gcc 249>,
     <&gcc 3>,
     <&gcc 254>,
     <&gcc 251>,
     <&gcc 11>,
     <&gcc 0>,
     <&gcc 1>,
     <&gcc 236>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "noc_aggr",
          "noc_aggr_north",
          "noc_aggr_south",
          "noc_sys";

   assigned-clocks = <&gcc 251>,
       <&gcc 249>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 245 4>,
           <&pdc 50 (2 | 1)>,
           <&pdc 49 (2 | 1)>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq";

   power-domains = <&gcc 14>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 61>;

   interconnects = <&usb_north_anoc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 34 ((1 << 0) | (1 << 1))>;
   interconnect-names = "usb-ddr",
          "apps-usb";

   wakeup-source;

   status = "disabled";

   usb_2_dwc3: usb@a200000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a200000 0 0xcd00>;
    interrupts = <0 240 4>;
    iommus = <&apps_smmu 0x14e0 0x0>;
    phys = <&usb_2_hsphy>;
    phy-names = "usb2-phy";
    maximum-speed = "high-speed";
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;

    dma-coherent;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      usb_2_dwc3_hs: endpoint {
      };
     };
    };
   };
  };

  usb_mp: usb@a4f8800 {
   compatible = "qcom,x1e80100-dwc3-mp", "qcom,dwc3";
   reg = <0 0x0a4f8800 0 0x400>;

   clocks = <&gcc 24>,
     <&gcc 255>,
     <&gcc 4>,
     <&gcc 260>,
     <&gcc 257>,
     <&gcc 11>,
     <&gcc 0>,
     <&gcc 1>,
     <&gcc 236>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "noc_aggr",
          "noc_aggr_north",
          "noc_aggr_south",
          "noc_sys";

   assigned-clocks = <&gcc 257>,
       <&gcc 255>;
   assigned-clock-rates = <19200000>,
            <200000000>;

   interrupts-extended = <&intc 0 313 4>,
           <&intc 0 314 4>,
           <&intc 0 309 4>,
           <&intc 0 312 4>,
           <&pdc 52 (2 | 1)>,
           <&pdc 51 (2 | 1)>,
           <&pdc 54 (2 | 1)>,
           <&pdc 53 (2 | 1)>,
           <&pdc 55 4>,
           <&pdc 56 4>;
   interrupt-names = "pwr_event_1", "pwr_event_2",
       "hs_phy_1", "hs_phy_2",
       "dp_hs_phy_1", "dm_hs_phy_1",
       "dp_hs_phy_2", "dm_hs_phy_2",
       "ss_phy_1", "ss_phy_2";

   power-domains = <&gcc 15>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 62>;

   interconnects = <&usb_north_anoc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 38 ((1 << 0) | (1 << 1))>;
   interconnect-names = "usb-ddr",
          "apps-usb";

   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_mp_dwc3: usb@a400000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a400000 0 0xcd00>;

    interrupts = <0 307 4>;

    iommus = <&apps_smmu 0x1400 0x0>;

    phys = <&usb_mp_hsphy0>, <&usb_mp_qmpphy0>,
           <&usb_mp_hsphy1>, <&usb_mp_qmpphy1>;
    phy-names = "usb2-0", "usb3-0",
         "usb2-1", "usb3-1";
    dr_mode = "host";

    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,usb3_lpm_capable;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;

    dma-coherent;
   };
  };

  usb_1_ss0: usb@a6f8800 {
   compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
   reg = <0 0x0a6f8800 0 0x400>;

   clocks = <&gcc 25>,
     <&gcc 261>,
     <&gcc 5>,
     <&gcc 266>,
     <&gcc 263>,
     <&gcc 11>,
     <&gcc 29>,
     <&gcc 30>,
     <&gcc 236>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "noc_aggr",
          "noc_aggr_north",
          "noc_aggr_south",
          "noc_sys";

   assigned-clocks = <&gcc 263>,
       <&gcc 261>;
   assigned-clock-rates = <19200000>,
            <200000000>;

   interrupts-extended = <&intc 0 371 4>,
           <&pdc 61 (2 | 1)>,
           <&pdc 15 (2 | 1)>,
           <&pdc 17 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 16>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 63>;

   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_ss0_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a600000 0 0xcd00>;

    interrupts = <0 355 4>;

    iommus = <&apps_smmu 0x1420 0x0>;

    phys = <&usb_1_ss0_hsphy>,
           <&usb_1_ss0_qmpphy 0>;
    phy-names = "usb2-phy",
         "usb3-phy";

    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,usb3_lpm_capable;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;

    dma-coherent;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      usb_1_ss0_dwc3_hs: endpoint {
      };
     };

     port@1 {
      reg = <1>;

      usb_1_ss0_dwc3_ss: endpoint {
       remote-endpoint = <&usb_1_ss0_qmpphy_usb_ss_in>;
      };
     };
    };
   };
  };

  usb_1_ss1: usb@a8f8800 {
   compatible = "qcom,x1e80100-dwc3", "qcom,dwc3";
   reg = <0 0x0a8f8800 0 0x400>;

   clocks = <&gcc 26>,
     <&gcc 267>,
     <&gcc 6>,
     <&gcc 272>,
     <&gcc 269>,
     <&gcc 11>,
     <&gcc 0>,
     <&gcc 1>,
     <&gcc 236>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "noc_aggr",
          "noc_aggr_north",
          "noc_aggr_south",
          "noc_sys";

   assigned-clocks = <&gcc 269>,
       <&gcc 267>;
   assigned-clock-rates = <19200000>,
            <200000000>;

   interrupts-extended = <&intc 0 372 4>,
           <&pdc 60 (2 | 1)>,
           <&pdc 11 (2 | 1)>,
           <&pdc 47 4>;
   interrupt-names = "pwr_event",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 17>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 64>;

   interconnects = <&usb_south_anoc 1 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 36 ((1 << 0) | (1 << 1))>;
   interconnect-names = "usb-ddr",
          "apps-usb";

   wakeup-source;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_ss1_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0 0x0a800000 0 0xcd00>;

    interrupts = <0 357 4>;

    iommus = <&apps_smmu 0x1460 0x0>;

    phys = <&usb_1_ss1_hsphy>,
           <&usb_1_ss1_qmpphy 0>;
    phy-names = "usb2-phy",
         "usb3-phy";

    snps,dis_u2_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,usb3_lpm_capable;
    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;

    dma-coherent;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      usb_1_ss1_dwc3_hs: endpoint {
      };
     };

     port@1 {
      reg = <1>;

      usb_1_ss1_dwc3_ss: endpoint {
       remote-endpoint = <&usb_1_ss1_qmpphy_usb_ss_in>;
      };
     };
    };
   };
  };

  iris: video-codec@aa00000 {
   compatible = "qcom,x1e80100-iris", "qcom,sm8550-iris";

   reg = <0 0x0aa00000 0 0xf0000>;
   interrupts = <0 174 4>;

   power-domains = <&videocc 0>,
     <&videocc 1>,
     <&rpmhpd 10>,
     <&rpmhpd 6>;
   power-domain-names = "venus",
          "vcodec0",
          "mxc",
          "mmcx";
   operating-points-v2 = <&iris_opp_table>;

   clocks = <&gcc 345>,
     <&videocc 3>,
     <&videocc 0>;
   clock-names = "iface",
          "core",
          "vcodec0_core";

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 42 ((1 << 0) | (1 << 1))>,
     <&mmss_noc 6 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "cpu-cfg",
          "video-mem";

   memory-region = <&video_mem>;

   resets = <&gcc 88>;
   reset-names = "bus";

   iommus = <&apps_smmu 0x1940 0>,
     <&apps_smmu 0x1947 0>;
   dma-coherent;






   status = "disabled";

   iris_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-192000000 {
     opp-hz = /bits/ 64 <192000000>;
     required-opps = <&rpmhpd_opp_low_svs_d1>,
       <&rpmhpd_opp_low_svs_d1>;
    };

    opp-240000000 {
     opp-hz = /bits/ 64 <240000000>;
     required-opps = <&rpmhpd_opp_svs>,
       <&rpmhpd_opp_low_svs>;
    };

    opp-338000000 {
     opp-hz = /bits/ 64 <338000000>;
     required-opps = <&rpmhpd_opp_svs>,
       <&rpmhpd_opp_svs>;
    };

    opp-366000000 {
     opp-hz = /bits/ 64 <366000000>;
     required-opps = <&rpmhpd_opp_svs_l1>,
       <&rpmhpd_opp_svs_l1>;
    };

    opp-444000000 {
     opp-hz = /bits/ 64 <444000000>;
     required-opps = <&rpmhpd_opp_nom>,
       <&rpmhpd_opp_nom>;
    };

    opp-481000000 {
     opp-hz = /bits/ 64 <481000000>;
     required-opps = <&rpmhpd_opp_turbo>,
       <&rpmhpd_opp_turbo>;
    };
   };
  };

  videocc: clock-controller@aaf0000 {
   compatible = "qcom,x1e80100-videocc";
   reg = <0 0x0aaf0000 0 0x10000>;
   clocks = <&bi_tcxo_div2>,
     <&gcc 344>;
   power-domains = <&rpmhpd 6>,
     <&rpmhpd 10>;
   required-opps = <&rpmhpd_opp_low_svs>,
     <&rpmhpd_opp_low_svs>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  mdss: display-subsystem@ae00000 {
   compatible = "qcom,x1e80100-mdss";
   reg = <0 0x0ae00000 0 0x1000>;
   reg-names = "mdss";

   interrupts = <0 83 4>;

   clocks = <&dispcc 2>,
     <&gcc 38>,
     <&dispcc 58>;

   resets = <&dispcc 0>;

   interconnects = <&mmss_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
      &gem_noc 13 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&mc_virt 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 3 ((1 << 0) | (1 << 1))
      &config_noc 8 ((1 << 0) | (1 << 1))>;
   interconnect-names = "mdp0-mem",
          "mdp1-mem",
          "cpu-cfg";

   power-domains = <&dispcc 0>;

   iommus = <&apps_smmu 0x1c00 0x2>;

   interrupt-controller;
   #interrupt-cells = <1>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   mdss_mdp: display-controller@ae01000 {
    compatible = "qcom,x1e80100-dpu";
    reg = <0 0x0ae01000 0 0x8f000>,
          <0 0x0aeb0000 0 0x2008>;
    reg-names = "mdp",
         "vbif";

    interrupts-extended = <&mdss 0>;

    clocks = <&gcc 38>,
      <&dispcc 2>,
      <&dispcc 61>,
      <&dispcc 58>,
      <&dispcc 70>;
    clock-names = "nrt_bus",
           "iface",
           "lut",
           "core",
           "vsync";

    operating-points-v2 = <&mdp_opp_table>;

    power-domains = <&rpmhpd 6>;

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_intf0_out: endpoint {
       remote-endpoint = <&mdss_dp0_in>;
      };
     };

     port@4 {
      reg = <4>;

      mdss_intf4_out: endpoint {
       remote-endpoint = <&mdss_dp1_in>;
      };
     };

     port@5 {
      reg = <5>;

      mdss_intf5_out: endpoint {
       remote-endpoint = <&mdss_dp3_in>;
      };
     };

     port@6 {
      reg = <6>;

      mdss_intf6_out: endpoint {
       remote-endpoint = <&mdss_dp2_in>;
      };
     };
    };

    mdp_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-200000000 {
      opp-hz = /bits/ 64 <200000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-325000000 {
      opp-hz = /bits/ 64 <325000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-375000000 {
      opp-hz = /bits/ 64 <375000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-514000000 {
      opp-hz = /bits/ 64 <514000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };

     opp-575000000 {
      opp-hz = /bits/ 64 <575000000>;
      required-opps = <&rpmhpd_opp_nom_l1>;
     };
    };
   };

   mdss_dp0: displayport-controller@ae90000 {
    compatible = "qcom,x1e80100-dp";
    reg = <0 0x0ae90000 0 0x200>,
          <0 0x0ae90200 0 0x200>,
          <0 0x0ae90400 0 0x600>,
          <0 0x0ae91000 0 0x400>,
          <0 0x0ae91400 0 0x400>;

    interrupts-extended = <&mdss 12>;

    clocks = <&dispcc 2>,
      <&dispcc 12>,
      <&dispcc 14>,
      <&dispcc 17>,
      <&dispcc 18>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 15>,
        <&dispcc 19>;
    assigned-clock-parents = <&usb_1_ss0_qmpphy 1>,
        <&usb_1_ss0_qmpphy 2>;

    operating-points-v2 = <&mdss_dp0_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&usb_1_ss0_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dp0_in: endpoint {
       remote-endpoint = <&mdss_intf0_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dp0_out: endpoint {
       remote-endpoint = <&usb_1_ss0_qmpphy_dp_in>;
      };
     };
    };

    mdss_dp0_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dp1: displayport-controller@ae98000 {
    compatible = "qcom,x1e80100-dp";
    reg = <0 0x0ae98000 0 0x200>,
          <0 0x0ae98200 0 0x200>,
          <0 0x0ae98400 0 0x600>,
          <0 0x0ae99000 0 0x400>,
          <0 0x0ae99400 0 0x400>;

    interrupts-extended = <&mdss 13>;

    clocks = <&dispcc 2>,
      <&dispcc 23>,
      <&dispcc 25>,
      <&dispcc 28>,
      <&dispcc 29>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 26>,
        <&dispcc 30>;
    assigned-clock-parents = <&usb_1_ss1_qmpphy 1>,
        <&usb_1_ss1_qmpphy 2>;

    operating-points-v2 = <&mdss_dp1_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&usb_1_ss1_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dp1_in: endpoint {
       remote-endpoint = <&mdss_intf4_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dp1_out: endpoint {
       remote-endpoint = <&usb_1_ss1_qmpphy_dp_in>;
      };
     };
    };

    mdss_dp1_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dp2: displayport-controller@ae9a000 {
    compatible = "qcom,x1e80100-dp";
    reg = <0 0x0ae9a000 0 0x200>,
          <0 0x0ae9a200 0 0x200>,
          <0 0x0ae9a400 0 0x600>,
          <0 0x0ae9b000 0 0x400>,
          <0 0x0ae9b400 0 0x400>;

    interrupts-extended = <&mdss 14>;

    clocks = <&dispcc 2>,
      <&dispcc 34>,
      <&dispcc 36>,
      <&dispcc 39>,
      <&dispcc 40>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 37>,
        <&dispcc 41>;
    assigned-clock-parents = <&usb_1_ss2_qmpphy 1>,
        <&usb_1_ss2_qmpphy 2>;

    operating-points-v2 = <&mdss_dp2_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&usb_1_ss2_qmpphy 1>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;
      mdss_dp2_in: endpoint {
       remote-endpoint = <&mdss_intf6_out>;
      };
     };

     port@1 {
      reg = <1>;

      mdss_dp2_out: endpoint {
       remote-endpoint = <&usb_1_ss2_qmpphy_dp_in>;
      };
     };
    };

    mdss_dp2_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

   mdss_dp3: displayport-controller@aea0000 {
    compatible = "qcom,x1e80100-dp";
    reg = <0 0x0aea0000 0 0x200>,
          <0 0x0aea0200 0 0x200>,
          <0 0x0aea0400 0 0x600>,
          <0 0x0aea1000 0 0x400>,
          <0 0x0aea1400 0 0x400>;

    interrupts-extended = <&mdss 15>;

    clocks = <&dispcc 2>,
      <&dispcc 45>,
      <&dispcc 47>,
      <&dispcc 50>,
      <&dispcc 51>;
    clock-names = "core_iface",
           "core_aux",
           "ctrl_link",
           "ctrl_link_iface",
           "stream_pixel";

    assigned-clocks = <&dispcc 48>,
        <&dispcc 52>;
    assigned-clock-parents = <&mdss_dp3_phy 0>,
        <&mdss_dp3_phy 1>;

    operating-points-v2 = <&mdss_dp3_opp_table>;

    power-domains = <&rpmhpd 6>;

    phys = <&mdss_dp3_phy>;
    phy-names = "dp";

    #sound-dai-cells = <0>;

    status = "disabled";

    ports {
     #address-cells = <1>;
     #size-cells = <0>;

     port@0 {
      reg = <0>;

      mdss_dp3_in: endpoint {
       remote-endpoint = <&mdss_intf5_out>;
      };
     };

     port@1 {
      reg = <1>;
     };
    };

    mdss_dp3_opp_table: opp-table {
     compatible = "operating-points-v2";

     opp-160000000 {
      opp-hz = /bits/ 64 <160000000>;
      required-opps = <&rpmhpd_opp_low_svs>;
     };

     opp-270000000 {
      opp-hz = /bits/ 64 <270000000>;
      required-opps = <&rpmhpd_opp_svs>;
     };

     opp-540000000 {
      opp-hz = /bits/ 64 <540000000>;
      required-opps = <&rpmhpd_opp_svs_l1>;
     };

     opp-810000000 {
      opp-hz = /bits/ 64 <810000000>;
      required-opps = <&rpmhpd_opp_nom>;
     };
    };
   };

  };

  mdss_dp2_phy: phy@aec2a00 {
   compatible = "qcom,x1e80100-dp-phy";
   reg = <0 0x0aec2a00 0 0x19c>,
         <0 0x0aec2200 0 0xec>,
         <0 0x0aec2600 0 0xec>,
         <0 0x0aec2000 0 0x1c8>;

   clocks = <&dispcc 34>,
     <&dispcc 2>;
   clock-names = "aux",
          "cfg_ahb";

   power-domains = <&rpmhpd 8>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  mdss_dp3_phy: phy@aec5a00 {
   compatible = "qcom,x1e80100-dp-phy";
   reg = <0 0x0aec5a00 0 0x19c>,
         <0 0x0aec5200 0 0xec>,
         <0 0x0aec5600 0 0xec>,
         <0 0x0aec5000 0 0x1c8>;

   clocks = <&dispcc 45>,
     <&dispcc 2>;
   clock-names = "aux",
          "cfg_ahb";

   power-domains = <&rpmhpd 8>;

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  dispcc: clock-controller@af00000 {
   compatible = "qcom,x1e80100-dispcc";
   reg = <0 0x0af00000 0 0x20000>;
   clocks = <&bi_tcxo_div2>,
     <&bi_tcxo_ao_div2>,
     <&gcc 37>,
     <&sleep_clk>,
     <0>,
     <0>,
     <0>,
     <0>,
     <&usb_1_ss0_qmpphy 1>,
     <&usb_1_ss0_qmpphy 2>,
     <&usb_1_ss1_qmpphy 1>,
     <&usb_1_ss1_qmpphy 2>,
     <&usb_1_ss2_qmpphy 1>,
     <&usb_1_ss2_qmpphy 2>,
     <&mdss_dp3_phy 0>,
     <&mdss_dp3_phy 1>;
   power-domains = <&rpmhpd 6>;
   required-opps = <&rpmhpd_opp_low_svs>;
   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,x1e80100-pdc", "qcom,pdc";
   reg = <0 0x0b220000 0 0x30000>, <0 0x174000f0 0 0x64>;

   qcom,pdc-ranges = <0 480 42>, <42 251 5>,
       <47 522 52>, <99 609 32>,
       <131 717 12>, <143 816 19>;
   #interrupt-cells = <2>;
   interrupt-parent = <&intc>;
   interrupt-controller;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,x1e80100-aoss-qmp", "qcom,aoss-qmp";
   reg = <0 0x0c300000 0 0x400>;
   interrupt-parent = <&ipcc>;
   interrupts-extended = <&ipcc 0 0
           1>;
   mboxes = <&ipcc 0 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0 0x0c3f0000 0 0x400>;
  };

  spmi: arbiter@c400000 {
   compatible = "qcom,x1e80100-spmi-pmic-arb";
   reg = <0 0x0c400000 0 0x3000>,
         <0 0x0c500000 0 0x400000>,
         <0 0x0c440000 0 0x80000>;
   reg-names = "core", "chnls", "obsrvr";

   qcom,ee = <0>;
   qcom,channel = <0>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   spmi_bus0: spmi@c42d000 {
    reg = <0 0x0c42d000 0 0x4000>,
          <0 0x0c4c0000 0 0x10000>;
    reg-names = "cnfg", "intr";

    interrupt-names = "periph_irq";
    interrupts-extended = <&pdc 1 4>;
    interrupt-controller;
    #interrupt-cells = <4>;

    #address-cells = <2>;
    #size-cells = <0>;
   };

   spmi_bus1: spmi@c432000 {
    reg = <0 0x0c432000 0 0x4000>,
          <0 0x0c4d0000 0 0x10000>;
    reg-names = "cnfg", "intr";

    interrupt-names = "periph_irq";
    interrupts-extended = <&pdc 3 4>;
    interrupt-controller;
    #interrupt-cells = <4>;

    #address-cells = <2>;
    #size-cells = <0>;
   };
  };

  tlmm: pinctrl@f100000 {
   compatible = "qcom,x1e80100-tlmm";
   reg = <0 0x0f100000 0 0xf00000>;

   interrupts = <0 208 4>;

   gpio-controller;
   #gpio-cells = <2>;

   interrupt-controller;
   #interrupt-cells = <2>;

   gpio-ranges = <&tlmm 0 0 239>;
   wakeup-parent = <&pdc>;

   qup_i2c0_data_clk: qup-i2c0-data-clk-state {

    pins = "gpio0", "gpio1";
    function = "qup0_se0";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {

    pins = "gpio4", "gpio5";
    function = "qup0_se1";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {

    pins = "gpio8", "gpio9";
    function = "qup0_se2";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {

    pins = "gpio12", "gpio13";
    function = "qup0_se3";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {

    pins = "gpio16", "gpio17";
    function = "qup0_se4";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {

    pins = "gpio20", "gpio21";
    function = "qup0_se5";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {

    pins = "gpio24", "gpio25";
    function = "qup0_se6";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c7_data_clk: qup-i2c7-data-clk-state {

    pins = "gpio14", "gpio15";
    function = "qup0_se7";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c8_data_clk: qup-i2c8-data-clk-state {

    pins = "gpio32", "gpio33";
    function = "qup1_se0";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c9_data_clk: qup-i2c9-data-clk-state {

    pins = "gpio36", "gpio37";
    function = "qup1_se1";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c10_data_clk: qup-i2c10-data-clk-state {

    pins = "gpio40", "gpio41";
    function = "qup1_se2";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c11_data_clk: qup-i2c11-data-clk-state {

    pins = "gpio44", "gpio45";
    function = "qup1_se3";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c12_data_clk: qup-i2c12-data-clk-state {

    pins = "gpio48", "gpio49";
    function = "qup1_se4";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c13_data_clk: qup-i2c13-data-clk-state {

    pins = "gpio52", "gpio53";
    function = "qup1_se5";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c14_data_clk: qup-i2c14-data-clk-state {

    pins = "gpio56", "gpio57";
    function = "qup1_se6";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c15_data_clk: qup-i2c15-data-clk-state {

    pins = "gpio54", "gpio55";
    function = "qup1_se7";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c16_data_clk: qup-i2c16-data-clk-state {

    pins = "gpio64", "gpio65";
    function = "qup2_se0";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c17_data_clk: qup-i2c17-data-clk-state {

    pins = "gpio68", "gpio69";
    function = "qup2_se1";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c18_data_clk: qup-i2c18-data-clk-state {

    pins = "gpio72", "gpio73";
    function = "qup2_se2";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c19_data_clk: qup-i2c19-data-clk-state {

    pins = "gpio76", "gpio77";
    function = "qup2_se3";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c20_data_clk: qup-i2c20-data-clk-state {

    pins = "gpio80", "gpio81";
    function = "qup2_se4";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c21_data_clk: qup-i2c21-data-clk-state {

    pins = "gpio84", "gpio85";
    function = "qup2_se5";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c22_data_clk: qup-i2c22-data-clk-state {

    pins = "gpio88", "gpio89";
    function = "qup2_se6";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_i2c23_data_clk: qup-i2c23-data-clk-state {

    pins = "gpio86", "gpio87";
    function = "qup2_se7";
    drive-strength = <2>;
    bias-pull-up = <2200>;
   };

   qup_spi0_cs: qup-spi0-cs-state {
    pins = "gpio3";
    function = "qup0_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi0_data_clk: qup-spi0-data-clk-state {

    pins = "gpio0", "gpio1", "gpio2";
    function = "qup0_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi1_cs: qup-spi1-cs-state {
    pins = "gpio7";
    function = "qup0_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi1_data_clk: qup-spi1-data-clk-state {

    pins = "gpio4", "gpio5", "gpio6";
    function = "qup0_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio11";
    function = "qup0_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {

    pins = "gpio8", "gpio9", "gpio10";
    function = "qup0_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi3_cs: qup-spi3-cs-state {
    pins = "gpio15";
    function = "qup0_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi3_data_clk: qup-spi3-data-clk-state {

    pins = "gpio12", "gpio13", "gpio14";
    function = "qup0_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi4_cs: qup-spi4-cs-state {
    pins = "gpio19";
    function = "qup0_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {

    pins = "gpio16", "gpio17", "gpio18";
    function = "qup0_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_cs: qup-spi5-cs-state {
    pins = "gpio23";
    function = "qup0_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi5_data_clk: qup-spi5-data-clk-state {

    pins = "gpio20", "gpio21", "gpio22";
    function = "qup0_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio27";
    function = "qup0_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {

    pins = "gpio24", "gpio25", "gpio26";
    function = "qup0_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi7_cs: qup-spi7-cs-state {
    pins = "gpio13";
    function = "qup0_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi7_data_clk: qup-spi7-data-clk-state {

    pins = "gpio14", "gpio15", "gpio12";
    function = "qup0_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_cs: qup-spi8-cs-state {
    pins = "gpio35";
    function = "qup1_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi8_data_clk: qup-spi8-data-clk-state {

    pins = "gpio32", "gpio33", "gpio34";
    function = "qup1_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_cs: qup-spi9-cs-state {
    pins = "gpio39";
    function = "qup1_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi9_data_clk: qup-spi9-data-clk-state {

    pins = "gpio36", "gpio37", "gpio38";
    function = "qup1_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi10_cs: qup-spi10-cs-state {
    pins = "gpio43";
    function = "qup1_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi10_data_clk: qup-spi10-data-clk-state {

    pins = "gpio40", "gpio41", "gpio42";
    function = "qup1_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi11_cs: qup-spi11-cs-state {
    pins = "gpio47";
    function = "qup1_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi11_data_clk: qup-spi11-data-clk-state {

    pins = "gpio44", "gpio45", "gpio46";
    function = "qup1_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi12_cs: qup-spi12-cs-state {
    pins = "gpio51";
    function = "qup1_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi12_data_clk: qup-spi12-data-clk-state {

    pins = "gpio48", "gpio49", "gpio50";
    function = "qup1_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi13_cs: qup-spi13-cs-state {
    pins = "gpio55";
    function = "qup1_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi13_data_clk: qup-spi13-data-clk-state {

    pins = "gpio52", "gpio53", "gpio54";
    function = "qup1_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi14_cs: qup-spi14-cs-state {
    pins = "gpio59";
    function = "qup1_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi14_data_clk: qup-spi14-data-clk-state {

    pins = "gpio56", "gpio57", "gpio58";
    function = "qup1_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi15_cs: qup-spi15-cs-state {
    pins = "gpio53";
    function = "qup1_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi15_data_clk: qup-spi15-data-clk-state {

    pins = "gpio54", "gpio55", "gpio52";
    function = "qup1_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi16_cs: qup-spi16-cs-state {
    pins = "gpio67";
    function = "qup2_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi16_data_clk: qup-spi16-data-clk-state {

    pins = "gpio64", "gpio65", "gpio66";
    function = "qup2_se0";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi17_cs: qup-spi17-cs-state {
    pins = "gpio71";
    function = "qup2_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi17_data_clk: qup-spi17-data-clk-state {

    pins = "gpio68", "gpio69", "gpio70";
    function = "qup2_se1";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi18_cs: qup-spi18-cs-state {
    pins = "gpio75";
    function = "qup2_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi18_data_clk: qup-spi18-data-clk-state {

    pins = "gpio72", "gpio73", "gpio74";
    function = "qup2_se2";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi19_cs: qup-spi19-cs-state {
    pins = "gpio79";
    function = "qup2_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi19_data_clk: qup-spi19-data-clk-state {

    pins = "gpio76", "gpio77", "gpio78";
    function = "qup2_se3";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi20_cs: qup-spi20-cs-state {
    pins = "gpio83";
    function = "qup2_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi20_data_clk: qup-spi20-data-clk-state {

    pins = "gpio80", "gpio81", "gpio82";
    function = "qup2_se4";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi21_cs: qup-spi21-cs-state {
    pins = "gpio87";
    function = "qup2_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi21_data_clk: qup-spi21-data-clk-state {

    pins = "gpio84", "gpio85", "gpio86";
    function = "qup2_se5";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi22_cs: qup-spi22-cs-state {
    pins = "gpio91";
    function = "qup2_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi22_data_clk: qup-spi22-data-clk-state {

    pins = "gpio88", "gpio89", "gpio90";
    function = "qup2_se6";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi23_cs: qup-spi23-cs-state {
    pins = "gpio85";
    function = "qup2_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_spi23_data_clk: qup-spi23-data-clk-state {

    pins = "gpio86", "gpio87", "gpio84";
    function = "qup2_se7";
    drive-strength = <6>;
    bias-disable;
   };

   qup_uart2_default: qup-uart2-default-state {
    cts-pins {
     pins = "gpio8";
     function = "qup0_se2";
     drive-strength = <2>;
     bias-disable;
    };

    rts-pins {
     pins = "gpio9";
     function = "qup0_se2";
     drive-strength = <2>;
     bias-disable;
    };

    tx-pins {
     pins = "gpio10";
     function = "qup0_se2";
     drive-strength = <2>;
     bias-disable;
    };

    rx-pins {
     pins = "gpio11";
     function = "qup0_se2";
     drive-strength = <2>;
     bias-disable;
    };
   };

   qup_uart14_default: qup-uart14-default-state {
    cts-pins {
     pins = "gpio56";
     function = "qup1_se6";
     bias-bus-hold;
    };

    rts-pins {
     pins = "gpio57";
     function = "qup1_se6";
     drive-strength = <2>;
     bias-disable;
    };

    tx-pins {
     pins = "gpio58";
     function = "qup1_se6";
     drive-strength = <2>;
     bias-disable;
    };

    rx-pins {
     pins = "gpio59";
     function = "qup1_se6";
     bias-pull-up;
    };
   };

   qup_uart21_default: qup-uart21-default-state {
    tx-pins {
     pins = "gpio86";
     function = "qup2_se5";
     drive-strength = <2>;
     bias-disable;
    };

    rx-pins {
     pins = "gpio87";
     function = "qup2_se5";
     drive-strength = <2>;
     bias-disable;
    };
   };

   sdc2_default: sdc2-default-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <16>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <10>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <10>;
     bias-pull-up;
    };
   };

   sdc2_sleep: sdc2-sleep-state {
    clk-pins {
     pins = "sdc2_clk";
     drive-strength = <2>;
     bias-disable;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     drive-strength = <2>;
     bias-pull-up;
    };

    data-pins {
     pins = "sdc2_data";
     drive-strength = <2>;
     bias-pull-up;
    };
   };

   edp0_hpd_active: edp0-hpd-active-state {
    pins = "gpio119";
    function = "edp0_hot";
   };
  };

  stm@10002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x0 0x10002000 0x0 0x1000>,
         <0x0 0x16280000 0x0 0x180000>;
   reg-names = "stm-base",
        "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel0_in7>;
     };
    };
   };
  };

  tpdm@10003000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10003000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     dcc_tpdm_out: endpoint {
      remote-endpoint = <&qdss_tpda_in0>;
     };
    };
   };
  };

  tpda@10004000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10004000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     qdss_tpda_in0: endpoint {
      remote-endpoint = <&dcc_tpdm_out>;
     };
    };

    port@1 {
     reg = <1>;

     qdss_tpda_in1: endpoint {
      remote-endpoint = <&qdss_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     qdss_tpda_out: endpoint {
      remote-endpoint = <&funnel0_in6>;
     };
    };
   };
  };

  tpdm@1000f000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x1000f000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     qdss_tpdm_out: endpoint {
      remote-endpoint = <&qdss_tpda_in1>;
     };
    };
   };
  };

  funnel@10041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10041000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;

     funnel0_in6: endpoint {
      remote-endpoint = <&qdss_tpda_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };

   out-ports {
    port {
     funnel0_out: endpoint {
      remote-endpoint = <&qdss_funnel_in0>;
     };
    };
   };
  };

  funnel@10042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10042000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     reg = <2>;

     funnel1_in2: endpoint {
      remote-endpoint = <&tmess_funnel_out>;
     };
    };

    port@5 {
     reg = <5>;

     funnel1_in5: endpoint {
      remote-endpoint = <&dlst_funnel_out>;
     };
    };

    port@6 {
     reg = <6>;

     funnel1_in6: endpoint {
      remote-endpoint = <&dlct1_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     funnel1_out: endpoint {
      remote-endpoint = <&qdss_funnel_in1>;
     };
    };
   };
  };

  funnel@10045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10045000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     qdss_funnel_in0: endpoint {
      remote-endpoint = <&funnel0_out>;
     };
    };

    port@1 {
     reg = <1>;

     qdss_funnel_in1: endpoint {
      remote-endpoint = <&funnel1_out>;
     };
    };
   };

   out-ports {
    port {
     qdss_funnel_out: endpoint {
      remote-endpoint = <&aoss_funnel_in7>;
     };
    };
   };
  };

  tpdm@10800000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10800000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     mxa_tpdm_out: endpoint {
      remote-endpoint = <&dlct2_tpda_in15>;
     };
    };
   };
  };

  tpdm@1082c000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x1082c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     gcc_tpdm_out: endpoint {
      remote-endpoint = <&dlct1_tpda_in21>;
     };
    };
   };
  };

  tpdm@10841000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10841000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     prng_tpdm_out: endpoint {
      remote-endpoint = <&dlct1_tpda_in19>;
     };
    };
   };
  };

  tpdm@10844000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10844000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     lpass_cx_tpdm_out: endpoint {
      remote-endpoint = <&lpass_cx_funnel_in0>;
     };
    };
   };
  };

  funnel@10846000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10846000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     lpass_cx_funnel_in0: endpoint {
      remote-endpoint = <&lpass_cx_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     lpass_cx_funnel_out: endpoint {
      remote-endpoint = <&dlct1_tpda_in4>;
     };
    };
   };
  };

  cti@1098b000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x1098b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@109d0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x109d0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     qm_tpdm_out: endpoint {
      remote-endpoint = <&dlct1_tpda_in20>;
     };
    };
   };
  };

  tpdm@10ac0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10ac0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     dlst_tpdm0_out: endpoint {
      remote-endpoint = <&dlst_tpda_in8>;
     };
    };
   };
  };

  tpdm@10ac1000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10ac1000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     dlst_tpdm1_out: endpoint {
      remote-endpoint = <&dlst_tpda_in9>;
     };
    };
   };
  };

  tpda@10ac4000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10ac4000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@8 {
     reg = <8>;

     dlst_tpda_in8: endpoint {
      remote-endpoint = <&dlst_tpdm0_out>;
     };
    };

    port@9 {
     reg = <9>;

     dlst_tpda_in9: endpoint {
      remote-endpoint = <&dlst_tpdm1_out>;
     };
    };
   };

   out-ports {
    port {
     dlst_tpda_out: endpoint {
      remote-endpoint = <&dlst_funnel_in0>;
     };
    };
   };
  };

  funnel@10ac5000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10ac5000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     dlst_funnel_in0: endpoint {
      remote-endpoint = <&dlst_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     dlst_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in5>;
     };
    };
   };
  };

  funnel@10b04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10b04000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@3 {
     reg = <3>;

     aoss_funnel_in3: endpoint {
      remote-endpoint = <&ddr_lpi_funnel_out>;
     };
    };

    port@6 {
     reg = <6>;

     aoss_funnel_in6: endpoint {
      remote-endpoint = <&aoss_tpda_out>;
     };
    };

    port@7 {
     reg = <7>;

     aoss_funnel_in7: endpoint {
      remote-endpoint = <&qdss_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     aoss_funnel_out: endpoint {
      remote-endpoint = <&etf0_in>;
     };
    };
   };
  };

  etf0: tmc@10b05000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x0 0x10b05000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     etf0_in: endpoint {
      remote-endpoint = <&aoss_funnel_out>;
     };
    };
   };

   out-ports {
    port {
     etf0_out: endpoint {
      remote-endpoint = <&swao_rep_in>;
     };
    };
   };
  };

  replicator@10b06000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x0 0x10b06000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     swao_rep_in: endpoint {
      remote-endpoint = <&etf0_out>;
     };
    };
   };

   out-ports {
    port {
     swao_rep_out1: endpoint {
      remote-endpoint = <&eud_in>;
     };
    };
   };
  };

  tpda@10b08000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10b08000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     aoss_tpda_in0: endpoint {
      remote-endpoint = <&aoss_tpdm0_out>;
     };
    };

    port@1 {
     reg = <1>;

     aoss_tpda_in1: endpoint {
      remote-endpoint = <&aoss_tpdm1_out>;
     };
    };

    port@2 {
     reg = <2>;

     aoss_tpda_in2: endpoint {
      remote-endpoint = <&aoss_tpdm2_out>;
     };
    };

    port@3 {
     reg = <3>;

     aoss_tpda_in3: endpoint {
      remote-endpoint = <&aoss_tpdm3_out>;
     };
    };

    port@4 {
     reg = <4>;

     aoss_tpda_in4: endpoint {
      remote-endpoint = <&aoss_tpdm4_out>;
     };
    };
   };

   out-ports {
    port {
     aoss_tpda_out: endpoint {
      remote-endpoint = <&aoss_funnel_in6>;
     };
    };
   };
  };

  tpdm@10b09000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10b09000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm0_out: endpoint {
      remote-endpoint = <&aoss_tpda_in0>;
     };
    };
   };
  };

  tpdm@10b0a000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10b0a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm1_out: endpoint {
      remote-endpoint = <&aoss_tpda_in1>;
     };
    };
   };
  };

  tpdm@10b0b000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10b0b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm2_out: endpoint {
      remote-endpoint = <&aoss_tpda_in2>;
     };
    };
   };
  };

  tpdm@10b0c000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10b0c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm3_out: endpoint {
      remote-endpoint = <&aoss_tpda_in3>;
     };
    };
   };
  };

  tpdm@10b0d000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10b0d000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     aoss_tpdm4_out: endpoint {
      remote-endpoint = <&aoss_tpda_in4>;
     };
    };
   };
  };

  tpdm@10b20000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10b20000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     lpicc_tpdm_out: endpoint {
      remote-endpoint = <&ddr_lpi_tpda_in>;
     };
    };
   };
  };

  tpda@10b23000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10b23000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   status = "disabled";

   in-ports {
    port {
     ddr_lpi_tpda_in: endpoint {
      remote-endpoint = <&lpicc_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_lpi_tpda_out: endpoint {
      remote-endpoint = <&ddr_lpi_funnel_in0>;
     };
    };
   };
  };

  funnel@10b24000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10b24000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   status = "disabled";

   in-ports {
    port {
     ddr_lpi_funnel_in0: endpoint {
      remote-endpoint = <&ddr_lpi_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_lpi_funnel_out: endpoint {
      remote-endpoint = <&aoss_funnel_in3>;
     };
    };
   };
  };

  tpdm@10c08000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10c08000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     mm_tpdm_out: endpoint {
      remote-endpoint = <&mm_funnel_in4>;
     };
    };
   };
  };

  funnel@10c0b000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10c0b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;

     mm_funnel_in4: endpoint {
      remote-endpoint = <&mm_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     mm_funnel_out: endpoint {
      remote-endpoint = <&dlct2_tpda_in4>;
     };
    };
   };
  };

  tpdm@10c28000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10c28000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     dlct1_tpdm_out: endpoint {
      remote-endpoint = <&dlct1_tpda_in26>;
     };
    };
   };
  };

  tpdm@10c29000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10c29000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     ipcc_tpdm_out: endpoint {
      remote-endpoint = <&dlct1_tpda_in27>;
     };
    };
   };
  };

  tpda@10c2b000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10c2b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;

     dlct1_tpda_in4: endpoint {
      remote-endpoint = <&lpass_cx_funnel_out>;
     };
    };

    port@13 {
     reg = <19>;

     dlct1_tpda_in19: endpoint {
      remote-endpoint = <&prng_tpdm_out>;
     };
    };

    port@14 {
     reg = <20>;

     dlct1_tpda_in20: endpoint {
      remote-endpoint = <&qm_tpdm_out>;
     };
    };

    port@15 {
     reg = <21>;

     dlct1_tpda_in21: endpoint {
      remote-endpoint = <&gcc_tpdm_out>;
     };
    };

    port@1a {
     reg = <26>;

     dlct1_tpda_in26: endpoint {
      remote-endpoint = <&dlct1_tpdm_out>;
     };
    };

    port@1b {
     reg = <27>;

     dlct1_tpda_in27: endpoint {
      remote-endpoint = <&ipcc_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     dlct1_tpda_out: endpoint {
      remote-endpoint = <&dlct1_funnel_in0>;
     };
    };
   };
  };

  funnel@10c2c000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10c2c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     dlct1_funnel_in0: endpoint {
      remote-endpoint = <&dlct1_tpda_out>;
     };
    };

    port@4 {
     reg = <4>;

     dlct1_funnel_in4: endpoint {
      remote-endpoint = <&dlct2_funnel_out>;
     };
    };

    port@5 {
     reg = <5>;

     dlct1_funnel_in5: endpoint {
      remote-endpoint = <&ddr_funnel0_out>;
     };
    };
   };

   out-ports {
    port {
     dlct1_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in6>;
     };
    };
   };
  };

  tpdm@10c38000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10c38000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     dlct2_tpdm0_out: endpoint {
      remote-endpoint = <&dlct2_tpda_in16>;
     };
    };
   };
  };

  tpdm@10c39000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10c39000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     dlct2_tpdm1_out: endpoint {
      remote-endpoint = <&dlct2_tpda_in17>;
     };
    };
   };
  };

  tpda@10c3c000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10c3c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@4 {
     reg = <4>;

     dlct2_tpda_in4: endpoint {
      remote-endpoint = <&mm_funnel_out>;
     };
    };

    port@f {
     reg = <15>;

     dlct2_tpda_in15: endpoint {
      remote-endpoint = <&mxa_tpdm_out>;
     };
    };

    port@10 {
     reg = <16>;

     dlct2_tpda_in16: endpoint {
      remote-endpoint = <&dlct2_tpdm0_out>;
     };
    };

    port@11 {
     reg = <17>;

     dlct2_tpda_in17: endpoint {
      remote-endpoint = <&dlct2_tpdm1_out>;
     };
    };
   };

   out-ports {
    port {
     dlct2_tpda_out: endpoint {
      remote-endpoint = <&dlct2_funnel_in0>;
     };
    };
   };
  };

  funnel@10c3d000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10c3d000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     dlct2_funnel_in0: endpoint {
      remote-endpoint = <&dlct2_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     dlct2_funnel_out: endpoint {
      remote-endpoint = <&dlct1_funnel_in4>;
     };
    };
   };
  };

  tpdm@10cc1000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10cc1000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;
   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tmess_tpdm1_out: endpoint {
      remote-endpoint = <&tmess_tpda_in2>;
     };
    };
   };
  };

  tpda@10cc4000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10cc4000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@2 {
     reg = <2>;

     tmess_tpda_in2: endpoint {
      remote-endpoint = <&tmess_tpdm1_out>;
     };
    };
   };

   out-ports {
    port {
     tmess_tpda_out: endpoint {
      remote-endpoint = <&tmess_funnel_in0>;
     };
    };
   };
  };

  funnel@10cc5000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10cc5000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tmess_funnel_in0: endpoint {
      remote-endpoint = <&tmess_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     tmess_funnel_out: endpoint {
      remote-endpoint = <&funnel1_in2>;
     };
    };
   };
  };

  funnel@10d04000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10d04000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;

     ddr_funnel0_in6: endpoint {
      remote-endpoint = <&ddr_funnel1_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_funnel0_out: endpoint {
      remote-endpoint = <&dlct1_funnel_in5>;
     };
    };
   };
  };

  tpdm@10d08000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d08000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc0_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in0>;
     };
    };
   };
  };

  tpdm@10d09000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d09000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc1_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in1>;
     };
    };
   };
  };

  tpdm@10d0a000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d0a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc2_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in2>;
     };
    };
   };
  };

  tpdm@10d0b000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d0b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc3_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in3>;
     };
    };
   };
  };

  tpdm@10d0c000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d0c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc4_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in4>;
     };
    };
   };
  };

  tpdm@10d0d000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d0d000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc5_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in5>;
     };
    };
   };
  };

  tpdm@10d0e000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d0e000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc6_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in6>;
     };
    };
   };
  };

  tpdm@10d0f000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x10d0f000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     llcc7_tpdm_out: endpoint {
      remote-endpoint = <&llcc_tpda_in7>;
     };
    };
   };
  };

  tpda@10d12000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x10d12000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     llcc_tpda_in0: endpoint {
      remote-endpoint = <&llcc0_tpdm_out>;
     };
    };

    port@1 {
     reg = <1>;

     llcc_tpda_in1: endpoint {
      remote-endpoint = <&llcc1_tpdm_out>;
     };
    };

    port@2 {
     reg = <2>;

     llcc_tpda_in2: endpoint {
      remote-endpoint = <&llcc2_tpdm_out>;
     };
    };

    port@3 {
     reg = <3>;

     llcc_tpda_in3: endpoint {
      remote-endpoint = <&llcc3_tpdm_out>;
     };
    };

    port@4 {
     reg = <4>;

     llcc_tpda_in4: endpoint {
      remote-endpoint = <&llcc4_tpdm_out>;
     };
    };

    port@5 {
     reg = <5>;

     llcc_tpda_in5: endpoint {
      remote-endpoint = <&llcc5_tpdm_out>;
     };
    };

    port@6 {
     reg = <6>;

     llcc_tpda_in6: endpoint {
      remote-endpoint = <&llcc6_tpdm_out>;
     };
    };

    port@7 {
     reg = <7>;

     llcc_tpda_in7: endpoint {
      remote-endpoint = <&llcc7_tpdm_out>;
     };
    };
   };

   out-ports {
    port {
     llcc_tpda_out: endpoint {
      remote-endpoint = <&ddr_funnel1_in0>;
     };
    };
   };
  };

  funnel@10d13000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x10d13000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     ddr_funnel1_in0: endpoint {
      remote-endpoint = <&llcc_tpda_out>;
     };
    };
   };

   out-ports {
    port {
     ddr_funnel1_out: endpoint {
      remote-endpoint = <&ddr_funnel0_in6>;
     };
    };
   };
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,x1e80100-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0 0x15000000 0 0x100000>;

   interrupts = <0 65 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>,
         <0 342 4>,
         <0 343 4>,
         <0 344 4>,
         <0 345 4>,
         <0 395 4>,
         <0 396 4>,
         <0 397 4>,
         <0 398 4>,
         <0 399 4>,
         <0 400 4>,
         <0 401 4>,
         <0 402 4>,
         <0 403 4>,
         <0 404 4>,
         <0 405 4>,
         <0 406 4>,
         <0 407 4>,
         <0 408 4>,
         <0 409 4>,
         <0 418 4>,
         <0 419 4>,
         <0 412 4>,
         <0 421 4>,
         <0 707 4>,
         <0 423 4>,
         <0 424 4>,
         <0 425 4>,
         <0 690 4>,
         <0 691 4>,
         <0 692 4>,
         <0 693 4>,
         <0 694 4>,
         <0 695 4>,
         <0 696 4>,
         <0 697 4>;

   #iommu-cells = <2>;
   #global-interrupts = <1>;

   dma-coherent;
  };

  pcie_smmu: iommu@15400000 {
   compatible = "arm,smmu-v3";
   reg = <0 0x15400000 0 0x80000>;
   #iommu-cells = <1>;
   interrupts = <0 138 1>,
         <0 134 1>,
         <0 136 1>;
   interrupt-names = "eventq",
       "gerror",
       "cmdq-sync";
   dma-coherent;
   status = "reserved";
  };

  intc: interrupt-controller@17000000 {
   compatible = "arm,gic-v3";
   reg = <0 0x17000000 0 0x10000>,
         <0 0x17080000 0 0x300000>;

   interrupts = <1 9 4>;

   #interrupt-cells = <3>;
   interrupt-controller;

   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x40000>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   gic_its: msi-controller@17040000 {
    compatible = "arm,gic-v3-its";
    reg = <0 0x17040000 0 0x40000>;

    msi-controller;
    #msi-cells = <1>;
   };
  };

  cpucp_mbox: mailbox@17430000 {
   compatible = "qcom,x1e80100-cpucp-mbox";
   reg = <0 0x17430000 0 0x10000>, <0 0x18830000 0 0x10000>;
   interrupts = <0 28 4>;
   #mbox-cells = <1>;
  };

  apps_rsc: rsc@17500000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0 0x17500000 0 0x10000>,
         <0 0x17510000 0 0x10000>,
         <0 0x17520000 0 0x10000>;
   reg-names = "drv-0", "drv-1", "drv-2";

   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;
   qcom,tcs-offset = <0xd00>;
   qcom,drv-id = <2>;
   qcom,tcs-config = <2 3>, <0 2>,
       <1 2>, <3 0>;

   label = "apps_rsc";
   power-domains = <&system_pd>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,x1e80100-rpmh-clk";

    clocks = <&xo_board>;
    clock-names = "xo";

    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,x1e80100-rpmhpd";

    operating-points-v2 = <&rpmhpd_opp_table>;

    #power-domain-cells = <1>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-16 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-48 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs_d2: opp-52 {
      opp-level = <52>;
     };

     rpmhpd_opp_low_svs_d1: opp-56 {
      opp-level = <56>;
     };

     rpmhpd_opp_low_svs_d0: opp-60 {
      opp-level = <60>;
     };

     rpmhpd_opp_low_svs: opp-64 {
      opp-level = <64>;
     };

     rpmhpd_opp_low_svs_l1: opp-80 {
      opp-level = <80>;
     };

     rpmhpd_opp_svs: opp-128 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l0: opp-144 {
      opp-level = <144>;
     };

     rpmhpd_opp_svs_l1: opp-192 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp-256 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-320 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-336 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-384 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-416 {
      opp-level = <416>;
     };
    };
   };
  };

  timer@17800000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0 0x17800000 0 0x1000>;

   #address-cells = <2>;
   #size-cells = <1>;
   ranges = <0 0 0 0 0x20000000>;

   frame@17801000 {
    reg = <0 0x17801000 0x1000>,
          <0 0x17802000 0x1000>;

    interrupts = <0 8 4>,
          <0 6 4>;

    frame-number = <0>;
   };

   frame@17803000 {
    reg = <0 0x17803000 0x1000>;

    interrupts = <0 9 4>;

    frame-number = <1>;

    status = "disabled";
   };

   frame@17805000 {
    reg = <0 0x17805000 0x1000>;

    interrupts = <0 10 4>;

    frame-number = <2>;

    status = "disabled";
   };

   frame@17807000 {
    reg = <0 0x17807000 0x1000>;

    interrupts = <0 11 4>;

    frame-number = <3>;

    status = "disabled";
   };

   frame@17809000 {
    reg = <0 0x17809000 0x1000>;

    interrupts = <0 12 4>;

    frame-number = <4>;

    status = "disabled";
   };

   frame@1780b000 {
    reg = <0 0x1780b000 0x1000>;

    interrupts = <0 13 4>;

    frame-number = <5>;

    status = "disabled";
   };

   frame@1780d000 {
    reg = <0 0x1780d000 0x1000>;

    interrupts = <0 14 4>;

    frame-number = <6>;

    status = "disabled";
   };
  };

  sram: sram@18b4e000 {
   compatible = "mmio-sram";
   reg = <0x0 0x18b4e000 0x0 0x400>;

   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x18b4e000 0x400>;

   cpu_scp_lpri0: scp-sram-section@0 {
    compatible = "arm,scmi-shmem";
    reg = <0x0 0x200>;
   };

   cpu_scp_lpri1: scp-sram-section@200 {
    compatible = "arm,scmi-shmem";
    reg = <0x200 0x200>;
   };
  };

  sbsa_watchdog: watchdog@1c840000 {
   compatible = "arm,sbsa-gwdt";
   reg = <0 0x1c840000 0 0x1000>,
         <0 0x1c850000 0 0x1000>;
   interrupts = <0 0 4>;
  };

  qfprom: efuse@221c8000 {
   compatible = "qcom,x1e80100-qfprom", "qcom,qfprom";
   reg = <0 0x221c8000 0 0x1000>;
   #address-cells = <1>;
   #size-cells = <1>;

   gpu_speed_bin: gpu-speed-bin@119 {
    reg = <0x119 0x2>;
    bits = <7 8>;
   };
  };

  pmu@24091000 {
   compatible = "qcom,x1e80100-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
   reg = <0 0x24091000 0 0x1000>;

   interrupts = <0 81 4>;

   interconnects = <&mc_virt 0 ((1 << 0) | (1 << 1))
      &mc_virt 1 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <800000>;
    };

    opp-1 {
     opp-peak-kBps = <2188000>;
    };

    opp-2 {
     opp-peak-kBps = <3072000>;
    };

    opp-3 {
     opp-peak-kBps = <6220800>;
    };

    opp-4 {
     opp-peak-kBps = <6835200>;
    };

    opp-5 {
     opp-peak-kBps = <8371200>;
    };

    opp-6 {
     opp-peak-kBps = <10944000>;
    };

    opp-7 {
     opp-peak-kBps = <12748800>;
    };

    opp-8 {
     opp-peak-kBps = <14745600>;
    };

    opp-9 {
     opp-peak-kBps = <16896000>;
    };
   };
  };


  bwmon_cluster0: pmu@240b3400 {
   compatible = "qcom,x1e80100-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0 0x240b3400 0 0x600>;

   interrupts = <0 581 4>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 13 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;
  };


  bwmon_cluster2: pmu@240b5400 {
   compatible = "qcom,x1e80100-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0 0x240b5400 0 0x600>;

   interrupts = <0 581 4>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 13 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <4800000>;
    };

    opp-1 {
     opp-peak-kBps = <7464000>;
    };

    opp-2 {
     opp-peak-kBps = <9600000>;
    };

    opp-3 {
     opp-peak-kBps = <12896000>;
    };

    opp-4 {
     opp-peak-kBps = <14928000>;
    };

    opp-5 {
     opp-peak-kBps = <17064000>;
    };
   };
  };


  pmu@240b6400 {
   compatible = "qcom,x1e80100-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0 0x240b6400 0 0x600>;

   interrupts = <0 581 4>;

   interconnects = <&gem_noc 3 ((1 << 0) | (1 << 1))
      &gem_noc 13 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;
  };

  system-cache-controller@25000000 {
   compatible = "qcom,x1e80100-llcc";
   reg = <0 0x25000000 0 0x200000>,
         <0 0x25200000 0 0x200000>,
         <0 0x25400000 0 0x200000>,
         <0 0x25600000 0 0x200000>,
         <0 0x25800000 0 0x200000>,
         <0 0x25a00000 0 0x200000>,
         <0 0x25c00000 0 0x200000>,
         <0 0x25e00000 0 0x200000>,
         <0 0x26000000 0 0x200000>,
         <0 0x26200000 0 0x200000>;
   reg-names = "llcc0_base",
        "llcc1_base",
        "llcc2_base",
        "llcc3_base",
        "llcc4_base",
        "llcc5_base",
        "llcc6_base",
        "llcc7_base",
        "llcc_broadcast_base",
        "llcc_broadcast_and_base";
   interrupts = <0 266 4>;
  };

  remoteproc_cdsp: remoteproc@32300000 {
   compatible = "qcom,x1e80100-cdsp-pas";
   reg = <0x0 0x32300000 0x0 0x10000>;

   interrupts-extended = <&intc 0 578 1>,
           <&smp2p_cdsp_in 0 1>,
           <&smp2p_cdsp_in 1 1>,
           <&smp2p_cdsp_in 2 1>,
           <&smp2p_cdsp_in 3 1>;
   interrupt-names = "wdog",
       "fatal",
       "ready",
       "handover",
       "stop-ack";

   clocks = <&rpmhcc 0>;
   clock-names = "xo";

   power-domains = <&rpmhpd 0>,
     <&rpmhpd 10>,
     <&rpmhpd 13>;
   power-domain-names = "cx",
          "mxc",
          "nsp";

   interconnects = <&nsp_noc 0 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 1 ((1 << 0) | (1 << 1) | (1 << 2))>;

   memory-region = <&cdsp_mem>,
     <&q6_cdsp_dtb_mem>;

   qcom,qmp = <&aoss_qmp>;

   qcom,smem-states = <&smp2p_cdsp_out 0>;
   qcom,smem-state-names = "stop";

   status = "disabled";

   glink-edge {
    interrupts-extended = <&ipcc 6
            0
            1>;
    mboxes = <&ipcc 6
      0>;

    label = "cdsp";
    qcom,remote-pid = <5>;

    fastrpc {
     compatible = "qcom,fastrpc";
     qcom,glink-channels = "fastrpcglink-apps-dsp";
     label = "cdsp";
     qcom,non-secure-domain;
     #address-cells = <1>;
     #size-cells = <0>;

     compute-cb@1 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <1>;
      iommus = <&apps_smmu 0x0c01 0x20>;
      dma-coherent;
     };

     compute-cb@2 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <2>;
      iommus = <&apps_smmu 0x0c02 0x20>;
      dma-coherent;
     };

     compute-cb@3 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <3>;
      iommus = <&apps_smmu 0x0c03 0x20>;
      dma-coherent;
     };

     compute-cb@4 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <4>;
      iommus = <&apps_smmu 0x0c04 0x20>;
      dma-coherent;
     };

     compute-cb@5 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <5>;
      iommus = <&apps_smmu 0x0c05 0x20>;
      dma-coherent;
     };

     compute-cb@6 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <6>;
      iommus = <&apps_smmu 0x0c06 0x20>;
      dma-coherent;
     };

     compute-cb@7 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <7>;
      iommus = <&apps_smmu 0x0c07 0x20>;
      dma-coherent;
     };

     compute-cb@8 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <8>;
      iommus = <&apps_smmu 0x0c08 0x20>;
      dma-coherent;
     };



     compute-cb@10 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <10>;
      iommus = <&apps_smmu 0x0c0c 0x20>;
      dma-coherent;
     };

     compute-cb@11 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <11>;
      iommus = <&apps_smmu 0x0c0d 0x20>;
      dma-coherent;
     };

     compute-cb@12 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <12>;
      iommus = <&apps_smmu 0x0c0e 0x20>;
      dma-coherent;
     };

     compute-cb@13 {
      compatible = "qcom,fastrpc-compute-cb";
      reg = <13>;
      iommus = <&apps_smmu 0x0c0f 0x20>;
      dma-coherent;
     };
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";

  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 thermal_zones: thermal-zones {
  aoss0-thermal {
   thermal-sensors = <&tsens0 0>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-0-top-thermal {
   thermal-sensors = <&tsens0 1>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-0-btm-thermal {
   thermal-sensors = <&tsens0 2>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-1-top-thermal {
   thermal-sensors = <&tsens0 3>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-1-btm-thermal {
   thermal-sensors = <&tsens0 4>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-2-top-thermal {
   thermal-sensors = <&tsens0 5>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-2-btm-thermal {
   thermal-sensors = <&tsens0 6>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-3-top-thermal {
   thermal-sensors = <&tsens0 7>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu0-3-btm-thermal {
   thermal-sensors = <&tsens0 8>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss0-top-thermal {
   thermal-sensors = <&tsens0 9>;

   trips {
    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss0-btm-thermal {
   thermal-sensors = <&tsens0 10>;

   trips {
    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  mem-thermal {
   thermal-sensors = <&tsens0 11>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    mem-critical {
     temperature = <115000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };

  video-thermal {
   thermal-sensors = <&tsens0 12>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    video-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  aoss1-thermal {
   thermal-sensors = <&tsens1 0>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-0-top-thermal {
   thermal-sensors = <&tsens1 1>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-0-btm-thermal {
   thermal-sensors = <&tsens1 2>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-1-top-thermal {
   thermal-sensors = <&tsens1 3>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-1-btm-thermal {
   thermal-sensors = <&tsens1 4>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-2-top-thermal {
   thermal-sensors = <&tsens1 5>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-2-btm-thermal {
   thermal-sensors = <&tsens1 6>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-3-top-thermal {
   thermal-sensors = <&tsens1 7>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu1-3-btm-thermal {
   thermal-sensors = <&tsens1 8>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss1-top-thermal {
   thermal-sensors = <&tsens1 9>;

   trips {
    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss1-btm-thermal {
   thermal-sensors = <&tsens1 10>;

   trips {
    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  aoss2-thermal {
   thermal-sensors = <&tsens2 0>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-0-top-thermal {
   thermal-sensors = <&tsens2 1>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-0-btm-thermal {
   thermal-sensors = <&tsens2 2>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-1-top-thermal {
   thermal-sensors = <&tsens2 3>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-1-btm-thermal {
   thermal-sensors = <&tsens2 4>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-2-top-thermal {
   thermal-sensors = <&tsens2 5>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-2-btm-thermal {
   thermal-sensors = <&tsens2 6>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-3-top-thermal {
   thermal-sensors = <&tsens2 7>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpu2-3-btm-thermal {
   thermal-sensors = <&tsens2 8>;

   trips {
    cpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss2-top-thermal {
   thermal-sensors = <&tsens2 9>;

   trips {
    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  cpuss2-btm-thermal {
   thermal-sensors = <&tsens2 10>;

   trips {
    cpuss2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  aoss3-thermal {
   thermal-sensors = <&tsens3 0>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    aoss0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nsp0-thermal {
   thermal-sensors = <&tsens3 1>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nsp0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nsp1-thermal {
   thermal-sensors = <&tsens3 2>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nsp1-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nsp2-thermal {
   thermal-sensors = <&tsens3 3>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nsp2-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  nsp3-thermal {
   thermal-sensors = <&tsens3 4>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    nsp3-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-0-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 5>;

   cooling-maps {
    map0 {
     trip = <&gpuss0_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss0_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-1-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 6>;

   cooling-maps {
    map0 {
     trip = <&gpuss1_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss1_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-2-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 7>;

   cooling-maps {
    map0 {
     trip = <&gpuss2_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss2_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-3-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 8>;

   cooling-maps {
    map0 {
     trip = <&gpuss3_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss3_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-4-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 9>;

   cooling-maps {
    map0 {
     trip = <&gpuss4_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss4_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-5-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 10>;

   cooling-maps {
    map0 {
     trip = <&gpuss5_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss5_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-6-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 11>;

   cooling-maps {
    map0 {
     trip = <&gpuss6_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss6_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  gpuss-7-thermal {
   polling-delay-passive = <200>;

   thermal-sensors = <&tsens3 12>;

   cooling-maps {
    map0 {
     trip = <&gpuss7_alert0>;
     cooling-device = <&gpu (~0) (~0)>;
    };
   };

   trips {
    gpuss7_alert0: trip-point0 {
     temperature = <95000>;
     hysteresis = <1000>;
     type = "passive";
    };

    gpu-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  camera0-thermal {
   thermal-sensors = <&tsens3 13>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    camera0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };

  camera1-thermal {
   thermal-sensors = <&tsens3 14>;

   trips {
    trip-point0 {
     temperature = <90000>;
     hysteresis = <2000>;
     type = "hot";
    };

    camera0-critical {
     temperature = <115000>;
     hysteresis = <1000>;
     type = "critical";
    };
   };
  };
 };
};
# 10 "arch/arm64/boot/dts/qcom/x1p64100-acer-swift-sf14-11.dts" 2
# 1 "arch/arm64/boot/dts/qcom/x1e80100-pmics.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 7 "arch/arm64/boot/dts/qcom/x1e80100-pmics.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 8 "arch/arm64/boot/dts/qcom/x1e80100-pmics.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/x1e80100-pmics.dtsi" 2

/ {
 thermal-zones {
  pm8550-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550ve-2-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_2_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pmc8380-3-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pmc8380_3_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pmc8380-4-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pmc8380_4_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pmc8380-5-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pmc8380_5_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pmc8380_6_thermal: pmc8380-6-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pmc8380_6_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550ve-8-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_8_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8550ve-9-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8550ve_9_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };

  pm8010_thermal: pm8010-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8010_temp_alarm>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };
   };
  };
 };
};

&spmi_bus0 {

 pmk8550: pmic@0 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmk8550_pon: pon@1300 {
   compatible = "qcom,pmk8350-pon";
   reg = <0x1300>, <0x800>;
   reg-names = "hlos", "pbs";

   pon_pwrkey: pwrkey {
    compatible = "qcom,pmk8350-pwrkey";
    interrupts = <0x0 0x13 0x7 (2 | 1)>;
    linux,code = <116>;
   };

   pon_resin: resin {
    compatible = "qcom,pmk8350-resin";
    interrupts = <0x0 0x13 0x6 (2 | 1)>;
    status = "disabled";
   };
  };

  pmk8550_rtc: rtc@6100 {
   compatible = "qcom,pmk8350-rtc";
   reg = <0x6100>, <0x6200>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x62 0x1 1>;
   qcom,no-alarm;
   qcom,uefi-rtc-info;
  };

  pmk8550_sdam_2: nvram@7100 {
   compatible = "qcom,spmi-sdam";
   reg = <0x7100>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0 0x7100 0x100>;

   reboot_reason: reboot-reason@48 {
    reg = <0x48 0x1>;
    bits = <1 7>;
   };
  };

  pmk8550_gpios: gpio@8800 {
   compatible = "qcom,pmk8550-gpio", "qcom,spmi-gpio";
   reg = <0xb800>;
   gpio-controller;
   gpio-ranges = <&pmk8550_gpios 0 0 6>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pmk8550_pwm: pwm {
   compatible = "qcom,pmk8550-pwm";

   #pwm-cells = <2>;

   status = "disabled";
  };
 };


 pm8550: pmic@1 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x1 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550_gpios: gpio@8800 {
   compatible = "qcom,pm8550-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550_gpios 0 0 12>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  pm8550_flash: led-controller@ee00 {
   compatible = "qcom,pm8550-flash-led", "qcom,spmi-flash-led";
   reg = <0xee00>;
   status = "disabled";
  };

  pm8550_pwm: pwm {
   compatible = "qcom,pm8550-pwm", "qcom,pm8350c-pwm";
   #pwm-cells = <2>;

   status = "disabled";
  };
 };


 pm8550ve_2: pmic@2 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x2 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_2_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x2 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_2_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_2_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };


 pmc8380_3: pmic@3 {
  compatible = "qcom,pmc8380", "qcom,spmi-pmic";
  reg = <0x3 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmc8380_3_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x3 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmc8380_3_gpios: gpio@8800 {
   compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmc8380_3_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmc8380_4: pmic@4 {
  compatible = "qcom,pmc8380", "qcom,spmi-pmic";
  reg = <0x4 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmc8380_4_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x4 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmc8380_4_gpios: gpio@8800 {
   compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmc8380_4_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmc8380_5: pmic@5 {
  compatible = "qcom,pmc8380", "qcom,spmi-pmic";
  reg = <0x5 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmc8380_5_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x5 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmc8380_5_gpios: gpio@8800 {
   compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmc8380_5_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmc8380_6: pmic@6 {
  compatible = "qcom,pmc8380", "qcom,spmi-pmic";
  reg = <0x6 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pmc8380_6_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x6 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pmc8380_6_gpios: gpio@8800 {
   compatible = "qcom,pmc8380-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pmc8380_6_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };


 pm8550ve_8: pmic@8 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x8 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_8_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x8 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_8_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_8_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };


 pm8550ve_9: pmic@9 {
  compatible = "qcom,pm8550", "qcom,spmi-pmic";
  reg = <0x9 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pm8550ve_9_temp_alarm: temp-alarm@a00 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0xa00>;
   interrupts = <0x9 0xa 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };

  pm8550ve_9_gpios: gpio@8800 {
   compatible = "qcom,pm8550ve-gpio", "qcom,spmi-gpio";
   reg = <0x8800>;
   gpio-controller;
   gpio-ranges = <&pm8550ve_9_gpios 0 0 8>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pm8010: pmic@c {
  compatible = "qcom,pm8010", "qcom,spmi-pmic";
  reg = <0xc 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  status = "disabled";

  pm8010_temp_alarm: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0xc 0x24 0x0 (2 | 1)>;
   #thermal-sensor-cells = <0>;
  };
 };
};

&spmi_bus1 {
 smb2360_0: pmic@7 {
  compatible = "qcom,smb2360", "qcom,spmi-pmic";
  reg = <0x7 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  status = "disabled";

  smb2360_0_eusb2_repeater: phy@fd00 {
   compatible = "qcom,smb2360-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };

 smb2360_1: pmic@a {
  compatible = "qcom,smb2360", "qcom,spmi-pmic";
  reg = <0xa 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  status = "disabled";

  smb2360_1_eusb2_repeater: phy@fd00 {
   compatible = "qcom,smb2360-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };

 smb2360_2: pmic@b {
  compatible = "qcom,smb2360", "qcom,spmi-pmic";
  reg = <0xb 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  status = "disabled";

  smb2360_2_eusb2_repeater: phy@fd00 {
   compatible = "qcom,smb2360-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };

 smb2360_3: pmic@c {
  compatible = "qcom,smb2360", "qcom,spmi-pmic";
  reg = <0xc 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  status = "disabled";

  smb2360_3_eusb2_repeater: phy@fd00 {
   compatible = "qcom,smb2360-eusb2-repeater";
   reg = <0xfd00>;
   #phy-cells = <0>;
  };
 };
};
# 11 "arch/arm64/boot/dts/qcom/x1p64100-acer-swift-sf14-11.dts" 2
# 1 "arch/arm64/boot/dts/qcom/x1-acer-swift-14.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/qcom/x1-acer-swift-14.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/gpio-keys.h" 1
# 9 "arch/arm64/boot/dts/qcom/x1-acer-swift-14.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 11 "arch/arm64/boot/dts/qcom/x1-acer-swift-14.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/pinctrl/qcom,pmic-gpio.h" 1
# 12 "arch/arm64/boot/dts/qcom/x1-acer-swift-14.dtsi" 2

/ {
   model = "Acer Swift AI";
   compatible = "acer,swift-14","lenovo,thinkpad-t14s", "qcom,x1p64100", "qcom,x1e80100";
 chassis-type = "laptop";

 aliases {
  serial0 = &uart21;
  serial1 = &uart14;
 };

 backlight: backlight {
  compatible = "pwm-backlight";
  pwms = <&pmk8550_pwm 0 5000000>;
  enable-gpios = <&pmc8380_3_gpios 4 0>;
  power-supply = <&vreg_edp_bl>;

  pinctrl-0 = <&edp_bl_en>, <&edp_bl_pwm>;
  pinctrl-names = "default";
 };

 wcd938x: audio-codec {
  compatible = "qcom,wcd9385-codec";

  pinctrl-names = "default";
  pinctrl-0 = <&wcd_default>;

  qcom,micbias1-microvolt = <1800000>;
  qcom,micbias2-microvolt = <1800000>;
  qcom,micbias3-microvolt = <1800000>;
  qcom,micbias4-microvolt = <1800000>;
  qcom,mbhc-buttons-vthreshold-microvolt = <75000 150000 237000 500000 500000 500000 500000 500000>;
  qcom,mbhc-headset-vthreshold-microvolt = <1700000>;
  qcom,mbhc-headphone-vthreshold-microvolt = <50000>;
  qcom,rx-device = <&wcd_rx>;
  qcom,tx-device = <&wcd_tx>;

  reset-gpios = <&tlmm 191 1>;

  vdd-buck-supply = <&vreg_l15b_1p8>;
  vdd-rxtx-supply = <&vreg_l15b_1p8>;
  vdd-io-supply = <&vreg_l15b_1p8>;
  vdd-mic-bias-supply = <&vreg_bob1>;

  #sound-dai-cells = <1>;
 };

 gpio-keys {
  compatible = "gpio-keys";

  pinctrl-0 = <&hall_int_n_default>;
  pinctrl-names = "default";

  switch-lid {
   gpios = <&tlmm 92 1>;
   linux,input-type = <0x05>;
   linux,code = <0x00>;
   wakeup-source;
   wakeup-event-action = <0x02>;
  };
 };

 pmic-glink {
  compatible = "qcom,x1e80100-pmic-glink",
     "qcom,pmic-glink";
  orientation-gpios = <&tlmm 121 0>,
     <&tlmm 123 0>;
  #address-cells = <1>;
  #size-cells = <0>;


  connector@0 {
   compatible = "usb-c-connector";
   reg = <0>;
   power-role = "dual";
   data-role = "dual";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     pmic_glink_ss0_hs_in: endpoint {
      remote-endpoint = <&usb_1_ss0_dwc3_hs>;
     };
    };

    port@1 {
     reg = <1>;

     pmic_glink_ss0_ss_in: endpoint {
      remote-endpoint = <&retimer_ss0_ss_out>;
     };
    };

    port@2 {
     reg = <2>;

     pmic_glink_ss0_con_sbu_in: endpoint {
      remote-endpoint = <&retimer_ss0_con_sbu_out>;
     };
    };
   };
  };


  connector@1 {
   compatible = "usb-c-connector";
   reg = <1>;
   power-role = "dual";
   data-role = "dual";

   ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     pmic_glink_ss1_hs_in: endpoint {
      remote-endpoint = <&usb_1_ss1_dwc3_hs>;
     };
    };

    port@1 {
     reg = <1>;

     pmic_glink_ss1_ss_in: endpoint {
      remote-endpoint = <&retimer_ss1_ss_out>;
     };
    };

    port@2 {
     reg = <2>;

     pmic_glink_ss1_con_sbu_in: endpoint {
      remote-endpoint = <&retimer_ss1_con_sbu_out>;
     };
    };
   };
  };
 };

 reserved-memory {
  linux,cma {
   compatible = "shared-dma-pool";
   size = <0x0 0x8000000>;
   reusable;
   linux,cma-default;
  };
 };

 sound {
  compatible = "qcom,x1e80100-sndcard";
  model = "X1E80100-ACER-SWIFT-14";
  audio-routing = "SpkrLeft IN", "WSA WSA_SPK1 OUT",
    "SpkrRight IN", "WSA WSA_SPK2 OUT",
    "IN1_HPHL", "HPHL_OUT",
    "IN2_HPHR", "HPHR_OUT",
    "AMIC2", "MIC BIAS2",
    "VA DMIC0", "MIC BIAS3",
    "VA DMIC1", "MIC BIAS3",
    "VA DMIC2", "MIC BIAS1",
    "VA DMIC3", "MIC BIAS1",
    "VA DMIC0", "VA MIC BIAS3",
    "VA DMIC1", "VA MIC BIAS3",
    "VA DMIC2", "VA MIC BIAS1",
    "VA DMIC3", "VA MIC BIAS1",
    "TX SWR_INPUT1", "ADC2_OUTPUT";

  wcd-playback-dai-link {
   link-name = "WCD Playback";

   cpu {
    sound-dai = <&q6apmbedai 113>;
   };

   codec {
    sound-dai = <&wcd938x 0>, <&swr1 0>, <&lpass_rxmacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };

  wcd-capture-dai-link {
   link-name = "WCD Capture";

   cpu {
    sound-dai = <&q6apmbedai 120>;
   };

   codec {
    sound-dai = <&wcd938x 1>, <&swr2 1>, <&lpass_txmacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };

  wsa-dai-link {
   link-name = "WSA Playback";

   cpu {
    sound-dai = <&q6apmbedai 105>;
   };

   codec {
    sound-dai = <&left_spkr>, <&right_spkr>, <&swr0 0>, <&lpass_wsamacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };

  va-dai-link {
   link-name = "VA Capture";

   cpu {
    sound-dai = <&q6apmbedai 110>;
   };

   codec {
    sound-dai = <&lpass_vamacro 0>;
   };

   platform {
    sound-dai = <&q6apm>;
   };
  };
 };


 vreg_edp_3p3: regulator-edp-3p3 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_EDP_3P3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&tlmm 70 0>;
  enable-active-high;

  pinctrl-0 = <&edp_reg_en>;
  pinctrl-names = "default";

  regulator-boot-on;
 };

 vreg_edp_bl: regulator-edp-bl {
  compatible = "regulator-fixed";

  regulator-name = "VBL9";
  regulator-min-microvolt = <3600000>;
  regulator-max-microvolt = <3600000>;

  gpio = <&pmc8380_3_gpios 10 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&edp_bl_reg_en>;

  regulator-boot-on;
 };

 vreg_rtmr0_1p15: regulator-rtmr0-1p15 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_RTMR0_1P15";
  regulator-min-microvolt = <1150000>;
  regulator-max-microvolt = <1150000>;

  gpio = <&pmc8380_5_gpios 8 0>;
  enable-active-high;

  pinctrl-0 = <&rtmr0_1p15_reg_en>;
  pinctrl-names = "default";

  regulator-boot-on;
 };

 vreg_rtmr0_1p8: regulator-rtmr0-1p8 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_RTMR0_1P8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&pm8550ve_9_gpios 8 0>;
  enable-active-high;

  pinctrl-0 = <&rtmr0_1p8_reg_en>;
  pinctrl-names = "default";

  regulator-boot-on;
 };

 vreg_rtmr0_3p3: regulator-rtmr0-3p3 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_RTMR0_3P3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&pm8550_gpios 11 0>;
  enable-active-high;

  pinctrl-0 = <&rtmr0_3p3_reg_en>;
  pinctrl-names = "default";

  regulator-boot-on;
 };

 vreg_rtmr1_1p15: regulator-rtmr1-1p15 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_RTMR1_1P15";
  regulator-min-microvolt = <1150000>;
  regulator-max-microvolt = <1150000>;

  gpio = <&tlmm 188 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&rtmr1_1p15_reg_en>;

  regulator-boot-on;
 };

 vreg_rtmr1_1p8: regulator-rtmr1-1p8 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_RTMR1_1P8";
  regulator-min-microvolt = <1800000>;
  regulator-max-microvolt = <1800000>;

  gpio = <&tlmm 175 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&rtmr1_1p8_reg_en>;

  regulator-boot-on;
 };

 vreg_rtmr1_3p3: regulator-rtmr1-3p3 {
  compatible = "regulator-fixed";

  regulator-name = "VREG_RTMR1_3P3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&tlmm 186 0>;
  enable-active-high;

  pinctrl-names = "default";
  pinctrl-0 = <&rtmr1_3p3_reg_en>;

  regulator-boot-on;
 };

 vreg_nvme: regulator-nvme {
  compatible = "regulator-fixed";

  regulator-name = "VREG_NVME_3P3";
  regulator-min-microvolt = <3300000>;
  regulator-max-microvolt = <3300000>;

  gpio = <&tlmm 18 0>;
  enable-active-high;

  pinctrl-0 = <&nvme_reg_en>;
  pinctrl-names = "default";
 };

 vph_pwr: regulator-vph-pwr {
  compatible = "regulator-fixed";

  regulator-name = "vph_pwr";
  regulator-min-microvolt = <3700000>;
  regulator-max-microvolt = <3700000>;

  regulator-always-on;
  regulator-boot-on;
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm8550-rpmh-regulators";
  qcom,pmic-id = "b";

  vdd-bob1-supply = <&vph_pwr>;
  vdd-bob2-supply = <&vph_pwr>;
  vdd-l1-l4-l10-supply = <&vreg_s4c_1p8>;
  vdd-l2-l13-l14-supply = <&vreg_bob1>;
  vdd-l5-l16-supply = <&vreg_bob1>;
  vdd-l6-l7-supply = <&vreg_bob2>;
  vdd-l8-l9-supply = <&vreg_bob1>;
  vdd-l12-supply = <&vreg_s5j_1p2>;
  vdd-l15-supply = <&vreg_s4c_1p8>;
  vdd-l17-supply = <&vreg_bob2>;

  vreg_bob1: bob1 {
   regulator-name = "vreg_bob1";
   regulator-min-microvolt = <3008000>;
   regulator-max-microvolt = <3960000>;
   regulator-initial-mode = <3>;
  };

  vreg_bob2: bob2 {
   regulator-name = "vreg_bob2";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <3008000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1b_1p8: ldo1 {
   regulator-name = "vreg_l1b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2b_3p0: ldo2 {
   regulator-name = "vreg_l2b_3p0";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l4b_1p8: ldo4 {
   regulator-name = "vreg_l4b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l6b_1p8: ldo6 {
   regulator-name = "vreg_l6b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l8b_3p0: ldo8 {
   regulator-name = "vreg_l8b_3p0";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l9b_2p9: ldo9 {
   regulator-name = "vreg_l9b_2p9";
   regulator-min-microvolt = <2960000>;
   regulator-max-microvolt = <2960000>;
   regulator-initial-mode = <3>;
  };

  vreg_l10b_1p8: ldo10 {
   regulator-name = "vreg_l10b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l12b_1p2: ldo12 {
   regulator-name = "vreg_l12b_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
   regulator-always-on;
  };

  vreg_l13b_3p0: ldo13 {
   regulator-name = "vreg_l13b_3p0";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l14b_3p0: ldo14 {
   regulator-name = "vreg_l14b_3p0";
   regulator-min-microvolt = <3072000>;
   regulator-max-microvolt = <3072000>;
   regulator-initial-mode = <3>;
  };

  vreg_l15b_1p8: ldo15 {
   regulator-name = "vreg_l15b_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
   regulator-always-on;
  };

  vreg_l17b_2p5: ldo17 {
   regulator-name = "vreg_l17b_2p5";
   regulator-min-microvolt = <2504000>;
   regulator-max-microvolt = <2504000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-1 {
  compatible = "qcom,pm8550ve-rpmh-regulators";
  qcom,pmic-id = "c";

  vdd-l1-supply = <&vreg_s5j_1p2>;
  vdd-l2-supply = <&vreg_s1f_0p7>;
  vdd-l3-supply = <&vreg_s1f_0p7>;
  vdd-s4-supply = <&vph_pwr>;

  vreg_s4c_1p8: smps4 {
   regulator-name = "vreg_s4c_1p8";
   regulator-min-microvolt = <1856000>;
   regulator-max-microvolt = <2000000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1c_1p2: ldo1 {
   regulator-name = "vreg_l1c_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2c_0p8: ldo2 {
   regulator-name = "vreg_l2c_0p8";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3c_0p8: ldo3 {
   regulator-name = "vreg_l3c_0p8";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-2 {
  compatible = "qcom,pmc8380-rpmh-regulators";
  qcom,pmic-id = "d";

  vdd-l1-supply = <&vreg_s1f_0p7>;
  vdd-l2-supply = <&vreg_s1f_0p7>;
  vdd-l3-supply = <&vreg_s4c_1p8>;
  vdd-s1-supply = <&vph_pwr>;

  vreg_l1d_0p8: ldo1 {
   regulator-name = "vreg_l1d_0p8";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2d_0p9: ldo2 {
   regulator-name = "vreg_l2d_0p9";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3d_1p8: ldo3 {
   regulator-name = "vreg_l3d_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-3 {
  compatible = "qcom,pmc8380-rpmh-regulators";
  qcom,pmic-id = "e";

  vdd-l2-supply = <&vreg_s1f_0p7>;
  vdd-l3-supply = <&vreg_s5j_1p2>;

  vreg_l2e_0p8: ldo2 {
   regulator-name = "vreg_l2e_0p8";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3e_1p2: ldo3 {
   regulator-name = "vreg_l3e_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-4 {
  compatible = "qcom,pmc8380-rpmh-regulators";
  qcom,pmic-id = "f";

  vdd-l1-supply = <&vreg_s5j_1p2>;
  vdd-l2-supply = <&vreg_s5j_1p2>;
  vdd-l3-supply = <&vreg_s5j_1p2>;
  vdd-s1-supply = <&vph_pwr>;

  vreg_s1f_0p7: smps1 {
   regulator-name = "vreg_s1f_0p7";
   regulator-min-microvolt = <700000>;
   regulator-max-microvolt = <1100000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-6 {
  compatible = "qcom,pm8550ve-rpmh-regulators";
  qcom,pmic-id = "i";

  vdd-l1-supply = <&vreg_s4c_1p8>;
  vdd-l2-supply = <&vreg_s5j_1p2>;
  vdd-l3-supply = <&vreg_s1f_0p7>;
  vdd-s1-supply = <&vph_pwr>;
  vdd-s2-supply = <&vph_pwr>;

  vreg_l1i_1p8: ldo1 {
   regulator-name = "vreg_l1i_1p8";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1800000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2i_1p2: ldo2 {
   regulator-name = "vreg_l2i_1p2";
   regulator-min-microvolt = <1200000>;
   regulator-max-microvolt = <1200000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3i_0p8: ldo3 {
   regulator-name = "vreg_l3i_0p8";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };
 };

 regulators-7 {
  compatible = "qcom,pm8550ve-rpmh-regulators";
  qcom,pmic-id = "j";

  vdd-l1-supply = <&vreg_s1f_0p7>;
  vdd-l2-supply = <&vreg_s5j_1p2>;
  vdd-l3-supply = <&vreg_s1f_0p7>;
  vdd-s5-supply = <&vph_pwr>;

  vreg_s5j_1p2: smps5 {
   regulator-name = "vreg_s5j_1p2";
   regulator-min-microvolt = <1256000>;
   regulator-max-microvolt = <1304000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1j_0p8: ldo1 {
   regulator-name = "vreg_l1j_0p8";
   regulator-min-microvolt = <912000>;
   regulator-max-microvolt = <912000>;
   regulator-initial-mode = <3>;
  };

  vreg_l2j_1p2: ldo2 {
   regulator-name = "vreg_l2j_1p2";
   regulator-min-microvolt = <1256000>;
   regulator-max-microvolt = <1256000>;
   regulator-initial-mode = <3>;
  };

  vreg_l3j_0p8: ldo3 {
   regulator-name = "vreg_l3j_0p8";
   regulator-min-microvolt = <880000>;
   regulator-max-microvolt = <880000>;
   regulator-initial-mode = <3>;
  };
 };
};

&i2c0 {
 clock-frequency = <400000>;

 status = "okay";

 touchpad@68 {
  compatible = "hid-over-i2c";
  reg = <0x68>;

  hid-descr-addr = <0x20>;
  interrupts-extended = <&tlmm 3 8>;

  wakeup-source;






 };



 keyboard@3a {
  compatible = "hid-over-i2c";
  reg = <0x3a>;

  hid-descr-addr = <0x1>;
  interrupts-extended = <&tlmm 67 8>;

  pinctrl-0 = <&kybd_default>;
  pinctrl-names = "default";

  wakeup-source;
 };
};

&i2c3 {
 clock-frequency = <400000>;

 status = "okay";

 typec-mux@8 {
  compatible = "parade,ps8830";
  reg = <0x08>;

  clocks = <&rpmhcc 10>;
  clock-names = "xo";

  vdd-supply = <&vreg_rtmr0_1p15>;
  vdd33-supply = <&vreg_rtmr0_3p3>;
  vdd33-cap-supply = <&vreg_rtmr0_3p3>;
  vddar-supply = <&vreg_rtmr0_1p15>;
  vddat-supply = <&vreg_rtmr0_1p15>;
  vddio-supply = <&vreg_rtmr0_1p8>;

  reset-gpios = <&pm8550_gpios 10 0>;

  retimer-switch;
  orientation-switch;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    retimer_ss0_ss_out: endpoint {
     remote-endpoint = <&pmic_glink_ss0_ss_in>;
    };
   };

   port@1 {
    reg = <1>;

    retimer_ss0_ss_in: endpoint {
     remote-endpoint = <&usb_1_ss0_qmpphy_out>;
    };
   };

   port@2 {
    reg = <2>;

    retimer_ss0_con_sbu_out: endpoint {
     remote-endpoint = <&pmic_glink_ss0_con_sbu_in>;
    };
   };
  };
 };
};

&i2c5 {
 clock-frequency = <400000>;

 status = "okay";

 eusb5_repeater: redriver@43 {
  compatible = "nxp,ptn3222";
  reg = <0x43>;
  #phy-cells = <0>;

  vdd3v3-supply = <&vreg_l13b_3p0>;
  vdd1v8-supply = <&vreg_l4b_1p8>;

  reset-gpios = <&tlmm 7 1>;

  pinctrl-0 = <&eusb5_reset_n>;
  pinctrl-names = "default";
 };

 eusb3_repeater: redriver@47 {
  compatible = "nxp,ptn3222";
  reg = <0x47>;
  #phy-cells = <0>;

  vdd3v3-supply = <&vreg_l13b_3p0>;
  vdd1v8-supply = <&vreg_l4b_1p8>;

  reset-gpios = <&tlmm 6 1>;

  pinctrl-0 = <&eusb3_reset_n>;
  pinctrl-names = "default";
 };

 eusb6_repeater: redriver@4f {
  compatible = "nxp,ptn3222";
  reg = <0x4f>;
  #phy-cells = <0>;

  vdd3v3-supply = <&vreg_l13b_3p0>;
  vdd1v8-supply = <&vreg_l4b_1p8>;

  reset-gpios = <&tlmm 184 1>;

  pinctrl-0 = <&eusb6_reset_n>;
  pinctrl-names = "default";
 };
};

&i2c7 {
 clock-frequency = <400000>;

 status = "okay";

 typec-mux@8 {
  compatible = "parade,ps8830";
  reg = <0x8>;

  clocks = <&rpmhcc 19>;
  clock-names = "xo";

  vdd-supply = <&vreg_rtmr1_1p15>;
  vdd33-supply = <&vreg_rtmr1_3p3>;
  vdd33-cap-supply = <&vreg_rtmr1_3p3>;
  vddar-supply = <&vreg_rtmr1_1p15>;
  vddat-supply = <&vreg_rtmr1_1p15>;
  vddio-supply = <&vreg_rtmr1_1p8>;

  reset-gpios = <&tlmm 176 0>;

  retimer-switch;
  orientation-switch;

  ports {
   #address-cells = <1>;
   #size-cells = <0>;

   port@0 {
    reg = <0>;

    retimer_ss1_ss_out: endpoint {
     remote-endpoint = <&pmic_glink_ss1_ss_in>;
    };
   };

   port@1 {
    reg = <1>;

    retimer_ss1_ss_in: endpoint {
     remote-endpoint = <&usb_1_ss1_qmpphy_out>;
    };
   };

   port@2 {
    reg = <2>;

    retimer_ss1_con_sbu_out: endpoint {
     remote-endpoint = <&pmic_glink_ss1_con_sbu_in>;
    };
   };

  };
 };
};

&i2c8 {
 clock-frequency = <400000>;

 status = "okay";


 touchscreen@10 {
  compatible = "hid-over-i2c";
  reg = <0x10>;

  hid-descr-addr = <0x1>;
  interrupts-extended = <&tlmm 51 8>;

  pinctrl-0 = <&ts0_default>;
  pinctrl-names = "default";
 };
};

&i2c20 {
 clock-frequency = <400000>;

 status = "okay";

};

&lpass_tlmm {
 spkr_01_sd_n_active: spkr-01-sd-n-active-state {
  pins = "gpio12";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
  output-low;
 };
};

&lpass_vamacro {
 pinctrl-0 = <&dmic01_default>;
 pinctrl-names = "default";

 vdd-micb-supply = <&vreg_l1b_1p8>;
 qcom,dmic-sample-rate = <4800000>;
};

&mdss {
 status = "okay";
};

&mdss_dp0 {
 status = "okay";
};

&mdss_dp0_out {
 data-lanes = <0 1>;
};

&mdss_dp1 {
 status = "okay";
};

&mdss_dp1_out {
 data-lanes = <0 1>;
};

&mdss_dp3 {
 compatible = "qcom,x1e80100-dp";
 /delete-property/ #sound-dai-cells;

 status = "okay";

 aux-bus {
  panel {
   compatible = "edp-panel";
   power-supply = <&vreg_edp_3p3>;

   backlight = <&backlight>;

   port {
    edp_panel_in: endpoint {
     remote-endpoint = <&mdss_dp3_out>;
    };
   };
  };
 };

 ports {
  port@1 {
   reg = <1>;

   mdss_dp3_out: endpoint {
    data-lanes = <0 1 2 3>;
    link-frequencies = /bits/ 64 <1620000000 2700000000 5400000000 8100000000>;

    remote-endpoint = <&edp_panel_in>;
   };
  };
 };
};

&mdss_dp3_phy {
 vdda-phy-supply = <&vreg_l3j_0p8>;
 vdda-pll-supply = <&vreg_l2j_1p2>;

 status = "okay";
};

&pcie4 {
 perst-gpios = <&tlmm 146 1>;
 wake-gpios = <&tlmm 148 1>;

 pinctrl-0 = <&pcie4_default>;
 pinctrl-names = "default";

 status = "okay";
};

&pcie4_phy {
 vdda-phy-supply = <&vreg_l3i_0p8>;
 vdda-pll-supply = <&vreg_l3e_1p2>;

 status = "okay";
};

&pcie6a {
 perst-gpios = <&tlmm 152 1>;
 wake-gpios = <&tlmm 154 1>;

 vddpe-3v3-supply = <&vreg_nvme>;

 pinctrl-0 = <&pcie6a_default>;
 pinctrl-names = "default";

 status = "okay";
};

&pcie6a_phy {
 vdda-phy-supply = <&vreg_l1d_0p8>;
 vdda-pll-supply = <&vreg_l2j_1p2>;

 status = "okay";
};

&pm8550_gpios {
 rtmr0_3p3_reg_en: rtmr0-3p3-reg-en-state {
  pins = "gpio11";
  function = "normal";
  bias-disable;
 };
};

&pm8550ve_9_gpios {
 rtmr0_1p8_reg_en: rtmr0-1p8-reg-en-state {
  pins = "gpio8";
  function = "normal";
  bias-disable;
 };
};

&pmc8380_3_gpios {
 edp_bl_en: edp-bl-en-state {
  pins = "gpio4";
  function = "normal";
  power-source = <1>;
  input-disable;
  output-enable;
 };

 edp_bl_reg_en: edp-bl-reg-en-state {
  pins = "gpio10";
  function = "normal";
 };

};

&pmk8550_gpios {
 edp_bl_pwm: edp-bl-pwm-state {
  pins = "gpio5";
  function = "func3";
 };
};

&pmk8550_pwm {
 status = "okay";
};

&pmc8380_5_gpios {
 rtmr0_1p15_reg_en: rtmr0-1p15-reg-en-state {
  pins = "gpio8";
  function = "normal";
  bias-disable;
 };
};

&qupv3_0 {
 status = "okay";
};

&qupv3_1 {
 status = "okay";
};

&qupv3_2 {
 status = "okay";
};

&smb2360_0_eusb2_repeater {
 vdd18-supply = <&vreg_l3d_1p8>;
 vdd3-supply = <&vreg_l2b_3p0>;
};

&smb2360_0 {
   status = "okay";
};

&smb2360_1_eusb2_repeater {
 vdd18-supply = <&vreg_l3d_1p8>;
 vdd3-supply = <&vreg_l14b_3p0>;
};

&smb2360_1 {
   status = "okay";
};

&swr0 {
 status = "okay";

 pinctrl-0 = <&wsa_swr_active>, <&spkr_01_sd_n_active>;
 pinctrl-names = "default";


 left_spkr: speaker@0,0 {
  compatible = "sdw20217020400";
  reg = <0 0>;
  reset-gpios = <&lpass_tlmm 12 1>;
  #sound-dai-cells = <0>;
  sound-name-prefix = "SpkrLeft";
  vdd-1p8-supply = <&vreg_l15b_1p8>;
  vdd-io-supply = <&vreg_l12b_1p2>;
  qcom,port-mapping = <1 2 3 7 10 13>;
 };


 right_spkr: speaker@0,1 {
  compatible = "sdw20217020400";
  reg = <0 1>;
  reset-gpios = <&lpass_tlmm 12 1>;
  #sound-dai-cells = <0>;
  sound-name-prefix = "SpkrRight";
  vdd-1p8-supply = <&vreg_l15b_1p8>;
  vdd-io-supply = <&vreg_l12b_1p2>;
  qcom,port-mapping = <4 5 6 7 11 13>;
 };
};

&swr1 {
 status = "okay";


 wcd_rx: codec@0,4 {
  compatible = "sdw20217010d00";
  reg = <0 4>;
  qcom,rx-port-mapping = <1 2 3 4 5>;
 };
};

&swr2 {
 status = "okay";


 wcd_tx: codec@0,3 {
  compatible = "sdw20217010d00";
  reg = <0 3>;
  qcom,tx-port-mapping = <2 2 3 4>;
 };
};

&tlmm {
 gpio-reserved-ranges = <34 2>,
       <44 4>,
       <72 2>,
       <238 1>;

 eusb3_reset_n: eusb3-reset-n-state {
  pins = "gpio6";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
  output-low;
 };

 eusb5_reset_n: eusb5-reset-n-state {
  pins = "gpio7";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
  output-low;
 };

 eusb6_reset_n: eusb6-reset-n-state {
  pins = "gpio184";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
  output-low;
 };

 tpad_default: tpad-default-state {
  pins = "gpio3";
  function = "gpio";
  bias-pull-up;
 };

 nvme_reg_en: nvme-reg-en-state {
  pins = "gpio18";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };

 ts0_default: ts0-default-state {
  reset-n-pins {
   pins = "gpio48";
   function = "gpio";
   output-high;
   drive-strength = <16>;
  };

  int-n-pins {
   pins = "gpio51";
   function = "gpio";
   bias-disable;
  };
 };

 kybd_default: kybd-default-state {
  pins = "gpio67";
  function = "gpio";
  bias-disable;
 };

 bt_en_default: bt-en-sleep {
  pins = "gpio116";
  function = "gpio";
  output-low;
  bias-disable;
  qcom,drive-strength = <16>;
 };

 edp_reg_en: edp-reg-en-state {
  pins = "gpio70";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
 };

 hall_int_n_default: hall-int-n-state {
  pins = "gpio92";
  function = "gpio";
  bias-disable;
 };

 pcie4_default: pcie4-default-state {
  clkreq-n-pins {
   pins = "gpio147";
   function = "pcie4_clk";
   drive-strength = <2>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio146";
   function = "gpio";
   drive-strength = <2>;
   bias-disable;
  };

  wake-n-pins {
   pins = "gpio148";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 pcie6a_default: pcie6a-default-state {
  clkreq-n-pins {
   pins = "gpio153";
   function = "pcie6a_clk";
   drive-strength = <2>;
   bias-pull-up;
  };

  perst-n-pins {
   pins = "gpio152";
   function = "gpio";
   drive-strength = <2>;
   bias-disable;
  };

  wake-n-pins {
   pins = "gpio154";
   function = "gpio";
   drive-strength = <2>;
   bias-pull-up;
  };
 };

 rtmr1_1p15_reg_en: rtmr1-1p15-reg-en-state {
  pins = "gpio188";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };

 rtmr1_1p8_reg_en: rtmr1-1p8-reg-en-state {
  pins = "gpio175";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };

 rtmr1_3p3_reg_en: rtmr1-3p3-reg-en-state {
  pins = "gpio186";
  function = "gpio";
  drive-strength = <2>;
  bias-disable;
 };


 wcd_default: wcd-reset-n-active-state {
  pins = "gpio191";
  function = "gpio";
  drive-strength = <16>;
  bias-disable;
  output-low;
 };
};

&uart14 {
 status = "okay";
 bluetooth: bt_wcn7850 {
  compatible = "qcom,wcn7850-bt";
  pinctrl-names = "default";
  pinctrl-0 = <&bt_en_default>;
  enable-gpios = <&tlmm 116 0>;
  max-speed = <3200000>;
 };
};

&usb_1_ss0_hsphy {
 vdd-supply = <&vreg_l3j_0p8>;
 vdda12-supply = <&vreg_l2j_1p2>;

 phys = <&smb2360_0_eusb2_repeater>;

 status = "okay";
};

&usb_1_ss0_qmpphy {
 vdda-phy-supply = <&vreg_l3e_1p2>;
 vdda-pll-supply = <&vreg_l1j_0p8>;

 status = "okay";
};

&usb_1_ss0 {
 status = "okay";
};

&usb_1_ss0_dwc3 {
 dr_mode = "host";
};

&usb_1_ss0_dwc3_hs {
 remote-endpoint = <&pmic_glink_ss0_hs_in>;
};

&usb_1_ss0_qmpphy_out {
 remote-endpoint = <&retimer_ss0_ss_in>;
};

&usb_1_ss1_hsphy {
 vdd-supply = <&vreg_l3j_0p8>;
 vdda12-supply = <&vreg_l2j_1p2>;

 phys = <&smb2360_1_eusb2_repeater>;

 status = "okay";
};

&usb_1_ss1_qmpphy {
 vdda-phy-supply = <&vreg_l3e_1p2>;
 vdda-pll-supply = <&vreg_l2d_0p9>;

 status = "okay";
};

&usb_1_ss1 {
 status = "okay";
};

&usb_1_ss1_dwc3 {
 dr_mode = "host";
};

&usb_1_ss1_dwc3_hs {
 remote-endpoint = <&pmic_glink_ss1_hs_in>;
};

&usb_1_ss1_qmpphy_out {
 remote-endpoint = <&retimer_ss1_ss_in>;
};

&usb_2 {
 status = "okay";
};

&usb_2_dwc3 {
 dr_mode = "host";
};

&usb_2_hsphy {
 vdd-supply = <&vreg_l2e_0p8>;
 vdda12-supply = <&vreg_l3e_1p2>;

 phys = <&eusb5_repeater>;

 status = "okay";
};

&usb_mp {
 status = "okay";
};

&usb_mp_hsphy0 {
 vdd-supply = <&vreg_l2e_0p8>;
 vdda12-supply = <&vreg_l3e_1p2>;

 phys = <&eusb6_repeater>;

 status = "okay";
};

&usb_mp_qmpphy0 {
 vdda-phy-supply = <&vreg_l3e_1p2>;
 vdda-pll-supply = <&vreg_l3c_0p8>;

 status = "okay";
};

&usb_mp_hsphy1 {
 vdd-supply = <&vreg_l2e_0p8>;
 vdda12-supply = <&vreg_l3e_1p2>;

 phys = <&eusb3_repeater>;

 status = "okay";
};

&usb_mp_qmpphy1 {
 vdda-phy-supply = <&vreg_l3e_1p2>;
 vdda-pll-supply = <&vreg_l3c_0p8>;

 status = "okay";
};
# 12 "arch/arm64/boot/dts/qcom/x1p64100-acer-swift-sf14-11.dts" 2

/ {
   model = "Acer Swift 14 AI (SF14-11)";
   compatible = "acer,swift-sf14-11","lenovo,thinkpad-t14s", "qcom,x1p64100", "qcom,x1e80100";
 chassis-type = "laptop";

};

&gpu {
 status = "okay";

 zap-shader {
  firmware-name = "qcom/x1e80100/ACER/SF14-11/qcdxkmsuc8380.mbn";
 };
};

&remoteproc_adsp {
 firmware-name = "qcom/x1e80100/ACER/SF14-11/qcadsp8380.mbn",
   "qcom/x1e80100/ACER/SF14-11/adsp_dtbs.elf";

 status = "okay";
};

&remoteproc_cdsp {
 firmware-name = "qcom/x1e80100/ACER/SF14-11/qccdsp8380.mbn",
   "qcom/x1e80100/ACER/SF14-11/cdsp_dtbs.elf";

 status = "okay";
};
