DSCH 3.5
VERSION 18-Apr-22 8:51:59 PM
BB(-49,-30,114,30)
SYM  #xor2
BB(20,-25,55,-5)
TITLE 37 -15  #^
MODEL 602
PROP                                                                                                                                   
REC(0,0,0,0, )
VIS 0
PIN(20,-20,0.000,0.000)a
PIN(20,-10,0.000,0.000)b
PIN(55,-15,0.300,0.200)out
LIG(28,-8,24,-5)
LIG(32,-8,28,-5)
LIG(48,-15,55,-15)
LIG(47,-13,44,-9)
LIG(48,-15,47,-13)
LIG(47,-17,48,-15)
LIG(44,-21,47,-17)
LIG(39,-24,44,-21)
LIG(44,-9,39,-6)
LIG(39,-6,28,-5)
LIG(28,-25,39,-24)
LIG(34,-12,32,-8)
LIG(28,-25,32,-22)
LIG(32,-22,34,-18)
LIG(34,-18,35,-15)
LIG(35,-15,34,-12)
LIG(24,-25,28,-22)
LIG(28,-22,30,-18)
LIG(30,-18,31,-15)
LIG(31,-15,30,-12)
LIG(30,-12,28,-8)
LIG(20,-20,29,-20)
LIG(20,-10,29,-10)
VLG xor xor2(out,a,b);
FSYM
SYM  #and2
BB(65,10,100,30)
TITLE 77 21  #&
MODEL 402
PROP                                                                                                                                   
REC(45,5,0,0, )
VIS 0
PIN(65,25,0.000,0.000)b
PIN(65,15,0.000,0.000)a
PIN(100,20,0.300,0.200)s
LIG(65,25,73,25)
LIG(73,10,73,30)
LIG(93,20,100,20)
LIG(92,22,89,26)
LIG(93,20,92,22)
LIG(92,18,93,20)
LIG(89,14,92,18)
LIG(84,11,89,14)
LIG(89,26,84,29)
LIG(84,29,73,30)
LIG(73,10,84,11)
LIG(65,15,73,15)
VLG and and2(out,a,b);
FSYM
SYM  #button
BB(-49,-24,-40,-16)
TITLE -45 -20  #button1
MODEL 59
PROP                                                                                                                                   
REC(-48,-23,6,6,r)
VIS 1
PIN(-40,-20,0.000,0.000)in1
LIG(-41,-20,-40,-20)
LIG(-49,-16,-49,-24)
LIG(-41,-16,-49,-16)
LIG(-41,-24,-41,-16)
LIG(-49,-24,-41,-24)
LIG(-48,-17,-48,-23)
LIG(-42,-17,-48,-17)
LIG(-42,-23,-42,-17)
LIG(-48,-23,-42,-23)
FSYM
SYM  #button
BB(-49,-14,-40,-6)
TITLE -45 -10  #button2
MODEL 59
PROP                                                                                                                                   
REC(-48,-13,6,6,r)
VIS 1
PIN(-40,-10,0.000,0.000)in2
LIG(-41,-10,-40,-10)
LIG(-49,-6,-49,-14)
LIG(-41,-6,-49,-6)
LIG(-41,-14,-41,-6)
LIG(-49,-14,-41,-14)
LIG(-48,-7,-48,-13)
LIG(-42,-7,-48,-7)
LIG(-42,-13,-42,-7)
LIG(-48,-13,-42,-13)
FSYM
SYM  #inv
BB(5,0,40,20)
TITLE 20 10  #~
MODEL 101
PROP                                                                                                                                   
REC(-10,-5,0,0, )
VIS 0
PIN(5,10,0.000,0.000)in
PIN(40,10,0.100,0.200)out
LIG(5,10,15,10)
LIG(15,0,15,20)
LIG(15,0,30,10)
LIG(15,20,30,10)
LIG(32,10,32,10)
LIG(34,10,40,10)
VLG not not1(out,in);
FSYM
SYM  #light
BB(78,-30,84,-16)
TITLE 80 -16  #light1
MODEL 49
PROP                                                                                                                                   
REC(79,-29,4,4,r)
VIS 1
PIN(80,-15,0.000,0.000)out1
LIG(83,-24,83,-29)
LIG(83,-29,82,-30)
LIG(79,-29,79,-24)
LIG(82,-19,82,-22)
LIG(81,-19,84,-19)
LIG(81,-17,83,-19)
LIG(82,-17,84,-19)
LIG(78,-22,84,-22)
LIG(80,-22,80,-15)
LIG(78,-24,78,-22)
LIG(84,-24,78,-24)
LIG(84,-22,84,-24)
LIG(80,-30,79,-29)
LIG(82,-30,80,-30)
FSYM
SYM  #light
BB(108,5,114,19)
TITLE 110 19  #light2
MODEL 49
PROP                                                                                                                                   
REC(109,6,4,4,r)
VIS 1
PIN(110,20,0.000,0.000)out2
LIG(113,11,113,6)
LIG(113,6,112,5)
LIG(109,6,109,11)
LIG(112,16,112,13)
LIG(111,16,114,16)
LIG(111,18,113,16)
LIG(112,18,114,16)
LIG(108,13,114,13)
LIG(110,13,110,20)
LIG(108,11,108,13)
LIG(114,11,108,11)
LIG(114,13,114,11)
LIG(110,5,109,6)
LIG(112,5,110,5)
FSYM
CNC(0 -20)
CNC(-25 -10)
LIG(-40,-20,0,-20)
LIG(-40,-10,-25,-10)
LIG(0,-20,0,10)
LIG(0,-20,20,-20)
LIG(0,10,5,10)
LIG(-25,-10,20,-10)
LIG(40,15,40,10)
LIG(65,15,40,15)
LIG(65,25,-25,25)
LIG(-25,-10,-25,25)
LIG(55,-15,80,-15)
LIG(100,20,110,20)
FFIG E:\SPRING 2022\VLSI\LAB\Half_substractor.sch
