onerror {resume}
quietly WaveActivateNextPane {} 0
add wave -noupdate -divider TB
add wave -noupdate /tb_xillydemo/TB_XB_BUS_CLK_COUNTER
add wave -noupdate /tb_xillydemo/TB_PS_CLK
add wave -noupdate /tb_xillydemo/TB_PS_PORB
add wave -noupdate /tb_xillydemo/TB_XB_RESET_8
add wave -noupdate /tb_xillydemo/TB_XB_RESET_32
add wave -noupdate /tb_xillydemo/TB_CLK_100
add wave -noupdate /tb_xillydemo/TB_XB_BUS_CLK
add wave -noupdate /tb_xillydemo/TB_CLK_40MHZ_FROM_CP
add wave -noupdate /tb_xillydemo/TB_XB_USER_W_WRITE_8_DATA
add wave -noupdate /tb_xillydemo/TB_XB_USER_W_WRITE_8_WREN
add wave -noupdate /tb_xillydemo/TB_XB_USER_W_WRITE_8_FULL
add wave -noupdate /tb_xillydemo/TB_XB_USER_W_WRITE_32_DATA
add wave -noupdate /tb_xillydemo/TB_XB_USER_W_WRITE_32_WREN
add wave -noupdate /tb_xillydemo/TB_XB_USER_W_WRITE_32_FULL
add wave -noupdate /tb_xillydemo/TB_XB_USER_R_READ_32_EMPTY
add wave -noupdate /tb_xillydemo/TB_XB_USER_R_READ_32_DATA
add wave -noupdate /tb_xillydemo/TB_CP_TX_DAC_CLK_EXT
add wave -noupdate /tb_xillydemo/TB_CP_TXD_EXT
add wave -noupdate /tb_xillydemo/TB_CP_TX_IQ_SEL_EXT
add wave -noupdate /tb_xillydemo/TB_CP_MCU_RESET_L_EXT
add wave -noupdate /tb_xillydemo/TB_CP_TX_EN_EXT
add wave -noupdate /tb_xillydemo/TB_CP_TX_RX_SW_EXT
add wave -noupdate /tb_xillydemo/TB_CP_RX_EN_EXT
add wave -noupdate /tb_xillydemo/TB_CP_PA_EN_EXT
add wave -noupdate /tb_xillydemo/TB_CP_UART_TX_TO_CP_EXT
add wave -noupdate /tb_xillydemo/TB_WRAP
add wave -noupdate -divider RF_TX_TOP
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_RESET_8
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_RESET_32
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_BUS_CLK
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_W_WRITE_8_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_W_WRITE_8_WREN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_W_WRITE_8_FULL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_W_WRITE_32_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_W_WRITE_32_WREN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_W_WRITE_32_FULL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_R_READ_32_RDEN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_R_READ_32_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/XB_USER_R_READ_32_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_CLK_40MHz_FROM_CP_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_UART_TX_TO_CP_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_UART_RX_FROM_CP_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TX_EN_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TX_RX_SW_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_RX_EN_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_PA_EN_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_INIT_DONE_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_MCU_RESET_L_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TX_DAC_CLK_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TXD_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TX_IQ_SEL_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_RD_EN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_DOUT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_40MHz_0_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_40MHz_180_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_20MHz_0_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_GEN_PLL_LOCKED
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/NOT_CLK_GEN_PLL_LOCKED
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_RESET
add wave -noupdate -divider CLK_RST_CTRL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHz_FROM_CP
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/XB_RESET_8
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/XB_RESET_32
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_0_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_20MHZ_0_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_PLL_LOCKED
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CP_MCU_RESET_L
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CP_MCU_RESET_COMPLETE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CP_INIT_DONE_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/TX_SYSTEM_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/UART_SYSTEM_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/NOT_CLK_GEN_PLL_LOCKED
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_IN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_0_DEG_INT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_0_DEG_UNBUF
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_180_DEG_UNBUF
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_20MHZ_0_DEG_UNBUF
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLKFB_IN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLKFB_OUT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_GEN_PLL_LOCKED_INT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_RST_CTRL_INST/CLK_40MHZ_0_DEG_COUNTER
add wave -noupdate -divider UART_SYSTEM
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_BUS_CLK
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/CLK_40MHZ_0_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_SYSTEM_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_USER_W_WRITE_32_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_USER_W_WRITE_32_WREN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_USER_W_WRITE_32_FULL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_USER_R_READ_32_RDEN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_USER_R_READ_32_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/XB_USER_R_READ_32_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/CP_UART_RX_FROM_CP
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/CP_UART_TX_TO_CP
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/INTRX_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/INTTX_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/USER_W_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_CS_L
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_RX_L
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_TX_L
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_IN_8
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_IN_32
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_IN_MUX_COUNTER
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_TX_RDEN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_TX_PIPELINE_COUNTER
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_RX_BYTE_COUNTER
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_32
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_DATA_OUT_8
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/UART_RX_FIFO_WREN
add wave -noupdate -divider miniUART
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/SysClk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/Reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/CS_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RD_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/WR_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/IntRx_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/IntTx_N
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/Addr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/DataIn
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/DataOut
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxData
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxData
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/CSReg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/EnabRx
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/EnabTx
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/DRdy
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TRegE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TBufE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/FErr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/OErr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/Read
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/Load
add wave -noupdate -divider UART_USER_W_FIFO
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/rst
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/wr_clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/rd_clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/din
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/wr_en
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/rd_en
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/dout
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/full
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_W_INST/empty
add wave -noupdate -divider UART_USER_R_FIFO
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/rst
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/wr_clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/rd_clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/din
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/wr_en
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/rd_en
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/dout
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/full
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/FIFO_32X512_ASYNC_USER_R_INST/empty
add wave -noupdate -divider UART_CLK
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/SysClk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/EnableRx
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/EnableTx
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/Reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/ClkDiv26
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnRX
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/ClkDiv/tmpEnTX
add wave -noupdate -divider UART_TX
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/Clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/Reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/Load
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/TxD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/TRegE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/TBufE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/DataO
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/TBuff
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/TReg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/BitCnt
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/tmpTRegE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/TxDev/tmpTBufE
add wave -noupdate -divider UART_RX
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/Clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/Reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/RxD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/RD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/FErr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/OErr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DRdy
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DataIn
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/Start
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpRxD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/tmpDRdy
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/outErr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/frameErr
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/BitCnt
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/SampleCnt
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/ShtReg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/UART_SYSTEM_INST/MINIUART_INST/RxDev/DOut
add wave -noupdate -divider TX_FIFO_8x2048
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/rst
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/wr_clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/rd_clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/din
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/wr_en
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/rd_en
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/dout
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/full
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/FIFO_8X2048_ASYNC_TK_INST/empty
add wave -noupdate -divider TX_SYSTEM_TOP
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/clk_enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/MESSAGE_DATA_BYTE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/FIFO_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/ce_out
add wave -noupdate -divider {TX_SIGNAL_COPIES (Start)}
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TX_DAC_CLK_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TXD_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CP_TX_IQ_SEL_EXT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TXD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_IQ_SEL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_40MHz_0_DEG
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/CLK_40MHz_180_DEG
add wave -noupdate -divider {TX_SIGNAL_COPIES (End)}
add wave -noupdate -format Analog-Step -height 250 -max 2048.0 -min -2048.0 /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TXD
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_IQ_SEL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/FIFO_RD_EN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Bitwise_Operator_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Delay2_reg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Delay2_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Delay1_reg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Delay1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Bitwise_Operator1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TXD_INTERLACING_COUNTER_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_ENABLE_COUNTER_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_ENABLE_COUNTER_out1_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/Compare_To_Constant_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out3_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out2_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TXD_INTERLACING_MUX_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/FIFO_RD_ENABLE_LOGIC_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/FIFO_RD_EN_Z1_DELAY_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out2_signed_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out3_signed_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/TX_CORE_DELAYED_SUBSYSTEM_out2_signed_2
add wave -noupdate -divider TXD_INTERLACING_COUNTER
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/TX_IQ_SEL
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/Enable_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/Counter_Free_Running_count
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/Counter_Free_Running_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/Counter_Free_Running_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TXD_INTERLACING_COUNTER/Counter_Free_Running_out1_bypass
add wave -noupdate -divider TX_CORE_ENABLE_COUNTER
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/TX_CORE_ENABLE_COUNTER_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/TX_CORE_ENABLE_COUNT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Enable_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Constant1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Constant2_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Unit_Delay1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Sum_add_temp
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Sum_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Compare_To_Constant_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/TX_CORE_ENABLE_COUNTER_RESET_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Switch1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Unit_Delay1_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_ENABLE_COUNTER/Unit_Delay1_out1_bypass
add wave -noupdate -divider FIFO_RD_ENABLE_LOGIC
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/FIFO_RD_ENABLE_LOGIC_INPUT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/FIFO_RD_ENABLE_LOGIC_OUTPUT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/Compare_To_Constant_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/Delay_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/Compare_To_Constant1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_FIFO_RD_ENABLE_LOGIC/Bitwise_Operator_out1
add wave -noupdate -divider TX_CORE_DELAYED_SUBSYSTEM
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/MESSAGE_DATA_BYTE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_RD_EN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/MODULATED_SHAPED_I
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/MODULATED_SHAPED_Q
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/Enable_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/MESSAGE_DATA_BYTE_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY_Z24_DELAY_reg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY_Z24_DELAY_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/Compare_To_Zero2_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY_Z64_DELAY_reg
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY_Z64_DELAY_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY_Z64_Delay_reg_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/FIFO_EMPTY_Z64_Delay_out1_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out2_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out2_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out2_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out3_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out3_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/TX_CORE_out3_bypass
add wave -noupdate -divider TX_CORE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/MESSAGE_DATA_BYTE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/FIFO_EMPTY
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/INITIALIZE_TX_CORE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/FIFO_RD_EN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/MODULATED_SHAPED_I
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/MODULATED_SHAPED_Q
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/GEN_MOD_SHAPED_TX_DATA_PACKET_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/GEN_MOD_SHAPED_TX_DATA_PACKET_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/GEN_MOD_SHAPED_TX_DATA_PACKET_out3
add wave -noupdate -divider GEN_MOD_SHAPED_TX
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/MESSAGE_DATA_BYTE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/INITIALIZE_TX_CORE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/FIFO_RD_EN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/MODULATED_SHAPED_I
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/MODULATED_SHAPED_Q
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Enable_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER_out1_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant5_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out4
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out4_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant4_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant5_out1_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant5_out1_2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Logical_Operator1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Logical_Operator2_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Logical_Operator2_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_bypass
add wave -noupdate -divider GEN_MOD_TX_DATA_PACKET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/MESSAGE_DATA_BYTE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/INITIALIZE_TX_CORE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/FIFO_RD_EN
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/MODULATED_SHAPED_I
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/MODULATED_SHAPED_Q
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Enable_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER_out1_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant5_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out4
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/GEN_MODULATED_TX_DATA_PACKET_out4_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant4_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant5_out1_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Compare_To_Constant5_out1_2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Logical_Operator1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Logical_Operator2_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Logical_Operator2_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_re_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/QPSK_SRRC_out1_im_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/Complex_to_Real_Imag_out2_bypass
add wave -noupdate -divider GEN_MOD_TX_DATA_PACKET_EN_COUNTER
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/GEN_MODULATED_TX_DATA_PACKET_RESET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/GEN_MODULATED_TX_DATA_PACKET_EN_COUNT
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Constant3_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Constant4_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Unit_Delay1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Sum1_add_temp
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Sum1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Compare_To_Constant_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/GEN_MODULATED_TX_DATA_PACKET_RESET_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET_EN_COUNTER/Switch2_out1
add wave -noupdate -divider GEN_MOD_TX_DATA_PACKET
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/enb
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/MESSAGE_DATA_BYTE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/INITIALIZE_TX_CORE
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Enable
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/MODULATED_I_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/MODULATED_Q_DATA
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Get_New_Data_Byte_For_Mod
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Get_New_Data_Byte_For_Mod1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Enable_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant3_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant2_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out4
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out5
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out6
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant4_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Header_Data_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Header_Data_out2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Header_Data_out1_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_I_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Compare_To_Constant1_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Header_Data_out2_signed
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_Q_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out5_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out5_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_last_value
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/HEADER_MESSAGE_MUX_COUNTER_out1_bypass
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/MESSAGE_DATA_BYTE_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out6_unsigned
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out1_signed_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Message_Data_out2_signed_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Header_Data_out1_signed_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_GEN_MODULATED_TX_DATA_PACKET/Header_Data_out2_signed_1
add wave -noupdate -divider QPSK_SRRC
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/clk
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/enb_gated
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/reset
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/QPSK_SRRC_in_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/QPSK_SRRC_in_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/QPSK_SRRC_out_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/QPSK_SRRC_out_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/QPSK_SRRC_in_re_regtype_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/QPSK_SRRC_in_re_regtype_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/delay_pipeline_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/sumvector_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/sumvector_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product9_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product9_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product10_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product10_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product11_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product11_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product12_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product12_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product13_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product13_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product14_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product14_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product15_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product15_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product16_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product16_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product17_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/product17_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/finalsum_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/finalsum_im
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_1
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_4
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_5
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_2
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_6
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_7
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_3
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_8
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_9
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_4
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_10
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_11
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_5
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_12
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_13
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_6
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_14
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_15
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_7
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_16
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_17
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_8
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_18
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_19
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_9
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_20
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_21
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_10
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_22
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_23
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_11
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_24
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_25
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_12
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_26
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_27
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_13
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_28
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_29
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_14
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_30
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_31
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_15
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_32
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_33
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_16
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_34
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_35
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_17
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_36
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_37
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_18
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_38
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_39
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_19
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_40
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_41
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_20
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_42
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_43
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_21
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_44
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_45
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_22
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_46
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_47
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_23
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_48
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_49
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_24
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_50
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_51
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_25
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_52
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_53
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_26
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_54
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_55
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_27
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_56
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_57
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_28
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_58
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_59
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_29
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_60
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_61
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_30
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_62
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_cast_63
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/add_temp_31
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/output_typeconvert_re
add wave -noupdate /tb_xillydemo/RF_TX_TOP_INST/TX_SYSTEM_TOP_INST/u_TX_CORE_DELAYED_SUBSYSTEM/u_TX_CORE/u_GEN_MOD_SHAPED_TX_DATA_PACKET/u_QPSK_SRRC/output_typeconvert_im
TreeUpdate [SetDefaultTree]
WaveRestoreCursors {{Cursor 1} {16898823529 ps} 0} {{Cursor 2} {4313435 ps} 0}
quietly wave cursor active 2
configure wave -namecolwidth 286
configure wave -valuecolwidth 100
configure wave -justifyvalue left
configure wave -signalnamewidth 1
configure wave -snapdistance 10
configure wave -datasetprefix 0
configure wave -rowmargin 4
configure wave -childrowmargin 2
configure wave -gridoffset 0
configure wave -gridperiod 1
configure wave -griddelta 40
configure wave -timeline 0
configure wave -timelineunits ns
update
WaveRestoreZoom {18045 us} {36945 us}
