
---------- Begin Simulation Statistics ----------
final_tick                               137343896500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 175678                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726912                       # Number of bytes of host memory used
host_op_rate                                   268743                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   361.10                       # Real time elapsed on the host
host_tick_rate                              380351262                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436968                       # Number of instructions simulated
sim_ops                                      97042371                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.137344                       # Number of seconds simulated
sim_ticks                                137343896500                       # Number of ticks simulated
system.cpu.BranchMispred                        45994                       # Number of branch mispredictions
system.cpu.Branches                           7714422                       # Number of branches fetched
system.cpu.committedInsts                    63436968                       # Number of instructions committed
system.cpu.committedOps                      97042371                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        274687793                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               274687792.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902311                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168433                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234806                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924154                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088824                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088824                       # number of integer instructions
system.cpu.num_int_register_reads           214307513                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409753                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073766                       # Number of load instructions
system.cpu.num_mem_refs                      36099191                       # number of memory refs
system.cpu.num_store_insts                   10025425                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976246      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879331     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056929     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011987     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043310                       # Class of executed instruction
system.cpu.predictedBranches                  5433115                       # Number of branches predicted as taken
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       181941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        373091                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       188303                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       189537                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       383775                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         189537                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 7714422                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4234888                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             45994                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              4468843                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4466252                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.942021                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  962075                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5901                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               4788                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1113                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1254                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35939980                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35939980                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35939980                       # number of overall hits
system.cpu.dcache.overall_hits::total        35939980                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       191516                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         191516                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       191516                       # number of overall misses
system.cpu.dcache.overall_misses::total        191516                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  15543974500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  15543974500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  15543974500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  15543974500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131496                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131496                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131496                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131496                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005301                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005301                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005301                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005301                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81162.798408                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81162.798408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 81162.798408                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 81162.798408                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       153734                       # number of writebacks
system.cpu.dcache.writebacks::total            153734                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       191516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       191516                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       191516                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       191516                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  15352458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  15352458500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15352458500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15352458500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005301                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005301                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005301                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80162.798408                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80162.798408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 80162.798408                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80162.798408                       # average overall mshr miss latency
system.cpu.dcache.replacements                 187420                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25993755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25993755                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        80135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         80135                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   6880969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   6880969000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073890                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003073                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 85867.211580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 85867.211580                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        80135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        80135                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   6800834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   6800834000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003073                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 84867.211580                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 84867.211580                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9946225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9946225                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       111381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       111381                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8663005500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8663005500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057606                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 77778.126431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 77778.126431                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       111381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       111381                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8551624500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8551624500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011074                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 76778.126431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 76778.126431                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          4082.258122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131496                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            191516                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            188.660457                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  4082.258122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996645                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          410                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         3648                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72454508                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72454508                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074111                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058354                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1985                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584660                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584660                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584660                       # number of overall hits
system.cpu.icache.overall_hits::total        85584660                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3956                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3956                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3956                       # number of overall misses
system.cpu.icache.overall_misses::total          3956                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    309990500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    309990500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    309990500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    309990500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588616                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588616                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588616                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588616                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78359.580384                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78359.580384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78359.580384                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78359.580384                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          883                       # number of writebacks
system.cpu.icache.writebacks::total               883                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3956                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3956                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3956                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3956                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    306034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    306034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    306034500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    306034500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77359.580384                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77359.580384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77359.580384                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77359.580384                       # average overall mshr miss latency
system.cpu.icache.replacements                    883                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584660                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584660                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3956                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3956                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    309990500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    309990500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588616                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78359.580384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78359.580384                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3956                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3956                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    306034500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    306034500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77359.580384                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77359.580384                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2627.578794                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588616                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3956                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21635.140546                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2627.578794                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.641499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.641499                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3073                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          217                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2421                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.750244                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171181188                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171181188                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588745                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 137343896500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 4302                       # number of demand (read+write) hits
system.l2.demand_hits::total                     4322                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                4302                       # number of overall hits
system.l2.overall_hits::total                    4322                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3936                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             187214                       # number of demand (read+write) misses
system.l2.demand_misses::total                 191150                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3936                       # number of overall misses
system.l2.overall_misses::.cpu.data            187214                       # number of overall misses
system.l2.overall_misses::total                191150                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    299890500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15019963500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15319854000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    299890500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15019963500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15319854000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3956                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           191516                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               195472                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3956                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          191516                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              195472                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994944                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.977537                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.977889                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994944                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.977537                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.977889                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76191.692073                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80228.847736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80145.718022                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76191.692073                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80228.847736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80145.718022                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              147740                       # number of writebacks
system.l2.writebacks::total                    147740                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3936                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        187214                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            191150                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3936                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       187214                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           191150                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    260530500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13147823500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13408354000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    260530500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13147823500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13408354000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.977537                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.977889                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.977537                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.977889                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66191.692073                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70228.847736                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70145.718022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66191.692073                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70228.847736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70145.718022                       # average overall mshr miss latency
system.l2.replacements                         339083                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       153734                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           153734                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       153734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       153734                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          883                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              883                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          883                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          883                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        32395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         32395                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data               786                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   786                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110595                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110595                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8376299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8376299000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        111381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            111381                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.992943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.992943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75738.496315                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75738.496315                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110595                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7270349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7270349000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.992943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.992943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65738.496315                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65738.496315                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3936                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    299890500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    299890500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3956                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994944                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76191.692073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76191.692073                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3936                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    260530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    260530500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994944                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66191.692073                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66191.692073                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          3516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3516                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        76619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           76619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6643664500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6643664500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        80135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         80135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.956124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.956124                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86710.404730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86710.404730                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        76619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        76619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5877474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5877474500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.956124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.956124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76710.404730                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76710.404730                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4086.233918                       # Cycle average of tags in use
system.l2.tags.total_refs                      351380                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    343179                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.023897                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1931.166762                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.520028                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2125.547128                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.471476                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007207                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.518932                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997616                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          168                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1093                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2835                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1110729                       # Number of tag accesses
system.l2.tags.data_accesses                  1110729                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     77584.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3936.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    184099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.032618722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         4367                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         4367                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              558065                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              73271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      191150                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     147740                       # Number of write requests accepted
system.mem_ctrls.readBursts                    191150                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   147740                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3115                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 70156                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                191150                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               147740                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  188014                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      21                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3830                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   4371                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   4368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   4367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         4367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      43.051294                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     37.452160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     96.480370                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          4341     99.40%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511           18      0.41%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            2      0.05%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.02%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            2      0.05%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791            1      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          4367                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         4367                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.758873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.746228                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.650785                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              521     11.93%     11.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.34%     12.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3827     87.63%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          4367                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  199360                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 6116800                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              4727680                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     44.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     34.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  137343822500                       # Total gap between requests
system.mem_ctrls.avgGap                     405275.52                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       125952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      5891168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2481696                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 917055.677097380161                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 42893555.156999640167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 18069212.125491138548                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3936                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       187214                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       147740                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     99818250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5525523000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3224048644750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25360.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29514.48                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  21822449.20                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       125952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      5990848                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       6116800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      4727680                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      4727680                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3936                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       187214                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         191150                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       147740                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        147740                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       917056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     43619325                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         44536380                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       917056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       917056                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     34422207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        34422207                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     34422207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       917056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     43619325                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        78958587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               188035                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               77553                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        12353                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11403                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        11134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        11530                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        12133                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        12369                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        12512                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        11393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        11407                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        11081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        12155                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         5141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4821                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4918                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4883                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4649                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4838                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4736                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4390                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         5194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         5021                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         5182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4828                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4822                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4948                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4586                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4596                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2099685000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             940175000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         5625341250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11166.46                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29916.46                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              123966                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              67560                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.93                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        74054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   229.511222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   130.620414                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   282.752615                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        43459     58.69%     58.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8999     12.15%     70.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         7261      9.81%     80.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1546      2.09%     82.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         3500      4.73%     87.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2405      3.25%     90.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1260      1.70%     92.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1211      1.64%     94.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4413      5.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        74054                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12034240                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            4963392                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.621222                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               36.138424                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.97                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.68                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.11                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       259231980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       137773680                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      669831960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     200322720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10841634960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23831674920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  32671277760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   68611747980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   499.561682                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  84558992750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4586140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48198763750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       269570700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       143261250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      672737940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     204503940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10841634960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  24636208260                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  31993776000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   68761693050                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   500.653431                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82731663750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4586140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  50026092750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              80555                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       147740                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34201                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110595                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110595                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         80555                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       564241                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       564241                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 564241                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     10844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     10844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                10844480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            191150                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  191150    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              191150                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           668612000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy          645844750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             84091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       301474                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          883                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          225029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           111381                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          111381                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3956                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        80135                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8795                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       570452                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                579247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     11048000                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               11202848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          339083                       # Total snoops (count)
system.tol2bus.snoopTraffic                   4727680                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           534555                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.354570                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.478383                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 345018     64.54%     64.54% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 189537     35.46%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             534555                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 137343896500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          269196000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3956000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         191516000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
