Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  3 13:47:08 2024
| Host         : Winferior running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mb_usb_hdmi_top_control_sets_placed.rpt
| Design       : mb_usb_hdmi_top
| Device       : xc7s50
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   119 |
|    Minimum number of control sets                        |   119 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   309 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   119 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     8 |
| >= 8 to < 10       |    41 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     1 |
| >= 16              |    31 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             385 |          130 |
| No           | No                    | Yes                    |              83 |           38 |
| No           | Yes                   | No                     |             318 |          123 |
| Yes          | No                    | No                     |             297 |          100 |
| Yes          | No                    | Yes                    |              27 |           11 |
| Yes          | Yes                   | No                     |             749 |          224 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                               Enable Signal                                                                                               |                                                                               Set/Reset Signal                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.capture_1                                               |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3/Using_FPGA.Native_0                                       |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/MSR_Rst                                                                                                     |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/Using_FPGA.Native_i_1__83_n_0   |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Using_FPGA.Native_i_1__84_n_0         |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/exception_kind[0]                                                                                           |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         |                                                                                                                                                                                                           | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/sel_n                                                                                                                        |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.take_Intr_2nd_Phase_reg                                            |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Functional_Reset                                                                                                             |                1 |              1 |         1.00 |
| ~mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CE                                                                                                                                         | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D                                                                                                            |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Functional_Reset                                                        |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.continue_from_brk_reg_n_0                               |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.normal_stop_cmd_rst_i_i_1_n_0                           |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/start_single_step_reg_n_0                                               |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/Area_Debug_Control.normal_stop_cmd_hold_reg                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/Using_FPGA.Native_i_1__85_n_0 |                1 |              1 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.New_Carry_MUXCY/Using_FPGA.Native_0                                                              |                1 |              1 |         1.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Command_Reg_En                                                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/command_reg_clear                                                       |                1 |              2 |         2.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         |                                                                                                                                                                                                           |                                                                                                                                                                             |                3 |              3 |         1.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_CPU_FDRSE/S                                     |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      |                                                                                                                                                                             |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                    | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                         |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.MDM_SEL                                                                                                                                                         | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter0                                                                                                                                                    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         |                                                                                                                                                                                                           | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/AR[0]                                                                                                                                    |                1 |              4 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/E[0]                                                                                                        |                                                                                                                                                                             |                2 |              4 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/rst_clk_wiz_1_100M/U0/EXT_LPF/lpf_int                                                                                                                            |                3 |              5 |         1.67 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Control_Reg_En                                                                                        |                                                                                                                                                                             |                2 |              5 |         2.50 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sample_1                                                                                                                                   |                                                                                                                                                                             |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/seq_cnt_en                                                                                                                                                           | mb_block_i/rst_clk_wiz_1_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                      |                1 |              6 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                        |                3 |              6 |         2.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_2                                                                                                                                                     |                                                                                                                                                                             |                2 |              6 |         3.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/sel                                                                                                                                                                    |                                                                                                                                                                             |                2 |              6 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[8].fifo_din[8]_i_1_n_0                                                                        |                1 |              7 |         7.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/R                                                                              |                2 |              7 |         3.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/which_pc__0 |                                                                                                                                                                             |                7 |              8 |         1.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                               |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[4][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[3][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[15]                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[31]                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[23]                                                                                                                      | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                             | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                2 |              8 |         4.00 |
| ~mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0                                                                                                                               |                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter0                                                                                                                                               |                                                                                                                                                                             |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                         |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[5][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/p_1_in[7]                                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[6][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                4 |              8 |         2.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[7][23]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |              8 |         2.67 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][31]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[1][7]_i_1_n_0                                                                                                  | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/slv_palette_regs[2][15]_i_1_n_0                                                                                                 | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |              8 |         4.00 |
|  mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG         | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/command_10                                                                                                                                 |                                                                                                                                                                             |                1 |              8 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/SR[0]                                                                         |                4 |              9 |         2.25 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                         |                5 |             10 |         2.00 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg                                                                                         |                                                                                                                                                                             |                4 |             10 |         2.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_addra[10]_i_1_n_0                                                                                                          |                                                                                                                                                                             |                4 |             11 |         2.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                4 |             12 |         3.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                6 |             12 |         2.00 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 | mb_block_i/hdmi_text_controller_0/inst/vga/vc                                                                                                                                                             | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                3 |             12 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_awready0                                                                                                                    | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                2 |             12 |         6.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/read_addr_handshake_done0                                                                                                       | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/rst                                                                                               |                5 |             13 |         2.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                5 |             13 |         2.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                               |                                                                                                                                                                             |                4 |             15 |         3.75 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/E[0]                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                7 |             16 |         2.29 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_not_mul_op                                                                                               |                8 |             17 |         2.12 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                             | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                  |                5 |             19 |         3.80 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0_axi_intc/U0/INTC_CORE_I/s_axi_aresetn_0                                                                                                             |                6 |             23 |         3.83 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    |                                                                                                                                                                                                           | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_4                                                                                                                       |                5 |             23 |         4.60 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                9 |             27 |         3.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                      | mb_block_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aresetn_0                                                                                                  |                8 |             28 |         3.50 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                        | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                               |                7 |             29 |         4.14 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]                                                                                                   | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.MUXCY_JUMP_CARRY3/PC_Write                                                                                                     | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |                7 |             32 |         4.57 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                           |                                                                                                                                                                             |               19 |             32 |         1.68 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Serial_Dbg_Intf.New_Dbg_Instr_TCK                                                                     |                                                                                                                                                                             |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         |                                                                                                                                                                             |               21 |             32 |         1.52 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Stop_Instr_Fetch_FDRSE/E[0]                                                        | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             32 |         3.20 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/hdmi_text_controller_0/inst/hdmi_text_controller_v1_0_AXI_inst/bram_dina[31]_i_1_n_0                                                                                                           |                                                                                                                                                                             |                5 |             32 |         6.40 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                      | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                  |               11 |             32 |         2.91 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Implement_Debug_Logic.Master_Core.Debug_Area/Area_Debug_Control.Dbg_Inhibit_EX_FDRSE/SR[0]                           |               17 |             33 |         1.94 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                              |                                                                                                                                                                             |                7 |             33 |         4.71 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_4                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               10 |             35 |         3.50 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                           | mb_block_i/hdmi_text_controller_0/inst/vga_to_hdmi/inst/encr/AR[0]                                                                                                          |               24 |             42 |         1.75 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    | mb_block_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I_0                                                                                                                                                     |                                                                                                                                                                             |               11 |             47 |         4.27 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/in0                                                                                                         |               24 |             63 |         2.62 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0_axi_intc/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                           |                                                                                                                                                                             |                8 |             64 |         8.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.clean_iReady_MuxCY/IReady                                                                                                      |                                                                                                                                                                             |               17 |             64 |         3.76 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_AWADDR0                                                                                               | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               19 |             65 |         3.42 |
|  mb_block_i/hdmi_text_controller_0/inst/clk_wiz/inst/clk_out1 |                                                                                                                                                                                                           |                                                                                                                                                                             |               25 |             74 |         2.96 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               24 |             80 |         3.33 |
|  mb_block_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Dbg_Clk_0    |                                                                                                                                                                                                           |                                                                                                                                                                             |               31 |             81 |         2.61 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Using_FPGA.of_PipeRun_MuxCY_1/Using_FPGA.Native_0                                                                                         | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/sync_reset                                                                                                                     |               26 |             94 |         3.62 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           | mb_block_i/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Reg_Write                                                                                                                                 |                                                                                                                                                                             |               32 |            128 |         4.00 |
|  mb_block_i/clk_wiz_1/inst/clk_out1                           |                                                                                                                                                                                                           |                                                                                                                                                                             |               78 |            261 |         3.35 |
+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


