;redcode
;assert 1
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	MOV -17, <-36
	SUB 0, 3
	MOV -17, <-36
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	MOV -17, <-36
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	DJN -1, @-121
	MOV <127, @106
	DJN 0, 0
	MOV <127, @106
	MOV <127, @106
	JMZ 7, @-120
	MOV <127, @106
	JMZ 7, @-120
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	DJN -1, @-121
	MOV -17, <-36
	MOV -17, <-36
	MOV -17, <-36
	SUB 0, 3
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	DJN -1, @-121
	MOV -17, <-36
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	DJN -1, @-121
	MOV -17, <-36
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	MOV -17, <-36
	MOV -17, <-36
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
	SUB @-127, 804
	MOV -17, <-36
