
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//envsubst_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401398 <.init>:
  401398:	stp	x29, x30, [sp, #-16]!
  40139c:	mov	x29, sp
  4013a0:	bl	4017b0 <ferror@plt+0x60>
  4013a4:	ldp	x29, x30, [sp], #16
  4013a8:	ret

Disassembly of section .plt:

00000000004013b0 <mbrtowc@plt-0x20>:
  4013b0:	stp	x16, x30, [sp, #-16]!
  4013b4:	adrp	x16, 416000 <ferror@plt+0x148b0>
  4013b8:	ldr	x17, [x16, #4088]
  4013bc:	add	x16, x16, #0xff8
  4013c0:	br	x17
  4013c4:	nop
  4013c8:	nop
  4013cc:	nop

00000000004013d0 <mbrtowc@plt>:
  4013d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013d4:	ldr	x17, [x16]
  4013d8:	add	x16, x16, #0x0
  4013dc:	br	x17

00000000004013e0 <memcpy@plt>:
  4013e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013e4:	ldr	x17, [x16, #8]
  4013e8:	add	x16, x16, #0x8
  4013ec:	br	x17

00000000004013f0 <memmove@plt>:
  4013f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4013f4:	ldr	x17, [x16, #16]
  4013f8:	add	x16, x16, #0x10
  4013fc:	br	x17

0000000000401400 <strlen@plt>:
  401400:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401404:	ldr	x17, [x16, #24]
  401408:	add	x16, x16, #0x18
  40140c:	br	x17

0000000000401410 <fputs@plt>:
  401410:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401414:	ldr	x17, [x16, #32]
  401418:	add	x16, x16, #0x20
  40141c:	br	x17

0000000000401420 <exit@plt>:
  401420:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401424:	ldr	x17, [x16, #40]
  401428:	add	x16, x16, #0x28
  40142c:	br	x17

0000000000401430 <error@plt>:
  401430:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401434:	ldr	x17, [x16, #48]
  401438:	add	x16, x16, #0x30
  40143c:	br	x17

0000000000401440 <strnlen@plt>:
  401440:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401444:	ldr	x17, [x16, #56]
  401448:	add	x16, x16, #0x38
  40144c:	br	x17

0000000000401450 <iconv_close@plt>:
  401450:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401454:	ldr	x17, [x16, #64]
  401458:	add	x16, x16, #0x40
  40145c:	br	x17

0000000000401460 <sprintf@plt>:
  401460:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401464:	ldr	x17, [x16, #72]
  401468:	add	x16, x16, #0x48
  40146c:	br	x17

0000000000401470 <putc@plt>:
  401470:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401474:	ldr	x17, [x16, #80]
  401478:	add	x16, x16, #0x50
  40147c:	br	x17

0000000000401480 <__cxa_atexit@plt>:
  401480:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401484:	ldr	x17, [x16, #88]
  401488:	add	x16, x16, #0x58
  40148c:	br	x17

0000000000401490 <fputc@plt>:
  401490:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401494:	ldr	x17, [x16, #96]
  401498:	add	x16, x16, #0x60
  40149c:	br	x17

00000000004014a0 <iswcntrl@plt>:
  4014a0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014a4:	ldr	x17, [x16, #104]
  4014a8:	add	x16, x16, #0x68
  4014ac:	br	x17

00000000004014b0 <qsort@plt>:
  4014b0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014b4:	ldr	x17, [x16, #112]
  4014b8:	add	x16, x16, #0x70
  4014bc:	br	x17

00000000004014c0 <fclose@plt>:
  4014c0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014c4:	ldr	x17, [x16, #120]
  4014c8:	add	x16, x16, #0x78
  4014cc:	br	x17

00000000004014d0 <iswspace@plt>:
  4014d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014d4:	ldr	x17, [x16, #128]
  4014d8:	add	x16, x16, #0x80
  4014dc:	br	x17

00000000004014e0 <nl_langinfo@plt>:
  4014e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014e4:	ldr	x17, [x16, #136]
  4014e8:	add	x16, x16, #0x88
  4014ec:	br	x17

00000000004014f0 <malloc@plt>:
  4014f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4014f4:	ldr	x17, [x16, #144]
  4014f8:	add	x16, x16, #0x90
  4014fc:	br	x17

0000000000401500 <wcwidth@plt>:
  401500:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401504:	ldr	x17, [x16, #152]
  401508:	add	x16, x16, #0x98
  40150c:	br	x17

0000000000401510 <strncmp@plt>:
  401510:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401514:	ldr	x17, [x16, #160]
  401518:	add	x16, x16, #0xa0
  40151c:	br	x17

0000000000401520 <bindtextdomain@plt>:
  401520:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401524:	ldr	x17, [x16, #168]
  401528:	add	x16, x16, #0xa8
  40152c:	br	x17

0000000000401530 <__libc_start_main@plt>:
  401530:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401534:	ldr	x17, [x16, #176]
  401538:	add	x16, x16, #0xb0
  40153c:	br	x17

0000000000401540 <memset@plt>:
  401540:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401544:	ldr	x17, [x16, #184]
  401548:	add	x16, x16, #0xb8
  40154c:	br	x17

0000000000401550 <calloc@plt>:
  401550:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401554:	ldr	x17, [x16, #192]
  401558:	add	x16, x16, #0xc0
  40155c:	br	x17

0000000000401560 <realloc@plt>:
  401560:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401564:	ldr	x17, [x16, #200]
  401568:	add	x16, x16, #0xc8
  40156c:	br	x17

0000000000401570 <getc@plt>:
  401570:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401574:	ldr	x17, [x16, #208]
  401578:	add	x16, x16, #0xd0
  40157c:	br	x17

0000000000401580 <strdup@plt>:
  401580:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401584:	ldr	x17, [x16, #216]
  401588:	add	x16, x16, #0xd8
  40158c:	br	x17

0000000000401590 <strrchr@plt>:
  401590:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401594:	ldr	x17, [x16, #224]
  401598:	add	x16, x16, #0xe0
  40159c:	br	x17

00000000004015a0 <__gmon_start__@plt>:
  4015a0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015a4:	ldr	x17, [x16, #232]
  4015a8:	add	x16, x16, #0xe8
  4015ac:	br	x17

00000000004015b0 <abort@plt>:
  4015b0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015b4:	ldr	x17, [x16, #240]
  4015b8:	add	x16, x16, #0xf0
  4015bc:	br	x17

00000000004015c0 <mbsinit@plt>:
  4015c0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015c4:	ldr	x17, [x16, #248]
  4015c8:	add	x16, x16, #0xf8
  4015cc:	br	x17

00000000004015d0 <memcmp@plt>:
  4015d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015d4:	ldr	x17, [x16, #256]
  4015d8:	add	x16, x16, #0x100
  4015dc:	br	x17

00000000004015e0 <textdomain@plt>:
  4015e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015e4:	ldr	x17, [x16, #264]
  4015e8:	add	x16, x16, #0x108
  4015ec:	br	x17

00000000004015f0 <getopt_long@plt>:
  4015f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4015f4:	ldr	x17, [x16, #272]
  4015f8:	add	x16, x16, #0x110
  4015fc:	br	x17

0000000000401600 <strcmp@plt>:
  401600:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401604:	ldr	x17, [x16, #280]
  401608:	add	x16, x16, #0x118
  40160c:	br	x17

0000000000401610 <basename@plt>:
  401610:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401614:	ldr	x17, [x16, #288]
  401618:	add	x16, x16, #0x120
  40161c:	br	x17

0000000000401620 <iconv@plt>:
  401620:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401624:	ldr	x17, [x16, #296]
  401628:	add	x16, x16, #0x128
  40162c:	br	x17

0000000000401630 <__ctype_b_loc@plt>:
  401630:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401634:	ldr	x17, [x16, #304]
  401638:	add	x16, x16, #0x130
  40163c:	br	x17

0000000000401640 <free@plt>:
  401640:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401644:	ldr	x17, [x16, #312]
  401648:	add	x16, x16, #0x138
  40164c:	br	x17

0000000000401650 <ungetc@plt>:
  401650:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401654:	ldr	x17, [x16, #320]
  401658:	add	x16, x16, #0x140
  40165c:	br	x17

0000000000401660 <__ctype_get_mb_cur_max@plt>:
  401660:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401664:	ldr	x17, [x16, #328]
  401668:	add	x16, x16, #0x148
  40166c:	br	x17

0000000000401670 <strchr@plt>:
  401670:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401674:	ldr	x17, [x16, #336]
  401678:	add	x16, x16, #0x150
  40167c:	br	x17

0000000000401680 <fwrite@plt>:
  401680:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401684:	ldr	x17, [x16, #344]
  401688:	add	x16, x16, #0x158
  40168c:	br	x17

0000000000401690 <fflush@plt>:
  401690:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401694:	ldr	x17, [x16, #352]
  401698:	add	x16, x16, #0x160
  40169c:	br	x17

00000000004016a0 <iconv_open@plt>:
  4016a0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016a4:	ldr	x17, [x16, #360]
  4016a8:	add	x16, x16, #0x168
  4016ac:	br	x17

00000000004016b0 <memchr@plt>:
  4016b0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016b4:	ldr	x17, [x16, #368]
  4016b8:	add	x16, x16, #0x170
  4016bc:	br	x17

00000000004016c0 <iswalnum@plt>:
  4016c0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016c4:	ldr	x17, [x16, #376]
  4016c8:	add	x16, x16, #0x178
  4016cc:	br	x17

00000000004016d0 <dcgettext@plt>:
  4016d0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016d4:	ldr	x17, [x16, #384]
  4016d8:	add	x16, x16, #0x180
  4016dc:	br	x17

00000000004016e0 <printf@plt>:
  4016e0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016e4:	ldr	x17, [x16, #392]
  4016e8:	add	x16, x16, #0x188
  4016ec:	br	x17

00000000004016f0 <__assert_fail@plt>:
  4016f0:	adrp	x16, 417000 <ferror@plt+0x158b0>
  4016f4:	ldr	x17, [x16, #400]
  4016f8:	add	x16, x16, #0x190
  4016fc:	br	x17

0000000000401700 <__errno_location@plt>:
  401700:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401704:	ldr	x17, [x16, #408]
  401708:	add	x16, x16, #0x198
  40170c:	br	x17

0000000000401710 <getenv@plt>:
  401710:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401714:	ldr	x17, [x16, #416]
  401718:	add	x16, x16, #0x1a0
  40171c:	br	x17

0000000000401720 <putchar@plt>:
  401720:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401724:	ldr	x17, [x16, #424]
  401728:	add	x16, x16, #0x1a8
  40172c:	br	x17

0000000000401730 <fprintf@plt>:
  401730:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401734:	ldr	x17, [x16, #432]
  401738:	add	x16, x16, #0x1b0
  40173c:	br	x17

0000000000401740 <setlocale@plt>:
  401740:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401744:	ldr	x17, [x16, #440]
  401748:	add	x16, x16, #0x1b8
  40174c:	br	x17

0000000000401750 <ferror@plt>:
  401750:	adrp	x16, 417000 <ferror@plt+0x158b0>
  401754:	ldr	x17, [x16, #448]
  401758:	add	x16, x16, #0x1c0
  40175c:	br	x17

Disassembly of section .text:

0000000000401760 <.text>:
  401760:	mov	x29, #0x0                   	// #0
  401764:	mov	x30, #0x0                   	// #0
  401768:	mov	x5, x0
  40176c:	ldr	x1, [sp]
  401770:	add	x2, sp, #0x8
  401774:	mov	x6, sp
  401778:	movz	x0, #0x0, lsl #48
  40177c:	movk	x0, #0x0, lsl #32
  401780:	movk	x0, #0x40, lsl #16
  401784:	movk	x0, #0x1b04
  401788:	movz	x3, #0x0, lsl #48
  40178c:	movk	x3, #0x0, lsl #32
  401790:	movk	x3, #0x40, lsl #16
  401794:	movk	x3, #0x5980
  401798:	movz	x4, #0x0, lsl #48
  40179c:	movk	x4, #0x0, lsl #32
  4017a0:	movk	x4, #0x40, lsl #16
  4017a4:	movk	x4, #0x5a00
  4017a8:	bl	401530 <__libc_start_main@plt>
  4017ac:	bl	4015b0 <abort@plt>
  4017b0:	adrp	x0, 416000 <ferror@plt+0x148b0>
  4017b4:	ldr	x0, [x0, #4064]
  4017b8:	cbz	x0, 4017c0 <ferror@plt+0x70>
  4017bc:	b	4015a0 <__gmon_start__@plt>
  4017c0:	ret
  4017c4:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4017c8:	add	x0, x0, #0x1e0
  4017cc:	adrp	x1, 417000 <ferror@plt+0x158b0>
  4017d0:	add	x1, x1, #0x1e0
  4017d4:	cmp	x0, x1
  4017d8:	b.eq	40180c <ferror@plt+0xbc>  // b.none
  4017dc:	stp	x29, x30, [sp, #-32]!
  4017e0:	mov	x29, sp
  4017e4:	adrp	x0, 405000 <ferror@plt+0x38b0>
  4017e8:	ldr	x0, [x0, #2608]
  4017ec:	str	x0, [sp, #24]
  4017f0:	mov	x1, x0
  4017f4:	cbz	x1, 401804 <ferror@plt+0xb4>
  4017f8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4017fc:	add	x0, x0, #0x1e0
  401800:	blr	x1
  401804:	ldp	x29, x30, [sp], #32
  401808:	ret
  40180c:	ret
  401810:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401814:	add	x0, x0, #0x1e0
  401818:	adrp	x1, 417000 <ferror@plt+0x158b0>
  40181c:	add	x1, x1, #0x1e0
  401820:	sub	x0, x0, x1
  401824:	lsr	x1, x0, #63
  401828:	add	x0, x1, x0, asr #3
  40182c:	cmp	xzr, x0, asr #1
  401830:	b.eq	401868 <ferror@plt+0x118>  // b.none
  401834:	stp	x29, x30, [sp, #-32]!
  401838:	mov	x29, sp
  40183c:	asr	x1, x0, #1
  401840:	adrp	x0, 405000 <ferror@plt+0x38b0>
  401844:	ldr	x0, [x0, #2616]
  401848:	str	x0, [sp, #24]
  40184c:	mov	x2, x0
  401850:	cbz	x2, 401860 <ferror@plt+0x110>
  401854:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401858:	add	x0, x0, #0x1e0
  40185c:	blr	x2
  401860:	ldp	x29, x30, [sp], #32
  401864:	ret
  401868:	ret
  40186c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401870:	ldrb	w0, [x0, #528]
  401874:	cbnz	w0, 401898 <ferror@plt+0x148>
  401878:	stp	x29, x30, [sp, #-16]!
  40187c:	mov	x29, sp
  401880:	bl	4017c4 <ferror@plt+0x74>
  401884:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401888:	mov	w1, #0x1                   	// #1
  40188c:	strb	w1, [x0, #528]
  401890:	ldp	x29, x30, [sp], #16
  401894:	ret
  401898:	ret
  40189c:	stp	x29, x30, [sp, #-16]!
  4018a0:	mov	x29, sp
  4018a4:	bl	401810 <ferror@plt+0xc0>
  4018a8:	ldp	x29, x30, [sp], #16
  4018ac:	ret
  4018b0:	stp	x29, x30, [sp, #-32]!
  4018b4:	mov	x29, sp
  4018b8:	stp	x19, x20, [sp, #16]
  4018bc:	mov	x2, x0
  4018c0:	mov	x19, x1
  4018c4:	ldrb	w3, [x2]
  4018c8:	cbz	w3, 401970 <ferror@plt+0x220>
  4018cc:	add	x0, x2, #0x1
  4018d0:	cmp	w3, #0x24
  4018d4:	b.eq	4018e0 <ferror@plt+0x190>  // b.none
  4018d8:	mov	x2, x0
  4018dc:	b	4018c4 <ferror@plt+0x174>
  4018e0:	ldrb	w1, [x2, #1]
  4018e4:	add	x2, x2, #0x2
  4018e8:	cmp	w1, #0x7b
  4018ec:	csel	x0, x2, x0, eq  // eq = none
  4018f0:	ldrb	w2, [x0]
  4018f4:	and	w1, w2, #0xffffffdf
  4018f8:	sub	w1, w1, #0x41
  4018fc:	and	w1, w1, #0xff
  401900:	cmp	w2, #0x5f
  401904:	mov	x2, x0
  401908:	ccmp	w1, #0x19, #0x0, ne  // ne = any
  40190c:	b.hi	4018c4 <ferror@plt+0x174>  // b.pmore
  401910:	mov	x1, x2
  401914:	ldrb	w4, [x2, #1]!
  401918:	and	w3, w4, #0xffffffdf
  40191c:	sub	w3, w3, #0x41
  401920:	and	w3, w3, #0xff
  401924:	cmp	w3, #0x19
  401928:	b.ls	401910 <ferror@plt+0x1c0>  // b.plast
  40192c:	sub	w3, w4, #0x30
  401930:	and	w3, w3, #0xff
  401934:	cmp	w4, #0x5f
  401938:	ccmp	w3, #0x9, #0x0, ne  // ne = any
  40193c:	b.ls	401910 <ferror@plt+0x1c0>  // b.plast
  401940:	ldurb	w3, [x0, #-1]
  401944:	cmp	w3, #0x7b
  401948:	b.eq	401960 <ferror@plt+0x210>  // b.none
  40194c:	mov	x20, x2
  401950:	sub	x1, x2, x0
  401954:	blr	x19
  401958:	mov	x2, x20
  40195c:	b	4018c4 <ferror@plt+0x174>
  401960:	cmp	w4, #0x7d
  401964:	b.ne	4018c4 <ferror@plt+0x174>  // b.any
  401968:	add	x20, x1, #0x2
  40196c:	b	401950 <ferror@plt+0x200>
  401970:	ldp	x19, x20, [sp, #16]
  401974:	ldp	x29, x30, [sp], #32
  401978:	ret
  40197c:	stp	x29, x30, [sp, #-32]!
  401980:	mov	x29, sp
  401984:	str	x19, [sp, #16]
  401988:	adrp	x19, 417000 <ferror@plt+0x158b0>
  40198c:	ldr	x3, [x19, #504]
  401990:	mov	x2, #0x1                   	// #1
  401994:	bl	401680 <fwrite@plt>
  401998:	ldr	x1, [x19, #504]
  40199c:	mov	w0, #0xa                   	// #10
  4019a0:	bl	401470 <putc@plt>
  4019a4:	ldr	x19, [sp, #16]
  4019a8:	ldp	x29, x30, [sp], #32
  4019ac:	ret
  4019b0:	stp	x29, x30, [sp, #-48]!
  4019b4:	mov	x29, sp
  4019b8:	stp	x19, x20, [sp, #16]
  4019bc:	str	x21, [sp, #32]
  4019c0:	mov	x21, x0
  4019c4:	mov	x19, x1
  4019c8:	add	x0, x1, #0x1
  4019cc:	bl	4035d4 <ferror@plt+0x1e84>
  4019d0:	mov	x20, x0
  4019d4:	mov	x2, x19
  4019d8:	mov	x1, x21
  4019dc:	bl	4013e0 <memcpy@plt>
  4019e0:	strb	wzr, [x20, x19]
  4019e4:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4019e8:	add	x0, x0, #0x218
  4019ec:	ldr	x1, [x0, #16]
  4019f0:	ldr	x0, [x0, #8]
  4019f4:	cmp	x0, x1
  4019f8:	b.cs	401a28 <ferror@plt+0x2d8>  // b.hs, b.nlast
  4019fc:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401a00:	add	x1, x0, #0x218
  401a04:	ldr	x2, [x0, #536]
  401a08:	ldr	x0, [x1, #8]
  401a0c:	add	x3, x0, #0x1
  401a10:	str	x3, [x1, #8]
  401a14:	str	x20, [x2, x0, lsl #3]
  401a18:	ldp	x19, x20, [sp, #16]
  401a1c:	ldr	x21, [sp, #32]
  401a20:	ldp	x29, x30, [sp], #48
  401a24:	ret
  401a28:	add	x1, x1, #0x2
  401a2c:	adrp	x19, 417000 <ferror@plt+0x158b0>
  401a30:	add	x0, x19, #0x218
  401a34:	lsl	x2, x1, #1
  401a38:	str	x2, [x0, #16]
  401a3c:	lsl	x1, x1, #4
  401a40:	ldr	x0, [x19, #536]
  401a44:	bl	4036a8 <ferror@plt+0x1f58>
  401a48:	str	x0, [x19, #536]
  401a4c:	b	4019fc <ferror@plt+0x2ac>
  401a50:	stp	x29, x30, [sp, #-16]!
  401a54:	mov	x29, sp
  401a58:	ldr	x1, [x1]
  401a5c:	ldr	x0, [x0]
  401a60:	bl	401600 <strcmp@plt>
  401a64:	ldp	x29, x30, [sp], #16
  401a68:	ret
  401a6c:	stp	x29, x30, [sp, #-48]!
  401a70:	mov	x29, sp
  401a74:	stp	x19, x20, [sp, #16]
  401a78:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401a7c:	ldr	x0, [x0, #512]
  401a80:	bl	401570 <getc@plt>
  401a84:	mov	w19, w0
  401a88:	cmn	w0, #0x1
  401a8c:	b.eq	401aa0 <ferror@plt+0x350>  // b.none
  401a90:	mov	w0, w19
  401a94:	ldp	x19, x20, [sp, #16]
  401a98:	ldp	x29, x30, [sp], #48
  401a9c:	ret
  401aa0:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401aa4:	ldr	x0, [x0, #512]
  401aa8:	bl	401750 <ferror@plt>
  401aac:	cbz	w0, 401a90 <ferror@plt+0x340>
  401ab0:	str	x21, [sp, #32]
  401ab4:	bl	401700 <__errno_location@plt>
  401ab8:	ldr	w21, [x0]
  401abc:	mov	w2, #0x5                   	// #5
  401ac0:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401ac4:	add	x1, x1, #0xa40
  401ac8:	mov	x0, #0x0                   	// #0
  401acc:	bl	4016d0 <dcgettext@plt>
  401ad0:	mov	x20, x0
  401ad4:	mov	w2, #0x5                   	// #5
  401ad8:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401adc:	add	x1, x1, #0xa60
  401ae0:	mov	x0, #0x0                   	// #0
  401ae4:	bl	4016d0 <dcgettext@plt>
  401ae8:	mov	x3, x0
  401aec:	mov	x2, x20
  401af0:	mov	w1, w21
  401af4:	mov	w0, #0x1                   	// #1
  401af8:	bl	401430 <error@plt>
  401afc:	ldr	x21, [sp, #32]
  401b00:	b	401a90 <ferror@plt+0x340>
  401b04:	stp	x29, x30, [sp, #-112]!
  401b08:	mov	x29, sp
  401b0c:	stp	x19, x20, [sp, #16]
  401b10:	stp	x21, x22, [sp, #32]
  401b14:	stp	x23, x24, [sp, #48]
  401b18:	stp	x25, x26, [sp, #64]
  401b1c:	stp	x27, x28, [sp, #80]
  401b20:	mov	w22, w0
  401b24:	mov	x20, x1
  401b28:	ldr	x0, [x1]
  401b2c:	bl	402394 <ferror@plt+0xc44>
  401b30:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401b34:	add	x1, x1, #0xc88
  401b38:	mov	w0, #0x6                   	// #6
  401b3c:	bl	401740 <setlocale@plt>
  401b40:	adrp	x19, 405000 <ferror@plt+0x38b0>
  401b44:	add	x19, x19, #0xa88
  401b48:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401b4c:	add	x1, x1, #0xa70
  401b50:	mov	x0, x19
  401b54:	bl	401520 <bindtextdomain@plt>
  401b58:	mov	x0, x19
  401b5c:	bl	4015e0 <textdomain@plt>
  401b60:	adrp	x0, 402000 <ferror@plt+0x8b0>
  401b64:	add	x0, x0, #0x1a0
  401b68:	bl	405a08 <ferror@plt+0x42b8>
  401b6c:	mov	w25, #0x0                   	// #0
  401b70:	mov	w26, #0x0                   	// #0
  401b74:	mov	w21, #0x0                   	// #0
  401b78:	adrp	x24, 406000 <ferror@plt+0x48b0>
  401b7c:	add	x24, x24, #0x90
  401b80:	adrp	x23, 405000 <ferror@plt+0x38b0>
  401b84:	add	x23, x23, #0xac0
  401b88:	mov	w19, #0x1                   	// #1
  401b8c:	b	401b9c <ferror@plt+0x44c>
  401b90:	cmp	w0, #0x56
  401b94:	b.ne	401be0 <ferror@plt+0x490>  // b.any
  401b98:	mov	w25, w19
  401b9c:	mov	x4, #0x0                   	// #0
  401ba0:	mov	x3, x24
  401ba4:	mov	x2, x23
  401ba8:	mov	x1, x20
  401bac:	mov	w0, w22
  401bb0:	bl	4015f0 <getopt_long@plt>
  401bb4:	cmn	w0, #0x1
  401bb8:	b.eq	401c20 <ferror@plt+0x4d0>  // b.none
  401bbc:	cmp	w0, #0x68
  401bc0:	b.eq	401c18 <ferror@plt+0x4c8>  // b.none
  401bc4:	b.gt	401bd0 <ferror@plt+0x480>
  401bc8:	cbnz	w0, 401b90 <ferror@plt+0x440>
  401bcc:	b	401b9c <ferror@plt+0x44c>
  401bd0:	cmp	w0, #0x76
  401bd4:	b.ne	401be0 <ferror@plt+0x490>  // b.any
  401bd8:	mov	w21, w19
  401bdc:	b	401b9c <ferror@plt+0x44c>
  401be0:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401be4:	ldr	x19, [x0, #488]
  401be8:	mov	w2, #0x5                   	// #5
  401bec:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401bf0:	add	x1, x1, #0xa98
  401bf4:	mov	x0, #0x0                   	// #0
  401bf8:	bl	4016d0 <dcgettext@plt>
  401bfc:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401c00:	ldr	x2, [x1, #600]
  401c04:	mov	x1, x0
  401c08:	mov	x0, x19
  401c0c:	bl	401730 <fprintf@plt>
  401c10:	mov	w0, #0x1                   	// #1
  401c14:	bl	401420 <exit@plt>
  401c18:	mov	w26, w19
  401c1c:	b	401b9c <ferror@plt+0x44c>
  401c20:	cbnz	w25, 401c7c <ferror@plt+0x52c>
  401c24:	cbnz	w26, 401d08 <ferror@plt+0x5b8>
  401c28:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401c2c:	ldr	w0, [x0, #496]
  401c30:	sub	w0, w22, w0
  401c34:	cmp	w0, #0x1
  401c38:	b.gt	401e48 <ferror@plt+0x6f8>
  401c3c:	cbz	w21, 401e98 <ferror@plt+0x748>
  401c40:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401c44:	ldr	w0, [x0, #496]
  401c48:	subs	w22, w22, w0
  401c4c:	b.eq	401e70 <ferror@plt+0x720>  // b.none
  401c50:	cmp	w22, #0x1
  401c54:	b.ne	401e94 <ferror@plt+0x744>  // b.any
  401c58:	add	w2, w0, #0x1
  401c5c:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401c60:	str	w2, [x1, #496]
  401c64:	adrp	x1, 401000 <mbrtowc@plt-0x3d0>
  401c68:	add	x1, x1, #0x97c
  401c6c:	ldr	x0, [x20, w0, sxtw #3]
  401c70:	bl	4018b0 <ferror@plt+0x160>
  401c74:	mov	w0, #0x0                   	// #0
  401c78:	bl	401420 <exit@plt>
  401c7c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401c80:	ldr	x0, [x0, #600]
  401c84:	bl	401610 <basename@plt>
  401c88:	adrp	x3, 405000 <ferror@plt+0x38b0>
  401c8c:	add	x3, x3, #0xac8
  401c90:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401c94:	add	x2, x2, #0xa88
  401c98:	mov	x1, x0
  401c9c:	adrp	x0, 405000 <ferror@plt+0x38b0>
  401ca0:	add	x0, x0, #0xad0
  401ca4:	bl	4016e0 <printf@plt>
  401ca8:	mov	w2, #0x5                   	// #5
  401cac:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401cb0:	add	x1, x1, #0xae0
  401cb4:	mov	x0, #0x0                   	// #0
  401cb8:	bl	4016d0 <dcgettext@plt>
  401cbc:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401cc0:	add	x2, x2, #0xbc0
  401cc4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401cc8:	add	x1, x1, #0xbe8
  401ccc:	bl	4016e0 <printf@plt>
  401cd0:	mov	w2, #0x5                   	// #5
  401cd4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401cd8:	add	x1, x1, #0xbf8
  401cdc:	mov	x0, #0x0                   	// #0
  401ce0:	bl	4016d0 <dcgettext@plt>
  401ce4:	mov	x19, x0
  401ce8:	adrp	x0, 405000 <ferror@plt+0x38b0>
  401cec:	add	x0, x0, #0xc08
  401cf0:	bl	402d54 <ferror@plt+0x1604>
  401cf4:	mov	x1, x0
  401cf8:	mov	x0, x19
  401cfc:	bl	4016e0 <printf@plt>
  401d00:	mov	w0, #0x0                   	// #0
  401d04:	bl	401420 <exit@plt>
  401d08:	mov	w2, #0x5                   	// #5
  401d0c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d10:	add	x1, x1, #0xc18
  401d14:	mov	x0, #0x0                   	// #0
  401d18:	bl	4016d0 <dcgettext@plt>
  401d1c:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401d20:	ldr	x1, [x1, #600]
  401d24:	bl	4016e0 <printf@plt>
  401d28:	mov	w0, #0xa                   	// #10
  401d2c:	bl	401720 <putchar@plt>
  401d30:	mov	w2, #0x5                   	// #5
  401d34:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d38:	add	x1, x1, #0xc40
  401d3c:	mov	x0, #0x0                   	// #0
  401d40:	bl	4016d0 <dcgettext@plt>
  401d44:	bl	4016e0 <printf@plt>
  401d48:	mov	w0, #0xa                   	// #10
  401d4c:	bl	401720 <putchar@plt>
  401d50:	mov	w2, #0x5                   	// #5
  401d54:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d58:	add	x1, x1, #0xc78
  401d5c:	mov	x0, #0x0                   	// #0
  401d60:	bl	4016d0 <dcgettext@plt>
  401d64:	bl	4016e0 <printf@plt>
  401d68:	mov	w2, #0x5                   	// #5
  401d6c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d70:	add	x1, x1, #0xc90
  401d74:	mov	x0, #0x0                   	// #0
  401d78:	bl	4016d0 <dcgettext@plt>
  401d7c:	bl	4016e0 <printf@plt>
  401d80:	mov	w0, #0xa                   	// #10
  401d84:	bl	401720 <putchar@plt>
  401d88:	mov	w2, #0x5                   	// #5
  401d8c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401d90:	add	x1, x1, #0xce0
  401d94:	mov	x0, #0x0                   	// #0
  401d98:	bl	4016d0 <dcgettext@plt>
  401d9c:	bl	4016e0 <printf@plt>
  401da0:	mov	w2, #0x5                   	// #5
  401da4:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401da8:	add	x1, x1, #0xcf8
  401dac:	mov	x0, #0x0                   	// #0
  401db0:	bl	4016d0 <dcgettext@plt>
  401db4:	bl	4016e0 <printf@plt>
  401db8:	mov	w2, #0x5                   	// #5
  401dbc:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401dc0:	add	x1, x1, #0xd38
  401dc4:	mov	x0, #0x0                   	// #0
  401dc8:	bl	4016d0 <dcgettext@plt>
  401dcc:	bl	4016e0 <printf@plt>
  401dd0:	mov	w0, #0xa                   	// #10
  401dd4:	bl	401720 <putchar@plt>
  401dd8:	mov	w2, #0x5                   	// #5
  401ddc:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401de0:	add	x1, x1, #0xd80
  401de4:	mov	x0, #0x0                   	// #0
  401de8:	bl	4016d0 <dcgettext@plt>
  401dec:	bl	4016e0 <printf@plt>
  401df0:	mov	w0, #0xa                   	// #10
  401df4:	bl	401720 <putchar@plt>
  401df8:	mov	w2, #0x5                   	// #5
  401dfc:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401e00:	add	x1, x1, #0xf18
  401e04:	mov	x0, #0x0                   	// #0
  401e08:	bl	4016d0 <dcgettext@plt>
  401e0c:	bl	4016e0 <printf@plt>
  401e10:	mov	w0, #0xa                   	// #10
  401e14:	bl	401720 <putchar@plt>
  401e18:	mov	w2, #0x5                   	// #5
  401e1c:	adrp	x1, 405000 <ferror@plt+0x38b0>
  401e20:	add	x1, x1, #0xfb8
  401e24:	mov	x0, #0x0                   	// #0
  401e28:	bl	4016d0 <dcgettext@plt>
  401e2c:	adrp	x2, 405000 <ferror@plt+0x38b0>
  401e30:	add	x2, x2, #0xff8
  401e34:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401e38:	add	x1, x1, #0x10
  401e3c:	bl	4016e0 <printf@plt>
  401e40:	mov	w0, #0x0                   	// #0
  401e44:	bl	401420 <exit@plt>
  401e48:	mov	w2, #0x5                   	// #5
  401e4c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401e50:	add	x1, x1, #0x40
  401e54:	mov	x0, #0x0                   	// #0
  401e58:	bl	4016d0 <dcgettext@plt>
  401e5c:	mov	x2, x0
  401e60:	mov	w1, #0x0                   	// #0
  401e64:	mov	w0, #0x1                   	// #1
  401e68:	bl	401430 <error@plt>
  401e6c:	b	401c3c <ferror@plt+0x4ec>
  401e70:	mov	w2, #0x5                   	// #5
  401e74:	adrp	x1, 406000 <ferror@plt+0x48b0>
  401e78:	add	x1, x1, #0x58
  401e7c:	mov	x0, #0x0                   	// #0
  401e80:	bl	4016d0 <dcgettext@plt>
  401e84:	mov	x2, x0
  401e88:	mov	w1, #0x0                   	// #0
  401e8c:	mov	w0, #0x1                   	// #1
  401e90:	bl	401430 <error@plt>
  401e94:	bl	4015b0 <abort@plt>
  401e98:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401e9c:	ldr	w0, [x0, #496]
  401ea0:	subs	w22, w22, w0
  401ea4:	b.eq	401f08 <ferror@plt+0x7b8>  // b.none
  401ea8:	cmp	w22, #0x1
  401eac:	b.ne	401f28 <ferror@plt+0x7d8>  // b.any
  401eb0:	adrp	x1, 417000 <ferror@plt+0x158b0>
  401eb4:	add	x19, x1, #0x218
  401eb8:	strb	wzr, [x19, #24]
  401ebc:	add	w3, w0, #0x1
  401ec0:	adrp	x2, 417000 <ferror@plt+0x158b0>
  401ec4:	str	w3, [x2, #496]
  401ec8:	ldr	x0, [x20, w0, sxtw #3]
  401ecc:	str	xzr, [x1, #536]
  401ed0:	str	xzr, [x19, #8]
  401ed4:	str	xzr, [x19, #16]
  401ed8:	adrp	x1, 401000 <mbrtowc@plt-0x3d0>
  401edc:	add	x1, x1, #0x9b0
  401ee0:	bl	4018b0 <ferror@plt+0x160>
  401ee4:	ldr	x1, [x19, #8]
  401ee8:	cbz	x1, 401f14 <ferror@plt+0x7c4>
  401eec:	adrp	x3, 401000 <mbrtowc@plt-0x3d0>
  401ef0:	add	x3, x3, #0xa50
  401ef4:	mov	x2, #0x8                   	// #8
  401ef8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401efc:	ldr	x0, [x0, #536]
  401f00:	bl	4014b0 <qsort@plt>
  401f04:	b	401f14 <ferror@plt+0x7c4>
  401f08:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401f0c:	mov	w1, #0x1                   	// #1
  401f10:	strb	w1, [x0, #560]
  401f14:	adrp	x22, 417000 <ferror@plt+0x158b0>
  401f18:	mov	w28, #0x24                  	// #36
  401f1c:	adrp	x19, 417000 <ferror@plt+0x158b0>
  401f20:	add	x19, x19, #0x218
  401f24:	b	40213c <ferror@plt+0x9ec>
  401f28:	bl	4015b0 <abort@plt>
  401f2c:	bl	401a6c <ferror@plt+0x31c>
  401f30:	mov	w23, w0
  401f34:	mov	w24, #0x1                   	// #1
  401f38:	b	402164 <ferror@plt+0xa14>
  401f3c:	str	xzr, [x19, #32]
  401f40:	ldr	x1, [x19, #40]
  401f44:	ldr	x0, [x19, #32]
  401f48:	cmp	x0, x1
  401f4c:	b.cs	401fc4 <ferror@plt+0x874>  // b.hs, b.nlast
  401f50:	ldr	x1, [x19, #48]
  401f54:	ldr	x0, [x19, #32]
  401f58:	add	x2, x0, #0x1
  401f5c:	str	x2, [x19, #32]
  401f60:	strb	w23, [x1, x0]
  401f64:	bl	401a6c <ferror@plt+0x31c>
  401f68:	mov	w23, w0
  401f6c:	and	w0, w0, #0xffffffdf
  401f70:	sub	w0, w0, #0x41
  401f74:	cmp	w0, #0x19
  401f78:	b.ls	401f40 <ferror@plt+0x7f0>  // b.plast
  401f7c:	sub	w0, w23, #0x30
  401f80:	cmp	w0, #0x9
  401f84:	cset	w20, ls  // ls = plast
  401f88:	cmp	w23, #0x5f
  401f8c:	csinc	w20, w20, wzr, ne  // ne = any
  401f90:	cbnz	w20, 401f40 <ferror@plt+0x7f0>
  401f94:	cbz	w24, 401ff4 <ferror@plt+0x8a4>
  401f98:	cmp	w23, #0x7d
  401f9c:	b.eq	402054 <ferror@plt+0x904>  // b.none
  401fa0:	cmn	w23, #0x1
  401fa4:	b.ne	401fe0 <ferror@plt+0x890>  // b.any
  401fa8:	ldr	x1, [x22, #504]
  401fac:	mov	w0, w28
  401fb0:	bl	401470 <putc@plt>
  401fb4:	ldr	x1, [x22, #504]
  401fb8:	mov	w0, #0x7b                  	// #123
  401fbc:	bl	401470 <putc@plt>
  401fc0:	b	4020f8 <ferror@plt+0x9a8>
  401fc4:	add	x1, x1, #0x5
  401fc8:	lsl	x1, x1, #1
  401fcc:	str	x1, [x19, #40]
  401fd0:	ldr	x0, [x19, #48]
  401fd4:	bl	4036a8 <ferror@plt+0x1f58>
  401fd8:	str	x0, [x19, #48]
  401fdc:	b	401f50 <ferror@plt+0x800>
  401fe0:	adrp	x0, 417000 <ferror@plt+0x158b0>
  401fe4:	ldr	x1, [x0, #512]
  401fe8:	mov	w0, w23
  401fec:	bl	401650 <ungetc@plt>
  401ff0:	b	401fa8 <ferror@plt+0x858>
  401ff4:	cmn	w23, #0x1
  401ff8:	b.ne	40203c <ferror@plt+0x8ec>  // b.any
  401ffc:	mov	w20, w24
  402000:	ldr	x0, [x19, #40]
  402004:	ldr	x1, [x19, #32]
  402008:	cmp	x1, x0
  40200c:	b.cs	40205c <ferror@plt+0x90c>  // b.hs, b.nlast
  402010:	ldr	x27, [x19, #48]
  402014:	ldr	x0, [x19, #32]
  402018:	strb	wzr, [x27, x0]
  40201c:	ldrb	w0, [x19, #24]
  402020:	cbz	w0, 402078 <ferror@plt+0x928>
  402024:	mov	x0, x27
  402028:	bl	401710 <getenv@plt>
  40202c:	cbz	x0, 40213c <ferror@plt+0x9ec>
  402030:	ldr	x1, [x22, #504]
  402034:	bl	401410 <fputs@plt>
  402038:	b	40213c <ferror@plt+0x9ec>
  40203c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402040:	ldr	x1, [x0, #512]
  402044:	mov	w0, w23
  402048:	bl	401650 <ungetc@plt>
  40204c:	mov	w20, w24
  402050:	b	402000 <ferror@plt+0x8b0>
  402054:	mov	w20, w24
  402058:	b	402000 <ferror@plt+0x8b0>
  40205c:	add	x0, x0, #0x5
  402060:	lsl	x1, x0, #1
  402064:	str	x1, [x19, #40]
  402068:	ldr	x0, [x19, #48]
  40206c:	bl	4036a8 <ferror@plt+0x1f58>
  402070:	str	x0, [x19, #48]
  402074:	b	402010 <ferror@plt+0x8c0>
  402078:	ldr	x25, [x19, #8]
  40207c:	cbz	x25, 4020e8 <ferror@plt+0x998>
  402080:	ldr	x0, [x19]
  402084:	str	x0, [sp, #104]
  402088:	mov	x26, #0x0                   	// #0
  40208c:	sub	x0, x25, x26
  402090:	cmp	x0, #0x1
  402094:	b.ls	4020cc <ferror@plt+0x97c>  // b.plast
  402098:	add	x23, x25, x26
  40209c:	lsr	x23, x23, #1
  4020a0:	mov	x1, x27
  4020a4:	ldr	x0, [sp, #104]
  4020a8:	ldr	x0, [x0, x23, lsl #3]
  4020ac:	bl	401600 <strcmp@plt>
  4020b0:	cmp	w0, #0x0
  4020b4:	b.le	4020c0 <ferror@plt+0x970>
  4020b8:	mov	x25, x23
  4020bc:	b	40208c <ferror@plt+0x93c>
  4020c0:	cbz	w0, 402024 <ferror@plt+0x8d4>
  4020c4:	add	x26, x23, #0x1
  4020c8:	b	40208c <ferror@plt+0x93c>
  4020cc:	cmp	x25, x26
  4020d0:	b.ls	4020e8 <ferror@plt+0x998>  // b.plast
  4020d4:	mov	x1, x27
  4020d8:	ldr	x0, [sp, #104]
  4020dc:	ldr	x0, [x0, x26, lsl #3]
  4020e0:	bl	401600 <strcmp@plt>
  4020e4:	cbz	w0, 402024 <ferror@plt+0x8d4>
  4020e8:	ldr	x1, [x22, #504]
  4020ec:	mov	w0, w28
  4020f0:	bl	401470 <putc@plt>
  4020f4:	cbnz	w24, 401fb4 <ferror@plt+0x864>
  4020f8:	ldr	x3, [x22, #504]
  4020fc:	mov	x2, #0x1                   	// #1
  402100:	ldr	x1, [x19, #32]
  402104:	ldr	x0, [x19, #48]
  402108:	bl	401680 <fwrite@plt>
  40210c:	cbz	w20, 40213c <ferror@plt+0x9ec>
  402110:	ldr	x1, [x22, #504]
  402114:	mov	w0, #0x7d                  	// #125
  402118:	bl	401470 <putc@plt>
  40211c:	b	40213c <ferror@plt+0x9ec>
  402120:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402124:	ldr	x1, [x0, #512]
  402128:	mov	w0, w23
  40212c:	bl	401650 <ungetc@plt>
  402130:	b	402180 <ferror@plt+0xa30>
  402134:	ldr	x1, [x22, #504]
  402138:	bl	401470 <putc@plt>
  40213c:	bl	401a6c <ferror@plt+0x31c>
  402140:	cmn	w0, #0x1
  402144:	b.eq	401c74 <ferror@plt+0x524>  // b.none
  402148:	cmp	w0, #0x24
  40214c:	b.ne	402134 <ferror@plt+0x9e4>  // b.any
  402150:	bl	401a6c <ferror@plt+0x31c>
  402154:	mov	w23, w0
  402158:	cmp	w0, #0x7b
  40215c:	b.eq	401f2c <ferror@plt+0x7dc>  // b.none
  402160:	mov	w24, w21
  402164:	and	w0, w23, #0xffffffdf
  402168:	sub	w0, w0, #0x41
  40216c:	cmp	w23, #0x5f
  402170:	ccmp	w0, #0x19, #0x0, ne  // ne = any
  402174:	b.ls	401f3c <ferror@plt+0x7ec>  // b.plast
  402178:	cmn	w23, #0x1
  40217c:	b.ne	402120 <ferror@plt+0x9d0>  // b.any
  402180:	ldr	x1, [x22, #504]
  402184:	mov	w0, w28
  402188:	bl	401470 <putc@plt>
  40218c:	cbz	w24, 40213c <ferror@plt+0x9ec>
  402190:	ldr	x1, [x22, #504]
  402194:	mov	w0, #0x7b                  	// #123
  402198:	bl	401470 <putc@plt>
  40219c:	b	40213c <ferror@plt+0x9ec>
  4021a0:	stp	x29, x30, [sp, #-32]!
  4021a4:	mov	x29, sp
  4021a8:	str	x19, [sp, #16]
  4021ac:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4021b0:	ldr	x0, [x0, #504]
  4021b4:	bl	40237c <ferror@plt+0xc2c>
  4021b8:	cbnz	w0, 402210 <ferror@plt+0xac0>
  4021bc:	bl	401700 <__errno_location@plt>
  4021c0:	mov	x19, x0
  4021c4:	str	wzr, [x0]
  4021c8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4021cc:	ldr	x0, [x0, #488]
  4021d0:	bl	401750 <ferror@plt>
  4021d4:	cbnz	w0, 402248 <ferror@plt+0xaf8>
  4021d8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4021dc:	ldr	x0, [x0, #488]
  4021e0:	bl	401690 <fflush@plt>
  4021e4:	cbnz	w0, 402248 <ferror@plt+0xaf8>
  4021e8:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4021ec:	ldr	x0, [x0, #488]
  4021f0:	bl	4014c0 <fclose@plt>
  4021f4:	cbz	w0, 402204 <ferror@plt+0xab4>
  4021f8:	ldr	w0, [x19]
  4021fc:	cmp	w0, #0x9
  402200:	b.ne	40225c <ferror@plt+0xb0c>  // b.any
  402204:	ldr	x19, [sp, #16]
  402208:	ldp	x29, x30, [sp], #32
  40220c:	ret
  402210:	bl	401700 <__errno_location@plt>
  402214:	ldr	w19, [x0]
  402218:	mov	w2, #0x5                   	// #5
  40221c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402220:	add	x1, x1, #0x110
  402224:	mov	x0, #0x0                   	// #0
  402228:	bl	4016d0 <dcgettext@plt>
  40222c:	mov	x3, x0
  402230:	adrp	x2, 406000 <ferror@plt+0x48b0>
  402234:	add	x2, x2, #0x120
  402238:	mov	w1, w19
  40223c:	mov	w0, #0x1                   	// #1
  402240:	bl	401430 <error@plt>
  402244:	b	4021bc <ferror@plt+0xa6c>
  402248:	adrp	x0, 417000 <ferror@plt+0x158b0>
  40224c:	ldr	x0, [x0, #488]
  402250:	bl	4014c0 <fclose@plt>
  402254:	mov	w0, #0x1                   	// #1
  402258:	bl	401420 <exit@plt>
  40225c:	mov	w0, #0x1                   	// #1
  402260:	bl	401420 <exit@plt>
  402264:	stp	x29, x30, [sp, #-48]!
  402268:	mov	x29, sp
  40226c:	stp	x19, x20, [sp, #16]
  402270:	str	x21, [sp, #32]
  402274:	mov	x19, x0
  402278:	and	w21, w1, #0xff
  40227c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402280:	ldr	x0, [x0, #504]
  402284:	cmp	x0, x19
  402288:	b.eq	4022e4 <ferror@plt+0xb94>  // b.none
  40228c:	bl	401700 <__errno_location@plt>
  402290:	mov	x20, x0
  402294:	str	wzr, [x0]
  402298:	mov	x0, x19
  40229c:	bl	401750 <ferror@plt>
  4022a0:	cbnz	w0, 402304 <ferror@plt+0xbb4>
  4022a4:	cbz	w21, 402354 <ferror@plt+0xc04>
  4022a8:	mov	x0, x19
  4022ac:	bl	401690 <fflush@plt>
  4022b0:	mov	w21, w0
  4022b4:	cbz	w0, 402334 <ferror@plt+0xbe4>
  4022b8:	ldr	w21, [x20]
  4022bc:	mov	x0, x19
  4022c0:	bl	4014c0 <fclose@plt>
  4022c4:	str	w21, [x20]
  4022c8:	ldr	w0, [x20]
  4022cc:	cmp	w0, #0x20
  4022d0:	csetm	w0, ne  // ne = any
  4022d4:	ldp	x19, x20, [sp, #16]
  4022d8:	ldr	x21, [sp, #32]
  4022dc:	ldp	x29, x30, [sp], #48
  4022e0:	ret
  4022e4:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4022e8:	ldrb	w1, [x0, #592]
  4022ec:	mov	w0, #0x0                   	// #0
  4022f0:	cbnz	w1, 4022d4 <ferror@plt+0xb84>
  4022f4:	adrp	x0, 417000 <ferror@plt+0x158b0>
  4022f8:	mov	w1, #0x1                   	// #1
  4022fc:	strb	w1, [x0, #592]
  402300:	b	40228c <ferror@plt+0xb3c>
  402304:	mov	x0, x19
  402308:	bl	401690 <fflush@plt>
  40230c:	cbnz	w0, 4022b8 <ferror@plt+0xb68>
  402310:	mov	x1, x19
  402314:	bl	401490 <fputc@plt>
  402318:	cmn	w0, #0x1
  40231c:	b.eq	4022b8 <ferror@plt+0xb68>  // b.none
  402320:	mov	x0, x19
  402324:	bl	401690 <fflush@plt>
  402328:	cbnz	w0, 4022b8 <ferror@plt+0xb68>
  40232c:	str	wzr, [x20]
  402330:	b	4022b8 <ferror@plt+0xb68>
  402334:	mov	x0, x19
  402338:	bl	4014c0 <fclose@plt>
  40233c:	cbz	w0, 4022d4 <ferror@plt+0xb84>
  402340:	ldr	w0, [x20]
  402344:	cmp	w0, #0x9
  402348:	b.ne	4022c8 <ferror@plt+0xb78>  // b.any
  40234c:	mov	w0, w21
  402350:	b	4022d4 <ferror@plt+0xb84>
  402354:	mov	x0, x19
  402358:	bl	4014c0 <fclose@plt>
  40235c:	cbz	w0, 4022d4 <ferror@plt+0xb84>
  402360:	b	4022c8 <ferror@plt+0xb78>
  402364:	stp	x29, x30, [sp, #-16]!
  402368:	mov	x29, sp
  40236c:	mov	w1, #0x0                   	// #0
  402370:	bl	402264 <ferror@plt+0xb14>
  402374:	ldp	x29, x30, [sp], #16
  402378:	ret
  40237c:	stp	x29, x30, [sp, #-16]!
  402380:	mov	x29, sp
  402384:	mov	w1, #0x1                   	// #1
  402388:	bl	402264 <ferror@plt+0xb14>
  40238c:	ldp	x29, x30, [sp], #16
  402390:	ret
  402394:	stp	x29, x30, [sp, #-48]!
  402398:	mov	x29, sp
  40239c:	cbz	x0, 402414 <ferror@plt+0xcc4>
  4023a0:	stp	x19, x20, [sp, #16]
  4023a4:	mov	x19, x0
  4023a8:	mov	w1, #0x2f                  	// #47
  4023ac:	bl	401590 <strrchr@plt>
  4023b0:	mov	x20, x0
  4023b4:	cbz	x0, 402448 <ferror@plt+0xcf8>
  4023b8:	str	x21, [sp, #32]
  4023bc:	add	x21, x0, #0x1
  4023c0:	sub	x0, x21, x19
  4023c4:	cmp	x0, #0x6
  4023c8:	b.le	40243c <ferror@plt+0xcec>
  4023cc:	mov	x2, #0x7                   	// #7
  4023d0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4023d4:	add	x1, x1, #0x160
  4023d8:	sub	x0, x20, #0x6
  4023dc:	bl	401510 <strncmp@plt>
  4023e0:	cbnz	w0, 402444 <ferror@plt+0xcf4>
  4023e4:	mov	x2, #0x3                   	// #3
  4023e8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4023ec:	add	x1, x1, #0x168
  4023f0:	mov	x0, x21
  4023f4:	bl	401510 <strncmp@plt>
  4023f8:	mov	x19, x21
  4023fc:	cbnz	w0, 402464 <ferror@plt+0xd14>
  402400:	add	x19, x20, #0x4
  402404:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402408:	str	x19, [x0, #520]
  40240c:	ldr	x21, [sp, #32]
  402410:	b	402448 <ferror@plt+0xcf8>
  402414:	stp	x19, x20, [sp, #16]
  402418:	str	x21, [sp, #32]
  40241c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402420:	ldr	x3, [x0, #488]
  402424:	mov	x2, #0x37                  	// #55
  402428:	mov	x1, #0x1                   	// #1
  40242c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402430:	add	x0, x0, #0x128
  402434:	bl	401680 <fwrite@plt>
  402438:	bl	4015b0 <abort@plt>
  40243c:	ldr	x21, [sp, #32]
  402440:	b	402448 <ferror@plt+0xcf8>
  402444:	ldr	x21, [sp, #32]
  402448:	adrp	x0, 417000 <ferror@plt+0x158b0>
  40244c:	str	x19, [x0, #600]
  402450:	adrp	x0, 417000 <ferror@plt+0x158b0>
  402454:	str	x19, [x0, #480]
  402458:	ldp	x19, x20, [sp, #16]
  40245c:	ldp	x29, x30, [sp], #48
  402460:	ret
  402464:	ldr	x21, [sp, #32]
  402468:	b	402448 <ferror@plt+0xcf8>
  40246c:	stp	x29, x30, [sp, #-208]!
  402470:	mov	x29, sp
  402474:	stp	x19, x20, [sp, #16]
  402478:	stp	x23, x24, [sp, #48]
  40247c:	stp	x25, x26, [sp, #64]
  402480:	mov	x19, x0
  402484:	mov	x0, x1
  402488:	mov	w1, #0x2                   	// #2
  40248c:	bl	403060 <ferror@plt+0x1910>
  402490:	mov	x24, x0
  402494:	ldrb	w0, [x19]
  402498:	cbz	w0, 402c58 <ferror@plt+0x1508>
  40249c:	stp	x21, x22, [sp, #32]
  4024a0:	adrp	x21, 406000 <ferror@plt+0x48b0>
  4024a4:	add	x21, x21, #0x258
  4024a8:	b	402cd0 <ferror@plt+0x1580>
  4024ac:	str	x19, [sp, #96]
  4024b0:	strb	wzr, [sp, #80]
  4024b4:	stur	xzr, [sp, #84]
  4024b8:	strb	wzr, [sp, #92]
  4024bc:	cmp	x20, x19
  4024c0:	b.ls	402694 <ferror@plt+0xf44>  // b.plast
  4024c4:	mov	w19, #0x1                   	// #1
  4024c8:	add	x22, sp, #0x54
  4024cc:	b	4025b8 <ferror@plt+0xe68>
  4024d0:	mov	x0, x22
  4024d4:	bl	4015c0 <mbsinit@plt>
  4024d8:	cbz	w0, 402554 <ferror@plt+0xe04>
  4024dc:	strb	w19, [sp, #80]
  4024e0:	ldr	x23, [sp, #96]
  4024e4:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4024e8:	mov	x1, x0
  4024ec:	mov	x0, x23
  4024f0:	bl	403028 <ferror@plt+0x18d8>
  4024f4:	mov	x3, x22
  4024f8:	mov	x2, x0
  4024fc:	mov	x1, x23
  402500:	add	x0, sp, #0x74
  402504:	bl	40379c <ferror@plt+0x204c>
  402508:	str	x0, [sp, #104]
  40250c:	cmn	x0, #0x1
  402510:	b.eq	402574 <ferror@plt+0xe24>  // b.none
  402514:	cmn	x0, #0x2
  402518:	b.eq	4025f8 <ferror@plt+0xea8>  // b.none
  40251c:	cbnz	x0, 40253c <ferror@plt+0xdec>
  402520:	mov	x0, #0x1                   	// #1
  402524:	str	x0, [sp, #104]
  402528:	ldr	x0, [sp, #96]
  40252c:	ldrb	w0, [x0]
  402530:	cbnz	w0, 40260c <ferror@plt+0xebc>
  402534:	ldr	w0, [sp, #116]
  402538:	cbnz	w0, 40262c <ferror@plt+0xedc>
  40253c:	strb	w19, [sp, #112]
  402540:	mov	x0, x22
  402544:	bl	4015c0 <mbsinit@plt>
  402548:	cbz	w0, 402580 <ferror@plt+0xe30>
  40254c:	strb	wzr, [sp, #80]
  402550:	b	402580 <ferror@plt+0xe30>
  402554:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402558:	add	x3, x3, #0x1e8
  40255c:	mov	w2, #0x96                  	// #150
  402560:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402564:	add	x1, x1, #0x170
  402568:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40256c:	add	x0, x0, #0x180
  402570:	bl	4016f0 <__assert_fail@plt>
  402574:	mov	x0, #0x1                   	// #1
  402578:	str	x0, [sp, #104]
  40257c:	strb	wzr, [sp, #112]
  402580:	strb	w19, [sp, #92]
  402584:	ldrb	w0, [sp, #112]
  402588:	cbz	w0, 402594 <ferror@plt+0xe44>
  40258c:	ldr	w0, [sp, #116]
  402590:	cbz	w0, 40264c <ferror@plt+0xefc>
  402594:	ldrb	w3, [sp, #112]
  402598:	ldr	w0, [sp, #116]
  40259c:	ldr	x1, [sp, #96]
  4025a0:	ldr	x2, [sp, #104]
  4025a4:	add	x1, x1, x2
  4025a8:	str	x1, [sp, #96]
  4025ac:	strb	wzr, [sp, #92]
  4025b0:	cmp	x1, x20
  4025b4:	b.cs	402650 <ferror@plt+0xf00>  // b.hs, b.nlast
  4025b8:	ldrb	w0, [sp, #92]
  4025bc:	cbnz	w0, 402584 <ferror@plt+0xe34>
  4025c0:	ldrb	w0, [sp, #80]
  4025c4:	cbnz	w0, 4024e0 <ferror@plt+0xd90>
  4025c8:	ldr	x2, [sp, #96]
  4025cc:	ldrb	w1, [x2]
  4025d0:	ubfx	x0, x1, #5, #3
  4025d4:	ldr	w0, [x21, x0, lsl #2]
  4025d8:	lsr	w0, w0, w1
  4025dc:	tbz	w0, #0, 4024d0 <ferror@plt+0xd80>
  4025e0:	mov	x0, #0x1                   	// #1
  4025e4:	str	x0, [sp, #104]
  4025e8:	ldrb	w1, [x2]
  4025ec:	str	w1, [sp, #116]
  4025f0:	strb	w0, [sp, #112]
  4025f4:	b	402580 <ferror@plt+0xe30>
  4025f8:	ldr	x0, [sp, #96]
  4025fc:	bl	401400 <strlen@plt>
  402600:	str	x0, [sp, #104]
  402604:	strb	wzr, [sp, #112]
  402608:	b	402580 <ferror@plt+0xe30>
  40260c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402610:	add	x3, x3, #0x1e8
  402614:	mov	w2, #0xb2                  	// #178
  402618:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40261c:	add	x1, x1, #0x170
  402620:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402624:	add	x0, x0, #0x198
  402628:	bl	4016f0 <__assert_fail@plt>
  40262c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402630:	add	x3, x3, #0x1e8
  402634:	mov	w2, #0xb3                  	// #179
  402638:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40263c:	add	x1, x1, #0x170
  402640:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402644:	add	x0, x0, #0x1b0
  402648:	bl	4016f0 <__assert_fail@plt>
  40264c:	bl	4015b0 <abort@plt>
  402650:	mov	w25, #0x1                   	// #1
  402654:	cbz	w3, 402664 <ferror@plt+0xf14>
  402658:	bl	4016c0 <iswalnum@plt>
  40265c:	cmp	w0, #0x0
  402660:	cset	w25, eq  // eq = none
  402664:	str	x20, [sp, #96]
  402668:	strb	wzr, [sp, #80]
  40266c:	add	x22, sp, #0x50
  402670:	str	xzr, [x22, #4]!
  402674:	strb	wzr, [sp, #92]
  402678:	str	x24, [sp, #160]
  40267c:	strb	wzr, [sp, #144]
  402680:	stur	xzr, [sp, #148]
  402684:	strb	wzr, [sp, #156]
  402688:	mov	w19, #0x1                   	// #1
  40268c:	add	x23, sp, #0x94
  402690:	b	402788 <ferror@plt+0x1038>
  402694:	mov	w25, #0x1                   	// #1
  402698:	b	402664 <ferror@plt+0xf14>
  40269c:	mov	x0, x22
  4026a0:	bl	4015c0 <mbsinit@plt>
  4026a4:	cbz	w0, 402720 <ferror@plt+0xfd0>
  4026a8:	strb	w19, [sp, #80]
  4026ac:	ldr	x26, [sp, #96]
  4026b0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4026b4:	mov	x1, x0
  4026b8:	mov	x0, x26
  4026bc:	bl	403028 <ferror@plt+0x18d8>
  4026c0:	mov	x3, x22
  4026c4:	mov	x2, x0
  4026c8:	mov	x1, x26
  4026cc:	add	x0, sp, #0x74
  4026d0:	bl	40379c <ferror@plt+0x204c>
  4026d4:	str	x0, [sp, #104]
  4026d8:	cmn	x0, #0x1
  4026dc:	b.eq	402740 <ferror@plt+0xff0>  // b.none
  4026e0:	cmn	x0, #0x2
  4026e4:	b.eq	402818 <ferror@plt+0x10c8>  // b.none
  4026e8:	cbnz	x0, 402708 <ferror@plt+0xfb8>
  4026ec:	mov	x0, #0x1                   	// #1
  4026f0:	str	x0, [sp, #104]
  4026f4:	ldr	x0, [sp, #96]
  4026f8:	ldrb	w0, [x0]
  4026fc:	cbnz	w0, 40282c <ferror@plt+0x10dc>
  402700:	ldr	w0, [sp, #116]
  402704:	cbnz	w0, 40284c <ferror@plt+0x10fc>
  402708:	strb	w19, [sp, #112]
  40270c:	mov	x0, x22
  402710:	bl	4015c0 <mbsinit@plt>
  402714:	cbz	w0, 40274c <ferror@plt+0xffc>
  402718:	strb	wzr, [sp, #80]
  40271c:	b	40274c <ferror@plt+0xffc>
  402720:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402724:	add	x3, x3, #0x1e8
  402728:	mov	w2, #0x96                  	// #150
  40272c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402730:	add	x1, x1, #0x170
  402734:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402738:	add	x0, x0, #0x180
  40273c:	bl	4016f0 <__assert_fail@plt>
  402740:	mov	x0, #0x1                   	// #1
  402744:	str	x0, [sp, #104]
  402748:	strb	wzr, [sp, #112]
  40274c:	strb	w19, [sp, #92]
  402750:	ldrb	w0, [sp, #112]
  402754:	cbz	w0, 402760 <ferror@plt+0x1010>
  402758:	ldr	w0, [sp, #116]
  40275c:	cbz	w0, 40286c <ferror@plt+0x111c>
  402760:	ldr	x1, [sp, #96]
  402764:	ldr	x0, [sp, #104]
  402768:	add	x1, x1, x0
  40276c:	str	x1, [sp, #96]
  402770:	strb	wzr, [sp, #92]
  402774:	ldr	x1, [sp, #160]
  402778:	ldr	x0, [sp, #168]
  40277c:	add	x1, x1, x0
  402780:	str	x1, [sp, #160]
  402784:	strb	wzr, [sp, #156]
  402788:	ldrb	w0, [sp, #156]
  40278c:	cbnz	w0, 4027c8 <ferror@plt+0x1078>
  402790:	ldrb	w0, [sp, #144]
  402794:	cbnz	w0, 402880 <ferror@plt+0x1130>
  402798:	ldr	x2, [sp, #160]
  40279c:	ldrb	w1, [x2]
  4027a0:	ubfx	x0, x1, #5, #3
  4027a4:	ldr	w0, [x21, x0, lsl #2]
  4027a8:	lsr	w0, w0, w1
  4027ac:	tbz	w0, #0, 402870 <ferror@plt+0x1120>
  4027b0:	mov	x0, #0x1                   	// #1
  4027b4:	str	x0, [sp, #168]
  4027b8:	ldrb	w1, [x2]
  4027bc:	str	w1, [sp, #180]
  4027c0:	strb	w0, [sp, #176]
  4027c4:	strb	w19, [sp, #156]
  4027c8:	ldrb	w26, [sp, #176]
  4027cc:	cbz	w26, 4027d8 <ferror@plt+0x1088>
  4027d0:	ldr	w0, [sp, #180]
  4027d4:	cbz	w0, 402978 <ferror@plt+0x1228>
  4027d8:	ldrb	w0, [sp, #92]
  4027dc:	cbnz	w0, 402750 <ferror@plt+0x1000>
  4027e0:	ldrb	w0, [sp, #80]
  4027e4:	cbnz	w0, 4026ac <ferror@plt+0xf5c>
  4027e8:	ldr	x2, [sp, #96]
  4027ec:	ldrb	w1, [x2]
  4027f0:	ubfx	x0, x1, #5, #3
  4027f4:	ldr	w0, [x21, x0, lsl #2]
  4027f8:	lsr	w0, w0, w1
  4027fc:	tbz	w0, #0, 40269c <ferror@plt+0xf4c>
  402800:	mov	x0, #0x1                   	// #1
  402804:	str	x0, [sp, #104]
  402808:	ldrb	w1, [x2]
  40280c:	str	w1, [sp, #116]
  402810:	strb	w0, [sp, #112]
  402814:	b	40274c <ferror@plt+0xffc>
  402818:	ldr	x0, [sp, #96]
  40281c:	bl	401400 <strlen@plt>
  402820:	str	x0, [sp, #104]
  402824:	strb	wzr, [sp, #112]
  402828:	b	40274c <ferror@plt+0xffc>
  40282c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402830:	add	x3, x3, #0x1e8
  402834:	mov	w2, #0xb2                  	// #178
  402838:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40283c:	add	x1, x1, #0x170
  402840:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402844:	add	x0, x0, #0x198
  402848:	bl	4016f0 <__assert_fail@plt>
  40284c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402850:	add	x3, x3, #0x1e8
  402854:	mov	w2, #0xb3                  	// #179
  402858:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40285c:	add	x1, x1, #0x170
  402860:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402864:	add	x0, x0, #0x1b0
  402868:	bl	4016f0 <__assert_fail@plt>
  40286c:	bl	4015b0 <abort@plt>
  402870:	mov	x0, x23
  402874:	bl	4015c0 <mbsinit@plt>
  402878:	cbz	w0, 4028f4 <ferror@plt+0x11a4>
  40287c:	strb	w19, [sp, #144]
  402880:	ldr	x26, [sp, #160]
  402884:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402888:	mov	x1, x0
  40288c:	mov	x0, x26
  402890:	bl	403028 <ferror@plt+0x18d8>
  402894:	mov	x3, x23
  402898:	mov	x2, x0
  40289c:	mov	x1, x26
  4028a0:	add	x0, sp, #0xb4
  4028a4:	bl	40379c <ferror@plt+0x204c>
  4028a8:	str	x0, [sp, #168]
  4028ac:	cmn	x0, #0x1
  4028b0:	b.eq	402914 <ferror@plt+0x11c4>  // b.none
  4028b4:	cmn	x0, #0x2
  4028b8:	b.eq	402924 <ferror@plt+0x11d4>  // b.none
  4028bc:	cbnz	x0, 4028dc <ferror@plt+0x118c>
  4028c0:	mov	x0, #0x1                   	// #1
  4028c4:	str	x0, [sp, #168]
  4028c8:	ldr	x0, [sp, #160]
  4028cc:	ldrb	w0, [x0]
  4028d0:	cbnz	w0, 402938 <ferror@plt+0x11e8>
  4028d4:	ldr	w0, [sp, #180]
  4028d8:	cbnz	w0, 402958 <ferror@plt+0x1208>
  4028dc:	strb	w19, [sp, #176]
  4028e0:	mov	x0, x23
  4028e4:	bl	4015c0 <mbsinit@plt>
  4028e8:	cbz	w0, 4027c4 <ferror@plt+0x1074>
  4028ec:	strb	wzr, [sp, #144]
  4028f0:	b	4027c4 <ferror@plt+0x1074>
  4028f4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4028f8:	add	x3, x3, #0x1e8
  4028fc:	mov	w2, #0x96                  	// #150
  402900:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402904:	add	x1, x1, #0x170
  402908:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40290c:	add	x0, x0, #0x180
  402910:	bl	4016f0 <__assert_fail@plt>
  402914:	mov	x0, #0x1                   	// #1
  402918:	str	x0, [sp, #168]
  40291c:	strb	wzr, [sp, #176]
  402920:	b	4027c4 <ferror@plt+0x1074>
  402924:	ldr	x0, [sp, #160]
  402928:	bl	401400 <strlen@plt>
  40292c:	str	x0, [sp, #168]
  402930:	strb	wzr, [sp, #176]
  402934:	b	4027c4 <ferror@plt+0x1074>
  402938:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40293c:	add	x3, x3, #0x1e8
  402940:	mov	w2, #0xb2                  	// #178
  402944:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402948:	add	x1, x1, #0x170
  40294c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402950:	add	x0, x0, #0x198
  402954:	bl	4016f0 <__assert_fail@plt>
  402958:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40295c:	add	x3, x3, #0x1e8
  402960:	mov	w2, #0xb3                  	// #179
  402964:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402968:	add	x1, x1, #0x170
  40296c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402970:	add	x0, x0, #0x1b0
  402974:	bl	4016f0 <__assert_fail@plt>
  402978:	ldrb	w0, [sp, #92]
  40297c:	cbnz	w0, 4029bc <ferror@plt+0x126c>
  402980:	ldrb	w0, [sp, #80]
  402984:	cbnz	w0, 402a4c <ferror@plt+0x12fc>
  402988:	ldr	x2, [sp, #96]
  40298c:	ldrb	w1, [x2]
  402990:	ubfx	x0, x1, #5, #3
  402994:	ldr	w0, [x21, x0, lsl #2]
  402998:	lsr	w0, w0, w1
  40299c:	tbz	w0, #0, 402a38 <ferror@plt+0x12e8>
  4029a0:	mov	x0, #0x1                   	// #1
  4029a4:	str	x0, [sp, #104]
  4029a8:	ldrb	w1, [x2]
  4029ac:	str	w1, [sp, #116]
  4029b0:	strb	w0, [sp, #112]
  4029b4:	mov	w0, #0x1                   	// #1
  4029b8:	strb	w0, [sp, #92]
  4029bc:	ldrb	w0, [sp, #112]
  4029c0:	cbz	w0, 4029cc <ferror@plt+0x127c>
  4029c4:	ldr	w1, [sp, #116]
  4029c8:	cbz	w1, 402b48 <ferror@plt+0x13f8>
  4029cc:	ldrb	w0, [sp, #112]
  4029d0:	cbz	w0, 4029e4 <ferror@plt+0x1294>
  4029d4:	ldr	w0, [sp, #116]
  4029d8:	bl	4016c0 <iswalnum@plt>
  4029dc:	cmp	w0, #0x0
  4029e0:	cset	w26, eq  // eq = none
  4029e4:	ands	w25, w25, w26
  4029e8:	b.ne	402d3c <ferror@plt+0x15ec>  // b.any
  4029ec:	str	x20, [sp, #96]
  4029f0:	strb	wzr, [sp, #80]
  4029f4:	stur	xzr, [sp, #84]
  4029f8:	strb	wzr, [sp, #92]
  4029fc:	ldrb	w1, [x20]
  402a00:	ubfx	x0, x1, #5, #3
  402a04:	ldr	w0, [x21, x0, lsl #2]
  402a08:	lsr	w0, w0, w1
  402a0c:	tbz	w0, #0, 402b50 <ferror@plt+0x1400>
  402a10:	mov	x0, #0x1                   	// #1
  402a14:	str	x0, [sp, #104]
  402a18:	ldrb	w1, [x20]
  402a1c:	str	w1, [sp, #116]
  402a20:	strb	w0, [sp, #112]
  402a24:	ldr	w0, [sp, #116]
  402a28:	cbz	w0, 402d34 <ferror@plt+0x15e4>
  402a2c:	ldr	x19, [sp, #104]
  402a30:	add	x19, x20, x19
  402a34:	b	402cc8 <ferror@plt+0x1578>
  402a38:	add	x0, sp, #0x54
  402a3c:	bl	4015c0 <mbsinit@plt>
  402a40:	cbz	w0, 402ac4 <ferror@plt+0x1374>
  402a44:	mov	w0, #0x1                   	// #1
  402a48:	strb	w0, [sp, #80]
  402a4c:	ldr	x19, [sp, #96]
  402a50:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402a54:	mov	x1, x0
  402a58:	mov	x0, x19
  402a5c:	bl	403028 <ferror@plt+0x18d8>
  402a60:	add	x3, sp, #0x54
  402a64:	mov	x2, x0
  402a68:	mov	x1, x19
  402a6c:	add	x0, sp, #0x74
  402a70:	bl	40379c <ferror@plt+0x204c>
  402a74:	str	x0, [sp, #104]
  402a78:	cmn	x0, #0x1
  402a7c:	b.eq	402ae4 <ferror@plt+0x1394>  // b.none
  402a80:	cmn	x0, #0x2
  402a84:	b.eq	402af4 <ferror@plt+0x13a4>  // b.none
  402a88:	cbnz	x0, 402aa8 <ferror@plt+0x1358>
  402a8c:	mov	x0, #0x1                   	// #1
  402a90:	str	x0, [sp, #104]
  402a94:	ldr	x0, [sp, #96]
  402a98:	ldrb	w0, [x0]
  402a9c:	cbnz	w0, 402b08 <ferror@plt+0x13b8>
  402aa0:	ldr	w0, [sp, #116]
  402aa4:	cbnz	w0, 402b28 <ferror@plt+0x13d8>
  402aa8:	mov	w0, #0x1                   	// #1
  402aac:	strb	w0, [sp, #112]
  402ab0:	add	x0, sp, #0x54
  402ab4:	bl	4015c0 <mbsinit@plt>
  402ab8:	cbz	w0, 4029b4 <ferror@plt+0x1264>
  402abc:	strb	wzr, [sp, #80]
  402ac0:	b	4029b4 <ferror@plt+0x1264>
  402ac4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402ac8:	add	x3, x3, #0x1e8
  402acc:	mov	w2, #0x96                  	// #150
  402ad0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402ad4:	add	x1, x1, #0x170
  402ad8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402adc:	add	x0, x0, #0x180
  402ae0:	bl	4016f0 <__assert_fail@plt>
  402ae4:	mov	x0, #0x1                   	// #1
  402ae8:	str	x0, [sp, #104]
  402aec:	strb	wzr, [sp, #112]
  402af0:	b	4029b4 <ferror@plt+0x1264>
  402af4:	ldr	x0, [sp, #96]
  402af8:	bl	401400 <strlen@plt>
  402afc:	str	x0, [sp, #104]
  402b00:	strb	wzr, [sp, #112]
  402b04:	b	4029b4 <ferror@plt+0x1264>
  402b08:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402b0c:	add	x3, x3, #0x1e8
  402b10:	mov	w2, #0xb2                  	// #178
  402b14:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402b18:	add	x1, x1, #0x170
  402b1c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402b20:	add	x0, x0, #0x198
  402b24:	bl	4016f0 <__assert_fail@plt>
  402b28:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402b2c:	add	x3, x3, #0x1e8
  402b30:	mov	w2, #0xb3                  	// #179
  402b34:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402b38:	add	x1, x1, #0x170
  402b3c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402b40:	add	x0, x0, #0x1b0
  402b44:	bl	4016f0 <__assert_fail@plt>
  402b48:	mov	w26, w0
  402b4c:	b	4029e4 <ferror@plt+0x1294>
  402b50:	add	x0, sp, #0x54
  402b54:	bl	4015c0 <mbsinit@plt>
  402b58:	cbz	w0, 402bc8 <ferror@plt+0x1478>
  402b5c:	mov	w0, #0x1                   	// #1
  402b60:	strb	w0, [sp, #80]
  402b64:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402b68:	mov	x1, x0
  402b6c:	mov	x0, x20
  402b70:	bl	403028 <ferror@plt+0x18d8>
  402b74:	add	x3, sp, #0x54
  402b78:	mov	x2, x0
  402b7c:	mov	x1, x20
  402b80:	add	x0, sp, #0x74
  402b84:	bl	40379c <ferror@plt+0x204c>
  402b88:	str	x0, [sp, #104]
  402b8c:	cmn	x0, #0x1
  402b90:	b.eq	402be8 <ferror@plt+0x1498>  // b.none
  402b94:	cmn	x0, #0x2
  402b98:	b.eq	402bf8 <ferror@plt+0x14a8>  // b.none
  402b9c:	cbnz	x0, 402bbc <ferror@plt+0x146c>
  402ba0:	mov	x0, #0x1                   	// #1
  402ba4:	str	x0, [sp, #104]
  402ba8:	ldr	x0, [sp, #96]
  402bac:	ldrb	w0, [x0]
  402bb0:	cbnz	w0, 402c0c <ferror@plt+0x14bc>
  402bb4:	ldr	w0, [sp, #116]
  402bb8:	cbnz	w0, 402c2c <ferror@plt+0x14dc>
  402bbc:	mov	w0, #0x1                   	// #1
  402bc0:	strb	w0, [sp, #112]
  402bc4:	b	402a24 <ferror@plt+0x12d4>
  402bc8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402bcc:	add	x3, x3, #0x1e8
  402bd0:	mov	w2, #0x96                  	// #150
  402bd4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402bd8:	add	x1, x1, #0x170
  402bdc:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402be0:	add	x0, x0, #0x180
  402be4:	bl	4016f0 <__assert_fail@plt>
  402be8:	mov	x0, #0x1                   	// #1
  402bec:	str	x0, [sp, #104]
  402bf0:	strb	wzr, [sp, #112]
  402bf4:	b	402a2c <ferror@plt+0x12dc>
  402bf8:	ldr	x0, [sp, #96]
  402bfc:	bl	401400 <strlen@plt>
  402c00:	str	x0, [sp, #104]
  402c04:	strb	wzr, [sp, #112]
  402c08:	b	402a2c <ferror@plt+0x12dc>
  402c0c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402c10:	add	x3, x3, #0x1e8
  402c14:	mov	w2, #0xb2                  	// #178
  402c18:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402c1c:	add	x1, x1, #0x170
  402c20:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402c24:	add	x0, x0, #0x198
  402c28:	bl	4016f0 <__assert_fail@plt>
  402c2c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  402c30:	add	x3, x3, #0x1e8
  402c34:	mov	w2, #0xb3                  	// #179
  402c38:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402c3c:	add	x1, x1, #0x170
  402c40:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402c44:	add	x0, x0, #0x1b0
  402c48:	bl	4016f0 <__assert_fail@plt>
  402c4c:	mov	w25, #0x0                   	// #0
  402c50:	ldp	x21, x22, [sp, #32]
  402c54:	b	402c68 <ferror@plt+0x1518>
  402c58:	mov	w25, #0x0                   	// #0
  402c5c:	b	402c68 <ferror@plt+0x1518>
  402c60:	mov	w25, #0x0                   	// #0
  402c64:	ldp	x21, x22, [sp, #32]
  402c68:	mov	x0, x24
  402c6c:	bl	401640 <free@plt>
  402c70:	mov	w0, w25
  402c74:	ldp	x19, x20, [sp, #16]
  402c78:	ldp	x23, x24, [sp, #48]
  402c7c:	ldp	x25, x26, [sp, #64]
  402c80:	ldp	x29, x30, [sp], #208
  402c84:	ret
  402c88:	mov	x0, x24
  402c8c:	bl	401400 <strlen@plt>
  402c90:	ldrb	w19, [x20, x0]
  402c94:	cbz	w19, 402d28 <ferror@plt+0x15d8>
  402c98:	mov	w26, #0x1                   	// #1
  402c9c:	bl	401630 <__ctype_b_loc@plt>
  402ca0:	and	x19, x19, #0xff
  402ca4:	ldr	x0, [x0]
  402ca8:	ldrh	w25, [x0, x19, lsl #1]
  402cac:	eor	x25, x25, #0x8
  402cb0:	ubfx	w25, w25, #3, #1
  402cb4:	ands	w25, w25, w26
  402cb8:	b.ne	402d44 <ferror@plt+0x15f4>  // b.any
  402cbc:	ldrb	w0, [x20]
  402cc0:	cbz	w0, 402d4c <ferror@plt+0x15fc>
  402cc4:	add	x19, x20, #0x1
  402cc8:	ldrb	w0, [x19]
  402ccc:	cbz	w0, 402c4c <ferror@plt+0x14fc>
  402cd0:	mov	x1, x24
  402cd4:	mov	x0, x19
  402cd8:	bl	4043e8 <ferror@plt+0x2c98>
  402cdc:	mov	x20, x0
  402ce0:	cbz	x0, 402c60 <ferror@plt+0x1510>
  402ce4:	bl	401660 <__ctype_get_mb_cur_max@plt>
  402ce8:	cmp	x0, #0x1
  402cec:	b.hi	4024ac <ferror@plt+0xd5c>  // b.pmore
  402cf0:	cmp	x20, x19
  402cf4:	b.ls	402c88 <ferror@plt+0x1538>  // b.plast
  402cf8:	bl	401630 <__ctype_b_loc@plt>
  402cfc:	ldurb	w1, [x20, #-1]
  402d00:	ldr	x0, [x0]
  402d04:	ldrh	w0, [x0, x1, lsl #1]
  402d08:	eor	x0, x0, #0x8
  402d0c:	ubfx	w26, w0, #3, #1
  402d10:	mov	x0, x24
  402d14:	bl	401400 <strlen@plt>
  402d18:	ldrb	w19, [x20, x0]
  402d1c:	mov	w25, #0x1                   	// #1
  402d20:	cbz	w19, 402cb4 <ferror@plt+0x1564>
  402d24:	b	402c9c <ferror@plt+0x154c>
  402d28:	mov	w25, #0x1                   	// #1
  402d2c:	ldp	x21, x22, [sp, #32]
  402d30:	b	402c68 <ferror@plt+0x1518>
  402d34:	ldp	x21, x22, [sp, #32]
  402d38:	b	402c68 <ferror@plt+0x1518>
  402d3c:	ldp	x21, x22, [sp, #32]
  402d40:	b	402c68 <ferror@plt+0x1518>
  402d44:	ldp	x21, x22, [sp, #32]
  402d48:	b	402c68 <ferror@plt+0x1518>
  402d4c:	ldp	x21, x22, [sp, #32]
  402d50:	b	402c68 <ferror@plt+0x1518>
  402d54:	stp	x29, x30, [sp, #-48]!
  402d58:	mov	x29, sp
  402d5c:	stp	x19, x20, [sp, #16]
  402d60:	mov	x20, x0
  402d64:	mov	w2, #0x5                   	// #5
  402d68:	mov	x1, x0
  402d6c:	mov	x0, #0x0                   	// #0
  402d70:	bl	4016d0 <dcgettext@plt>
  402d74:	mov	x19, x0
  402d78:	cmp	x20, x0
  402d7c:	b.eq	402d90 <ferror@plt+0x1640>  // b.none
  402d80:	mov	x1, x20
  402d84:	bl	40246c <ferror@plt+0xd1c>
  402d88:	and	w0, w0, #0xff
  402d8c:	cbz	w0, 402da0 <ferror@plt+0x1650>
  402d90:	mov	x0, x19
  402d94:	ldp	x19, x20, [sp, #16]
  402d98:	ldp	x29, x30, [sp], #48
  402d9c:	ret
  402da0:	str	x21, [sp, #32]
  402da4:	mov	x0, x19
  402da8:	bl	401400 <strlen@plt>
  402dac:	mov	x21, x0
  402db0:	mov	x0, x20
  402db4:	bl	401400 <strlen@plt>
  402db8:	add	x0, x21, x0
  402dbc:	add	x0, x0, #0x4
  402dc0:	bl	4035d4 <ferror@plt+0x1e84>
  402dc4:	mov	x21, x0
  402dc8:	mov	x3, x20
  402dcc:	mov	x2, x19
  402dd0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402dd4:	add	x1, x1, #0x1c8
  402dd8:	bl	401460 <sprintf@plt>
  402ddc:	mov	x19, x21
  402de0:	ldr	x21, [sp, #32]
  402de4:	b	402d90 <ferror@plt+0x1640>
  402de8:	stp	x29, x30, [sp, #-80]!
  402dec:	mov	x29, sp
  402df0:	stp	x19, x20, [sp, #16]
  402df4:	stp	x21, x22, [sp, #32]
  402df8:	stp	x23, x24, [sp, #48]
  402dfc:	stp	x25, x26, [sp, #64]
  402e00:	mov	x20, x0
  402e04:	mov	x19, x1
  402e08:	mov	w2, #0x5                   	// #5
  402e0c:	mov	x1, x0
  402e10:	mov	x0, #0x0                   	// #0
  402e14:	bl	4016d0 <dcgettext@plt>
  402e18:	mov	x21, x0
  402e1c:	bl	4038d4 <ferror@plt+0x2184>
  402e20:	mov	x22, x0
  402e24:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402e28:	add	x1, x1, #0x1d0
  402e2c:	bl	403810 <ferror@plt+0x20c0>
  402e30:	cbnz	w0, 402e8c <ferror@plt+0x173c>
  402e34:	mov	x25, x19
  402e38:	mov	x22, #0x0                   	// #0
  402e3c:	mov	x24, #0x0                   	// #0
  402e40:	mov	x23, x19
  402e44:	cbz	x19, 402f48 <ferror@plt+0x17f8>
  402e48:	mov	x1, x20
  402e4c:	mov	x0, x21
  402e50:	bl	401600 <strcmp@plt>
  402e54:	cbnz	w0, 402f54 <ferror@plt+0x1804>
  402e58:	cmp	x24, #0x0
  402e5c:	ccmp	x24, x23, #0x4, ne  // ne = any
  402e60:	b.ne	403010 <ferror@plt+0x18c0>  // b.any
  402e64:	cmp	x22, #0x0
  402e68:	ccmp	x22, x23, #0x4, ne  // ne = any
  402e6c:	b.ne	40301c <ferror@plt+0x18cc>  // b.any
  402e70:	mov	x0, x23
  402e74:	ldp	x19, x20, [sp, #16]
  402e78:	ldp	x21, x22, [sp, #32]
  402e7c:	ldp	x23, x24, [sp, #48]
  402e80:	ldp	x25, x26, [sp, #64]
  402e84:	ldp	x29, x30, [sp], #80
  402e88:	ret
  402e8c:	adrp	x26, 406000 <ferror@plt+0x48b0>
  402e90:	add	x26, x26, #0x1d0
  402e94:	mov	x2, x22
  402e98:	mov	x1, x26
  402e9c:	mov	x0, x19
  402ea0:	bl	403760 <ferror@plt+0x2010>
  402ea4:	mov	x24, x0
  402ea8:	mov	x0, x22
  402eac:	bl	401400 <strlen@plt>
  402eb0:	mov	x25, x0
  402eb4:	add	x0, x0, #0xb
  402eb8:	bl	4035d4 <ferror@plt+0x1e84>
  402ebc:	mov	x23, x0
  402ec0:	mov	x2, x25
  402ec4:	mov	x1, x22
  402ec8:	bl	4013e0 <memcpy@plt>
  402ecc:	add	x1, x23, x25
  402ed0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  402ed4:	add	x0, x0, #0x1d8
  402ed8:	ldr	x2, [x0]
  402edc:	str	x2, [x23, x25]
  402ee0:	ldur	w0, [x0, #7]
  402ee4:	stur	w0, [x1, #7]
  402ee8:	mov	x2, x23
  402eec:	mov	x1, x26
  402ef0:	mov	x0, x19
  402ef4:	bl	403760 <ferror@plt+0x2010>
  402ef8:	mov	x22, x0
  402efc:	mov	x0, x23
  402f00:	bl	401640 <free@plt>
  402f04:	cbz	x22, 402f30 <ferror@plt+0x17e0>
  402f08:	mov	w1, #0x3f                  	// #63
  402f0c:	mov	x0, x22
  402f10:	bl	401670 <strchr@plt>
  402f14:	cbz	x0, 402f3c <ferror@plt+0x17ec>
  402f18:	mov	x0, x22
  402f1c:	bl	401640 <free@plt>
  402f20:	mov	x19, x24
  402f24:	mov	x25, #0x0                   	// #0
  402f28:	mov	x22, #0x0                   	// #0
  402f2c:	b	402e40 <ferror@plt+0x16f0>
  402f30:	mov	x25, x22
  402f34:	mov	x19, x24
  402f38:	b	402e40 <ferror@plt+0x16f0>
  402f3c:	mov	x25, x22
  402f40:	mov	x19, x24
  402f44:	b	402e40 <ferror@plt+0x16f0>
  402f48:	cmp	x25, #0x0
  402f4c:	csel	x23, x25, x20, ne  // ne = any
  402f50:	b	402e48 <ferror@plt+0x16f8>
  402f54:	mov	x1, x20
  402f58:	mov	x0, x21
  402f5c:	bl	40246c <ferror@plt+0xd1c>
  402f60:	and	w0, w0, #0xff
  402f64:	cbnz	w0, 402f98 <ferror@plt+0x1848>
  402f68:	cbz	x19, 402f80 <ferror@plt+0x1830>
  402f6c:	mov	x1, x19
  402f70:	mov	x0, x21
  402f74:	bl	40246c <ferror@plt+0xd1c>
  402f78:	and	w0, w0, #0xff
  402f7c:	cbnz	w0, 402f98 <ferror@plt+0x1848>
  402f80:	cbz	x25, 402fb8 <ferror@plt+0x1868>
  402f84:	mov	x1, x25
  402f88:	mov	x0, x21
  402f8c:	bl	40246c <ferror@plt+0xd1c>
  402f90:	and	w0, w0, #0xff
  402f94:	cbz	w0, 402fb8 <ferror@plt+0x1868>
  402f98:	cbz	x24, 402fa4 <ferror@plt+0x1854>
  402f9c:	mov	x0, x24
  402fa0:	bl	401640 <free@plt>
  402fa4:	mov	x23, x21
  402fa8:	cbz	x22, 402e70 <ferror@plt+0x1720>
  402fac:	mov	x0, x22
  402fb0:	bl	401640 <free@plt>
  402fb4:	b	402e70 <ferror@plt+0x1720>
  402fb8:	mov	x0, x21
  402fbc:	bl	401400 <strlen@plt>
  402fc0:	mov	x19, x0
  402fc4:	mov	x0, x23
  402fc8:	bl	401400 <strlen@plt>
  402fcc:	add	x0, x19, x0
  402fd0:	add	x0, x0, #0x4
  402fd4:	bl	4035d4 <ferror@plt+0x1e84>
  402fd8:	mov	x19, x0
  402fdc:	mov	x3, x23
  402fe0:	mov	x2, x21
  402fe4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  402fe8:	add	x1, x1, #0x1c8
  402fec:	bl	401460 <sprintf@plt>
  402ff0:	cbz	x24, 402ffc <ferror@plt+0x18ac>
  402ff4:	mov	x0, x24
  402ff8:	bl	401640 <free@plt>
  402ffc:	mov	x23, x19
  403000:	cbz	x22, 402e70 <ferror@plt+0x1720>
  403004:	mov	x0, x22
  403008:	bl	401640 <free@plt>
  40300c:	b	402e70 <ferror@plt+0x1720>
  403010:	mov	x0, x24
  403014:	bl	401640 <free@plt>
  403018:	b	402e64 <ferror@plt+0x1714>
  40301c:	mov	x0, x22
  403020:	bl	401640 <free@plt>
  403024:	b	402e70 <ferror@plt+0x1720>
  403028:	stp	x29, x30, [sp, #-32]!
  40302c:	mov	x29, sp
  403030:	stp	x19, x20, [sp, #16]
  403034:	mov	x19, x0
  403038:	mov	x20, x1
  40303c:	mov	x2, x1
  403040:	mov	w1, #0x0                   	// #0
  403044:	bl	4016b0 <memchr@plt>
  403048:	sub	x19, x0, x19
  40304c:	cmp	x0, #0x0
  403050:	csinc	x0, x20, x19, eq  // eq = none
  403054:	ldp	x19, x20, [sp, #16]
  403058:	ldp	x29, x30, [sp], #32
  40305c:	ret
  403060:	stp	x29, x30, [sp, #-160]!
  403064:	mov	x29, sp
  403068:	stp	x21, x22, [sp, #32]
  40306c:	mov	w21, w1
  403070:	bl	401580 <strdup@plt>
  403074:	cbz	x0, 4030dc <ferror@plt+0x198c>
  403078:	stp	x19, x20, [sp, #16]
  40307c:	mov	x20, x0
  403080:	bl	401660 <__ctype_get_mb_cur_max@plt>
  403084:	cmp	x0, #0x1
  403088:	b.ls	4034dc <ferror@plt+0x1d8c>  // b.plast
  40308c:	stp	x25, x26, [sp, #64]
  403090:	cbnz	w21, 4030ec <ferror@plt+0x199c>
  403094:	str	x20, [sp, #112]
  403098:	mov	x0, x20
  40309c:	bl	401400 <strlen@plt>
  4030a0:	add	x26, x20, x0
  4030a4:	str	x26, [sp, #88]
  4030a8:	strb	wzr, [sp, #96]
  4030ac:	stur	xzr, [sp, #100]
  4030b0:	strb	wzr, [sp, #108]
  4030b4:	mov	x19, x20
  4030b8:	mov	w21, #0x0                   	// #0
  4030bc:	cmp	x26, x20
  4030c0:	b.ls	403568 <ferror@plt+0x1e18>  // b.plast
  4030c4:	stp	x23, x24, [sp, #48]
  4030c8:	mov	w23, #0x1                   	// #1
  4030cc:	add	x24, sp, #0x64
  4030d0:	adrp	x25, 406000 <ferror@plt+0x48b0>
  4030d4:	add	x25, x25, #0x258
  4030d8:	b	403324 <ferror@plt+0x1bd4>
  4030dc:	stp	x19, x20, [sp, #16]
  4030e0:	stp	x23, x24, [sp, #48]
  4030e4:	stp	x25, x26, [sp, #64]
  4030e8:	bl	403570 <ferror@plt+0x1e20>
  4030ec:	str	x20, [sp, #112]
  4030f0:	mov	x0, x20
  4030f4:	bl	401400 <strlen@plt>
  4030f8:	add	x26, x20, x0
  4030fc:	str	x26, [sp, #88]
  403100:	strb	wzr, [sp, #96]
  403104:	stur	xzr, [sp, #100]
  403108:	strb	wzr, [sp, #108]
  40310c:	mov	x19, x20
  403110:	cmp	x26, x20
  403114:	b.ls	4032ac <ferror@plt+0x1b5c>  // b.plast
  403118:	stp	x23, x24, [sp, #48]
  40311c:	mov	w23, #0x1                   	// #1
  403120:	add	x24, sp, #0x64
  403124:	adrp	x25, 406000 <ferror@plt+0x48b0>
  403128:	add	x25, x25, #0x258
  40312c:	b	403204 <ferror@plt+0x1ab4>
  403130:	mov	x0, x24
  403134:	bl	4015c0 <mbsinit@plt>
  403138:	cbz	w0, 4031a0 <ferror@plt+0x1a50>
  40313c:	strb	w23, [sp, #96]
  403140:	mov	x3, x24
  403144:	sub	x2, x26, x19
  403148:	mov	x1, x19
  40314c:	add	x0, sp, #0x84
  403150:	bl	40379c <ferror@plt+0x204c>
  403154:	str	x0, [sp, #120]
  403158:	cmn	x0, #0x1
  40315c:	b.eq	4031c0 <ferror@plt+0x1a70>  // b.none
  403160:	cmn	x0, #0x2
  403164:	b.eq	403240 <ferror@plt+0x1af0>  // b.none
  403168:	cbnz	x0, 403188 <ferror@plt+0x1a38>
  40316c:	mov	x0, #0x1                   	// #1
  403170:	str	x0, [sp, #120]
  403174:	ldr	x0, [sp, #112]
  403178:	ldrb	w0, [x0]
  40317c:	cbnz	w0, 403258 <ferror@plt+0x1b08>
  403180:	ldr	w0, [sp, #132]
  403184:	cbnz	w0, 403278 <ferror@plt+0x1b28>
  403188:	strb	w23, [sp, #128]
  40318c:	mov	x0, x24
  403190:	bl	4015c0 <mbsinit@plt>
  403194:	cbz	w0, 4031cc <ferror@plt+0x1a7c>
  403198:	strb	wzr, [sp, #96]
  40319c:	b	4031cc <ferror@plt+0x1a7c>
  4031a0:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4031a4:	add	x3, x3, #0x210
  4031a8:	mov	w2, #0x8e                  	// #142
  4031ac:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4031b0:	add	x1, x1, #0x200
  4031b4:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4031b8:	add	x0, x0, #0x180
  4031bc:	bl	4016f0 <__assert_fail@plt>
  4031c0:	mov	x0, #0x1                   	// #1
  4031c4:	str	x0, [sp, #120]
  4031c8:	strb	wzr, [sp, #128]
  4031cc:	strb	w23, [sp, #108]
  4031d0:	ldrb	w0, [sp, #128]
  4031d4:	cbz	w0, 4032a8 <ferror@plt+0x1b58>
  4031d8:	ldr	w0, [sp, #132]
  4031dc:	bl	4014d0 <iswspace@plt>
  4031e0:	cbz	w0, 403298 <ferror@plt+0x1b48>
  4031e4:	ldr	x19, [sp, #112]
  4031e8:	ldr	x0, [sp, #120]
  4031ec:	add	x19, x19, x0
  4031f0:	str	x19, [sp, #112]
  4031f4:	strb	wzr, [sp, #108]
  4031f8:	ldr	x26, [sp, #88]
  4031fc:	cmp	x19, x26
  403200:	b.cs	4032a0 <ferror@plt+0x1b50>  // b.hs, b.nlast
  403204:	ldrb	w1, [sp, #108]
  403208:	cbnz	w1, 4031d0 <ferror@plt+0x1a80>
  40320c:	ldrb	w0, [sp, #96]
  403210:	cbnz	w0, 403140 <ferror@plt+0x19f0>
  403214:	ldrb	w1, [x19]
  403218:	ubfx	x0, x1, #5, #3
  40321c:	ldr	w0, [x25, x0, lsl #2]
  403220:	lsr	w0, w0, w1
  403224:	tbz	w0, #0, 403130 <ferror@plt+0x19e0>
  403228:	mov	x0, #0x1                   	// #1
  40322c:	str	x0, [sp, #120]
  403230:	ldrb	w1, [x19]
  403234:	str	w1, [sp, #132]
  403238:	strb	w0, [sp, #128]
  40323c:	b	4031cc <ferror@plt+0x1a7c>
  403240:	ldr	x0, [sp, #88]
  403244:	ldr	x1, [sp, #112]
  403248:	sub	x0, x0, x1
  40324c:	str	x0, [sp, #120]
  403250:	strb	wzr, [sp, #128]
  403254:	b	4031cc <ferror@plt+0x1a7c>
  403258:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40325c:	add	x3, x3, #0x210
  403260:	mov	w2, #0xa9                  	// #169
  403264:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403268:	add	x1, x1, #0x200
  40326c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403270:	add	x0, x0, #0x198
  403274:	bl	4016f0 <__assert_fail@plt>
  403278:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40327c:	add	x3, x3, #0x210
  403280:	mov	w2, #0xaa                  	// #170
  403284:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403288:	add	x1, x1, #0x200
  40328c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403290:	add	x0, x0, #0x1b0
  403294:	bl	4016f0 <__assert_fail@plt>
  403298:	ldp	x23, x24, [sp, #48]
  40329c:	b	4032ac <ferror@plt+0x1b5c>
  4032a0:	ldp	x23, x24, [sp, #48]
  4032a4:	b	4032ac <ferror@plt+0x1b5c>
  4032a8:	ldp	x23, x24, [sp, #48]
  4032ac:	ldr	x19, [sp, #112]
  4032b0:	mov	x0, x19
  4032b4:	bl	401400 <strlen@plt>
  4032b8:	add	x2, x0, #0x1
  4032bc:	mov	x1, x19
  4032c0:	mov	x0, x20
  4032c4:	bl	4013f0 <memmove@plt>
  4032c8:	cmp	w21, #0x1
  4032cc:	b.ne	403094 <ferror@plt+0x1944>  // b.any
  4032d0:	ldp	x25, x26, [sp, #64]
  4032d4:	mov	x0, x20
  4032d8:	ldp	x19, x20, [sp, #16]
  4032dc:	ldp	x21, x22, [sp, #32]
  4032e0:	ldp	x29, x30, [sp], #160
  4032e4:	ret
  4032e8:	ldrb	w0, [sp, #128]
  4032ec:	mov	w21, #0x1                   	// #1
  4032f0:	cbz	w0, 403304 <ferror@plt+0x1bb4>
  4032f4:	ldr	w0, [sp, #132]
  4032f8:	bl	4014d0 <iswspace@plt>
  4032fc:	cmp	w0, #0x0
  403300:	cset	w21, eq  // eq = none
  403304:	ldr	x19, [sp, #112]
  403308:	ldr	x0, [sp, #120]
  40330c:	add	x19, x19, x0
  403310:	str	x19, [sp, #112]
  403314:	strb	wzr, [sp, #108]
  403318:	ldr	x26, [sp, #88]
  40331c:	cmp	x19, x26
  403320:	b.cs	4034b8 <ferror@plt+0x1d68>  // b.hs, b.nlast
  403324:	ldrb	w1, [sp, #108]
  403328:	cbnz	w1, 403360 <ferror@plt+0x1c10>
  40332c:	ldrb	w0, [sp, #96]
  403330:	cbnz	w0, 4033d0 <ferror@plt+0x1c80>
  403334:	ldrb	w1, [x19]
  403338:	ubfx	x0, x1, #5, #3
  40333c:	ldr	w0, [x25, x0, lsl #2]
  403340:	lsr	w0, w0, w1
  403344:	tbz	w0, #0, 4033c0 <ferror@plt+0x1c70>
  403348:	mov	x0, #0x1                   	// #1
  40334c:	str	x0, [sp, #120]
  403350:	ldrb	w1, [x19]
  403354:	str	w1, [sp, #132]
  403358:	strb	w0, [sp, #128]
  40335c:	strb	w23, [sp, #108]
  403360:	cbz	w21, 4032e8 <ferror@plt+0x1b98>
  403364:	cmp	w21, #0x1
  403368:	b.eq	40337c <ferror@plt+0x1c2c>  // b.none
  40336c:	cmp	w21, #0x2
  403370:	b.eq	40339c <ferror@plt+0x1c4c>  // b.none
  403374:	mov	w21, #0x1                   	// #1
  403378:	b	403304 <ferror@plt+0x1bb4>
  40337c:	ldrb	w0, [sp, #128]
  403380:	cbz	w0, 403304 <ferror@plt+0x1bb4>
  403384:	ldr	w0, [sp, #132]
  403388:	bl	4014d0 <iswspace@plt>
  40338c:	cbz	w0, 403304 <ferror@plt+0x1bb4>
  403390:	ldr	x22, [sp, #112]
  403394:	mov	w21, #0x2                   	// #2
  403398:	b	403304 <ferror@plt+0x1bb4>
  40339c:	ldrb	w0, [sp, #128]
  4033a0:	cbz	w0, 4033b8 <ferror@plt+0x1c68>
  4033a4:	ldr	w0, [sp, #132]
  4033a8:	bl	4014d0 <iswspace@plt>
  4033ac:	cmp	w0, #0x0
  4033b0:	csinc	w21, w21, wzr, ne  // ne = any
  4033b4:	b	403304 <ferror@plt+0x1bb4>
  4033b8:	mov	w21, #0x1                   	// #1
  4033bc:	b	403304 <ferror@plt+0x1bb4>
  4033c0:	mov	x0, x24
  4033c4:	bl	4015c0 <mbsinit@plt>
  4033c8:	cbz	w0, 403430 <ferror@plt+0x1ce0>
  4033cc:	strb	w23, [sp, #96]
  4033d0:	mov	x3, x24
  4033d4:	sub	x2, x26, x19
  4033d8:	mov	x1, x19
  4033dc:	add	x0, sp, #0x84
  4033e0:	bl	40379c <ferror@plt+0x204c>
  4033e4:	str	x0, [sp, #120]
  4033e8:	cmn	x0, #0x1
  4033ec:	b.eq	403450 <ferror@plt+0x1d00>  // b.none
  4033f0:	cmn	x0, #0x2
  4033f4:	b.eq	403460 <ferror@plt+0x1d10>  // b.none
  4033f8:	cbnz	x0, 403418 <ferror@plt+0x1cc8>
  4033fc:	mov	x0, #0x1                   	// #1
  403400:	str	x0, [sp, #120]
  403404:	ldr	x0, [sp, #112]
  403408:	ldrb	w0, [x0]
  40340c:	cbnz	w0, 403478 <ferror@plt+0x1d28>
  403410:	ldr	w0, [sp, #132]
  403414:	cbnz	w0, 403498 <ferror@plt+0x1d48>
  403418:	strb	w23, [sp, #128]
  40341c:	mov	x0, x24
  403420:	bl	4015c0 <mbsinit@plt>
  403424:	cbz	w0, 40335c <ferror@plt+0x1c0c>
  403428:	strb	wzr, [sp, #96]
  40342c:	b	40335c <ferror@plt+0x1c0c>
  403430:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403434:	add	x3, x3, #0x210
  403438:	mov	w2, #0x8e                  	// #142
  40343c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403440:	add	x1, x1, #0x200
  403444:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403448:	add	x0, x0, #0x180
  40344c:	bl	4016f0 <__assert_fail@plt>
  403450:	mov	x0, #0x1                   	// #1
  403454:	str	x0, [sp, #120]
  403458:	strb	wzr, [sp, #128]
  40345c:	b	40335c <ferror@plt+0x1c0c>
  403460:	ldr	x0, [sp, #88]
  403464:	ldr	x1, [sp, #112]
  403468:	sub	x0, x0, x1
  40346c:	str	x0, [sp, #120]
  403470:	strb	wzr, [sp, #128]
  403474:	b	40335c <ferror@plt+0x1c0c>
  403478:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40347c:	add	x3, x3, #0x210
  403480:	mov	w2, #0xa9                  	// #169
  403484:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403488:	add	x1, x1, #0x200
  40348c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403490:	add	x0, x0, #0x198
  403494:	bl	4016f0 <__assert_fail@plt>
  403498:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40349c:	add	x3, x3, #0x210
  4034a0:	mov	w2, #0xaa                  	// #170
  4034a4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4034a8:	add	x1, x1, #0x200
  4034ac:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4034b0:	add	x0, x0, #0x1b0
  4034b4:	bl	4016f0 <__assert_fail@plt>
  4034b8:	cmp	w21, #0x2
  4034bc:	b.eq	4034cc <ferror@plt+0x1d7c>  // b.none
  4034c0:	ldp	x23, x24, [sp, #48]
  4034c4:	ldp	x25, x26, [sp, #64]
  4034c8:	b	4032d4 <ferror@plt+0x1b84>
  4034cc:	strb	wzr, [x22]
  4034d0:	ldp	x23, x24, [sp, #48]
  4034d4:	ldp	x25, x26, [sp, #64]
  4034d8:	b	4032d4 <ferror@plt+0x1b84>
  4034dc:	cbz	w21, 403528 <ferror@plt+0x1dd8>
  4034e0:	ldrb	w19, [x20]
  4034e4:	cbz	w19, 403560 <ferror@plt+0x1e10>
  4034e8:	bl	401630 <__ctype_b_loc@plt>
  4034ec:	ldr	x1, [x0]
  4034f0:	mov	x22, x20
  4034f4:	and	x19, x19, #0xff
  4034f8:	ldrh	w0, [x1, x19, lsl #1]
  4034fc:	tbz	w0, #13, 403508 <ferror@plt+0x1db8>
  403500:	ldrb	w19, [x22, #1]!
  403504:	cbnz	w19, 4034f4 <ferror@plt+0x1da4>
  403508:	mov	x0, x22
  40350c:	bl	401400 <strlen@plt>
  403510:	add	x2, x0, #0x1
  403514:	mov	x1, x22
  403518:	mov	x0, x20
  40351c:	bl	4013f0 <memmove@plt>
  403520:	cmp	w21, #0x1
  403524:	b.eq	4032d4 <ferror@plt+0x1b84>  // b.none
  403528:	mov	x0, x20
  40352c:	bl	401400 <strlen@plt>
  403530:	sub	x19, x0, #0x1
  403534:	adds	x19, x20, x19
  403538:	b.cs	4032d4 <ferror@plt+0x1b84>  // b.hs, b.nlast
  40353c:	bl	401630 <__ctype_b_loc@plt>
  403540:	ldr	x1, [x0]
  403544:	ldrb	w0, [x19]
  403548:	ldrh	w0, [x1, x0, lsl #1]
  40354c:	tbz	w0, #13, 4032d4 <ferror@plt+0x1b84>
  403550:	strb	wzr, [x19], #-1
  403554:	cmp	x20, x19
  403558:	b.ls	403544 <ferror@plt+0x1df4>  // b.plast
  40355c:	b	4032d4 <ferror@plt+0x1b84>
  403560:	mov	x22, x20
  403564:	b	403508 <ferror@plt+0x1db8>
  403568:	ldp	x25, x26, [sp, #64]
  40356c:	b	4032d4 <ferror@plt+0x1b84>
  403570:	stp	x29, x30, [sp, #-32]!
  403574:	mov	x29, sp
  403578:	str	x19, [sp, #16]
  40357c:	adrp	x0, 417000 <ferror@plt+0x158b0>
  403580:	ldr	w19, [x0, #472]
  403584:	mov	w2, #0x5                   	// #5
  403588:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40358c:	add	x1, x1, #0x228
  403590:	mov	x0, #0x0                   	// #0
  403594:	bl	4016d0 <dcgettext@plt>
  403598:	mov	x2, x0
  40359c:	mov	w1, #0x0                   	// #0
  4035a0:	mov	w0, w19
  4035a4:	bl	401430 <error@plt>
  4035a8:	mov	w0, #0x1                   	// #1
  4035ac:	bl	401420 <exit@plt>
  4035b0:	stp	x29, x30, [sp, #-16]!
  4035b4:	mov	x29, sp
  4035b8:	cbnz	x0, 4035d0 <ferror@plt+0x1e80>
  4035bc:	mov	x0, #0x1                   	// #1
  4035c0:	bl	4014f0 <malloc@plt>
  4035c4:	cbz	x0, 4035d0 <ferror@plt+0x1e80>
  4035c8:	ldp	x29, x30, [sp], #16
  4035cc:	ret
  4035d0:	bl	403570 <ferror@plt+0x1e20>
  4035d4:	stp	x29, x30, [sp, #-32]!
  4035d8:	mov	x29, sp
  4035dc:	str	x19, [sp, #16]
  4035e0:	mov	x19, x0
  4035e4:	bl	4014f0 <malloc@plt>
  4035e8:	cbz	x0, 4035f8 <ferror@plt+0x1ea8>
  4035ec:	ldr	x19, [sp, #16]
  4035f0:	ldp	x29, x30, [sp], #32
  4035f4:	ret
  4035f8:	mov	x0, x19
  4035fc:	bl	4035b0 <ferror@plt+0x1e60>
  403600:	b	4035ec <ferror@plt+0x1e9c>
  403604:	stp	x29, x30, [sp, #-32]!
  403608:	mov	x29, sp
  40360c:	str	x19, [sp, #16]
  403610:	umulh	x2, x0, x1
  403614:	cbnz	x2, 403634 <ferror@plt+0x1ee4>
  403618:	mul	x19, x0, x1
  40361c:	mov	x0, x19
  403620:	bl	4014f0 <malloc@plt>
  403624:	cbz	x0, 403638 <ferror@plt+0x1ee8>
  403628:	ldr	x19, [sp, #16]
  40362c:	ldp	x29, x30, [sp], #32
  403630:	ret
  403634:	bl	403570 <ferror@plt+0x1e20>
  403638:	mov	x0, x19
  40363c:	bl	4035b0 <ferror@plt+0x1e60>
  403640:	b	403628 <ferror@plt+0x1ed8>
  403644:	stp	x29, x30, [sp, #-32]!
  403648:	mov	x29, sp
  40364c:	stp	x19, x20, [sp, #16]
  403650:	mov	x20, x0
  403654:	bl	4035d4 <ferror@plt+0x1e84>
  403658:	mov	x19, x0
  40365c:	mov	x2, x20
  403660:	mov	w1, #0x0                   	// #0
  403664:	bl	401540 <memset@plt>
  403668:	mov	x0, x19
  40366c:	ldp	x19, x20, [sp, #16]
  403670:	ldp	x29, x30, [sp], #32
  403674:	ret
  403678:	stp	x29, x30, [sp, #-32]!
  40367c:	mov	x29, sp
  403680:	str	x19, [sp, #16]
  403684:	mov	x19, x0
  403688:	bl	401550 <calloc@plt>
  40368c:	cbz	x0, 40369c <ferror@plt+0x1f4c>
  403690:	ldr	x19, [sp, #16]
  403694:	ldp	x29, x30, [sp], #32
  403698:	ret
  40369c:	mov	x0, x19
  4036a0:	bl	4035b0 <ferror@plt+0x1e60>
  4036a4:	b	403690 <ferror@plt+0x1f40>
  4036a8:	stp	x29, x30, [sp, #-32]!
  4036ac:	mov	x29, sp
  4036b0:	str	x19, [sp, #16]
  4036b4:	mov	x19, x1
  4036b8:	cbz	x0, 4036d0 <ferror@plt+0x1f80>
  4036bc:	bl	401560 <realloc@plt>
  4036c0:	cbz	x0, 4036dc <ferror@plt+0x1f8c>
  4036c4:	ldr	x19, [sp, #16]
  4036c8:	ldp	x29, x30, [sp], #32
  4036cc:	ret
  4036d0:	mov	x0, x1
  4036d4:	bl	4035d4 <ferror@plt+0x1e84>
  4036d8:	b	4036c4 <ferror@plt+0x1f74>
  4036dc:	mov	x0, x19
  4036e0:	bl	4035b0 <ferror@plt+0x1e60>
  4036e4:	b	4036c4 <ferror@plt+0x1f74>
  4036e8:	stp	x29, x30, [sp, #-32]!
  4036ec:	mov	x29, sp
  4036f0:	str	x19, [sp, #16]
  4036f4:	bl	4051f4 <ferror@plt+0x3aa4>
  4036f8:	mov	w19, w0
  4036fc:	tbnz	w0, #31, 403710 <ferror@plt+0x1fc0>
  403700:	mov	w0, w19
  403704:	ldr	x19, [sp, #16]
  403708:	ldp	x29, x30, [sp], #32
  40370c:	ret
  403710:	bl	401700 <__errno_location@plt>
  403714:	ldr	w0, [x0]
  403718:	cmp	w0, #0xc
  40371c:	b.ne	403700 <ferror@plt+0x1fb0>  // b.any
  403720:	bl	403570 <ferror@plt+0x1e20>
  403724:	stp	x29, x30, [sp, #-32]!
  403728:	mov	x29, sp
  40372c:	str	x19, [sp, #16]
  403730:	bl	405430 <ferror@plt+0x3ce0>
  403734:	mov	x19, x0
  403738:	cbz	x0, 40374c <ferror@plt+0x1ffc>
  40373c:	mov	x0, x19
  403740:	ldr	x19, [sp, #16]
  403744:	ldp	x29, x30, [sp], #32
  403748:	ret
  40374c:	bl	401700 <__errno_location@plt>
  403750:	ldr	w0, [x0]
  403754:	cmp	w0, #0xc
  403758:	b.ne	40373c <ferror@plt+0x1fec>  // b.any
  40375c:	bl	403570 <ferror@plt+0x1e20>
  403760:	stp	x29, x30, [sp, #-32]!
  403764:	mov	x29, sp
  403768:	str	x19, [sp, #16]
  40376c:	bl	405628 <ferror@plt+0x3ed8>
  403770:	mov	x19, x0
  403774:	cbz	x0, 403788 <ferror@plt+0x2038>
  403778:	mov	x0, x19
  40377c:	ldr	x19, [sp, #16]
  403780:	ldp	x29, x30, [sp], #32
  403784:	ret
  403788:	bl	401700 <__errno_location@plt>
  40378c:	ldr	w0, [x0]
  403790:	cmp	w0, #0xc
  403794:	b.ne	403778 <ferror@plt+0x2028>  // b.any
  403798:	bl	403570 <ferror@plt+0x1e20>
  40379c:	stp	x29, x30, [sp, #-64]!
  4037a0:	mov	x29, sp
  4037a4:	stp	x19, x20, [sp, #16]
  4037a8:	stp	x21, x22, [sp, #32]
  4037ac:	mov	x19, x0
  4037b0:	mov	x22, x1
  4037b4:	mov	x21, x2
  4037b8:	cmp	x0, #0x0
  4037bc:	add	x0, sp, #0x3c
  4037c0:	csel	x19, x0, x19, eq  // eq = none
  4037c4:	mov	x0, x19
  4037c8:	bl	4013d0 <mbrtowc@plt>
  4037cc:	mov	x20, x0
  4037d0:	cmp	x21, #0x0
  4037d4:	ccmn	x0, #0x3, #0x0, ne  // ne = any
  4037d8:	b.hi	4037f0 <ferror@plt+0x20a0>  // b.pmore
  4037dc:	mov	x0, x20
  4037e0:	ldp	x19, x20, [sp, #16]
  4037e4:	ldp	x21, x22, [sp, #32]
  4037e8:	ldp	x29, x30, [sp], #64
  4037ec:	ret
  4037f0:	mov	w0, #0x0                   	// #0
  4037f4:	bl	403870 <ferror@plt+0x2120>
  4037f8:	and	w0, w0, #0xff
  4037fc:	cbnz	w0, 4037dc <ferror@plt+0x208c>
  403800:	ldrb	w0, [x22]
  403804:	str	w0, [x19]
  403808:	mov	x20, #0x1                   	// #1
  40380c:	b	4037dc <ferror@plt+0x208c>
  403810:	cmp	x0, x1
  403814:	b.eq	403868 <ferror@plt+0x2118>  // b.none
  403818:	mov	x4, #0x0                   	// #0
  40381c:	ldrb	w2, [x0, x4]
  403820:	sub	w5, w2, #0x41
  403824:	add	w3, w2, #0x20
  403828:	cmp	w5, #0x1a
  40382c:	csel	w2, w3, w2, cc  // cc = lo, ul, last
  403830:	ldrb	w3, [x1, x4]
  403834:	sub	w6, w3, #0x41
  403838:	add	w5, w3, #0x20
  40383c:	cmp	w6, #0x1a
  403840:	csel	w3, w5, w3, cc  // cc = lo, ul, last
  403844:	and	w5, w3, #0xff
  403848:	ands	w6, w2, #0xff
  40384c:	b.eq	40385c <ferror@plt+0x210c>  // b.none
  403850:	add	x4, x4, #0x1
  403854:	cmp	w6, w5
  403858:	b.eq	40381c <ferror@plt+0x20cc>  // b.none
  40385c:	and	w2, w2, #0xff
  403860:	sub	w0, w2, w3, uxtb
  403864:	ret
  403868:	mov	w0, #0x0                   	// #0
  40386c:	b	403864 <ferror@plt+0x2114>
  403870:	stp	x29, x30, [sp, #-32]!
  403874:	mov	x29, sp
  403878:	mov	x1, #0x0                   	// #0
  40387c:	bl	401740 <setlocale@plt>
  403880:	mov	w1, #0x1                   	// #1
  403884:	cbz	x0, 4038c0 <ferror@plt+0x2170>
  403888:	str	x19, [sp, #16]
  40388c:	mov	x19, x0
  403890:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403894:	add	x1, x1, #0x240
  403898:	bl	401600 <strcmp@plt>
  40389c:	mov	w1, #0x0                   	// #0
  4038a0:	cbz	w0, 4038cc <ferror@plt+0x217c>
  4038a4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4038a8:	add	x1, x1, #0x248
  4038ac:	mov	x0, x19
  4038b0:	bl	401600 <strcmp@plt>
  4038b4:	cmp	w0, #0x0
  4038b8:	cset	w1, ne  // ne = any
  4038bc:	ldr	x19, [sp, #16]
  4038c0:	mov	w0, w1
  4038c4:	ldp	x29, x30, [sp], #32
  4038c8:	ret
  4038cc:	ldr	x19, [sp, #16]
  4038d0:	b	4038c0 <ferror@plt+0x2170>
  4038d4:	stp	x29, x30, [sp, #-16]!
  4038d8:	mov	x29, sp
  4038dc:	mov	w0, #0xe                   	// #14
  4038e0:	bl	4014e0 <nl_langinfo@plt>
  4038e4:	cbz	x0, 403904 <ferror@plt+0x21b4>
  4038e8:	ldrb	w2, [x0]
  4038ec:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4038f0:	add	x1, x1, #0x250
  4038f4:	cmp	w2, #0x0
  4038f8:	csel	x0, x1, x0, eq  // eq = none
  4038fc:	ldp	x29, x30, [sp], #16
  403900:	ret
  403904:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403908:	add	x0, x0, #0x250
  40390c:	b	4038fc <ferror@plt+0x21ac>
  403910:	stp	x29, x30, [sp, #-32]!
  403914:	mov	x29, sp
  403918:	str	x19, [sp, #16]
  40391c:	mov	w19, w0
  403920:	bl	401500 <wcwidth@plt>
  403924:	tbnz	w0, #31, 403934 <ferror@plt+0x21e4>
  403928:	ldr	x19, [sp, #16]
  40392c:	ldp	x29, x30, [sp], #32
  403930:	ret
  403934:	mov	w0, w19
  403938:	bl	4014a0 <iswcntrl@plt>
  40393c:	cmp	w0, #0x0
  403940:	cset	w0, eq  // eq = none
  403944:	b	403928 <ferror@plt+0x21d8>
  403948:	stp	x29, x30, [sp, #-48]!
  40394c:	mov	x29, sp
  403950:	stp	x19, x20, [sp, #16]
  403954:	mov	x20, x0
  403958:	mov	x19, x1
  40395c:	ldr	x0, [x1], #24
  403960:	cmp	x0, x1
  403964:	b.eq	403994 <ferror@plt+0x2244>  // b.none
  403968:	str	x0, [x20]
  40396c:	ldr	x0, [x19, #8]
  403970:	str	x0, [x20, #8]
  403974:	ldrb	w0, [x19, #16]
  403978:	strb	w0, [x20, #16]
  40397c:	cbz	w0, 403988 <ferror@plt+0x2238>
  403980:	ldr	w0, [x19, #20]
  403984:	str	w0, [x20, #20]
  403988:	ldp	x19, x20, [sp, #16]
  40398c:	ldp	x29, x30, [sp], #48
  403990:	ret
  403994:	str	x21, [sp, #32]
  403998:	add	x21, x20, #0x18
  40399c:	ldr	x2, [x19, #8]
  4039a0:	mov	x0, x21
  4039a4:	bl	4013e0 <memcpy@plt>
  4039a8:	str	x21, [x20]
  4039ac:	ldr	x21, [sp, #32]
  4039b0:	b	40396c <ferror@plt+0x221c>
  4039b4:	ubfx	x2, x0, #5, #3
  4039b8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4039bc:	add	x1, x1, #0x258
  4039c0:	ldr	w1, [x1, x2, lsl #2]
  4039c4:	lsr	w0, w1, w0
  4039c8:	and	w0, w0, #0x1
  4039cc:	ret
  4039d0:	stp	x29, x30, [sp, #-64]!
  4039d4:	mov	x29, sp
  4039d8:	stp	x19, x20, [sp, #16]
  4039dc:	stp	x21, x22, [sp, #32]
  4039e0:	str	x23, [sp, #48]
  4039e4:	cmp	xzr, x2, lsr #61
  4039e8:	cset	x23, ne  // ne = any
  4039ec:	tst	x2, #0x1000000000000000
  4039f0:	csinc	w23, w23, wzr, eq  // eq = none
  4039f4:	cbnz	w23, 403b24 <ferror@plt+0x23d4>
  4039f8:	mov	x20, x0
  4039fc:	mov	x19, x1
  403a00:	mov	x21, x2
  403a04:	mov	x22, x3
  403a08:	lsl	x0, x2, #3
  403a0c:	cmp	x0, #0xfa0
  403a10:	b.hi	403a4c <ferror@plt+0x22fc>  // b.pmore
  403a14:	add	x0, x0, #0x2e
  403a18:	and	x0, x0, #0xfffffffffffffff0
  403a1c:	sub	sp, sp, x0
  403a20:	add	x1, sp, #0x1f
  403a24:	and	x0, x1, #0xffffffffffffffe0
  403a28:	cbz	x0, 403ad8 <ferror@plt+0x2388>
  403a2c:	mov	x1, #0x1                   	// #1
  403a30:	str	x1, [x0, #8]
  403a34:	cmp	x21, #0x2
  403a38:	b.ls	403aa4 <ferror@plt+0x2354>  // b.plast
  403a3c:	mov	x4, #0x0                   	// #0
  403a40:	mov	x2, #0x2                   	// #2
  403a44:	sub	x6, x19, #0x1
  403a48:	b	403a6c <ferror@plt+0x231c>
  403a4c:	bl	405720 <ferror@plt+0x3fd0>
  403a50:	b	403a28 <ferror@plt+0x22d8>
  403a54:	add	x4, x4, #0x1
  403a58:	sub	x1, x2, x4
  403a5c:	str	x1, [x0, x2, lsl #3]
  403a60:	add	x2, x2, #0x1
  403a64:	cmp	x21, x2
  403a68:	b.eq	403aa4 <ferror@plt+0x2354>  // b.none
  403a6c:	ldrb	w1, [x6, x2]
  403a70:	ldrb	w3, [x19, x4]
  403a74:	cmp	w3, w1
  403a78:	b.eq	403a54 <ferror@plt+0x2304>  // b.none
  403a7c:	cbz	x4, 403a98 <ferror@plt+0x2348>
  403a80:	ldr	x5, [x0, x4, lsl #3]
  403a84:	sub	x4, x4, x5
  403a88:	ldrb	w5, [x19, x4]
  403a8c:	cmp	w5, w1
  403a90:	b.eq	403a54 <ferror@plt+0x2304>  // b.none
  403a94:	cbnz	x4, 403a80 <ferror@plt+0x2330>
  403a98:	str	x2, [x0, x2, lsl #3]
  403a9c:	mov	x4, #0x0                   	// #0
  403aa0:	b	403a60 <ferror@plt+0x2310>
  403aa4:	str	xzr, [x22]
  403aa8:	ldrb	w2, [x20]
  403aac:	cbz	w2, 403ad0 <ferror@plt+0x2380>
  403ab0:	mov	x3, x20
  403ab4:	mov	x1, #0x0                   	// #0
  403ab8:	b	403b04 <ferror@plt+0x23b4>
  403abc:	add	x1, x1, #0x1
  403ac0:	add	x3, x3, #0x1
  403ac4:	cmp	x21, x1
  403ac8:	b.ne	403afc <ferror@plt+0x23ac>  // b.any
  403acc:	str	x20, [x22]
  403ad0:	bl	405760 <ferror@plt+0x4010>
  403ad4:	mov	w23, #0x1                   	// #1
  403ad8:	mov	w0, w23
  403adc:	mov	sp, x29
  403ae0:	ldp	x19, x20, [sp, #16]
  403ae4:	ldp	x21, x22, [sp, #32]
  403ae8:	ldr	x23, [sp, #48]
  403aec:	ldp	x29, x30, [sp], #64
  403af0:	ret
  403af4:	add	x20, x20, #0x1
  403af8:	add	x3, x3, #0x1
  403afc:	ldrb	w2, [x3]
  403b00:	cbz	w2, 403ad0 <ferror@plt+0x2380>
  403b04:	ldrb	w4, [x19, x1]
  403b08:	cmp	w4, w2
  403b0c:	b.eq	403abc <ferror@plt+0x236c>  // b.none
  403b10:	cbz	x1, 403af4 <ferror@plt+0x23a4>
  403b14:	ldr	x2, [x0, x1, lsl #3]
  403b18:	add	x20, x20, x2
  403b1c:	sub	x1, x1, x2
  403b20:	b	403afc <ferror@plt+0x23ac>
  403b24:	mov	w23, #0x0                   	// #0
  403b28:	b	403ad8 <ferror@plt+0x2388>
  403b2c:	stp	x29, x30, [sp, #-240]!
  403b30:	mov	x29, sp
  403b34:	stp	x19, x20, [sp, #16]
  403b38:	stp	x21, x22, [sp, #32]
  403b3c:	stp	x23, x24, [sp, #48]
  403b40:	stp	x25, x26, [sp, #64]
  403b44:	stp	x27, x28, [sp, #80]
  403b48:	str	x0, [x29, #104]
  403b4c:	mov	x20, x1
  403b50:	str	x2, [x29, #96]
  403b54:	mov	x0, x1
  403b58:	bl	405790 <ferror@plt+0x4040>
  403b5c:	mov	x26, x0
  403b60:	mov	x0, #0x38                  	// #56
  403b64:	mul	x1, x26, x0
  403b68:	umulh	x0, x26, x0
  403b6c:	cmp	x0, #0x0
  403b70:	cset	x25, ne  // ne = any
  403b74:	cmp	x1, #0x0
  403b78:	csinc	x25, x25, xzr, ge  // ge = tcont
  403b7c:	cbnz	w25, 404324 <ferror@plt+0x2bd4>
  403b80:	lsl	x0, x26, #3
  403b84:	sub	x0, x0, x26
  403b88:	lsl	x0, x0, #3
  403b8c:	cmp	x0, #0xfa0
  403b90:	b.hi	403bdc <ferror@plt+0x248c>  // b.pmore
  403b94:	add	x0, x0, #0x2e
  403b98:	and	x0, x0, #0xfffffffffffffff0
  403b9c:	sub	sp, sp, x0
  403ba0:	add	x19, sp, #0x1f
  403ba4:	and	x19, x19, #0xffffffffffffffe0
  403ba8:	cbz	x19, 403ed4 <ferror@plt+0x2784>
  403bac:	add	x21, x26, x26, lsl #1
  403bb0:	add	x21, x19, x21, lsl #4
  403bb4:	str	x20, [x29, #192]
  403bb8:	strb	wzr, [x29, #176]
  403bbc:	stur	xzr, [x29, #180]
  403bc0:	strb	wzr, [x29, #188]
  403bc4:	mov	x20, x19
  403bc8:	mov	w22, #0x1                   	// #1
  403bcc:	add	x23, x29, #0xb4
  403bd0:	adrp	x24, 406000 <ferror@plt+0x48b0>
  403bd4:	add	x24, x24, #0x258
  403bd8:	b	403d0c <ferror@plt+0x25bc>
  403bdc:	bl	405720 <ferror@plt+0x3fd0>
  403be0:	mov	x19, x0
  403be4:	b	403ba8 <ferror@plt+0x2458>
  403be8:	add	x25, x20, #0x18
  403bec:	ldr	x2, [x29, #200]
  403bf0:	mov	x0, x25
  403bf4:	bl	4013e0 <memcpy@plt>
  403bf8:	str	x25, [x20]
  403bfc:	b	403cd8 <ferror@plt+0x2588>
  403c00:	mov	x0, x23
  403c04:	bl	4015c0 <mbsinit@plt>
  403c08:	cbz	w0, 403c84 <ferror@plt+0x2534>
  403c0c:	strb	w22, [x29, #176]
  403c10:	ldr	x25, [x29, #192]
  403c14:	bl	401660 <__ctype_get_mb_cur_max@plt>
  403c18:	mov	x1, x0
  403c1c:	mov	x0, x25
  403c20:	bl	403028 <ferror@plt+0x18d8>
  403c24:	mov	x3, x23
  403c28:	mov	x2, x0
  403c2c:	mov	x1, x25
  403c30:	add	x0, x29, #0xd4
  403c34:	bl	40379c <ferror@plt+0x204c>
  403c38:	str	x0, [x29, #200]
  403c3c:	cmn	x0, #0x1
  403c40:	b.eq	403ca4 <ferror@plt+0x2554>  // b.none
  403c44:	cmn	x0, #0x2
  403c48:	b.eq	403d4c <ferror@plt+0x25fc>  // b.none
  403c4c:	cbnz	x0, 403c6c <ferror@plt+0x251c>
  403c50:	mov	x0, #0x1                   	// #1
  403c54:	str	x0, [x29, #200]
  403c58:	ldr	x0, [x29, #192]
  403c5c:	ldrb	w0, [x0]
  403c60:	cbnz	w0, 403d60 <ferror@plt+0x2610>
  403c64:	ldr	w0, [x29, #212]
  403c68:	cbnz	w0, 403d80 <ferror@plt+0x2630>
  403c6c:	strb	w22, [x29, #208]
  403c70:	mov	x0, x23
  403c74:	bl	4015c0 <mbsinit@plt>
  403c78:	cbz	w0, 403cb0 <ferror@plt+0x2560>
  403c7c:	strb	wzr, [x29, #176]
  403c80:	b	403cb0 <ferror@plt+0x2560>
  403c84:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403c88:	add	x3, x3, #0x278
  403c8c:	mov	w2, #0x96                  	// #150
  403c90:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403c94:	add	x1, x1, #0x170
  403c98:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403c9c:	add	x0, x0, #0x180
  403ca0:	bl	4016f0 <__assert_fail@plt>
  403ca4:	mov	x0, #0x1                   	// #1
  403ca8:	str	x0, [x29, #200]
  403cac:	strb	wzr, [x29, #208]
  403cb0:	strb	w22, [x29, #188]
  403cb4:	ldrb	w25, [x29, #208]
  403cb8:	cbz	w25, 403cc4 <ferror@plt+0x2574>
  403cbc:	ldr	w0, [x29, #212]
  403cc0:	cbz	w0, 403da0 <ferror@plt+0x2650>
  403cc4:	ldr	x0, [x29, #192]
  403cc8:	add	x1, x29, #0xd8
  403ccc:	cmp	x0, x1
  403cd0:	b.eq	403be8 <ferror@plt+0x2498>  // b.none
  403cd4:	str	x0, [x20]
  403cd8:	ldr	x0, [x29, #200]
  403cdc:	str	x0, [x20, #8]
  403ce0:	ldrb	w0, [x29, #208]
  403ce4:	strb	w0, [x20, #16]
  403ce8:	cbz	w0, 403cf4 <ferror@plt+0x25a4>
  403cec:	ldr	w0, [x29, #212]
  403cf0:	str	w0, [x20, #20]
  403cf4:	ldr	x0, [x29, #192]
  403cf8:	ldr	x1, [x29, #200]
  403cfc:	add	x0, x0, x1
  403d00:	str	x0, [x29, #192]
  403d04:	strb	wzr, [x29, #188]
  403d08:	add	x20, x20, #0x30
  403d0c:	ldrb	w0, [x29, #188]
  403d10:	cbnz	w0, 403cb4 <ferror@plt+0x2564>
  403d14:	ldrb	w0, [x29, #176]
  403d18:	cbnz	w0, 403c10 <ferror@plt+0x24c0>
  403d1c:	ldr	x2, [x29, #192]
  403d20:	ldrb	w1, [x2]
  403d24:	ubfx	x0, x1, #5, #3
  403d28:	ldr	w0, [x24, x0, lsl #2]
  403d2c:	lsr	w0, w0, w1
  403d30:	tbz	w0, #0, 403c00 <ferror@plt+0x24b0>
  403d34:	mov	x0, #0x1                   	// #1
  403d38:	str	x0, [x29, #200]
  403d3c:	ldrb	w1, [x2]
  403d40:	str	w1, [x29, #212]
  403d44:	strb	w0, [x29, #208]
  403d48:	b	403cb0 <ferror@plt+0x2560>
  403d4c:	ldr	x0, [x29, #192]
  403d50:	bl	401400 <strlen@plt>
  403d54:	str	x0, [x29, #200]
  403d58:	strb	wzr, [x29, #208]
  403d5c:	b	403cb0 <ferror@plt+0x2560>
  403d60:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403d64:	add	x3, x3, #0x278
  403d68:	mov	w2, #0xb2                  	// #178
  403d6c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403d70:	add	x1, x1, #0x170
  403d74:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403d78:	add	x0, x0, #0x198
  403d7c:	bl	4016f0 <__assert_fail@plt>
  403d80:	adrp	x3, 406000 <ferror@plt+0x48b0>
  403d84:	add	x3, x3, #0x278
  403d88:	mov	w2, #0xb3                  	// #179
  403d8c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  403d90:	add	x1, x1, #0x170
  403d94:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403d98:	add	x0, x0, #0x1b0
  403d9c:	bl	4016f0 <__assert_fail@plt>
  403da0:	mov	x0, #0x1                   	// #1
  403da4:	str	x0, [x21, #8]
  403da8:	cmp	x26, #0x2
  403dac:	b.ls	403e64 <ferror@plt+0x2714>  // b.plast
  403db0:	add	x28, x19, #0x30
  403db4:	mov	x20, #0x0                   	// #0
  403db8:	mov	x27, #0x2                   	// #2
  403dbc:	mov	w24, #0x0                   	// #0
  403dc0:	b	403e50 <ferror@plt+0x2700>
  403dc4:	ldr	x2, [x22, #8]
  403dc8:	add	x1, x20, x20, lsl #1
  403dcc:	lsl	x1, x1, #4
  403dd0:	add	x0, x19, x1
  403dd4:	ldr	x3, [x0, #8]
  403dd8:	mov	w0, w24
  403ddc:	cmp	x2, x3
  403de0:	b.eq	403e1c <ferror@plt+0x26cc>  // b.none
  403de4:	cbnz	w0, 403e34 <ferror@plt+0x26e4>
  403de8:	cbz	x20, 403e5c <ferror@plt+0x270c>
  403dec:	ldr	x0, [x21, x20, lsl #3]
  403df0:	sub	x20, x20, x0
  403df4:	cbz	w23, 403dc4 <ferror@plt+0x2674>
  403df8:	add	x0, x20, x20, lsl #1
  403dfc:	add	x0, x19, x0, lsl #4
  403e00:	ldrb	w1, [x0, #16]
  403e04:	cbz	w1, 403dc4 <ferror@plt+0x2674>
  403e08:	ldr	w1, [x22, #20]
  403e0c:	ldr	w0, [x0, #20]
  403e10:	cmp	w1, w0
  403e14:	cset	w0, eq  // eq = none
  403e18:	b	403de4 <ferror@plt+0x2694>
  403e1c:	ldr	x1, [x19, x1]
  403e20:	ldr	x0, [x22]
  403e24:	bl	4015d0 <memcmp@plt>
  403e28:	cmp	w0, #0x0
  403e2c:	cset	w0, eq  // eq = none
  403e30:	b	403de4 <ferror@plt+0x2694>
  403e34:	add	x20, x20, #0x1
  403e38:	sub	x0, x27, x20
  403e3c:	str	x0, [x21, x27, lsl #3]
  403e40:	add	x27, x27, #0x1
  403e44:	add	x28, x28, #0x30
  403e48:	cmp	x26, x27
  403e4c:	b.eq	403e64 <ferror@plt+0x2714>  // b.none
  403e50:	mov	x22, x28
  403e54:	ldrb	w23, [x28, #16]
  403e58:	b	403df4 <ferror@plt+0x26a4>
  403e5c:	str	x27, [x21, x27, lsl #3]
  403e60:	b	403e40 <ferror@plt+0x26f0>
  403e64:	ldr	x0, [x29, #96]
  403e68:	str	xzr, [x0]
  403e6c:	ldr	x0, [x29, #104]
  403e70:	str	x0, [x29, #128]
  403e74:	strb	wzr, [x29, #112]
  403e78:	stur	xzr, [x29, #116]
  403e7c:	strb	wzr, [x29, #124]
  403e80:	str	x0, [x29, #192]
  403e84:	strb	wzr, [x29, #176]
  403e88:	stur	xzr, [x29, #180]
  403e8c:	strb	wzr, [x29, #188]
  403e90:	mov	x22, #0x0                   	// #0
  403e94:	mov	w23, #0x1                   	// #1
  403e98:	add	x0, x29, #0xb4
  403e9c:	str	x0, [x29, #104]
  403ea0:	add	x27, x29, #0x74
  403ea4:	b	404370 <ferror@plt+0x2c20>
  403ea8:	ldr	x1, [x29, #192]
  403eac:	ldr	x0, [x0]
  403eb0:	bl	4015d0 <memcmp@plt>
  403eb4:	cmp	w0, #0x0
  403eb8:	cset	w1, eq  // eq = none
  403ebc:	b	404348 <ferror@plt+0x2bf8>
  403ec0:	ldr	x0, [x29, #128]
  403ec4:	ldr	x1, [x29, #96]
  403ec8:	str	x0, [x1]
  403ecc:	mov	x0, x19
  403ed0:	bl	405760 <ferror@plt+0x4010>
  403ed4:	mov	w0, w25
  403ed8:	mov	sp, x29
  403edc:	ldp	x19, x20, [sp, #16]
  403ee0:	ldp	x21, x22, [sp, #32]
  403ee4:	ldp	x23, x24, [sp, #48]
  403ee8:	ldp	x25, x26, [sp, #64]
  403eec:	ldp	x27, x28, [sp, #80]
  403ef0:	ldp	x29, x30, [sp], #240
  403ef4:	ret
  403ef8:	cbnz	x22, 403f80 <ferror@plt+0x2830>
  403efc:	ldrb	w0, [x29, #124]
  403f00:	cbnz	w0, 403f44 <ferror@plt+0x27f4>
  403f04:	ldrb	w0, [x29, #112]
  403f08:	cbnz	w0, 404120 <ferror@plt+0x29d0>
  403f0c:	ldr	x2, [x29, #128]
  403f10:	ldrb	w1, [x2]
  403f14:	ubfx	x3, x1, #5, #3
  403f18:	adrp	x0, 406000 <ferror@plt+0x48b0>
  403f1c:	add	x0, x0, #0x258
  403f20:	ldr	w0, [x0, x3, lsl #2]
  403f24:	lsr	w0, w0, w1
  403f28:	tbz	w0, #0, 404110 <ferror@plt+0x29c0>
  403f2c:	mov	x0, #0x1                   	// #1
  403f30:	str	x0, [x29, #136]
  403f34:	ldrb	w1, [x2]
  403f38:	str	w1, [x29, #148]
  403f3c:	strb	w0, [x29, #144]
  403f40:	strb	w23, [x29, #124]
  403f44:	ldrb	w0, [x29, #144]
  403f48:	cbz	w0, 403f54 <ferror@plt+0x2804>
  403f4c:	ldr	w0, [x29, #148]
  403f50:	cbz	w0, 404218 <ferror@plt+0x2ac8>
  403f54:	ldr	x0, [x29, #128]
  403f58:	ldr	x1, [x29, #136]
  403f5c:	add	x0, x0, x1
  403f60:	str	x0, [x29, #128]
  403f64:	strb	wzr, [x29, #124]
  403f68:	ldr	x0, [x29, #192]
  403f6c:	ldr	x1, [x29, #200]
  403f70:	add	x0, x0, x1
  403f74:	str	x0, [x29, #192]
  403f78:	strb	wzr, [x29, #188]
  403f7c:	b	404370 <ferror@plt+0x2c20>
  403f80:	ldr	x20, [x21, x22, lsl #3]
  403f84:	sub	x22, x22, x20
  403f88:	cbz	x20, 404370 <ferror@plt+0x2c20>
  403f8c:	adrp	x28, 406000 <ferror@plt+0x48b0>
  403f90:	add	x28, x28, #0x258
  403f94:	b	404078 <ferror@plt+0x2928>
  403f98:	mov	x0, x27
  403f9c:	bl	4015c0 <mbsinit@plt>
  403fa0:	cbz	w0, 40401c <ferror@plt+0x28cc>
  403fa4:	strb	w23, [x29, #112]
  403fa8:	ldr	x24, [x29, #128]
  403fac:	bl	401660 <__ctype_get_mb_cur_max@plt>
  403fb0:	mov	x1, x0
  403fb4:	mov	x0, x24
  403fb8:	bl	403028 <ferror@plt+0x18d8>
  403fbc:	mov	x3, x27
  403fc0:	mov	x2, x0
  403fc4:	mov	x1, x24
  403fc8:	add	x0, x29, #0x94
  403fcc:	bl	40379c <ferror@plt+0x204c>
  403fd0:	str	x0, [x29, #136]
  403fd4:	cmn	x0, #0x1
  403fd8:	b.eq	40403c <ferror@plt+0x28ec>  // b.none
  403fdc:	cmn	x0, #0x2
  403fe0:	b.eq	4040b8 <ferror@plt+0x2968>  // b.none
  403fe4:	cbnz	x0, 404004 <ferror@plt+0x28b4>
  403fe8:	mov	x0, #0x1                   	// #1
  403fec:	str	x0, [x29, #136]
  403ff0:	ldr	x0, [x29, #128]
  403ff4:	ldrb	w0, [x0]
  403ff8:	cbnz	w0, 4040cc <ferror@plt+0x297c>
  403ffc:	ldr	w0, [x29, #148]
  404000:	cbnz	w0, 4040ec <ferror@plt+0x299c>
  404004:	strb	w23, [x29, #144]
  404008:	mov	x0, x27
  40400c:	bl	4015c0 <mbsinit@plt>
  404010:	cbz	w0, 404048 <ferror@plt+0x28f8>
  404014:	strb	wzr, [x29, #112]
  404018:	b	404048 <ferror@plt+0x28f8>
  40401c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404020:	add	x3, x3, #0x278
  404024:	mov	w2, #0x96                  	// #150
  404028:	adrp	x1, 406000 <ferror@plt+0x48b0>
  40402c:	add	x1, x1, #0x170
  404030:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404034:	add	x0, x0, #0x180
  404038:	bl	4016f0 <__assert_fail@plt>
  40403c:	mov	x0, #0x1                   	// #1
  404040:	str	x0, [x29, #136]
  404044:	strb	wzr, [x29, #144]
  404048:	strb	w23, [x29, #124]
  40404c:	ldrb	w0, [x29, #144]
  404050:	cbz	w0, 40405c <ferror@plt+0x290c>
  404054:	ldr	w0, [x29, #148]
  404058:	cbz	w0, 40410c <ferror@plt+0x29bc>
  40405c:	ldr	x0, [x29, #128]
  404060:	ldr	x1, [x29, #136]
  404064:	add	x0, x0, x1
  404068:	str	x0, [x29, #128]
  40406c:	strb	wzr, [x29, #124]
  404070:	subs	x20, x20, #0x1
  404074:	b.eq	404370 <ferror@plt+0x2c20>  // b.none
  404078:	ldrb	w0, [x29, #124]
  40407c:	cbnz	w0, 40404c <ferror@plt+0x28fc>
  404080:	ldrb	w0, [x29, #112]
  404084:	cbnz	w0, 403fa8 <ferror@plt+0x2858>
  404088:	ldr	x2, [x29, #128]
  40408c:	ldrb	w1, [x2]
  404090:	ubfx	x0, x1, #5, #3
  404094:	ldr	w0, [x28, x0, lsl #2]
  404098:	lsr	w0, w0, w1
  40409c:	tbz	w0, #0, 403f98 <ferror@plt+0x2848>
  4040a0:	mov	x0, #0x1                   	// #1
  4040a4:	str	x0, [x29, #136]
  4040a8:	ldrb	w1, [x2]
  4040ac:	str	w1, [x29, #148]
  4040b0:	strb	w0, [x29, #144]
  4040b4:	b	404048 <ferror@plt+0x28f8>
  4040b8:	ldr	x0, [x29, #128]
  4040bc:	bl	401400 <strlen@plt>
  4040c0:	str	x0, [x29, #136]
  4040c4:	strb	wzr, [x29, #144]
  4040c8:	b	404048 <ferror@plt+0x28f8>
  4040cc:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4040d0:	add	x3, x3, #0x278
  4040d4:	mov	w2, #0xb2                  	// #178
  4040d8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4040dc:	add	x1, x1, #0x170
  4040e0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4040e4:	add	x0, x0, #0x198
  4040e8:	bl	4016f0 <__assert_fail@plt>
  4040ec:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4040f0:	add	x3, x3, #0x278
  4040f4:	mov	w2, #0xb3                  	// #179
  4040f8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4040fc:	add	x1, x1, #0x170
  404100:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404104:	add	x0, x0, #0x1b0
  404108:	bl	4016f0 <__assert_fail@plt>
  40410c:	bl	4015b0 <abort@plt>
  404110:	mov	x0, x27
  404114:	bl	4015c0 <mbsinit@plt>
  404118:	cbz	w0, 404194 <ferror@plt+0x2a44>
  40411c:	strb	w23, [x29, #112]
  404120:	ldr	x20, [x29, #128]
  404124:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404128:	mov	x1, x0
  40412c:	mov	x0, x20
  404130:	bl	403028 <ferror@plt+0x18d8>
  404134:	mov	x3, x27
  404138:	mov	x2, x0
  40413c:	mov	x1, x20
  404140:	add	x0, x29, #0x94
  404144:	bl	40379c <ferror@plt+0x204c>
  404148:	str	x0, [x29, #136]
  40414c:	cmn	x0, #0x1
  404150:	b.eq	4041b4 <ferror@plt+0x2a64>  // b.none
  404154:	cmn	x0, #0x2
  404158:	b.eq	4041c4 <ferror@plt+0x2a74>  // b.none
  40415c:	cbnz	x0, 40417c <ferror@plt+0x2a2c>
  404160:	mov	x0, #0x1                   	// #1
  404164:	str	x0, [x29, #136]
  404168:	ldr	x0, [x29, #128]
  40416c:	ldrb	w0, [x0]
  404170:	cbnz	w0, 4041d8 <ferror@plt+0x2a88>
  404174:	ldr	w0, [x29, #148]
  404178:	cbnz	w0, 4041f8 <ferror@plt+0x2aa8>
  40417c:	strb	w23, [x29, #144]
  404180:	mov	x0, x27
  404184:	bl	4015c0 <mbsinit@plt>
  404188:	cbz	w0, 403f40 <ferror@plt+0x27f0>
  40418c:	strb	wzr, [x29, #112]
  404190:	b	403f40 <ferror@plt+0x27f0>
  404194:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404198:	add	x3, x3, #0x278
  40419c:	mov	w2, #0x96                  	// #150
  4041a0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4041a4:	add	x1, x1, #0x170
  4041a8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4041ac:	add	x0, x0, #0x180
  4041b0:	bl	4016f0 <__assert_fail@plt>
  4041b4:	mov	x0, #0x1                   	// #1
  4041b8:	str	x0, [x29, #136]
  4041bc:	strb	wzr, [x29, #144]
  4041c0:	b	403f40 <ferror@plt+0x27f0>
  4041c4:	ldr	x0, [x29, #128]
  4041c8:	bl	401400 <strlen@plt>
  4041cc:	str	x0, [x29, #136]
  4041d0:	strb	wzr, [x29, #144]
  4041d4:	b	403f40 <ferror@plt+0x27f0>
  4041d8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4041dc:	add	x3, x3, #0x278
  4041e0:	mov	w2, #0xb2                  	// #178
  4041e4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4041e8:	add	x1, x1, #0x170
  4041ec:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4041f0:	add	x0, x0, #0x198
  4041f4:	bl	4016f0 <__assert_fail@plt>
  4041f8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4041fc:	add	x3, x3, #0x278
  404200:	mov	w2, #0xb3                  	// #179
  404204:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404208:	add	x1, x1, #0x170
  40420c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404210:	add	x0, x0, #0x1b0
  404214:	bl	4016f0 <__assert_fail@plt>
  404218:	bl	4015b0 <abort@plt>
  40421c:	ldr	x0, [x29, #104]
  404220:	bl	4015c0 <mbsinit@plt>
  404224:	cbz	w0, 4042a0 <ferror@plt+0x2b50>
  404228:	strb	w23, [x29, #176]
  40422c:	ldr	x20, [x29, #192]
  404230:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404234:	mov	x1, x0
  404238:	mov	x0, x20
  40423c:	bl	403028 <ferror@plt+0x18d8>
  404240:	ldr	x3, [x29, #104]
  404244:	mov	x2, x0
  404248:	mov	x1, x20
  40424c:	add	x0, x29, #0xd4
  404250:	bl	40379c <ferror@plt+0x204c>
  404254:	str	x0, [x29, #200]
  404258:	cmn	x0, #0x1
  40425c:	b.eq	4042c0 <ferror@plt+0x2b70>  // b.none
  404260:	cmn	x0, #0x2
  404264:	b.eq	4042d0 <ferror@plt+0x2b80>  // b.none
  404268:	cbnz	x0, 404288 <ferror@plt+0x2b38>
  40426c:	mov	x0, #0x1                   	// #1
  404270:	str	x0, [x29, #200]
  404274:	ldr	x0, [x29, #192]
  404278:	ldrb	w0, [x0]
  40427c:	cbnz	w0, 4042e4 <ferror@plt+0x2b94>
  404280:	ldr	w0, [x29, #212]
  404284:	cbnz	w0, 404304 <ferror@plt+0x2bb4>
  404288:	strb	w23, [x29, #208]
  40428c:	ldr	x0, [x29, #104]
  404290:	bl	4015c0 <mbsinit@plt>
  404294:	cbz	w0, 4043b4 <ferror@plt+0x2c64>
  404298:	strb	wzr, [x29, #176]
  40429c:	b	4043b4 <ferror@plt+0x2c64>
  4042a0:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4042a4:	add	x3, x3, #0x278
  4042a8:	mov	w2, #0x96                  	// #150
  4042ac:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4042b0:	add	x1, x1, #0x170
  4042b4:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4042b8:	add	x0, x0, #0x180
  4042bc:	bl	4016f0 <__assert_fail@plt>
  4042c0:	mov	x0, #0x1                   	// #1
  4042c4:	str	x0, [x29, #200]
  4042c8:	strb	wzr, [x29, #208]
  4042cc:	b	4043b4 <ferror@plt+0x2c64>
  4042d0:	ldr	x0, [x29, #192]
  4042d4:	bl	401400 <strlen@plt>
  4042d8:	str	x0, [x29, #200]
  4042dc:	strb	wzr, [x29, #208]
  4042e0:	b	4043b4 <ferror@plt+0x2c64>
  4042e4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4042e8:	add	x3, x3, #0x278
  4042ec:	mov	w2, #0xb2                  	// #178
  4042f0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4042f4:	add	x1, x1, #0x170
  4042f8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4042fc:	add	x0, x0, #0x198
  404300:	bl	4016f0 <__assert_fail@plt>
  404304:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404308:	add	x3, x3, #0x278
  40430c:	mov	w2, #0xb3                  	// #179
  404310:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404314:	add	x1, x1, #0x170
  404318:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40431c:	add	x0, x0, #0x1b0
  404320:	bl	4016f0 <__assert_fail@plt>
  404324:	mov	w25, #0x0                   	// #0
  404328:	b	403ed4 <ferror@plt+0x2784>
  40432c:	add	x0, x22, x22, lsl #1
  404330:	add	x0, x19, x0, lsl #4
  404334:	ldr	x2, [x0, #8]
  404338:	mov	w1, #0x0                   	// #0
  40433c:	ldr	x3, [x29, #200]
  404340:	cmp	x2, x3
  404344:	b.eq	403ea8 <ferror@plt+0x2758>  // b.none
  404348:	mov	w0, w1
  40434c:	cbz	w0, 403ef8 <ferror@plt+0x27a8>
  404350:	add	x22, x22, #0x1
  404354:	ldr	x0, [x29, #192]
  404358:	ldr	x1, [x29, #200]
  40435c:	add	x0, x0, x1
  404360:	str	x0, [x29, #192]
  404364:	strb	wzr, [x29, #188]
  404368:	cmp	x26, x22
  40436c:	b.eq	403ec0 <ferror@plt+0x2770>  // b.none
  404370:	ldrb	w0, [x29, #188]
  404374:	cbnz	w0, 4043b8 <ferror@plt+0x2c68>
  404378:	ldrb	w0, [x29, #176]
  40437c:	cbnz	w0, 40422c <ferror@plt+0x2adc>
  404380:	ldr	x3, [x29, #192]
  404384:	ldrb	w2, [x3]
  404388:	ubfx	x0, x2, #5, #3
  40438c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404390:	add	x1, x1, #0x258
  404394:	ldr	w0, [x1, x0, lsl #2]
  404398:	lsr	w0, w0, w2
  40439c:	tbz	w0, #0, 40421c <ferror@plt+0x2acc>
  4043a0:	mov	x0, #0x1                   	// #1
  4043a4:	str	x0, [x29, #200]
  4043a8:	ldrb	w1, [x3]
  4043ac:	str	w1, [x29, #212]
  4043b0:	strb	w0, [x29, #208]
  4043b4:	strb	w23, [x29, #188]
  4043b8:	ldrb	w0, [x29, #208]
  4043bc:	cbz	w0, 40432c <ferror@plt+0x2bdc>
  4043c0:	ldr	w1, [x29, #212]
  4043c4:	cbz	w1, 403ecc <ferror@plt+0x277c>
  4043c8:	add	x0, x22, x22, lsl #1
  4043cc:	add	x0, x19, x0, lsl #4
  4043d0:	ldrb	w2, [x0, #16]
  4043d4:	cbz	w2, 404334 <ferror@plt+0x2be4>
  4043d8:	ldr	w0, [x0, #20]
  4043dc:	cmp	w0, w1
  4043e0:	cset	w0, eq  // eq = none
  4043e4:	b	40434c <ferror@plt+0x2bfc>
  4043e8:	stp	x29, x30, [sp, #-432]!
  4043ec:	mov	x29, sp
  4043f0:	stp	x21, x22, [sp, #32]
  4043f4:	stp	x23, x24, [sp, #48]
  4043f8:	mov	x21, x0
  4043fc:	mov	x23, x1
  404400:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404404:	cmp	x0, #0x1
  404408:	b.hi	404440 <ferror@plt+0x2cf0>  // b.pmore
  40440c:	ldrb	w22, [x23]
  404410:	mov	x0, x21
  404414:	cbz	w22, 404d48 <ferror@plt+0x35f8>
  404418:	ldrb	w0, [x21]
  40441c:	cbz	w0, 405098 <ferror@plt+0x3948>
  404420:	stp	x19, x20, [sp, #16]
  404424:	stp	x25, x26, [sp, #64]
  404428:	mov	x24, x23
  40442c:	mov	x2, #0x0                   	// #0
  404430:	mov	x20, #0x0                   	// #0
  404434:	mov	x25, #0x0                   	// #0
  404438:	mov	w0, #0x1                   	// #1
  40443c:	b	404fbc <ferror@plt+0x386c>
  404440:	str	x23, [sp, #128]
  404444:	strb	wzr, [sp, #112]
  404448:	stur	xzr, [sp, #116]
  40444c:	strb	wzr, [sp, #124]
  404450:	ldrb	w1, [x23]
  404454:	ubfx	x2, x1, #5, #3
  404458:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40445c:	add	x0, x0, #0x258
  404460:	ldr	w0, [x0, x2, lsl #2]
  404464:	lsr	w0, w0, w1
  404468:	tbz	w0, #0, 4044e0 <ferror@plt+0x2d90>
  40446c:	mov	x0, #0x1                   	// #1
  404470:	str	x0, [sp, #136]
  404474:	str	w1, [sp, #148]
  404478:	strb	w0, [sp, #144]
  40447c:	mov	w0, #0x1                   	// #1
  404480:	strb	w0, [sp, #124]
  404484:	ldrb	w0, [sp, #144]
  404488:	cbz	w0, 404494 <ferror@plt+0x2d44>
  40448c:	ldr	w0, [sp, #148]
  404490:	cbz	w0, 404f9c <ferror@plt+0x384c>
  404494:	stp	x19, x20, [sp, #16]
  404498:	stp	x25, x26, [sp, #64]
  40449c:	stp	x27, x28, [sp, #80]
  4044a0:	str	x23, [sp, #192]
  4044a4:	strb	wzr, [sp, #176]
  4044a8:	stur	xzr, [sp, #180]
  4044ac:	strb	wzr, [sp, #188]
  4044b0:	str	x21, [sp, #256]
  4044b4:	strb	wzr, [sp, #240]
  4044b8:	stur	xzr, [sp, #244]
  4044bc:	strb	wzr, [sp, #252]
  4044c0:	mov	x26, #0x0                   	// #0
  4044c4:	str	xzr, [sp, #104]
  4044c8:	mov	x19, #0x0                   	// #0
  4044cc:	mov	w27, #0x1                   	// #1
  4044d0:	add	x0, sp, #0xf4
  4044d4:	str	x0, [sp, #96]
  4044d8:	add	x28, sp, #0xb4
  4044dc:	b	405138 <ferror@plt+0x39e8>
  4044e0:	add	x0, sp, #0x74
  4044e4:	bl	4015c0 <mbsinit@plt>
  4044e8:	cbz	w0, 404568 <ferror@plt+0x2e18>
  4044ec:	mov	w0, #0x1                   	// #1
  4044f0:	strb	w0, [sp, #112]
  4044f4:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4044f8:	mov	x1, x0
  4044fc:	mov	x0, x23
  404500:	bl	403028 <ferror@plt+0x18d8>
  404504:	add	x3, sp, #0x74
  404508:	mov	x2, x0
  40450c:	mov	x1, x23
  404510:	add	x0, sp, #0x94
  404514:	bl	40379c <ferror@plt+0x204c>
  404518:	str	x0, [sp, #136]
  40451c:	cmn	x0, #0x1
  404520:	b.eq	404594 <ferror@plt+0x2e44>  // b.none
  404524:	cmn	x0, #0x2
  404528:	b.eq	4045a4 <ferror@plt+0x2e54>  // b.none
  40452c:	cbnz	x0, 40454c <ferror@plt+0x2dfc>
  404530:	mov	x0, #0x1                   	// #1
  404534:	str	x0, [sp, #136]
  404538:	ldr	x0, [sp, #128]
  40453c:	ldrb	w0, [x0]
  404540:	cbnz	w0, 4045b8 <ferror@plt+0x2e68>
  404544:	ldr	w0, [sp, #148]
  404548:	cbnz	w0, 4045e4 <ferror@plt+0x2e94>
  40454c:	mov	w0, #0x1                   	// #1
  404550:	strb	w0, [sp, #144]
  404554:	add	x0, sp, #0x74
  404558:	bl	4015c0 <mbsinit@plt>
  40455c:	cbz	w0, 40447c <ferror@plt+0x2d2c>
  404560:	strb	wzr, [sp, #112]
  404564:	b	40447c <ferror@plt+0x2d2c>
  404568:	stp	x19, x20, [sp, #16]
  40456c:	stp	x25, x26, [sp, #64]
  404570:	stp	x27, x28, [sp, #80]
  404574:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404578:	add	x3, x3, #0x278
  40457c:	mov	w2, #0x96                  	// #150
  404580:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404584:	add	x1, x1, #0x170
  404588:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40458c:	add	x0, x0, #0x180
  404590:	bl	4016f0 <__assert_fail@plt>
  404594:	mov	x0, #0x1                   	// #1
  404598:	str	x0, [sp, #136]
  40459c:	strb	wzr, [sp, #144]
  4045a0:	b	40447c <ferror@plt+0x2d2c>
  4045a4:	ldr	x0, [sp, #128]
  4045a8:	bl	401400 <strlen@plt>
  4045ac:	str	x0, [sp, #136]
  4045b0:	strb	wzr, [sp, #144]
  4045b4:	b	40447c <ferror@plt+0x2d2c>
  4045b8:	stp	x19, x20, [sp, #16]
  4045bc:	stp	x25, x26, [sp, #64]
  4045c0:	stp	x27, x28, [sp, #80]
  4045c4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4045c8:	add	x3, x3, #0x278
  4045cc:	mov	w2, #0xb2                  	// #178
  4045d0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4045d4:	add	x1, x1, #0x170
  4045d8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4045dc:	add	x0, x0, #0x198
  4045e0:	bl	4016f0 <__assert_fail@plt>
  4045e4:	stp	x19, x20, [sp, #16]
  4045e8:	stp	x25, x26, [sp, #64]
  4045ec:	stp	x27, x28, [sp, #80]
  4045f0:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4045f4:	add	x3, x3, #0x278
  4045f8:	mov	w2, #0xb3                  	// #179
  4045fc:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404600:	add	x1, x1, #0x170
  404604:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404608:	add	x0, x0, #0x1b0
  40460c:	bl	4016f0 <__assert_fail@plt>
  404610:	ldr	x0, [sp, #96]
  404614:	bl	4015c0 <mbsinit@plt>
  404618:	cbz	w0, 40469c <ferror@plt+0x2f4c>
  40461c:	mov	w0, #0x1                   	// #1
  404620:	strb	w0, [sp, #240]
  404624:	ldr	x20, [sp, #256]
  404628:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40462c:	mov	x1, x0
  404630:	mov	x0, x20
  404634:	bl	403028 <ferror@plt+0x18d8>
  404638:	ldr	x3, [sp, #96]
  40463c:	mov	x2, x0
  404640:	mov	x1, x20
  404644:	add	x0, sp, #0x114
  404648:	bl	40379c <ferror@plt+0x204c>
  40464c:	str	x0, [sp, #264]
  404650:	cmn	x0, #0x1
  404654:	b.eq	4046bc <ferror@plt+0x2f6c>  // b.none
  404658:	cmn	x0, #0x2
  40465c:	b.eq	4046cc <ferror@plt+0x2f7c>  // b.none
  404660:	cbnz	x0, 404680 <ferror@plt+0x2f30>
  404664:	mov	x0, #0x1                   	// #1
  404668:	str	x0, [sp, #264]
  40466c:	ldr	x0, [sp, #256]
  404670:	ldrb	w0, [x0]
  404674:	cbnz	w0, 4046e0 <ferror@plt+0x2f90>
  404678:	ldr	w0, [sp, #276]
  40467c:	cbnz	w0, 404700 <ferror@plt+0x2fb0>
  404680:	mov	w0, #0x1                   	// #1
  404684:	strb	w0, [sp, #272]
  404688:	ldr	x0, [sp, #96]
  40468c:	bl	4015c0 <mbsinit@plt>
  404690:	cbz	w0, 40517c <ferror@plt+0x3a2c>
  404694:	strb	wzr, [sp, #240]
  404698:	b	40517c <ferror@plt+0x3a2c>
  40469c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4046a0:	add	x3, x3, #0x278
  4046a4:	mov	w2, #0x96                  	// #150
  4046a8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4046ac:	add	x1, x1, #0x170
  4046b0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4046b4:	add	x0, x0, #0x180
  4046b8:	bl	4016f0 <__assert_fail@plt>
  4046bc:	mov	x0, #0x1                   	// #1
  4046c0:	str	x0, [sp, #264]
  4046c4:	strb	wzr, [sp, #272]
  4046c8:	b	40517c <ferror@plt+0x3a2c>
  4046cc:	ldr	x0, [sp, #256]
  4046d0:	bl	401400 <strlen@plt>
  4046d4:	str	x0, [sp, #264]
  4046d8:	strb	wzr, [sp, #272]
  4046dc:	b	40517c <ferror@plt+0x3a2c>
  4046e0:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4046e4:	add	x3, x3, #0x278
  4046e8:	mov	w2, #0xb2                  	// #178
  4046ec:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4046f0:	add	x1, x1, #0x170
  4046f4:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4046f8:	add	x0, x0, #0x198
  4046fc:	bl	4016f0 <__assert_fail@plt>
  404700:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404704:	add	x3, x3, #0x278
  404708:	mov	w2, #0xb3                  	// #179
  40470c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404710:	add	x1, x1, #0x170
  404714:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404718:	add	x0, x0, #0x1b0
  40471c:	bl	4016f0 <__assert_fail@plt>
  404720:	mov	x0, #0x0                   	// #0
  404724:	ldp	x19, x20, [sp, #16]
  404728:	ldp	x25, x26, [sp, #64]
  40472c:	ldp	x27, x28, [sp, #80]
  404730:	b	404d48 <ferror@plt+0x35f8>
  404734:	mov	w20, #0x1                   	// #1
  404738:	adrp	x22, 406000 <ferror@plt+0x48b0>
  40473c:	add	x22, x22, #0x258
  404740:	ldr	x0, [sp, #104]
  404744:	subs	x24, x19, x0
  404748:	b.ne	40489c <ferror@plt+0x314c>  // b.any
  40474c:	ldrb	w0, [sp, #188]
  404750:	cbnz	w0, 404798 <ferror@plt+0x3048>
  404754:	ldrb	w0, [sp, #176]
  404758:	cbnz	w0, 404944 <ferror@plt+0x31f4>
  40475c:	ldr	x2, [sp, #192]
  404760:	ldrb	w1, [x2]
  404764:	ubfx	x3, x1, #5, #3
  404768:	adrp	x0, 406000 <ferror@plt+0x48b0>
  40476c:	add	x0, x0, #0x258
  404770:	ldr	w0, [x0, x3, lsl #2]
  404774:	lsr	w0, w0, w1
  404778:	tbz	w0, #0, 404930 <ferror@plt+0x31e0>
  40477c:	mov	x0, #0x1                   	// #1
  404780:	str	x0, [sp, #200]
  404784:	ldrb	w1, [x2]
  404788:	str	w1, [sp, #212]
  40478c:	strb	w0, [sp, #208]
  404790:	mov	w0, #0x1                   	// #1
  404794:	strb	w0, [sp, #188]
  404798:	ldrb	w27, [sp, #208]
  40479c:	cbnz	w27, 404a40 <ferror@plt+0x32f0>
  4047a0:	mov	w27, #0x1                   	// #1
  4047a4:	add	x0, x19, #0x1
  4047a8:	ldrb	w1, [sp, #272]
  4047ac:	cbz	w1, 404a4c <ferror@plt+0x32fc>
  4047b0:	str	x19, [sp, #104]
  4047b4:	mov	x19, x0
  4047b8:	b	4051a8 <ferror@plt+0x3a58>
  4047bc:	mov	x0, x28
  4047c0:	bl	4015c0 <mbsinit@plt>
  4047c4:	cbz	w0, 404840 <ferror@plt+0x30f0>
  4047c8:	strb	w20, [sp, #176]
  4047cc:	ldr	x25, [sp, #192]
  4047d0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4047d4:	mov	x1, x0
  4047d8:	mov	x0, x25
  4047dc:	bl	403028 <ferror@plt+0x18d8>
  4047e0:	mov	x3, x28
  4047e4:	mov	x2, x0
  4047e8:	mov	x1, x25
  4047ec:	add	x0, sp, #0xd4
  4047f0:	bl	40379c <ferror@plt+0x204c>
  4047f4:	str	x0, [sp, #200]
  4047f8:	cmn	x0, #0x1
  4047fc:	b.eq	404860 <ferror@plt+0x3110>  // b.none
  404800:	cmn	x0, #0x2
  404804:	b.eq	4048dc <ferror@plt+0x318c>  // b.none
  404808:	cbnz	x0, 404828 <ferror@plt+0x30d8>
  40480c:	mov	x0, #0x1                   	// #1
  404810:	str	x0, [sp, #200]
  404814:	ldr	x0, [sp, #192]
  404818:	ldrb	w0, [x0]
  40481c:	cbnz	w0, 4048f0 <ferror@plt+0x31a0>
  404820:	ldr	w0, [sp, #212]
  404824:	cbnz	w0, 404910 <ferror@plt+0x31c0>
  404828:	strb	w20, [sp, #208]
  40482c:	mov	x0, x28
  404830:	bl	4015c0 <mbsinit@plt>
  404834:	cbz	w0, 40486c <ferror@plt+0x311c>
  404838:	strb	wzr, [sp, #176]
  40483c:	b	40486c <ferror@plt+0x311c>
  404840:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404844:	add	x3, x3, #0x278
  404848:	mov	w2, #0x96                  	// #150
  40484c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404850:	add	x1, x1, #0x170
  404854:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404858:	add	x0, x0, #0x180
  40485c:	bl	4016f0 <__assert_fail@plt>
  404860:	mov	x0, #0x1                   	// #1
  404864:	str	x0, [sp, #200]
  404868:	strb	wzr, [sp, #208]
  40486c:	strb	w20, [sp, #188]
  404870:	ldrb	w0, [sp, #208]
  404874:	cbz	w0, 404880 <ferror@plt+0x3130>
  404878:	ldr	w0, [sp, #212]
  40487c:	cbz	w0, 4050c0 <ferror@plt+0x3970>
  404880:	ldr	x0, [sp, #192]
  404884:	ldr	x1, [sp, #200]
  404888:	add	x0, x0, x1
  40488c:	str	x0, [sp, #192]
  404890:	strb	wzr, [sp, #188]
  404894:	subs	x24, x24, #0x1
  404898:	b.eq	404754 <ferror@plt+0x3004>  // b.none
  40489c:	ldrb	w0, [sp, #188]
  4048a0:	cbnz	w0, 404870 <ferror@plt+0x3120>
  4048a4:	ldrb	w0, [sp, #176]
  4048a8:	cbnz	w0, 4047cc <ferror@plt+0x307c>
  4048ac:	ldr	x2, [sp, #192]
  4048b0:	ldrb	w1, [x2]
  4048b4:	ubfx	x0, x1, #5, #3
  4048b8:	ldr	w0, [x22, x0, lsl #2]
  4048bc:	lsr	w0, w0, w1
  4048c0:	tbz	w0, #0, 4047bc <ferror@plt+0x306c>
  4048c4:	mov	x0, #0x1                   	// #1
  4048c8:	str	x0, [sp, #200]
  4048cc:	ldrb	w1, [x2]
  4048d0:	str	w1, [sp, #212]
  4048d4:	strb	w0, [sp, #208]
  4048d8:	b	40486c <ferror@plt+0x311c>
  4048dc:	ldr	x0, [sp, #192]
  4048e0:	bl	401400 <strlen@plt>
  4048e4:	str	x0, [sp, #200]
  4048e8:	strb	wzr, [sp, #208]
  4048ec:	b	40486c <ferror@plt+0x311c>
  4048f0:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4048f4:	add	x3, x3, #0x278
  4048f8:	mov	w2, #0xb2                  	// #178
  4048fc:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404900:	add	x1, x1, #0x170
  404904:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404908:	add	x0, x0, #0x198
  40490c:	bl	4016f0 <__assert_fail@plt>
  404910:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404914:	add	x3, x3, #0x278
  404918:	mov	w2, #0xb3                  	// #179
  40491c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404920:	add	x1, x1, #0x170
  404924:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404928:	add	x0, x0, #0x1b0
  40492c:	bl	4016f0 <__assert_fail@plt>
  404930:	mov	x0, x28
  404934:	bl	4015c0 <mbsinit@plt>
  404938:	cbz	w0, 4049bc <ferror@plt+0x326c>
  40493c:	mov	w0, #0x1                   	// #1
  404940:	strb	w0, [sp, #176]
  404944:	ldr	x20, [sp, #192]
  404948:	bl	401660 <__ctype_get_mb_cur_max@plt>
  40494c:	mov	x1, x0
  404950:	mov	x0, x20
  404954:	bl	403028 <ferror@plt+0x18d8>
  404958:	mov	x3, x28
  40495c:	mov	x2, x0
  404960:	mov	x1, x20
  404964:	add	x0, sp, #0xd4
  404968:	bl	40379c <ferror@plt+0x204c>
  40496c:	str	x0, [sp, #200]
  404970:	cmn	x0, #0x1
  404974:	b.eq	4049dc <ferror@plt+0x328c>  // b.none
  404978:	cmn	x0, #0x2
  40497c:	b.eq	4049ec <ferror@plt+0x329c>  // b.none
  404980:	cbnz	x0, 4049a0 <ferror@plt+0x3250>
  404984:	mov	x0, #0x1                   	// #1
  404988:	str	x0, [sp, #200]
  40498c:	ldr	x0, [sp, #192]
  404990:	ldrb	w0, [x0]
  404994:	cbnz	w0, 404a00 <ferror@plt+0x32b0>
  404998:	ldr	w0, [sp, #212]
  40499c:	cbnz	w0, 404a20 <ferror@plt+0x32d0>
  4049a0:	mov	w0, #0x1                   	// #1
  4049a4:	strb	w0, [sp, #208]
  4049a8:	mov	x0, x28
  4049ac:	bl	4015c0 <mbsinit@plt>
  4049b0:	cbz	w0, 404790 <ferror@plt+0x3040>
  4049b4:	strb	wzr, [sp, #176]
  4049b8:	b	404790 <ferror@plt+0x3040>
  4049bc:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4049c0:	add	x3, x3, #0x278
  4049c4:	mov	w2, #0x96                  	// #150
  4049c8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4049cc:	add	x1, x1, #0x170
  4049d0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4049d4:	add	x0, x0, #0x180
  4049d8:	bl	4016f0 <__assert_fail@plt>
  4049dc:	mov	x0, #0x1                   	// #1
  4049e0:	str	x0, [sp, #200]
  4049e4:	strb	wzr, [sp, #208]
  4049e8:	b	404790 <ferror@plt+0x3040>
  4049ec:	ldr	x0, [sp, #192]
  4049f0:	bl	401400 <strlen@plt>
  4049f4:	str	x0, [sp, #200]
  4049f8:	strb	wzr, [sp, #208]
  4049fc:	b	404790 <ferror@plt+0x3040>
  404a00:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404a04:	add	x3, x3, #0x278
  404a08:	mov	w2, #0xb2                  	// #178
  404a0c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404a10:	add	x1, x1, #0x170
  404a14:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404a18:	add	x0, x0, #0x198
  404a1c:	bl	4016f0 <__assert_fail@plt>
  404a20:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404a24:	add	x3, x3, #0x278
  404a28:	mov	w2, #0xb3                  	// #179
  404a2c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404a30:	add	x1, x1, #0x170
  404a34:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404a38:	add	x0, x0, #0x1b0
  404a3c:	bl	4016f0 <__assert_fail@plt>
  404a40:	ldr	w0, [sp, #212]
  404a44:	cbnz	w0, 4047a4 <ferror@plt+0x3054>
  404a48:	b	4050c8 <ferror@plt+0x3978>
  404a4c:	str	x19, [sp, #104]
  404a50:	mov	x19, x0
  404a54:	b	405108 <ferror@plt+0x39b8>
  404a58:	ldr	x1, [sp, #128]
  404a5c:	ldr	x0, [sp, #256]
  404a60:	bl	4015d0 <memcmp@plt>
  404a64:	cmp	w0, #0x0
  404a68:	cset	w0, eq  // eq = none
  404a6c:	b	40511c <ferror@plt+0x39cc>
  404a70:	ldp	x0, x1, [sp, #240]
  404a74:	stp	x0, x1, [sp, #304]
  404a78:	ldr	x1, [sp, #256]
  404a7c:	ldr	x0, [sp, #264]
  404a80:	str	x0, [sp, #328]
  404a84:	ldp	x2, x3, [sp, #272]
  404a88:	stp	x2, x3, [sp, #336]
  404a8c:	ldp	x2, x3, [sp, #288]
  404a90:	stp	x2, x3, [sp, #352]
  404a94:	add	x0, x0, x1
  404a98:	str	x0, [sp, #320]
  404a9c:	strb	wzr, [sp, #316]
  404aa0:	str	x23, [sp, #384]
  404aa4:	strb	wzr, [sp, #368]
  404aa8:	add	x0, sp, #0x210
  404aac:	stur	xzr, [x0, #-156]
  404ab0:	strb	wzr, [sp, #380]
  404ab4:	ldrb	w1, [x23]
  404ab8:	ubfx	x2, x1, #5, #3
  404abc:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404ac0:	add	x0, x0, #0x258
  404ac4:	ldr	w0, [x0, x2, lsl #2]
  404ac8:	lsr	w0, w0, w1
  404acc:	tbz	w0, #0, 404b20 <ferror@plt+0x33d0>
  404ad0:	mov	x0, #0x1                   	// #1
  404ad4:	str	x0, [sp, #392]
  404ad8:	str	w1, [sp, #404]
  404adc:	strb	w0, [sp, #400]
  404ae0:	mov	w0, #0x1                   	// #1
  404ae4:	strb	w0, [sp, #380]
  404ae8:	ldrb	w0, [sp, #400]
  404aec:	cbz	w0, 404af8 <ferror@plt+0x33a8>
  404af0:	ldr	w0, [sp, #404]
  404af4:	cbz	w0, 404c2c <ferror@plt+0x34dc>
  404af8:	ldr	x0, [sp, #384]
  404afc:	ldr	x1, [sp, #392]
  404b00:	add	x0, x0, x1
  404b04:	str	x0, [sp, #384]
  404b08:	strb	wzr, [sp, #380]
  404b0c:	add	x19, x19, #0x1
  404b10:	mov	w20, #0x1                   	// #1
  404b14:	add	x24, sp, #0x174
  404b18:	add	x25, sp, #0x134
  404b1c:	b	404e6c <ferror@plt+0x371c>
  404b20:	add	x0, sp, #0x174
  404b24:	bl	4015c0 <mbsinit@plt>
  404b28:	cbz	w0, 404ba8 <ferror@plt+0x3458>
  404b2c:	mov	w0, #0x1                   	// #1
  404b30:	strb	w0, [sp, #368]
  404b34:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404b38:	mov	x1, x0
  404b3c:	mov	x0, x23
  404b40:	bl	403028 <ferror@plt+0x18d8>
  404b44:	add	x3, sp, #0x174
  404b48:	mov	x2, x0
  404b4c:	mov	x1, x23
  404b50:	add	x0, sp, #0x194
  404b54:	bl	40379c <ferror@plt+0x204c>
  404b58:	str	x0, [sp, #392]
  404b5c:	cmn	x0, #0x1
  404b60:	b.eq	404bc8 <ferror@plt+0x3478>  // b.none
  404b64:	cmn	x0, #0x2
  404b68:	b.eq	404bd8 <ferror@plt+0x3488>  // b.none
  404b6c:	cbnz	x0, 404b8c <ferror@plt+0x343c>
  404b70:	mov	x0, #0x1                   	// #1
  404b74:	str	x0, [sp, #392]
  404b78:	ldr	x0, [sp, #384]
  404b7c:	ldrb	w0, [x0]
  404b80:	cbnz	w0, 404bec <ferror@plt+0x349c>
  404b84:	ldr	w0, [sp, #404]
  404b88:	cbnz	w0, 404c0c <ferror@plt+0x34bc>
  404b8c:	mov	w0, #0x1                   	// #1
  404b90:	strb	w0, [sp, #400]
  404b94:	add	x0, sp, #0x174
  404b98:	bl	4015c0 <mbsinit@plt>
  404b9c:	cbz	w0, 404ae0 <ferror@plt+0x3390>
  404ba0:	strb	wzr, [sp, #368]
  404ba4:	b	404ae0 <ferror@plt+0x3390>
  404ba8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404bac:	add	x3, x3, #0x278
  404bb0:	mov	w2, #0x96                  	// #150
  404bb4:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404bb8:	add	x1, x1, #0x170
  404bbc:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404bc0:	add	x0, x0, #0x180
  404bc4:	bl	4016f0 <__assert_fail@plt>
  404bc8:	mov	x0, #0x1                   	// #1
  404bcc:	str	x0, [sp, #392]
  404bd0:	strb	wzr, [sp, #400]
  404bd4:	b	404ae0 <ferror@plt+0x3390>
  404bd8:	ldr	x0, [sp, #384]
  404bdc:	bl	401400 <strlen@plt>
  404be0:	str	x0, [sp, #392]
  404be4:	strb	wzr, [sp, #400]
  404be8:	b	404ae0 <ferror@plt+0x3390>
  404bec:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404bf0:	add	x3, x3, #0x278
  404bf4:	mov	w2, #0xb2                  	// #178
  404bf8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404bfc:	add	x1, x1, #0x170
  404c00:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404c04:	add	x0, x0, #0x198
  404c08:	bl	4016f0 <__assert_fail@plt>
  404c0c:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404c10:	add	x3, x3, #0x278
  404c14:	mov	w2, #0xb3                  	// #179
  404c18:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404c1c:	add	x1, x1, #0x170
  404c20:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404c24:	add	x0, x0, #0x1b0
  404c28:	bl	4016f0 <__assert_fail@plt>
  404c2c:	bl	4015b0 <abort@plt>
  404c30:	mov	x0, x24
  404c34:	bl	4015c0 <mbsinit@plt>
  404c38:	cbz	w0, 404cb4 <ferror@plt+0x3564>
  404c3c:	strb	w20, [sp, #368]
  404c40:	ldr	x22, [sp, #384]
  404c44:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404c48:	mov	x1, x0
  404c4c:	mov	x0, x22
  404c50:	bl	403028 <ferror@plt+0x18d8>
  404c54:	mov	x3, x24
  404c58:	mov	x2, x0
  404c5c:	mov	x1, x22
  404c60:	add	x0, sp, #0x194
  404c64:	bl	40379c <ferror@plt+0x204c>
  404c68:	str	x0, [sp, #392]
  404c6c:	cmn	x0, #0x1
  404c70:	b.eq	404cd4 <ferror@plt+0x3584>  // b.none
  404c74:	cmn	x0, #0x2
  404c78:	b.eq	404ce4 <ferror@plt+0x3594>  // b.none
  404c7c:	cbnz	x0, 404c9c <ferror@plt+0x354c>
  404c80:	mov	x0, #0x1                   	// #1
  404c84:	str	x0, [sp, #392]
  404c88:	ldr	x0, [sp, #384]
  404c8c:	ldrb	w0, [x0]
  404c90:	cbnz	w0, 404cf8 <ferror@plt+0x35a8>
  404c94:	ldr	w0, [sp, #404]
  404c98:	cbnz	w0, 404d18 <ferror@plt+0x35c8>
  404c9c:	strb	w20, [sp, #400]
  404ca0:	mov	x0, x24
  404ca4:	bl	4015c0 <mbsinit@plt>
  404ca8:	cbz	w0, 404eb0 <ferror@plt+0x3760>
  404cac:	strb	wzr, [sp, #368]
  404cb0:	b	404eb0 <ferror@plt+0x3760>
  404cb4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404cb8:	add	x3, x3, #0x278
  404cbc:	mov	w2, #0x96                  	// #150
  404cc0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404cc4:	add	x1, x1, #0x170
  404cc8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404ccc:	add	x0, x0, #0x180
  404cd0:	bl	4016f0 <__assert_fail@plt>
  404cd4:	mov	x0, #0x1                   	// #1
  404cd8:	str	x0, [sp, #392]
  404cdc:	strb	wzr, [sp, #400]
  404ce0:	b	404eb0 <ferror@plt+0x3760>
  404ce4:	ldr	x0, [sp, #384]
  404ce8:	bl	401400 <strlen@plt>
  404cec:	str	x0, [sp, #392]
  404cf0:	strb	wzr, [sp, #400]
  404cf4:	b	404eb0 <ferror@plt+0x3760>
  404cf8:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404cfc:	add	x3, x3, #0x278
  404d00:	mov	w2, #0xb2                  	// #178
  404d04:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404d08:	add	x1, x1, #0x170
  404d0c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404d10:	add	x0, x0, #0x198
  404d14:	bl	4016f0 <__assert_fail@plt>
  404d18:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404d1c:	add	x3, x3, #0x278
  404d20:	mov	w2, #0xb3                  	// #179
  404d24:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404d28:	add	x1, x1, #0x170
  404d2c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404d30:	add	x0, x0, #0x1b0
  404d34:	bl	4016f0 <__assert_fail@plt>
  404d38:	ldr	x0, [sp, #256]
  404d3c:	ldp	x19, x20, [sp, #16]
  404d40:	ldp	x25, x26, [sp, #64]
  404d44:	ldp	x27, x28, [sp, #80]
  404d48:	ldp	x21, x22, [sp, #32]
  404d4c:	ldp	x23, x24, [sp, #48]
  404d50:	ldp	x29, x30, [sp], #432
  404d54:	ret
  404d58:	mov	x0, x25
  404d5c:	bl	4015c0 <mbsinit@plt>
  404d60:	cbz	w0, 404ddc <ferror@plt+0x368c>
  404d64:	strb	w20, [sp, #304]
  404d68:	ldr	x22, [sp, #320]
  404d6c:	bl	401660 <__ctype_get_mb_cur_max@plt>
  404d70:	mov	x1, x0
  404d74:	mov	x0, x22
  404d78:	bl	403028 <ferror@plt+0x18d8>
  404d7c:	mov	x3, x25
  404d80:	mov	x2, x0
  404d84:	mov	x1, x22
  404d88:	add	x0, sp, #0x154
  404d8c:	bl	40379c <ferror@plt+0x204c>
  404d90:	str	x0, [sp, #328]
  404d94:	cmn	x0, #0x1
  404d98:	b.eq	404dfc <ferror@plt+0x36ac>  // b.none
  404d9c:	cmn	x0, #0x2
  404da0:	b.eq	404f0c <ferror@plt+0x37bc>  // b.none
  404da4:	cbnz	x0, 404dc4 <ferror@plt+0x3674>
  404da8:	mov	x0, #0x1                   	// #1
  404dac:	str	x0, [sp, #328]
  404db0:	ldr	x0, [sp, #320]
  404db4:	ldrb	w0, [x0]
  404db8:	cbnz	w0, 404f20 <ferror@plt+0x37d0>
  404dbc:	ldr	w0, [sp, #340]
  404dc0:	cbnz	w0, 404f40 <ferror@plt+0x37f0>
  404dc4:	strb	w20, [sp, #336]
  404dc8:	mov	x0, x25
  404dcc:	bl	4015c0 <mbsinit@plt>
  404dd0:	cbz	w0, 404e08 <ferror@plt+0x36b8>
  404dd4:	strb	wzr, [sp, #304]
  404dd8:	b	404e08 <ferror@plt+0x36b8>
  404ddc:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404de0:	add	x3, x3, #0x278
  404de4:	mov	w2, #0x96                  	// #150
  404de8:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404dec:	add	x1, x1, #0x170
  404df0:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404df4:	add	x0, x0, #0x180
  404df8:	bl	4016f0 <__assert_fail@plt>
  404dfc:	mov	x0, #0x1                   	// #1
  404e00:	str	x0, [sp, #328]
  404e04:	strb	wzr, [sp, #336]
  404e08:	strb	w20, [sp, #316]
  404e0c:	ldrb	w0, [sp, #336]
  404e10:	cbz	w0, 404e24 <ferror@plt+0x36d4>
  404e14:	ldr	w0, [sp, #340]
  404e18:	cbz	w0, 404f60 <ferror@plt+0x3810>
  404e1c:	ldrb	w1, [sp, #400]
  404e20:	cbnz	w1, 404f74 <ferror@plt+0x3824>
  404e24:	ldr	x2, [sp, #328]
  404e28:	mov	w0, #0x1                   	// #1
  404e2c:	ldr	x1, [sp, #392]
  404e30:	cmp	x2, x1
  404e34:	b.eq	404f84 <ferror@plt+0x3834>  // b.none
  404e38:	add	x1, x19, #0x1
  404e3c:	cbnz	w0, 405120 <ferror@plt+0x39d0>
  404e40:	ldr	x0, [sp, #320]
  404e44:	ldr	x2, [sp, #328]
  404e48:	add	x0, x0, x2
  404e4c:	str	x0, [sp, #320]
  404e50:	strb	wzr, [sp, #316]
  404e54:	ldr	x0, [sp, #384]
  404e58:	ldr	x2, [sp, #392]
  404e5c:	add	x0, x0, x2
  404e60:	str	x0, [sp, #384]
  404e64:	strb	wzr, [sp, #380]
  404e68:	mov	x19, x1
  404e6c:	ldrb	w0, [sp, #380]
  404e70:	cbnz	w0, 404eb4 <ferror@plt+0x3764>
  404e74:	ldrb	w0, [sp, #368]
  404e78:	cbnz	w0, 404c40 <ferror@plt+0x34f0>
  404e7c:	ldr	x3, [sp, #384]
  404e80:	ldrb	w2, [x3]
  404e84:	ubfx	x0, x2, #5, #3
  404e88:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404e8c:	add	x1, x1, #0x258
  404e90:	ldr	w0, [x1, x0, lsl #2]
  404e94:	lsr	w0, w0, w2
  404e98:	tbz	w0, #0, 404c30 <ferror@plt+0x34e0>
  404e9c:	mov	x0, #0x1                   	// #1
  404ea0:	str	x0, [sp, #392]
  404ea4:	ldrb	w1, [x3]
  404ea8:	str	w1, [sp, #404]
  404eac:	strb	w0, [sp, #400]
  404eb0:	strb	w20, [sp, #380]
  404eb4:	ldrb	w0, [sp, #400]
  404eb8:	cbz	w0, 404ec4 <ferror@plt+0x3774>
  404ebc:	ldr	w0, [sp, #404]
  404ec0:	cbz	w0, 404d38 <ferror@plt+0x35e8>
  404ec4:	ldrb	w0, [sp, #316]
  404ec8:	cbnz	w0, 404e0c <ferror@plt+0x36bc>
  404ecc:	ldrb	w0, [sp, #304]
  404ed0:	cbnz	w0, 404d68 <ferror@plt+0x3618>
  404ed4:	ldr	x3, [sp, #320]
  404ed8:	ldrb	w2, [x3]
  404edc:	ubfx	x0, x2, #5, #3
  404ee0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404ee4:	add	x1, x1, #0x258
  404ee8:	ldr	w0, [x1, x0, lsl #2]
  404eec:	lsr	w0, w0, w2
  404ef0:	tbz	w0, #0, 404d58 <ferror@plt+0x3608>
  404ef4:	mov	x0, #0x1                   	// #1
  404ef8:	str	x0, [sp, #328]
  404efc:	ldrb	w1, [x3]
  404f00:	str	w1, [sp, #340]
  404f04:	strb	w0, [sp, #336]
  404f08:	b	404e08 <ferror@plt+0x36b8>
  404f0c:	ldr	x0, [sp, #320]
  404f10:	bl	401400 <strlen@plt>
  404f14:	str	x0, [sp, #328]
  404f18:	strb	wzr, [sp, #336]
  404f1c:	b	404e08 <ferror@plt+0x36b8>
  404f20:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404f24:	add	x3, x3, #0x278
  404f28:	mov	w2, #0xb2                  	// #178
  404f2c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404f30:	add	x1, x1, #0x170
  404f34:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404f38:	add	x0, x0, #0x198
  404f3c:	bl	4016f0 <__assert_fail@plt>
  404f40:	adrp	x3, 406000 <ferror@plt+0x48b0>
  404f44:	add	x3, x3, #0x278
  404f48:	mov	w2, #0xb3                  	// #179
  404f4c:	adrp	x1, 406000 <ferror@plt+0x48b0>
  404f50:	add	x1, x1, #0x170
  404f54:	adrp	x0, 406000 <ferror@plt+0x48b0>
  404f58:	add	x0, x0, #0x1b0
  404f5c:	bl	4016f0 <__assert_fail@plt>
  404f60:	mov	x0, #0x0                   	// #0
  404f64:	ldp	x19, x20, [sp, #16]
  404f68:	ldp	x25, x26, [sp, #64]
  404f6c:	ldp	x27, x28, [sp, #80]
  404f70:	b	404d48 <ferror@plt+0x35f8>
  404f74:	ldr	w1, [sp, #404]
  404f78:	cmp	w1, w0
  404f7c:	cset	w0, ne  // ne = any
  404f80:	b	404e38 <ferror@plt+0x36e8>
  404f84:	ldr	x1, [sp, #384]
  404f88:	ldr	x0, [sp, #320]
  404f8c:	bl	4015d0 <memcmp@plt>
  404f90:	cmp	w0, #0x0
  404f94:	cset	w0, ne  // ne = any
  404f98:	b	404e38 <ferror@plt+0x36e8>
  404f9c:	mov	x0, x21
  404fa0:	b	404d48 <ferror@plt+0x35f8>
  404fa4:	ldr	x0, [sp, #368]
  404fa8:	ldp	x19, x20, [sp, #16]
  404fac:	ldp	x25, x26, [sp, #64]
  404fb0:	b	404d48 <ferror@plt+0x35f8>
  404fb4:	mov	w0, w26
  404fb8:	mov	x2, x19
  404fbc:	add	x20, x20, #0x1
  404fc0:	add	x19, x2, #0x1
  404fc4:	ldrb	w1, [x21]
  404fc8:	cmp	w1, w22
  404fcc:	b.eq	40504c <ferror@plt+0x38fc>  // b.none
  404fd0:	ldrb	w1, [x21, #1]!
  404fd4:	cbz	w1, 405088 <ferror@plt+0x3938>
  404fd8:	cmp	x20, #0x9
  404fdc:	cset	w1, hi  // hi = pmore
  404fe0:	ands	w26, w0, w1
  404fe4:	b.eq	404fb8 <ferror@plt+0x3868>  // b.none
  404fe8:	add	x0, x20, x20, lsl #2
  404fec:	cmp	x19, x0
  404ff0:	b.cc	404fb4 <ferror@plt+0x3864>  // b.lo, b.ul, b.last
  404ff4:	cbz	x24, 405014 <ferror@plt+0x38c4>
  404ff8:	sub	x1, x19, x25
  404ffc:	mov	x0, x24
  405000:	bl	401440 <strnlen@plt>
  405004:	add	x24, x24, x0
  405008:	ldrb	w0, [x24]
  40500c:	cbnz	w0, 405040 <ferror@plt+0x38f0>
  405010:	mov	x25, x19
  405014:	mov	x0, x23
  405018:	bl	401400 <strlen@plt>
  40501c:	add	x3, sp, #0x170
  405020:	mov	x2, x0
  405024:	mov	x1, x23
  405028:	mov	x0, x21
  40502c:	bl	4039d0 <ferror@plt+0x2280>
  405030:	ands	w0, w0, #0xff
  405034:	b.ne	404fa4 <ferror@plt+0x3854>  // b.any
  405038:	mov	x24, #0x0                   	// #0
  40503c:	b	404fb8 <ferror@plt+0x3868>
  405040:	mov	x25, x19
  405044:	mov	w0, w26
  405048:	b	404fb8 <ferror@plt+0x3868>
  40504c:	ldrb	w1, [x23, #1]
  405050:	cbz	w1, 4050a0 <ferror@plt+0x3950>
  405054:	sub	x4, x21, x2
  405058:	sub	x3, x23, x2
  40505c:	ldrb	w2, [x4, x19]
  405060:	cbz	w2, 4050b0 <ferror@plt+0x3960>
  405064:	add	x19, x19, #0x1
  405068:	cmp	w2, w1
  40506c:	b.ne	404fd0 <ferror@plt+0x3880>  // b.any
  405070:	ldrb	w1, [x3, x19]
  405074:	cbnz	w1, 40505c <ferror@plt+0x390c>
  405078:	mov	x0, x21
  40507c:	ldp	x19, x20, [sp, #16]
  405080:	ldp	x25, x26, [sp, #64]
  405084:	b	404d48 <ferror@plt+0x35f8>
  405088:	mov	x0, #0x0                   	// #0
  40508c:	ldp	x19, x20, [sp, #16]
  405090:	ldp	x25, x26, [sp, #64]
  405094:	b	404d48 <ferror@plt+0x35f8>
  405098:	mov	x0, #0x0                   	// #0
  40509c:	b	404d48 <ferror@plt+0x35f8>
  4050a0:	mov	x0, x21
  4050a4:	ldp	x19, x20, [sp, #16]
  4050a8:	ldp	x25, x26, [sp, #64]
  4050ac:	b	404d48 <ferror@plt+0x35f8>
  4050b0:	mov	x0, #0x0                   	// #0
  4050b4:	ldp	x19, x20, [sp, #16]
  4050b8:	ldp	x25, x26, [sp, #64]
  4050bc:	b	404d48 <ferror@plt+0x35f8>
  4050c0:	ldrb	w0, [sp, #188]
  4050c4:	cbz	w0, 404754 <ferror@plt+0x3004>
  4050c8:	add	x2, sp, #0x170
  4050cc:	mov	x1, x23
  4050d0:	mov	x0, x21
  4050d4:	bl	403b2c <ferror@plt+0x23dc>
  4050d8:	ands	w27, w0, #0xff
  4050dc:	b.eq	4047a4 <ferror@plt+0x3054>  // b.none
  4050e0:	ldr	x0, [sp, #368]
  4050e4:	ldp	x19, x20, [sp, #16]
  4050e8:	ldp	x25, x26, [sp, #64]
  4050ec:	ldp	x27, x28, [sp, #80]
  4050f0:	b	404d48 <ferror@plt+0x35f8>
  4050f4:	cmp	x26, #0x9
  4050f8:	cset	w0, hi  // hi = pmore
  4050fc:	ands	w0, w27, w0
  405100:	b.ne	4051dc <ferror@plt+0x3a8c>  // b.any
  405104:	add	x19, x19, #0x1
  405108:	ldr	x2, [sp, #264]
  40510c:	mov	w0, #0x0                   	// #0
  405110:	ldr	x1, [sp, #136]
  405114:	cmp	x2, x1
  405118:	b.eq	404a58 <ferror@plt+0x3308>  // b.none
  40511c:	cbnz	w0, 404a70 <ferror@plt+0x3320>
  405120:	ldr	x0, [sp, #256]
  405124:	ldr	x1, [sp, #264]
  405128:	add	x0, x0, x1
  40512c:	str	x0, [sp, #256]
  405130:	strb	wzr, [sp, #252]
  405134:	add	x26, x26, #0x1
  405138:	ldrb	w0, [sp, #252]
  40513c:	cbnz	w0, 405184 <ferror@plt+0x3a34>
  405140:	ldrb	w0, [sp, #240]
  405144:	cbnz	w0, 404624 <ferror@plt+0x2ed4>
  405148:	ldr	x3, [sp, #256]
  40514c:	ldrb	w2, [x3]
  405150:	ubfx	x0, x2, #5, #3
  405154:	adrp	x1, 406000 <ferror@plt+0x48b0>
  405158:	add	x1, x1, #0x258
  40515c:	ldr	w0, [x1, x0, lsl #2]
  405160:	lsr	w0, w0, w2
  405164:	tbz	w0, #0, 404610 <ferror@plt+0x2ec0>
  405168:	mov	x0, #0x1                   	// #1
  40516c:	str	x0, [sp, #264]
  405170:	ldrb	w1, [x3]
  405174:	str	w1, [sp, #276]
  405178:	strb	w0, [sp, #272]
  40517c:	mov	w0, #0x1                   	// #1
  405180:	strb	w0, [sp, #252]
  405184:	ldrb	w0, [sp, #272]
  405188:	cbz	w0, 4050f4 <ferror@plt+0x39a4>
  40518c:	ldr	w0, [sp, #276]
  405190:	cbz	w0, 404720 <ferror@plt+0x2fd0>
  405194:	cmp	x26, #0x9
  405198:	cset	w0, hi  // hi = pmore
  40519c:	ands	w0, w27, w0
  4051a0:	b.ne	4051c4 <ferror@plt+0x3a74>  // b.any
  4051a4:	add	x19, x19, #0x1
  4051a8:	ldrb	w0, [sp, #144]
  4051ac:	cbz	w0, 405108 <ferror@plt+0x39b8>
  4051b0:	ldr	w1, [sp, #276]
  4051b4:	ldr	w0, [sp, #148]
  4051b8:	cmp	w1, w0
  4051bc:	cset	w0, eq  // eq = none
  4051c0:	b	40511c <ferror@plt+0x39cc>
  4051c4:	add	x1, x26, x26, lsl #2
  4051c8:	cmp	x19, x1
  4051cc:	b.cs	404734 <ferror@plt+0x2fe4>  // b.hs, b.nlast
  4051d0:	add	x19, x19, #0x1
  4051d4:	mov	w27, w0
  4051d8:	b	4051a8 <ferror@plt+0x3a58>
  4051dc:	add	x1, x26, x26, lsl #2
  4051e0:	cmp	x19, x1
  4051e4:	b.cs	404734 <ferror@plt+0x2fe4>  // b.hs, b.nlast
  4051e8:	add	x19, x19, #0x1
  4051ec:	mov	w27, w0
  4051f0:	b	405108 <ferror@plt+0x39b8>
  4051f4:	mov	x12, #0x1070                	// #4208
  4051f8:	sub	sp, sp, x12
  4051fc:	stp	x29, x30, [sp]
  405200:	mov	x29, sp
  405204:	stp	x19, x20, [sp, #16]
  405208:	stp	x21, x22, [sp, #32]
  40520c:	stp	x23, x24, [sp, #48]
  405210:	str	x25, [sp, #64]
  405214:	mov	x23, x0
  405218:	mov	x22, x1
  40521c:	mov	x21, x2
  405220:	mov	x24, x3
  405224:	mov	x25, x4
  405228:	mov	x4, #0x0                   	// #0
  40522c:	mov	x3, #0x0                   	// #0
  405230:	mov	x2, #0x0                   	// #0
  405234:	mov	x1, #0x0                   	// #0
  405238:	mov	x0, x21
  40523c:	bl	401620 <iconv@plt>
  405240:	str	x23, [sp, #80]
  405244:	str	x22, [sp, #88]
  405248:	cbz	x22, 4053a8 <ferror@plt+0x3c58>
  40524c:	mov	x19, #0x0                   	// #0
  405250:	add	x20, sp, #0x70
  405254:	b	40526c <ferror@plt+0x3b1c>
  405258:	ldr	x5, [sp, #96]
  40525c:	sub	x5, x5, x20
  405260:	add	x19, x19, x5
  405264:	ldr	x0, [sp, #88]
  405268:	cbz	x0, 4052b0 <ferror@plt+0x3b60>
  40526c:	str	x20, [sp, #96]
  405270:	mov	x0, #0x1000                	// #4096
  405274:	str	x0, [sp, #104]
  405278:	add	x4, sp, #0x68
  40527c:	add	x3, sp, #0x60
  405280:	add	x2, sp, #0x58
  405284:	add	x1, sp, #0x50
  405288:	mov	x0, x21
  40528c:	bl	401620 <iconv@plt>
  405290:	cmn	x0, #0x1
  405294:	b.ne	405258 <ferror@plt+0x3b08>  // b.any
  405298:	bl	401700 <__errno_location@plt>
  40529c:	ldr	w0, [x0]
  4052a0:	cmp	w0, #0x7
  4052a4:	b.eq	405258 <ferror@plt+0x3b08>  // b.none
  4052a8:	cmp	w0, #0x16
  4052ac:	b.ne	4053b0 <ferror@plt+0x3c60>  // b.any
  4052b0:	add	x0, sp, #0x70
  4052b4:	str	x0, [sp, #96]
  4052b8:	mov	x0, #0x1000                	// #4096
  4052bc:	str	x0, [sp, #104]
  4052c0:	add	x4, sp, #0x68
  4052c4:	add	x3, sp, #0x60
  4052c8:	mov	x2, #0x0                   	// #0
  4052cc:	mov	x1, #0x0                   	// #0
  4052d0:	mov	x0, x21
  4052d4:	bl	401620 <iconv@plt>
  4052d8:	cmn	x0, #0x1
  4052dc:	b.eq	4053b0 <ferror@plt+0x3c60>  // b.none
  4052e0:	add	x1, sp, #0x70
  4052e4:	ldr	x0, [sp, #96]
  4052e8:	sub	x0, x0, x1
  4052ec:	adds	x19, x0, x19
  4052f0:	b.eq	4053b8 <ferror@plt+0x3c68>  // b.none
  4052f4:	ldr	x20, [x24]
  4052f8:	cbz	x20, 405308 <ferror@plt+0x3bb8>
  4052fc:	ldr	x0, [x25]
  405300:	cmp	x0, x19
  405304:	b.cs	405318 <ferror@plt+0x3bc8>  // b.hs, b.nlast
  405308:	mov	x0, x19
  40530c:	bl	4014f0 <malloc@plt>
  405310:	mov	x20, x0
  405314:	cbz	x0, 4053c4 <ferror@plt+0x3c74>
  405318:	mov	x4, #0x0                   	// #0
  40531c:	mov	x3, #0x0                   	// #0
  405320:	mov	x2, #0x0                   	// #0
  405324:	mov	x1, #0x0                   	// #0
  405328:	mov	x0, x21
  40532c:	bl	401620 <iconv@plt>
  405330:	str	x23, [sp, #88]
  405334:	str	x22, [sp, #96]
  405338:	str	x20, [sp, #104]
  40533c:	str	x19, [sp, #112]
  405340:	ldr	x1, [sp, #96]
  405344:	cbz	x1, 4053d8 <ferror@plt+0x3c88>
  405348:	add	x4, sp, #0x70
  40534c:	add	x3, sp, #0x68
  405350:	add	x2, sp, #0x60
  405354:	add	x1, sp, #0x58
  405358:	mov	x0, x21
  40535c:	bl	401620 <iconv@plt>
  405360:	cmn	x0, #0x1
  405364:	b.ne	405340 <ferror@plt+0x3bf0>  // b.any
  405368:	bl	401700 <__errno_location@plt>
  40536c:	ldr	w0, [x0]
  405370:	cmp	w0, #0x16
  405374:	b.eq	4053d8 <ferror@plt+0x3c88>  // b.none
  405378:	ldr	x1, [x24]
  40537c:	mov	w0, #0xffffffff            	// #-1
  405380:	cmp	x1, x20
  405384:	b.eq	40540c <ferror@plt+0x3cbc>  // b.none
  405388:	bl	401700 <__errno_location@plt>
  40538c:	mov	x19, x0
  405390:	ldr	w21, [x0]
  405394:	mov	x0, x20
  405398:	bl	401640 <free@plt>
  40539c:	str	w21, [x19]
  4053a0:	mov	w0, #0xffffffff            	// #-1
  4053a4:	b	40540c <ferror@plt+0x3cbc>
  4053a8:	mov	x19, x22
  4053ac:	b	4052b0 <ferror@plt+0x3b60>
  4053b0:	mov	w0, #0xffffffff            	// #-1
  4053b4:	b	40540c <ferror@plt+0x3cbc>
  4053b8:	str	xzr, [x25]
  4053bc:	mov	w0, #0x0                   	// #0
  4053c0:	b	40540c <ferror@plt+0x3cbc>
  4053c4:	bl	401700 <__errno_location@plt>
  4053c8:	mov	w1, #0xc                   	// #12
  4053cc:	str	w1, [x0]
  4053d0:	mov	w0, #0xffffffff            	// #-1
  4053d4:	b	40540c <ferror@plt+0x3cbc>
  4053d8:	add	x4, sp, #0x70
  4053dc:	add	x3, sp, #0x68
  4053e0:	mov	x2, #0x0                   	// #0
  4053e4:	mov	x1, #0x0                   	// #0
  4053e8:	mov	x0, x21
  4053ec:	bl	401620 <iconv@plt>
  4053f0:	cmn	x0, #0x1
  4053f4:	b.eq	405378 <ferror@plt+0x3c28>  // b.none
  4053f8:	ldr	x0, [sp, #112]
  4053fc:	cbnz	x0, 40542c <ferror@plt+0x3cdc>
  405400:	str	x20, [x24]
  405404:	str	x19, [x25]
  405408:	mov	w0, #0x0                   	// #0
  40540c:	ldp	x19, x20, [sp, #16]
  405410:	ldp	x21, x22, [sp, #32]
  405414:	ldp	x23, x24, [sp, #48]
  405418:	ldr	x25, [sp, #64]
  40541c:	ldp	x29, x30, [sp]
  405420:	mov	x12, #0x1070                	// #4208
  405424:	add	sp, sp, x12
  405428:	ret
  40542c:	bl	4015b0 <abort@plt>
  405430:	stp	x29, x30, [sp, #-96]!
  405434:	mov	x29, sp
  405438:	stp	x19, x20, [sp, #16]
  40543c:	stp	x21, x22, [sp, #32]
  405440:	stp	x23, x24, [sp, #48]
  405444:	mov	x23, x1
  405448:	str	x0, [sp, #88]
  40544c:	bl	401400 <strlen@plt>
  405450:	mov	x21, x0
  405454:	str	x0, [sp, #80]
  405458:	lsl	x0, x0, #4
  40545c:	mov	x1, #0xfffffff             	// #268435455
  405460:	cmp	x21, x1
  405464:	csel	x21, x0, x21, ls  // ls = plast
  405468:	add	x19, x21, #0x1
  40546c:	mov	x0, x19
  405470:	bl	4014f0 <malloc@plt>
  405474:	mov	x20, x0
  405478:	cbz	x0, 40551c <ferror@plt+0x3dcc>
  40547c:	mov	x4, #0x0                   	// #0
  405480:	mov	x3, #0x0                   	// #0
  405484:	mov	x2, #0x0                   	// #0
  405488:	mov	x1, #0x0                   	// #0
  40548c:	mov	x0, x23
  405490:	bl	401620 <iconv@plt>
  405494:	str	x20, [sp, #64]
  405498:	str	x21, [sp, #72]
  40549c:	add	x4, sp, #0x48
  4054a0:	add	x3, sp, #0x40
  4054a4:	add	x2, sp, #0x50
  4054a8:	add	x1, sp, #0x58
  4054ac:	mov	x0, x23
  4054b0:	bl	401620 <iconv@plt>
  4054b4:	cmn	x0, #0x1
  4054b8:	b.ne	405564 <ferror@plt+0x3e14>  // b.any
  4054bc:	bl	401700 <__errno_location@plt>
  4054c0:	mov	x22, x0
  4054c4:	ldr	w0, [x0]
  4054c8:	cmp	w0, #0x16
  4054cc:	b.eq	405564 <ferror@plt+0x3e14>  // b.none
  4054d0:	cmp	w0, #0x7
  4054d4:	b.ne	405534 <ferror@plt+0x3de4>  // b.any
  4054d8:	ldr	x21, [sp, #64]
  4054dc:	sub	x21, x21, x20
  4054e0:	lsl	x24, x19, #1
  4054e4:	cmp	x19, x19, lsl #1
  4054e8:	b.cs	40552c <ferror@plt+0x3ddc>  // b.hs, b.nlast
  4054ec:	mov	x1, x24
  4054f0:	mov	x0, x20
  4054f4:	bl	401560 <realloc@plt>
  4054f8:	cbz	x0, 405558 <ferror@plt+0x3e08>
  4054fc:	add	x1, x0, x21
  405500:	str	x1, [sp, #64]
  405504:	sub	x2, x24, #0x1
  405508:	sub	x21, x2, x21
  40550c:	str	x21, [sp, #72]
  405510:	mov	x19, x24
  405514:	mov	x20, x0
  405518:	b	40549c <ferror@plt+0x3d4c>
  40551c:	bl	401700 <__errno_location@plt>
  405520:	mov	w1, #0xc                   	// #12
  405524:	str	w1, [x0]
  405528:	b	405540 <ferror@plt+0x3df0>
  40552c:	mov	w0, #0xc                   	// #12
  405530:	str	w0, [x22]
  405534:	mov	x0, x20
  405538:	bl	401640 <free@plt>
  40553c:	mov	x20, #0x0                   	// #0
  405540:	mov	x0, x20
  405544:	ldp	x19, x20, [sp, #16]
  405548:	ldp	x21, x22, [sp, #32]
  40554c:	ldp	x23, x24, [sp, #48]
  405550:	ldp	x29, x30, [sp], #96
  405554:	ret
  405558:	mov	w0, #0xc                   	// #12
  40555c:	str	w0, [x22]
  405560:	b	405534 <ferror@plt+0x3de4>
  405564:	add	x4, sp, #0x48
  405568:	add	x3, sp, #0x40
  40556c:	mov	x2, #0x0                   	// #0
  405570:	mov	x1, #0x0                   	// #0
  405574:	mov	x0, x23
  405578:	bl	401620 <iconv@plt>
  40557c:	cmn	x0, #0x1
  405580:	b.ne	4055f4 <ferror@plt+0x3ea4>  // b.any
  405584:	bl	401700 <__errno_location@plt>
  405588:	mov	x22, x0
  40558c:	ldr	w0, [x0]
  405590:	cmp	w0, #0x7
  405594:	b.ne	405534 <ferror@plt+0x3de4>  // b.any
  405598:	ldr	x21, [sp, #64]
  40559c:	sub	x21, x21, x20
  4055a0:	lsl	x24, x19, #1
  4055a4:	cmp	x19, x19, lsl #1
  4055a8:	b.cs	4055dc <ferror@plt+0x3e8c>  // b.hs, b.nlast
  4055ac:	mov	x1, x24
  4055b0:	mov	x0, x20
  4055b4:	bl	401560 <realloc@plt>
  4055b8:	cbz	x0, 4055e8 <ferror@plt+0x3e98>
  4055bc:	add	x1, x0, x21
  4055c0:	str	x1, [sp, #64]
  4055c4:	sub	x1, x24, #0x1
  4055c8:	sub	x21, x1, x21
  4055cc:	str	x21, [sp, #72]
  4055d0:	mov	x19, x24
  4055d4:	mov	x20, x0
  4055d8:	b	405564 <ferror@plt+0x3e14>
  4055dc:	mov	w0, #0xc                   	// #12
  4055e0:	str	w0, [x22]
  4055e4:	b	405534 <ferror@plt+0x3de4>
  4055e8:	mov	w0, #0xc                   	// #12
  4055ec:	str	w0, [x22]
  4055f0:	b	405534 <ferror@plt+0x3de4>
  4055f4:	ldr	x0, [sp, #64]
  4055f8:	add	x1, x0, #0x1
  4055fc:	str	x1, [sp, #64]
  405600:	strb	wzr, [x0]
  405604:	ldr	x1, [sp, #64]
  405608:	sub	x1, x1, x20
  40560c:	cmp	x19, x1
  405610:	b.ls	405540 <ferror@plt+0x3df0>  // b.plast
  405614:	mov	x0, x20
  405618:	bl	401560 <realloc@plt>
  40561c:	cmp	x0, #0x0
  405620:	csel	x20, x20, x0, eq  // eq = none
  405624:	b	405540 <ferror@plt+0x3df0>
  405628:	stp	x29, x30, [sp, #-48]!
  40562c:	mov	x29, sp
  405630:	stp	x19, x20, [sp, #16]
  405634:	mov	x19, x0
  405638:	ldrb	w0, [x0]
  40563c:	cbz	w0, 405660 <ferror@plt+0x3f10>
  405640:	stp	x21, x22, [sp, #32]
  405644:	mov	x21, x1
  405648:	mov	x20, x2
  40564c:	mov	x1, x2
  405650:	mov	x0, x21
  405654:	bl	403810 <ferror@plt+0x20c0>
  405658:	cbnz	w0, 405690 <ferror@plt+0x3f40>
  40565c:	ldp	x21, x22, [sp, #32]
  405660:	mov	x0, x19
  405664:	bl	401580 <strdup@plt>
  405668:	mov	x19, x0
  40566c:	cbz	x0, 405680 <ferror@plt+0x3f30>
  405670:	mov	x0, x19
  405674:	ldp	x19, x20, [sp, #16]
  405678:	ldp	x29, x30, [sp], #48
  40567c:	ret
  405680:	bl	401700 <__errno_location@plt>
  405684:	mov	w1, #0xc                   	// #12
  405688:	str	w1, [x0]
  40568c:	b	405670 <ferror@plt+0x3f20>
  405690:	mov	x1, x21
  405694:	mov	x0, x20
  405698:	bl	4016a0 <iconv_open@plt>
  40569c:	mov	x20, x0
  4056a0:	cmn	x0, #0x1
  4056a4:	b.eq	405714 <ferror@plt+0x3fc4>  // b.none
  4056a8:	mov	x1, x0
  4056ac:	mov	x0, x19
  4056b0:	bl	405430 <ferror@plt+0x3ce0>
  4056b4:	mov	x19, x0
  4056b8:	cbz	x0, 4056d0 <ferror@plt+0x3f80>
  4056bc:	mov	x0, x20
  4056c0:	bl	401450 <iconv_close@plt>
  4056c4:	tbnz	w0, #31, 4056f0 <ferror@plt+0x3fa0>
  4056c8:	ldp	x21, x22, [sp, #32]
  4056cc:	b	405670 <ferror@plt+0x3f20>
  4056d0:	bl	401700 <__errno_location@plt>
  4056d4:	mov	x21, x0
  4056d8:	ldr	w22, [x0]
  4056dc:	mov	x0, x20
  4056e0:	bl	401450 <iconv_close@plt>
  4056e4:	str	w22, [x21]
  4056e8:	ldp	x21, x22, [sp, #32]
  4056ec:	b	405670 <ferror@plt+0x3f20>
  4056f0:	bl	401700 <__errno_location@plt>
  4056f4:	mov	x20, x0
  4056f8:	ldr	w21, [x0]
  4056fc:	mov	x0, x19
  405700:	bl	401640 <free@plt>
  405704:	str	w21, [x20]
  405708:	mov	x19, #0x0                   	// #0
  40570c:	ldp	x21, x22, [sp, #32]
  405710:	b	405670 <ferror@plt+0x3f20>
  405714:	mov	x19, #0x0                   	// #0
  405718:	ldp	x21, x22, [sp, #32]
  40571c:	b	405670 <ferror@plt+0x3f20>
  405720:	adds	x0, x0, #0x20
  405724:	b.cs	405758 <ferror@plt+0x4008>  // b.hs, b.nlast
  405728:	stp	x29, x30, [sp, #-16]!
  40572c:	mov	x29, sp
  405730:	bl	4014f0 <malloc@plt>
  405734:	mov	x2, x0
  405738:	cbz	x0, 405750 <ferror@plt+0x4000>
  40573c:	add	x1, x0, #0x10
  405740:	and	x1, x1, #0xffffffffffffffe0
  405744:	add	x0, x1, #0x10
  405748:	sub	x2, x0, x2
  40574c:	sturb	w2, [x0, #-1]
  405750:	ldp	x29, x30, [sp], #16
  405754:	ret
  405758:	mov	x0, #0x0                   	// #0
  40575c:	ret
  405760:	stp	x29, x30, [sp, #-16]!
  405764:	mov	x29, sp
  405768:	tst	x0, #0xf
  40576c:	b.ne	40577c <ferror@plt+0x402c>  // b.any
  405770:	tbnz	w0, #4, 405780 <ferror@plt+0x4030>
  405774:	ldp	x29, x30, [sp], #16
  405778:	ret
  40577c:	bl	4015b0 <abort@plt>
  405780:	ldurb	w1, [x0, #-1]
  405784:	sub	x0, x0, x1
  405788:	bl	401640 <free@plt>
  40578c:	b	405774 <ferror@plt+0x4024>
  405790:	stp	x29, x30, [sp, #-128]!
  405794:	mov	x29, sp
  405798:	stp	x19, x20, [sp, #16]
  40579c:	mov	x19, x0
  4057a0:	bl	401660 <__ctype_get_mb_cur_max@plt>
  4057a4:	cmp	x0, #0x1
  4057a8:	b.hi	4057c8 <ferror@plt+0x4078>  // b.pmore
  4057ac:	mov	x0, x19
  4057b0:	bl	401400 <strlen@plt>
  4057b4:	mov	x19, x0
  4057b8:	mov	x0, x19
  4057bc:	ldp	x19, x20, [sp, #16]
  4057c0:	ldp	x29, x30, [sp], #128
  4057c4:	ret
  4057c8:	stp	x21, x22, [sp, #32]
  4057cc:	str	x23, [sp, #48]
  4057d0:	str	x19, [sp, #80]
  4057d4:	strb	wzr, [sp, #64]
  4057d8:	stur	xzr, [sp, #68]
  4057dc:	strb	wzr, [sp, #76]
  4057e0:	mov	x19, #0x0                   	// #0
  4057e4:	add	x0, sp, #0x40
  4057e8:	add	x20, sp, #0x44
  4057ec:	add	x21, x0, #0x24
  4057f0:	adrp	x22, 406000 <ferror@plt+0x48b0>
  4057f4:	add	x22, x22, #0x258
  4057f8:	b	4058a4 <ferror@plt+0x4154>
  4057fc:	mov	x0, x20
  405800:	bl	4015c0 <mbsinit@plt>
  405804:	cbz	w0, 4058e4 <ferror@plt+0x4194>
  405808:	mov	w0, #0x1                   	// #1
  40580c:	strb	w0, [sp, #64]
  405810:	ldr	x23, [sp, #80]
  405814:	bl	401660 <__ctype_get_mb_cur_max@plt>
  405818:	mov	x1, x0
  40581c:	mov	x0, x23
  405820:	bl	403028 <ferror@plt+0x18d8>
  405824:	mov	x3, x20
  405828:	mov	x2, x0
  40582c:	mov	x1, x23
  405830:	mov	x0, x21
  405834:	bl	40379c <ferror@plt+0x204c>
  405838:	str	x0, [sp, #88]
  40583c:	cmn	x0, #0x1
  405840:	b.eq	405904 <ferror@plt+0x41b4>  // b.none
  405844:	cmn	x0, #0x2
  405848:	b.eq	405914 <ferror@plt+0x41c4>  // b.none
  40584c:	cbnz	x0, 40586c <ferror@plt+0x411c>
  405850:	mov	x0, #0x1                   	// #1
  405854:	str	x0, [sp, #88]
  405858:	ldr	x0, [sp, #80]
  40585c:	ldrb	w0, [x0]
  405860:	cbnz	w0, 405928 <ferror@plt+0x41d8>
  405864:	ldr	w0, [sp, #100]
  405868:	cbnz	w0, 405948 <ferror@plt+0x41f8>
  40586c:	mov	w0, #0x1                   	// #1
  405870:	strb	w0, [sp, #96]
  405874:	mov	x0, x20
  405878:	bl	4015c0 <mbsinit@plt>
  40587c:	cbz	w0, 405884 <ferror@plt+0x4134>
  405880:	strb	wzr, [sp, #64]
  405884:	ldr	w0, [sp, #100]
  405888:	cbz	w0, 405974 <ferror@plt+0x4224>
  40588c:	add	x19, x19, #0x1
  405890:	ldr	x1, [sp, #80]
  405894:	ldr	x0, [sp, #88]
  405898:	add	x1, x1, x0
  40589c:	str	x1, [sp, #80]
  4058a0:	strb	wzr, [sp, #76]
  4058a4:	ldrb	w0, [sp, #76]
  4058a8:	cbnz	w0, 405968 <ferror@plt+0x4218>
  4058ac:	ldrb	w0, [sp, #64]
  4058b0:	cbnz	w0, 405810 <ferror@plt+0x40c0>
  4058b4:	ldr	x2, [sp, #80]
  4058b8:	ldrb	w1, [x2]
  4058bc:	ubfx	x0, x1, #5, #3
  4058c0:	ldr	w0, [x22, x0, lsl #2]
  4058c4:	lsr	w0, w0, w1
  4058c8:	tbz	w0, #0, 4057fc <ferror@plt+0x40ac>
  4058cc:	mov	x0, #0x1                   	// #1
  4058d0:	str	x0, [sp, #88]
  4058d4:	ldrb	w1, [x2]
  4058d8:	str	w1, [sp, #100]
  4058dc:	strb	w0, [sp, #96]
  4058e0:	b	405884 <ferror@plt+0x4134>
  4058e4:	adrp	x3, 406000 <ferror@plt+0x48b0>
  4058e8:	add	x3, x3, #0x290
  4058ec:	mov	w2, #0x96                  	// #150
  4058f0:	adrp	x1, 406000 <ferror@plt+0x48b0>
  4058f4:	add	x1, x1, #0x170
  4058f8:	adrp	x0, 406000 <ferror@plt+0x48b0>
  4058fc:	add	x0, x0, #0x180
  405900:	bl	4016f0 <__assert_fail@plt>
  405904:	mov	x0, #0x1                   	// #1
  405908:	str	x0, [sp, #88]
  40590c:	strb	wzr, [sp, #96]
  405910:	b	40588c <ferror@plt+0x413c>
  405914:	ldr	x0, [sp, #80]
  405918:	bl	401400 <strlen@plt>
  40591c:	str	x0, [sp, #88]
  405920:	strb	wzr, [sp, #96]
  405924:	b	40588c <ferror@plt+0x413c>
  405928:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40592c:	add	x3, x3, #0x290
  405930:	mov	w2, #0xb2                  	// #178
  405934:	adrp	x1, 406000 <ferror@plt+0x48b0>
  405938:	add	x1, x1, #0x170
  40593c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  405940:	add	x0, x0, #0x198
  405944:	bl	4016f0 <__assert_fail@plt>
  405948:	adrp	x3, 406000 <ferror@plt+0x48b0>
  40594c:	add	x3, x3, #0x290
  405950:	mov	w2, #0xb3                  	// #179
  405954:	adrp	x1, 406000 <ferror@plt+0x48b0>
  405958:	add	x1, x1, #0x170
  40595c:	adrp	x0, 406000 <ferror@plt+0x48b0>
  405960:	add	x0, x0, #0x1b0
  405964:	bl	4016f0 <__assert_fail@plt>
  405968:	ldrb	w0, [sp, #96]
  40596c:	cbz	w0, 40588c <ferror@plt+0x413c>
  405970:	b	405884 <ferror@plt+0x4134>
  405974:	ldp	x21, x22, [sp, #32]
  405978:	ldr	x23, [sp, #48]
  40597c:	b	4057b8 <ferror@plt+0x4068>
  405980:	stp	x29, x30, [sp, #-64]!
  405984:	mov	x29, sp
  405988:	stp	x19, x20, [sp, #16]
  40598c:	adrp	x20, 416000 <ferror@plt+0x148b0>
  405990:	add	x20, x20, #0xdf0
  405994:	stp	x21, x22, [sp, #32]
  405998:	adrp	x21, 416000 <ferror@plt+0x148b0>
  40599c:	add	x21, x21, #0xde8
  4059a0:	sub	x20, x20, x21
  4059a4:	mov	w22, w0
  4059a8:	stp	x23, x24, [sp, #48]
  4059ac:	mov	x23, x1
  4059b0:	mov	x24, x2
  4059b4:	bl	401398 <mbrtowc@plt-0x38>
  4059b8:	cmp	xzr, x20, asr #3
  4059bc:	b.eq	4059e8 <ferror@plt+0x4298>  // b.none
  4059c0:	asr	x20, x20, #3
  4059c4:	mov	x19, #0x0                   	// #0
  4059c8:	ldr	x3, [x21, x19, lsl #3]
  4059cc:	mov	x2, x24
  4059d0:	add	x19, x19, #0x1
  4059d4:	mov	x1, x23
  4059d8:	mov	w0, w22
  4059dc:	blr	x3
  4059e0:	cmp	x20, x19
  4059e4:	b.ne	4059c8 <ferror@plt+0x4278>  // b.any
  4059e8:	ldp	x19, x20, [sp, #16]
  4059ec:	ldp	x21, x22, [sp, #32]
  4059f0:	ldp	x23, x24, [sp, #48]
  4059f4:	ldp	x29, x30, [sp], #64
  4059f8:	ret
  4059fc:	nop
  405a00:	ret
  405a04:	nop
  405a08:	adrp	x2, 417000 <ferror@plt+0x158b0>
  405a0c:	mov	x1, #0x0                   	// #0
  405a10:	ldr	x2, [x2, #464]
  405a14:	b	401480 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405a18 <.fini>:
  405a18:	stp	x29, x30, [sp, #-16]!
  405a1c:	mov	x29, sp
  405a20:	ldp	x29, x30, [sp], #16
  405a24:	ret
