<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
  <meta charset="utf-8" />
  <meta name="generator" content="pandoc" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=yes" />
  <title>_componentesVHDL</title>
  <style type="text/css">
      code{white-space: pre-wrap;}
      span.smallcaps{font-variant: small-caps;}
      span.underline{text-decoration: underline;}
      div.column{display: inline-block; vertical-align: top; width: 50%;}
  </style>
  <style type="text/css">
a.sourceLine { display: inline-block; line-height: 1.25; }
a.sourceLine { pointer-events: none; color: inherit; text-decoration: inherit; }
a.sourceLine:empty { height: 1.2em; }
.sourceCode { overflow: visible; }
code.sourceCode { white-space: pre; position: relative; }
div.sourceCode { margin: 1em 0; }
pre.sourceCode { margin: 0; }
@media screen {
div.sourceCode { overflow: auto; }
}
@media print {
code.sourceCode { white-space: pre-wrap; }
a.sourceLine { text-indent: -1em; padding-left: 1em; }
}
pre.numberSource a.sourceLine
  { position: relative; left: -4em; }
pre.numberSource a.sourceLine::before
  { content: attr(title);
    position: relative; left: -1em; text-align: right; vertical-align: baseline;
    border: none; pointer-events: all; display: inline-block;
    -webkit-touch-callout: none; -webkit-user-select: none;
    -khtml-user-select: none; -moz-user-select: none;
    -ms-user-select: none; user-select: none;
    padding: 0 4px; width: 4em;
    color: #aaaaaa;
  }
pre.numberSource { margin-left: 3em; border-left: 1px solid #aaaaaa;  padding-left: 4px; }
div.sourceCode
  {  }
@media screen {
a.sourceLine::before { text-decoration: underline; }
}
code span.al { color: #ff0000; font-weight: bold; } /* Alert */
code span.an { color: #60a0b0; font-weight: bold; font-style: italic; } /* Annotation */
code span.at { color: #7d9029; } /* Attribute */
code span.bn { color: #40a070; } /* BaseN */
code span.bu { } /* BuiltIn */
code span.cf { color: #007020; font-weight: bold; } /* ControlFlow */
code span.ch { color: #4070a0; } /* Char */
code span.cn { color: #880000; } /* Constant */
code span.co { color: #60a0b0; font-style: italic; } /* Comment */
code span.cv { color: #60a0b0; font-weight: bold; font-style: italic; } /* CommentVar */
code span.do { color: #ba2121; font-style: italic; } /* Documentation */
code span.dt { color: #902000; } /* DataType */
code span.dv { color: #40a070; } /* DecVal */
code span.er { color: #ff0000; font-weight: bold; } /* Error */
code span.ex { } /* Extension */
code span.fl { color: #40a070; } /* Float */
code span.fu { color: #06287e; } /* Function */
code span.im { } /* Import */
code span.in { color: #60a0b0; font-weight: bold; font-style: italic; } /* Information */
code span.kw { color: #007020; font-weight: bold; } /* Keyword */
code span.op { color: #666666; } /* Operator */
code span.ot { color: #007020; } /* Other */
code span.pp { color: #bc7a00; } /* Preprocessor */
code span.sc { color: #4070a0; } /* SpecialChar */
code span.ss { color: #bb6688; } /* SpecialString */
code span.st { color: #4070a0; } /* String */
code span.va { color: #19177c; } /* Variable */
code span.vs { color: #4070a0; } /* VerbatimString */
code span.wa { color: #60a0b0; font-weight: bold; font-style: italic; } /* Warning */
  </style>
  <style>
  /* fundo para o trecho de código */
  div.sourceCode { overflow-x: auto; background-color: rgb(245,245,245);}  /*rgb(250,250,250)*/
  body {font-family: "Lato", sans-serif;}
  
  /* Para dividir a pagina em duas colunas */
   .column {
    float: left;
    width:49%;
    justify-content: center;
    align-items: center;
  }
  
  /* Clear floats after the columns */
  .row:after {
    content: "";
    display: table;
    clear: both;
  }
  
  /* Inicio do menu tipo acordeon */
  .accordion{
    background-color: #eee;
    color: #444;
    cursor: pointer;
    padding: 18px;
    width: 100%;
    border: none;
    text-align: left;
    outline: none;
    font-size: 15px;
    transition: 0.4s;
    font-weight: bold;
  }
  .active, .accordion:hover {
    background-color: #a4b8b6;
  }
  .panel {
    /*Versao anterior do accordion usa  max-height: 0 para fazer a transition e nao aceita aninhamento de acordeon*/
    padding: 0 10px;
    background-color: #f9f9f9;
    max-height: 0;
    overflow: hidden;
    transition: max-height 0.2s ease-out;
    margin-left: 0%;
  }
  .panel p {
    margin-left: 1%;
  }
  /*Inicio do Acordeon Aninhado*/
  button.accordionNested{
    background-color: #eee;
    color: #444;
    cursor: pointer;
    padding: 18px;
    width: 100%;
    border: none;
    text-align: left;
    outline: none;
    font-size: 15px;
    font-weight: bold;
  }
  .activeNested, .accordionNested:hover {
    background-color: #a4b8b6;
  }
  .panelNested {
    /*Aceita aninhamento mas nao faz transition*/
    padding: 0 10px;
    background-color: #f9f9f9;
    display: none;
    overflow: hidden;
    margin-left: 0%;
  }
  .panelNested p {
    margin-left: 1%;
  }
  /*Inicio do Segundo Acordeon Aninhado*/
  button.accordionNestedTwo{
    background-color: #eee;
    color: #444;
    cursor: pointer;
    padding: 18px;
    width: 100%;
    border: none;
    text-align: left;
    outline: none;
    font-size: 15px;
    font-weight: bold;
  }
  .activeNestedTwo, .accordionNestedTwo:hover {
    background-color: #a4b8b6;
  }
  .panelNestedTwo {
    /*Aceita aninhamento mas nao faz transition*/
    padding: 0 10px;
    background-color: #f9f9f9;
    display: none;
    overflow: hidden;
    margin-left: 0%;
  }
  .panelNestedTwo p {
    margin-left: 1%;
  }
  /* Fim do menu tipo acordeon */
  
  .bloco .title {
      display: block;
  }
  
  /*Bloco de solucao de exercicio*/
  .bloco .label,
  .bloco .separator {
      font-weight: bold;
  }
  
  .bloco .separator {
      margin-right: .6em;
  /*    margin-left: .6em;  */
  }
  
  /* Quiz Participacao */
  div.quiz {
    padding: 1rem;
    width: 600px;
    box-shadow: 0 15px 30px 0 rgba(0,0,0,0.11),
      0 5px 15px 0 rgba(0,0,0,0.08);
    background-color: #ffffff;
    border-radius: 0.5rem;
    border-left: 0 solid #00ff99;
    font-weight:bold;
    color:#bf360c;
  }
  
  /* Solução */
  div.solucao {
    border-left: .3em solid #dd4444;   /*#dc3c01; */
    margin-left: -.8em;
    padding-left: .4em;
    position: relative;
    font-size: 90%;
  }
  
  div.solucao .conteudo {
    display: none;
    padding-top: 1px;
  }
  
  div.solucao button {
    color: #0000AF;
    background-color: white;
    border-radius: 5px;
  }
  
  div.solucao button.viewed {
    color: #FF2020;
    background-color: white;
    border-radius: 5px;
  }
  
  div.exemplo {
    /*background-color: lightgray;*/
    margin-left: 5%;
    margin-right: 5%;
  }
  
  div.exemplo .sourceCode  {
    /*background-color: lightgray;*/
    margin-left: 2%;
    margin-right: 2%;
  }
  
  div.adicional {
    margin-left: 1%;
  }
  /* Alinhamento dos títulos e parágrafos */
  
  body{margin-left: 5%; margin-right: 5%;
           color: black; background-color: #f9f9f9;}
  
  hr{
      margin-left: -4%;
      background-color: rgb(0,150,150);  /*anterior:    240,240,240 */
  }
  h1{
      margin-left: -4%;
      /*background-color: rgb(210,210,220);*/
  }
  
  h2{
      margin-left: -4%;
      /*background-color: rgb(220,220,230);*/
  }
  
  h3{
      margin-left: 0%;  /*-4%;*/
      /*background-color: rgb(230,230,240);*/
  }
  
  h4{
      margin-left: 0%;  /*-4%;*/
      /*background-color: rgb(240,240,250);*/
  }
  h5{
      margin-left: 0%;  /*-4%;*/
      /*background-color: rgb(245,245,250);*/
  }
  
  /* Cores */
  i{color: red}
  em{color: green}
  cite{color: brown}
  /* blockquote > p { */
  blockquote{color: red}
  blockquote p {
    margin-bottom: 0;
    font-size: 14px;
    font-weight: 300;
    line-height: 2em;
  }
  
  /* ---- Front Matter ----
  Pandoc header DIV. Contains .title, .author and .date. Comes before div#TOC.
  Only appears if one of those three are in the document.   */
  
  div#header, header
      {
      /* Put border on bottom. Separates it from TOC or body that comes after it. */
      border-bottom: 1px solid #aaa;
      margin-bottom: 0.5em;
      }
  
  .title /* Pandoc title header (h1.title) */
      {
      text-align: center;
      }
  
  .author, .date /* Pandoc author(s) and date headers (h2.author and h3.date) */
      {
      text-align: center;
      }
  
  /* Pandoc table of contents DIV when using the --toc option.
     NOTE: this doesn't support Pandoc's --id-prefix option for #TOC and #header.
     Probably would need to use div[id$='TOC'] and div[id$='header'] as selectors.
  */
  
  div#TOC, nav#TOC
      {
      /* Put border on bottom to separate it from body. */
  /*    border-bottom: 1px solid #aaa;   */
      margin-bottom: 0.5em;
      }
  
  @media print
      {
      div#TOC, nav#TOC
          {
          /* Don't display TOC in print */
          display: none;
          }
      }
  /* ---- Images ---- */
  img {
      /* Let it be inline left/right where it wants to be, but verticality make
         it in the middle to look nicer, but opinions differ, and if in a multi-line
         paragraph, it might not be so great.
         vertical-align: middle;
      */
      vertical-align: middle;
      max-width: 600px;
      height:auto;
      }
  div.figure /* Pandoc figure-style image */
      {
      /* Center the image and caption */
      margin-left: auto;
      margin-right: auto;
      text-align: center;
      font-style: italic;
      max-width: 600px;
      height:auto;
      }
  p.caption /* Pandoc figure-style caption within div.figure */
      {
      /* Inherits div.figure props by default */
      }
  /* ---- Tables ---- */
  table {
      margin-left: auto;
      margin-right: auto;
      margin-bottom: 24px;
      border-spacing: 0;
      border-bottom: 2px solid black;
      border-top: 2px solid black;
  }
  table th {
      padding: 3px 10px;
      background-color: white;
      border-top: 1px;
      border-left: 1px;
      border-right: 1px;
      border-bottom: 1px solid black;
  }
  table td {
      padding: 3px 10px;
      border-top: 1px;
      border-left: 1px;
      border-bottom: 1px;
      border-right: 1px;
  }
  /* fundo para as linhas das tabelas */
  tr.even{
    background-color: rgb(230,230,240);
  }
  tr.odd{
    background-color: rgb(250,250,250);
  }
  </style>
  
  
  <script type="text/javascript">
      function exibe(e)
      {
          var div = e.parentNode.firstElementChild;
          var nome = e.parentNode.id;
          var tipo=nome.substring(0, 3).toUpperCase()
          switch (tipo) {
            case "SOL":
                nome = "Solução";
                break;
            case "COD":
                nome = "Código";
                break;
            case "DIC":
                nome = "Dica";
                break;
            case "DIA":
                nome = "Diagrama";
                break;
            case "RES":
                nome = "Resumo";
                break;
            case "CON":
                nome = "Conteúdo";
                break;
            default:
                nome = "";
            }
  
          if (div.style.display == "" || div.style.display == "none") {
              div.style.display = "block";
              e.setAttribute("class", "viewed");
              e.innerHTML = "Esconder ";
          } else {
              div.style.display = "none";
              e.innerHTML = "Exibir "+nome;
          }
      }
      function validaBinario(nome) {
          var valor, tamanho, i;
          document.getElementById(nome).style.color = "black";
          valor = document.getElementById(nome).value;
          tamanho=valor.length;
          for (i=0;i<tamanho; i=i+1){
              if ( valor[i] != 1 && valor[i] != 0 ){
                  document.getElementById(nome).style.color = "red";
              }
          }
      }
  </script>
</head>
<body>
<h1 id="configuração-do-kit-fpga">Configuração do Kit FPGA</h1>
<button class="accordionNested">
Kit DE0-CV
</button>
<div class="panelNested">

<button class="accordionNested">
Arquivo de Configuração dos Pinos (.qsf) do Kit FPGA DE0-CV para o Quartus
</button>
<div class="panelNested">

<p><strong>Download do QSF mínimo para:</strong> <a href="../quartus/DE0-CV_QSF_minimo.txt" target="_blank">botões, chaves e display (sete segmentos)</a>.</p>
<h3 id="visão-geral">Visão Geral</h3>
<p>O projeto deve funcionar na placa DE0-CV, portanto, vamos iniciar verificando os recursos disponíveis.</p>
<figure>
<img src="../imagensComponentes/DE0-CV_IO.jpg" alt="DE0-CV" width="800" /><figcaption><strong>DE0-CV</strong></figcaption>
</figure>
<p><br></p>
<p>Os periféricos do kit de desenvolvimento para FPGA, são conectados ao pinos do <em>chip</em> da FPGA de acordo com o projeto da placa.</p>
<p>Para poder configurar essas conexões, existe um arquivo com a extensão <strong>“qsf”</strong>. Ele está no diretório do projeto e possui o mesmo nome do projeto.</p>
<!--
Para definir as conexões dos pinos, seus nomes dentro do projeto e suas características elétricas, temos os comandos:

```asm
  set_location_assignment PIN_G19 -to LEDR[0]
```
Além disso, é definido o padrão de tensão utilizado nas interfaces:

```asm
  set_instance_assignment -name IO_STANDARD "2.5 V" -to LEDR[0]
```

O limite de corrente:

```asm
  set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to LEDR
```

O tempo de subida (_slew rate_):

```asm
  set_instance_assignment -name SLEW_RATE 2 -to LEDR
```
-->
<h3 id="qsf">QSF</h3>
<p>Ao criar um novo projeto, o Quartus cria um arquivo <em>nome do projeto.qsf</em> com as definições desse projeto. Porém, nesse momento ele não possui informação sobre quais pinos da FPGA serão utilizados.</p>
<p>É necessário adicionar a definição dos pinos, que serão utilizados, nesse arquivo <em><nome do projeto>.qsf</em>. Isso pode ser feito pela edição do arquivo <em>nome do projeto.qsf</em>.</p>
<!--
**1 - Pela importaçao de um arquivo _nome do arquivo.qsf_, que possui somente o conteúdo da listagem do QSF mostrada abaixo.**

Para incluir novos arquivos de configuração do projeto (como o .qsf da placa):

-   Menu Assignments;

-   Import Assignments;

-   Insira o local onde salvou o arquivo _.qsf_ (com o conteúdo mostrado abaixo);

-   Clique OK.
-->
<h4 id="edição-do-arquivo-nome-do-projeto.qsf."><strong>Edição do arquivo <em>nome do projeto.qsf</em>.</strong></h4>
<p>Abra o arquivo <em>nome do projeto.qsf</em> e adicione , após o cabeçalho, os conteúdos da listagem: <a href="../quartus/DE0-CV_QSF_minimo.txt" target="_blank">DE0-CV_QSF_minimo.txt</a>.</p>
<blockquote>
<p><strong>Os pinos que estão comentados não serão utilizados no curso e podem ser apagados.</strong></p>
</blockquote>
<blockquote>
<p><strong>Caso não utilize algum outro recurso, comente os seus pinos para evitar mensagens na compilação.</strong></p>
</blockquote>
<blockquote>
<p><strong>Não sobrescreva o cabeçalho do QSF criado pelo Quartus, adicione, após o cabeçalho, os conteúdos da listagem abaixo.</strong></p>
</blockquote>
<!--
Para o uso nesta disciplina, temos o arquivo com o QSF mínimo para botões, chaves e display (sete segmentos): [DE0-CV_QSF_minimo.txt][DE0-CV_QSFminimo].

Para conhecer todos os recursos do kit DE0-CV, mostramos abaixo um exemplo do QSF completo:

```asm
#============================================================
# FAMILY "Cyclone V"
# DEVICE 5CEBA4F23C7N
# Board DE0-CV
#============================================================

# Inicio da configuração dos pinos.

#============================================================
# CLOCK
#============================================================
set_location_assignment PIN_M9 -to CLOCK_50
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50

#============================================================
# CLOCK2
#============================================================
#set_location_assignment PIN_H13 -to CLOCK2_50
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50

#============================================================
# CLOCK3
#============================================================
#set_location_assignment PIN_E10 -to CLOCK3_50
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50

#============================================================
# CLOCK4
#============================================================
#set_location_assignment PIN_V15 -to CLOCK4_50
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50

#============================================================
# HEX0
#============================================================
set_location_assignment PIN_U21 -to HEX0[0]
set_location_assignment PIN_V21 -to HEX0[1]
set_location_assignment PIN_W22 -to HEX0[2]
set_location_assignment PIN_W21 -to HEX0[3]
set_location_assignment PIN_Y22 -to HEX0[4]
set_location_assignment PIN_Y21 -to HEX0[5]
set_location_assignment PIN_AA22 -to HEX0[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX0
set_instance_assignment -name SLEW_RATE 1 -to HEX0

#============================================================
# HEX1
#============================================================
set_location_assignment PIN_AA20 -to HEX1[0]
set_location_assignment PIN_AB20 -to HEX1[1]
set_location_assignment PIN_AA19 -to HEX1[2]
set_location_assignment PIN_AA18 -to HEX1[3]
set_location_assignment PIN_AB18 -to HEX1[4]
set_location_assignment PIN_AA17 -to HEX1[5]
set_location_assignment PIN_U22 -to HEX1[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX1
set_instance_assignment -name SLEW_RATE 1 -to HEX1

#============================================================
# HEX2
#============================================================
set_location_assignment PIN_Y19 -to HEX2[0]
set_location_assignment PIN_AB17 -to HEX2[1]
set_location_assignment PIN_AA10 -to HEX2[2]
set_location_assignment PIN_Y14 -to HEX2[3]
set_location_assignment PIN_V14 -to HEX2[4]
set_location_assignment PIN_AB22 -to HEX2[5]
set_location_assignment PIN_AB21 -to HEX2[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX2
set_instance_assignment -name SLEW_RATE 1 -to HEX2

#============================================================
# HEX3
#============================================================
set_location_assignment PIN_Y16 -to HEX3[0]
set_location_assignment PIN_W16 -to HEX3[1]
set_location_assignment PIN_Y17 -to HEX3[2]
set_location_assignment PIN_V16 -to HEX3[3]
set_location_assignment PIN_U17 -to HEX3[4]
set_location_assignment PIN_V18 -to HEX3[5]
set_location_assignment PIN_V19 -to HEX3[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX3
set_instance_assignment -name SLEW_RATE 1 -to HEX3

#============================================================
# HEX4
#============================================================
set_location_assignment PIN_U20 -to HEX4[0]
set_location_assignment PIN_Y20 -to HEX4[1]
set_location_assignment PIN_V20 -to HEX4[2]
set_location_assignment PIN_U16 -to HEX4[3]
set_location_assignment PIN_U15 -to HEX4[4]
set_location_assignment PIN_Y15 -to HEX4[5]
set_location_assignment PIN_P9 -to HEX4[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX4
set_instance_assignment -name SLEW_RATE 1 -to HEX4

#============================================================
# HEX5
#============================================================
set_location_assignment PIN_N9 -to HEX5[0]
set_location_assignment PIN_M8 -to HEX5[1]
set_location_assignment PIN_T14 -to HEX5[2]
set_location_assignment PIN_P14 -to HEX5[3]
set_location_assignment PIN_C1 -to HEX5[4]
set_location_assignment PIN_C2 -to HEX5[5]
set_location_assignment PIN_W19 -to HEX5[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6]
set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX5
set_instance_assignment -name SLEW_RATE 1 -to HEX5

#============================================================
# KEY
#============================================================
set_location_assignment PIN_U7 -to KEY[0]
set_location_assignment PIN_W9 -to KEY[1]
set_location_assignment PIN_M7 -to KEY[2]
set_location_assignment PIN_M6 -to KEY[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3]

#============================================================
# KEY (Reset)
#============================================================
set_location_assignment PIN_P22 -to FPGA_RESET_N
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_RESET_N

#============================================================
# LEDR
#============================================================
set_location_assignment PIN_AA2 -to LEDR[0]
set_location_assignment PIN_AA1 -to LEDR[1]
set_location_assignment PIN_W2 -to LEDR[2]
set_location_assignment PIN_Y3 -to LEDR[3]
set_location_assignment PIN_N2 -to LEDR[4]
set_location_assignment PIN_N1 -to LEDR[5]
set_location_assignment PIN_U2 -to LEDR[6]
set_location_assignment PIN_U1 -to LEDR[7]
set_location_assignment PIN_L2 -to LEDR[8]
set_location_assignment PIN_L1 -to LEDR[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9]

set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to LEDR
set_instance_assignment -name SLEW_RATE 1 -to LEDR

#============================================================
# SW
#============================================================
set_location_assignment PIN_U13 -to SW[0]
set_location_assignment PIN_V13 -to SW[1]
set_location_assignment PIN_T13 -to SW[2]
set_location_assignment PIN_T12 -to SW[3]
set_location_assignment PIN_AA15 -to SW[4]
set_location_assignment PIN_AB15 -to SW[5]
set_location_assignment PIN_AA14 -to SW[6]
set_location_assignment PIN_AA13 -to SW[7]
set_location_assignment PIN_AB13 -to SW[8]
set_location_assignment PIN_AB12 -to SW[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9]

#============================================================
# DRAM
#============================================================
#set_location_assignment PIN_W8 -to DRAM_ADDR[0]
#set_location_assignment PIN_T8 -to DRAM_ADDR[1]
#set_location_assignment PIN_U11 -to DRAM_ADDR[2]
#set_location_assignment PIN_Y10 -to DRAM_ADDR[3]
#set_location_assignment PIN_N6 -to DRAM_ADDR[4]
#set_location_assignment PIN_AB10 -to DRAM_ADDR[5]
#set_location_assignment PIN_P12 -to DRAM_ADDR[6]
#set_location_assignment PIN_P7 -to DRAM_ADDR[7]
#set_location_assignment PIN_P8 -to DRAM_ADDR[8]
#set_location_assignment PIN_R5 -to DRAM_ADDR[9]
#set_location_assignment PIN_U8 -to DRAM_ADDR[10]
#set_location_assignment PIN_P6 -to DRAM_ADDR[11]
#set_location_assignment PIN_R7 -to DRAM_ADDR[12]
#set_location_assignment PIN_T7 -to DRAM_BA[0]
#set_location_assignment PIN_AB7 -to DRAM_BA[1]
#set_location_assignment PIN_V6 -to DRAM_CAS_N
#set_location_assignment PIN_R6 -to DRAM_CKE
#set_location_assignment PIN_AB11 -to DRAM_CLK
#set_location_assignment PIN_U6 -to DRAM_CS_N
#set_location_assignment PIN_Y9 -to DRAM_DQ[0]
#set_location_assignment PIN_T10 -to DRAM_DQ[1]
#set_location_assignment PIN_R9 -to DRAM_DQ[2]
#set_location_assignment PIN_Y11 -to DRAM_DQ[3]
#set_location_assignment PIN_R10 -to DRAM_DQ[4]
#set_location_assignment PIN_R11 -to DRAM_DQ[5]
#set_location_assignment PIN_R12 -to DRAM_DQ[6]
#set_location_assignment PIN_AA12 -to DRAM_DQ[7]
#set_location_assignment PIN_AA9 -to DRAM_DQ[8]
#set_location_assignment PIN_AB8 -to DRAM_DQ[9]
#set_location_assignment PIN_AA8 -to DRAM_DQ[10]
#set_location_assignment PIN_AA7 -to DRAM_DQ[11]
#set_location_assignment PIN_V10 -to DRAM_DQ[12]
#set_location_assignment PIN_V9 -to DRAM_DQ[13]
#set_location_assignment PIN_U10 -to DRAM_DQ[14]
#set_location_assignment PIN_T9 -to DRAM_DQ[15]
#set_location_assignment PIN_U12 -to DRAM_LDQM
#set_location_assignment PIN_AB6 -to DRAM_RAS_N
#set_location_assignment PIN_N8 -to DRAM_UDQM
#set_location_assignment PIN_AB5 -to DRAM_WE_N
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N

#============================================================
# GPIO
#============================================================
#set_location_assignment PIN_N16 -to GPIO_0[0]
#set_location_assignment PIN_B16 -to GPIO_0[1]
#set_location_assignment PIN_M16 -to GPIO_0[2]
#set_location_assignment PIN_C16 -to GPIO_0[3]
#set_location_assignment PIN_D17 -to GPIO_0[4]
#set_location_assignment PIN_K20 -to GPIO_0[5]
#set_location_assignment PIN_K21 -to GPIO_0[6]
#set_location_assignment PIN_K22 -to GPIO_0[7]
#set_location_assignment PIN_M20 -to GPIO_0[8]
#set_location_assignment PIN_M21 -to GPIO_0[9]
#set_location_assignment PIN_N21 -to GPIO_0[10]
#set_location_assignment PIN_R22 -to GPIO_0[11]
#set_location_assignment PIN_R21 -to GPIO_0[12]
#set_location_assignment PIN_T22 -to GPIO_0[13]
#set_location_assignment PIN_N20 -to GPIO_0[14]
#set_location_assignment PIN_N19 -to GPIO_0[15]
#set_location_assignment PIN_M22 -to GPIO_0[16]
#set_location_assignment PIN_P19 -to GPIO_0[17]
#set_location_assignment PIN_L22 -to GPIO_0[18]
#set_location_assignment PIN_P17 -to GPIO_0[19]
#set_location_assignment PIN_P16 -to GPIO_0[20]
#set_location_assignment PIN_M18 -to GPIO_0[21]
#set_location_assignment PIN_L18 -to GPIO_0[22]
#set_location_assignment PIN_L17 -to GPIO_0[23]
#set_location_assignment PIN_L19 -to GPIO_0[24]
#set_location_assignment PIN_K17 -to GPIO_0[25]
#set_location_assignment PIN_K19 -to GPIO_0[26]
#set_location_assignment PIN_P18 -to GPIO_0[27]
#set_location_assignment PIN_R15 -to GPIO_0[28]
#set_location_assignment PIN_R17 -to GPIO_0[29]
#set_location_assignment PIN_R16 -to GPIO_0[30]
#set_location_assignment PIN_T20 -to GPIO_0[31]
#set_location_assignment PIN_T19 -to GPIO_0[32]
#set_location_assignment PIN_T18 -to GPIO_0[33]
#set_location_assignment PIN_T17 -to GPIO_0[34]
#set_location_assignment PIN_T15 -to GPIO_0[35]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9]

#set_location_assignment PIN_H16 -to GPIO_1[0]
#set_location_assignment PIN_A12 -to GPIO_1[1]
#set_location_assignment PIN_H15 -to GPIO_1[2]
#set_location_assignment PIN_B12 -to GPIO_1[3]
#set_location_assignment PIN_A13 -to GPIO_1[4]
#set_location_assignment PIN_B13 -to GPIO_1[5]
#set_location_assignment PIN_C13 -to GPIO_1[6]
#set_location_assignment PIN_D13 -to GPIO_1[7]
#set_location_assignment PIN_G18 -to GPIO_1[8]
#set_location_assignment PIN_G17 -to GPIO_1[9]
#set_location_assignment PIN_H18 -to GPIO_1[10]
#set_location_assignment PIN_J18 -to GPIO_1[11]
#set_location_assignment PIN_J19 -to GPIO_1[12]
#set_location_assignment PIN_G11 -to GPIO_1[13]
#set_location_assignment PIN_H10 -to GPIO_1[14]
#set_location_assignment PIN_J11 -to GPIO_1[15]
#set_location_assignment PIN_H14 -to GPIO_1[16]
#set_location_assignment PIN_A15 -to GPIO_1[17]
#set_location_assignment PIN_J13 -to GPIO_1[18]
#set_location_assignment PIN_L8 -to GPIO_1[19]
#set_location_assignment PIN_A14 -to GPIO_1[20]
#set_location_assignment PIN_B15 -to GPIO_1[21]
#set_location_assignment PIN_C15 -to GPIO_1[22]
#set_location_assignment PIN_E14 -to GPIO_1[23]
#set_location_assignment PIN_E15 -to GPIO_1[24]
#set_location_assignment PIN_E16 -to GPIO_1[25]
#set_location_assignment PIN_F14 -to GPIO_1[26]
#set_location_assignment PIN_F15 -to GPIO_1[27]
#set_location_assignment PIN_F13 -to GPIO_1[28]
#set_location_assignment PIN_F12 -to GPIO_1[29]
#set_location_assignment PIN_G16 -to GPIO_1[30]
#set_location_assignment PIN_G15 -to GPIO_1[31]
#set_location_assignment PIN_G13 -to GPIO_1[32]
#set_location_assignment PIN_G12 -to GPIO_1[33]
#set_location_assignment PIN_J17 -to GPIO_1[34]
#set_location_assignment PIN_K16 -to GPIO_1[35]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9]
#============================================================

# microSD Card
#============================================================
#set_location_assignment PIN_H11 -to SD_CLK
#set_location_assignment PIN_B11 -to SD_CMD
#set_location_assignment PIN_K9 -to SD_DATA[0]
#set_location_assignment PIN_D12 -to SD_DATA[1]
#set_location_assignment PIN_E12 -to SD_DATA[2]
#set_location_assignment PIN_C11 -to SD_DATA[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CLK
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_CMD
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SD_DATA[3]

#============================================================
# PS2
#============================================================
#set_location_assignment PIN_D3 -to PS2_CLK
#set_location_assignment PIN_G2 -to PS2_DAT
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT

#set_location_assignment PIN_E2 -to PS2_CLK2
#set_location_assignment PIN_G1 -to PS2_DAT2
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2

#============================================================
# VGA
#============================================================
#set_location_assignment PIN_B6 -to VGA_B[0]
#set_location_assignment PIN_B7 -to VGA_B[1]
#set_location_assignment PIN_A8 -to VGA_B[2]
#set_location_assignment PIN_A7 -to VGA_B[3]
#set_location_assignment PIN_L7 -to VGA_G[0]
#set_location_assignment PIN_K7 -to VGA_G[1]
#set_location_assignment PIN_J7 -to VGA_G[2]
#set_location_assignment PIN_J8 -to VGA_G[3]
#set_location_assignment PIN_A9 -to VGA_R[0]
#set_location_assignment PIN_B10 -to VGA_R[1]
#set_location_assignment PIN_C9 -to VGA_R[2]
#set_location_assignment PIN_A5 -to VGA_R[3]
#set_location_assignment PIN_H8 -to VGA_HS
#set_location_assignment PIN_G8 -to VGA_VS
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3]
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS
#set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS

#set_instance_assignment -name CURRENT_STRENGTH_NEW "MINIMUM CURRENT" -to VGA_*

#============================================================
# Fim da configuração dos pinos.
#============================================================

```
-->
<br>
<hr style="width:60%;margin: auto;">
<p><br></p>
</div>
<!--- class_panelNested QSF DE0-CV --->
<button class="accordionNested">
Arquivos de Configuração da Referência de Temporização (.sdc) do Kit FPGA DE0-CV para o Quartus
</button>
<div class="panelNested">
<p>###Arquivo SDC Mínimo</p>
<p>O arquivo SDC (Synopsis Design Constraint) define os pinos e parâmetros para a verificação da temporização do projeto.</p>
<p>O arquivo está na raíz do diretório do projeto e tem o nome do tipo: “nome do projeto”.sdc</p>
<p>O conteúdo mínimo está abaixo:</p>
<div class="sourceCode" id="cb1"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb1-1" title="1"># Quartus SDC constraints</a>
<a class="sourceLine" id="cb1-2" title="2"></a>
<a class="sourceLine" id="cb1-3" title="3"># I/Os of the top-level block are called port,</a>
<a class="sourceLine" id="cb1-4" title="4"># I/Os of the subblocks are called pin.</a>
<a class="sourceLine" id="cb1-5" title="5"># So get_ports <span class="bu">and</span> get_pins commands must be used accordingly.</a>
<a class="sourceLine" id="cb1-6" title="6"># The signals other than the I/Os are called net.</a>
<a class="sourceLine" id="cb1-7" title="7"># The nets may be collected <span class="bu">and</span> constrained by using get_nets command, however most of the synthesis tools optimize <span class="bu">out</span> them <span class="bu">or</span> change the names.</a>
<a class="sourceLine" id="cb1-8" title="8"># It is better to avoid using get_nets <span class="pp">if</span> <span class="bu">not</span> mandatory.</a>
<a class="sourceLine" id="cb1-9" title="9"># Otherwise most of the synthesis tools require dont_touch attribute <span class="bu">or</span> something similar to keep the net.</a>
<a class="sourceLine" id="cb1-10" title="10"></a>
<a class="sourceLine" id="cb1-11" title="11"># Constrain the main clock:</a>
<a class="sourceLine" id="cb1-12" title="12">create_clock -name <span class="st">&quot;CLOCK_50&quot;</span> -period <span class="fl">20.000</span>ns -waveform {<span class="fl">0.0</span> <span class="fl">10.0</span>}  [get_ports {CLOCK_<span class="dv">50</span>}]</a>
<a class="sourceLine" id="cb1-13" title="13"></a>
<a class="sourceLine" id="cb1-14" title="14"># Constrain the step by step clock (the period may be more than <span class="dv">80</span> ns but the waveform must be the same):</a>
<a class="sourceLine" id="cb1-15" title="15">#create_clock -name <span class="st">&quot;key(0)&quot;</span> -period <span class="fl">80.000</span>ns -waveform {<span class="fl">0.0</span> <span class="fl">10.0</span>} [get_ports {key[<span class="dv">0</span>]}]</a>
<a class="sourceLine" id="cb1-16" title="16"></a>
<a class="sourceLine" id="cb1-17" title="17"># Constrain the JTAG clock used by <span class="bu">In</span>-System Memory Content Editor, SignalTap <span class="bu">or</span> Nios II:</a>
<a class="sourceLine" id="cb1-18" title="18">#create_clock -period <span class="st">&quot;30.303 ns&quot;</span> -name {altera_reserved_tck} {altera_reserved_tck}</a>
<a class="sourceLine" id="cb1-19" title="19"></a>
<a class="sourceLine" id="cb1-20" title="20"># Only use one of the clocks <span class="pp">at</span> a time:</a>
<a class="sourceLine" id="cb1-21" title="21">#set_clock_groups -exclusive -group {CLOCK_<span class="dv">50</span>} -group {key(<span class="dv">0</span>)}</a>
<a class="sourceLine" id="cb1-22" title="22"></a>
<a class="sourceLine" id="cb1-23" title="23"># Constrain the derived clock:</a>
<a class="sourceLine" id="cb1-24" title="24">#create_generated_clock -<span class="bu">add</span> -source CLOCK_<span class="dv">50</span> -divide_by <span class="dv">62500</span> -name CLK_400HZ  [get_pins {CLK_400HZ|q}]</a>
<a class="sourceLine" id="cb1-25" title="25">#create_generated_clock -<span class="bu">add</span> -source [get_pins {CLK_400HZ|q}] -name CLK_10HZ  [get_pins {CLK_10HZ|q}]</a>
<a class="sourceLine" id="cb1-26" title="26">#set_false_path -<span class="bu">from</span> [get_pins {CLK_400HZ|q}] -to [get_pins {CLK_10HZ|d}]</a>
<a class="sourceLine" id="cb1-27" title="27"></a>
<a class="sourceLine" id="cb1-28" title="28"># Automatically apply a generate clock on the output of phase-locked <span class="bu">loops</span> (PLLs)</a>
<a class="sourceLine" id="cb1-29" title="29"># This command can be safely left <span class="bu">in</span> the SDC even <span class="pp">if</span> no PLLs exist <span class="bu">in</span> the design</a>
<a class="sourceLine" id="cb1-30" title="30">derive_pll_clocks</a>
<a class="sourceLine" id="cb1-31" title="31">derive_clock_uncertainty</a>
<a class="sourceLine" id="cb1-32" title="32"></a>
<a class="sourceLine" id="cb1-33" title="33"># Constrain the input I/O path</a>
<a class="sourceLine" id="cb1-34" title="34">set_input_delay -clock CLOCK_<span class="dv">50</span> -max <span class="dv">3</span> [all_inputs]</a>
<a class="sourceLine" id="cb1-35" title="35">set_input_delay -clock CLOCK_<span class="dv">50</span> -min <span class="dv">2</span> [all_inputs]</a>
<a class="sourceLine" id="cb1-36" title="36"></a>
<a class="sourceLine" id="cb1-37" title="37"># Constrain the output I/O path</a>
<a class="sourceLine" id="cb1-38" title="38">set_output_delay -clock CLOCK_<span class="dv">50</span> -max <span class="dv">3</span> [all_outputs]</a>
<a class="sourceLine" id="cb1-39" title="39">set_output_delay -clock CLOCK_<span class="dv">50</span> -min <span class="dv">2</span> [all_outputs]</a>
<a class="sourceLine" id="cb1-40" title="40"></a>
<a class="sourceLine" id="cb1-41" title="41"># Setting LED outputs as false path, since no timing requirement</a>
<a class="sourceLine" id="cb1-42" title="42">#set_false_path -<span class="bu">from</span> * -to [get_ports LEDR[*]]</a>
<a class="sourceLine" id="cb1-43" title="43"></a>
<a class="sourceLine" id="cb1-44" title="44"># Setting HEX (<span class="dv">7</span> segments) outputs as false path, since no timing requirement</a>
<a class="sourceLine" id="cb1-45" title="45">#set_false_path -<span class="bu">from</span> * -to [get_ports HEX0[*]]</a>
<a class="sourceLine" id="cb1-46" title="46">#set_false_path -<span class="bu">from</span> * -to [get_ports HEX1[*]]</a>
<a class="sourceLine" id="cb1-47" title="47">#set_false_path -<span class="bu">from</span> * -to [get_ports HEX2[*]]</a>
<a class="sourceLine" id="cb1-48" title="48">#set_false_path -<span class="bu">from</span> * -to [get_ports HEX3[*]]</a>
<a class="sourceLine" id="cb1-49" title="49">#set_false_path -<span class="bu">from</span> * -to [get_ports HEX4[*]]</a>
<a class="sourceLine" id="cb1-50" title="50">#set_false_path -<span class="bu">from</span> * -to [get_ports HEX5[*]]</a></code></pre></div>
</div>
<!--- class_panelNested SDC DE0-CV --->
</div>
<!--- class_panelNested DE0-CV --->
<!-- Para não mostrar a DE2-115 -->
<div style="display:none">
<button class="accordionNested">
Kit DE2-115
</button>
<div class="panelNested">
<button class="accordionNested">
Arquivo de Configuração dos Pinos (.qsf) do Kit FPGA DE2-115 para o Quartus
</button>
<div class="panelNested">
<p><a name="inicio"></a></p>
<h3 id="visão-geral-1">Visão Geral</h3>
<p>O projeto deve funcionar na placa DE2-115, portanto, vamos iniciar verificando os recursos disponíveis.</p>
<figure>
<img src="./imagensComponentes/DE2_115_IO.png" alt="DE2-115" width="800" /><figcaption><strong>DE2-115</strong></figcaption>
</figure>
<p><br></p>
<p>Os periféricos do kit de desenvolvimento para FPGA, são conectados ao pinos do <em>chip</em> da FPGA de acordo com o projeto da placa.</p>
<p>Para poder configurar essas conexões, existe um arquivo com a extensão <strong>“qsf”</strong>. Ele está no diretório do projeto e possui o mesmo nome do projeto.</p>
<p>Para definir as conexões dos pinos, seus nomes dentro do projeto e suas características elétricas, temos os comandos:</p>
<div class="sourceCode" id="cb2"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb2-1" title="1">  set_location_assignment PIN_G19 -to LEDR[<span class="dv">0</span>]</a></code></pre></div>
<p>Além disso, é definido o padrão de tensão utilizado nas interfaces:</p>
<div class="sourceCode" id="cb3"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb3-1" title="1">  set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">0</span>]</a></code></pre></div>
<p>O limite de corrente:</p>
<div class="sourceCode" id="cb4"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb4-1" title="1">  set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to LEDR</a></code></pre></div>
<p>O tempo de subida (<em>slew rate</em>):</p>
<div class="sourceCode" id="cb5"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb5-1" title="1">  set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to LEDR</a></code></pre></div>
<h3 id="qsf-1">QSF</h3>
<p>Abaixo, temos um exemplo do qsf para DE2-115.</p>
<blockquote>
<p><strong>Os pinos comentados não serão utilizados no curso.</strong></p>
</blockquote>
<blockquote>
<p><strong>Caso não utilize algum outro recurso, comente os seus pinos para evitar mensagens na compilação.</strong></p>
</blockquote>
<div class="sourceCode" id="cb6"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb6-1" title="1"></a>
<a class="sourceLine" id="cb6-2" title="2">#============================================================</a>
<a class="sourceLine" id="cb6-3" title="3"># Build by Altera University Program</a>
<a class="sourceLine" id="cb6-4" title="4"># FAMILY <span class="st">&quot;Cyclone IV E&quot;</span></a>
<a class="sourceLine" id="cb6-5" title="5"># DEVICE EP4CE115F29C7</a>
<a class="sourceLine" id="cb6-6" title="6">#============================================================</a>
<a class="sourceLine" id="cb6-7" title="7">#</a>
<a class="sourceLine" id="cb6-8" title="8">#</a>
<a class="sourceLine" id="cb6-9" title="9">#</a>
<a class="sourceLine" id="cb6-10" title="10"># Inicio da config. usada em Design de Computadores</a>
<a class="sourceLine" id="cb6-11" title="11">#</a>
<a class="sourceLine" id="cb6-12" title="12">#============================================================</a>
<a class="sourceLine" id="cb6-13" title="13"># CLOCK</a>
<a class="sourceLine" id="cb6-14" title="14">#============================================================</a>
<a class="sourceLine" id="cb6-15" title="15">set_location_assignment PIN_Y2 -to CLOCK_<span class="dv">50</span></a>
<a class="sourceLine" id="cb6-16" title="16">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to CLOCK_<span class="dv">50</span></a>
<a class="sourceLine" id="cb6-17" title="17">#set_location_assignment PIN_AG14 -to CLOCK2_<span class="dv">50</span></a>
<a class="sourceLine" id="cb6-18" title="18">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to CLOCK2_<span class="dv">50</span></a>
<a class="sourceLine" id="cb6-19" title="19">#set_location_assignment PIN_AG15 -to CLOCK3_<span class="dv">50</span></a>
<a class="sourceLine" id="cb6-20" title="20">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to CLOCK3_<span class="dv">50</span></a>
<a class="sourceLine" id="cb6-21" title="21"></a>
<a class="sourceLine" id="cb6-22" title="22">#============================================================</a>
<a class="sourceLine" id="cb6-23" title="23"># LED</a>
<a class="sourceLine" id="cb6-24" title="24">#============================================================</a>
<a class="sourceLine" id="cb6-25" title="25">set_location_assignment PIN_E21 -to LEDG[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-26" title="26">set_location_assignment PIN_E22 -to LEDG[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-27" title="27">set_location_assignment PIN_E25 -to LEDG[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-28" title="28">set_location_assignment PIN_E24 -to LEDG[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-29" title="29">set_location_assignment PIN_H21 -to LEDG[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-30" title="30">set_location_assignment PIN_G20 -to LEDG[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-31" title="31">set_location_assignment PIN_G22 -to LEDG[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-32" title="32">set_location_assignment PIN_G21 -to LEDG[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-33" title="33">set_location_assignment PIN_F17 -to LEDG[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-34" title="34">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-35" title="35">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-36" title="36">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-37" title="37">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-38" title="38">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-39" title="39">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-40" title="40">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-41" title="41">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-42" title="42">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDG[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-43" title="43">#</a>
<a class="sourceLine" id="cb6-44" title="44">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to LEDG</a>
<a class="sourceLine" id="cb6-45" title="45">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to LEDG</a>
<a class="sourceLine" id="cb6-46" title="46">#</a>
<a class="sourceLine" id="cb6-47" title="47">set_location_assignment PIN_G19 -to LEDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-48" title="48">set_location_assignment PIN_E19 -to LEDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-49" title="49">set_location_assignment PIN_F19 -to LEDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-50" title="50">set_location_assignment PIN_F21 -to LEDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-51" title="51">set_location_assignment PIN_F18 -to LEDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-52" title="52">set_location_assignment PIN_E18 -to LEDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-53" title="53">set_location_assignment PIN_J19 -to LEDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-54" title="54">set_location_assignment PIN_H19 -to LEDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-55" title="55">set_location_assignment PIN_J17 -to LEDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-56" title="56">set_location_assignment PIN_G17 -to LEDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-57" title="57">set_location_assignment PIN_J15 -to LEDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-58" title="58">set_location_assignment PIN_H16 -to LEDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-59" title="59">set_location_assignment PIN_J16 -to LEDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-60" title="60">set_location_assignment PIN_H17 -to LEDR[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-61" title="61">set_location_assignment PIN_F15 -to LEDR[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-62" title="62">set_location_assignment PIN_G15 -to LEDR[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-63" title="63">set_location_assignment PIN_G16 -to LEDR[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-64" title="64">set_location_assignment PIN_H15 -to LEDR[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-65" title="65">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-66" title="66">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-67" title="67">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-68" title="68">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-69" title="69">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-70" title="70">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-71" title="71">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-72" title="72">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-73" title="73">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-74" title="74">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-75" title="75">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-76" title="76">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-77" title="77">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-78" title="78">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-79" title="79">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-80" title="80">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-81" title="81">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-82" title="82">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to LEDR[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-83" title="83">#</a>
<a class="sourceLine" id="cb6-84" title="84">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to LEDR</a>
<a class="sourceLine" id="cb6-85" title="85">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to LEDR</a>
<a class="sourceLine" id="cb6-86" title="86"></a>
<a class="sourceLine" id="cb6-87" title="87">#============================================================</a>
<a class="sourceLine" id="cb6-88" title="88"># KEY</a>
<a class="sourceLine" id="cb6-89" title="89">#============================================================</a>
<a class="sourceLine" id="cb6-90" title="90">set_location_assignment PIN_M23 -to KEY[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-91" title="91">set_location_assignment PIN_M21 -to KEY[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-92" title="92">set_location_assignment PIN_N21 -to KEY[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-93" title="93">set_location_assignment PIN_R24 -to KEY[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-94" title="94">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to KEY[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-95" title="95">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to KEY[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-96" title="96">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to KEY[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-97" title="97">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to KEY[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-98" title="98">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to KEY</a>
<a class="sourceLine" id="cb6-99" title="99"></a>
<a class="sourceLine" id="cb6-100" title="100">#============================================================</a>
<a class="sourceLine" id="cb6-101" title="101"># SW</a>
<a class="sourceLine" id="cb6-102" title="102">#============================================================</a>
<a class="sourceLine" id="cb6-103" title="103">set_location_assignment PIN_AB28 -to SW[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-104" title="104">set_location_assignment PIN_AC28 -to SW[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-105" title="105">set_location_assignment PIN_AC27 -to SW[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-106" title="106">set_location_assignment PIN_AD27 -to SW[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-107" title="107">set_location_assignment PIN_AB27 -to SW[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-108" title="108">set_location_assignment PIN_AC26 -to SW[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-109" title="109">set_location_assignment PIN_AD26 -to SW[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-110" title="110">set_location_assignment PIN_AB26 -to SW[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-111" title="111">set_location_assignment PIN_AC25 -to SW[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-112" title="112">set_location_assignment PIN_AB25 -to SW[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-113" title="113">set_location_assignment PIN_AC24 -to SW[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-114" title="114">set_location_assignment PIN_AB24 -to SW[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-115" title="115">set_location_assignment PIN_AB23 -to SW[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-116" title="116">set_location_assignment PIN_AA24 -to SW[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-117" title="117">set_location_assignment PIN_AA23 -to SW[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-118" title="118">set_location_assignment PIN_AA22 -to SW[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-119" title="119">set_location_assignment PIN_Y24 -to SW[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-120" title="120">set_location_assignment PIN_Y23 -to SW[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-121" title="121">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-122" title="122">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-123" title="123">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-124" title="124">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-125" title="125">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-126" title="126">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-127" title="127">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-128" title="128">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-129" title="129">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-130" title="130">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-131" title="131">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-132" title="132">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-133" title="133">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-134" title="134">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-135" title="135">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-136" title="136">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-137" title="137">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-138" title="138">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to SW[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-139" title="139">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to SW</a>
<a class="sourceLine" id="cb6-140" title="140"></a>
<a class="sourceLine" id="cb6-141" title="141">#============================================================</a>
<a class="sourceLine" id="cb6-142" title="142"># SEG7</a>
<a class="sourceLine" id="cb6-143" title="143">#============================================================</a>
<a class="sourceLine" id="cb6-144" title="144">set_location_assignment PIN_G18 -to HEX0[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-145" title="145">set_location_assignment PIN_F22 -to HEX0[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-146" title="146">set_location_assignment PIN_E17 -to HEX0[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-147" title="147">set_location_assignment PIN_L26 -to HEX0[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-148" title="148">set_location_assignment PIN_L25 -to HEX0[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-149" title="149">set_location_assignment PIN_J22 -to HEX0[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-150" title="150">set_location_assignment PIN_H22 -to HEX0[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-151" title="151">set_location_assignment PIN_M24 -to HEX1[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-152" title="152">set_location_assignment PIN_Y22 -to HEX1[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-153" title="153">set_location_assignment PIN_W21 -to HEX1[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-154" title="154">set_location_assignment PIN_W22 -to HEX1[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-155" title="155">set_location_assignment PIN_W25 -to HEX1[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-156" title="156">set_location_assignment PIN_U23 -to HEX1[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-157" title="157">set_location_assignment PIN_U24 -to HEX1[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-158" title="158">set_location_assignment PIN_AA25 -to HEX2[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-159" title="159">set_location_assignment PIN_AA26 -to HEX2[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-160" title="160">set_location_assignment PIN_Y25 -to HEX2[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-161" title="161">set_location_assignment PIN_W26 -to HEX2[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-162" title="162">set_location_assignment PIN_Y26 -to HEX2[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-163" title="163">set_location_assignment PIN_W27 -to HEX2[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-164" title="164">set_location_assignment PIN_W28 -to HEX2[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-165" title="165">set_location_assignment PIN_V21 -to HEX3[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-166" title="166">set_location_assignment PIN_U21 -to HEX3[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-167" title="167">set_location_assignment PIN_AB20 -to HEX3[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-168" title="168">set_location_assignment PIN_AA21 -to HEX3[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-169" title="169">set_location_assignment PIN_AD24 -to HEX3[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-170" title="170">set_location_assignment PIN_AF23 -to HEX3[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-171" title="171">set_location_assignment PIN_Y19 -to HEX3[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-172" title="172">set_location_assignment PIN_AB19 -to HEX4[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-173" title="173">set_location_assignment PIN_AA19 -to HEX4[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-174" title="174">set_location_assignment PIN_AG21 -to HEX4[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-175" title="175">set_location_assignment PIN_AH21 -to HEX4[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-176" title="176">set_location_assignment PIN_AE19 -to HEX4[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-177" title="177">set_location_assignment PIN_AF19 -to HEX4[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-178" title="178">set_location_assignment PIN_AE18 -to HEX4[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-179" title="179">set_location_assignment PIN_AD18 -to HEX5[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-180" title="180">set_location_assignment PIN_AC18 -to HEX5[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-181" title="181">set_location_assignment PIN_AB18 -to HEX5[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-182" title="182">set_location_assignment PIN_AH19 -to HEX5[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-183" title="183">set_location_assignment PIN_AG19 -to HEX5[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-184" title="184">set_location_assignment PIN_AF18 -to HEX5[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-185" title="185">set_location_assignment PIN_AH18 -to HEX5[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-186" title="186">set_location_assignment PIN_AA17 -to HEX6[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-187" title="187">set_location_assignment PIN_AB16 -to HEX6[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-188" title="188">set_location_assignment PIN_AA16 -to HEX6[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-189" title="189">set_location_assignment PIN_AB17 -to HEX6[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-190" title="190">set_location_assignment PIN_AB15 -to HEX6[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-191" title="191">set_location_assignment PIN_AA15 -to HEX6[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-192" title="192">set_location_assignment PIN_AC17 -to HEX6[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-193" title="193">set_location_assignment PIN_AD17 -to HEX7[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-194" title="194">set_location_assignment PIN_AE17 -to HEX7[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-195" title="195">set_location_assignment PIN_AG17 -to HEX7[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-196" title="196">set_location_assignment PIN_AH17 -to HEX7[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-197" title="197">set_location_assignment PIN_AF17 -to HEX7[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-198" title="198">set_location_assignment PIN_AG18 -to HEX7[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-199" title="199">set_location_assignment PIN_AA14 -to HEX7[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-200" title="200">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-201" title="201">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-202" title="202">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-203" title="203">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-204" title="204">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-205" title="205">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-206" title="206">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX0[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-207" title="207">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-208" title="208">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-209" title="209">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-210" title="210">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-211" title="211">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-212" title="212">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-213" title="213">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX1[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-214" title="214">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-215" title="215">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-216" title="216">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-217" title="217">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-218" title="218">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-219" title="219">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-220" title="220">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX2[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-221" title="221">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX3[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-222" title="222">set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HEX3[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-223" title="223">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX3[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-224" title="224">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX3[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-225" title="225">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX3[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-226" title="226">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX3[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-227" title="227">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX3[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-228" title="228">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-229" title="229">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-230" title="230">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-231" title="231">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-232" title="232">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-233" title="233">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-234" title="234">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX4[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-235" title="235">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-236" title="236">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-237" title="237">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-238" title="238">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-239" title="239">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-240" title="240">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-241" title="241">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX5[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-242" title="242">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-243" title="243">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-244" title="244">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-245" title="245">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-246" title="246">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-247" title="247">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-248" title="248">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX6[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-249" title="249">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-250" title="250">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-251" title="251">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-252" title="252">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-253" title="253">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-254" title="254">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-255" title="255">set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to HEX7[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-256" title="256"></a>
<a class="sourceLine" id="cb6-257" title="257">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX0</a>
<a class="sourceLine" id="cb6-258" title="258">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX1</a>
<a class="sourceLine" id="cb6-259" title="259">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX2</a>
<a class="sourceLine" id="cb6-260" title="260">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX3</a>
<a class="sourceLine" id="cb6-261" title="261">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX4</a>
<a class="sourceLine" id="cb6-262" title="262">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX5</a>
<a class="sourceLine" id="cb6-263" title="263">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX6</a>
<a class="sourceLine" id="cb6-264" title="264">set_instance_assignment -name SLEW_RATE <span class="dv">2</span> -to HEX7</a>
<a class="sourceLine" id="cb6-265" title="265"></a>
<a class="sourceLine" id="cb6-266" title="266"></a>
<a class="sourceLine" id="cb6-267" title="267">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX0</a>
<a class="sourceLine" id="cb6-268" title="268">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX1</a>
<a class="sourceLine" id="cb6-269" title="269">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX2</a>
<a class="sourceLine" id="cb6-270" title="270">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX3</a>
<a class="sourceLine" id="cb6-271" title="271">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX4</a>
<a class="sourceLine" id="cb6-272" title="272">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX5</a>
<a class="sourceLine" id="cb6-273" title="273">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX6</a>
<a class="sourceLine" id="cb6-274" title="274">set_instance_assignment -name CURRENT_STRENGTH_NEW DEFAULT -to HEX7</a>
<a class="sourceLine" id="cb6-275" title="275"></a>
<a class="sourceLine" id="cb6-276" title="276">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX0</a>
<a class="sourceLine" id="cb6-277" title="277">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX1</a>
<a class="sourceLine" id="cb6-278" title="278">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX2</a>
<a class="sourceLine" id="cb6-279" title="279">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX3</a>
<a class="sourceLine" id="cb6-280" title="280">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX4</a>
<a class="sourceLine" id="cb6-281" title="281">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX5</a>
<a class="sourceLine" id="cb6-282" title="282">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX6</a>
<a class="sourceLine" id="cb6-283" title="283">set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE <span class="st">&quot;0 MHz&quot;</span> -to HEX7</a>
<a class="sourceLine" id="cb6-284" title="284"></a>
<a class="sourceLine" id="cb6-285" title="285"></a>
<a class="sourceLine" id="cb6-286" title="286">#</a>
<a class="sourceLine" id="cb6-287" title="287">#</a>
<a class="sourceLine" id="cb6-288" title="288"># Fim da config. utilizada em Design de Computadores</a>
<a class="sourceLine" id="cb6-289" title="289">#</a>
<a class="sourceLine" id="cb6-290" title="290">#</a>
<a class="sourceLine" id="cb6-291" title="291">#</a>
<a class="sourceLine" id="cb6-292" title="292">#============================================================</a>
<a class="sourceLine" id="cb6-293" title="293">#============================================================</a>
<a class="sourceLine" id="cb6-294" title="294">#============================================================</a>
<a class="sourceLine" id="cb6-295" title="295">#============================================================</a>
<a class="sourceLine" id="cb6-296" title="296">#</a>
<a class="sourceLine" id="cb6-297" title="297">#============================================================</a>
<a class="sourceLine" id="cb6-298" title="298"># Sma</a>
<a class="sourceLine" id="cb6-299" title="299">#============================================================</a>
<a class="sourceLine" id="cb6-300" title="300">#set_location_assignment PIN_AH14 -to SMA_CLKIN</a>
<a class="sourceLine" id="cb6-301" title="301">#set_location_assignment PIN_AE23 -to SMA_CLKOUT</a>
<a class="sourceLine" id="cb6-302" title="302">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SMA_CLKIN</a>
<a class="sourceLine" id="cb6-303" title="303">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SMA_CLKOUT</a>
<a class="sourceLine" id="cb6-304" title="304"></a>
<a class="sourceLine" id="cb6-305" title="305">#============================================================</a>
<a class="sourceLine" id="cb6-306" title="306"># LCD</a>
<a class="sourceLine" id="cb6-307" title="307">#============================================================</a>
<a class="sourceLine" id="cb6-308" title="308">#set_location_assignment PIN_L6 -to LCD_BLON</a>
<a class="sourceLine" id="cb6-309" title="309">#set_location_assignment PIN_M5 -to LCD_DATA[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-310" title="310">#set_location_assignment PIN_M3 -to LCD_DATA[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-311" title="311">#set_location_assignment PIN_K2 -to LCD_DATA[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-312" title="312">#set_location_assignment PIN_K1 -to LCD_DATA[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-313" title="313">#set_location_assignment PIN_K7 -to LCD_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-314" title="314">#set_location_assignment PIN_L2 -to LCD_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-315" title="315">#set_location_assignment PIN_L1 -to LCD_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-316" title="316">#set_location_assignment PIN_L3 -to LCD_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-317" title="317">#set_location_assignment PIN_L4 -to LCD_EN</a>
<a class="sourceLine" id="cb6-318" title="318">#set_location_assignment PIN_M1 -to LCD_RW</a>
<a class="sourceLine" id="cb6-319" title="319">#set_location_assignment PIN_M2 -to LCD_RS</a>
<a class="sourceLine" id="cb6-320" title="320">#set_location_assignment PIN_L5 -to LCD_ON</a>
<a class="sourceLine" id="cb6-321" title="321">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-322" title="322">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-323" title="323">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-324" title="324">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-325" title="325">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-326" title="326">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-327" title="327">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-328" title="328">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_DATA[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-329" title="329">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_BLON</a>
<a class="sourceLine" id="cb6-330" title="330">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_RW</a>
<a class="sourceLine" id="cb6-331" title="331">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_EN</a>
<a class="sourceLine" id="cb6-332" title="332">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_RS</a>
<a class="sourceLine" id="cb6-333" title="333">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to LCD_ON</a>
<a class="sourceLine" id="cb6-334" title="334"></a>
<a class="sourceLine" id="cb6-335" title="335">#============================================================</a>
<a class="sourceLine" id="cb6-336" title="336"># RS232</a>
<a class="sourceLine" id="cb6-337" title="337">#============================================================</a>
<a class="sourceLine" id="cb6-338" title="338">#set_location_assignment PIN_G9 -to UART_TXD</a>
<a class="sourceLine" id="cb6-339" title="339">#set_location_assignment PIN_G12 -to UART_RXD</a>
<a class="sourceLine" id="cb6-340" title="340">#set_location_assignment PIN_G14 -to UART_CTS</a>
<a class="sourceLine" id="cb6-341" title="341">#set_location_assignment PIN_J13 -to UART_RTS</a>
<a class="sourceLine" id="cb6-342" title="342">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to UART_TXD</a>
<a class="sourceLine" id="cb6-343" title="343">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to UART_RXD</a>
<a class="sourceLine" id="cb6-344" title="344">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to UART_CTS</a>
<a class="sourceLine" id="cb6-345" title="345">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to UART_RTS</a>
<a class="sourceLine" id="cb6-346" title="346"></a>
<a class="sourceLine" id="cb6-347" title="347">#============================================================</a>
<a class="sourceLine" id="cb6-348" title="348"># PS2</a>
<a class="sourceLine" id="cb6-349" title="349">#============================================================</a>
<a class="sourceLine" id="cb6-350" title="350">#set_location_assignment PIN_G6 -to PS2_KBCLK</a>
<a class="sourceLine" id="cb6-351" title="351">#set_location_assignment PIN_H5 -to PS2_KBDAT</a>
<a class="sourceLine" id="cb6-352" title="352">#set_location_assignment PIN_G5 -to PS2_MSCLK</a>
<a class="sourceLine" id="cb6-353" title="353">#set_location_assignment PIN_F5 -to PS2_MSDAT</a>
<a class="sourceLine" id="cb6-354" title="354">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to PS2_KBCLK</a>
<a class="sourceLine" id="cb6-355" title="355">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to PS2_KBDAT</a>
<a class="sourceLine" id="cb6-356" title="356">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to PS2_MSCLK</a>
<a class="sourceLine" id="cb6-357" title="357">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to PS2_MSDAT</a>
<a class="sourceLine" id="cb6-358" title="358"></a>
<a class="sourceLine" id="cb6-359" title="359">#============================================================</a>
<a class="sourceLine" id="cb6-360" title="360"># SDCARD</a>
<a class="sourceLine" id="cb6-361" title="361">#============================================================</a>
<a class="sourceLine" id="cb6-362" title="362">#set_location_assignment PIN_AE14 -to SD_DAT[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-363" title="363">#set_location_assignment PIN_AF13 -to SD_DAT[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-364" title="364">#set_location_assignment PIN_AB14 -to SD_DAT[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-365" title="365">#set_location_assignment PIN_AC14 -to SD_DAT[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-366" title="366">#set_location_assignment PIN_AE13 -to SD_CLK</a>
<a class="sourceLine" id="cb6-367" title="367">#set_location_assignment PIN_AD14 -to SD_CMD</a>
<a class="sourceLine" id="cb6-368" title="368">#set_location_assignment PIN_AF14 -to SD_WP_N</a>
<a class="sourceLine" id="cb6-369" title="369">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_CMD</a>
<a class="sourceLine" id="cb6-370" title="370">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_CLK</a>
<a class="sourceLine" id="cb6-371" title="371">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_WP_N</a>
<a class="sourceLine" id="cb6-372" title="372">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_DAT[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-373" title="373">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_DAT[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-374" title="374">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_DAT[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-375" title="375">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SD_DAT[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-376" title="376"></a>
<a class="sourceLine" id="cb6-377" title="377">#============================================================</a>
<a class="sourceLine" id="cb6-378" title="378"># VGA</a>
<a class="sourceLine" id="cb6-379" title="379">#============================================================</a>
<a class="sourceLine" id="cb6-380" title="380">#set_location_assignment PIN_D12 -to VGA_B[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-381" title="381">#set_location_assignment PIN_D11 -to VGA_B[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-382" title="382">#set_location_assignment PIN_C12 -to VGA_B[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-383" title="383">#set_location_assignment PIN_A11 -to VGA_B[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-384" title="384">#set_location_assignment PIN_B11 -to VGA_B[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-385" title="385">#set_location_assignment PIN_C11 -to VGA_B[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-386" title="386">#set_location_assignment PIN_A10 -to VGA_B[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-387" title="387">#set_location_assignment PIN_B10 -to VGA_B[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-388" title="388">#set_location_assignment PIN_C9 -to VGA_G[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-389" title="389">#set_location_assignment PIN_F10 -to VGA_G[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-390" title="390">#set_location_assignment PIN_B8 -to VGA_G[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-391" title="391">#set_location_assignment PIN_C8 -to VGA_G[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-392" title="392">#set_location_assignment PIN_H12 -to VGA_G[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-393" title="393">#set_location_assignment PIN_F8 -to VGA_G[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-394" title="394">#set_location_assignment PIN_G11 -to VGA_G[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-395" title="395">#set_location_assignment PIN_G8 -to VGA_G[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-396" title="396">#set_location_assignment PIN_H10 -to VGA_R[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-397" title="397">#set_location_assignment PIN_H8 -to VGA_R[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-398" title="398">#set_location_assignment PIN_J12 -to VGA_R[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-399" title="399">#set_location_assignment PIN_G10 -to VGA_R[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-400" title="400">#set_location_assignment PIN_F12 -to VGA_R[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-401" title="401">#set_location_assignment PIN_D10 -to VGA_R[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-402" title="402">#set_location_assignment PIN_E11 -to VGA_R[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-403" title="403">#set_location_assignment PIN_E12 -to VGA_R[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-404" title="404">#set_location_assignment PIN_A12 -to VGA_CLK</a>
<a class="sourceLine" id="cb6-405" title="405">#set_location_assignment PIN_F11 -to VGA_BLANK_N</a>
<a class="sourceLine" id="cb6-406" title="406">#set_location_assignment PIN_C10 -to VGA_SYNC_N</a>
<a class="sourceLine" id="cb6-407" title="407">#set_location_assignment PIN_G13 -to VGA_HS</a>
<a class="sourceLine" id="cb6-408" title="408">#set_location_assignment PIN_C13 -to VGA_VS</a>
<a class="sourceLine" id="cb6-409" title="409">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_HS</a>
<a class="sourceLine" id="cb6-410" title="410">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_VS</a>
<a class="sourceLine" id="cb6-411" title="411">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_SYNC_N</a>
<a class="sourceLine" id="cb6-412" title="412">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_CLK</a>
<a class="sourceLine" id="cb6-413" title="413">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_BLANK_N</a>
<a class="sourceLine" id="cb6-414" title="414">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-415" title="415">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-416" title="416">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-417" title="417">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-418" title="418">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-419" title="419">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-420" title="420">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-421" title="421">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_R[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-422" title="422">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-423" title="423">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-424" title="424">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-425" title="425">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-426" title="426">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-427" title="427">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-428" title="428">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-429" title="429">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_G[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-430" title="430">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-431" title="431">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-432" title="432">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-433" title="433">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-434" title="434">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-435" title="435">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-436" title="436">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-437" title="437">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to VGA_B[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-438" title="438"></a>
<a class="sourceLine" id="cb6-439" title="439">#============================================================</a>
<a class="sourceLine" id="cb6-440" title="440"># Audio</a>
<a class="sourceLine" id="cb6-441" title="441">#============================================================</a>
<a class="sourceLine" id="cb6-442" title="442">#set_location_assignment PIN_D1 -to AUD_DACDAT</a>
<a class="sourceLine" id="cb6-443" title="443">#set_location_assignment PIN_E3 -to AUD_DACLRCK</a>
<a class="sourceLine" id="cb6-444" title="444">#set_location_assignment PIN_D2 -to AUD_ADCDAT</a>
<a class="sourceLine" id="cb6-445" title="445">#set_location_assignment PIN_C2 -to AUD_ADCLRCK</a>
<a class="sourceLine" id="cb6-446" title="446">#set_location_assignment PIN_E1 -to AUD_XCK</a>
<a class="sourceLine" id="cb6-447" title="447">#set_location_assignment PIN_F2 -to AUD_BCLK</a>
<a class="sourceLine" id="cb6-448" title="448">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to AUD_ADCLRCK</a>
<a class="sourceLine" id="cb6-449" title="449">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to AUD_ADCDAT</a>
<a class="sourceLine" id="cb6-450" title="450">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to AUD_DACLRCK</a>
<a class="sourceLine" id="cb6-451" title="451">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to AUD_DACDAT</a>
<a class="sourceLine" id="cb6-452" title="452">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to AUD_XCK</a>
<a class="sourceLine" id="cb6-453" title="453">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to AUD_BCLK</a>
<a class="sourceLine" id="cb6-454" title="454"></a>
<a class="sourceLine" id="cb6-455" title="455">#============================================================</a>
<a class="sourceLine" id="cb6-456" title="456"># I2C for EEPROM</a>
<a class="sourceLine" id="cb6-457" title="457">#============================================================</a>
<a class="sourceLine" id="cb6-458" title="458">#set_location_assignment PIN_D14 -to EEP_I2C_SCLK</a>
<a class="sourceLine" id="cb6-459" title="459">#set_location_assignment PIN_E14 -to EEP_I2C_SDAT</a>
<a class="sourceLine" id="cb6-460" title="460">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EEP_I2C_SCLK</a>
<a class="sourceLine" id="cb6-461" title="461">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EEP_I2C_SDAT</a>
<a class="sourceLine" id="cb6-462" title="462"></a>
<a class="sourceLine" id="cb6-463" title="463">#============================================================</a>
<a class="sourceLine" id="cb6-464" title="464"># I2C for Audioand Tv-Decode <span class="dv">1</span> <span class="bu">and</span> <span class="dv">2</span></a>
<a class="sourceLine" id="cb6-465" title="465">#============================================================</a>
<a class="sourceLine" id="cb6-466" title="466">#set_location_assignment PIN_B7 -to I2C_SCLK</a>
<a class="sourceLine" id="cb6-467" title="467">#set_location_assignment PIN_A8 -to I2C_SDAT</a>
<a class="sourceLine" id="cb6-468" title="468">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to I2C_SCLK</a>
<a class="sourceLine" id="cb6-469" title="469">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to I2C_SDAT</a>
<a class="sourceLine" id="cb6-470" title="470"></a>
<a class="sourceLine" id="cb6-471" title="471">#============================================================</a>
<a class="sourceLine" id="cb6-472" title="472"># Ethernet <span class="dv">0</span></a>
<a class="sourceLine" id="cb6-473" title="473">#============================================================</a>
<a class="sourceLine" id="cb6-474" title="474">#set_location_assignment PIN_A17 -to ENET0_GTX_CLK</a>
<a class="sourceLine" id="cb6-475" title="475">#set_location_assignment PIN_A21 -to ENET0_INT_N</a>
<a class="sourceLine" id="cb6-476" title="476">#set_location_assignment PIN_C20 -to ENET0_MDC</a>
<a class="sourceLine" id="cb6-477" title="477">#set_location_assignment PIN_B21 -to ENET0_MDIO</a>
<a class="sourceLine" id="cb6-478" title="478">#set_location_assignment PIN_C19 -to ENET0_RESET_N</a>
<a class="sourceLine" id="cb6-479" title="479">#set_location_assignment PIN_A15 -to ENET0_RX_CLK</a>
<a class="sourceLine" id="cb6-480" title="480">#set_location_assignment PIN_E15 -to ENET0_RX_COL</a>
<a class="sourceLine" id="cb6-481" title="481">#set_location_assignment PIN_D15 -to ENET0_RX_CRS</a>
<a class="sourceLine" id="cb6-482" title="482">#set_location_assignment PIN_C16 -to ENET0_RX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-483" title="483">#set_location_assignment PIN_D16 -to ENET0_RX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-484" title="484">#set_location_assignment PIN_D17 -to ENET0_RX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-485" title="485">#set_location_assignment PIN_C15 -to ENET0_RX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-486" title="486">#set_location_assignment PIN_C17 -to ENET0_RX_DV</a>
<a class="sourceLine" id="cb6-487" title="487">#set_location_assignment PIN_D18 -to ENET0_RX_ER</a>
<a class="sourceLine" id="cb6-488" title="488">#set_location_assignment PIN_B17 -to ENET0_TX_CLK</a>
<a class="sourceLine" id="cb6-489" title="489">#set_location_assignment PIN_C18 -to ENET0_TX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-490" title="490">#set_location_assignment PIN_D19 -to ENET0_TX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-491" title="491">#set_location_assignment PIN_A19 -to ENET0_TX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-492" title="492">#set_location_assignment PIN_B19 -to ENET0_TX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-493" title="493">#set_location_assignment PIN_A18 -to ENET0_TX_EN</a>
<a class="sourceLine" id="cb6-494" title="494">#set_location_assignment PIN_B18 -to ENET0_TX_ER</a>
<a class="sourceLine" id="cb6-495" title="495">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-496" title="496">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-497" title="497">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-498" title="498">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-499" title="499">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-500" title="500">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-501" title="501">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-502" title="502">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-503" title="503">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_GTX_CLK</a>
<a class="sourceLine" id="cb6-504" title="504">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_EN</a>
<a class="sourceLine" id="cb6-505" title="505">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_ER</a>
<a class="sourceLine" id="cb6-506" title="506">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_INT_N</a>
<a class="sourceLine" id="cb6-507" title="507">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RESET_N</a>
<a class="sourceLine" id="cb6-508" title="508">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_DV</a>
<a class="sourceLine" id="cb6-509" title="509">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_ER</a>
<a class="sourceLine" id="cb6-510" title="510">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_CRS</a>
<a class="sourceLine" id="cb6-511" title="511">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_COL</a>
<a class="sourceLine" id="cb6-512" title="512">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_RX_CLK</a>
<a class="sourceLine" id="cb6-513" title="513">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_TX_CLK</a>
<a class="sourceLine" id="cb6-514" title="514">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_MDC</a>
<a class="sourceLine" id="cb6-515" title="515">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET0_MDIO</a>
<a class="sourceLine" id="cb6-516" title="516"></a>
<a class="sourceLine" id="cb6-517" title="517">#============================================================</a>
<a class="sourceLine" id="cb6-518" title="518"># Ethernet <span class="dv">1</span></a>
<a class="sourceLine" id="cb6-519" title="519">#============================================================</a>
<a class="sourceLine" id="cb6-520" title="520">#set_location_assignment PIN_C23 -to ENET1_GTX_CLK</a>
<a class="sourceLine" id="cb6-521" title="521">#set_location_assignment PIN_D24 -to ENET1_INT_N</a>
<a class="sourceLine" id="cb6-522" title="522">#set_location_assignment PIN_D23 -to ENET1_MDC</a>
<a class="sourceLine" id="cb6-523" title="523">#set_location_assignment PIN_D25 -to ENET1_MDIO</a>
<a class="sourceLine" id="cb6-524" title="524">#set_location_assignment PIN_D22 -to ENET1_RESET_N</a>
<a class="sourceLine" id="cb6-525" title="525">#set_location_assignment PIN_B15 -to ENET1_RX_CLK</a>
<a class="sourceLine" id="cb6-526" title="526">#set_location_assignment PIN_B22 -to ENET1_RX_COL</a>
<a class="sourceLine" id="cb6-527" title="527">#set_location_assignment PIN_D20 -to ENET1_RX_CRS</a>
<a class="sourceLine" id="cb6-528" title="528">#set_location_assignment PIN_B23 -to ENET1_RX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-529" title="529">#set_location_assignment PIN_C21 -to ENET1_RX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-530" title="530">#set_location_assignment PIN_A23 -to ENET1_RX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-531" title="531">#set_location_assignment PIN_D21 -to ENET1_RX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-532" title="532">#set_location_assignment PIN_A22 -to ENET1_RX_DV</a>
<a class="sourceLine" id="cb6-533" title="533">#set_location_assignment PIN_C24 -to ENET1_RX_ER</a>
<a class="sourceLine" id="cb6-534" title="534">#set_location_assignment PIN_C22 -to ENET1_TX_CLK</a>
<a class="sourceLine" id="cb6-535" title="535">#set_location_assignment PIN_C25 -to ENET1_TX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-536" title="536">#set_location_assignment PIN_A26 -to ENET1_TX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-537" title="537">#set_location_assignment PIN_B26 -to ENET1_TX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-538" title="538">#set_location_assignment PIN_C26 -to ENET1_TX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-539" title="539">#set_location_assignment PIN_B25 -to ENET1_TX_EN</a>
<a class="sourceLine" id="cb6-540" title="540">#set_location_assignment PIN_A25 -to ENET1_TX_ER</a>
<a class="sourceLine" id="cb6-541" title="541">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-542" title="542">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-543" title="543">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-544" title="544">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-545" title="545">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-546" title="546">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-547" title="547">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-548" title="548">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-549" title="549">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_GTX_CLK</a>
<a class="sourceLine" id="cb6-550" title="550">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_EN</a>
<a class="sourceLine" id="cb6-551" title="551">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_ER</a>
<a class="sourceLine" id="cb6-552" title="552">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_INT_N</a>
<a class="sourceLine" id="cb6-553" title="553">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RESET_N</a>
<a class="sourceLine" id="cb6-554" title="554">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_DV</a>
<a class="sourceLine" id="cb6-555" title="555">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_ER</a>
<a class="sourceLine" id="cb6-556" title="556">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_CRS</a>
<a class="sourceLine" id="cb6-557" title="557">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_COL</a>
<a class="sourceLine" id="cb6-558" title="558">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_RX_CLK</a>
<a class="sourceLine" id="cb6-559" title="559">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_TX_CLK</a>
<a class="sourceLine" id="cb6-560" title="560">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_MDC</a>
<a class="sourceLine" id="cb6-561" title="561">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to ENET1_MDIO</a>
<a class="sourceLine" id="cb6-562" title="562"></a>
<a class="sourceLine" id="cb6-563" title="563">#set_location_assignment PIN_C14 -to ENET0_LINK100</a>
<a class="sourceLine" id="cb6-564" title="564">#set_location_assignment PIN_D13 -to ENET1_LINK100</a>
<a class="sourceLine" id="cb6-565" title="565">#set_location_assignment PIN_A14 -to NETCLK_<span class="dv">25</span></a>
<a class="sourceLine" id="cb6-566" title="566">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to ENET0_LINK100</a>
<a class="sourceLine" id="cb6-567" title="567">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to ENET1_LINK100</a>
<a class="sourceLine" id="cb6-568" title="568">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to NETCLK_<span class="dv">25</span></a>
<a class="sourceLine" id="cb6-569" title="569"></a>
<a class="sourceLine" id="cb6-570" title="570"></a>
<a class="sourceLine" id="cb6-571" title="571">#============================================================</a>
<a class="sourceLine" id="cb6-572" title="572"># TV Decoder</a>
<a class="sourceLine" id="cb6-573" title="573">#============================================================</a>
<a class="sourceLine" id="cb6-574" title="574">#set_location_assignment PIN_F7 -to TD_DATA[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-575" title="575">#set_location_assignment PIN_E7 -to TD_DATA[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-576" title="576">#set_location_assignment PIN_D6 -to TD_DATA[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-577" title="577">#set_location_assignment PIN_D7 -to TD_DATA[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-578" title="578">#set_location_assignment PIN_C7 -to TD_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-579" title="579">#set_location_assignment PIN_D8 -to TD_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-580" title="580">#set_location_assignment PIN_A7 -to TD_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-581" title="581">#set_location_assignment PIN_E8 -to TD_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-582" title="582">#set_location_assignment PIN_B14 -to TD_CLK27</a>
<a class="sourceLine" id="cb6-583" title="583">#set_location_assignment PIN_G7 -to TD_RESET_N</a>
<a class="sourceLine" id="cb6-584" title="584">#set_location_assignment PIN_E4 -to TD_VS</a>
<a class="sourceLine" id="cb6-585" title="585">#set_location_assignment PIN_E5 -to TD_HS</a>
<a class="sourceLine" id="cb6-586" title="586">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_HS</a>
<a class="sourceLine" id="cb6-587" title="587">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_VS</a>
<a class="sourceLine" id="cb6-588" title="588">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_CLK27</a>
<a class="sourceLine" id="cb6-589" title="589">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_RESET_N</a>
<a class="sourceLine" id="cb6-590" title="590">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-591" title="591">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-592" title="592">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-593" title="593">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-594" title="594">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-595" title="595">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-596" title="596">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-597" title="597">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to TD_DATA[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-598" title="598"></a>
<a class="sourceLine" id="cb6-599" title="599">#============================================================</a>
<a class="sourceLine" id="cb6-600" title="600"># USB</a>
<a class="sourceLine" id="cb6-601" title="601">#============================================================</a>
<a class="sourceLine" id="cb6-602" title="602">#set_location_assignment PIN_D4 -to OTG_DACK_N[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-603" title="603">#set_location_assignment PIN_C4 -to OTG_DACK_N[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-604" title="604">#set_location_assignment PIN_A3 -to OTG_CS_N</a>
<a class="sourceLine" id="cb6-605" title="605">#set_location_assignment PIN_B3 -to OTG_OE_N</a>
<a class="sourceLine" id="cb6-606" title="606">#set_location_assignment PIN_B4 -to OTG_DREQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-607" title="607">#set_location_assignment PIN_J1 -to OTG_DREQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-608" title="608">#set_location_assignment PIN_A4 -to OTG_WE_N</a>
<a class="sourceLine" id="cb6-609" title="609">#set_location_assignment PIN_H7 -to OTG_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-610" title="610">#set_location_assignment PIN_C3 -to OTG_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-611" title="611">#set_location_assignment PIN_C6 -to OTG_FSPEED</a>
<a class="sourceLine" id="cb6-612" title="612">#set_location_assignment PIN_B6 -to OTG_LSPEED</a>
<a class="sourceLine" id="cb6-613" title="613">#set_location_assignment PIN_D5 -to OTG_INT[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-614" title="614">#set_location_assignment PIN_A6 -to OTG_INT[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-615" title="615">#set_location_assignment PIN_C5 -to OTG_RST_N</a>
<a class="sourceLine" id="cb6-616" title="616">#set_location_assignment PIN_J6 -to OTG_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-617" title="617">#set_location_assignment PIN_K4 -to OTG_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-618" title="618">#set_location_assignment PIN_J5 -to OTG_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-619" title="619">#set_location_assignment PIN_K3 -to OTG_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-620" title="620">#set_location_assignment PIN_J4 -to OTG_DATA[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-621" title="621">#set_location_assignment PIN_J3 -to OTG_DATA[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-622" title="622">#set_location_assignment PIN_J7 -to OTG_DATA[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-623" title="623">#set_location_assignment PIN_H6 -to OTG_DATA[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-624" title="624">#set_location_assignment PIN_H3 -to OTG_DATA[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-625" title="625">#set_location_assignment PIN_H4 -to OTG_DATA[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-626" title="626">#set_location_assignment PIN_G1 -to OTG_DATA[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-627" title="627">#set_location_assignment PIN_G2 -to OTG_DATA[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-628" title="628">#set_location_assignment PIN_G3 -to OTG_DATA[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-629" title="629">#set_location_assignment PIN_F1 -to OTG_DATA[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-630" title="630">#set_location_assignment PIN_F3 -to OTG_DATA[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-631" title="631">#set_location_assignment PIN_G4 -to OTG_DATA[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-632" title="632">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-633" title="633">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-634" title="634">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-635" title="635">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-636" title="636">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-637" title="637">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-638" title="638">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-639" title="639">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-640" title="640">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-641" title="641">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-642" title="642">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-643" title="643">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-644" title="644">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-645" title="645">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-646" title="646">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-647" title="647">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DATA[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-648" title="648">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-649" title="649">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-650" title="650">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_CS_N</a>
<a class="sourceLine" id="cb6-651" title="651">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_WE_N</a>
<a class="sourceLine" id="cb6-652" title="652">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_OE_N</a>
<a class="sourceLine" id="cb6-653" title="653">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_INT[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-654" title="654">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_INT[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-655" title="655">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_RST_N</a>
<a class="sourceLine" id="cb6-656" title="656">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DREQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-657" title="657">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DREQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-658" title="658">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DACK_N[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-659" title="659">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_DACK_N[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-660" title="660">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_FSPEED</a>
<a class="sourceLine" id="cb6-661" title="661">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to OTG_LSPEED</a>
<a class="sourceLine" id="cb6-662" title="662"></a>
<a class="sourceLine" id="cb6-663" title="663">#============================================================</a>
<a class="sourceLine" id="cb6-664" title="664"># IR Receiver</a>
<a class="sourceLine" id="cb6-665" title="665">#============================================================</a>
<a class="sourceLine" id="cb6-666" title="666">#set_location_assignment PIN_Y15 -to IRDA_RXD</a>
<a class="sourceLine" id="cb6-667" title="667">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to IRDA_RXD</a>
<a class="sourceLine" id="cb6-668" title="668"></a>
<a class="sourceLine" id="cb6-669" title="669">#============================================================</a>
<a class="sourceLine" id="cb6-670" title="670"># SDRAM</a>
<a class="sourceLine" id="cb6-671" title="671">#============================================================</a>
<a class="sourceLine" id="cb6-672" title="672">#set_location_assignment PIN_AE5 -to DRAM_CLK</a>
<a class="sourceLine" id="cb6-673" title="673">#set_location_assignment PIN_U1 -to DRAM_DQ[<span class="dv">31</span>]</a>
<a class="sourceLine" id="cb6-674" title="674">#set_location_assignment PIN_U4 -to DRAM_DQ[<span class="dv">30</span>]</a>
<a class="sourceLine" id="cb6-675" title="675">#set_location_assignment PIN_T3 -to DRAM_DQ[<span class="dv">29</span>]</a>
<a class="sourceLine" id="cb6-676" title="676">#set_location_assignment PIN_R3 -to DRAM_DQ[<span class="dv">28</span>]</a>
<a class="sourceLine" id="cb6-677" title="677">#set_location_assignment PIN_R2 -to DRAM_DQ[<span class="dv">27</span>]</a>
<a class="sourceLine" id="cb6-678" title="678">#set_location_assignment PIN_R1 -to DRAM_DQ[<span class="dv">26</span>]</a>
<a class="sourceLine" id="cb6-679" title="679">#set_location_assignment PIN_R7 -to DRAM_DQ[<span class="dv">25</span>]</a>
<a class="sourceLine" id="cb6-680" title="680">#set_location_assignment PIN_U5 -to DRAM_DQ[<span class="dv">24</span>]</a>
<a class="sourceLine" id="cb6-681" title="681">#set_location_assignment PIN_M8 -to DRAM_DQ[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-682" title="682">#set_location_assignment PIN_L8 -to DRAM_DQ[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-683" title="683">#set_location_assignment PIN_P2 -to DRAM_DQ[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-684" title="684">#set_location_assignment PIN_N3 -to DRAM_DQ[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-685" title="685">#set_location_assignment PIN_N4 -to DRAM_DQ[<span class="dv">20</span>]</a>
<a class="sourceLine" id="cb6-686" title="686">#set_location_assignment PIN_M4 -to DRAM_DQ[<span class="dv">21</span>]</a>
<a class="sourceLine" id="cb6-687" title="687">#set_location_assignment PIN_M7 -to DRAM_DQ[<span class="dv">22</span>]</a>
<a class="sourceLine" id="cb6-688" title="688">#set_location_assignment PIN_L7 -to DRAM_DQ[<span class="dv">23</span>]</a>
<a class="sourceLine" id="cb6-689" title="689">#set_location_assignment PIN_Y3 -to DRAM_DQ[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-690" title="690">#set_location_assignment PIN_Y4 -to DRAM_DQ[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-691" title="691">#set_location_assignment PIN_AB1 -to DRAM_DQ[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-692" title="692">#set_location_assignment PIN_AA3 -to DRAM_DQ[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-693" title="693">#set_location_assignment PIN_AB2 -to DRAM_DQ[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-694" title="694">#set_location_assignment PIN_AC1 -to DRAM_DQ[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-695" title="695">#set_location_assignment PIN_AB3 -to DRAM_DQ[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-696" title="696">#set_location_assignment PIN_AC2 -to DRAM_DQ[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-697" title="697">#set_location_assignment PIN_W3 -to DRAM_DQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-698" title="698">#set_location_assignment PIN_W2 -to DRAM_DQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-699" title="699">#set_location_assignment PIN_V4 -to DRAM_DQ[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-700" title="700">#set_location_assignment PIN_W1 -to DRAM_DQ[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-701" title="701">#set_location_assignment PIN_V3 -to DRAM_DQ[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-702" title="702">#set_location_assignment PIN_V2 -to DRAM_DQ[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-703" title="703">#set_location_assignment PIN_V1 -to DRAM_DQ[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-704" title="704">#set_location_assignment PIN_U3 -to DRAM_DQ[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-705" title="705">#set_location_assignment PIN_W4 -to DRAM_DQM[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-706" title="706">#set_location_assignment PIN_K8 -to DRAM_DQM[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-707" title="707">#set_location_assignment PIN_U2 -to DRAM_DQM[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-708" title="708">#set_location_assignment PIN_N8 -to DRAM_DQM[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-709" title="709">#set_location_assignment PIN_U6 -to DRAM_RAS_N</a>
<a class="sourceLine" id="cb6-710" title="710">#set_location_assignment PIN_V7 -to DRAM_CAS_N</a>
<a class="sourceLine" id="cb6-711" title="711">#set_location_assignment PIN_AA6 -to DRAM_CKE</a>
<a class="sourceLine" id="cb6-712" title="712">#set_location_assignment PIN_V6 -to DRAM_WE_N</a>
<a class="sourceLine" id="cb6-713" title="713">#set_location_assignment PIN_T4 -to DRAM_CS_N</a>
<a class="sourceLine" id="cb6-714" title="714">#set_location_assignment PIN_U7 -to DRAM_BA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-715" title="715">#set_location_assignment PIN_R4 -to DRAM_BA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-716" title="716">#set_location_assignment PIN_Y7 -to DRAM_ADDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-717" title="717">#set_location_assignment PIN_AA5 -to DRAM_ADDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-718" title="718">#set_location_assignment PIN_R5 -to DRAM_ADDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-719" title="719">#set_location_assignment PIN_Y6 -to DRAM_ADDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-720" title="720">#set_location_assignment PIN_Y5 -to DRAM_ADDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-721" title="721">#set_location_assignment PIN_AA7 -to DRAM_ADDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-722" title="722">#set_location_assignment PIN_W7 -to DRAM_ADDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-723" title="723">#set_location_assignment PIN_W8 -to DRAM_ADDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-724" title="724">#set_location_assignment PIN_V5 -to DRAM_ADDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-725" title="725">#set_location_assignment PIN_R6 -to DRAM_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-726" title="726">#set_location_assignment PIN_V8 -to DRAM_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-727" title="727">#set_location_assignment PIN_U8 -to DRAM_ADDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-728" title="728">#set_location_assignment PIN_P1 -to DRAM_ADDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-729" title="729">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_BA[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-730" title="730">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_BA[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-731" title="731">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQM[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-732" title="732">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQM[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-733" title="733">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQM[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-734" title="734">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQM[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-735" title="735">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_RAS_N</a>
<a class="sourceLine" id="cb6-736" title="736">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_CAS_N</a>
<a class="sourceLine" id="cb6-737" title="737">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_CKE</a>
<a class="sourceLine" id="cb6-738" title="738">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_CLK</a>
<a class="sourceLine" id="cb6-739" title="739">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_WE_N</a>
<a class="sourceLine" id="cb6-740" title="740">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_CS_N</a>
<a class="sourceLine" id="cb6-741" title="741">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-742" title="742">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-743" title="743">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-744" title="744">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-745" title="745">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-746" title="746">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-747" title="747">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-748" title="748">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-749" title="749">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-750" title="750">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-751" title="751">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-752" title="752">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-753" title="753">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-754" title="754">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-755" title="755">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-756" title="756">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-757" title="757">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-758" title="758">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-759" title="759">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-760" title="760">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-761" title="761">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">20</span>]</a>
<a class="sourceLine" id="cb6-762" title="762">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">21</span>]</a>
<a class="sourceLine" id="cb6-763" title="763">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">22</span>]</a>
<a class="sourceLine" id="cb6-764" title="764">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">23</span>]</a>
<a class="sourceLine" id="cb6-765" title="765">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">24</span>]</a>
<a class="sourceLine" id="cb6-766" title="766">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">25</span>]</a>
<a class="sourceLine" id="cb6-767" title="767">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">26</span>]</a>
<a class="sourceLine" id="cb6-768" title="768">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">27</span>]</a>
<a class="sourceLine" id="cb6-769" title="769">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">28</span>]</a>
<a class="sourceLine" id="cb6-770" title="770">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">29</span>]</a>
<a class="sourceLine" id="cb6-771" title="771">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">30</span>]</a>
<a class="sourceLine" id="cb6-772" title="772">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_DQ[<span class="dv">31</span>]</a>
<a class="sourceLine" id="cb6-773" title="773">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-774" title="774">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-775" title="775">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-776" title="776">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-777" title="777">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-778" title="778">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-779" title="779">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-780" title="780">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-781" title="781">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-782" title="782">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-783" title="783">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-784" title="784">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-785" title="785">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to DRAM_ADDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-786" title="786"></a>
<a class="sourceLine" id="cb6-787" title="787">#============================================================</a>
<a class="sourceLine" id="cb6-788" title="788"># SRAM</a>
<a class="sourceLine" id="cb6-789" title="789">#============================================================</a>
<a class="sourceLine" id="cb6-790" title="790">#set_location_assignment PIN_AG3 -to SRAM_DQ[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-791" title="791">#set_location_assignment PIN_AF3 -to SRAM_DQ[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-792" title="792">#set_location_assignment PIN_AE4 -to SRAM_DQ[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-793" title="793">#set_location_assignment PIN_AE3 -to SRAM_DQ[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-794" title="794">#set_location_assignment PIN_AE1 -to SRAM_DQ[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-795" title="795">#set_location_assignment PIN_AE2 -to SRAM_DQ[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-796" title="796">#set_location_assignment PIN_AD2 -to SRAM_DQ[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-797" title="797">#set_location_assignment PIN_AD1 -to SRAM_DQ[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-798" title="798">#set_location_assignment PIN_AF7 -to SRAM_DQ[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-799" title="799">#set_location_assignment PIN_AH6 -to SRAM_DQ[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-800" title="800">#set_location_assignment PIN_AG6 -to SRAM_DQ[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-801" title="801">#set_location_assignment PIN_AF6 -to SRAM_DQ[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-802" title="802">#set_location_assignment PIN_AH4 -to SRAM_DQ[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-803" title="803">#set_location_assignment PIN_AG4 -to SRAM_DQ[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-804" title="804">#set_location_assignment PIN_AF4 -to SRAM_DQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-805" title="805">#set_location_assignment PIN_AH3 -to SRAM_DQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-806" title="806">#set_location_assignment PIN_AC4 -to SRAM_UB_N</a>
<a class="sourceLine" id="cb6-807" title="807">#set_location_assignment PIN_AD4 -to SRAM_LB_N</a>
<a class="sourceLine" id="cb6-808" title="808">#set_location_assignment PIN_AF8 -to SRAM_CE_N</a>
<a class="sourceLine" id="cb6-809" title="809">#set_location_assignment PIN_AD5 -to SRAM_OE_N</a>
<a class="sourceLine" id="cb6-810" title="810">#set_location_assignment PIN_AE8 -to SRAM_WE_N</a>
<a class="sourceLine" id="cb6-811" title="811">#set_location_assignment PIN_AE6 -to SRAM_ADDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-812" title="812">#set_location_assignment PIN_AB5 -to SRAM_ADDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-813" title="813">#set_location_assignment PIN_AC5 -to SRAM_ADDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-814" title="814">#set_location_assignment PIN_AF5 -to SRAM_ADDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-815" title="815">#set_location_assignment PIN_T7 -to SRAM_ADDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-816" title="816">#set_location_assignment PIN_AF2 -to SRAM_ADDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-817" title="817">#set_location_assignment PIN_AD3 -to SRAM_ADDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-818" title="818">#set_location_assignment PIN_AB4 -to SRAM_ADDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-819" title="819">#set_location_assignment PIN_AC3 -to SRAM_ADDR[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-820" title="820">#set_location_assignment PIN_AA4 -to SRAM_ADDR[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-821" title="821">#set_location_assignment PIN_AB7 -to SRAM_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-822" title="822">#set_location_assignment PIN_AD7 -to SRAM_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-823" title="823">#set_location_assignment PIN_AE7 -to SRAM_ADDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-824" title="824">#set_location_assignment PIN_AC7 -to SRAM_ADDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-825" title="825">#set_location_assignment PIN_AB6 -to SRAM_ADDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-826" title="826">#set_location_assignment PIN_T8 -to SRAM_ADDR[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-827" title="827">#set_location_assignment PIN_AB8 -to SRAM_ADDR[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-828" title="828">#set_location_assignment PIN_AB9 -to SRAM_ADDR[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-829" title="829">#set_location_assignment PIN_AC11 -to SRAM_ADDR[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-830" title="830">#set_location_assignment PIN_AB11 -to SRAM_ADDR[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-831" title="831">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-832" title="832">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-833" title="833">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-834" title="834">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-835" title="835">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-836" title="836">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-837" title="837">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-838" title="838">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-839" title="839">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-840" title="840">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-841" title="841">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-842" title="842">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-843" title="843">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-844" title="844">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-845" title="845">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-846" title="846">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-847" title="847">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-848" title="848">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-849" title="849">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-850" title="850">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_ADDR[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-851" title="851">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-852" title="852">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-853" title="853">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-854" title="854">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-855" title="855">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-856" title="856">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-857" title="857">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-858" title="858">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-859" title="859">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-860" title="860">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-861" title="861">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-862" title="862">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-863" title="863">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-864" title="864">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-865" title="865">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-866" title="866">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_DQ[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-867" title="867">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_UB_N</a>
<a class="sourceLine" id="cb6-868" title="868">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_LB_N</a>
<a class="sourceLine" id="cb6-869" title="869">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_CE_N</a>
<a class="sourceLine" id="cb6-870" title="870">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_OE_N</a>
<a class="sourceLine" id="cb6-871" title="871">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to SRAM_WE_N</a>
<a class="sourceLine" id="cb6-872" title="872"></a>
<a class="sourceLine" id="cb6-873" title="873">#============================================================</a>
<a class="sourceLine" id="cb6-874" title="874"># Flash</a>
<a class="sourceLine" id="cb6-875" title="875">#============================================================</a>
<a class="sourceLine" id="cb6-876" title="876">#set_location_assignment PIN_AF12 -to FL_DQ[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-877" title="877">#set_location_assignment PIN_AH11 -to FL_DQ[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-878" title="878">#set_location_assignment PIN_AG11 -to FL_DQ[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-879" title="879">#set_location_assignment PIN_AF11 -to FL_DQ[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-880" title="880">#set_location_assignment PIN_AH10 -to FL_DQ[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-881" title="881">#set_location_assignment PIN_AG10 -to FL_DQ[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-882" title="882">#set_location_assignment PIN_AF10 -to FL_DQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-883" title="883">#set_location_assignment PIN_AH8 -to FL_DQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-884" title="884">#set_location_assignment PIN_AG12 -to FL_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-885" title="885">#set_location_assignment PIN_AD11 -to FL_ADDR[<span class="dv">22</span>]</a>
<a class="sourceLine" id="cb6-886" title="886">#set_location_assignment PIN_AD10 -to FL_ADDR[<span class="dv">21</span>]</a>
<a class="sourceLine" id="cb6-887" title="887">#set_location_assignment PIN_AE10 -to FL_ADDR[<span class="dv">20</span>]</a>
<a class="sourceLine" id="cb6-888" title="888">#set_location_assignment PIN_AD12 -to FL_ADDR[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-889" title="889">#set_location_assignment PIN_AC12 -to FL_ADDR[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-890" title="890">#set_location_assignment PIN_AH12 -to FL_ADDR[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-891" title="891">#set_location_assignment PIN_AA8 -to FL_ADDR[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-892" title="892">#set_location_assignment PIN_Y10 -to FL_ADDR[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-893" title="893">#set_location_assignment PIN_AC8 -to FL_ADDR[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-894" title="894">#set_location_assignment PIN_AD8 -to FL_ADDR[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-895" title="895">#set_location_assignment PIN_AA10 -to FL_ADDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-896" title="896">#set_location_assignment PIN_AF9 -to FL_ADDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-897" title="897">#set_location_assignment PIN_AE9 -to FL_ADDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-898" title="898">#set_location_assignment PIN_AB10 -to FL_ADDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-899" title="899">#set_location_assignment PIN_AB12 -to FL_ADDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-900" title="900">#set_location_assignment PIN_AB13 -to FL_ADDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-901" title="901">#set_location_assignment PIN_AA12 -to FL_ADDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-902" title="902">#set_location_assignment PIN_AA13 -to FL_ADDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-903" title="903">#set_location_assignment PIN_Y12 -to FL_ADDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-904" title="904">#set_location_assignment PIN_Y14 -to FL_ADDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-905" title="905">#set_location_assignment PIN_Y13 -to FL_ADDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-906" title="906">#set_location_assignment PIN_AH7 -to FL_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-907" title="907">#set_location_assignment PIN_AG7 -to FL_CE_N</a>
<a class="sourceLine" id="cb6-908" title="908">#set_location_assignment PIN_AG8 -to FL_OE_N</a>
<a class="sourceLine" id="cb6-909" title="909">#set_location_assignment PIN_AC10 -to FL_WE_N</a>
<a class="sourceLine" id="cb6-910" title="910">#set_location_assignment PIN_AE11 -to FL_RESET_N</a>
<a class="sourceLine" id="cb6-911" title="911">#set_location_assignment PIN_AE12 -to FL_WP_N</a>
<a class="sourceLine" id="cb6-912" title="912">#set_location_assignment PIN_Y1 -to FL_RY</a>
<a class="sourceLine" id="cb6-913" title="913">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-914" title="914">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-915" title="915">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-916" title="916">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-917" title="917">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-918" title="918">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-919" title="919">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-920" title="920">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-921" title="921">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-922" title="922">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-923" title="923">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-924" title="924">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-925" title="925">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-926" title="926">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-927" title="927">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-928" title="928">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-929" title="929">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-930" title="930">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-931" title="931">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-932" title="932">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-933" title="933">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">20</span>]</a>
<a class="sourceLine" id="cb6-934" title="934">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">21</span>]</a>
<a class="sourceLine" id="cb6-935" title="935">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_ADDR[<span class="dv">22</span>]</a>
<a class="sourceLine" id="cb6-936" title="936">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-937" title="937">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-938" title="938">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-939" title="939">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-940" title="940">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-941" title="941">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-942" title="942">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-943" title="943">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_DQ[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-944" title="944">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_CE_N</a>
<a class="sourceLine" id="cb6-945" title="945">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_OE_N</a>
<a class="sourceLine" id="cb6-946" title="946">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_RESET_N</a>
<a class="sourceLine" id="cb6-947" title="947">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_RY</a>
<a class="sourceLine" id="cb6-948" title="948">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_WE_N</a>
<a class="sourceLine" id="cb6-949" title="949">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to FL_WP_N</a>
<a class="sourceLine" id="cb6-950" title="950"></a>
<a class="sourceLine" id="cb6-951" title="951">#============================================================</a>
<a class="sourceLine" id="cb6-952" title="952"># GPIO, GPIO connect to GPIO Default</a>
<a class="sourceLine" id="cb6-953" title="953">#============================================================</a>
<a class="sourceLine" id="cb6-954" title="954">#set_location_assignment PIN_AB22 -to GPIO[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-955" title="955">#set_location_assignment PIN_AC15 -to GPIO[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-956" title="956">#set_location_assignment PIN_AB21 -to GPIO[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-957" title="957">#set_location_assignment PIN_Y17 -to GPIO[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-958" title="958">#set_location_assignment PIN_AC21 -to GPIO[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-959" title="959">#set_location_assignment PIN_Y16 -to GPIO[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-960" title="960">#set_location_assignment PIN_AD21 -to GPIO[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-961" title="961">#set_location_assignment PIN_AE16 -to GPIO[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-962" title="962">#set_location_assignment PIN_AD15 -to GPIO[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-963" title="963">#set_location_assignment PIN_AE15 -to GPIO[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-964" title="964">#set_location_assignment PIN_AC19 -to GPIO[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-965" title="965">#set_location_assignment PIN_AF16 -to GPIO[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-966" title="966">#set_location_assignment PIN_AD19 -to GPIO[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-967" title="967">#set_location_assignment PIN_AF15 -to GPIO[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-968" title="968">#set_location_assignment PIN_AF24 -to GPIO[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-969" title="969">#set_location_assignment PIN_AE21 -to GPIO[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-970" title="970">#set_location_assignment PIN_AF25 -to GPIO[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-971" title="971">#set_location_assignment PIN_AC22 -to GPIO[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-972" title="972">#set_location_assignment PIN_AE22 -to GPIO[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-973" title="973">#set_location_assignment PIN_AF21 -to GPIO[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-974" title="974">#set_location_assignment PIN_AF22 -to GPIO[<span class="dv">20</span>]</a>
<a class="sourceLine" id="cb6-975" title="975">#set_location_assignment PIN_AD22 -to GPIO[<span class="dv">21</span>]</a>
<a class="sourceLine" id="cb6-976" title="976">#set_location_assignment PIN_AG25 -to GPIO[<span class="dv">22</span>]</a>
<a class="sourceLine" id="cb6-977" title="977">#set_location_assignment PIN_AD25 -to GPIO[<span class="dv">23</span>]</a>
<a class="sourceLine" id="cb6-978" title="978">#set_location_assignment PIN_AH25 -to GPIO[<span class="dv">24</span>]</a>
<a class="sourceLine" id="cb6-979" title="979">#set_location_assignment PIN_AE25 -to GPIO[<span class="dv">25</span>]</a>
<a class="sourceLine" id="cb6-980" title="980">#set_location_assignment PIN_AG22 -to GPIO[<span class="dv">26</span>]</a>
<a class="sourceLine" id="cb6-981" title="981">#set_location_assignment PIN_AE24 -to GPIO[<span class="dv">27</span>]</a>
<a class="sourceLine" id="cb6-982" title="982">#set_location_assignment PIN_AH22 -to GPIO[<span class="dv">28</span>]</a>
<a class="sourceLine" id="cb6-983" title="983">#set_location_assignment PIN_AF26 -to GPIO[<span class="dv">29</span>]</a>
<a class="sourceLine" id="cb6-984" title="984">#set_location_assignment PIN_AE20 -to GPIO[<span class="dv">30</span>]</a>
<a class="sourceLine" id="cb6-985" title="985">#set_location_assignment PIN_AG23 -to GPIO[<span class="dv">31</span>]</a>
<a class="sourceLine" id="cb6-986" title="986">#set_location_assignment PIN_AF20 -to GPIO[<span class="dv">32</span>]</a>
<a class="sourceLine" id="cb6-987" title="987">#set_location_assignment PIN_AH26 -to GPIO[<span class="dv">33</span>]</a>
<a class="sourceLine" id="cb6-988" title="988">#set_location_assignment PIN_AH23 -to GPIO[<span class="dv">34</span>]</a>
<a class="sourceLine" id="cb6-989" title="989">#set_location_assignment PIN_AG26 -to GPIO[<span class="dv">35</span>]</a>
<a class="sourceLine" id="cb6-990" title="990">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-991" title="991">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-992" title="992">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-993" title="993">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-994" title="994">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-995" title="995">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-996" title="996">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-997" title="997">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-998" title="998">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-999" title="999">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1000" title="1000">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1001" title="1001">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1002" title="1002">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1003" title="1003">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1004" title="1004">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1005" title="1005">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1006" title="1006">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1007" title="1007">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">17</span>]</a>
<a class="sourceLine" id="cb6-1008" title="1008">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">18</span>]</a>
<a class="sourceLine" id="cb6-1009" title="1009">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">19</span>]</a>
<a class="sourceLine" id="cb6-1010" title="1010">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">20</span>]</a>
<a class="sourceLine" id="cb6-1011" title="1011">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">21</span>]</a>
<a class="sourceLine" id="cb6-1012" title="1012">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">22</span>]</a>
<a class="sourceLine" id="cb6-1013" title="1013">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">23</span>]</a>
<a class="sourceLine" id="cb6-1014" title="1014">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">24</span>]</a>
<a class="sourceLine" id="cb6-1015" title="1015">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">25</span>]</a>
<a class="sourceLine" id="cb6-1016" title="1016">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">26</span>]</a>
<a class="sourceLine" id="cb6-1017" title="1017">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">27</span>]</a>
<a class="sourceLine" id="cb6-1018" title="1018">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">28</span>]</a>
<a class="sourceLine" id="cb6-1019" title="1019">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">29</span>]</a>
<a class="sourceLine" id="cb6-1020" title="1020">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">30</span>]</a>
<a class="sourceLine" id="cb6-1021" title="1021">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">31</span>]</a>
<a class="sourceLine" id="cb6-1022" title="1022">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">32</span>]</a>
<a class="sourceLine" id="cb6-1023" title="1023">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">33</span>]</a>
<a class="sourceLine" id="cb6-1024" title="1024">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">34</span>]</a>
<a class="sourceLine" id="cb6-1025" title="1025">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to GPIO[<span class="dv">35</span>]</a>
<a class="sourceLine" id="cb6-1026" title="1026"></a>
<a class="sourceLine" id="cb6-1027" title="1027">#============================================================</a>
<a class="sourceLine" id="cb6-1028" title="1028"># HSMC, HSMC connect to HSMC Default</a>
<a class="sourceLine" id="cb6-1029" title="1029">#============================================================</a>
<a class="sourceLine" id="cb6-1030" title="1030">#set_location_assignment PIN_J27 -to HSMC_CLKIN_P1</a>
<a class="sourceLine" id="cb6-1031" title="1031">#set_location_assignment PIN_J28 -to HSMC_CLKIN_N1</a>
<a class="sourceLine" id="cb6-1032" title="1032">#set_location_assignment PIN_Y27 -to HSMC_CLKIN_P2</a>
<a class="sourceLine" id="cb6-1033" title="1033">#set_location_assignment PIN_Y28 -to HSMC_CLKIN_N2</a>
<a class="sourceLine" id="cb6-1034" title="1034">#set_location_assignment PIN_D27 -to HSMC_TX_D_P[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1035" title="1035">#set_location_assignment PIN_D28 -to HSMC_TX_D_N[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1036" title="1036">#set_location_assignment PIN_F24 -to HSMC_RX_D_P[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1037" title="1037">#set_location_assignment PIN_F25 -to HSMC_RX_D_N[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1038" title="1038">#set_location_assignment PIN_E27 -to HSMC_TX_D_P[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1039" title="1039">#set_location_assignment PIN_C27 -to HSMC_RX_D_N[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1040" title="1040">#set_location_assignment PIN_E28 -to HSMC_TX_D_N[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1041" title="1041">#set_location_assignment PIN_D26 -to HSMC_RX_D_P[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1042" title="1042">#set_location_assignment PIN_F27 -to HSMC_TX_D_P[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1043" title="1043">#set_location_assignment PIN_F28 -to HSMC_TX_D_N[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1044" title="1044">#set_location_assignment PIN_F26 -to HSMC_RX_D_P[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1045" title="1045">#set_location_assignment PIN_E26 -to HSMC_RX_D_N[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1046" title="1046">#set_location_assignment PIN_G27 -to HSMC_TX_D_P[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1047" title="1047">#set_location_assignment PIN_G28 -to HSMC_TX_D_N[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1048" title="1048">#set_location_assignment PIN_G25 -to HSMC_RX_D_P[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1049" title="1049">#set_location_assignment PIN_G26 -to HSMC_RX_D_N[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1050" title="1050">#set_location_assignment PIN_K27 -to HSMC_TX_D_P[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1051" title="1051">#set_location_assignment PIN_K28 -to HSMC_TX_D_N[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1052" title="1052">#set_location_assignment PIN_H25 -to HSMC_RX_D_P[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1053" title="1053">#set_location_assignment PIN_H26 -to HSMC_RX_D_N[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1054" title="1054">#set_location_assignment PIN_M27 -to HSMC_TX_D_P[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1055" title="1055">#set_location_assignment PIN_M28 -to HSMC_TX_D_N[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1056" title="1056">#set_location_assignment PIN_K25 -to HSMC_RX_D_P[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1057" title="1057">#set_location_assignment PIN_K26 -to HSMC_RX_D_N[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1058" title="1058">#set_location_assignment PIN_K21 -to HSMC_TX_D_P[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1059" title="1059">#set_location_assignment PIN_K22 -to HSMC_TX_D_N[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1060" title="1060">#set_location_assignment PIN_L23 -to HSMC_RX_D_P[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1061" title="1061">#set_location_assignment PIN_L24 -to HSMC_RX_D_N[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1062" title="1062">#set_location_assignment PIN_H23 -to HSMC_TX_D_P[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1063" title="1063">#set_location_assignment PIN_H24 -to HSMC_TX_D_N[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1064" title="1064">#set_location_assignment PIN_M25 -to HSMC_RX_D_P[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1065" title="1065">#set_location_assignment PIN_M26 -to HSMC_RX_D_N[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1066" title="1066">#set_location_assignment PIN_J23 -to HSMC_TX_D_P[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1067" title="1067">#set_location_assignment PIN_J24 -to HSMC_TX_D_N[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1068" title="1068">#set_location_assignment PIN_R25 -to HSMC_RX_D_P[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1069" title="1069">#set_location_assignment PIN_R26 -to HSMC_RX_D_N[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1070" title="1070">#set_location_assignment PIN_P27 -to HSMC_TX_D_P[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1071" title="1071">#set_location_assignment PIN_P28 -to HSMC_TX_D_N[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1072" title="1072">#set_location_assignment PIN_T25 -to HSMC_RX_D_P[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1073" title="1073">#set_location_assignment PIN_T26 -to HSMC_RX_D_N[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1074" title="1074">#set_location_assignment PIN_J25 -to HSMC_TX_D_P[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1075" title="1075">#set_location_assignment PIN_J26 -to HSMC_TX_D_N[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1076" title="1076">#set_location_assignment PIN_U25 -to HSMC_RX_D_P[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1077" title="1077">#set_location_assignment PIN_U26 -to HSMC_RX_D_N[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1078" title="1078">#set_location_assignment PIN_L27 -to HSMC_TX_D_P[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1079" title="1079">#set_location_assignment PIN_L28 -to HSMC_TX_D_N[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1080" title="1080">#set_location_assignment PIN_L21 -to HSMC_RX_D_P[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1081" title="1081">#set_location_assignment PIN_L22 -to HSMC_RX_D_N[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1082" title="1082">#set_location_assignment PIN_V25 -to HSMC_TX_D_P[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1083" title="1083">#set_location_assignment PIN_V26 -to HSMC_TX_D_N[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1084" title="1084">#set_location_assignment PIN_N25 -to HSMC_RX_D_P[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1085" title="1085">#set_location_assignment PIN_N26 -to HSMC_RX_D_N[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1086" title="1086">#set_location_assignment PIN_R27 -to HSMC_TX_D_P[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1087" title="1087">#set_location_assignment PIN_R28 -to HSMC_TX_D_N[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1088" title="1088">#set_location_assignment PIN_P25 -to HSMC_RX_D_P[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1089" title="1089">#set_location_assignment PIN_P26 -to HSMC_RX_D_N[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1090" title="1090">#set_location_assignment PIN_U27 -to HSMC_TX_D_P[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1091" title="1091">#set_location_assignment PIN_U28 -to HSMC_TX_D_N[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1092" title="1092">#set_location_assignment PIN_P21 -to HSMC_RX_D_P[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1093" title="1093">#set_location_assignment PIN_R21 -to HSMC_RX_D_N[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1094" title="1094">#set_location_assignment PIN_V27 -to HSMC_TX_D_P[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1095" title="1095">#set_location_assignment PIN_V28 -to HSMC_TX_D_N[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1096" title="1096">#set_location_assignment PIN_R22 -to HSMC_RX_D_P[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1097" title="1097">#set_location_assignment PIN_R23 -to HSMC_RX_D_N[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1098" title="1098">#set_location_assignment PIN_U22 -to HSMC_TX_D_P[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1099" title="1099">#set_location_assignment PIN_V22 -to HSMC_TX_D_N[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1100" title="1100">#set_location_assignment PIN_T21 -to HSMC_RX_D_P[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1101" title="1101">#set_location_assignment PIN_T22 -to HSMC_RX_D_N[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1102" title="1102">#set_location_assignment PIN_V23 -to HSMC_CLKOUT_P2</a>
<a class="sourceLine" id="cb6-1103" title="1103">#set_location_assignment PIN_V24 -to HSMC_CLKOUT_N2</a>
<a class="sourceLine" id="cb6-1104" title="1104">#set_location_assignment PIN_G23 -to HSMC_CLKOUT_P1</a>
<a class="sourceLine" id="cb6-1105" title="1105">#set_location_assignment PIN_G24 -to HSMC_CLKOUT_N1</a>
<a class="sourceLine" id="cb6-1106" title="1106">#set_location_assignment PIN_AD28 -to HSMC_CLKOUT0</a>
<a class="sourceLine" id="cb6-1107" title="1107">#set_location_assignment PIN_AE26 -to HSMC_D[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1108" title="1108">#set_location_assignment PIN_AE28 -to HSMC_D[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1109" title="1109">#set_location_assignment PIN_AE27 -to HSMC_D[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1110" title="1110">#set_location_assignment PIN_AF27 -to HSMC_D[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1111" title="1111">#set_location_assignment PIN_AH15 -to HSMC_CLKIN0</a>
<a class="sourceLine" id="cb6-1112" title="1112">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P1</a>
<a class="sourceLine" id="cb6-1113" title="1113">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N1</a>
<a class="sourceLine" id="cb6-1114" title="1114">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_P2</a>
<a class="sourceLine" id="cb6-1115" title="1115">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKIN_N2</a>
<a class="sourceLine" id="cb6-1116" title="1116">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1117" title="1117">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1118" title="1118">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1119" title="1119">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1120" title="1120">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1121" title="1121">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1122" title="1122">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1123" title="1123">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1124" title="1124">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1125" title="1125">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1126" title="1126">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1127" title="1127">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1128" title="1128">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1129" title="1129">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1130" title="1130">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1131" title="1131">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1132" title="1132">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_P[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1133" title="1133">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1134" title="1134">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1135" title="1135">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1136" title="1136">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1137" title="1137">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1138" title="1138">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1139" title="1139">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1140" title="1140">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1141" title="1141">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1142" title="1142">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1143" title="1143">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1144" title="1144">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1145" title="1145">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1146" title="1146">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1147" title="1147">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1148" title="1148">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1149" title="1149">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_TX_D_N[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1150" title="1150">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1151" title="1151">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1152" title="1152">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1153" title="1153">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1154" title="1154">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1155" title="1155">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1156" title="1156">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1157" title="1157">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1158" title="1158">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1159" title="1159">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1160" title="1160">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1161" title="1161">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1162" title="1162">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1163" title="1163">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1164" title="1164">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1165" title="1165">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1166" title="1166">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_P[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1167" title="1167">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1168" title="1168">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1169" title="1169">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1170" title="1170">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1171" title="1171">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1172" title="1172">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1173" title="1173">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1174" title="1174">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">7</span>]</a>
<a class="sourceLine" id="cb6-1175" title="1175">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">8</span>]</a>
<a class="sourceLine" id="cb6-1176" title="1176">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">9</span>]</a>
<a class="sourceLine" id="cb6-1177" title="1177">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">10</span>]</a>
<a class="sourceLine" id="cb6-1178" title="1178">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">11</span>]</a>
<a class="sourceLine" id="cb6-1179" title="1179">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">12</span>]</a>
<a class="sourceLine" id="cb6-1180" title="1180">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">13</span>]</a>
<a class="sourceLine" id="cb6-1181" title="1181">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">14</span>]</a>
<a class="sourceLine" id="cb6-1182" title="1182">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">15</span>]</a>
<a class="sourceLine" id="cb6-1183" title="1183">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_RX_D_N[<span class="dv">16</span>]</a>
<a class="sourceLine" id="cb6-1184" title="1184">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P1</a>
<a class="sourceLine" id="cb6-1185" title="1185">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N1</a>
<a class="sourceLine" id="cb6-1186" title="1186">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_P2</a>
<a class="sourceLine" id="cb6-1187" title="1187">#set_instance_assignment -name IO_STANDARD LVDS -to HSMC_CLKOUT_N2</a>
<a class="sourceLine" id="cb6-1188" title="1188">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HSMC_CLKOUT0</a>
<a class="sourceLine" id="cb6-1189" title="1189">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HSMC_D[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1190" title="1190">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HSMC_D[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1191" title="1191">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HSMC_D[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1192" title="1192">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;2.5 V&quot;</span> -to HSMC_D[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1193" title="1193">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.0-V LVTTL&quot;</span> -to HSMC_CLKIN0</a>
<a class="sourceLine" id="cb6-1194" title="1194"></a>
<a class="sourceLine" id="cb6-1195" title="1195">#============================================================</a>
<a class="sourceLine" id="cb6-1196" title="1196"># HSMC, HSMC connect to HSMC Default</a>
<a class="sourceLine" id="cb6-1197" title="1197">#============================================================</a>
<a class="sourceLine" id="cb6-1198" title="1198"></a>
<a class="sourceLine" id="cb6-1199" title="1199">#set_location_assignment PIN_J10 -to EXT_IO[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1200" title="1200">#set_location_assignment PIN_J14 -to EXT_IO[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1201" title="1201">#set_location_assignment PIN_H13 -to EXT_IO[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1202" title="1202">#set_location_assignment PIN_H14 -to EXT_IO[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1203" title="1203">#set_location_assignment PIN_F14 -to EXT_IO[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1204" title="1204">#set_location_assignment PIN_E10 -to EXT_IO[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1205" title="1205">#set_location_assignment PIN_D9 -to EXT_IO[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1206" title="1206">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">0</span>]</a>
<a class="sourceLine" id="cb6-1207" title="1207">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">1</span>]</a>
<a class="sourceLine" id="cb6-1208" title="1208">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">2</span>]</a>
<a class="sourceLine" id="cb6-1209" title="1209">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">3</span>]</a>
<a class="sourceLine" id="cb6-1210" title="1210">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">4</span>]</a>
<a class="sourceLine" id="cb6-1211" title="1211">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">5</span>]</a>
<a class="sourceLine" id="cb6-1212" title="1212">#set_instance_assignment -name IO_STANDARD <span class="st">&quot;3.3-V LVTTL&quot;</span> -to EXT_IO[<span class="dv">6</span>]</a>
<a class="sourceLine" id="cb6-1213" title="1213"></a>
<a class="sourceLine" id="cb6-1214" title="1214">#============================================================</a>
<a class="sourceLine" id="cb6-1215" title="1215"># <span class="pp">End</span> of pin assignments by Altera University Program</a>
<a class="sourceLine" id="cb6-1216" title="1216">#============================================================</a>
<a class="sourceLine" id="cb6-1217" title="1217"></a>
<a class="sourceLine" id="cb6-1218" title="1218">#set_instance_assignment -name FAST_INPUT_REGISTER ON -to *</a>
<a class="sourceLine" id="cb6-1219" title="1219">#set_instance_assignment -name FAST_OUTPUT_REGISTER ON -to *</a>
<a class="sourceLine" id="cb6-1220" title="1220">#set_instance_assignment -name TSU_REQUIREMENT <span class="st">&quot;10 ns&quot;</span> -<span class="bu">from</span> * -to *</a></code></pre></div>
<hr />
</div>
<!--- class panelNested QSF DE2-115--->
<button class="accordionNested">
Arquivos de Configuração da Referência de Temporização (.sdc) do Kit FPGA DE2-115 para o Quartus
</button>
<div class="panelNested">
<p>###Arquivo SDC Mínimo</p>
<p>O arquivo SDC (Synopsis Design Constraint) define os pinos e parâmetros para a verificação da temporização do projeto.</p>
<p>O arquivo está na raíz do diretório do projeto e tem o nome do tipo: “nome do projeto”.sdc</p>
<p>O conteúdo mínimo está abaixo:</p>
<div class="sourceCode" id="cb7"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb7-1" title="1"># Quartus SDC constraints</a>
<a class="sourceLine" id="cb7-2" title="2"></a>
<a class="sourceLine" id="cb7-3" title="3"># Constrain the main clock<span class="ot">:</span></a>
<a class="sourceLine" id="cb7-4" title="4">create_clock <span class="ot">-</span>name <span class="st">&quot;CLOCK_50&quot;</span> <span class="ot">-</span>period 20<span class="ot">.</span>000ns <span class="ot">-</span>waveform {0<span class="ot">.</span>0 10<span class="ot">.</span>0}  <span class="ot">[</span>get_ports {CLOCK_50}<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-5" title="5"></a>
<a class="sourceLine" id="cb7-6" title="6"># Constrain the step by step clock (the period may be more than 80 ns but the waveform must be the same)<span class="ot">:</span></a>
<a class="sourceLine" id="cb7-7" title="7">#create_clock <span class="ot">-</span>name <span class="st">&quot;key(0)&quot;</span> <span class="ot">-</span>period 80<span class="ot">.</span>000ns <span class="ot">-</span>waveform {0<span class="ot">.</span>0 10<span class="ot">.</span>0} <span class="ot">[</span>get_ports {key<span class="ot">[</span>0<span class="ot">]</span>}<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-8" title="8"></a>
<a class="sourceLine" id="cb7-9" title="9"># Only <span class="kw">use</span> one of the clocks at a time<span class="ot">:</span></a>
<a class="sourceLine" id="cb7-10" title="10">#set_clock_groups <span class="ot">-</span>exclusive <span class="ot">-</span>group {CLOCK_50} <span class="ot">-</span>group {key(0)}</a>
<a class="sourceLine" id="cb7-11" title="11"></a>
<a class="sourceLine" id="cb7-12" title="12"># Constrain the derived clock<span class="ot">:</span></a>
<a class="sourceLine" id="cb7-13" title="13">#create_generated_clock <span class="ot">-</span>add <span class="ot">-</span>source CLOCK_50 <span class="ot">-</span>divide_by 62500 <span class="ot">-</span>name CLK_400HZ  <span class="ot">[</span>get_pins {CLK_400HZ<span class="ot">|</span>q}<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-14" title="14">#create_generated_clock <span class="ot">-</span>add <span class="ot">-</span>source <span class="ot">[</span>get_pins {CLK_400HZ<span class="ot">|</span>q}<span class="ot">]</span> <span class="ot">-</span>name CLK_10HZ  <span class="ot">[</span>get_pins {CLK_10HZ<span class="ot">|</span>q}<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-15" title="15">#set_false_path <span class="ot">-</span>from <span class="ot">[</span>get_pins {CLK_400HZ<span class="ot">|</span>q}<span class="ot">]</span> <span class="ot">-</span>to <span class="ot">[</span>get_pins {CLK_10HZ<span class="ot">|</span>d}<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-16" title="16"></a>
<a class="sourceLine" id="cb7-17" title="17"># Automatically apply a generate clock on the output of phase<span class="ot">-</span>locked loops (PLLs)</a>
<a class="sourceLine" id="cb7-18" title="18"># This command can be safely left in the SDC even if no PLLs exist in the design</a>
<a class="sourceLine" id="cb7-19" title="19">derive_pll_clocks</a>
<a class="sourceLine" id="cb7-20" title="20">derive_clock_uncertainty</a>
<a class="sourceLine" id="cb7-21" title="21"></a>
<a class="sourceLine" id="cb7-22" title="22"># Constrain the input I<span class="ot">/</span>O path</a>
<a class="sourceLine" id="cb7-23" title="23">set_input_delay <span class="ot">-</span>clock CLOCK_50 <span class="ot">-</span>max 3 <span class="ot">[</span>all_inputs<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-24" title="24">set_input_delay <span class="ot">-</span>clock CLOCK_50 <span class="ot">-</span>min 2 <span class="ot">[</span>all_inputs<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-25" title="25"></a>
<a class="sourceLine" id="cb7-26" title="26"># Constrain the output I<span class="ot">/</span>O path</a>
<a class="sourceLine" id="cb7-27" title="27">set_output_delay <span class="ot">-</span>clock CLOCK_50 <span class="ot">-</span>max 3 <span class="ot">[</span>all_outputs<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-28" title="28">set_output_delay <span class="ot">-</span>clock CLOCK_50 <span class="ot">-</span>min 2 <span class="ot">[</span>all_outputs<span class="ot">]</span></a>
<a class="sourceLine" id="cb7-29" title="29"></a>
<a class="sourceLine" id="cb7-30" title="30"># Setting LED outputs as false path<span class="ot">,</span> since no timing requirement</a>
<a class="sourceLine" id="cb7-31" title="31">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports LEDR<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-32" title="32">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports LEDG<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-33" title="33"></a>
<a class="sourceLine" id="cb7-34" title="34"># Setting HEX (7 segments) outputs as false path<span class="ot">,</span> since no timing requirement</a>
<a class="sourceLine" id="cb7-35" title="35">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX0<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-36" title="36">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX1<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-37" title="37">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX2<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-38" title="38">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX3<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-39" title="39">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX4<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-40" title="40">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX5<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-41" title="41">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX6<span class="ot">[*]]</span></a>
<a class="sourceLine" id="cb7-42" title="42">#set_false_path <span class="ot">-</span>from <span class="ot">*</span> <span class="ot">-</span>to <span class="ot">[</span>get_ports HEX7<span class="ot">[*]]</span></a></code></pre></div>
<hr />
</div>
<!--- class_panelNested SDC DE2-115 --->
</div>
<!--- class_panelNested DE2-115 --->
</div>
<p><!-- display none --></p>
<h1 id="exemplos-de-componentes-em-vhdl">Exemplos de Componentes em VHDL</h1>
<h2 id="combinacionais">Combinacionais</h2>
<button class="accordion">
Buffer Tristate de 8 Portas
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb8"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb8-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>buffer_<span class="dv">3</span>_state_8portas</a>
<a class="sourceLine" id="cb8-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>(entrada <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> habilita <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span> saida <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: buffer_3_state_8portas.vhd</strong></p>
<div class="sourceCode" id="cb9"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb9-1" title="1"></a>
<a class="sourceLine" id="cb9-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb9-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb9-4" title="4"></a>
<a class="sourceLine" id="cb9-5" title="5"><span class="kw">entity</span> <span class="kw">buffer_3_state_8portas</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb9-6" title="6">    <span class="kw">port</span>(</a>
<a class="sourceLine" id="cb9-7" title="7">        entrada  <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(<span class="dv">7</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb9-8" title="8">        habilita <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb9-9" title="9">        saida    <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(<span class="dv">7</span> <span class="ot">downto</span> <span class="dv">0</span>));</a>
<a class="sourceLine" id="cb9-10" title="10"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb9-11" title="11"></a>
<a class="sourceLine" id="cb9-12" title="12"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">buffer_</span><span class="dv">3</span><span class="kw">_state_8portas</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb9-13" title="13"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb9-14" title="14">    <span class="co">-- A saida esta ativa quando o habilita = 1.</span></a>
<a class="sourceLine" id="cb9-15" title="15">    saida <span class="ot">&lt;=</span> <span class="st">&quot;ZZZZZZZZ&quot;</span> <span class="kw">when</span> (habilita <span class="ot">=</span> <span class="bn">&#39;0&#39;</span>) else entrada;</a>
<a class="sourceLine" id="cb9-16" title="16"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Conversor Hexadecimal para Sete Segmentos (display)
</button>
<div class="panel">
<p>Pode ser necessário adicionar um registrador à entrada deste circuito.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb10"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb10-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>conversorHex7Seg</a>
<a class="sourceLine" id="cb10-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>(dadoHex <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb10-3" title="3">                 apaga <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb10-4" title="4">                 negativo <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb10-5" title="5">                 overFlow <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb10-6" title="6">                 saida7seg <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: conversorHex7Seg.vhd</strong></p>
<div class="sourceCode" id="cb11"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb11-1" title="1"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb11-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb11-3" title="3"></a>
<a class="sourceLine" id="cb11-4" title="4"><span class="kw">entity</span> <span class="kw">conversorHex7Seg</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb11-5" title="5">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb11-6" title="6">    (</a>
<a class="sourceLine" id="cb11-7" title="7">        <span class="co">-- Input ports</span></a>
<a class="sourceLine" id="cb11-8" title="8">        dadoHex <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb11-9" title="9">        apaga   <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb11-10" title="10">        negativo <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb11-11" title="11">        overFlow <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb11-12" title="12">        <span class="co">-- Output ports</span></a>
<a class="sourceLine" id="cb11-13" title="13">        saida7seg <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(<span class="dv">6</span> <span class="ot">downto</span> <span class="dv">0</span>)  <span class="co">-- := (others =&gt; &#39;1&#39;)</span></a>
<a class="sourceLine" id="cb11-14" title="14">    );</a>
<a class="sourceLine" id="cb11-15" title="15"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb11-16" title="16"></a>
<a class="sourceLine" id="cb11-17" title="17"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">conversorHex7Seg</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb11-18" title="18">   <span class="co">--</span></a>
<a class="sourceLine" id="cb11-19" title="19">   <span class="co">--       0</span></a>
<a class="sourceLine" id="cb11-20" title="20">   <span class="co">--      ---</span></a>
<a class="sourceLine" id="cb11-21" title="21">   <span class="co">--     |   |</span></a>
<a class="sourceLine" id="cb11-22" title="22">   <span class="co">--    5|   |1</span></a>
<a class="sourceLine" id="cb11-23" title="23">   <span class="co">--     | 6 |</span></a>
<a class="sourceLine" id="cb11-24" title="24">   <span class="co">--      ---</span></a>
<a class="sourceLine" id="cb11-25" title="25">   <span class="co">--     |   |</span></a>
<a class="sourceLine" id="cb11-26" title="26">   <span class="co">--    4|   |2</span></a>
<a class="sourceLine" id="cb11-27" title="27">   <span class="co">--     |   |</span></a>
<a class="sourceLine" id="cb11-28" title="28">   <span class="co">--      ---</span></a>
<a class="sourceLine" id="cb11-29" title="29">   <span class="co">--       3</span></a>
<a class="sourceLine" id="cb11-30" title="30">   <span class="co">--</span></a>
<a class="sourceLine" id="cb11-31" title="31">    <span class="ot">signal</span> rascSaida7seg<span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">6</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb11-32" title="32"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb11-33" title="33">    rascSaida7seg <span class="ot">&lt;=</span>    <span class="st">&quot;1000000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0000&quot;</span> else <span class="co">---0</span></a>
<a class="sourceLine" id="cb11-34" title="34">                            <span class="st">&quot;1111001&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0001&quot;</span> else <span class="co">---1</span></a>
<a class="sourceLine" id="cb11-35" title="35">                            <span class="st">&quot;0100100&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0010&quot;</span> else <span class="co">---2</span></a>
<a class="sourceLine" id="cb11-36" title="36">                            <span class="st">&quot;0110000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0011&quot;</span> else <span class="co">---3</span></a>
<a class="sourceLine" id="cb11-37" title="37">                            <span class="st">&quot;0011001&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0100&quot;</span> else <span class="co">---4</span></a>
<a class="sourceLine" id="cb11-38" title="38">                            <span class="st">&quot;0010010&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0101&quot;</span> else <span class="co">---5</span></a>
<a class="sourceLine" id="cb11-39" title="39">                            <span class="st">&quot;0000010&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0110&quot;</span> else <span class="co">---6</span></a>
<a class="sourceLine" id="cb11-40" title="40">                            <span class="st">&quot;1111000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;0111&quot;</span> else <span class="co">---7</span></a>
<a class="sourceLine" id="cb11-41" title="41">                            <span class="st">&quot;0000000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1000&quot;</span> else <span class="co">---8</span></a>
<a class="sourceLine" id="cb11-42" title="42">                            <span class="st">&quot;0010000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1001&quot;</span> else <span class="co">---9</span></a>
<a class="sourceLine" id="cb11-43" title="43">                            <span class="st">&quot;0001000&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1010&quot;</span> else <span class="co">---A</span></a>
<a class="sourceLine" id="cb11-44" title="44">                            <span class="st">&quot;0000011&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1011&quot;</span> else <span class="co">---B</span></a>
<a class="sourceLine" id="cb11-45" title="45">                            <span class="st">&quot;1000110&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1100&quot;</span> else <span class="co">---C</span></a>
<a class="sourceLine" id="cb11-46" title="46">                            <span class="st">&quot;0100001&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1101&quot;</span> else <span class="co">---D</span></a>
<a class="sourceLine" id="cb11-47" title="47">                            <span class="st">&quot;0000110&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1110&quot;</span> else <span class="co">---E</span></a>
<a class="sourceLine" id="cb11-48" title="48">                            <span class="st">&quot;0001110&quot;</span> <span class="kw">when</span> dadoHex<span class="ot">=</span><span class="st">&quot;1111&quot;</span> else <span class="co">---F</span></a>
<a class="sourceLine" id="cb11-49" title="49">                            <span class="st">&quot;1111111&quot;</span>; <span class="co">-- Apaga todos segmentos.</span></a>
<a class="sourceLine" id="cb11-50" title="50"></a>
<a class="sourceLine" id="cb11-51" title="51">    saida7seg <span class="ot">&lt;=</span>     <span class="st">&quot;1100010&quot;</span> <span class="kw">when</span> (overFlow<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) else</a>
<a class="sourceLine" id="cb11-52" title="52">                            <span class="st">&quot;1111111&quot;</span> <span class="kw">when</span> (apaga<span class="ot">=</span><span class="bn">&#39;1&#39;</span> <span class="kw">and</span> negativo<span class="ot">=</span><span class="bn">&#39;0&#39;</span>) else</a>
<a class="sourceLine" id="cb11-53" title="53">                            <span class="st">&quot;0111111&quot;</span> <span class="kw">when</span> (apaga<span class="ot">=</span><span class="bn">&#39;0&#39;</span> <span class="kw">and</span> negativo<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) else</a>
<a class="sourceLine" id="cb11-54" title="54">                            rascSaida7seg;</a>
<a class="sourceLine" id="cb11-55" title="55"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Decodificador 3 Entradas e 8 Saídas (Decoder 3x8)
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb12"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb12-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>decoder3x8</a>
<a class="sourceLine" id="cb12-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entrada <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb12-3" title="3">                 saida <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: decoder3x8.vhd</strong></p>
<div class="sourceCode" id="cb13"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb13-1" title="1"></a>
<a class="sourceLine" id="cb13-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb13-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb13-4" title="4"></a>
<a class="sourceLine" id="cb13-5" title="5"><span class="kw">entity</span> <span class="kw">decoder3x8</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb13-6" title="6">  <span class="kw">port</span> ( entrada <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(<span class="dv">2</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb13-7" title="7">         saida <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(<span class="dv">7</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb13-8" title="8">  );</a>
<a class="sourceLine" id="cb13-9" title="9"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb13-10" title="10"></a>
<a class="sourceLine" id="cb13-11" title="11"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">decoder3x8</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb13-12" title="12">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb13-13" title="13">    saida(<span class="dv">7</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;111&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-14" title="14">    saida(<span class="dv">6</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;110&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-15" title="15">    saida(<span class="dv">5</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;101&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-16" title="16">    saida(<span class="dv">4</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;100&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-17" title="17">    saida(<span class="dv">3</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;011&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-18" title="18">    saida(<span class="dv">2</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;010&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-19" title="19">    saida(<span class="dv">1</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;001&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-20" title="20">    saida(<span class="dv">0</span>) <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (entrada <span class="ot">=</span> <span class="st">&quot;000&quot;</span>) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb13-21" title="21"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Decodificador Genérico
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb14"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb14-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>decoderGeneric</a>
<a class="sourceLine" id="cb14-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entrada <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb14-3" title="3">                 saida <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: decoderGeneric.vhd</strong></p>
<div class="sourceCode" id="cb15"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb15-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb15-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb15-3" title="3"></a>
<a class="sourceLine" id="cb15-4" title="4"><span class="kw">entity</span> <span class="kw">decoderGeneric</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb15-5" title="5">  <span class="kw">port</span> ( entrada <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb15-6" title="6">         saida <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb15-7" title="7">  );</a>
<a class="sourceLine" id="cb15-8" title="8"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb15-9" title="9"></a>
<a class="sourceLine" id="cb15-10" title="10"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">decoderGeneric</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb15-11" title="11"></a>
<a class="sourceLine" id="cb15-12" title="12">  <span class="ot">constant</span> NOP  <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> <span class="st">&quot;0000&quot;</span>;</a>
<a class="sourceLine" id="cb15-13" title="13">  <span class="ot">constant</span> LDA  <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> <span class="st">&quot;0001&quot;</span>;</a>
<a class="sourceLine" id="cb15-14" title="14">  <span class="ot">constant</span> SOMA <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> <span class="st">&quot;0010&quot;</span>;</a>
<a class="sourceLine" id="cb15-15" title="15">  <span class="ot">constant</span> SUB  <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> <span class="st">&quot;0011&quot;</span>;</a>
<a class="sourceLine" id="cb15-16" title="16">  <span class="ot">constant</span> CLRA <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> <span class="st">&quot;1111&quot;</span>;</a>
<a class="sourceLine" id="cb15-17" title="17"></a>
<a class="sourceLine" id="cb15-18" title="18">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb15-19" title="19">saida <span class="ot">&lt;=</span> <span class="st">&quot;0000&quot;</span> <span class="kw">when</span> entrada <span class="ot">=</span> NOP else</a>
<a class="sourceLine" id="cb15-20" title="20">         <span class="st">&quot;XXXX&quot;</span> <span class="kw">when</span> entrada <span class="ot">=</span> LDA else</a>
<a class="sourceLine" id="cb15-21" title="21">         <span class="st">&quot;XXXX&quot;</span> <span class="kw">when</span> entrada <span class="ot">=</span> SOMA else</a>
<a class="sourceLine" id="cb15-22" title="22">         <span class="st">&quot;XXXX&quot;</span> <span class="kw">when</span> entrada <span class="ot">=</span> SUB else</a>
<a class="sourceLine" id="cb15-23" title="23">         <span class="st">&quot;XXXX&quot;</span> <span class="kw">when</span> entrada <span class="ot">=</span> CLRA else</a>
<a class="sourceLine" id="cb15-24" title="24">         <span class="st">&quot;0000&quot;</span>;  <span class="co">-- NOP para os entradas Indefinidas</span></a>
<a class="sourceLine" id="cb15-25" title="25"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
MUX Genérico
</button>
<div class="panel">

<p>Abaixo temos o código para um multiplex de duas entradas.</p>
<p>A quantidade de bits de entrada é definida A largura do barramento de entrada (e saída) é definida pela declaração do <em>generic</em>.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb16"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb16-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>muxGenerico2x1 <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb16-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entradaA_MUX <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb16-3" title="3">                 entradaB_MUX <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb16-4" title="4">                 seletor_MUX <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb16-5" title="5">                 saida_MUX <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: muxGenerico2x1.vhd</strong></p>
<div class="sourceCode" id="cb17"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb17-1" title="1"></a>
<a class="sourceLine" id="cb17-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb17-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb17-4" title="4"></a>
<a class="sourceLine" id="cb17-5" title="5"><span class="kw">entity</span> <span class="kw">muxGenerico2x1</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb17-6" title="6">  <span class="co">-- Total de bits das entradas e saidas</span></a>
<a class="sourceLine" id="cb17-7" title="7">  <span class="kw">generic</span> ( larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>);</a>
<a class="sourceLine" id="cb17-8" title="8">  <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb17-9" title="9">    entradaA_MUX<span class="ot">,</span> entradaB_MUX <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb17-10" title="10">    seletor_MUX <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb17-11" title="11">    saida_MUX <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb17-12" title="12">  );</a>
<a class="sourceLine" id="cb17-13" title="13"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb17-14" title="14"></a>
<a class="sourceLine" id="cb17-15" title="15"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">muxGenerico2x1</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb17-16" title="16">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb17-17" title="17">    saida_MUX <span class="ot">&lt;=</span> entradaB_MUX <span class="kw">when</span> (seletor_MUX <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) else entradaA_MUX;</a>
<a class="sourceLine" id="cb17-18" title="18"><span class="er">end architecture;</span></a></code></pre></div>
<br>
<hr style="width:60%;margin: auto;">
<p><br></p>
<p>Abaixo temos o código para um multiplex com o número de entradas configurável.</p>
<p>A largura do barramento de entrada (e saída) é definida pela declaração do <em>generic</em>.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb18"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb18-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>muxGenericoNx1  <span class="kw">generic</span> <span class="kw">map</span> (larguraEntrada <span class="ot">=&gt;</span> VALOR_LOCAL<span class="ot">,</span> larguraSelecao <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb18-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entrada_MUX <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb18-3" title="3">                  seletor_MUX <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb18-4" title="4">                  saida_MUX <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: muxGenericoNx1.vhd</strong></p>
<div class="sourceCode" id="cb19"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb19-1" title="1"><span class="kw">LIBRARY</span> ieee;</a>
<a class="sourceLine" id="cb19-2" title="2"><span class="kw">USE</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb19-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb19-4" title="4"></a>
<a class="sourceLine" id="cb19-5" title="5"><span class="kw">entity</span> <span class="kw">muxGenericoNx1</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb19-6" title="6">  <span class="kw">generic</span> ( larguraEntrada <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">16</span>;</a>
<a class="sourceLine" id="cb19-7" title="7">        larguraSelecao <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">4</span>;</a>
<a class="sourceLine" id="cb19-8" title="8">        invertido <span class="ot">:</span> <span class="dt">boolean</span> <span class="ot">:=</span> FALSE);</a>
<a class="sourceLine" id="cb19-9" title="9">  <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb19-10" title="10">    entrada_MUX <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraEntrada<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb19-11" title="11">    seletor_MUX <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraSelecao<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb19-12" title="12">    saida_MUX   <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic</span></a>
<a class="sourceLine" id="cb19-13" title="13">  );</a>
<a class="sourceLine" id="cb19-14" title="14"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb19-15" title="15"></a>
<a class="sourceLine" id="cb19-16" title="16"><span class="kw">architecture</span> <span class="kw">Behavioral</span> <span class="kw">of</span> <span class="kw">muxGenericoNx1</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb19-17" title="17"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb19-18" title="18"><span class="kw">tipo</span><span class="ot">:</span> <span class="kw">if</span> invertido <span class="kw">generate</span></a>
<a class="sourceLine" id="cb19-19" title="19">    saida_MUX <span class="ot">&lt;=</span> entrada_MUX((larguraEntrada<span class="ot">-</span><span class="dv">1</span>) <span class="ot">-</span> to_integer(<span class="dt">unsigned</span>(seletor_MUX)));</a>
<a class="sourceLine" id="cb19-20" title="20">  else <span class="kw">generate</span></a>
<a class="sourceLine" id="cb19-21" title="21">    saida_MUX <span class="ot">&lt;=</span> entrada_MUX(to_integer(<span class="dt">unsigned</span>(seletor_MUX)));</a>
<a class="sourceLine" id="cb19-22" title="22">  <span class="kw">end generate</span>;</a>
<a class="sourceLine" id="cb19-23" title="23"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Somador Genérico
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb20"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb20-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>somadorGenerico  <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb20-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entradaA <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> entradaB <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span> saida <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: somadorGenerico.vhd</strong></p>
<div class="sourceCode" id="cb21"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb21-1" title="1"></a>
<a class="sourceLine" id="cb21-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb21-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb21-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;          <span class="co">-- Biblioteca IEEE para funções aritméticas</span></a>
<a class="sourceLine" id="cb21-5" title="5"></a>
<a class="sourceLine" id="cb21-6" title="6"><span class="kw">entity</span> <span class="kw">somadorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb21-7" title="7">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb21-8" title="8">    (</a>
<a class="sourceLine" id="cb21-9" title="9">        larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span></a>
<a class="sourceLine" id="cb21-10" title="10">    );</a>
<a class="sourceLine" id="cb21-11" title="11">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb21-12" title="12">    (</a>
<a class="sourceLine" id="cb21-13" title="13">        entradaA<span class="ot">,</span> entradaB<span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb21-14" title="14">        saida<span class="ot">:</span>  <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb21-15" title="15">    );</a>
<a class="sourceLine" id="cb21-16" title="16"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb21-17" title="17"></a>
<a class="sourceLine" id="cb21-18" title="18"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">somadorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb21-19" title="19">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb21-20" title="20">        saida <span class="ot">&lt;=</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dt">unsigned</span>(entradaA) <span class="ot">+</span> <span class="dt">unsigned</span>(entradaB));</a>
<a class="sourceLine" id="cb21-21" title="21"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Subtrator Genérico
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb22"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb22-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>subtratorGenerico  <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb22-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entradaA <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> entradaB <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span> saida <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: subtratorGenerico.vhd</strong></p>
<div class="sourceCode" id="cb23"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb23-1" title="1"></a>
<a class="sourceLine" id="cb23-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb23-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb23-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;           <span class="co">-- Biblioteca IEEE para funções aritméticas</span></a>
<a class="sourceLine" id="cb23-5" title="5"></a>
<a class="sourceLine" id="cb23-6" title="6"><span class="kw">entity</span> <span class="kw">subtratorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb23-7" title="7">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb23-8" title="8">    (</a>
<a class="sourceLine" id="cb23-9" title="9">        larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span></a>
<a class="sourceLine" id="cb23-10" title="10">    );</a>
<a class="sourceLine" id="cb23-11" title="11">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb23-12" title="12">    (</a>
<a class="sourceLine" id="cb23-13" title="13">        entradaA<span class="ot">,</span> entradaB<span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb23-14" title="14">        saida<span class="ot">:</span>  <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb23-15" title="15">    );</a>
<a class="sourceLine" id="cb23-16" title="16"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb23-17" title="17"></a>
<a class="sourceLine" id="cb23-18" title="18"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">subtratorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb23-19" title="19">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb23-20" title="20">        saida <span class="ot">&lt;=</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dt">unsigned</span>(entradaA) <span class="ot">-</span> <span class="dt">unsigned</span>(entradaB));</a>
<a class="sourceLine" id="cb23-21" title="21"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Soma com Constante Configurável
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb24"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb24-1" title="1">nomeComponente <span class="ot">:</span>  <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>somaConstante  <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL<span class="ot">,</span> constante <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb24-2" title="2">        <span class="kw">port</span> <span class="kw">map</span>( entrada <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> saida <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: somaConstante.vhd</strong></p>
<div class="sourceCode" id="cb25"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb25-1" title="1"></a>
<a class="sourceLine" id="cb25-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb25-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb25-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;  <span class="co">--Soma (esta biblioteca =ieee)</span></a>
<a class="sourceLine" id="cb25-5" title="5"></a>
<a class="sourceLine" id="cb25-6" title="6"><span class="kw">entity</span> <span class="kw">somaConstante</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb25-7" title="7">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb25-8" title="8">    (</a>
<a class="sourceLine" id="cb25-9" title="9">        larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb25-10" title="10">        constante <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">4</span></a>
<a class="sourceLine" id="cb25-11" title="11">    );</a>
<a class="sourceLine" id="cb25-12" title="12">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb25-13" title="13">    (</a>
<a class="sourceLine" id="cb25-14" title="14">        entrada<span class="ot">:</span> <span class="kw">in</span>  <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb25-15" title="15">        saida<span class="ot">:</span>   <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb25-16" title="16">    );</a>
<a class="sourceLine" id="cb25-17" title="17"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb25-18" title="18"></a>
<a class="sourceLine" id="cb25-19" title="19"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">somaConstante</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb25-20" title="20">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb25-21" title="21">        saida <span class="ot">&lt;=</span> <span class="dt">std_logic_vector</span>(<span class="dt">unsigned</span>(entrada) <span class="ot">+</span> constante);</a>
<a class="sourceLine" id="cb25-22" title="22"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Extensor de Sinal Genérico
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb26"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb26-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>estendeSinalGenerico   <span class="kw">generic</span> <span class="kw">map</span> (larguraDadoEntrada <span class="ot">=&gt;</span> VALOR_LOCAL<span class="ot">,</span> larguraDadoSaida <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb26-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> (estendeSinal_IN <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> estendeSinal_OUT <span class="ot">=&gt;</span>  sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: estendeSinalGenerico.vhd</strong></p>
<div class="sourceCode" id="cb27"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb27-1" title="1"></a>
<a class="sourceLine" id="cb27-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb27-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb27-4" title="4"></a>
<a class="sourceLine" id="cb27-5" title="5"><span class="kw">entity</span> <span class="kw">estendeSinalGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb27-6" title="6">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb27-7" title="7">    (</a>
<a class="sourceLine" id="cb27-8" title="8">        larguraDadoEntrada <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>    <span class="dv">16</span>;</a>
<a class="sourceLine" id="cb27-9" title="9">        larguraDadoSaida   <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>    <span class="dv">32</span></a>
<a class="sourceLine" id="cb27-10" title="10">    );</a>
<a class="sourceLine" id="cb27-11" title="11">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb27-12" title="12">    (</a>
<a class="sourceLine" id="cb27-13" title="13">        <span class="co">-- Input ports</span></a>
<a class="sourceLine" id="cb27-14" title="14">        estendeSinal_IN <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraDadoEntrada<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb27-15" title="15">        <span class="co">-- Output ports</span></a>
<a class="sourceLine" id="cb27-16" title="16">        estendeSinal_OUT<span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(larguraDadoSaida<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb27-17" title="17">    );</a>
<a class="sourceLine" id="cb27-18" title="18"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb27-19" title="19"></a>
<a class="sourceLine" id="cb27-20" title="20"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">estendeSinalGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb27-21" title="21"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb27-22" title="22"></a>
<a class="sourceLine" id="cb27-23" title="23">    estendeSinal_OUT <span class="ot">&lt;=</span> (larguraDadoSaida<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> larguraDadoEntrada <span class="ot">=&gt;</span> estendeSinal_IN(larguraDadoEntrada<span class="ot">-</span><span class="dv">1</span>) ) <span class="ot">&amp;</span> estendeSinal_IN;</a>
<a class="sourceLine" id="cb27-24" title="24"></a>
<a class="sourceLine" id="cb27-25" title="25"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<!--- class_panel --->
<button class="accordion">
ULA: Soma e Subtração
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb28"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb28-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>ULASomaSub  <span class="kw">generic</span> <span class="kw">map</span>(larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb28-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> (entradaA <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> entradaB <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span> saida <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> seletor <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: ULASomaSub.vhd</strong></p>
<div class="sourceCode" id="cb29"><pre class="sourceCode asm"><code class="sourceCode fasm"><a class="sourceLine" id="cb29-1" title="1">library ieee<span class="co">;</span></a>
<a class="sourceLine" id="cb29-2" title="2">use ieee.std_logic_<span class="fl">1164.</span>all<span class="co">;</span></a>
<a class="sourceLine" id="cb29-3" title="3">use ieee.numeric_std.all<span class="co">;    -- Biblioteca IEEE para funções aritméticas</span></a>
<a class="sourceLine" id="cb29-4" title="4"></a>
<a class="sourceLine" id="cb29-5" title="5">entity ULASomaSub is</a>
<a class="sourceLine" id="cb29-6" title="6">    generic ( larguraDados : natural := <span class="dv">4</span> )<span class="co">;</span></a>
<a class="sourceLine" id="cb29-7" title="7">    port (</a>
<a class="sourceLine" id="cb29-8" title="8">      entradaA, entradaB:  <span class="bu">in</span> STD_LOGIC_VECTOR((larguraDados<span class="dv">-1</span>) downto <span class="dv">0</span>)<span class="co">;</span></a>
<a class="sourceLine" id="cb29-9" title="9"><span class="fu">      seletor:</span>  <span class="bu">in</span> STD_LOGIC<span class="co">;</span></a>
<a class="sourceLine" id="cb29-10" title="10"><span class="fu">      saida:</span>    <span class="bu">out</span> STD_LOGIC_VECTOR((larguraDados<span class="dv">-1</span>) downto <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb29-11" title="11">    )<span class="co">;</span></a>
<a class="sourceLine" id="cb29-12" title="12"><span class="pp">end</span> entity<span class="co">;</span></a>
<a class="sourceLine" id="cb29-13" title="13"></a>
<a class="sourceLine" id="cb29-14" title="14">architecture comportamento of ULASomaSub is</a>
<a class="sourceLine" id="cb29-15" title="15">   signal soma :      STD_LOGIC_VECTOR((larguraDados<span class="dv">-1</span>) downto <span class="dv">0</span>)<span class="co">;</span></a>
<a class="sourceLine" id="cb29-16" title="16">   signal subtracao : STD_LOGIC_VECTOR((larguraDados<span class="dv">-1</span>) downto <span class="dv">0</span>)<span class="co">;</span></a>
<a class="sourceLine" id="cb29-17" title="17">    begin</a>
<a class="sourceLine" id="cb29-18" title="18">      soma      &lt;= STD_LOGIC_VECTOR(unsigned(entradaA) + unsigned(entradaB))<span class="co">;</span></a>
<a class="sourceLine" id="cb29-19" title="19">      subtracao &lt;= STD_LOGIC_VECTOR(unsigned(entradaA) - unsigned(entradaB))<span class="co">;</span></a>
<a class="sourceLine" id="cb29-20" title="20">      saida &lt;= soma when (seletor = <span class="st">&#39;1&#39;</span>) <span class="pp">else</span> subtracao<span class="co">;</span></a>
<a class="sourceLine" id="cb29-21" title="21"><span class="pp">end</span> architecture<span class="co">;</span></a></code></pre></div>
</div>
<!--- class_panel --->
<button class="accordion">
ULA: Soma, Subtração, AND, OR, XOR, NOT, Soma com Zero e flag de Zero
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb30"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb30-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>ULA  <span class="kw">generic</span> <span class="kw">map</span>(larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb30-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> (entradaA <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> entradaB <span class="ot">=&gt;</span>  sinalLocal<span class="ot">,</span> saida <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> seletor <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> flagZero <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: ULA.vhd</strong></p>
<div class="sourceCode" id="cb31"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><a class="sourceLine" id="cb31-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb31-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb31-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;    <span class="co">-- Biblioteca IEEE para funções aritméticas</span></a>
<a class="sourceLine" id="cb31-4" title="4"></a>
<a class="sourceLine" id="cb31-5" title="5"><span class="kw">entity</span> <span class="kw">ULA</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb31-6" title="6">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb31-7" title="7">    (</a>
<a class="sourceLine" id="cb31-8" title="8">        larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span></a>
<a class="sourceLine" id="cb31-9" title="9">    );</a>
<a class="sourceLine" id="cb31-10" title="10">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb31-11" title="11">    (</a>
<a class="sourceLine" id="cb31-12" title="12">      entradaA<span class="ot">,</span> entradaB<span class="ot">:</span>  <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-13" title="13">      seletor<span class="ot">:</span>  <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dv">2</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-14" title="14">      saida<span class="ot">:</span>    <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-15" title="15">      flagZero<span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic</span></a>
<a class="sourceLine" id="cb31-16" title="16">    );</a>
<a class="sourceLine" id="cb31-17" title="17"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb31-18" title="18"></a>
<a class="sourceLine" id="cb31-19" title="19"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">ULA</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb31-20" title="20">  <span class="co">--constant zero : std_logic_vector(larguraDados-1 downto 0) := (others =&gt; &#39;0&#39;);</span></a>
<a class="sourceLine" id="cb31-21" title="21"></a>
<a class="sourceLine" id="cb31-22" title="22">   <span class="ot">signal</span> soma <span class="ot">:</span>      <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-23" title="23">   <span class="ot">signal</span> subtracao <span class="ot">:</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-24" title="24">   <span class="ot">signal</span> op_and <span class="ot">:</span>    <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-25" title="25">   <span class="ot">signal</span> op_or <span class="ot">:</span>     <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-26" title="26">   <span class="ot">signal</span> op_xor <span class="ot">:</span>    <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-27" title="27">   <span class="ot">signal</span> op_not <span class="ot">:</span>    <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb31-28" title="28"></a>
<a class="sourceLine" id="cb31-29" title="29">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb31-30" title="30">      soma      <span class="ot">&lt;=</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dt">unsigned</span>(entradaA) <span class="ot">+</span> <span class="dt">unsigned</span>(entradaB));</a>
<a class="sourceLine" id="cb31-31" title="31">      subtracao <span class="ot">&lt;=</span> <span class="dt">STD_LOGIC_VECTOR</span>(<span class="dt">unsigned</span>(entradaA) <span class="ot">-</span> <span class="dt">unsigned</span>(entradaB));</a>
<a class="sourceLine" id="cb31-32" title="32">      op_and    <span class="ot">&lt;=</span> entradaA <span class="kw">and</span> entradaB;</a>
<a class="sourceLine" id="cb31-33" title="33">      op_or     <span class="ot">&lt;=</span> entradaA <span class="kw">or</span> entradaB;</a>
<a class="sourceLine" id="cb31-34" title="34">      op_xor    <span class="ot">&lt;=</span> entradaA <span class="kw">xor</span> entradaB;</a>
<a class="sourceLine" id="cb31-35" title="35">      op_not    <span class="ot">&lt;=</span> <span class="kw">not</span> entradaA;</a>
<a class="sourceLine" id="cb31-36" title="36"></a>
<a class="sourceLine" id="cb31-37" title="37">      saida <span class="ot">&lt;=</span> soma <span class="kw">when</span> (seletor <span class="ot">=</span> <span class="st">&quot;000&quot;</span>) else</a>
<a class="sourceLine" id="cb31-38" title="38">          subtracao <span class="kw">when</span> (seletor <span class="ot">=</span> <span class="st">&quot;001&quot;</span>) else</a>
<a class="sourceLine" id="cb31-39" title="39">          entradaA <span class="kw">when</span>  (seletor <span class="ot">=</span> <span class="st">&quot;010&quot;</span>) else</a>
<a class="sourceLine" id="cb31-40" title="40">          entradaB <span class="kw">when</span>  (seletor <span class="ot">=</span> <span class="st">&quot;011&quot;</span>) else</a>
<a class="sourceLine" id="cb31-41" title="41">          op_xor <span class="kw">when</span>    (seletor <span class="ot">=</span> <span class="st">&quot;100&quot;</span>) else</a>
<a class="sourceLine" id="cb31-42" title="42">          op_not <span class="kw">when</span>    (seletor <span class="ot">=</span> <span class="st">&quot;101&quot;</span>) else</a>
<a class="sourceLine" id="cb31-43" title="43">          op_and <span class="kw">when</span>    (seletor <span class="ot">=</span> <span class="st">&quot;110&quot;</span>) else</a>
<a class="sourceLine" id="cb31-44" title="44">          op_or <span class="kw">when</span>     (seletor <span class="ot">=</span> <span class="st">&quot;111&quot;</span>) else</a>
<a class="sourceLine" id="cb31-45" title="45">          entradaA;      <span class="co">-- outra opcao: saida = entradaA</span></a>
<a class="sourceLine" id="cb31-46" title="46"></a>
<a class="sourceLine" id="cb31-47" title="47">      <span class="co">--flagZero &lt;= &#39;1&#39; when unsigned(saida) = unsigned(zero) else &#39;0&#39;;</span></a>
<a class="sourceLine" id="cb31-48" title="48">      flagZero <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> <span class="dt">unsigned</span>(saida) <span class="ot">=</span> <span class="dv">0</span> else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb31-49" title="49"></a>
<a class="sourceLine" id="cb31-50" title="50"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<!--- class_panel --->
<!--
<button class="accordion">ULA: Soma, Subtração, AND, XOR e flag de Overflow. </button>
<div class="panel">

Forma de instanciar no arquivo que utilizará este componente:

```vhdl
nomeComponente : entity work.ULA
          port map (A => sinalLocal, B =>  sinalLocal, C => sinalLocal, Sel => sinalLocal, overflow => sinalLocal);
```

**Nome do arquivo: ULA.vhd**

```vhd
library IEEE;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity ULA is
    Port ( A :  in std_logic_vector(7 downto 0);
           B :  in std_logic_vector(7 downto 0);
        Sel: in std_logic_vector(1 downto 0);
           C : out std_logic_vector(7 downto 0);
        overflow: out std_logic
   );
end entity;

architecture comportamento of ULA is

begin
  process (A, B, Sel) is
    variable tempOF : std_logic_vector(2 downto 0);
    variable C9     : std_logic_vector(8 downto 0);
  begin
    C9 := (others => '0');
    case Sel is
      when "00" => C9 := std_logic_vector(resize(signed(std_logic_vector(signed(A) + signed(B))), C9'length));
      when "01" => C9 := std_logic_vector(resize(signed(std_logic_vector(signed(A) - signed(B))), C9'length));
      when "10" => C9(8 downto 0) := '0' & std_logic_vector(A XOR B);
      when "11" => C9(8 downto 0) := '0' & std_logic_vector(A AND B);
      when others => C9 := (others => '0');
    end case;
    C(7 downto 0) <= C9(7 downto 0);
    case Sel is
      -- overflow = "b001" (entrada POSITIVA e saida NEGATIVA)  OU "b110" (entrada NEGATIVA e saida POSITIVA)
      when "00" => tempOF := A(A'high) & B(B'high) & C9(C9'high-1);
      when "01" => tempOF := A(A'high) & not(B(B'high)) & C9(C9'high-1);
      when others => tempOF := (others => '0');
    end case;
    case tempOF is
      when "001"  => overflow <= '1';
      when "110"  => overflow <= '1';
      when others => overflow <= '0';
    end case;
  end process;
end architecture;
```

</div> -->
<!--- class_panel --->
<p><br></p>
<hr />
<hr />
<h2 id="circuitos-sequenciais">Circuitos Sequenciais</h2>
<button class="accordion">
Detector de Borda
</button>
<div class="panel">
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb32"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb32-1" title="1">detectorSub0<span class="ot">:</span> work<span class="ot">.</span>edgeDetector(bordaSubida) port map (clk <span class="ot">=&gt;</span> CLOCK_50<span class="ot">,</span> entrada <span class="ot">=&gt;</span> (not KEY(0))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxReset);</a>
<a class="sourceLine" id="cb32-2" title="2">detectorSub1<span class="ot">:</span> work<span class="ot">.</span>edgeDetector(bordaSubida) port map (clk <span class="ot">=&gt;</span> CLOCK_50<span class="ot">,</span> entrada <span class="ot">=&gt;</span> (not KEY(1))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxBt1);</a>
<a class="sourceLine" id="cb32-3" title="3">detectorSub2<span class="ot">:</span> work<span class="ot">.</span>edgeDetector(bordaSubida) port map (clk <span class="ot">=&gt;</span> CLOCK_50<span class="ot">,</span> entrada <span class="ot">=&gt;</span> (not KEY(2))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxBt2);</a>
<a class="sourceLine" id="cb32-4" title="4">detectorSub3<span class="ot">:</span> work<span class="ot">.</span>edgeDetector(bordaSubida) port map (clk <span class="ot">=&gt;</span> CLOCK_50<span class="ot">,</span> entrada <span class="ot">=&gt;</span> (not KEY(3))<span class="ot">,</span> saida <span class="ot">=&gt;</span> auxBt3);</a></code></pre></div>
<p><strong>Nome do arquivo: edgeDetector.vhd</strong></p>
<div class="sourceCode" id="cb33"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb33-1" title="1"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb33-2" title="2"><span class="kw">use</span> IEEE<span class="ot">.</span>STD_LOGIC_1164<span class="ot">.</span>ALL;</a>
<a class="sourceLine" id="cb33-3" title="3"></a>
<a class="sourceLine" id="cb33-4" title="4"><span class="kw">entity</span> <span class="kw">edgeDetector</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb33-5" title="5">     <span class="kw">Port</span> ( clk     <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">STD_LOGIC</span>;</a>
<a class="sourceLine" id="cb33-6" title="6">              entrada <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">STD_LOGIC</span>;</a>
<a class="sourceLine" id="cb33-7" title="7">              saida   <span class="ot">:</span> <span class="kw">out</span> <span class="dt">STD_LOGIC</span>);</a>
<a class="sourceLine" id="cb33-8" title="8"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb33-9" title="9"></a>
<a class="sourceLine" id="cb33-10" title="10"><span class="kw">architecture</span> <span class="kw">bordaSubida</span> <span class="kw">of</span> <span class="kw">edgeDetector</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb33-11" title="11">    <span class="ot">signal</span> saidaQ <span class="ot">:</span> <span class="dt">STD_LOGIC</span>;</a>
<a class="sourceLine" id="cb33-12" title="12"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb33-13" title="13">  <span class="kw">process</span>(clk)</a>
<a class="sourceLine" id="cb33-14" title="14">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb33-15" title="15">        <span class="kw">if</span> <span class="kw">rising_edge</span>(clk) <span class="kw">then</span></a>
<a class="sourceLine" id="cb33-16" title="16">            saidaQ <span class="ot">&lt;=</span> entrada;</a>
<a class="sourceLine" id="cb33-17" title="17">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb33-18" title="18">  <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb33-19" title="19">  saida <span class="ot">&lt;=</span> entrada <span class="kw">and</span> (<span class="kw">not</span> saidaQ);</a>
<a class="sourceLine" id="cb33-20" title="20"><span class="er">end  architecture bordaSubida;</span></a>
<a class="sourceLine" id="cb33-21" title="21"></a>
<a class="sourceLine" id="cb33-22" title="22"></a>
<a class="sourceLine" id="cb33-23" title="23"><span class="kw">architecture</span> <span class="kw">bordaDescida</span> <span class="kw">of</span> <span class="kw">edgeDetector</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb33-24" title="24">    <span class="ot">signal</span> saidaQ <span class="ot">:</span> <span class="dt">STD_LOGIC</span>;</a>
<a class="sourceLine" id="cb33-25" title="25"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb33-26" title="26">  <span class="kw">process</span>(clk)</a>
<a class="sourceLine" id="cb33-27" title="27">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb33-28" title="28">        <span class="kw">if</span> <span class="kw">rising_edge</span>(clk) <span class="kw">then</span></a>
<a class="sourceLine" id="cb33-29" title="29">            saidaQ <span class="ot">&lt;=</span> entrada;</a>
<a class="sourceLine" id="cb33-30" title="30">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb33-31" title="31">  <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb33-32" title="32">  saida <span class="ot">&lt;=</span> (<span class="kw">not</span> entrada) <span class="kw">and</span> saidaQ;</a>
<a class="sourceLine" id="cb33-33" title="33"><span class="er">end  architecture bordaDescida;</span></a></code></pre></div>
</div>
<button class="accordion">
Registrador Genérico
</button>
<div class="panel">
<p>A largura dos dados (número de bits) é definida pelo <em>generic</em>.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb34"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb34-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>registradorGenerico   <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb34-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> (DIN <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> DOUT <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> ENABLE <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> CLK <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> RST <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: registradorGenerico.vhd</strong></p>
<div class="sourceCode" id="cb35"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb35-1" title="1"></a>
<a class="sourceLine" id="cb35-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb35-3" title="3"><span class="kw">use</span> IEEE<span class="ot">.</span>STD_LOGIC_1164<span class="ot">.</span>ALL;</a>
<a class="sourceLine" id="cb35-4" title="4"></a>
<a class="sourceLine" id="cb35-5" title="5"><span class="kw">entity</span> <span class="kw">registradorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb35-6" title="6">    <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb35-7" title="7">        larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span></a>
<a class="sourceLine" id="cb35-8" title="8">    );</a>
<a class="sourceLine" id="cb35-9" title="9">    <span class="kw">port</span> (DIN <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb35-10" title="10">       DOUT <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb35-11" title="11">       ENABLE <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb35-12" title="12">       CLK<span class="ot">,</span>RST <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span></a>
<a class="sourceLine" id="cb35-13" title="13">        );</a>
<a class="sourceLine" id="cb35-14" title="14"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb35-15" title="15"></a>
<a class="sourceLine" id="cb35-16" title="16"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">registradorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb35-17" title="17"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb35-18" title="18">    <span class="co">-- In Altera devices, register signals have a set priority.</span></a>
<a class="sourceLine" id="cb35-19" title="19">    <span class="co">-- The HDL design should reflect this priority.</span></a>
<a class="sourceLine" id="cb35-20" title="20">    <span class="kw">process</span>(RST<span class="ot">,</span> CLK)</a>
<a class="sourceLine" id="cb35-21" title="21">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb35-22" title="22">        <span class="co">-- The asynchronous reset signal has the highest priority</span></a>
<a class="sourceLine" id="cb35-23" title="23">        <span class="kw">if</span> (RST <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb35-24" title="24">            DOUT <span class="ot">&lt;=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);    <span class="co">-- Código reconfigurável.</span></a>
<a class="sourceLine" id="cb35-25" title="25">        <span class="kw">else</span></a>
<a class="sourceLine" id="cb35-26" title="26">            <span class="co">-- At a clock edge, if asynchronous signals have not taken priority,</span></a>
<a class="sourceLine" id="cb35-27" title="27">            <span class="co">-- respond to the appropriate synchronous signal.</span></a>
<a class="sourceLine" id="cb35-28" title="28">            <span class="co">-- Check for synchronous reset, then synchronous load.</span></a>
<a class="sourceLine" id="cb35-29" title="29">            <span class="co">-- If none of these takes precedence, update the register output</span></a>
<a class="sourceLine" id="cb35-30" title="30">            <span class="co">-- to be the register input.</span></a>
<a class="sourceLine" id="cb35-31" title="31">            <span class="kw">if</span> (<span class="kw">rising_edge</span>(CLK)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb35-32" title="32">                <span class="kw">if</span> (ENABLE <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb35-33" title="33">                        DOUT <span class="ot">&lt;=</span> DIN;</a>
<a class="sourceLine" id="cb35-34" title="34">                <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb35-35" title="35">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb35-36" title="36">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb35-37" title="37">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb35-38" title="38"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Base de tempo
</button>
<div class="panel">

<p>Para obter a referência de tempo para o relógio, é necessário dividir o <em>clock</em> de entrada por um valor X (inteiro) e obter a <em>saida_clk</em>.</p>
<p>Para tanto, pode-se utilizar o diagrama do divisorGenerico, mostrado abaixo.</p>
<p><img src="../imagensCircuitos/clockDomainSynchronizedPCFS.svg" /></p>
<blockquote>
<p><strong>O sinal <strong>clk</strong> do desenho deve ser conectado ao <strong>CLOCK_50</strong> da placa de FPGA.</strong></p>
</blockquote>
<p>O funcionamento está descrito abaixo:</p>
<ul>
<li><p>Faz a divisão do clock de entrada (CLOCK_50 do kit de desenvolvimento):</p>
<ul>
<li><p>Usando um contador até 25.000.000;</p></li>
<li><p>Cuja saída irá ativar um flip-flop que divide por 2;</p></li>
<li><p>Assim, será obtido um sinal de 1 Hz, 50% de ciclo ativo e sincronizado com o clock do circuito.</p></li>
</ul></li>
</ul>
<p>O código desse divisor está mostrado abaixo:</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb36"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb36-1" title="1">divisor <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>divisorGenerico</a>
<a class="sourceLine" id="cb36-2" title="2">            <span class="kw">generic</span> <span class="kw">map</span> (divisor <span class="ot">=&gt;</span> <span class="dv">25000000</span>)   <span class="co">-- divide por 50M.</span></a>
<a class="sourceLine" id="cb36-3" title="3">            <span class="kw">port</span> <span class="kw">map</span> (clk <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> saida_clk <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: divisorGenerico.vhd</strong></p>
<div class="sourceCode" id="cb37"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb37-1" title="1"></a>
<a class="sourceLine" id="cb37-2" title="2"><span class="kw">LIBRARY</span> ieee;</a>
<a class="sourceLine" id="cb37-3" title="3"><span class="kw">USE</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>ALL;</a>
<a class="sourceLine" id="cb37-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb37-5" title="5"></a>
<a class="sourceLine" id="cb37-6" title="6"><span class="kw">entity</span> <span class="kw">divisorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb37-7" title="7"><span class="kw">generic</span> (divisor <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>);</a>
<a class="sourceLine" id="cb37-8" title="8">    <span class="kw">port</span>(</a>
<a class="sourceLine" id="cb37-9" title="9">      clk      <span class="ot">:</span>   <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb37-10" title="10">      saida_clk <span class="ot">:</span>   <span class="kw">out</span> <span class="dt">std_logic</span>);</a>
<a class="sourceLine" id="cb37-11" title="11"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb37-12" title="12"></a>
<a class="sourceLine" id="cb37-13" title="13"><span class="co">-- O valor &quot;n&quot; do divisor, define a divisao por &quot;2n&quot;.</span></a>
<a class="sourceLine" id="cb37-14" title="14"><span class="co">-- Ou seja, n é metade do período da frequência de saída.</span></a>
<a class="sourceLine" id="cb37-15" title="15"></a>
<a class="sourceLine" id="cb37-16" title="16"><span class="kw">architecture</span> <span class="kw">divInteiro</span> <span class="kw">of</span> <span class="kw">divisorGenerico</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb37-17" title="17">    <span class="ot">signal</span> tick <span class="ot">:</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb37-18" title="18">    <span class="ot">signal</span> contador <span class="ot">:</span> <span class="dt">integer</span> <span class="kw">range</span> <span class="dv">0</span> <span class="ot">to</span> divisor<span class="ot">+</span><span class="dv">1</span> <span class="ot">:=</span> <span class="dv">0</span>;</a>
<a class="sourceLine" id="cb37-19" title="19"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb37-20" title="20">    <span class="kw">process</span>(clk)</a>
<a class="sourceLine" id="cb37-21" title="21">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb37-22" title="22">        <span class="kw">if</span> <span class="kw">rising_edge</span>(clk) <span class="kw">then</span></a>
<a class="sourceLine" id="cb37-23" title="23">            <span class="kw">if</span> contador <span class="ot">=</span> divisor <span class="kw">then</span></a>
<a class="sourceLine" id="cb37-24" title="24">                contador <span class="ot">&lt;=</span> <span class="dv">0</span>;</a>
<a class="sourceLine" id="cb37-25" title="25">                tick <span class="ot">&lt;=</span> <span class="kw">not</span> tick;</a>
<a class="sourceLine" id="cb37-26" title="26">            <span class="kw">else</span></a>
<a class="sourceLine" id="cb37-27" title="27">                contador <span class="ot">&lt;=</span> contador <span class="ot">+</span> <span class="dv">1</span>;</a>
<a class="sourceLine" id="cb37-28" title="28">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb37-29" title="29">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb37-30" title="30">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb37-31" title="31">saida_clk <span class="ot">&lt;=</span> tick;</a>
<a class="sourceLine" id="cb37-32" title="32"><span class="er">end architecture divInteiro;</span></a></code></pre></div>
<br>
<hr style="width:60%;margin: auto;">
<p><br></p>
<h4 id="interface-de-leitura">Interface de Leitura</h4>
<p>Para poder ler a base de tempo dentro do relógio, é necessário que ela esteja ligada a uma interface de leitura - como a mostrada no desenho abaixo.</p>
<p>Essa interface deve possuir o sinal da base tempo e dois endereços: o de leitura e o de limpeza da leitura (leitura feita).</p>
<p><img src="../imagensCircuitos/clockDomainSynchronized_IO.svg" /></p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb38"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb38-1" title="1">interfaceBaseTempo <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>divisorGenerico_e_Interface</a>
<a class="sourceLine" id="cb38-2" title="2">              <span class="kw">port</span> <span class="kw">map</span> (clk <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb38-3" title="3">              habilitaLeitura <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb38-4" title="4">              limpaLeitura <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb38-5" title="5">              leituraUmSegundo <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: divisorGenerico_e_Interface.vhd</strong></p>
<div class="sourceCode" id="cb39"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb39-1" title="1"><span class="kw">LIBRARY</span> ieee;</a>
<a class="sourceLine" id="cb39-2" title="2"><span class="kw">USE</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>ALL;</a>
<a class="sourceLine" id="cb39-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb39-4" title="4"></a>
<a class="sourceLine" id="cb39-5" title="5"><span class="kw">entity</span> <span class="kw">divisorGenerico_e_Interface</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb39-6" title="6">   <span class="kw">port</span>(clk      <span class="ot">:</span>   <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb39-7" title="7">      habilitaLeitura <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb39-8" title="8">      limpaLeitura <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb39-9" title="9">      leituraUmSegundo <span class="ot">:</span>   <span class="kw">out</span> <span class="dt">std_logic</span></a>
<a class="sourceLine" id="cb39-10" title="10">   );</a>
<a class="sourceLine" id="cb39-11" title="11"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb39-12" title="12"></a>
<a class="sourceLine" id="cb39-13" title="13"><span class="kw">architecture</span> <span class="kw">interface</span> <span class="kw">of</span> <span class="kw">divisorGenerico_e_Interface</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb39-14" title="14">  <span class="ot">signal</span> sinalUmSegundo <span class="ot">:</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb39-15" title="15">  <span class="ot">signal</span> saidaclk_reg1seg <span class="ot">:</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb39-16" title="16"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb39-17" title="17"></a>
<a class="sourceLine" id="cb39-18" title="18"><span class="kw">baseTempo</span><span class="ot">:</span> <span class="er">entity</span> <span class="er">work</span><span class="ot">.</span><span class="er">divisorGenerico</span></a>
<a class="sourceLine" id="cb39-19" title="19">           <span class="kw">generic map (</span>divisor <span class="ot">=&gt;</span> <span class="dv">5</span>)   <span class="co">-- divide por 10.</span></a>
<a class="sourceLine" id="cb39-20" title="20">           <span class="kw">port map (</span>clk <span class="ot">=&gt;</span> clk<span class="ot">,</span> saida_clk <span class="ot">=&gt;</span> saidaclk_reg1seg);</a>
<a class="sourceLine" id="cb39-21" title="21"></a>
<a class="sourceLine" id="cb39-22" title="22"><span class="kw">registraUmSegundo</span><span class="ot">:</span> <span class="er">entity</span> <span class="er">work</span><span class="ot">.</span><span class="er">flipflopGenerico</span></a>
<a class="sourceLine" id="cb39-23" title="23">   <span class="kw">port map (</span>DIN <span class="ot">=&gt;</span> <span class="bn">&#39;1&#39;</span><span class="ot">,</span> DOUT <span class="ot">=&gt;</span> sinalUmSegundo<span class="ot">,</span></a>
<a class="sourceLine" id="cb39-24" title="24">         ENABLE <span class="ot">=&gt;</span> <span class="bn">&#39;1&#39;</span><span class="ot">,</span> CLK <span class="ot">=&gt;</span> saidaclk_reg1seg<span class="ot">,</span></a>
<a class="sourceLine" id="cb39-25" title="25">         RST <span class="ot">=&gt;</span> limpaLeitura);</a>
<a class="sourceLine" id="cb39-26" title="26"></a>
<a class="sourceLine" id="cb39-27" title="27"><span class="co">-- Faz o tristate de saida:</span></a>
<a class="sourceLine" id="cb39-28" title="28">leituraUmSegundo <span class="ot">&lt;=</span> sinalUmSegundo <span class="kw">when</span> habilitaLeitura <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> else <span class="bn">&#39;Z&#39;</span>;</a>
<a class="sourceLine" id="cb39-29" title="29"></a>
<a class="sourceLine" id="cb39-30" title="30"><span class="er">end architecture interface;</span></a></code></pre></div>
</div>
<!--   <button class="accordion">Registrador de Deslocamento Genérico</button>
<div class="panel">

```vhdl

library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity registradorDeslocamento is
    generic ( estagios : natural := 8 );
    port (
        clk     : in std_logic;
        enable  : in std_logic;
        rst    : in std_logic;
        sr_out  : out std_logic_vector((estagios-1) downto 0)
    );
end entity;

architecture rtl of registradorDeslocamento is
    signal sr : std_logic_vector ((estagios-1) downto 0);
begin
    process (clk, rst)
    variable ZERO : std_logic_vector ((estagios-1) downto 0);
    begin
        ZERO := (others => '0');
        if (rst = '1') then
                sr <= (others => '0');
        elsif (rising_edge(clk)) then
            if (enable = '1') then
                if (sr = ZERO) then
                    sr(0) <= '1';
                else
                    sr <= std_logic_vector(unsigned(sr) rol 1);
                end if;
            end if;
        end if;
    end process;
    sr_out <= sr;
end architecture;

```

</div>  -->
<p><br></p>
<hr />
<h2 id="memórias">Memórias</h2>
<p>As memórias podem ser:</p>
<ul>
<li><p>Somente Leitura (ROM);</p></li>
<li><p>Leitura e Escrita (RAM);</p></li>
<li><p>Síncronas:</p>
<ul>
<li><p>Só alteram o conteúdo armazenado na transição do <em>clock</em>;</p></li>
<li><p>Só alteram o conteúdo sendo lido (exibido) a partir da transição do <em>clock</em>.</p></li>
</ul></li>
<li><p>Assíncronas:</p>
<ul>
<li><p>A partir do aparecimento de um novo endereço, elas exibem o conteúdo da posição de memória após o tempo de propagação.</p></li>
<li><p>A alteração do conteúdo é controlada pelo sinal de escrita (WR).</p></li>
</ul></li>
</ul>
<p>Uma característica do VHDL é o endereçamento de memória ser feito com um tipo inteiro.</p>
<p>Porém, para a simulação se beneficiar dos recursos multinível do tipo <em>std_logic(_vector)</em> precisamos que a interface dos componentes usem esse tipo de dados.</p>
<p>No caso das memórias, deve-se converter o valor do endereço de <em>std_logic_vector</em> para inteiro, conforme mostrado abaixo:</p>
<div class="sourceCode" id="cb40"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb40-1" title="1">memoria(to_integer(unsigned(endereco))) <span class="ot">&lt;=</span> dado;</a>
<a class="sourceLine" id="cb40-2" title="2"></a>
<a class="sourceLine" id="cb40-3" title="3">dado <span class="ot">&lt;=</span> memoria(to_integer(unsigned(endereco)));</a></code></pre></div>
<br>
<hr style="width:60%;margin: auto;">
<br> <button class="accordion">Banco de Registradores - Arquitetura Registrador Memória</button>
<div class="panel">
<p>Este banco de registradores permite a leitura e a escrita de um mesmo registrador.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb41"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb41-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>bancoRegistradoresArqRegMem   <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> valorLocal<span class="ot">,</span> larguraEndBancoRegs <span class="ot">=&gt;</span> valorLocal)</a>
<a class="sourceLine" id="cb41-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> ( clk <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb41-3" title="3">              endereco <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb41-4" title="4">              dadoEscrita <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb41-5" title="5">              habilitaEscrita <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb41-6" title="6">              saida  <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: bancoRegistradoresArqRegMem.vhd</strong></p>
<div class="sourceCode" id="cb42"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb42-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb42-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb42-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb42-4" title="4"></a>
<a class="sourceLine" id="cb42-5" title="5"><span class="kw">entity</span> <span class="kw">bancoRegistradoresArqRegMem</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb42-6" title="6">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb42-7" title="7">    (</a>
<a class="sourceLine" id="cb42-8" title="8">        larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb42-9" title="9">        larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">3</span>   <span class="co">--Resulta em 2^3=8 posicoes</span></a>
<a class="sourceLine" id="cb42-10" title="10">    );</a>
<a class="sourceLine" id="cb42-11" title="11"></a>
<a class="sourceLine" id="cb42-12" title="12"><span class="co">-- Leitura e escrita de um registrador.</span></a>
<a class="sourceLine" id="cb42-13" title="13">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb42-14" title="14">    (</a>
<a class="sourceLine" id="cb42-15" title="15">        clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb42-16" title="16">        endereco       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb42-17" title="17">        dadoEscrita    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb42-18" title="18">        habilitaEscrita<span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb42-19" title="19">        saida          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb42-20" title="20">    );</a>
<a class="sourceLine" id="cb42-21" title="21"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb42-22" title="22"></a>
<a class="sourceLine" id="cb42-23" title="23"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">bancoRegistradoresArqRegMem</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb42-24" title="24"></a>
<a class="sourceLine" id="cb42-25" title="25">    <span class="kw">subtype</span> palavra_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb42-26" title="26">    <span class="ot">type</span> memoria_t <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">2</span><span class="ot">**</span>larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> palavra_t;</a>
<a class="sourceLine" id="cb42-27" title="27"></a>
<a class="sourceLine" id="cb42-28" title="28">    <span class="co">-- Declaracao dos registradores:</span></a>
<a class="sourceLine" id="cb42-29" title="29">    <span class="kw">shared</span> <span class="ot">variable</span> registrador <span class="ot">:</span> memoria_t;</a>
<a class="sourceLine" id="cb42-30" title="30"></a>
<a class="sourceLine" id="cb42-31" title="31"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb42-32" title="32">    <span class="kw">process</span>(clk) <span class="kw">is</span></a>
<a class="sourceLine" id="cb42-33" title="33">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb42-34" title="34">        <span class="kw">if</span> (<span class="kw">rising_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb42-35" title="35">            <span class="kw">if</span> (habilitaEscrita <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb42-36" title="36">                registrador(to_integer(<span class="dt">unsigned</span>(endereco))) <span class="ot">:=</span> dadoEscrita;</a>
<a class="sourceLine" id="cb42-37" title="37">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb42-38" title="38">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb42-39" title="39">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb42-40" title="40">    saida <span class="ot">&lt;=</span> registrador(to_integer(<span class="dt">unsigned</span>(endereco)));</a>
<a class="sourceLine" id="cb42-41" title="41"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Banco de Registradores - Arquitetura Registrador Registrador
</button>
<div class="panel">
<p>Este banco de registradores permite a leitura de dois registradores e a escrita em um terceiro registrador.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb43"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb43-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>bancoRegistradoresArqRegReg   <span class="kw">generic</span> <span class="kw">map</span> (larguraDados <span class="ot">=&gt;</span> valorLocal<span class="ot">,</span> larguraEndBancoRegs <span class="ot">=&gt;</span> valorLocal)</a>
<a class="sourceLine" id="cb43-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> ( clk <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-3" title="3">              enderecoA <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-4" title="4">              enderecoB <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-5" title="5">              enderecoC <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-6" title="6">              dadoEscritaC <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-7" title="7">              escreveC <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-8" title="8">              saidaA <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span></a>
<a class="sourceLine" id="cb43-9" title="9">              saidaB  <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: bancoRegistradoresArqRegReg.vhd</strong></p>
<div class="sourceCode" id="cb44"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb44-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb44-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb44-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb44-4" title="4"></a>
<a class="sourceLine" id="cb44-5" title="5"><span class="kw">entity</span> <span class="kw">bancoRegistradoresArqRegReg</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb44-6" title="6">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb44-7" title="7">    (</a>
<a class="sourceLine" id="cb44-8" title="8">        larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb44-9" title="9">        larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">5</span>   <span class="co">--Resulta em 2^5=32 posicoes</span></a>
<a class="sourceLine" id="cb44-10" title="10">    );</a>
<a class="sourceLine" id="cb44-11" title="11"><span class="co">-- Leitura de 2 registradores e escrita em 1 registrador simultaneamente.</span></a>
<a class="sourceLine" id="cb44-12" title="12">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb44-13" title="13">    (</a>
<a class="sourceLine" id="cb44-14" title="14">        clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb44-15" title="15">        enderecoA       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb44-16" title="16">        enderecoB       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb44-17" title="17">        enderecoC       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb44-18" title="18">        dadoEscritaC    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb44-19" title="19">        escreveC        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb44-20" title="20"></a>
<a class="sourceLine" id="cb44-21" title="21">        saidaA          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb44-22" title="22">        saidaB          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb44-23" title="23">    );</a>
<a class="sourceLine" id="cb44-24" title="24"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb44-25" title="25"></a>
<a class="sourceLine" id="cb44-26" title="26"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">bancoRegistradoresArqRegReg</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb44-27" title="27"></a>
<a class="sourceLine" id="cb44-28" title="28">    <span class="kw">subtype</span> palavra_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb44-29" title="29">    <span class="ot">type</span> memoria_t <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">2</span><span class="ot">**</span>larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> palavra_t;</a>
<a class="sourceLine" id="cb44-30" title="30"></a>
<a class="sourceLine" id="cb44-31" title="31">    <span class="co">-- Declaracao dos registradores:</span></a>
<a class="sourceLine" id="cb44-32" title="32">    <span class="kw">shared</span> <span class="ot">variable</span> registrador <span class="ot">:</span> memoria_t;</a>
<a class="sourceLine" id="cb44-33" title="33"></a>
<a class="sourceLine" id="cb44-34" title="34"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb44-35" title="35">    <span class="kw">process</span>(clk) <span class="kw">is</span></a>
<a class="sourceLine" id="cb44-36" title="36">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb44-37" title="37">        <span class="kw">if</span> (<span class="kw">rising_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb44-38" title="38">            <span class="kw">if</span> (escreveC <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb44-39" title="39">                registrador(to_integer(<span class="dt">unsigned</span>(enderecoC))) <span class="ot">:=</span> dadoEscritaC;</a>
<a class="sourceLine" id="cb44-40" title="40">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb44-41" title="41">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb44-42" title="42">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb44-43" title="43">    saidaA <span class="ot">&lt;=</span> registrador(to_integer(<span class="dt">unsigned</span>(enderecoA)));</a>
<a class="sourceLine" id="cb44-44" title="44">    saidaB <span class="ot">&lt;=</span> registrador(to_integer(<span class="dt">unsigned</span>(enderecoB)));</a>
<a class="sourceLine" id="cb44-45" title="45"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordionNested">
Banco de Registradores MIPS
</button>
<div class="panelNested">

<p>Possuem a escrita síncrona e a leitura assíncrona. Porém, devido ao Quartus, em algumas máquinas, o <em>bypass</em> dos valores escritos e lidos no mesmo ciclo pode não funcionar.</p>
<p>Existem três soluções que, dependendo do Quartus, podem funcionar.</p>
<p>Porém, antes de modificar, é interessante compilar o seu projeto em uma NUK do laboratório de Arquitetura de Computadores. Elas estão com a versão antiga do Quartus, que não dava problema. Por favor, conversem com o técnico do laboratório.</p>
<button class="accordion">
Solução com <em>ByPass</em> implicito no hardware
</button>
<div class="panel">

<p>Funcionou bem até o Quartus 18.</p>
<p>Uma possível solução, através da alteração de configurações do Quartus, está mostrada logo após este código.</p>
<p><strong>Nome do arquivo: bancoRegistradores</strong></p>
<div class="sourceCode" id="cb45"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb45-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb45-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb45-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb45-4" title="4"></a>
<a class="sourceLine" id="cb45-5" title="5"><span class="co">-- Baseado no apendice C (Register Files) do COD (Patterson &amp; Hennessy).</span></a>
<a class="sourceLine" id="cb45-6" title="6"></a>
<a class="sourceLine" id="cb45-7" title="7"><span class="kw">entity</span> <span class="kw">bancoRegistradores</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb45-8" title="8">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb45-9" title="9">    (</a>
<a class="sourceLine" id="cb45-10" title="10">        larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb45-11" title="11">        larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">5</span>   <span class="co">--Resulta em 2^5=32 posicoes</span></a>
<a class="sourceLine" id="cb45-12" title="12">    );</a>
<a class="sourceLine" id="cb45-13" title="13"><span class="co">-- Leitura de 2 registradores e escrita em 1 registrador simultaneamente.</span></a>
<a class="sourceLine" id="cb45-14" title="14">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb45-15" title="15">    (</a>
<a class="sourceLine" id="cb45-16" title="16">        clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb45-17" title="17"><span class="co">--</span></a>
<a class="sourceLine" id="cb45-18" title="18">        enderecoA       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb45-19" title="19">        enderecoB       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb45-20" title="20">        enderecoC       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb45-21" title="21"><span class="co">--</span></a>
<a class="sourceLine" id="cb45-22" title="22">        dadoEscritaC    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb45-23" title="23"><span class="co">--</span></a>
<a class="sourceLine" id="cb45-24" title="24">        escreveC        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb45-25" title="25">        saidaA          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb45-26" title="26">        saidaB          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb45-27" title="27">    );</a>
<a class="sourceLine" id="cb45-28" title="28"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb45-29" title="29"></a>
<a class="sourceLine" id="cb45-30" title="30"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">bancoRegistradores</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb45-31" title="31"></a>
<a class="sourceLine" id="cb45-32" title="32">    <span class="kw">subtype</span> palavra_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb45-33" title="33">    <span class="ot">type</span> memoria_t <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">2</span><span class="ot">**</span>larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> palavra_t;</a>
<a class="sourceLine" id="cb45-34" title="34"></a>
<a class="sourceLine" id="cb45-35" title="35">    <span class="co">-- Declaracao dos registradores:</span></a>
<a class="sourceLine" id="cb45-36" title="36">    <span class="kw">shared</span> <span class="ot">variable</span> registrador <span class="ot">:</span> memoria_t;</a>
<a class="sourceLine" id="cb45-37" title="37">    <span class="ot">constant</span> zero <span class="ot">:</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);</a>
<a class="sourceLine" id="cb45-38" title="38"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb45-39" title="39">    <span class="kw">process</span>(clk) <span class="kw">is</span></a>
<a class="sourceLine" id="cb45-40" title="40">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb45-41" title="41">        <span class="kw">if</span> (<span class="kw">rising_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb45-42" title="42">            <span class="kw">if</span> (escreveC <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb45-43" title="43">                registrador(to_integer(<span class="dt">unsigned</span>(enderecoC))) <span class="ot">:=</span> dadoEscritaC;</a>
<a class="sourceLine" id="cb45-44" title="44">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb45-45" title="45">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb45-46" title="46">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb45-47" title="47"></a>
<a class="sourceLine" id="cb45-48" title="48">    <span class="co">-- IF endereco = 0 : retorna ZERO</span></a>
<a class="sourceLine" id="cb45-49" title="49">    saidaB <span class="ot">&lt;=</span> zero <span class="kw">when</span> to_integer(<span class="dt">unsigned</span>(enderecoB)) <span class="ot">=</span> to_integer(<span class="dt">unsigned</span>(zero)) else registrador(to_integer(<span class="dt">unsigned</span>(enderecoB)));</a>
<a class="sourceLine" id="cb45-50" title="50">    saidaA <span class="ot">&lt;=</span> zero <span class="kw">when</span> to_integer(<span class="dt">unsigned</span>(enderecoA)) <span class="ot">=</span> to_integer(<span class="dt">unsigned</span>(zero)) else registrador(to_integer(<span class="dt">unsigned</span>(enderecoA)));</a>
<a class="sourceLine" id="cb45-51" title="51"><span class="kw">end architecture;</span></a></code></pre></div>
<br>
<hr style="width:60%;margin: auto;">
<p><br></p>
<p><strong>Possível Solução para o Problema com o Banco de Registradores da Versão Acima (Leitura durante Escrita)</strong></p>
<p>A leitura durante a escrita (atualizar o valor de um registrador e ler esse valor no mesmo ciclo de <em>clock</em>) pode ter problemas no Quartus.</p>
<p>O Quartus pode gerar um aviso ou mesmo ficar silencioso.</p>
<p><font style="color:red;font-size:20px;font-weight:bold;"><strong>Caso o Quartus fique silencioso:</strong> </font></p>
<p>Para o caso em que não existe aviso e mesmo assim os valores só são lidos, atualizados, no <em>clock</em> seguinte, pode-se resolver através da alteração da borda do <em>clock</em> (somente do banco de registradores) de <em>rising_edge</em> para <em>falling_edge</em> (ver exemplo comentado no código do banco de registradores).</p>
<p><font style="color:red;font-size:20px;font-weight:bold;"><strong>Caso haja o aviso:</strong> </font></p>
<p>A leitura durante a escrita não funciona se houver o aviso abaixo:</p>
<blockquote>
<p><strong>Warning (276020): Inferred RAM node from synchronous design logic. Pass-through logic has been added to match the read-during-write behavior of the original design.</strong></p>
</blockquote>
<p>
<font style="color:blue;font-size:20px;font-weight:bold;">Solução que funcionou:</font>
</p>
<p>https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/logicops/logicops/def_auto_ram_recognition.htm</p>
<p><strong>Auto RAM Replacement Logic Option</strong></p>
<p>This option can be set in the Assignment Editor, or you can set this option in the Analysis &amp; Synthesis Settings page in the Settings dialog box. A logic option that allows the Compiler to find a set of registers and logic that can be replaced with the altsyncram or the lpm_ram_dp megafunction. Turning on this option may change the functionality of the design.</p>
<p>This option is useful for finding areas of the design that can be implemented more efficiently, and as a result, minimizing the area and maximizing the speed of the design.</p>
<p>This option must be assigned to a design entity or it is ignored. This option is available for all Altera devices supported by the Quartus II software except MAX series devices.</p>
<p>
<font style="color:blue;font-size:20px;font-weight:bold;">Outra opção, ainda não testada:</font>
</p>
<p>https://www.intel.com/content/www/us/en/programmable/quartushelp/13.0/mergedProjects/logicops/logicops/def_add_pass_through_logic_to_inferred_rams.htm</p>
<p><strong>Add Pass-Through Logic to Inferred RAMs Logic Option</strong></p>
<p>This option can be set in the Assignment Editor.</p>
<p>A logic option that allows the Compiler to add extra logic to inferred RAM blocks requiring a read-after-write mode that is not supported by RAM blocks in the current device. When a design reads and writes to the same memory address, this extra hardware guarantees that the read returns the new data being written to the address. However, the extra logic increases the area of the design and possibly reduces its performance if the design’s critical path includes the inferred RAM.</p>
<p>This option must be applied to an inferred RAM block or it is ignored. This option is available for all Altera devices.</p>
<br>
<hr style="width:60%;margin: auto;">
<p><br></p>
</div>
<button class="accordion">
Solução com <em>ByPass</em> através da inversão do <em>clock</em> do Banco de Registradores
</button>
<div class="panel">
<p><strong>Nome do arquivo: bancoRegistradores</strong></p>
<div class="sourceCode" id="cb46"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb46-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb46-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb46-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb46-4" title="4"></a>
<a class="sourceLine" id="cb46-5" title="5"><span class="co">-- Baseado no apendice C (Register Files) do COD (Patterson &amp; Hennessy).</span></a>
<a class="sourceLine" id="cb46-6" title="6"></a>
<a class="sourceLine" id="cb46-7" title="7"><span class="kw">entity</span> <span class="kw">bancoRegistradores</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb46-8" title="8">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb46-9" title="9">    (</a>
<a class="sourceLine" id="cb46-10" title="10">        larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb46-11" title="11">        larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">5</span>   <span class="co">--Resulta em 2^5=32 posicoes</span></a>
<a class="sourceLine" id="cb46-12" title="12">    );</a>
<a class="sourceLine" id="cb46-13" title="13"><span class="co">-- Leitura de 2 registradores e escrita em 1 registrador simultaneamente.</span></a>
<a class="sourceLine" id="cb46-14" title="14">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb46-15" title="15">    (</a>
<a class="sourceLine" id="cb46-16" title="16">        clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb46-17" title="17"><span class="co">--</span></a>
<a class="sourceLine" id="cb46-18" title="18">        enderecoA       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb46-19" title="19">        enderecoB       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb46-20" title="20">        enderecoC       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb46-21" title="21"><span class="co">--</span></a>
<a class="sourceLine" id="cb46-22" title="22">        dadoEscritaC    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb46-23" title="23"><span class="co">--</span></a>
<a class="sourceLine" id="cb46-24" title="24">        escreveC        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb46-25" title="25">        saidaA          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb46-26" title="26">        saidaB          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb46-27" title="27">    );</a>
<a class="sourceLine" id="cb46-28" title="28"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb46-29" title="29"></a>
<a class="sourceLine" id="cb46-30" title="30"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">bancoRegistradores</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb46-31" title="31"></a>
<a class="sourceLine" id="cb46-32" title="32">    <span class="kw">subtype</span> palavra_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb46-33" title="33">    <span class="ot">type</span> memoria_t <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">2</span><span class="ot">**</span>larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> palavra_t;</a>
<a class="sourceLine" id="cb46-34" title="34"></a>
<a class="sourceLine" id="cb46-35" title="35">    <span class="co">-- Declaracao dos registradores:</span></a>
<a class="sourceLine" id="cb46-36" title="36">    <span class="kw">shared</span> <span class="ot">variable</span> registrador <span class="ot">:</span> memoria_t;</a>
<a class="sourceLine" id="cb46-37" title="37">    <span class="ot">constant</span> zero <span class="ot">:</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);</a>
<a class="sourceLine" id="cb46-38" title="38"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb46-39" title="39">    <span class="kw">process</span>(clk) <span class="kw">is</span></a>
<a class="sourceLine" id="cb46-40" title="40">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb46-41" title="41">        <span class="kw">if</span> (<span class="kw">falling_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb46-42" title="42">            <span class="kw">if</span> (escreveC <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb46-43" title="43">                registrador(to_integer(<span class="dt">unsigned</span>(enderecoC))) <span class="ot">:=</span> dadoEscritaC;</a>
<a class="sourceLine" id="cb46-44" title="44">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb46-45" title="45">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb46-46" title="46">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb46-47" title="47"></a>
<a class="sourceLine" id="cb46-48" title="48">    <span class="co">-- IF endereco = 0 : retorna ZERO</span></a>
<a class="sourceLine" id="cb46-49" title="49">    saidaB <span class="ot">&lt;=</span> zero <span class="kw">when</span> to_integer(<span class="dt">unsigned</span>(enderecoB)) <span class="ot">=</span> to_integer(<span class="dt">unsigned</span>(zero)) else registrador(to_integer(<span class="dt">unsigned</span>(enderecoB)));</a>
<a class="sourceLine" id="cb46-50" title="50">    saidaA <span class="ot">&lt;=</span> zero <span class="kw">when</span> to_integer(<span class="dt">unsigned</span>(enderecoA)) <span class="ot">=</span> to_integer(<span class="dt">unsigned</span>(zero)) else registrador(to_integer(<span class="dt">unsigned</span>(enderecoA)));</a>
<a class="sourceLine" id="cb46-51" title="51"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
Solução com <em>ByPass</em> explicito no hardware
</button>
<div class="panel">
<p><strong>Nome do arquivo: bancoRegistradores</strong></p>
<div class="sourceCode" id="cb47"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb47-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb47-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb47-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb47-4" title="4"></a>
<a class="sourceLine" id="cb47-5" title="5"><span class="co">-- Baseado no apendice C (Register Files) do COD (Patterson &amp; Hennessy).</span></a>
<a class="sourceLine" id="cb47-6" title="6"></a>
<a class="sourceLine" id="cb47-7" title="7"><span class="kw">entity</span> <span class="kw">bancoRegistradores</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb47-8" title="8">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb47-9" title="9">    (</a>
<a class="sourceLine" id="cb47-10" title="10">        larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb47-11" title="11">        larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">5</span>   <span class="co">--Resulta em 2^5=32 posicoes</span></a>
<a class="sourceLine" id="cb47-12" title="12">    );</a>
<a class="sourceLine" id="cb47-13" title="13"><span class="co">-- Leitura de 2 registradores e escrita em 1 registrador simultaneamente.</span></a>
<a class="sourceLine" id="cb47-14" title="14">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb47-15" title="15">    (</a>
<a class="sourceLine" id="cb47-16" title="16">        clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb47-17" title="17"><span class="co">--</span></a>
<a class="sourceLine" id="cb47-18" title="18">        enderecoA       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-19" title="19">        enderecoB       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-20" title="20">        enderecoC       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-21" title="21"><span class="co">--</span></a>
<a class="sourceLine" id="cb47-22" title="22">        dadoEscritaC    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-23" title="23"><span class="co">--</span></a>
<a class="sourceLine" id="cb47-24" title="24">        escreveC        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb47-25" title="25">        saidaA          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-26" title="26">        saidaB          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb47-27" title="27">    );</a>
<a class="sourceLine" id="cb47-28" title="28"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb47-29" title="29"></a>
<a class="sourceLine" id="cb47-30" title="30"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">bancoRegistradores</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb47-31" title="31"></a>
<a class="sourceLine" id="cb47-32" title="32">    <span class="kw">subtype</span> palavra_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-33" title="33">    <span class="ot">type</span> memoria_t <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">2</span><span class="ot">**</span>larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> palavra_t;</a>
<a class="sourceLine" id="cb47-34" title="34"></a>
<a class="sourceLine" id="cb47-35" title="35">    <span class="co">-- Declaracao dos registradores:</span></a>
<a class="sourceLine" id="cb47-36" title="36">    <span class="kw">shared</span> <span class="ot">variable</span> registrador <span class="ot">:</span> memoria_t;</a>
<a class="sourceLine" id="cb47-37" title="37">    <span class="ot">signal</span> bypassA<span class="ot">,</span> bypassB<span class="ot">,</span> zeroA<span class="ot">,</span> zeroB <span class="ot">:</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb47-38" title="38">    <span class="ot">signal</span> selectA<span class="ot">,</span> selectB <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb47-39" title="39">    <span class="ot">constant</span> zero <span class="ot">:</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);</a>
<a class="sourceLine" id="cb47-40" title="40"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb47-41" title="41">    <span class="kw">process</span>(clk) <span class="kw">is</span></a>
<a class="sourceLine" id="cb47-42" title="42">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb47-43" title="43">        <span class="kw">if</span> (<span class="kw">rising_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb47-44" title="44">            <span class="kw">if</span> (escreveC <span class="ot">=</span> <span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb47-45" title="45">                registrador(to_integer(<span class="dt">unsigned</span>(enderecoC))) <span class="ot">:=</span> dadoEscritaC;</a>
<a class="sourceLine" id="cb47-46" title="46">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb47-47" title="47">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb47-48" title="48">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb47-49" title="49"></a>
<a class="sourceLine" id="cb47-50" title="50">    <span class="co">-- para resolver problemas de leitura e escrita no mesmo clock</span></a>
<a class="sourceLine" id="cb47-51" title="51">    bypassA <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (enderecoA <span class="ot">=</span> enderecoC) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb47-52" title="52">    bypassB <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> (enderecoB <span class="ot">=</span> enderecoC) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb47-53" title="53">    <span class="co">-- IF endereco = 0 : retorna ZERO</span></a>
<a class="sourceLine" id="cb47-54" title="54">    zeroA <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> to_integer(<span class="dt">unsigned</span>(enderecoA)) <span class="ot">=</span> to_integer(<span class="dt">unsigned</span>(zero)) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb47-55" title="55">    zeroB <span class="ot">&lt;=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">when</span> to_integer(<span class="dt">unsigned</span>(enderecoB)) <span class="ot">=</span> to_integer(<span class="dt">unsigned</span>(zero)) else <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb47-56" title="56">    selectA <span class="ot">&lt;=</span> zeroA <span class="ot">&amp;</span> bypassA;</a>
<a class="sourceLine" id="cb47-57" title="57">    selectB <span class="ot">&lt;=</span> zeroB <span class="ot">&amp;</span> bypassB;</a>
<a class="sourceLine" id="cb47-58" title="58"></a>
<a class="sourceLine" id="cb47-59" title="59">    saidaA <span class="ot">&lt;=</span> dadoEscritaC <span class="kw">when</span> selectA <span class="ot">=</span> <span class="st">&quot;01&quot;</span> else</a>
<a class="sourceLine" id="cb47-60" title="60">                   zero <span class="kw">when</span> selectA <span class="ot">=</span> <span class="st">&quot;10&quot;</span> else</a>
<a class="sourceLine" id="cb47-61" title="61">                   zero  <span class="kw">when</span> selectA <span class="ot">=</span> <span class="st">&quot;11&quot;</span> else</a>
<a class="sourceLine" id="cb47-62" title="62">                   registrador(to_integer(<span class="dt">unsigned</span>(enderecoA)));</a>
<a class="sourceLine" id="cb47-63" title="63"></a>
<a class="sourceLine" id="cb47-64" title="64">    saidaB <span class="ot">&lt;=</span> dadoEscritaC <span class="kw">when</span> selectB <span class="ot">=</span> <span class="st">&quot;01&quot;</span> else</a>
<a class="sourceLine" id="cb47-65" title="65">                   zero <span class="kw">when</span> selectB <span class="ot">=</span> <span class="st">&quot;10&quot;</span> else</a>
<a class="sourceLine" id="cb47-66" title="66">                   zero  <span class="kw">when</span> selectB <span class="ot">=</span> <span class="st">&quot;11&quot;</span> else</a>
<a class="sourceLine" id="cb47-67" title="67">                   registrador(to_integer(<span class="dt">unsigned</span>(enderecoB)));</a>
<a class="sourceLine" id="cb47-68" title="68"></a>
<a class="sourceLine" id="cb47-69" title="69"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<!--- class_panel -->
</div>
<!--- class_panelNested --->
<button class="accordion">
Banco de Registradores MIPS com Inicialização em VHDL
</button>
<div class="panel">
<p>Possuem a escrita síncrona e a leitura assíncrona.</p>
<p>Ver mais detalhes na descrição do processador.</p>
<p><strong>Nome do arquivo: bancoReg</strong></p>
<div class="sourceCode" id="cb48"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb48-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb48-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb48-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb48-4" title="4"></a>
<a class="sourceLine" id="cb48-5" title="5"><span class="co">-- Baseado no apendice C (Register Files) do COD (Patterson &amp; Hennessy).</span></a>
<a class="sourceLine" id="cb48-6" title="6"></a>
<a class="sourceLine" id="cb48-7" title="7"><span class="kw">entity</span> <span class="kw">bancoReg</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb48-8" title="8">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb48-9" title="9">    (</a>
<a class="sourceLine" id="cb48-10" title="10">        larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb48-11" title="11">        larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">5</span>   <span class="co">--Resulta em 2^5=32 posicoes</span></a>
<a class="sourceLine" id="cb48-12" title="12">    );</a>
<a class="sourceLine" id="cb48-13" title="13"><span class="co">-- Leitura de 2 registradores e escrita em 1 registrador simultaneamente.</span></a>
<a class="sourceLine" id="cb48-14" title="14">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb48-15" title="15">    (</a>
<a class="sourceLine" id="cb48-16" title="16">        clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb48-17" title="17"><span class="co">--</span></a>
<a class="sourceLine" id="cb48-18" title="18">        enderecoA       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-19" title="19">        enderecoB       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-20" title="20">        enderecoC       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-21" title="21"><span class="co">--</span></a>
<a class="sourceLine" id="cb48-22" title="22">        dadoEscritaC    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-23" title="23"><span class="co">--</span></a>
<a class="sourceLine" id="cb48-24" title="24">        escreveC        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span> <span class="ot">:=</span> <span class="bn">&#39;0&#39;</span>;</a>
<a class="sourceLine" id="cb48-25" title="25">        saidaA          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-26" title="26">        saidaB          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb48-27" title="27">    );</a>
<a class="sourceLine" id="cb48-28" title="28"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb48-29" title="29"></a>
<a class="sourceLine" id="cb48-30" title="30"><span class="kw">architecture</span> <span class="kw">comportamento</span> <span class="kw">of</span> <span class="kw">bancoReg</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb48-31" title="31"></a>
<a class="sourceLine" id="cb48-32" title="32">    <span class="kw">subtype</span> palavra_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-33" title="33">    <span class="ot">type</span> memoria_t <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">2</span><span class="ot">**</span>larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> palavra_t;</a>
<a class="sourceLine" id="cb48-34" title="34"></a>
<a class="sourceLine" id="cb48-35" title="35"><span class="kw">function</span> initMemory</a>
<a class="sourceLine" id="cb48-36" title="36">        <span class="kw">return</span> memoria_t <span class="kw">is</span> <span class="ot">variable</span> tmp <span class="ot">:</span> memoria_t <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>));</a>
<a class="sourceLine" id="cb48-37" title="37">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb48-38" title="38">        <span class="co">-- Inicializa os endereços:</span></a>
<a class="sourceLine" id="cb48-39" title="39">        tmp(<span class="dv">0</span>) <span class="ot">:=</span> x<span class="st">&quot;AAAAAAAA&quot;</span>;  <span class="co">-- Nao deve ter efeito.</span></a>
<a class="sourceLine" id="cb48-40" title="40">        tmp(<span class="dv">8</span>)  <span class="ot">:=</span> 32x<span class="st">&quot;00&quot;</span>;  <span class="co">-- $t0 = 0x00</span></a>
<a class="sourceLine" id="cb48-41" title="41">        tmp(<span class="dv">9</span>)  <span class="ot">:=</span> 32x<span class="st">&quot;0A&quot;</span>;  <span class="co">-- $t1 = 0x0A</span></a>
<a class="sourceLine" id="cb48-42" title="42">        tmp(<span class="dv">10</span>) <span class="ot">:=</span> 32x<span class="st">&quot;0B&quot;</span>;  <span class="co">-- $t2 = 0x0B</span></a>
<a class="sourceLine" id="cb48-43" title="43">        tmp(<span class="dv">11</span>) <span class="ot">:=</span> 32x<span class="st">&quot;0C&quot;</span>;  <span class="co">-- $t3 = 0x0C</span></a>
<a class="sourceLine" id="cb48-44" title="44">        tmp(<span class="dv">12</span>) <span class="ot">:=</span> 32x<span class="st">&quot;0D&quot;</span>;  <span class="co">-- $t4 = 0x0D</span></a>
<a class="sourceLine" id="cb48-45" title="45">        tmp(<span class="dv">13</span>) <span class="ot">:=</span> 32x<span class="st">&quot;16&quot;</span>;  <span class="co">-- $t5 = 0x16</span></a>
<a class="sourceLine" id="cb48-46" title="46">        <span class="kw">return</span> tmp;</a>
<a class="sourceLine" id="cb48-47" title="47">    <span class="kw">end </span>initMemory;</a>
<a class="sourceLine" id="cb48-48" title="48"></a>
<a class="sourceLine" id="cb48-49" title="49">    <span class="co">-- Declaracao dos registradores:</span></a>
<a class="sourceLine" id="cb48-50" title="50">    <span class="kw">shared</span> <span class="ot">variable</span> registrador <span class="ot">:</span> memoria_t <span class="ot">:=</span> initMemory;</a>
<a class="sourceLine" id="cb48-51" title="51">    <span class="ot">signal</span> bypassA<span class="ot">,</span> bypassB<span class="ot">,</span> zeroA<span class="ot">,</span> zeroB <span class="ot">:</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb48-52" title="52">    <span class="ot">signal</span> selectA<span class="ot">,</span> selectB <span class="ot">:</span> <span class="dt">std_logic_vector</span>(<span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb48-53" title="53">    <span class="ot">constant</span> zero <span class="ot">:</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>);</a>
<a class="sourceLine" id="cb48-54" title="54"><span class="kw">begin</span></a></code></pre></div>
<p>
<font style="color:red;font-size:16px;font-weight:bold;">Deve ter o código de uma das três soluções dadas acima.</font>
</p>
<div class="sourceCode" id="cb49"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb49-1" title="1">end architecture;</a></code></pre></div>
</div>
</div>
<!--- class_panel --->
<hr />
<h3 id="rom">ROM</h3>
<p>O seu conteúdo deve ter sido previamente gravado no dispositivo.</p>
<p>Possuem a leitura assíncrona.</p>
<button class="accordion">
ROM Assíncrona com a Inicialização em VHDL
</button>
<div class="panel">
<p>A função initMemory carrega os dados na ROM da FPGA.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb50"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb50-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>memoriaROM   <span class="kw">generic</span> <span class="kw">map</span> (dataWidth <span class="ot">=&gt;</span> VALOR_LOCAL<span class="ot">,</span> addrWidth <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb50-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> (Endereco <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> Dado <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: memoriaROM</strong></p>
<div class="sourceCode" id="cb51"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb51-1" title="1"></a>
<a class="sourceLine" id="cb51-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb51-3" title="3"><span class="kw">use</span> IEEE<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb51-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb51-5" title="5"></a>
<a class="sourceLine" id="cb51-6" title="6"><span class="kw">entity</span> <span class="kw">memoriaROM</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb51-7" title="7">   <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb51-8" title="8">          dataWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb51-9" title="9">          addrWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">3</span></a>
<a class="sourceLine" id="cb51-10" title="10">    );</a>
<a class="sourceLine" id="cb51-11" title="11">   <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb51-12" title="12">          Endereco <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span> (addrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb51-13" title="13">          Dado <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span> (dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb51-14" title="14">    );</a>
<a class="sourceLine" id="cb51-15" title="15"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb51-16" title="16"></a>
<a class="sourceLine" id="cb51-17" title="17"><span class="kw">architecture</span> <span class="kw">assincrona</span> <span class="kw">of</span> <span class="kw">memoriaROM</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb51-18" title="18"></a>
<a class="sourceLine" id="cb51-19" title="19">  <span class="ot">type</span> blocoMemoria <span class="kw">is</span> <span class="kw">array</span>(<span class="dv">0</span> <span class="ot">TO</span> <span class="dv">2</span><span class="ot">**</span>addrWidth <span class="ot">-</span> <span class="dv">1</span>) <span class="kw">of</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb51-20" title="20"></a>
<a class="sourceLine" id="cb51-21" title="21">  <span class="kw">function</span> initMemory</a>
<a class="sourceLine" id="cb51-22" title="22">        <span class="kw">return</span> blocoMemoria <span class="kw">is</span> <span class="ot">variable</span> tmp <span class="ot">:</span> blocoMemoria <span class="ot">:=</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;0&#39;</span>));</a>
<a class="sourceLine" id="cb51-23" title="23">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb51-24" title="24">        <span class="co">-- Inicializa os endereços:</span></a>
<a class="sourceLine" id="cb51-25" title="25">        tmp(<span class="dv">0</span>) <span class="ot">:=</span> x<span class="st">&quot;AA&quot;</span>;</a>
<a class="sourceLine" id="cb51-26" title="26">        tmp(<span class="dv">1</span>) <span class="ot">:=</span> x<span class="st">&quot;42&quot;</span>;</a>
<a class="sourceLine" id="cb51-27" title="27">        tmp(<span class="dv">2</span>) <span class="ot">:=</span> x<span class="st">&quot;43&quot;</span>;</a>
<a class="sourceLine" id="cb51-28" title="28">        tmp(<span class="dv">3</span>) <span class="ot">:=</span> x<span class="st">&quot;44&quot;</span>;</a>
<a class="sourceLine" id="cb51-29" title="29">        tmp(<span class="dv">4</span>) <span class="ot">:=</span> x<span class="st">&quot;45&quot;</span>;</a>
<a class="sourceLine" id="cb51-30" title="30">        tmp(<span class="dv">5</span>) <span class="ot">:=</span> x<span class="st">&quot;46&quot;</span>;</a>
<a class="sourceLine" id="cb51-31" title="31">        tmp(<span class="dv">6</span>) <span class="ot">:=</span> x<span class="st">&quot;47&quot;</span>;</a>
<a class="sourceLine" id="cb51-32" title="32">        tmp(<span class="dv">7</span>) <span class="ot">:=</span> x<span class="st">&quot;55&quot;</span>;</a>
<a class="sourceLine" id="cb51-33" title="33">        <span class="kw">return</span> tmp;</a>
<a class="sourceLine" id="cb51-34" title="34">    <span class="kw">end </span>initMemory;</a>
<a class="sourceLine" id="cb51-35" title="35"></a>
<a class="sourceLine" id="cb51-36" title="36">    <span class="ot">signal</span> memROM <span class="ot">:</span> blocoMemoria <span class="ot">:=</span> initMemory;</a>
<a class="sourceLine" id="cb51-37" title="37"></a>
<a class="sourceLine" id="cb51-38" title="38"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb51-39" title="39">    Dado <span class="ot">&lt;=</span> memROM (to_integer(<span class="dt">unsigned</span>(Endereco)));</a>
<a class="sourceLine" id="cb51-40" title="40"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
ROM Assíncrona com a Inicialização a partir de um Arquivo <em>“.mif”</em>
</button>
<div class="panel">
<p>A definição do tipo de dados da memória lê um arquivo definido com os dados e os carrega na ROM da FPGA.</p>
<p><strong>Nome do arquivo: romMIF</strong></p>
<div class="sourceCode" id="cb52"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><a class="sourceLine" id="cb52-1" title="1"></a>
<a class="sourceLine" id="cb52-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb52-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb52-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb52-5" title="5"></a>
<a class="sourceLine" id="cb52-6" title="6"><span class="kw">entity</span> <span class="kw">romMif</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb52-7" title="7"></a>
<a class="sourceLine" id="cb52-8" title="8">    <span class="kw">generic</span></a>
<a class="sourceLine" id="cb52-9" title="9">    (</a>
<a class="sourceLine" id="cb52-10" title="10">        dataWidth <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb52-11" title="11">        addrWidth <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span></a>
<a class="sourceLine" id="cb52-12" title="12">    );</a>
<a class="sourceLine" id="cb52-13" title="13"></a>
<a class="sourceLine" id="cb52-14" title="14">    <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb52-15" title="15">          Endereco <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span> (addrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb52-16" title="16">          Dado <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span> (dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb52-17" title="17">    );</a>
<a class="sourceLine" id="cb52-18" title="18"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb52-19" title="19"></a>
<a class="sourceLine" id="cb52-20" title="20"><span class="kw">architecture</span> <span class="kw">initFileROM</span> <span class="kw">of</span> <span class="kw">romMif</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb52-21" title="21"></a>
<a class="sourceLine" id="cb52-22" title="22"><span class="ot">type</span> memory_t <span class="kw">is</span> <span class="kw">array</span> (<span class="dv">2</span><span class="ot">**</span>addrWidth <span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> <span class="dt">std_logic_vector</span> (dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb52-23" title="23"><span class="ot">signal</span> content<span class="ot">:</span> memory_t;</a>
<a class="sourceLine" id="cb52-24" title="24"><span class="ot">attribute</span> ram_init_file <span class="ot">:</span> <span class="dt">string</span>;</a>
<a class="sourceLine" id="cb52-25" title="25"><span class="ot">attribute</span> ram_init_file <span class="kw">of</span> content<span class="ot">:</span></a>
<a class="sourceLine" id="cb52-26" title="26"><span class="ot">signal</span> <span class="kw">is</span> <span class="st">&quot;initROM.mif&quot;</span>;</a>
<a class="sourceLine" id="cb52-27" title="27"></a>
<a class="sourceLine" id="cb52-28" title="28"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb52-29" title="29">   Dado <span class="ot">&lt;=</span> content(to_integer(<span class="dt">unsigned</span>(Endereco)));</a>
<a class="sourceLine" id="cb52-30" title="30"><span class="er">end architecture;</span></a></code></pre></div>
<p><strong>Formato do arquivo initROM.mif:</strong></p>
<div class="sourceCode" id="cb53"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><a class="sourceLine" id="cb53-1" title="1"></a>
<a class="sourceLine" id="cb53-2" title="2"><span class="co">-- Copyright (C) 2017  Intel Corporation. All rights reserved.</span></a>
<a class="sourceLine" id="cb53-3" title="3"><span class="co">-- Your use of Intel Corporation&#39;s design tools, logic functions</span></a>
<a class="sourceLine" id="cb53-4" title="4"><span class="co">-- and other software and tools, and its AMPP partner logic</span></a>
<a class="sourceLine" id="cb53-5" title="5"><span class="co">-- functions, and any output files from any of the foregoing</span></a>
<a class="sourceLine" id="cb53-6" title="6"><span class="co">-- (including device programming or simulation files), and any</span></a>
<a class="sourceLine" id="cb53-7" title="7"><span class="co">-- associated documentation or information are expressly subject</span></a>
<a class="sourceLine" id="cb53-8" title="8"><span class="co">-- to the terms and conditions of the Intel Program License</span></a>
<a class="sourceLine" id="cb53-9" title="9"><span class="co">-- Subscription Agreement, the Intel Quartus Prime License Agreement,</span></a>
<a class="sourceLine" id="cb53-10" title="10"><span class="co">-- the Intel FPGA IP License Agreement, or other applicable license</span></a>
<a class="sourceLine" id="cb53-11" title="11"><span class="co">-- agreement, including, without limitation, that your use is for</span></a>
<a class="sourceLine" id="cb53-12" title="12"><span class="co">-- the sole purpose of programming logic devices manufactured by</span></a>
<a class="sourceLine" id="cb53-13" title="13"><span class="co">-- Intel and sold by Intel or its authorized distributors.  Please</span></a>
<a class="sourceLine" id="cb53-14" title="14"><span class="co">-- refer to the applicable agreement for further details.</span></a>
<a class="sourceLine" id="cb53-15" title="15"></a>
<a class="sourceLine" id="cb53-16" title="16">WIDTH<span class="ot">=</span>8;</a>
<a class="sourceLine" id="cb53-17" title="17">DEPTH<span class="ot">=</span>256;</a>
<a class="sourceLine" id="cb53-18" title="18">ADDRESS_RADIX<span class="ot">=</span>DEC;</a>
<a class="sourceLine" id="cb53-19" title="19">DATA_RADIX<span class="ot">=</span>HEX;</a>
<a class="sourceLine" id="cb53-20" title="20"></a>
<a class="sourceLine" id="cb53-21" title="21">CONTENT BEGIN</a>
<a class="sourceLine" id="cb53-22" title="22"><span class="co">--endereco : dado;</span></a>
<a class="sourceLine" id="cb53-23" title="23">    0    <span class="ot">:</span>   44;</a>
<a class="sourceLine" id="cb53-24" title="24">    1    <span class="ot">:</span>   41;</a>
<a class="sourceLine" id="cb53-25" title="25">    2    <span class="ot">:</span>   4C;</a>
<a class="sourceLine" id="cb53-26" title="26">    3    <span class="ot">:</span>   2F;</a>
<a class="sourceLine" id="cb53-27" title="27">    <span class="ot">[</span>4<span class="ot">..</span>5<span class="ot">]</span> <span class="ot">:</span> 20;</a>
<a class="sourceLine" id="cb53-28" title="28">    6    <span class="ot">:</span>   22;</a>
<a class="sourceLine" id="cb53-29" title="29">    <span class="ot">[</span>7<span class="ot">..</span>8<span class="ot">]</span> <span class="ot">:</span> 00;</a>
<a class="sourceLine" id="cb53-30" title="30">    9    <span class="ot">:</span>   01;</a>
<a class="sourceLine" id="cb53-31" title="31">    10   <span class="ot">:</span>   6A;</a>
<a class="sourceLine" id="cb53-32" title="32">    11   <span class="ot">:</span>   AB;</a>
<a class="sourceLine" id="cb53-33" title="33">    12   <span class="ot">:</span>   1B;</a>
<a class="sourceLine" id="cb53-34" title="34">    13   <span class="ot">:</span>   AC;</a>
<a class="sourceLine" id="cb53-35" title="35">    14   <span class="ot">:</span>   09;</a>
<a class="sourceLine" id="cb53-36" title="36">    15   <span class="ot">:</span>   00;</a>
<a class="sourceLine" id="cb53-37" title="37">    16   <span class="ot">:</span>   AF;</a>
<a class="sourceLine" id="cb53-38" title="38">    17   <span class="ot">:</span>   00;</a>
<a class="sourceLine" id="cb53-39" title="39">    18   <span class="ot">:</span>   AE;</a>
<a class="sourceLine" id="cb53-40" title="40">    19   <span class="ot">:</span>   11;</a>
<a class="sourceLine" id="cb53-41" title="41">    20   <span class="ot">:</span>   01;</a>
<a class="sourceLine" id="cb53-42" title="42">    <span class="ot">[</span>21<span class="ot">..</span>23<span class="ot">]</span> <span class="ot">:</span> 00;</a>
<a class="sourceLine" id="cb53-43" title="43">    24   <span class="ot">:</span>   AE;</a>
<a class="sourceLine" id="cb53-44" title="44">    25   <span class="ot">:</span>   14;</a>
<a class="sourceLine" id="cb53-45" title="45">    <span class="ot">[</span>26<span class="ot">..</span>28<span class="ot">]</span> <span class="ot">:</span> 00;</a>
<a class="sourceLine" id="cb53-46" title="46">    29   <span class="ot">:</span>   8D;</a>
<a class="sourceLine" id="cb53-47" title="47">    30   <span class="ot">:</span>   0C;</a>
<a class="sourceLine" id="cb53-48" title="48">    <span class="ot">[</span>31<span class="ot">..</span>33<span class="ot">]</span> <span class="ot">:</span> 00;</a>
<a class="sourceLine" id="cb53-49" title="49">    34   <span class="ot">:</span>   AE;</a>
<a class="sourceLine" id="cb53-50" title="50">    <span class="ot">[</span>35<span class="ot">..</span>37<span class="ot">]</span> <span class="ot">:</span> 00;</a>
<a class="sourceLine" id="cb53-51" title="51">    38   <span class="ot">:</span>   26;</a>
<a class="sourceLine" id="cb53-52" title="52">    <span class="ot">[</span>39<span class="ot">..</span>255<span class="ot">]</span> <span class="ot">:</span> 20;</a>
<a class="sourceLine" id="cb53-53" title="53">END;</a></code></pre></div>
</div>
<button class="accordion">
ROM MIPS
</button>
<div class="panel">
<p>O endereçamento, no caso do MIPS, é feito considerando o byte.</p>
<p>O acesso é feito, no caso do MIPS, considerando a palavra de 32 bits.</p>
<p><strong>Nome do arquivo: ROMMIPS</strong></p>
<div class="row">
<div class="column">
<div class="sourceCode" id="cb54"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><a class="sourceLine" id="cb54-1" title="1"></a>
<a class="sourceLine" id="cb54-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb54-3" title="3"><span class="kw">use</span> IEEE<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb54-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb54-5" title="5"></a>
<a class="sourceLine" id="cb54-6" title="6"><span class="kw">entity</span> <span class="kw">ROMMIPS</span> <span class="kw">IS</span></a>
<a class="sourceLine" id="cb54-7" title="7">   <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb54-8" title="8">          dataWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb54-9" title="9">          addrWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb54-10" title="10">       memoryAddrWidth<span class="ot">:</span>  <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">6</span> );   <span class="co">-- 64 posicoes de 32 bits cada</span></a>
<a class="sourceLine" id="cb54-11" title="11">   <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb54-12" title="12">          Endereco <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span> (addrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb54-13" title="13">          Dado     <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span> (dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) );</a>
<a class="sourceLine" id="cb54-14" title="14"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb54-15" title="15"></a>
<a class="sourceLine" id="cb54-16" title="16"><span class="kw">architecture</span> <span class="kw">assincrona</span> <span class="kw">OF</span> <span class="kw">ROMMIPS</span> <span class="kw">IS</span></a>
<a class="sourceLine" id="cb54-17" title="17">  <span class="ot">type</span> blocoMemoria <span class="kw">IS</span> <span class="kw">ARRAY</span>(<span class="dv">0</span> <span class="ot">TO</span> <span class="dv">2</span><span class="ot">**</span>memoryAddrWidth <span class="ot">-</span> <span class="dv">1</span>) <span class="kw">OF</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb54-18" title="18"></a>
<a class="sourceLine" id="cb54-19" title="19">  <span class="ot">signal</span> memROM<span class="ot">:</span> blocoMemoria;</a>
<a class="sourceLine" id="cb54-20" title="20">  <span class="ot">attribute</span> ram_init_file <span class="ot">:</span> <span class="dt">string</span>;</a>
<a class="sourceLine" id="cb54-21" title="21">  <span class="ot">attribute</span> ram_init_file <span class="kw">of</span> memROM<span class="ot">:</span></a>
<a class="sourceLine" id="cb54-22" title="22">  <span class="ot">signal</span> <span class="kw">is</span> <span class="st">&quot;ROMcontent.mif&quot;</span>;</a>
<a class="sourceLine" id="cb54-23" title="23"></a>
<a class="sourceLine" id="cb54-24" title="24"><span class="co">-- Utiliza uma quantidade menor de endereços locais:</span></a>
<a class="sourceLine" id="cb54-25" title="25">   <span class="ot">signal</span> EnderecoLocal <span class="ot">:</span> <span class="dt">std_logic_vector</span>(memoryAddrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb54-26" title="26"></a>
<a class="sourceLine" id="cb54-27" title="27"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb54-28" title="28">  EnderecoLocal <span class="ot">&lt;=</span> Endereco(memoryAddrWidth<span class="ot">+</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">2</span>);</a>
<a class="sourceLine" id="cb54-29" title="29">  Dado <span class="ot">&lt;=</span> memROM (to_integer(<span class="dt">unsigned</span>(EnderecoLocal)));</a>
<a class="sourceLine" id="cb54-30" title="30"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<div class="column">
<figure>
<img src="../imagensMIPS/ROM_MIPS.svg" alt="Conexões da ROM MIPS" style="width:600px;max-width:100%;" /><figcaption><strong>Conexões da ROM MIPS</strong></figcaption>
</figure>
</div>
</div>
</div>
<h3 id="ram">RAM</h3>
<button class="accordion">
RAM com Leitura Assíncrona
</button>
<div class="panel">
<p>A escrita é síncrona e a leitura assíncrona. Ou seja, se o endereço para a leitura mudar durante qualquer parte do período de <em>clock</em>, a saída mudará após o tempo de propagação - independendo da borda do <em>clock</em>.</p>
<p>Modelo retirado dos <em>templates</em> do Quartus e modificado para ter o endereço do tipo <em>std_logic_vector</em> e leitura assíncrona.</p>
<p>Forma de instanciar no arquivo que utilizará este componente:</p>
<div class="sourceCode" id="cb55"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb55-1" title="1">nomeComponente <span class="ot">:</span> <span class="kw">entity</span> <span class="kw">work</span><span class="ot">.</span>memoriaRAM   <span class="kw">generic</span> <span class="kw">map</span> (dataWidth <span class="ot">=&gt;</span> VALOR_LOCAL<span class="ot">,</span> addrWidth <span class="ot">=&gt;</span> VALOR_LOCAL)</a>
<a class="sourceLine" id="cb55-2" title="2">          <span class="kw">port</span> <span class="kw">map</span> (addr <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> we <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> re <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> habilita  <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> dado_in <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> dado_out <span class="ot">=&gt;</span> sinalLocal<span class="ot">,</span> clk <span class="ot">=&gt;</span> sinalLocal);</a></code></pre></div>
<p><strong>Nome do arquivo: memoriaRAM</strong></p>
<div class="sourceCode" id="cb56"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb56-1" title="1"></a>
<a class="sourceLine" id="cb56-2" title="2"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb56-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb56-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb56-5" title="5"></a>
<a class="sourceLine" id="cb56-6" title="6"><span class="kw">entity</span> <span class="kw">memoriaRAM</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb56-7" title="7">   <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb56-8" title="8">         dataWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb56-9" title="9">         addrWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span></a>
<a class="sourceLine" id="cb56-10" title="10">    );</a>
<a class="sourceLine" id="cb56-11" title="11">    <span class="kw">port</span></a>
<a class="sourceLine" id="cb56-12" title="12">    (</a>
<a class="sourceLine" id="cb56-13" title="13">        addr     <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(addrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb56-14" title="14">        we<span class="ot">,</span> re   <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb56-15" title="15">        habilita <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb56-16" title="16">        clk      <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb56-17" title="17">        dado_in  <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb56-18" title="18">        dado_out <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb56-19" title="19">    );</a>
<a class="sourceLine" id="cb56-20" title="20"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb56-21" title="21"></a>
<a class="sourceLine" id="cb56-22" title="22"><span class="kw">architecture</span> <span class="kw">rtl</span> <span class="kw">of</span> <span class="kw">memoriaRAM</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb56-23" title="23">    <span class="co">-- Build a 2-D array type for the RAM</span></a>
<a class="sourceLine" id="cb56-24" title="24">    <span class="kw">subtype</span> word_t <span class="kw">is</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb56-25" title="25">    <span class="ot">type</span> memory_t <span class="kw">is</span> <span class="kw">array</span>((<span class="dv">2</span><span class="ot">**</span>addrWidth<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>) <span class="kw">of</span> word_t;</a>
<a class="sourceLine" id="cb56-26" title="26"></a>
<a class="sourceLine" id="cb56-27" title="27">    <span class="co">-- Declare the RAM signal.</span></a>
<a class="sourceLine" id="cb56-28" title="28">    <span class="ot">signal</span> ram <span class="ot">:</span> memory_t;</a>
<a class="sourceLine" id="cb56-29" title="29"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb56-30" title="30">    <span class="kw">process</span>(clk)</a>
<a class="sourceLine" id="cb56-31" title="31">    <span class="kw">begin</span></a>
<a class="sourceLine" id="cb56-32" title="32">        <span class="kw">if</span>(<span class="kw">rising_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb56-33" title="33">            <span class="kw">if</span>(we <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">and</span> habilita<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb56-34" title="34">                ram(to_integer(<span class="dt">unsigned</span>(addr))) <span class="ot">&lt;=</span> dado_in;</a>
<a class="sourceLine" id="cb56-35" title="35">            <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb56-36" title="36">        <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb56-37" title="37">    <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb56-38" title="38"></a>
<a class="sourceLine" id="cb56-39" title="39">    <span class="co">-- A leitura é sempre assincrona e quando houver habilitacao:</span></a>
<a class="sourceLine" id="cb56-40" title="40">    dado_out <span class="ot">&lt;=</span> ram(to_integer(<span class="dt">unsigned</span>(addr))) <span class="kw">when</span> (re <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">and</span> habilita<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) else (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;Z&#39;</span>);</a>
<a class="sourceLine" id="cb56-41" title="41"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<button class="accordion">
RAM MIPS
</button>
<div class="panel">
<p>O endereçamento, no caso do MIPS, é feito considerando o byte.</p>
<p>O acesso é feito, no caso do MIPS, considerando a palavra de 32 bits.</p>
<p><strong>Nome do arquivo: RAMMIPS</strong></p>
<div class="sourceCode" id="cb57"><pre class="sourceCode vhd"><code class="sourceCode vhdl"><a class="sourceLine" id="cb57-1" title="1"></a>
<a class="sourceLine" id="cb57-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb57-3" title="3"><span class="kw">use</span> IEEE<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb57-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb57-5" title="5"></a>
<a class="sourceLine" id="cb57-6" title="6"><span class="kw">entity</span> <span class="kw">RAMMIPS</span> <span class="kw">IS</span></a>
<a class="sourceLine" id="cb57-7" title="7">   <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb57-8" title="8">          dataWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb57-9" title="9">          addrWidth<span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb57-10" title="10">          memoryAddrWidth<span class="ot">:</span>  <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">6</span> );   <span class="co">-- 64 posicoes de 32 bits cada</span></a>
<a class="sourceLine" id="cb57-11" title="11">   <span class="kw">port</span> ( clk      <span class="ot">:</span> <span class="kw">IN</span>  <span class="dt">STD_LOGIC</span>;</a>
<a class="sourceLine" id="cb57-12" title="12">          Endereco <span class="ot">:</span> <span class="kw">IN</span>  <span class="dt">STD_LOGIC_VECTOR</span> (addrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb57-13" title="13">          Dado_in  <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb57-14" title="14">          Dado_out <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb57-15" title="15">          we<span class="ot">,</span> re<span class="ot">,</span> habilita <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span></a>
<a class="sourceLine" id="cb57-16" title="16">        );</a>
<a class="sourceLine" id="cb57-17" title="17"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb57-18" title="18"></a>
<a class="sourceLine" id="cb57-19" title="19"><span class="kw">architecture</span> <span class="kw">assincrona</span> <span class="kw">OF</span> <span class="kw">RAMMIPS</span> <span class="kw">IS</span></a>
<a class="sourceLine" id="cb57-20" title="20">  <span class="ot">type</span> blocoMemoria <span class="kw">IS</span> <span class="kw">ARRAY</span>(<span class="dv">0</span> <span class="ot">TO</span> <span class="dv">2</span><span class="ot">**</span>memoryAddrWidth <span class="ot">-</span> <span class="dv">1</span>) <span class="kw">OF</span> <span class="dt">std_logic_vector</span>(dataWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">DOWNTO</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb57-21" title="21"></a>
<a class="sourceLine" id="cb57-22" title="22">  <span class="ot">signal</span> memRAM<span class="ot">:</span> blocoMemoria;</a>
<a class="sourceLine" id="cb57-23" title="23"><span class="co">--  Caso queira inicializar a RAM (para testes):</span></a>
<a class="sourceLine" id="cb57-24" title="24"><span class="co">--  attribute ram_init_file : string;</span></a>
<a class="sourceLine" id="cb57-25" title="25"><span class="co">--  attribute ram_init_file of memRAM:</span></a>
<a class="sourceLine" id="cb57-26" title="26"><span class="co">--  signal is &quot;RAMcontent.mif&quot;;</span></a>
<a class="sourceLine" id="cb57-27" title="27"></a>
<a class="sourceLine" id="cb57-28" title="28"><span class="co">-- Utiliza uma quantidade menor de endereços locais:</span></a>
<a class="sourceLine" id="cb57-29" title="29">   <span class="ot">signal</span> EnderecoLocal <span class="ot">:</span> <span class="dt">std_logic_vector</span>(memoryAddrWidth<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb57-30" title="30"></a>
<a class="sourceLine" id="cb57-31" title="31"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb57-32" title="32"></a>
<a class="sourceLine" id="cb57-33" title="33">  <span class="co">-- Ajusta o enderecamento para o acesso de 32 bits.</span></a>
<a class="sourceLine" id="cb57-34" title="34">  EnderecoLocal <span class="ot">&lt;=</span> Endereco(memoryAddrWidth<span class="ot">+</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">2</span>);</a>
<a class="sourceLine" id="cb57-35" title="35"></a>
<a class="sourceLine" id="cb57-36" title="36">  <span class="kw">process</span>(clk)</a>
<a class="sourceLine" id="cb57-37" title="37">  <span class="kw">begin</span></a>
<a class="sourceLine" id="cb57-38" title="38">      <span class="kw">if</span>(<span class="kw">rising_edge</span>(clk)) <span class="kw">then</span></a>
<a class="sourceLine" id="cb57-39" title="39">          <span class="kw">if</span>(we <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">and</span> habilita<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) <span class="kw">then</span></a>
<a class="sourceLine" id="cb57-40" title="40">              memRAM(to_integer(<span class="dt">unsigned</span>(EnderecoLocal))) <span class="ot">&lt;=</span> Dado_in;</a>
<a class="sourceLine" id="cb57-41" title="41">          <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb57-42" title="42">      <span class="kw">end if;</span></a>
<a class="sourceLine" id="cb57-43" title="43">  <span class="kw">end process</span>;</a>
<a class="sourceLine" id="cb57-44" title="44"></a>
<a class="sourceLine" id="cb57-45" title="45">  <span class="co">-- A leitura deve ser sempre assincrona:</span></a>
<a class="sourceLine" id="cb57-46" title="46">  Dado_out <span class="ot">&lt;=</span> memRAM(to_integer(<span class="dt">unsigned</span>(EnderecoLocal))) <span class="kw">when</span> (re <span class="ot">=</span> <span class="bn">&#39;1&#39;</span> <span class="kw">and</span> habilita<span class="ot">=</span><span class="bn">&#39;1&#39;</span>) else (<span class="ot">others</span> <span class="ot">=&gt;</span> <span class="bn">&#39;Z&#39;</span>);</a>
<a class="sourceLine" id="cb57-47" title="47"></a>
<a class="sourceLine" id="cb57-48" title="48"><span class="kw">end architecture;</span></a></code></pre></div>
</div>
<p><br></p>
<hr />
<hr />
<h2 id="biblioteca">Biblioteca</h2>
<button class="accordion">
Biblioteca de Componentes
</button>
<div class="panel">
<p>Este arquivo é <i>somente um exemplo</i>, antes de usar faça os ajustes necessários para a sua implementação.</p>
<div class="sourceCode" id="cb58"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb58-1" title="1"></a>
<a class="sourceLine" id="cb58-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb58-3" title="3"><span class="kw">use</span> IEEE<span class="ot">.</span>STD_LOGIC_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb58-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb58-5" title="5"></a>
<a class="sourceLine" id="cb58-6" title="6"><span class="kw">package</span> bibliotecaComponentes <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-7" title="7"></a>
<a class="sourceLine" id="cb58-8" title="8"></a>
<a class="sourceLine" id="cb58-9" title="9">    <span class="kw">component</span> conversorHex7Seg <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-10" title="10">        <span class="kw">port</span></a>
<a class="sourceLine" id="cb58-11" title="11">        (</a>
<a class="sourceLine" id="cb58-12" title="12">            <span class="co">-- Input ports</span></a>
<a class="sourceLine" id="cb58-13" title="13">            dadoHex <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(<span class="dv">3</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-14" title="14">            apaga   <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-15" title="15">            negativo <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-16" title="16">            overFlow <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-17" title="17">            <span class="co">-- Output ports</span></a>
<a class="sourceLine" id="cb58-18" title="18">            saida7seg <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(<span class="dv">6</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb58-19" title="19">        );</a>
<a class="sourceLine" id="cb58-20" title="20">    <span class="kw">end</span> <span class="kw">component</span> conversorHex7Seg;</a>
<a class="sourceLine" id="cb58-21" title="21"></a>
<a class="sourceLine" id="cb58-22" title="22"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-23" title="23"></a>
<a class="sourceLine" id="cb58-24" title="24">    <span class="kw">component</span> bancoRegistradores <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-25" title="25">        <span class="kw">generic</span></a>
<a class="sourceLine" id="cb58-26" title="26">        (</a>
<a class="sourceLine" id="cb58-27" title="27">            larguraDados        <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb58-28" title="28">            larguraEndBancoRegs <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">5</span></a>
<a class="sourceLine" id="cb58-29" title="29">        );</a>
<a class="sourceLine" id="cb58-30" title="30">    <span class="co">-- Leitura de 2 registradores e escrita em 1 registrador simultaneamente.</span></a>
<a class="sourceLine" id="cb58-31" title="31">        <span class="kw">port</span></a>
<a class="sourceLine" id="cb58-32" title="32">        (</a>
<a class="sourceLine" id="cb58-33" title="33">            clk        <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-34" title="34">    <span class="co">--</span></a>
<a class="sourceLine" id="cb58-35" title="35">            enderecoA       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-36" title="36">            enderecoB       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-37" title="37">            enderecoC       <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraEndBancoRegs<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-38" title="38">    <span class="co">--</span></a>
<a class="sourceLine" id="cb58-39" title="39">            dadoEscritaC    <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-40" title="40">    <span class="co">--</span></a>
<a class="sourceLine" id="cb58-41" title="41">            escreveC          <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-42" title="42">            saidaA          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-43" title="43">            saidaB          <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>((larguraDados <span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb58-44" title="44">        );</a>
<a class="sourceLine" id="cb58-45" title="45">    <span class="kw">end</span> <span class="kw">component</span> bancoRegistradores;</a>
<a class="sourceLine" id="cb58-46" title="46"></a>
<a class="sourceLine" id="cb58-47" title="47"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-48" title="48"></a>
<a class="sourceLine" id="cb58-49" title="49">    <span class="kw">component</span> divisorGenerico <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-50" title="50">        <span class="kw">generic</span></a>
<a class="sourceLine" id="cb58-51" title="51">        (divisor <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span>);</a>
<a class="sourceLine" id="cb58-52" title="52">        <span class="kw">port</span>(</a>
<a class="sourceLine" id="cb58-53" title="53">            clk         <span class="ot">:</span>   <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-54" title="54">            saida_clk <span class="ot">:</span>   <span class="kw">out</span> <span class="dt">std_logic</span></a>
<a class="sourceLine" id="cb58-55" title="55">            );</a>
<a class="sourceLine" id="cb58-56" title="56">    <span class="kw">end</span> <span class="kw">component</span> divisorGenerico;</a>
<a class="sourceLine" id="cb58-57" title="57"></a>
<a class="sourceLine" id="cb58-58" title="58"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-59" title="59"></a>
<a class="sourceLine" id="cb58-60" title="60">    <span class="kw">component</span> edgeDetector <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-61" title="61">         <span class="kw">Port</span> ( clk     <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-62" title="62">                  entrada <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-63" title="63">                  saida   <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic</span>);</a>
<a class="sourceLine" id="cb58-64" title="64">    <span class="kw">end</span> <span class="kw">component</span> edgeDetector;</a>
<a class="sourceLine" id="cb58-65" title="65"></a>
<a class="sourceLine" id="cb58-66" title="66"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-67" title="67"></a>
<a class="sourceLine" id="cb58-68" title="68">    <span class="kw">component</span> estendeSinalGenerico <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-69" title="69">        <span class="kw">generic</span></a>
<a class="sourceLine" id="cb58-70" title="70">        (</a>
<a class="sourceLine" id="cb58-71" title="71">            larguraDadoEntrada <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>    <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb58-72" title="72">            larguraDadoSaida   <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>    <span class="dv">8</span></a>
<a class="sourceLine" id="cb58-73" title="73">        );</a>
<a class="sourceLine" id="cb58-74" title="74">        <span class="kw">port</span></a>
<a class="sourceLine" id="cb58-75" title="75">        (</a>
<a class="sourceLine" id="cb58-76" title="76">            <span class="co">-- Input ports</span></a>
<a class="sourceLine" id="cb58-77" title="77">            estendeSinal_IN <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraDadoEntrada<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-78" title="78">            <span class="co">-- Output ports</span></a>
<a class="sourceLine" id="cb58-79" title="79">            estendeSinal_OUT<span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(larguraDadoSaida<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb58-80" title="80">        );</a>
<a class="sourceLine" id="cb58-81" title="81">    <span class="kw">end</span> <span class="kw">component</span> estendeSinalGenerico;</a>
<a class="sourceLine" id="cb58-82" title="82"></a>
<a class="sourceLine" id="cb58-83" title="83"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-84" title="84"></a>
<a class="sourceLine" id="cb58-85" title="85">    <span class="kw">component</span> muxGenerico2x1 <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-86" title="86">        <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb58-87" title="87">            <span class="co">-- Total de bits das entradas e saidas</span></a>
<a class="sourceLine" id="cb58-88" title="88">            larguraDados    <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>   <span class="dv">8</span></a>
<a class="sourceLine" id="cb58-89" title="89">        );</a>
<a class="sourceLine" id="cb58-90" title="90">        <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb58-91" title="91">    <span class="co">--      -- Input ports</span></a>
<a class="sourceLine" id="cb58-92" title="92">            entradaA_MUX    <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-93" title="93">            entradaB_MUX    <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-94" title="94">            seletorMUX  <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-95" title="95">    <span class="co">--</span></a>
<a class="sourceLine" id="cb58-96" title="96">    <span class="co">--      -- Output ports</span></a>
<a class="sourceLine" id="cb58-97" title="97">            saidaMUX   <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb58-98" title="98">        );</a>
<a class="sourceLine" id="cb58-99" title="99">    <span class="kw">end</span> <span class="kw">component</span> muxGenerico2x1;</a>
<a class="sourceLine" id="cb58-100" title="100"></a>
<a class="sourceLine" id="cb58-101" title="101"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-102" title="102"></a>
<a class="sourceLine" id="cb58-103" title="103">    <span class="kw">component</span> registradorGenerico <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-104" title="104">    <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb58-105" title="105">        larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">8</span></a>
<a class="sourceLine" id="cb58-106" title="106">    );</a>
<a class="sourceLine" id="cb58-107" title="107">    <span class="kw">port</span> (DIN <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-108" title="108">           DOUT <span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(larguraDados<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-109" title="109">           ENABLE <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb58-110" title="110">           CLK<span class="ot">,</span>RST <span class="ot">:</span> <span class="kw">in</span> <span class="dt">std_logic</span>);</a>
<a class="sourceLine" id="cb58-111" title="111">    <span class="kw">end</span> <span class="kw">component</span> registradorGenerico;</a>
<a class="sourceLine" id="cb58-112" title="112"></a>
<a class="sourceLine" id="cb58-113" title="113"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-114" title="114"></a>
<a class="sourceLine" id="cb58-115" title="115">    <span class="kw">component</span> somaConstanteGenerico <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-116" title="116">         <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb58-117" title="117">              larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span>;</a>
<a class="sourceLine" id="cb58-118" title="118">              incremento <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">4</span></a>
<a class="sourceLine" id="cb58-119" title="119">         );</a>
<a class="sourceLine" id="cb58-120" title="120">         <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb58-121" title="121">              entrada<span class="ot">:</span> <span class="kw">in</span>  <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-122" title="122">              saida<span class="ot">:</span>   <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>)</a>
<a class="sourceLine" id="cb58-123" title="123">         );</a>
<a class="sourceLine" id="cb58-124" title="124">         <span class="kw">end</span> <span class="kw">component</span> somaConstanteGenerico;</a>
<a class="sourceLine" id="cb58-125" title="125"></a>
<a class="sourceLine" id="cb58-126" title="126"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-127" title="127"></a>
<a class="sourceLine" id="cb58-128" title="128">     <span class="kw">component</span> somadorGenerico <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-129" title="129">            <span class="kw">generic</span> ( larguraDados <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">32</span> );</a>
<a class="sourceLine" id="cb58-130" title="130">        <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb58-131" title="131">            entradaA<span class="ot">,</span> entradaB<span class="ot">:</span> <span class="kw">in</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-132" title="132">            saida<span class="ot">:</span>  <span class="kw">out</span> <span class="dt">STD_LOGIC_VECTOR</span>((larguraDados<span class="ot">-</span><span class="dv">1</span>) <span class="ot">downto</span> <span class="dv">0</span>) );</a>
<a class="sourceLine" id="cb58-133" title="133">     <span class="kw">end</span> <span class="kw">component</span> somadorGenerico;</a>
<a class="sourceLine" id="cb58-134" title="134"></a>
<a class="sourceLine" id="cb58-135" title="135"><span class="co">-----------------------------------------------------------------------------------</span></a>
<a class="sourceLine" id="cb58-136" title="136"></a>
<a class="sourceLine" id="cb58-137" title="137">    <span class="kw">component</span> deslocadorGenerico <span class="kw">is</span></a>
<a class="sourceLine" id="cb58-138" title="138">    <span class="kw">generic</span> (</a>
<a class="sourceLine" id="cb58-139" title="139">        larguraDadoEntrada <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>    <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb58-140" title="140">        larguraDadoSaida   <span class="ot">:</span> <span class="dt">natural</span>  <span class="ot">:=</span>    <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb58-141" title="141">        deslocamento <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span> <span class="dv">2</span>  );</a>
<a class="sourceLine" id="cb58-142" title="142">    <span class="kw">port</span> (</a>
<a class="sourceLine" id="cb58-143" title="143">        <span class="co">-- Input ports</span></a>
<a class="sourceLine" id="cb58-144" title="144">        sinalIN <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(larguraDadoEntrada<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb58-145" title="145">        <span class="co">-- Output ports</span></a>
<a class="sourceLine" id="cb58-146" title="146">        sinalOUT<span class="ot">:</span> <span class="kw">out</span> <span class="dt">std_logic_vector</span>(larguraDadoSaida<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>) );</a>
<a class="sourceLine" id="cb58-147" title="147">     <span class="kw">end</span> <span class="kw">component</span> deslocadorGenerico;</a>
<a class="sourceLine" id="cb58-148" title="148"></a>
<a class="sourceLine" id="cb58-149" title="149"><span class="kw">end</span> <span class="kw">package</span> bibliotecaComponentes;</a></code></pre></div>
</div>
<button class="accordion">
Biblioteca de Constantes
</button>
<div class="panel">
<p>Este arquivo é <i>somente um exemplo</i>, antes de usar faça os ajustes necessários para a sua implementação.</p>
<div class="sourceCode" id="cb59"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb59-1" title="1"></a>
<a class="sourceLine" id="cb59-2" title="2"><span class="kw">library</span> IEEE;</a>
<a class="sourceLine" id="cb59-3" title="3"><span class="kw">use</span> IEEE<span class="ot">.</span>STD_LOGIC_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb59-4" title="4"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb59-5" title="5"></a>
<a class="sourceLine" id="cb59-6" title="6">package constantesMIPS is</a>
<a class="sourceLine" id="cb59-7" title="7"></a>
<a class="sourceLine" id="cb59-8" title="8"><span class="co">--  Exemplos:</span></a>
<a class="sourceLine" id="cb59-9" title="9"><span class="co">--  signal Instruction : Bit_Vector(15 downto 0);</span></a>
<a class="sourceLine" id="cb59-10" title="10"><span class="co">--  alias OpCode : Bit_Vector(3 downto 0) is Instruction(15 downto 12);</span></a>
<a class="sourceLine" id="cb59-11" title="11"><span class="co">--  subtype TypeWord is unsigned( 31 downto 0 );</span></a>
<a class="sourceLine" id="cb59-12" title="12"><span class="co">--  type    TypeArrayWord is array (natural range &lt;&gt;) of unsigned( 31 downto 0 );</span></a>
<a class="sourceLine" id="cb59-13" title="13"><span class="co">--  constant FUNCT_WIDTH : natural := 6;</span></a>
<a class="sourceLine" id="cb59-14" title="14"></a>
<a class="sourceLine" id="cb59-15" title="15">    constant FUNCT_WIDTH    <span class="ot">:</span> natural <span class="ot">:=</span> 6;</a>
<a class="sourceLine" id="cb59-16" title="16">    constant OPCODE_WIDTH   <span class="ot">:</span> natural <span class="ot">:=</span> 6;</a>
<a class="sourceLine" id="cb59-17" title="17">    constant DATA_WIDTH     <span class="ot">:</span> natural <span class="ot">:=</span> 32;</a>
<a class="sourceLine" id="cb59-18" title="18">    constant ADDR_WIDTH     <span class="ot">:</span> natural <span class="ot">:=</span> 32;</a>
<a class="sourceLine" id="cb59-19" title="19">    constant REGBANK_ADDR_WIDTH <span class="ot">:</span> natural <span class="ot">:=</span> 5;</a>
<a class="sourceLine" id="cb59-20" title="20">    constant ALU_OP_WIDTH   <span class="ot">:</span> natural <span class="ot">:=</span> 2;</a>
<a class="sourceLine" id="cb59-21" title="21">    constant CTRL_ALU_WIDTH <span class="ot">:</span> natural <span class="ot">:=</span> 3;</a>
<a class="sourceLine" id="cb59-22" title="22">    constant CONTROLWORD_WIDTH <span class="ot">:</span> natural <span class="ot">:=</span> 10;</a>
<a class="sourceLine" id="cb59-23" title="23"></a>
<a class="sourceLine" id="cb59-24" title="24"><span class="co">-- codigos das instrucoes do DLX:</span></a>
<a class="sourceLine" id="cb59-25" title="25">    subtype opCode_t       is std_logic_vector(OPCODE_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-26" title="26">    subtype funct_t        is std_logic_vector(FUNCT_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-27" title="27">    subtype ctrlWorld_t    is std_logic_vector(CONTROLWORD_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-28" title="28">    subtype aluOp_t        is std_logic_vector(ALU_OP_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-29" title="29">    subtype ctrlALU_t      is std_logic_vector(CTRL_ALU_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-30" title="30"></a>
<a class="sourceLine" id="cb59-31" title="31">    subtype dado_t         is std_logic_vector(DATA_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-32" title="32">    subtype addr_t         is std_logic_vector(ADDR_WIDTH<span class="ot">-</span>1 downto 0);</a>
<a class="sourceLine" id="cb59-33" title="33"><span class="co">--</span></a>
<a class="sourceLine" id="cb59-34" title="34">    constant functADD   <span class="ot">:</span> funct_t <span class="ot">:=</span> <span class="st">&quot;100000&quot;</span>;</a>
<a class="sourceLine" id="cb59-35" title="35">    constant functSUB   <span class="ot">:</span> funct_t <span class="ot">:=</span> <span class="st">&quot;100010&quot;</span>;</a>
<a class="sourceLine" id="cb59-36" title="36">    constant functAND   <span class="ot">:</span> funct_t <span class="ot">:=</span> <span class="st">&quot;100100&quot;</span>;</a>
<a class="sourceLine" id="cb59-37" title="37">    constant functOR    <span class="ot">:</span> funct_t <span class="ot">:=</span> <span class="st">&quot;100101&quot;</span>;</a>
<a class="sourceLine" id="cb59-38" title="38">    constant functSLT   <span class="ot">:</span> funct_t <span class="ot">:=</span> <span class="st">&quot;101010&quot;</span>;</a>
<a class="sourceLine" id="cb59-39" title="39"></a>
<a class="sourceLine" id="cb59-40" title="40">    constant opCodeTipoR  <span class="ot">:</span> opCode_t <span class="ot">:=</span> <span class="st">&quot;000000&quot;</span>;</a>
<a class="sourceLine" id="cb59-41" title="41"><span class="co">--</span></a>
<a class="sourceLine" id="cb59-42" title="42">    constant opCodeLW     <span class="ot">:</span> opCode_t <span class="ot">:=</span> <span class="st">&quot;100011&quot;</span>;</a>
<a class="sourceLine" id="cb59-43" title="43">    constant opCodeSW     <span class="ot">:</span> opCode_t <span class="ot">:=</span> <span class="st">&quot;101011&quot;</span>;</a>
<a class="sourceLine" id="cb59-44" title="44">    constant opCodeBEQ    <span class="ot">:</span> opCode_t <span class="ot">:=</span> <span class="st">&quot;000100&quot;</span>;</a>
<a class="sourceLine" id="cb59-45" title="45"><span class="co">--</span></a>
<a class="sourceLine" id="cb59-46" title="46">    constant opCodeTipoJ  <span class="ot">:</span> opCode_t <span class="ot">:=</span> <span class="st">&quot;000010&quot;</span>;</a>
<a class="sourceLine" id="cb59-47" title="47"></a>
<a class="sourceLine" id="cb59-48" title="48"><span class="co">--</span></a>
<a class="sourceLine" id="cb59-49" title="49"><span class="co">-- Codigos da palavra de controle:</span></a>
<a class="sourceLine" id="cb59-50" title="50"><span class="co">--  alias memWRsignal: std_logic is controlWord(0);</span></a>
<a class="sourceLine" id="cb59-51" title="51"><span class="co">--  alias memRDsignal: std_logic is controlWord(1);</span></a>
<a class="sourceLine" id="cb59-52" title="52"><span class="co">--  alias beqSignal:   std_logic is controlWord(2);</span></a>
<a class="sourceLine" id="cb59-53" title="53"><span class="co">--  alias muxUlaMem:   std_logic is controlWord(3);</span></a>
<a class="sourceLine" id="cb59-54" title="54"><span class="co">--  alias ulaOPvalue:  std_logic_vector(1 downto 0) is controlWord(5 downto 4);</span></a>
<a class="sourceLine" id="cb59-55" title="55"><span class="co">--  alias muxRtImed:   std_logic is controlWord(6);</span></a>
<a class="sourceLine" id="cb59-56" title="56"><span class="co">--  alias regcWRsignal:std_logic is controlWord(7);</span></a>
<a class="sourceLine" id="cb59-57" title="57"><span class="co">--  alias muxRtRd:     std_logic is controlWord(8);</span></a>
<a class="sourceLine" id="cb59-58" title="58"><span class="co">--  alias muxPcBeqJ:   std_logic is controlWord(9);</span></a>
<a class="sourceLine" id="cb59-59" title="59"><span class="co">--</span></a>
<a class="sourceLine" id="cb59-60" title="60"><span class="co">-- ControlWorld Bit:    9   8       7           6     5,4    3     2      1       0</span></a>
<a class="sourceLine" id="cb59-61" title="61"><span class="co">--Instrução  Opcode    Mux1 Mux2 HabEscritaReg Mux3  ULAOp  Mux4  BEQ HabLeMEM HabEscME</span></a>
<a class="sourceLine" id="cb59-62" title="62"><span class="co">--Tipo R    |00.0000  | 0 |  1 |     1        |  0  |  10  |  0  | 0 |    0   |    0    |</span></a>
<a class="sourceLine" id="cb59-63" title="63"><span class="co">--LW        |10.0011  | 0 |  0 |     1        |  1  |  00  |  1  | 0 |    1   |    0    |</span></a>
<a class="sourceLine" id="cb59-64" title="64"><span class="co">--SW        |10.1011  | 0 |  0 |     0        |  1  |  00  |  0  | 0 |    0   |    1    |</span></a>
<a class="sourceLine" id="cb59-65" title="65"><span class="co">--BEQ       |00.0100  | 0 |  0 |     0        |  0  |  01  |  0  | 1 |    0   |    0    |</span></a>
<a class="sourceLine" id="cb59-66" title="66"><span class="co">--J         |00.0010  | 1 |  X |     0        |  X  |  XX  |  X  | X |    0   |    0    |</span></a>
<a class="sourceLine" id="cb59-67" title="67"></a>
<a class="sourceLine" id="cb59-68" title="68"><span class="co">--  Mux1: mux([PC+4, BEQ]/J);  Mux2: mux(Rt/Rd); Mux3: mux(Rt/imediato);  Mux4: mux(ULA/mem).</span></a>
<a class="sourceLine" id="cb59-69" title="69"></a>
<a class="sourceLine" id="cb59-70" title="70">    constant ctrlTipoR<span class="ot">:</span>       ctrlWorld_t <span class="ot">:=</span> <span class="st">&quot;0110100000&quot;</span>;</a>
<a class="sourceLine" id="cb59-71" title="71">    constant ctrlTipoJ<span class="ot">:</span>       ctrlWorld_t <span class="ot">:=</span> <span class="st">&quot;1X0XXXXX00&quot;</span>;</a>
<a class="sourceLine" id="cb59-72" title="72">    constant ctrlTipoLW<span class="ot">:</span>      ctrlWorld_t <span class="ot">:=</span> <span class="st">&quot;0011001010&quot;</span>;</a>
<a class="sourceLine" id="cb59-73" title="73">    constant ctrlTipoSW<span class="ot">:</span>      ctrlWorld_t <span class="ot">:=</span> <span class="st">&quot;0001000001&quot;</span>;</a>
<a class="sourceLine" id="cb59-74" title="74">    constant ctrlTipoBEQ<span class="ot">:</span>     ctrlWorld_t <span class="ot">:=</span> <span class="st">&quot;0000010100&quot;</span>;</a>
<a class="sourceLine" id="cb59-75" title="75">    constant ctrlZERO<span class="ot">:</span>        ctrlWorld_t <span class="ot">:=</span> <span class="st">&quot;0000000000&quot;</span>;</a>
<a class="sourceLine" id="cb59-76" title="76"></a>
<a class="sourceLine" id="cb59-77" title="77"><span class="co">--  -- ULA ---</span></a>
<a class="sourceLine" id="cb59-78" title="78">    subtype operacaoULA_t is std_logic_vector(2 downto 0);</a>
<a class="sourceLine" id="cb59-79" title="79"></a>
<a class="sourceLine" id="cb59-80" title="80">    constant execAndULA <span class="ot">:</span> operacaoULA_t <span class="ot">:=</span> <span class="st">&quot;000&quot;</span>;</a>
<a class="sourceLine" id="cb59-81" title="81">    constant execOrULA  <span class="ot">:</span> operacaoULA_t <span class="ot">:=</span> <span class="st">&quot;001&quot;</span>;</a>
<a class="sourceLine" id="cb59-82" title="82">    constant execAddULA <span class="ot">:</span> operacaoULA_t <span class="ot">:=</span> <span class="st">&quot;010&quot;</span>;</a>
<a class="sourceLine" id="cb59-83" title="83">    constant execSubULA <span class="ot">:</span> operacaoULA_t <span class="ot">:=</span> <span class="st">&quot;110&quot;</span>;</a>
<a class="sourceLine" id="cb59-84" title="84">    constant execSltULA <span class="ot">:</span> operacaoULA_t <span class="ot">:=</span> <span class="st">&quot;111&quot;</span>;</a>
<a class="sourceLine" id="cb59-85" title="85">end package constantesMIPS;</a></code></pre></div>
</div>
<button class="accordion">
Esqueleto
</button>
<div class="panel">
<p>Este arquivo é <i>somente um exemplo</i>, antes de usar faça os ajustes necessários para a sua implementação.</p>
<div class="sourceCode" id="cb60"><pre class="sourceCode vhdl"><code class="sourceCode vhdl"><a class="sourceLine" id="cb60-1" title="1"><span class="kw">library</span> ieee;</a>
<a class="sourceLine" id="cb60-2" title="2"><span class="kw">use</span> ieee<span class="ot">.</span>std_logic_1164<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb60-3" title="3"><span class="kw">use</span> ieee<span class="ot">.</span>numeric_std<span class="ot">.</span>all;</a>
<a class="sourceLine" id="cb60-4" title="4"></a>
<a class="sourceLine" id="cb60-5" title="5"><span class="kw">entity</span> <span class="kw">entity_name</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb60-6" title="6">  <span class="kw">generic</span>   (</a>
<a class="sourceLine" id="cb60-7" title="7">    DATA_WIDTH  <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span>  <span class="dv">8</span>;</a>
<a class="sourceLine" id="cb60-8" title="8">    ADDR_WIDTH  <span class="ot">:</span> <span class="dt">natural</span> <span class="ot">:=</span>  <span class="dv">8</span></a>
<a class="sourceLine" id="cb60-9" title="9">  );</a>
<a class="sourceLine" id="cb60-10" title="10"></a>
<a class="sourceLine" id="cb60-11" title="11">  <span class="kw">port</span>   (</a>
<a class="sourceLine" id="cb60-12" title="12">    <span class="co">-- Input ports</span></a>
<a class="sourceLine" id="cb60-13" title="13">    dataIN  <span class="ot">:</span>  <span class="kw">in</span>  <span class="dt">std_logic_vector</span>(DATA_WIDTH<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb60-14" title="14">    enable  <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb60-15" title="15">    clk     <span class="ot">:</span> <span class="kw">in</span>  <span class="dt">std_logic</span>;</a>
<a class="sourceLine" id="cb60-16" title="16">    <span class="ot">&lt;</span>name<span class="ot">&gt;</span>  <span class="ot">:</span> <span class="kw">in</span>  <span class="ot">&lt;type&gt;</span> <span class="ot">:=</span> <span class="ot">&lt;</span>default_value<span class="ot">&gt;</span>;</a>
<a class="sourceLine" id="cb60-17" title="17"></a>
<a class="sourceLine" id="cb60-18" title="18">    <span class="co">-- Inout ports</span></a>
<a class="sourceLine" id="cb60-19" title="19">    <span class="ot">&lt;</span>name<span class="ot">&gt;</span>  <span class="ot">:</span> <span class="kw">inout</span> <span class="ot">&lt;type&gt;</span>;</a>
<a class="sourceLine" id="cb60-20" title="20"></a>
<a class="sourceLine" id="cb60-21" title="21">    <span class="co">-- Output ports</span></a>
<a class="sourceLine" id="cb60-22" title="22">    dataOUT <span class="ot">:</span>  <span class="kw">out</span>  <span class="dt">std_logic_vector</span>(DATA_WIDTH<span class="ot">-</span><span class="dv">1</span> <span class="ot">downto</span> <span class="dv">0</span>);</a>
<a class="sourceLine" id="cb60-23" title="23">    <span class="ot">&lt;</span>name<span class="ot">&gt;</span>  <span class="ot">:</span> <span class="kw">out</span> <span class="ot">&lt;type&gt;</span> <span class="ot">:=</span> <span class="ot">&lt;</span>default_value<span class="ot">&gt;</span></a>
<a class="sourceLine" id="cb60-24" title="24">  );</a>
<a class="sourceLine" id="cb60-25" title="25"><span class="kw">end entity;</span></a>
<a class="sourceLine" id="cb60-26" title="26"></a>
<a class="sourceLine" id="cb60-27" title="27"></a>
<a class="sourceLine" id="cb60-28" title="28"><span class="kw">architecture</span> <span class="kw">arch_name</span> <span class="kw">of</span> <span class="kw">entity_name</span> <span class="kw">is</span></a>
<a class="sourceLine" id="cb60-29" title="29"></a>
<a class="sourceLine" id="cb60-30" title="30">  <span class="co">-- Declarations (optional):</span></a>
<a class="sourceLine" id="cb60-31" title="31">  <span class="co">-- signal &lt;name&gt; : std_logic;</span></a>
<a class="sourceLine" id="cb60-32" title="32">  <span class="co">-- signal &lt;name&gt; : std_logic_vector(&lt;msb_index&gt; downto &lt;lsb_index&gt;);</span></a>
<a class="sourceLine" id="cb60-33" title="33">  <span class="co">-- constant FUNCT_WIDTH : natural := 6;</span></a>
<a class="sourceLine" id="cb60-34" title="34">  <span class="co">-- subtype funct_t  is  std_logic_vector(FUNCT_WIDTH-1 downto 0);</span></a>
<a class="sourceLine" id="cb60-35" title="35">  <span class="co">-- constant functADD   : funct_t := &quot;100000&quot;;</span></a>
<a class="sourceLine" id="cb60-36" title="36">  <span class="co">-- constant functSUB   : funct_t := &quot;100010&quot;;</span></a>
<a class="sourceLine" id="cb60-37" title="37">  <span class="co">-- alias memWRsignal: std_logic is controlWord(0);</span></a>
<a class="sourceLine" id="cb60-38" title="38">  <span class="co">-- alias ulaOPvalue:  std_logic_vector(1 downto 0) is controlWord(5 downto 4);</span></a>
<a class="sourceLine" id="cb60-39" title="39"></a>
<a class="sourceLine" id="cb60-40" title="40"><span class="kw">begin</span></a>
<a class="sourceLine" id="cb60-41" title="41"></a>
<a class="sourceLine" id="cb60-42" title="42">  <span class="co">-- Para instanciar, a atribuição de sinais (e generics) segue a ordem: (nomeSinalArquivoDefinicaoComponente =&gt; nomeSinalNesteArquivo)</span></a>
<a class="sourceLine" id="cb60-43" title="43">  <span class="co">-- regA:  entity work.nome_do_componente generic map (DATA_WIDTH =&gt; DATA_WIDTH)</span></a>
<a class="sourceLine" id="cb60-44" title="44">  <span class="co">--        port map (dataIN =&gt; dataIN, dataOUT =&gt;  RegAmuxA, enable =&gt;  habRegA, clk =&gt;  clk, rst =&gt; rst);</span></a>
<a class="sourceLine" id="cb60-45" title="45"></a>
<a class="sourceLine" id="cb60-46" title="46"><span class="er">end architecture;</span></a></code></pre></div>
</div>
<!--- class_panel --->
<p><br></p>
<hr />
<p><br></p>
<hr />
<hr />
<script type="text/javascript" src="../js/acordeon.js"></script>
<!-- FIM -->
</body>
</html>
