INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_lab3/project_lab3.srcs/sources_1/new/priority_encoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/project_lab3/project_lab3.srcs/sim_1/new/priority_encoder_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder_tb
