

Microchip MPLAB XC8 Assembler V3.00 build 20241204225717 
                                                                                               Thu Sep 18 19:35:00 2025

Microchip MPLAB XC8 C Compiler v3.00 (Free license) build 20241204225717 Og1 
     1                           	processor	18F25K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	idataCOMRAM,global,class=CODE,space=0,delta=1,noexec
     6                           	psect	idataBANK0,global,class=CODE,space=0,delta=1,noexec
     7                           	psect	idataBANK2,global,class=CODE,space=0,delta=1,noexec
     8                           	psect	nvCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     9                           	psect	cinit,global,reloc=2,class=CODE,space=0,delta=1
    10                           	psect	bssCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    11                           	psect	dataCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    12                           	psect	dataBANK0,global,class=BANK0,space=1,delta=1,lowdata,noexec
    13                           	psect	dataBANK2,global,class=BANK2,space=1,delta=1,lowdata,noexec
    14                           	psect	cstackBANK1,global,class=BANK1,space=1,delta=1,lowdata,noexec
    15                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
    16                           	psect	text0,global,reloc=2,class=CODE,space=0,delta=1
    17                           	psect	text1,global,reloc=2,class=CODE,space=0,delta=1
    18                           	psect	text2,global,reloc=2,class=CODE,space=0,delta=1
    19                           	psect	text3,global,reloc=2,class=CODE,space=0,delta=1
    20                           	psect	text4,global,reloc=2,class=CODE,space=0,delta=1
    21                           	psect	text5,global,reloc=2,class=CODE,space=0,delta=1
    22                           	psect	text6,global,reloc=2,class=CODE,space=0,delta=1
    23                           	psect	text7,global,reloc=2,class=CODE,space=0,delta=1
    24                           	psect	text8,global,reloc=2,class=CODE,space=0,delta=1
    25                           	psect	text9,global,reloc=2,class=CODE,space=0,delta=1
    26                           	psect	text10,global,reloc=2,class=CODE,space=0,delta=1
    27                           	psect	text11,global,reloc=2,class=CODE,space=0,delta=1
    28                           	psect	text12,global,reloc=2,class=CODE,space=0,delta=1
    29                           	psect	text13,global,reloc=2,class=CODE,space=0,delta=1
    30                           	psect	text14,global,reloc=2,class=CODE,space=0,delta=1
    31                           	psect	text15,global,reloc=2,class=CODE,space=0,delta=1
    32                           	psect	text16,global,reloc=2,class=CODE,space=0,delta=1
    33                           	psect	text17,global,reloc=2,class=CODE,space=0,delta=1
    34                           	psect	smallconst,global,reloc=2,class=SMALLCONST,space=0,delta=1,noexec
    35                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    36                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    37                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    38   000000                     
    39                           ; Generated 13/12/2024 GMT
    40                           ; 
    41                           ; Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
    42                           ; All rights reserved.
    43                           ; 
    44                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    45                           ; 
    46                           ; Redistribution and use in source and binary forms, with or without modification, are
    47                           ; permitted provided that the following conditions are met:
    48                           ; 
    49                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    50                           ;        conditions and the following disclaimer.
    51                           ; 
    52                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    53                           ;        of conditions and the following disclaimer in the documentation and/or other
    54                           ;        materials provided with the distribution. Publication is not required when
    55                           ;        this file is used in an embedded application.
    56                           ; 
    57                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    58                           ;        software without specific prior written permission.
    59                           ; 
    60                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    61                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    62                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    63                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    64                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    65                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    66                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    67                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    68                           ; 
    69                           ; 
    70                           ; Code-generator required, PIC18F25K22 Definitions
    71                           ; 
    72                           ; SFR Addresses
    73   000FE0                     bsr             equ	4064
    74   000FE9                     fsr0            equ	4073
    75   000FEA                     fsr0h           equ	4074
    76   000FE9                     fsr0l           equ	4073
    77   000FE1                     fsr1            equ	4065
    78   000FE2                     fsr1h           equ	4066
    79   000FE1                     fsr1l           equ	4065
    80   000FD9                     fsr2            equ	4057
    81   000FDA                     fsr2h           equ	4058
    82   000FD9                     fsr2l           equ	4057
    83   000FEF                     indf0           equ	4079
    84   000FE7                     indf1           equ	4071
    85   000FDF                     indf2           equ	4063
    86   000FF2                     intcon          equ	4082
    87   000000                     nvmcon          equ	0
    88   000FF9                     pcl             equ	4089
    89   000FFA                     pclath          equ	4090
    90   000FFB                     pclatu          equ	4091
    91   000FEB                     plusw0          equ	4075
    92   000FE3                     plusw1          equ	4067
    93   000FDB                     plusw2          equ	4059
    94   000FED                     postdec0        equ	4077
    95   000FE5                     postdec1        equ	4069
    96   000FDD                     postdec2        equ	4061
    97   000FEE                     postinc0        equ	4078
    98   000FE6                     postinc1        equ	4070
    99   000FDE                     postinc2        equ	4062
   100   000FEC                     preinc0         equ	4076
   101   000FE4                     preinc1         equ	4068
   102   000FDC                     preinc2         equ	4060
   103   000FF3                     prod            equ	4083
   104   000FF4                     prodh           equ	4084
   105   000FF3                     prodl           equ	4083
   106   000FD8                     status          equ	4056
   107   000FF5                     tablat          equ	4085
   108   000FF6                     tblptr          equ	4086
   109   000FF7                     tblptrh         equ	4087
   110   000FF6                     tblptrl         equ	4086
   111   000FF8                     tblptru         equ	4088
   112   000FFD                     tosl            equ	4093
   113   000FE8                     wreg            equ	4072
   114   000F38                     ANSELA          equ	3896	;# 
   115   000F39                     ANSELB          equ	3897	;# 
   116   000F3A                     ANSELC          equ	3898	;# 
   117   000F3D                     PMD2            equ	3901	;# 
   118   000F3E                     PMD1            equ	3902	;# 
   119   000F3F                     PMD0            equ	3903	;# 
   120   000F40                     VREFCON2        equ	3904	;# 
   121   000F40                     DACCON1         equ	3904	;# 
   122   000F41                     VREFCON1        equ	3905	;# 
   123   000F41                     DACCON0         equ	3905	;# 
   124   000F42                     VREFCON0        equ	3906	;# 
   125   000F42                     FVRCON          equ	3906	;# 
   126   000F43                     CTMUICON        equ	3907	;# 
   127   000F43                     CTMUICONH       equ	3907	;# 
   128   000F44                     CTMUCONL        equ	3908	;# 
   129   000F44                     CTMUCON1        equ	3908	;# 
   130   000F45                     CTMUCONH        equ	3909	;# 
   131   000F45                     CTMUCON0        equ	3909	;# 
   132   000F46                     SRCON1          equ	3910	;# 
   133   000F47                     SRCON0          equ	3911	;# 
   134   000F48                     CCPTMRS1        equ	3912	;# 
   135   000F49                     CCPTMRS0        equ	3913	;# 
   136   000F4A                     T6CON           equ	3914	;# 
   137   000F4B                     PR6             equ	3915	;# 
   138   000F4C                     TMR6            equ	3916	;# 
   139   000F4D                     T5GCON          equ	3917	;# 
   140   000F4E                     T5CON           equ	3918	;# 
   141   000F4F                     TMR5            equ	3919	;# 
   142   000F4F                     TMR5L           equ	3919	;# 
   143   000F50                     TMR5H           equ	3920	;# 
   144   000F51                     T4CON           equ	3921	;# 
   145   000F52                     PR4             equ	3922	;# 
   146   000F53                     TMR4            equ	3923	;# 
   147   000F54                     CCP5CON         equ	3924	;# 
   148   000F55                     CCPR5           equ	3925	;# 
   149   000F55                     CCPR5L          equ	3925	;# 
   150   000F56                     CCPR5H          equ	3926	;# 
   151   000F57                     CCP4CON         equ	3927	;# 
   152   000F58                     CCPR4           equ	3928	;# 
   153   000F58                     CCPR4L          equ	3928	;# 
   154   000F59                     CCPR4H          equ	3929	;# 
   155   000F5A                     PSTR3CON        equ	3930	;# 
   156   000F5B                     ECCP3AS         equ	3931	;# 
   157   000F5B                     CCP3AS          equ	3931	;# 
   158   000F5C                     PWM3CON         equ	3932	;# 
   159   000F5D                     CCP3CON         equ	3933	;# 
   160   000F5E                     CCPR3           equ	3934	;# 
   161   000F5E                     CCPR3L          equ	3934	;# 
   162   000F5F                     CCPR3H          equ	3935	;# 
   163   000F60                     SLRCON          equ	3936	;# 
   164   000F61                     WPUB            equ	3937	;# 
   165   000F62                     IOCB            equ	3938	;# 
   166   000F63                     PSTR2CON        equ	3939	;# 
   167   000F64                     ECCP2AS         equ	3940	;# 
   168   000F64                     CCP2AS          equ	3940	;# 
   169   000F65                     PWM2CON         equ	3941	;# 
   170   000F66                     CCP2CON         equ	3942	;# 
   171   000F67                     CCPR2           equ	3943	;# 
   172   000F67                     CCPR2L          equ	3943	;# 
   173   000F68                     CCPR2H          equ	3944	;# 
   174   000F69                     SSP2CON3        equ	3945	;# 
   175   000F6A                     SSP2MSK         equ	3946	;# 
   176   000F6B                     SSP2CON2        equ	3947	;# 
   177   000F6C                     SSP2CON1        equ	3948	;# 
   178   000F6D                     SSP2STAT        equ	3949	;# 
   179   000F6E                     SSP2ADD         equ	3950	;# 
   180   000F6F                     SSP2BUF         equ	3951	;# 
   181   000F70                     BAUDCON2        equ	3952	;# 
   182   000F70                     BAUD2CON        equ	3952	;# 
   183   000F71                     RCSTA2          equ	3953	;# 
   184   000F71                     RC2STA          equ	3953	;# 
   185   000F72                     TXSTA2          equ	3954	;# 
   186   000F72                     TX2STA          equ	3954	;# 
   187   000F73                     TXREG2          equ	3955	;# 
   188   000F73                     TX2REG          equ	3955	;# 
   189   000F74                     RCREG2          equ	3956	;# 
   190   000F74                     RC2REG          equ	3956	;# 
   191   000F75                     SPBRG2          equ	3957	;# 
   192   000F75                     SP2BRG          equ	3957	;# 
   193   000F76                     SPBRGH2         equ	3958	;# 
   194   000F76                     SP2BRGH         equ	3958	;# 
   195   000F77                     CM2CON1         equ	3959	;# 
   196   000F77                     CM12CON         equ	3959	;# 
   197   000F78                     CM2CON0         equ	3960	;# 
   198   000F78                     CM2CON          equ	3960	;# 
   199   000F79                     CM1CON0         equ	3961	;# 
   200   000F79                     CM1CON          equ	3961	;# 
   201   000F7A                     PIE4            equ	3962	;# 
   202   000F7B                     PIR4            equ	3963	;# 
   203   000F7C                     IPR4            equ	3964	;# 
   204   000F7D                     PIE5            equ	3965	;# 
   205   000F7E                     PIR5            equ	3966	;# 
   206   000F7F                     IPR5            equ	3967	;# 
   207   000F80                     PORTA           equ	3968	;# 
   208   000F81                     PORTB           equ	3969	;# 
   209   000F82                     PORTC           equ	3970	;# 
   210   000F84                     PORTE           equ	3972	;# 
   211   000F89                     LATA            equ	3977	;# 
   212   000F8A                     LATB            equ	3978	;# 
   213   000F8B                     LATC            equ	3979	;# 
   214   000F92                     TRISA           equ	3986	;# 
   215   000F92                     DDRA            equ	3986	;# 
   216   000F93                     TRISB           equ	3987	;# 
   217   000F93                     DDRB            equ	3987	;# 
   218   000F94                     TRISC           equ	3988	;# 
   219   000F94                     DDRC            equ	3988	;# 
   220   000F96                     TRISE           equ	3990	;# 
   221   000F9B                     OSCTUNE         equ	3995	;# 
   222   000F9C                     HLVDCON         equ	3996	;# 
   223   000F9C                     LVDCON          equ	3996	;# 
   224   000F9D                     PIE1            equ	3997	;# 
   225   000F9E                     PIR1            equ	3998	;# 
   226   000F9F                     IPR1            equ	3999	;# 
   227   000FA0                     PIE2            equ	4000	;# 
   228   000FA1                     PIR2            equ	4001	;# 
   229   000FA2                     IPR2            equ	4002	;# 
   230   000FA3                     PIE3            equ	4003	;# 
   231   000FA4                     PIR3            equ	4004	;# 
   232   000FA5                     IPR3            equ	4005	;# 
   233   000FA6                     EECON1          equ	4006	;# 
   234   000FA7                     EECON2          equ	4007	;# 
   235   000FA8                     EEDATA          equ	4008	;# 
   236   000FA9                     EEADR           equ	4009	;# 
   237   000FAB                     RCSTA1          equ	4011	;# 
   238   000FAB                     RCSTA           equ	4011	;# 
   239   000FAB                     RC1STA          equ	4011	;# 
   240   000FAC                     TXSTA1          equ	4012	;# 
   241   000FAC                     TXSTA           equ	4012	;# 
   242   000FAC                     TX1STA          equ	4012	;# 
   243   000FAD                     TXREG1          equ	4013	;# 
   244   000FAD                     TXREG           equ	4013	;# 
   245   000FAD                     TX1REG          equ	4013	;# 
   246   000FAE                     RCREG1          equ	4014	;# 
   247   000FAE                     RCREG           equ	4014	;# 
   248   000FAE                     RC1REG          equ	4014	;# 
   249   000FAF                     SPBRG1          equ	4015	;# 
   250   000FAF                     SPBRG           equ	4015	;# 
   251   000FAF                     SP1BRG          equ	4015	;# 
   252   000FB0                     SPBRGH1         equ	4016	;# 
   253   000FB0                     SPBRGH          equ	4016	;# 
   254   000FB0                     SP1BRGH         equ	4016	;# 
   255   000FB1                     T3CON           equ	4017	;# 
   256   000FB2                     TMR3            equ	4018	;# 
   257   000FB2                     TMR3L           equ	4018	;# 
   258   000FB3                     TMR3H           equ	4019	;# 
   259   000FB4                     T3GCON          equ	4020	;# 
   260   000FB6                     ECCP1AS         equ	4022	;# 
   261   000FB6                     ECCPAS          equ	4022	;# 
   262   000FB7                     PWM1CON         equ	4023	;# 
   263   000FB7                     PWMCON          equ	4023	;# 
   264   000FB8                     BAUDCON1        equ	4024	;# 
   265   000FB8                     BAUDCON         equ	4024	;# 
   266   000FB8                     BAUDCTL         equ	4024	;# 
   267   000FB8                     BAUD1CON        equ	4024	;# 
   268   000FB9                     PSTR1CON        equ	4025	;# 
   269   000FB9                     PSTRCON         equ	4025	;# 
   270   000FBA                     T2CON           equ	4026	;# 
   271   000FBB                     PR2             equ	4027	;# 
   272   000FBC                     TMR2            equ	4028	;# 
   273   000FBD                     CCP1CON         equ	4029	;# 
   274   000FBE                     CCPR1           equ	4030	;# 
   275   000FBE                     CCPR1L          equ	4030	;# 
   276   000FBF                     CCPR1H          equ	4031	;# 
   277   000FC0                     ADCON2          equ	4032	;# 
   278   000FC1                     ADCON1          equ	4033	;# 
   279   000FC2                     ADCON0          equ	4034	;# 
   280   000FC3                     ADRES           equ	4035	;# 
   281   000FC3                     ADRESL          equ	4035	;# 
   282   000FC4                     ADRESH          equ	4036	;# 
   283   000FC5                     SSP1CON2        equ	4037	;# 
   284   000FC5                     SSPCON2         equ	4037	;# 
   285   000FC6                     SSP1CON1        equ	4038	;# 
   286   000FC6                     SSPCON1         equ	4038	;# 
   287   000FC7                     SSP1STAT        equ	4039	;# 
   288   000FC7                     SSPSTAT         equ	4039	;# 
   289   000FC8                     SSP1ADD         equ	4040	;# 
   290   000FC8                     SSPADD          equ	4040	;# 
   291   000FC9                     SSP1BUF         equ	4041	;# 
   292   000FC9                     SSPBUF          equ	4041	;# 
   293   000FCA                     SSP1MSK         equ	4042	;# 
   294   000FCA                     SSPMSK          equ	4042	;# 
   295   000FCB                     SSP1CON3        equ	4043	;# 
   296   000FCB                     SSPCON3         equ	4043	;# 
   297   000FCC                     T1GCON          equ	4044	;# 
   298   000FCD                     T1CON           equ	4045	;# 
   299   000FCE                     TMR1            equ	4046	;# 
   300   000FCE                     TMR1L           equ	4046	;# 
   301   000FCF                     TMR1H           equ	4047	;# 
   302   000FD0                     RCON            equ	4048	;# 
   303   000FD1                     WDTCON          equ	4049	;# 
   304   000FD2                     OSCCON2         equ	4050	;# 
   305   000FD3                     OSCCON          equ	4051	;# 
   306   000FD5                     T0CON           equ	4053	;# 
   307   000FD6                     TMR0            equ	4054	;# 
   308   000FD6                     TMR0L           equ	4054	;# 
   309   000FD7                     TMR0H           equ	4055	;# 
   310   000FD8                     STATUS          equ	4056	;# 
   311   000FD9                     FSR2            equ	4057	;# 
   312   000FD9                     FSR2L           equ	4057	;# 
   313   000FDA                     FSR2H           equ	4058	;# 
   314   000FDB                     PLUSW2          equ	4059	;# 
   315   000FDC                     PREINC2         equ	4060	;# 
   316   000FDD                     POSTDEC2        equ	4061	;# 
   317   000FDE                     POSTINC2        equ	4062	;# 
   318   000FDF                     INDF2           equ	4063	;# 
   319   000FE0                     BSR             equ	4064	;# 
   320   000FE1                     FSR1            equ	4065	;# 
   321   000FE1                     FSR1L           equ	4065	;# 
   322   000FE2                     FSR1H           equ	4066	;# 
   323   000FE3                     PLUSW1          equ	4067	;# 
   324   000FE4                     PREINC1         equ	4068	;# 
   325   000FE5                     POSTDEC1        equ	4069	;# 
   326   000FE6                     POSTINC1        equ	4070	;# 
   327   000FE7                     INDF1           equ	4071	;# 
   328   000FE8                     WREG            equ	4072	;# 
   329   000FE9                     FSR0            equ	4073	;# 
   330   000FE9                     FSR0L           equ	4073	;# 
   331   000FEA                     FSR0H           equ	4074	;# 
   332   000FEB                     PLUSW0          equ	4075	;# 
   333   000FEC                     PREINC0         equ	4076	;# 
   334   000FED                     POSTDEC0        equ	4077	;# 
   335   000FEE                     POSTINC0        equ	4078	;# 
   336   000FEF                     INDF0           equ	4079	;# 
   337   000FF0                     INTCON3         equ	4080	;# 
   338   000FF1                     INTCON2         equ	4081	;# 
   339   000FF2                     INTCON          equ	4082	;# 
   340   000FF3                     PROD            equ	4083	;# 
   341   000FF3                     PRODL           equ	4083	;# 
   342   000FF4                     PRODH           equ	4084	;# 
   343   000FF5                     TABLAT          equ	4085	;# 
   344   000FF6                     TBLPTR          equ	4086	;# 
   345   000FF6                     TBLPTRL         equ	4086	;# 
   346   000FF7                     TBLPTRH         equ	4087	;# 
   347   000FF8                     TBLPTRU         equ	4088	;# 
   348   000FF9                     PCLAT           equ	4089	;# 
   349   000FF9                     PC              equ	4089	;# 
   350   000FF9                     PCL             equ	4089	;# 
   351   000FFA                     PCLATH          equ	4090	;# 
   352   000FFB                     PCLATU          equ	4091	;# 
   353   000FFC                     STKPTR          equ	4092	;# 
   354   000FFD                     TOS             equ	4093	;# 
   355   000FFD                     TOSL            equ	4093	;# 
   356   000FFE                     TOSH            equ	4094	;# 
   357   000FFF                     TOSU            equ	4095	;# 
   358   000F38                     ANSELA          equ	3896	;# 
   359   000F39                     ANSELB          equ	3897	;# 
   360   000F3A                     ANSELC          equ	3898	;# 
   361   000F3D                     PMD2            equ	3901	;# 
   362   000F3E                     PMD1            equ	3902	;# 
   363   000F3F                     PMD0            equ	3903	;# 
   364   000F40                     VREFCON2        equ	3904	;# 
   365   000F40                     DACCON1         equ	3904	;# 
   366   000F41                     VREFCON1        equ	3905	;# 
   367   000F41                     DACCON0         equ	3905	;# 
   368   000F42                     VREFCON0        equ	3906	;# 
   369   000F42                     FVRCON          equ	3906	;# 
   370   000F43                     CTMUICON        equ	3907	;# 
   371   000F43                     CTMUICONH       equ	3907	;# 
   372   000F44                     CTMUCONL        equ	3908	;# 
   373   000F44                     CTMUCON1        equ	3908	;# 
   374   000F45                     CTMUCONH        equ	3909	;# 
   375   000F45                     CTMUCON0        equ	3909	;# 
   376   000F46                     SRCON1          equ	3910	;# 
   377   000F47                     SRCON0          equ	3911	;# 
   378   000F48                     CCPTMRS1        equ	3912	;# 
   379   000F49                     CCPTMRS0        equ	3913	;# 
   380   000F4A                     T6CON           equ	3914	;# 
   381   000F4B                     PR6             equ	3915	;# 
   382   000F4C                     TMR6            equ	3916	;# 
   383   000F4D                     T5GCON          equ	3917	;# 
   384   000F4E                     T5CON           equ	3918	;# 
   385   000F4F                     TMR5            equ	3919	;# 
   386   000F4F                     TMR5L           equ	3919	;# 
   387   000F50                     TMR5H           equ	3920	;# 
   388   000F51                     T4CON           equ	3921	;# 
   389   000F52                     PR4             equ	3922	;# 
   390   000F53                     TMR4            equ	3923	;# 
   391   000F54                     CCP5CON         equ	3924	;# 
   392   000F55                     CCPR5           equ	3925	;# 
   393   000F55                     CCPR5L          equ	3925	;# 
   394   000F56                     CCPR5H          equ	3926	;# 
   395   000F57                     CCP4CON         equ	3927	;# 
   396   000F58                     CCPR4           equ	3928	;# 
   397   000F58                     CCPR4L          equ	3928	;# 
   398   000F59                     CCPR4H          equ	3929	;# 
   399   000F5A                     PSTR3CON        equ	3930	;# 
   400   000F5B                     ECCP3AS         equ	3931	;# 
   401   000F5B                     CCP3AS          equ	3931	;# 
   402   000F5C                     PWM3CON         equ	3932	;# 
   403   000F5D                     CCP3CON         equ	3933	;# 
   404   000F5E                     CCPR3           equ	3934	;# 
   405   000F5E                     CCPR3L          equ	3934	;# 
   406   000F5F                     CCPR3H          equ	3935	;# 
   407   000F60                     SLRCON          equ	3936	;# 
   408   000F61                     WPUB            equ	3937	;# 
   409   000F62                     IOCB            equ	3938	;# 
   410   000F63                     PSTR2CON        equ	3939	;# 
   411   000F64                     ECCP2AS         equ	3940	;# 
   412   000F64                     CCP2AS          equ	3940	;# 
   413   000F65                     PWM2CON         equ	3941	;# 
   414   000F66                     CCP2CON         equ	3942	;# 
   415   000F67                     CCPR2           equ	3943	;# 
   416   000F67                     CCPR2L          equ	3943	;# 
   417   000F68                     CCPR2H          equ	3944	;# 
   418   000F69                     SSP2CON3        equ	3945	;# 
   419   000F6A                     SSP2MSK         equ	3946	;# 
   420   000F6B                     SSP2CON2        equ	3947	;# 
   421   000F6C                     SSP2CON1        equ	3948	;# 
   422   000F6D                     SSP2STAT        equ	3949	;# 
   423   000F6E                     SSP2ADD         equ	3950	;# 
   424   000F6F                     SSP2BUF         equ	3951	;# 
   425   000F70                     BAUDCON2        equ	3952	;# 
   426   000F70                     BAUD2CON        equ	3952	;# 
   427   000F71                     RCSTA2          equ	3953	;# 
   428   000F71                     RC2STA          equ	3953	;# 
   429   000F72                     TXSTA2          equ	3954	;# 
   430   000F72                     TX2STA          equ	3954	;# 
   431   000F73                     TXREG2          equ	3955	;# 
   432   000F73                     TX2REG          equ	3955	;# 
   433   000F74                     RCREG2          equ	3956	;# 
   434   000F74                     RC2REG          equ	3956	;# 
   435   000F75                     SPBRG2          equ	3957	;# 
   436   000F75                     SP2BRG          equ	3957	;# 
   437   000F76                     SPBRGH2         equ	3958	;# 
   438   000F76                     SP2BRGH         equ	3958	;# 
   439   000F77                     CM2CON1         equ	3959	;# 
   440   000F77                     CM12CON         equ	3959	;# 
   441   000F78                     CM2CON0         equ	3960	;# 
   442   000F78                     CM2CON          equ	3960	;# 
   443   000F79                     CM1CON0         equ	3961	;# 
   444   000F79                     CM1CON          equ	3961	;# 
   445   000F7A                     PIE4            equ	3962	;# 
   446   000F7B                     PIR4            equ	3963	;# 
   447   000F7C                     IPR4            equ	3964	;# 
   448   000F7D                     PIE5            equ	3965	;# 
   449   000F7E                     PIR5            equ	3966	;# 
   450   000F7F                     IPR5            equ	3967	;# 
   451   000F80                     PORTA           equ	3968	;# 
   452   000F81                     PORTB           equ	3969	;# 
   453   000F82                     PORTC           equ	3970	;# 
   454   000F84                     PORTE           equ	3972	;# 
   455   000F89                     LATA            equ	3977	;# 
   456   000F8A                     LATB            equ	3978	;# 
   457   000F8B                     LATC            equ	3979	;# 
   458   000F92                     TRISA           equ	3986	;# 
   459   000F92                     DDRA            equ	3986	;# 
   460   000F93                     TRISB           equ	3987	;# 
   461   000F93                     DDRB            equ	3987	;# 
   462   000F94                     TRISC           equ	3988	;# 
   463   000F94                     DDRC            equ	3988	;# 
   464   000F96                     TRISE           equ	3990	;# 
   465   000F9B                     OSCTUNE         equ	3995	;# 
   466   000F9C                     HLVDCON         equ	3996	;# 
   467   000F9C                     LVDCON          equ	3996	;# 
   468   000F9D                     PIE1            equ	3997	;# 
   469   000F9E                     PIR1            equ	3998	;# 
   470   000F9F                     IPR1            equ	3999	;# 
   471   000FA0                     PIE2            equ	4000	;# 
   472   000FA1                     PIR2            equ	4001	;# 
   473   000FA2                     IPR2            equ	4002	;# 
   474   000FA3                     PIE3            equ	4003	;# 
   475   000FA4                     PIR3            equ	4004	;# 
   476   000FA5                     IPR3            equ	4005	;# 
   477   000FA6                     EECON1          equ	4006	;# 
   478   000FA7                     EECON2          equ	4007	;# 
   479   000FA8                     EEDATA          equ	4008	;# 
   480   000FA9                     EEADR           equ	4009	;# 
   481   000FAB                     RCSTA1          equ	4011	;# 
   482   000FAB                     RCSTA           equ	4011	;# 
   483   000FAB                     RC1STA          equ	4011	;# 
   484   000FAC                     TXSTA1          equ	4012	;# 
   485   000FAC                     TXSTA           equ	4012	;# 
   486   000FAC                     TX1STA          equ	4012	;# 
   487   000FAD                     TXREG1          equ	4013	;# 
   488   000FAD                     TXREG           equ	4013	;# 
   489   000FAD                     TX1REG          equ	4013	;# 
   490   000FAE                     RCREG1          equ	4014	;# 
   491   000FAE                     RCREG           equ	4014	;# 
   492   000FAE                     RC1REG          equ	4014	;# 
   493   000FAF                     SPBRG1          equ	4015	;# 
   494   000FAF                     SPBRG           equ	4015	;# 
   495   000FAF                     SP1BRG          equ	4015	;# 
   496   000FB0                     SPBRGH1         equ	4016	;# 
   497   000FB0                     SPBRGH          equ	4016	;# 
   498   000FB0                     SP1BRGH         equ	4016	;# 
   499   000FB1                     T3CON           equ	4017	;# 
   500   000FB2                     TMR3            equ	4018	;# 
   501   000FB2                     TMR3L           equ	4018	;# 
   502   000FB3                     TMR3H           equ	4019	;# 
   503   000FB4                     T3GCON          equ	4020	;# 
   504   000FB6                     ECCP1AS         equ	4022	;# 
   505   000FB6                     ECCPAS          equ	4022	;# 
   506   000FB7                     PWM1CON         equ	4023	;# 
   507   000FB7                     PWMCON          equ	4023	;# 
   508   000FB8                     BAUDCON1        equ	4024	;# 
   509   000FB8                     BAUDCON         equ	4024	;# 
   510   000FB8                     BAUDCTL         equ	4024	;# 
   511   000FB8                     BAUD1CON        equ	4024	;# 
   512   000FB9                     PSTR1CON        equ	4025	;# 
   513   000FB9                     PSTRCON         equ	4025	;# 
   514   000FBA                     T2CON           equ	4026	;# 
   515   000FBB                     PR2             equ	4027	;# 
   516   000FBC                     TMR2            equ	4028	;# 
   517   000FBD                     CCP1CON         equ	4029	;# 
   518   000FBE                     CCPR1           equ	4030	;# 
   519   000FBE                     CCPR1L          equ	4030	;# 
   520   000FBF                     CCPR1H          equ	4031	;# 
   521   000FC0                     ADCON2          equ	4032	;# 
   522   000FC1                     ADCON1          equ	4033	;# 
   523   000FC2                     ADCON0          equ	4034	;# 
   524   000FC3                     ADRES           equ	4035	;# 
   525   000FC3                     ADRESL          equ	4035	;# 
   526   000FC4                     ADRESH          equ	4036	;# 
   527   000FC5                     SSP1CON2        equ	4037	;# 
   528   000FC5                     SSPCON2         equ	4037	;# 
   529   000FC6                     SSP1CON1        equ	4038	;# 
   530   000FC6                     SSPCON1         equ	4038	;# 
   531   000FC7                     SSP1STAT        equ	4039	;# 
   532   000FC7                     SSPSTAT         equ	4039	;# 
   533   000FC8                     SSP1ADD         equ	4040	;# 
   534   000FC8                     SSPADD          equ	4040	;# 
   535   000FC9                     SSP1BUF         equ	4041	;# 
   536   000FC9                     SSPBUF          equ	4041	;# 
   537   000FCA                     SSP1MSK         equ	4042	;# 
   538   000FCA                     SSPMSK          equ	4042	;# 
   539   000FCB                     SSP1CON3        equ	4043	;# 
   540   000FCB                     SSPCON3         equ	4043	;# 
   541   000FCC                     T1GCON          equ	4044	;# 
   542   000FCD                     T1CON           equ	4045	;# 
   543   000FCE                     TMR1            equ	4046	;# 
   544   000FCE                     TMR1L           equ	4046	;# 
   545   000FCF                     TMR1H           equ	4047	;# 
   546   000FD0                     RCON            equ	4048	;# 
   547   000FD1                     WDTCON          equ	4049	;# 
   548   000FD2                     OSCCON2         equ	4050	;# 
   549   000FD3                     OSCCON          equ	4051	;# 
   550   000FD5                     T0CON           equ	4053	;# 
   551   000FD6                     TMR0            equ	4054	;# 
   552   000FD6                     TMR0L           equ	4054	;# 
   553   000FD7                     TMR0H           equ	4055	;# 
   554   000FD8                     STATUS          equ	4056	;# 
   555   000FD9                     FSR2            equ	4057	;# 
   556   000FD9                     FSR2L           equ	4057	;# 
   557   000FDA                     FSR2H           equ	4058	;# 
   558   000FDB                     PLUSW2          equ	4059	;# 
   559   000FDC                     PREINC2         equ	4060	;# 
   560   000FDD                     POSTDEC2        equ	4061	;# 
   561   000FDE                     POSTINC2        equ	4062	;# 
   562   000FDF                     INDF2           equ	4063	;# 
   563   000FE0                     BSR             equ	4064	;# 
   564   000FE1                     FSR1            equ	4065	;# 
   565   000FE1                     FSR1L           equ	4065	;# 
   566   000FE2                     FSR1H           equ	4066	;# 
   567   000FE3                     PLUSW1          equ	4067	;# 
   568   000FE4                     PREINC1         equ	4068	;# 
   569   000FE5                     POSTDEC1        equ	4069	;# 
   570   000FE6                     POSTINC1        equ	4070	;# 
   571   000FE7                     INDF1           equ	4071	;# 
   572   000FE8                     WREG            equ	4072	;# 
   573   000FE9                     FSR0            equ	4073	;# 
   574   000FE9                     FSR0L           equ	4073	;# 
   575   000FEA                     FSR0H           equ	4074	;# 
   576   000FEB                     PLUSW0          equ	4075	;# 
   577   000FEC                     PREINC0         equ	4076	;# 
   578   000FED                     POSTDEC0        equ	4077	;# 
   579   000FEE                     POSTINC0        equ	4078	;# 
   580   000FEF                     INDF0           equ	4079	;# 
   581   000FF0                     INTCON3         equ	4080	;# 
   582   000FF1                     INTCON2         equ	4081	;# 
   583   000FF2                     INTCON          equ	4082	;# 
   584   000FF3                     PROD            equ	4083	;# 
   585   000FF3                     PRODL           equ	4083	;# 
   586   000FF4                     PRODH           equ	4084	;# 
   587   000FF5                     TABLAT          equ	4085	;# 
   588   000FF6                     TBLPTR          equ	4086	;# 
   589   000FF6                     TBLPTRL         equ	4086	;# 
   590   000FF7                     TBLPTRH         equ	4087	;# 
   591   000FF8                     TBLPTRU         equ	4088	;# 
   592   000FF9                     PCLAT           equ	4089	;# 
   593   000FF9                     PC              equ	4089	;# 
   594   000FF9                     PCL             equ	4089	;# 
   595   000FFA                     PCLATH          equ	4090	;# 
   596   000FFB                     PCLATU          equ	4091	;# 
   597   000FFC                     STKPTR          equ	4092	;# 
   598   000FFD                     TOS             equ	4093	;# 
   599   000FFD                     TOSL            equ	4093	;# 
   600   000FFE                     TOSH            equ	4094	;# 
   601   000FFF                     TOSU            equ	4095	;# 
   602   000F38                     ANSELA          equ	3896	;# 
   603   000F39                     ANSELB          equ	3897	;# 
   604   000F3A                     ANSELC          equ	3898	;# 
   605   000F3D                     PMD2            equ	3901	;# 
   606   000F3E                     PMD1            equ	3902	;# 
   607   000F3F                     PMD0            equ	3903	;# 
   608   000F40                     VREFCON2        equ	3904	;# 
   609   000F40                     DACCON1         equ	3904	;# 
   610   000F41                     VREFCON1        equ	3905	;# 
   611   000F41                     DACCON0         equ	3905	;# 
   612   000F42                     VREFCON0        equ	3906	;# 
   613   000F42                     FVRCON          equ	3906	;# 
   614   000F43                     CTMUICON        equ	3907	;# 
   615   000F43                     CTMUICONH       equ	3907	;# 
   616   000F44                     CTMUCONL        equ	3908	;# 
   617   000F44                     CTMUCON1        equ	3908	;# 
   618   000F45                     CTMUCONH        equ	3909	;# 
   619   000F45                     CTMUCON0        equ	3909	;# 
   620   000F46                     SRCON1          equ	3910	;# 
   621   000F47                     SRCON0          equ	3911	;# 
   622   000F48                     CCPTMRS1        equ	3912	;# 
   623   000F49                     CCPTMRS0        equ	3913	;# 
   624   000F4A                     T6CON           equ	3914	;# 
   625   000F4B                     PR6             equ	3915	;# 
   626   000F4C                     TMR6            equ	3916	;# 
   627   000F4D                     T5GCON          equ	3917	;# 
   628   000F4E                     T5CON           equ	3918	;# 
   629   000F4F                     TMR5            equ	3919	;# 
   630   000F4F                     TMR5L           equ	3919	;# 
   631   000F50                     TMR5H           equ	3920	;# 
   632   000F51                     T4CON           equ	3921	;# 
   633   000F52                     PR4             equ	3922	;# 
   634   000F53                     TMR4            equ	3923	;# 
   635   000F54                     CCP5CON         equ	3924	;# 
   636   000F55                     CCPR5           equ	3925	;# 
   637   000F55                     CCPR5L          equ	3925	;# 
   638   000F56                     CCPR5H          equ	3926	;# 
   639   000F57                     CCP4CON         equ	3927	;# 
   640   000F58                     CCPR4           equ	3928	;# 
   641   000F58                     CCPR4L          equ	3928	;# 
   642   000F59                     CCPR4H          equ	3929	;# 
   643   000F5A                     PSTR3CON        equ	3930	;# 
   644   000F5B                     ECCP3AS         equ	3931	;# 
   645   000F5B                     CCP3AS          equ	3931	;# 
   646   000F5C                     PWM3CON         equ	3932	;# 
   647   000F5D                     CCP3CON         equ	3933	;# 
   648   000F5E                     CCPR3           equ	3934	;# 
   649   000F5E                     CCPR3L          equ	3934	;# 
   650   000F5F                     CCPR3H          equ	3935	;# 
   651   000F60                     SLRCON          equ	3936	;# 
   652   000F61                     WPUB            equ	3937	;# 
   653   000F62                     IOCB            equ	3938	;# 
   654   000F63                     PSTR2CON        equ	3939	;# 
   655   000F64                     ECCP2AS         equ	3940	;# 
   656   000F64                     CCP2AS          equ	3940	;# 
   657   000F65                     PWM2CON         equ	3941	;# 
   658   000F66                     CCP2CON         equ	3942	;# 
   659   000F67                     CCPR2           equ	3943	;# 
   660   000F67                     CCPR2L          equ	3943	;# 
   661   000F68                     CCPR2H          equ	3944	;# 
   662   000F69                     SSP2CON3        equ	3945	;# 
   663   000F6A                     SSP2MSK         equ	3946	;# 
   664   000F6B                     SSP2CON2        equ	3947	;# 
   665   000F6C                     SSP2CON1        equ	3948	;# 
   666   000F6D                     SSP2STAT        equ	3949	;# 
   667   000F6E                     SSP2ADD         equ	3950	;# 
   668   000F6F                     SSP2BUF         equ	3951	;# 
   669   000F70                     BAUDCON2        equ	3952	;# 
   670   000F70                     BAUD2CON        equ	3952	;# 
   671   000F71                     RCSTA2          equ	3953	;# 
   672   000F71                     RC2STA          equ	3953	;# 
   673   000F72                     TXSTA2          equ	3954	;# 
   674   000F72                     TX2STA          equ	3954	;# 
   675   000F73                     TXREG2          equ	3955	;# 
   676   000F73                     TX2REG          equ	3955	;# 
   677   000F74                     RCREG2          equ	3956	;# 
   678   000F74                     RC2REG          equ	3956	;# 
   679   000F75                     SPBRG2          equ	3957	;# 
   680   000F75                     SP2BRG          equ	3957	;# 
   681   000F76                     SPBRGH2         equ	3958	;# 
   682   000F76                     SP2BRGH         equ	3958	;# 
   683   000F77                     CM2CON1         equ	3959	;# 
   684   000F77                     CM12CON         equ	3959	;# 
   685   000F78                     CM2CON0         equ	3960	;# 
   686   000F78                     CM2CON          equ	3960	;# 
   687   000F79                     CM1CON0         equ	3961	;# 
   688   000F79                     CM1CON          equ	3961	;# 
   689   000F7A                     PIE4            equ	3962	;# 
   690   000F7B                     PIR4            equ	3963	;# 
   691   000F7C                     IPR4            equ	3964	;# 
   692   000F7D                     PIE5            equ	3965	;# 
   693   000F7E                     PIR5            equ	3966	;# 
   694   000F7F                     IPR5            equ	3967	;# 
   695   000F80                     PORTA           equ	3968	;# 
   696   000F81                     PORTB           equ	3969	;# 
   697   000F82                     PORTC           equ	3970	;# 
   698   000F84                     PORTE           equ	3972	;# 
   699   000F89                     LATA            equ	3977	;# 
   700   000F8A                     LATB            equ	3978	;# 
   701   000F8B                     LATC            equ	3979	;# 
   702   000F92                     TRISA           equ	3986	;# 
   703   000F92                     DDRA            equ	3986	;# 
   704   000F93                     TRISB           equ	3987	;# 
   705   000F93                     DDRB            equ	3987	;# 
   706   000F94                     TRISC           equ	3988	;# 
   707   000F94                     DDRC            equ	3988	;# 
   708   000F96                     TRISE           equ	3990	;# 
   709   000F9B                     OSCTUNE         equ	3995	;# 
   710   000F9C                     HLVDCON         equ	3996	;# 
   711   000F9C                     LVDCON          equ	3996	;# 
   712   000F9D                     PIE1            equ	3997	;# 
   713   000F9E                     PIR1            equ	3998	;# 
   714   000F9F                     IPR1            equ	3999	;# 
   715   000FA0                     PIE2            equ	4000	;# 
   716   000FA1                     PIR2            equ	4001	;# 
   717   000FA2                     IPR2            equ	4002	;# 
   718   000FA3                     PIE3            equ	4003	;# 
   719   000FA4                     PIR3            equ	4004	;# 
   720   000FA5                     IPR3            equ	4005	;# 
   721   000FA6                     EECON1          equ	4006	;# 
   722   000FA7                     EECON2          equ	4007	;# 
   723   000FA8                     EEDATA          equ	4008	;# 
   724   000FA9                     EEADR           equ	4009	;# 
   725   000FAB                     RCSTA1          equ	4011	;# 
   726   000FAB                     RCSTA           equ	4011	;# 
   727   000FAB                     RC1STA          equ	4011	;# 
   728   000FAC                     TXSTA1          equ	4012	;# 
   729   000FAC                     TXSTA           equ	4012	;# 
   730   000FAC                     TX1STA          equ	4012	;# 
   731   000FAD                     TXREG1          equ	4013	;# 
   732   000FAD                     TXREG           equ	4013	;# 
   733   000FAD                     TX1REG          equ	4013	;# 
   734   000FAE                     RCREG1          equ	4014	;# 
   735   000FAE                     RCREG           equ	4014	;# 
   736   000FAE                     RC1REG          equ	4014	;# 
   737   000FAF                     SPBRG1          equ	4015	;# 
   738   000FAF                     SPBRG           equ	4015	;# 
   739   000FAF                     SP1BRG          equ	4015	;# 
   740   000FB0                     SPBRGH1         equ	4016	;# 
   741   000FB0                     SPBRGH          equ	4016	;# 
   742   000FB0                     SP1BRGH         equ	4016	;# 
   743   000FB1                     T3CON           equ	4017	;# 
   744   000FB2                     TMR3            equ	4018	;# 
   745   000FB2                     TMR3L           equ	4018	;# 
   746   000FB3                     TMR3H           equ	4019	;# 
   747   000FB4                     T3GCON          equ	4020	;# 
   748   000FB6                     ECCP1AS         equ	4022	;# 
   749   000FB6                     ECCPAS          equ	4022	;# 
   750   000FB7                     PWM1CON         equ	4023	;# 
   751   000FB7                     PWMCON          equ	4023	;# 
   752   000FB8                     BAUDCON1        equ	4024	;# 
   753   000FB8                     BAUDCON         equ	4024	;# 
   754   000FB8                     BAUDCTL         equ	4024	;# 
   755   000FB8                     BAUD1CON        equ	4024	;# 
   756   000FB9                     PSTR1CON        equ	4025	;# 
   757   000FB9                     PSTRCON         equ	4025	;# 
   758   000FBA                     T2CON           equ	4026	;# 
   759   000FBB                     PR2             equ	4027	;# 
   760   000FBC                     TMR2            equ	4028	;# 
   761   000FBD                     CCP1CON         equ	4029	;# 
   762   000FBE                     CCPR1           equ	4030	;# 
   763   000FBE                     CCPR1L          equ	4030	;# 
   764   000FBF                     CCPR1H          equ	4031	;# 
   765   000FC0                     ADCON2          equ	4032	;# 
   766   000FC1                     ADCON1          equ	4033	;# 
   767   000FC2                     ADCON0          equ	4034	;# 
   768   000FC3                     ADRES           equ	4035	;# 
   769   000FC3                     ADRESL          equ	4035	;# 
   770   000FC4                     ADRESH          equ	4036	;# 
   771   000FC5                     SSP1CON2        equ	4037	;# 
   772   000FC5                     SSPCON2         equ	4037	;# 
   773   000FC6                     SSP1CON1        equ	4038	;# 
   774   000FC6                     SSPCON1         equ	4038	;# 
   775   000FC7                     SSP1STAT        equ	4039	;# 
   776   000FC7                     SSPSTAT         equ	4039	;# 
   777   000FC8                     SSP1ADD         equ	4040	;# 
   778   000FC8                     SSPADD          equ	4040	;# 
   779   000FC9                     SSP1BUF         equ	4041	;# 
   780   000FC9                     SSPBUF          equ	4041	;# 
   781   000FCA                     SSP1MSK         equ	4042	;# 
   782   000FCA                     SSPMSK          equ	4042	;# 
   783   000FCB                     SSP1CON3        equ	4043	;# 
   784   000FCB                     SSPCON3         equ	4043	;# 
   785   000FCC                     T1GCON          equ	4044	;# 
   786   000FCD                     T1CON           equ	4045	;# 
   787   000FCE                     TMR1            equ	4046	;# 
   788   000FCE                     TMR1L           equ	4046	;# 
   789   000FCF                     TMR1H           equ	4047	;# 
   790   000FD0                     RCON            equ	4048	;# 
   791   000FD1                     WDTCON          equ	4049	;# 
   792   000FD2                     OSCCON2         equ	4050	;# 
   793   000FD3                     OSCCON          equ	4051	;# 
   794   000FD5                     T0CON           equ	4053	;# 
   795   000FD6                     TMR0            equ	4054	;# 
   796   000FD6                     TMR0L           equ	4054	;# 
   797   000FD7                     TMR0H           equ	4055	;# 
   798   000FD8                     STATUS          equ	4056	;# 
   799   000FD9                     FSR2            equ	4057	;# 
   800   000FD9                     FSR2L           equ	4057	;# 
   801   000FDA                     FSR2H           equ	4058	;# 
   802   000FDB                     PLUSW2          equ	4059	;# 
   803   000FDC                     PREINC2         equ	4060	;# 
   804   000FDD                     POSTDEC2        equ	4061	;# 
   805   000FDE                     POSTINC2        equ	4062	;# 
   806   000FDF                     INDF2           equ	4063	;# 
   807   000FE0                     BSR             equ	4064	;# 
   808   000FE1                     FSR1            equ	4065	;# 
   809   000FE1                     FSR1L           equ	4065	;# 
   810   000FE2                     FSR1H           equ	4066	;# 
   811   000FE3                     PLUSW1          equ	4067	;# 
   812   000FE4                     PREINC1         equ	4068	;# 
   813   000FE5                     POSTDEC1        equ	4069	;# 
   814   000FE6                     POSTINC1        equ	4070	;# 
   815   000FE7                     INDF1           equ	4071	;# 
   816   000FE8                     WREG            equ	4072	;# 
   817   000FE9                     FSR0            equ	4073	;# 
   818   000FE9                     FSR0L           equ	4073	;# 
   819   000FEA                     FSR0H           equ	4074	;# 
   820   000FEB                     PLUSW0          equ	4075	;# 
   821   000FEC                     PREINC0         equ	4076	;# 
   822   000FED                     POSTDEC0        equ	4077	;# 
   823   000FEE                     POSTINC0        equ	4078	;# 
   824   000FEF                     INDF0           equ	4079	;# 
   825   000FF0                     INTCON3         equ	4080	;# 
   826   000FF1                     INTCON2         equ	4081	;# 
   827   000FF2                     INTCON          equ	4082	;# 
   828   000FF3                     PROD            equ	4083	;# 
   829   000FF3                     PRODL           equ	4083	;# 
   830   000FF4                     PRODH           equ	4084	;# 
   831   000FF5                     TABLAT          equ	4085	;# 
   832   000FF6                     TBLPTR          equ	4086	;# 
   833   000FF6                     TBLPTRL         equ	4086	;# 
   834   000FF7                     TBLPTRH         equ	4087	;# 
   835   000FF8                     TBLPTRU         equ	4088	;# 
   836   000FF9                     PCLAT           equ	4089	;# 
   837   000FF9                     PC              equ	4089	;# 
   838   000FF9                     PCL             equ	4089	;# 
   839   000FFA                     PCLATH          equ	4090	;# 
   840   000FFB                     PCLATU          equ	4091	;# 
   841   000FFC                     STKPTR          equ	4092	;# 
   842   000FFD                     TOS             equ	4093	;# 
   843   000FFD                     TOSL            equ	4093	;# 
   844   000FFE                     TOSH            equ	4094	;# 
   845   000FFF                     TOSU            equ	4095	;# 
   846   000F38                     ANSELA          equ	3896	;# 
   847   000F39                     ANSELB          equ	3897	;# 
   848   000F3A                     ANSELC          equ	3898	;# 
   849   000F3D                     PMD2            equ	3901	;# 
   850   000F3E                     PMD1            equ	3902	;# 
   851   000F3F                     PMD0            equ	3903	;# 
   852   000F40                     VREFCON2        equ	3904	;# 
   853   000F40                     DACCON1         equ	3904	;# 
   854   000F41                     VREFCON1        equ	3905	;# 
   855   000F41                     DACCON0         equ	3905	;# 
   856   000F42                     VREFCON0        equ	3906	;# 
   857   000F42                     FVRCON          equ	3906	;# 
   858   000F43                     CTMUICON        equ	3907	;# 
   859   000F43                     CTMUICONH       equ	3907	;# 
   860   000F44                     CTMUCONL        equ	3908	;# 
   861   000F44                     CTMUCON1        equ	3908	;# 
   862   000F45                     CTMUCONH        equ	3909	;# 
   863   000F45                     CTMUCON0        equ	3909	;# 
   864   000F46                     SRCON1          equ	3910	;# 
   865   000F47                     SRCON0          equ	3911	;# 
   866   000F48                     CCPTMRS1        equ	3912	;# 
   867   000F49                     CCPTMRS0        equ	3913	;# 
   868   000F4A                     T6CON           equ	3914	;# 
   869   000F4B                     PR6             equ	3915	;# 
   870   000F4C                     TMR6            equ	3916	;# 
   871   000F4D                     T5GCON          equ	3917	;# 
   872   000F4E                     T5CON           equ	3918	;# 
   873   000F4F                     TMR5            equ	3919	;# 
   874   000F4F                     TMR5L           equ	3919	;# 
   875   000F50                     TMR5H           equ	3920	;# 
   876   000F51                     T4CON           equ	3921	;# 
   877   000F52                     PR4             equ	3922	;# 
   878   000F53                     TMR4            equ	3923	;# 
   879   000F54                     CCP5CON         equ	3924	;# 
   880   000F55                     CCPR5           equ	3925	;# 
   881   000F55                     CCPR5L          equ	3925	;# 
   882   000F56                     CCPR5H          equ	3926	;# 
   883   000F57                     CCP4CON         equ	3927	;# 
   884   000F58                     CCPR4           equ	3928	;# 
   885   000F58                     CCPR4L          equ	3928	;# 
   886   000F59                     CCPR4H          equ	3929	;# 
   887   000F5A                     PSTR3CON        equ	3930	;# 
   888   000F5B                     ECCP3AS         equ	3931	;# 
   889   000F5B                     CCP3AS          equ	3931	;# 
   890   000F5C                     PWM3CON         equ	3932	;# 
   891   000F5D                     CCP3CON         equ	3933	;# 
   892   000F5E                     CCPR3           equ	3934	;# 
   893   000F5E                     CCPR3L          equ	3934	;# 
   894   000F5F                     CCPR3H          equ	3935	;# 
   895   000F60                     SLRCON          equ	3936	;# 
   896   000F61                     WPUB            equ	3937	;# 
   897   000F62                     IOCB            equ	3938	;# 
   898   000F63                     PSTR2CON        equ	3939	;# 
   899   000F64                     ECCP2AS         equ	3940	;# 
   900   000F64                     CCP2AS          equ	3940	;# 
   901   000F65                     PWM2CON         equ	3941	;# 
   902   000F66                     CCP2CON         equ	3942	;# 
   903   000F67                     CCPR2           equ	3943	;# 
   904   000F67                     CCPR2L          equ	3943	;# 
   905   000F68                     CCPR2H          equ	3944	;# 
   906   000F69                     SSP2CON3        equ	3945	;# 
   907   000F6A                     SSP2MSK         equ	3946	;# 
   908   000F6B                     SSP2CON2        equ	3947	;# 
   909   000F6C                     SSP2CON1        equ	3948	;# 
   910   000F6D                     SSP2STAT        equ	3949	;# 
   911   000F6E                     SSP2ADD         equ	3950	;# 
   912   000F6F                     SSP2BUF         equ	3951	;# 
   913   000F70                     BAUDCON2        equ	3952	;# 
   914   000F70                     BAUD2CON        equ	3952	;# 
   915   000F71                     RCSTA2          equ	3953	;# 
   916   000F71                     RC2STA          equ	3953	;# 
   917   000F72                     TXSTA2          equ	3954	;# 
   918   000F72                     TX2STA          equ	3954	;# 
   919   000F73                     TXREG2          equ	3955	;# 
   920   000F73                     TX2REG          equ	3955	;# 
   921   000F74                     RCREG2          equ	3956	;# 
   922   000F74                     RC2REG          equ	3956	;# 
   923   000F75                     SPBRG2          equ	3957	;# 
   924   000F75                     SP2BRG          equ	3957	;# 
   925   000F76                     SPBRGH2         equ	3958	;# 
   926   000F76                     SP2BRGH         equ	3958	;# 
   927   000F77                     CM2CON1         equ	3959	;# 
   928   000F77                     CM12CON         equ	3959	;# 
   929   000F78                     CM2CON0         equ	3960	;# 
   930   000F78                     CM2CON          equ	3960	;# 
   931   000F79                     CM1CON0         equ	3961	;# 
   932   000F79                     CM1CON          equ	3961	;# 
   933   000F7A                     PIE4            equ	3962	;# 
   934   000F7B                     PIR4            equ	3963	;# 
   935   000F7C                     IPR4            equ	3964	;# 
   936   000F7D                     PIE5            equ	3965	;# 
   937   000F7E                     PIR5            equ	3966	;# 
   938   000F7F                     IPR5            equ	3967	;# 
   939   000F80                     PORTA           equ	3968	;# 
   940   000F81                     PORTB           equ	3969	;# 
   941   000F82                     PORTC           equ	3970	;# 
   942   000F84                     PORTE           equ	3972	;# 
   943   000F89                     LATA            equ	3977	;# 
   944   000F8A                     LATB            equ	3978	;# 
   945   000F8B                     LATC            equ	3979	;# 
   946   000F92                     TRISA           equ	3986	;# 
   947   000F92                     DDRA            equ	3986	;# 
   948   000F93                     TRISB           equ	3987	;# 
   949   000F93                     DDRB            equ	3987	;# 
   950   000F94                     TRISC           equ	3988	;# 
   951   000F94                     DDRC            equ	3988	;# 
   952   000F96                     TRISE           equ	3990	;# 
   953   000F9B                     OSCTUNE         equ	3995	;# 
   954   000F9C                     HLVDCON         equ	3996	;# 
   955   000F9C                     LVDCON          equ	3996	;# 
   956   000F9D                     PIE1            equ	3997	;# 
   957   000F9E                     PIR1            equ	3998	;# 
   958   000F9F                     IPR1            equ	3999	;# 
   959   000FA0                     PIE2            equ	4000	;# 
   960   000FA1                     PIR2            equ	4001	;# 
   961   000FA2                     IPR2            equ	4002	;# 
   962   000FA3                     PIE3            equ	4003	;# 
   963   000FA4                     PIR3            equ	4004	;# 
   964   000FA5                     IPR3            equ	4005	;# 
   965   000FA6                     EECON1          equ	4006	;# 
   966   000FA7                     EECON2          equ	4007	;# 
   967   000FA8                     EEDATA          equ	4008	;# 
   968   000FA9                     EEADR           equ	4009	;# 
   969   000FAB                     RCSTA1          equ	4011	;# 
   970   000FAB                     RCSTA           equ	4011	;# 
   971   000FAB                     RC1STA          equ	4011	;# 
   972   000FAC                     TXSTA1          equ	4012	;# 
   973   000FAC                     TXSTA           equ	4012	;# 
   974   000FAC                     TX1STA          equ	4012	;# 
   975   000FAD                     TXREG1          equ	4013	;# 
   976   000FAD                     TXREG           equ	4013	;# 
   977   000FAD                     TX1REG          equ	4013	;# 
   978   000FAE                     RCREG1          equ	4014	;# 
   979   000FAE                     RCREG           equ	4014	;# 
   980   000FAE                     RC1REG          equ	4014	;# 
   981   000FAF                     SPBRG1          equ	4015	;# 
   982   000FAF                     SPBRG           equ	4015	;# 
   983   000FAF                     SP1BRG          equ	4015	;# 
   984   000FB0                     SPBRGH1         equ	4016	;# 
   985   000FB0                     SPBRGH          equ	4016	;# 
   986   000FB0                     SP1BRGH         equ	4016	;# 
   987   000FB1                     T3CON           equ	4017	;# 
   988   000FB2                     TMR3            equ	4018	;# 
   989   000FB2                     TMR3L           equ	4018	;# 
   990   000FB3                     TMR3H           equ	4019	;# 
   991   000FB4                     T3GCON          equ	4020	;# 
   992   000FB6                     ECCP1AS         equ	4022	;# 
   993   000FB6                     ECCPAS          equ	4022	;# 
   994   000FB7                     PWM1CON         equ	4023	;# 
   995   000FB7                     PWMCON          equ	4023	;# 
   996   000FB8                     BAUDCON1        equ	4024	;# 
   997   000FB8                     BAUDCON         equ	4024	;# 
   998   000FB8                     BAUDCTL         equ	4024	;# 
   999   000FB8                     BAUD1CON        equ	4024	;# 
  1000   000FB9                     PSTR1CON        equ	4025	;# 
  1001   000FB9                     PSTRCON         equ	4025	;# 
  1002   000FBA                     T2CON           equ	4026	;# 
  1003   000FBB                     PR2             equ	4027	;# 
  1004   000FBC                     TMR2            equ	4028	;# 
  1005   000FBD                     CCP1CON         equ	4029	;# 
  1006   000FBE                     CCPR1           equ	4030	;# 
  1007   000FBE                     CCPR1L          equ	4030	;# 
  1008   000FBF                     CCPR1H          equ	4031	;# 
  1009   000FC0                     ADCON2          equ	4032	;# 
  1010   000FC1                     ADCON1          equ	4033	;# 
  1011   000FC2                     ADCON0          equ	4034	;# 
  1012   000FC3                     ADRES           equ	4035	;# 
  1013   000FC3                     ADRESL          equ	4035	;# 
  1014   000FC4                     ADRESH          equ	4036	;# 
  1015   000FC5                     SSP1CON2        equ	4037	;# 
  1016   000FC5                     SSPCON2         equ	4037	;# 
  1017   000FC6                     SSP1CON1        equ	4038	;# 
  1018   000FC6                     SSPCON1         equ	4038	;# 
  1019   000FC7                     SSP1STAT        equ	4039	;# 
  1020   000FC7                     SSPSTAT         equ	4039	;# 
  1021   000FC8                     SSP1ADD         equ	4040	;# 
  1022   000FC8                     SSPADD          equ	4040	;# 
  1023   000FC9                     SSP1BUF         equ	4041	;# 
  1024   000FC9                     SSPBUF          equ	4041	;# 
  1025   000FCA                     SSP1MSK         equ	4042	;# 
  1026   000FCA                     SSPMSK          equ	4042	;# 
  1027   000FCB                     SSP1CON3        equ	4043	;# 
  1028   000FCB                     SSPCON3         equ	4043	;# 
  1029   000FCC                     T1GCON          equ	4044	;# 
  1030   000FCD                     T1CON           equ	4045	;# 
  1031   000FCE                     TMR1            equ	4046	;# 
  1032   000FCE                     TMR1L           equ	4046	;# 
  1033   000FCF                     TMR1H           equ	4047	;# 
  1034   000FD0                     RCON            equ	4048	;# 
  1035   000FD1                     WDTCON          equ	4049	;# 
  1036   000FD2                     OSCCON2         equ	4050	;# 
  1037   000FD3                     OSCCON          equ	4051	;# 
  1038   000FD5                     T0CON           equ	4053	;# 
  1039   000FD6                     TMR0            equ	4054	;# 
  1040   000FD6                     TMR0L           equ	4054	;# 
  1041   000FD7                     TMR0H           equ	4055	;# 
  1042   000FD8                     STATUS          equ	4056	;# 
  1043   000FD9                     FSR2            equ	4057	;# 
  1044   000FD9                     FSR2L           equ	4057	;# 
  1045   000FDA                     FSR2H           equ	4058	;# 
  1046   000FDB                     PLUSW2          equ	4059	;# 
  1047   000FDC                     PREINC2         equ	4060	;# 
  1048   000FDD                     POSTDEC2        equ	4061	;# 
  1049   000FDE                     POSTINC2        equ	4062	;# 
  1050   000FDF                     INDF2           equ	4063	;# 
  1051   000FE0                     BSR             equ	4064	;# 
  1052   000FE1                     FSR1            equ	4065	;# 
  1053   000FE1                     FSR1L           equ	4065	;# 
  1054   000FE2                     FSR1H           equ	4066	;# 
  1055   000FE3                     PLUSW1          equ	4067	;# 
  1056   000FE4                     PREINC1         equ	4068	;# 
  1057   000FE5                     POSTDEC1        equ	4069	;# 
  1058   000FE6                     POSTINC1        equ	4070	;# 
  1059   000FE7                     INDF1           equ	4071	;# 
  1060   000FE8                     WREG            equ	4072	;# 
  1061   000FE9                     FSR0            equ	4073	;# 
  1062   000FE9                     FSR0L           equ	4073	;# 
  1063   000FEA                     FSR0H           equ	4074	;# 
  1064   000FEB                     PLUSW0          equ	4075	;# 
  1065   000FEC                     PREINC0         equ	4076	;# 
  1066   000FED                     POSTDEC0        equ	4077	;# 
  1067   000FEE                     POSTINC0        equ	4078	;# 
  1068   000FEF                     INDF0           equ	4079	;# 
  1069   000FF0                     INTCON3         equ	4080	;# 
  1070   000FF1                     INTCON2         equ	4081	;# 
  1071   000FF2                     INTCON          equ	4082	;# 
  1072   000FF3                     PROD            equ	4083	;# 
  1073   000FF3                     PRODL           equ	4083	;# 
  1074   000FF4                     PRODH           equ	4084	;# 
  1075   000FF5                     TABLAT          equ	4085	;# 
  1076   000FF6                     TBLPTR          equ	4086	;# 
  1077   000FF6                     TBLPTRL         equ	4086	;# 
  1078   000FF7                     TBLPTRH         equ	4087	;# 
  1079   000FF8                     TBLPTRU         equ	4088	;# 
  1080   000FF9                     PCLAT           equ	4089	;# 
  1081   000FF9                     PC              equ	4089	;# 
  1082   000FF9                     PCL             equ	4089	;# 
  1083   000FFA                     PCLATH          equ	4090	;# 
  1084   000FFB                     PCLATU          equ	4091	;# 
  1085   000FFC                     STKPTR          equ	4092	;# 
  1086   000FFD                     TOS             equ	4093	;# 
  1087   000FFD                     TOSL            equ	4093	;# 
  1088   000FFE                     TOSH            equ	4094	;# 
  1089   000FFF                     TOSU            equ	4095	;# 
  1090   000F38                     ANSELA          equ	3896	;# 
  1091   000F39                     ANSELB          equ	3897	;# 
  1092   000F3A                     ANSELC          equ	3898	;# 
  1093   000F3D                     PMD2            equ	3901	;# 
  1094   000F3E                     PMD1            equ	3902	;# 
  1095   000F3F                     PMD0            equ	3903	;# 
  1096   000F40                     VREFCON2        equ	3904	;# 
  1097   000F40                     DACCON1         equ	3904	;# 
  1098   000F41                     VREFCON1        equ	3905	;# 
  1099   000F41                     DACCON0         equ	3905	;# 
  1100   000F42                     VREFCON0        equ	3906	;# 
  1101   000F42                     FVRCON          equ	3906	;# 
  1102   000F43                     CTMUICON        equ	3907	;# 
  1103   000F43                     CTMUICONH       equ	3907	;# 
  1104   000F44                     CTMUCONL        equ	3908	;# 
  1105   000F44                     CTMUCON1        equ	3908	;# 
  1106   000F45                     CTMUCONH        equ	3909	;# 
  1107   000F45                     CTMUCON0        equ	3909	;# 
  1108   000F46                     SRCON1          equ	3910	;# 
  1109   000F47                     SRCON0          equ	3911	;# 
  1110   000F48                     CCPTMRS1        equ	3912	;# 
  1111   000F49                     CCPTMRS0        equ	3913	;# 
  1112   000F4A                     T6CON           equ	3914	;# 
  1113   000F4B                     PR6             equ	3915	;# 
  1114   000F4C                     TMR6            equ	3916	;# 
  1115   000F4D                     T5GCON          equ	3917	;# 
  1116   000F4E                     T5CON           equ	3918	;# 
  1117   000F4F                     TMR5            equ	3919	;# 
  1118   000F4F                     TMR5L           equ	3919	;# 
  1119   000F50                     TMR5H           equ	3920	;# 
  1120   000F51                     T4CON           equ	3921	;# 
  1121   000F52                     PR4             equ	3922	;# 
  1122   000F53                     TMR4            equ	3923	;# 
  1123   000F54                     CCP5CON         equ	3924	;# 
  1124   000F55                     CCPR5           equ	3925	;# 
  1125   000F55                     CCPR5L          equ	3925	;# 
  1126   000F56                     CCPR5H          equ	3926	;# 
  1127   000F57                     CCP4CON         equ	3927	;# 
  1128   000F58                     CCPR4           equ	3928	;# 
  1129   000F58                     CCPR4L          equ	3928	;# 
  1130   000F59                     CCPR4H          equ	3929	;# 
  1131   000F5A                     PSTR3CON        equ	3930	;# 
  1132   000F5B                     ECCP3AS         equ	3931	;# 
  1133   000F5B                     CCP3AS          equ	3931	;# 
  1134   000F5C                     PWM3CON         equ	3932	;# 
  1135   000F5D                     CCP3CON         equ	3933	;# 
  1136   000F5E                     CCPR3           equ	3934	;# 
  1137   000F5E                     CCPR3L          equ	3934	;# 
  1138   000F5F                     CCPR3H          equ	3935	;# 
  1139   000F60                     SLRCON          equ	3936	;# 
  1140   000F61                     WPUB            equ	3937	;# 
  1141   000F62                     IOCB            equ	3938	;# 
  1142   000F63                     PSTR2CON        equ	3939	;# 
  1143   000F64                     ECCP2AS         equ	3940	;# 
  1144   000F64                     CCP2AS          equ	3940	;# 
  1145   000F65                     PWM2CON         equ	3941	;# 
  1146   000F66                     CCP2CON         equ	3942	;# 
  1147   000F67                     CCPR2           equ	3943	;# 
  1148   000F67                     CCPR2L          equ	3943	;# 
  1149   000F68                     CCPR2H          equ	3944	;# 
  1150   000F69                     SSP2CON3        equ	3945	;# 
  1151   000F6A                     SSP2MSK         equ	3946	;# 
  1152   000F6B                     SSP2CON2        equ	3947	;# 
  1153   000F6C                     SSP2CON1        equ	3948	;# 
  1154   000F6D                     SSP2STAT        equ	3949	;# 
  1155   000F6E                     SSP2ADD         equ	3950	;# 
  1156   000F6F                     SSP2BUF         equ	3951	;# 
  1157   000F70                     BAUDCON2        equ	3952	;# 
  1158   000F70                     BAUD2CON        equ	3952	;# 
  1159   000F71                     RCSTA2          equ	3953	;# 
  1160   000F71                     RC2STA          equ	3953	;# 
  1161   000F72                     TXSTA2          equ	3954	;# 
  1162   000F72                     TX2STA          equ	3954	;# 
  1163   000F73                     TXREG2          equ	3955	;# 
  1164   000F73                     TX2REG          equ	3955	;# 
  1165   000F74                     RCREG2          equ	3956	;# 
  1166   000F74                     RC2REG          equ	3956	;# 
  1167   000F75                     SPBRG2          equ	3957	;# 
  1168   000F75                     SP2BRG          equ	3957	;# 
  1169   000F76                     SPBRGH2         equ	3958	;# 
  1170   000F76                     SP2BRGH         equ	3958	;# 
  1171   000F77                     CM2CON1         equ	3959	;# 
  1172   000F77                     CM12CON         equ	3959	;# 
  1173   000F78                     CM2CON0         equ	3960	;# 
  1174   000F78                     CM2CON          equ	3960	;# 
  1175   000F79                     CM1CON0         equ	3961	;# 
  1176   000F79                     CM1CON          equ	3961	;# 
  1177   000F7A                     PIE4            equ	3962	;# 
  1178   000F7B                     PIR4            equ	3963	;# 
  1179   000F7C                     IPR4            equ	3964	;# 
  1180   000F7D                     PIE5            equ	3965	;# 
  1181   000F7E                     PIR5            equ	3966	;# 
  1182   000F7F                     IPR5            equ	3967	;# 
  1183   000F80                     PORTA           equ	3968	;# 
  1184   000F81                     PORTB           equ	3969	;# 
  1185   000F82                     PORTC           equ	3970	;# 
  1186   000F84                     PORTE           equ	3972	;# 
  1187   000F89                     LATA            equ	3977	;# 
  1188   000F8A                     LATB            equ	3978	;# 
  1189   000F8B                     LATC            equ	3979	;# 
  1190   000F92                     TRISA           equ	3986	;# 
  1191   000F92                     DDRA            equ	3986	;# 
  1192   000F93                     TRISB           equ	3987	;# 
  1193   000F93                     DDRB            equ	3987	;# 
  1194   000F94                     TRISC           equ	3988	;# 
  1195   000F94                     DDRC            equ	3988	;# 
  1196   000F96                     TRISE           equ	3990	;# 
  1197   000F9B                     OSCTUNE         equ	3995	;# 
  1198   000F9C                     HLVDCON         equ	3996	;# 
  1199   000F9C                     LVDCON          equ	3996	;# 
  1200   000F9D                     PIE1            equ	3997	;# 
  1201   000F9E                     PIR1            equ	3998	;# 
  1202   000F9F                     IPR1            equ	3999	;# 
  1203   000FA0                     PIE2            equ	4000	;# 
  1204   000FA1                     PIR2            equ	4001	;# 
  1205   000FA2                     IPR2            equ	4002	;# 
  1206   000FA3                     PIE3            equ	4003	;# 
  1207   000FA4                     PIR3            equ	4004	;# 
  1208   000FA5                     IPR3            equ	4005	;# 
  1209   000FA6                     EECON1          equ	4006	;# 
  1210   000FA7                     EECON2          equ	4007	;# 
  1211   000FA8                     EEDATA          equ	4008	;# 
  1212   000FA9                     EEADR           equ	4009	;# 
  1213   000FAB                     RCSTA1          equ	4011	;# 
  1214   000FAB                     RCSTA           equ	4011	;# 
  1215   000FAB                     RC1STA          equ	4011	;# 
  1216   000FAC                     TXSTA1          equ	4012	;# 
  1217   000FAC                     TXSTA           equ	4012	;# 
  1218   000FAC                     TX1STA          equ	4012	;# 
  1219   000FAD                     TXREG1          equ	4013	;# 
  1220   000FAD                     TXREG           equ	4013	;# 
  1221   000FAD                     TX1REG          equ	4013	;# 
  1222   000FAE                     RCREG1          equ	4014	;# 
  1223   000FAE                     RCREG           equ	4014	;# 
  1224   000FAE                     RC1REG          equ	4014	;# 
  1225   000FAF                     SPBRG1          equ	4015	;# 
  1226   000FAF                     SPBRG           equ	4015	;# 
  1227   000FAF                     SP1BRG          equ	4015	;# 
  1228   000FB0                     SPBRGH1         equ	4016	;# 
  1229   000FB0                     SPBRGH          equ	4016	;# 
  1230   000FB0                     SP1BRGH         equ	4016	;# 
  1231   000FB1                     T3CON           equ	4017	;# 
  1232   000FB2                     TMR3            equ	4018	;# 
  1233   000FB2                     TMR3L           equ	4018	;# 
  1234   000FB3                     TMR3H           equ	4019	;# 
  1235   000FB4                     T3GCON          equ	4020	;# 
  1236   000FB6                     ECCP1AS         equ	4022	;# 
  1237   000FB6                     ECCPAS          equ	4022	;# 
  1238   000FB7                     PWM1CON         equ	4023	;# 
  1239   000FB7                     PWMCON          equ	4023	;# 
  1240   000FB8                     BAUDCON1        equ	4024	;# 
  1241   000FB8                     BAUDCON         equ	4024	;# 
  1242   000FB8                     BAUDCTL         equ	4024	;# 
  1243   000FB8                     BAUD1CON        equ	4024	;# 
  1244   000FB9                     PSTR1CON        equ	4025	;# 
  1245   000FB9                     PSTRCON         equ	4025	;# 
  1246   000FBA                     T2CON           equ	4026	;# 
  1247   000FBB                     PR2             equ	4027	;# 
  1248   000FBC                     TMR2            equ	4028	;# 
  1249   000FBD                     CCP1CON         equ	4029	;# 
  1250   000FBE                     CCPR1           equ	4030	;# 
  1251   000FBE                     CCPR1L          equ	4030	;# 
  1252   000FBF                     CCPR1H          equ	4031	;# 
  1253   000FC0                     ADCON2          equ	4032	;# 
  1254   000FC1                     ADCON1          equ	4033	;# 
  1255   000FC2                     ADCON0          equ	4034	;# 
  1256   000FC3                     ADRES           equ	4035	;# 
  1257   000FC3                     ADRESL          equ	4035	;# 
  1258   000FC4                     ADRESH          equ	4036	;# 
  1259   000FC5                     SSP1CON2        equ	4037	;# 
  1260   000FC5                     SSPCON2         equ	4037	;# 
  1261   000FC6                     SSP1CON1        equ	4038	;# 
  1262   000FC6                     SSPCON1         equ	4038	;# 
  1263   000FC7                     SSP1STAT        equ	4039	;# 
  1264   000FC7                     SSPSTAT         equ	4039	;# 
  1265   000FC8                     SSP1ADD         equ	4040	;# 
  1266   000FC8                     SSPADD          equ	4040	;# 
  1267   000FC9                     SSP1BUF         equ	4041	;# 
  1268   000FC9                     SSPBUF          equ	4041	;# 
  1269   000FCA                     SSP1MSK         equ	4042	;# 
  1270   000FCA                     SSPMSK          equ	4042	;# 
  1271   000FCB                     SSP1CON3        equ	4043	;# 
  1272   000FCB                     SSPCON3         equ	4043	;# 
  1273   000FCC                     T1GCON          equ	4044	;# 
  1274   000FCD                     T1CON           equ	4045	;# 
  1275   000FCE                     TMR1            equ	4046	;# 
  1276   000FCE                     TMR1L           equ	4046	;# 
  1277   000FCF                     TMR1H           equ	4047	;# 
  1278   000FD0                     RCON            equ	4048	;# 
  1279   000FD1                     WDTCON          equ	4049	;# 
  1280   000FD2                     OSCCON2         equ	4050	;# 
  1281   000FD3                     OSCCON          equ	4051	;# 
  1282   000FD5                     T0CON           equ	4053	;# 
  1283   000FD6                     TMR0            equ	4054	;# 
  1284   000FD6                     TMR0L           equ	4054	;# 
  1285   000FD7                     TMR0H           equ	4055	;# 
  1286   000FD8                     STATUS          equ	4056	;# 
  1287   000FD9                     FSR2            equ	4057	;# 
  1288   000FD9                     FSR2L           equ	4057	;# 
  1289   000FDA                     FSR2H           equ	4058	;# 
  1290   000FDB                     PLUSW2          equ	4059	;# 
  1291   000FDC                     PREINC2         equ	4060	;# 
  1292   000FDD                     POSTDEC2        equ	4061	;# 
  1293   000FDE                     POSTINC2        equ	4062	;# 
  1294   000FDF                     INDF2           equ	4063	;# 
  1295   000FE0                     BSR             equ	4064	;# 
  1296   000FE1                     FSR1            equ	4065	;# 
  1297   000FE1                     FSR1L           equ	4065	;# 
  1298   000FE2                     FSR1H           equ	4066	;# 
  1299   000FE3                     PLUSW1          equ	4067	;# 
  1300   000FE4                     PREINC1         equ	4068	;# 
  1301   000FE5                     POSTDEC1        equ	4069	;# 
  1302   000FE6                     POSTINC1        equ	4070	;# 
  1303   000FE7                     INDF1           equ	4071	;# 
  1304   000FE8                     WREG            equ	4072	;# 
  1305   000FE9                     FSR0            equ	4073	;# 
  1306   000FE9                     FSR0L           equ	4073	;# 
  1307   000FEA                     FSR0H           equ	4074	;# 
  1308   000FEB                     PLUSW0          equ	4075	;# 
  1309   000FEC                     PREINC0         equ	4076	;# 
  1310   000FED                     POSTDEC0        equ	4077	;# 
  1311   000FEE                     POSTINC0        equ	4078	;# 
  1312   000FEF                     INDF0           equ	4079	;# 
  1313   000FF0                     INTCON3         equ	4080	;# 
  1314   000FF1                     INTCON2         equ	4081	;# 
  1315   000FF2                     INTCON          equ	4082	;# 
  1316   000FF3                     PROD            equ	4083	;# 
  1317   000FF3                     PRODL           equ	4083	;# 
  1318   000FF4                     PRODH           equ	4084	;# 
  1319   000FF5                     TABLAT          equ	4085	;# 
  1320   000FF6                     TBLPTR          equ	4086	;# 
  1321   000FF6                     TBLPTRL         equ	4086	;# 
  1322   000FF7                     TBLPTRH         equ	4087	;# 
  1323   000FF8                     TBLPTRU         equ	4088	;# 
  1324   000FF9                     PCLAT           equ	4089	;# 
  1325   000FF9                     PC              equ	4089	;# 
  1326   000FF9                     PCL             equ	4089	;# 
  1327   000FFA                     PCLATH          equ	4090	;# 
  1328   000FFB                     PCLATU          equ	4091	;# 
  1329   000FFC                     STKPTR          equ	4092	;# 
  1330   000FFD                     TOS             equ	4093	;# 
  1331   000FFD                     TOSL            equ	4093	;# 
  1332   000FFE                     TOSH            equ	4094	;# 
  1333   000FFF                     TOSU            equ	4095	;# 
  1334   000F38                     ANSELA          equ	3896	;# 
  1335   000F39                     ANSELB          equ	3897	;# 
  1336   000F3A                     ANSELC          equ	3898	;# 
  1337   000F3D                     PMD2            equ	3901	;# 
  1338   000F3E                     PMD1            equ	3902	;# 
  1339   000F3F                     PMD0            equ	3903	;# 
  1340   000F40                     VREFCON2        equ	3904	;# 
  1341   000F40                     DACCON1         equ	3904	;# 
  1342   000F41                     VREFCON1        equ	3905	;# 
  1343   000F41                     DACCON0         equ	3905	;# 
  1344   000F42                     VREFCON0        equ	3906	;# 
  1345   000F42                     FVRCON          equ	3906	;# 
  1346   000F43                     CTMUICON        equ	3907	;# 
  1347   000F43                     CTMUICONH       equ	3907	;# 
  1348   000F44                     CTMUCONL        equ	3908	;# 
  1349   000F44                     CTMUCON1        equ	3908	;# 
  1350   000F45                     CTMUCONH        equ	3909	;# 
  1351   000F45                     CTMUCON0        equ	3909	;# 
  1352   000F46                     SRCON1          equ	3910	;# 
  1353   000F47                     SRCON0          equ	3911	;# 
  1354   000F48                     CCPTMRS1        equ	3912	;# 
  1355   000F49                     CCPTMRS0        equ	3913	;# 
  1356   000F4A                     T6CON           equ	3914	;# 
  1357   000F4B                     PR6             equ	3915	;# 
  1358   000F4C                     TMR6            equ	3916	;# 
  1359   000F4D                     T5GCON          equ	3917	;# 
  1360   000F4E                     T5CON           equ	3918	;# 
  1361   000F4F                     TMR5            equ	3919	;# 
  1362   000F4F                     TMR5L           equ	3919	;# 
  1363   000F50                     TMR5H           equ	3920	;# 
  1364   000F51                     T4CON           equ	3921	;# 
  1365   000F52                     PR4             equ	3922	;# 
  1366   000F53                     TMR4            equ	3923	;# 
  1367   000F54                     CCP5CON         equ	3924	;# 
  1368   000F55                     CCPR5           equ	3925	;# 
  1369   000F55                     CCPR5L          equ	3925	;# 
  1370   000F56                     CCPR5H          equ	3926	;# 
  1371   000F57                     CCP4CON         equ	3927	;# 
  1372   000F58                     CCPR4           equ	3928	;# 
  1373   000F58                     CCPR4L          equ	3928	;# 
  1374   000F59                     CCPR4H          equ	3929	;# 
  1375   000F5A                     PSTR3CON        equ	3930	;# 
  1376   000F5B                     ECCP3AS         equ	3931	;# 
  1377   000F5B                     CCP3AS          equ	3931	;# 
  1378   000F5C                     PWM3CON         equ	3932	;# 
  1379   000F5D                     CCP3CON         equ	3933	;# 
  1380   000F5E                     CCPR3           equ	3934	;# 
  1381   000F5E                     CCPR3L          equ	3934	;# 
  1382   000F5F                     CCPR3H          equ	3935	;# 
  1383   000F60                     SLRCON          equ	3936	;# 
  1384   000F61                     WPUB            equ	3937	;# 
  1385   000F62                     IOCB            equ	3938	;# 
  1386   000F63                     PSTR2CON        equ	3939	;# 
  1387   000F64                     ECCP2AS         equ	3940	;# 
  1388   000F64                     CCP2AS          equ	3940	;# 
  1389   000F65                     PWM2CON         equ	3941	;# 
  1390   000F66                     CCP2CON         equ	3942	;# 
  1391   000F67                     CCPR2           equ	3943	;# 
  1392   000F67                     CCPR2L          equ	3943	;# 
  1393   000F68                     CCPR2H          equ	3944	;# 
  1394   000F69                     SSP2CON3        equ	3945	;# 
  1395   000F6A                     SSP2MSK         equ	3946	;# 
  1396   000F6B                     SSP2CON2        equ	3947	;# 
  1397   000F6C                     SSP2CON1        equ	3948	;# 
  1398   000F6D                     SSP2STAT        equ	3949	;# 
  1399   000F6E                     SSP2ADD         equ	3950	;# 
  1400   000F6F                     SSP2BUF         equ	3951	;# 
  1401   000F70                     BAUDCON2        equ	3952	;# 
  1402   000F70                     BAUD2CON        equ	3952	;# 
  1403   000F71                     RCSTA2          equ	3953	;# 
  1404   000F71                     RC2STA          equ	3953	;# 
  1405   000F72                     TXSTA2          equ	3954	;# 
  1406   000F72                     TX2STA          equ	3954	;# 
  1407   000F73                     TXREG2          equ	3955	;# 
  1408   000F73                     TX2REG          equ	3955	;# 
  1409   000F74                     RCREG2          equ	3956	;# 
  1410   000F74                     RC2REG          equ	3956	;# 
  1411   000F75                     SPBRG2          equ	3957	;# 
  1412   000F75                     SP2BRG          equ	3957	;# 
  1413   000F76                     SPBRGH2         equ	3958	;# 
  1414   000F76                     SP2BRGH         equ	3958	;# 
  1415   000F77                     CM2CON1         equ	3959	;# 
  1416   000F77                     CM12CON         equ	3959	;# 
  1417   000F78                     CM2CON0         equ	3960	;# 
  1418   000F78                     CM2CON          equ	3960	;# 
  1419   000F79                     CM1CON0         equ	3961	;# 
  1420   000F79                     CM1CON          equ	3961	;# 
  1421   000F7A                     PIE4            equ	3962	;# 
  1422   000F7B                     PIR4            equ	3963	;# 
  1423   000F7C                     IPR4            equ	3964	;# 
  1424   000F7D                     PIE5            equ	3965	;# 
  1425   000F7E                     PIR5            equ	3966	;# 
  1426   000F7F                     IPR5            equ	3967	;# 
  1427   000F80                     PORTA           equ	3968	;# 
  1428   000F81                     PORTB           equ	3969	;# 
  1429   000F82                     PORTC           equ	3970	;# 
  1430   000F84                     PORTE           equ	3972	;# 
  1431   000F89                     LATA            equ	3977	;# 
  1432   000F8A                     LATB            equ	3978	;# 
  1433   000F8B                     LATC            equ	3979	;# 
  1434   000F92                     TRISA           equ	3986	;# 
  1435   000F92                     DDRA            equ	3986	;# 
  1436   000F93                     TRISB           equ	3987	;# 
  1437   000F93                     DDRB            equ	3987	;# 
  1438   000F94                     TRISC           equ	3988	;# 
  1439   000F94                     DDRC            equ	3988	;# 
  1440   000F96                     TRISE           equ	3990	;# 
  1441   000F9B                     OSCTUNE         equ	3995	;# 
  1442   000F9C                     HLVDCON         equ	3996	;# 
  1443   000F9C                     LVDCON          equ	3996	;# 
  1444   000F9D                     PIE1            equ	3997	;# 
  1445   000F9E                     PIR1            equ	3998	;# 
  1446   000F9F                     IPR1            equ	3999	;# 
  1447   000FA0                     PIE2            equ	4000	;# 
  1448   000FA1                     PIR2            equ	4001	;# 
  1449   000FA2                     IPR2            equ	4002	;# 
  1450   000FA3                     PIE3            equ	4003	;# 
  1451   000FA4                     PIR3            equ	4004	;# 
  1452   000FA5                     IPR3            equ	4005	;# 
  1453   000FA6                     EECON1          equ	4006	;# 
  1454   000FA7                     EECON2          equ	4007	;# 
  1455   000FA8                     EEDATA          equ	4008	;# 
  1456   000FA9                     EEADR           equ	4009	;# 
  1457   000FAB                     RCSTA1          equ	4011	;# 
  1458   000FAB                     RCSTA           equ	4011	;# 
  1459   000FAB                     RC1STA          equ	4011	;# 
  1460   000FAC                     TXSTA1          equ	4012	;# 
  1461   000FAC                     TXSTA           equ	4012	;# 
  1462   000FAC                     TX1STA          equ	4012	;# 
  1463   000FAD                     TXREG1          equ	4013	;# 
  1464   000FAD                     TXREG           equ	4013	;# 
  1465   000FAD                     TX1REG          equ	4013	;# 
  1466   000FAE                     RCREG1          equ	4014	;# 
  1467   000FAE                     RCREG           equ	4014	;# 
  1468   000FAE                     RC1REG          equ	4014	;# 
  1469   000FAF                     SPBRG1          equ	4015	;# 
  1470   000FAF                     SPBRG           equ	4015	;# 
  1471   000FAF                     SP1BRG          equ	4015	;# 
  1472   000FB0                     SPBRGH1         equ	4016	;# 
  1473   000FB0                     SPBRGH          equ	4016	;# 
  1474   000FB0                     SP1BRGH         equ	4016	;# 
  1475   000FB1                     T3CON           equ	4017	;# 
  1476   000FB2                     TMR3            equ	4018	;# 
  1477   000FB2                     TMR3L           equ	4018	;# 
  1478   000FB3                     TMR3H           equ	4019	;# 
  1479   000FB4                     T3GCON          equ	4020	;# 
  1480   000FB6                     ECCP1AS         equ	4022	;# 
  1481   000FB6                     ECCPAS          equ	4022	;# 
  1482   000FB7                     PWM1CON         equ	4023	;# 
  1483   000FB7                     PWMCON          equ	4023	;# 
  1484   000FB8                     BAUDCON1        equ	4024	;# 
  1485   000FB8                     BAUDCON         equ	4024	;# 
  1486   000FB8                     BAUDCTL         equ	4024	;# 
  1487   000FB8                     BAUD1CON        equ	4024	;# 
  1488   000FB9                     PSTR1CON        equ	4025	;# 
  1489   000FB9                     PSTRCON         equ	4025	;# 
  1490   000FBA                     T2CON           equ	4026	;# 
  1491   000FBB                     PR2             equ	4027	;# 
  1492   000FBC                     TMR2            equ	4028	;# 
  1493   000FBD                     CCP1CON         equ	4029	;# 
  1494   000FBE                     CCPR1           equ	4030	;# 
  1495   000FBE                     CCPR1L          equ	4030	;# 
  1496   000FBF                     CCPR1H          equ	4031	;# 
  1497   000FC0                     ADCON2          equ	4032	;# 
  1498   000FC1                     ADCON1          equ	4033	;# 
  1499   000FC2                     ADCON0          equ	4034	;# 
  1500   000FC3                     ADRES           equ	4035	;# 
  1501   000FC3                     ADRESL          equ	4035	;# 
  1502   000FC4                     ADRESH          equ	4036	;# 
  1503   000FC5                     SSP1CON2        equ	4037	;# 
  1504   000FC5                     SSPCON2         equ	4037	;# 
  1505   000FC6                     SSP1CON1        equ	4038	;# 
  1506   000FC6                     SSPCON1         equ	4038	;# 
  1507   000FC7                     SSP1STAT        equ	4039	;# 
  1508   000FC7                     SSPSTAT         equ	4039	;# 
  1509   000FC8                     SSP1ADD         equ	4040	;# 
  1510   000FC8                     SSPADD          equ	4040	;# 
  1511   000FC9                     SSP1BUF         equ	4041	;# 
  1512   000FC9                     SSPBUF          equ	4041	;# 
  1513   000FCA                     SSP1MSK         equ	4042	;# 
  1514   000FCA                     SSPMSK          equ	4042	;# 
  1515   000FCB                     SSP1CON3        equ	4043	;# 
  1516   000FCB                     SSPCON3         equ	4043	;# 
  1517   000FCC                     T1GCON          equ	4044	;# 
  1518   000FCD                     T1CON           equ	4045	;# 
  1519   000FCE                     TMR1            equ	4046	;# 
  1520   000FCE                     TMR1L           equ	4046	;# 
  1521   000FCF                     TMR1H           equ	4047	;# 
  1522   000FD0                     RCON            equ	4048	;# 
  1523   000FD1                     WDTCON          equ	4049	;# 
  1524   000FD2                     OSCCON2         equ	4050	;# 
  1525   000FD3                     OSCCON          equ	4051	;# 
  1526   000FD5                     T0CON           equ	4053	;# 
  1527   000FD6                     TMR0            equ	4054	;# 
  1528   000FD6                     TMR0L           equ	4054	;# 
  1529   000FD7                     TMR0H           equ	4055	;# 
  1530   000FD8                     STATUS          equ	4056	;# 
  1531   000FD9                     FSR2            equ	4057	;# 
  1532   000FD9                     FSR2L           equ	4057	;# 
  1533   000FDA                     FSR2H           equ	4058	;# 
  1534   000FDB                     PLUSW2          equ	4059	;# 
  1535   000FDC                     PREINC2         equ	4060	;# 
  1536   000FDD                     POSTDEC2        equ	4061	;# 
  1537   000FDE                     POSTINC2        equ	4062	;# 
  1538   000FDF                     INDF2           equ	4063	;# 
  1539   000FE0                     BSR             equ	4064	;# 
  1540   000FE1                     FSR1            equ	4065	;# 
  1541   000FE1                     FSR1L           equ	4065	;# 
  1542   000FE2                     FSR1H           equ	4066	;# 
  1543   000FE3                     PLUSW1          equ	4067	;# 
  1544   000FE4                     PREINC1         equ	4068	;# 
  1545   000FE5                     POSTDEC1        equ	4069	;# 
  1546   000FE6                     POSTINC1        equ	4070	;# 
  1547   000FE7                     INDF1           equ	4071	;# 
  1548   000FE8                     WREG            equ	4072	;# 
  1549   000FE9                     FSR0            equ	4073	;# 
  1550   000FE9                     FSR0L           equ	4073	;# 
  1551   000FEA                     FSR0H           equ	4074	;# 
  1552   000FEB                     PLUSW0          equ	4075	;# 
  1553   000FEC                     PREINC0         equ	4076	;# 
  1554   000FED                     POSTDEC0        equ	4077	;# 
  1555   000FEE                     POSTINC0        equ	4078	;# 
  1556   000FEF                     INDF0           equ	4079	;# 
  1557   000FF0                     INTCON3         equ	4080	;# 
  1558   000FF1                     INTCON2         equ	4081	;# 
  1559   000FF2                     INTCON          equ	4082	;# 
  1560   000FF3                     PROD            equ	4083	;# 
  1561   000FF3                     PRODL           equ	4083	;# 
  1562   000FF4                     PRODH           equ	4084	;# 
  1563   000FF5                     TABLAT          equ	4085	;# 
  1564   000FF6                     TBLPTR          equ	4086	;# 
  1565   000FF6                     TBLPTRL         equ	4086	;# 
  1566   000FF7                     TBLPTRH         equ	4087	;# 
  1567   000FF8                     TBLPTRU         equ	4088	;# 
  1568   000FF9                     PCLAT           equ	4089	;# 
  1569   000FF9                     PC              equ	4089	;# 
  1570   000FF9                     PCL             equ	4089	;# 
  1571   000FFA                     PCLATH          equ	4090	;# 
  1572   000FFB                     PCLATU          equ	4091	;# 
  1573   000FFC                     STKPTR          equ	4092	;# 
  1574   000FFD                     TOS             equ	4093	;# 
  1575   000FFD                     TOSL            equ	4093	;# 
  1576   000FFE                     TOSH            equ	4094	;# 
  1577   000FFF                     TOSU            equ	4095	;# 
  1578   000F38                     ANSELA          equ	3896	;# 
  1579   000F39                     ANSELB          equ	3897	;# 
  1580   000F3A                     ANSELC          equ	3898	;# 
  1581   000F3D                     PMD2            equ	3901	;# 
  1582   000F3E                     PMD1            equ	3902	;# 
  1583   000F3F                     PMD0            equ	3903	;# 
  1584   000F40                     VREFCON2        equ	3904	;# 
  1585   000F40                     DACCON1         equ	3904	;# 
  1586   000F41                     VREFCON1        equ	3905	;# 
  1587   000F41                     DACCON0         equ	3905	;# 
  1588   000F42                     VREFCON0        equ	3906	;# 
  1589   000F42                     FVRCON          equ	3906	;# 
  1590   000F43                     CTMUICON        equ	3907	;# 
  1591   000F43                     CTMUICONH       equ	3907	;# 
  1592   000F44                     CTMUCONL        equ	3908	;# 
  1593   000F44                     CTMUCON1        equ	3908	;# 
  1594   000F45                     CTMUCONH        equ	3909	;# 
  1595   000F45                     CTMUCON0        equ	3909	;# 
  1596   000F46                     SRCON1          equ	3910	;# 
  1597   000F47                     SRCON0          equ	3911	;# 
  1598   000F48                     CCPTMRS1        equ	3912	;# 
  1599   000F49                     CCPTMRS0        equ	3913	;# 
  1600   000F4A                     T6CON           equ	3914	;# 
  1601   000F4B                     PR6             equ	3915	;# 
  1602   000F4C                     TMR6            equ	3916	;# 
  1603   000F4D                     T5GCON          equ	3917	;# 
  1604   000F4E                     T5CON           equ	3918	;# 
  1605   000F4F                     TMR5            equ	3919	;# 
  1606   000F4F                     TMR5L           equ	3919	;# 
  1607   000F50                     TMR5H           equ	3920	;# 
  1608   000F51                     T4CON           equ	3921	;# 
  1609   000F52                     PR4             equ	3922	;# 
  1610   000F53                     TMR4            equ	3923	;# 
  1611   000F54                     CCP5CON         equ	3924	;# 
  1612   000F55                     CCPR5           equ	3925	;# 
  1613   000F55                     CCPR5L          equ	3925	;# 
  1614   000F56                     CCPR5H          equ	3926	;# 
  1615   000F57                     CCP4CON         equ	3927	;# 
  1616   000F58                     CCPR4           equ	3928	;# 
  1617   000F58                     CCPR4L          equ	3928	;# 
  1618   000F59                     CCPR4H          equ	3929	;# 
  1619   000F5A                     PSTR3CON        equ	3930	;# 
  1620   000F5B                     ECCP3AS         equ	3931	;# 
  1621   000F5B                     CCP3AS          equ	3931	;# 
  1622   000F5C                     PWM3CON         equ	3932	;# 
  1623   000F5D                     CCP3CON         equ	3933	;# 
  1624   000F5E                     CCPR3           equ	3934	;# 
  1625   000F5E                     CCPR3L          equ	3934	;# 
  1626   000F5F                     CCPR3H          equ	3935	;# 
  1627   000F60                     SLRCON          equ	3936	;# 
  1628   000F61                     WPUB            equ	3937	;# 
  1629   000F62                     IOCB            equ	3938	;# 
  1630   000F63                     PSTR2CON        equ	3939	;# 
  1631   000F64                     ECCP2AS         equ	3940	;# 
  1632   000F64                     CCP2AS          equ	3940	;# 
  1633   000F65                     PWM2CON         equ	3941	;# 
  1634   000F66                     CCP2CON         equ	3942	;# 
  1635   000F67                     CCPR2           equ	3943	;# 
  1636   000F67                     CCPR2L          equ	3943	;# 
  1637   000F68                     CCPR2H          equ	3944	;# 
  1638   000F69                     SSP2CON3        equ	3945	;# 
  1639   000F6A                     SSP2MSK         equ	3946	;# 
  1640   000F6B                     SSP2CON2        equ	3947	;# 
  1641   000F6C                     SSP2CON1        equ	3948	;# 
  1642   000F6D                     SSP2STAT        equ	3949	;# 
  1643   000F6E                     SSP2ADD         equ	3950	;# 
  1644   000F6F                     SSP2BUF         equ	3951	;# 
  1645   000F70                     BAUDCON2        equ	3952	;# 
  1646   000F70                     BAUD2CON        equ	3952	;# 
  1647   000F71                     RCSTA2          equ	3953	;# 
  1648   000F71                     RC2STA          equ	3953	;# 
  1649   000F72                     TXSTA2          equ	3954	;# 
  1650   000F72                     TX2STA          equ	3954	;# 
  1651   000F73                     TXREG2          equ	3955	;# 
  1652   000F73                     TX2REG          equ	3955	;# 
  1653   000F74                     RCREG2          equ	3956	;# 
  1654   000F74                     RC2REG          equ	3956	;# 
  1655   000F75                     SPBRG2          equ	3957	;# 
  1656   000F75                     SP2BRG          equ	3957	;# 
  1657   000F76                     SPBRGH2         equ	3958	;# 
  1658   000F76                     SP2BRGH         equ	3958	;# 
  1659   000F77                     CM2CON1         equ	3959	;# 
  1660   000F77                     CM12CON         equ	3959	;# 
  1661   000F78                     CM2CON0         equ	3960	;# 
  1662   000F78                     CM2CON          equ	3960	;# 
  1663   000F79                     CM1CON0         equ	3961	;# 
  1664   000F79                     CM1CON          equ	3961	;# 
  1665   000F7A                     PIE4            equ	3962	;# 
  1666   000F7B                     PIR4            equ	3963	;# 
  1667   000F7C                     IPR4            equ	3964	;# 
  1668   000F7D                     PIE5            equ	3965	;# 
  1669   000F7E                     PIR5            equ	3966	;# 
  1670   000F7F                     IPR5            equ	3967	;# 
  1671   000F80                     PORTA           equ	3968	;# 
  1672   000F81                     PORTB           equ	3969	;# 
  1673   000F82                     PORTC           equ	3970	;# 
  1674   000F84                     PORTE           equ	3972	;# 
  1675   000F89                     LATA            equ	3977	;# 
  1676   000F8A                     LATB            equ	3978	;# 
  1677   000F8B                     LATC            equ	3979	;# 
  1678   000F92                     TRISA           equ	3986	;# 
  1679   000F92                     DDRA            equ	3986	;# 
  1680   000F93                     TRISB           equ	3987	;# 
  1681   000F93                     DDRB            equ	3987	;# 
  1682   000F94                     TRISC           equ	3988	;# 
  1683   000F94                     DDRC            equ	3988	;# 
  1684   000F96                     TRISE           equ	3990	;# 
  1685   000F9B                     OSCTUNE         equ	3995	;# 
  1686   000F9C                     HLVDCON         equ	3996	;# 
  1687   000F9C                     LVDCON          equ	3996	;# 
  1688   000F9D                     PIE1            equ	3997	;# 
  1689   000F9E                     PIR1            equ	3998	;# 
  1690   000F9F                     IPR1            equ	3999	;# 
  1691   000FA0                     PIE2            equ	4000	;# 
  1692   000FA1                     PIR2            equ	4001	;# 
  1693   000FA2                     IPR2            equ	4002	;# 
  1694   000FA3                     PIE3            equ	4003	;# 
  1695   000FA4                     PIR3            equ	4004	;# 
  1696   000FA5                     IPR3            equ	4005	;# 
  1697   000FA6                     EECON1          equ	4006	;# 
  1698   000FA7                     EECON2          equ	4007	;# 
  1699   000FA8                     EEDATA          equ	4008	;# 
  1700   000FA9                     EEADR           equ	4009	;# 
  1701   000FAB                     RCSTA1          equ	4011	;# 
  1702   000FAB                     RCSTA           equ	4011	;# 
  1703   000FAB                     RC1STA          equ	4011	;# 
  1704   000FAC                     TXSTA1          equ	4012	;# 
  1705   000FAC                     TXSTA           equ	4012	;# 
  1706   000FAC                     TX1STA          equ	4012	;# 
  1707   000FAD                     TXREG1          equ	4013	;# 
  1708   000FAD                     TXREG           equ	4013	;# 
  1709   000FAD                     TX1REG          equ	4013	;# 
  1710   000FAE                     RCREG1          equ	4014	;# 
  1711   000FAE                     RCREG           equ	4014	;# 
  1712   000FAE                     RC1REG          equ	4014	;# 
  1713   000FAF                     SPBRG1          equ	4015	;# 
  1714   000FAF                     SPBRG           equ	4015	;# 
  1715   000FAF                     SP1BRG          equ	4015	;# 
  1716   000FB0                     SPBRGH1         equ	4016	;# 
  1717   000FB0                     SPBRGH          equ	4016	;# 
  1718   000FB0                     SP1BRGH         equ	4016	;# 
  1719   000FB1                     T3CON           equ	4017	;# 
  1720   000FB2                     TMR3            equ	4018	;# 
  1721   000FB2                     TMR3L           equ	4018	;# 
  1722   000FB3                     TMR3H           equ	4019	;# 
  1723   000FB4                     T3GCON          equ	4020	;# 
  1724   000FB6                     ECCP1AS         equ	4022	;# 
  1725   000FB6                     ECCPAS          equ	4022	;# 
  1726   000FB7                     PWM1CON         equ	4023	;# 
  1727   000FB7                     PWMCON          equ	4023	;# 
  1728   000FB8                     BAUDCON1        equ	4024	;# 
  1729   000FB8                     BAUDCON         equ	4024	;# 
  1730   000FB8                     BAUDCTL         equ	4024	;# 
  1731   000FB8                     BAUD1CON        equ	4024	;# 
  1732   000FB9                     PSTR1CON        equ	4025	;# 
  1733   000FB9                     PSTRCON         equ	4025	;# 
  1734   000FBA                     T2CON           equ	4026	;# 
  1735   000FBB                     PR2             equ	4027	;# 
  1736   000FBC                     TMR2            equ	4028	;# 
  1737   000FBD                     CCP1CON         equ	4029	;# 
  1738   000FBE                     CCPR1           equ	4030	;# 
  1739   000FBE                     CCPR1L          equ	4030	;# 
  1740   000FBF                     CCPR1H          equ	4031	;# 
  1741   000FC0                     ADCON2          equ	4032	;# 
  1742   000FC1                     ADCON1          equ	4033	;# 
  1743   000FC2                     ADCON0          equ	4034	;# 
  1744   000FC3                     ADRES           equ	4035	;# 
  1745   000FC3                     ADRESL          equ	4035	;# 
  1746   000FC4                     ADRESH          equ	4036	;# 
  1747   000FC5                     SSP1CON2        equ	4037	;# 
  1748   000FC5                     SSPCON2         equ	4037	;# 
  1749   000FC6                     SSP1CON1        equ	4038	;# 
  1750   000FC6                     SSPCON1         equ	4038	;# 
  1751   000FC7                     SSP1STAT        equ	4039	;# 
  1752   000FC7                     SSPSTAT         equ	4039	;# 
  1753   000FC8                     SSP1ADD         equ	4040	;# 
  1754   000FC8                     SSPADD          equ	4040	;# 
  1755   000FC9                     SSP1BUF         equ	4041	;# 
  1756   000FC9                     SSPBUF          equ	4041	;# 
  1757   000FCA                     SSP1MSK         equ	4042	;# 
  1758   000FCA                     SSPMSK          equ	4042	;# 
  1759   000FCB                     SSP1CON3        equ	4043	;# 
  1760   000FCB                     SSPCON3         equ	4043	;# 
  1761   000FCC                     T1GCON          equ	4044	;# 
  1762   000FCD                     T1CON           equ	4045	;# 
  1763   000FCE                     TMR1            equ	4046	;# 
  1764   000FCE                     TMR1L           equ	4046	;# 
  1765   000FCF                     TMR1H           equ	4047	;# 
  1766   000FD0                     RCON            equ	4048	;# 
  1767   000FD1                     WDTCON          equ	4049	;# 
  1768   000FD2                     OSCCON2         equ	4050	;# 
  1769   000FD3                     OSCCON          equ	4051	;# 
  1770   000FD5                     T0CON           equ	4053	;# 
  1771   000FD6                     TMR0            equ	4054	;# 
  1772   000FD6                     TMR0L           equ	4054	;# 
  1773   000FD7                     TMR0H           equ	4055	;# 
  1774   000FD8                     STATUS          equ	4056	;# 
  1775   000FD9                     FSR2            equ	4057	;# 
  1776   000FD9                     FSR2L           equ	4057	;# 
  1777   000FDA                     FSR2H           equ	4058	;# 
  1778   000FDB                     PLUSW2          equ	4059	;# 
  1779   000FDC                     PREINC2         equ	4060	;# 
  1780   000FDD                     POSTDEC2        equ	4061	;# 
  1781   000FDE                     POSTINC2        equ	4062	;# 
  1782   000FDF                     INDF2           equ	4063	;# 
  1783   000FE0                     BSR             equ	4064	;# 
  1784   000FE1                     FSR1            equ	4065	;# 
  1785   000FE1                     FSR1L           equ	4065	;# 
  1786   000FE2                     FSR1H           equ	4066	;# 
  1787   000FE3                     PLUSW1          equ	4067	;# 
  1788   000FE4                     PREINC1         equ	4068	;# 
  1789   000FE5                     POSTDEC1        equ	4069	;# 
  1790   000FE6                     POSTINC1        equ	4070	;# 
  1791   000FE7                     INDF1           equ	4071	;# 
  1792   000FE8                     WREG            equ	4072	;# 
  1793   000FE9                     FSR0            equ	4073	;# 
  1794   000FE9                     FSR0L           equ	4073	;# 
  1795   000FEA                     FSR0H           equ	4074	;# 
  1796   000FEB                     PLUSW0          equ	4075	;# 
  1797   000FEC                     PREINC0         equ	4076	;# 
  1798   000FED                     POSTDEC0        equ	4077	;# 
  1799   000FEE                     POSTINC0        equ	4078	;# 
  1800   000FEF                     INDF0           equ	4079	;# 
  1801   000FF0                     INTCON3         equ	4080	;# 
  1802   000FF1                     INTCON2         equ	4081	;# 
  1803   000FF2                     INTCON          equ	4082	;# 
  1804   000FF3                     PROD            equ	4083	;# 
  1805   000FF3                     PRODL           equ	4083	;# 
  1806   000FF4                     PRODH           equ	4084	;# 
  1807   000FF5                     TABLAT          equ	4085	;# 
  1808   000FF6                     TBLPTR          equ	4086	;# 
  1809   000FF6                     TBLPTRL         equ	4086	;# 
  1810   000FF7                     TBLPTRH         equ	4087	;# 
  1811   000FF8                     TBLPTRU         equ	4088	;# 
  1812   000FF9                     PCLAT           equ	4089	;# 
  1813   000FF9                     PC              equ	4089	;# 
  1814   000FF9                     PCL             equ	4089	;# 
  1815   000FFA                     PCLATH          equ	4090	;# 
  1816   000FFB                     PCLATU          equ	4091	;# 
  1817   000FFC                     STKPTR          equ	4092	;# 
  1818   000FFD                     TOS             equ	4093	;# 
  1819   000FFD                     TOSL            equ	4093	;# 
  1820   000FFE                     TOSH            equ	4094	;# 
  1821   000FFF                     TOSU            equ	4095	;# 
  1822                           
  1823 ;; Function _INT0_DefaultInterruptHandler is unused but had its address taken
  1824   000000                     _INT0_DefaultInterruptHandler equ	0
  1825                           
  1826 ;; Function _INT1_DefaultInterruptHandler is unused but had its address taken
  1827   000000                     _INT1_DefaultInterruptHandler equ	0
  1828                           
  1829 ;; Function _INT2_DefaultInterruptHandler is unused but had its address taken
  1830   000000                     _INT2_DefaultInterruptHandler equ	0
  1831                           
  1832 ;; Function _TMR1_DefaultOverflowCallback is unused but had its address taken
  1833   000000                     _TMR1_DefaultOverflowCallback equ	0
  1834                           
  1835 ;; Function _TMR1_DefaultGateCallback is unused but had its address taken
  1836   000000                     _TMR1_DefaultGateCallback equ	0
  1837                           
  1838 ;; Function _TMR0_DefaultOverflowCallback is unused but had its address taken
  1839   000000                     _TMR0_DefaultOverflowCallback equ	0
  1840                           
  1841                           	psect	idataCOMRAM
  1842   000906                     __pidataCOMRAM:
  1843                           	callstack 0
  1844                           
  1845                           ;initializer for main@F5836
  1846   000906  3240               	dw	12864
  1847   000908  2F70               	dw	12144
  1848   00090A  2CD0               	dw	11472
  1849   00090C  2A40               	dw	10816
  1850   00090E  27E0               	dw	10208
  1851   000910  25A0               	dw	9632
  1852   000912  2380               	dw	9088
  1853   000914  2190               	dw	8592
  1854   000916  1FB0               	dw	8112
  1855   000918  1DE0               	dw	7648
  1856   00091A  1C40               	dw	7232
  1857   00091C  1AA0               	dw	6816
  1858   00091E  1920               	dw	6432
  1859   000920  17C0               	dw	6080
  1860   000922  1660               	dw	5728
  1861   000924  1520               	dw	5408
  1862   000926  13F0               	dw	5104
  1863   000928  12D0               	dw	4816
  1864   00092A  11D0               	dw	4560
  1865   00092C  10C0               	dw	4288
  1866   00092E  0FD0               	dw	4048
  1867   000930  0EF0               	dw	3824
  1868   000932  0E20               	dw	3616
  1869   000934  0D50               	dw	3408
  1870                           
  1871                           	psect	idataBANK0
  1872   0007E6                     __pidataBANK0:
  1873                           	callstack 0
  1874                           
  1875                           ;initializer for main@F5838
  1876   0007E6  0010               	dw	16
  1877   0007E8  0010               	dw	16
  1878   0007EA  000B               	dw	11
  1879   0007EC  000B               	dw	11
  1880   0007EE  000D               	dw	13
  1881   0007F0  000D               	dw	13
  1882   0007F2  000B               	dw	11
  1883   0007F4  0009               	dw	9
  1884   0007F6  0009               	dw	9
  1885   0007F8  0008               	dw	8
  1886   0007FA  0008               	dw	8
  1887   0007FC  0006               	dw	6
  1888   0007FE  0006               	dw	6
  1889   000800  0010               	dw	16
  1890   000802  000B               	dw	11
  1891   000804  000B               	dw	11
  1892   000806  0009               	dw	9
  1893   000808  0009               	dw	9
  1894   00080A  0008               	dw	8
  1895   00080C  0008               	dw	8
  1896   00080E  0006               	dw	6
  1897   000810  000B               	dw	11
  1898   000812  000B               	dw	11
  1899   000814  0009               	dw	9
  1900   000816  0009               	dw	9
  1901   000818  0008               	dw	8
  1902   00081A  0008               	dw	8
  1903   00081C  0006               	dw	6
  1904   00081E  0010               	dw	16
  1905   000820  0010               	dw	16
  1906   000822  000B               	dw	11
  1907   000824  000B               	dw	11
  1908   000826  000D               	dw	13
  1909   000828  000D               	dw	13
  1910   00082A  000B               	dw	11
  1911   00082C  0009               	dw	9
  1912   00082E  0009               	dw	9
  1913   000830  0008               	dw	8
  1914   000832  0008               	dw	8
  1915   000834  0006               	dw	6
  1916   000836  0006               	dw	6
  1917   000838  0010               	dw	16
  1918                           
  1919                           	psect	idataBANK2
  1920   00083A                     __pidataBANK2:
  1921                           	callstack 0
  1922                           
  1923                           ;initializer for main@F5840
  1924   00083A  3D09               	dw	15625
  1925   00083C  3D09               	dw	15625
  1926   00083E  3D09               	dw	15625
  1927   000840  3D09               	dw	15625
  1928   000842  3D09               	dw	15625
  1929   000844  3D09               	dw	15625
  1930   000846  7A12               	dw	31250
  1931   000848  3D09               	dw	15625
  1932   00084A  3D09               	dw	15625
  1933   00084C  3D09               	dw	15625
  1934   00084E  3D09               	dw	15625
  1935   000850  3D09               	dw	15625
  1936   000852  3D09               	dw	15625
  1937   000854  7A12               	dw	31250
  1938   000856  3D09               	dw	15625
  1939   000858  3D09               	dw	15625
  1940   00085A  3D09               	dw	15625
  1941   00085C  3D09               	dw	15625
  1942   00085E  3D09               	dw	15625
  1943   000860  3D09               	dw	15625
  1944   000862  7A12               	dw	31250
  1945   000864  3D09               	dw	15625
  1946   000866  3D09               	dw	15625
  1947   000868  3D09               	dw	15625
  1948   00086A  3D09               	dw	15625
  1949   00086C  3D09               	dw	15625
  1950   00086E  3D09               	dw	15625
  1951   000870  7A12               	dw	31250
  1952   000872  3D09               	dw	15625
  1953   000874  3D09               	dw	15625
  1954   000876  3D09               	dw	15625
  1955   000878  3D09               	dw	15625
  1956   00087A  3D09               	dw	15625
  1957   00087C  3D09               	dw	15625
  1958   00087E  7A12               	dw	31250
  1959   000880  3D09               	dw	15625
  1960   000882  3D09               	dw	15625
  1961   000884  3D09               	dw	15625
  1962   000886  3D09               	dw	15625
  1963   000888  3D09               	dw	15625
  1964   00088A  3D09               	dw	15625
  1965   00088C  7A12               	dw	31250
  1966                           
  1967                           	psect	nvCOMRAM
  1968   000031                     __pnvCOMRAM:
  1969                           	callstack 0
  1970   000031                     _TMR0_OverflowCallback:
  1971                           	callstack 0
  1972   000031                     	ds	2
  1973   000033                     _TMR1_GateCallback:
  1974                           	callstack 0
  1975   000033                     	ds	2
  1976   000035                     _TMR1_OverflowCallback:
  1977                           	callstack 0
  1978   000035                     	ds	2
  1979   000037                     _INT2_InterruptHandler:
  1980                           	callstack 0
  1981   000037                     	ds	2
  1982   000039                     _INT1_InterruptHandler:
  1983                           	callstack 0
  1984   000039                     	ds	2
  1985   00003B                     _INT0_InterruptHandler:
  1986                           	callstack 0
  1987   00003B                     	ds	2
  1988   000F3D                     _PMD2           set	3901
  1989   000F3E                     _PMD1           set	3902
  1990   000F3F                     _PMD0           set	3903
  1991   000F3A                     _ANSELC         set	3898
  1992   000F39                     _ANSELB         set	3897
  1993   000F38                     _ANSELA         set	3896
  1994   000FD5                     _T0CON          set	4053
  1995   000FD6                     _TMR0L          set	4054
  1996   000FD7                     _TMR0H          set	4055
  1997   000FD5                     _T0CONbits      set	4053
  1998   000F8A                     _LATBbits       set	3978
  1999   000F80                     _PORTAbits      set	3968
  2000   000FCC                     _T1GCONbits     set	4044
  2001   000FA3                     _PIE3bits       set	4003
  2002   000F9D                     _PIE1bits       set	3997
  2003   000FCD                     _T1CON          set	4045
  2004   000FA4                     _PIR3bits       set	4004
  2005   000F9E                     _PIR1bits       set	3998
  2006   000FCC                     _T1GCON         set	4044
  2007   000FCE                     _TMR1L          set	4046
  2008   000FCF                     _TMR1H          set	4047
  2009   000FCD                     _T1CONbits      set	4045
  2010   000FF0                     _INTCON3bits    set	4080
  2011   000FF1                     _INTCON2bits    set	4081
  2012   000FD0                     _RCONbits       set	4048
  2013   000FF2                     _INTCONbits     set	4082
  2014   000F62                     _IOCB           set	3938
  2015   000F61                     _WPUB           set	3937
  2016   000F96                     _TRISE          set	3990
  2017   000F94                     _TRISC          set	3988
  2018   000F93                     _TRISB          set	3987
  2019   000F92                     _TRISA          set	3986
  2020   000F8B                     _LATC           set	3979
  2021   000F8A                     _LATB           set	3978
  2022   000F89                     _LATA           set	3977
  2023   000F9B                     _OSCTUNE        set	3995
  2024   000FD2                     _OSCCON2        set	4050
  2025   000FD3                     _OSCCON         set	4051
  2026                           
  2027                           ; #config settings
  2028                           
  2029                           	psect	cinit
  2030   000774                     __pcinit:
  2031                           	callstack 0
  2032   000774                     start_initialization:
  2033                           	callstack 0
  2034   000774                     __initialization:
  2035                           	callstack 0
  2036                           
  2037                           ; Initialize objects allocated to BANK2 (84 bytes)
  2038                           ; load TBLPTR registers with __pidataBANK2
  2039   000774  0E3A               	movlw	low __pidataBANK2
  2040   000776  6EF6               	movwf	tblptrl,c
  2041   000778  0E08               	movlw	high __pidataBANK2
  2042   00077A  6EF7               	movwf	tblptrh,c
  2043   00077C  0E00               	movlw	low (__pidataBANK2 shr (0+16))
  2044   00077E  6EF8               	movwf	tblptru,c
  2045   000780  EE02  F000         	lfsr	0,__pdataBANK2
  2046   000784  EE10 F054          	lfsr	1,84
  2047   000788                     copy_data0:
  2048   000788  0009               	tblrd		*+
  2049   00078A  CFF5 FFEE          	movff	tablat,postinc0
  2050   00078E  50E5               	movf	postdec1,w,c
  2051   000790  50E1               	movf	fsr1l,w,c
  2052   000792  E1FA               	bnz	copy_data0
  2053                           
  2054                           ; Initialize objects allocated to BANK0 (84 bytes)
  2055                           ; load TBLPTR registers with __pidataBANK0
  2056   000794  0EE6               	movlw	low __pidataBANK0
  2057   000796  6EF6               	movwf	tblptrl,c
  2058   000798  0E07               	movlw	high __pidataBANK0
  2059   00079A  6EF7               	movwf	tblptrh,c
  2060   00079C  0E00               	movlw	low (__pidataBANK0 shr (0+16))
  2061   00079E  6EF8               	movwf	tblptru,c
  2062   0007A0  EE00  F060         	lfsr	0,__pdataBANK0
  2063   0007A4  EE10 F054          	lfsr	1,84
  2064   0007A8                     copy_data1:
  2065   0007A8  0009               	tblrd		*+
  2066   0007AA  CFF5 FFEE          	movff	tablat,postinc0
  2067   0007AE  50E5               	movf	postdec1,w,c
  2068   0007B0  50E1               	movf	fsr1l,w,c
  2069   0007B2  E1FA               	bnz	copy_data1
  2070                           
  2071                           ; Initialize objects allocated to COMRAM (48 bytes)
  2072                           ; load TBLPTR registers with __pidataCOMRAM
  2073   0007B4  0E06               	movlw	low __pidataCOMRAM
  2074   0007B6  6EF6               	movwf	tblptrl,c
  2075   0007B8  0E09               	movlw	high __pidataCOMRAM
  2076   0007BA  6EF7               	movwf	tblptrh,c
  2077   0007BC  0E00               	movlw	low (__pidataCOMRAM shr (0+16))
  2078   0007BE  6EF8               	movwf	tblptru,c
  2079   0007C0  EE00  F001         	lfsr	0,__pdataCOMRAM
  2080   0007C4  EE10 F030          	lfsr	1,48
  2081   0007C8                     copy_data2:
  2082   0007C8  0009               	tblrd		*+
  2083   0007CA  CFF5 FFEE          	movff	tablat,postinc0
  2084   0007CE  50E5               	movf	postdec1,w,c
  2085   0007D0  50E1               	movf	fsr1l,w,c
  2086   0007D2  E1FA               	bnz	copy_data2
  2087                           
  2088                           ; Clear objects allocated to COMRAM (4 bytes)
  2089   0007D4  6A47               	clrf	(__pbssCOMRAM+3)& (0+255),c
  2090   0007D6  6A46               	clrf	(__pbssCOMRAM+2)& (0+255),c
  2091   0007D8  6A45               	clrf	(__pbssCOMRAM+1)& (0+255),c
  2092   0007DA  6A44               	clrf	__pbssCOMRAM& (0+255),c
  2093   0007DC                     end_of_initialization:
  2094                           	callstack 0
  2095   0007DC                     __end_of__initialization:
  2096                           	callstack 0
  2097   0007DC  0E00               	movlw	low (__Lmediumconst shr (0+16))
  2098   0007DE  6EF8               	movwf	tblptru,c
  2099   0007E0  0100               	movlb	0
  2100   0007E2  EF01  F003         	goto	_main	;jump to C main() function
  2101                           
  2102                           	psect	bssCOMRAM
  2103   000044                     __pbssCOMRAM:
  2104                           	callstack 0
  2105   000044                     _tmr0PeriodCount:
  2106                           	callstack 0
  2107   000044                     	ds	2
  2108   000046                     _timer1ReloadVal:
  2109                           	callstack 0
  2110   000046                     	ds	2
  2111                           
  2112                           	psect	dataCOMRAM
  2113   000001                     __pdataCOMRAM:
  2114                           	callstack 0
  2115   000001                     main@F5836:
  2116                           	callstack 0
  2117   000001                     	ds	48
  2118                           
  2119                           	psect	dataBANK0
  2120   000060                     __pdataBANK0:
  2121                           	callstack 0
  2122   000060                     main@F5838:
  2123                           	callstack 0
  2124   000060                     	ds	84
  2125                           
  2126                           	psect	dataBANK2
  2127   000200                     __pdataBANK2:
  2128                           	callstack 0
  2129   000200                     main@F5840:
  2130                           	callstack 0
  2131   000200                     	ds	84
  2132                           
  2133                           	psect	cstackBANK1
  2134   000100                     __pcstackBANK1:
  2135                           	callstack 0
  2136   000100                     main@notes:
  2137                           	callstack 0
  2138                           
  2139                           ; 84 bytes @ 0x0
  2140   000100                     	ds	84
  2141   000154                     main@durations:
  2142                           	callstack 0
  2143                           
  2144                           ; 84 bytes @ 0x54
  2145   000154                     	ds	84
  2146   0001A8                     main@scale:
  2147                           	callstack 0
  2148                           
  2149                           ; 48 bytes @ 0xA8
  2150   0001A8                     	ds	48
  2151   0001D8                     main@i:
  2152                           	callstack 0
  2153                           
  2154                           ; 2 bytes @ 0xD8
  2155   0001D8                     	ds	2
  2156                           
  2157                           	psect	cstackCOMRAM
  2158   00003D                     __pcstackCOMRAM:
  2159                           	callstack 0
  2160   00003D                     INT0_SetInterruptHandler@InterruptHandler:
  2161                           	callstack 0
  2162   00003D                     INT1_SetInterruptHandler@InterruptHandler:
  2163                           	callstack 0
  2164   00003D                     INT2_SetInterruptHandler@InterruptHandler:
  2165                           	callstack 0
  2166   00003D                     TMR1_CounterSet@timerVal:
  2167                           	callstack 0
  2168   00003D                     TMR0_CounterSet@counterValue:
  2169                           	callstack 0
  2170   00003D                     TMR0_OverflowCallbackRegister@callbackHandler:
  2171                           	callstack 0
  2172   00003D                     ??_TMR1_Initialize:
  2173   00003D                     
  2174                           ; 1 bytes @ 0x0
  2175   00003D                     	ds	2
  2176   00003F                     TMR1_CounterSet@onState:
  2177                           	callstack 0
  2178   00003F                     
  2179                           ; 1 bytes @ 0x2
  2180   00003F                     	ds	1
  2181   000040                     ??_main:
  2182                           
  2183                           ; 1 bytes @ 0x3
  2184   000040                     	ds	4
  2185                           
  2186 ;;
  2187 ;;Main: autosize = 0, tempsize = 4, incstack = 0, save=0
  2188 ;;
  2189 ;; *************** function _main *****************
  2190 ;; Defined at:
  2191 ;;		line 48 in file "main.c"
  2192 ;; Parameters:    Size  Location     Type
  2193 ;;		None
  2194 ;; Auto vars:     Size  Location     Type
  2195 ;;  i               2  216[BANK1 ] int 
  2196 ;;  durations      84   84[BANK1 ] unsigned short [42]
  2197 ;;  notes          84    0[BANK1 ] unsigned short [42]
  2198 ;;  scale          48  168[BANK1 ] unsigned short [24]
  2199 ;; Return value:  Size  Location     Type
  2200 ;;                  1    wreg      void 
  2201 ;; Registers used:
  2202 ;;		wreg, fsr1l, fsr1h, fsr2l, fsr2h, status,2, status,0, cstack
  2203 ;; Tracked objects:
  2204 ;;		On entry : 0/0
  2205 ;;		On exit  : 0/0
  2206 ;;		Unchanged: 0/0
  2207 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2208 ;;      Params:         0       0       0       0       0       0       0
  2209 ;;      Locals:         0       0     218       0       0       0       0
  2210 ;;      Temps:          4       0       0       0       0       0       0
  2211 ;;      Totals:         4       0     218       0       0       0       0
  2212 ;;Total ram usage:      222 bytes
  2213 ;; Hardware stack levels required when called: 3
  2214 ;; This function calls:
  2215 ;;		_SYSTEM_Initialize
  2216 ;;		_TMR0_CounterSet
  2217 ;;		_TMR0_OverflowStatusClear
  2218 ;;		_TMR0_OverflowStatusGet
  2219 ;;		_TMR1_CounterSet
  2220 ;;		_TMR1_OverflowStatusClear
  2221 ;;		_TMR1_OverflowStatusGet
  2222 ;; This function is called by:
  2223 ;;		Startup code after reset
  2224 ;; This function uses a non-reentrant model
  2225 ;;
  2226                           
  2227                           	psect	text0
  2228   000602                     __ptext0:
  2229                           	callstack 0
  2230   000602                     _main:
  2231                           	callstack 28
  2232   000602                     
  2233                           ;main.c: 50:     uint16_t scale[2 * 12] = {
  2234   000602  EE20  F001         	lfsr	2,main@F5836
  2235   000606  EE11  F0A8         	lfsr	1,main@scale
  2236   00060A  0E2F               	movlw	47
  2237   00060C                     u421:
  2238   00060C  CFDB FFE3          	movff	plusw2,plusw1
  2239   000610  06E8               	decf	wreg,f,c
  2240   000612  E2FC               	bc	u421
  2241                           
  2242                           ;main.c: 77:     uint16_t notes[42] = {
  2243   000614  EE20  F060         	lfsr	2,main@F5838
  2244   000618  EE11  F000         	lfsr	1,main@notes
  2245   00061C  0E53               	movlw	83
  2246   00061E                     u431:
  2247   00061E  CFDB FFE3          	movff	plusw2,plusw1
  2248   000622  06E8               	decf	wreg,f,c
  2249   000624  E2FC               	bc	u431
  2250                           
  2251                           ;main.c: 86:     uint16_t durations[42] = {
  2252   000626  EE22  F000         	lfsr	2,main@F5840
  2253   00062A  EE11  F054         	lfsr	1,main@durations
  2254   00062E  0E53               	movlw	83
  2255   000630                     u441:
  2256   000630  CFDB FFE3          	movff	plusw2,plusw1
  2257   000634  06E8               	decf	wreg,f,c
  2258   000636  E2FC               	bc	u441
  2259   000638                     
  2260                           ;main.c: 96:     SYSTEM_Initialize();
  2261   000638  ECD8  F004         	call	_SYSTEM_Initialize	;wreg free
  2262   00063C                     l1399:
  2263                           
  2264                           ;main.c: 99:         if (PORTAbits.RA2 == 0) {
  2265   00063C  B480               	btfsc	128,2,c	;volatile
  2266   00063E  EF23  F003         	goto	u451
  2267   000642  EF25  F003         	goto	u450
  2268   000646                     u451:
  2269   000646  EF1E  F003         	goto	l1399
  2270   00064A                     u450:
  2271   00064A                     l269:
  2272   00064A  A480               	btfss	128,2,c	;volatile
  2273   00064C  EF2A  F003         	goto	u461
  2274   000650  EF2C  F003         	goto	u460
  2275   000654                     u461:
  2276   000654  EF25  F003         	goto	l269
  2277   000658                     u460:
  2278   000658                     
  2279                           ;main.c: 101:             for (int i = 0; i < 42; i++) {
  2280   000658  0E00               	movlw	0
  2281   00065A  0101               	movlb	1	; () banked
  2282   00065C  6FD9               	movwf	(main@i+1)& (0+255),b
  2283   00065E  0E00               	movlw	0
  2284   000660  6FD8               	movwf	main@i& (0+255),b
  2285   000662                     l1409:
  2286                           
  2287                           ; BSR set to: 1
  2288                           ;main.c: 102:                 TMR0_OverflowStatusClear();
  2289   000662  EC20  F005         	call	_TMR0_OverflowStatusClear	;wreg free
  2290   000666                     
  2291                           ;main.c: 103:                 TMR0_CounterSet((65535U) - durations[i]);
  2292   000666  90D8               	bcf	status,0,c
  2293   000668  0101               	movlb	1	; () banked
  2294   00066A  35D8               	rlcf	main@i& (0+255),w,b
  2295   00066C  6ED9               	movwf	fsr2l,c
  2296   00066E  35D9               	rlcf	(main@i+1)& (0+255),w,b
  2297   000670  6EDA               	movwf	fsr2h,c
  2298   000672  0E54               	movlw	low main@durations
  2299   000674  26D9               	addwf	fsr2l,f,c
  2300   000676  0E01               	movlw	high main@durations
  2301   000678  22DA               	addwfc	fsr2h,f,c
  2302   00067A  CFDE F040          	movff	postinc2,??_main
  2303   00067E  CFDD F041          	movff	postdec2,??_main+1
  2304   000682  1C40               	comf	??_main^0,w,c
  2305   000684  6E3D               	movwf	TMR0_CounterSet@counterValue^0,c
  2306   000686  1C41               	comf	(??_main+1)^0,w,c
  2307   000688  6E3E               	movwf	(TMR0_CounterSet@counterValue+1)^0,c
  2308   00068A  EC00  F005         	call	_TMR0_CounterSet	;wreg free
  2309                           
  2310                           ;main.c: 104:                 while (TMR0_OverflowStatusGet() == 0) {
  2311   00068E  EF88  F003         	goto	l1421
  2312   000692                     l1413:
  2313                           
  2314                           ;main.c: 105:                     TMR1_OverflowStatusClear();
  2315   000692  EC1E  F005         	call	_TMR1_OverflowStatusClear	;wreg free
  2316   000696                     
  2317                           ;main.c: 106:                     TMR1_CounterSet((65535U) - scale[notes[i]]);
  2318   000696  90D8               	bcf	status,0,c
  2319   000698  0101               	movlb	1	; () banked
  2320   00069A  35D8               	rlcf	main@i& (0+255),w,b
  2321   00069C  6ED9               	movwf	fsr2l,c
  2322   00069E  35D9               	rlcf	(main@i+1)& (0+255),w,b
  2323   0006A0  6EDA               	movwf	fsr2h,c
  2324   0006A2  0E00               	movlw	low main@notes
  2325   0006A4  26D9               	addwf	fsr2l,f,c
  2326   0006A6  0E01               	movlw	high main@notes
  2327   0006A8  22DA               	addwfc	fsr2h,f,c
  2328   0006AA  CFDE F040          	movff	postinc2,??_main
  2329   0006AE  CFDD F041          	movff	postdec2,??_main+1
  2330   0006B2  90D8               	bcf	status,0,c
  2331   0006B4  3640               	rlcf	??_main^0,f,c
  2332   0006B6  3641               	rlcf	(??_main+1)^0,f,c
  2333   0006B8  0EA8               	movlw	low main@scale
  2334   0006BA  2440               	addwf	??_main^0,w,c
  2335   0006BC  6ED9               	movwf	fsr2l,c
  2336   0006BE  0E01               	movlw	high main@scale
  2337   0006C0  2041               	addwfc	(??_main+1)^0,w,c
  2338   0006C2  6EDA               	movwf	fsr2h,c
  2339   0006C4  CFDE F042          	movff	postinc2,??_main+2
  2340   0006C8  CFDD F043          	movff	postdec2,??_main+3
  2341   0006CC  1C42               	comf	(??_main+2)^0,w,c
  2342   0006CE  6E3D               	movwf	TMR1_CounterSet@timerVal^0,c
  2343   0006D0  1C43               	comf	(??_main+3)^0,w,c
  2344   0006D2  6E3E               	movwf	(TMR1_CounterSet@timerVal+1)^0,c
  2345   0006D4  EC47  F004         	call	_TMR1_CounterSet	;wreg free
  2346   0006D8                     l1417:
  2347   0006D8  ECE5  F004         	call	_TMR1_OverflowStatusGet	;wreg free
  2348   0006DC  0900               	iorlw	0
  2349   0006DE  B4D8               	btfsc	status,2,c
  2350   0006E0  EF74  F003         	goto	u471
  2351   0006E4  EF76  F003         	goto	u470
  2352   0006E8                     u471:
  2353   0006E8  EF6C  F003         	goto	l1417
  2354   0006EC                     u470:
  2355   0006EC  BA8A               	btfsc	138,5,c	;volatile
  2356   0006EE  EF7B  F003         	goto	u481
  2357   0006F2  EF7E  F003         	goto	u480
  2358   0006F6                     u481:
  2359   0006F6  0E01               	movlw	1
  2360   0006F8  EF7F  F003         	goto	u486
  2361   0006FC                     u480:
  2362   0006FC  0E00               	movlw	0
  2363   0006FE                     u486:
  2364   0006FE  0AFF               	xorlw	255
  2365   000700  6E40               	movwf	??_main^0,c
  2366   000702  3A40               	swapf	??_main^0,f,c
  2367   000704  4640               	rlncf	??_main^0,f,c
  2368   000706  508A               	movf	138,w,c	;volatile
  2369   000708  1840               	xorwf	??_main^0,w,c
  2370   00070A  0BDF               	andlw	-33
  2371   00070C  1840               	xorwf	??_main^0,w,c
  2372   00070E  6E8A               	movwf	138,c	;volatile
  2373   000710                     l1421:
  2374                           
  2375                           ;main.c: 104:                 while (TMR0_OverflowStatusGet() == 0) {
  2376   000710  ECEF  F004         	call	_TMR0_OverflowStatusGet	;wreg free
  2377   000714  0900               	iorlw	0
  2378   000716  B4D8               	btfsc	status,2,c
  2379   000718  EF90  F003         	goto	u491
  2380   00071C  EF92  F003         	goto	u490
  2381   000720                     u491:
  2382   000720  EF49  F003         	goto	l1413
  2383   000724                     u490:
  2384   000724  9A8A               	bcf	138,5,c	;volatile
  2385   000726                     
  2386                           ;main.c: 111:                 TMR0_OverflowStatusClear();
  2387   000726  EC20  F005         	call	_TMR0_OverflowStatusClear	;wreg free
  2388   00072A                     
  2389                           ;main.c: 112:                 TMR0_CounterSet((65535U) - 1953);
  2390   00072A  0EF8               	movlw	248
  2391   00072C  6E3E               	movwf	(TMR0_CounterSet@counterValue+1)^0,c
  2392   00072E  0E5E               	movlw	94
  2393   000730  6E3D               	movwf	TMR0_CounterSet@counterValue^0,c
  2394   000732  EC00  F005         	call	_TMR0_CounterSet	;wreg free
  2395   000736                     l1427:
  2396   000736  ECEF  F004         	call	_TMR0_OverflowStatusGet	;wreg free
  2397   00073A  0900               	iorlw	0
  2398   00073C  B4D8               	btfsc	status,2,c
  2399   00073E  EFA3  F003         	goto	u501
  2400   000742  EFA5  F003         	goto	u500
  2401   000746                     u501:
  2402   000746  EF9B  F003         	goto	l1427
  2403   00074A                     u500:
  2404   00074A                     
  2405                           ;main.c: 114:             }
  2406   00074A  0101               	movlb	1	; () banked
  2407   00074C  4BD8               	infsnz	main@i& (0+255),f,b
  2408   00074E  2BD9               	incf	(main@i+1)& (0+255),f,b
  2409   000750                     
  2410                           ; BSR set to: 1
  2411   000750  BFD9               	btfsc	(main@i+1)& (0+255),7,b
  2412   000752  EFB4  F003         	goto	u511
  2413   000756  51D9               	movf	(main@i+1)& (0+255),w,b
  2414   000758  E109               	bnz	u510
  2415   00075A  0E2A               	movlw	42
  2416   00075C  5DD8               	subwf	main@i& (0+255),w,b
  2417   00075E  A0D8               	btfss	status,0,c
  2418   000760  EFB4  F003         	goto	u511
  2419   000764  EFB6  F003         	goto	u510
  2420   000768                     u511:
  2421   000768  EF31  F003         	goto	l1409
  2422   00076C                     u510:
  2423   00076C  EF1E  F003         	goto	l1399
  2424   000770  EFFE  F03F         	goto	start
  2425   000774                     __end_of_main:
  2426                           	callstack 0
  2427                           
  2428 ;; *************** function _TMR1_OverflowStatusGet *****************
  2429 ;; Defined at:
  2430 ;;		line 173 in file "mcc_generated_files/timer/src/tmr1.c"
  2431 ;; Parameters:    Size  Location     Type
  2432 ;;		None
  2433 ;; Auto vars:     Size  Location     Type
  2434 ;;		None
  2435 ;; Return value:  Size  Location     Type
  2436 ;;                  1    wreg      _Bool 
  2437 ;; Registers used:
  2438 ;;		wreg
  2439 ;; Tracked objects:
  2440 ;;		On entry : 0/0
  2441 ;;		On exit  : 0/0
  2442 ;;		Unchanged: 0/0
  2443 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2444 ;;      Params:         0       0       0       0       0       0       0
  2445 ;;      Locals:         0       0       0       0       0       0       0
  2446 ;;      Temps:          0       0       0       0       0       0       0
  2447 ;;      Totals:         0       0       0       0       0       0       0
  2448 ;;Total ram usage:        0 bytes
  2449 ;; Hardware stack levels used: 1
  2450 ;; This function calls:
  2451 ;;		Nothing
  2452 ;; This function is called by:
  2453 ;;		_main
  2454 ;; This function uses a non-reentrant model
  2455 ;;
  2456                           
  2457                           	psect	text1
  2458   0009CA                     __ptext1:
  2459                           	callstack 0
  2460   0009CA                     _TMR1_OverflowStatusGet:
  2461                           	callstack 30
  2462   0009CA                     
  2463                           ;mcc_generated_files/timer/src/tmr1.c: 175:     return(PIR1bits.TMR1IF);
  2464   0009CA  B09E               	btfsc	158,0,c	;volatile
  2465   0009CC  EFEA  F004         	goto	u341
  2466   0009D0  EFED  F004         	goto	u340
  2467   0009D4                     u341:
  2468   0009D4  0E01               	movlw	1
  2469   0009D6  EFEE  F004         	goto	u346
  2470   0009DA                     u340:
  2471   0009DA  0E00               	movlw	0
  2472   0009DC                     u346:
  2473   0009DC  0012               	return		;funcret
  2474   0009DE                     __end_of_TMR1_OverflowStatusGet:
  2475                           	callstack 0
  2476                           
  2477 ;; *************** function _TMR1_OverflowStatusClear *****************
  2478 ;; Defined at:
  2479 ;;		line 178 in file "mcc_generated_files/timer/src/tmr1.c"
  2480 ;; Parameters:    Size  Location     Type
  2481 ;;		None
  2482 ;; Auto vars:     Size  Location     Type
  2483 ;;		None
  2484 ;; Return value:  Size  Location     Type
  2485 ;;                  1    wreg      void 
  2486 ;; Registers used:
  2487 ;;		None
  2488 ;; Tracked objects:
  2489 ;;		On entry : 0/0
  2490 ;;		On exit  : 0/0
  2491 ;;		Unchanged: 0/0
  2492 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2493 ;;      Params:         0       0       0       0       0       0       0
  2494 ;;      Locals:         0       0       0       0       0       0       0
  2495 ;;      Temps:          0       0       0       0       0       0       0
  2496 ;;      Totals:         0       0       0       0       0       0       0
  2497 ;;Total ram usage:        0 bytes
  2498 ;; Hardware stack levels used: 1
  2499 ;; This function calls:
  2500 ;;		Nothing
  2501 ;; This function is called by:
  2502 ;;		_main
  2503 ;; This function uses a non-reentrant model
  2504 ;;
  2505                           
  2506                           	psect	text2
  2507   000A3C                     __ptext2:
  2508                           	callstack 0
  2509   000A3C                     _TMR1_OverflowStatusClear:
  2510                           	callstack 30
  2511   000A3C                     
  2512                           ;mcc_generated_files/timer/src/tmr1.c: 180:     PIR1bits.TMR1IF = 0U;
  2513   000A3C  909E               	bcf	158,0,c	;volatile
  2514   000A3E  0012               	return		;funcret
  2515   000A40                     __end_of_TMR1_OverflowStatusClear:
  2516                           	callstack 0
  2517                           
  2518 ;; *************** function _TMR1_CounterSet *****************
  2519 ;; Defined at:
  2520 ;;		line 122 in file "mcc_generated_files/timer/src/tmr1.c"
  2521 ;; Parameters:    Size  Location     Type
  2522 ;;  timerVal        2    0[COMRAM] unsigned short 
  2523 ;; Auto vars:     Size  Location     Type
  2524 ;;  onState         1    2[COMRAM] _Bool 
  2525 ;; Return value:  Size  Location     Type
  2526 ;;                  1    wreg      void 
  2527 ;; Registers used:
  2528 ;;		wreg, status,2
  2529 ;; Tracked objects:
  2530 ;;		On entry : 0/0
  2531 ;;		On exit  : 0/0
  2532 ;;		Unchanged: 0/0
  2533 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2534 ;;      Params:         2       0       0       0       0       0       0
  2535 ;;      Locals:         1       0       0       0       0       0       0
  2536 ;;      Temps:          0       0       0       0       0       0       0
  2537 ;;      Totals:         3       0       0       0       0       0       0
  2538 ;;Total ram usage:        3 bytes
  2539 ;; Hardware stack levels used: 1
  2540 ;; This function calls:
  2541 ;;		Nothing
  2542 ;; This function is called by:
  2543 ;;		_main
  2544 ;;		_TMR1_Reload
  2545 ;;		_TMR1_Tasks
  2546 ;; This function uses a non-reentrant model
  2547 ;;
  2548                           
  2549                           	psect	text3
  2550   00088E                     __ptext3:
  2551                           	callstack 0
  2552   00088E                     _TMR1_CounterSet:
  2553                           	callstack 30
  2554   00088E                     
  2555                           ;mcc_generated_files/timer/src/tmr1.c: 122: void TMR1_CounterSet(uint16_t timerVal);mcc_
      +                          generated_files/timer/src/tmr1.c: 123: {;mcc_generated_files/timer/src/tmr1.c: 124:     
      +                          if (1U == T1CONbits.T1SYNC)
  2556   00088E  A4CD               	btfss	205,2,c	;volatile
  2557   000890  EF4C  F004         	goto	u311
  2558   000894  EF4E  F004         	goto	u310
  2559   000898                     u311:
  2560   000898  EF64  F004         	goto	l1355
  2561   00089C                     u310:
  2562   00089C                     
  2563                           ;mcc_generated_files/timer/src/tmr1.c: 125:     {;mcc_generated_files/timer/src/tmr1.c: 
      +                          126:      _Bool onState = T1CONbits.TMR1ON;
  2564   00089C  B0CD               	btfsc	205,0,c	;volatile
  2565   00089E  EF53  F004         	goto	u321
  2566   0008A2  EF56  F004         	goto	u320
  2567   0008A6                     u321:
  2568   0008A6  0E01               	movlw	1
  2569   0008A8  EF57  F004         	goto	u326
  2570   0008AC                     u320:
  2571   0008AC  0E00               	movlw	0
  2572   0008AE                     u326:
  2573   0008AE  6E3F               	movwf	TMR1_CounterSet@onState^0,c
  2574   0008B0                     
  2575                           ;mcc_generated_files/timer/src/tmr1.c: 128:         T1CONbits.TMR1ON = 0U;
  2576   0008B0  90CD               	bcf	205,0,c	;volatile
  2577                           
  2578                           ;mcc_generated_files/timer/src/tmr1.c: 130:         TMR1H = (uint8_t)(timerVal >> 8U);
  2579   0008B2  503E               	movf	(TMR1_CounterSet@timerVal+1)^0,w,c
  2580   0008B4  6ECF               	movwf	207,c	;volatile
  2581   0008B6                     
  2582                           ;mcc_generated_files/timer/src/tmr1.c: 131:         TMR1L = (uint8_t)timerVal;
  2583   0008B6  C03D  FFCE         	movff	TMR1_CounterSet@timerVal,4046	;volatile
  2584   0008BA                     
  2585                           ;mcc_generated_files/timer/src/tmr1.c: 133:         T1CONbits.TMR1ON = onState;
  2586   0008BA  B03F               	btfsc	TMR1_CounterSet@onState^0,0,c
  2587   0008BC  D002               	bra	u335
  2588   0008BE  90CD               	bcf	205,0,c	;volatile
  2589   0008C0  D001               	bra	u336
  2590   0008C2                     u335:
  2591   0008C2  80CD               	bsf	205,0,c	;volatile
  2592   0008C4                     u336:
  2593                           
  2594                           ;mcc_generated_files/timer/src/tmr1.c: 134:     }
  2595   0008C4  EF68  F004         	goto	l189
  2596   0008C8                     l1355:
  2597                           
  2598                           ;mcc_generated_files/timer/src/tmr1.c: 136:     {;mcc_generated_files/timer/src/tmr1.c: 
      +                          137:         TMR1H = (uint8_t)(timerVal >> 8U);
  2599   0008C8  503E               	movf	(TMR1_CounterSet@timerVal+1)^0,w,c
  2600   0008CA  6ECF               	movwf	207,c	;volatile
  2601   0008CC                     
  2602                           ;mcc_generated_files/timer/src/tmr1.c: 138:         TMR1L = (uint8_t)timerVal;
  2603   0008CC  C03D  FFCE         	movff	TMR1_CounterSet@timerVal,4046	;volatile
  2604   0008D0                     l189:
  2605   0008D0  0012               	return		;funcret
  2606   0008D2                     __end_of_TMR1_CounterSet:
  2607                           	callstack 0
  2608                           
  2609 ;; *************** function _TMR0_OverflowStatusGet *****************
  2610 ;; Defined at:
  2611 ;;		line 139 in file "mcc_generated_files/timer/src/tmr0.c"
  2612 ;; Parameters:    Size  Location     Type
  2613 ;;		None
  2614 ;; Auto vars:     Size  Location     Type
  2615 ;;		None
  2616 ;; Return value:  Size  Location     Type
  2617 ;;                  1    wreg      _Bool 
  2618 ;; Registers used:
  2619 ;;		wreg
  2620 ;; Tracked objects:
  2621 ;;		On entry : 0/0
  2622 ;;		On exit  : 0/0
  2623 ;;		Unchanged: 0/0
  2624 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2625 ;;      Params:         0       0       0       0       0       0       0
  2626 ;;      Locals:         0       0       0       0       0       0       0
  2627 ;;      Temps:          0       0       0       0       0       0       0
  2628 ;;      Totals:         0       0       0       0       0       0       0
  2629 ;;Total ram usage:        0 bytes
  2630 ;; Hardware stack levels used: 1
  2631 ;; This function calls:
  2632 ;;		Nothing
  2633 ;; This function is called by:
  2634 ;;		_main
  2635 ;; This function uses a non-reentrant model
  2636 ;;
  2637                           
  2638                           	psect	text4
  2639   0009DE                     __ptext4:
  2640                           	callstack 0
  2641   0009DE                     _TMR0_OverflowStatusGet:
  2642                           	callstack 30
  2643   0009DE                     
  2644                           ;mcc_generated_files/timer/src/tmr0.c: 141:     return INTCONbits.TMR0IF;
  2645   0009DE  B4F2               	btfsc	242,2,c	;volatile
  2646   0009E0  EFF4  F004         	goto	u351
  2647   0009E4  EFF7  F004         	goto	u350
  2648   0009E8                     u351:
  2649   0009E8  0E01               	movlw	1
  2650   0009EA  EFF8  F004         	goto	u356
  2651   0009EE                     u350:
  2652   0009EE  0E00               	movlw	0
  2653   0009F0                     u356:
  2654   0009F0  0012               	return		;funcret
  2655   0009F2                     __end_of_TMR0_OverflowStatusGet:
  2656                           	callstack 0
  2657                           
  2658 ;; *************** function _TMR0_OverflowStatusClear *****************
  2659 ;; Defined at:
  2660 ;;		line 144 in file "mcc_generated_files/timer/src/tmr0.c"
  2661 ;; Parameters:    Size  Location     Type
  2662 ;;		None
  2663 ;; Auto vars:     Size  Location     Type
  2664 ;;		None
  2665 ;; Return value:  Size  Location     Type
  2666 ;;                  1    wreg      void 
  2667 ;; Registers used:
  2668 ;;		None
  2669 ;; Tracked objects:
  2670 ;;		On entry : 0/0
  2671 ;;		On exit  : 0/0
  2672 ;;		Unchanged: 0/0
  2673 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2674 ;;      Params:         0       0       0       0       0       0       0
  2675 ;;      Locals:         0       0       0       0       0       0       0
  2676 ;;      Temps:          0       0       0       0       0       0       0
  2677 ;;      Totals:         0       0       0       0       0       0       0
  2678 ;;Total ram usage:        0 bytes
  2679 ;; Hardware stack levels used: 1
  2680 ;; This function calls:
  2681 ;;		Nothing
  2682 ;; This function is called by:
  2683 ;;		_main
  2684 ;; This function uses a non-reentrant model
  2685 ;;
  2686                           
  2687                           	psect	text5
  2688   000A40                     __ptext5:
  2689                           	callstack 0
  2690   000A40                     _TMR0_OverflowStatusClear:
  2691                           	callstack 30
  2692   000A40                     
  2693                           ;mcc_generated_files/timer/src/tmr0.c: 146:     INTCONbits.TMR0IF = 0;
  2694   000A40  94F2               	bcf	242,2,c	;volatile
  2695   000A42  0012               	return		;funcret
  2696   000A44                     __end_of_TMR0_OverflowStatusClear:
  2697                           	callstack 0
  2698                           
  2699 ;; *************** function _TMR0_CounterSet *****************
  2700 ;; Defined at:
  2701 ;;		line 101 in file "mcc_generated_files/timer/src/tmr0.c"
  2702 ;; Parameters:    Size  Location     Type
  2703 ;;  counterValue    2    0[COMRAM] unsigned short 
  2704 ;; Auto vars:     Size  Location     Type
  2705 ;;		None
  2706 ;; Return value:  Size  Location     Type
  2707 ;;                  1    wreg      void 
  2708 ;; Registers used:
  2709 ;;		wreg, status,2
  2710 ;; Tracked objects:
  2711 ;;		On entry : 0/0
  2712 ;;		On exit  : 0/0
  2713 ;;		Unchanged: 0/0
  2714 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2715 ;;      Params:         2       0       0       0       0       0       0
  2716 ;;      Locals:         0       0       0       0       0       0       0
  2717 ;;      Temps:          0       0       0       0       0       0       0
  2718 ;;      Totals:         2       0       0       0       0       0       0
  2719 ;;Total ram usage:        2 bytes
  2720 ;; Hardware stack levels used: 1
  2721 ;; This function calls:
  2722 ;;		Nothing
  2723 ;; This function is called by:
  2724 ;;		_main
  2725 ;; This function uses a non-reentrant model
  2726 ;;
  2727                           
  2728                           	psect	text6
  2729   000A00                     __ptext6:
  2730                           	callstack 0
  2731   000A00                     _TMR0_CounterSet:
  2732                           	callstack 30
  2733   000A00                     
  2734                           ;mcc_generated_files/timer/src/tmr0.c: 101: void TMR0_CounterSet(uint16_t counterValue);
      +                          mcc_generated_files/timer/src/tmr0.c: 102: {;mcc_generated_files/timer/src/tmr0.c: 103: 
      +                              TMR0H = (uint8_t)(counterValue >> 8);
  2735   000A00  503E               	movf	(TMR0_CounterSet@counterValue+1)^0,w,c
  2736   000A02  6ED7               	movwf	215,c	;volatile
  2737   000A04                     
  2738                           ;mcc_generated_files/timer/src/tmr0.c: 104:     TMR0L = (uint8_t)(counterValue);
  2739   000A04  C03D  FFD6         	movff	TMR0_CounterSet@counterValue,4054	;volatile
  2740   000A08  0012               	return		;funcret
  2741   000A0A                     __end_of_TMR0_CounterSet:
  2742                           	callstack 0
  2743                           
  2744 ;; *************** function _SYSTEM_Initialize *****************
  2745 ;; Defined at:
  2746 ;;		line 47 in file "mcc_generated_files/system/src/system.c"
  2747 ;; Parameters:    Size  Location     Type
  2748 ;;		None
  2749 ;; Auto vars:     Size  Location     Type
  2750 ;;		None
  2751 ;; Return value:  Size  Location     Type
  2752 ;;                  1    wreg      void 
  2753 ;; Registers used:
  2754 ;;		wreg, status,2, status,0, cstack
  2755 ;; Tracked objects:
  2756 ;;		On entry : 0/0
  2757 ;;		On exit  : 0/0
  2758 ;;		Unchanged: 0/0
  2759 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2760 ;;      Params:         0       0       0       0       0       0       0
  2761 ;;      Locals:         0       0       0       0       0       0       0
  2762 ;;      Temps:          0       0       0       0       0       0       0
  2763 ;;      Totals:         0       0       0       0       0       0       0
  2764 ;;Total ram usage:        0 bytes
  2765 ;; Hardware stack levels used: 1
  2766 ;; Hardware stack levels required when called: 2
  2767 ;; This function calls:
  2768 ;;		_CLOCK_Initialize
  2769 ;;		_INTERRUPT_Initialize
  2770 ;;		_PIN_MANAGER_Initialize
  2771 ;;		_PMD_Initialize
  2772 ;;		_TMR0_Initialize
  2773 ;;		_TMR1_Initialize
  2774 ;; This function is called by:
  2775 ;;		_main
  2776 ;; This function uses a non-reentrant model
  2777 ;;
  2778                           
  2779                           	psect	text7
  2780   0009B0                     __ptext7:
  2781                           	callstack 0
  2782   0009B0                     _SYSTEM_Initialize:
  2783                           	callstack 28
  2784   0009B0                     
  2785                           ;mcc_generated_files/system/src/system.c: 49:     CLOCK_Initialize();
  2786   0009B0  ECF9  F004         	call	_CLOCK_Initialize	;wreg free
  2787                           
  2788                           ;mcc_generated_files/system/src/system.c: 50:     PIN_MANAGER_Initialize();
  2789   0009B4  ECB2  F004         	call	_PIN_MANAGER_Initialize	;wreg free
  2790   0009B8                     
  2791                           ;mcc_generated_files/system/src/system.c: 51:     TMR0_Initialize();
  2792   0009B8  ECC7  F004         	call	_TMR0_Initialize	;wreg free
  2793   0009BC                     
  2794                           ;mcc_generated_files/system/src/system.c: 52:     TMR1_Initialize();
  2795   0009BC  EC9B  F004         	call	_TMR1_Initialize	;wreg free
  2796   0009C0                     
  2797                           ;mcc_generated_files/system/src/system.c: 53:     PMD_Initialize();
  2798   0009C0  EC0A  F005         	call	_PMD_Initialize	;wreg free
  2799   0009C4                     
  2800                           ;mcc_generated_files/system/src/system.c: 54:     INTERRUPT_Initialize();
  2801   0009C4  EC69  F004         	call	_INTERRUPT_Initialize	;wreg free
  2802   0009C8  0012               	return		;funcret
  2803   0009CA                     __end_of_SYSTEM_Initialize:
  2804                           	callstack 0
  2805                           
  2806 ;; *************** function _TMR1_Initialize *****************
  2807 ;; Defined at:
  2808 ;;		line 53 in file "mcc_generated_files/timer/src/tmr1.c"
  2809 ;; Parameters:    Size  Location     Type
  2810 ;;		None
  2811 ;; Auto vars:     Size  Location     Type
  2812 ;;		None
  2813 ;; Return value:  Size  Location     Type
  2814 ;;                  1    wreg      void 
  2815 ;; Registers used:
  2816 ;;		wreg, status,2, status,0
  2817 ;; Tracked objects:
  2818 ;;		On entry : 0/0
  2819 ;;		On exit  : 0/0
  2820 ;;		Unchanged: 0/0
  2821 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2822 ;;      Params:         0       0       0       0       0       0       0
  2823 ;;      Locals:         0       0       0       0       0       0       0
  2824 ;;      Temps:          2       0       0       0       0       0       0
  2825 ;;      Totals:         2       0       0       0       0       0       0
  2826 ;;Total ram usage:        2 bytes
  2827 ;; Hardware stack levels used: 1
  2828 ;; This function calls:
  2829 ;;		Nothing
  2830 ;; This function is called by:
  2831 ;;		_SYSTEM_Initialize
  2832 ;; This function uses a non-reentrant model
  2833 ;;
  2834                           
  2835                           	psect	text8
  2836   000936                     __ptext8:
  2837                           	callstack 0
  2838   000936                     _TMR1_Initialize:
  2839                           	callstack 29
  2840   000936                     
  2841                           ;mcc_generated_files/timer/src/tmr1.c: 55:     T1CONbits.TMR1ON = 0U;
  2842   000936  90CD               	bcf	205,0,c	;volatile
  2843                           
  2844                           ;mcc_generated_files/timer/src/tmr1.c: 57:     TMR1H = 0x0;
  2845   000938  6ACF               	clrf	207,c	;volatile
  2846                           
  2847                           ;mcc_generated_files/timer/src/tmr1.c: 58:     TMR1L = 0x0;
  2848   00093A  6ACE               	clrf	206,c	;volatile
  2849   00093C                     
  2850                           ;mcc_generated_files/timer/src/tmr1.c: 60:     timer1ReloadVal=((uint16_t)TMR1H << 8U) |
      +                           TMR1L;
  2851   00093C  50CF               	movf	207,w,c	;volatile
  2852   00093E  6E3D               	movwf	??_TMR1_Initialize^0,c
  2853   000940  50CE               	movf	206,w,c	;volatile
  2854   000942  6E46               	movwf	_timer1ReloadVal^0,c	;volatile
  2855   000944  C03D  F047         	movff	??_TMR1_Initialize,_timer1ReloadVal+1	;volatile
  2856   000948                     
  2857                           ;mcc_generated_files/timer/src/tmr1.c: 62:     T1GCON = (0 << 0x0)
  2858   000948  6ACC               	clrf	204,c	;volatile
  2859   00094A                     
  2860                           ;mcc_generated_files/timer/src/tmr1.c: 68:     TMR1_OverflowCallback =TMR1_DefaultOverfl
      +                          owCallback;
  2861   00094A  0E00               	movlw	0
  2862   00094C  6E35               	movwf	_TMR1_OverflowCallback^0,c
  2863   00094E  0E00               	movlw	0
  2864   000950  6E36               	movwf	(_TMR1_OverflowCallback+1)^0,c
  2865   000952                     
  2866                           ;mcc_generated_files/timer/src/tmr1.c: 69:     TMR1_GateCallback = TMR1_DefaultGateCallb
      +                          ack;
  2867   000952  0E00               	movlw	0
  2868   000954  6E33               	movwf	_TMR1_GateCallback^0,c
  2869   000956  0E00               	movlw	0
  2870   000958  6E34               	movwf	(_TMR1_GateCallback+1)^0,c
  2871   00095A                     
  2872                           ;mcc_generated_files/timer/src/tmr1.c: 72:  PIR1bits.TMR1IF = 0U;
  2873   00095A  909E               	bcf	158,0,c	;volatile
  2874   00095C                     
  2875                           ;mcc_generated_files/timer/src/tmr1.c: 73:  PIR3bits.TMR1GIF = 0U;
  2876   00095C  90A4               	bcf	164,0,c	;volatile
  2877                           
  2878                           ;mcc_generated_files/timer/src/tmr1.c: 75:     T1CON = (1 << 0x0)
  2879   00095E  0E05               	movlw	5
  2880   000960  6ECD               	movwf	205,c	;volatile
  2881   000962  0012               	return		;funcret
  2882   000964                     __end_of_TMR1_Initialize:
  2883                           	callstack 0
  2884                           
  2885 ;; *************** function _TMR0_Initialize *****************
  2886 ;; Defined at:
  2887 ;;		line 48 in file "mcc_generated_files/timer/src/tmr0.c"
  2888 ;; Parameters:    Size  Location     Type
  2889 ;;		None
  2890 ;; Auto vars:     Size  Location     Type
  2891 ;;		None
  2892 ;; Return value:  Size  Location     Type
  2893 ;;                  1    wreg      void 
  2894 ;; Registers used:
  2895 ;;		wreg, status,2, status,0, cstack
  2896 ;; Tracked objects:
  2897 ;;		On entry : 0/0
  2898 ;;		On exit  : 0/0
  2899 ;;		Unchanged: 0/0
  2900 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2901 ;;      Params:         0       0       0       0       0       0       0
  2902 ;;      Locals:         0       0       0       0       0       0       0
  2903 ;;      Temps:          0       0       0       0       0       0       0
  2904 ;;      Totals:         0       0       0       0       0       0       0
  2905 ;;Total ram usage:        0 bytes
  2906 ;; Hardware stack levels used: 1
  2907 ;; Hardware stack levels required when called: 1
  2908 ;; This function calls:
  2909 ;;		_TMR0_OverflowCallbackRegister
  2910 ;; This function is called by:
  2911 ;;		_SYSTEM_Initialize
  2912 ;; This function uses a non-reentrant model
  2913 ;;
  2914                           
  2915                           	psect	text9
  2916   00098E                     __ptext9:
  2917                           	callstack 0
  2918   00098E                     _TMR0_Initialize:
  2919                           	callstack 28
  2920   00098E                     
  2921                           ;mcc_generated_files/timer/src/tmr0.c: 51:     T0CONbits.T08BIT = 0;
  2922   00098E  9CD5               	bcf	213,6,c	;volatile
  2923                           
  2924                           ;mcc_generated_files/timer/src/tmr0.c: 52:     TMR0H = 0x0;
  2925   000990  6AD7               	clrf	215,c	;volatile
  2926                           
  2927                           ;mcc_generated_files/timer/src/tmr0.c: 53:     TMR0L = 0x0;
  2928   000992  6AD6               	clrf	214,c	;volatile
  2929   000994                     
  2930                           ;mcc_generated_files/timer/src/tmr0.c: 54:     tmr0PeriodCount = 0U;
  2931   000994  0E00               	movlw	0
  2932   000996  6E45               	movwf	(_tmr0PeriodCount+1)^0,c	;volatile
  2933   000998  0E00               	movlw	0
  2934   00099A  6E44               	movwf	_tmr0PeriodCount^0,c	;volatile
  2935   00099C                     
  2936                           ;mcc_generated_files/timer/src/tmr0.c: 55:     TMR0_OverflowCallbackRegister(TMR0_Defaul
      +                          tOverflowCallback);
  2937   00099C  0E00               	movlw	0
  2938   00099E  6E3D               	movwf	TMR0_OverflowCallbackRegister@callbackHandler^0,c
  2939   0009A0  0E00               	movlw	0
  2940   0009A2  6E3E               	movwf	(TMR0_OverflowCallbackRegister@callbackHandler+1)^0,c
  2941   0009A4  EC05  F005         	call	_TMR0_OverflowCallbackRegister	;wreg free
  2942   0009A8                     
  2943                           ;mcc_generated_files/timer/src/tmr0.c: 57:     INTCONbits.TMR0IF = 0;
  2944   0009A8  94F2               	bcf	242,2,c	;volatile
  2945   0009AA                     
  2946                           ;mcc_generated_files/timer/src/tmr0.c: 59:     T0CON = (7 << 0x0)
  2947   0009AA  0E97               	movlw	151
  2948   0009AC  6ED5               	movwf	213,c	;volatile
  2949   0009AE  0012               	return		;funcret
  2950   0009B0                     __end_of_TMR0_Initialize:
  2951                           	callstack 0
  2952                           
  2953 ;; *************** function _TMR0_OverflowCallbackRegister *****************
  2954 ;; Defined at:
  2955 ;;		line 129 in file "mcc_generated_files/timer/src/tmr0.c"
  2956 ;; Parameters:    Size  Location     Type
  2957 ;;  callbackHand    2    0[COMRAM] PTR FTN()void 
  2958 ;;		 -> TMR0_DefaultOverflowCallback(1), 
  2959 ;; Auto vars:     Size  Location     Type
  2960 ;;		None
  2961 ;; Return value:  Size  Location     Type
  2962 ;;                  1    wreg      void 
  2963 ;; Registers used:
  2964 ;;		wreg, status,2, status,0
  2965 ;; Tracked objects:
  2966 ;;		On entry : 0/0
  2967 ;;		On exit  : 0/0
  2968 ;;		Unchanged: 0/0
  2969 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  2970 ;;      Params:         2       0       0       0       0       0       0
  2971 ;;      Locals:         0       0       0       0       0       0       0
  2972 ;;      Temps:          0       0       0       0       0       0       0
  2973 ;;      Totals:         2       0       0       0       0       0       0
  2974 ;;Total ram usage:        2 bytes
  2975 ;; Hardware stack levels used: 1
  2976 ;; This function calls:
  2977 ;;		Nothing
  2978 ;; This function is called by:
  2979 ;;		_TMR0_Initialize
  2980 ;; This function uses a non-reentrant model
  2981 ;;
  2982                           
  2983                           	psect	text10
  2984   000A0A                     __ptext10:
  2985                           	callstack 0
  2986   000A0A                     _TMR0_OverflowCallbackRegister:
  2987                           	callstack 28
  2988   000A0A                     
  2989                           ;mcc_generated_files/timer/src/tmr0.c: 129: void TMR0_OverflowCallbackRegister(void (* c
      +                          allbackHandler)(void));mcc_generated_files/timer/src/tmr0.c: 130: {;mcc_generated_files/
      +                          timer/src/tmr0.c: 131:     TMR0_OverflowCallback = callbackHandler;
  2990   000A0A  C03D  F031         	movff	TMR0_OverflowCallbackRegister@callbackHandler,_TMR0_OverflowCallback
  2991   000A0E  C03E  F032         	movff	TMR0_OverflowCallbackRegister@callbackHandler+1,_TMR0_OverflowCallback+1
  2992   000A12  0012               	return		;funcret
  2993   000A14                     __end_of_TMR0_OverflowCallbackRegister:
  2994                           	callstack 0
  2995                           
  2996 ;; *************** function _PMD_Initialize *****************
  2997 ;; Defined at:
  2998 ;;		line 57 in file "mcc_generated_files/system/src/system.c"
  2999 ;; Parameters:    Size  Location     Type
  3000 ;;		None
  3001 ;; Auto vars:     Size  Location     Type
  3002 ;;		None
  3003 ;; Return value:  Size  Location     Type
  3004 ;;                  1    wreg      void 
  3005 ;; Registers used:
  3006 ;;		None
  3007 ;; Tracked objects:
  3008 ;;		On entry : 0/0
  3009 ;;		On exit  : 0/0
  3010 ;;		Unchanged: 0/0
  3011 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3012 ;;      Params:         0       0       0       0       0       0       0
  3013 ;;      Locals:         0       0       0       0       0       0       0
  3014 ;;      Temps:          0       0       0       0       0       0       0
  3015 ;;      Totals:         0       0       0       0       0       0       0
  3016 ;;Total ram usage:        0 bytes
  3017 ;; Hardware stack levels used: 1
  3018 ;; This function calls:
  3019 ;;		Nothing
  3020 ;; This function is called by:
  3021 ;;		_SYSTEM_Initialize
  3022 ;; This function uses a non-reentrant model
  3023 ;;
  3024                           
  3025                           	psect	text11
  3026   000A14                     __ptext11:
  3027                           	callstack 0
  3028   000A14                     _PMD_Initialize:
  3029                           	callstack 29
  3030   000A14                     
  3031                           ;mcc_generated_files/system/src/system.c: 60:     PMD0 = 0x0;
  3032   000A14  010F               	movlb	15	; () banked
  3033   000A16  6B3F               	clrf	63,b	;volatile
  3034                           
  3035                           ;mcc_generated_files/system/src/system.c: 62:     PMD1 = 0x0;
  3036   000A18  6B3E               	clrf	62,b	;volatile
  3037                           
  3038                           ;mcc_generated_files/system/src/system.c: 64:     PMD2 = 0x0;
  3039   000A1A  6B3D               	clrf	61,b	;volatile
  3040   000A1C                     
  3041                           ; BSR set to: 15
  3042   000A1C  0012               	return		;funcret
  3043   000A1E                     __end_of_PMD_Initialize:
  3044                           	callstack 0
  3045                           
  3046 ;; *************** function _PIN_MANAGER_Initialize *****************
  3047 ;; Defined at:
  3048 ;;		line 38 in file "mcc_generated_files/system/src/pins.c"
  3049 ;; Parameters:    Size  Location     Type
  3050 ;;		None
  3051 ;; Auto vars:     Size  Location     Type
  3052 ;;		None
  3053 ;; Return value:  Size  Location     Type
  3054 ;;                  1    wreg      void 
  3055 ;; Registers used:
  3056 ;;		wreg, status,2
  3057 ;; Tracked objects:
  3058 ;;		On entry : 0/0
  3059 ;;		On exit  : 0/0
  3060 ;;		Unchanged: 0/0
  3061 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3062 ;;      Params:         0       0       0       0       0       0       0
  3063 ;;      Locals:         0       0       0       0       0       0       0
  3064 ;;      Temps:          0       0       0       0       0       0       0
  3065 ;;      Totals:         0       0       0       0       0       0       0
  3066 ;;Total ram usage:        0 bytes
  3067 ;; Hardware stack levels used: 1
  3068 ;; This function calls:
  3069 ;;		Nothing
  3070 ;; This function is called by:
  3071 ;;		_SYSTEM_Initialize
  3072 ;; This function uses a non-reentrant model
  3073 ;;
  3074                           
  3075                           	psect	text12
  3076   000964                     __ptext12:
  3077                           	callstack 0
  3078   000964                     _PIN_MANAGER_Initialize:
  3079                           	callstack 29
  3080   000964                     
  3081                           ;mcc_generated_files/system/src/pins.c: 43:     LATA = 0x0;
  3082   000964  6A89               	clrf	137,c	;volatile
  3083                           
  3084                           ;mcc_generated_files/system/src/pins.c: 44:     LATB = 0x0;
  3085   000966  6A8A               	clrf	138,c	;volatile
  3086                           
  3087                           ;mcc_generated_files/system/src/pins.c: 45:     LATC = 0x0;
  3088   000968  6A8B               	clrf	139,c	;volatile
  3089                           
  3090                           ;mcc_generated_files/system/src/pins.c: 53:     TRISA = 0xFF;
  3091   00096A  6892               	setf	146,c	;volatile
  3092   00096C                     
  3093                           ;mcc_generated_files/system/src/pins.c: 54:     TRISB = 0xDF;
  3094   00096C  0EDF               	movlw	223
  3095   00096E  6E93               	movwf	147,c	;volatile
  3096   000970                     
  3097                           ;mcc_generated_files/system/src/pins.c: 55:     TRISC = 0xFF;
  3098   000970  6894               	setf	148,c	;volatile
  3099                           
  3100                           ;mcc_generated_files/system/src/pins.c: 56:     TRISE = 0x80;
  3101   000972  0E80               	movlw	128
  3102   000974  6E96               	movwf	150,c	;volatile
  3103                           
  3104                           ;mcc_generated_files/system/src/pins.c: 61:     ANSELA = 0x23;
  3105   000976  0E23               	movlw	35
  3106   000978  010F               	movlb	15	; () banked
  3107   00097A  6F38               	movwf	56,b	;volatile
  3108                           
  3109                           ;mcc_generated_files/system/src/pins.c: 62:     ANSELB = 0x1F;
  3110   00097C  0E1F               	movlw	31
  3111   00097E  6F39               	movwf	57,b	;volatile
  3112                           
  3113                           ;mcc_generated_files/system/src/pins.c: 63:     ANSELC = 0xFC;
  3114   000980  0EFC               	movlw	252
  3115   000982  6F3A               	movwf	58,b	;volatile
  3116   000984                     
  3117                           ; BSR set to: 15
  3118                           ;mcc_generated_files/system/src/pins.c: 68:     WPUB = 0xFF;
  3119   000984  6861               	setf	97,c	;volatile
  3120                           
  3121                           ;mcc_generated_files/system/src/pins.c: 89:     IOCB = 0xF0;
  3122   000986  0EF0               	movlw	240
  3123   000988  6E62               	movwf	98,c	;volatile
  3124   00098A                     
  3125                           ; BSR set to: 15
  3126                           ;mcc_generated_files/system/src/pins.c: 93:     INTCONbits.RBIE = 1;
  3127   00098A  86F2               	bsf	242,3,c	;volatile
  3128   00098C                     
  3129                           ; BSR set to: 15
  3130   00098C  0012               	return		;funcret
  3131   00098E                     __end_of_PIN_MANAGER_Initialize:
  3132                           	callstack 0
  3133                           
  3134 ;; *************** function _INTERRUPT_Initialize *****************
  3135 ;; Defined at:
  3136 ;;		line 42 in file "mcc_generated_files/system/src/interrupt.c"
  3137 ;; Parameters:    Size  Location     Type
  3138 ;;		None
  3139 ;; Auto vars:     Size  Location     Type
  3140 ;;		None
  3141 ;; Return value:  Size  Location     Type
  3142 ;;                  1    wreg      void 
  3143 ;; Registers used:
  3144 ;;		wreg, status,2, status,0, cstack
  3145 ;; Tracked objects:
  3146 ;;		On entry : 0/0
  3147 ;;		On exit  : 0/0
  3148 ;;		Unchanged: 0/0
  3149 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3150 ;;      Params:         0       0       0       0       0       0       0
  3151 ;;      Locals:         0       0       0       0       0       0       0
  3152 ;;      Temps:          0       0       0       0       0       0       0
  3153 ;;      Totals:         0       0       0       0       0       0       0
  3154 ;;Total ram usage:        0 bytes
  3155 ;; Hardware stack levels used: 1
  3156 ;; Hardware stack levels required when called: 1
  3157 ;; This function calls:
  3158 ;;		_INT0_SetInterruptHandler
  3159 ;;		_INT1_SetInterruptHandler
  3160 ;;		_INT2_SetInterruptHandler
  3161 ;; This function is called by:
  3162 ;;		_SYSTEM_Initialize
  3163 ;; This function uses a non-reentrant model
  3164 ;;
  3165                           
  3166                           	psect	text13
  3167   0008D2                     __ptext13:
  3168                           	callstack 0
  3169   0008D2                     _INTERRUPT_Initialize:
  3170                           	callstack 28
  3171   0008D2                     
  3172                           ;mcc_generated_files/system/src/interrupt.c: 45:     RCONbits.IPEN = 0;
  3173   0008D2  9ED0               	bcf	208,7,c	;volatile
  3174                           
  3175                           ;mcc_generated_files/system/src/interrupt.c: 49:     (INTCONbits.INT0IF = 0);
  3176   0008D4  92F2               	bcf	242,1,c	;volatile
  3177                           
  3178                           ;mcc_generated_files/system/src/interrupt.c: 50:     (INTCON2bits.INTEDG0 = 1);
  3179   0008D6  8CF1               	bsf	241,6,c	;volatile
  3180   0008D8                     
  3181                           ;mcc_generated_files/system/src/interrupt.c: 52:     INT0_SetInterruptHandler(INT0_Defau
      +                          ltInterruptHandler);
  3182   0008D8  0E00               	movlw	0
  3183   0008DA  6E3D               	movwf	INT0_SetInterruptHandler@InterruptHandler^0,c
  3184   0008DC  0E00               	movlw	0
  3185   0008DE  6E3E               	movwf	(INT0_SetInterruptHandler@InterruptHandler+1)^0,c
  3186   0008E0  EC19  F005         	call	_INT0_SetInterruptHandler	;wreg free
  3187   0008E4                     
  3188                           ;mcc_generated_files/system/src/interrupt.c: 57:     (INTCON3bits.INT1IF = 0);
  3189   0008E4  90F0               	bcf	240,0,c	;volatile
  3190   0008E6                     
  3191                           ;mcc_generated_files/system/src/interrupt.c: 58:     (INTCON2bits.INTEDG1 = 1);
  3192   0008E6  8AF1               	bsf	241,5,c	;volatile
  3193                           
  3194                           ;mcc_generated_files/system/src/interrupt.c: 60:     INT1_SetInterruptHandler(INT1_Defau
      +                          ltInterruptHandler);
  3195   0008E8  0E00               	movlw	0
  3196   0008EA  6E3D               	movwf	INT1_SetInterruptHandler@InterruptHandler^0,c
  3197   0008EC  0E00               	movlw	0
  3198   0008EE  6E3E               	movwf	(INT1_SetInterruptHandler@InterruptHandler+1)^0,c
  3199   0008F0  EC14  F005         	call	_INT1_SetInterruptHandler	;wreg free
  3200   0008F4                     
  3201                           ;mcc_generated_files/system/src/interrupt.c: 65:     (INTCON3bits.INT2IF = 0);
  3202   0008F4  92F0               	bcf	240,1,c	;volatile
  3203   0008F6                     
  3204                           ;mcc_generated_files/system/src/interrupt.c: 66:     (INTCON2bits.INTEDG2 = 1);
  3205   0008F6  88F1               	bsf	241,4,c	;volatile
  3206                           
  3207                           ;mcc_generated_files/system/src/interrupt.c: 68:     INT2_SetInterruptHandler(INT2_Defau
      +                          ltInterruptHandler);
  3208   0008F8  0E00               	movlw	0
  3209   0008FA  6E3D               	movwf	INT2_SetInterruptHandler@InterruptHandler^0,c
  3210   0008FC  0E00               	movlw	0
  3211   0008FE  6E3E               	movwf	(INT2_SetInterruptHandler@InterruptHandler+1)^0,c
  3212   000900  EC0F  F005         	call	_INT2_SetInterruptHandler	;wreg free
  3213   000904  0012               	return		;funcret
  3214   000906                     __end_of_INTERRUPT_Initialize:
  3215                           	callstack 0
  3216                           
  3217 ;; *************** function _INT2_SetInterruptHandler *****************
  3218 ;; Defined at:
  3219 ;;		line 144 in file "mcc_generated_files/system/src/interrupt.c"
  3220 ;; Parameters:    Size  Location     Type
  3221 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  3222 ;;		 -> INT2_DefaultInterruptHandler(1), 
  3223 ;; Auto vars:     Size  Location     Type
  3224 ;;		None
  3225 ;; Return value:  Size  Location     Type
  3226 ;;                  1    wreg      void 
  3227 ;; Registers used:
  3228 ;;		wreg, status,2, status,0
  3229 ;; Tracked objects:
  3230 ;;		On entry : 0/0
  3231 ;;		On exit  : 0/0
  3232 ;;		Unchanged: 0/0
  3233 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3234 ;;      Params:         2       0       0       0       0       0       0
  3235 ;;      Locals:         0       0       0       0       0       0       0
  3236 ;;      Temps:          0       0       0       0       0       0       0
  3237 ;;      Totals:         2       0       0       0       0       0       0
  3238 ;;Total ram usage:        2 bytes
  3239 ;; Hardware stack levels used: 1
  3240 ;; This function calls:
  3241 ;;		Nothing
  3242 ;; This function is called by:
  3243 ;;		_INTERRUPT_Initialize
  3244 ;; This function uses a non-reentrant model
  3245 ;;
  3246                           
  3247                           	psect	text14
  3248   000A1E                     __ptext14:
  3249                           	callstack 0
  3250   000A1E                     _INT2_SetInterruptHandler:
  3251                           	callstack 28
  3252   000A1E                     
  3253                           ;mcc_generated_files/system/src/interrupt.c: 145:     INT2_InterruptHandler = InterruptH
      +                          andler;
  3254   000A1E  C03D  F037         	movff	INT2_SetInterruptHandler@InterruptHandler,_INT2_InterruptHandler
  3255   000A22  C03E  F038         	movff	INT2_SetInterruptHandler@InterruptHandler+1,_INT2_InterruptHandler+1
  3256   000A26  0012               	return		;funcret
  3257   000A28                     __end_of_INT2_SetInterruptHandler:
  3258                           	callstack 0
  3259                           
  3260 ;; *************** function _INT1_SetInterruptHandler *****************
  3261 ;; Defined at:
  3262 ;;		line 118 in file "mcc_generated_files/system/src/interrupt.c"
  3263 ;; Parameters:    Size  Location     Type
  3264 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  3265 ;;		 -> INT1_DefaultInterruptHandler(1), 
  3266 ;; Auto vars:     Size  Location     Type
  3267 ;;		None
  3268 ;; Return value:  Size  Location     Type
  3269 ;;                  1    wreg      void 
  3270 ;; Registers used:
  3271 ;;		wreg, status,2, status,0
  3272 ;; Tracked objects:
  3273 ;;		On entry : 0/0
  3274 ;;		On exit  : 0/0
  3275 ;;		Unchanged: 0/0
  3276 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3277 ;;      Params:         2       0       0       0       0       0       0
  3278 ;;      Locals:         0       0       0       0       0       0       0
  3279 ;;      Temps:          0       0       0       0       0       0       0
  3280 ;;      Totals:         2       0       0       0       0       0       0
  3281 ;;Total ram usage:        2 bytes
  3282 ;; Hardware stack levels used: 1
  3283 ;; This function calls:
  3284 ;;		Nothing
  3285 ;; This function is called by:
  3286 ;;		_INTERRUPT_Initialize
  3287 ;; This function uses a non-reentrant model
  3288 ;;
  3289                           
  3290                           	psect	text15
  3291   000A28                     __ptext15:
  3292                           	callstack 0
  3293   000A28                     _INT1_SetInterruptHandler:
  3294                           	callstack 28
  3295   000A28                     
  3296                           ;mcc_generated_files/system/src/interrupt.c: 119:     INT1_InterruptHandler = InterruptH
      +                          andler;
  3297   000A28  C03D  F039         	movff	INT1_SetInterruptHandler@InterruptHandler,_INT1_InterruptHandler
  3298   000A2C  C03E  F03A         	movff	INT1_SetInterruptHandler@InterruptHandler+1,_INT1_InterruptHandler+1
  3299   000A30  0012               	return		;funcret
  3300   000A32                     __end_of_INT1_SetInterruptHandler:
  3301                           	callstack 0
  3302                           
  3303 ;; *************** function _INT0_SetInterruptHandler *****************
  3304 ;; Defined at:
  3305 ;;		line 92 in file "mcc_generated_files/system/src/interrupt.c"
  3306 ;; Parameters:    Size  Location     Type
  3307 ;;  InterruptHan    2    0[COMRAM] PTR FTN()void 
  3308 ;;		 -> INT0_DefaultInterruptHandler(1), 
  3309 ;; Auto vars:     Size  Location     Type
  3310 ;;		None
  3311 ;; Return value:  Size  Location     Type
  3312 ;;                  1    wreg      void 
  3313 ;; Registers used:
  3314 ;;		wreg, status,2, status,0
  3315 ;; Tracked objects:
  3316 ;;		On entry : 0/0
  3317 ;;		On exit  : 0/0
  3318 ;;		Unchanged: 0/0
  3319 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3320 ;;      Params:         2       0       0       0       0       0       0
  3321 ;;      Locals:         0       0       0       0       0       0       0
  3322 ;;      Temps:          0       0       0       0       0       0       0
  3323 ;;      Totals:         2       0       0       0       0       0       0
  3324 ;;Total ram usage:        2 bytes
  3325 ;; Hardware stack levels used: 1
  3326 ;; This function calls:
  3327 ;;		Nothing
  3328 ;; This function is called by:
  3329 ;;		_INTERRUPT_Initialize
  3330 ;; This function uses a non-reentrant model
  3331 ;;
  3332                           
  3333                           	psect	text16
  3334   000A32                     __ptext16:
  3335                           	callstack 0
  3336   000A32                     _INT0_SetInterruptHandler:
  3337                           	callstack 28
  3338   000A32                     
  3339                           ;mcc_generated_files/system/src/interrupt.c: 93:     INT0_InterruptHandler = InterruptHa
      +                          ndler;
  3340   000A32  C03D  F03B         	movff	INT0_SetInterruptHandler@InterruptHandler,_INT0_InterruptHandler
  3341   000A36  C03E  F03C         	movff	INT0_SetInterruptHandler@InterruptHandler+1,_INT0_InterruptHandler+1
  3342   000A3A  0012               	return		;funcret
  3343   000A3C                     __end_of_INT0_SetInterruptHandler:
  3344                           	callstack 0
  3345                           
  3346 ;; *************** function _CLOCK_Initialize *****************
  3347 ;; Defined at:
  3348 ;;		line 39 in file "mcc_generated_files/system/src/clock.c"
  3349 ;; Parameters:    Size  Location     Type
  3350 ;;		None
  3351 ;; Auto vars:     Size  Location     Type
  3352 ;;		None
  3353 ;; Return value:  Size  Location     Type
  3354 ;;                  1    wreg      void 
  3355 ;; Registers used:
  3356 ;;		wreg, status,2
  3357 ;; Tracked objects:
  3358 ;;		On entry : 0/0
  3359 ;;		On exit  : 0/0
  3360 ;;		Unchanged: 0/0
  3361 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
  3362 ;;      Params:         0       0       0       0       0       0       0
  3363 ;;      Locals:         0       0       0       0       0       0       0
  3364 ;;      Temps:          0       0       0       0       0       0       0
  3365 ;;      Totals:         0       0       0       0       0       0       0
  3366 ;;Total ram usage:        0 bytes
  3367 ;; Hardware stack levels used: 1
  3368 ;; This function calls:
  3369 ;;		Nothing
  3370 ;; This function is called by:
  3371 ;;		_SYSTEM_Initialize
  3372 ;; This function uses a non-reentrant model
  3373 ;;
  3374                           
  3375                           	psect	text17
  3376   0009F2                     __ptext17:
  3377                           	callstack 0
  3378   0009F2                     _CLOCK_Initialize:
  3379                           	callstack 29
  3380   0009F2                     
  3381                           ;mcc_generated_files/system/src/clock.c: 41:     OSCCON = (0 << 0x0)
  3382   0009F2  0E70               	movlw	112
  3383   0009F4  6ED3               	movwf	211,c	;volatile
  3384                           
  3385                           ;mcc_generated_files/system/src/clock.c: 44:     OSCCON2 = (1 << 0x2)
  3386   0009F6  0E04               	movlw	4
  3387   0009F8  6ED2               	movwf	210,c	;volatile
  3388                           
  3389                           ;mcc_generated_files/system/src/clock.c: 47:     OSCTUNE = (0 << 0x0)
  3390   0009FA  0E40               	movlw	64
  3391   0009FC  6E9B               	movwf	155,c	;volatile
  3392   0009FE  0012               	return		;funcret
  3393   000A00                     __end_of_CLOCK_Initialize:
  3394                           	callstack 0
  3395                           
  3396                           	psect	smallconst
  3397   000600                     __psmallconst:
  3398                           	callstack 0
  3399   000600  00                 	db	0
  3400   000601  00                 	db	0	; dummy byte at the end
  3401   000600                     __smallconst    set	__psmallconst
  3402   000600                     __mediumconst   set	__psmallconst
  3403   000002                     __activetblptr  equ	2
  3404                           
  3405                           	psect	rparam
  3406   000001                     ___rparam_used  equ	1
  3407   000000                     ___param_bank   equ	0
  3408   000000                     __Lparam        equ	__Lrparam
  3409   000000                     __Hparam        equ	__Hrparam
  3410                           
  3411                           	psect	config
  3412                           
  3413                           ; Padding undefined space
  3414   300000                     	org	3145728
  3415   300000  FF                 	db	255
  3416                           
  3417                           ;Config register CONFIG1H @ 0x300001
  3418                           ;	Oscillator Selection bits
  3419                           ;	FOSC = INTIO67, Internal oscillator block
  3420                           ;	4X PLL Enable
  3421                           ;	PLLCFG = OFF, Oscillator used directly
  3422                           ;	Primary clock enable bit
  3423                           ;	PRICLKEN = ON, Primary clock enabled
  3424                           ;	Fail-Safe Clock Monitor Enable bit
  3425                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
  3426                           ;	Internal/External Oscillator Switchover bit
  3427                           ;	IESO = OFF, Oscillator Switchover mode disabled
  3428   300001                     	org	3145729
  3429   300001  28                 	db	40
  3430                           
  3431                           ;Config register CONFIG2L @ 0x300002
  3432                           ;	Power-up Timer Enable bit
  3433                           ;	PWRTEN = OFF, Power up timer disabled
  3434                           ;	Brown-out Reset Enable bits
  3435                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
  3436                           ;	Brown Out Reset Voltage bits
  3437                           ;	BORV = 190, VBOR set to 1.90 V nominal
  3438   300002                     	org	3145730
  3439   300002  1F                 	db	31
  3440                           
  3441                           ;Config register CONFIG2H @ 0x300003
  3442                           ;	Watchdog Timer Enable bits
  3443                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
  3444                           ;	Watchdog Timer Postscale Select bits
  3445                           ;	WDTPS = 32768, 1:32768
  3446   300003                     	org	3145731
  3447   300003  3C                 	db	60
  3448                           
  3449                           ; Padding undefined space
  3450   300004                     	org	3145732
  3451   300004  FF                 	db	255
  3452                           
  3453                           ;Config register CONFIG3H @ 0x300005
  3454                           ;	CCP2 MUX bit
  3455                           ;	CCP2MX = PORTC1, CCP2 input/output is multiplexed with RC1
  3456                           ;	PORTB A/D Enable bit
  3457                           ;	PBADEN = ON, PORTB<5:0> pins are configured as analog input channels on Reset
  3458                           ;	P3A/CCP3 Mux bit
  3459                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
  3460                           ;	HFINTOSC Fast Start-up
  3461                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
  3462                           ;	Timer3 Clock input mux bit
  3463                           ;	T3CMX = PORTC0, T3CKI is on RC0
  3464                           ;	ECCP2 B output mux bit
  3465                           ;	P2BMX = PORTB5, P2B is on RB5
  3466                           ;	MCLR Pin Enable bit
  3467                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
  3468   300005                     	org	3145733
  3469   300005  BF                 	db	191
  3470                           
  3471                           ;Config register CONFIG4L @ 0x300006
  3472                           ;	Stack Full/Underflow Reset Enable bit
  3473                           ;	STVREN = ON, Stack full/underflow will cause Reset
  3474                           ;	Single-Supply ICSP Enable bit
  3475                           ;	LVP = ON, Single-Supply ICSP enabled if MCLRE is also 1
  3476                           ;	Extended Instruction Set Enable bit
  3477                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
  3478                           ;	Background Debug
  3479                           ;	DEBUG = 0x1, unprogrammed default
  3480   300006                     	org	3145734
  3481   300006  85                 	db	133
  3482                           
  3483                           ; Padding undefined space
  3484   300007                     	org	3145735
  3485   300007  FF                 	db	255
  3486                           
  3487                           ;Config register CONFIG5L @ 0x300008
  3488                           ;	Code Protection Block 0
  3489                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
  3490                           ;	Code Protection Block 1
  3491                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
  3492                           ;	Code Protection Block 2
  3493                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
  3494                           ;	Code Protection Block 3
  3495                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
  3496   300008                     	org	3145736
  3497   300008  0F                 	db	15
  3498                           
  3499                           ;Config register CONFIG5H @ 0x300009
  3500                           ;	Boot Block Code Protection bit
  3501                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
  3502                           ;	Data EEPROM Code Protection bit
  3503                           ;	CPD = OFF, Data EEPROM not code-protected
  3504   300009                     	org	3145737
  3505   300009  C0                 	db	192
  3506                           
  3507                           ;Config register CONFIG6L @ 0x30000A
  3508                           ;	Write Protection Block 0
  3509                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
  3510                           ;	Write Protection Block 1
  3511                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
  3512                           ;	Write Protection Block 2
  3513                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
  3514                           ;	Write Protection Block 3
  3515                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
  3516   30000A                     	org	3145738
  3517   30000A  0F                 	db	15
  3518                           
  3519                           ;Config register CONFIG6H @ 0x30000B
  3520                           ;	Configuration Register Write Protection bit
  3521                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
  3522                           ;	Boot Block Write Protection bit
  3523                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
  3524                           ;	Data EEPROM Write Protection bit
  3525                           ;	WRTD = OFF, Data EEPROM not write-protected
  3526   30000B                     	org	3145739
  3527   30000B  E0                 	db	224
  3528                           
  3529                           ;Config register CONFIG7L @ 0x30000C
  3530                           ;	Table Read Protection Block 0
  3531                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
  3532                           ;	Table Read Protection Block 1
  3533                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
  3534                           ;	Table Read Protection Block 2
  3535                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) not protected from table reads executed in other
      +                           blocks
  3536                           ;	Table Read Protection Block 3
  3537                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) not protected from table reads executed in other
      +                           blocks
  3538   30000C                     	org	3145740
  3539   30000C  0F                 	db	15
  3540                           
  3541                           ;Config register CONFIG7H @ 0x30000D
  3542                           ;	Boot Block Table Read Protection bit
  3543                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
  3544   30000D                     	org	3145741
  3545   30000D  40                 	db	64
  3546                           tosu	equ	0xFFF
  3547                           tosh	equ	0xFFE
  3548                           tosl	equ	0xFFD
  3549                           stkptr	equ	0xFFC
  3550                           pclatu	equ	0xFFB
  3551                           pclath	equ	0xFFA
  3552                           pcl	equ	0xFF9
  3553                           tblptru	equ	0xFF8
  3554                           tblptrh	equ	0xFF7
  3555                           tblptrl	equ	0xFF6
  3556                           tablat	equ	0xFF5
  3557                           prodh	equ	0xFF4
  3558                           prodl	equ	0xFF3
  3559                           indf0	equ	0xFEF
  3560                           postinc0	equ	0xFEE
  3561                           postdec0	equ	0xFED
  3562                           preinc0	equ	0xFEC
  3563                           plusw0	equ	0xFEB
  3564                           fsr0h	equ	0xFEA
  3565                           fsr0l	equ	0xFE9
  3566                           wreg	equ	0xFE8
  3567                           indf1	equ	0xFE7
  3568                           postinc1	equ	0xFE6
  3569                           postdec1	equ	0xFE5
  3570                           preinc1	equ	0xFE4
  3571                           plusw1	equ	0xFE3
  3572                           fsr1h	equ	0xFE2
  3573                           fsr1l	equ	0xFE1
  3574                           bsr	equ	0xFE0
  3575                           indf2	equ	0xFDF
  3576                           postinc2	equ	0xFDE
  3577                           postdec2	equ	0xFDD
  3578                           preinc2	equ	0xFDC
  3579                           plusw2	equ	0xFDB
  3580                           fsr2h	equ	0xFDA
  3581                           fsr2l	equ	0xFD9
  3582                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        216
    BSS         4
    Persistent  12
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      7      71
    BANK0           160      0      84
    BANK1           256    218     218
    BANK2           256      0      84
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    INT0_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT0_DefaultInterruptHandler(), NULL(), 

    INT0_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT0_DefaultInterruptHandler(), 

    INT1_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT1_DefaultInterruptHandler(), NULL(), 

    INT1_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT1_DefaultInterruptHandler(), 

    INT2_InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT2_DefaultInterruptHandler(), NULL(), 

    INT2_SetInterruptHandler@InterruptHandler	PTR FTN()void  size(2) Largest target is 1
		 -> INT2_DefaultInterruptHandler(), 

    TMR0_OverflowCallback	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_DefaultOverflowCallback(), NULL(), 

    TMR0_OverflowCallbackRegister@callbackHandler	PTR FTN()void  size(2) Largest target is 1
		 -> TMR0_DefaultOverflowCallback(), 

    TMR1_GateCallback	PTR FTN()void  size(2) Largest target is 1
		 -> TMR1_DefaultGateCallback(), NULL(), 

    TMR1_OverflowCallback	PTR FTN()void  size(2) Largest target is 1
		 -> TMR1_DefaultOverflowCallback(), NULL(), 


Critical Paths under _main in COMRAM

    _main->_TMR1_CounterSet
    _SYSTEM_Initialize->_TMR1_Initialize
    _TMR0_Initialize->_TMR0_OverflowCallbackRegister
    _INTERRUPT_Initialize->_INT0_SetInterruptHandler
    _INTERRUPT_Initialize->_INT1_SetInterruptHandler
    _INTERRUPT_Initialize->_INT2_SetInterruptHandler

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                               222   222      0     414
                                              3 COMRAM     4     4      0
                                              0 BANK1    218   218      0
                  _SYSTEM_Initialize
                    _TMR0_CounterSet
           _TMR0_OverflowStatusClear
             _TMR0_OverflowStatusGet
                    _TMR1_CounterSet
           _TMR1_OverflowStatusClear
             _TMR1_OverflowStatusGet
 ---------------------------------------------------------------------------------
 (1) _TMR1_OverflowStatusGet                               0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR1_OverflowStatusClear                             0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR1_CounterSet                                      3     1      2     114
                                              0 COMRAM     3     1      2
 ---------------------------------------------------------------------------------
 (1) _TMR0_OverflowStatusGet                               0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR0_OverflowStatusClear                             0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _TMR0_CounterSet                                      2     0      2      46
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (1) _SYSTEM_Initialize                                    0     0      0      92
                   _CLOCK_Initialize
               _INTERRUPT_Initialize
             _PIN_MANAGER_Initialize
                     _PMD_Initialize
                    _TMR0_Initialize
                    _TMR1_Initialize
 ---------------------------------------------------------------------------------
 (2) _TMR1_Initialize                                      2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 (2) _TMR0_Initialize                                      0     0      0      23
      _TMR0_OverflowCallbackRegister
 ---------------------------------------------------------------------------------
 (3) _TMR0_OverflowCallbackRegister                        2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (2) _PMD_Initialize                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _PIN_MANAGER_Initialize                               0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _INTERRUPT_Initialize                                 0     0      0      69
           _INT0_SetInterruptHandler
           _INT1_SetInterruptHandler
           _INT2_SetInterruptHandler
 ---------------------------------------------------------------------------------
 (3) _INT2_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (3) _INT1_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (3) _INT0_SetInterruptHandler                             2     0      2      23
                                              0 COMRAM     2     0      2
 ---------------------------------------------------------------------------------
 (2) _CLOCK_Initialize                                     0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _SYSTEM_Initialize
     _CLOCK_Initialize
     _INTERRUPT_Initialize
       _INT0_SetInterruptHandler
       _INT1_SetInterruptHandler
       _INT2_SetInterruptHandler
     _PIN_MANAGER_Initialize
     _PMD_Initialize
     _TMR0_Initialize
       _TMR0_OverflowCallbackRegister
     _TMR1_Initialize
   _TMR0_CounterSet
   _TMR0_OverflowStatusClear
   _TMR0_OverflowStatusGet
   _TMR1_CounterSet
   _TMR1_OverflowStatusClear
   _TMR1_OverflowStatusGet

Address spaces:
Name               Size   Autos  Total    Usage
BIGRAM            1535      0       0      0.0%
BITBANK5           256      0       0      0.0%
BANK5              256      0       0      0.0%
BITBANK4           256      0       0      0.0%
BANK4              256      0       0      0.0%
BITBANK3           256      0       0      0.0%
BANK3              256      0       0      0.0%
BITBANK2           256      0       0      0.0%
BANK2              256      0      84     32.8%
BITBANK1           256      0       0      0.0%
BANK1              256    218     218     85.2%
BITBANK0           160      0       0      0.0%
BANK0              160      0      84     52.5%
BITCOMRAM           95      0       0      0.0%
COMRAM              95      7      71     74.7%
BITBIGSFRh          92      0       0      0.0%
BITBIGSFRlllh       34      0       0      0.0%
BITBIGSFRlh         34      0       0      0.0%
BITBIGSFRllh        29      0       0      0.0%
BITBIGSFRllll        2      0       0      0.0%
STACK                0      0       0      0.0%
DATA                 0      0     457      0.0%


Microchip Technology PIC18 Macro Assembler V3.00 build 20241204225717 
Symbol Table                                                                                   Thu Sep 18 19:35:00 2025

                     ?_TMR0_OverflowStatusGet 003D                                             l9 09FE  
                                          l38 098C                                            l76 0904  
                                          l86 0A3A                                            l99 0A30  
                                         l112 0A26                                           l210 09DC  
                                         l213 0A3E                                           l136 09C8  
                                         l139 0A1C                                           l172 0962  
                                         l324 0A08                                           l309 09AE  
                                         l345 09F0                                           l282 0724  
                                         l339 0A12                                           l348 0A42  
                                         l189 08D0                                           l269 064A  
                                         u310 089C                                           u311 0898  
                                         u320 08AC                                           u321 08A6  
                                         u340 09DA                                           u500 074A  
                                         u341 09D4                                           u501 0746  
                                         u421 060C                                           u350 09EE  
                                         u326 08AE                                           u510 076C  
                                         u351 09E8                                           u335 08C2  
                                         u511 0768                                           u431 061E  
                                         u336 08C4                                           u441 0630  
                                         u346 09DC                                           u450 064A  
                                         u451 0646                                           u356 09F0  
                                         u460 0658                                           u461 0654  
                                         u470 06EC                                           u471 06E8  
                                         u480 06FC                                           u481 06F6  
                                         u490 0724                                           u491 0720  
                                         u486 06FE                    ??_INT0_SetInterruptHandler 003F  
                             _timer1ReloadVal 0046                                           wreg 0FE8  
                                        l1301 08E4                                          l1303 08E6  
                                        l1311 0994                                          l1305 08F4  
                                        l1313 099C                                          l1321 093C  
                                        l1307 08F6                                          l1315 09A8  
                                        l1331 095C                                          l1323 0948  
                                        l1411 0666                                          l1403 0658  
                                        l1333 0A14                                          l1317 09AA  
                                        l1309 098E                                          l1325 094A  
                                        l1341 09C0                                          l1413 0692  
                                        l1421 0710                                          l1327 0952  
                                        l1319 0936                                          l1343 09C4  
                                        l1335 09B0                                          l1351 08B6  
                                        l1431 0750                                          l1423 0726  
                                        l1415 0696                                          l1281 0A1E  
                                        l1329 095A                                          l1337 09B8  
                                        l1353 08BA                                          l1345 088E  
                                        l1425 072A                                          l1417 06D8  
                                        l1409 0662                                          l1291 0970  
                                        l1283 0A0A                                          l1339 09BC  
                                        l1371 09DE                                          l1347 089C  
                                        l1355 08C8                                          l1363 0A3C  
                                        l1427 0736                                          l1419 06EC  
                                        l1285 09F2                                          l1277 0A32  
                                        l1293 0984                                          l1365 0A40  
                                        l1357 08CC                                          l1349 08B0  
                                        l1429 074A                                          l1279 0A28  
                                        l1295 098A                                          l1287 0964  
                                        l1367 0A00                                          l1359 09CA  
                                        l1297 08D2                                          l1289 096C  
                                        l1369 0A04                                          l1299 08D8  
                                        l1395 0602                                          l1397 0638  
                                        l1399 063C                                          _IOCB 0F62  
                                        _LATA 0F89                                          _LATB 0F8A  
                                        _LATC 0F8B                                          _PMD0 0F3F  
                                        _PMD1 0F3E                                          _PMD2 0F3D  
                                        _WPUB 0F61                                          _main 0602  
                                        fsr2h 0FDA                                          fsr1l 0FE1  
                                        fsr2l 0FD9                       __end_of_TMR0_CounterSet 0A0A  
                   ?_INT2_SetInterruptHandler 003D                                          start 7FFC  
              __end_of_TMR0_OverflowStatusGet 09F2                                  ___param_bank 0000  
                     __end_of_TMR0_Initialize 09B0                        _TMR1_OverflowStatusGet 09CA  
                                       ?_main 003D                                         _T0CON 0FD5  
                                       _T1CON 0FCD                       __end_of_TMR1_CounterSet 08D2  
                                       _TMR0H 0FD7                                         _TMR1H 0FCF  
                                       _TMR0L 0FD6                                         _TMR1L 0FCE  
                                       _TRISA 0F92                                         _TRISB 0F93  
                                       _TRISC 0F94                                         _TRISE 0F96  
                                       main@i 01D8                      _INT1_SetInterruptHandler 0A28  
                     __end_of_TMR1_Initialize 0964                               _tmr0PeriodCount 0044  
                                       tablat 0FF5                                         plusw1 0FE3  
                                       plusw2 0FDB                                         status 0FD8  
                             __initialization 0774                                  __end_of_main 0774  
                                      ??_main 0040                                 __activetblptr 0002  
TMR0_OverflowCallbackRegister@callbackHandler 003D                                        _ANSELA 0F38  
            __end_of_TMR1_OverflowStatusClear 0A40                                        _ANSELB 0F39  
                                      _ANSELC 0F3A                                        _T1GCON 0FCC  
                                      _OSCCON 0FD3                                 main@durations 0154  
                            ?_TMR0_CounterSet 003D                   TMR0_CounterSet@counterValue 003D  
                            ?_TMR0_Initialize 003D                                        isa$std 0001  
                           ?_CLOCK_Initialize 003D                              ?_TMR1_CounterSet 003D  
                              _PMD_Initialize 0A14                  _INT2_DefaultInterruptHandler 0000  
                                __pdataCOMRAM 0001                            ??_CLOCK_Initialize 003D  
                                __mediumconst 0600                                        tblptrh 0FF7  
                                      tblptrl 0FF6                                        tblptru 0FF8  
                  ??_TMR0_OverflowStatusClear 003D      INT2_SetInterruptHandler@InterruptHandler 003D  
    INT1_SetInterruptHandler@InterruptHandler 003D      INT0_SetInterruptHandler@InterruptHandler 003D  
                            ?_TMR1_Initialize 003D                             _SYSTEM_Initialize 09B0  
                                  __accesstop 0060                       __end_of__initialization 07DC  
                          ?_SYSTEM_Initialize 003D                                 ___rparam_used 0001  
                              __pcstackCOMRAM 003D                                  __pidataBANK0 07E6  
                                __pidataBANK2 083A                           ??_SYSTEM_Initialize 003F  
                      __end_of_PMD_Initialize 0A1E              __end_of_INT2_SetInterruptHandler 0A28  
                   __end_of_SYSTEM_Initialize 09CA                         _INT0_InterruptHandler 003B  
                                  __pnvCOMRAM 0031                         _TMR0_OverflowCallback 0031  
                    _TMR1_OverflowStatusClear 0A3C                       ?_TMR1_OverflowStatusGet 003D  
                             ?_PMD_Initialize 003D                    ??_INT1_SetInterruptHandler 003F  
                                     _OSCCON2 0FD2                                       _OSCTUNE 0F9B  
                   ?_INT0_SetInterruptHandler 003D                                       __Hparam 0000  
              __end_of_TMR1_OverflowStatusGet 09DE                                       __Lparam 0000  
                                __psmallconst 0600                                       __pcinit 0774  
                                     __ramtop 0600                                       __ptext0 0602  
                                     __ptext1 09CA                                       __ptext2 0A3C  
                                     __ptext3 088E                                       __ptext4 09DE  
                                     __ptext5 0A40                                       __ptext6 0A00  
                                     __ptext7 09B0                                       __ptext8 0936  
                                     __ptext9 098E                                     _T0CONbits 0FD5  
                                   _T1CONbits 0FCD                        TMR1_CounterSet@onState 003F  
                    ??_PIN_MANAGER_Initialize 003D                          end_of_initialization 07DC  
                    _INT2_SetInterruptHandler 0A1E                                 __Lmediumconst 0000  
                                     postdec1 0FE5                                       postdec2 0FDD  
                                     postinc0 0FEE                                       postinc2 0FDE  
                                   _PORTAbits 0F80                         _INT1_InterruptHandler 0039  
                       _TMR1_OverflowCallback 0035         __end_of_TMR0_OverflowCallbackRegister 0A14  
               _TMR0_OverflowCallbackRegister 0A0A                      ??_TMR0_OverflowStatusGet 003D  
                _TMR0_DefaultOverflowCallback 0000                  __end_of_INTERRUPT_Initialize 0906  
                _INT0_DefaultInterruptHandler 0000                                 __pidataCOMRAM 0906  
                         start_initialization 0774                    ??_TMR1_OverflowStatusClear 003D  
                   ?_TMR0_OverflowStatusClear 003D                              ??_PMD_Initialize 003D  
                    _TMR1_DefaultGateCallback 0000                                   __pdataBANK0 0060  
                                 __pdataBANK2 0200                                   __pbssCOMRAM 0044  
            __end_of_INT0_SetInterruptHandler 0A3C                                 __pcstackBANK1 0100  
              ?_TMR0_OverflowCallbackRegister 003D                             _TMR1_GateCallback 0033  
                       _INT2_InterruptHandler 0037                        _PIN_MANAGER_Initialize 0964  
                                 __smallconst 0600                    ??_INT2_SetInterruptHandler 003F  
                           ??_TMR0_CounterSet 003F                          _INTERRUPT_Initialize 08D2  
                            _CLOCK_Initialize 09F2                             ??_TMR0_Initialize 003F  
                                    _LATBbits 0F8A                     ?_INT1_SetInterruptHandler 003D  
                                    _PIE1bits 0F9D                                      _PIE3bits 0FA3  
                           ??_TMR1_CounterSet 003F                                      _PIR1bits 0F9E  
                                    _PIR3bits 0FA4                                      _RCONbits 0FD0  
                                   main@F5840 0200                                     main@F5836 0001  
                                   main@F5838 0060                        _TMR0_OverflowStatusGet 09DE  
                           ??_TMR1_Initialize 003D                                     main@scale 01A8  
                                   main@notes 0100                                   _INTCON2bits 0FF1  
                                 _INTCON3bits 0FF0                                     copy_data0 0788  
                                   copy_data1 07A8                                     copy_data2 07C8  
                       ?_INTERRUPT_Initialize 003D                      _INT0_SetInterruptHandler 0A32  
                                    __Hrparam 0000                                      __Lrparam 0000  
                                    __ptext10 0A0A                                      __ptext11 0A14  
                                    __ptext12 0964                                      __ptext13 08D2  
                                  _T1GCONbits 0FCC                                      __ptext14 0A1E  
                                    __ptext15 0A28                                      __ptext16 0A32  
                                    __ptext17 09F2              __end_of_TMR0_OverflowStatusClear 0A44  
                    ??_TMR1_OverflowStatusGet 003D                  _TMR1_DefaultOverflowCallback 0000  
                                    isa$xinst 0000                       TMR1_CounterSet@timerVal 003D  
                _INT1_DefaultInterruptHandler 0000                                    _INTCONbits 0FF2  
                      ??_INTERRUPT_Initialize 003F                       ?_PIN_MANAGER_Initialize 003D  
             ??_TMR0_OverflowCallbackRegister 003F                     ?_TMR1_OverflowStatusClear 003D  
                             _TMR0_CounterSet 0A00                      __end_of_CLOCK_Initialize 0A00  
                             _TMR0_Initialize 098E              __end_of_INT1_SetInterruptHandler 0A32  
                             _TMR1_CounterSet 088E                __end_of_PIN_MANAGER_Initialize 098E  
                    _TMR0_OverflowStatusClear 0A40                               _TMR1_Initialize 0936  
