# Copyright (C) 1991-2007 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.


# The default values for assignments are stored in the file
#		DE2_D5M_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
#		assignment_defaults.qdf

# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22F17C6
set_global_assignment -name TOP_LEVEL_ENTITY DE2_D5M
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "7.2 SP3"
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:30:37  APRIL 30, 2008"
set_global_assignment -name LAST_QUARTUS_VERSION "13.0 SP1"
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_palace
set_global_assignment -name SOURCE_FILE Sdram_Control_4Port/Sdram_Params.h
set_global_assignment -name VERILOG_FILE Sdram_Control_4Port/command.v
set_global_assignment -name VERILOG_FILE Sdram_Control_4Port/control_interface.v
set_global_assignment -name VERILOG_FILE Sdram_Control_4Port/sdr_data_path.v
set_global_assignment -name VERILOG_FILE Sdram_Control_4Port/Sdram_Control_4Port.v
set_global_assignment -name VERILOG_FILE Sdram_Control_4Port/Sdram_FIFO.v
set_global_assignment -name SOURCE_FILE V/VGA_Param.h
set_global_assignment -name VERILOG_FILE V/async_receiver.v
set_global_assignment -name VERILOG_FILE V/CCD_Capture.v
set_global_assignment -name VERILOG_FILE V/I2C_CCD_Config.v
set_global_assignment -name VERILOG_FILE V/I2C_Controller.v
set_global_assignment -name VERILOG_FILE V/Line_Buffer.v
set_global_assignment -name VERILOG_FILE V/RAW2RGB.v
set_global_assignment -name VERILOG_FILE V/Reset_Delay.v
set_global_assignment -name VERILOG_FILE V/sdram_pll.v
set_global_assignment -name VERILOG_FILE V/SEG7_LUT.v
set_global_assignment -name VERILOG_FILE V/SEG7_LUT_8.v
set_global_assignment -name VERILOG_FILE V/uart_crtl.v
set_global_assignment -name VERILOG_FILE V/VGA_Controller.v
set_global_assignment -name VERILOG_FILE DE2_D5M.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_COLOR 2147039 -section_id Top
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"

set_location_assignment PIN_R8 -to CLOCK_50
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"
set_global_assignment -name RESERVE_ASDO_AFTER_CONFIGURATION "AS INPUT TRI-STATED"
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_global_assignment -name USE_SIGNALTAP_FILE V/stp1.stp
set_global_assignment -name SMART_RECOMPILE ON

set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from * -to "Sdram_Control_4Port:u6|mDATAOUT"
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from * -to "Sdram_Control_4Port:u11|mDATAOUT"
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from * -to "CCD_Capture:u3|mCCD_DATA"
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from * -to "CCD_Capture:u3|Pre_FVAL"
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from * -to "CCD_Capture:u3|mCCD_LVAL"
set_instance_assignment -name TSU_REQUIREMENT "4 ns" -from * -to rCCD_DATA
set_instance_assignment -name TSU_REQUIREMENT "4 ns" -from * -to rCCD_FVAL
set_instance_assignment -name TSU_REQUIREMENT "4 ns" -from * -to rCCD_LVAL
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from "VGA_Controller:u1|oVGA_BLANK" -to oVGA_BLANK_N
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from "VGA_Controller:u1|oVGA_G" -to oVGA_G
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from "VGA_Controller:u1|oVGA_H_SYNC" -to oVGA_HS
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from "VGA_Controller:u1|oVGA_R" -to oVGA_R
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from "VGA_Controller:u1|oVGA_V_SYNC" -to oVGA_VS
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from "VGA_Controller:u1|oVGA_B" -to oVGA_B
set_instance_assignment -name TCO_REQUIREMENT "1 ns" -from * -to DRAM_DQ
set_instance_assignment -name TSU_REQUIREMENT "1 ns" -from DRAM_DQ -to *
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
set_global_assignment -name SDC_FILE DE2_D5M.sdc
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_NANO -section_id Top
set_location_assignment PIN_J15 -to KEY[0]
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity my_first_fpga -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity my_first_fpga -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -entity my_first_fpga -section_id Top
set_location_assignment PIN_A11 -to LED[3]
set_location_assignment PIN_B13 -to LED[2]
set_location_assignment PIN_A13 -to LED[1]
set_location_assignment PIN_A15 -to LED[0]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity my_first_fpga -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top