[
	{
		"name": "J",
		"type": "J",
		"opcode": "000010",
		"branch": true,
		"repr": "J target"
	},
	{
		"name": "JAL",
		"type": "J",
		"def": ["r31"],
		"opcode": "000011",
		"branch": true,
		"repr": "JAL target"
	},
	{
		"name": "BEQ",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "000100",
		"branch": true,
		"repr": "BEQ rs, rt, offset"
	},
	{
		"name": "BNE",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "000101",
		"branch": true,
		"repr": "BNE rs, rt, offset"
	},
	{
		"name": "BLEZ",
		"type": "I",
		"use": ["rs"],
		"rt": "00000",
		"opcode": "000110",
		"branch": true,
		"repr": "BLEZ rs, offset"
	},
	{
		"name": "BGTZ",
		"type": "I",
		"use": ["rs"],
		"rt": "00000",
		"opcode": "000111",
		"branch": true,
		"repr": "BGTZ rs, offset"
	},
	{
		"name": "ADDI",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001000",
		"exceptions": ["overflow"],
		"ext": "sext",
		"repr": "ADDI rt, rs, immediate"
	},
	{
		"name": "ADDIU",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001001",
		"ext": "sext",
		"repr": "ADDIU rt, rs, immediate"
	},
	{
		"name": "SLTI",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001010",
		"repr": "SLTI rt, rs, immediate"
	},
	{
		"name": "SLTIU",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001011",
		"repr": "SLTIU rt, rs, immediate"
	},
	{
		"name": "ANDI",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001100",
		"repr": "ANDI rt, rs, immediate"
	},
	{
		"name": "ORI",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001101",
		"repr": "ORI rt, rs, immediate"
	},
	{
		"name": "XORI",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "001110",
		"repr": "XORI rt, rs, immediate"
	},
	{
		"name": "LUI",
		"type": "I",
		"def": ["rt"],
		"rs": "00000",
		"opcode": "001111",
		"ext": "sext",
		"repr": "LUI rt, immediate"
	},
	{
		"name": "BEQL",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "010100",
		"branch": true,
		"likely": true,
		"repr": "BEQL rs, rt, offset"
	},
	{
		"name": "BNEL",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "010101",
		"branch": true,
		"likely": true,
		"repr": "BNEL rs, rt, offset"
	},
	{
		"name": "BLEZL",
		"type": "I",
		"use": ["rs"],
		"rt": "00000",
		"opcode": "010110",
		"branch": true,
		"likely": true,
		"repr": "BLEZL rs, offset"
	},
	{
		"name": "BGTZL",
		"type": "I",
		"use": ["rs"],
		"rt": "00000",
		"opcode": "010111",
		"branch": true,
		"likely": true,
		"repr": "BGTZL rs, offset"
	},
	{
		"name": "DADDI",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "011000",
		"exceptions": ["overflow"],
		"repr": "DADDI rt, rs, immediate"
	},
	{
		"name": "DADDIU",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "011001",
		"repr": "DADDIU rt, rs, immediate"
	},
	{
		"name": "LDL",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "011010",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "LDL rt, offset(base)"
	},
	{
		"name": "LDR",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "011011",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "LDR rt, offset(base)"
	},
	{
		"name": "LB",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100000",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "sext",
		"repr": "LB rt, offset(base)"
	},
	{
		"name": "LH",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100001",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "sext",
		"repr": "LH rt, offset(base)"
	},
	{
		"name": "LWL",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100010",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "sext",
		"repr": "LWL rt, offset(base)"
	},
	{
		"name": "LW",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100011",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "sext",
		"repr": "LW rt, offset(base)"
	},
	{
		"name": "LBU",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100100",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "zext",
		"repr": "LBU rt, offset(base)"
	},
	{
		"name": "LHU",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100101",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "zext",
		"repr": "LHU rt, offset(base)"
	},
	{
		"name": "LWR",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100110",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"repr": "LWR rt, offset(base)"
	},
	{
		"name": "LWU",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "100111",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "LWU rt, offset(base)"
	},
	{
		"name": "SB",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101000",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SB rt, offset(base)"
	},
	{
		"name": "SH",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101001",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SH rt, offset(base)"
	},
	{
		"name": "SWL",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101010",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SWL rt, offset(base)"
	},
	{
		"name": "SW",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101011",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SW rt, offset(base)"
	},
	{
		"name": "SDL",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101100",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "SDL rt, offset(base)"
	},
	{
		"name": "SDR",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101101",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "SDR rt, offset(base)"
	},
	{
		"name": "SWR",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "101110",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SWR rt, offset(base)"
	},
	{
		"name": "CACHE",
		"type": "I",
		"use": ["rs"],
		"opcode": "101111",
		"exceptions": ["coprocessor-unusable", "tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"repr": "CACHE op, offset(base)"
	},
	{
		"name": "LL",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "110000",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"ext": "sext",
		"repr": "LL rt, offset(base)"
	},
	{
		"name": "LWC1",
		"type": "I",
		"use": ["rs"],
		"def": ["ft"],
		"opcode": "110001",
		"exceptions": ["coprocessor-unusable", "tlb-miss", "tlb-invalid", "bus-error", "address-error"],
		"repr": "LWC1 rt, offset(base)"
	},
	{
		"name": "LLD",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "110100",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "LLD rt, offset(base)"
	},
	{
		"name": "LDC1",
		"type": "I",
		"use": ["rs"],
		"def": ["ft"],
		"opcode": "110101",
		"exceptions": ["coprocessor-unusable", "tlb-miss", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "LDC1 rt, offset(base)"
	},
	{
		"name": "LD",
		"type": "I",
		"use": ["rs"],
		"def": ["rt"],
		"opcode": "110111",
		"exceptions": ["tlb-miss", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "LD rt, offset(base)"
	},
	{
		"name": "SC",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "111000",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SC rt, offset(base)"
	},
	{
		"name": "SWC1",
		"type": "I",
		"use": ["rs", "ft"],
		"opcode": "111001",
		"exceptions": ["coprocessor-unusable", "tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error"],
		"repr": "SWC1 ft, offset(base)"
	},
	{
		"name": "SCD",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "111100",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "SCD rt, offset(base)"
	},
	{
		"name": "SDC1",
		"type": "I",
		"use": ["rs", "ft"],
		"opcode": "111101",
		"exceptions": ["coprocessor-unusable", "tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "SDC1 ft, offset(base)"
	},
	{
		"name": "SD",
		"type": "I",
		"use": ["rs", "rt"],
		"opcode": "111111",
		"exceptions": ["tlb-miss", "tlb-modification", "tlb-invalid", "bus-error", "address-error", "reserved-instruction"],
		"repr": "SD rt, offset(base)"
	},
	{
		"name": "SLL",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "000000",
		"rs": "00000",
		"ext": "sext",
		"repr": "SLL rd, rt, sa"
	},
	{
		"name": "SRL",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "000010",
		"rs": "00000",
		"ext": "sext",
		"repr": "SRL rd, rt, sa"
	},
	{
		"name": "SRA",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "000011",
		"rs": "00000",
		"ext": "sext",
		"repr": "SRA rd, rt, sa"
	},
	{
		"name": "SLLV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "000100",
		"sa": "00000",
		"ext": "sext",
		"repr": "SLLV rd, rt, rs"
	},
	{
		"name": "SRLV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "000110",
		"sa": "00000",
		"ext": "sext",
		"repr": "SRLV rd, rt, rs"
	},
	{
		"name": "SRAV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "000111",
		"sa": "00000",
		"ext": "sext",
		"repr": "SRAV rd, rt, rs"
	},
	{
		"name": "JR",
		"type": "R",
		"use": ["rs"],
		"opcode": "000000",
		"funct": "001000",
		"sa": "00000",
		"rt": "00000",
		"rd": "00000",
		"branch": true,
		"repr": "JR rs"
	},
	{
		"name": "JALR",
		"type": "R",
		"use": ["rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "001001",
		"sa": "00000",
		"rt": "00000",
		"branch": true,
		"repr": "JALR rd, rs"
	},
	{
		"name": "SYSCALL",
		"type": "R",
		"opcode": "000000",
		"funct": "001100",
		"exceptions": ["system-call"],
		"repr": "SYSCALL"
	},
	{
		"name": "BREAK",
		"type": "R",
		"opcode": "000000",
		"funct": "001101",
		"exceptions": ["breakpoint"],
		"repr": "BREAK"
	},
	{
		"name": "SYNC",
		"type": "R",
		"opcode": "000000",
		"funct": "001111",
		"sa": "00000",
		"rs": "00000",
		"rt": "00000",
		"rd": "00000",
		"repr": "SYNC"
	},
	{
		"name": "MFHI",
		"type": "R",
		"use": ["hi"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "010000",
		"sa": "00000",
		"rs": "00000",
		"rt": "00000",
		"repr": "MFHI rd"
	},
	{
		"name": "MTHI",
		"type": "R",
		"use": ["rs"],
		"def": ["hi"],
		"opcode": "000000",
		"funct": "010001",
		"sa": "00000",
		"rd": "00000",
		"rt": "00000",
		"repr": "MTHI rs"
	},
	{
		"name": "MFLO",
		"type": "R",
		"use": ["lo"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "010010",
		"sa": "00000",
		"rs": "00000",
		"rt": "00000",
		"repr": "MFLO rd"
	},
	{
		"name": "MTLO",
		"type": "R",
		"use": ["rs"],
		"def": ["lo"],
		"opcode": "000000",
		"funct": "010011",
		"sa": "00000",
		"rd": "00000",
		"rt": "00000",
		"repr": "MTLO rs"
	},
	{
		"name": "DSLLV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "010100",
		"sa": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSLLV rd, rt, rs"
	},
	{
		"name": "DSRLV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "010110",
		"sa": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSRLV rd, rt, rs"
	},
	{
		"name": "DSRAV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "010111",
		"sa": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSRAV rd, rt, rs"
	},
	{
		"name": "MULT",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011000",
		"sa": "00000",
		"rd": "00000",
		"ext": "sext",
		"repr": "MULT rs, rt"
	},
	{
		"name": "MULTU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011001",
		"sa": "00000",
		"rd": "00000",
		"ext": "sext",
		"repr": "MULTU rs, rt"
	},
	{
		"name": "DIV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011010",
		"sa": "00000",
		"rd": "00000",
		"ext": "sext",
		"repr": "DIV rs, rt"
	},
	{
		"name": "DIVU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011011",
		"sa": "00000",
		"rd": "00000",
		"ext": "sext",
		"repr": "DIVU rs, rt"
	},
	{
		"name": "DMULT",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011100",
		"sa": "00000",
		"rd": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DMULT rs, rt"
	},
	{
		"name": "DMULTU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011101",
		"sa": "00000",
		"rd": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DMULTU rs, rt"
	},
	{
		"name": "DDIV",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011110",
		"sa": "00000",
		"rd": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DDIV rs, rt"
	},
	{
		"name": "DDIVU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["hi", "lo"],
		"opcode": "000000",
		"funct": "011111",
		"sa": "00000",
		"rd": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DDIVU rs, rt"
	},
	{
		"name": "ADD",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100000",
		"sa": "00000",
		"exceptions": ["integer-overflow"],
		"ext": "sext",
		"repr": "ADD rd, rs, rt"
	},
	{
		"name": "ADDU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100001",
		"sa": "00000",
		"ext": "sext",
		"repr": "ADDU rd, rs, rt"
	},
	{
		"name": "SUB",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100010",
		"sa": "00000",
		"exceptions": ["integer-overflow"],
		"ext": "sext",
		"repr": "SUB rd, rs, rt"
	},
	{
		"name": "SUBU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100011",
		"sa": "00000",
		"ext": "sext",
		"repr": "SUBU rd, rs, rt"
	},
	{
		"name": "AND",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100100",
		"sa": "00000",
		"repr": "AND rd, rs, rt"
	},
	{
		"name": "OR",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100101",
		"sa": "00000",
		"repr": "OR rd, rs, rt"
	},
	{
		"name": "XOR",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100110",
		"sa": "00000",
		"repr": "XOR rd, rs, rt"
	},
	{
		"name": "NOR",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "100111",
		"sa": "00000",
		"repr": "NOR rd, rs, rt"
	},
	{
		"name": "SLT",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "101010",
		"sa": "00000",
		"repr": "SLT rd, rs, rt"
	},
	{
		"name": "SLTU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "101011",
		"sa": "00000",
		"repr": "SLTU rd, rs, rt"
	},
	{
		"name": "DADD",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "101100",
		"sa": "00000",
		"exceptions": ["integer-overflow", "reserved-instruction"],
		"repr": "DADD rd, rs, rt"
	},
	{
		"name": "DADDU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "101101",
		"sa": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DADDU rd, rs, rt"
	},
	{
		"name": "DSUB",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "101110",
		"sa": "00000",
		"exceptions": ["integer-overflow", "reserved-instruction"],
		"repr": "DSUB rd, rs, rt"
	},
	{
		"name": "DSUBU",
		"type": "R",
		"use": ["rt", "rs"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "101111",
		"sa": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSUBU rd, rs, rt"
	},
	{
		"name": "TGE",
		"type": "R",
		"use": ["rt", "rs"],
		"opcode": "000000",
		"funct": "110000",
		"exceptions": ["trap"],
		"repr": "TGE rs, rt"
	},
	{
		"name": "TGEU",
		"type": "R",
		"use": ["rt", "rs"],
		"opcode": "000000",
		"funct": "110001",
		"exceptions": ["trap"],
		"repr": "TGEU rs, rt"
	},
	{
		"name": "TLT",
		"type": "R",
		"use": ["rt", "rs"],
		"opcode": "000000",
		"funct": "110010",
		"exceptions": ["trap"],
		"repr": "TLT rs, rt"
	},
	{
		"name": "TLTU",
		"type": "R",
		"use": ["rt", "rs"],
		"opcode": "000000",
		"funct": "110011",
		"exceptions": ["trap"],
		"repr": "TLTU rs, rt"
	},
	{
		"name": "TEQ",
		"type": "R",
		"use": ["rt", "rs"],
		"opcode": "000000",
		"funct": "110100",
		"exceptions": ["trap"],
		"repr": "TEQ rs, rt"
	},
	{
		"name": "TNE",
		"type": "R",
		"use": ["rt", "rs"],
		"opcode": "000000",
		"funct": "110110",
		"exceptions": ["trap"],
		"repr": "TNE rs, rt"
	},
	{
		"name": "DSLL",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "111000",
		"rs": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSLL rd, rt, sa"
	},
	{
		"name": "DSRL",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "111010",
		"rs": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSRL rd, rt, sa"
	},
	{
		"name": "DSRA",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "111011",
		"exceptions": ["reserved-instruction"],
		"repr": "DSRA rd, rt, sa"
	},
	{
		"name": "DSLL32",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "111100",
		"rs": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSLL32 rd, rt, sa"
	},
	{
		"name": "DSRL32",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "111110",
		"rs": "00000",
		"exceptions": ["reserved-instruction"],
		"repr": "DSRL32 rd, rt, sa"
	},
	{
		"name": "DSRA32",
		"type": "R",
		"use": ["rt"],
		"def": ["rd"],
		"opcode": "000000",
		"funct": "111111",
		"exceptions": ["reserved-instruction"],
		"repr": "DSRA32 rd, rt, sa"
	},
	{
		"name": "BLTZ",
		"type": "I",
		"use": ["rs"],
		"rt": "00000",
		"opcode": "000001",
		"branch": true,
		"repr": "BLTZ rs, offset"
	},
	{
		"name": "BGEZ",
		"type": "I",
		"use": ["rs"],
		"rt": "00001",
		"opcode": "000001",
		"branch": true,
		"repr": "BGEZ rs, offset"
	},
	{
		"name": "BLTZL",
		"type": "I",
		"use": ["rs"],
		"rt": "00010",
		"opcode": "000001",
		"branch": true,
		"likely": true,
		"repr": "BLTZL rs, offset"
	},
	{
		"name": "BGEZL",
		"type": "I",
		"use": ["rs"],
		"rt": "00011",
		"opcode": "000001",
		"branch": true,
		"likely": true,
		"repr": "BGEZL rs, offset"
	},
	{
		"name": "TGEI",
		"type": "I",
		"use": ["rs"],
		"opcode": "000001",
		"rt": "01000",
		"exceptions": ["trap"],
		"repr": "TGEI rs, immedate"
	},
	{
		"name": "TGEIU",
		"type": "I",
		"use": ["rs"],
		"opcode": "000001",
		"rt": "01001",
		"exceptions": ["trap"],
		"repr": "TGEIU rs, immediate"
	},
	{
		"name": "TLTI",
		"type": "I",
		"use": ["rs"],
		"opcode": "000001",
		"rt": "01010",
		"exceptions": ["trap"],
		"repr": "TLTI rs, immediate"
	},
	{
		"name": "TLTIU",
		"type": "I",
		"use": ["rs"],
		"opcode": "000001",
		"rt": "01011",
		"exceptions": ["trap"],
		"repr": "TLTIU rs, immediate"
	},
	{
		"name": "TEQI",
		"type": "I",
		"use": ["rs"],
		"opcode": "000001",
		"rt": "01100",
		"exceptions": ["trap"],
		"repr": "TEQI rs, immediate"
	},
	{
		"name": "TNEI",
		"type": "I",
		"use": ["rs"],
		"opcode": "000001",
		"rt": "01110",
		"exceptions": ["trap"],
		"repr": "TNEI rs, immediate"
	},
	{
		"name": "BLTZAL",
		"type": "I",
		"use": ["rs"],
		"def": ["r31"],
		"rt": "10000",
		"opcode": "000001",
		"branch": true,
		"repr": "BLTZAL rs, offset"
	},
	{
		"name": "BGEZAL",
		"type": "I",
		"use": ["rs"],
		"def": ["r31"],
		"rt": "10001",
		"opcode": "000001",
		"branch": true,
		"repr": "BGEZAL rs, offset"
	},
	{
		"name": "BLTZALL",
		"type": "I",
		"use": ["rs"],
		"def": ["r31"],
		"rt": "10010",
		"opcode": "000001",
		"branch": true,
		"likely": true,
		"repr": "BLTZALL rs, offset"
	},
	{
		"name": "BGEZALL",
		"type": "I",
		"use": ["rs"],
		"def": ["r31"],
		"rt": "10011",
		"opcode": "000001",
		"branch": true,
		"likely": true,
		"repr": "BGEZALL rs, offset"
	},
	{
		"name": "MFC0",
		"type": "R",
		"use": ["cd"],
		"def": ["rt"],
		"opcode": "010000",
		"rs": "00000",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "MFC0 rt, cd"
	},
	{
		"name": "DMFC0",
		"type": "R",
		"use": ["cd"],
		"def": ["rt"],
		"opcode": "010000",
		"rs": "00001",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable", "reserved-instruction"],
		"repr": "DMFC0 rt, rd"
	},
	{
		"name": "MTC0",
		"type": "R",
		"use": ["rt"],
		"def": ["cd"],
		"opcode": "010000",
		"rs": "00100",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "MTC0 rt, cd"
	},
	{
		"name": "DMTC0",
		"type": "R",
		"use": ["rt"],
		"def": ["cd"],
		"opcode": "010000",
		"rs": "00101",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable", "reserved-instruction"],
		"repr": "DMTC0 rt, rd"
	},
	{
		"name": "BC0F",
		"type": "I",
		"opcode": "010000",
		"rs": "01000",
		"rt": "00000",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"repr": "BC0F offset"
	},
	{
		"name": "BC0T",
		"type": "I",
		"opcode": "010000",
		"rs": "01000",
		"rt": "00001",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"repr": "BC0T offset"
	},
	{
		"name": "BC0FL",
		"type": "I",
		"opcode": "010000",
		"rs": "01000",
		"rt": "00010",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"likely": true,
		"repr": "BC0FL offset"
	},
	{
		"name": "BC0TL",
		"type": "I",
		"opcode": "010000",
		"rs": "01000",
		"rt": "00011",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"likely": true,
		"repr": "BC0TL offset"
	},
	{
		"name": "MFC1",
		"type": "R",
		"use": ["fs"],
		"def": ["rt"],
		"opcode": "010001",
		"rs": "00000",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "MFC1 rt, fs"
	},
	{
		"name": "DMFC1",
		"type": "R",
		"use": ["fs"],
		"def": ["rt"],
		"opcode": "010001",
		"rs": "00001",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable", "reserved-instruction"]
	},
	{
		"name": "CFC1",
		"type": "R",
		"use": ["fs"],
		"def": ["rt"],
		"opcode": "010001",
		"rs": "00010",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "CFC1 rt, fs"
	},
	{
		"name": "MTC1",
		"type": "R",
		"use": ["rt"],
		"def": ["fs"],
		"opcode": "010001",
		"rs": "00100",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "MTC1 rt, fs"
	},
	{
		"name": "DMTC1",
		"type": "R",
		"use": ["rt"],
		"def": ["fs"],
		"opcode": "010001",
		"rs": "00101",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable", "reserved-instruction"]
	},
	{
		"name": "CTC1",
		"type": "R",
		"use": ["rt"],
		"def": ["fs"],
		"opcode": "010001",
		"rs": "00110",
		"sa": "00000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "CTC1 rt, fs"
	},
	{
		"name": "BC1F",
		"type": "I",
		"opcode": "010001",
		"rs": "01000",
		"rt": "00000",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"repr": "BC1F offset"
	},
	{
		"name": "BC1T",
		"type": "I",
		"opcode": "010001",
		"rs": "01000",
		"rt": "00001",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"repr": "BC1T offset"
	},
	{
		"name": "BC1FL",
		"type": "I",
		"opcode": "010001",
		"rs": "01000",
		"rt": "00010",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"likely": true,
		"repr": "BC1FL offset"
	},
	{
		"name": "BC1TL",
		"type": "I",
		"opcode": "010001",
		"rs": "01000",
		"rt": "00011",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"likely": true,
		"repr": "BC1TL offset"
	},
	{
		"name": "TLBR",
		"type": "R",
		"opcode": "010000",
		"rs": "10000",
		"rt": "00000",
		"rd": "00000",
		"sa": "00000",
		"funct": "000001",
		"exceptions": ["coprocessor-unusable"],
		"repr": "TLBR"
	},
	{
		"name": "TLBWI",
		"type": "R",
		"opcode": "010000",
		"rs": "10000",
		"rt": "00000",
		"rd": "00000",
		"sa": "00000",
		"funct": "000010",
		"exceptions": ["coprocessor-unusable"],
		"repr": "TLBWI"
	},
	{
		"name": "TLBWR",
		"type": "R",
		"opcode": "010000",
		"rs": "10000",
		"rt": "00000",
		"rd": "00000",
		"sa": "00000",
		"funct": "000110",
		"exceptions": ["coprocessor-unusable"],
		"repr": "TLBWR"
	},
	{
		"name": "TLBP",
		"type": "R",
		"opcode": "010000",
		"rs": "10000",
		"rt": "00000",
		"rd": "00000",
		"sa": "00000",
		"funct": "001000",
		"exceptions": ["coprocessor-unusable"],
		"repr": "TLBP"
	},
	{
		"name": "ERET",
		"type": "R",
		"opcode": "010000",
		"rs": "10000",
		"rt": "00000",
		"rd": "00000",
		"sa": "00000",
		"funct": "011000",
		"exceptions": ["coprocessor-unusable"],
		"branch": true,
		"repr": "ERET"
	},
	{
		"name": "ABS.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "000101",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "ABS.S fd, fs"
	},
	{
		"name": "ABS.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "000101",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "ABS.D fd, fs"
	},
	{
		"name": "ADD.S",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "underflow"],
		"repr": "ADD.S fd, fs, ft"
	},
	{
		"name": "ADD.D",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "000000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "underflow"],
		"repr": "ADD.D fd, fs, ft"
	},
	{
		"name": "C.F.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110000",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.F.S fs, ft"
	},
	{
		"name": "C.F.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110000",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.F.D fs, ft"
	},
	{
		"name": "C.UN.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110001",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.UN.S fs, ft"
	},
	{
		"name": "C.UN.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110001",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.UN.D fs, ft"
	},
	{
		"name": "C.EQ.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110010",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.EQ.S fs, ft"
	},
	{
		"name": "C.EQ.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110010",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.EQ.D fs, ft"
	},
	{
		"name": "C.UEQ.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110011",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.UEQ.S fs, ft"
	},
	{
		"name": "C.UEQ.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110011",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.UEQ.D fs, ft"
	},
	{
		"name": "C.OLT.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110100",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.OLT.S fs, ft"
	},
	{
		"name": "C.OLT.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110100",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.OLT.D fs, ft"
	},
	{
		"name": "C.ULT.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110101",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.ULT.S fs, ft"
	},
	{
		"name": "C.ULT.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110101",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.ULT.D fs, ft"
	},
	{
		"name": "C.OLE.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110110",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.OLE.S fs, ft"
	},
	{
		"name": "C.OLE.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110110",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.OLE.D fs, ft"
	},
	{
		"name": "C.ULE.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "110111",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.ULE.S fs, ft"
	},
	{
		"name": "C.ULE.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "110111",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.ULE.D fs, ft"
	},
	{
		"name": "C.SF.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111000",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.SF.S fs, ft"
	},
	{
		"name": "C.SF.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111000",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.SF.D fs, ft"
	},
	{
		"name": "C.NGLE.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111001",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGLE.S fs, ft"
	},
	{
		"name": "C.NGLE.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111001",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGLE.D fs, ft"
	},
	{
		"name": "C.SEQ.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111010",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.SEQ.S fs, ft"
	},
	{
		"name": "C.SEQ.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111010",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.SEQ.D fs, ft"
	},
	{
		"name": "C.NGL.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111011",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGL.S fs, ft"
	},
	{
		"name": "C.NGL.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111011",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGL.D fs, ft"
	},
	{
		"name": "C.LT.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111100",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.LT.S fs, ft"
	},
	{
		"name": "C.LT.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111100",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.LT.D fs, ft"
	},
	{
		"name": "C.NGE.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111101",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGE.S fs, ft"
	},
	{
		"name": "C.NGE.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111101",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGE.D fs, ft"
	},
	{
		"name": "C.LE.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111110",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.LE.S fs, ft"
	},
	{
		"name": "C.LE.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111110",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.LE.D fs, ft"
	},
	{
		"name": "C.NGT.S",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "111111",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGT.S fs, ft"
	},
	{
		"name": "C.NGT.D",
		"type": "R",
		"use": ["fs", "ft"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "111111",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "C.NGT.D fs, ft"
	},
	{
		"name": "CEIL.L.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001010",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "CEIL.L.S fd, fs"
	},
	{
		"name": "CEIL.L.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001010",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "CEIL.L.D fd, fs"
	},
	{
		"name": "CEIL.W.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001110",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "CEIL.W.S fd, fs"
	},
	{
		"name": "CEIL.W.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001110",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "CEIL.W.D fd, fs"
	},
	{
		"name": "CVT.D.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "100001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.D.S fd, fs"
	},
	{
		"name": "CVT.D.W",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10100",
		"ft": "00000",
		"funct": "100001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.D.W fd, fs"
	},
	{
		"name": "CVT.D.L",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10101",
		"ft": "00000",
		"funct": "100001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.D.L fd, fs"
	},
	{
		"name": "CVT.L.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "100101",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.L.S fd, fs"
	},
	{
		"name": "CVT.L.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "100101",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.L.D fd, fs"
	},
	{
		"name": "CVT.L.W",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10100",
		"ft": "00000",
		"funct": "100101",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.L.W fd, fs"
	},
	{
		"name": "CVT.S.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "100000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.S.D fd, fs"
	},
	{
		"name": "CVT.S.W",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10100",
		"ft": "00000",
		"funct": "100000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.S.W fd, fs"
	},
	{
		"name": "CVT.S.L",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10101",
		"ft": "00000",
		"funct": "100000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.S.L fd, fs"
	},
	{
		"name": "CVT.W.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "100100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.W.S fd, fs"
	},
	{
		"name": "CVT.W.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "100100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.W.D fd, fs"
	},
	{
		"name": "CVT.W.L",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10101",
		"ft": "00000",
		"funct": "100100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "CVT.W.L fd, fs"
	},
	{
		"name": "DIV.S",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "000011",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "division-by-zero", "overflow", "underflow"],
		"repr": "DIV.S fd, fs, ft"
	},
	{
		"name": "DIV.D",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "000011",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "division-by-zero", "overflow", "underflow"],
		"repr": "DIV.D fd, fs, ft"
	},
	{
		"name": "FLOOR.L.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001011",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "FLOOR.L.S fd, fs"
	},
	{
		"name": "FLOOR.L.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001011",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "FLOOR.L.D fd, fs"
	},
	{
		"name": "FLOOR.W.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001111",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "FLOOR.W.S fd, fs"
	},
	{
		"name": "FLOOR.W.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001111",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "FLOOR.W.D fd, fs"
	},
	{
		"name": "MOV.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "000110",
		"exceptions": ["coprocessor-unusable"],
		"repr": "MOV.S fd, fs"
	},
	{
		"name": "MOV.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "000110",
		"exceptions": ["coprocessor-unusable"],
		"repr": "MOV.D fd, fs"
	},
	{
		"name": "MUL.S",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "000010",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "underflow"],
		"repr": "MUL.S fd, fs, ft"
	},
	{
		"name": "MUL.D",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "000010",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "underflow"],
		"repr": "MUL.D fd, fs, ft"
	},
	{
		"name": "NEG.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "000111",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "NEG.S fd, fs"
	},
	{
		"name": "NEG.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "000111",
		"exceptions": ["coprocessor-unusable", "invalid-operation"],
		"repr": "NEG.D fd, fs"
	},
	{
		"name": "ROUND.L.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "ROUND.L.S fd, fs"
	},
	{
		"name": "ROUND.L.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001000",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "ROUND.L.D fd, fs"
	},
	{
		"name": "ROUND.W.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "ROUND.W.S fd, fs"
	},
	{
		"name": "ROUND.W.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "ROUND.W.D fd, fs"
	},
	{
		"name": "SQRT.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "000100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "SQRT.S fd, fs"
	},
	{
		"name": "SQRT.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "000100",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation"],
		"repr": "SQRT.D fd, fs"
	},
	{
		"name": "SUB.S",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"funct": "000001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "underflow"],
		"repr": "SUB.S fd, fs, ft"
	},
	{
		"name": "SUB.D",
		"type": "R",
		"use": ["fs", "ft"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"funct": "000001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "underflow"],
		"repr": "SUB.D fd, fs, ft"
	},
	{
		"name": "TRUNC.L.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "TRUNC.L.S fd, fs"
	},
	{
		"name": "TRUNC.L.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001001",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "TRUNC.L.D fd, fs"
	},
	{
		"name": "TRUNC.W.S",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10000",
		"ft": "00000",
		"funct": "001101",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "TRUNC.W.S fd, fs"
	},
	{
		"name": "TRUNC.W.D",
		"type": "R",
		"use": ["fs"],
		"def": ["fd"],
		"opcode": "010001",
		"fmt": "10001",
		"ft": "00000",
		"funct": "001101",
		"exceptions": ["coprocessor-unusable", "invalid-operation", "inexact-operation", "overflow", "reserved-instruction"],
		"repr": "TRUNC.W.D fd, fs"
	}
]
