
MegaSenaDisplay.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002540  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e38  0800264c  0800264c  0001264c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003484  08003484  00020078  2**0
                  CONTENTS
  4 .ARM          00000000  08003484  08003484  00020078  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003484  08003484  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003484  08003484  00013484  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003488  08003488  00013488  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  0800348c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000bc  20000078  08003504  00020078  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  08003504  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 12 .debug_info   000077a4  00000000  00000000  000200a1  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001613  00000000  00000000  00027845  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000006b0  00000000  00000000  00028e58  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_macro  0001711c  00000000  00000000  00029508  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   0000630f  00000000  00000000  00040624  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    000825a9  00000000  00000000  00046933  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007b  00000000  00000000  000c8edc  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000005e0  00000000  00000000  000c8f58  2**3
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_frame  00001cec  00000000  00000000  000c9538  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000078 	.word	0x20000078
 8000128:	00000000 	.word	0x00000000
 800012c:	08002634 	.word	0x08002634

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000007c 	.word	0x2000007c
 8000148:	08002634 	.word	0x08002634

0800014c <ST7735_Select>:
    ST7735_NORON  ,    Delay, //  3: Normal display on, no args, w/HAL_Delay
      10,                     //     10 ms HAL_Delay
    ST7735_DISPON ,    Delay, //  4: Main screen turn on, no args w/HAL_Delay
      100 };                  //     100 ms HAL_Delay

static void ST7735_Select() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8000150:	2200      	movs	r2, #0
 8000152:	2110      	movs	r1, #16
 8000154:	4802      	ldr	r0, [pc, #8]	; (8000160 <ST7735_Select+0x14>)
 8000156:	f000 ff84 	bl	8001062 <HAL_GPIO_WritePin>
}
 800015a:	bf00      	nop
 800015c:	bd80      	pop	{r7, pc}
 800015e:	bf00      	nop
 8000160:	40010800 	.word	0x40010800

08000164 <ST7735_Unselect>:

void ST7735_Unselect() {
 8000164:	b580      	push	{r7, lr}
 8000166:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_SET);
 8000168:	2201      	movs	r2, #1
 800016a:	2110      	movs	r1, #16
 800016c:	4802      	ldr	r0, [pc, #8]	; (8000178 <ST7735_Unselect+0x14>)
 800016e:	f000 ff78 	bl	8001062 <HAL_GPIO_WritePin>
}
 8000172:	bf00      	nop
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	40010800 	.word	0x40010800

0800017c <ST7735_Reset>:

static void ST7735_Reset() {
 800017c:	b580      	push	{r7, lr}
 800017e:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_RESET);
 8000180:	2200      	movs	r2, #0
 8000182:	2102      	movs	r1, #2
 8000184:	4806      	ldr	r0, [pc, #24]	; (80001a0 <ST7735_Reset+0x24>)
 8000186:	f000 ff6c 	bl	8001062 <HAL_GPIO_WritePin>
    HAL_Delay(5);
 800018a:	2005      	movs	r0, #5
 800018c:	f000 fcf2 	bl	8000b74 <HAL_Delay>
    HAL_GPIO_WritePin(ST7735_RES_GPIO_Port, ST7735_RES_Pin, GPIO_PIN_SET);
 8000190:	2201      	movs	r2, #1
 8000192:	2102      	movs	r1, #2
 8000194:	4802      	ldr	r0, [pc, #8]	; (80001a0 <ST7735_Reset+0x24>)
 8000196:	f000 ff64 	bl	8001062 <HAL_GPIO_WritePin>
}
 800019a:	bf00      	nop
 800019c:	bd80      	pop	{r7, pc}
 800019e:	bf00      	nop
 80001a0:	40010c00 	.word	0x40010c00

080001a4 <ST7735_WriteCommand>:

static void ST7735_WriteCommand(uint8_t cmd) {
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b082      	sub	sp, #8
 80001a8:	af00      	add	r7, sp, #0
 80001aa:	4603      	mov	r3, r0
 80001ac:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_RESET);
 80001ae:	2200      	movs	r2, #0
 80001b0:	2101      	movs	r1, #1
 80001b2:	4807      	ldr	r0, [pc, #28]	; (80001d0 <ST7735_WriteCommand+0x2c>)
 80001b4:	f000 ff55 	bl	8001062 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 80001b8:	1df9      	adds	r1, r7, #7
 80001ba:	f04f 33ff 	mov.w	r3, #4294967295
 80001be:	2201      	movs	r2, #1
 80001c0:	4804      	ldr	r0, [pc, #16]	; (80001d4 <ST7735_WriteCommand+0x30>)
 80001c2:	f001 fbd5 	bl	8001970 <HAL_SPI_Transmit>
}
 80001c6:	bf00      	nop
 80001c8:	3708      	adds	r7, #8
 80001ca:	46bd      	mov	sp, r7
 80001cc:	bd80      	pop	{r7, pc}
 80001ce:	bf00      	nop
 80001d0:	40010c00 	.word	0x40010c00
 80001d4:	200000d4 	.word	0x200000d4

080001d8 <ST7735_WriteData>:

static void ST7735_WriteData(uint8_t* buff, size_t buff_size) {
 80001d8:	b580      	push	{r7, lr}
 80001da:	b082      	sub	sp, #8
 80001dc:	af00      	add	r7, sp, #0
 80001de:	6078      	str	r0, [r7, #4]
 80001e0:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 80001e2:	2201      	movs	r2, #1
 80001e4:	2101      	movs	r1, #1
 80001e6:	4807      	ldr	r0, [pc, #28]	; (8000204 <ST7735_WriteData+0x2c>)
 80001e8:	f000 ff3b 	bl	8001062 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ST7735_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 80001ec:	683b      	ldr	r3, [r7, #0]
 80001ee:	b29a      	uxth	r2, r3
 80001f0:	f04f 33ff 	mov.w	r3, #4294967295
 80001f4:	6879      	ldr	r1, [r7, #4]
 80001f6:	4804      	ldr	r0, [pc, #16]	; (8000208 <ST7735_WriteData+0x30>)
 80001f8:	f001 fbba 	bl	8001970 <HAL_SPI_Transmit>
}
 80001fc:	bf00      	nop
 80001fe:	3708      	adds	r7, #8
 8000200:	46bd      	mov	sp, r7
 8000202:	bd80      	pop	{r7, pc}
 8000204:	40010c00 	.word	0x40010c00
 8000208:	200000d4 	.word	0x200000d4

0800020c <ST7735_ExecuteCommandList>:

static void ST7735_ExecuteCommandList(const uint8_t *addr) {
 800020c:	b580      	push	{r7, lr}
 800020e:	b084      	sub	sp, #16
 8000210:	af00      	add	r7, sp, #0
 8000212:	6078      	str	r0, [r7, #4]
    uint8_t numCommands, numArgs;
    uint16_t ms;

    numCommands = *addr++;
 8000214:	687b      	ldr	r3, [r7, #4]
 8000216:	1c5a      	adds	r2, r3, #1
 8000218:	607a      	str	r2, [r7, #4]
 800021a:	781b      	ldrb	r3, [r3, #0]
 800021c:	73fb      	strb	r3, [r7, #15]
    while(numCommands--) {
 800021e:	e034      	b.n	800028a <ST7735_ExecuteCommandList+0x7e>
        uint8_t cmd = *addr++;
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	1c5a      	adds	r2, r3, #1
 8000224:	607a      	str	r2, [r7, #4]
 8000226:	781b      	ldrb	r3, [r3, #0]
 8000228:	72fb      	strb	r3, [r7, #11]
        ST7735_WriteCommand(cmd);
 800022a:	7afb      	ldrb	r3, [r7, #11]
 800022c:	4618      	mov	r0, r3
 800022e:	f7ff ffb9 	bl	80001a4 <ST7735_WriteCommand>

        numArgs = *addr++;
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	1c5a      	adds	r2, r3, #1
 8000236:	607a      	str	r2, [r7, #4]
 8000238:	781b      	ldrb	r3, [r3, #0]
 800023a:	72bb      	strb	r3, [r7, #10]
        // If high bit set, HAL_Delay follows args
        ms = numArgs & Delay;
 800023c:	7abb      	ldrb	r3, [r7, #10]
 800023e:	b29b      	uxth	r3, r3
 8000240:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000244:	81bb      	strh	r3, [r7, #12]
        numArgs &= ~Delay;
 8000246:	7abb      	ldrb	r3, [r7, #10]
 8000248:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800024c:	72bb      	strb	r3, [r7, #10]
        if(numArgs) {
 800024e:	7abb      	ldrb	r3, [r7, #10]
 8000250:	2b00      	cmp	r3, #0
 8000252:	d008      	beq.n	8000266 <ST7735_ExecuteCommandList+0x5a>
            ST7735_WriteData((uint8_t*)addr, numArgs);
 8000254:	7abb      	ldrb	r3, [r7, #10]
 8000256:	4619      	mov	r1, r3
 8000258:	6878      	ldr	r0, [r7, #4]
 800025a:	f7ff ffbd 	bl	80001d8 <ST7735_WriteData>
            addr += numArgs;
 800025e:	7abb      	ldrb	r3, [r7, #10]
 8000260:	687a      	ldr	r2, [r7, #4]
 8000262:	4413      	add	r3, r2
 8000264:	607b      	str	r3, [r7, #4]
        }

        if(ms) {
 8000266:	89bb      	ldrh	r3, [r7, #12]
 8000268:	2b00      	cmp	r3, #0
 800026a:	d00e      	beq.n	800028a <ST7735_ExecuteCommandList+0x7e>
            ms = *addr++;
 800026c:	687b      	ldr	r3, [r7, #4]
 800026e:	1c5a      	adds	r2, r3, #1
 8000270:	607a      	str	r2, [r7, #4]
 8000272:	781b      	ldrb	r3, [r3, #0]
 8000274:	81bb      	strh	r3, [r7, #12]
            if(ms == 255) ms = 500;
 8000276:	89bb      	ldrh	r3, [r7, #12]
 8000278:	2bff      	cmp	r3, #255	; 0xff
 800027a:	d102      	bne.n	8000282 <ST7735_ExecuteCommandList+0x76>
 800027c:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8000280:	81bb      	strh	r3, [r7, #12]
            HAL_Delay(ms);
 8000282:	89bb      	ldrh	r3, [r7, #12]
 8000284:	4618      	mov	r0, r3
 8000286:	f000 fc75 	bl	8000b74 <HAL_Delay>
    while(numCommands--) {
 800028a:	7bfb      	ldrb	r3, [r7, #15]
 800028c:	1e5a      	subs	r2, r3, #1
 800028e:	73fa      	strb	r2, [r7, #15]
 8000290:	2b00      	cmp	r3, #0
 8000292:	d1c5      	bne.n	8000220 <ST7735_ExecuteCommandList+0x14>
        }
    }
}
 8000294:	bf00      	nop
 8000296:	3710      	adds	r7, #16
 8000298:	46bd      	mov	sp, r7
 800029a:	bd80      	pop	{r7, pc}

0800029c <ST7735_SetAddressWindow>:

static void ST7735_SetAddressWindow(uint8_t x0, uint8_t y0, uint8_t x1, uint8_t y1) {
 800029c:	b590      	push	{r4, r7, lr}
 800029e:	b085      	sub	sp, #20
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	4604      	mov	r4, r0
 80002a4:	4608      	mov	r0, r1
 80002a6:	4611      	mov	r1, r2
 80002a8:	461a      	mov	r2, r3
 80002aa:	4623      	mov	r3, r4
 80002ac:	71fb      	strb	r3, [r7, #7]
 80002ae:	4603      	mov	r3, r0
 80002b0:	71bb      	strb	r3, [r7, #6]
 80002b2:	460b      	mov	r3, r1
 80002b4:	717b      	strb	r3, [r7, #5]
 80002b6:	4613      	mov	r3, r2
 80002b8:	713b      	strb	r3, [r7, #4]
    // column address set
    ST7735_WriteCommand(ST7735_CASET);
 80002ba:	202a      	movs	r0, #42	; 0x2a
 80002bc:	f7ff ff72 	bl	80001a4 <ST7735_WriteCommand>
    uint8_t data[] = { 0x00, x0 + ST7735_XSTART, 0x00, x1 + ST7735_XSTART };
 80002c0:	2300      	movs	r3, #0
 80002c2:	733b      	strb	r3, [r7, #12]
 80002c4:	79fb      	ldrb	r3, [r7, #7]
 80002c6:	3301      	adds	r3, #1
 80002c8:	b2db      	uxtb	r3, r3
 80002ca:	737b      	strb	r3, [r7, #13]
 80002cc:	2300      	movs	r3, #0
 80002ce:	73bb      	strb	r3, [r7, #14]
 80002d0:	797b      	ldrb	r3, [r7, #5]
 80002d2:	3301      	adds	r3, #1
 80002d4:	b2db      	uxtb	r3, r3
 80002d6:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80002d8:	f107 030c 	add.w	r3, r7, #12
 80002dc:	2104      	movs	r1, #4
 80002de:	4618      	mov	r0, r3
 80002e0:	f7ff ff7a 	bl	80001d8 <ST7735_WriteData>

    // row address set
    ST7735_WriteCommand(ST7735_RASET);
 80002e4:	202b      	movs	r0, #43	; 0x2b
 80002e6:	f7ff ff5d 	bl	80001a4 <ST7735_WriteCommand>
    data[1] = y0 + ST7735_YSTART;
 80002ea:	79bb      	ldrb	r3, [r7, #6]
 80002ec:	331a      	adds	r3, #26
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	737b      	strb	r3, [r7, #13]
    data[3] = y1 + ST7735_YSTART;
 80002f2:	793b      	ldrb	r3, [r7, #4]
 80002f4:	331a      	adds	r3, #26
 80002f6:	b2db      	uxtb	r3, r3
 80002f8:	73fb      	strb	r3, [r7, #15]
    ST7735_WriteData(data, sizeof(data));
 80002fa:	f107 030c 	add.w	r3, r7, #12
 80002fe:	2104      	movs	r1, #4
 8000300:	4618      	mov	r0, r3
 8000302:	f7ff ff69 	bl	80001d8 <ST7735_WriteData>

    // write to RAM
    ST7735_WriteCommand(ST7735_RAMWR);
 8000306:	202c      	movs	r0, #44	; 0x2c
 8000308:	f7ff ff4c 	bl	80001a4 <ST7735_WriteCommand>
}
 800030c:	bf00      	nop
 800030e:	3714      	adds	r7, #20
 8000310:	46bd      	mov	sp, r7
 8000312:	bd90      	pop	{r4, r7, pc}

08000314 <ST7735_Init>:

void ST7735_Init() {
 8000314:	b580      	push	{r7, lr}
 8000316:	af00      	add	r7, sp, #0
    ST7735_Select();
 8000318:	f7ff ff18 	bl	800014c <ST7735_Select>
    ST7735_Reset();
 800031c:	f7ff ff2e 	bl	800017c <ST7735_Reset>
    ST7735_ExecuteCommandList(init_cmds1);
 8000320:	4806      	ldr	r0, [pc, #24]	; (800033c <ST7735_Init+0x28>)
 8000322:	f7ff ff73 	bl	800020c <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds2);
 8000326:	4806      	ldr	r0, [pc, #24]	; (8000340 <ST7735_Init+0x2c>)
 8000328:	f7ff ff70 	bl	800020c <ST7735_ExecuteCommandList>
    ST7735_ExecuteCommandList(init_cmds3);
 800032c:	4805      	ldr	r0, [pc, #20]	; (8000344 <ST7735_Init+0x30>)
 800032e:	f7ff ff6d 	bl	800020c <ST7735_ExecuteCommandList>
    ST7735_Unselect();
 8000332:	f7ff ff17 	bl	8000164 <ST7735_Unselect>
}
 8000336:	bf00      	nop
 8000338:	bd80      	pop	{r7, pc}
 800033a:	bf00      	nop
 800033c:	080033c8 	.word	0x080033c8
 8000340:	08003404 	.word	0x08003404
 8000344:	08003414 	.word	0x08003414

08000348 <ST7735_WriteChar>:
    ST7735_WriteData(data, sizeof(data));

    ST7735_Unselect();
}

static void ST7735_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000348:	b082      	sub	sp, #8
 800034a:	b590      	push	{r4, r7, lr}
 800034c:	b089      	sub	sp, #36	; 0x24
 800034e:	af00      	add	r7, sp, #0
 8000350:	637b      	str	r3, [r7, #52]	; 0x34
 8000352:	4603      	mov	r3, r0
 8000354:	80fb      	strh	r3, [r7, #6]
 8000356:	460b      	mov	r3, r1
 8000358:	80bb      	strh	r3, [r7, #4]
 800035a:	4613      	mov	r3, r2
 800035c:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;

    ST7735_SetAddressWindow(x, y, x+font.width-1, y+font.height-1);
 800035e:	88fb      	ldrh	r3, [r7, #6]
 8000360:	b2d8      	uxtb	r0, r3
 8000362:	88bb      	ldrh	r3, [r7, #4]
 8000364:	b2d9      	uxtb	r1, r3
 8000366:	88fb      	ldrh	r3, [r7, #6]
 8000368:	b2da      	uxtb	r2, r3
 800036a:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800036e:	4413      	add	r3, r2
 8000370:	b2db      	uxtb	r3, r3
 8000372:	3b01      	subs	r3, #1
 8000374:	b2dc      	uxtb	r4, r3
 8000376:	88bb      	ldrh	r3, [r7, #4]
 8000378:	b2da      	uxtb	r2, r3
 800037a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800037e:	4413      	add	r3, r2
 8000380:	b2db      	uxtb	r3, r3
 8000382:	3b01      	subs	r3, #1
 8000384:	b2db      	uxtb	r3, r3
 8000386:	4622      	mov	r2, r4
 8000388:	f7ff ff88 	bl	800029c <ST7735_SetAddressWindow>

    for(i = 0; i < font.height; i++) {
 800038c:	2300      	movs	r3, #0
 800038e:	61fb      	str	r3, [r7, #28]
 8000390:	e043      	b.n	800041a <ST7735_WriteChar+0xd2>
        b = font.data[(ch - 32) * font.height + i];
 8000392:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000394:	78fb      	ldrb	r3, [r7, #3]
 8000396:	3b20      	subs	r3, #32
 8000398:	f897 1035 	ldrb.w	r1, [r7, #53]	; 0x35
 800039c:	fb01 f303 	mul.w	r3, r1, r3
 80003a0:	4619      	mov	r1, r3
 80003a2:	69fb      	ldr	r3, [r7, #28]
 80003a4:	440b      	add	r3, r1
 80003a6:	005b      	lsls	r3, r3, #1
 80003a8:	4413      	add	r3, r2
 80003aa:	881b      	ldrh	r3, [r3, #0]
 80003ac:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 80003ae:	2300      	movs	r3, #0
 80003b0:	61bb      	str	r3, [r7, #24]
 80003b2:	e029      	b.n	8000408 <ST7735_WriteChar+0xc0>
            if((b << j) & 0x8000)  {
 80003b4:	697a      	ldr	r2, [r7, #20]
 80003b6:	69bb      	ldr	r3, [r7, #24]
 80003b8:	fa02 f303 	lsl.w	r3, r2, r3
 80003bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80003c0:	2b00      	cmp	r3, #0
 80003c2:	d00e      	beq.n	80003e2 <ST7735_WriteChar+0x9a>
                uint8_t data[] = { color >> 8, color & 0xFF };
 80003c4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80003c6:	0a1b      	lsrs	r3, r3, #8
 80003c8:	b29b      	uxth	r3, r3
 80003ca:	b2db      	uxtb	r3, r3
 80003cc:	743b      	strb	r3, [r7, #16]
 80003ce:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 80003d0:	b2db      	uxtb	r3, r3
 80003d2:	747b      	strb	r3, [r7, #17]
                ST7735_WriteData(data, sizeof(data));
 80003d4:	f107 0310 	add.w	r3, r7, #16
 80003d8:	2102      	movs	r1, #2
 80003da:	4618      	mov	r0, r3
 80003dc:	f7ff fefc 	bl	80001d8 <ST7735_WriteData>
 80003e0:	e00f      	b.n	8000402 <ST7735_WriteChar+0xba>
            } else {
                uint8_t data[] = { bgcolor >> 8, bgcolor & 0xFF };
 80003e2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80003e6:	0a1b      	lsrs	r3, r3, #8
 80003e8:	b29b      	uxth	r3, r3
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	733b      	strb	r3, [r7, #12]
 80003ee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 80003f2:	b2db      	uxtb	r3, r3
 80003f4:	737b      	strb	r3, [r7, #13]
                ST7735_WriteData(data, sizeof(data));
 80003f6:	f107 030c 	add.w	r3, r7, #12
 80003fa:	2102      	movs	r1, #2
 80003fc:	4618      	mov	r0, r3
 80003fe:	f7ff feeb 	bl	80001d8 <ST7735_WriteData>
        for(j = 0; j < font.width; j++) {
 8000402:	69bb      	ldr	r3, [r7, #24]
 8000404:	3301      	adds	r3, #1
 8000406:	61bb      	str	r3, [r7, #24]
 8000408:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 800040c:	461a      	mov	r2, r3
 800040e:	69bb      	ldr	r3, [r7, #24]
 8000410:	4293      	cmp	r3, r2
 8000412:	d3cf      	bcc.n	80003b4 <ST7735_WriteChar+0x6c>
    for(i = 0; i < font.height; i++) {
 8000414:	69fb      	ldr	r3, [r7, #28]
 8000416:	3301      	adds	r3, #1
 8000418:	61fb      	str	r3, [r7, #28]
 800041a:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 800041e:	461a      	mov	r2, r3
 8000420:	69fb      	ldr	r3, [r7, #28]
 8000422:	4293      	cmp	r3, r2
 8000424:	d3b5      	bcc.n	8000392 <ST7735_WriteChar+0x4a>
            }
        }
    }
}
 8000426:	bf00      	nop
 8000428:	3724      	adds	r7, #36	; 0x24
 800042a:	46bd      	mov	sp, r7
 800042c:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8000430:	b002      	add	sp, #8
 8000432:	4770      	bx	lr

08000434 <ST7735_WriteString>:
        }
    }
}
*/

void ST7735_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000434:	b082      	sub	sp, #8
 8000436:	b580      	push	{r7, lr}
 8000438:	b086      	sub	sp, #24
 800043a:	af04      	add	r7, sp, #16
 800043c:	603a      	str	r2, [r7, #0]
 800043e:	617b      	str	r3, [r7, #20]
 8000440:	4603      	mov	r3, r0
 8000442:	80fb      	strh	r3, [r7, #6]
 8000444:	460b      	mov	r3, r1
 8000446:	80bb      	strh	r3, [r7, #4]
    ST7735_Select();
 8000448:	f7ff fe80 	bl	800014c <ST7735_Select>

    while(*str) {
 800044c:	e02d      	b.n	80004aa <ST7735_WriteString+0x76>
        if(x + font.width >= ST7735_WIDTH) {
 800044e:	88fb      	ldrh	r3, [r7, #6]
 8000450:	7d3a      	ldrb	r2, [r7, #20]
 8000452:	4413      	add	r3, r2
 8000454:	2b9f      	cmp	r3, #159	; 0x9f
 8000456:	dd13      	ble.n	8000480 <ST7735_WriteString+0x4c>
            x = 0;
 8000458:	2300      	movs	r3, #0
 800045a:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 800045c:	7d7b      	ldrb	r3, [r7, #21]
 800045e:	b29a      	uxth	r2, r3
 8000460:	88bb      	ldrh	r3, [r7, #4]
 8000462:	4413      	add	r3, r2
 8000464:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ST7735_HEIGHT) {
 8000466:	88bb      	ldrh	r3, [r7, #4]
 8000468:	7d7a      	ldrb	r2, [r7, #21]
 800046a:	4413      	add	r3, r2
 800046c:	2b4f      	cmp	r3, #79	; 0x4f
 800046e:	dc21      	bgt.n	80004b4 <ST7735_WriteString+0x80>
                break;
            }

            if(*str == ' ') {
 8000470:	683b      	ldr	r3, [r7, #0]
 8000472:	781b      	ldrb	r3, [r3, #0]
 8000474:	2b20      	cmp	r3, #32
 8000476:	d103      	bne.n	8000480 <ST7735_WriteString+0x4c>
                // skip spaces in the beginning of the new line
                str++;
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	3301      	adds	r3, #1
 800047c:	603b      	str	r3, [r7, #0]
                continue;
 800047e:	e014      	b.n	80004aa <ST7735_WriteString+0x76>
            }
        }

        ST7735_WriteChar(x, y, *str, font, color, bgcolor);
 8000480:	683b      	ldr	r3, [r7, #0]
 8000482:	781a      	ldrb	r2, [r3, #0]
 8000484:	88b9      	ldrh	r1, [r7, #4]
 8000486:	88f8      	ldrh	r0, [r7, #6]
 8000488:	8c3b      	ldrh	r3, [r7, #32]
 800048a:	9302      	str	r3, [sp, #8]
 800048c:	8bbb      	ldrh	r3, [r7, #28]
 800048e:	9301      	str	r3, [sp, #4]
 8000490:	69bb      	ldr	r3, [r7, #24]
 8000492:	9300      	str	r3, [sp, #0]
 8000494:	697b      	ldr	r3, [r7, #20]
 8000496:	f7ff ff57 	bl	8000348 <ST7735_WriteChar>
        x += font.width;
 800049a:	7d3b      	ldrb	r3, [r7, #20]
 800049c:	b29a      	uxth	r2, r3
 800049e:	88fb      	ldrh	r3, [r7, #6]
 80004a0:	4413      	add	r3, r2
 80004a2:	80fb      	strh	r3, [r7, #6]
        str++;
 80004a4:	683b      	ldr	r3, [r7, #0]
 80004a6:	3301      	adds	r3, #1
 80004a8:	603b      	str	r3, [r7, #0]
    while(*str) {
 80004aa:	683b      	ldr	r3, [r7, #0]
 80004ac:	781b      	ldrb	r3, [r3, #0]
 80004ae:	2b00      	cmp	r3, #0
 80004b0:	d1cd      	bne.n	800044e <ST7735_WriteString+0x1a>
 80004b2:	e000      	b.n	80004b6 <ST7735_WriteString+0x82>
                break;
 80004b4:	bf00      	nop
    }

    ST7735_Unselect();
 80004b6:	f7ff fe55 	bl	8000164 <ST7735_Unselect>
}
 80004ba:	bf00      	nop
 80004bc:	3708      	adds	r7, #8
 80004be:	46bd      	mov	sp, r7
 80004c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80004c4:	b002      	add	sp, #8
 80004c6:	4770      	bx	lr

080004c8 <ST7735_FillRectangle>:

void ST7735_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 80004c8:	b590      	push	{r4, r7, lr}
 80004ca:	b085      	sub	sp, #20
 80004cc:	af00      	add	r7, sp, #0
 80004ce:	4604      	mov	r4, r0
 80004d0:	4608      	mov	r0, r1
 80004d2:	4611      	mov	r1, r2
 80004d4:	461a      	mov	r2, r3
 80004d6:	4623      	mov	r3, r4
 80004d8:	80fb      	strh	r3, [r7, #6]
 80004da:	4603      	mov	r3, r0
 80004dc:	80bb      	strh	r3, [r7, #4]
 80004de:	460b      	mov	r3, r1
 80004e0:	807b      	strh	r3, [r7, #2]
 80004e2:	4613      	mov	r3, r2
 80004e4:	803b      	strh	r3, [r7, #0]
    // clipping
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80004e6:	88fb      	ldrh	r3, [r7, #6]
 80004e8:	2b9f      	cmp	r3, #159	; 0x9f
 80004ea:	d859      	bhi.n	80005a0 <ST7735_FillRectangle+0xd8>
 80004ec:	88bb      	ldrh	r3, [r7, #4]
 80004ee:	2b4f      	cmp	r3, #79	; 0x4f
 80004f0:	d856      	bhi.n	80005a0 <ST7735_FillRectangle+0xd8>
    if((x + w - 1) >= ST7735_WIDTH) w = ST7735_WIDTH - x;
 80004f2:	88fa      	ldrh	r2, [r7, #6]
 80004f4:	887b      	ldrh	r3, [r7, #2]
 80004f6:	4413      	add	r3, r2
 80004f8:	3b01      	subs	r3, #1
 80004fa:	2b9f      	cmp	r3, #159	; 0x9f
 80004fc:	dd03      	ble.n	8000506 <ST7735_FillRectangle+0x3e>
 80004fe:	88fb      	ldrh	r3, [r7, #6]
 8000500:	f1c3 03a0 	rsb	r3, r3, #160	; 0xa0
 8000504:	807b      	strh	r3, [r7, #2]
    if((y + h - 1) >= ST7735_HEIGHT) h = ST7735_HEIGHT - y;
 8000506:	88ba      	ldrh	r2, [r7, #4]
 8000508:	883b      	ldrh	r3, [r7, #0]
 800050a:	4413      	add	r3, r2
 800050c:	3b01      	subs	r3, #1
 800050e:	2b4f      	cmp	r3, #79	; 0x4f
 8000510:	dd03      	ble.n	800051a <ST7735_FillRectangle+0x52>
 8000512:	88bb      	ldrh	r3, [r7, #4]
 8000514:	f1c3 0350 	rsb	r3, r3, #80	; 0x50
 8000518:	803b      	strh	r3, [r7, #0]

    ST7735_Select();
 800051a:	f7ff fe17 	bl	800014c <ST7735_Select>
    ST7735_SetAddressWindow(x, y, x+w-1, y+h-1);
 800051e:	88fb      	ldrh	r3, [r7, #6]
 8000520:	b2d8      	uxtb	r0, r3
 8000522:	88bb      	ldrh	r3, [r7, #4]
 8000524:	b2d9      	uxtb	r1, r3
 8000526:	88fb      	ldrh	r3, [r7, #6]
 8000528:	b2da      	uxtb	r2, r3
 800052a:	887b      	ldrh	r3, [r7, #2]
 800052c:	b2db      	uxtb	r3, r3
 800052e:	4413      	add	r3, r2
 8000530:	b2db      	uxtb	r3, r3
 8000532:	3b01      	subs	r3, #1
 8000534:	b2dc      	uxtb	r4, r3
 8000536:	88bb      	ldrh	r3, [r7, #4]
 8000538:	b2da      	uxtb	r2, r3
 800053a:	883b      	ldrh	r3, [r7, #0]
 800053c:	b2db      	uxtb	r3, r3
 800053e:	4413      	add	r3, r2
 8000540:	b2db      	uxtb	r3, r3
 8000542:	3b01      	subs	r3, #1
 8000544:	b2db      	uxtb	r3, r3
 8000546:	4622      	mov	r2, r4
 8000548:	f7ff fea8 	bl	800029c <ST7735_SetAddressWindow>

    uint8_t data[] = { color >> 8, color & 0xFF };
 800054c:	8c3b      	ldrh	r3, [r7, #32]
 800054e:	0a1b      	lsrs	r3, r3, #8
 8000550:	b29b      	uxth	r3, r3
 8000552:	b2db      	uxtb	r3, r3
 8000554:	733b      	strb	r3, [r7, #12]
 8000556:	8c3b      	ldrh	r3, [r7, #32]
 8000558:	b2db      	uxtb	r3, r3
 800055a:	737b      	strb	r3, [r7, #13]
    HAL_GPIO_WritePin(ST7735_DC_GPIO_Port, ST7735_DC_Pin, GPIO_PIN_SET);
 800055c:	2201      	movs	r2, #1
 800055e:	2101      	movs	r1, #1
 8000560:	4811      	ldr	r0, [pc, #68]	; (80005a8 <ST7735_FillRectangle+0xe0>)
 8000562:	f000 fd7e 	bl	8001062 <HAL_GPIO_WritePin>
    for(y = h; y > 0; y--) {
 8000566:	883b      	ldrh	r3, [r7, #0]
 8000568:	80bb      	strh	r3, [r7, #4]
 800056a:	e013      	b.n	8000594 <ST7735_FillRectangle+0xcc>
        for(x = w; x > 0; x--) {
 800056c:	887b      	ldrh	r3, [r7, #2]
 800056e:	80fb      	strh	r3, [r7, #6]
 8000570:	e00a      	b.n	8000588 <ST7735_FillRectangle+0xc0>
            HAL_SPI_Transmit(&ST7735_SPI_PORT, data, sizeof(data), HAL_MAX_DELAY);
 8000572:	f107 010c 	add.w	r1, r7, #12
 8000576:	f04f 33ff 	mov.w	r3, #4294967295
 800057a:	2202      	movs	r2, #2
 800057c:	480b      	ldr	r0, [pc, #44]	; (80005ac <ST7735_FillRectangle+0xe4>)
 800057e:	f001 f9f7 	bl	8001970 <HAL_SPI_Transmit>
        for(x = w; x > 0; x--) {
 8000582:	88fb      	ldrh	r3, [r7, #6]
 8000584:	3b01      	subs	r3, #1
 8000586:	80fb      	strh	r3, [r7, #6]
 8000588:	88fb      	ldrh	r3, [r7, #6]
 800058a:	2b00      	cmp	r3, #0
 800058c:	d1f1      	bne.n	8000572 <ST7735_FillRectangle+0xaa>
    for(y = h; y > 0; y--) {
 800058e:	88bb      	ldrh	r3, [r7, #4]
 8000590:	3b01      	subs	r3, #1
 8000592:	80bb      	strh	r3, [r7, #4]
 8000594:	88bb      	ldrh	r3, [r7, #4]
 8000596:	2b00      	cmp	r3, #0
 8000598:	d1e8      	bne.n	800056c <ST7735_FillRectangle+0xa4>
        }
    }

    ST7735_Unselect();
 800059a:	f7ff fde3 	bl	8000164 <ST7735_Unselect>
 800059e:	e000      	b.n	80005a2 <ST7735_FillRectangle+0xda>
    if((x >= ST7735_WIDTH) || (y >= ST7735_HEIGHT)) return;
 80005a0:	bf00      	nop
}
 80005a2:	3714      	adds	r7, #20
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd90      	pop	{r4, r7, pc}
 80005a8:	40010c00 	.word	0x40010c00
 80005ac:	200000d4 	.word	0x200000d4

080005b0 <ST7735_FillScreen>:

    free(line);
    ST7735_Unselect();
}

void ST7735_FillScreen(uint16_t color) {
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b084      	sub	sp, #16
 80005b4:	af02      	add	r7, sp, #8
 80005b6:	4603      	mov	r3, r0
 80005b8:	80fb      	strh	r3, [r7, #6]
    ST7735_FillRectangle(0, 0, ST7735_WIDTH, ST7735_HEIGHT, color);
 80005ba:	88fb      	ldrh	r3, [r7, #6]
 80005bc:	9300      	str	r3, [sp, #0]
 80005be:	2350      	movs	r3, #80	; 0x50
 80005c0:	22a0      	movs	r2, #160	; 0xa0
 80005c2:	2100      	movs	r1, #0
 80005c4:	2000      	movs	r0, #0
 80005c6:	f7ff ff7f 	bl	80004c8 <ST7735_FillRectangle>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
	...

080005d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005d4:	b580      	push	{r7, lr}
 80005d6:	b086      	sub	sp, #24
 80005d8:	af04      	add	r7, sp, #16

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

	HAL_Init();
 80005da:	f000 fa69 	bl	8000ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005de:	f000 f88f 	bl	8000700 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005e2:	f000 f907 	bl	80007f4 <MX_GPIO_Init>
  MX_SPI1_Init();
 80005e6:	f000 f8cd 	bl	8000784 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */
  ST7735_Init();
 80005ea:	f7ff fe93 	bl	8000314 <ST7735_Init>
  ST7735_FillScreen(BLACK);
 80005ee:	2000      	movs	r0, #0
 80005f0:	f7ff ffde 	bl	80005b0 <ST7735_FillScreen>
  /* USER CODE BEGIN WHILE */
  while (1)
  {

    /* USER CODE END WHILE */
int entrada  = HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12);
 80005f4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80005f8:	4839      	ldr	r0, [pc, #228]	; (80006e0 <main+0x10c>)
 80005fa:	f000 fd1b 	bl	8001034 <HAL_GPIO_ReadPin>
 80005fe:	4603      	mov	r3, r0
 8000600:	607b      	str	r3, [r7, #4]
if(entrada == 0){
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d165      	bne.n	80006d4 <main+0x100>

	 while( num==nv[0] || num==nv[1] || num==nv[2] || num==nv[3] || num==nv[4] || num==nv[5] ){
 8000608:	e011      	b.n	800062e <main+0x5a>

				  num = (rand()%60)+1;
 800060a:	f001 fc73 	bl	8001ef4 <rand>
 800060e:	4601      	mov	r1, r0
 8000610:	4b34      	ldr	r3, [pc, #208]	; (80006e4 <main+0x110>)
 8000612:	fb83 2301 	smull	r2, r3, r3, r1
 8000616:	440b      	add	r3, r1
 8000618:	115a      	asrs	r2, r3, #5
 800061a:	17cb      	asrs	r3, r1, #31
 800061c:	1ad2      	subs	r2, r2, r3
 800061e:	4613      	mov	r3, r2
 8000620:	011b      	lsls	r3, r3, #4
 8000622:	1a9b      	subs	r3, r3, r2
 8000624:	009b      	lsls	r3, r3, #2
 8000626:	1aca      	subs	r2, r1, r3
 8000628:	1c53      	adds	r3, r2, #1
 800062a:	4a2f      	ldr	r2, [pc, #188]	; (80006e8 <main+0x114>)
 800062c:	6013      	str	r3, [r2, #0]
	 while( num==nv[0] || num==nv[1] || num==nv[2] || num==nv[3] || num==nv[4] || num==nv[5] ){
 800062e:	4b2f      	ldr	r3, [pc, #188]	; (80006ec <main+0x118>)
 8000630:	681a      	ldr	r2, [r3, #0]
 8000632:	4b2d      	ldr	r3, [pc, #180]	; (80006e8 <main+0x114>)
 8000634:	681b      	ldr	r3, [r3, #0]
 8000636:	429a      	cmp	r2, r3
 8000638:	d0e7      	beq.n	800060a <main+0x36>
 800063a:	4b2c      	ldr	r3, [pc, #176]	; (80006ec <main+0x118>)
 800063c:	685a      	ldr	r2, [r3, #4]
 800063e:	4b2a      	ldr	r3, [pc, #168]	; (80006e8 <main+0x114>)
 8000640:	681b      	ldr	r3, [r3, #0]
 8000642:	429a      	cmp	r2, r3
 8000644:	d0e1      	beq.n	800060a <main+0x36>
 8000646:	4b29      	ldr	r3, [pc, #164]	; (80006ec <main+0x118>)
 8000648:	689a      	ldr	r2, [r3, #8]
 800064a:	4b27      	ldr	r3, [pc, #156]	; (80006e8 <main+0x114>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	429a      	cmp	r2, r3
 8000650:	d0db      	beq.n	800060a <main+0x36>
 8000652:	4b26      	ldr	r3, [pc, #152]	; (80006ec <main+0x118>)
 8000654:	68da      	ldr	r2, [r3, #12]
 8000656:	4b24      	ldr	r3, [pc, #144]	; (80006e8 <main+0x114>)
 8000658:	681b      	ldr	r3, [r3, #0]
 800065a:	429a      	cmp	r2, r3
 800065c:	d0d5      	beq.n	800060a <main+0x36>
 800065e:	4b23      	ldr	r3, [pc, #140]	; (80006ec <main+0x118>)
 8000660:	691a      	ldr	r2, [r3, #16]
 8000662:	4b21      	ldr	r3, [pc, #132]	; (80006e8 <main+0x114>)
 8000664:	681b      	ldr	r3, [r3, #0]
 8000666:	429a      	cmp	r2, r3
 8000668:	d0cf      	beq.n	800060a <main+0x36>
 800066a:	4b20      	ldr	r3, [pc, #128]	; (80006ec <main+0x118>)
 800066c:	695a      	ldr	r2, [r3, #20]
 800066e:	4b1e      	ldr	r3, [pc, #120]	; (80006e8 <main+0x114>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	429a      	cmp	r2, r3
 8000674:	d0c9      	beq.n	800060a <main+0x36>

	 }

	 	 	 	 nv[contador] = num;
 8000676:	4b1e      	ldr	r3, [pc, #120]	; (80006f0 <main+0x11c>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	4a1b      	ldr	r2, [pc, #108]	; (80006e8 <main+0x114>)
 800067c:	6812      	ldr	r2, [r2, #0]
 800067e:	491b      	ldr	r1, [pc, #108]	; (80006ec <main+0x118>)
 8000680:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


	 	 	 	 HAL_Delay(700);
 8000684:	f44f 702f 	mov.w	r0, #700	; 0x2bc
 8000688:	f000 fa74 	bl	8000b74 <HAL_Delay>

	 	 	 	 sprintf(tela, "Valor: %d",nv[contador]);  // Format a string
 800068c:	4b18      	ldr	r3, [pc, #96]	; (80006f0 <main+0x11c>)
 800068e:	681b      	ldr	r3, [r3, #0]
 8000690:	4a16      	ldr	r2, [pc, #88]	; (80006ec <main+0x118>)
 8000692:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000696:	461a      	mov	r2, r3
 8000698:	4916      	ldr	r1, [pc, #88]	; (80006f4 <main+0x120>)
 800069a:	4817      	ldr	r0, [pc, #92]	; (80006f8 <main+0x124>)
 800069c:	f001 fc6e 	bl	8001f7c <siprintf>

	 	 	 	 ST7735_WriteString(10, 20, &tela[0], Font_11x18, WHITE, BLACK);
 80006a0:	4b16      	ldr	r3, [pc, #88]	; (80006fc <main+0x128>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	9202      	str	r2, [sp, #8]
 80006a6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80006aa:	9201      	str	r2, [sp, #4]
 80006ac:	685a      	ldr	r2, [r3, #4]
 80006ae:	9200      	str	r2, [sp, #0]
 80006b0:	681b      	ldr	r3, [r3, #0]
 80006b2:	4a11      	ldr	r2, [pc, #68]	; (80006f8 <main+0x124>)
 80006b4:	2114      	movs	r1, #20
 80006b6:	200a      	movs	r0, #10
 80006b8:	f7ff febc 	bl	8000434 <ST7735_WriteString>
	 	 	 	 HAL_Delay(1500);
 80006bc:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80006c0:	f000 fa58 	bl	8000b74 <HAL_Delay>
	 	 	 	 ST7735_FillScreen(BLACK);
 80006c4:	2000      	movs	r0, #0
 80006c6:	f7ff ff73 	bl	80005b0 <ST7735_FillScreen>
	 	 	 	 contador++;
 80006ca:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <main+0x11c>)
 80006cc:	681b      	ldr	r3, [r3, #0]
 80006ce:	3301      	adds	r3, #1
 80006d0:	4a07      	ldr	r2, [pc, #28]	; (80006f0 <main+0x11c>)
 80006d2:	6013      	str	r3, [r2, #0]

		  }

		  	  if(contador==6){
 80006d4:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <main+0x11c>)
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	2b06      	cmp	r3, #6
 80006da:	d18b      	bne.n	80005f4 <main+0x20>
				  while(1);
 80006dc:	e7fe      	b.n	80006dc <main+0x108>
 80006de:	bf00      	nop
 80006e0:	40010800 	.word	0x40010800
 80006e4:	88888889 	.word	0x88888889
 80006e8:	20000094 	.word	0x20000094
 80006ec:	200000a4 	.word	0x200000a4
 80006f0:	200000d0 	.word	0x200000d0
 80006f4:	0800264c 	.word	0x0800264c
 80006f8:	200000bc 	.word	0x200000bc
 80006fc:	20000000 	.word	0x20000000

08000700 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000700:	b580      	push	{r7, lr}
 8000702:	b090      	sub	sp, #64	; 0x40
 8000704:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000706:	f107 0318 	add.w	r3, r7, #24
 800070a:	2228      	movs	r2, #40	; 0x28
 800070c:	2100      	movs	r1, #0
 800070e:	4618      	mov	r0, r3
 8000710:	f001 fb42 	bl	8001d98 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000714:	1d3b      	adds	r3, r7, #4
 8000716:	2200      	movs	r2, #0
 8000718:	601a      	str	r2, [r3, #0]
 800071a:	605a      	str	r2, [r3, #4]
 800071c:	609a      	str	r2, [r3, #8]
 800071e:	60da      	str	r2, [r3, #12]
 8000720:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000722:	2302      	movs	r3, #2
 8000724:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000726:	2301      	movs	r3, #1
 8000728:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800072a:	2310      	movs	r3, #16
 800072c:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800072e:	2302      	movs	r3, #2
 8000730:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 8000732:	2300      	movs	r3, #0
 8000734:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 8000736:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 800073a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800073c:	f107 0318 	add.w	r3, r7, #24
 8000740:	4618      	mov	r0, r3
 8000742:	f000 fca7 	bl	8001094 <HAL_RCC_OscConfig>
 8000746:	4603      	mov	r3, r0
 8000748:	2b00      	cmp	r3, #0
 800074a:	d001      	beq.n	8000750 <SystemClock_Config+0x50>
  {
    Error_Handler();
 800074c:	f000 f8b2 	bl	80008b4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000750:	230f      	movs	r3, #15
 8000752:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000754:	2302      	movs	r3, #2
 8000756:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000758:	2300      	movs	r3, #0
 800075a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800075c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000760:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000762:	2300      	movs	r3, #0
 8000764:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	2102      	movs	r1, #2
 800076a:	4618      	mov	r0, r3
 800076c:	f000 ff12 	bl	8001594 <HAL_RCC_ClockConfig>
 8000770:	4603      	mov	r3, r0
 8000772:	2b00      	cmp	r3, #0
 8000774:	d001      	beq.n	800077a <SystemClock_Config+0x7a>
  {
    Error_Handler();
 8000776:	f000 f89d 	bl	80008b4 <Error_Handler>
  }
}
 800077a:	bf00      	nop
 800077c:	3740      	adds	r7, #64	; 0x40
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
	...

08000784 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000784:	b580      	push	{r7, lr}
 8000786:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000788:	4b18      	ldr	r3, [pc, #96]	; (80007ec <MX_SPI1_Init+0x68>)
 800078a:	4a19      	ldr	r2, [pc, #100]	; (80007f0 <MX_SPI1_Init+0x6c>)
 800078c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800078e:	4b17      	ldr	r3, [pc, #92]	; (80007ec <MX_SPI1_Init+0x68>)
 8000790:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000794:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 8000796:	4b15      	ldr	r3, [pc, #84]	; (80007ec <MX_SPI1_Init+0x68>)
 8000798:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800079c:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800079e:	4b13      	ldr	r3, [pc, #76]	; (80007ec <MX_SPI1_Init+0x68>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80007a4:	4b11      	ldr	r3, [pc, #68]	; (80007ec <MX_SPI1_Init+0x68>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80007aa:	4b10      	ldr	r3, [pc, #64]	; (80007ec <MX_SPI1_Init+0x68>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80007b0:	4b0e      	ldr	r3, [pc, #56]	; (80007ec <MX_SPI1_Init+0x68>)
 80007b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80007b6:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 80007b8:	4b0c      	ldr	r3, [pc, #48]	; (80007ec <MX_SPI1_Init+0x68>)
 80007ba:	2220      	movs	r2, #32
 80007bc:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80007be:	4b0b      	ldr	r3, [pc, #44]	; (80007ec <MX_SPI1_Init+0x68>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80007c4:	4b09      	ldr	r3, [pc, #36]	; (80007ec <MX_SPI1_Init+0x68>)
 80007c6:	2200      	movs	r2, #0
 80007c8:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80007ca:	4b08      	ldr	r3, [pc, #32]	; (80007ec <MX_SPI1_Init+0x68>)
 80007cc:	2200      	movs	r2, #0
 80007ce:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80007d0:	4b06      	ldr	r3, [pc, #24]	; (80007ec <MX_SPI1_Init+0x68>)
 80007d2:	220a      	movs	r2, #10
 80007d4:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80007d6:	4805      	ldr	r0, [pc, #20]	; (80007ec <MX_SPI1_Init+0x68>)
 80007d8:	f001 f846 	bl	8001868 <HAL_SPI_Init>
 80007dc:	4603      	mov	r3, r0
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d001      	beq.n	80007e6 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 80007e2:	f000 f867 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80007e6:	bf00      	nop
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	200000d4 	.word	0x200000d4
 80007f0:	40013000 	.word	0x40013000

080007f4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b086      	sub	sp, #24
 80007f8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007fa:	f107 0308 	add.w	r3, r7, #8
 80007fe:	2200      	movs	r2, #0
 8000800:	601a      	str	r2, [r3, #0]
 8000802:	605a      	str	r2, [r3, #4]
 8000804:	609a      	str	r2, [r3, #8]
 8000806:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000808:	4b27      	ldr	r3, [pc, #156]	; (80008a8 <MX_GPIO_Init+0xb4>)
 800080a:	699b      	ldr	r3, [r3, #24]
 800080c:	4a26      	ldr	r2, [pc, #152]	; (80008a8 <MX_GPIO_Init+0xb4>)
 800080e:	f043 0304 	orr.w	r3, r3, #4
 8000812:	6193      	str	r3, [r2, #24]
 8000814:	4b24      	ldr	r3, [pc, #144]	; (80008a8 <MX_GPIO_Init+0xb4>)
 8000816:	699b      	ldr	r3, [r3, #24]
 8000818:	f003 0304 	and.w	r3, r3, #4
 800081c:	607b      	str	r3, [r7, #4]
 800081e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000820:	4b21      	ldr	r3, [pc, #132]	; (80008a8 <MX_GPIO_Init+0xb4>)
 8000822:	699b      	ldr	r3, [r3, #24]
 8000824:	4a20      	ldr	r2, [pc, #128]	; (80008a8 <MX_GPIO_Init+0xb4>)
 8000826:	f043 0308 	orr.w	r3, r3, #8
 800082a:	6193      	str	r3, [r2, #24]
 800082c:	4b1e      	ldr	r3, [pc, #120]	; (80008a8 <MX_GPIO_Init+0xb4>)
 800082e:	699b      	ldr	r3, [r3, #24]
 8000830:	f003 0308 	and.w	r3, r3, #8
 8000834:	603b      	str	r3, [r7, #0]
 8000836:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ST7735_CS_GPIO_Port, ST7735_CS_Pin, GPIO_PIN_RESET);
 8000838:	2200      	movs	r2, #0
 800083a:	2110      	movs	r1, #16
 800083c:	481b      	ldr	r0, [pc, #108]	; (80008ac <MX_GPIO_Init+0xb8>)
 800083e:	f000 fc10 	bl	8001062 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ST7735_DC_Pin|ST7735_RES_Pin|GPIO_PIN_3|GPIO_PIN_6, GPIO_PIN_RESET);
 8000842:	2200      	movs	r2, #0
 8000844:	214b      	movs	r1, #75	; 0x4b
 8000846:	481a      	ldr	r0, [pc, #104]	; (80008b0 <MX_GPIO_Init+0xbc>)
 8000848:	f000 fc0b 	bl	8001062 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : ST7735_CS_Pin */
  GPIO_InitStruct.Pin = ST7735_CS_Pin;
 800084c:	2310      	movs	r3, #16
 800084e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000850:	2301      	movs	r3, #1
 8000852:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000854:	2300      	movs	r3, #0
 8000856:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000858:	2302      	movs	r3, #2
 800085a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(ST7735_CS_GPIO_Port, &GPIO_InitStruct);
 800085c:	f107 0308 	add.w	r3, r7, #8
 8000860:	4619      	mov	r1, r3
 8000862:	4812      	ldr	r0, [pc, #72]	; (80008ac <MX_GPIO_Init+0xb8>)
 8000864:	f000 fa8c 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : ST7735_DC_Pin ST7735_RES_Pin PB3 PB6 */
  GPIO_InitStruct.Pin = ST7735_DC_Pin|ST7735_RES_Pin|GPIO_PIN_3|GPIO_PIN_6;
 8000868:	234b      	movs	r3, #75	; 0x4b
 800086a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800086c:	2301      	movs	r3, #1
 800086e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000870:	2300      	movs	r3, #0
 8000872:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000874:	2302      	movs	r3, #2
 8000876:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000878:	f107 0308 	add.w	r3, r7, #8
 800087c:	4619      	mov	r1, r3
 800087e:	480c      	ldr	r0, [pc, #48]	; (80008b0 <MX_GPIO_Init+0xbc>)
 8000880:	f000 fa7e 	bl	8000d80 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA9 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_12;
 8000884:	f44f 5390 	mov.w	r3, #4608	; 0x1200
 8000888:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800088a:	2300      	movs	r3, #0
 800088c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000892:	f107 0308 	add.w	r3, r7, #8
 8000896:	4619      	mov	r1, r3
 8000898:	4804      	ldr	r0, [pc, #16]	; (80008ac <MX_GPIO_Init+0xb8>)
 800089a:	f000 fa71 	bl	8000d80 <HAL_GPIO_Init>

}
 800089e:	bf00      	nop
 80008a0:	3718      	adds	r7, #24
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40021000 	.word	0x40021000
 80008ac:	40010800 	.word	0x40010800
 80008b0:	40010c00 	.word	0x40010c00

080008b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008ba:	e7fe      	b.n	80008ba <Error_Handler+0x6>

080008bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b085      	sub	sp, #20
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80008c2:	4b15      	ldr	r3, [pc, #84]	; (8000918 <HAL_MspInit+0x5c>)
 80008c4:	699b      	ldr	r3, [r3, #24]
 80008c6:	4a14      	ldr	r2, [pc, #80]	; (8000918 <HAL_MspInit+0x5c>)
 80008c8:	f043 0301 	orr.w	r3, r3, #1
 80008cc:	6193      	str	r3, [r2, #24]
 80008ce:	4b12      	ldr	r3, [pc, #72]	; (8000918 <HAL_MspInit+0x5c>)
 80008d0:	699b      	ldr	r3, [r3, #24]
 80008d2:	f003 0301 	and.w	r3, r3, #1
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	4b0f      	ldr	r3, [pc, #60]	; (8000918 <HAL_MspInit+0x5c>)
 80008dc:	69db      	ldr	r3, [r3, #28]
 80008de:	4a0e      	ldr	r2, [pc, #56]	; (8000918 <HAL_MspInit+0x5c>)
 80008e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e4:	61d3      	str	r3, [r2, #28]
 80008e6:	4b0c      	ldr	r3, [pc, #48]	; (8000918 <HAL_MspInit+0x5c>)
 80008e8:	69db      	ldr	r3, [r3, #28]
 80008ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008ee:	607b      	str	r3, [r7, #4]
 80008f0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80008f2:	4b0a      	ldr	r3, [pc, #40]	; (800091c <HAL_MspInit+0x60>)
 80008f4:	685b      	ldr	r3, [r3, #4]
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80008fe:	60fb      	str	r3, [r7, #12]
 8000900:	68fb      	ldr	r3, [r7, #12]
 8000902:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000906:	60fb      	str	r3, [r7, #12]
 8000908:	4a04      	ldr	r2, [pc, #16]	; (800091c <HAL_MspInit+0x60>)
 800090a:	68fb      	ldr	r3, [r7, #12]
 800090c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800090e:	bf00      	nop
 8000910:	3714      	adds	r7, #20
 8000912:	46bd      	mov	sp, r7
 8000914:	bc80      	pop	{r7}
 8000916:	4770      	bx	lr
 8000918:	40021000 	.word	0x40021000
 800091c:	40010000 	.word	0x40010000

08000920 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000920:	b580      	push	{r7, lr}
 8000922:	b088      	sub	sp, #32
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000928:	f107 0310 	add.w	r3, r7, #16
 800092c:	2200      	movs	r2, #0
 800092e:	601a      	str	r2, [r3, #0]
 8000930:	605a      	str	r2, [r3, #4]
 8000932:	609a      	str	r2, [r3, #8]
 8000934:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	4a15      	ldr	r2, [pc, #84]	; (8000990 <HAL_SPI_MspInit+0x70>)
 800093c:	4293      	cmp	r3, r2
 800093e:	d123      	bne.n	8000988 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000940:	4b14      	ldr	r3, [pc, #80]	; (8000994 <HAL_SPI_MspInit+0x74>)
 8000942:	699b      	ldr	r3, [r3, #24]
 8000944:	4a13      	ldr	r2, [pc, #76]	; (8000994 <HAL_SPI_MspInit+0x74>)
 8000946:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800094a:	6193      	str	r3, [r2, #24]
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <HAL_SPI_MspInit+0x74>)
 800094e:	699b      	ldr	r3, [r3, #24]
 8000950:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000958:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <HAL_SPI_MspInit+0x74>)
 800095a:	699b      	ldr	r3, [r3, #24]
 800095c:	4a0d      	ldr	r2, [pc, #52]	; (8000994 <HAL_SPI_MspInit+0x74>)
 800095e:	f043 0304 	orr.w	r3, r3, #4
 8000962:	6193      	str	r3, [r2, #24]
 8000964:	4b0b      	ldr	r3, [pc, #44]	; (8000994 <HAL_SPI_MspInit+0x74>)
 8000966:	699b      	ldr	r3, [r3, #24]
 8000968:	f003 0304 	and.w	r3, r3, #4
 800096c:	60bb      	str	r3, [r7, #8]
 800096e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8000970:	23a0      	movs	r3, #160	; 0xa0
 8000972:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000974:	2302      	movs	r3, #2
 8000976:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000978:	2303      	movs	r3, #3
 800097a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097c:	f107 0310 	add.w	r3, r7, #16
 8000980:	4619      	mov	r1, r3
 8000982:	4805      	ldr	r0, [pc, #20]	; (8000998 <HAL_SPI_MspInit+0x78>)
 8000984:	f000 f9fc 	bl	8000d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000988:	bf00      	nop
 800098a:	3720      	adds	r7, #32
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	40013000 	.word	0x40013000
 8000994:	40021000 	.word	0x40021000
 8000998:	40010800 	.word	0x40010800

0800099c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009a0:	e7fe      	b.n	80009a0 <NMI_Handler+0x4>

080009a2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009a2:	b480      	push	{r7}
 80009a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009a6:	e7fe      	b.n	80009a6 <HardFault_Handler+0x4>

080009a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009ac:	e7fe      	b.n	80009ac <MemManage_Handler+0x4>

080009ae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009ae:	b480      	push	{r7}
 80009b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009b2:	e7fe      	b.n	80009b2 <BusFault_Handler+0x4>

080009b4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009b8:	e7fe      	b.n	80009b8 <UsageFault_Handler+0x4>

080009ba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009ba:	b480      	push	{r7}
 80009bc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009be:	bf00      	nop
 80009c0:	46bd      	mov	sp, r7
 80009c2:	bc80      	pop	{r7}
 80009c4:	4770      	bx	lr

080009c6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009c6:	b480      	push	{r7}
 80009c8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	46bd      	mov	sp, r7
 80009ce:	bc80      	pop	{r7}
 80009d0:	4770      	bx	lr

080009d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009d2:	b480      	push	{r7}
 80009d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009d6:	bf00      	nop
 80009d8:	46bd      	mov	sp, r7
 80009da:	bc80      	pop	{r7}
 80009dc:	4770      	bx	lr

080009de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009e2:	f000 f8ab 	bl	8000b3c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009e6:	bf00      	nop
 80009e8:	bd80      	pop	{r7, pc}
	...

080009ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b086      	sub	sp, #24
 80009f0:	af00      	add	r7, sp, #0
 80009f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80009f4:	4a14      	ldr	r2, [pc, #80]	; (8000a48 <_sbrk+0x5c>)
 80009f6:	4b15      	ldr	r3, [pc, #84]	; (8000a4c <_sbrk+0x60>)
 80009f8:	1ad3      	subs	r3, r2, r3
 80009fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80009fc:	697b      	ldr	r3, [r7, #20]
 80009fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a00:	4b13      	ldr	r3, [pc, #76]	; (8000a50 <_sbrk+0x64>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d102      	bne.n	8000a0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a08:	4b11      	ldr	r3, [pc, #68]	; (8000a50 <_sbrk+0x64>)
 8000a0a:	4a12      	ldr	r2, [pc, #72]	; (8000a54 <_sbrk+0x68>)
 8000a0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a0e:	4b10      	ldr	r3, [pc, #64]	; (8000a50 <_sbrk+0x64>)
 8000a10:	681a      	ldr	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	4413      	add	r3, r2
 8000a16:	693a      	ldr	r2, [r7, #16]
 8000a18:	429a      	cmp	r2, r3
 8000a1a:	d207      	bcs.n	8000a2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a1c:	f001 f98a 	bl	8001d34 <__errno>
 8000a20:	4602      	mov	r2, r0
 8000a22:	230c      	movs	r3, #12
 8000a24:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8000a26:	f04f 33ff 	mov.w	r3, #4294967295
 8000a2a:	e009      	b.n	8000a40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a2c:	4b08      	ldr	r3, [pc, #32]	; (8000a50 <_sbrk+0x64>)
 8000a2e:	681b      	ldr	r3, [r3, #0]
 8000a30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a32:	4b07      	ldr	r3, [pc, #28]	; (8000a50 <_sbrk+0x64>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	4a05      	ldr	r2, [pc, #20]	; (8000a50 <_sbrk+0x64>)
 8000a3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3718      	adds	r7, #24
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	20005000 	.word	0x20005000
 8000a4c:	00000400 	.word	0x00000400
 8000a50:	20000098 	.word	0x20000098
 8000a54:	20000138 	.word	0x20000138

08000a58 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a5c:	bf00      	nop
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bc80      	pop	{r7}
 8000a62:	4770      	bx	lr

08000a64 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a64:	480c      	ldr	r0, [pc, #48]	; (8000a98 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000a66:	490d      	ldr	r1, [pc, #52]	; (8000a9c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000a68:	4a0d      	ldr	r2, [pc, #52]	; (8000aa0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000a6a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a6c:	e002      	b.n	8000a74 <LoopCopyDataInit>

08000a6e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a6e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a70:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a72:	3304      	adds	r3, #4

08000a74 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a74:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a76:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a78:	d3f9      	bcc.n	8000a6e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a7a:	4a0a      	ldr	r2, [pc, #40]	; (8000aa4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000a7c:	4c0a      	ldr	r4, [pc, #40]	; (8000aa8 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000a7e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a80:	e001      	b.n	8000a86 <LoopFillZerobss>

08000a82 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a82:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a84:	3204      	adds	r2, #4

08000a86 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a86:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a88:	d3fb      	bcc.n	8000a82 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000a8a:	f7ff ffe5 	bl	8000a58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000a8e:	f001 f957 	bl	8001d40 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a92:	f7ff fd9f 	bl	80005d4 <main>
  bx lr
 8000a96:	4770      	bx	lr
  ldr r0, =_sdata
 8000a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a9c:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 8000aa0:	0800348c 	.word	0x0800348c
  ldr r2, =_sbss
 8000aa4:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8000aa8:	20000134 	.word	0x20000134

08000aac <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000aac:	e7fe      	b.n	8000aac <ADC1_2_IRQHandler>
	...

08000ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ab4:	4b08      	ldr	r3, [pc, #32]	; (8000ad8 <HAL_Init+0x28>)
 8000ab6:	681b      	ldr	r3, [r3, #0]
 8000ab8:	4a07      	ldr	r2, [pc, #28]	; (8000ad8 <HAL_Init+0x28>)
 8000aba:	f043 0310 	orr.w	r3, r3, #16
 8000abe:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ac0:	2003      	movs	r0, #3
 8000ac2:	f000 f929 	bl	8000d18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000ac6:	2000      	movs	r0, #0
 8000ac8:	f000 f808 	bl	8000adc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000acc:	f7ff fef6 	bl	80008bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ad0:	2300      	movs	r3, #0
}
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40022000 	.word	0x40022000

08000adc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b082      	sub	sp, #8
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000ae4:	4b12      	ldr	r3, [pc, #72]	; (8000b30 <HAL_InitTick+0x54>)
 8000ae6:	681a      	ldr	r2, [r3, #0]
 8000ae8:	4b12      	ldr	r3, [pc, #72]	; (8000b34 <HAL_InitTick+0x58>)
 8000aea:	781b      	ldrb	r3, [r3, #0]
 8000aec:	4619      	mov	r1, r3
 8000aee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000af2:	fbb3 f3f1 	udiv	r3, r3, r1
 8000af6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000afa:	4618      	mov	r0, r3
 8000afc:	f000 f933 	bl	8000d66 <HAL_SYSTICK_Config>
 8000b00:	4603      	mov	r3, r0
 8000b02:	2b00      	cmp	r3, #0
 8000b04:	d001      	beq.n	8000b0a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b06:	2301      	movs	r3, #1
 8000b08:	e00e      	b.n	8000b28 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b0a:	687b      	ldr	r3, [r7, #4]
 8000b0c:	2b0f      	cmp	r3, #15
 8000b0e:	d80a      	bhi.n	8000b26 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b10:	2200      	movs	r2, #0
 8000b12:	6879      	ldr	r1, [r7, #4]
 8000b14:	f04f 30ff 	mov.w	r0, #4294967295
 8000b18:	f000 f909 	bl	8000d2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b1c:	4a06      	ldr	r2, [pc, #24]	; (8000b38 <HAL_InitTick+0x5c>)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b22:	2300      	movs	r3, #0
 8000b24:	e000      	b.n	8000b28 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b26:	2301      	movs	r3, #1
}
 8000b28:	4618      	mov	r0, r3
 8000b2a:	3708      	adds	r7, #8
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	bd80      	pop	{r7, pc}
 8000b30:	20000008 	.word	0x20000008
 8000b34:	20000010 	.word	0x20000010
 8000b38:	2000000c 	.word	0x2000000c

08000b3c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b40:	4b05      	ldr	r3, [pc, #20]	; (8000b58 <HAL_IncTick+0x1c>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	461a      	mov	r2, r3
 8000b46:	4b05      	ldr	r3, [pc, #20]	; (8000b5c <HAL_IncTick+0x20>)
 8000b48:	681b      	ldr	r3, [r3, #0]
 8000b4a:	4413      	add	r3, r2
 8000b4c:	4a03      	ldr	r2, [pc, #12]	; (8000b5c <HAL_IncTick+0x20>)
 8000b4e:	6013      	str	r3, [r2, #0]
}
 8000b50:	bf00      	nop
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bc80      	pop	{r7}
 8000b56:	4770      	bx	lr
 8000b58:	20000010 	.word	0x20000010
 8000b5c:	2000012c 	.word	0x2000012c

08000b60 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b60:	b480      	push	{r7}
 8000b62:	af00      	add	r7, sp, #0
  return uwTick;
 8000b64:	4b02      	ldr	r3, [pc, #8]	; (8000b70 <HAL_GetTick+0x10>)
 8000b66:	681b      	ldr	r3, [r3, #0]
}
 8000b68:	4618      	mov	r0, r3
 8000b6a:	46bd      	mov	sp, r7
 8000b6c:	bc80      	pop	{r7}
 8000b6e:	4770      	bx	lr
 8000b70:	2000012c 	.word	0x2000012c

08000b74 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b084      	sub	sp, #16
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000b7c:	f7ff fff0 	bl	8000b60 <HAL_GetTick>
 8000b80:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000b82:	687b      	ldr	r3, [r7, #4]
 8000b84:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000b86:	68fb      	ldr	r3, [r7, #12]
 8000b88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000b8c:	d005      	beq.n	8000b9a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000b8e:	4b09      	ldr	r3, [pc, #36]	; (8000bb4 <HAL_Delay+0x40>)
 8000b90:	781b      	ldrb	r3, [r3, #0]
 8000b92:	461a      	mov	r2, r3
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	4413      	add	r3, r2
 8000b98:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000b9a:	bf00      	nop
 8000b9c:	f7ff ffe0 	bl	8000b60 <HAL_GetTick>
 8000ba0:	4602      	mov	r2, r0
 8000ba2:	68bb      	ldr	r3, [r7, #8]
 8000ba4:	1ad3      	subs	r3, r2, r3
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	429a      	cmp	r2, r3
 8000baa:	d8f7      	bhi.n	8000b9c <HAL_Delay+0x28>
  {
  }
}
 8000bac:	bf00      	nop
 8000bae:	3710      	adds	r7, #16
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}
 8000bb4:	20000010 	.word	0x20000010

08000bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f003 0307 	and.w	r3, r3, #7
 8000bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc8:	4b0c      	ldr	r3, [pc, #48]	; (8000bfc <__NVIC_SetPriorityGrouping+0x44>)
 8000bca:	68db      	ldr	r3, [r3, #12]
 8000bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bce:	68ba      	ldr	r2, [r7, #8]
 8000bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bd4:	4013      	ands	r3, r2
 8000bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bdc:	68bb      	ldr	r3, [r7, #8]
 8000bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000bea:	4a04      	ldr	r2, [pc, #16]	; (8000bfc <__NVIC_SetPriorityGrouping+0x44>)
 8000bec:	68bb      	ldr	r3, [r7, #8]
 8000bee:	60d3      	str	r3, [r2, #12]
}
 8000bf0:	bf00      	nop
 8000bf2:	3714      	adds	r7, #20
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	bc80      	pop	{r7}
 8000bf8:	4770      	bx	lr
 8000bfa:	bf00      	nop
 8000bfc:	e000ed00 	.word	0xe000ed00

08000c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c00:	b480      	push	{r7}
 8000c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c04:	4b04      	ldr	r3, [pc, #16]	; (8000c18 <__NVIC_GetPriorityGrouping+0x18>)
 8000c06:	68db      	ldr	r3, [r3, #12]
 8000c08:	0a1b      	lsrs	r3, r3, #8
 8000c0a:	f003 0307 	and.w	r3, r3, #7
}
 8000c0e:	4618      	mov	r0, r3
 8000c10:	46bd      	mov	sp, r7
 8000c12:	bc80      	pop	{r7}
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	e000ed00 	.word	0xe000ed00

08000c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b083      	sub	sp, #12
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	4603      	mov	r3, r0
 8000c24:	6039      	str	r1, [r7, #0]
 8000c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	db0a      	blt.n	8000c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c30:	683b      	ldr	r3, [r7, #0]
 8000c32:	b2da      	uxtb	r2, r3
 8000c34:	490c      	ldr	r1, [pc, #48]	; (8000c68 <__NVIC_SetPriority+0x4c>)
 8000c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c3a:	0112      	lsls	r2, r2, #4
 8000c3c:	b2d2      	uxtb	r2, r2
 8000c3e:	440b      	add	r3, r1
 8000c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c44:	e00a      	b.n	8000c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c46:	683b      	ldr	r3, [r7, #0]
 8000c48:	b2da      	uxtb	r2, r3
 8000c4a:	4908      	ldr	r1, [pc, #32]	; (8000c6c <__NVIC_SetPriority+0x50>)
 8000c4c:	79fb      	ldrb	r3, [r7, #7]
 8000c4e:	f003 030f 	and.w	r3, r3, #15
 8000c52:	3b04      	subs	r3, #4
 8000c54:	0112      	lsls	r2, r2, #4
 8000c56:	b2d2      	uxtb	r2, r2
 8000c58:	440b      	add	r3, r1
 8000c5a:	761a      	strb	r2, [r3, #24]
}
 8000c5c:	bf00      	nop
 8000c5e:	370c      	adds	r7, #12
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bc80      	pop	{r7}
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop
 8000c68:	e000e100 	.word	0xe000e100
 8000c6c:	e000ed00 	.word	0xe000ed00

08000c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b089      	sub	sp, #36	; 0x24
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	60f8      	str	r0, [r7, #12]
 8000c78:	60b9      	str	r1, [r7, #8]
 8000c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	f003 0307 	and.w	r3, r3, #7
 8000c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c84:	69fb      	ldr	r3, [r7, #28]
 8000c86:	f1c3 0307 	rsb	r3, r3, #7
 8000c8a:	2b04      	cmp	r3, #4
 8000c8c:	bf28      	it	cs
 8000c8e:	2304      	movcs	r3, #4
 8000c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c92:	69fb      	ldr	r3, [r7, #28]
 8000c94:	3304      	adds	r3, #4
 8000c96:	2b06      	cmp	r3, #6
 8000c98:	d902      	bls.n	8000ca0 <NVIC_EncodePriority+0x30>
 8000c9a:	69fb      	ldr	r3, [r7, #28]
 8000c9c:	3b03      	subs	r3, #3
 8000c9e:	e000      	b.n	8000ca2 <NVIC_EncodePriority+0x32>
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca8:	69bb      	ldr	r3, [r7, #24]
 8000caa:	fa02 f303 	lsl.w	r3, r2, r3
 8000cae:	43da      	mvns	r2, r3
 8000cb0:	68bb      	ldr	r3, [r7, #8]
 8000cb2:	401a      	ands	r2, r3
 8000cb4:	697b      	ldr	r3, [r7, #20]
 8000cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000cc2:	43d9      	mvns	r1, r3
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc8:	4313      	orrs	r3, r2
         );
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3724      	adds	r7, #36	; 0x24
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bc80      	pop	{r7}
 8000cd2:	4770      	bx	lr

08000cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ce4:	d301      	bcc.n	8000cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e00f      	b.n	8000d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cea:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <SysTick_Config+0x40>)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cf2:	210f      	movs	r1, #15
 8000cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf8:	f7ff ff90 	bl	8000c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <SysTick_Config+0x40>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d02:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <SysTick_Config+0x40>)
 8000d04:	2207      	movs	r2, #7
 8000d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	e000e010 	.word	0xe000e010

08000d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff ff49 	bl	8000bb8 <__NVIC_SetPriorityGrouping>
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	4603      	mov	r3, r0
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d40:	f7ff ff5e 	bl	8000c00 <__NVIC_GetPriorityGrouping>
 8000d44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	68b9      	ldr	r1, [r7, #8]
 8000d4a:	6978      	ldr	r0, [r7, #20]
 8000d4c:	f7ff ff90 	bl	8000c70 <NVIC_EncodePriority>
 8000d50:	4602      	mov	r2, r0
 8000d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d56:	4611      	mov	r1, r2
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff5f 	bl	8000c1c <__NVIC_SetPriority>
}
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffb0 	bl	8000cd4 <SysTick_Config>
 8000d74:	4603      	mov	r3, r0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b08b      	sub	sp, #44	; 0x2c
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d92:	e127      	b.n	8000fe4 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d94:	2201      	movs	r2, #1
 8000d96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000d98:	fa02 f303 	lsl.w	r3, r2, r3
 8000d9c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d9e:	683b      	ldr	r3, [r7, #0]
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	69fa      	ldr	r2, [r7, #28]
 8000da4:	4013      	ands	r3, r2
 8000da6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000da8:	69ba      	ldr	r2, [r7, #24]
 8000daa:	69fb      	ldr	r3, [r7, #28]
 8000dac:	429a      	cmp	r2, r3
 8000dae:	f040 8116 	bne.w	8000fde <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000db2:	683b      	ldr	r3, [r7, #0]
 8000db4:	685b      	ldr	r3, [r3, #4]
 8000db6:	2b12      	cmp	r3, #18
 8000db8:	d034      	beq.n	8000e24 <HAL_GPIO_Init+0xa4>
 8000dba:	2b12      	cmp	r3, #18
 8000dbc:	d80d      	bhi.n	8000dda <HAL_GPIO_Init+0x5a>
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	d02b      	beq.n	8000e1a <HAL_GPIO_Init+0x9a>
 8000dc2:	2b02      	cmp	r3, #2
 8000dc4:	d804      	bhi.n	8000dd0 <HAL_GPIO_Init+0x50>
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d031      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
 8000dca:	2b01      	cmp	r3, #1
 8000dcc:	d01c      	beq.n	8000e08 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000dce:	e048      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000dd0:	2b03      	cmp	r3, #3
 8000dd2:	d043      	beq.n	8000e5c <HAL_GPIO_Init+0xdc>
 8000dd4:	2b11      	cmp	r3, #17
 8000dd6:	d01b      	beq.n	8000e10 <HAL_GPIO_Init+0x90>
          break;
 8000dd8:	e043      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000dda:	4a89      	ldr	r2, [pc, #548]	; (8001000 <HAL_GPIO_Init+0x280>)
 8000ddc:	4293      	cmp	r3, r2
 8000dde:	d026      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
 8000de0:	4a87      	ldr	r2, [pc, #540]	; (8001000 <HAL_GPIO_Init+0x280>)
 8000de2:	4293      	cmp	r3, r2
 8000de4:	d806      	bhi.n	8000df4 <HAL_GPIO_Init+0x74>
 8000de6:	4a87      	ldr	r2, [pc, #540]	; (8001004 <HAL_GPIO_Init+0x284>)
 8000de8:	4293      	cmp	r3, r2
 8000dea:	d020      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
 8000dec:	4a86      	ldr	r2, [pc, #536]	; (8001008 <HAL_GPIO_Init+0x288>)
 8000dee:	4293      	cmp	r3, r2
 8000df0:	d01d      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
          break;
 8000df2:	e036      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000df4:	4a85      	ldr	r2, [pc, #532]	; (800100c <HAL_GPIO_Init+0x28c>)
 8000df6:	4293      	cmp	r3, r2
 8000df8:	d019      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
 8000dfa:	4a85      	ldr	r2, [pc, #532]	; (8001010 <HAL_GPIO_Init+0x290>)
 8000dfc:	4293      	cmp	r3, r2
 8000dfe:	d016      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
 8000e00:	4a84      	ldr	r2, [pc, #528]	; (8001014 <HAL_GPIO_Init+0x294>)
 8000e02:	4293      	cmp	r3, r2
 8000e04:	d013      	beq.n	8000e2e <HAL_GPIO_Init+0xae>
          break;
 8000e06:	e02c      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e08:	683b      	ldr	r3, [r7, #0]
 8000e0a:	68db      	ldr	r3, [r3, #12]
 8000e0c:	623b      	str	r3, [r7, #32]
          break;
 8000e0e:	e028      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e10:	683b      	ldr	r3, [r7, #0]
 8000e12:	68db      	ldr	r3, [r3, #12]
 8000e14:	3304      	adds	r3, #4
 8000e16:	623b      	str	r3, [r7, #32]
          break;
 8000e18:	e023      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e1a:	683b      	ldr	r3, [r7, #0]
 8000e1c:	68db      	ldr	r3, [r3, #12]
 8000e1e:	3308      	adds	r3, #8
 8000e20:	623b      	str	r3, [r7, #32]
          break;
 8000e22:	e01e      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e24:	683b      	ldr	r3, [r7, #0]
 8000e26:	68db      	ldr	r3, [r3, #12]
 8000e28:	330c      	adds	r3, #12
 8000e2a:	623b      	str	r3, [r7, #32]
          break;
 8000e2c:	e019      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	689b      	ldr	r3, [r3, #8]
 8000e32:	2b00      	cmp	r3, #0
 8000e34:	d102      	bne.n	8000e3c <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e36:	2304      	movs	r3, #4
 8000e38:	623b      	str	r3, [r7, #32]
          break;
 8000e3a:	e012      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e3c:	683b      	ldr	r3, [r7, #0]
 8000e3e:	689b      	ldr	r3, [r3, #8]
 8000e40:	2b01      	cmp	r3, #1
 8000e42:	d105      	bne.n	8000e50 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e44:	2308      	movs	r3, #8
 8000e46:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	69fa      	ldr	r2, [r7, #28]
 8000e4c:	611a      	str	r2, [r3, #16]
          break;
 8000e4e:	e008      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e50:	2308      	movs	r3, #8
 8000e52:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e54:	687b      	ldr	r3, [r7, #4]
 8000e56:	69fa      	ldr	r2, [r7, #28]
 8000e58:	615a      	str	r2, [r3, #20]
          break;
 8000e5a:	e002      	b.n	8000e62 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	623b      	str	r3, [r7, #32]
          break;
 8000e60:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e62:	69bb      	ldr	r3, [r7, #24]
 8000e64:	2bff      	cmp	r3, #255	; 0xff
 8000e66:	d801      	bhi.n	8000e6c <HAL_GPIO_Init+0xec>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	e001      	b.n	8000e70 <HAL_GPIO_Init+0xf0>
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	3304      	adds	r3, #4
 8000e70:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	2bff      	cmp	r3, #255	; 0xff
 8000e76:	d802      	bhi.n	8000e7e <HAL_GPIO_Init+0xfe>
 8000e78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e7a:	009b      	lsls	r3, r3, #2
 8000e7c:	e002      	b.n	8000e84 <HAL_GPIO_Init+0x104>
 8000e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e80:	3b08      	subs	r3, #8
 8000e82:	009b      	lsls	r3, r3, #2
 8000e84:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000e86:	697b      	ldr	r3, [r7, #20]
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	210f      	movs	r1, #15
 8000e8c:	693b      	ldr	r3, [r7, #16]
 8000e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e92:	43db      	mvns	r3, r3
 8000e94:	401a      	ands	r2, r3
 8000e96:	6a39      	ldr	r1, [r7, #32]
 8000e98:	693b      	ldr	r3, [r7, #16]
 8000e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e9e:	431a      	orrs	r2, r3
 8000ea0:	697b      	ldr	r3, [r7, #20]
 8000ea2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	685b      	ldr	r3, [r3, #4]
 8000ea8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	f000 8096 	beq.w	8000fde <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000eb2:	4b59      	ldr	r3, [pc, #356]	; (8001018 <HAL_GPIO_Init+0x298>)
 8000eb4:	699b      	ldr	r3, [r3, #24]
 8000eb6:	4a58      	ldr	r2, [pc, #352]	; (8001018 <HAL_GPIO_Init+0x298>)
 8000eb8:	f043 0301 	orr.w	r3, r3, #1
 8000ebc:	6193      	str	r3, [r2, #24]
 8000ebe:	4b56      	ldr	r3, [pc, #344]	; (8001018 <HAL_GPIO_Init+0x298>)
 8000ec0:	699b      	ldr	r3, [r3, #24]
 8000ec2:	f003 0301 	and.w	r3, r3, #1
 8000ec6:	60bb      	str	r3, [r7, #8]
 8000ec8:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000eca:	4a54      	ldr	r2, [pc, #336]	; (800101c <HAL_GPIO_Init+0x29c>)
 8000ecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ece:	089b      	lsrs	r3, r3, #2
 8000ed0:	3302      	adds	r3, #2
 8000ed2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ed6:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000eda:	f003 0303 	and.w	r3, r3, #3
 8000ede:	009b      	lsls	r3, r3, #2
 8000ee0:	220f      	movs	r2, #15
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	68fa      	ldr	r2, [r7, #12]
 8000eea:	4013      	ands	r3, r2
 8000eec:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	4a4b      	ldr	r2, [pc, #300]	; (8001020 <HAL_GPIO_Init+0x2a0>)
 8000ef2:	4293      	cmp	r3, r2
 8000ef4:	d013      	beq.n	8000f1e <HAL_GPIO_Init+0x19e>
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	4a4a      	ldr	r2, [pc, #296]	; (8001024 <HAL_GPIO_Init+0x2a4>)
 8000efa:	4293      	cmp	r3, r2
 8000efc:	d00d      	beq.n	8000f1a <HAL_GPIO_Init+0x19a>
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	4a49      	ldr	r2, [pc, #292]	; (8001028 <HAL_GPIO_Init+0x2a8>)
 8000f02:	4293      	cmp	r3, r2
 8000f04:	d007      	beq.n	8000f16 <HAL_GPIO_Init+0x196>
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	4a48      	ldr	r2, [pc, #288]	; (800102c <HAL_GPIO_Init+0x2ac>)
 8000f0a:	4293      	cmp	r3, r2
 8000f0c:	d101      	bne.n	8000f12 <HAL_GPIO_Init+0x192>
 8000f0e:	2303      	movs	r3, #3
 8000f10:	e006      	b.n	8000f20 <HAL_GPIO_Init+0x1a0>
 8000f12:	2304      	movs	r3, #4
 8000f14:	e004      	b.n	8000f20 <HAL_GPIO_Init+0x1a0>
 8000f16:	2302      	movs	r3, #2
 8000f18:	e002      	b.n	8000f20 <HAL_GPIO_Init+0x1a0>
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e000      	b.n	8000f20 <HAL_GPIO_Init+0x1a0>
 8000f1e:	2300      	movs	r3, #0
 8000f20:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000f22:	f002 0203 	and.w	r2, r2, #3
 8000f26:	0092      	lsls	r2, r2, #2
 8000f28:	4093      	lsls	r3, r2
 8000f2a:	68fa      	ldr	r2, [r7, #12]
 8000f2c:	4313      	orrs	r3, r2
 8000f2e:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f30:	493a      	ldr	r1, [pc, #232]	; (800101c <HAL_GPIO_Init+0x29c>)
 8000f32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f34:	089b      	lsrs	r3, r3, #2
 8000f36:	3302      	adds	r3, #2
 8000f38:	68fa      	ldr	r2, [r7, #12]
 8000f3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000f3e:	683b      	ldr	r3, [r7, #0]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d006      	beq.n	8000f58 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000f4a:	4b39      	ldr	r3, [pc, #228]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	4938      	ldr	r1, [pc, #224]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f50:	69bb      	ldr	r3, [r7, #24]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	600b      	str	r3, [r1, #0]
 8000f56:	e006      	b.n	8000f66 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000f58:	4b35      	ldr	r3, [pc, #212]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f5a:	681a      	ldr	r2, [r3, #0]
 8000f5c:	69bb      	ldr	r3, [r7, #24]
 8000f5e:	43db      	mvns	r3, r3
 8000f60:	4933      	ldr	r1, [pc, #204]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f62:	4013      	ands	r3, r2
 8000f64:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000f66:	683b      	ldr	r3, [r7, #0]
 8000f68:	685b      	ldr	r3, [r3, #4]
 8000f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d006      	beq.n	8000f80 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000f72:	4b2f      	ldr	r3, [pc, #188]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f74:	685a      	ldr	r2, [r3, #4]
 8000f76:	492e      	ldr	r1, [pc, #184]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f78:	69bb      	ldr	r3, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	604b      	str	r3, [r1, #4]
 8000f7e:	e006      	b.n	8000f8e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000f80:	4b2b      	ldr	r3, [pc, #172]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f82:	685a      	ldr	r2, [r3, #4]
 8000f84:	69bb      	ldr	r3, [r7, #24]
 8000f86:	43db      	mvns	r3, r3
 8000f88:	4929      	ldr	r1, [pc, #164]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f8e:	683b      	ldr	r3, [r7, #0]
 8000f90:	685b      	ldr	r3, [r3, #4]
 8000f92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d006      	beq.n	8000fa8 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f9a:	4b25      	ldr	r3, [pc, #148]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000f9c:	689a      	ldr	r2, [r3, #8]
 8000f9e:	4924      	ldr	r1, [pc, #144]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000fa0:	69bb      	ldr	r3, [r7, #24]
 8000fa2:	4313      	orrs	r3, r2
 8000fa4:	608b      	str	r3, [r1, #8]
 8000fa6:	e006      	b.n	8000fb6 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000fa8:	4b21      	ldr	r3, [pc, #132]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000faa:	689a      	ldr	r2, [r3, #8]
 8000fac:	69bb      	ldr	r3, [r7, #24]
 8000fae:	43db      	mvns	r3, r3
 8000fb0:	491f      	ldr	r1, [pc, #124]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000fb2:	4013      	ands	r3, r2
 8000fb4:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000fb6:	683b      	ldr	r3, [r7, #0]
 8000fb8:	685b      	ldr	r3, [r3, #4]
 8000fba:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d006      	beq.n	8000fd0 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000fc2:	4b1b      	ldr	r3, [pc, #108]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000fc4:	68da      	ldr	r2, [r3, #12]
 8000fc6:	491a      	ldr	r1, [pc, #104]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000fc8:	69bb      	ldr	r3, [r7, #24]
 8000fca:	4313      	orrs	r3, r2
 8000fcc:	60cb      	str	r3, [r1, #12]
 8000fce:	e006      	b.n	8000fde <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000fd0:	4b17      	ldr	r3, [pc, #92]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000fd2:	68da      	ldr	r2, [r3, #12]
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	43db      	mvns	r3, r3
 8000fd8:	4915      	ldr	r1, [pc, #84]	; (8001030 <HAL_GPIO_Init+0x2b0>)
 8000fda:	4013      	ands	r3, r2
 8000fdc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000fde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	681a      	ldr	r2, [r3, #0]
 8000fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fea:	fa22 f303 	lsr.w	r3, r2, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	f47f aed0 	bne.w	8000d94 <HAL_GPIO_Init+0x14>
  }
}
 8000ff4:	bf00      	nop
 8000ff6:	372c      	adds	r7, #44	; 0x2c
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	bc80      	pop	{r7}
 8000ffc:	4770      	bx	lr
 8000ffe:	bf00      	nop
 8001000:	10210000 	.word	0x10210000
 8001004:	10110000 	.word	0x10110000
 8001008:	10120000 	.word	0x10120000
 800100c:	10310000 	.word	0x10310000
 8001010:	10320000 	.word	0x10320000
 8001014:	10220000 	.word	0x10220000
 8001018:	40021000 	.word	0x40021000
 800101c:	40010000 	.word	0x40010000
 8001020:	40010800 	.word	0x40010800
 8001024:	40010c00 	.word	0x40010c00
 8001028:	40011000 	.word	0x40011000
 800102c:	40011400 	.word	0x40011400
 8001030:	40010400 	.word	0x40010400

08001034 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001034:	b480      	push	{r7}
 8001036:	b085      	sub	sp, #20
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]
 800103c:	460b      	mov	r3, r1
 800103e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	689a      	ldr	r2, [r3, #8]
 8001044:	887b      	ldrh	r3, [r7, #2]
 8001046:	4013      	ands	r3, r2
 8001048:	2b00      	cmp	r3, #0
 800104a:	d002      	beq.n	8001052 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800104c:	2301      	movs	r3, #1
 800104e:	73fb      	strb	r3, [r7, #15]
 8001050:	e001      	b.n	8001056 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001052:	2300      	movs	r3, #0
 8001054:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001056:	7bfb      	ldrb	r3, [r7, #15]
}
 8001058:	4618      	mov	r0, r3
 800105a:	3714      	adds	r7, #20
 800105c:	46bd      	mov	sp, r7
 800105e:	bc80      	pop	{r7}
 8001060:	4770      	bx	lr

08001062 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001062:	b480      	push	{r7}
 8001064:	b083      	sub	sp, #12
 8001066:	af00      	add	r7, sp, #0
 8001068:	6078      	str	r0, [r7, #4]
 800106a:	460b      	mov	r3, r1
 800106c:	807b      	strh	r3, [r7, #2]
 800106e:	4613      	mov	r3, r2
 8001070:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001072:	787b      	ldrb	r3, [r7, #1]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001078:	887a      	ldrh	r2, [r7, #2]
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800107e:	e003      	b.n	8001088 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001080:	887b      	ldrh	r3, [r7, #2]
 8001082:	041a      	lsls	r2, r3, #16
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	611a      	str	r2, [r3, #16]
}
 8001088:	bf00      	nop
 800108a:	370c      	adds	r7, #12
 800108c:	46bd      	mov	sp, r7
 800108e:	bc80      	pop	{r7}
 8001090:	4770      	bx	lr
	...

08001094 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	b086      	sub	sp, #24
 8001098:	af00      	add	r7, sp, #0
 800109a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d101      	bne.n	80010a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e26c      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	681b      	ldr	r3, [r3, #0]
 80010aa:	f003 0301 	and.w	r3, r3, #1
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	f000 8087 	beq.w	80011c2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010b4:	4b92      	ldr	r3, [pc, #584]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	f003 030c 	and.w	r3, r3, #12
 80010bc:	2b04      	cmp	r3, #4
 80010be:	d00c      	beq.n	80010da <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010c0:	4b8f      	ldr	r3, [pc, #572]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80010c2:	685b      	ldr	r3, [r3, #4]
 80010c4:	f003 030c 	and.w	r3, r3, #12
 80010c8:	2b08      	cmp	r3, #8
 80010ca:	d112      	bne.n	80010f2 <HAL_RCC_OscConfig+0x5e>
 80010cc:	4b8c      	ldr	r3, [pc, #560]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80010d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010d8:	d10b      	bne.n	80010f2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010da:	4b89      	ldr	r3, [pc, #548]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d06c      	beq.n	80011c0 <HAL_RCC_OscConfig+0x12c>
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	685b      	ldr	r3, [r3, #4]
 80010ea:	2b00      	cmp	r3, #0
 80010ec:	d168      	bne.n	80011c0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80010ee:	2301      	movs	r3, #1
 80010f0:	e246      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80010fa:	d106      	bne.n	800110a <HAL_RCC_OscConfig+0x76>
 80010fc:	4b80      	ldr	r3, [pc, #512]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a7f      	ldr	r2, [pc, #508]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001102:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001106:	6013      	str	r3, [r2, #0]
 8001108:	e02e      	b.n	8001168 <HAL_RCC_OscConfig+0xd4>
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d10c      	bne.n	800112c <HAL_RCC_OscConfig+0x98>
 8001112:	4b7b      	ldr	r3, [pc, #492]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	4a7a      	ldr	r2, [pc, #488]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001118:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	4b78      	ldr	r3, [pc, #480]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a77      	ldr	r2, [pc, #476]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001124:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001128:	6013      	str	r3, [r2, #0]
 800112a:	e01d      	b.n	8001168 <HAL_RCC_OscConfig+0xd4>
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	685b      	ldr	r3, [r3, #4]
 8001130:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001134:	d10c      	bne.n	8001150 <HAL_RCC_OscConfig+0xbc>
 8001136:	4b72      	ldr	r3, [pc, #456]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	4a71      	ldr	r2, [pc, #452]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800113c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001140:	6013      	str	r3, [r2, #0]
 8001142:	4b6f      	ldr	r3, [pc, #444]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a6e      	ldr	r2, [pc, #440]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001148:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800114c:	6013      	str	r3, [r2, #0]
 800114e:	e00b      	b.n	8001168 <HAL_RCC_OscConfig+0xd4>
 8001150:	4b6b      	ldr	r3, [pc, #428]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	4a6a      	ldr	r2, [pc, #424]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001156:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	4b68      	ldr	r3, [pc, #416]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	4a67      	ldr	r2, [pc, #412]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001162:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001166:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	685b      	ldr	r3, [r3, #4]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d013      	beq.n	8001198 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001170:	f7ff fcf6 	bl	8000b60 <HAL_GetTick>
 8001174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001176:	e008      	b.n	800118a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001178:	f7ff fcf2 	bl	8000b60 <HAL_GetTick>
 800117c:	4602      	mov	r2, r0
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	1ad3      	subs	r3, r2, r3
 8001182:	2b64      	cmp	r3, #100	; 0x64
 8001184:	d901      	bls.n	800118a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001186:	2303      	movs	r3, #3
 8001188:	e1fa      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800118a:	4b5d      	ldr	r3, [pc, #372]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001192:	2b00      	cmp	r3, #0
 8001194:	d0f0      	beq.n	8001178 <HAL_RCC_OscConfig+0xe4>
 8001196:	e014      	b.n	80011c2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001198:	f7ff fce2 	bl	8000b60 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800119e:	e008      	b.n	80011b2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a0:	f7ff fcde 	bl	8000b60 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	2b64      	cmp	r3, #100	; 0x64
 80011ac:	d901      	bls.n	80011b2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011ae:	2303      	movs	r3, #3
 80011b0:	e1e6      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011b2:	4b53      	ldr	r3, [pc, #332]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d1f0      	bne.n	80011a0 <HAL_RCC_OscConfig+0x10c>
 80011be:	e000      	b.n	80011c2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 0302 	and.w	r3, r3, #2
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d063      	beq.n	8001296 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011ce:	4b4c      	ldr	r3, [pc, #304]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80011d0:	685b      	ldr	r3, [r3, #4]
 80011d2:	f003 030c 	and.w	r3, r3, #12
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d00b      	beq.n	80011f2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80011da:	4b49      	ldr	r3, [pc, #292]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80011dc:	685b      	ldr	r3, [r3, #4]
 80011de:	f003 030c 	and.w	r3, r3, #12
 80011e2:	2b08      	cmp	r3, #8
 80011e4:	d11c      	bne.n	8001220 <HAL_RCC_OscConfig+0x18c>
 80011e6:	4b46      	ldr	r3, [pc, #280]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80011e8:	685b      	ldr	r3, [r3, #4]
 80011ea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d116      	bne.n	8001220 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80011f2:	4b43      	ldr	r3, [pc, #268]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d005      	beq.n	800120a <HAL_RCC_OscConfig+0x176>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	691b      	ldr	r3, [r3, #16]
 8001202:	2b01      	cmp	r3, #1
 8001204:	d001      	beq.n	800120a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001206:	2301      	movs	r3, #1
 8001208:	e1ba      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800120a:	4b3d      	ldr	r3, [pc, #244]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001212:	687b      	ldr	r3, [r7, #4]
 8001214:	695b      	ldr	r3, [r3, #20]
 8001216:	00db      	lsls	r3, r3, #3
 8001218:	4939      	ldr	r1, [pc, #228]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800121a:	4313      	orrs	r3, r2
 800121c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800121e:	e03a      	b.n	8001296 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	691b      	ldr	r3, [r3, #16]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d020      	beq.n	800126a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001228:	4b36      	ldr	r3, [pc, #216]	; (8001304 <HAL_RCC_OscConfig+0x270>)
 800122a:	2201      	movs	r2, #1
 800122c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800122e:	f7ff fc97 	bl	8000b60 <HAL_GetTick>
 8001232:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001234:	e008      	b.n	8001248 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001236:	f7ff fc93 	bl	8000b60 <HAL_GetTick>
 800123a:	4602      	mov	r2, r0
 800123c:	693b      	ldr	r3, [r7, #16]
 800123e:	1ad3      	subs	r3, r2, r3
 8001240:	2b02      	cmp	r3, #2
 8001242:	d901      	bls.n	8001248 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001244:	2303      	movs	r3, #3
 8001246:	e19b      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001248:	4b2d      	ldr	r3, [pc, #180]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	f003 0302 	and.w	r3, r3, #2
 8001250:	2b00      	cmp	r3, #0
 8001252:	d0f0      	beq.n	8001236 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001254:	4b2a      	ldr	r3, [pc, #168]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	695b      	ldr	r3, [r3, #20]
 8001260:	00db      	lsls	r3, r3, #3
 8001262:	4927      	ldr	r1, [pc, #156]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 8001264:	4313      	orrs	r3, r2
 8001266:	600b      	str	r3, [r1, #0]
 8001268:	e015      	b.n	8001296 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800126a:	4b26      	ldr	r3, [pc, #152]	; (8001304 <HAL_RCC_OscConfig+0x270>)
 800126c:	2200      	movs	r2, #0
 800126e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001270:	f7ff fc76 	bl	8000b60 <HAL_GetTick>
 8001274:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001276:	e008      	b.n	800128a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001278:	f7ff fc72 	bl	8000b60 <HAL_GetTick>
 800127c:	4602      	mov	r2, r0
 800127e:	693b      	ldr	r3, [r7, #16]
 8001280:	1ad3      	subs	r3, r2, r3
 8001282:	2b02      	cmp	r3, #2
 8001284:	d901      	bls.n	800128a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001286:	2303      	movs	r3, #3
 8001288:	e17a      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800128a:	4b1d      	ldr	r3, [pc, #116]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	f003 0302 	and.w	r3, r3, #2
 8001292:	2b00      	cmp	r3, #0
 8001294:	d1f0      	bne.n	8001278 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0308 	and.w	r3, r3, #8
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d03a      	beq.n	8001318 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	699b      	ldr	r3, [r3, #24]
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d019      	beq.n	80012de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012aa:	4b17      	ldr	r3, [pc, #92]	; (8001308 <HAL_RCC_OscConfig+0x274>)
 80012ac:	2201      	movs	r2, #1
 80012ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012b0:	f7ff fc56 	bl	8000b60 <HAL_GetTick>
 80012b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012b6:	e008      	b.n	80012ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012b8:	f7ff fc52 	bl	8000b60 <HAL_GetTick>
 80012bc:	4602      	mov	r2, r0
 80012be:	693b      	ldr	r3, [r7, #16]
 80012c0:	1ad3      	subs	r3, r2, r3
 80012c2:	2b02      	cmp	r3, #2
 80012c4:	d901      	bls.n	80012ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012c6:	2303      	movs	r3, #3
 80012c8:	e15a      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012ca:	4b0d      	ldr	r3, [pc, #52]	; (8001300 <HAL_RCC_OscConfig+0x26c>)
 80012cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80012ce:	f003 0302 	and.w	r3, r3, #2
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d0f0      	beq.n	80012b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80012d6:	2001      	movs	r0, #1
 80012d8:	f000 faa8 	bl	800182c <RCC_Delay>
 80012dc:	e01c      	b.n	8001318 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012de:	4b0a      	ldr	r3, [pc, #40]	; (8001308 <HAL_RCC_OscConfig+0x274>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e4:	f7ff fc3c 	bl	8000b60 <HAL_GetTick>
 80012e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80012ea:	e00f      	b.n	800130c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012ec:	f7ff fc38 	bl	8000b60 <HAL_GetTick>
 80012f0:	4602      	mov	r2, r0
 80012f2:	693b      	ldr	r3, [r7, #16]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	2b02      	cmp	r3, #2
 80012f8:	d908      	bls.n	800130c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e140      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
 80012fe:	bf00      	nop
 8001300:	40021000 	.word	0x40021000
 8001304:	42420000 	.word	0x42420000
 8001308:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800130c:	4b9e      	ldr	r3, [pc, #632]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800130e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001310:	f003 0302 	and.w	r3, r3, #2
 8001314:	2b00      	cmp	r3, #0
 8001316:	d1e9      	bne.n	80012ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	681b      	ldr	r3, [r3, #0]
 800131c:	f003 0304 	and.w	r3, r3, #4
 8001320:	2b00      	cmp	r3, #0
 8001322:	f000 80a6 	beq.w	8001472 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001326:	2300      	movs	r3, #0
 8001328:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800132a:	4b97      	ldr	r3, [pc, #604]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800132c:	69db      	ldr	r3, [r3, #28]
 800132e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001332:	2b00      	cmp	r3, #0
 8001334:	d10d      	bne.n	8001352 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001336:	4b94      	ldr	r3, [pc, #592]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 8001338:	69db      	ldr	r3, [r3, #28]
 800133a:	4a93      	ldr	r2, [pc, #588]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800133c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001340:	61d3      	str	r3, [r2, #28]
 8001342:	4b91      	ldr	r3, [pc, #580]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 8001344:	69db      	ldr	r3, [r3, #28]
 8001346:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800134a:	60bb      	str	r3, [r7, #8]
 800134c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800134e:	2301      	movs	r3, #1
 8001350:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001352:	4b8e      	ldr	r3, [pc, #568]	; (800158c <HAL_RCC_OscConfig+0x4f8>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800135a:	2b00      	cmp	r3, #0
 800135c:	d118      	bne.n	8001390 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800135e:	4b8b      	ldr	r3, [pc, #556]	; (800158c <HAL_RCC_OscConfig+0x4f8>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	4a8a      	ldr	r2, [pc, #552]	; (800158c <HAL_RCC_OscConfig+0x4f8>)
 8001364:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001368:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800136a:	f7ff fbf9 	bl	8000b60 <HAL_GetTick>
 800136e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001370:	e008      	b.n	8001384 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001372:	f7ff fbf5 	bl	8000b60 <HAL_GetTick>
 8001376:	4602      	mov	r2, r0
 8001378:	693b      	ldr	r3, [r7, #16]
 800137a:	1ad3      	subs	r3, r2, r3
 800137c:	2b64      	cmp	r3, #100	; 0x64
 800137e:	d901      	bls.n	8001384 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001380:	2303      	movs	r3, #3
 8001382:	e0fd      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001384:	4b81      	ldr	r3, [pc, #516]	; (800158c <HAL_RCC_OscConfig+0x4f8>)
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800138c:	2b00      	cmp	r3, #0
 800138e:	d0f0      	beq.n	8001372 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	2b01      	cmp	r3, #1
 8001396:	d106      	bne.n	80013a6 <HAL_RCC_OscConfig+0x312>
 8001398:	4b7b      	ldr	r3, [pc, #492]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	4a7a      	ldr	r2, [pc, #488]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800139e:	f043 0301 	orr.w	r3, r3, #1
 80013a2:	6213      	str	r3, [r2, #32]
 80013a4:	e02d      	b.n	8001402 <HAL_RCC_OscConfig+0x36e>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	68db      	ldr	r3, [r3, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d10c      	bne.n	80013c8 <HAL_RCC_OscConfig+0x334>
 80013ae:	4b76      	ldr	r3, [pc, #472]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013b0:	6a1b      	ldr	r3, [r3, #32]
 80013b2:	4a75      	ldr	r2, [pc, #468]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013b4:	f023 0301 	bic.w	r3, r3, #1
 80013b8:	6213      	str	r3, [r2, #32]
 80013ba:	4b73      	ldr	r3, [pc, #460]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013bc:	6a1b      	ldr	r3, [r3, #32]
 80013be:	4a72      	ldr	r2, [pc, #456]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013c0:	f023 0304 	bic.w	r3, r3, #4
 80013c4:	6213      	str	r3, [r2, #32]
 80013c6:	e01c      	b.n	8001402 <HAL_RCC_OscConfig+0x36e>
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	68db      	ldr	r3, [r3, #12]
 80013cc:	2b05      	cmp	r3, #5
 80013ce:	d10c      	bne.n	80013ea <HAL_RCC_OscConfig+0x356>
 80013d0:	4b6d      	ldr	r3, [pc, #436]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013d2:	6a1b      	ldr	r3, [r3, #32]
 80013d4:	4a6c      	ldr	r2, [pc, #432]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013d6:	f043 0304 	orr.w	r3, r3, #4
 80013da:	6213      	str	r3, [r2, #32]
 80013dc:	4b6a      	ldr	r3, [pc, #424]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013de:	6a1b      	ldr	r3, [r3, #32]
 80013e0:	4a69      	ldr	r2, [pc, #420]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013e2:	f043 0301 	orr.w	r3, r3, #1
 80013e6:	6213      	str	r3, [r2, #32]
 80013e8:	e00b      	b.n	8001402 <HAL_RCC_OscConfig+0x36e>
 80013ea:	4b67      	ldr	r3, [pc, #412]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013ec:	6a1b      	ldr	r3, [r3, #32]
 80013ee:	4a66      	ldr	r2, [pc, #408]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	f023 0301 	bic.w	r3, r3, #1
 80013f4:	6213      	str	r3, [r2, #32]
 80013f6:	4b64      	ldr	r3, [pc, #400]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013f8:	6a1b      	ldr	r3, [r3, #32]
 80013fa:	4a63      	ldr	r2, [pc, #396]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80013fc:	f023 0304 	bic.w	r3, r3, #4
 8001400:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	68db      	ldr	r3, [r3, #12]
 8001406:	2b00      	cmp	r3, #0
 8001408:	d015      	beq.n	8001436 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800140a:	f7ff fba9 	bl	8000b60 <HAL_GetTick>
 800140e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001410:	e00a      	b.n	8001428 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001412:	f7ff fba5 	bl	8000b60 <HAL_GetTick>
 8001416:	4602      	mov	r2, r0
 8001418:	693b      	ldr	r3, [r7, #16]
 800141a:	1ad3      	subs	r3, r2, r3
 800141c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001420:	4293      	cmp	r3, r2
 8001422:	d901      	bls.n	8001428 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001424:	2303      	movs	r3, #3
 8001426:	e0ab      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001428:	4b57      	ldr	r3, [pc, #348]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800142a:	6a1b      	ldr	r3, [r3, #32]
 800142c:	f003 0302 	and.w	r3, r3, #2
 8001430:	2b00      	cmp	r3, #0
 8001432:	d0ee      	beq.n	8001412 <HAL_RCC_OscConfig+0x37e>
 8001434:	e014      	b.n	8001460 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001436:	f7ff fb93 	bl	8000b60 <HAL_GetTick>
 800143a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800143c:	e00a      	b.n	8001454 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800143e:	f7ff fb8f 	bl	8000b60 <HAL_GetTick>
 8001442:	4602      	mov	r2, r0
 8001444:	693b      	ldr	r3, [r7, #16]
 8001446:	1ad3      	subs	r3, r2, r3
 8001448:	f241 3288 	movw	r2, #5000	; 0x1388
 800144c:	4293      	cmp	r3, r2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e095      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001454:	4b4c      	ldr	r3, [pc, #304]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 8001456:	6a1b      	ldr	r3, [r3, #32]
 8001458:	f003 0302 	and.w	r3, r3, #2
 800145c:	2b00      	cmp	r3, #0
 800145e:	d1ee      	bne.n	800143e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001460:	7dfb      	ldrb	r3, [r7, #23]
 8001462:	2b01      	cmp	r3, #1
 8001464:	d105      	bne.n	8001472 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001466:	4b48      	ldr	r3, [pc, #288]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 8001468:	69db      	ldr	r3, [r3, #28]
 800146a:	4a47      	ldr	r2, [pc, #284]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800146c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001470:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	69db      	ldr	r3, [r3, #28]
 8001476:	2b00      	cmp	r3, #0
 8001478:	f000 8081 	beq.w	800157e <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800147c:	4b42      	ldr	r3, [pc, #264]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800147e:	685b      	ldr	r3, [r3, #4]
 8001480:	f003 030c 	and.w	r3, r3, #12
 8001484:	2b08      	cmp	r3, #8
 8001486:	d061      	beq.n	800154c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	69db      	ldr	r3, [r3, #28]
 800148c:	2b02      	cmp	r3, #2
 800148e:	d146      	bne.n	800151e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001490:	4b3f      	ldr	r3, [pc, #252]	; (8001590 <HAL_RCC_OscConfig+0x4fc>)
 8001492:	2200      	movs	r2, #0
 8001494:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001496:	f7ff fb63 	bl	8000b60 <HAL_GetTick>
 800149a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800149c:	e008      	b.n	80014b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800149e:	f7ff fb5f 	bl	8000b60 <HAL_GetTick>
 80014a2:	4602      	mov	r2, r0
 80014a4:	693b      	ldr	r3, [r7, #16]
 80014a6:	1ad3      	subs	r3, r2, r3
 80014a8:	2b02      	cmp	r3, #2
 80014aa:	d901      	bls.n	80014b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014ac:	2303      	movs	r3, #3
 80014ae:	e067      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014b0:	4b35      	ldr	r3, [pc, #212]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80014b2:	681b      	ldr	r3, [r3, #0]
 80014b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d1f0      	bne.n	800149e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80014c4:	d108      	bne.n	80014d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014c6:	4b30      	ldr	r3, [pc, #192]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	492d      	ldr	r1, [pc, #180]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80014d4:	4313      	orrs	r3, r2
 80014d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80014d8:	4b2b      	ldr	r3, [pc, #172]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	6a19      	ldr	r1, [r3, #32]
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014e8:	430b      	orrs	r3, r1
 80014ea:	4927      	ldr	r1, [pc, #156]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 80014ec:	4313      	orrs	r3, r2
 80014ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014f0:	4b27      	ldr	r3, [pc, #156]	; (8001590 <HAL_RCC_OscConfig+0x4fc>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014f6:	f7ff fb33 	bl	8000b60 <HAL_GetTick>
 80014fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80014fc:	e008      	b.n	8001510 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014fe:	f7ff fb2f 	bl	8000b60 <HAL_GetTick>
 8001502:	4602      	mov	r2, r0
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	1ad3      	subs	r3, r2, r3
 8001508:	2b02      	cmp	r3, #2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e037      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001510:	4b1d      	ldr	r3, [pc, #116]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001518:	2b00      	cmp	r3, #0
 800151a:	d0f0      	beq.n	80014fe <HAL_RCC_OscConfig+0x46a>
 800151c:	e02f      	b.n	800157e <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800151e:	4b1c      	ldr	r3, [pc, #112]	; (8001590 <HAL_RCC_OscConfig+0x4fc>)
 8001520:	2200      	movs	r2, #0
 8001522:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001524:	f7ff fb1c 	bl	8000b60 <HAL_GetTick>
 8001528:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152c:	f7ff fb18 	bl	8000b60 <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e020      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800153e:	4b12      	ldr	r3, [pc, #72]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001546:	2b00      	cmp	r3, #0
 8001548:	d1f0      	bne.n	800152c <HAL_RCC_OscConfig+0x498>
 800154a:	e018      	b.n	800157e <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	69db      	ldr	r3, [r3, #28]
 8001550:	2b01      	cmp	r3, #1
 8001552:	d101      	bne.n	8001558 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8001554:	2301      	movs	r3, #1
 8001556:	e013      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001558:	4b0b      	ldr	r3, [pc, #44]	; (8001588 <HAL_RCC_OscConfig+0x4f4>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1b      	ldr	r3, [r3, #32]
 8001568:	429a      	cmp	r2, r3
 800156a:	d106      	bne.n	800157a <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001576:	429a      	cmp	r2, r3
 8001578:	d001      	beq.n	800157e <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 800157a:	2301      	movs	r3, #1
 800157c:	e000      	b.n	8001580 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800157e:	2300      	movs	r3, #0
}
 8001580:	4618      	mov	r0, r3
 8001582:	3718      	adds	r7, #24
 8001584:	46bd      	mov	sp, r7
 8001586:	bd80      	pop	{r7, pc}
 8001588:	40021000 	.word	0x40021000
 800158c:	40007000 	.word	0x40007000
 8001590:	42420060 	.word	0x42420060

08001594 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
 800159c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	2b00      	cmp	r3, #0
 80015a2:	d101      	bne.n	80015a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015a4:	2301      	movs	r3, #1
 80015a6:	e0d0      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015a8:	4b6a      	ldr	r3, [pc, #424]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f003 0307 	and.w	r3, r3, #7
 80015b0:	683a      	ldr	r2, [r7, #0]
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d910      	bls.n	80015d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015b6:	4b67      	ldr	r3, [pc, #412]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	f023 0207 	bic.w	r2, r3, #7
 80015be:	4965      	ldr	r1, [pc, #404]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80015c0:	683b      	ldr	r3, [r7, #0]
 80015c2:	4313      	orrs	r3, r2
 80015c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80015c6:	4b63      	ldr	r3, [pc, #396]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80015c8:	681b      	ldr	r3, [r3, #0]
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	683a      	ldr	r2, [r7, #0]
 80015d0:	429a      	cmp	r2, r3
 80015d2:	d001      	beq.n	80015d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80015d4:	2301      	movs	r3, #1
 80015d6:	e0b8      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	f003 0302 	and.w	r3, r3, #2
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d020      	beq.n	8001626 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015e4:	687b      	ldr	r3, [r7, #4]
 80015e6:	681b      	ldr	r3, [r3, #0]
 80015e8:	f003 0304 	and.w	r3, r3, #4
 80015ec:	2b00      	cmp	r3, #0
 80015ee:	d005      	beq.n	80015fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015f0:	4b59      	ldr	r3, [pc, #356]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 80015f2:	685b      	ldr	r3, [r3, #4]
 80015f4:	4a58      	ldr	r2, [pc, #352]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 80015f6:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80015fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0308 	and.w	r3, r3, #8
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001608:	4b53      	ldr	r3, [pc, #332]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	4a52      	ldr	r2, [pc, #328]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 800160e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001612:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001614:	4b50      	ldr	r3, [pc, #320]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	689b      	ldr	r3, [r3, #8]
 8001620:	494d      	ldr	r1, [pc, #308]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001622:	4313      	orrs	r3, r2
 8001624:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 0301 	and.w	r3, r3, #1
 800162e:	2b00      	cmp	r3, #0
 8001630:	d040      	beq.n	80016b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	2b01      	cmp	r3, #1
 8001638:	d107      	bne.n	800164a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163a:	4b47      	ldr	r3, [pc, #284]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001642:	2b00      	cmp	r3, #0
 8001644:	d115      	bne.n	8001672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e07f      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b02      	cmp	r3, #2
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001652:	4b41      	ldr	r3, [pc, #260]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d109      	bne.n	8001672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e073      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001662:	4b3d      	ldr	r3, [pc, #244]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0302 	and.w	r3, r3, #2
 800166a:	2b00      	cmp	r3, #0
 800166c:	d101      	bne.n	8001672 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800166e:	2301      	movs	r3, #1
 8001670:	e06b      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001672:	4b39      	ldr	r3, [pc, #228]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001674:	685b      	ldr	r3, [r3, #4]
 8001676:	f023 0203 	bic.w	r2, r3, #3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	685b      	ldr	r3, [r3, #4]
 800167e:	4936      	ldr	r1, [pc, #216]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001684:	f7ff fa6c 	bl	8000b60 <HAL_GetTick>
 8001688:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168a:	e00a      	b.n	80016a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800168c:	f7ff fa68 	bl	8000b60 <HAL_GetTick>
 8001690:	4602      	mov	r2, r0
 8001692:	68fb      	ldr	r3, [r7, #12]
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	f241 3288 	movw	r2, #5000	; 0x1388
 800169a:	4293      	cmp	r3, r2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e053      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016a2:	4b2d      	ldr	r3, [pc, #180]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 80016a4:	685b      	ldr	r3, [r3, #4]
 80016a6:	f003 020c 	and.w	r2, r3, #12
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	685b      	ldr	r3, [r3, #4]
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d1eb      	bne.n	800168c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80016b4:	4b27      	ldr	r3, [pc, #156]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0307 	and.w	r3, r3, #7
 80016bc:	683a      	ldr	r2, [r7, #0]
 80016be:	429a      	cmp	r2, r3
 80016c0:	d210      	bcs.n	80016e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016c2:	4b24      	ldr	r3, [pc, #144]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f023 0207 	bic.w	r2, r3, #7
 80016ca:	4922      	ldr	r1, [pc, #136]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016d2:	4b20      	ldr	r3, [pc, #128]	; (8001754 <HAL_RCC_ClockConfig+0x1c0>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 0307 	and.w	r3, r3, #7
 80016da:	683a      	ldr	r2, [r7, #0]
 80016dc:	429a      	cmp	r2, r3
 80016de:	d001      	beq.n	80016e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80016e0:	2301      	movs	r3, #1
 80016e2:	e032      	b.n	800174a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f003 0304 	and.w	r3, r3, #4
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d008      	beq.n	8001702 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016f0:	4b19      	ldr	r3, [pc, #100]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	68db      	ldr	r3, [r3, #12]
 80016fc:	4916      	ldr	r1, [pc, #88]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 80016fe:	4313      	orrs	r3, r2
 8001700:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f003 0308 	and.w	r3, r3, #8
 800170a:	2b00      	cmp	r3, #0
 800170c:	d009      	beq.n	8001722 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800170e:	4b12      	ldr	r3, [pc, #72]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 8001710:	685b      	ldr	r3, [r3, #4]
 8001712:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	691b      	ldr	r3, [r3, #16]
 800171a:	00db      	lsls	r3, r3, #3
 800171c:	490e      	ldr	r1, [pc, #56]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 800171e:	4313      	orrs	r3, r2
 8001720:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001722:	f000 f821 	bl	8001768 <HAL_RCC_GetSysClockFreq>
 8001726:	4601      	mov	r1, r0
 8001728:	4b0b      	ldr	r3, [pc, #44]	; (8001758 <HAL_RCC_ClockConfig+0x1c4>)
 800172a:	685b      	ldr	r3, [r3, #4]
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	f003 030f 	and.w	r3, r3, #15
 8001732:	4a0a      	ldr	r2, [pc, #40]	; (800175c <HAL_RCC_ClockConfig+0x1c8>)
 8001734:	5cd3      	ldrb	r3, [r2, r3]
 8001736:	fa21 f303 	lsr.w	r3, r1, r3
 800173a:	4a09      	ldr	r2, [pc, #36]	; (8001760 <HAL_RCC_ClockConfig+0x1cc>)
 800173c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800173e:	4b09      	ldr	r3, [pc, #36]	; (8001764 <HAL_RCC_ClockConfig+0x1d0>)
 8001740:	681b      	ldr	r3, [r3, #0]
 8001742:	4618      	mov	r0, r3
 8001744:	f7ff f9ca 	bl	8000adc <HAL_InitTick>

  return HAL_OK;
 8001748:	2300      	movs	r3, #0
}
 800174a:	4618      	mov	r0, r3
 800174c:	3710      	adds	r7, #16
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40022000 	.word	0x40022000
 8001758:	40021000 	.word	0x40021000
 800175c:	08003440 	.word	0x08003440
 8001760:	20000008 	.word	0x20000008
 8001764:	2000000c 	.word	0x2000000c

08001768 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001768:	b490      	push	{r4, r7}
 800176a:	b08a      	sub	sp, #40	; 0x28
 800176c:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800176e:	4b2a      	ldr	r3, [pc, #168]	; (8001818 <HAL_RCC_GetSysClockFreq+0xb0>)
 8001770:	1d3c      	adds	r4, r7, #4
 8001772:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001774:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001778:	4b28      	ldr	r3, [pc, #160]	; (800181c <HAL_RCC_GetSysClockFreq+0xb4>)
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800177e:	2300      	movs	r3, #0
 8001780:	61fb      	str	r3, [r7, #28]
 8001782:	2300      	movs	r3, #0
 8001784:	61bb      	str	r3, [r7, #24]
 8001786:	2300      	movs	r3, #0
 8001788:	627b      	str	r3, [r7, #36]	; 0x24
 800178a:	2300      	movs	r3, #0
 800178c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 800178e:	2300      	movs	r3, #0
 8001790:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001792:	4b23      	ldr	r3, [pc, #140]	; (8001820 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001798:	69fb      	ldr	r3, [r7, #28]
 800179a:	f003 030c 	and.w	r3, r3, #12
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d002      	beq.n	80017a8 <HAL_RCC_GetSysClockFreq+0x40>
 80017a2:	2b08      	cmp	r3, #8
 80017a4:	d003      	beq.n	80017ae <HAL_RCC_GetSysClockFreq+0x46>
 80017a6:	e02d      	b.n	8001804 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017a8:	4b1e      	ldr	r3, [pc, #120]	; (8001824 <HAL_RCC_GetSysClockFreq+0xbc>)
 80017aa:	623b      	str	r3, [r7, #32]
      break;
 80017ac:	e02d      	b.n	800180a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80017ae:	69fb      	ldr	r3, [r7, #28]
 80017b0:	0c9b      	lsrs	r3, r3, #18
 80017b2:	f003 030f 	and.w	r3, r3, #15
 80017b6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017ba:	4413      	add	r3, r2
 80017bc:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80017c0:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80017c2:	69fb      	ldr	r3, [r7, #28]
 80017c4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d013      	beq.n	80017f4 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80017cc:	4b14      	ldr	r3, [pc, #80]	; (8001820 <HAL_RCC_GetSysClockFreq+0xb8>)
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	0c5b      	lsrs	r3, r3, #17
 80017d2:	f003 0301 	and.w	r3, r3, #1
 80017d6:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80017da:	4413      	add	r3, r2
 80017dc:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80017e0:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80017e2:	697b      	ldr	r3, [r7, #20]
 80017e4:	4a0f      	ldr	r2, [pc, #60]	; (8001824 <HAL_RCC_GetSysClockFreq+0xbc>)
 80017e6:	fb02 f203 	mul.w	r2, r2, r3
 80017ea:	69bb      	ldr	r3, [r7, #24]
 80017ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80017f0:	627b      	str	r3, [r7, #36]	; 0x24
 80017f2:	e004      	b.n	80017fe <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017f4:	697b      	ldr	r3, [r7, #20]
 80017f6:	4a0c      	ldr	r2, [pc, #48]	; (8001828 <HAL_RCC_GetSysClockFreq+0xc0>)
 80017f8:	fb02 f303 	mul.w	r3, r2, r3
 80017fc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80017fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001800:	623b      	str	r3, [r7, #32]
      break;
 8001802:	e002      	b.n	800180a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001804:	4b07      	ldr	r3, [pc, #28]	; (8001824 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001806:	623b      	str	r3, [r7, #32]
      break;
 8001808:	bf00      	nop
    }
  }
  return sysclockfreq;
 800180a:	6a3b      	ldr	r3, [r7, #32]
}
 800180c:	4618      	mov	r0, r3
 800180e:	3728      	adds	r7, #40	; 0x28
 8001810:	46bd      	mov	sp, r7
 8001812:	bc90      	pop	{r4, r7}
 8001814:	4770      	bx	lr
 8001816:	bf00      	nop
 8001818:	08002658 	.word	0x08002658
 800181c:	08002668 	.word	0x08002668
 8001820:	40021000 	.word	0x40021000
 8001824:	007a1200 	.word	0x007a1200
 8001828:	003d0900 	.word	0x003d0900

0800182c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800182c:	b480      	push	{r7}
 800182e:	b085      	sub	sp, #20
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001834:	4b0a      	ldr	r3, [pc, #40]	; (8001860 <RCC_Delay+0x34>)
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a0a      	ldr	r2, [pc, #40]	; (8001864 <RCC_Delay+0x38>)
 800183a:	fba2 2303 	umull	r2, r3, r2, r3
 800183e:	0a5b      	lsrs	r3, r3, #9
 8001840:	687a      	ldr	r2, [r7, #4]
 8001842:	fb02 f303 	mul.w	r3, r2, r3
 8001846:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001848:	bf00      	nop
  }
  while (Delay --);
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	1e5a      	subs	r2, r3, #1
 800184e:	60fa      	str	r2, [r7, #12]
 8001850:	2b00      	cmp	r3, #0
 8001852:	d1f9      	bne.n	8001848 <RCC_Delay+0x1c>
}
 8001854:	bf00      	nop
 8001856:	3714      	adds	r7, #20
 8001858:	46bd      	mov	sp, r7
 800185a:	bc80      	pop	{r7}
 800185c:	4770      	bx	lr
 800185e:	bf00      	nop
 8001860:	20000008 	.word	0x20000008
 8001864:	10624dd3 	.word	0x10624dd3

08001868 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b082      	sub	sp, #8
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2b00      	cmp	r3, #0
 8001874:	d101      	bne.n	800187a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001876:	2301      	movs	r3, #1
 8001878:	e076      	b.n	8001968 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800187e:	2b00      	cmp	r3, #0
 8001880:	d108      	bne.n	8001894 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800188a:	d009      	beq.n	80018a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2200      	movs	r2, #0
 8001890:	61da      	str	r2, [r3, #28]
 8001892:	e005      	b.n	80018a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2200      	movs	r2, #0
 8001898:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	2200      	movs	r2, #0
 800189e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	2200      	movs	r2, #0
 80018a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80018ac:	b2db      	uxtb	r3, r3
 80018ae:	2b00      	cmp	r3, #0
 80018b0:	d106      	bne.n	80018c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	2200      	movs	r2, #0
 80018b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80018ba:	6878      	ldr	r0, [r7, #4]
 80018bc:	f7ff f830 	bl	8000920 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	2202      	movs	r2, #2
 80018c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80018d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	685b      	ldr	r3, [r3, #4]
 80018dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	689b      	ldr	r3, [r3, #8]
 80018e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	68db      	ldr	r3, [r3, #12]
 80018ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80018f2:	431a      	orrs	r2, r3
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	691b      	ldr	r3, [r3, #16]
 80018f8:	f003 0302 	and.w	r3, r3, #2
 80018fc:	431a      	orrs	r2, r3
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	695b      	ldr	r3, [r3, #20]
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	431a      	orrs	r2, r3
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	699b      	ldr	r3, [r3, #24]
 800190c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001910:	431a      	orrs	r2, r3
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	69db      	ldr	r3, [r3, #28]
 8001916:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800191a:	431a      	orrs	r2, r3
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	6a1b      	ldr	r3, [r3, #32]
 8001920:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001924:	ea42 0103 	orr.w	r1, r2, r3
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	430a      	orrs	r2, r1
 8001936:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	699b      	ldr	r3, [r3, #24]
 800193c:	0c1a      	lsrs	r2, r3, #16
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	f002 0204 	and.w	r2, r2, #4
 8001946:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	69da      	ldr	r2, [r3, #28]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001956:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	2200      	movs	r2, #0
 800195c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2201      	movs	r2, #1
 8001962:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001966:	2300      	movs	r3, #0
}
 8001968:	4618      	mov	r0, r3
 800196a:	3708      	adds	r7, #8
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b088      	sub	sp, #32
 8001974:	af00      	add	r7, sp, #0
 8001976:	60f8      	str	r0, [r7, #12]
 8001978:	60b9      	str	r1, [r7, #8]
 800197a:	603b      	str	r3, [r7, #0]
 800197c:	4613      	mov	r3, r2
 800197e:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8001980:	2300      	movs	r3, #0
 8001982:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001984:	68fb      	ldr	r3, [r7, #12]
 8001986:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800198a:	2b01      	cmp	r3, #1
 800198c:	d101      	bne.n	8001992 <HAL_SPI_Transmit+0x22>
 800198e:	2302      	movs	r3, #2
 8001990:	e126      	b.n	8001be0 <HAL_SPI_Transmit+0x270>
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2201      	movs	r2, #1
 8001996:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800199a:	f7ff f8e1 	bl	8000b60 <HAL_GetTick>
 800199e:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80019a0:	88fb      	ldrh	r3, [r7, #6]
 80019a2:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80019aa:	b2db      	uxtb	r3, r3
 80019ac:	2b01      	cmp	r3, #1
 80019ae:	d002      	beq.n	80019b6 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80019b0:	2302      	movs	r3, #2
 80019b2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80019b4:	e10b      	b.n	8001bce <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d002      	beq.n	80019c2 <HAL_SPI_Transmit+0x52>
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d102      	bne.n	80019c8 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80019c2:	2301      	movs	r3, #1
 80019c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80019c6:	e102      	b.n	8001bce <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	2203      	movs	r2, #3
 80019cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	2200      	movs	r2, #0
 80019d4:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	68ba      	ldr	r2, [r7, #8]
 80019da:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	88fa      	ldrh	r2, [r7, #6]
 80019e0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	88fa      	ldrh	r2, [r7, #6]
 80019e6:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	2200      	movs	r2, #0
 80019ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80019ee:	68fb      	ldr	r3, [r7, #12]
 80019f0:	2200      	movs	r2, #0
 80019f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	2200      	movs	r2, #0
 80019f8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2200      	movs	r2, #0
 80019fe:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8001a00:	68fb      	ldr	r3, [r7, #12]
 8001a02:	2200      	movs	r2, #0
 8001a04:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001a06:	68fb      	ldr	r3, [r7, #12]
 8001a08:	689b      	ldr	r3, [r3, #8]
 8001a0a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001a0e:	d10f      	bne.n	8001a30 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	68fb      	ldr	r3, [r7, #12]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001a1e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8001a20:	68fb      	ldr	r3, [r7, #12]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681a      	ldr	r2, [r3, #0]
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a2e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001a3a:	2b40      	cmp	r3, #64	; 0x40
 8001a3c:	d007      	beq.n	8001a4e <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	681a      	ldr	r2, [r3, #0]
 8001a44:	68fb      	ldr	r3, [r7, #12]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001a4c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	68db      	ldr	r3, [r3, #12]
 8001a52:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001a56:	d14b      	bne.n	8001af0 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	685b      	ldr	r3, [r3, #4]
 8001a5c:	2b00      	cmp	r3, #0
 8001a5e:	d002      	beq.n	8001a66 <HAL_SPI_Transmit+0xf6>
 8001a60:	8afb      	ldrh	r3, [r7, #22]
 8001a62:	2b01      	cmp	r3, #1
 8001a64:	d13e      	bne.n	8001ae4 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	881a      	ldrh	r2, [r3, #0]
 8001a6c:	68fb      	ldr	r3, [r7, #12]
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	1c9a      	adds	r2, r3, #2
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001a80:	b29b      	uxth	r3, r3
 8001a82:	3b01      	subs	r3, #1
 8001a84:	b29a      	uxth	r2, r3
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8001a8a:	e02b      	b.n	8001ae4 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001a8c:	68fb      	ldr	r3, [r7, #12]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	689b      	ldr	r3, [r3, #8]
 8001a92:	f003 0302 	and.w	r3, r3, #2
 8001a96:	2b02      	cmp	r3, #2
 8001a98:	d112      	bne.n	8001ac0 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a9e:	881a      	ldrh	r2, [r3, #0]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001aa6:	68fb      	ldr	r3, [r7, #12]
 8001aa8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aaa:	1c9a      	adds	r2, r3, #2
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
 8001ab2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ab4:	b29b      	uxth	r3, r3
 8001ab6:	3b01      	subs	r3, #1
 8001ab8:	b29a      	uxth	r2, r3
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	86da      	strh	r2, [r3, #54]	; 0x36
 8001abe:	e011      	b.n	8001ae4 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001ac0:	f7ff f84e 	bl	8000b60 <HAL_GetTick>
 8001ac4:	4602      	mov	r2, r0
 8001ac6:	69bb      	ldr	r3, [r7, #24]
 8001ac8:	1ad3      	subs	r3, r2, r3
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	429a      	cmp	r2, r3
 8001ace:	d803      	bhi.n	8001ad8 <HAL_SPI_Transmit+0x168>
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ad6:	d102      	bne.n	8001ade <HAL_SPI_Transmit+0x16e>
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d102      	bne.n	8001ae4 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8001ade:	2303      	movs	r3, #3
 8001ae0:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001ae2:	e074      	b.n	8001bce <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001ae8:	b29b      	uxth	r3, r3
 8001aea:	2b00      	cmp	r3, #0
 8001aec:	d1ce      	bne.n	8001a8c <HAL_SPI_Transmit+0x11c>
 8001aee:	e04c      	b.n	8001b8a <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	685b      	ldr	r3, [r3, #4]
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d002      	beq.n	8001afe <HAL_SPI_Transmit+0x18e>
 8001af8:	8afb      	ldrh	r3, [r7, #22]
 8001afa:	2b01      	cmp	r3, #1
 8001afc:	d140      	bne.n	8001b80 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001afe:	68fb      	ldr	r3, [r7, #12]
 8001b00:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	330c      	adds	r3, #12
 8001b08:	7812      	ldrb	r2, [r2, #0]
 8001b0a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b10:	1c5a      	adds	r2, r3, #1
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b1a:	b29b      	uxth	r3, r3
 8001b1c:	3b01      	subs	r3, #1
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8001b24:	e02c      	b.n	8001b80 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8001b26:	68fb      	ldr	r3, [r7, #12]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f003 0302 	and.w	r3, r3, #2
 8001b30:	2b02      	cmp	r3, #2
 8001b32:	d113      	bne.n	8001b5c <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	330c      	adds	r3, #12
 8001b3e:	7812      	ldrb	r2, [r2, #0]
 8001b40:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8001b42:	68fb      	ldr	r3, [r7, #12]
 8001b44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b46:	1c5a      	adds	r2, r3, #1
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b50:	b29b      	uxth	r3, r3
 8001b52:	3b01      	subs	r3, #1
 8001b54:	b29a      	uxth	r2, r3
 8001b56:	68fb      	ldr	r3, [r7, #12]
 8001b58:	86da      	strh	r2, [r3, #54]	; 0x36
 8001b5a:	e011      	b.n	8001b80 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8001b5c:	f7ff f800 	bl	8000b60 <HAL_GetTick>
 8001b60:	4602      	mov	r2, r0
 8001b62:	69bb      	ldr	r3, [r7, #24]
 8001b64:	1ad3      	subs	r3, r2, r3
 8001b66:	683a      	ldr	r2, [r7, #0]
 8001b68:	429a      	cmp	r2, r3
 8001b6a:	d803      	bhi.n	8001b74 <HAL_SPI_Transmit+0x204>
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b72:	d102      	bne.n	8001b7a <HAL_SPI_Transmit+0x20a>
 8001b74:	683b      	ldr	r3, [r7, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d102      	bne.n	8001b80 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8001b7a:	2303      	movs	r3, #3
 8001b7c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8001b7e:	e026      	b.n	8001bce <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001b84:	b29b      	uxth	r3, r3
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	d1cd      	bne.n	8001b26 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	6839      	ldr	r1, [r7, #0]
 8001b8e:	68f8      	ldr	r0, [r7, #12]
 8001b90:	f000 f8b2 	bl	8001cf8 <SPI_EndRxTxTransaction>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d002      	beq.n	8001ba0 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	2220      	movs	r2, #32
 8001b9e:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d10a      	bne.n	8001bbe <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001ba8:	2300      	movs	r3, #0
 8001baa:	613b      	str	r3, [r7, #16]
 8001bac:	68fb      	ldr	r3, [r7, #12]
 8001bae:	681b      	ldr	r3, [r3, #0]
 8001bb0:	68db      	ldr	r3, [r3, #12]
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	689b      	ldr	r3, [r3, #8]
 8001bba:	613b      	str	r3, [r7, #16]
 8001bbc:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001bc2:	2b00      	cmp	r3, #0
 8001bc4:	d002      	beq.n	8001bcc <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	77fb      	strb	r3, [r7, #31]
 8001bca:	e000      	b.n	8001bce <HAL_SPI_Transmit+0x25e>
  }

error:
 8001bcc:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	2201      	movs	r2, #1
 8001bd2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001bde:	7ffb      	ldrb	r3, [r7, #31]
}
 8001be0:	4618      	mov	r0, r3
 8001be2:	3720      	adds	r7, #32
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	603b      	str	r3, [r7, #0]
 8001bf4:	4613      	mov	r3, r2
 8001bf6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8001bf8:	f7fe ffb2 	bl	8000b60 <HAL_GetTick>
 8001bfc:	4602      	mov	r2, r0
 8001bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c00:	1a9b      	subs	r3, r3, r2
 8001c02:	683a      	ldr	r2, [r7, #0]
 8001c04:	4413      	add	r3, r2
 8001c06:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8001c08:	f7fe ffaa 	bl	8000b60 <HAL_GetTick>
 8001c0c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8001c0e:	4b39      	ldr	r3, [pc, #228]	; (8001cf4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8001c10:	681b      	ldr	r3, [r3, #0]
 8001c12:	015b      	lsls	r3, r3, #5
 8001c14:	0d1b      	lsrs	r3, r3, #20
 8001c16:	69fa      	ldr	r2, [r7, #28]
 8001c18:	fb02 f303 	mul.w	r3, r2, r3
 8001c1c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001c1e:	e054      	b.n	8001cca <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c26:	d050      	beq.n	8001cca <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8001c28:	f7fe ff9a 	bl	8000b60 <HAL_GetTick>
 8001c2c:	4602      	mov	r2, r0
 8001c2e:	69bb      	ldr	r3, [r7, #24]
 8001c30:	1ad3      	subs	r3, r2, r3
 8001c32:	69fa      	ldr	r2, [r7, #28]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d902      	bls.n	8001c3e <SPI_WaitFlagStateUntilTimeout+0x56>
 8001c38:	69fb      	ldr	r3, [r7, #28]
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d13d      	bne.n	8001cba <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001c3e:	68fb      	ldr	r3, [r7, #12]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	685a      	ldr	r2, [r3, #4]
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001c4c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	685b      	ldr	r3, [r3, #4]
 8001c52:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c56:	d111      	bne.n	8001c7c <SPI_WaitFlagStateUntilTimeout+0x94>
 8001c58:	68fb      	ldr	r3, [r7, #12]
 8001c5a:	689b      	ldr	r3, [r3, #8]
 8001c5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001c60:	d004      	beq.n	8001c6c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c6a:	d107      	bne.n	8001c7c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	681a      	ldr	r2, [r3, #0]
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001c7a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c80:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001c84:	d10f      	bne.n	8001ca6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8001c86:	68fb      	ldr	r3, [r7, #12]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	681a      	ldr	r2, [r3, #0]
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c94:	601a      	str	r2, [r3, #0]
 8001c96:	68fb      	ldr	r3, [r7, #12]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	681a      	ldr	r2, [r3, #0]
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001ca4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8001ca6:	68fb      	ldr	r3, [r7, #12]
 8001ca8:	2201      	movs	r2, #1
 8001caa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8001cae:	68fb      	ldr	r3, [r7, #12]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	e017      	b.n	8001cea <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8001cba:	697b      	ldr	r3, [r7, #20]
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d101      	bne.n	8001cc4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8001cc0:	2300      	movs	r3, #0
 8001cc2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8001cc4:	697b      	ldr	r3, [r7, #20]
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	68bb      	ldr	r3, [r7, #8]
 8001cd2:	4013      	ands	r3, r2
 8001cd4:	68ba      	ldr	r2, [r7, #8]
 8001cd6:	429a      	cmp	r2, r3
 8001cd8:	bf0c      	ite	eq
 8001cda:	2301      	moveq	r3, #1
 8001cdc:	2300      	movne	r3, #0
 8001cde:	b2db      	uxtb	r3, r3
 8001ce0:	461a      	mov	r2, r3
 8001ce2:	79fb      	ldrb	r3, [r7, #7]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d19b      	bne.n	8001c20 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8001ce8:	2300      	movs	r3, #0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3720      	adds	r7, #32
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	20000008 	.word	0x20000008

08001cf8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	b086      	sub	sp, #24
 8001cfc:	af02      	add	r7, sp, #8
 8001cfe:	60f8      	str	r0, [r7, #12]
 8001d00:	60b9      	str	r1, [r7, #8]
 8001d02:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	9300      	str	r3, [sp, #0]
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	2200      	movs	r2, #0
 8001d0c:	2180      	movs	r1, #128	; 0x80
 8001d0e:	68f8      	ldr	r0, [r7, #12]
 8001d10:	f7ff ff6a 	bl	8001be8 <SPI_WaitFlagStateUntilTimeout>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d007      	beq.n	8001d2a <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001d1e:	f043 0220 	orr.w	r2, r3, #32
 8001d22:	68fb      	ldr	r3, [r7, #12]
 8001d24:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8001d26:	2303      	movs	r3, #3
 8001d28:	e000      	b.n	8001d2c <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8001d2a:	2300      	movs	r3, #0
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	3710      	adds	r7, #16
 8001d30:	46bd      	mov	sp, r7
 8001d32:	bd80      	pop	{r7, pc}

08001d34 <__errno>:
 8001d34:	4b01      	ldr	r3, [pc, #4]	; (8001d3c <__errno+0x8>)
 8001d36:	6818      	ldr	r0, [r3, #0]
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000014 	.word	0x20000014

08001d40 <__libc_init_array>:
 8001d40:	b570      	push	{r4, r5, r6, lr}
 8001d42:	2500      	movs	r5, #0
 8001d44:	4e0c      	ldr	r6, [pc, #48]	; (8001d78 <__libc_init_array+0x38>)
 8001d46:	4c0d      	ldr	r4, [pc, #52]	; (8001d7c <__libc_init_array+0x3c>)
 8001d48:	1ba4      	subs	r4, r4, r6
 8001d4a:	10a4      	asrs	r4, r4, #2
 8001d4c:	42a5      	cmp	r5, r4
 8001d4e:	d109      	bne.n	8001d64 <__libc_init_array+0x24>
 8001d50:	f000 fc70 	bl	8002634 <_init>
 8001d54:	2500      	movs	r5, #0
 8001d56:	4e0a      	ldr	r6, [pc, #40]	; (8001d80 <__libc_init_array+0x40>)
 8001d58:	4c0a      	ldr	r4, [pc, #40]	; (8001d84 <__libc_init_array+0x44>)
 8001d5a:	1ba4      	subs	r4, r4, r6
 8001d5c:	10a4      	asrs	r4, r4, #2
 8001d5e:	42a5      	cmp	r5, r4
 8001d60:	d105      	bne.n	8001d6e <__libc_init_array+0x2e>
 8001d62:	bd70      	pop	{r4, r5, r6, pc}
 8001d64:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d68:	4798      	blx	r3
 8001d6a:	3501      	adds	r5, #1
 8001d6c:	e7ee      	b.n	8001d4c <__libc_init_array+0xc>
 8001d6e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001d72:	4798      	blx	r3
 8001d74:	3501      	adds	r5, #1
 8001d76:	e7f2      	b.n	8001d5e <__libc_init_array+0x1e>
 8001d78:	08003484 	.word	0x08003484
 8001d7c:	08003484 	.word	0x08003484
 8001d80:	08003484 	.word	0x08003484
 8001d84:	08003488 	.word	0x08003488

08001d88 <malloc>:
 8001d88:	4b02      	ldr	r3, [pc, #8]	; (8001d94 <malloc+0xc>)
 8001d8a:	4601      	mov	r1, r0
 8001d8c:	6818      	ldr	r0, [r3, #0]
 8001d8e:	f000 b857 	b.w	8001e40 <_malloc_r>
 8001d92:	bf00      	nop
 8001d94:	20000014 	.word	0x20000014

08001d98 <memset>:
 8001d98:	4603      	mov	r3, r0
 8001d9a:	4402      	add	r2, r0
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d100      	bne.n	8001da2 <memset+0xa>
 8001da0:	4770      	bx	lr
 8001da2:	f803 1b01 	strb.w	r1, [r3], #1
 8001da6:	e7f9      	b.n	8001d9c <memset+0x4>

08001da8 <_free_r>:
 8001da8:	b538      	push	{r3, r4, r5, lr}
 8001daa:	4605      	mov	r5, r0
 8001dac:	2900      	cmp	r1, #0
 8001dae:	d043      	beq.n	8001e38 <_free_r+0x90>
 8001db0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001db4:	1f0c      	subs	r4, r1, #4
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	bfb8      	it	lt
 8001dba:	18e4      	addlt	r4, r4, r3
 8001dbc:	f000 f8fe 	bl	8001fbc <__malloc_lock>
 8001dc0:	4a1e      	ldr	r2, [pc, #120]	; (8001e3c <_free_r+0x94>)
 8001dc2:	6813      	ldr	r3, [r2, #0]
 8001dc4:	4610      	mov	r0, r2
 8001dc6:	b933      	cbnz	r3, 8001dd6 <_free_r+0x2e>
 8001dc8:	6063      	str	r3, [r4, #4]
 8001dca:	6014      	str	r4, [r2, #0]
 8001dcc:	4628      	mov	r0, r5
 8001dce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001dd2:	f000 b8f4 	b.w	8001fbe <__malloc_unlock>
 8001dd6:	42a3      	cmp	r3, r4
 8001dd8:	d90b      	bls.n	8001df2 <_free_r+0x4a>
 8001dda:	6821      	ldr	r1, [r4, #0]
 8001ddc:	1862      	adds	r2, r4, r1
 8001dde:	4293      	cmp	r3, r2
 8001de0:	bf01      	itttt	eq
 8001de2:	681a      	ldreq	r2, [r3, #0]
 8001de4:	685b      	ldreq	r3, [r3, #4]
 8001de6:	1852      	addeq	r2, r2, r1
 8001de8:	6022      	streq	r2, [r4, #0]
 8001dea:	6063      	str	r3, [r4, #4]
 8001dec:	6004      	str	r4, [r0, #0]
 8001dee:	e7ed      	b.n	8001dcc <_free_r+0x24>
 8001df0:	4613      	mov	r3, r2
 8001df2:	685a      	ldr	r2, [r3, #4]
 8001df4:	b10a      	cbz	r2, 8001dfa <_free_r+0x52>
 8001df6:	42a2      	cmp	r2, r4
 8001df8:	d9fa      	bls.n	8001df0 <_free_r+0x48>
 8001dfa:	6819      	ldr	r1, [r3, #0]
 8001dfc:	1858      	adds	r0, r3, r1
 8001dfe:	42a0      	cmp	r0, r4
 8001e00:	d10b      	bne.n	8001e1a <_free_r+0x72>
 8001e02:	6820      	ldr	r0, [r4, #0]
 8001e04:	4401      	add	r1, r0
 8001e06:	1858      	adds	r0, r3, r1
 8001e08:	4282      	cmp	r2, r0
 8001e0a:	6019      	str	r1, [r3, #0]
 8001e0c:	d1de      	bne.n	8001dcc <_free_r+0x24>
 8001e0e:	6810      	ldr	r0, [r2, #0]
 8001e10:	6852      	ldr	r2, [r2, #4]
 8001e12:	4401      	add	r1, r0
 8001e14:	6019      	str	r1, [r3, #0]
 8001e16:	605a      	str	r2, [r3, #4]
 8001e18:	e7d8      	b.n	8001dcc <_free_r+0x24>
 8001e1a:	d902      	bls.n	8001e22 <_free_r+0x7a>
 8001e1c:	230c      	movs	r3, #12
 8001e1e:	602b      	str	r3, [r5, #0]
 8001e20:	e7d4      	b.n	8001dcc <_free_r+0x24>
 8001e22:	6820      	ldr	r0, [r4, #0]
 8001e24:	1821      	adds	r1, r4, r0
 8001e26:	428a      	cmp	r2, r1
 8001e28:	bf01      	itttt	eq
 8001e2a:	6811      	ldreq	r1, [r2, #0]
 8001e2c:	6852      	ldreq	r2, [r2, #4]
 8001e2e:	1809      	addeq	r1, r1, r0
 8001e30:	6021      	streq	r1, [r4, #0]
 8001e32:	6062      	str	r2, [r4, #4]
 8001e34:	605c      	str	r4, [r3, #4]
 8001e36:	e7c9      	b.n	8001dcc <_free_r+0x24>
 8001e38:	bd38      	pop	{r3, r4, r5, pc}
 8001e3a:	bf00      	nop
 8001e3c:	2000009c 	.word	0x2000009c

08001e40 <_malloc_r>:
 8001e40:	b570      	push	{r4, r5, r6, lr}
 8001e42:	1ccd      	adds	r5, r1, #3
 8001e44:	f025 0503 	bic.w	r5, r5, #3
 8001e48:	3508      	adds	r5, #8
 8001e4a:	2d0c      	cmp	r5, #12
 8001e4c:	bf38      	it	cc
 8001e4e:	250c      	movcc	r5, #12
 8001e50:	2d00      	cmp	r5, #0
 8001e52:	4606      	mov	r6, r0
 8001e54:	db01      	blt.n	8001e5a <_malloc_r+0x1a>
 8001e56:	42a9      	cmp	r1, r5
 8001e58:	d903      	bls.n	8001e62 <_malloc_r+0x22>
 8001e5a:	230c      	movs	r3, #12
 8001e5c:	6033      	str	r3, [r6, #0]
 8001e5e:	2000      	movs	r0, #0
 8001e60:	bd70      	pop	{r4, r5, r6, pc}
 8001e62:	f000 f8ab 	bl	8001fbc <__malloc_lock>
 8001e66:	4a21      	ldr	r2, [pc, #132]	; (8001eec <_malloc_r+0xac>)
 8001e68:	6814      	ldr	r4, [r2, #0]
 8001e6a:	4621      	mov	r1, r4
 8001e6c:	b991      	cbnz	r1, 8001e94 <_malloc_r+0x54>
 8001e6e:	4c20      	ldr	r4, [pc, #128]	; (8001ef0 <_malloc_r+0xb0>)
 8001e70:	6823      	ldr	r3, [r4, #0]
 8001e72:	b91b      	cbnz	r3, 8001e7c <_malloc_r+0x3c>
 8001e74:	4630      	mov	r0, r6
 8001e76:	f000 f871 	bl	8001f5c <_sbrk_r>
 8001e7a:	6020      	str	r0, [r4, #0]
 8001e7c:	4629      	mov	r1, r5
 8001e7e:	4630      	mov	r0, r6
 8001e80:	f000 f86c 	bl	8001f5c <_sbrk_r>
 8001e84:	1c43      	adds	r3, r0, #1
 8001e86:	d124      	bne.n	8001ed2 <_malloc_r+0x92>
 8001e88:	230c      	movs	r3, #12
 8001e8a:	4630      	mov	r0, r6
 8001e8c:	6033      	str	r3, [r6, #0]
 8001e8e:	f000 f896 	bl	8001fbe <__malloc_unlock>
 8001e92:	e7e4      	b.n	8001e5e <_malloc_r+0x1e>
 8001e94:	680b      	ldr	r3, [r1, #0]
 8001e96:	1b5b      	subs	r3, r3, r5
 8001e98:	d418      	bmi.n	8001ecc <_malloc_r+0x8c>
 8001e9a:	2b0b      	cmp	r3, #11
 8001e9c:	d90f      	bls.n	8001ebe <_malloc_r+0x7e>
 8001e9e:	600b      	str	r3, [r1, #0]
 8001ea0:	18cc      	adds	r4, r1, r3
 8001ea2:	50cd      	str	r5, [r1, r3]
 8001ea4:	4630      	mov	r0, r6
 8001ea6:	f000 f88a 	bl	8001fbe <__malloc_unlock>
 8001eaa:	f104 000b 	add.w	r0, r4, #11
 8001eae:	1d23      	adds	r3, r4, #4
 8001eb0:	f020 0007 	bic.w	r0, r0, #7
 8001eb4:	1ac3      	subs	r3, r0, r3
 8001eb6:	d0d3      	beq.n	8001e60 <_malloc_r+0x20>
 8001eb8:	425a      	negs	r2, r3
 8001eba:	50e2      	str	r2, [r4, r3]
 8001ebc:	e7d0      	b.n	8001e60 <_malloc_r+0x20>
 8001ebe:	684b      	ldr	r3, [r1, #4]
 8001ec0:	428c      	cmp	r4, r1
 8001ec2:	bf16      	itet	ne
 8001ec4:	6063      	strne	r3, [r4, #4]
 8001ec6:	6013      	streq	r3, [r2, #0]
 8001ec8:	460c      	movne	r4, r1
 8001eca:	e7eb      	b.n	8001ea4 <_malloc_r+0x64>
 8001ecc:	460c      	mov	r4, r1
 8001ece:	6849      	ldr	r1, [r1, #4]
 8001ed0:	e7cc      	b.n	8001e6c <_malloc_r+0x2c>
 8001ed2:	1cc4      	adds	r4, r0, #3
 8001ed4:	f024 0403 	bic.w	r4, r4, #3
 8001ed8:	42a0      	cmp	r0, r4
 8001eda:	d005      	beq.n	8001ee8 <_malloc_r+0xa8>
 8001edc:	1a21      	subs	r1, r4, r0
 8001ede:	4630      	mov	r0, r6
 8001ee0:	f000 f83c 	bl	8001f5c <_sbrk_r>
 8001ee4:	3001      	adds	r0, #1
 8001ee6:	d0cf      	beq.n	8001e88 <_malloc_r+0x48>
 8001ee8:	6025      	str	r5, [r4, #0]
 8001eea:	e7db      	b.n	8001ea4 <_malloc_r+0x64>
 8001eec:	2000009c 	.word	0x2000009c
 8001ef0:	200000a0 	.word	0x200000a0

08001ef4 <rand>:
 8001ef4:	b538      	push	{r3, r4, r5, lr}
 8001ef6:	4b13      	ldr	r3, [pc, #76]	; (8001f44 <rand+0x50>)
 8001ef8:	681c      	ldr	r4, [r3, #0]
 8001efa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001efc:	b97b      	cbnz	r3, 8001f1e <rand+0x2a>
 8001efe:	2018      	movs	r0, #24
 8001f00:	f7ff ff42 	bl	8001d88 <malloc>
 8001f04:	4a10      	ldr	r2, [pc, #64]	; (8001f48 <rand+0x54>)
 8001f06:	4b11      	ldr	r3, [pc, #68]	; (8001f4c <rand+0x58>)
 8001f08:	63a0      	str	r0, [r4, #56]	; 0x38
 8001f0a:	e9c0 2300 	strd	r2, r3, [r0]
 8001f0e:	4b10      	ldr	r3, [pc, #64]	; (8001f50 <rand+0x5c>)
 8001f10:	2201      	movs	r2, #1
 8001f12:	6083      	str	r3, [r0, #8]
 8001f14:	230b      	movs	r3, #11
 8001f16:	8183      	strh	r3, [r0, #12]
 8001f18:	2300      	movs	r3, #0
 8001f1a:	e9c0 2304 	strd	r2, r3, [r0, #16]
 8001f1e:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8001f20:	480c      	ldr	r0, [pc, #48]	; (8001f54 <rand+0x60>)
 8001f22:	690a      	ldr	r2, [r1, #16]
 8001f24:	694b      	ldr	r3, [r1, #20]
 8001f26:	4350      	muls	r0, r2
 8001f28:	4c0b      	ldr	r4, [pc, #44]	; (8001f58 <rand+0x64>)
 8001f2a:	fb04 0003 	mla	r0, r4, r3, r0
 8001f2e:	fba2 2304 	umull	r2, r3, r2, r4
 8001f32:	4403      	add	r3, r0
 8001f34:	1c54      	adds	r4, r2, #1
 8001f36:	f143 0500 	adc.w	r5, r3, #0
 8001f3a:	e9c1 4504 	strd	r4, r5, [r1, #16]
 8001f3e:	f025 4000 	bic.w	r0, r5, #2147483648	; 0x80000000
 8001f42:	bd38      	pop	{r3, r4, r5, pc}
 8001f44:	20000014 	.word	0x20000014
 8001f48:	abcd330e 	.word	0xabcd330e
 8001f4c:	e66d1234 	.word	0xe66d1234
 8001f50:	0005deec 	.word	0x0005deec
 8001f54:	5851f42d 	.word	0x5851f42d
 8001f58:	4c957f2d 	.word	0x4c957f2d

08001f5c <_sbrk_r>:
 8001f5c:	b538      	push	{r3, r4, r5, lr}
 8001f5e:	2300      	movs	r3, #0
 8001f60:	4c05      	ldr	r4, [pc, #20]	; (8001f78 <_sbrk_r+0x1c>)
 8001f62:	4605      	mov	r5, r0
 8001f64:	4608      	mov	r0, r1
 8001f66:	6023      	str	r3, [r4, #0]
 8001f68:	f7fe fd40 	bl	80009ec <_sbrk>
 8001f6c:	1c43      	adds	r3, r0, #1
 8001f6e:	d102      	bne.n	8001f76 <_sbrk_r+0x1a>
 8001f70:	6823      	ldr	r3, [r4, #0]
 8001f72:	b103      	cbz	r3, 8001f76 <_sbrk_r+0x1a>
 8001f74:	602b      	str	r3, [r5, #0]
 8001f76:	bd38      	pop	{r3, r4, r5, pc}
 8001f78:	20000130 	.word	0x20000130

08001f7c <siprintf>:
 8001f7c:	b40e      	push	{r1, r2, r3}
 8001f7e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001f82:	b500      	push	{lr}
 8001f84:	b09c      	sub	sp, #112	; 0x70
 8001f86:	ab1d      	add	r3, sp, #116	; 0x74
 8001f88:	9002      	str	r0, [sp, #8]
 8001f8a:	9006      	str	r0, [sp, #24]
 8001f8c:	9107      	str	r1, [sp, #28]
 8001f8e:	9104      	str	r1, [sp, #16]
 8001f90:	4808      	ldr	r0, [pc, #32]	; (8001fb4 <siprintf+0x38>)
 8001f92:	4909      	ldr	r1, [pc, #36]	; (8001fb8 <siprintf+0x3c>)
 8001f94:	f853 2b04 	ldr.w	r2, [r3], #4
 8001f98:	9105      	str	r1, [sp, #20]
 8001f9a:	6800      	ldr	r0, [r0, #0]
 8001f9c:	a902      	add	r1, sp, #8
 8001f9e:	9301      	str	r3, [sp, #4]
 8001fa0:	f000 f868 	bl	8002074 <_svfiprintf_r>
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	9b02      	ldr	r3, [sp, #8]
 8001fa8:	701a      	strb	r2, [r3, #0]
 8001faa:	b01c      	add	sp, #112	; 0x70
 8001fac:	f85d eb04 	ldr.w	lr, [sp], #4
 8001fb0:	b003      	add	sp, #12
 8001fb2:	4770      	bx	lr
 8001fb4:	20000014 	.word	0x20000014
 8001fb8:	ffff0208 	.word	0xffff0208

08001fbc <__malloc_lock>:
 8001fbc:	4770      	bx	lr

08001fbe <__malloc_unlock>:
 8001fbe:	4770      	bx	lr

08001fc0 <__ssputs_r>:
 8001fc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001fc4:	688e      	ldr	r6, [r1, #8]
 8001fc6:	4682      	mov	sl, r0
 8001fc8:	429e      	cmp	r6, r3
 8001fca:	460c      	mov	r4, r1
 8001fcc:	4690      	mov	r8, r2
 8001fce:	4699      	mov	r9, r3
 8001fd0:	d837      	bhi.n	8002042 <__ssputs_r+0x82>
 8001fd2:	898a      	ldrh	r2, [r1, #12]
 8001fd4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001fd8:	d031      	beq.n	800203e <__ssputs_r+0x7e>
 8001fda:	2302      	movs	r3, #2
 8001fdc:	6825      	ldr	r5, [r4, #0]
 8001fde:	6909      	ldr	r1, [r1, #16]
 8001fe0:	1a6f      	subs	r7, r5, r1
 8001fe2:	6965      	ldr	r5, [r4, #20]
 8001fe4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8001fe8:	fb95 f5f3 	sdiv	r5, r5, r3
 8001fec:	f109 0301 	add.w	r3, r9, #1
 8001ff0:	443b      	add	r3, r7
 8001ff2:	429d      	cmp	r5, r3
 8001ff4:	bf38      	it	cc
 8001ff6:	461d      	movcc	r5, r3
 8001ff8:	0553      	lsls	r3, r2, #21
 8001ffa:	d530      	bpl.n	800205e <__ssputs_r+0x9e>
 8001ffc:	4629      	mov	r1, r5
 8001ffe:	f7ff ff1f 	bl	8001e40 <_malloc_r>
 8002002:	4606      	mov	r6, r0
 8002004:	b950      	cbnz	r0, 800201c <__ssputs_r+0x5c>
 8002006:	230c      	movs	r3, #12
 8002008:	f04f 30ff 	mov.w	r0, #4294967295
 800200c:	f8ca 3000 	str.w	r3, [sl]
 8002010:	89a3      	ldrh	r3, [r4, #12]
 8002012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002016:	81a3      	strh	r3, [r4, #12]
 8002018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800201c:	463a      	mov	r2, r7
 800201e:	6921      	ldr	r1, [r4, #16]
 8002020:	f000 fab6 	bl	8002590 <memcpy>
 8002024:	89a3      	ldrh	r3, [r4, #12]
 8002026:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800202a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800202e:	81a3      	strh	r3, [r4, #12]
 8002030:	6126      	str	r6, [r4, #16]
 8002032:	443e      	add	r6, r7
 8002034:	6026      	str	r6, [r4, #0]
 8002036:	464e      	mov	r6, r9
 8002038:	6165      	str	r5, [r4, #20]
 800203a:	1bed      	subs	r5, r5, r7
 800203c:	60a5      	str	r5, [r4, #8]
 800203e:	454e      	cmp	r6, r9
 8002040:	d900      	bls.n	8002044 <__ssputs_r+0x84>
 8002042:	464e      	mov	r6, r9
 8002044:	4632      	mov	r2, r6
 8002046:	4641      	mov	r1, r8
 8002048:	6820      	ldr	r0, [r4, #0]
 800204a:	f000 faac 	bl	80025a6 <memmove>
 800204e:	68a3      	ldr	r3, [r4, #8]
 8002050:	2000      	movs	r0, #0
 8002052:	1b9b      	subs	r3, r3, r6
 8002054:	60a3      	str	r3, [r4, #8]
 8002056:	6823      	ldr	r3, [r4, #0]
 8002058:	441e      	add	r6, r3
 800205a:	6026      	str	r6, [r4, #0]
 800205c:	e7dc      	b.n	8002018 <__ssputs_r+0x58>
 800205e:	462a      	mov	r2, r5
 8002060:	f000 faba 	bl	80025d8 <_realloc_r>
 8002064:	4606      	mov	r6, r0
 8002066:	2800      	cmp	r0, #0
 8002068:	d1e2      	bne.n	8002030 <__ssputs_r+0x70>
 800206a:	6921      	ldr	r1, [r4, #16]
 800206c:	4650      	mov	r0, sl
 800206e:	f7ff fe9b 	bl	8001da8 <_free_r>
 8002072:	e7c8      	b.n	8002006 <__ssputs_r+0x46>

08002074 <_svfiprintf_r>:
 8002074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002078:	461d      	mov	r5, r3
 800207a:	898b      	ldrh	r3, [r1, #12]
 800207c:	b09d      	sub	sp, #116	; 0x74
 800207e:	061f      	lsls	r7, r3, #24
 8002080:	4680      	mov	r8, r0
 8002082:	460c      	mov	r4, r1
 8002084:	4616      	mov	r6, r2
 8002086:	d50f      	bpl.n	80020a8 <_svfiprintf_r+0x34>
 8002088:	690b      	ldr	r3, [r1, #16]
 800208a:	b96b      	cbnz	r3, 80020a8 <_svfiprintf_r+0x34>
 800208c:	2140      	movs	r1, #64	; 0x40
 800208e:	f7ff fed7 	bl	8001e40 <_malloc_r>
 8002092:	6020      	str	r0, [r4, #0]
 8002094:	6120      	str	r0, [r4, #16]
 8002096:	b928      	cbnz	r0, 80020a4 <_svfiprintf_r+0x30>
 8002098:	230c      	movs	r3, #12
 800209a:	f8c8 3000 	str.w	r3, [r8]
 800209e:	f04f 30ff 	mov.w	r0, #4294967295
 80020a2:	e0c8      	b.n	8002236 <_svfiprintf_r+0x1c2>
 80020a4:	2340      	movs	r3, #64	; 0x40
 80020a6:	6163      	str	r3, [r4, #20]
 80020a8:	2300      	movs	r3, #0
 80020aa:	9309      	str	r3, [sp, #36]	; 0x24
 80020ac:	2320      	movs	r3, #32
 80020ae:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80020b2:	2330      	movs	r3, #48	; 0x30
 80020b4:	f04f 0b01 	mov.w	fp, #1
 80020b8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80020bc:	9503      	str	r5, [sp, #12]
 80020be:	4637      	mov	r7, r6
 80020c0:	463d      	mov	r5, r7
 80020c2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80020c6:	b10b      	cbz	r3, 80020cc <_svfiprintf_r+0x58>
 80020c8:	2b25      	cmp	r3, #37	; 0x25
 80020ca:	d13e      	bne.n	800214a <_svfiprintf_r+0xd6>
 80020cc:	ebb7 0a06 	subs.w	sl, r7, r6
 80020d0:	d00b      	beq.n	80020ea <_svfiprintf_r+0x76>
 80020d2:	4653      	mov	r3, sl
 80020d4:	4632      	mov	r2, r6
 80020d6:	4621      	mov	r1, r4
 80020d8:	4640      	mov	r0, r8
 80020da:	f7ff ff71 	bl	8001fc0 <__ssputs_r>
 80020de:	3001      	adds	r0, #1
 80020e0:	f000 80a4 	beq.w	800222c <_svfiprintf_r+0x1b8>
 80020e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80020e6:	4453      	add	r3, sl
 80020e8:	9309      	str	r3, [sp, #36]	; 0x24
 80020ea:	783b      	ldrb	r3, [r7, #0]
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	f000 809d 	beq.w	800222c <_svfiprintf_r+0x1b8>
 80020f2:	2300      	movs	r3, #0
 80020f4:	f04f 32ff 	mov.w	r2, #4294967295
 80020f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80020fc:	9304      	str	r3, [sp, #16]
 80020fe:	9307      	str	r3, [sp, #28]
 8002100:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002104:	931a      	str	r3, [sp, #104]	; 0x68
 8002106:	462f      	mov	r7, r5
 8002108:	2205      	movs	r2, #5
 800210a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800210e:	4850      	ldr	r0, [pc, #320]	; (8002250 <_svfiprintf_r+0x1dc>)
 8002110:	f000 fa30 	bl	8002574 <memchr>
 8002114:	9b04      	ldr	r3, [sp, #16]
 8002116:	b9d0      	cbnz	r0, 800214e <_svfiprintf_r+0xda>
 8002118:	06d9      	lsls	r1, r3, #27
 800211a:	bf44      	itt	mi
 800211c:	2220      	movmi	r2, #32
 800211e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002122:	071a      	lsls	r2, r3, #28
 8002124:	bf44      	itt	mi
 8002126:	222b      	movmi	r2, #43	; 0x2b
 8002128:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800212c:	782a      	ldrb	r2, [r5, #0]
 800212e:	2a2a      	cmp	r2, #42	; 0x2a
 8002130:	d015      	beq.n	800215e <_svfiprintf_r+0xea>
 8002132:	462f      	mov	r7, r5
 8002134:	2000      	movs	r0, #0
 8002136:	250a      	movs	r5, #10
 8002138:	9a07      	ldr	r2, [sp, #28]
 800213a:	4639      	mov	r1, r7
 800213c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002140:	3b30      	subs	r3, #48	; 0x30
 8002142:	2b09      	cmp	r3, #9
 8002144:	d94d      	bls.n	80021e2 <_svfiprintf_r+0x16e>
 8002146:	b1b8      	cbz	r0, 8002178 <_svfiprintf_r+0x104>
 8002148:	e00f      	b.n	800216a <_svfiprintf_r+0xf6>
 800214a:	462f      	mov	r7, r5
 800214c:	e7b8      	b.n	80020c0 <_svfiprintf_r+0x4c>
 800214e:	4a40      	ldr	r2, [pc, #256]	; (8002250 <_svfiprintf_r+0x1dc>)
 8002150:	463d      	mov	r5, r7
 8002152:	1a80      	subs	r0, r0, r2
 8002154:	fa0b f000 	lsl.w	r0, fp, r0
 8002158:	4318      	orrs	r0, r3
 800215a:	9004      	str	r0, [sp, #16]
 800215c:	e7d3      	b.n	8002106 <_svfiprintf_r+0x92>
 800215e:	9a03      	ldr	r2, [sp, #12]
 8002160:	1d11      	adds	r1, r2, #4
 8002162:	6812      	ldr	r2, [r2, #0]
 8002164:	9103      	str	r1, [sp, #12]
 8002166:	2a00      	cmp	r2, #0
 8002168:	db01      	blt.n	800216e <_svfiprintf_r+0xfa>
 800216a:	9207      	str	r2, [sp, #28]
 800216c:	e004      	b.n	8002178 <_svfiprintf_r+0x104>
 800216e:	4252      	negs	r2, r2
 8002170:	f043 0302 	orr.w	r3, r3, #2
 8002174:	9207      	str	r2, [sp, #28]
 8002176:	9304      	str	r3, [sp, #16]
 8002178:	783b      	ldrb	r3, [r7, #0]
 800217a:	2b2e      	cmp	r3, #46	; 0x2e
 800217c:	d10c      	bne.n	8002198 <_svfiprintf_r+0x124>
 800217e:	787b      	ldrb	r3, [r7, #1]
 8002180:	2b2a      	cmp	r3, #42	; 0x2a
 8002182:	d133      	bne.n	80021ec <_svfiprintf_r+0x178>
 8002184:	9b03      	ldr	r3, [sp, #12]
 8002186:	3702      	adds	r7, #2
 8002188:	1d1a      	adds	r2, r3, #4
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	9203      	str	r2, [sp, #12]
 800218e:	2b00      	cmp	r3, #0
 8002190:	bfb8      	it	lt
 8002192:	f04f 33ff 	movlt.w	r3, #4294967295
 8002196:	9305      	str	r3, [sp, #20]
 8002198:	4d2e      	ldr	r5, [pc, #184]	; (8002254 <_svfiprintf_r+0x1e0>)
 800219a:	2203      	movs	r2, #3
 800219c:	7839      	ldrb	r1, [r7, #0]
 800219e:	4628      	mov	r0, r5
 80021a0:	f000 f9e8 	bl	8002574 <memchr>
 80021a4:	b138      	cbz	r0, 80021b6 <_svfiprintf_r+0x142>
 80021a6:	2340      	movs	r3, #64	; 0x40
 80021a8:	1b40      	subs	r0, r0, r5
 80021aa:	fa03 f000 	lsl.w	r0, r3, r0
 80021ae:	9b04      	ldr	r3, [sp, #16]
 80021b0:	3701      	adds	r7, #1
 80021b2:	4303      	orrs	r3, r0
 80021b4:	9304      	str	r3, [sp, #16]
 80021b6:	7839      	ldrb	r1, [r7, #0]
 80021b8:	2206      	movs	r2, #6
 80021ba:	4827      	ldr	r0, [pc, #156]	; (8002258 <_svfiprintf_r+0x1e4>)
 80021bc:	1c7e      	adds	r6, r7, #1
 80021be:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80021c2:	f000 f9d7 	bl	8002574 <memchr>
 80021c6:	2800      	cmp	r0, #0
 80021c8:	d038      	beq.n	800223c <_svfiprintf_r+0x1c8>
 80021ca:	4b24      	ldr	r3, [pc, #144]	; (800225c <_svfiprintf_r+0x1e8>)
 80021cc:	bb13      	cbnz	r3, 8002214 <_svfiprintf_r+0x1a0>
 80021ce:	9b03      	ldr	r3, [sp, #12]
 80021d0:	3307      	adds	r3, #7
 80021d2:	f023 0307 	bic.w	r3, r3, #7
 80021d6:	3308      	adds	r3, #8
 80021d8:	9303      	str	r3, [sp, #12]
 80021da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80021dc:	444b      	add	r3, r9
 80021de:	9309      	str	r3, [sp, #36]	; 0x24
 80021e0:	e76d      	b.n	80020be <_svfiprintf_r+0x4a>
 80021e2:	fb05 3202 	mla	r2, r5, r2, r3
 80021e6:	2001      	movs	r0, #1
 80021e8:	460f      	mov	r7, r1
 80021ea:	e7a6      	b.n	800213a <_svfiprintf_r+0xc6>
 80021ec:	2300      	movs	r3, #0
 80021ee:	250a      	movs	r5, #10
 80021f0:	4619      	mov	r1, r3
 80021f2:	3701      	adds	r7, #1
 80021f4:	9305      	str	r3, [sp, #20]
 80021f6:	4638      	mov	r0, r7
 80021f8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80021fc:	3a30      	subs	r2, #48	; 0x30
 80021fe:	2a09      	cmp	r2, #9
 8002200:	d903      	bls.n	800220a <_svfiprintf_r+0x196>
 8002202:	2b00      	cmp	r3, #0
 8002204:	d0c8      	beq.n	8002198 <_svfiprintf_r+0x124>
 8002206:	9105      	str	r1, [sp, #20]
 8002208:	e7c6      	b.n	8002198 <_svfiprintf_r+0x124>
 800220a:	fb05 2101 	mla	r1, r5, r1, r2
 800220e:	2301      	movs	r3, #1
 8002210:	4607      	mov	r7, r0
 8002212:	e7f0      	b.n	80021f6 <_svfiprintf_r+0x182>
 8002214:	ab03      	add	r3, sp, #12
 8002216:	9300      	str	r3, [sp, #0]
 8002218:	4622      	mov	r2, r4
 800221a:	4b11      	ldr	r3, [pc, #68]	; (8002260 <_svfiprintf_r+0x1ec>)
 800221c:	a904      	add	r1, sp, #16
 800221e:	4640      	mov	r0, r8
 8002220:	f3af 8000 	nop.w
 8002224:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002228:	4681      	mov	r9, r0
 800222a:	d1d6      	bne.n	80021da <_svfiprintf_r+0x166>
 800222c:	89a3      	ldrh	r3, [r4, #12]
 800222e:	065b      	lsls	r3, r3, #25
 8002230:	f53f af35 	bmi.w	800209e <_svfiprintf_r+0x2a>
 8002234:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002236:	b01d      	add	sp, #116	; 0x74
 8002238:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800223c:	ab03      	add	r3, sp, #12
 800223e:	9300      	str	r3, [sp, #0]
 8002240:	4622      	mov	r2, r4
 8002242:	4b07      	ldr	r3, [pc, #28]	; (8002260 <_svfiprintf_r+0x1ec>)
 8002244:	a904      	add	r1, sp, #16
 8002246:	4640      	mov	r0, r8
 8002248:	f000 f882 	bl	8002350 <_printf_i>
 800224c:	e7ea      	b.n	8002224 <_svfiprintf_r+0x1b0>
 800224e:	bf00      	nop
 8002250:	08003450 	.word	0x08003450
 8002254:	08003456 	.word	0x08003456
 8002258:	0800345a 	.word	0x0800345a
 800225c:	00000000 	.word	0x00000000
 8002260:	08001fc1 	.word	0x08001fc1

08002264 <_printf_common>:
 8002264:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002268:	4691      	mov	r9, r2
 800226a:	461f      	mov	r7, r3
 800226c:	688a      	ldr	r2, [r1, #8]
 800226e:	690b      	ldr	r3, [r1, #16]
 8002270:	4606      	mov	r6, r0
 8002272:	4293      	cmp	r3, r2
 8002274:	bfb8      	it	lt
 8002276:	4613      	movlt	r3, r2
 8002278:	f8c9 3000 	str.w	r3, [r9]
 800227c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002280:	460c      	mov	r4, r1
 8002282:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002286:	b112      	cbz	r2, 800228e <_printf_common+0x2a>
 8002288:	3301      	adds	r3, #1
 800228a:	f8c9 3000 	str.w	r3, [r9]
 800228e:	6823      	ldr	r3, [r4, #0]
 8002290:	0699      	lsls	r1, r3, #26
 8002292:	bf42      	ittt	mi
 8002294:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002298:	3302      	addmi	r3, #2
 800229a:	f8c9 3000 	strmi.w	r3, [r9]
 800229e:	6825      	ldr	r5, [r4, #0]
 80022a0:	f015 0506 	ands.w	r5, r5, #6
 80022a4:	d107      	bne.n	80022b6 <_printf_common+0x52>
 80022a6:	f104 0a19 	add.w	sl, r4, #25
 80022aa:	68e3      	ldr	r3, [r4, #12]
 80022ac:	f8d9 2000 	ldr.w	r2, [r9]
 80022b0:	1a9b      	subs	r3, r3, r2
 80022b2:	42ab      	cmp	r3, r5
 80022b4:	dc29      	bgt.n	800230a <_printf_common+0xa6>
 80022b6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 80022ba:	6822      	ldr	r2, [r4, #0]
 80022bc:	3300      	adds	r3, #0
 80022be:	bf18      	it	ne
 80022c0:	2301      	movne	r3, #1
 80022c2:	0692      	lsls	r2, r2, #26
 80022c4:	d42e      	bmi.n	8002324 <_printf_common+0xc0>
 80022c6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80022ca:	4639      	mov	r1, r7
 80022cc:	4630      	mov	r0, r6
 80022ce:	47c0      	blx	r8
 80022d0:	3001      	adds	r0, #1
 80022d2:	d021      	beq.n	8002318 <_printf_common+0xb4>
 80022d4:	6823      	ldr	r3, [r4, #0]
 80022d6:	68e5      	ldr	r5, [r4, #12]
 80022d8:	f003 0306 	and.w	r3, r3, #6
 80022dc:	2b04      	cmp	r3, #4
 80022de:	bf18      	it	ne
 80022e0:	2500      	movne	r5, #0
 80022e2:	f8d9 2000 	ldr.w	r2, [r9]
 80022e6:	f04f 0900 	mov.w	r9, #0
 80022ea:	bf08      	it	eq
 80022ec:	1aad      	subeq	r5, r5, r2
 80022ee:	68a3      	ldr	r3, [r4, #8]
 80022f0:	6922      	ldr	r2, [r4, #16]
 80022f2:	bf08      	it	eq
 80022f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80022f8:	4293      	cmp	r3, r2
 80022fa:	bfc4      	itt	gt
 80022fc:	1a9b      	subgt	r3, r3, r2
 80022fe:	18ed      	addgt	r5, r5, r3
 8002300:	341a      	adds	r4, #26
 8002302:	454d      	cmp	r5, r9
 8002304:	d11a      	bne.n	800233c <_printf_common+0xd8>
 8002306:	2000      	movs	r0, #0
 8002308:	e008      	b.n	800231c <_printf_common+0xb8>
 800230a:	2301      	movs	r3, #1
 800230c:	4652      	mov	r2, sl
 800230e:	4639      	mov	r1, r7
 8002310:	4630      	mov	r0, r6
 8002312:	47c0      	blx	r8
 8002314:	3001      	adds	r0, #1
 8002316:	d103      	bne.n	8002320 <_printf_common+0xbc>
 8002318:	f04f 30ff 	mov.w	r0, #4294967295
 800231c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002320:	3501      	adds	r5, #1
 8002322:	e7c2      	b.n	80022aa <_printf_common+0x46>
 8002324:	2030      	movs	r0, #48	; 0x30
 8002326:	18e1      	adds	r1, r4, r3
 8002328:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800232c:	1c5a      	adds	r2, r3, #1
 800232e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002332:	4422      	add	r2, r4
 8002334:	3302      	adds	r3, #2
 8002336:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800233a:	e7c4      	b.n	80022c6 <_printf_common+0x62>
 800233c:	2301      	movs	r3, #1
 800233e:	4622      	mov	r2, r4
 8002340:	4639      	mov	r1, r7
 8002342:	4630      	mov	r0, r6
 8002344:	47c0      	blx	r8
 8002346:	3001      	adds	r0, #1
 8002348:	d0e6      	beq.n	8002318 <_printf_common+0xb4>
 800234a:	f109 0901 	add.w	r9, r9, #1
 800234e:	e7d8      	b.n	8002302 <_printf_common+0x9e>

08002350 <_printf_i>:
 8002350:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002354:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002358:	460c      	mov	r4, r1
 800235a:	7e09      	ldrb	r1, [r1, #24]
 800235c:	b085      	sub	sp, #20
 800235e:	296e      	cmp	r1, #110	; 0x6e
 8002360:	4617      	mov	r7, r2
 8002362:	4606      	mov	r6, r0
 8002364:	4698      	mov	r8, r3
 8002366:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002368:	f000 80b3 	beq.w	80024d2 <_printf_i+0x182>
 800236c:	d822      	bhi.n	80023b4 <_printf_i+0x64>
 800236e:	2963      	cmp	r1, #99	; 0x63
 8002370:	d036      	beq.n	80023e0 <_printf_i+0x90>
 8002372:	d80a      	bhi.n	800238a <_printf_i+0x3a>
 8002374:	2900      	cmp	r1, #0
 8002376:	f000 80b9 	beq.w	80024ec <_printf_i+0x19c>
 800237a:	2958      	cmp	r1, #88	; 0x58
 800237c:	f000 8083 	beq.w	8002486 <_printf_i+0x136>
 8002380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002384:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002388:	e032      	b.n	80023f0 <_printf_i+0xa0>
 800238a:	2964      	cmp	r1, #100	; 0x64
 800238c:	d001      	beq.n	8002392 <_printf_i+0x42>
 800238e:	2969      	cmp	r1, #105	; 0x69
 8002390:	d1f6      	bne.n	8002380 <_printf_i+0x30>
 8002392:	6820      	ldr	r0, [r4, #0]
 8002394:	6813      	ldr	r3, [r2, #0]
 8002396:	0605      	lsls	r5, r0, #24
 8002398:	f103 0104 	add.w	r1, r3, #4
 800239c:	d52a      	bpl.n	80023f4 <_printf_i+0xa4>
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	6011      	str	r1, [r2, #0]
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	da03      	bge.n	80023ae <_printf_i+0x5e>
 80023a6:	222d      	movs	r2, #45	; 0x2d
 80023a8:	425b      	negs	r3, r3
 80023aa:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80023ae:	486f      	ldr	r0, [pc, #444]	; (800256c <_printf_i+0x21c>)
 80023b0:	220a      	movs	r2, #10
 80023b2:	e039      	b.n	8002428 <_printf_i+0xd8>
 80023b4:	2973      	cmp	r1, #115	; 0x73
 80023b6:	f000 809d 	beq.w	80024f4 <_printf_i+0x1a4>
 80023ba:	d808      	bhi.n	80023ce <_printf_i+0x7e>
 80023bc:	296f      	cmp	r1, #111	; 0x6f
 80023be:	d020      	beq.n	8002402 <_printf_i+0xb2>
 80023c0:	2970      	cmp	r1, #112	; 0x70
 80023c2:	d1dd      	bne.n	8002380 <_printf_i+0x30>
 80023c4:	6823      	ldr	r3, [r4, #0]
 80023c6:	f043 0320 	orr.w	r3, r3, #32
 80023ca:	6023      	str	r3, [r4, #0]
 80023cc:	e003      	b.n	80023d6 <_printf_i+0x86>
 80023ce:	2975      	cmp	r1, #117	; 0x75
 80023d0:	d017      	beq.n	8002402 <_printf_i+0xb2>
 80023d2:	2978      	cmp	r1, #120	; 0x78
 80023d4:	d1d4      	bne.n	8002380 <_printf_i+0x30>
 80023d6:	2378      	movs	r3, #120	; 0x78
 80023d8:	4865      	ldr	r0, [pc, #404]	; (8002570 <_printf_i+0x220>)
 80023da:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80023de:	e055      	b.n	800248c <_printf_i+0x13c>
 80023e0:	6813      	ldr	r3, [r2, #0]
 80023e2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80023e6:	1d19      	adds	r1, r3, #4
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	6011      	str	r1, [r2, #0]
 80023ec:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80023f0:	2301      	movs	r3, #1
 80023f2:	e08c      	b.n	800250e <_printf_i+0x1be>
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	f010 0f40 	tst.w	r0, #64	; 0x40
 80023fa:	6011      	str	r1, [r2, #0]
 80023fc:	bf18      	it	ne
 80023fe:	b21b      	sxthne	r3, r3
 8002400:	e7cf      	b.n	80023a2 <_printf_i+0x52>
 8002402:	6813      	ldr	r3, [r2, #0]
 8002404:	6825      	ldr	r5, [r4, #0]
 8002406:	1d18      	adds	r0, r3, #4
 8002408:	6010      	str	r0, [r2, #0]
 800240a:	0628      	lsls	r0, r5, #24
 800240c:	d501      	bpl.n	8002412 <_printf_i+0xc2>
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	e002      	b.n	8002418 <_printf_i+0xc8>
 8002412:	0668      	lsls	r0, r5, #25
 8002414:	d5fb      	bpl.n	800240e <_printf_i+0xbe>
 8002416:	881b      	ldrh	r3, [r3, #0]
 8002418:	296f      	cmp	r1, #111	; 0x6f
 800241a:	bf14      	ite	ne
 800241c:	220a      	movne	r2, #10
 800241e:	2208      	moveq	r2, #8
 8002420:	4852      	ldr	r0, [pc, #328]	; (800256c <_printf_i+0x21c>)
 8002422:	2100      	movs	r1, #0
 8002424:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002428:	6865      	ldr	r5, [r4, #4]
 800242a:	2d00      	cmp	r5, #0
 800242c:	60a5      	str	r5, [r4, #8]
 800242e:	f2c0 8095 	blt.w	800255c <_printf_i+0x20c>
 8002432:	6821      	ldr	r1, [r4, #0]
 8002434:	f021 0104 	bic.w	r1, r1, #4
 8002438:	6021      	str	r1, [r4, #0]
 800243a:	2b00      	cmp	r3, #0
 800243c:	d13d      	bne.n	80024ba <_printf_i+0x16a>
 800243e:	2d00      	cmp	r5, #0
 8002440:	f040 808e 	bne.w	8002560 <_printf_i+0x210>
 8002444:	4665      	mov	r5, ip
 8002446:	2a08      	cmp	r2, #8
 8002448:	d10b      	bne.n	8002462 <_printf_i+0x112>
 800244a:	6823      	ldr	r3, [r4, #0]
 800244c:	07db      	lsls	r3, r3, #31
 800244e:	d508      	bpl.n	8002462 <_printf_i+0x112>
 8002450:	6923      	ldr	r3, [r4, #16]
 8002452:	6862      	ldr	r2, [r4, #4]
 8002454:	429a      	cmp	r2, r3
 8002456:	bfde      	ittt	le
 8002458:	2330      	movle	r3, #48	; 0x30
 800245a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800245e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002462:	ebac 0305 	sub.w	r3, ip, r5
 8002466:	6123      	str	r3, [r4, #16]
 8002468:	f8cd 8000 	str.w	r8, [sp]
 800246c:	463b      	mov	r3, r7
 800246e:	aa03      	add	r2, sp, #12
 8002470:	4621      	mov	r1, r4
 8002472:	4630      	mov	r0, r6
 8002474:	f7ff fef6 	bl	8002264 <_printf_common>
 8002478:	3001      	adds	r0, #1
 800247a:	d14d      	bne.n	8002518 <_printf_i+0x1c8>
 800247c:	f04f 30ff 	mov.w	r0, #4294967295
 8002480:	b005      	add	sp, #20
 8002482:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002486:	4839      	ldr	r0, [pc, #228]	; (800256c <_printf_i+0x21c>)
 8002488:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800248c:	6813      	ldr	r3, [r2, #0]
 800248e:	6821      	ldr	r1, [r4, #0]
 8002490:	1d1d      	adds	r5, r3, #4
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	6015      	str	r5, [r2, #0]
 8002496:	060a      	lsls	r2, r1, #24
 8002498:	d50b      	bpl.n	80024b2 <_printf_i+0x162>
 800249a:	07ca      	lsls	r2, r1, #31
 800249c:	bf44      	itt	mi
 800249e:	f041 0120 	orrmi.w	r1, r1, #32
 80024a2:	6021      	strmi	r1, [r4, #0]
 80024a4:	b91b      	cbnz	r3, 80024ae <_printf_i+0x15e>
 80024a6:	6822      	ldr	r2, [r4, #0]
 80024a8:	f022 0220 	bic.w	r2, r2, #32
 80024ac:	6022      	str	r2, [r4, #0]
 80024ae:	2210      	movs	r2, #16
 80024b0:	e7b7      	b.n	8002422 <_printf_i+0xd2>
 80024b2:	064d      	lsls	r5, r1, #25
 80024b4:	bf48      	it	mi
 80024b6:	b29b      	uxthmi	r3, r3
 80024b8:	e7ef      	b.n	800249a <_printf_i+0x14a>
 80024ba:	4665      	mov	r5, ip
 80024bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80024c0:	fb02 3311 	mls	r3, r2, r1, r3
 80024c4:	5cc3      	ldrb	r3, [r0, r3]
 80024c6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 80024ca:	460b      	mov	r3, r1
 80024cc:	2900      	cmp	r1, #0
 80024ce:	d1f5      	bne.n	80024bc <_printf_i+0x16c>
 80024d0:	e7b9      	b.n	8002446 <_printf_i+0xf6>
 80024d2:	6813      	ldr	r3, [r2, #0]
 80024d4:	6825      	ldr	r5, [r4, #0]
 80024d6:	1d18      	adds	r0, r3, #4
 80024d8:	6961      	ldr	r1, [r4, #20]
 80024da:	6010      	str	r0, [r2, #0]
 80024dc:	0628      	lsls	r0, r5, #24
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	d501      	bpl.n	80024e6 <_printf_i+0x196>
 80024e2:	6019      	str	r1, [r3, #0]
 80024e4:	e002      	b.n	80024ec <_printf_i+0x19c>
 80024e6:	066a      	lsls	r2, r5, #25
 80024e8:	d5fb      	bpl.n	80024e2 <_printf_i+0x192>
 80024ea:	8019      	strh	r1, [r3, #0]
 80024ec:	2300      	movs	r3, #0
 80024ee:	4665      	mov	r5, ip
 80024f0:	6123      	str	r3, [r4, #16]
 80024f2:	e7b9      	b.n	8002468 <_printf_i+0x118>
 80024f4:	6813      	ldr	r3, [r2, #0]
 80024f6:	1d19      	adds	r1, r3, #4
 80024f8:	6011      	str	r1, [r2, #0]
 80024fa:	681d      	ldr	r5, [r3, #0]
 80024fc:	6862      	ldr	r2, [r4, #4]
 80024fe:	2100      	movs	r1, #0
 8002500:	4628      	mov	r0, r5
 8002502:	f000 f837 	bl	8002574 <memchr>
 8002506:	b108      	cbz	r0, 800250c <_printf_i+0x1bc>
 8002508:	1b40      	subs	r0, r0, r5
 800250a:	6060      	str	r0, [r4, #4]
 800250c:	6863      	ldr	r3, [r4, #4]
 800250e:	6123      	str	r3, [r4, #16]
 8002510:	2300      	movs	r3, #0
 8002512:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002516:	e7a7      	b.n	8002468 <_printf_i+0x118>
 8002518:	6923      	ldr	r3, [r4, #16]
 800251a:	462a      	mov	r2, r5
 800251c:	4639      	mov	r1, r7
 800251e:	4630      	mov	r0, r6
 8002520:	47c0      	blx	r8
 8002522:	3001      	adds	r0, #1
 8002524:	d0aa      	beq.n	800247c <_printf_i+0x12c>
 8002526:	6823      	ldr	r3, [r4, #0]
 8002528:	079b      	lsls	r3, r3, #30
 800252a:	d413      	bmi.n	8002554 <_printf_i+0x204>
 800252c:	68e0      	ldr	r0, [r4, #12]
 800252e:	9b03      	ldr	r3, [sp, #12]
 8002530:	4298      	cmp	r0, r3
 8002532:	bfb8      	it	lt
 8002534:	4618      	movlt	r0, r3
 8002536:	e7a3      	b.n	8002480 <_printf_i+0x130>
 8002538:	2301      	movs	r3, #1
 800253a:	464a      	mov	r2, r9
 800253c:	4639      	mov	r1, r7
 800253e:	4630      	mov	r0, r6
 8002540:	47c0      	blx	r8
 8002542:	3001      	adds	r0, #1
 8002544:	d09a      	beq.n	800247c <_printf_i+0x12c>
 8002546:	3501      	adds	r5, #1
 8002548:	68e3      	ldr	r3, [r4, #12]
 800254a:	9a03      	ldr	r2, [sp, #12]
 800254c:	1a9b      	subs	r3, r3, r2
 800254e:	42ab      	cmp	r3, r5
 8002550:	dcf2      	bgt.n	8002538 <_printf_i+0x1e8>
 8002552:	e7eb      	b.n	800252c <_printf_i+0x1dc>
 8002554:	2500      	movs	r5, #0
 8002556:	f104 0919 	add.w	r9, r4, #25
 800255a:	e7f5      	b.n	8002548 <_printf_i+0x1f8>
 800255c:	2b00      	cmp	r3, #0
 800255e:	d1ac      	bne.n	80024ba <_printf_i+0x16a>
 8002560:	7803      	ldrb	r3, [r0, #0]
 8002562:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002566:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800256a:	e76c      	b.n	8002446 <_printf_i+0xf6>
 800256c:	08003461 	.word	0x08003461
 8002570:	08003472 	.word	0x08003472

08002574 <memchr>:
 8002574:	b510      	push	{r4, lr}
 8002576:	b2c9      	uxtb	r1, r1
 8002578:	4402      	add	r2, r0
 800257a:	4290      	cmp	r0, r2
 800257c:	4603      	mov	r3, r0
 800257e:	d101      	bne.n	8002584 <memchr+0x10>
 8002580:	2300      	movs	r3, #0
 8002582:	e003      	b.n	800258c <memchr+0x18>
 8002584:	781c      	ldrb	r4, [r3, #0]
 8002586:	3001      	adds	r0, #1
 8002588:	428c      	cmp	r4, r1
 800258a:	d1f6      	bne.n	800257a <memchr+0x6>
 800258c:	4618      	mov	r0, r3
 800258e:	bd10      	pop	{r4, pc}

08002590 <memcpy>:
 8002590:	b510      	push	{r4, lr}
 8002592:	1e43      	subs	r3, r0, #1
 8002594:	440a      	add	r2, r1
 8002596:	4291      	cmp	r1, r2
 8002598:	d100      	bne.n	800259c <memcpy+0xc>
 800259a:	bd10      	pop	{r4, pc}
 800259c:	f811 4b01 	ldrb.w	r4, [r1], #1
 80025a0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80025a4:	e7f7      	b.n	8002596 <memcpy+0x6>

080025a6 <memmove>:
 80025a6:	4288      	cmp	r0, r1
 80025a8:	b510      	push	{r4, lr}
 80025aa:	eb01 0302 	add.w	r3, r1, r2
 80025ae:	d807      	bhi.n	80025c0 <memmove+0x1a>
 80025b0:	1e42      	subs	r2, r0, #1
 80025b2:	4299      	cmp	r1, r3
 80025b4:	d00a      	beq.n	80025cc <memmove+0x26>
 80025b6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80025ba:	f802 4f01 	strb.w	r4, [r2, #1]!
 80025be:	e7f8      	b.n	80025b2 <memmove+0xc>
 80025c0:	4283      	cmp	r3, r0
 80025c2:	d9f5      	bls.n	80025b0 <memmove+0xa>
 80025c4:	1881      	adds	r1, r0, r2
 80025c6:	1ad2      	subs	r2, r2, r3
 80025c8:	42d3      	cmn	r3, r2
 80025ca:	d100      	bne.n	80025ce <memmove+0x28>
 80025cc:	bd10      	pop	{r4, pc}
 80025ce:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80025d2:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80025d6:	e7f7      	b.n	80025c8 <memmove+0x22>

080025d8 <_realloc_r>:
 80025d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80025da:	4607      	mov	r7, r0
 80025dc:	4614      	mov	r4, r2
 80025de:	460e      	mov	r6, r1
 80025e0:	b921      	cbnz	r1, 80025ec <_realloc_r+0x14>
 80025e2:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80025e6:	4611      	mov	r1, r2
 80025e8:	f7ff bc2a 	b.w	8001e40 <_malloc_r>
 80025ec:	b922      	cbnz	r2, 80025f8 <_realloc_r+0x20>
 80025ee:	f7ff fbdb 	bl	8001da8 <_free_r>
 80025f2:	4625      	mov	r5, r4
 80025f4:	4628      	mov	r0, r5
 80025f6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80025f8:	f000 f814 	bl	8002624 <_malloc_usable_size_r>
 80025fc:	42a0      	cmp	r0, r4
 80025fe:	d20f      	bcs.n	8002620 <_realloc_r+0x48>
 8002600:	4621      	mov	r1, r4
 8002602:	4638      	mov	r0, r7
 8002604:	f7ff fc1c 	bl	8001e40 <_malloc_r>
 8002608:	4605      	mov	r5, r0
 800260a:	2800      	cmp	r0, #0
 800260c:	d0f2      	beq.n	80025f4 <_realloc_r+0x1c>
 800260e:	4631      	mov	r1, r6
 8002610:	4622      	mov	r2, r4
 8002612:	f7ff ffbd 	bl	8002590 <memcpy>
 8002616:	4631      	mov	r1, r6
 8002618:	4638      	mov	r0, r7
 800261a:	f7ff fbc5 	bl	8001da8 <_free_r>
 800261e:	e7e9      	b.n	80025f4 <_realloc_r+0x1c>
 8002620:	4635      	mov	r5, r6
 8002622:	e7e7      	b.n	80025f4 <_realloc_r+0x1c>

08002624 <_malloc_usable_size_r>:
 8002624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002628:	1f18      	subs	r0, r3, #4
 800262a:	2b00      	cmp	r3, #0
 800262c:	bfbc      	itt	lt
 800262e:	580b      	ldrlt	r3, [r1, r0]
 8002630:	18c0      	addlt	r0, r0, r3
 8002632:	4770      	bx	lr

08002634 <_init>:
 8002634:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002636:	bf00      	nop
 8002638:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800263a:	bc08      	pop	{r3}
 800263c:	469e      	mov	lr, r3
 800263e:	4770      	bx	lr

08002640 <_fini>:
 8002640:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002642:	bf00      	nop
 8002644:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002646:	bc08      	pop	{r3}
 8002648:	469e      	mov	lr, r3
 800264a:	4770      	bx	lr
