//===----------------------------------------------------------------------===//
//
// UART0.swift
// CoreAVR
//
// Created by Swift AVR Generator on 03/12/2026.
// Copyright © 2026 Paul Shelley. All rights reserved.
//
//===----------------------------------------------------------------------===//


public typealias uart0 = UART0

public struct UART0: UARTPort {
    /// UDR0 – USART I/O Data Register
    /// See ATMega328p Datasheet Section 36 Register Summary
    /// The USART Transmit Data Buffer Register and USART Receive Data Buffer Registers share the same I/O address referred to as
    /// USART Data Register or UDRn. The Transmit Data Buffer Register (TXB) will be the destination for data written to the UDRn
    /// Register location. Reading the UDRn Register location will return the contents of the Receive Data Buffer Register (RXB).
    ///
    /// For 5-, 6-, or 7-bit characters the upper unused bits will be ignored by the Transmitter and set to zero by the Receiver.
    ///
    /// The transmit buffer can only be written when the UDREn Flag in the UCSRnA Register is set. Data written to UDRn when the
    /// UDREn Flag is not set, will be ignored by the USART Transmitter. When data is written to the transmit buffer, and the
    /// Transmitter is enabled, the Transmitter will load the data into the Transmit Shift Register when the Shift Register is empty.
    /// Then the data will be serially transmitted on the TxDn pin.
    ///
    /// The receive buffer consists of a two level FIFO. The FIFO will change its state whenever the receive buffer is accessed. Due
    /// to this behavior of the receive buffer, do not use Read-Modify-Write instructions (SBI and CBI) on this location. Be careful
    /// when using bit test instructions (SBIC and SBIS), since these also will change the state of the FIFO.
    ///
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// | (0xC6)       |                             UDR0                              |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |                              R/W                              |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |
    /// --------------------------------------------------------------------------------
    /// ```
    @inlinable
    @inline(__always)
    public static var test: UInt8 {
        get {
            _volatileRegisterReadUInt8(0xC6)
        }
        set {
            _volatileRegisterWriteUInt8(0xC6, newValue)
        }
    }

    /// UCSR0A – USART Control and Status Register A
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// | (0xC0)       | RXC0  | TXC0  | UDRE0 |  FE0  | DOR0  | UPE0  | U2X0  | MPCM0 |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |   R   |  R/W  |   R   |   R   |   R   |   R   |  R/W  |  R/W  |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |
    /// --------------------------------------------------------------------------------
    /// ```
    @inlinable
    @inline(__always)
    public static var controlRegisterA: UInt8 {
        get {
            _volatileRegisterReadUInt8(0xC0)
        }
        set {
            _volatileRegisterWriteUInt8(0xC0, newValue)
        }
    }

    /// RXC0 - USART Receive Complete
    /// URXCn is Bit 7 on UCSRnA. See Section 20.11.2.
    @inlinable
    @inline(__always)
    public static var rxDataAvailable: Bool {
        get {
            let flag = (controlRegisterA & 0b10000000) >> UInt8(7)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(7)
        }
    }

    /// TXC0 - USART Transmit Complete
    /// UTXCn is Bit 6 on UCSRnA. See Section 20.11.2.
    @inlinable
    @inline(__always)
    public static var txComplete: Bool {
        get {
            let flag = (controlRegisterA & 0b01000000) >> UInt8(6)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(6)
        }
    }

    /// UDRE0 - USART Data Register Empty
    /// UDREn is Bit 5 on UCSRnA. See Section 20.11.2.
    @inlinable
    @inline(__always)
    public static var dataRegisterEmpty: Bool {
        get {
            let flag = (controlRegisterA & 0b00100000) >> UInt8(5)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(5)
        }
    }

    /// FE0 - Framing Error
    /// UFEn is Bit 4 on UCSRnA. See Section 20.11.2.
    @inlinable
    @inline(__always)
    public static var frameError: Bool {
        get {
            let flag = (controlRegisterA & 0b00010000) >> UInt8(4)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(4)
        }
    }

    /// DOR0 - Data overRun
    /// UDROn is Bit 3 on UCSRnA. See Section 20.11.2.
    @inlinable
    @inline(__always)
    public static var dataOverrun: Bool {
        get {
            let flag = (controlRegisterA & 0b00001000) >> UInt8(3)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(3)
        }
    }

    /// UPE0 - Parity Error
    /// UPEn is Bit 2 on UCSRnA. See Section 20.11.2.
    @inlinable
    @inline(__always)
    public static var parityError: Bool {
        get {
            let flag = (controlRegisterA & 0b00000100) >> UInt8(2)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(2)
        }
    }

    /// U2X0 - Double the USART transmission speed
    /// See ATMega328p Datasheet Section 20.
    /// U2Xn is bit 1 on UCSRnA.
    @inlinable
    @inline(__always)
    public static var asynchronousDoubleSpeedMode: UART.AsynchronousDoubleSpeedMode {
        get {
            let mode = (controlRegisterA & 0b00000010) >> UInt8(1)
            return UART.AsynchronousDoubleSpeedMode.init(rawValue: mode) ?? .off
        }
        set {
            controlRegisterA |= (newValue.rawValue & 0b00000001) << UInt8(1)
        }
    }

    /// MPCM0 - Multi-processor Communication Mode
    /// See ATMega328p Datasheet Section 20.
    /// MPCMn is bit 0 on UCSRnA.
    @inlinable
    @inline(__always)
    public static var multiProcessorCommunication: Bool {
        get {
            let flag = (controlRegisterA & 0b00000001) >> UInt8(0)
            return flag == 1
        }
        set {
            controlRegisterA |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(0)
        }
    }

    /// UCSR0B – USART Control and Status Register B
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// | (0xC1)       |RXCIE0 |TXCIE0 |UDRIE0 | RXEN0 | TXEN0 |UCSZ02 | RXB80 | TXB80 |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |   R   |  R/W  |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |
    /// --------------------------------------------------------------------------------
    /// ```
    @inlinable
    @inline(__always)
    public static var controlRegisterB: UInt8 {
        get {
            _volatileRegisterReadUInt8(0xC1)
        }
        set {
            _volatileRegisterWriteUInt8(0xC1, newValue)
        }
    }

    /// RXCIE0 - RX Complete Interrupt Enable
    @inlinable
    @inline(__always)
    public static var rxCompleteInterruptEnable: UART.RXCompleteInterruptEnable {
        get {
            let mode = (controlRegisterB & 0b10000000) >> UInt8(7)
            return UART.RXCompleteInterruptEnable.init(rawValue: mode) ?? .off
        }
        set {
            controlRegisterB |= (newValue.rawValue & 0b00000001) << UInt8(7)
        }
    }

    /// TXCIE0 - TX Complete Interrupt Enable
    @inlinable
    @inline(__always)
    public static var txCompleteInterruptEnable: UART.TXCompleteInterruptEnable {
        get {
            let mode = (controlRegisterB & 0b01000000) >> UInt8(6)
            return UART.TXCompleteInterruptEnable.init(rawValue: mode) ?? .off
        }
        set {
            controlRegisterB |= (newValue.rawValue & 0b00000001) << UInt8(6)
        }
    }

    /// UDRIE0 - USART Data register Empty Interrupt Enable
    @inlinable
    @inline(__always)
    public static var dataRegisterEmptyInterruptEnable: UART.DRECompleteInterruptEnable {
        get {
            let mode = (controlRegisterB & 0b00100000) >> UInt8(5)
            return UART.DRECompleteInterruptEnable.init(rawValue: mode) ?? .off
        }
        set {
            controlRegisterB |= (newValue.rawValue & 0b00000001) << UInt8(5)
        }
    }

    /// RXEN0 - Receiver Enable
    @inlinable
    @inline(__always)
    public static var receiverEnable: UART.ReceiverEnable {
        get {
            let mode = (controlRegisterB & 0b00010000) >> UInt8(4)
            return UART.ReceiverEnable.init(rawValue: mode) ?? .off
        }
        set {
            controlRegisterB |= (newValue.rawValue & 0b00000001) << UInt8(4)
        }
    }

    /// TXEN0 - Transmitter Enable
    @inlinable
    @inline(__always)
    public static var transmitterEnable: UART.TransmitterEnable {
        get {
            let mode = (controlRegisterB & 0b00001000) >> UInt8(3)
            return UART.TransmitterEnable.init(rawValue: mode) ?? .off
        }
        set {
            controlRegisterB |= (newValue.rawValue & 0b00000001) << UInt8(3)
        }
    }

    /// UCSZ02 - Character Size - together with UCSZ0 in UCSR0C
    /// See ATMega328p Datasheet Section 20.11.3 and Section 20.11.4.
    /// UCSZn0 and UCSZn1 are bits 1 and 2 on UCSRnC while UCSZn2 is bit 2 on UCSRnB
    @inlinable
    @inline(__always)
    public static var numberOfDataBits: UART.NumberOfDataBits {
        get {
            let mode = ((controlRegisterB & 0b00000100) >> 0) | (controlRegisterC & 0b00000110)
            return UART.NumberOfDataBits(rawValue: mode) ?? .eight
        }
        set {
            controlRegisterC = (controlRegisterC & ~0b00000110) | (((newValue.rawValue & 0b00000011) << UInt8(1)) & 0b00000110)
            controlRegisterB = (controlRegisterB & ~0b00000100) | (((newValue.rawValue & 0b00000100) << UInt8(0)) & 0b00000100)
        }
    }
    /// RXB80 - Receive Data Bit 8
    /// See ATMega328p Datasheet Section 20.11.3
    /// RXB8n is bit 1 on UCSRnB
    @inlinable
    @inline(__always)
    public static var receiveData8thBit: Bool {
        get {
            let flag = (controlRegisterB & 0b00000010) >> UInt8(1)
            return flag == 1
        }
        set {
            controlRegisterB |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(1)
        }
    }

    /// TXB80 - Transmit Data Bit 8
    /// See ATMega328p Datasheet Section 20.11.3
    /// TXB8n is bit 0 on UCSRnB
    @inlinable
    @inline(__always)
    public static var transmitData8thBit: Bool {
        get {
            let flag = (controlRegisterB & 0b00000001) >> UInt8(0)
            return flag == 1
        }
        set {
            controlRegisterB |= ((newValue ? 1 : 0) & 0b00000001) << UInt8(0)
        }
    }

    /// UCSR0C – USART Control and Status Register C
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// | (0xC2)       |UMSEL01|UMSEL00| UPM01 | UPM00 | USBS0 |UCSZ01 |UCSZ00 |UCPOL0 |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |
    /// --------------------------------------------------------------------------------
    /// ```
    @inlinable
    @inline(__always)
    public static var controlRegisterC: UInt8 {
        get {
            _volatileRegisterReadUInt8(0xC2)
        }
        set {
            _volatileRegisterWriteUInt8(0xC2, newValue)
        }
    }

    /// UMSEL0 - USART Mode Select
    /// See ATMega328p Datasheet Section 20.11.4
    /// UMSELn are bit 7 and 6 on UCSRnC
    @inlinable
    @inline(__always)
    public static var modeSelect: UART.ModeSelect {
        get {
            let mode = (controlRegisterC & 0b11000000) >> UInt8(6)
            return UART.ModeSelect.init(rawValue: mode) ?? .asynchronous
        }
        set {
            controlRegisterC |= (newValue.rawValue & 0b00000011) << UInt8(6)
        }
    }

    /// UPM0 - Parity Mode Bits
    /// Parity Mode See ATMega328p Datasheet Section 20.11.4.
    /// UPMn0 and UPMn1 are bits 4 & 5 on UCSRnC.
    /// These bits enable and set type of parity generation and check. If enabled, the Transmitter will automatically generate and send the
    /// parity of the transmitted data bits within each frame. The Receiver will generate a parity value for the incoming data and compare
    /// it to the UPMn setting. If a mismatch is detected, the UPEn Flag in UCSRnA will be set.
    /// | UPMn1 | UPMn0 | Parity Mode          |
    /// |-------|-------|----------------------|
    /// | 0     | 0     | Disabled             |
    /// | 0     | 1     | Reserved             |
    /// | 1     | 0     | Enabled, Even Parity |
    /// | 1     | 1     | Enabled, Odd Parity  |
    @inlinable
    @inline(__always)
    public static var parityMode: UART.ParityMode {
        get {
            let mode = (controlRegisterC & 0b00110000) >> UInt8(4)
            return UART.ParityMode.init(rawValue: mode) ?? .disabled
        }
        set {
            controlRegisterC |= (newValue.rawValue & 0b00000011) << UInt8(4)
        }
    }

    /// USBS0 - Stop Bit Select
    /// See ATMega328p Datasheet Section 20.11.4.
    /// USBSn is bit 3 on UCSRnC.
    @inlinable
    @inline(__always)
    public static var numberOfStopBits: UART.NumberOfStopBits {
        get {
            let mode = (controlRegisterC & 0b00001000) >> UInt8(3)
            return UART.NumberOfStopBits.init(rawValue: mode) ?? .one
        }
        set {
            controlRegisterC |= (newValue.rawValue & 0b00000001) << UInt8(3)
        }
    }

    /// UCPOL0 - Clock Polarity
    /// See ATMega328p Datasheet Section 20.11.4.
    /// UCPOLn is bit 0 on UCSRnC.
    @inlinable
    @inline(__always)
    public static var clockPolarity: UART.ClockPolarity {
        get {
            let mode = (controlRegisterC & 0b00000001) >> UInt8(0)
            return UART.ClockPolarity.init(rawValue: mode) ?? .rising
        }
        set {
            controlRegisterC |= (newValue.rawValue & 0b00000001) << UInt8(0)
        }
    }

    /// UBRR0 – USART Baud Rate Register  Bytes
    /// This is a 12-bit register which contains the USART baud rate. The UBRRnH contains the four most significant bits, and the
    /// UBRRnL contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receiver
    /// will be corrupted if the baud rate is changed. Writing UBRRnL will trigger an immediate update of the baud rate prescaler.
    ///
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// | (0xC4)       |                             UBRR0                             |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |                              R/W                              |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |
    /// --------------------------------------------------------------------------------
    /// ```
    @inlinable
    @inline(__always)
    public static var baudRateRegisterL: UInt8 {
        get {
            _volatileRegisterReadUInt8(0xC4)
        }
        set {
            _volatileRegisterWriteUInt8(0xC4, newValue)
        }
    }

    /// UBRR0 – USART Baud Rate Register  Bytes
    /// Bits 15 through 12 are reserved for future use. For compatibility with future devices, these bit must be written to zero
    /// when UBRRnH is written.
    ///
    /// This is a 12-bit register which contains the USART baud rate. The UBRRnH contains the four most significant bits, and the
    /// UBRRnL contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receiver
    /// will be corrupted if the baud rate is changed. Writing UBRRnL will trigger an immediate update of the baud rate prescaler.
    ///
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// | (0xC5)       |                             UBRR0                             |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |                              R/W                              |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |   ?   |
    /// --------------------------------------------------------------------------------
    /// ```
    @inlinable
    @inline(__always)
    public static var baudRateRegisterH: UInt8 {
        get {
            _volatileRegisterReadUInt8(0xC5)
        }
        set {
            _volatileRegisterWriteUInt8(0xC5, newValue)
        }
    }

    /// UBRR0 – USART Baud Rate Register  Bytes
    /// ```
    /// --------------------------------------------------------------------------------
    /// | Bit          |   7   |   6   |   5   |   4   |   3   |   2   |   1   |   0   |
    /// --------------------------------------------------------------------------------
    /// |              |   -   |   -   |   -   |   -   |         UBRRn[12:8]           |
    /// |              |                       UBRRn[7:0]                              |
    /// --------------------------------------------------------------------------------
    /// | Read/Write   |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |  R/W  |
    /// --------------------------------------------------------------------------------
    /// | InitialValue |   0   |   0   |   0   |   0   |   0   |   0   |   0   |   0   |
    /// --------------------------------------------------------------------------------
    /// ```
    /// Bits 15 through 12 are reserved for future use. For compatibility with future devices, these bit must be written to zero
    /// when UBRRnH is written.
    ///
    /// This is a 12-bit register which contains the USART baud rate. The UBRRnH contains the four most significant bits, and the
    /// UBRRnL contains the eight least significant bits of the USART baud rate. Ongoing transmissions by the Transmitter and Receive
    /// will be corrupted if the baud rate is changed. Writing UBRRnL will trigger an immediate update of the baud rate prescaler.
    @inlinable
    @inline(__always)
    public static var baudRateRegister: UInt16 {
        get {
            atomic {
                _volatileRegisterReadUInt16(0xC4)
            }
        }
        set {
            atomic {
                _volatileRegisterWriteUInt16(0xC4, newValue)
            }
        }
    }

}