// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "05/30/2018 16:01:38"

// 
// Device: Altera 5CSEBA6U23I7DK Package UFBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module projectTLE (
	clock,
	key0,
	key1,
	dataOutput);
input 	clock;
input 	key0;
input 	key1;
output 	[23:0] dataOutput;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \key1~input_o ;
wire \clock~input_o ;
wire \dataWrite_module|currentState.keyState~q ;
wire \key0~input_o ;
wire \dataWrite_module|Add1~33_sumout ;
wire \dataWrite_module|pixelRemainder[11]~0_combout ;
wire \dataWrite_module|LessThan1~0_combout ;
wire \dataWrite_module|Equal1~1_combout ;
wire \dataWrite_module|pixelRemainder[11]~2_combout ;
wire \dataWrite_module|Add1~34 ;
wire \dataWrite_module|Add1~29_sumout ;
wire \dataWrite_module|Add1~30 ;
wire \dataWrite_module|Add1~25_sumout ;
wire \dataWrite_module|Add1~26 ;
wire \dataWrite_module|Add1~21_sumout ;
wire \dataWrite_module|Add1~22 ;
wire \dataWrite_module|Add1~17_sumout ;
wire \dataWrite_module|Add1~18 ;
wire \dataWrite_module|Add1~45_sumout ;
wire \dataWrite_module|Add1~46 ;
wire \dataWrite_module|Add1~41_sumout ;
wire \dataWrite_module|Add1~42 ;
wire \dataWrite_module|Add1~37_sumout ;
wire \dataWrite_module|Add1~38 ;
wire \dataWrite_module|Add1~9_sumout ;
wire \dataWrite_module|Add1~10 ;
wire \dataWrite_module|Add1~13_sumout ;
wire \dataWrite_module|Add1~14 ;
wire \dataWrite_module|Add1~5_sumout ;
wire \dataWrite_module|Add1~6 ;
wire \dataWrite_module|Add1~1_sumout ;
wire \dataWrite_module|Equal1~0_combout ;
wire \dataWrite_module|dataLocation[1]~3_combout ;
wire \dataWrite_module|currentState.romWrite~0_combout ;
wire \dataWrite_module|currentState.romWrite~q ;
wire \dataWrite_module|pixelRemainder[11]~1_combout ;
wire \dataWrite_module|dataLocation[0]~2_combout ;
wire \dataWrite_module|Add0~0_combout ;
wire \dataWrite_module|dataLocation[2]~1_combout ;
wire \dataWrite_module|LessThan0~1_combout ;
wire \dataWrite_module|dataLocation[3]~0_combout ;
wire \dataWrite_module|LessThan0~0_combout ;
wire \dataWrite_module|Selector58~0_combout ;
wire \dataWrite_module|alphabetCount[0]~1_combout ;
wire \dataWrite_module|alphabetCount[0]~0_combout ;
wire \dataWrite_module|Add3~4_combout ;
wire \dataWrite_module|Add3~1_combout ;
wire \dataWrite_module|Add4~9_sumout ;
wire \dataWrite_module|Add5~25_sumout ;
wire \dataWrite_module|Selector56~0_combout ;
wire \dataWrite_module|Add5~2 ;
wire \dataWrite_module|Add5~5_sumout ;
wire \dataWrite_module|Add3~3_combout ;
wire \dataWrite_module|Add3~5_combout ;
wire \dataWrite_module|Add3~6_combout ;
wire \dataWrite_module|Add3~2_combout ;
wire \dataWrite_module|Add2~1_combout ;
wire \dataWrite_module|Selector51~0_combout ;
wire \dataWrite_module|Add5~6 ;
wire \dataWrite_module|Add5~33_sumout ;
wire \dataWrite_module|Add2~3_combout ;
wire \dataWrite_module|Selector50~0_combout ;
wire \dataWrite_module|Add3~0_combout ;
wire \dataWrite_module|Add4~10 ;
wire \dataWrite_module|Add4~14 ;
wire \dataWrite_module|Add4~2 ;
wire \dataWrite_module|Add4~6 ;
wire \dataWrite_module|Add4~17_sumout ;
wire \dataWrite_module|Add5~34 ;
wire \dataWrite_module|Add5~37_sumout ;
wire \dataWrite_module|Add2~4_combout ;
wire \dataWrite_module|Selector49~0_combout ;
wire \dataWrite_module|Add4~18 ;
wire \dataWrite_module|Add4~21_sumout ;
wire \dataWrite_module|Add5~38 ;
wire \dataWrite_module|Add5~41_sumout ;
wire \dataWrite_module|Selector48~0_combout ;
wire \dataWrite_module|Add4~22 ;
wire \dataWrite_module|Add4~25_sumout ;
wire \dataWrite_module|Equal2~3_combout ;
wire \dataWrite_module|romAddressReg[10]~0_combout ;
wire \dataWrite_module|Add5~26 ;
wire \dataWrite_module|Add5~29_sumout ;
wire \dataWrite_module|Selector55~0_combout ;
wire \dataWrite_module|Add5~30 ;
wire \dataWrite_module|Add5~9_sumout ;
wire \dataWrite_module|Selector54~0_combout ;
wire \dataWrite_module|Add5~10 ;
wire \dataWrite_module|Add5~13_sumout ;
wire \dataWrite_module|Add2~2_combout ;
wire \dataWrite_module|Selector53~0_combout ;
wire \dataWrite_module|Add5~14 ;
wire \dataWrite_module|Add5~1_sumout ;
wire \dataWrite_module|Add2~0_combout ;
wire \dataWrite_module|Selector52~0_combout ;
wire \dataWrite_module|Add4~1_sumout ;
wire \dataWrite_module|Add4~5_sumout ;
wire \dataWrite_module|Add4~13_sumout ;
wire \dataWrite_module|Add5~42 ;
wire \dataWrite_module|Add5~21_sumout ;
wire \dataWrite_module|Selector47~0_combout ;
wire \dataWrite_module|Add5~22 ;
wire \dataWrite_module|Add5~17_sumout ;
wire \dataWrite_module|Selector46~0_combout ;
wire \dataWrite_module|Equal2~0_combout ;
wire \dataWrite_module|Equal2~1_combout ;
wire \dataWrite_module|Equal2~2_combout ;
wire \dataWrite_module|Selector58~1_combout ;
wire \dataWrite_module|nextState.writeBlank~q ;
wire \dataWrite_module|currentState.writeBlank~q ;
wire \~GND~combout ;
wire \dataWrite_module|Add0~1_combout ;
wire \dataWrite_module|Mux0~4_combout ;
wire \dataWrite_module|Mux0~0_combout ;
wire \dataWrite_module|outputReg[0]~0_combout ;
wire [11:0] \dataWrite_module|pixelRemainder ;
wire [10:0] \dataWrite_module|romAddressReg ;
wire [7:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a ;
wire [23:0] \dataWrite_module|outputReg ;
wire [3:0] \dataWrite_module|dataLocation ;
wire [5:0] \dataWrite_module|alphabetCount ;

wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ;
wire [0:0] \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ;

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [4] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [6] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [5] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [7] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [0] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [2] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [1] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0];

assign \lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [3] = \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];

cyclonev_io_obuf \dataOutput[0]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[0]),
	.obar());
// synopsys translate_off
defparam \dataOutput[0]~output .bus_hold = "false";
defparam \dataOutput[0]~output .open_drain_output = "false";
defparam \dataOutput[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[1]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[1]),
	.obar());
// synopsys translate_off
defparam \dataOutput[1]~output .bus_hold = "false";
defparam \dataOutput[1]~output .open_drain_output = "false";
defparam \dataOutput[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[2]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[2]),
	.obar());
// synopsys translate_off
defparam \dataOutput[2]~output .bus_hold = "false";
defparam \dataOutput[2]~output .open_drain_output = "false";
defparam \dataOutput[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[3]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[3]),
	.obar());
// synopsys translate_off
defparam \dataOutput[3]~output .bus_hold = "false";
defparam \dataOutput[3]~output .open_drain_output = "false";
defparam \dataOutput[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[4]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[4]),
	.obar());
// synopsys translate_off
defparam \dataOutput[4]~output .bus_hold = "false";
defparam \dataOutput[4]~output .open_drain_output = "false";
defparam \dataOutput[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[5]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[5]),
	.obar());
// synopsys translate_off
defparam \dataOutput[5]~output .bus_hold = "false";
defparam \dataOutput[5]~output .open_drain_output = "false";
defparam \dataOutput[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[6]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[6]),
	.obar());
// synopsys translate_off
defparam \dataOutput[6]~output .bus_hold = "false";
defparam \dataOutput[6]~output .open_drain_output = "false";
defparam \dataOutput[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[7]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[7]),
	.obar());
// synopsys translate_off
defparam \dataOutput[7]~output .bus_hold = "false";
defparam \dataOutput[7]~output .open_drain_output = "false";
defparam \dataOutput[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[8]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[8]),
	.obar());
// synopsys translate_off
defparam \dataOutput[8]~output .bus_hold = "false";
defparam \dataOutput[8]~output .open_drain_output = "false";
defparam \dataOutput[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[9]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[9]),
	.obar());
// synopsys translate_off
defparam \dataOutput[9]~output .bus_hold = "false";
defparam \dataOutput[9]~output .open_drain_output = "false";
defparam \dataOutput[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[10]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[10]),
	.obar());
// synopsys translate_off
defparam \dataOutput[10]~output .bus_hold = "false";
defparam \dataOutput[10]~output .open_drain_output = "false";
defparam \dataOutput[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[11]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[11]),
	.obar());
// synopsys translate_off
defparam \dataOutput[11]~output .bus_hold = "false";
defparam \dataOutput[11]~output .open_drain_output = "false";
defparam \dataOutput[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[12]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[12]),
	.obar());
// synopsys translate_off
defparam \dataOutput[12]~output .bus_hold = "false";
defparam \dataOutput[12]~output .open_drain_output = "false";
defparam \dataOutput[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[13]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[13]),
	.obar());
// synopsys translate_off
defparam \dataOutput[13]~output .bus_hold = "false";
defparam \dataOutput[13]~output .open_drain_output = "false";
defparam \dataOutput[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[14]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[14]),
	.obar());
// synopsys translate_off
defparam \dataOutput[14]~output .bus_hold = "false";
defparam \dataOutput[14]~output .open_drain_output = "false";
defparam \dataOutput[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[15]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[15]),
	.obar());
// synopsys translate_off
defparam \dataOutput[15]~output .bus_hold = "false";
defparam \dataOutput[15]~output .open_drain_output = "false";
defparam \dataOutput[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[16]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[16]),
	.obar());
// synopsys translate_off
defparam \dataOutput[16]~output .bus_hold = "false";
defparam \dataOutput[16]~output .open_drain_output = "false";
defparam \dataOutput[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[17]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[17]),
	.obar());
// synopsys translate_off
defparam \dataOutput[17]~output .bus_hold = "false";
defparam \dataOutput[17]~output .open_drain_output = "false";
defparam \dataOutput[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[18]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[18]),
	.obar());
// synopsys translate_off
defparam \dataOutput[18]~output .bus_hold = "false";
defparam \dataOutput[18]~output .open_drain_output = "false";
defparam \dataOutput[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[19]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[19]),
	.obar());
// synopsys translate_off
defparam \dataOutput[19]~output .bus_hold = "false";
defparam \dataOutput[19]~output .open_drain_output = "false";
defparam \dataOutput[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[20]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[20]),
	.obar());
// synopsys translate_off
defparam \dataOutput[20]~output .bus_hold = "false";
defparam \dataOutput[20]~output .open_drain_output = "false";
defparam \dataOutput[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[21]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[21]),
	.obar());
// synopsys translate_off
defparam \dataOutput[21]~output .bus_hold = "false";
defparam \dataOutput[21]~output .open_drain_output = "false";
defparam \dataOutput[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[22]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[22]),
	.obar());
// synopsys translate_off
defparam \dataOutput[22]~output .bus_hold = "false";
defparam \dataOutput[22]~output .open_drain_output = "false";
defparam \dataOutput[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_obuf \dataOutput[23]~output (
	.i(\dataWrite_module|outputReg [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(dataOutput[23]),
	.obar());
// synopsys translate_off
defparam \dataOutput[23]~output .bus_hold = "false";
defparam \dataOutput[23]~output .open_drain_output = "false";
defparam \dataOutput[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

dffeas \dataWrite_module|currentState.keyState (
	.clk(\clock~input_o ),
	.d(vcc),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|currentState.keyState~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|currentState.keyState .is_wysiwyg = "true";
defparam \dataWrite_module|currentState.keyState .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \key0~input (
	.i(key0),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key0~input_o ));
// synopsys translate_off
defparam \key0~input .bus_hold = "false";
defparam \key0~input .simulate_z_as = "z";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~33 (
// Equation(s):
// \dataWrite_module|Add1~33_sumout  = SUM(( \dataWrite_module|pixelRemainder [0] ) + ( VCC ) + ( !VCC ))
// \dataWrite_module|Add1~34  = CARRY(( \dataWrite_module|pixelRemainder [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~33_sumout ),
	.cout(\dataWrite_module|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~33 .extended_lut = "off";
defparam \dataWrite_module|Add1~33 .lut_mask = 64'h00000000000000FF;
defparam \dataWrite_module|Add1~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|pixelRemainder[11]~0 (
// Equation(s):
// \dataWrite_module|pixelRemainder[11]~0_combout  = ( \dataWrite_module|pixelRemainder [9] & ( (\dataWrite_module|currentState.writeBlank~q  & ((\dataWrite_module|pixelRemainder [10]) # (\dataWrite_module|pixelRemainder [11]))) ) ) # ( 
// !\dataWrite_module|pixelRemainder [9] & ( (\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|pixelRemainder [10] & \dataWrite_module|pixelRemainder [8])) # (\dataWrite_module|pixelRemainder [11]))) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\dataWrite_module|pixelRemainder [11]),
	.datac(!\dataWrite_module|pixelRemainder [10]),
	.datad(!\dataWrite_module|pixelRemainder [8]),
	.datae(!\dataWrite_module|pixelRemainder [9]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[11]~0 .extended_lut = "off";
defparam \dataWrite_module|pixelRemainder[11]~0 .lut_mask = 64'h1115151511151515;
defparam \dataWrite_module|pixelRemainder[11]~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|LessThan1~0 (
// Equation(s):
// \dataWrite_module|LessThan1~0_combout  = (!\dataWrite_module|pixelRemainder [11] & ((!\dataWrite_module|pixelRemainder [10]) # ((!\dataWrite_module|pixelRemainder [8] & !\dataWrite_module|pixelRemainder [9]))))

	.dataa(!\dataWrite_module|pixelRemainder [11]),
	.datab(!\dataWrite_module|pixelRemainder [10]),
	.datac(!\dataWrite_module|pixelRemainder [8]),
	.datad(!\dataWrite_module|pixelRemainder [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|LessThan1~0 .extended_lut = "off";
defparam \dataWrite_module|LessThan1~0 .lut_mask = 64'hA888A888A888A888;
defparam \dataWrite_module|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Equal1~1 (
// Equation(s):
// \dataWrite_module|Equal1~1_combout  = ( \dataWrite_module|pixelRemainder [6] & ( \dataWrite_module|pixelRemainder [5] ) ) # ( !\dataWrite_module|pixelRemainder [6] & ( \dataWrite_module|pixelRemainder [5] ) ) # ( \dataWrite_module|pixelRemainder [6] & ( 
// !\dataWrite_module|pixelRemainder [5] ) ) # ( !\dataWrite_module|pixelRemainder [6] & ( !\dataWrite_module|pixelRemainder [5] & ( (!\dataWrite_module|pixelRemainder [10]) # ((!\dataWrite_module|pixelRemainder [8]) # ((\dataWrite_module|pixelRemainder [7]) 
// # (\dataWrite_module|pixelRemainder [9]))) ) ) )

	.dataa(!\dataWrite_module|pixelRemainder [10]),
	.datab(!\dataWrite_module|pixelRemainder [8]),
	.datac(!\dataWrite_module|pixelRemainder [9]),
	.datad(!\dataWrite_module|pixelRemainder [7]),
	.datae(!\dataWrite_module|pixelRemainder [6]),
	.dataf(!\dataWrite_module|pixelRemainder [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Equal1~1 .extended_lut = "off";
defparam \dataWrite_module|Equal1~1 .lut_mask = 64'hEFFFFFFFFFFFFFFF;
defparam \dataWrite_module|Equal1~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|pixelRemainder[11]~2 (
// Equation(s):
// \dataWrite_module|pixelRemainder[11]~2_combout  = ( \dataWrite_module|Equal1~1_combout  & ( ((\dataWrite_module|currentState.writeBlank~q  & \dataWrite_module|LessThan1~0_combout )) # (\dataWrite_module|pixelRemainder[11]~1_combout ) ) ) # ( 
// !\dataWrite_module|Equal1~1_combout  & ( ((\dataWrite_module|currentState.writeBlank~q  & ((!\dataWrite_module|Equal1~0_combout ) # (\dataWrite_module|LessThan1~0_combout )))) # (\dataWrite_module|pixelRemainder[11]~1_combout ) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\dataWrite_module|LessThan1~0_combout ),
	.datac(!\dataWrite_module|pixelRemainder[11]~1_combout ),
	.datad(!\dataWrite_module|Equal1~0_combout ),
	.datae(!\dataWrite_module|Equal1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[11]~2 .extended_lut = "off";
defparam \dataWrite_module|pixelRemainder[11]~2 .lut_mask = 64'h5F1F1F1F5F1F1F1F;
defparam \dataWrite_module|pixelRemainder[11]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[0] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[0] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~29 (
// Equation(s):
// \dataWrite_module|Add1~29_sumout  = SUM(( \dataWrite_module|pixelRemainder [1] ) + ( GND ) + ( \dataWrite_module|Add1~34  ))
// \dataWrite_module|Add1~30  = CARRY(( \dataWrite_module|pixelRemainder [1] ) + ( GND ) + ( \dataWrite_module|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~29_sumout ),
	.cout(\dataWrite_module|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~29 .extended_lut = "off";
defparam \dataWrite_module|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~29 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[1] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[1] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~25 (
// Equation(s):
// \dataWrite_module|Add1~25_sumout  = SUM(( \dataWrite_module|pixelRemainder [2] ) + ( GND ) + ( \dataWrite_module|Add1~30  ))
// \dataWrite_module|Add1~26  = CARRY(( \dataWrite_module|pixelRemainder [2] ) + ( GND ) + ( \dataWrite_module|Add1~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~25_sumout ),
	.cout(\dataWrite_module|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~25 .extended_lut = "off";
defparam \dataWrite_module|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~25 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[2] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[2] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~21 (
// Equation(s):
// \dataWrite_module|Add1~21_sumout  = SUM(( \dataWrite_module|pixelRemainder [3] ) + ( GND ) + ( \dataWrite_module|Add1~26  ))
// \dataWrite_module|Add1~22  = CARRY(( \dataWrite_module|pixelRemainder [3] ) + ( GND ) + ( \dataWrite_module|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~21_sumout ),
	.cout(\dataWrite_module|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~21 .extended_lut = "off";
defparam \dataWrite_module|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~21 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[3] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[3] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~17 (
// Equation(s):
// \dataWrite_module|Add1~17_sumout  = SUM(( \dataWrite_module|pixelRemainder [4] ) + ( GND ) + ( \dataWrite_module|Add1~22  ))
// \dataWrite_module|Add1~18  = CARRY(( \dataWrite_module|pixelRemainder [4] ) + ( GND ) + ( \dataWrite_module|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~17_sumout ),
	.cout(\dataWrite_module|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~17 .extended_lut = "off";
defparam \dataWrite_module|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~17 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[4] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[4] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~45 (
// Equation(s):
// \dataWrite_module|Add1~45_sumout  = SUM(( \dataWrite_module|pixelRemainder [5] ) + ( GND ) + ( \dataWrite_module|Add1~18  ))
// \dataWrite_module|Add1~46  = CARRY(( \dataWrite_module|pixelRemainder [5] ) + ( GND ) + ( \dataWrite_module|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~45_sumout ),
	.cout(\dataWrite_module|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~45 .extended_lut = "off";
defparam \dataWrite_module|Add1~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~45 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[5] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[5] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~41 (
// Equation(s):
// \dataWrite_module|Add1~41_sumout  = SUM(( \dataWrite_module|pixelRemainder [6] ) + ( GND ) + ( \dataWrite_module|Add1~46  ))
// \dataWrite_module|Add1~42  = CARRY(( \dataWrite_module|pixelRemainder [6] ) + ( GND ) + ( \dataWrite_module|Add1~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~41_sumout ),
	.cout(\dataWrite_module|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~41 .extended_lut = "off";
defparam \dataWrite_module|Add1~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~41 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[6] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[6] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~37 (
// Equation(s):
// \dataWrite_module|Add1~37_sumout  = SUM(( \dataWrite_module|pixelRemainder [7] ) + ( GND ) + ( \dataWrite_module|Add1~42  ))
// \dataWrite_module|Add1~38  = CARRY(( \dataWrite_module|pixelRemainder [7] ) + ( GND ) + ( \dataWrite_module|Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~37_sumout ),
	.cout(\dataWrite_module|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~37 .extended_lut = "off";
defparam \dataWrite_module|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~37 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[7] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[7] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~9 (
// Equation(s):
// \dataWrite_module|Add1~9_sumout  = SUM(( \dataWrite_module|pixelRemainder [8] ) + ( GND ) + ( \dataWrite_module|Add1~38  ))
// \dataWrite_module|Add1~10  = CARRY(( \dataWrite_module|pixelRemainder [8] ) + ( GND ) + ( \dataWrite_module|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~9_sumout ),
	.cout(\dataWrite_module|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~9 .extended_lut = "off";
defparam \dataWrite_module|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~9 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[8] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[8] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~13 (
// Equation(s):
// \dataWrite_module|Add1~13_sumout  = SUM(( \dataWrite_module|pixelRemainder [9] ) + ( GND ) + ( \dataWrite_module|Add1~10  ))
// \dataWrite_module|Add1~14  = CARRY(( \dataWrite_module|pixelRemainder [9] ) + ( GND ) + ( \dataWrite_module|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~13_sumout ),
	.cout(\dataWrite_module|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~13 .extended_lut = "off";
defparam \dataWrite_module|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~13 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[9] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[9] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~5 (
// Equation(s):
// \dataWrite_module|Add1~5_sumout  = SUM(( \dataWrite_module|pixelRemainder [10] ) + ( GND ) + ( \dataWrite_module|Add1~14  ))
// \dataWrite_module|Add1~6  = CARRY(( \dataWrite_module|pixelRemainder [10] ) + ( GND ) + ( \dataWrite_module|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~5_sumout ),
	.cout(\dataWrite_module|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~5 .extended_lut = "off";
defparam \dataWrite_module|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~5 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[10] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[10] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add1~1 (
// Equation(s):
// \dataWrite_module|Add1~1_sumout  = SUM(( \dataWrite_module|pixelRemainder [11] ) + ( GND ) + ( \dataWrite_module|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|pixelRemainder [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add1~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add1~1 .extended_lut = "off";
defparam \dataWrite_module|Add1~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add1~1 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|pixelRemainder[11] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\dataWrite_module|pixelRemainder[11]~0_combout ),
	.sload(gnd),
	.ena(\dataWrite_module|pixelRemainder[11]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|pixelRemainder [11]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[11] .is_wysiwyg = "true";
defparam \dataWrite_module|pixelRemainder[11] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Equal1~0 (
// Equation(s):
// \dataWrite_module|Equal1~0_combout  = ( \dataWrite_module|pixelRemainder [1] & ( \dataWrite_module|pixelRemainder [0] ) ) # ( !\dataWrite_module|pixelRemainder [1] & ( \dataWrite_module|pixelRemainder [0] ) ) # ( \dataWrite_module|pixelRemainder [1] & ( 
// !\dataWrite_module|pixelRemainder [0] ) ) # ( !\dataWrite_module|pixelRemainder [1] & ( !\dataWrite_module|pixelRemainder [0] & ( (((\dataWrite_module|pixelRemainder [2]) # (\dataWrite_module|pixelRemainder [3])) # (\dataWrite_module|pixelRemainder [4])) 
// # (\dataWrite_module|pixelRemainder [11]) ) ) )

	.dataa(!\dataWrite_module|pixelRemainder [11]),
	.datab(!\dataWrite_module|pixelRemainder [4]),
	.datac(!\dataWrite_module|pixelRemainder [3]),
	.datad(!\dataWrite_module|pixelRemainder [2]),
	.datae(!\dataWrite_module|pixelRemainder [1]),
	.dataf(!\dataWrite_module|pixelRemainder [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Equal1~0 .extended_lut = "off";
defparam \dataWrite_module|Equal1~0 .lut_mask = 64'h7FFFFFFFFFFFFFFF;
defparam \dataWrite_module|Equal1~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|dataLocation[1]~3 (
// Equation(s):
// \dataWrite_module|dataLocation[1]~3_combout  = ( \dataWrite_module|Equal1~0_combout  & ( \dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|pixelRemainder[11]~1_combout  & (((\dataWrite_module|dataLocation [1])))) # 
// (\dataWrite_module|pixelRemainder[11]~1_combout  & (!\dataWrite_module|currentState.writeBlank~q  & (!\dataWrite_module|dataLocation [0] $ (\dataWrite_module|dataLocation [1])))) ) ) ) # ( !\dataWrite_module|Equal1~0_combout  & ( 
// \dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|pixelRemainder[11]~1_combout  & (((\dataWrite_module|dataLocation [1])))) # (\dataWrite_module|pixelRemainder[11]~1_combout  & (!\dataWrite_module|currentState.writeBlank~q  & 
// (!\dataWrite_module|dataLocation [0] $ (\dataWrite_module|dataLocation [1])))) ) ) ) # ( \dataWrite_module|Equal1~0_combout  & ( !\dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|pixelRemainder[11]~1_combout  & (((\dataWrite_module|dataLocation 
// [1])))) # (\dataWrite_module|pixelRemainder[11]~1_combout  & (!\dataWrite_module|currentState.writeBlank~q  & (!\dataWrite_module|dataLocation [0] $ (\dataWrite_module|dataLocation [1])))) ) ) ) # ( !\dataWrite_module|Equal1~0_combout  & ( 
// !\dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (!\dataWrite_module|dataLocation [1] $ (((!\dataWrite_module|pixelRemainder[11]~1_combout ) # (\dataWrite_module|dataLocation [0]))))) ) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\dataWrite_module|dataLocation [0]),
	.datac(!\dataWrite_module|dataLocation [1]),
	.datad(!\dataWrite_module|pixelRemainder[11]~1_combout ),
	.datae(!\dataWrite_module|Equal1~0_combout ),
	.dataf(!\dataWrite_module|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|dataLocation[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|dataLocation[1]~3 .extended_lut = "off";
defparam \dataWrite_module|dataLocation[1]~3 .lut_mask = 64'h0A820F820F820F82;
defparam \dataWrite_module|dataLocation[1]~3 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|dataLocation[1] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|dataLocation[1]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|dataLocation [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|dataLocation[1] .is_wysiwyg = "true";
defparam \dataWrite_module|dataLocation[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|currentState.romWrite~0 (
// Equation(s):
// \dataWrite_module|currentState.romWrite~0_combout  = !\dataWrite_module|nextState.writeBlank~q 

	.dataa(!\dataWrite_module|nextState.writeBlank~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|currentState.romWrite~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|currentState.romWrite~0 .extended_lut = "off";
defparam \dataWrite_module|currentState.romWrite~0 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dataWrite_module|currentState.romWrite~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|currentState.romWrite (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|currentState.romWrite~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|currentState.romWrite~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|currentState.romWrite .is_wysiwyg = "true";
defparam \dataWrite_module|currentState.romWrite .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|pixelRemainder[11]~1 (
// Equation(s):
// \dataWrite_module|pixelRemainder[11]~1_combout  = ( \dataWrite_module|currentState.romWrite~q  & ( (!\dataWrite_module|dataLocation [3]) # (((\dataWrite_module|dataLocation [1]) # (\dataWrite_module|dataLocation [0])) # (\dataWrite_module|dataLocation 
// [2])) ) )

	.dataa(!\dataWrite_module|dataLocation [3]),
	.datab(!\dataWrite_module|dataLocation [2]),
	.datac(!\dataWrite_module|dataLocation [0]),
	.datad(!\dataWrite_module|dataLocation [1]),
	.datae(!\dataWrite_module|currentState.romWrite~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|pixelRemainder[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|pixelRemainder[11]~1 .extended_lut = "off";
defparam \dataWrite_module|pixelRemainder[11]~1 .lut_mask = 64'h0000BFFF0000BFFF;
defparam \dataWrite_module|pixelRemainder[11]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|dataLocation[0]~2 (
// Equation(s):
// \dataWrite_module|dataLocation[0]~2_combout  = ( \dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|dataLocation [0] & (!\dataWrite_module|currentState.writeBlank~q  & \dataWrite_module|pixelRemainder[11]~1_combout )) # 
// (\dataWrite_module|dataLocation [0] & ((!\dataWrite_module|pixelRemainder[11]~1_combout ))) ) ) # ( !\dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (!\dataWrite_module|dataLocation [0] $ 
// ((!\dataWrite_module|pixelRemainder[11]~1_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & (\dataWrite_module|dataLocation [0] & (!\dataWrite_module|pixelRemainder[11]~1_combout  & \dataWrite_module|Equal1~0_combout ))) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\dataWrite_module|dataLocation [0]),
	.datac(!\dataWrite_module|pixelRemainder[11]~1_combout ),
	.datad(!\dataWrite_module|Equal1~0_combout ),
	.datae(!\dataWrite_module|Equal1~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|dataLocation[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|dataLocation[0]~2 .extended_lut = "off";
defparam \dataWrite_module|dataLocation[0]~2 .lut_mask = 64'h2838383828383838;
defparam \dataWrite_module|dataLocation[0]~2 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|dataLocation[0] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|dataLocation[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|dataLocation [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|dataLocation[0] .is_wysiwyg = "true";
defparam \dataWrite_module|dataLocation[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add0~0 (
// Equation(s):
// \dataWrite_module|Add0~0_combout  = !\dataWrite_module|dataLocation [2] $ (((\dataWrite_module|dataLocation [1]) # (\dataWrite_module|dataLocation [0])))

	.dataa(!\dataWrite_module|dataLocation [2]),
	.datab(!\dataWrite_module|dataLocation [0]),
	.datac(!\dataWrite_module|dataLocation [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add0~0 .extended_lut = "off";
defparam \dataWrite_module|Add0~0 .lut_mask = 64'h9595959595959595;
defparam \dataWrite_module|Add0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|dataLocation[2]~1 (
// Equation(s):
// \dataWrite_module|dataLocation[2]~1_combout  = ( \dataWrite_module|Equal1~0_combout  & ( \dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|pixelRemainder[11]~1_combout  & (((\dataWrite_module|dataLocation [2])))) # 
// (\dataWrite_module|pixelRemainder[11]~1_combout  & (!\dataWrite_module|currentState.writeBlank~q  & ((\dataWrite_module|Add0~0_combout )))) ) ) ) # ( !\dataWrite_module|Equal1~0_combout  & ( \dataWrite_module|Equal1~1_combout  & ( 
// (!\dataWrite_module|pixelRemainder[11]~1_combout  & (((\dataWrite_module|dataLocation [2])))) # (\dataWrite_module|pixelRemainder[11]~1_combout  & (!\dataWrite_module|currentState.writeBlank~q  & ((\dataWrite_module|Add0~0_combout )))) ) ) ) # ( 
// \dataWrite_module|Equal1~0_combout  & ( !\dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|pixelRemainder[11]~1_combout  & (((\dataWrite_module|dataLocation [2])))) # (\dataWrite_module|pixelRemainder[11]~1_combout  & 
// (!\dataWrite_module|currentState.writeBlank~q  & ((\dataWrite_module|Add0~0_combout )))) ) ) ) # ( !\dataWrite_module|Equal1~0_combout  & ( !\dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & 
// ((!\dataWrite_module|pixelRemainder[11]~1_combout  & (\dataWrite_module|dataLocation [2])) # (\dataWrite_module|pixelRemainder[11]~1_combout  & ((\dataWrite_module|Add0~0_combout ))))) ) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\dataWrite_module|dataLocation [2]),
	.datac(!\dataWrite_module|Add0~0_combout ),
	.datad(!\dataWrite_module|pixelRemainder[11]~1_combout ),
	.datae(!\dataWrite_module|Equal1~0_combout ),
	.dataf(!\dataWrite_module|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|dataLocation[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|dataLocation[2]~1 .extended_lut = "off";
defparam \dataWrite_module|dataLocation[2]~1 .lut_mask = 64'h220A330A330A330A;
defparam \dataWrite_module|dataLocation[2]~1 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|dataLocation[2] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|dataLocation[2]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|dataLocation [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|dataLocation[2] .is_wysiwyg = "true";
defparam \dataWrite_module|dataLocation[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|LessThan0~1 (
// Equation(s):
// \dataWrite_module|LessThan0~1_combout  = (!\dataWrite_module|dataLocation [2] & (!\dataWrite_module|dataLocation [0] & !\dataWrite_module|dataLocation [1]))

	.dataa(!\dataWrite_module|dataLocation [2]),
	.datab(!\dataWrite_module|dataLocation [0]),
	.datac(!\dataWrite_module|dataLocation [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|LessThan0~1 .extended_lut = "off";
defparam \dataWrite_module|LessThan0~1 .lut_mask = 64'h8080808080808080;
defparam \dataWrite_module|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|dataLocation[3]~0 (
// Equation(s):
// \dataWrite_module|dataLocation[3]~0_combout  = ( \dataWrite_module|Equal1~0_combout  & ( \dataWrite_module|Equal1~1_combout  & ( ((\dataWrite_module|currentState.keyState~q  & (!\dataWrite_module|currentState.writeBlank~q  & 
// \dataWrite_module|LessThan0~1_combout ))) # (\dataWrite_module|dataLocation [3]) ) ) ) # ( !\dataWrite_module|Equal1~0_combout  & ( \dataWrite_module|Equal1~1_combout  & ( ((\dataWrite_module|currentState.keyState~q  & 
// (!\dataWrite_module|currentState.writeBlank~q  & \dataWrite_module|LessThan0~1_combout ))) # (\dataWrite_module|dataLocation [3]) ) ) ) # ( \dataWrite_module|Equal1~0_combout  & ( !\dataWrite_module|Equal1~1_combout  & ( 
// ((\dataWrite_module|currentState.keyState~q  & (!\dataWrite_module|currentState.writeBlank~q  & \dataWrite_module|LessThan0~1_combout ))) # (\dataWrite_module|dataLocation [3]) ) ) ) # ( !\dataWrite_module|Equal1~0_combout  & ( 
// !\dataWrite_module|Equal1~1_combout  & ( (!\dataWrite_module|currentState.keyState~q  & (((\dataWrite_module|dataLocation [3])))) # (\dataWrite_module|currentState.keyState~q  & (!\dataWrite_module|currentState.writeBlank~q  & 
// ((\dataWrite_module|LessThan0~1_combout ) # (\dataWrite_module|dataLocation [3])))) ) ) )

	.dataa(!\dataWrite_module|currentState.keyState~q ),
	.datab(!\dataWrite_module|currentState.writeBlank~q ),
	.datac(!\dataWrite_module|dataLocation [3]),
	.datad(!\dataWrite_module|LessThan0~1_combout ),
	.datae(!\dataWrite_module|Equal1~0_combout ),
	.dataf(!\dataWrite_module|Equal1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|dataLocation[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|dataLocation[3]~0 .extended_lut = "off";
defparam \dataWrite_module|dataLocation[3]~0 .lut_mask = 64'h0E4E0F4F0F4F0F4F;
defparam \dataWrite_module|dataLocation[3]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|dataLocation[3] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|dataLocation[3]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|dataLocation [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|dataLocation[3] .is_wysiwyg = "true";
defparam \dataWrite_module|dataLocation[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|LessThan0~0 (
// Equation(s):
// \dataWrite_module|LessThan0~0_combout  = (\dataWrite_module|dataLocation [3] & (!\dataWrite_module|dataLocation [2] & (!\dataWrite_module|dataLocation [0] & !\dataWrite_module|dataLocation [1])))

	.dataa(!\dataWrite_module|dataLocation [3]),
	.datab(!\dataWrite_module|dataLocation [2]),
	.datac(!\dataWrite_module|dataLocation [0]),
	.datad(!\dataWrite_module|dataLocation [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|LessThan0~0 .extended_lut = "off";
defparam \dataWrite_module|LessThan0~0 .lut_mask = 64'h4000400040004000;
defparam \dataWrite_module|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector58~0 (
// Equation(s):
// \dataWrite_module|Selector58~0_combout  = ( \dataWrite_module|Equal1~1_combout  & ( \key0~input_o  & ( !\dataWrite_module|currentState.writeBlank~q  $ (((!\dataWrite_module|LessThan0~0_combout ) # (!\dataWrite_module|currentState.romWrite~q ))) ) ) ) # ( 
// !\dataWrite_module|Equal1~1_combout  & ( \key0~input_o  & ( (!\dataWrite_module|currentState.writeBlank~q  & (\dataWrite_module|LessThan0~0_combout  & (\dataWrite_module|currentState.romWrite~q ))) # (\dataWrite_module|currentState.writeBlank~q  & 
// (!\dataWrite_module|Equal1~0_combout  $ (((!\dataWrite_module|LessThan0~0_combout ) # (!\dataWrite_module|currentState.romWrite~q ))))) ) ) ) # ( \dataWrite_module|Equal1~1_combout  & ( !\key0~input_o  & ( !\dataWrite_module|currentState.writeBlank~q  $ 
// (!\dataWrite_module|currentState.romWrite~q ) ) ) ) # ( !\dataWrite_module|Equal1~1_combout  & ( !\key0~input_o  & ( !\dataWrite_module|currentState.writeBlank~q  $ (!\dataWrite_module|currentState.romWrite~q ) ) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\dataWrite_module|LessThan0~0_combout ),
	.datac(!\dataWrite_module|currentState.romWrite~q ),
	.datad(!\dataWrite_module|Equal1~0_combout ),
	.datae(!\dataWrite_module|Equal1~1_combout ),
	.dataf(!\key0~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector58~0 .extended_lut = "off";
defparam \dataWrite_module|Selector58~0 .lut_mask = 64'h5A5A5A5A03565656;
defparam \dataWrite_module|Selector58~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|alphabetCount[0]~1 (
// Equation(s):
// \dataWrite_module|alphabetCount[0]~1_combout  = !\dataWrite_module|alphabetCount [0]

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|alphabetCount[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[0]~1 .extended_lut = "off";
defparam \dataWrite_module|alphabetCount[0]~1 .lut_mask = 64'hAAAAAAAAAAAAAAAA;
defparam \dataWrite_module|alphabetCount[0]~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|alphabetCount[0]~0 (
// Equation(s):
// \dataWrite_module|alphabetCount[0]~0_combout  = (\dataWrite_module|currentState.keyState~q  & !\key0~input_o )

	.dataa(!\dataWrite_module|currentState.keyState~q ),
	.datab(!\key0~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|alphabetCount[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[0]~0 .extended_lut = "off";
defparam \dataWrite_module|alphabetCount[0]~0 .lut_mask = 64'h4444444444444444;
defparam \dataWrite_module|alphabetCount[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|alphabetCount[0] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|alphabetCount[0]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite_module|alphabetCount[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|alphabetCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[0] .is_wysiwyg = "true";
defparam \dataWrite_module|alphabetCount[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~4 (
// Equation(s):
// \dataWrite_module|Add3~4_combout  = !\dataWrite_module|alphabetCount [0] $ (!\dataWrite_module|alphabetCount [1])

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~4 .extended_lut = "off";
defparam \dataWrite_module|Add3~4 .lut_mask = 64'h6666666666666666;
defparam \dataWrite_module|Add3~4 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|alphabetCount[1] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add3~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite_module|alphabetCount[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|alphabetCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[1] .is_wysiwyg = "true";
defparam \dataWrite_module|alphabetCount[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~1 (
// Equation(s):
// \dataWrite_module|Add3~1_combout  = !\dataWrite_module|alphabetCount [2] $ (((!\dataWrite_module|alphabetCount [0]) # (!\dataWrite_module|alphabetCount [1])))

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~1 .extended_lut = "off";
defparam \dataWrite_module|Add3~1 .lut_mask = 64'h1E1E1E1E1E1E1E1E;
defparam \dataWrite_module|Add3~1 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|alphabetCount[2] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite_module|alphabetCount[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|alphabetCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[2] .is_wysiwyg = "true";
defparam \dataWrite_module|alphabetCount[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~9 (
// Equation(s):
// \dataWrite_module|Add4~9_sumout  = SUM(( !\dataWrite_module|alphabetCount [2] $ (((!\dataWrite_module|alphabetCount [0]) # (!\dataWrite_module|alphabetCount [1]))) ) + ( !\dataWrite_module|alphabetCount [0] ) + ( !VCC ))
// \dataWrite_module|Add4~10  = CARRY(( !\dataWrite_module|alphabetCount [2] $ (((!\dataWrite_module|alphabetCount [0]) # (!\dataWrite_module|alphabetCount [1]))) ) + ( !\dataWrite_module|alphabetCount [0] ) + ( !VCC ))

	.dataa(!\dataWrite_module|alphabetCount [2]),
	.datab(!\dataWrite_module|alphabetCount [0]),
	.datac(!\dataWrite_module|alphabetCount [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~9_sumout ),
	.cout(\dataWrite_module|Add4~10 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~9 .extended_lut = "off";
defparam \dataWrite_module|Add4~9 .lut_mask = 64'h0000333300005656;
defparam \dataWrite_module|Add4~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~25 (
// Equation(s):
// \dataWrite_module|Add5~25_sumout  = SUM(( \dataWrite_module|romAddressReg [0] ) + ( VCC ) + ( !VCC ))
// \dataWrite_module|Add5~26  = CARRY(( \dataWrite_module|romAddressReg [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~25_sumout ),
	.cout(\dataWrite_module|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~25 .extended_lut = "off";
defparam \dataWrite_module|Add5~25 .lut_mask = 64'h00000000000000FF;
defparam \dataWrite_module|Add5~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector56~0 (
// Equation(s):
// \dataWrite_module|Selector56~0_combout  = (!\dataWrite_module|currentState.writeBlank~q  & (((!\dataWrite_module|alphabetCount [0])))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & (!\dataWrite_module|alphabetCount [0])) # 
// (\key0~input_o  & ((\dataWrite_module|Add5~25_sumout )))))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|alphabetCount [0]),
	.datad(!\dataWrite_module|Add5~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector56~0 .extended_lut = "off";
defparam \dataWrite_module|Selector56~0 .lut_mask = 64'hE0F1E0F1E0F1E0F1;
defparam \dataWrite_module|Selector56~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~1 (
// Equation(s):
// \dataWrite_module|Add5~1_sumout  = SUM(( \dataWrite_module|romAddressReg [4] ) + ( GND ) + ( \dataWrite_module|Add5~14  ))
// \dataWrite_module|Add5~2  = CARRY(( \dataWrite_module|romAddressReg [4] ) + ( GND ) + ( \dataWrite_module|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~1_sumout ),
	.cout(\dataWrite_module|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~1 .extended_lut = "off";
defparam \dataWrite_module|Add5~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~5 (
// Equation(s):
// \dataWrite_module|Add5~5_sumout  = SUM(( \dataWrite_module|romAddressReg [5] ) + ( GND ) + ( \dataWrite_module|Add5~2  ))
// \dataWrite_module|Add5~6  = CARRY(( \dataWrite_module|romAddressReg [5] ) + ( GND ) + ( \dataWrite_module|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~5_sumout ),
	.cout(\dataWrite_module|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~5 .extended_lut = "off";
defparam \dataWrite_module|Add5~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~3 (
// Equation(s):
// \dataWrite_module|Add3~3_combout  = (\dataWrite_module|alphabetCount [0] & (\dataWrite_module|alphabetCount [1] & \dataWrite_module|alphabetCount [2]))

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~3 .extended_lut = "off";
defparam \dataWrite_module|Add3~3 .lut_mask = 64'h0101010101010101;
defparam \dataWrite_module|Add3~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~5 (
// Equation(s):
// \dataWrite_module|Add3~5_combout  = !\dataWrite_module|alphabetCount [3] $ (!\dataWrite_module|Add3~3_combout )

	.dataa(!\dataWrite_module|alphabetCount [3]),
	.datab(!\dataWrite_module|Add3~3_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~5 .extended_lut = "off";
defparam \dataWrite_module|Add3~5 .lut_mask = 64'h6666666666666666;
defparam \dataWrite_module|Add3~5 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|alphabetCount[3] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add3~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite_module|alphabetCount[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|alphabetCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[3] .is_wysiwyg = "true";
defparam \dataWrite_module|alphabetCount[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~6 (
// Equation(s):
// \dataWrite_module|Add3~6_combout  = !\dataWrite_module|alphabetCount [4] $ (((!\dataWrite_module|alphabetCount [3]) # (!\dataWrite_module|Add3~3_combout )))

	.dataa(!\dataWrite_module|alphabetCount [3]),
	.datab(!\dataWrite_module|alphabetCount [4]),
	.datac(!\dataWrite_module|Add3~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~6 .extended_lut = "off";
defparam \dataWrite_module|Add3~6 .lut_mask = 64'h3636363636363636;
defparam \dataWrite_module|Add3~6 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|alphabetCount[4] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add3~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite_module|alphabetCount[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|alphabetCount [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[4] .is_wysiwyg = "true";
defparam \dataWrite_module|alphabetCount[4] .power_up = "low";
// synopsys translate_on

dffeas \dataWrite_module|alphabetCount[5] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Add3~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataWrite_module|alphabetCount[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|alphabetCount [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|alphabetCount[5] .is_wysiwyg = "true";
defparam \dataWrite_module|alphabetCount[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~2 (
// Equation(s):
// \dataWrite_module|Add3~2_combout  = ( \dataWrite_module|alphabetCount [4] & ( \dataWrite_module|alphabetCount [5] & ( (!\dataWrite_module|alphabetCount [0]) # ((!\dataWrite_module|alphabetCount [1]) # ((!\dataWrite_module|alphabetCount [2]) # 
// (!\dataWrite_module|alphabetCount [3]))) ) ) ) # ( !\dataWrite_module|alphabetCount [4] & ( \dataWrite_module|alphabetCount [5] ) ) # ( \dataWrite_module|alphabetCount [4] & ( !\dataWrite_module|alphabetCount [5] & ( (\dataWrite_module|alphabetCount [0] & 
// (\dataWrite_module|alphabetCount [1] & (\dataWrite_module|alphabetCount [2] & \dataWrite_module|alphabetCount [3]))) ) ) )

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(!\dataWrite_module|alphabetCount [4]),
	.dataf(!\dataWrite_module|alphabetCount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~2 .extended_lut = "off";
defparam \dataWrite_module|Add3~2 .lut_mask = 64'h00000001FFFFFFFE;
defparam \dataWrite_module|Add3~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add2~1 (
// Equation(s):
// \dataWrite_module|Add2~1_combout  = ( \dataWrite_module|alphabetCount [4] & ( (!\dataWrite_module|alphabetCount [2] & ((!\dataWrite_module|alphabetCount [0] & (!\dataWrite_module|alphabetCount [1] & \dataWrite_module|alphabetCount [3])) # 
// (\dataWrite_module|alphabetCount [0] & (\dataWrite_module|alphabetCount [1] & !\dataWrite_module|alphabetCount [3])))) # (\dataWrite_module|alphabetCount [2] & (((!\dataWrite_module|alphabetCount [3])))) ) ) # ( !\dataWrite_module|alphabetCount [4] & ( 
// (!\dataWrite_module|alphabetCount [2] & ((\dataWrite_module|alphabetCount [3]))) # (\dataWrite_module|alphabetCount [2] & (\dataWrite_module|alphabetCount [1] & !\dataWrite_module|alphabetCount [3])) ) )

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(!\dataWrite_module|alphabetCount [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add2~1 .extended_lut = "off";
defparam \dataWrite_module|Add2~1 .lut_mask = 64'h03F01F8003F01F80;
defparam \dataWrite_module|Add2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector51~0 (
// Equation(s):
// \dataWrite_module|Selector51~0_combout  = ( \dataWrite_module|Add2~1_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (((!\dataWrite_module|Add3~2_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & 
// ((!\dataWrite_module|Add3~2_combout ))) # (\key0~input_o  & (\dataWrite_module|Add5~5_sumout )))) ) ) # ( !\dataWrite_module|Add2~1_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add3~2_combout )))) # 
// (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & ((\dataWrite_module|Add3~2_combout ))) # (\key0~input_o  & (\dataWrite_module|Add5~5_sumout )))) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add5~5_sumout ),
	.datad(!\dataWrite_module|Add3~2_combout ),
	.datae(!\dataWrite_module|Add2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector51~0 .extended_lut = "off";
defparam \dataWrite_module|Selector51~0 .lut_mask = 64'h01EFEF0101EFEF01;
defparam \dataWrite_module|Selector51~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[5] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector51~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[5] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[5] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~33 (
// Equation(s):
// \dataWrite_module|Add5~33_sumout  = SUM(( \dataWrite_module|romAddressReg [6] ) + ( GND ) + ( \dataWrite_module|Add5~6  ))
// \dataWrite_module|Add5~34  = CARRY(( \dataWrite_module|romAddressReg [6] ) + ( GND ) + ( \dataWrite_module|Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~33_sumout ),
	.cout(\dataWrite_module|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~33 .extended_lut = "off";
defparam \dataWrite_module|Add5~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~33 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add2~3 (
// Equation(s):
// \dataWrite_module|Add2~3_combout  = ( \dataWrite_module|alphabetCount [4] & ( \dataWrite_module|alphabetCount [5] & ( (!\dataWrite_module|alphabetCount [2] & (!\dataWrite_module|alphabetCount [3] & ((!\dataWrite_module|alphabetCount [0]) # 
// (!\dataWrite_module|alphabetCount [1])))) ) ) ) # ( !\dataWrite_module|alphabetCount [4] & ( \dataWrite_module|alphabetCount [5] & ( ((\dataWrite_module|alphabetCount [1] & \dataWrite_module|alphabetCount [2])) # (\dataWrite_module|alphabetCount [3]) ) ) 
// ) # ( \dataWrite_module|alphabetCount [4] & ( !\dataWrite_module|alphabetCount [5] & ( (!\dataWrite_module|alphabetCount [3]) # ((!\dataWrite_module|alphabetCount [0] & (!\dataWrite_module|alphabetCount [1] & !\dataWrite_module|alphabetCount [2]))) ) ) ) 
// # ( !\dataWrite_module|alphabetCount [4] & ( !\dataWrite_module|alphabetCount [5] & ( (\dataWrite_module|alphabetCount [2] & \dataWrite_module|alphabetCount [3]) ) ) )

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(!\dataWrite_module|alphabetCount [4]),
	.dataf(!\dataWrite_module|alphabetCount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add2~3 .extended_lut = "off";
defparam \dataWrite_module|Add2~3 .lut_mask = 64'h000FFF8003FFE000;
defparam \dataWrite_module|Add2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector50~0 (
// Equation(s):
// \dataWrite_module|Selector50~0_combout  = (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add2~3_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & ((\dataWrite_module|Add2~3_combout ))) # 
// (\key0~input_o  & (\dataWrite_module|Add5~33_sumout ))))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add5~33_sumout ),
	.datad(!\dataWrite_module|Add2~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector50~0 .extended_lut = "off";
defparam \dataWrite_module|Selector50~0 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \dataWrite_module|Selector50~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[6] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector50~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[6] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[6] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add3~0 (
// Equation(s):
// \dataWrite_module|Add3~0_combout  = (\dataWrite_module|alphabetCount [0] & \dataWrite_module|alphabetCount [1])

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add3~0 .extended_lut = "off";
defparam \dataWrite_module|Add3~0 .lut_mask = 64'h1111111111111111;
defparam \dataWrite_module|Add3~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~13 (
// Equation(s):
// \dataWrite_module|Add4~13_sumout  = SUM(( !\dataWrite_module|alphabetCount [3] $ (((!\dataWrite_module|alphabetCount [2]) # ((!\dataWrite_module|alphabetCount [0]) # (!\dataWrite_module|alphabetCount [1])))) ) + ( !\dataWrite_module|alphabetCount [0] $ 
// (!\dataWrite_module|alphabetCount [1]) ) + ( \dataWrite_module|Add4~10  ))
// \dataWrite_module|Add4~14  = CARRY(( !\dataWrite_module|alphabetCount [3] $ (((!\dataWrite_module|alphabetCount [2]) # ((!\dataWrite_module|alphabetCount [0]) # (!\dataWrite_module|alphabetCount [1])))) ) + ( !\dataWrite_module|alphabetCount [0] $ 
// (!\dataWrite_module|alphabetCount [1]) ) + ( \dataWrite_module|Add4~10  ))

	.dataa(!\dataWrite_module|alphabetCount [2]),
	.datab(!\dataWrite_module|alphabetCount [0]),
	.datac(!\dataWrite_module|alphabetCount [1]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~13_sumout ),
	.cout(\dataWrite_module|Add4~14 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~13 .extended_lut = "off";
defparam \dataWrite_module|Add4~13 .lut_mask = 64'h0000C3C3000001FE;
defparam \dataWrite_module|Add4~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~1 (
// Equation(s):
// \dataWrite_module|Add4~1_sumout  = SUM(( !\dataWrite_module|alphabetCount [4] $ (((!\dataWrite_module|alphabetCount [3]) # ((!\dataWrite_module|alphabetCount [2]) # (!\dataWrite_module|Add3~0_combout )))) ) + ( \dataWrite_module|Add3~1_combout  ) + ( 
// \dataWrite_module|Add4~14  ))
// \dataWrite_module|Add4~2  = CARRY(( !\dataWrite_module|alphabetCount [4] $ (((!\dataWrite_module|alphabetCount [3]) # ((!\dataWrite_module|alphabetCount [2]) # (!\dataWrite_module|Add3~0_combout )))) ) + ( \dataWrite_module|Add3~1_combout  ) + ( 
// \dataWrite_module|Add4~14  ))

	.dataa(!\dataWrite_module|alphabetCount [4]),
	.datab(!\dataWrite_module|alphabetCount [3]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|Add3~0_combout ),
	.datae(gnd),
	.dataf(!\dataWrite_module|Add3~1_combout ),
	.datag(gnd),
	.cin(\dataWrite_module|Add4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~1_sumout ),
	.cout(\dataWrite_module|Add4~2 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~1 .extended_lut = "off";
defparam \dataWrite_module|Add4~1 .lut_mask = 64'h0000FF0000005556;
defparam \dataWrite_module|Add4~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~5 (
// Equation(s):
// \dataWrite_module|Add4~5_sumout  = SUM(( !\dataWrite_module|alphabetCount [5] $ (((!\dataWrite_module|alphabetCount [4]) # ((!\dataWrite_module|alphabetCount [3]) # (!\dataWrite_module|Add3~3_combout )))) ) + ( !\dataWrite_module|alphabetCount [3] $ 
// (!\dataWrite_module|Add3~3_combout ) ) + ( \dataWrite_module|Add4~2  ))
// \dataWrite_module|Add4~6  = CARRY(( !\dataWrite_module|alphabetCount [5] $ (((!\dataWrite_module|alphabetCount [4]) # ((!\dataWrite_module|alphabetCount [3]) # (!\dataWrite_module|Add3~3_combout )))) ) + ( !\dataWrite_module|alphabetCount [3] $ 
// (!\dataWrite_module|Add3~3_combout ) ) + ( \dataWrite_module|Add4~2  ))

	.dataa(!\dataWrite_module|alphabetCount [4]),
	.datab(!\dataWrite_module|alphabetCount [3]),
	.datac(!\dataWrite_module|Add3~3_combout ),
	.datad(!\dataWrite_module|alphabetCount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add4~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~5_sumout ),
	.cout(\dataWrite_module|Add4~6 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~5 .extended_lut = "off";
defparam \dataWrite_module|Add4~5 .lut_mask = 64'h0000C3C3000001FE;
defparam \dataWrite_module|Add4~5 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~17 (
// Equation(s):
// \dataWrite_module|Add4~17_sumout  = SUM(( (\dataWrite_module|alphabetCount [3] & (\dataWrite_module|alphabetCount [4] & (\dataWrite_module|Add3~3_combout  & \dataWrite_module|alphabetCount [5]))) ) + ( !\dataWrite_module|alphabetCount [4] $ 
// (((!\dataWrite_module|alphabetCount [3]) # (!\dataWrite_module|Add3~3_combout ))) ) + ( \dataWrite_module|Add4~6  ))
// \dataWrite_module|Add4~18  = CARRY(( (\dataWrite_module|alphabetCount [3] & (\dataWrite_module|alphabetCount [4] & (\dataWrite_module|Add3~3_combout  & \dataWrite_module|alphabetCount [5]))) ) + ( !\dataWrite_module|alphabetCount [4] $ 
// (((!\dataWrite_module|alphabetCount [3]) # (!\dataWrite_module|Add3~3_combout ))) ) + ( \dataWrite_module|Add4~6  ))

	.dataa(!\dataWrite_module|alphabetCount [3]),
	.datab(!\dataWrite_module|alphabetCount [4]),
	.datac(!\dataWrite_module|Add3~3_combout ),
	.datad(!\dataWrite_module|alphabetCount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~17_sumout ),
	.cout(\dataWrite_module|Add4~18 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~17 .extended_lut = "off";
defparam \dataWrite_module|Add4~17 .lut_mask = 64'h0000C9C900000001;
defparam \dataWrite_module|Add4~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~37 (
// Equation(s):
// \dataWrite_module|Add5~37_sumout  = SUM(( \dataWrite_module|romAddressReg [7] ) + ( GND ) + ( \dataWrite_module|Add5~34  ))
// \dataWrite_module|Add5~38  = CARRY(( \dataWrite_module|romAddressReg [7] ) + ( GND ) + ( \dataWrite_module|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~37_sumout ),
	.cout(\dataWrite_module|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~37 .extended_lut = "off";
defparam \dataWrite_module|Add5~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~37 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add2~4 (
// Equation(s):
// \dataWrite_module|Add2~4_combout  = ( \dataWrite_module|alphabetCount [4] & ( \dataWrite_module|alphabetCount [5] & ( (!\dataWrite_module|alphabetCount [2] & (((\dataWrite_module|alphabetCount [0] & \dataWrite_module|alphabetCount [1])) # 
// (\dataWrite_module|alphabetCount [3]))) # (\dataWrite_module|alphabetCount [2] & ((!\dataWrite_module|alphabetCount [0]) # ((!\dataWrite_module|alphabetCount [1]) # (!\dataWrite_module|alphabetCount [3])))) ) ) ) # ( \dataWrite_module|alphabetCount [4] & 
// ( !\dataWrite_module|alphabetCount [5] & ( (\dataWrite_module|alphabetCount [3] & ((!\dataWrite_module|alphabetCount [0] & ((\dataWrite_module|alphabetCount [2]) # (\dataWrite_module|alphabetCount [1]))) # (\dataWrite_module|alphabetCount [0] & 
// ((!\dataWrite_module|alphabetCount [1]) # (!\dataWrite_module|alphabetCount [2]))))) ) ) )

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(!\dataWrite_module|alphabetCount [4]),
	.dataf(!\dataWrite_module|alphabetCount [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add2~4 .extended_lut = "off";
defparam \dataWrite_module|Add2~4 .lut_mask = 64'h0000007E00001FFE;
defparam \dataWrite_module|Add2~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector49~0 (
// Equation(s):
// \dataWrite_module|Selector49~0_combout  = ( \dataWrite_module|Add2~4_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (((!\dataWrite_module|Add3~2_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & 
// (!\dataWrite_module|Add3~2_combout )) # (\key0~input_o  & ((\dataWrite_module|Add5~37_sumout ))))) ) ) # ( !\dataWrite_module|Add2~4_combout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add3~2_combout )))) # 
// (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & (\dataWrite_module|Add3~2_combout )) # (\key0~input_o  & ((\dataWrite_module|Add5~37_sumout ))))) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add3~2_combout ),
	.datad(!\dataWrite_module|Add5~37_sumout ),
	.datae(!\dataWrite_module|Add2~4_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector49~0 .extended_lut = "off";
defparam \dataWrite_module|Selector49~0 .lut_mask = 64'h0E1FE0F10E1FE0F1;
defparam \dataWrite_module|Selector49~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[7] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector49~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[7] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[7] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~21 (
// Equation(s):
// \dataWrite_module|Add4~21_sumout  = SUM(( !\dataWrite_module|alphabetCount [5] $ (((!\dataWrite_module|alphabetCount [3]) # ((!\dataWrite_module|alphabetCount [4]) # (!\dataWrite_module|Add3~3_combout )))) ) + ( GND ) + ( \dataWrite_module|Add4~18  ))
// \dataWrite_module|Add4~22  = CARRY(( !\dataWrite_module|alphabetCount [5] $ (((!\dataWrite_module|alphabetCount [3]) # ((!\dataWrite_module|alphabetCount [4]) # (!\dataWrite_module|Add3~3_combout )))) ) + ( GND ) + ( \dataWrite_module|Add4~18  ))

	.dataa(!\dataWrite_module|alphabetCount [3]),
	.datab(!\dataWrite_module|alphabetCount [4]),
	.datac(!\dataWrite_module|Add3~3_combout ),
	.datad(!\dataWrite_module|alphabetCount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~21_sumout ),
	.cout(\dataWrite_module|Add4~22 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~21 .extended_lut = "off";
defparam \dataWrite_module|Add4~21 .lut_mask = 64'h0000FFFF000001FE;
defparam \dataWrite_module|Add4~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~41 (
// Equation(s):
// \dataWrite_module|Add5~41_sumout  = SUM(( \dataWrite_module|romAddressReg [8] ) + ( GND ) + ( \dataWrite_module|Add5~38  ))
// \dataWrite_module|Add5~42  = CARRY(( \dataWrite_module|romAddressReg [8] ) + ( GND ) + ( \dataWrite_module|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~41_sumout ),
	.cout(\dataWrite_module|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~41 .extended_lut = "off";
defparam \dataWrite_module|Add5~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~41 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector48~0 (
// Equation(s):
// \dataWrite_module|Selector48~0_combout  = ( \dataWrite_module|Add5~41_sumout  & ( (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add3~2_combout  & \dataWrite_module|Add2~4_combout )))) # (\dataWrite_module|currentState.writeBlank~q  
// & (((\dataWrite_module|Add3~2_combout  & \dataWrite_module|Add2~4_combout )) # (\key0~input_o ))) ) ) # ( !\dataWrite_module|Add5~41_sumout  & ( (\dataWrite_module|Add3~2_combout  & (\dataWrite_module|Add2~4_combout  & 
// ((!\dataWrite_module|currentState.writeBlank~q ) # (!\key0~input_o )))) ) )

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add3~2_combout ),
	.datad(!\dataWrite_module|Add2~4_combout ),
	.datae(!\dataWrite_module|Add5~41_sumout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector48~0 .extended_lut = "off";
defparam \dataWrite_module|Selector48~0 .lut_mask = 64'h000E111F000E111F;
defparam \dataWrite_module|Selector48~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[8] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector48~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[8] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[8] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add4~25 (
// Equation(s):
// \dataWrite_module|Add4~25_sumout  = SUM(( (\dataWrite_module|alphabetCount [4] & (\dataWrite_module|alphabetCount [3] & (\dataWrite_module|Add3~3_combout  & \dataWrite_module|alphabetCount [5]))) ) + ( GND ) + ( \dataWrite_module|Add4~22  ))

	.dataa(!\dataWrite_module|alphabetCount [4]),
	.datab(!\dataWrite_module|alphabetCount [3]),
	.datac(!\dataWrite_module|Add3~3_combout ),
	.datad(!\dataWrite_module|alphabetCount [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add4~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add4~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add4~25 .extended_lut = "off";
defparam \dataWrite_module|Add4~25 .lut_mask = 64'h0000FFFF00000001;
defparam \dataWrite_module|Add4~25 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Equal2~3 (
// Equation(s):
// \dataWrite_module|Equal2~3_combout  = ( \dataWrite_module|romAddressReg [8] & ( \dataWrite_module|Add4~25_sumout  & ( (!\dataWrite_module|romAddressReg [6] & (!\dataWrite_module|Add4~17_sumout  & (!\dataWrite_module|romAddressReg [7] $ 
// (\dataWrite_module|Add4~21_sumout )))) # (\dataWrite_module|romAddressReg [6] & (\dataWrite_module|Add4~17_sumout  & (!\dataWrite_module|romAddressReg [7] $ (\dataWrite_module|Add4~21_sumout )))) ) ) ) # ( !\dataWrite_module|romAddressReg [8] & ( 
// !\dataWrite_module|Add4~25_sumout  & ( (!\dataWrite_module|romAddressReg [6] & (!\dataWrite_module|Add4~17_sumout  & (!\dataWrite_module|romAddressReg [7] $ (\dataWrite_module|Add4~21_sumout )))) # (\dataWrite_module|romAddressReg [6] & 
// (\dataWrite_module|Add4~17_sumout  & (!\dataWrite_module|romAddressReg [7] $ (\dataWrite_module|Add4~21_sumout )))) ) ) )

	.dataa(!\dataWrite_module|romAddressReg [6]),
	.datab(!\dataWrite_module|Add4~17_sumout ),
	.datac(!\dataWrite_module|romAddressReg [7]),
	.datad(!\dataWrite_module|Add4~21_sumout ),
	.datae(!\dataWrite_module|romAddressReg [8]),
	.dataf(!\dataWrite_module|Add4~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Equal2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Equal2~3 .extended_lut = "off";
defparam \dataWrite_module|Equal2~3 .lut_mask = 64'h9009000000009009;
defparam \dataWrite_module|Equal2~3 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|romAddressReg[10]~0 (
// Equation(s):
// \dataWrite_module|romAddressReg[10]~0_combout  = ( !\key0~input_o  & ( (((!\dataWrite_module|currentState.romWrite~q  & ((!\dataWrite_module|currentState.writeBlank~q ))))) ) ) # ( \key0~input_o  & ( (((!\dataWrite_module|currentState.writeBlank~q ) # 
// ((\dataWrite_module|Equal2~2_combout  & \dataWrite_module|Equal2~3_combout ))) # (\dataWrite_module|Equal1~0_combout )) # (\dataWrite_module|Equal1~1_combout ) ) )

	.dataa(!\dataWrite_module|Equal1~1_combout ),
	.datab(!\dataWrite_module|Equal1~0_combout ),
	.datac(!\dataWrite_module|Equal2~2_combout ),
	.datad(!\dataWrite_module|Equal2~3_combout ),
	.datae(!\key0~input_o ),
	.dataf(!\dataWrite_module|currentState.writeBlank~q ),
	.datag(!\dataWrite_module|currentState.romWrite~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|romAddressReg[10]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[10]~0 .extended_lut = "on";
defparam \dataWrite_module|romAddressReg[10]~0 .lut_mask = 64'hF0F0FFFF0000777F;
defparam \dataWrite_module|romAddressReg[10]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[0] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector56~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[0] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[0] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~29 (
// Equation(s):
// \dataWrite_module|Add5~29_sumout  = SUM(( \dataWrite_module|romAddressReg [1] ) + ( GND ) + ( \dataWrite_module|Add5~26  ))
// \dataWrite_module|Add5~30  = CARRY(( \dataWrite_module|romAddressReg [1] ) + ( GND ) + ( \dataWrite_module|Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~29_sumout ),
	.cout(\dataWrite_module|Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~29 .extended_lut = "off";
defparam \dataWrite_module|Add5~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~29 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector55~0 (
// Equation(s):
// \dataWrite_module|Selector55~0_combout  = (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add3~4_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & (\dataWrite_module|Add3~4_combout )) # (\key0~input_o 
//  & ((\dataWrite_module|Add5~29_sumout )))))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add3~4_combout ),
	.datad(!\dataWrite_module|Add5~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector55~0 .extended_lut = "off";
defparam \dataWrite_module|Selector55~0 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \dataWrite_module|Selector55~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[1] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector55~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[1] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[1] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~9 (
// Equation(s):
// \dataWrite_module|Add5~9_sumout  = SUM(( \dataWrite_module|romAddressReg [2] ) + ( GND ) + ( \dataWrite_module|Add5~30  ))
// \dataWrite_module|Add5~10  = CARRY(( \dataWrite_module|romAddressReg [2] ) + ( GND ) + ( \dataWrite_module|Add5~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~9_sumout ),
	.cout(\dataWrite_module|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~9 .extended_lut = "off";
defparam \dataWrite_module|Add5~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~9 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector54~0 (
// Equation(s):
// \dataWrite_module|Selector54~0_combout  = (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add4~9_sumout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & (\dataWrite_module|Add4~9_sumout )) # (\key0~input_o  
// & ((\dataWrite_module|Add5~9_sumout )))))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add4~9_sumout ),
	.datad(!\dataWrite_module|Add5~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector54~0 .extended_lut = "off";
defparam \dataWrite_module|Selector54~0 .lut_mask = 64'h0E1F0E1F0E1F0E1F;
defparam \dataWrite_module|Selector54~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[2] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector54~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[2] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[2] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~13 (
// Equation(s):
// \dataWrite_module|Add5~13_sumout  = SUM(( \dataWrite_module|romAddressReg [3] ) + ( GND ) + ( \dataWrite_module|Add5~10  ))
// \dataWrite_module|Add5~14  = CARRY(( \dataWrite_module|romAddressReg [3] ) + ( GND ) + ( \dataWrite_module|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~13_sumout ),
	.cout(\dataWrite_module|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~13 .extended_lut = "off";
defparam \dataWrite_module|Add5~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~13 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add2~2 (
// Equation(s):
// \dataWrite_module|Add2~2_combout  = !\dataWrite_module|alphabetCount [3] $ (((!\dataWrite_module|alphabetCount [0] & (!\dataWrite_module|alphabetCount [1] $ (\dataWrite_module|alphabetCount [2]))) # (\dataWrite_module|alphabetCount [0] & 
// (\dataWrite_module|alphabetCount [1] & !\dataWrite_module|alphabetCount [2]))))

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add2~2 .extended_lut = "off";
defparam \dataWrite_module|Add2~2 .lut_mask = 64'h6D926D926D926D92;
defparam \dataWrite_module|Add2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector53~0 (
// Equation(s):
// \dataWrite_module|Selector53~0_combout  = (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add2~2_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & ((\dataWrite_module|Add2~2_combout ))) # 
// (\key0~input_o  & (\dataWrite_module|Add5~13_sumout ))))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add5~13_sumout ),
	.datad(!\dataWrite_module|Add2~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector53~0 .extended_lut = "off";
defparam \dataWrite_module|Selector53~0 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \dataWrite_module|Selector53~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[3] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector53~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[3] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[3] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add2~0 (
// Equation(s):
// \dataWrite_module|Add2~0_combout  = ( \dataWrite_module|alphabetCount [4] & ( (!\dataWrite_module|alphabetCount [1] & ((!\dataWrite_module|alphabetCount [2] & ((!\dataWrite_module|alphabetCount [0]) # (!\dataWrite_module|alphabetCount [3]))) # 
// (\dataWrite_module|alphabetCount [2] & ((\dataWrite_module|alphabetCount [3]))))) # (\dataWrite_module|alphabetCount [1] & ((!\dataWrite_module|alphabetCount [0] & ((!\dataWrite_module|alphabetCount [3]) # (\dataWrite_module|alphabetCount [2]))) # 
// (\dataWrite_module|alphabetCount [0] & (\dataWrite_module|alphabetCount [2] & !\dataWrite_module|alphabetCount [3])))) ) ) # ( !\dataWrite_module|alphabetCount [4] & ( (!\dataWrite_module|alphabetCount [1] & ((!\dataWrite_module|alphabetCount [2] & 
// (\dataWrite_module|alphabetCount [0] & \dataWrite_module|alphabetCount [3])) # (\dataWrite_module|alphabetCount [2] & ((!\dataWrite_module|alphabetCount [3]))))) # (\dataWrite_module|alphabetCount [1] & ((!\dataWrite_module|alphabetCount [0] & 
// (!\dataWrite_module|alphabetCount [2] & \dataWrite_module|alphabetCount [3])) # (\dataWrite_module|alphabetCount [0] & ((!\dataWrite_module|alphabetCount [2]) # (\dataWrite_module|alphabetCount [3]))))) ) )

	.dataa(!\dataWrite_module|alphabetCount [0]),
	.datab(!\dataWrite_module|alphabetCount [1]),
	.datac(!\dataWrite_module|alphabetCount [2]),
	.datad(!\dataWrite_module|alphabetCount [3]),
	.datae(!\dataWrite_module|alphabetCount [4]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add2~0 .extended_lut = "off";
defparam \dataWrite_module|Add2~0 .lut_mask = 64'h1C71E38E1C71E38E;
defparam \dataWrite_module|Add2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector52~0 (
// Equation(s):
// \dataWrite_module|Selector52~0_combout  = (!\dataWrite_module|currentState.writeBlank~q  & (((\dataWrite_module|Add2~0_combout )))) # (\dataWrite_module|currentState.writeBlank~q  & ((!\key0~input_o  & ((\dataWrite_module|Add2~0_combout ))) # 
// (\key0~input_o  & (\dataWrite_module|Add5~1_sumout ))))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add5~1_sumout ),
	.datad(!\dataWrite_module|Add2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector52~0 .extended_lut = "off";
defparam \dataWrite_module|Selector52~0 .lut_mask = 64'h01EF01EF01EF01EF;
defparam \dataWrite_module|Selector52~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[4] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector52~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[4] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[4] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~21 (
// Equation(s):
// \dataWrite_module|Add5~21_sumout  = SUM(( \dataWrite_module|romAddressReg [9] ) + ( GND ) + ( \dataWrite_module|Add5~42  ))
// \dataWrite_module|Add5~22  = CARRY(( \dataWrite_module|romAddressReg [9] ) + ( GND ) + ( \dataWrite_module|Add5~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~21_sumout ),
	.cout(\dataWrite_module|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~21 .extended_lut = "off";
defparam \dataWrite_module|Add5~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~21 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector47~0 (
// Equation(s):
// \dataWrite_module|Selector47~0_combout  = (\dataWrite_module|currentState.writeBlank~q  & (\key0~input_o  & \dataWrite_module|Add5~21_sumout ))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add5~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector47~0 .extended_lut = "off";
defparam \dataWrite_module|Selector47~0 .lut_mask = 64'h0101010101010101;
defparam \dataWrite_module|Selector47~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[9] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector47~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[9] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[9] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add5~17 (
// Equation(s):
// \dataWrite_module|Add5~17_sumout  = SUM(( \dataWrite_module|romAddressReg [10] ) + ( GND ) + ( \dataWrite_module|Add5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dataWrite_module|romAddressReg [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dataWrite_module|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dataWrite_module|Add5~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add5~17 .extended_lut = "off";
defparam \dataWrite_module|Add5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dataWrite_module|Add5~17 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector46~0 (
// Equation(s):
// \dataWrite_module|Selector46~0_combout  = (\dataWrite_module|currentState.writeBlank~q  & (\key0~input_o  & \dataWrite_module|Add5~17_sumout ))

	.dataa(!\dataWrite_module|currentState.writeBlank~q ),
	.datab(!\key0~input_o ),
	.datac(!\dataWrite_module|Add5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector46~0 .extended_lut = "off";
defparam \dataWrite_module|Selector46~0 .lut_mask = 64'h0101010101010101;
defparam \dataWrite_module|Selector46~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|romAddressReg[10] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector46~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\dataWrite_module|romAddressReg[10]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|romAddressReg [10]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|romAddressReg[10] .is_wysiwyg = "true";
defparam \dataWrite_module|romAddressReg[10] .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Equal2~0 (
// Equation(s):
// \dataWrite_module|Equal2~0_combout  = ( \dataWrite_module|romAddressReg [1] & ( \dataWrite_module|alphabetCount [1] & ( (!\dataWrite_module|romAddressReg [10] & (!\dataWrite_module|romAddressReg [9] & (!\dataWrite_module|alphabetCount [0] & 
// \dataWrite_module|romAddressReg [0]))) ) ) ) # ( !\dataWrite_module|romAddressReg [1] & ( \dataWrite_module|alphabetCount [1] & ( (!\dataWrite_module|romAddressReg [10] & (!\dataWrite_module|romAddressReg [9] & (\dataWrite_module|alphabetCount [0] & 
// !\dataWrite_module|romAddressReg [0]))) ) ) ) # ( \dataWrite_module|romAddressReg [1] & ( !\dataWrite_module|alphabetCount [1] & ( (!\dataWrite_module|romAddressReg [10] & (!\dataWrite_module|romAddressReg [9] & (\dataWrite_module|alphabetCount [0] & 
// !\dataWrite_module|romAddressReg [0]))) ) ) ) # ( !\dataWrite_module|romAddressReg [1] & ( !\dataWrite_module|alphabetCount [1] & ( (!\dataWrite_module|romAddressReg [10] & (!\dataWrite_module|romAddressReg [9] & (!\dataWrite_module|alphabetCount [0] & 
// \dataWrite_module|romAddressReg [0]))) ) ) )

	.dataa(!\dataWrite_module|romAddressReg [10]),
	.datab(!\dataWrite_module|romAddressReg [9]),
	.datac(!\dataWrite_module|alphabetCount [0]),
	.datad(!\dataWrite_module|romAddressReg [0]),
	.datae(!\dataWrite_module|romAddressReg [1]),
	.dataf(!\dataWrite_module|alphabetCount [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Equal2~0 .extended_lut = "off";
defparam \dataWrite_module|Equal2~0 .lut_mask = 64'h0080080008000080;
defparam \dataWrite_module|Equal2~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Equal2~1 (
// Equation(s):
// \dataWrite_module|Equal2~1_combout  = ( \dataWrite_module|Equal2~0_combout  & ( (!\dataWrite_module|romAddressReg [2] & (!\dataWrite_module|Add4~9_sumout  & (!\dataWrite_module|romAddressReg [3] $ (\dataWrite_module|Add4~13_sumout )))) # 
// (\dataWrite_module|romAddressReg [2] & (\dataWrite_module|Add4~9_sumout  & (!\dataWrite_module|romAddressReg [3] $ (\dataWrite_module|Add4~13_sumout )))) ) )

	.dataa(!\dataWrite_module|romAddressReg [2]),
	.datab(!\dataWrite_module|Add4~9_sumout ),
	.datac(!\dataWrite_module|romAddressReg [3]),
	.datad(!\dataWrite_module|Add4~13_sumout ),
	.datae(!\dataWrite_module|Equal2~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Equal2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Equal2~1 .extended_lut = "off";
defparam \dataWrite_module|Equal2~1 .lut_mask = 64'h0000900900009009;
defparam \dataWrite_module|Equal2~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Equal2~2 (
// Equation(s):
// \dataWrite_module|Equal2~2_combout  = ( \dataWrite_module|Equal2~1_combout  & ( (!\dataWrite_module|romAddressReg [4] & (!\dataWrite_module|Add4~1_sumout  & (!\dataWrite_module|romAddressReg [5] $ (\dataWrite_module|Add4~5_sumout )))) # 
// (\dataWrite_module|romAddressReg [4] & (\dataWrite_module|Add4~1_sumout  & (!\dataWrite_module|romAddressReg [5] $ (\dataWrite_module|Add4~5_sumout )))) ) )

	.dataa(!\dataWrite_module|romAddressReg [4]),
	.datab(!\dataWrite_module|Add4~1_sumout ),
	.datac(!\dataWrite_module|romAddressReg [5]),
	.datad(!\dataWrite_module|Add4~5_sumout ),
	.datae(!\dataWrite_module|Equal2~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Equal2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Equal2~2 .extended_lut = "off";
defparam \dataWrite_module|Equal2~2 .lut_mask = 64'h0000900900009009;
defparam \dataWrite_module|Equal2~2 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Selector58~1 (
// Equation(s):
// \dataWrite_module|Selector58~1_combout  = ( \dataWrite_module|Equal2~2_combout  & ( \dataWrite_module|Equal2~3_combout  & ( (!\dataWrite_module|Selector58~0_combout  & (((\dataWrite_module|nextState.writeBlank~q )) # 
// (\dataWrite_module|currentState.keyState~q ))) # (\dataWrite_module|Selector58~0_combout  & (((\key0~input_o )))) ) ) ) # ( !\dataWrite_module|Equal2~2_combout  & ( \dataWrite_module|Equal2~3_combout  & ( (!\dataWrite_module|Selector58~0_combout  & 
// (!\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|nextState.writeBlank~q ))) # (\dataWrite_module|Selector58~0_combout  & (((\key0~input_o )))) ) ) ) # ( \dataWrite_module|Equal2~2_combout  & ( !\dataWrite_module|Equal2~3_combout  & ( 
// (!\dataWrite_module|Selector58~0_combout  & (!\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|nextState.writeBlank~q ))) # (\dataWrite_module|Selector58~0_combout  & (((\key0~input_o )))) ) ) ) # ( !\dataWrite_module|Equal2~2_combout  & ( 
// !\dataWrite_module|Equal2~3_combout  & ( (!\dataWrite_module|Selector58~0_combout  & (!\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|nextState.writeBlank~q ))) # (\dataWrite_module|Selector58~0_combout  & (((\key0~input_o )))) ) ) )

	.dataa(!\dataWrite_module|currentState.keyState~q ),
	.datab(!\dataWrite_module|nextState.writeBlank~q ),
	.datac(!\key0~input_o ),
	.datad(!\dataWrite_module|Selector58~0_combout ),
	.datae(!\dataWrite_module|Equal2~2_combout ),
	.dataf(!\dataWrite_module|Equal2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Selector58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Selector58~1 .extended_lut = "off";
defparam \dataWrite_module|Selector58~1 .lut_mask = 64'h220F220F220F770F;
defparam \dataWrite_module|Selector58~1 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|nextState.writeBlank (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|Selector58~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|nextState.writeBlank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|nextState.writeBlank .is_wysiwyg = "true";
defparam \dataWrite_module|nextState.writeBlank .power_up = "low";
// synopsys translate_on

dffeas \dataWrite_module|currentState.writeBlank (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|nextState.writeBlank~q ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|currentState.writeBlank~q ),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|currentState.writeBlank .is_wysiwyg = "true";
defparam \dataWrite_module|currentState.writeBlank .power_up = "low";
// synopsys translate_on

cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001D";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Add0~1 (
// Equation(s):
// \dataWrite_module|Add0~1_combout  = !\dataWrite_module|dataLocation [0] $ (\dataWrite_module|dataLocation [1])

	.dataa(!\dataWrite_module|dataLocation [0]),
	.datab(!\dataWrite_module|dataLocation [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Add0~1 .extended_lut = "off";
defparam \dataWrite_module|Add0~1 .lut_mask = 64'h9999999999999999;
defparam \dataWrite_module|Add0~1 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007E1111116C";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Mux0~4 (
// Equation(s):
// \dataWrite_module|Mux0~4_combout  = ( !\dataWrite_module|Add0~1_combout  & ( ((!\dataWrite_module|dataLocation [0] & (((!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [1] & !\dataWrite_module|Add0~0_combout )))) # 
// (\dataWrite_module|dataLocation [0] & ((!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [0]) # ((\dataWrite_module|Add0~0_combout ))))) ) ) # ( \dataWrite_module|Add0~1_combout  & ( ((!\dataWrite_module|dataLocation [0] & 
// (((!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [3] & !\dataWrite_module|Add0~0_combout )))) # (\dataWrite_module|dataLocation [0] & ((!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [2]) # 
// ((\dataWrite_module|Add0~0_combout ))))) ) )

	.dataa(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [0]),
	.datab(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [2]),
	.datac(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [3]),
	.datad(!\dataWrite_module|dataLocation [0]),
	.datae(!\dataWrite_module|Add0~1_combout ),
	.dataf(!\dataWrite_module|Add0~0_combout ),
	.datag(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Mux0~4 .extended_lut = "on";
defparam \dataWrite_module|Mux0~4 .lut_mask = 64'hF0AAF0CC00FF00FF;
defparam \dataWrite_module|Mux0~4 .shared_arith = "off";
// synopsys translate_on

cyclonev_ram_block \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\clock~input_o ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\dataWrite_module|romAddressReg [10],\dataWrite_module|romAddressReg [9],\dataWrite_module|romAddressReg [8],\dataWrite_module|romAddressReg [7],\dataWrite_module|romAddressReg [6],\dataWrite_module|romAddressReg [5],\dataWrite_module|romAddressReg [4],\dataWrite_module|romAddressReg [3],
\dataWrite_module|romAddressReg [2],\dataWrite_module|romAddressReg [1],\dataWrite_module|romAddressReg [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .init_file = "rom_example.mif";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "lookupTLE:lookupTLE_module|lookupTable2:romLookup|altsyncram:altsyncram_component|altsyncram_kao1:auto_generated|ALTSYNCRAM";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "single_port";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "clock0";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 2047;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2048;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 11;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \lookupTLE_module|romLookup|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000013";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|Mux0~0 (
// Equation(s):
// \dataWrite_module|Mux0~0_combout  = ( !\dataWrite_module|Add0~1_combout  & ( ((!\dataWrite_module|Add0~0_combout  & (((\dataWrite_module|Mux0~4_combout )))) # (\dataWrite_module|Add0~0_combout  & ((!\dataWrite_module|Mux0~4_combout  & 
// ((!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [5]))) # (\dataWrite_module|Mux0~4_combout  & (!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [4]))))) ) ) # ( \dataWrite_module|Add0~1_combout  & ( 
// ((!\dataWrite_module|Add0~0_combout  & (((\dataWrite_module|Mux0~4_combout )))) # (\dataWrite_module|Add0~0_combout  & ((!\dataWrite_module|Mux0~4_combout  & ((!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [7]))) # 
// (\dataWrite_module|Mux0~4_combout  & (!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [6]))))) ) )

	.dataa(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [4]),
	.datab(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [6]),
	.datac(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [7]),
	.datad(!\dataWrite_module|Add0~0_combout ),
	.datae(!\dataWrite_module|Add0~1_combout ),
	.dataf(!\dataWrite_module|Mux0~4_combout ),
	.datag(!\lookupTLE_module|romLookup|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|Mux0~0 .extended_lut = "on";
defparam \dataWrite_module|Mux0~0 .lut_mask = 64'h00F000F0FFAAFFCC;
defparam \dataWrite_module|Mux0~0 .shared_arith = "off";
// synopsys translate_on

cyclonev_lcell_comb \dataWrite_module|outputReg[0]~0 (
// Equation(s):
// \dataWrite_module|outputReg[0]~0_combout  = ( \dataWrite_module|LessThan0~0_combout  & ( \dataWrite_module|Mux0~0_combout  & ( ((\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|currentState.writeBlank~q  & 
// \dataWrite_module|LessThan1~0_combout ))) # (\dataWrite_module|outputReg [0]) ) ) ) # ( !\dataWrite_module|LessThan0~0_combout  & ( \dataWrite_module|Mux0~0_combout  & ( ((\dataWrite_module|currentState.keyState~q  & 
// ((!\dataWrite_module|currentState.writeBlank~q ) # (\dataWrite_module|LessThan1~0_combout )))) # (\dataWrite_module|outputReg [0]) ) ) ) # ( \dataWrite_module|LessThan0~0_combout  & ( !\dataWrite_module|Mux0~0_combout  & ( 
// ((\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|currentState.writeBlank~q  & \dataWrite_module|LessThan1~0_combout ))) # (\dataWrite_module|outputReg [0]) ) ) ) # ( !\dataWrite_module|LessThan0~0_combout  & ( 
// !\dataWrite_module|Mux0~0_combout  & ( (!\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|outputReg [0])) # (\dataWrite_module|currentState.keyState~q  & (\dataWrite_module|currentState.writeBlank~q  & 
// ((\dataWrite_module|LessThan1~0_combout ) # (\dataWrite_module|outputReg [0])))) ) ) )

	.dataa(!\dataWrite_module|outputReg [0]),
	.datab(!\dataWrite_module|currentState.keyState~q ),
	.datac(!\dataWrite_module|currentState.writeBlank~q ),
	.datad(!\dataWrite_module|LessThan1~0_combout ),
	.datae(!\dataWrite_module|LessThan0~0_combout ),
	.dataf(!\dataWrite_module|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataWrite_module|outputReg[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataWrite_module|outputReg[0]~0 .extended_lut = "off";
defparam \dataWrite_module|outputReg[0]~0 .lut_mask = 64'h4547555775775557;
defparam \dataWrite_module|outputReg[0]~0 .shared_arith = "off";
// synopsys translate_on

dffeas \dataWrite_module|outputReg[0] (
	.clk(\clock~input_o ),
	.d(\dataWrite_module|outputReg[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataWrite_module|outputReg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataWrite_module|outputReg[0] .is_wysiwyg = "true";
defparam \dataWrite_module|outputReg[0] .power_up = "low";
// synopsys translate_on

cyclonev_io_ibuf \key1~input (
	.i(key1),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\key1~input_o ));
// synopsys translate_off
defparam \key1~input .bus_hold = "false";
defparam \key1~input .simulate_z_as = "z";
// synopsys translate_on

endmodule
