NDFramePage.OnPageTitleLoaded("File3:mvau_tb_v1.sv","mvau_tb_v1.sv");NDSummary.OnSummaryLoaded("File3:mvau_tb_v1.sv",[["SystemVerilog","SystemVerilog"]],[["Combinatorial Always Blocks","Always"],["Combinatorial Always Blocks","AlwaysCOMB"],["Sequential Always Blocks","AlwaysFF"],["Groups","Group"],["Initial blocks","Initial"],["Module","Module"],["Signals","Signal"]],[[262,0,3,"Module","Module"],[263,0,5,"<span class=\"Qualifier\">mvau_tb_v1.</span>&#8203;sv (testbench)","mvau_tb_v1.sv"],[264,0,3,"Signals","Signals"],[265,0,6,"aresetn","aresetn"],[266,0,6,"out_v","out_v"],[267,0,6,"out","out"],[268,0,6,"out_packed","out_packed"],[269,0,6,"in_v","in_v"],[270,0,6,"weights","weights"],[271,0,6,"in_mat","in_mat"],[272,0,6,"in","in"],[273,0,6,"mvau_beh","mvau_beh"],[274,0,6,"test_count","test_count"],[275,0,6,"do_comp","do_comp"],[276,0,6,"latency","latency"],[277,0,6,"sim_start","sim_start"],[278,0,6,"rready","rready"],[279,0,6,"wready","wready"],[280,0,3,"Initial blocks","Initial_blocks"],[281,0,4,"CLK_RST_GEN","CLK_RST_GEN"],[282,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks"],[283,0,0,"CLK_GEN","CLK_GEN"],[284,0,0,"WGT_MAT_GEN","WGT_MAT_GEN"],[285,0,0,"INP_MAT_GEN","INP_MAT_GEN"],[286,0,0,"OUT_GEN_BEH","OUT_GEN_BEH"],[287,0,3,"Sequential Always Blocks","Sequential_Always_Blocks"],[288,0,2,"CALC_LATENCY","CALC_LATENCY"],[289,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(2)"],[290,0,1,"Input Ready","Input_Ready"],[291,0,3,"Combinatorial Always Blocks","Combinatorial_Always_Blocks(3)"],[292,0,0,"Counters","Counters"],[293,0,0,"INP_GEN","INP_GEN"]]);