Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Sat Apr 25 13:49:26 2020
| Host             : DESKTOP-L3OMJC1 running 64-bit major release  (build 9200)
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7s50csga324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.261        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.188        |
| Device Static (W)        | 0.073        |
| Effective TJA (C/W)      | 4.9          |
| Max Ambient (C)          | 83.7         |
| Junction Temperature (C) | 26.3         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.009 |        5 |       --- |             --- |
| Slice Logic              |     0.012 |     4401 |       --- |             --- |
|   LUT as Logic           |     0.011 |     1896 |     32600 |            5.82 |
|   Register               |    <0.001 |     1811 |     65200 |            2.78 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   CARRY4                 |    <0.001 |       31 |      8150 |            0.38 |
|   F7/F8 Muxes            |    <0.001 |      126 |     32600 |            0.39 |
|   LUT as Shift Register  |    <0.001 |       22 |      9600 |            0.23 |
|   Others                 |     0.000 |       95 |       --- |             --- |
| Signals                  |     0.024 |     3665 |       --- |             --- |
| Block RAM                |     0.036 |       16 |        75 |           21.33 |
| MMCM                     |     0.104 |        1 |         5 |           20.00 |
| DSPs                     |     0.003 |        3 |       120 |            2.50 |
| I/O                      |    <0.001 |        4 |       210 |            1.90 |
| Static Power             |     0.073 |          |           |                 |
| Total                    |     0.261 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.092 |       0.082 |      0.010 |
| Vccaux    |       1.800 |     0.070 |       0.058 |      0.013 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------+---------------------------------------------------------+-----------------+
| Clock                         | Domain                                                  | Constraint (ns) |
+-------------------------------+---------------------------------------------------------+-----------------+
| clk_out1_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0 |            10.0 |
| clkfbout_design_1_clk_wiz_0_0 | design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0 |            83.3 |
| sys_clock                     | sys_clock                                               |            83.3 |
+-------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                            |     0.188 |
|   design_1_i                                                                |     0.188 |
|     CORTEXM1_AXI_0                                                          |     0.081 |
|       inst                                                                  |     0.081 |
|         gb_DTCM.u_x_dtcm                                                    |     0.018 |
|         u_AhbSToAxi                                                         |    <0.001 |
|           uA11AhbLiteMToAxi                                                 |    <0.001 |
|         u_cortexm1                                                          |     0.044 |
|           u_ahb                                                             |     0.003 |
|           u_core                                                            |     0.038 |
|             u_ctrl                                                          |     0.018 |
|               u_decode                                                      |     0.001 |
|               u_excpt                                                       |     0.010 |
|             u_dp                                                            |     0.020 |
|               u_mem_ctl                                                     |    <0.001 |
|               u_mul_shft                                                    |     0.007 |
|                 u_mul                                                       |     0.005 |
|                 u_shft                                                      |     0.002 |
|               u_r_bank                                                      |     0.011 |
|                 reg_file_b_reg_0_15_0_5                                     |    <0.001 |
|                 reg_file_b_reg_0_15_12_17                                   |    <0.001 |
|                 reg_file_b_reg_0_15_18_23                                   |    <0.001 |
|                 reg_file_b_reg_0_15_24_29                                   |    <0.001 |
|                 reg_file_b_reg_0_15_30_31                                   |    <0.001 |
|                 reg_file_b_reg_0_15_6_11                                    |    <0.001 |
|             u_fetch                                                         |    <0.001 |
|           u_dap_ahb_ap                                                      |    <0.001 |
|             uDAPAhbApMst                                                    |    <0.001 |
|           u_debug_sys                                                       |    <0.001 |
|             dbg_tcm                                                         |    <0.001 |
|           u_matrix                                                          |    <0.001 |
|             u_matrix_dbg                                                    |    <0.001 |
|             u_matrix_sys                                                    |    <0.001 |
|           u_nvic                                                            |     0.003 |
|             u_ahb                                                           |     0.002 |
|             u_ahb_os                                                        |    <0.001 |
|             u_main                                                          |    <0.001 |
|             u_tree                                                          |    <0.001 |
|         u_x_itcm                                                            |     0.019 |
|     CORTEXM1_AXI_0_axi_periph                                               |     0.002 |
|       s00_couplers                                                          |     0.002 |
|         auto_pc                                                             |     0.002 |
|           inst                                                              |     0.002 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.002 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |    <0.001 |
|                 ar.ar_pipe                                                  |    <0.001 |
|                 aw.aw_pipe                                                  |    <0.001 |
|                 b.b_pipe                                                    |    <0.001 |
|                 r.r_pipe                                                    |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|     axi_uartlite_0                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         AXI_LITE_IPIF_I                                                     |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|         UARTLITE_CORE_I                                                     |    <0.001 |
|           BAUD_RATE_I                                                       |    <0.001 |
|           UARTLITE_RX_I                                                     |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|           UARTLITE_TX_I                                                     |    <0.001 |
|             SRL_FIFO_I                                                      |    <0.001 |
|               I_SRL_FIFO_RBU_F                                              |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                     |    <0.001 |
|                 DYNSHREG_F_I                                                |    <0.001 |
|     clk_wiz_0                                                               |     0.104 |
|       inst                                                                  |     0.104 |
|     proc_sys_reset_0                                                        |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                         |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
|     xlconstant_2                                                            |     0.000 |
+-----------------------------------------------------------------------------+-----------+


