
Logic Analyzer.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000598  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000002  00800060  00000598  0000062c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000001f  00800062  00800062  0000062e  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  0000062e  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00000660  2**2
                  CONTENTS, READONLY
  5 .debug_info   0000052e  00000000  00000000  0000069c  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 000004e7  00000000  00000000  00000bca  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000116  00000000  00000000  000010b1  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_str    000001af  00000000  00000000  000011c7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
   c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  2c:	0c 94 40 01 	jmp	0x280	; 0x280 <__vector_11>
  30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  34:	0c 94 7c 01 	jmp	0x2f8	; 0x2f8 <__vector_13>
  38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
  50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d4 e0       	ldi	r29, 0x04	; 4
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
  60:	10 e0       	ldi	r17, 0x00	; 0
  62:	a0 e6       	ldi	r26, 0x60	; 96
  64:	b0 e0       	ldi	r27, 0x00	; 0
  66:	e8 e9       	ldi	r30, 0x98	; 152
  68:	f5 e0       	ldi	r31, 0x05	; 5
  6a:	02 c0       	rjmp	.+4      	; 0x70 <__do_copy_data+0x10>
  6c:	05 90       	lpm	r0, Z+
  6e:	0d 92       	st	X+, r0
  70:	a2 36       	cpi	r26, 0x62	; 98
  72:	b1 07       	cpc	r27, r17
  74:	d9 f7       	brne	.-10     	; 0x6c <__do_copy_data+0xc>

00000076 <__do_clear_bss>:
  76:	20 e0       	ldi	r18, 0x00	; 0
  78:	a2 e6       	ldi	r26, 0x62	; 98
  7a:	b0 e0       	ldi	r27, 0x00	; 0
  7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
  7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
  80:	a1 38       	cpi	r26, 0x81	; 129
  82:	b2 07       	cpc	r27, r18
  84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
  86:	0e 94 b6 02 	call	0x56c	; 0x56c <main>
  8a:	0c 94 ca 02 	jmp	0x594	; 0x594 <_exit>

0000008e <__bad_interrupt>:
  8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <init>:
  92:	0e 94 c0 01 	call	0x380	; 0x380 <UART_Config>
  96:	0e 94 63 00 	call	0xc6	; 0xc6 <LED_Init>
  9a:	0e 94 fb 01 	call	0x3f6	; 0x3f6 <LOGIC_Init>
  9e:	0e 94 16 01 	call	0x22c	; 0x22c <TIMER_Init>
  a2:	78 94       	sei
  a4:	08 95       	ret

000000a6 <LED_On>:
  a6:	41 e0       	ldi	r20, 0x01	; 1
  a8:	50 e0       	ldi	r21, 0x00	; 0
  aa:	60 e0       	ldi	r22, 0x00	; 0
  ac:	70 e0       	ldi	r23, 0x00	; 0
  ae:	83 e4       	ldi	r24, 0x43	; 67
  b0:	90 e0       	ldi	r25, 0x00	; 0
  b2:	0c 94 be 00 	jmp	0x17c	; 0x17c <DIO_SET_PIN_VAL>

000000b6 <LED_Off>:
  b6:	40 e0       	ldi	r20, 0x00	; 0
  b8:	50 e0       	ldi	r21, 0x00	; 0
  ba:	60 e0       	ldi	r22, 0x00	; 0
  bc:	70 e0       	ldi	r23, 0x00	; 0
  be:	83 e4       	ldi	r24, 0x43	; 67
  c0:	90 e0       	ldi	r25, 0x00	; 0
  c2:	0c 94 be 00 	jmp	0x17c	; 0x17c <DIO_SET_PIN_VAL>

000000c6 <LED_Init>:
  c6:	41 e0       	ldi	r20, 0x01	; 1
  c8:	50 e0       	ldi	r21, 0x00	; 0
  ca:	60 e0       	ldi	r22, 0x00	; 0
  cc:	70 e0       	ldi	r23, 0x00	; 0
  ce:	83 e4       	ldi	r24, 0x43	; 67
  d0:	90 e0       	ldi	r25, 0x00	; 0
  d2:	0e 94 6d 00 	call	0xda	; 0xda <DIO_SET_PIN_DIR>
  d6:	0c 94 5b 00 	jmp	0xb6	; 0xb6 <LED_Off>

000000da <DIO_SET_PIN_DIR>:
  da:	84 34       	cpi	r24, 0x44	; 68
  dc:	09 f4       	brne	.+2      	; 0xe0 <DIO_SET_PIN_DIR+0x6>
  de:	3f c0       	rjmp	.+126    	; 0x15e <DIO_SET_PIN_DIR+0x84>
  e0:	30 f4       	brcc	.+12     	; 0xee <DIO_SET_PIN_DIR+0x14>
  e2:	82 34       	cpi	r24, 0x42	; 66
  e4:	f1 f0       	breq	.+60     	; 0x122 <DIO_SET_PIN_DIR+0x48>
  e6:	60 f5       	brcc	.+88     	; 0x140 <DIO_SET_PIN_DIR+0x66>
  e8:	81 34       	cpi	r24, 0x41	; 65
  ea:	61 f0       	breq	.+24     	; 0x104 <DIO_SET_PIN_DIR+0x2a>
  ec:	08 95       	ret
  ee:	82 36       	cpi	r24, 0x62	; 98
  f0:	c1 f0       	breq	.+48     	; 0x122 <DIO_SET_PIN_DIR+0x48>
  f2:	18 f4       	brcc	.+6      	; 0xfa <DIO_SET_PIN_DIR+0x20>
  f4:	81 36       	cpi	r24, 0x61	; 97
  f6:	31 f0       	breq	.+12     	; 0x104 <DIO_SET_PIN_DIR+0x2a>
  f8:	08 95       	ret
  fa:	83 36       	cpi	r24, 0x63	; 99
  fc:	09 f1       	breq	.+66     	; 0x140 <DIO_SET_PIN_DIR+0x66>
  fe:	84 36       	cpi	r24, 0x64	; 100
 100:	71 f1       	breq	.+92     	; 0x15e <DIO_SET_PIN_DIR+0x84>
 102:	08 95       	ret
 104:	2a b3       	in	r18, 0x1a	; 26
 106:	81 e0       	ldi	r24, 0x01	; 1
 108:	90 e0       	ldi	r25, 0x00	; 0
 10a:	01 c0       	rjmp	.+2      	; 0x10e <DIO_SET_PIN_DIR+0x34>
 10c:	88 0f       	add	r24, r24
 10e:	6a 95       	dec	r22
 110:	ea f7       	brpl	.-6      	; 0x10c <DIO_SET_PIN_DIR+0x32>
 112:	41 30       	cpi	r20, 0x01	; 1
 114:	11 f4       	brne	.+4      	; 0x11a <DIO_SET_PIN_DIR+0x40>
 116:	82 2b       	or	r24, r18
 118:	02 c0       	rjmp	.+4      	; 0x11e <DIO_SET_PIN_DIR+0x44>
 11a:	80 95       	com	r24
 11c:	82 23       	and	r24, r18
 11e:	8a bb       	out	0x1a, r24	; 26
 120:	08 95       	ret
 122:	27 b3       	in	r18, 0x17	; 23
 124:	81 e0       	ldi	r24, 0x01	; 1
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	01 c0       	rjmp	.+2      	; 0x12c <DIO_SET_PIN_DIR+0x52>
 12a:	88 0f       	add	r24, r24
 12c:	6a 95       	dec	r22
 12e:	ea f7       	brpl	.-6      	; 0x12a <DIO_SET_PIN_DIR+0x50>
 130:	41 30       	cpi	r20, 0x01	; 1
 132:	11 f4       	brne	.+4      	; 0x138 <DIO_SET_PIN_DIR+0x5e>
 134:	82 2b       	or	r24, r18
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_SET_PIN_DIR+0x62>
 138:	80 95       	com	r24
 13a:	82 23       	and	r24, r18
 13c:	87 bb       	out	0x17, r24	; 23
 13e:	08 95       	ret
 140:	24 b3       	in	r18, 0x14	; 20
 142:	81 e0       	ldi	r24, 0x01	; 1
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	01 c0       	rjmp	.+2      	; 0x14a <DIO_SET_PIN_DIR+0x70>
 148:	88 0f       	add	r24, r24
 14a:	6a 95       	dec	r22
 14c:	ea f7       	brpl	.-6      	; 0x148 <DIO_SET_PIN_DIR+0x6e>
 14e:	41 30       	cpi	r20, 0x01	; 1
 150:	11 f4       	brne	.+4      	; 0x156 <DIO_SET_PIN_DIR+0x7c>
 152:	82 2b       	or	r24, r18
 154:	02 c0       	rjmp	.+4      	; 0x15a <DIO_SET_PIN_DIR+0x80>
 156:	80 95       	com	r24
 158:	82 23       	and	r24, r18
 15a:	84 bb       	out	0x14, r24	; 20
 15c:	08 95       	ret
 15e:	21 b3       	in	r18, 0x11	; 17
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	01 c0       	rjmp	.+2      	; 0x168 <DIO_SET_PIN_DIR+0x8e>
 166:	88 0f       	add	r24, r24
 168:	6a 95       	dec	r22
 16a:	ea f7       	brpl	.-6      	; 0x166 <DIO_SET_PIN_DIR+0x8c>
 16c:	41 30       	cpi	r20, 0x01	; 1
 16e:	11 f4       	brne	.+4      	; 0x174 <DIO_SET_PIN_DIR+0x9a>
 170:	82 2b       	or	r24, r18
 172:	02 c0       	rjmp	.+4      	; 0x178 <DIO_SET_PIN_DIR+0x9e>
 174:	80 95       	com	r24
 176:	82 23       	and	r24, r18
 178:	81 bb       	out	0x11, r24	; 17
 17a:	08 95       	ret

0000017c <DIO_SET_PIN_VAL>:
 17c:	84 34       	cpi	r24, 0x44	; 68
 17e:	09 f4       	brne	.+2      	; 0x182 <DIO_SET_PIN_VAL+0x6>
 180:	3f c0       	rjmp	.+126    	; 0x200 <__EEPROM_REGION_LENGTH__>
 182:	30 f4       	brcc	.+12     	; 0x190 <DIO_SET_PIN_VAL+0x14>
 184:	82 34       	cpi	r24, 0x42	; 66
 186:	f1 f0       	breq	.+60     	; 0x1c4 <DIO_SET_PIN_VAL+0x48>
 188:	60 f5       	brcc	.+88     	; 0x1e2 <DIO_SET_PIN_VAL+0x66>
 18a:	81 34       	cpi	r24, 0x41	; 65
 18c:	61 f0       	breq	.+24     	; 0x1a6 <DIO_SET_PIN_VAL+0x2a>
 18e:	08 95       	ret
 190:	82 36       	cpi	r24, 0x62	; 98
 192:	c1 f0       	breq	.+48     	; 0x1c4 <DIO_SET_PIN_VAL+0x48>
 194:	18 f4       	brcc	.+6      	; 0x19c <DIO_SET_PIN_VAL+0x20>
 196:	81 36       	cpi	r24, 0x61	; 97
 198:	31 f0       	breq	.+12     	; 0x1a6 <DIO_SET_PIN_VAL+0x2a>
 19a:	08 95       	ret
 19c:	83 36       	cpi	r24, 0x63	; 99
 19e:	09 f1       	breq	.+66     	; 0x1e2 <DIO_SET_PIN_VAL+0x66>
 1a0:	84 36       	cpi	r24, 0x64	; 100
 1a2:	71 f1       	breq	.+92     	; 0x200 <__EEPROM_REGION_LENGTH__>
 1a4:	08 95       	ret
 1a6:	2b b3       	in	r18, 0x1b	; 27
 1a8:	81 e0       	ldi	r24, 0x01	; 1
 1aa:	90 e0       	ldi	r25, 0x00	; 0
 1ac:	01 c0       	rjmp	.+2      	; 0x1b0 <DIO_SET_PIN_VAL+0x34>
 1ae:	88 0f       	add	r24, r24
 1b0:	6a 95       	dec	r22
 1b2:	ea f7       	brpl	.-6      	; 0x1ae <DIO_SET_PIN_VAL+0x32>
 1b4:	41 30       	cpi	r20, 0x01	; 1
 1b6:	11 f4       	brne	.+4      	; 0x1bc <DIO_SET_PIN_VAL+0x40>
 1b8:	82 2b       	or	r24, r18
 1ba:	02 c0       	rjmp	.+4      	; 0x1c0 <DIO_SET_PIN_VAL+0x44>
 1bc:	80 95       	com	r24
 1be:	82 23       	and	r24, r18
 1c0:	8b bb       	out	0x1b, r24	; 27
 1c2:	08 95       	ret
 1c4:	28 b3       	in	r18, 0x18	; 24
 1c6:	81 e0       	ldi	r24, 0x01	; 1
 1c8:	90 e0       	ldi	r25, 0x00	; 0
 1ca:	01 c0       	rjmp	.+2      	; 0x1ce <DIO_SET_PIN_VAL+0x52>
 1cc:	88 0f       	add	r24, r24
 1ce:	6a 95       	dec	r22
 1d0:	ea f7       	brpl	.-6      	; 0x1cc <DIO_SET_PIN_VAL+0x50>
 1d2:	41 30       	cpi	r20, 0x01	; 1
 1d4:	11 f4       	brne	.+4      	; 0x1da <DIO_SET_PIN_VAL+0x5e>
 1d6:	82 2b       	or	r24, r18
 1d8:	02 c0       	rjmp	.+4      	; 0x1de <DIO_SET_PIN_VAL+0x62>
 1da:	80 95       	com	r24
 1dc:	82 23       	and	r24, r18
 1de:	88 bb       	out	0x18, r24	; 24
 1e0:	08 95       	ret
 1e2:	25 b3       	in	r18, 0x15	; 21
 1e4:	81 e0       	ldi	r24, 0x01	; 1
 1e6:	90 e0       	ldi	r25, 0x00	; 0
 1e8:	01 c0       	rjmp	.+2      	; 0x1ec <DIO_SET_PIN_VAL+0x70>
 1ea:	88 0f       	add	r24, r24
 1ec:	6a 95       	dec	r22
 1ee:	ea f7       	brpl	.-6      	; 0x1ea <DIO_SET_PIN_VAL+0x6e>
 1f0:	41 30       	cpi	r20, 0x01	; 1
 1f2:	11 f4       	brne	.+4      	; 0x1f8 <DIO_SET_PIN_VAL+0x7c>
 1f4:	82 2b       	or	r24, r18
 1f6:	02 c0       	rjmp	.+4      	; 0x1fc <DIO_SET_PIN_VAL+0x80>
 1f8:	80 95       	com	r24
 1fa:	82 23       	and	r24, r18
 1fc:	85 bb       	out	0x15, r24	; 21
 1fe:	08 95       	ret
 200:	22 b3       	in	r18, 0x12	; 18
 202:	81 e0       	ldi	r24, 0x01	; 1
 204:	90 e0       	ldi	r25, 0x00	; 0
 206:	01 c0       	rjmp	.+2      	; 0x20a <__EEPROM_REGION_LENGTH__+0xa>
 208:	88 0f       	add	r24, r24
 20a:	6a 95       	dec	r22
 20c:	ea f7       	brpl	.-6      	; 0x208 <__EEPROM_REGION_LENGTH__+0x8>
 20e:	41 30       	cpi	r20, 0x01	; 1
 210:	11 f4       	brne	.+4      	; 0x216 <__EEPROM_REGION_LENGTH__+0x16>
 212:	82 2b       	or	r24, r18
 214:	02 c0       	rjmp	.+4      	; 0x21a <__EEPROM_REGION_LENGTH__+0x1a>
 216:	80 95       	com	r24
 218:	82 23       	and	r24, r18
 21a:	82 bb       	out	0x12, r24	; 18
 21c:	08 95       	ret

0000021e <TIMER_Reset>:
 21e:	1c bc       	out	0x2c, r1	; 44
 220:	1d bc       	out	0x2d, r1	; 45
 222:	10 92 62 00 	sts	0x0062, r1	; 0x800062 <__data_end>
 226:	1d bc       	out	0x2d, r1	; 45
 228:	1c bc       	out	0x2c, r1	; 44
 22a:	08 95       	ret

0000022c <TIMER_Init>:
 22c:	89 b7       	in	r24, 0x39	; 57
 22e:	41 e0       	ldi	r20, 0x01	; 1
 230:	62 e0       	ldi	r22, 0x02	; 2
 232:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 236:	8f b5       	in	r24, 0x2f	; 47
 238:	40 e0       	ldi	r20, 0x00	; 0
 23a:	60 e0       	ldi	r22, 0x00	; 0
 23c:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 240:	8f b5       	in	r24, 0x2f	; 47
 242:	40 e0       	ldi	r20, 0x00	; 0
 244:	61 e0       	ldi	r22, 0x01	; 1
 246:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 24a:	8e b5       	in	r24, 0x2e	; 46
 24c:	40 e0       	ldi	r20, 0x00	; 0
 24e:	63 e0       	ldi	r22, 0x03	; 3
 250:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 254:	8e b5       	in	r24, 0x2e	; 46
 256:	40 e0       	ldi	r20, 0x00	; 0
 258:	64 e0       	ldi	r22, 0x04	; 4
 25a:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 25e:	8e b5       	in	r24, 0x2e	; 46
 260:	41 e0       	ldi	r20, 0x01	; 1
 262:	60 e0       	ldi	r22, 0x00	; 0
 264:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 268:	8e b5       	in	r24, 0x2e	; 46
 26a:	41 e0       	ldi	r20, 0x01	; 1
 26c:	61 e0       	ldi	r22, 0x01	; 1
 26e:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 272:	8e b5       	in	r24, 0x2e	; 46
 274:	40 e0       	ldi	r20, 0x00	; 0
 276:	62 e0       	ldi	r22, 0x02	; 2
 278:	0e 94 be 00 	call	0x17c	; 0x17c <DIO_SET_PIN_VAL>
 27c:	0c 94 0f 01 	jmp	0x21e	; 0x21e <TIMER_Reset>

00000280 <__vector_11>:
 280:	1f 92       	push	r1
 282:	0f 92       	push	r0
 284:	0f b6       	in	r0, 0x3f	; 63
 286:	0f 92       	push	r0
 288:	11 24       	eor	r1, r1
 28a:	2f 93       	push	r18
 28c:	4f 93       	push	r20
 28e:	5f 93       	push	r21
 290:	8f 93       	push	r24
 292:	9f 93       	push	r25
 294:	ef 93       	push	r30
 296:	ff 93       	push	r31
 298:	f8 94       	cli
 29a:	2c b1       	in	r18, 0x0c	; 12
 29c:	40 91 63 00 	lds	r20, 0x0063	; 0x800063 <rx_cnt>
 2a0:	50 91 64 00 	lds	r21, 0x0064	; 0x800064 <rx_cnt+0x1>
 2a4:	80 91 65 00 	lds	r24, 0x0065	; 0x800065 <rx_len>
 2a8:	90 91 66 00 	lds	r25, 0x0066	; 0x800066 <rx_len+0x1>
 2ac:	48 17       	cp	r20, r24
 2ae:	59 07       	cpc	r21, r25
 2b0:	b0 f4       	brcc	.+44     	; 0x2de <__vector_11+0x5e>
 2b2:	20 32       	cpi	r18, 0x20	; 32
 2b4:	a1 f0       	breq	.+40     	; 0x2de <__vector_11+0x5e>
 2b6:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <rx_cnt>
 2ba:	90 91 64 00 	lds	r25, 0x0064	; 0x800064 <rx_cnt+0x1>
 2be:	e0 91 67 00 	lds	r30, 0x0067	; 0x800067 <rx_buffer>
 2c2:	f0 91 68 00 	lds	r31, 0x0068	; 0x800068 <rx_buffer+0x1>
 2c6:	e8 0f       	add	r30, r24
 2c8:	f9 1f       	adc	r31, r25
 2ca:	20 83       	st	Z, r18
 2cc:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <rx_cnt>
 2d0:	90 91 64 00 	lds	r25, 0x0064	; 0x800064 <rx_cnt+0x1>
 2d4:	01 96       	adiw	r24, 0x01	; 1
 2d6:	90 93 64 00 	sts	0x0064, r25	; 0x800064 <rx_cnt+0x1>
 2da:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <rx_cnt>
 2de:	78 94       	sei
 2e0:	ff 91       	pop	r31
 2e2:	ef 91       	pop	r30
 2e4:	9f 91       	pop	r25
 2e6:	8f 91       	pop	r24
 2e8:	5f 91       	pop	r21
 2ea:	4f 91       	pop	r20
 2ec:	2f 91       	pop	r18
 2ee:	0f 90       	pop	r0
 2f0:	0f be       	out	0x3f, r0	; 63
 2f2:	0f 90       	pop	r0
 2f4:	1f 90       	pop	r1
 2f6:	18 95       	reti

000002f8 <__vector_13>:
 2f8:	1f 92       	push	r1
 2fa:	0f 92       	push	r0
 2fc:	0f b6       	in	r0, 0x3f	; 63
 2fe:	0f 92       	push	r0
 300:	11 24       	eor	r1, r1
 302:	2f 93       	push	r18
 304:	3f 93       	push	r19
 306:	8f 93       	push	r24
 308:	9f 93       	push	r25
 30a:	ef 93       	push	r30
 30c:	ff 93       	push	r31
 30e:	f8 94       	cli
 310:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <tx_cnt>
 314:	90 91 6a 00 	lds	r25, 0x006A	; 0x80006a <tx_cnt+0x1>
 318:	01 96       	adiw	r24, 0x01	; 1
 31a:	90 93 6a 00 	sts	0x006A, r25	; 0x80006a <tx_cnt+0x1>
 31e:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <tx_cnt>
 322:	20 91 69 00 	lds	r18, 0x0069	; 0x800069 <tx_cnt>
 326:	30 91 6a 00 	lds	r19, 0x006A	; 0x80006a <tx_cnt+0x1>
 32a:	80 91 6b 00 	lds	r24, 0x006B	; 0x80006b <tx_len>
 32e:	90 91 6c 00 	lds	r25, 0x006C	; 0x80006c <tx_len+0x1>
 332:	28 17       	cp	r18, r24
 334:	39 07       	cpc	r19, r25
 336:	60 f4       	brcc	.+24     	; 0x350 <__vector_13+0x58>
 338:	80 91 69 00 	lds	r24, 0x0069	; 0x800069 <tx_cnt>
 33c:	90 91 6a 00 	lds	r25, 0x006A	; 0x80006a <tx_cnt+0x1>
 340:	e0 91 6d 00 	lds	r30, 0x006D	; 0x80006d <tx_buffer>
 344:	f0 91 6e 00 	lds	r31, 0x006E	; 0x80006e <tx_buffer+0x1>
 348:	e8 0f       	add	r30, r24
 34a:	f9 1f       	adc	r31, r25
 34c:	80 81       	ld	r24, Z
 34e:	8c b9       	out	0x0c, r24	; 12
 350:	78 94       	sei
 352:	ff 91       	pop	r31
 354:	ef 91       	pop	r30
 356:	9f 91       	pop	r25
 358:	8f 91       	pop	r24
 35a:	3f 91       	pop	r19
 35c:	2f 91       	pop	r18
 35e:	0f 90       	pop	r0
 360:	0f be       	out	0x3f, r0	; 63
 362:	0f 90       	pop	r0
 364:	1f 90       	pop	r1
 366:	18 95       	reti

00000368 <UART_Init>:
 368:	fc 01       	movw	r30, r24
 36a:	80 81       	ld	r24, Z
 36c:	80 bd       	out	0x20, r24	; 32
 36e:	81 81       	ldd	r24, Z+1	; 0x01
 370:	89 b9       	out	0x09, r24	; 9
 372:	82 81       	ldd	r24, Z+2	; 0x02
 374:	8b b9       	out	0x0b, r24	; 11
 376:	83 81       	ldd	r24, Z+3	; 0x03
 378:	8a b9       	out	0x0a, r24	; 10
 37a:	84 81       	ldd	r24, Z+4	; 0x04
 37c:	80 bd       	out	0x20, r24	; 32
 37e:	08 95       	ret

00000380 <UART_Config>:
 380:	cf 93       	push	r28
 382:	df 93       	push	r29
 384:	00 d0       	rcall	.+0      	; 0x386 <UART_Config+0x6>
 386:	00 d0       	rcall	.+0      	; 0x388 <UART_Config+0x8>
 388:	1f 92       	push	r1
 38a:	cd b7       	in	r28, 0x3d	; 61
 38c:	de b7       	in	r29, 0x3e	; 62
 38e:	83 e3       	ldi	r24, 0x33	; 51
 390:	8a 83       	std	Y+2, r24	; 0x02
 392:	19 82       	std	Y+1, r1	; 0x01
 394:	1b 82       	std	Y+3, r1	; 0x03
 396:	88 ed       	ldi	r24, 0xD8	; 216
 398:	8c 83       	std	Y+4, r24	; 0x04
 39a:	86 e8       	ldi	r24, 0x86	; 134
 39c:	8d 83       	std	Y+5, r24	; 0x05
 39e:	ce 01       	movw	r24, r28
 3a0:	01 96       	adiw	r24, 0x01	; 1
 3a2:	0e 94 b4 01 	call	0x368	; 0x368 <UART_Init>
 3a6:	0f 90       	pop	r0
 3a8:	0f 90       	pop	r0
 3aa:	0f 90       	pop	r0
 3ac:	0f 90       	pop	r0
 3ae:	0f 90       	pop	r0
 3b0:	df 91       	pop	r29
 3b2:	cf 91       	pop	r28
 3b4:	08 95       	ret

000003b6 <UART_SendPayload>:
 3b6:	90 93 6e 00 	sts	0x006E, r25	; 0x80006e <tx_buffer+0x1>
 3ba:	80 93 6d 00 	sts	0x006D, r24	; 0x80006d <tx_buffer>
 3be:	70 93 6c 00 	sts	0x006C, r23	; 0x80006c <tx_len+0x1>
 3c2:	60 93 6b 00 	sts	0x006B, r22	; 0x80006b <tx_len>
 3c6:	10 92 6a 00 	sts	0x006A, r1	; 0x80006a <tx_cnt+0x1>
 3ca:	10 92 69 00 	sts	0x0069, r1	; 0x800069 <tx_cnt>
 3ce:	5d 9b       	sbis	0x0b, 5	; 11
 3d0:	fe cf       	rjmp	.-4      	; 0x3ce <UART_SendPayload+0x18>
 3d2:	fc 01       	movw	r30, r24
 3d4:	80 81       	ld	r24, Z
 3d6:	8c b9       	out	0x0c, r24	; 12
 3d8:	08 95       	ret

000003da <UART_IsTxComplete>:
 3da:	40 91 69 00 	lds	r20, 0x0069	; 0x800069 <tx_cnt>
 3de:	50 91 6a 00 	lds	r21, 0x006A	; 0x80006a <tx_cnt+0x1>
 3e2:	20 91 6b 00 	lds	r18, 0x006B	; 0x80006b <tx_len>
 3e6:	30 91 6c 00 	lds	r19, 0x006C	; 0x80006c <tx_len+0x1>
 3ea:	81 e0       	ldi	r24, 0x01	; 1
 3ec:	42 17       	cp	r20, r18
 3ee:	53 07       	cpc	r21, r19
 3f0:	08 f4       	brcc	.+2      	; 0x3f4 <UART_IsTxComplete+0x1a>
 3f2:	80 e0       	ldi	r24, 0x00	; 0
 3f4:	08 95       	ret

000003f6 <LOGIC_Init>:
 3f6:	0e 94 16 01 	call	0x22c	; 0x22c <TIMER_Init>
 3fa:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
 3fe:	08 95       	ret

00000400 <LOGIC_MainFunction>:
 400:	af 92       	push	r10
 402:	bf 92       	push	r11
 404:	cf 92       	push	r12
 406:	df 92       	push	r13
 408:	ef 92       	push	r14
 40a:	ff 92       	push	r15
 40c:	0f 93       	push	r16
 40e:	1f 93       	push	r17
 410:	cf 93       	push	r28
 412:	df 93       	push	r29
 414:	cd b7       	in	r28, 0x3d	; 61
 416:	de b7       	in	r29, 0x3e	; 62
 418:	27 97       	sbiw	r28, 0x07	; 7
 41a:	0f b6       	in	r0, 0x3f	; 63
 41c:	f8 94       	cli
 41e:	de bf       	out	0x3e, r29	; 62
 420:	0f be       	out	0x3f, r0	; 63
 422:	cd bf       	out	0x3d, r28	; 61
 424:	80 91 60 00 	lds	r24, 0x0060	; 0x800060 <__DATA_REGION_ORIGIN__>
 428:	81 30       	cpi	r24, 0x01	; 1
 42a:	91 f0       	breq	.+36     	; 0x450 <LOGIC_MainFunction+0x50>
 42c:	38 f0       	brcs	.+14     	; 0x43c <LOGIC_MainFunction+0x3c>
 42e:	82 30       	cpi	r24, 0x02	; 2
 430:	09 f4       	brne	.+2      	; 0x434 <LOGIC_MainFunction+0x34>
 432:	50 c0       	rjmp	.+160    	; 0x4d4 <__stack+0x75>
 434:	83 30       	cpi	r24, 0x03	; 3
 436:	09 f4       	brne	.+2      	; 0x43a <LOGIC_MainFunction+0x3a>
 438:	84 c0       	rjmp	.+264    	; 0x542 <__stack+0xe3>
 43a:	87 c0       	rjmp	.+270    	; 0x54a <__stack+0xeb>
 43c:	1a ba       	out	0x1a, r1	; 26
 43e:	20 91 7f 00 	lds	r18, 0x007F	; 0x80007f <logic_port_state>
 442:	99 b3       	in	r25, 0x19	; 25
 444:	90 93 7f 00 	sts	0x007F, r25	; 0x80007f <logic_port_state>
 448:	81 e0       	ldi	r24, 0x01	; 1
 44a:	29 13       	cpse	r18, r25
 44c:	40 c0       	rjmp	.+128    	; 0x4ce <__stack+0x6f>
 44e:	3c c0       	rjmp	.+120    	; 0x4c8 <__stack+0x69>
 450:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <samples_cnt.1976>
 454:	81 11       	cpse	r24, r1
 456:	02 c0       	rjmp	.+4      	; 0x45c <LOGIC_MainFunction+0x5c>
 458:	0e 94 0f 01 	call	0x21e	; 0x21e <TIMER_Reset>
 45c:	1a ba       	out	0x1a, r1	; 26
 45e:	e0 91 6f 00 	lds	r30, 0x006F	; 0x80006f <samples_cnt.1976>
 462:	89 b3       	in	r24, 0x19	; 25
 464:	f0 e0       	ldi	r31, 0x00	; 0
 466:	e4 58       	subi	r30, 0x84	; 132
 468:	ff 4f       	sbci	r31, 0xFF	; 255
 46a:	80 83       	st	Z, r24
 46c:	e0 91 6f 00 	lds	r30, 0x006F	; 0x80006f <samples_cnt.1976>
 470:	4c b5       	in	r20, 0x2c	; 44
 472:	5d b5       	in	r21, 0x2d	; 45
 474:	8c b5       	in	r24, 0x2c	; 44
 476:	9d b5       	in	r25, 0x2d	; 45
 478:	20 91 80 00 	lds	r18, 0x0080	; 0x800080 <timerOVFs>
 47c:	84 e0       	ldi	r24, 0x04	; 4
 47e:	e8 9f       	mul	r30, r24
 480:	f0 01       	movw	r30, r0
 482:	11 24       	eor	r1, r1
 484:	e0 59       	subi	r30, 0x90	; 144
 486:	ff 4f       	sbci	r31, 0xFF	; 255
 488:	55 27       	eor	r21, r21
 48a:	30 e0       	ldi	r19, 0x00	; 0
 48c:	af ef       	ldi	r26, 0xFF	; 255
 48e:	bf ef       	ldi	r27, 0xFF	; 255
 490:	0e 94 bb 02 	call	0x576	; 0x576 <__umulhisi3>
 494:	dc 01       	movw	r26, r24
 496:	cb 01       	movw	r24, r22
 498:	84 0f       	add	r24, r20
 49a:	95 1f       	adc	r25, r21
 49c:	a1 1d       	adc	r26, r1
 49e:	b1 1d       	adc	r27, r1
 4a0:	43 e0       	ldi	r20, 0x03	; 3
 4a2:	88 0f       	add	r24, r24
 4a4:	99 1f       	adc	r25, r25
 4a6:	aa 1f       	adc	r26, r26
 4a8:	bb 1f       	adc	r27, r27
 4aa:	4a 95       	dec	r20
 4ac:	d1 f7       	brne	.-12     	; 0x4a2 <__stack+0x43>
 4ae:	80 83       	st	Z, r24
 4b0:	91 83       	std	Z+1, r25	; 0x01
 4b2:	a2 83       	std	Z+2, r26	; 0x02
 4b4:	b3 83       	std	Z+3, r27	; 0x03
 4b6:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <samples_cnt.1976>
 4ba:	8f 5f       	subi	r24, 0xFF	; 255
 4bc:	80 93 6f 00 	sts	0x006F, r24	; 0x80006f <samples_cnt.1976>
 4c0:	80 91 6f 00 	lds	r24, 0x006F	; 0x80006f <samples_cnt.1976>
 4c4:	83 30       	cpi	r24, 0x03	; 3
 4c6:	10 f4       	brcc	.+4      	; 0x4cc <__stack+0x6d>
 4c8:	80 e0       	ldi	r24, 0x00	; 0
 4ca:	01 c0       	rjmp	.+2      	; 0x4ce <__stack+0x6f>
 4cc:	82 e0       	ldi	r24, 0x02	; 2
 4ce:	80 93 60 00 	sts	0x0060, r24	; 0x800060 <__DATA_REGION_ORIGIN__>
 4d2:	3b c0       	rjmp	.+118    	; 0x54a <__stack+0xeb>
 4d4:	8c e7       	ldi	r24, 0x7C	; 124
 4d6:	e8 2e       	mov	r14, r24
 4d8:	80 e0       	ldi	r24, 0x00	; 0
 4da:	f8 2e       	mov	r15, r24
 4dc:	00 e7       	ldi	r16, 0x70	; 112
 4de:	10 e0       	ldi	r17, 0x00	; 0
 4e0:	9c e7       	ldi	r25, 0x7C	; 124
 4e2:	c9 2e       	mov	r12, r25
 4e4:	90 e0       	ldi	r25, 0x00	; 0
 4e6:	d9 2e       	mov	r13, r25
 4e8:	20 e4       	ldi	r18, 0x40	; 64
 4ea:	b2 2e       	mov	r11, r18
 4ec:	3b e3       	ldi	r19, 0x3B	; 59
 4ee:	a3 2e       	mov	r10, r19
 4f0:	b9 82       	std	Y+1, r11	; 0x01
 4f2:	f7 01       	movw	r30, r14
 4f4:	81 91       	ld	r24, Z+
 4f6:	7f 01       	movw	r14, r30
 4f8:	80 5d       	subi	r24, 0xD0	; 208
 4fa:	8a 83       	std	Y+2, r24	; 0x02
 4fc:	f8 01       	movw	r30, r16
 4fe:	81 91       	ld	r24, Z+
 500:	91 91       	ld	r25, Z+
 502:	a1 91       	ld	r26, Z+
 504:	b1 91       	ld	r27, Z+
 506:	8f 01       	movw	r16, r30
 508:	20 e3       	ldi	r18, 0x30	; 48
 50a:	2b 0f       	add	r18, r27
 50c:	2b 83       	std	Y+3, r18	; 0x03
 50e:	20 e3       	ldi	r18, 0x30	; 48
 510:	2a 0f       	add	r18, r26
 512:	2c 83       	std	Y+4, r18	; 0x04
 514:	20 e3       	ldi	r18, 0x30	; 48
 516:	29 0f       	add	r18, r25
 518:	2d 83       	std	Y+5, r18	; 0x05
 51a:	80 5d       	subi	r24, 0xD0	; 208
 51c:	8e 83       	std	Y+6, r24	; 0x06
 51e:	af 82       	std	Y+7, r10	; 0x07
 520:	67 e0       	ldi	r22, 0x07	; 7
 522:	70 e0       	ldi	r23, 0x00	; 0
 524:	ce 01       	movw	r24, r28
 526:	01 96       	adiw	r24, 0x01	; 1
 528:	0e 94 db 01 	call	0x3b6	; 0x3b6 <UART_SendPayload>
 52c:	0e 94 ed 01 	call	0x3da	; 0x3da <UART_IsTxComplete>
 530:	88 23       	and	r24, r24
 532:	e1 f3       	breq	.-8      	; 0x52c <__stack+0xcd>
 534:	0e 94 53 00 	call	0xa6	; 0xa6 <LED_On>
 538:	c0 16       	cp	r12, r16
 53a:	d1 06       	cpc	r13, r17
 53c:	c9 f6       	brne	.-78     	; 0x4f0 <__stack+0x91>
 53e:	10 92 6f 00 	sts	0x006F, r1	; 0x80006f <samples_cnt.1976>
 542:	10 92 60 00 	sts	0x0060, r1	; 0x800060 <__DATA_REGION_ORIGIN__>
 546:	0e 94 0f 01 	call	0x21e	; 0x21e <TIMER_Reset>
 54a:	27 96       	adiw	r28, 0x07	; 7
 54c:	0f b6       	in	r0, 0x3f	; 63
 54e:	f8 94       	cli
 550:	de bf       	out	0x3e, r29	; 62
 552:	0f be       	out	0x3f, r0	; 63
 554:	cd bf       	out	0x3d, r28	; 61
 556:	df 91       	pop	r29
 558:	cf 91       	pop	r28
 55a:	1f 91       	pop	r17
 55c:	0f 91       	pop	r16
 55e:	ff 90       	pop	r15
 560:	ef 90       	pop	r14
 562:	df 90       	pop	r13
 564:	cf 90       	pop	r12
 566:	bf 90       	pop	r11
 568:	af 90       	pop	r10
 56a:	08 95       	ret

0000056c <main>:
 56c:	0e 94 49 00 	call	0x92	; 0x92 <init>
 570:	0e 94 00 02 	call	0x400	; 0x400 <LOGIC_MainFunction>
 574:	fd cf       	rjmp	.-6      	; 0x570 <main+0x4>

00000576 <__umulhisi3>:
 576:	a2 9f       	mul	r26, r18
 578:	b0 01       	movw	r22, r0
 57a:	b3 9f       	mul	r27, r19
 57c:	c0 01       	movw	r24, r0
 57e:	a3 9f       	mul	r26, r19
 580:	70 0d       	add	r23, r0
 582:	81 1d       	adc	r24, r1
 584:	11 24       	eor	r1, r1
 586:	91 1d       	adc	r25, r1
 588:	b2 9f       	mul	r27, r18
 58a:	70 0d       	add	r23, r0
 58c:	81 1d       	adc	r24, r1
 58e:	11 24       	eor	r1, r1
 590:	91 1d       	adc	r25, r1
 592:	08 95       	ret

00000594 <_exit>:
 594:	f8 94       	cli

00000596 <__stop_program>:
 596:	ff cf       	rjmp	.-2      	; 0x596 <__stop_program>
