{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 05:17:29 2017 " "Info: Processing started: Sun Sep 17 05:17:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_mario -c super_mario " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off super_mario -c super_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/clk_divider2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/clk_divider2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider_sound2-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider_sound2-Clk_Divider_architecture" {  } { { "sound/Clk_Divider2.vhd" "" { Text "Z:/new mario/sound/Clk_Divider2.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider_sound2 " "Info: Found entity 1: Clk_Divider_sound2" {  } { { "sound/Clk_Divider2.vhd" "" { Text "Z:/new mario/sound/Clk_Divider2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/clk_divider3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/clk_divider3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider_sound3-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider_sound3-Clk_Divider_architecture" {  } { { "sound/Clk_Divider3.vhd" "" { Text "Z:/new mario/sound/Clk_Divider3.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider_sound3 " "Info: Found entity 1: Clk_Divider_sound3" {  } { { "sound/Clk_Divider3.vhd" "" { Text "Z:/new mario/sound/Clk_Divider3.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/clk_divider4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/clk_divider4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider_sound4-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider_sound4-Clk_Divider_architecture" {  } { { "sound/Clk_Divider4.vhd" "" { Text "Z:/new mario/sound/Clk_Divider4.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider_sound4 " "Info: Found entity 1: Clk_Divider_sound4" {  } { { "sound/Clk_Divider4.vhd" "" { Text "Z:/new mario/sound/Clk_Divider4.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_move_temp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_move_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_MOVE_temp-behav " "Info: Found design unit 1: BOMB_MOVE_temp-behav" {  } { { "VGA/BOMB_MOVE_temp.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_temp.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_MOVE_temp " "Info: Found entity 1: BOMB_MOVE_temp" {  } { { "VGA/BOMB_MOVE_temp.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_temp.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_object_temp.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_object_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_object_temp-behav " "Info: Found design unit 1: BOMB_object_temp-behav" {  } { { "VGA/BOMB_object_temp.vhd" "" { Text "Z:/new mario/VGA/BOMB_object_temp.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_object_temp " "Info: Found entity 1: BOMB_object_temp" {  } { { "VGA/BOMB_object_temp.vhd" "" { Text "Z:/new mario/VGA/BOMB_object_temp.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/bombtabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/bombtabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bombTableTC-arch " "Info: Found design unit 1: bombTableTC-arch" {  } { { "sound/bombTableTC.vhd" "" { Text "Z:/new mario/sound/bombTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bombTableTC " "Info: Found entity 1: bombTableTC" {  } { { "sound/bombTableTC.vhd" "" { Text "Z:/new mario/sound/bombTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/cointabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/cointabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coinTableTC-arch " "Info: Found design unit 1: coinTableTC-arch" {  } { { "sound/coinTableTC.vhd" "" { Text "Z:/new mario/sound/coinTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coinTableTC " "Info: Found entity 1: coinTableTC" {  } { { "sound/coinTableTC.vhd" "" { Text "Z:/new mario/sound/coinTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/jumptabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/jumptabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 jumpTableTC-arch " "Info: Found design unit 1: jumpTableTC-arch" {  } { { "sound/jumpTableTC.vhd" "" { Text "Z:/new mario/sound/jumpTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 jumpTableTC " "Info: Found entity 1: jumpTableTC" {  } { { "sound/jumpTableTC.vhd" "" { Text "Z:/new mario/sound/jumpTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/obstacletabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/obstacletabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 obstacleTableTC-arch " "Info: Found design unit 1: obstacleTableTC-arch" {  } { { "sound/obstacleTableTC.vhd" "" { Text "Z:/new mario/sound/obstacleTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 obstacleTableTC " "Info: Found entity 1: obstacleTableTC" {  } { { "sound/obstacleTableTC.vhd" "" { Text "Z:/new mario/sound/obstacleTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/step2_draw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/step2_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step2_draw-behav " "Info: Found design unit 1: step2_draw-behav" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 step2_draw " "Info: Found entity 1: step2_draw" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/step2_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/step2_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step2_MOVE-behav " "Info: Found design unit 1: step2_MOVE-behav" {  } { { "VGA/step2_move.vhd" "" { Text "Z:/new mario/VGA/step2_move.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 step2_MOVE " "Info: Found entity 1: step2_MOVE" {  } { { "VGA/step2_move.vhd" "" { Text "Z:/new mario/VGA/step2_move.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/step2envelop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/step2envelop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step2Envelop-behav " "Info: Found design unit 1: step2Envelop-behav" {  } { { "VGA/step2Envelop.vhd" "" { Text "Z:/new mario/VGA/step2Envelop.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 step2Envelop " "Info: Found entity 1: step2Envelop" {  } { { "VGA/step2Envelop.vhd" "" { Text "Z:/new mario/VGA/step2Envelop.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/game_over_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/game_over_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_object-behav " "Info: Found design unit 1: game_over_object-behav" {  } { { "VGA/game_over_object.vhd" "" { Text "Z:/new mario/VGA/game_over_object.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game_over_object " "Info: Found entity 1: game_over_object" {  } { { "VGA/game_over_object.vhd" "" { Text "Z:/new mario/VGA/game_over_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/game_over_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/game_over_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 game_over_MOVE-behav " "Info: Found design unit 1: game_over_MOVE-behav" {  } { { "VGA/game_over_MOVE.vhd" "" { Text "Z:/new mario/VGA/game_over_MOVE.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 game_over_MOVE " "Info: Found entity 1: game_over_MOVE" {  } { { "VGA/game_over_MOVE.vhd" "" { Text "Z:/new mario/VGA/game_over_MOVE.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/score_invert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/score_invert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_invert-Clk_Divider_architecture " "Info: Found design unit 1: score_invert-Clk_Divider_architecture" {  } { { "VGA/score_invert.vhd" "" { Text "Z:/new mario/VGA/score_invert.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 score_invert " "Info: Found entity 1: score_invert" {  } { { "VGA/score_invert.vhd" "" { Text "Z:/new mario/VGA/score_invert.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/coin_random.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file random/coin_random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coin_random-behav " "Info: Found design unit 1: coin_random-behav" {  } { { "random/coin_random.vhd" "" { Text "Z:/new mario/random/coin_random.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coin_random " "Info: Found entity 1: coin_random" {  } { { "random/coin_random.vhd" "" { Text "Z:/new mario/random/coin_random.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/smileyface_object2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/smileyface_object2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smileyface_object2-behav " "Info: Found design unit 1: smileyface_object2-behav" {  } { { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 smileyface_object2 " "Info: Found entity 1: smileyface_object2" {  } { { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/running.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/running.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 running-behav " "Info: Found design unit 1: running-behav" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 running " "Info: Found entity 1: running" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_move_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_move_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_MOVE_3-behav " "Info: Found design unit 1: BOMB_MOVE_3-behav" {  } { { "VGA/BOMB_MOVE_3.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_3.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_MOVE_3 " "Info: Found entity 1: BOMB_MOVE_3" {  } { { "VGA/BOMB_MOVE_3.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_3.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_object_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_object_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_object_3-behav " "Info: Found design unit 1: BOMB_object_3-behav" {  } { { "VGA/BOMB_object_3.vhd" "" { Text "Z:/new mario/VGA/BOMB_object_3.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_object_3 " "Info: Found entity 1: BOMB_object_3" {  } { { "VGA/BOMB_object_3.vhd" "" { Text "Z:/new mario/VGA/BOMB_object_3.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_object_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_object_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_object_2-behav " "Info: Found design unit 1: BOMB_object_2-behav" {  } { { "VGA/BOMB_object_2.vhd" "" { Text "Z:/new mario/VGA/BOMB_object_2.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_object_2 " "Info: Found entity 1: BOMB_object_2" {  } { { "VGA/BOMB_object_2.vhd" "" { Text "Z:/new mario/VGA/BOMB_object_2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_move_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_move_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_MOVE_2-behav " "Info: Found design unit 1: BOMB_MOVE_2-behav" {  } { { "VGA/BOMB_MOVE_2.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_2.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_MOVE_2 " "Info: Found entity 1: BOMB_MOVE_2" {  } { { "VGA/BOMB_MOVE_2.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_2.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/mss_basic.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sound/mss_basic.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_BASIC " "Info: Found entity 1: MSS_BASIC" {  } { { "sound/MSS_BASIC.bdf" "" { Schematic "Z:/new mario/sound/MSS_BASIC.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/mss_dr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sound/mss_dr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_dr " "Info: Found entity 1: MSS_dr" {  } { { "sound/MSS_dr.bdf" "" { Schematic "Z:/new mario/sound/MSS_dr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/mss_one.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sound/mss_one.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_ONE " "Info: Found entity 1: MSS_ONE" {  } { { "sound/MSS_ONE.bdf" "" { Schematic "Z:/new mario/sound/MSS_ONE.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/dpram.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Info: Found design unit 1: dpram-SYN" {  } { { "sound/DPRAM.vhd" "" { Text "Z:/new mario/sound/DPRAM.vhd" 57 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DPRAM " "Info: Found entity 1: DPRAM" {  } { { "sound/DPRAM.vhd" "" { Text "Z:/new mario/sound/DPRAM.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/clk_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider_sound-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider_sound-Clk_Divider_architecture" {  } { { "sound/Clk_Divider.vhd" "" { Text "Z:/new mario/sound/Clk_Divider.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider_sound " "Info: Found entity 1: Clk_Divider_sound" {  } { { "sound/Clk_Divider.vhd" "" { Text "Z:/new mario/sound/Clk_Divider.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/exchangesignedinttooffsetbinary.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/exchangesignedinttooffsetbinary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 exchangeSignedIntToOffSetBinary-arc_exchangeSignedIntToOffSetBinary " "Info: Found design unit 1: exchangeSignedIntToOffSetBinary-arc_exchangeSignedIntToOffSetBinary" {  } { { "sound/exchangeSignedIntToOffSetBinary.vhd" "" { Text "Z:/new mario/sound/exchangeSignedIntToOffSetBinary.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 exchangeSignedIntToOffSetBinary " "Info: Found entity 1: exchangeSignedIntToOffSetBinary" {  } { { "sound/exchangeSignedIntToOffSetBinary.vhd" "" { Text "Z:/new mario/sound/exchangeSignedIntToOffSetBinary.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/lpm_counter1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/lpm_counter1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter1-SYN " "Info: Found design unit 1: lpm_counter1-SYN" {  } { { "sound/lpm_counter1.vhd" "" { Text "Z:/new mario/sound/lpm_counter1.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter1 " "Info: Found entity 1: lpm_counter1" {  } { { "sound/lpm_counter1.vhd" "" { Text "Z:/new mario/sound/lpm_counter1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/mss_core.edf 4 4 " "Info: Found 4 design units, including 4 entities, in source file sound/mss_core.edf" { { "Info" "ISGN_ENTITY_NAME" "1 modgen_counter_8_0 " "Info: Found entity 1: modgen_counter_8_0" {  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 67 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 MSS_Core " "Info: Found entity 2: MSS_Core" {  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 2222 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 P_DAC_Interface " "Info: Found entity 3: P_DAC_Interface" {  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 288 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 S_DAC_Interface " "Info: Found entity 4: S_DAC_Interface" {  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 923 9 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/mss_xtrct.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sound/mss_xtrct.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MSS_XTRCT " "Info: Found entity 1: MSS_XTRCT" {  } { { "sound/MSS_XTRCT.bdf" "" { Schematic "Z:/new mario/sound/MSS_XTRCT.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/signal_gen.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sound/signal_gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Signal_gen " "Info: Found entity 1: Signal_gen" {  } { { "sound/Signal_gen.bdf" "" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sound/sintabletc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sound/sintabletc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SinTableTC-arch " "Info: Found design unit 1: SinTableTC-arch" {  } { { "sound/SinTableTC.vhd" "" { Text "Z:/new mario/sound/SinTableTC.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SinTableTC " "Info: Found entity 1: SinTableTC" {  } { { "sound/SinTableTC.vhd" "" { Text "Z:/new mario/sound/SinTableTC.vhd" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/new_random.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file random/new_random.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 new_random-behav " "Info: Found design unit 1: new_random-behav" {  } { { "random/new_random.vhd" "" { Text "Z:/new mario/random/new_random.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 new_random " "Info: Found entity 1: new_random" {  } { { "random/new_random.vhd" "" { Text "Z:/new mario/random/new_random.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/invert_to_int.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file random/invert_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 invert_to_int-behav " "Info: Found design unit 1: invert_to_int-behav" {  } { { "random/invert_to_int.vhd" "" { Text "Z:/new mario/random/invert_to_int.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 invert_to_int " "Info: Found entity 1: invert_to_int" {  } { { "random/invert_to_int.vhd" "" { Text "Z:/new mario/random/invert_to_int.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/step_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/step_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_MOVE-behav " "Info: Found design unit 1: step_MOVE-behav" {  } { { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 step_MOVE " "Info: Found entity 1: step_MOVE" {  } { { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/step_draw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/step_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 step_draw-behav " "Info: Found design unit 1: step_draw-behav" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 29 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 step_draw " "Info: Found entity 1: step_draw" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/back_ground_clk_divider.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/back_ground_clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clk_Divider-Clk_Divider_architecture " "Info: Found design unit 1: Clk_Divider-Clk_Divider_architecture" {  } { { "VGA/back_ground_Clk_Divider.vhd" "" { Text "Z:/new mario/VGA/back_ground_Clk_Divider.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Clk_Divider " "Info: Found entity 1: Clk_Divider" {  } { { "VGA/back_ground_Clk_Divider.vhd" "" { Text "Z:/new mario/VGA/back_ground_Clk_Divider.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/back_ground_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/back_ground_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_move-behav " "Info: Found design unit 1: back_ground_move-behav" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 22 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_move " "Info: Found entity 1: back_ground_move" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/back_ground_draw.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/back_ground_draw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 back_ground_draw-behav " "Info: Found design unit 1: back_ground_draw-behav" {  } { { "VGA/back_ground_draw.vhd" "" { Text "Z:/new mario/VGA/back_ground_draw.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 back_ground_draw " "Info: Found entity 1: back_ground_draw" {  } { { "VGA/back_ground_draw.vhd" "" { Text "Z:/new mario/VGA/back_ground_draw.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/misc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/misc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 misc-behav " "Info: Found design unit 1: misc-behav" {  } { { "VGA/misc.vhd" "" { Text "Z:/new mario/VGA/misc.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 misc " "Info: Found entity 1: misc" {  } { { "VGA/misc.vhd" "" { Text "Z:/new mario/VGA/misc.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/objects_mux.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/objects_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 objects_mux-behav " "Info: Found design unit 1: objects_mux-behav" {  } { { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 106 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 objects_mux " "Info: Found entity 1: objects_mux" {  } { { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/reset_delay.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/reset_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reset_Delay-behav " "Info: Found design unit 1: Reset_Delay-behav" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/new mario/VGA/Reset_Delay.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Info: Found entity 1: Reset_Delay" {  } { { "VGA/Reset_Delay.vhd" "" { Text "Z:/new mario/VGA/Reset_Delay.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/smileyface_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/smileyface_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smileyface_object-behav " "Info: Found design unit 1: smileyface_object-behav" {  } { { "VGA/smileyface_object.vhd" "" { Text "Z:/new mario/VGA/smileyface_object.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 smileyface_object " "Info: Found entity 1: smileyface_object" {  } { { "VGA/smileyface_object.vhd" "" { Text "Z:/new mario/VGA/smileyface_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/smileyfacemove.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/smileyfacemove.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 smileyfacemove-behav " "Info: Found design unit 1: smileyfacemove-behav" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 32 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 smileyfacemove " "Info: Found entity 1: smileyfacemove" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/timer.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer-behav " "Info: Found design unit 1: timer-behav" {  } { { "VGA/timer.vhd" "" { Text "Z:/new mario/VGA/timer.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timer " "Info: Found entity 1: timer" {  } { { "VGA/timer.vhd" "" { Text "Z:/new mario/VGA/timer.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/top_siftach.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga/top_siftach.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOP_SIFTACH " "Info: Found entity 1: TOP_SIFTACH" {  } { { "VGA/TOP_SIFTACH.bdf" "" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_audio_pll.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/vga_audio_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Audio_PLL-SYN " "Info: Found design unit 1: VGA_Audio_PLL-SYN" {  } { { "VGA/VGA_Audio_PLL.vhd" "" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 55 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Audio_PLL " "Info: Found entity 1: VGA_Audio_PLL" {  } { { "VGA/VGA_Audio_PLL.vhd" "" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/vga_controller.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Controller-behav " "Info: Found design unit 1: VGA_Controller-behav" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 30 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Controller " "Info: Found entity 1: VGA_Controller" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/bitrec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/bitrec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitrec-arc_bitrec " "Info: Found design unit 1: bitrec-arc_bitrec" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bitrec " "Info: Found entity 1: bitrec" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/byterec.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/byterec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byterec-arc_byterec " "Info: Found design unit 1: byterec-arc_byterec" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 31 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 byterec " "Info: Found entity 1: byterec" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/hexss.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/hexss.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexss-arc_hexss " "Info: Found design unit 1: hexss-arc_hexss" {  } { { "debug/hexss.vhd" "" { Text "Z:/new mario/debug/hexss.vhd" 8 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hexss " "Info: Found entity 1: hexss" {  } { { "debug/hexss.vhd" "" { Text "Z:/new mario/debug/hexss.vhd" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/insert.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/insert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 insert-behavior " "Info: Found design unit 1: insert-behavior" {  } { { "debug/insert.vhd" "" { Text "Z:/new mario/debug/insert.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 insert " "Info: Found entity 1: insert" {  } { { "debug/insert.vhd" "" { Text "Z:/new mario/debug/insert.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/kbd_final.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file debug/kbd_final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 KBD_final " "Info: Found entity 1: KBD_final" {  } { { "debug/KBD_final.bdf" "" { Schematic "Z:/new mario/debug/KBD_final.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/lpf.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/lpf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpf-arc_lpf " "Info: Found design unit 1: lpf-arc_lpf" {  } { { "debug/lpf.vhd" "" { Text "Z:/new mario/debug/lpf.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpf " "Info: Found entity 1: lpf" {  } { { "debug/lpf.vhd" "" { Text "Z:/new mario/debug/lpf.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/lpm_constant0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Info: Found design unit 1: lpm_constant0-SYN" {  } { { "debug/lpm_constant0.vhd" "" { Text "Z:/new mario/debug/lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Info: Found entity 1: lpm_constant0" {  } { { "debug/lpm_constant0.vhd" "" { Text "Z:/new mario/debug/lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/lpm_rom0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file debug/lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-SYN " "Info: Found design unit 1: lpm_rom0-SYN" {  } { { "debug/lpm_rom0.vhd" "" { Text "Z:/new mario/debug/lpm_rom0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Info: Found entity 1: lpm_rom0" {  } { { "debug/lpm_rom0.vhd" "" { Text "Z:/new mario/debug/lpm_rom0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debug/quad8reg.vhd 4 2 " "Info: Found 4 design units, including 2 entities, in source file debug/quad8reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg8-arc_reg8 " "Info: Found design unit 1: reg8-arc_reg8" {  } { { "debug/quad8reg.vhd" "" { Text "Z:/new mario/debug/quad8reg.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 quad8reg-arc_quad8reg " "Info: Found design unit 2: quad8reg-arc_quad8reg" {  } { { "debug/quad8reg.vhd" "" { Text "Z:/new mario/debug/quad8reg.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 reg8 " "Info: Found entity 1: reg8" {  } { { "debug/quad8reg.vhd" "" { Text "Z:/new mario/debug/quad8reg.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 quad8reg " "Info: Found entity 2: quad8reg" {  } { { "debug/quad8reg.vhd" "" { Text "Z:/new mario/debug/quad8reg.vhd" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_mario.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file super_mario.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 super_mario " "Info: Found entity 1: super_mario" {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_MOVE-behav " "Info: Found design unit 1: BOMB_MOVE-behav" {  } { { "VGA/BOMB_MOVE.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_MOVE " "Info: Found entity 1: BOMB_MOVE" {  } { { "VGA/BOMB_MOVE.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/bomb_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/bomb_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BOMB_object-behav " "Info: Found design unit 1: BOMB_object-behav" {  } { { "VGA/BOMB_object.vhd" "" { Text "Z:/new mario/VGA/BOMB_object.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 BOMB_object " "Info: Found entity 1: BOMB_object" {  } { { "VGA/BOMB_object.vhd" "" { Text "Z:/new mario/VGA/BOMB_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/coins_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/coins_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COINS_MOVE-behav " "Info: Found design unit 1: COINS_MOVE-behav" {  } { { "VGA/COINS_MOVE.vhd" "" { Text "Z:/new mario/VGA/COINS_MOVE.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COINS_MOVE " "Info: Found entity 1: COINS_MOVE" {  } { { "VGA/COINS_MOVE.vhd" "" { Text "Z:/new mario/VGA/COINS_MOVE.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/coins_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/coins_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COINS_object-behav " "Info: Found design unit 1: COINS_object-behav" {  } { { "VGA/COINS_object.vhd" "" { Text "Z:/new mario/VGA/COINS_object.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 COINS_object " "Info: Found entity 1: COINS_object" {  } { { "VGA/COINS_object.vhd" "" { Text "Z:/new mario/VGA/COINS_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "consts_pck.vhd 1 0 " "Info: Found 1 design units, including 0 entities, in source file consts_pck.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONSTS_PCK " "Info: Found design unit 1: CONSTS_PCK" {  } { { "consts_pck.vhd" "" { Text "Z:/new mario/consts_pck.vhd" 7 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/life_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/life_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_move-behav " "Info: Found design unit 1: life_move-behav" {  } { { "VGA/life_move.vhd" "" { Text "Z:/new mario/VGA/life_move.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 life_move " "Info: Found entity 1: life_move" {  } { { "VGA/life_move.vhd" "" { Text "Z:/new mario/VGA/life_move.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/life_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/life_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_object-behav " "Info: Found design unit 1: life_object-behav" {  } { { "VGA/life_object.vhd" "" { Text "Z:/new mario/VGA/life_object.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 life_object " "Info: Found entity 1: life_object" {  } { { "VGA/life_object.vhd" "" { Text "Z:/new mario/VGA/life_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/life_move1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/life_move1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_move1-behav " "Info: Found design unit 1: life_move1-behav" {  } { { "VGA/life_move1.vhd" "" { Text "Z:/new mario/VGA/life_move1.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 life_move1 " "Info: Found entity 1: life_move1" {  } { { "VGA/life_move1.vhd" "" { Text "Z:/new mario/VGA/life_move1.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/life_move2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/life_move2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_move2-behav " "Info: Found design unit 1: life_move2-behav" {  } { { "VGA/life_move2.vhd" "" { Text "Z:/new mario/VGA/life_move2.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 life_move2 " "Info: Found entity 1: life_move2" {  } { { "VGA/life_move2.vhd" "" { Text "Z:/new mario/VGA/life_move2.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/life_object1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/life_object1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_object1-behav " "Info: Found design unit 1: life_object1-behav" {  } { { "VGA/life_object1.vhd" "" { Text "Z:/new mario/VGA/life_object1.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 life_object1 " "Info: Found entity 1: life_object1" {  } { { "VGA/life_object1.vhd" "" { Text "Z:/new mario/VGA/life_object1.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/life_object2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/life_object2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 life_object2-behav " "Info: Found design unit 1: life_object2-behav" {  } { { "VGA/life_object2.vhd" "" { Text "Z:/new mario/VGA/life_object2.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 life_object2 " "Info: Found entity 1: life_object2" {  } { { "VGA/life_object2.vhd" "" { Text "Z:/new mario/VGA/life_object2.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/cloud_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/cloud_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cloud_move-behav " "Info: Found design unit 1: cloud_move-behav" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cloud_move " "Info: Found entity 1: cloud_move" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/cloud_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/cloud_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cloud_object-arch " "Info: Found design unit 1: cloud_object-arch" {  } { { "VGA/cloud_object.vhd" "" { Text "Z:/new mario/VGA/cloud_object.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cloud_object " "Info: Found entity 1: cloud_object" {  } { { "VGA/cloud_object.vhd" "" { Text "Z:/new mario/VGA/cloud_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub0-SYN " "Info: Found design unit 1: lpm_add_sub0-SYN" {  } { { "lpm_add_sub0.vhd" "" { Text "Z:/new mario/lpm_add_sub0.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub0 " "Info: Found entity 1: lpm_add_sub0" {  } { { "lpm_add_sub0.vhd" "" { Text "Z:/new mario/lpm_add_sub0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0temp-SYN " "Info: Found design unit 1: lpm_constant0temp-SYN" {  } { { "lpm_constant0.vhd" "" { Text "Z:/new mario/lpm_constant0.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0temp " "Info: Found entity 1: lpm_constant0temp" {  } { { "lpm_constant0.vhd" "" { Text "Z:/new mario/lpm_constant0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_add_sub1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_add_sub1-SYN " "Info: Found design unit 1: lpm_add_sub1-SYN" {  } { { "lpm_add_sub1.vhd" "" { Text "Z:/new mario/lpm_add_sub1.vhd" 52 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub1 " "Info: Found entity 1: lpm_add_sub1" {  } { { "lpm_add_sub1.vhd" "" { Text "Z:/new mario/lpm_add_sub1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/floor_draw_object.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/floor_draw_object.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 floor_draw_object-arch_FloorDraw " "Info: Found design unit 1: floor_draw_object-arch_FloorDraw" {  } { { "VGA/floor_draw_object.vhd" "" { Text "Z:/new mario/VGA/floor_draw_object.vhd" 21 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 floor_draw_object " "Info: Found entity 1: floor_draw_object" {  } { { "VGA/floor_draw_object.vhd" "" { Text "Z:/new mario/VGA/floor_draw_object.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/stepenvelop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/stepenvelop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepEnvelop-behav " "Info: Found design unit 1: stepEnvelop-behav" {  } { { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stepEnvelop " "Info: Found entity 1: stepEnvelop" {  } { { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Info: Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "Z:/new mario/lpm_constant1.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Info: Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "Z:/new mario/lpm_constant1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Info: Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "Z:/new mario/lpm_mux0.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Info: Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "Z:/new mario/lpm_mux0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_constant2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant2-SYN " "Info: Found design unit 1: lpm_constant2-SYN" {  } { { "lpm_constant2.vhd" "" { Text "Z:/new mario/lpm_constant2.vhd" 50 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant2 " "Info: Found entity 1: lpm_constant2" {  } { { "lpm_constant2.vhd" "" { Text "Z:/new mario/lpm_constant2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Info: Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "Z:/new mario/lpm_mux1.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Info: Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "Z:/new mario/lpm_mux1.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/stepq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/stepq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 stepQ-behav " "Info: Found design unit 1: stepQ-behav" {  } { { "VGA/stepQ.vhd" "" { Text "Z:/new mario/VGA/stepQ.vhd" 24 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 stepQ " "Info: Found entity 1: stepQ" {  } { { "VGA/stepQ.vhd" "" { Text "Z:/new mario/VGA/stepQ.vhd" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/coinq_move.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/coinq_move.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 coinQ_move-behav " "Info: Found design unit 1: coinQ_move-behav" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 coinQ_move " "Info: Found entity 1: coinQ_move" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random/random_modle.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file random/random_modle.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 random_modle " "Info: Found entity 1: random_modle" {  } { { "random/random_modle.bdf" "" { Schematic "Z:/new mario/random/random_modle.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/change_location.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/change_location.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 change_location-behav " "Info: Found design unit 1: change_location-behav" {  } { { "VGA/change_location.vhd" "" { Text "Z:/new mario/VGA/change_location.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 change_location " "Info: Found entity 1: change_location" {  } { { "VGA/change_location.vhd" "" { Text "Z:/new mario/VGA/change_location.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/mux_draw_cloud.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/mux_draw_cloud.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_draw_cloud-behav " "Info: Found design unit 1: mux_draw_cloud-behav" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 mux_draw_cloud " "Info: Found entity 1: mux_draw_cloud" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga/changelocationobject.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file vga/changelocationobject.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 changeLocationObject-behav " "Info: Found design unit 1: changeLocationObject-behav" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 27 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 changeLocationObject " "Info: Found entity 1: changeLocationObject" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Info: Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "Z:/new mario/lpm_counter0.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Info: Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "Z:/new mario/lpm_counter0.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "super_mario " "Info: Elaborating entity \"super_mario\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PINS_OVERLAP_WARNING" "light_like_a_feg " "Warning: Pin \"light_like_a_feg\" overlaps another pin, block, or symbol" {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 232 960 1136 248 "light_like_a_feg" "" } } } }  } 0 0 "Pin \"%1!s!\" overlaps another pin, block, or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KBD_final KBD_final:inst1 " "Info: Elaborating entity \"KBD_final\" for hierarchy \"KBD_final:inst1\"" {  } { { "super_mario.bdf" "inst1" { Schematic "Z:/new mario/super_mario.bdf" { { 64 104 264 224 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byterec KBD_final:inst1\|byterec:inst2 " "Info: Elaborating entity \"byterec\" for hierarchy \"KBD_final:inst1\|byterec:inst2\"" {  } { { "debug/KBD_final.bdf" "inst2" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 0 1120 1272 160 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_make byterec.vhd(181) " "Warning (10492): VHDL Process Statement warning at byterec.vhd(181): signal \"s_make\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din byterec.vhd(182) " "Warning (10492): VHDL Process Statement warning at byterec.vhd(182): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_break byterec.vhd(189) " "Warning (10492): VHDL Process Statement warning at byterec.vhd(189): signal \"s_break\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 189 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "din byterec.vhd(190) " "Warning (10492): VHDL Process Statement warning at byterec.vhd(190): signal \"din\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 190 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "jump byterec.vhd(86) " "Warning (10631): VHDL Process Statement warning at byterec.vhd(86): inferring latch(es) for signal or variable \"jump\", which holds its previous value in one or more paths through the process" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "move_right byterec.vhd(86) " "Warning (10631): VHDL Process Statement warning at byterec.vhd(86): inferring latch(es) for signal or variable \"move_right\", which holds its previous value in one or more paths through the process" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "move_left byterec.vhd(86) " "Warning (10631): VHDL Process Statement warning at byterec.vhd(86): inferring latch(es) for signal or variable \"move_left\", which holds its previous value in one or more paths through the process" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 86 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_left byterec.vhd(86) " "Info (10041): Inferred latch for \"move_left\" at byterec.vhd(86)" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "move_right byterec.vhd(86) " "Info (10041): Inferred latch for \"move_right\" at byterec.vhd(86)" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "jump byterec.vhd(86) " "Info (10041): Inferred latch for \"jump\" at byterec.vhd(86)" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitrec KBD_final:inst1\|bitrec:inst8 " "Info: Elaborating entity \"bitrec\" for hierarchy \"KBD_final:inst1\|bitrec:inst8\"" {  } { { "debug/KBD_final.bdf" "inst8" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 48 920 1056 176 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpf KBD_final:inst1\|lpf:inst " "Info: Elaborating entity \"lpf\" for hierarchy \"KBD_final:inst1\|lpf:inst\"" {  } { { "debug/KBD_final.bdf" "inst" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 152 632 728 248 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "insert KBD_final:inst1\|insert:inst9 " "Info: Elaborating entity \"insert\" for hierarchy \"KBD_final:inst1\|insert:inst9\"" {  } { { "debug/KBD_final.bdf" "inst9" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 304 1360 1512 464 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 KBD_final:inst1\|lpm_constant0:inst14 " "Info: Elaborating entity \"lpm_constant0\" for hierarchy \"KBD_final:inst1\|lpm_constant0:inst14\"" {  } { { "debug/KBD_final.bdf" "inst14" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 360 664 760 408 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\"" {  } { { "debug/lpm_constant0.vhd" "lpm_constant_component" { Text "Z:/new mario/debug/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\"" {  } { { "debug/lpm_constant0.vhd" "" { Text "Z:/new mario/debug/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 119 " "Info: Parameter \"lpm_cvalue\" = \"119\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "debug/lpm_constant0.vhd" "" { Text "Z:/new mario/debug/lpm_constant0.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_constant_ji8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_constant_ji8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant_ji8 " "Info: Found entity 1: lpm_constant_ji8" {  } { { "db/lpm_constant_ji8.tdf" "" { Text "Z:/new mario/db/lpm_constant_ji8.tdf" 25 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant_ji8 KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag " "Info: Elaborating entity \"lpm_constant_ji8\" for hierarchy \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\"" {  } { { "lpm_constant.tdf" "ag" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_constant.tdf" 45 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ji8.tdf" "mgl_prim1" { Text "Z:/new mario/db/lpm_constant_ji8.tdf" 30 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Elaborated megafunction instantiation \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1\"" {  } { { "db/lpm_constant_ji8.tdf" "" { Text "Z:/new mario/db/lpm_constant_ji8.tdf" 30 2 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1 " "Info: Instantiated megafunction \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 001110111 " "Info: Parameter \"CVALUE\" = \"001110111\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 0 " "Info: Parameter \"IS_DATA_IN_RAM\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 0 " "Info: Parameter \"IS_READABLE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Info: Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 1 " "Info: Parameter \"NUMWORDS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 4 " "Info: Parameter \"SHIFT_COUNT_BITS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 9 " "Info: Parameter \"WIDTH_WORD\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 1 " "Info: Parameter \"WIDTHAD\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "db/lpm_constant_ji8.tdf" "" { Text "Z:/new mario/db/lpm_constant_ji8.tdf" 30 2 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr " "Info: Elaborating entity \"sld_rom_sr\" for hierarchy \"KBD_final:inst1\|lpm_constant0:inst14\|lpm_constant:lpm_constant_component\|lpm_constant_ji8:ag\|sld_mod_ram_rom:mgl_prim1\|sld_rom_sr:\\constant_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\constant_logic_gen:no_name_gen:info_rom_sr" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 309 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 KBD_final:inst1\|lpm_mux1:inst7 " "Info: Elaborating entity \"lpm_mux1\" for hierarchy \"KBD_final:inst1\|lpm_mux1:inst7\"" {  } { { "debug/KBD_final.bdf" "inst7" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 72 1544 1680 152 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component " "Info: Elaborating entity \"LPM_MUX\" for hierarchy \"KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "lpm_mux_component" { Text "Z:/new mario/lpm_mux1.vhd" 89 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component " "Info: Elaborated megafunction instantiation \"KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component\"" {  } { { "lpm_mux1.vhd" "" { Text "Z:/new mario/lpm_mux1.vhd" 89 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component " "Info: Instantiated megafunction \"KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Info: Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Info: Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Info: Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Info: Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Info: Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_mux1.vhd" "" { Text "Z:/new mario/lpm_mux1.vhd" 89 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_83e.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_83e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_83e " "Info: Found entity 1: mux_83e" {  } { { "db/mux_83e.tdf" "" { Text "Z:/new mario/db/mux_83e.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_83e KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component\|mux_83e:auto_generated " "Info: Elaborating entity \"mux_83e\" for hierarchy \"KBD_final:inst1\|lpm_mux1:inst7\|LPM_MUX:lpm_mux_component\|mux_83e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant2 KBD_final:inst1\|lpm_constant2:inst6 " "Info: Elaborating entity \"lpm_constant2\" for hierarchy \"KBD_final:inst1\|lpm_constant2:inst6\"" {  } { { "debug/KBD_final.bdf" "inst6" { Schematic "Z:/new mario/debug/KBD_final.bdf" { { 144 1336 1432 192 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant KBD_final:inst1\|lpm_constant2:inst6\|lpm_constant:lpm_constant_component " "Info: Elaborating entity \"lpm_constant\" for hierarchy \"KBD_final:inst1\|lpm_constant2:inst6\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant2.vhd" "lpm_constant_component" { Text "Z:/new mario/lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "KBD_final:inst1\|lpm_constant2:inst6\|lpm_constant:lpm_constant_component " "Info: Elaborated megafunction instantiation \"KBD_final:inst1\|lpm_constant2:inst6\|lpm_constant:lpm_constant_component\"" {  } { { "lpm_constant2.vhd" "" { Text "Z:/new mario/lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "KBD_final:inst1\|lpm_constant2:inst6\|lpm_constant:lpm_constant_component " "Info: Instantiated megafunction \"KBD_final:inst1\|lpm_constant2:inst6\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 29 " "Info: Parameter \"lpm_cvalue\" = \"29\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Info: Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_constant2.vhd" "" { Text "Z:/new mario/lpm_constant2.vhd" 71 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOP_SIFTACH TOP_SIFTACH:inst " "Info: Elaborating entity \"TOP_SIFTACH\" for hierarchy \"TOP_SIFTACH:inst\"" {  } { { "super_mario.bdf" "inst" { Schematic "Z:/new mario/super_mario.bdf" { { 8 616 848 328 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "back_ground_move inst10 " "Warning: Block or symbol \"back_ground_move\" of instance \"inst10\" overlaps another block or symbol" {  } { { "VGA/TOP_SIFTACH.bdf" "" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 504 552 760 664 "inst10" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "step_draw inst13 " "Warning: Block or symbol \"step_draw\" of instance \"inst13\" overlaps another block or symbol" {  } { { "VGA/TOP_SIFTACH.bdf" "" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1072 1088 1336 1264 "inst13" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "cloud_object inst43 " "Warning: Block or symbol \"cloud_object\" of instance \"inst43\" overlaps another block or symbol" {  } { { "VGA/TOP_SIFTACH.bdf" "" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3496 2920 3160 3656 "inst43" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Controller TOP_SIFTACH:inst\|VGA_Controller:inst6 " "Info: Elaborating entity \"VGA_Controller\" for hierarchy \"TOP_SIFTACH:inst\|VGA_Controller:inst6\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst6" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 176 1568 1760 400 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "oAddress VGA_Controller.vhd(136) " "Warning (10631): VHDL Process Statement warning at VGA_Controller.vhd(136): inferring latch(es) for signal or variable \"oAddress\", which holds its previous value in one or more paths through the process" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[0\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[0\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[1\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[1\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[2\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[2\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[3\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[3\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[4\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[4\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[5\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[5\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[6\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[6\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[7\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[7\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[8\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[8\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[9\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[9\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[10\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[10\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[11\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[11\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[12\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[12\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[13\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[13\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[14\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[14\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[15\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[15\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[16\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[16\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[17\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[17\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[18\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[18\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "oAddress\[19\] VGA_Controller.vhd(136) " "Info (10041): Inferred latch for \"oAddress\[19\]\" at VGA_Controller.vhd(136)" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 136 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "misc TOP_SIFTACH:inst\|misc:inst " "Info: Elaborating entity \"misc\" for hierarchy \"TOP_SIFTACH:inst\|misc:inst\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 256 280 408 352 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK_t misc.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at misc.vhd(34): object \"VGA_CLK_t\" assigned a value but never read" {  } { { "VGA/misc.vhd" "" { Text "Z:/new mario/VGA/misc.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay TOP_SIFTACH:inst\|misc:inst\|Reset_Delay:r0 " "Info: Elaborating entity \"Reset_Delay\" for hierarchy \"TOP_SIFTACH:inst\|misc:inst\|Reset_Delay:r0\"" {  } { { "VGA/misc.vhd" "r0" { Text "Z:/new mario/VGA/misc.vhd" 42 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_Audio_PLL TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1 " "Info: Elaborating entity \"VGA_Audio_PLL\" for hierarchy \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\"" {  } { { "VGA/misc.vhd" "p1" { Text "Z:/new mario/VGA/misc.vhd" 49 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA/VGA_Audio_PLL.vhd" "altpll_component" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 154 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\"" {  } { { "VGA/VGA_Audio_PLL.vhd" "" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 154 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component " "Info: Instantiated megafunction \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Info: Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Info: Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Info: Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Info: Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Info: Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Info: Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Info: Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Info: Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Info: Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=VGA_Audio_PLL " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=VGA_Audio_PLL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NO_COMPENSATION " "Info: Parameter \"operation_mode\" = \"NO_COMPENSATION\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Info: Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Info: Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "VGA/VGA_Audio_PLL.vhd" "" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 154 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "objects_mux TOP_SIFTACH:inst\|objects_mux:inst56 " "Info: Elaborating entity \"objects_mux\" for hierarchy \"TOP_SIFTACH:inst\|objects_mux:inst56\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst56" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 432 1704 1968 1232 "inst56" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pipeC_s objects_mux.vhd(122) " "Warning (10036): Verilog HDL or VHDL warning at objects_mux.vhd(122): object \"pipeC_s\" assigned a value but never read" {  } { { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 122 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "running TOP_SIFTACH:inst\|running:inst27 " "Info: Elaborating entity \"running\" for hierarchy \"TOP_SIFTACH:inst\|running:inst27\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst27" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { -88 1496 1720 136 "inst27" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetN running.vhd(45) " "Warning (10492): VHDL Process Statement warning at running.vhd(45): signal \"resetN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RGB1 running.vhd(47) " "Warning (10492): VHDL Process Statement warning at running.vhd(47): signal \"RGB1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "draw_1 running.vhd(48) " "Warning (10492): VHDL Process Statement warning at running.vhd(48): signal \"draw_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyfacemove TOP_SIFTACH:inst\|smileyfacemove:inst7 " "Info: Elaborating entity \"smileyfacemove\" for hierarchy \"TOP_SIFTACH:inst\|smileyfacemove:inst7\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst7" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 288 712 968 512 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter smileyfacemove.vhd(48) " "Warning (10036): Verilog HDL or VHDL warning at smileyfacemove.vhd(48): object \"counter\" assigned a value but never read" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "first_location_y smileyfacemove.vhd(71) " "Warning (10492): VHDL Process Statement warning at smileyfacemove.vhd(71): signal \"first_location_y\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state smileyfacemove.vhd(293) " "Warning (10492): VHDL Process Statement warning at smileyfacemove.vhd(293): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 293 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "jumping smileyfacemove.vhd(294) " "Warning (10492): VHDL Process Statement warning at smileyfacemove.vhd(294): signal \"jumping\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 294 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ObjectStartX_t smileyfacemove.vhd(60) " "Warning (10631): VHDL Process Statement warning at smileyfacemove.vhd(60): inferring latch(es) for signal or variable \"ObjectStartX_t\", which holds its previous value in one or more paths through the process" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 60 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX_t\[0\] smileyfacemove.vhd(60) " "Info (10041): Inferred latch for \"ObjectStartX_t\[0\]\" at smileyfacemove.vhd(60)" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer TOP_SIFTACH:inst\|timer:inst1 " "Info: Elaborating entity \"timer\" for hierarchy \"TOP_SIFTACH:inst\|timer:inst1\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst1" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 256 472 624 352 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_MOVE TOP_SIFTACH:inst\|step_MOVE:inst14 " "Info: Elaborating entity \"step_MOVE\" for hierarchy \"TOP_SIFTACH:inst\|step_MOVE:inst14\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst14" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1144 768 984 1304 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state step_move.vhd(83) " "Warning (10492): VHDL Process Statement warning at step_move.vhd(83): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_object TOP_SIFTACH:inst\|smileyface_object:inst9 " "Info: Elaborating entity \"smileyface_object\" for hierarchy \"TOP_SIFTACH:inst\|smileyface_object:inst9\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst9" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 256 1112 1344 416 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "smileyface_object2 TOP_SIFTACH:inst\|smileyface_object2:inst25 " "Info: Elaborating entity \"smileyface_object2\" for hierarchy \"TOP_SIFTACH:inst\|smileyface_object2:inst25\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst25" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { -16 1096 1328 144 "inst25" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ObjectStartX_d smileyface_object2.vhd(168) " "Warning (10036): Verilog HDL or VHDL warning at smileyface_object2.vhd(168): object \"ObjectStartX_d\" assigned a value but never read" {  } { { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_object TOP_SIFTACH:inst\|BOMB_object:inst17 " "Info: Elaborating entity \"BOMB_object\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_object:inst17\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst17" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2688 880 1120 2848 "inst17" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_MOVE TOP_SIFTACH:inst\|BOMB_MOVE:inst8 " "Info: Elaborating entity \"BOMB_MOVE\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_MOVE:inst8\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst8" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2752 584 800 2976 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state BOMB_MOVE.vhd(90) " "Warning (10492): VHDL Process Statement warning at BOMB_MOVE.vhd(90): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/BOMB_MOVE.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COINS_object TOP_SIFTACH:inst\|COINS_object:inst3 " "Info: Elaborating entity \"COINS_object\" for hierarchy \"TOP_SIFTACH:inst\|COINS_object:inst3\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst3" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2000 2520 2760 2160 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "changeLocationObject TOP_SIFTACH:inst\|changeLocationObject:inst64 " "Info: Elaborating entity \"changeLocationObject\" for hierarchy \"TOP_SIFTACH:inst\|changeLocationObject:inst64\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst64" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2112 2064 2352 2304 "inst64" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "present_state changeLocationObject.vhd(30) " "Warning (10036): Verilog HDL or VHDL warning at changeLocationObject.vhd(30): object \"present_state\" assigned a value but never read" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "next_state changeLocationObject.vhd(30) " "Warning (10541): VHDL Signal Declaration warning at changeLocationObject.vhd(30): used implicit default value for signal \"next_state\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "counter changeLocationObject.vhd(31) " "Warning (10036): Verilog HDL or VHDL warning at changeLocationObject.vhd(31): object \"counter\" assigned a value but never read" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartY_in changeLocationObject.vhd(47) " "Warning (10492): VHDL Process Statement warning at changeLocationObject.vhd(47): signal \"ObjectStartY_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartY_in changeLocationObject.vhd(48) " "Warning (10492): VHDL Process Statement warning at changeLocationObject.vhd(48): signal \"ObjectStartY_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartX_in changeLocationObject.vhd(49) " "Warning (10492): VHDL Process Statement warning at changeLocationObject.vhd(49): signal \"ObjectStartX_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 49 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartY_in changeLocationObject.vhd(50) " "Warning (10492): VHDL Process Statement warning at changeLocationObject.vhd(50): signal \"ObjectStartY_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 50 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartX_in changeLocationObject.vhd(51) " "Warning (10492): VHDL Process Statement warning at changeLocationObject.vhd(51): signal \"ObjectStartX_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartY_in changeLocationObject.vhd(52) " "Warning (10492): VHDL Process Statement warning at changeLocationObject.vhd(52): signal \"ObjectStartY_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 52 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COINS_MOVE TOP_SIFTACH:inst\|COINS_MOVE:inst62 " "Info: Elaborating entity \"COINS_MOVE\" for hierarchy \"TOP_SIFTACH:inst\|COINS_MOVE:inst62\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst62" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2128 1624 1840 2320 "inst62" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state COINS_MOVE.vhd(93) " "Warning (10492): VHDL Process Statement warning at COINS_MOVE.vhd(93): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/COINS_MOVE.vhd" "" { Text "Z:/new mario/VGA/COINS_MOVE.vhd" 93 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinQ_move TOP_SIFTACH:inst\|coinQ_move:inst49 " "Info: Elaborating entity \"coinQ_move\" for hierarchy \"TOP_SIFTACH:inst\|coinQ_move:inst49\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst49" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1648 856 1120 1808 "inst49" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obstcale_location coinQ_move.vhd(46) " "Warning (10492): VHDL Process Statement warning at coinQ_move.vhd(46): signal \"obstcale_location\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "obstcale_hight coinQ_move.vhd(47) " "Warning (10492): VHDL Process Statement warning at coinQ_move.vhd(47): signal \"obstcale_hight\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step_draw TOP_SIFTACH:inst\|step_draw:inst13 " "Info: Elaborating entity \"step_draw\" for hierarchy \"TOP_SIFTACH:inst\|step_draw:inst13\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst13" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1072 1088 1336 1264 "inst13" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oCoord_X step_draw.vhd(45) " "Warning (10492): VHDL Process Statement warning at step_draw.vhd(45): signal \"oCoord_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_x step_draw.vhd(45) " "Warning (10492): VHDL Process Statement warning at step_draw.vhd(45): signal \"in_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mVGA_R step_draw.vhd(43) " "Warning (10631): VHDL Process Statement warning at step_draw.vhd(43): inferring latch(es) for signal or variable \"mVGA_R\", which holds its previous value in one or more paths through the process" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mVGA_G step_draw.vhd(43) " "Warning (10631): VHDL Process Statement warning at step_draw.vhd(43): inferring latch(es) for signal or variable \"mVGA_G\", which holds its previous value in one or more paths through the process" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mVGA_B step_draw.vhd(43) " "Warning (10631): VHDL Process Statement warning at step_draw.vhd(43): inferring latch(es) for signal or variable \"mVGA_B\", which holds its previous value in one or more paths through the process" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_B\[0\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_B\[0\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_B\[1\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_B\[1\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[0\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_G\[0\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[1\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_G\[1\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[2\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_G\[2\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[0\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_R\[0\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[1\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_R\[1\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[2\] step_draw.vhd(43) " "Info (10041): Inferred latch for \"mVGA_R\[2\]\" at step_draw.vhd(43)" {  } { { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step2_draw TOP_SIFTACH:inst\|step2_draw:inst51 " "Info: Elaborating entity \"step2_draw\" for hierarchy \"TOP_SIFTACH:inst\|step2_draw:inst51\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst51" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2824 2880 3128 3016 "inst51" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "oCoord_X step2_draw.vhd(46) " "Warning (10492): VHDL Process Statement warning at step2_draw.vhd(46): signal \"oCoord_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_x step2_draw.vhd(46) " "Warning (10492): VHDL Process Statement warning at step2_draw.vhd(46): signal \"in_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 46 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mVGA_R step2_draw.vhd(44) " "Warning (10631): VHDL Process Statement warning at step2_draw.vhd(44): inferring latch(es) for signal or variable \"mVGA_R\", which holds its previous value in one or more paths through the process" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mVGA_G step2_draw.vhd(44) " "Warning (10631): VHDL Process Statement warning at step2_draw.vhd(44): inferring latch(es) for signal or variable \"mVGA_G\", which holds its previous value in one or more paths through the process" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mVGA_B step2_draw.vhd(44) " "Warning (10631): VHDL Process Statement warning at step2_draw.vhd(44): inferring latch(es) for signal or variable \"mVGA_B\", which holds its previous value in one or more paths through the process" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_B\[0\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_B\[0\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_B\[1\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_B\[1\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[0\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_G\[0\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[1\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_G\[1\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_G\[2\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_G\[2\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[0\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_R\[0\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[1\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_R\[1\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mVGA_R\[2\] step2_draw.vhd(44) " "Info (10041): Inferred latch for \"mVGA_R\[2\]\" at step2_draw.vhd(44)" {  } { { "VGA/step2_draw.vhd" "" { Text "Z:/new mario/VGA/step2_draw.vhd" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step2_MOVE TOP_SIFTACH:inst\|step2_MOVE:inst41 " "Info: Elaborating entity \"step2_MOVE\" for hierarchy \"TOP_SIFTACH:inst\|step2_MOVE:inst41\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst41" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2920 2480 2696 3080 "inst41" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state step2_move.vhd(83) " "Warning (10492): VHDL Process Statement warning at step2_move.vhd(83): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/step2_move.vhd" "" { Text "Z:/new mario/VGA/step2_move.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepEnvelop TOP_SIFTACH:inst\|stepEnvelop:inst28 " "Info: Elaborating entity \"stepEnvelop\" for hierarchy \"TOP_SIFTACH:inst\|stepEnvelop:inst28\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst28" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1256 1088 1328 1416 "inst28" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "step2Envelop TOP_SIFTACH:inst\|step2Envelop:inst52 " "Info: Elaborating entity \"step2Envelop\" for hierarchy \"TOP_SIFTACH:inst\|step2Envelop:inst52\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst52" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3048 2896 3136 3208 "inst52" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stepQ TOP_SIFTACH:inst\|stepQ:inst40 " "Info: Elaborating entity \"stepQ\" for hierarchy \"TOP_SIFTACH:inst\|stepQ:inst40\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst40" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1424 1088 1328 1584 "inst40" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_object TOP_SIFTACH:inst\|life_object:inst20 " "Info: Elaborating entity \"life_object\" for hierarchy \"TOP_SIFTACH:inst\|life_object:inst20\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst20" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1176 2016 2256 1336 "inst20" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_move TOP_SIFTACH:inst\|life_move:inst15 " "Info: Elaborating entity \"life_move\" for hierarchy \"TOP_SIFTACH:inst\|life_move:inst15\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst15" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1240 1632 1840 1368 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_object1 TOP_SIFTACH:inst\|life_object1:inst22 " "Info: Elaborating entity \"life_object1\" for hierarchy \"TOP_SIFTACH:inst\|life_object1:inst22\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst22" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1360 2016 2256 1520 "inst22" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_move1 TOP_SIFTACH:inst\|life_move1:inst21 " "Info: Elaborating entity \"life_move1\" for hierarchy \"TOP_SIFTACH:inst\|life_move1:inst21\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst21" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1424 1632 1840 1552 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_object2 TOP_SIFTACH:inst\|life_object2:inst24 " "Info: Elaborating entity \"life_object2\" for hierarchy \"TOP_SIFTACH:inst\|life_object2:inst24\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst24" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1552 2008 2248 1712 "inst24" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "life_move2 TOP_SIFTACH:inst\|life_move2:inst23 " "Info: Elaborating entity \"life_move2\" for hierarchy \"TOP_SIFTACH:inst\|life_move2:inst23\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst23" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1616 1632 1840 1744 "inst23" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "floor_draw_object TOP_SIFTACH:inst\|floor_draw_object:inst19 " "Info: Elaborating entity \"floor_draw_object\" for hierarchy \"TOP_SIFTACH:inst\|floor_draw_object:inst19\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst19" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2152 848 1064 2280 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_draw_cloud TOP_SIFTACH:inst\|mux_draw_cloud:inst48 " "Info: Elaborating entity \"mux_draw_cloud\" for hierarchy \"TOP_SIFTACH:inst\|mux_draw_cloud:inst48\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst48" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3432 3376 3536 3624 "inst48" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drawR1 mux_draw_cloud.vhd(28) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(28): signal \"drawR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drawR1 mux_draw_cloud.vhd(29) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(29): signal \"drawR1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RGB1 mux_draw_cloud.vhd(30) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(30): signal \"RGB1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 30 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drawR2 mux_draw_cloud.vhd(31) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(31): signal \"drawR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drawR2 mux_draw_cloud.vhd(32) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(32): signal \"drawR2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RGB2 mux_draw_cloud.vhd(33) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(33): signal \"RGB2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drawR3 mux_draw_cloud.vhd(34) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(34): signal \"drawR3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "drawR3 mux_draw_cloud.vhd(35) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(35): signal \"drawR3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RGB3 mux_draw_cloud.vhd(36) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(36): signal \"RGB3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "RGB1 mux_draw_cloud.vhd(39) " "Warning (10492): VHDL Process Statement warning at mux_draw_cloud.vhd(39): signal \"RGB1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/mux_draw_cloud.vhd" "" { Text "Z:/new mario/VGA/mux_draw_cloud.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cloud_object TOP_SIFTACH:inst\|cloud_object:inst32 " "Info: Elaborating entity \"cloud_object\" for hierarchy \"TOP_SIFTACH:inst\|cloud_object:inst32\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst32" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3328 2920 3160 3488 "inst32" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "change_location TOP_SIFTACH:inst\|change_location:inst46 " "Info: Elaborating entity \"change_location\" for hierarchy \"TOP_SIFTACH:inst\|change_location:inst46\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst46" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3392 2488 2776 3552 "inst46" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cloud_move TOP_SIFTACH:inst\|cloud_move:inst18 " "Info: Elaborating entity \"cloud_move\" for hierarchy \"TOP_SIFTACH:inst\|cloud_move:inst18\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst18" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3424 2144 2352 3552 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ObjectStartX_t cloud_move.vhd(32) " "Warning (10631): VHDL Process Statement warning at cloud_move.vhd(32): inferring latch(es) for signal or variable \"ObjectStartX_t\", which holds its previous value in one or more paths through the process" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ObjectStartY_t cloud_move.vhd(32) " "Warning (10631): VHDL Process Statement warning at cloud_move.vhd(32): inferring latch(es) for signal or variable \"ObjectStartY_t\", which holds its previous value in one or more paths through the process" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[0\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[0\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[1\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[1\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[2\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[2\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[3\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[3\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[4\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[4\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[5\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[5\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[6\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[6\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[7\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[7\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[8\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[8\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[9\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartY_t\[9\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartX_t\[0\] cloud_move.vhd(32) " "Info (10041): Inferred latch for \"ObjectStartX_t\[0\]\" at cloud_move.vhd(32)" {  } { { "VGA/cloud_move.vhd" "" { Text "Z:/new mario/VGA/cloud_move.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_object_2 TOP_SIFTACH:inst\|BOMB_object_2:inst29 " "Info: Elaborating entity \"BOMB_object_2\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_object_2:inst29\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst29" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2952 872 1112 3112 "inst29" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_MOVE_2 TOP_SIFTACH:inst\|BOMB_MOVE_2:inst11 " "Info: Elaborating entity \"BOMB_MOVE_2\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_MOVE_2:inst11\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst11" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3016 616 832 3240 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pressed BOMB_MOVE_2.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at BOMB_MOVE_2.vhd(34): object \"pressed\" assigned a value but never read" {  } { { "VGA/BOMB_MOVE_2.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_2.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state BOMB_MOVE_2.vhd(126) " "Warning (10492): VHDL Process Statement warning at BOMB_MOVE_2.vhd(126): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/BOMB_MOVE_2.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_2.vhd" 126 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_object_3 TOP_SIFTACH:inst\|BOMB_object_3:inst30 " "Info: Elaborating entity \"BOMB_object_3\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_object_3:inst30\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst30" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3184 880 1120 3344 "inst30" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_MOVE_3 TOP_SIFTACH:inst\|BOMB_MOVE_3:inst26 " "Info: Elaborating entity \"BOMB_MOVE_3\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_MOVE_3:inst26\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst26" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 3248 616 832 3472 "inst26" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pressed BOMB_MOVE_3.vhd(34) " "Warning (10036): Verilog HDL or VHDL warning at BOMB_MOVE_3.vhd(34): object \"pressed\" assigned a value but never read" {  } { { "VGA/BOMB_MOVE_3.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_3.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state BOMB_MOVE_3.vhd(132) " "Warning (10492): VHDL Process Statement warning at BOMB_MOVE_3.vhd(132): signal \"next_state\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/BOMB_MOVE_3.vhd" "" { Text "Z:/new mario/VGA/BOMB_MOVE_3.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BOMB_object_temp TOP_SIFTACH:inst\|BOMB_object_temp:inst33 " "Info: Elaborating entity \"BOMB_object_temp\" for hierarchy \"TOP_SIFTACH:inst\|BOMB_object_temp:inst33\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst33" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 1944 832 1072 2104 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_over_MOVE TOP_SIFTACH:inst\|game_over_MOVE:inst38 " "Info: Elaborating entity \"game_over_MOVE\" for hierarchy \"TOP_SIFTACH:inst\|game_over_MOVE:inst38\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst38" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 2008 576 768 2104 "inst38" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_draw TOP_SIFTACH:inst\|back_ground_draw:inst2 " "Info: Elaborating entity \"back_ground_draw\" for hierarchy \"TOP_SIFTACH:inst\|back_ground_draw:inst2\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst2" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 440 1064 1280 600 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "back_ground_move TOP_SIFTACH:inst\|back_ground_move:inst10 " "Info: Elaborating entity \"back_ground_move\" for hierarchy \"TOP_SIFTACH:inst\|back_ground_move:inst10\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst10" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 504 552 760 664 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ObjectStartX_t back_ground_move.vhd(47) " "Warning (10492): VHDL Process Statement warning at back_ground_move.vhd(47): signal \"ObjectStartX_t\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 47 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ObjectStartY_t back_ground_move.vhd(29) " "Warning (10631): VHDL Process Statement warning at back_ground_move.vhd(29): inferring latch(es) for signal or variable \"ObjectStartY_t\", which holds its previous value in one or more paths through the process" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[0\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[0\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[1\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[1\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[2\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[2\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[3\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[3\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[4\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[4\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[5\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[5\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[6\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[6\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[7\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[7\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[8\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[8\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ObjectStartY_t\[9\] back_ground_move.vhd(29) " "Info (10041): Inferred latch for \"ObjectStartY_t\[9\]\" at back_ground_move.vhd(29)" {  } { { "VGA/back_ground_move.vhd" "" { Text "Z:/new mario/VGA/back_ground_move.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider TOP_SIFTACH:inst\|Clk_Divider:inst12 " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"TOP_SIFTACH:inst\|Clk_Divider:inst12\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst12" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 472 288 416 568 "inst12" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexss TOP_SIFTACH:inst\|hexss:inst37 " "Info: Elaborating entity \"hexss\" for hierarchy \"TOP_SIFTACH:inst\|hexss:inst37\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst37" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 272 2424 2552 368 "inst37" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "score_invert TOP_SIFTACH:inst\|score_invert:inst34 " "Info: Elaborating entity \"score_invert\" for hierarchy \"TOP_SIFTACH:inst\|score_invert:inst34\"" {  } { { "VGA/TOP_SIFTACH.bdf" "inst34" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 272 2224 2424 368 "inst34" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_modle random_modle:inst4 " "Info: Elaborating entity \"random_modle\" for hierarchy \"random_modle:inst4\"" {  } { { "super_mario.bdf" "inst4" { Schematic "Z:/new mario/super_mario.bdf" { { 368 -72 160 496 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "new_random random_modle:inst4\|new_random:inst5 " "Info: Elaborating entity \"new_random\" for hierarchy \"random_modle:inst4\|new_random:inst5\"" {  } { { "random/random_modle.bdf" "inst5" { Schematic "Z:/new mario/random/random_modle.bdf" { { -168 352 512 -40 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetN new_random.vhd(34) " "Warning (10492): VHDL Process Statement warning at new_random.vhd(34): signal \"resetN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random/new_random.vhd" "" { Text "Z:/new mario/random/new_random.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coin_random random_modle:inst4\|coin_random:inst33 " "Info: Elaborating entity \"coin_random\" for hierarchy \"random_modle:inst4\|coin_random:inst33\"" {  } { { "random/random_modle.bdf" "inst33" { Schematic "Z:/new mario/random/random_modle.bdf" { { -16 344 504 112 "inst33" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetN coin_random.vhd(34) " "Warning (10492): VHDL Process Statement warning at coin_random.vhd(34): signal \"resetN\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "random/coin_random.vhd" "" { Text "Z:/new mario/random/coin_random.vhd" 34 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Signal_gen Signal_gen:inst2 " "Info: Elaborating entity \"Signal_gen\" for hierarchy \"Signal_gen:inst2\"" {  } { { "super_mario.bdf" "inst2" { Schematic "Z:/new mario/super_mario.bdf" { { 368 392 800 592 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WGDFX_PIN_IGNORED" "ADC_DATA_CHIP " "Warning: Pin \"ADC_DATA_CHIP\" not connected" {  } { { "sound/Signal_gen.bdf" "" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 240 32 200 256 "ADC_DATA_CHIP\[7..0\]" "" } } } }  } 0 0 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_XTRCT Signal_gen:inst2\|MSS_XTRCT:inst " "Info: Elaborating entity \"MSS_XTRCT\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\"" {  } { { "sound/Signal_gen.bdf" "inst" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 168 240 720 424 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MSS_Core Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst " "Info: Elaborating entity \"MSS_Core\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\"" {  } { { "sound/MSS_XTRCT.bdf" "inst" { Schematic "Z:/new mario/sound/MSS_XTRCT.bdf" { { 32 216 680 544 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modgen_counter_8_0 Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER " "Info: Elaborating entity \"modgen_counter_8_0\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|modgen_counter_8_0:U1_modgen_counter_PDAC_COUNTER\"" {  } { { "sound/MSS_Core.edf" "U1_modgen_counter_PDAC_COUNTER" { Text "Z:/new mario/sound/MSS_Core.edf" 2270 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_DAC_Interface Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3 " "Info: Elaborating entity \"P_DAC_Interface\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\"" {  } { { "sound/MSS_Core.edf" "U3" { Text "Z:/new mario/sound/MSS_Core.edf" 2268 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\"" {  } { { "sound/MSS_Core.edf" "U1_altsyncram_component" { Text "Z:/new mario/sound/MSS_Core.edf" 314 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Elaborated megafunction instantiation \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\"" {  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 314 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component " "Info: Instantiated megafunction \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file PDAC_conv_table.hex " "Info: Parameter \"init_file\" = \"PDAC_conv_table.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 314 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gp81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gp81 " "Info: Found entity 1: altsyncram_gp81" {  } { { "db/altsyncram_gp81.tdf" "" { Text "Z:/new mario/db/altsyncram_gp81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gp81 Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated " "Info: Elaborating entity \"altsyncram_gp81\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|P_DAC_Interface:U3\|altsyncram:U1_altsyncram_component\|altsyncram_gp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "S_DAC_Interface Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4 " "Info: Elaborating entity \"S_DAC_Interface\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\"" {  } { { "sound/MSS_Core.edf" "U4" { Text "Z:/new mario/sound/MSS_Core.edf" 2269 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\"" {  } { { "sound/MSS_Core.edf" "U2_altsyncram_component" { Text "Z:/new mario/sound/MSS_Core.edf" 948 16 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Elaborated megafunction instantiation \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\"" {  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 948 16 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component " "Info: Instantiated megafunction \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Info: Parameter \"width_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Info: Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file SDAC_conv_table.hex " "Info: Parameter \"init_file\" = \"SDAC_conv_table.hex\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Info: Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Info: Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sound/MSS_Core.edf" "" { Text "Z:/new mario/sound/MSS_Core.edf" 948 16 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jp81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_jp81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jp81 " "Info: Found entity 1: altsyncram_jp81" {  } { { "db/altsyncram_jp81.tdf" "" { Text "Z:/new mario/db/altsyncram_jp81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jp81 Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\|altsyncram_jp81:auto_generated " "Info: Elaborating entity \"altsyncram_jp81\" for hierarchy \"Signal_gen:inst2\|MSS_XTRCT:inst\|MSS_Core:inst\|S_DAC_Interface:U4\|altsyncram:U2_altsyncram_component\|altsyncram_jp81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exchangeSignedIntToOffSetBinary Signal_gen:inst2\|exchangeSignedIntToOffSetBinary:inst7 " "Info: Elaborating entity \"exchangeSignedIntToOffSetBinary\" for hierarchy \"Signal_gen:inst2\|exchangeSignedIntToOffSetBinary:inst7\"" {  } { { "sound/Signal_gen.bdf" "inst7" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 472 1000 1216 568 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub1 Signal_gen:inst2\|lpm_add_sub1:inst21 " "Info: Elaborating entity \"lpm_add_sub1\" for hierarchy \"Signal_gen:inst2\|lpm_add_sub1:inst21\"" {  } { { "sound/Signal_gen.bdf" "inst21" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 776 880 1040 872 "inst21" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborating entity \"lpm_add_sub\" for hierarchy \"Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.vhd" "lpm_add_sub_component" { Text "Z:/new mario/lpm_add_sub1.vhd" 76 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Elaborated megafunction instantiation \"Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "lpm_add_sub1.vhd" "" { Text "Z:/new mario/lpm_add_sub1.vhd" 76 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component " "Info: Instantiated megafunction \"Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Info: Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Info: Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Info: Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Info: Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_add_sub1.vhd" "" { Text "Z:/new mario/lpm_add_sub1.vhd" 76 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_9dh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_9dh " "Info: Found entity 1: add_sub_9dh" {  } { { "db/add_sub_9dh.tdf" "" { Text "Z:/new mario/db/add_sub_9dh.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_9dh Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_9dh:auto_generated " "Info: Elaborating entity \"add_sub_9dh\" for hierarchy \"Signal_gen:inst2\|lpm_add_sub1:inst21\|lpm_add_sub:lpm_add_sub_component\|add_sub_9dh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jumpTableTC Signal_gen:inst2\|jumpTableTC:inst5 " "Info: Elaborating entity \"jumpTableTC\" for hierarchy \"Signal_gen:inst2\|jumpTableTC:inst5\"" {  } { { "sound/Signal_gen.bdf" "inst5" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 512 496 648 640 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 Signal_gen:inst2\|lpm_counter0:inst3 " "Info: Elaborating entity \"lpm_counter0\" for hierarchy \"Signal_gen:inst2\|lpm_counter0:inst3\"" {  } { { "sound/Signal_gen.bdf" "inst3" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 520 304 448 648 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "lpm_counter_component" { Text "Z:/new mario/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\"" {  } { { "lpm_counter0.vhd" "" { Text "Z:/new mario/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Info: Parameter \"lpm_width\" = \"13\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "lpm_counter0.vhd" "" { Text "Z:/new mario/lpm_counter0.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vdj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_vdj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vdj " "Info: Found entity 1: cntr_vdj" {  } { { "db/cntr_vdj.tdf" "" { Text "Z:/new mario/db/cntr_vdj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vdj Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_vdj:auto_generated " "Info: Elaborating entity \"cntr_vdj\" for hierarchy \"Signal_gen:inst2\|lpm_counter0:inst3\|lpm_counter:lpm_counter_component\|cntr_vdj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider Signal_gen:inst2\|Clk_Divider:inst2 " "Info: Elaborating entity \"Clk_Divider\" for hierarchy \"Signal_gen:inst2\|Clk_Divider:inst2\"" {  } { { "sound/Signal_gen.bdf" "inst2" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 528 64 192 624 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "obstacleTableTC Signal_gen:inst2\|obstacleTableTC:inst6 " "Info: Elaborating entity \"obstacleTableTC\" for hierarchy \"Signal_gen:inst2\|obstacleTableTC:inst6\"" {  } { { "sound/Signal_gen.bdf" "inst6" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 736 496 648 864 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter1 Signal_gen:inst2\|lpm_counter1:inst4 " "Info: Elaborating entity \"lpm_counter1\" for hierarchy \"Signal_gen:inst2\|lpm_counter1:inst4\"" {  } { { "sound/Signal_gen.bdf" "inst4" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 744 304 448 872 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\"" {  } { { "sound/lpm_counter1.vhd" "lpm_counter_component" { Text "Z:/new mario/sound/lpm_counter1.vhd" 79 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\"" {  } { { "sound/lpm_counter1.vhd" "" { Text "Z:/new mario/sound/lpm_counter1.vhd" 79 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction DOWN " "Info: Parameter \"lpm_direction\" = \"DOWN\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Info: Parameter \"lpm_width\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "sound/lpm_counter1.vhd" "" { Text "Z:/new mario/sound/lpm_counter1.vhd" 79 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6jj.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_6jj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6jj " "Info: Found entity 1: cntr_6jj" {  } { { "db/cntr_6jj.tdf" "" { Text "Z:/new mario/db/cntr_6jj.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6jj Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_6jj:auto_generated " "Info: Elaborating entity \"cntr_6jj\" for hierarchy \"Signal_gen:inst2\|lpm_counter1:inst4\|lpm_counter:lpm_counter_component\|cntr_6jj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider_sound2 Signal_gen:inst2\|Clk_Divider_sound2:inst10 " "Info: Elaborating entity \"Clk_Divider_sound2\" for hierarchy \"Signal_gen:inst2\|Clk_Divider_sound2:inst10\"" {  } { { "sound/Signal_gen.bdf" "inst10" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 752 64 192 848 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bombTableTC Signal_gen:inst2\|bombTableTC:inst11 " "Info: Elaborating entity \"bombTableTC\" for hierarchy \"Signal_gen:inst2\|bombTableTC:inst11\"" {  } { { "sound/Signal_gen.bdf" "inst11" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 952 512 664 1080 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter2.vhd 2 1 " "Warning: Using design file lpm_counter2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter2-SYN " "Info: Found design unit 1: lpm_counter2-SYN" {  } { { "lpm_counter2.vhd" "" { Text "Z:/new mario/lpm_counter2.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter2 " "Info: Found entity 1: lpm_counter2" {  } { { "lpm_counter2.vhd" "" { Text "Z:/new mario/lpm_counter2.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter2 Signal_gen:inst2\|lpm_counter2:inst14 " "Info: Elaborating entity \"lpm_counter2\" for hierarchy \"Signal_gen:inst2\|lpm_counter2:inst14\"" {  } { { "sound/Signal_gen.bdf" "inst14" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 960 320 464 1088 "inst14" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider_sound3 Signal_gen:inst2\|Clk_Divider_sound3:inst15 " "Info: Elaborating entity \"Clk_Divider_sound3\" for hierarchy \"Signal_gen:inst2\|Clk_Divider_sound3:inst15\"" {  } { { "sound/Signal_gen.bdf" "inst15" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 968 80 208 1064 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "coinTableTC Signal_gen:inst2\|coinTableTC:inst16 " "Info: Elaborating entity \"coinTableTC\" for hierarchy \"Signal_gen:inst2\|coinTableTC:inst16\"" {  } { { "sound/Signal_gen.bdf" "inst16" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 1176 512 664 1304 "inst16" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "lpm_counter3.vhd 2 1 " "Warning: Using design file lpm_counter3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter3-SYN " "Info: Found design unit 1: lpm_counter3-SYN" {  } { { "lpm_counter3.vhd" "" { Text "Z:/new mario/lpm_counter3.vhd" 54 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter3 " "Info: Found entity 1: lpm_counter3" {  } { { "lpm_counter3.vhd" "" { Text "Z:/new mario/lpm_counter3.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter3 Signal_gen:inst2\|lpm_counter3:inst18 " "Info: Elaborating entity \"lpm_counter3\" for hierarchy \"Signal_gen:inst2\|lpm_counter3:inst18\"" {  } { { "sound/Signal_gen.bdf" "inst18" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 1184 320 464 1312 "inst18" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clk_Divider_sound4 Signal_gen:inst2\|Clk_Divider_sound4:inst19 " "Info: Elaborating entity \"Clk_Divider_sound4\" for hierarchy \"Signal_gen:inst2\|Clk_Divider_sound4:inst19\"" {  } { { "sound/Signal_gen.bdf" "inst19" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 1192 80 208 1288 "inst19" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[10\] lpm_counter1 Signal_gen:inst2\|lpm_counter1:inst4 " "Warning: Port \"q\[10\]\" does not exist in entity definition of \"lpm_counter1\".  The port's range differs between the entity definition and its actual instantiation, \"Signal_gen:inst2\|lpm_counter1:inst4\"." {  } { { "sound/Signal_gen.bdf" "inst4" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 744 304 448 872 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[11\] lpm_counter1 Signal_gen:inst2\|lpm_counter1:inst4 " "Warning: Port \"q\[11\]\" does not exist in entity definition of \"lpm_counter1\".  The port's range differs between the entity definition and its actual instantiation, \"Signal_gen:inst2\|lpm_counter1:inst4\"." {  } { { "sound/Signal_gen.bdf" "inst4" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 744 304 448 872 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[12\] lpm_counter1 Signal_gen:inst2\|lpm_counter1:inst4 " "Warning: Port \"q\[12\]\" does not exist in entity definition of \"lpm_counter1\".  The port's range differs between the entity definition and its actual instantiation, \"Signal_gen:inst2\|lpm_counter1:inst4\"." {  } { { "sound/Signal_gen.bdf" "inst4" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 744 304 448 872 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[8\] lpm_counter1 Signal_gen:inst2\|lpm_counter1:inst4 " "Warning: Port \"q\[8\]\" does not exist in entity definition of \"lpm_counter1\".  The port's range differs between the entity definition and its actual instantiation, \"Signal_gen:inst2\|lpm_counter1:inst4\"." {  } { { "sound/Signal_gen.bdf" "inst4" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 744 304 448 872 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Warning" "WSGN_MISMATCH_PORT" "q\[9\] lpm_counter1 Signal_gen:inst2\|lpm_counter1:inst4 " "Warning: Port \"q\[9\]\" does not exist in entity definition of \"lpm_counter1\".  The port's range differs between the entity definition and its actual instantiation, \"Signal_gen:inst2\|lpm_counter1:inst4\"." {  } { { "sound/Signal_gen.bdf" "inst4" { Schematic "Z:/new mario/sound/Signal_gen.bdf" { { 744 304 448 872 "inst4" "" } } } }  } 0 0 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ms3.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_7ms3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ms3 " "Info: Found entity 1: altsyncram_7ms3" {  } { { "db/altsyncram_7ms3.tdf" "" { Text "Z:/new mario/db/altsyncram_7ms3.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_8oc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_8oc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8oc " "Info: Found entity 1: mux_8oc" {  } { { "db/mux_8oc.tdf" "" { Text "Z:/new mario/db/mux_8oc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Info: Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "Z:/new mario/db/decode_rqf.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e0j.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e0j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e0j " "Info: Found entity 1: cntr_e0j" {  } { { "db/cntr_e0j.tdf" "" { Text "Z:/new mario/db/cntr_e0j.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rbi.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_rbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rbi " "Info: Found entity 1: cntr_rbi" {  } { { "db/cntr_rbi.tdf" "" { Text "Z:/new mario/db/cntr_rbi.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_8cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8cc " "Info: Found entity 1: cmpr_8cc" {  } { { "db/cmpr_8cc.tdf" "" { Text "Z:/new mario/db/cmpr_8cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Info: Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "Z:/new mario/db/cntr_gui.tdf" 30 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Info: Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "Z:/new mario/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Info: Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 0 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "0 " "Info: 0 design partitions require synthesis" {  } {  } 0 0 "%1!d! design partitions require synthesis" 0 0 "" 0 -1}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "3 " "Info: 3 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Info: Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 0 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Info: Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 0 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Info: Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 0 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! design partitions do not require synthesis" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 77 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 77 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "346 " "Info: Peak virtual memory: 346 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 05:17:52 2017 " "Info: Processing ended: Sun Sep 17 05:17:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Info: Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II " "Info: Running Quartus II Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 05:17:56 2017 " "Info: Processing started: Sun Sep 17 05:17:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off super_mario -c super_mario --merge=on " "Info: Command: quartus_cdb --read_settings_files=off --write_settings_files=off super_mario -c super_mario --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Info: Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 0 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Info: Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 0 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Info: Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 3 " "Info: Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 3 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 0 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Info: Resolved and merged 3 partition(s)" {  } {  } 0 0 "Resolved and merged %1!d! partition(s)" 0 0 "" 0 -1}
{ "Info" "IAMERGE_SWEEP_DANGLING" "4 " "Info: Optimize away 4 nodes that do not fanout to OUTPUT or BIDIR pins" { { "Info" "IAMERGE_SWEEP_DANGLING_NODE" "sld_signaltap:auto_signaltap_0 " "Info: Node: \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 0 "Node: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Optimize away %1!d! nodes that do not fanout to OUTPUT or BIDIR pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "Warning: PLL \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "VGA/VGA_Audio_PLL.vhd" "" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 154 0 0 } } { "VGA/misc.vhd" "" { Text "Z:/new mario/VGA/misc.vhd" 49 0 0 } } { "VGA/TOP_SIFTACH.bdf" "" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 256 280 408 352 "inst" "" } } } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 8 616 848 328 "inst" "" } } } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 192 992 1168 208 "VGA_CLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "23175 " "Info: Implemented 23175 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Info: Implemented 9 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Info: Implemented 92 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "23065 " "Info: Implemented 23065 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "3 " "Info: Implemented 3 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Info: Implemented 2 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 1  Quartus II " "Info: Quartus II Partition Merge was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "287 " "Info: Peak virtual memory: 287 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 05:18:04 2017 " "Info: Processing ended: Sun Sep 17 05:18:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 05:18:06 2017 " "Info: Processing started: Sun Sep 17 05:18:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off super_mario -c super_mario " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off super_mario -c super_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "super_mario EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"super_mario\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll clk\[0\] VGA_CLK " "Warning: PLL \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" output port clk\[0\] feeds output pin \"VGA_CLK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "VGA/VGA_Audio_PLL.vhd" "" { Text "Z:/new mario/VGA/VGA_Audio_PLL.vhd" 154 0 0 } } { "VGA/misc.vhd" "" { Text "Z:/new mario/VGA/misc.vhd" 49 0 0 } } { "VGA/TOP_SIFTACH.bdf" "" { Schematic "Z:/new mario/VGA/TOP_SIFTACH.bdf" { { 256 280 408 352 "inst" "" } } } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 8 616 848 328 "inst" "" } } } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 192 992 1168 208 "VGA_CLK" "" } } } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "97.55 1 0 3 " "Info: Fitter is preserving placement for 97.55 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 3 total partitions" {  } {  } 0 0 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31809 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31810 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31811 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "CLOCK_27~clkctrl 0 CLOCK_27 " "Info: Clock Control Block CLOCK_27~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block CLOCK_27. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31844 3016 4149 0}  }  } }  } 0 0 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1}
{ "Info" "IFMAG_FMAG_ENA_REGISTER_MODE_NONE_FROM_NON_DQS_IO" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 0 TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 " "Info: Clock Control Block TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl has its enable register mode parameter set to NONE, but its inclk\[0\] port is driven by block TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31845 3016 4149 0}  }  } }  } 0 0 "Clock Control Block %1!s! has its enable register mode parameter set to NONE, but its inclk\[%2!d!\] port is driven by block %3!s!. De-asserting the ena signal on the Clock Control during a high-pulse of the specified clock input signal can cause a glitch on the clock output." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 5706 3016 4149 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input)) " "Info: Promoted node CLOCK_27 (placed in PIN D13 (CLK11, LVDSCLK5p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLOCK_27~clkctrl Global Clock CLKCTRL_G9 " "Info: Promoted CLOCK_27~clkctrl to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31844 3016 4149 0}  }  } }  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|byterec:inst2\|present_state.new_make " "Info: Destination node KBD_final:inst1\|byterec:inst2\|present_state.new_make" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|byterec:inst2|present_state.new_make } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4742 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|byterec:inst2\|present_state.new_break " "Info: Destination node KBD_final:inst1\|byterec:inst2\|present_state.new_break" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|byterec:inst2|present_state.new_break } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4745 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[3\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[3\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4706 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[0\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[0\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4709 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[4\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[4\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4705 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[2\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[2\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4707 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[5\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[5\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4704 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[7\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[7\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4702 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[6\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[6\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4703 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "KBD_final:inst1\|bitrec:inst8\|dout\[1\] " "Info: Destination node KBD_final:inst1\|bitrec:inst8\|dout\[1\]" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|dout[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4708 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_27 } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 196 3016 4149 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32293 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all~0" {  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32712 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32119 3016 4149 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3) " "Info: Promoted node TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl Global Clock CLKCTRL_G11 " "Info: Promoted TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl to use location or clock signal Global Clock CLKCTRL_G11" {  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31845 3016 4149 0}  }  } }  } 0 0 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 4518 3016 4149 0}  }  } }  } 0 0 "Promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~0 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|lpm_counter:status_read_pointer_counter\|cntr_gui:auto_generated\|counter_reg_bit1a\[0\]~0" {  } { { "db/cntr_gui.tdf" "" { Text "Z:/new mario/db/cntr_gui.tdf" 43 19 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_gui:auto_generated|counter_reg_bit1a[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32802 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32409 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 831 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32606 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32203 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32204 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 32294 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/new mario/" 0 { } { { 0 { 0 ""} 0 31978 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[0\] " "Warning: Node \"ADC_DATA_CHIP\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[1\] " "Warning: Node \"ADC_DATA_CHIP\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[2\] " "Warning: Node \"ADC_DATA_CHIP\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[3\] " "Warning: Node \"ADC_DATA_CHIP\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[4\] " "Warning: Node \"ADC_DATA_CHIP\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[5\] " "Warning: Node \"ADC_DATA_CHIP\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[6\] " "Warning: Node \"ADC_DATA_CHIP\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DATA_CHIP\[7\] " "Warning: Node \"ADC_DATA_CHIP\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADC_DATA_CHIP\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[0\] " "Warning: Node \"HEX2S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[1\] " "Warning: Node \"HEX2S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[2\] " "Warning: Node \"HEX2S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[3\] " "Warning: Node \"HEX2S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[4\] " "Warning: Node \"HEX2S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[5\] " "Warning: Node \"HEX2S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2S\[6\] " "Warning: Node \"HEX2S\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX2S\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[0\] " "Warning: Node \"HEX3S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[1\] " "Warning: Node \"HEX3S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[2\] " "Warning: Node \"HEX3S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[3\] " "Warning: Node \"HEX3S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[4\] " "Warning: Node \"HEX3S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[5\] " "Warning: Node \"HEX3S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3S\[6\] " "Warning: Node \"HEX3S\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX3S\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[0\] " "Warning: Node \"HEX4S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[1\] " "Warning: Node \"HEX4S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[2\] " "Warning: Node \"HEX4S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[3\] " "Warning: Node \"HEX4S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[4\] " "Warning: Node \"HEX4S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[5\] " "Warning: Node \"HEX4S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4S\[6\] " "Warning: Node \"HEX4S\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4S\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[0\] " "Warning: Node \"HEX5S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[1\] " "Warning: Node \"HEX5S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[2\] " "Warning: Node \"HEX5S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[3\] " "Warning: Node \"HEX5S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[4\] " "Warning: Node \"HEX5S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[5\] " "Warning: Node \"HEX5S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5S\[6\] " "Warning: Node \"HEX5S\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5S\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[0\] " "Warning: Node \"HEX6S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[1\] " "Warning: Node \"HEX6S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[2\] " "Warning: Node \"HEX6S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[3\] " "Warning: Node \"HEX6S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[4\] " "Warning: Node \"HEX6S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[5\] " "Warning: Node \"HEX6S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6S\[6\] " "Warning: Node \"HEX6S\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6S\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[0\] " "Warning: Node \"HEX7S\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[1\] " "Warning: Node \"HEX7S\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[2\] " "Warning: Node \"HEX7S\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[3\] " "Warning: Node \"HEX7S\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[4\] " "Warning: Node \"HEX7S\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[5\] " "Warning: Node \"HEX7S\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7S\[6\] " "Warning: Node \"HEX7S\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7S\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "is_space " "Warning: Node \"is_space\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "is_space" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "is_space1 " "Warning: Node \"is_space1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "is_space1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:09 " "Info: Fitter placement operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "49.122 ns register register " "Info: Estimated most critical path is register to register delay of 49.122 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\] 1 REG LCFF_X49_Y28_N7 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y28_N7; Fanout = 22; REG Node = 'TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 0.869 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~1 2 COMB LCCOMB_X49_Y28_N10 2 " "Info: 2: + IC(0.455 ns) + CELL(0.414 ns) = 0.869 ns; Loc. = LCCOMB_X49_Y28_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.869 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] TOP_SIFTACH:inst|step_draw:inst13|Add0~1 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.940 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~3 3 COMB LCCOMB_X49_Y28_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.940 ns; Loc. = LCCOMB_X49_Y28_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~1 TOP_SIFTACH:inst|step_draw:inst13|Add0~3 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.011 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~5 4 COMB LCCOMB_X49_Y28_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.011 ns; Loc. = LCCOMB_X49_Y28_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~3 TOP_SIFTACH:inst|step_draw:inst13|Add0~5 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.421 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~6 5 COMB LCCOMB_X49_Y28_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.421 ns; Loc. = LCCOMB_X49_Y28_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~5 TOP_SIFTACH:inst|step_draw:inst13|Add0~6 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.597 ns) + CELL(0.414 ns) 2.432 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~11 6 COMB LCCOMB_X48_Y28_N22 1 " "Info: 6: + IC(0.597 ns) + CELL(0.414 ns) = 2.432 ns; Loc. = LCCOMB_X48_Y28_N22; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.011 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~6 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.503 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~13 7 COMB LCCOMB_X48_Y28_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.503 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.574 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~15 8 COMB LCCOMB_X48_Y28_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.574 ns; Loc. = LCCOMB_X48_Y28_N26; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.984 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~16 9 COMB LCCOMB_X48_Y28_N28 14 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.984 ns; Loc. = LCCOMB_X48_Y28_N28; Fanout = 14; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.875 ns) + CELL(0.150 ns) 4.009 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~0 10 COMB LCCOMB_X45_Y28_N12 1 " "Info: 10: + IC(0.875 ns) + CELL(0.150 ns) = 4.009 ns; Loc. = LCCOMB_X45_Y28_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.025 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.149 ns) 4.573 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~1 11 COMB LCCOMB_X45_Y28_N14 2 " "Info: 11: + IC(0.415 ns) + CELL(0.149 ns) = 4.573 ns; Loc. = LCCOMB_X45_Y28_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 5.575 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 12 COMB LCCOMB_X46_Y28_N0 2 " "Info: 12: + IC(0.588 ns) + CELL(0.414 ns) = 5.575 ns; Loc. = LCCOMB_X46_Y28_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.646 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 13 COMB LCCOMB_X46_Y28_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.646 ns; Loc. = LCCOMB_X46_Y28_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.717 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 14 COMB LCCOMB_X46_Y28_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.717 ns; Loc. = LCCOMB_X46_Y28_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.788 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 15 COMB LCCOMB_X46_Y28_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.788 ns; Loc. = LCCOMB_X46_Y28_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.859 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 16 COMB LCCOMB_X46_Y28_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.859 ns; Loc. = LCCOMB_X46_Y28_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.930 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 17 COMB LCCOMB_X46_Y28_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.930 ns; Loc. = LCCOMB_X46_Y28_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.001 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 18 COMB LCCOMB_X46_Y28_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 6.001 ns; Loc. = LCCOMB_X46_Y28_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.411 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~16 19 COMB LCCOMB_X46_Y28_N14 4 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 6.411 ns; Loc. = LCCOMB_X46_Y28_N14; Fanout = 4; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.732 ns) + CELL(0.393 ns) 8.536 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~1 20 COMB LCCOMB_X37_Y15_N12 2 " "Info: 20: + IC(1.732 ns) + CELL(0.393 ns) = 8.536 ns; Loc. = LCCOMB_X37_Y15_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.125 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.607 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~3 21 COMB LCCOMB_X37_Y15_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.607 ns; Loc. = LCCOMB_X37_Y15_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.678 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~5 22 COMB LCCOMB_X37_Y15_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.678 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.749 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~7 23 COMB LCCOMB_X37_Y15_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.749 ns; Loc. = LCCOMB_X37_Y15_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.820 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~9 24 COMB LCCOMB_X37_Y15_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.820 ns; Loc. = LCCOMB_X37_Y15_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.891 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~11 25 COMB LCCOMB_X37_Y15_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.891 ns; Loc. = LCCOMB_X37_Y15_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.962 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~13 26 COMB LCCOMB_X37_Y15_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.962 ns; Loc. = LCCOMB_X37_Y15_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.033 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~15 27 COMB LCCOMB_X37_Y15_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 9.033 ns; Loc. = LCCOMB_X37_Y15_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.104 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~17 28 COMB LCCOMB_X37_Y15_N28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 9.104 ns; Loc. = LCCOMB_X37_Y15_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.514 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~18 29 COMB LCCOMB_X37_Y15_N30 25 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 9.514 ns; Loc. = LCCOMB_X37_Y15_N30; Fanout = 25; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.481 ns) + CELL(0.275 ns) 10.270 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[768\]~239 30 COMB LCCOMB_X38_Y15_N4 2 " "Info: 30: + IC(0.481 ns) + CELL(0.275 ns) = 10.270 ns; Loc. = LCCOMB_X38_Y15_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[768\]~239'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.756 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~239 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.874 ns) + CELL(0.393 ns) 11.537 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~1 31 COMB LCCOMB_X36_Y15_N4 2 " "Info: 31: + IC(0.874 ns) + CELL(0.393 ns) = 11.537 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.267 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~239 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.608 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~3 32 COMB LCCOMB_X36_Y15_N6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 11.608 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.679 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~5 33 COMB LCCOMB_X36_Y15_N8 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 11.679 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.750 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~7 34 COMB LCCOMB_X36_Y15_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 11.750 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.821 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~9 35 COMB LCCOMB_X36_Y15_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 11.821 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.892 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~11 36 COMB LCCOMB_X36_Y15_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.071 ns) = 11.892 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.963 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~13 37 COMB LCCOMB_X36_Y15_N16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 11.963 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.034 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~15 38 COMB LCCOMB_X36_Y15_N18 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 12.034 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.105 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~17 39 COMB LCCOMB_X36_Y15_N20 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 12.105 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.176 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~19 40 COMB LCCOMB_X36_Y15_N22 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 12.176 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 12.247 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~21 41 COMB LCCOMB_X36_Y15_N24 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 12.247 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.657 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~22 42 COMB LCCOMB_X36_Y15_N26 35 " "Info: 42: + IC(0.000 ns) + CELL(0.410 ns) = 12.657 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 35; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 13.981 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[802\]~439 43 COMB LCCOMB_X34_Y17_N30 3 " "Info: 43: + IC(1.174 ns) + CELL(0.150 ns) = 13.981 ns; Loc. = LCCOMB_X34_Y17_N30; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[802\]~439'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[802]~439 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 14.983 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~5 44 COMB LCCOMB_X35_Y17_N8 2 " "Info: 44: + IC(0.588 ns) + CELL(0.414 ns) = 14.983 ns; Loc. = LCCOMB_X35_Y17_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[802]~439 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.054 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~7 45 COMB LCCOMB_X35_Y17_N10 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 15.054 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.125 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~9 46 COMB LCCOMB_X35_Y17_N12 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 15.125 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.196 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~11 47 COMB LCCOMB_X35_Y17_N14 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 15.196 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.267 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~13 48 COMB LCCOMB_X35_Y17_N16 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 15.267 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.338 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~15 49 COMB LCCOMB_X35_Y17_N18 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 15.338 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.409 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~17 50 COMB LCCOMB_X35_Y17_N20 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 15.409 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.480 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~19 51 COMB LCCOMB_X35_Y17_N22 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 15.480 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.551 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~21 52 COMB LCCOMB_X35_Y17_N24 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 15.551 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.622 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~23 53 COMB LCCOMB_X35_Y17_N26 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 15.622 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.693 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~25 54 COMB LCCOMB_X35_Y17_N28 1 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 15.693 ns; Loc. = LCCOMB_X35_Y17_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 16.103 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~26 55 COMB LCCOMB_X35_Y17_N30 41 " "Info: 55: + IC(0.000 ns) + CELL(0.410 ns) = 16.103 ns; Loc. = LCCOMB_X35_Y17_N30; Fanout = 41; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 17.155 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~440 56 COMB LCCOMB_X34_Y15_N22 3 " "Info: 56: + IC(0.902 ns) + CELL(0.150 ns) = 17.155 ns; Loc. = LCCOMB_X34_Y15_N22; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~440'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.393 ns) 18.455 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~5 57 COMB LCCOMB_X35_Y18_N4 2 " "Info: 57: + IC(0.907 ns) + CELL(0.393 ns) = 18.455 ns; Loc. = LCCOMB_X35_Y18_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.526 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~7 58 COMB LCCOMB_X35_Y18_N6 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 18.526 ns; Loc. = LCCOMB_X35_Y18_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.597 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~9 59 COMB LCCOMB_X35_Y18_N8 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 18.597 ns; Loc. = LCCOMB_X35_Y18_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.668 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~11 60 COMB LCCOMB_X35_Y18_N10 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 18.668 ns; Loc. = LCCOMB_X35_Y18_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.739 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~13 61 COMB LCCOMB_X35_Y18_N12 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 18.739 ns; Loc. = LCCOMB_X35_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.810 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~15 62 COMB LCCOMB_X35_Y18_N14 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 18.810 ns; Loc. = LCCOMB_X35_Y18_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.881 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~17 63 COMB LCCOMB_X35_Y18_N16 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 18.881 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.952 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~19 64 COMB LCCOMB_X35_Y18_N18 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 18.952 ns; Loc. = LCCOMB_X35_Y18_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.023 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~21 65 COMB LCCOMB_X35_Y18_N20 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 19.023 ns; Loc. = LCCOMB_X35_Y18_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.094 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~23 66 COMB LCCOMB_X35_Y18_N22 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 19.094 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.165 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~25 67 COMB LCCOMB_X35_Y18_N24 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 19.165 ns; Loc. = LCCOMB_X35_Y18_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.236 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~27 68 COMB LCCOMB_X35_Y18_N26 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 19.236 ns; Loc. = LCCOMB_X35_Y18_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 19.307 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~29 69 COMB LCCOMB_X35_Y18_N28 1 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 19.307 ns; Loc. = LCCOMB_X35_Y18_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 19.717 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~30 70 COMB LCCOMB_X35_Y18_N30 47 " "Info: 70: + IC(0.000 ns) + CELL(0.410 ns) = 19.717 ns; Loc. = LCCOMB_X35_Y18_N30; Fanout = 47; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.150 ns) 20.774 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[867\]~386 71 COMB LCCOMB_X34_Y15_N12 3 " "Info: 71: + IC(0.907 ns) + CELL(0.150 ns) = 20.774 ns; Loc. = LCCOMB_X34_Y15_N12; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[867\]~386'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.057 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[867]~386 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.891 ns) + CELL(0.414 ns) 22.079 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~7 72 COMB LCCOMB_X34_Y19_N20 2 " "Info: 72: + IC(0.891 ns) + CELL(0.414 ns) = 22.079 ns; Loc. = LCCOMB_X34_Y19_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[867]~386 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.150 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~9 73 COMB LCCOMB_X34_Y19_N22 2 " "Info: 73: + IC(0.000 ns) + CELL(0.071 ns) = 22.150 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.221 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~11 74 COMB LCCOMB_X34_Y19_N24 2 " "Info: 74: + IC(0.000 ns) + CELL(0.071 ns) = 22.221 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.292 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~13 75 COMB LCCOMB_X34_Y19_N26 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 22.292 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.363 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~15 76 COMB LCCOMB_X34_Y19_N28 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 22.363 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.434 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~17 77 COMB LCCOMB_X34_Y19_N30 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 22.434 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 22.595 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~19 78 COMB LCCOMB_X34_Y18_N0 2 " "Info: 78: + IC(0.090 ns) + CELL(0.071 ns) = 22.595 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.666 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~21 79 COMB LCCOMB_X34_Y18_N2 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 22.666 ns; Loc. = LCCOMB_X34_Y18_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.737 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~23 80 COMB LCCOMB_X34_Y18_N4 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 22.737 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.808 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~25 81 COMB LCCOMB_X34_Y18_N6 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 22.808 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.879 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~27 82 COMB LCCOMB_X34_Y18_N8 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 22.879 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.950 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~29 83 COMB LCCOMB_X34_Y18_N10 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 22.950 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.021 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~31 84 COMB LCCOMB_X34_Y18_N12 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 23.021 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 23.092 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~33 85 COMB LCCOMB_X34_Y18_N14 1 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 23.092 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.502 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~34 86 COMB LCCOMB_X34_Y18_N16 53 " "Info: 86: + IC(0.000 ns) + CELL(0.410 ns) = 23.502 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 53; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.163 ns) + CELL(0.150 ns) 24.815 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~306 87 COMB LCCOMB_X32_Y19_N30 2 " "Info: 87: + IC(1.163 ns) + CELL(0.150 ns) = 24.815 ns; Loc. = LCCOMB_X32_Y19_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~306'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~306 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.414 ns) 25.839 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~1 88 COMB LCCOMB_X33_Y19_N12 2 " "Info: 88: + IC(0.610 ns) + CELL(0.414 ns) = 25.839 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.024 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~306 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.910 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~3 89 COMB LCCOMB_X33_Y19_N14 2 " "Info: 89: + IC(0.000 ns) + CELL(0.071 ns) = 25.910 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.981 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~5 90 COMB LCCOMB_X33_Y19_N16 2 " "Info: 90: + IC(0.000 ns) + CELL(0.071 ns) = 25.981 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.052 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~7 91 COMB LCCOMB_X33_Y19_N18 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 26.052 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.123 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~9 92 COMB LCCOMB_X33_Y19_N20 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 26.123 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.194 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~11 93 COMB LCCOMB_X33_Y19_N22 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 26.194 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.265 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~13 94 COMB LCCOMB_X33_Y19_N24 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 26.265 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.336 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~15 95 COMB LCCOMB_X33_Y19_N26 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 26.336 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.407 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~17 96 COMB LCCOMB_X33_Y19_N28 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 26.407 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.478 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~19 97 COMB LCCOMB_X33_Y19_N30 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 26.478 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 26.639 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~21 98 COMB LCCOMB_X33_Y18_N0 2 " "Info: 98: + IC(0.090 ns) + CELL(0.071 ns) = 26.639 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.710 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~23 99 COMB LCCOMB_X33_Y18_N2 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 26.710 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.781 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~25 100 COMB LCCOMB_X33_Y18_N4 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 26.781 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.852 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~27 101 COMB LCCOMB_X33_Y18_N6 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 26.852 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.923 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~29 102 COMB LCCOMB_X33_Y18_N8 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 26.923 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.994 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~31 103 COMB LCCOMB_X33_Y18_N10 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 26.994 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.065 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~33 104 COMB LCCOMB_X33_Y18_N12 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 27.065 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.136 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~35 105 COMB LCCOMB_X33_Y18_N14 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 27.136 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 27.207 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~37 106 COMB LCCOMB_X33_Y18_N16 1 " "Info: 106: + IC(0.000 ns) + CELL(0.071 ns) = 27.207 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 27.617 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~38 107 COMB LCCOMB_X33_Y18_N18 59 " "Info: 107: + IC(0.000 ns) + CELL(0.410 ns) = 27.617 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 59; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(0.150 ns) 28.967 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[936\]~409 108 COMB LCCOMB_X35_Y15_N22 3 " "Info: 108: + IC(1.200 ns) + CELL(0.150 ns) = 28.967 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[936\]~409'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.350 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~409 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.145 ns) + CELL(0.414 ns) 30.526 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~17 109 COMB LCCOMB_X33_Y16_N26 2 " "Info: 109: + IC(1.145 ns) + CELL(0.414 ns) = 30.526 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~409 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.597 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~19 110 COMB LCCOMB_X33_Y16_N28 2 " "Info: 110: + IC(0.000 ns) + CELL(0.071 ns) = 30.597 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.668 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~21 111 COMB LCCOMB_X33_Y16_N30 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 30.668 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 30.829 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~23 112 COMB LCCOMB_X33_Y15_N0 2 " "Info: 112: + IC(0.090 ns) + CELL(0.071 ns) = 30.829 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.900 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~25 113 COMB LCCOMB_X33_Y15_N2 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 30.900 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.971 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~27 114 COMB LCCOMB_X33_Y15_N4 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 30.971 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.042 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~29 115 COMB LCCOMB_X33_Y15_N6 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 31.042 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.113 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~31 116 COMB LCCOMB_X33_Y15_N8 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 31.113 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.184 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~33 117 COMB LCCOMB_X33_Y15_N10 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 31.184 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.255 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~35 118 COMB LCCOMB_X33_Y15_N12 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 31.255 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.326 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~37 119 COMB LCCOMB_X33_Y15_N14 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 31.326 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.397 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~39 120 COMB LCCOMB_X33_Y15_N16 2 " "Info: 120: + IC(0.000 ns) + CELL(0.071 ns) = 31.397 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 31.468 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~41 121 COMB LCCOMB_X33_Y15_N18 1 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 31.468 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 31.878 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~42 122 COMB LCCOMB_X33_Y15_N20 48 " "Info: 122: + IC(0.000 ns) + CELL(0.410 ns) = 31.878 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 48; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.150 ns) 33.213 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[960\]~352 123 COMB LCCOMB_X31_Y16_N0 2 " "Info: 123: + IC(1.185 ns) + CELL(0.150 ns) = 33.213 ns; Loc. = LCCOMB_X31_Y16_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[960\]~352'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.335 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[960]~352 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.588 ns) + CELL(0.414 ns) 34.215 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~1 124 COMB LCCOMB_X32_Y16_N10 2 " "Info: 124: + IC(0.588 ns) + CELL(0.414 ns) = 34.215 ns; Loc. = LCCOMB_X32_Y16_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[960]~352 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.286 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~3 125 COMB LCCOMB_X32_Y16_N12 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 34.286 ns; Loc. = LCCOMB_X32_Y16_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.357 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~5 126 COMB LCCOMB_X32_Y16_N14 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 34.357 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.428 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~7 127 COMB LCCOMB_X32_Y16_N16 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 34.428 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.499 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~9 128 COMB LCCOMB_X32_Y16_N18 2 " "Info: 128: + IC(0.000 ns) + CELL(0.071 ns) = 34.499 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.570 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~11 129 COMB LCCOMB_X32_Y16_N20 1 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 34.570 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.641 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~13 130 COMB LCCOMB_X32_Y16_N22 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 34.641 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.712 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~15 131 COMB LCCOMB_X32_Y16_N24 1 " "Info: 131: + IC(0.000 ns) + CELL(0.071 ns) = 34.712 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.783 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~17 132 COMB LCCOMB_X32_Y16_N26 1 " "Info: 132: + IC(0.000 ns) + CELL(0.071 ns) = 34.783 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.854 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~19 133 COMB LCCOMB_X32_Y16_N28 1 " "Info: 133: + IC(0.000 ns) + CELL(0.071 ns) = 34.854 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.925 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~21 134 COMB LCCOMB_X32_Y16_N30 1 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 34.925 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.090 ns) + CELL(0.071 ns) 35.086 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~23 135 COMB LCCOMB_X32_Y15_N0 1 " "Info: 135: + IC(0.090 ns) + CELL(0.071 ns) = 35.086 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.157 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~25 136 COMB LCCOMB_X32_Y15_N2 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 35.157 ns; Loc. = LCCOMB_X32_Y15_N2; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.228 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~27 137 COMB LCCOMB_X32_Y15_N4 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 35.228 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.299 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~29 138 COMB LCCOMB_X32_Y15_N6 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 35.299 ns; Loc. = LCCOMB_X32_Y15_N6; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.370 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~31 139 COMB LCCOMB_X32_Y15_N8 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 35.370 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.441 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~33 140 COMB LCCOMB_X32_Y15_N10 1 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 35.441 ns; Loc. = LCCOMB_X32_Y15_N10; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.512 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~35 141 COMB LCCOMB_X32_Y15_N12 1 " "Info: 141: + IC(0.000 ns) + CELL(0.071 ns) = 35.512 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.583 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~37 142 COMB LCCOMB_X32_Y15_N14 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 35.583 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.654 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~39 143 COMB LCCOMB_X32_Y15_N16 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 35.654 ns; Loc. = LCCOMB_X32_Y15_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.725 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~41 144 COMB LCCOMB_X32_Y15_N18 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 35.725 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.796 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~43 145 COMB LCCOMB_X32_Y15_N20 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 35.796 ns; Loc. = LCCOMB_X32_Y15_N20; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 36.206 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~44 146 COMB LCCOMB_X32_Y15_N22 14 " "Info: 146: + IC(0.000 ns) + CELL(0.410 ns) = 36.206 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 14; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.150 ns) 37.590 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~354 147 COMB LCCOMB_X33_Y8_N24 3 " "Info: 147: + IC(1.234 ns) + CELL(0.150 ns) = 37.590 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~354'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 38.401 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1 148 COMB LCCOMB_X33_Y8_N10 2 " "Info: 148: + IC(0.397 ns) + CELL(0.414 ns) = 38.401 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 38.811 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~2 149 COMB LCCOMB_X33_Y8_N12 1 " "Info: 149: + IC(0.000 ns) + CELL(0.410 ns) = 38.811 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.150 ns) 39.589 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[1\]~1 150 COMB LCCOMB_X34_Y8_N20 2 " "Info: 150: + IC(0.628 ns) + CELL(0.150 ns) = 39.589 ns; Loc. = LCCOMB_X34_Y8_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.778 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "Z:/new mario/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.414 ns) 40.400 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~1 151 COMB LCCOMB_X34_Y8_N2 2 " "Info: 151: + IC(0.397 ns) + CELL(0.414 ns) = 40.400 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 40.471 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~3 152 COMB LCCOMB_X34_Y8_N4 2 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 40.471 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 40.881 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~4 153 COMB LCCOMB_X34_Y8_N6 293 " "Info: 153: + IC(0.000 ns) + CELL(0.410 ns) = 40.881 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 293; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.150 ns) 41.933 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux83~0 154 COMB LCCOMB_X34_Y10_N16 9 " "Info: 154: + IC(0.902 ns) + CELL(0.150 ns) = 41.933 ns; Loc. = LCCOMB_X34_Y10_N16; Fanout = 9; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux83~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.052 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux83~0 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 42.498 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~2 155 COMB LCCOMB_X34_Y10_N30 1 " "Info: 155: + IC(0.290 ns) + CELL(0.275 ns) = 42.498 ns; Loc. = LCCOMB_X34_Y10_N30; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux83~0 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 43.063 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~3 156 COMB LCCOMB_X34_Y10_N0 1 " "Info: 156: + IC(0.415 ns) + CELL(0.150 ns) = 43.063 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 43.628 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~8 157 COMB LCCOMB_X34_Y10_N6 1 " "Info: 157: + IC(0.415 ns) + CELL(0.150 ns) = 43.628 ns; Loc. = LCCOMB_X34_Y10_N6; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.275 ns) 44.952 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~14 158 COMB LCCOMB_X32_Y8_N28 1 " "Info: 158: + IC(1.049 ns) + CELL(0.275 ns) = 44.952 ns; Loc. = LCCOMB_X32_Y8_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 45.517 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~15 159 COMB LCCOMB_X32_Y8_N8 1 " "Info: 159: + IC(0.415 ns) + CELL(0.150 ns) = 45.517 ns; Loc. = LCCOMB_X32_Y8_N8; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.804 ns) + CELL(0.275 ns) 46.596 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~16 160 COMB LCCOMB_X32_Y5_N2 1 " "Info: 160: + IC(0.804 ns) + CELL(0.275 ns) = 46.596 ns; Loc. = LCCOMB_X32_Y5_N2; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.079 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 47.161 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~19 161 COMB LCCOMB_X32_Y5_N28 1 " "Info: 161: + IC(0.415 ns) + CELL(0.150 ns) = 47.161 ns; Loc. = LCCOMB_X32_Y5_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.415 ns) + CELL(0.150 ns) 47.726 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~20 162 COMB LCCOMB_X32_Y5_N18 1 " "Info: 162: + IC(0.415 ns) + CELL(0.150 ns) = 47.726 ns; Loc. = LCCOMB_X32_Y5_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.030 ns) + CELL(0.366 ns) 49.122 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\] 163 REG LCFF_X36_Y7_N21 1 " "Info: 163: + IC(1.030 ns) + CELL(0.366 ns) = 49.122 ns; Loc. = LCFF_X36_Y7_N21; Fanout = 1; REG Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.396 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "22.679 ns ( 46.17 % ) " "Info: Total cell delay = 22.679 ns ( 46.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "26.443 ns ( 53.83 % ) " "Info: Total interconnect delay = 26.443 ns ( 53.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "49.122 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] TOP_SIFTACH:inst|step_draw:inst13|Add0~1 TOP_SIFTACH:inst|step_draw:inst13|Add0~3 TOP_SIFTACH:inst|step_draw:inst13|Add0~5 TOP_SIFTACH:inst|step_draw:inst13|Add0~6 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~239 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[802]~439 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[867]~386 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~306 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[936]~409 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[960]~352 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux83~0 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "98.11 " "Info: Router will attempt to preserve 98.11 percent of routes from an earlier compile, a user specified Routing Constraints File, or internal routing requirements" {  } {  } 0 0 "Router will attempt to preserve %1!s! percent of routes from an earlier compile, a user specified Routing Constraints File, or internal routing requirements" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X33_Y12 X43_Y23 " "Info: Peak interconnect usage is 18% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Info: Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "90 " "Warning: Found 90 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_ADC_CHIP 0 " "Info: Pin \"CLK_ADC_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DACs_POWERDOWNn_CHIP 0 " "Info: Pin \"DACs_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CLK_PDACs_CHIP 0 " "Info: Pin \"CLK_PDACs_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VOLTAGE_TRANSLATORS_ENAn_CHIP 0 " "Info: Pin \"VOLTAGE_TRANSLATORS_ENAn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BIT_INPUT_MUX_CARD 0 " "Info: Pin \"BIT_INPUT_MUX_CARD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SDATA_CHIP 0 " "Info: Pin \"SDACs_SDATA_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SCLK_CHIP 0 " "Info: Pin \"SDACs_SCLK_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SDACs_SLATCH_CHIP 0 " "Info: Pin \"SDACs_SLATCH_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ADC_POWERDOWNn_CHIP 0 " "Info: Pin \"ADC_POWERDOWNn_CHIP\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_A_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_A_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[7\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[6\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[5\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[4\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[3\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[2\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[1\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PDAC_B_DATA_CHIP\[0\] 0 " "Info: Pin \"PDAC_B_DATA_CHIP\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "make 0 " "Info: Pin \"make\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jump 0 " "Info: Pin \"jump\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "break 0 " "Info: Pin \"break\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out 0 " "Info: Pin \"led_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jump_sound_LED 0 " "Info: Pin \"jump_sound_LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_HS 0 " "Info: Pin \"VGA_HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_VS 0 " "Info: Pin \"VGA_VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_SYNC 0 " "Info: Pin \"VGA_SYNC\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_BLANK 0 " "Info: Pin \"VGA_BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Info: Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "light_like_a_feg 0 " "Info: Pin \"light_like_a_feg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "draw 0 " "Info: Pin \"draw\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[0\] 0 " "Info: Pin \"dout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[1\] 0 " "Info: Pin \"dout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[2\] 0 " "Info: Pin \"dout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[3\] 0 " "Info: Pin \"dout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[4\] 0 " "Info: Pin \"dout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[5\] 0 " "Info: Pin \"dout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[6\] 0 " "Info: Pin \"dout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[7\] 0 " "Info: Pin \"dout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dout\[8\] 0 " "Info: Pin \"dout\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[6\] 0 " "Info: Pin \"HEX0S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[5\] 0 " "Info: Pin \"HEX0S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[4\] 0 " "Info: Pin \"HEX0S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[3\] 0 " "Info: Pin \"HEX0S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[2\] 0 " "Info: Pin \"HEX0S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[1\] 0 " "Info: Pin \"HEX0S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0S\[0\] 0 " "Info: Pin \"HEX0S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[6\] 0 " "Info: Pin \"HEX1S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[5\] 0 " "Info: Pin \"HEX1S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[4\] 0 " "Info: Pin \"HEX1S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[3\] 0 " "Info: Pin \"HEX1S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[2\] 0 " "Info: Pin \"HEX1S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[1\] 0 " "Info: Pin \"HEX1S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1S\[0\] 0 " "Info: Pin \"HEX1S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[9\] 0 " "Info: Pin \"VGA_B\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[8\] 0 " "Info: Pin \"VGA_B\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[7\] 0 " "Info: Pin \"VGA_B\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[6\] 0 " "Info: Pin \"VGA_B\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[5\] 0 " "Info: Pin \"VGA_B\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[4\] 0 " "Info: Pin \"VGA_B\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[3\] 0 " "Info: Pin \"VGA_B\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[2\] 0 " "Info: Pin \"VGA_B\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[1\] 0 " "Info: Pin \"VGA_B\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_B\[0\] 0 " "Info: Pin \"VGA_B\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[9\] 0 " "Info: Pin \"VGA_G\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[8\] 0 " "Info: Pin \"VGA_G\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[7\] 0 " "Info: Pin \"VGA_G\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[6\] 0 " "Info: Pin \"VGA_G\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[5\] 0 " "Info: Pin \"VGA_G\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[4\] 0 " "Info: Pin \"VGA_G\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[3\] 0 " "Info: Pin \"VGA_G\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[2\] 0 " "Info: Pin \"VGA_G\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[1\] 0 " "Info: Pin \"VGA_G\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_G\[0\] 0 " "Info: Pin \"VGA_G\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[9\] 0 " "Info: Pin \"VGA_R\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[8\] 0 " "Info: Pin \"VGA_R\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[7\] 0 " "Info: Pin \"VGA_R\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[6\] 0 " "Info: Pin \"VGA_R\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[5\] 0 " "Info: Pin \"VGA_R\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[4\] 0 " "Info: Pin \"VGA_R\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[3\] 0 " "Info: Pin \"VGA_R\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[2\] 0 " "Info: Pin \"VGA_R\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[1\] 0 " "Info: Pin \"VGA_R\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_R\[0\] 0 " "Info: Pin \"VGA_R\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/new mario/super_mario.fit.smsg " "Info: Generated suppressed messages file Z:/new mario/super_mario.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 56 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Info: Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 05:18:43 2017 " "Info: Processing ended: Sun Sep 17 05:18:43 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:37 " "Info: Elapsed time: 00:00:37" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Info: Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 05:18:48 2017 " "Info: Processing started: Sun Sep 17 05:18:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off super_mario -c super_mario " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off super_mario -c super_mario" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "292 " "Info: Peak virtual memory: 292 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 05:18:54 2017 " "Info: Processing ended: Sun Sep 17 05:18:54 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 17 05:18:55 2017 " "Info: Processing started: Sun Sep 17 05:18:55 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off super_mario -c super_mario --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off super_mario -c super_mario --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "KBD_final:inst1\|byterec:inst2\|jump " "Warning: Node \"KBD_final:inst1\|byterec:inst2\|jump\" is a latch" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|draw_out~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|draw_out~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[9\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[9\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[8\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[8\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[7\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[7\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[6\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[6\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[10\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[10\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[6\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[6\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[9\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[9\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[8\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[8\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[7\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[7\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[2\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[2\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[4\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[4\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[5\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[5\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[3\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[3\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[5\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[5\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[4\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[4\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[3\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[3\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[8\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[8\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartY_t\[8\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartY_t\[8\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[9\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[9\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[4\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[4\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[2\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[2\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[7\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[7\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[9\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[9\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[10\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[10\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[9\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[9\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[8\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[8\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[3\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[3\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[0\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[0\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[1\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[1\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[0\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[0\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[4\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[4\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[2\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[2\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[3\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[3\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[6\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[6\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[4\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[4\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[8\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[8\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[3\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[3\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[2\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[2\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[1\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|coinQ_move:inst49\|ObjectStartX_t\[1\]~latch\" is a latch" {  } { { "VGA/coinQ_move.vhd" "" { Text "Z:/new mario/VGA/coinQ_move.vhd" 42 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[7\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[7\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KBD_final:inst1\|byterec:inst2\|move_right " "Warning: Node \"KBD_final:inst1\|byterec:inst2\|move_right\" is a latch" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 26 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "KBD_final:inst1\|byterec:inst2\|move_left " "Warning: Node \"KBD_final:inst1\|byterec:inst2\|move_left\" is a latch" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 27 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[2\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[2\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[1\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[1\]~latch\" is a latch" {  } { { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[5\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out2\[5\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[7\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[7\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[6\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[6\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[6\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[6\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[5\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out1\[5\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[5\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|changeLocationObject:inst64\|ObjectStartX_out3\[5\]~latch\" is a latch" {  } { { "VGA/changeLocationObject.vhd" "" { Text "Z:/new mario/VGA/changeLocationObject.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[1\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[1\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[0\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[0\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[4\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[4\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[3\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[3\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[2\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[2\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[7\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[7\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[6\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[6\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "TOP_SIFTACH:inst\|running:inst27\|RGB_out\[5\]~latch " "Warning: Node \"TOP_SIFTACH:inst\|running:inst27\|RGB_out\[5\]~latch\" is a latch" {  } { { "VGA/running.vhd" "" { Text "Z:/new mario/VGA/running.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "altera_internal_jtag~TCKUTAP " "Info: Assuming node \"altera_internal_jtag~TCKUTAP\" is an undefined clock" {  } { { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TCKUTAP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "resetN " "Info: Assuming node \"resetN\" is a latch enable. Will not compute fmax for this pin." {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 88 -128 40 104 "resetN" "" } } } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|Selector0~4 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|Selector0~4\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 95 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|Selector0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|move_left~0 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|move_left~0\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|move_left~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|Mux5~0 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|Mux5~0\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 182 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|Mux6~2 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|Mux6~2\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 190 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|Mux6~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|move_left~1 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|move_left~1\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|move_left~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|move_right~2 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|move_right~2\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 26 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|move_right~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[0\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[0\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[4\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[4\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[2\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[2\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[3\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[3\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|Mux2~0 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|Mux2~0\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 190 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[5\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[5\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|jump~0 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|jump~0\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|jump~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[7\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[7\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|byterec:inst2\|present_state.new_break " "Info: Detected ripple clock \"KBD_final:inst1\|byterec:inst2\|present_state.new_break\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|present_state.new_break" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|jump~3 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|jump~3\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|jump~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|jump~4 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|jump~4\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|jump~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[1\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[1\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|bitrec:inst8\|dout\[6\] " "Info: Detected ripple clock \"KBD_final:inst1\|bitrec:inst8\|dout\[6\]\" as buffer" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|bitrec:inst8\|dout\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "KBD_final:inst1\|byterec:inst2\|present_state.new_make " "Info: Detected ripple clock \"KBD_final:inst1\|byterec:inst2\|present_state.new_make\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 43 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|present_state.new_make" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "KBD_final:inst1\|byterec:inst2\|jump~5 " "Info: Detected gated clock \"KBD_final:inst1\|byterec:inst2\|jump~5\" as buffer" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KBD_final:inst1\|byterec:inst2\|jump~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\] register TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\] -10.485 ns " "Info: Slack time is -10.485 ns for clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\]\" and destination register \"TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "21.04 MHz 47.522 ns " "Info: Fmax is 21.04 MHz (period= 47.522 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "36.829 ns + Largest register register " "Info: + Largest register to register requirement is 36.829 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "37.037 ns + " "Info: + Setup relationship between source and destination is 37.037 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 38.009 ns " "Info: + Latch edge is 38.009 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.006 ns + Largest " "Info: + Largest clock skew is 0.006 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.610 ns + Shortest register " "Info: + Shortest clock path from clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 933 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 933; COMB Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.537 ns) 2.610 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\] 3 REG LCFF_X36_Y7_N21 1 " "Info: 3: + IC(0.998 ns) + CELL(0.537 ns) = 2.610 ns; Loc. = LCFF_X36_Y7_N21; Fanout = 1; REG Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.535 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.57 % ) " "Info: Total cell delay = 0.537 ns ( 20.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.073 ns ( 79.43 % ) " "Info: Total interconnect delay = 2.073 ns ( 79.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.604 ns - Longest register " "Info: - Longest clock path from clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.604 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 933 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 933; COMB Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.604 ns TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\] 3 REG LCFF_X49_Y28_N7 22 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.604 ns; Loc. = LCFF_X49_Y28_N7; Fanout = 22; REG Node = 'TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.529 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.62 % ) " "Info: Total cell delay = 0.537 ns ( 20.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.067 ns ( 79.38 % ) " "Info: Total interconnect delay = 2.067 ns ( 79.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 40 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "47.314 ns - Longest register register " "Info: - Longest register to register delay is 47.314 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\] 1 REG LCFF_X49_Y28_N7 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X49_Y28_N7; Fanout = 22; REG Node = 'TOP_SIFTACH:inst\|step_MOVE:inst14\|ObjectStartX_t\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "VGA/step_move.vhd" "" { Text "Z:/new mario/VGA/step_move.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.334 ns) + CELL(0.414 ns) 0.748 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~1 2 COMB LCCOMB_X49_Y28_N10 2 " "Info: 2: + IC(0.334 ns) + CELL(0.414 ns) = 0.748 ns; Loc. = LCCOMB_X49_Y28_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.748 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] TOP_SIFTACH:inst|step_draw:inst13|Add0~1 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.819 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~3 3 COMB LCCOMB_X49_Y28_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.819 ns; Loc. = LCCOMB_X49_Y28_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~1 TOP_SIFTACH:inst|step_draw:inst13|Add0~3 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 0.978 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~5 4 COMB LCCOMB_X49_Y28_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 0.978 ns; Loc. = LCCOMB_X49_Y28_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~3 TOP_SIFTACH:inst|step_draw:inst13|Add0~5 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.388 ns TOP_SIFTACH:inst\|step_draw:inst13\|Add0~6 5 COMB LCCOMB_X49_Y28_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 1.388 ns; Loc. = LCCOMB_X49_Y28_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|Add0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~5 TOP_SIFTACH:inst|step_draw:inst13|Add0~6 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.414 ns) 2.279 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~11 6 COMB LCCOMB_X48_Y28_N22 1 " "Info: 6: + IC(0.477 ns) + CELL(0.414 ns) = 2.279 ns; Loc. = LCCOMB_X48_Y28_N22; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.891 ns" { TOP_SIFTACH:inst|step_draw:inst13|Add0~6 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.350 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~13 7 COMB LCCOMB_X48_Y28_N24 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.350 ns; Loc. = LCCOMB_X48_Y28_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.421 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~15 8 COMB LCCOMB_X48_Y28_N26 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.421 ns; Loc. = LCCOMB_X48_Y28_N26; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.831 ns TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~16 9 COMB LCCOMB_X48_Y28_N28 14 " "Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.831 ns; Loc. = LCCOMB_X48_Y28_N28; Fanout = 14; COMB Node = 'TOP_SIFTACH:inst\|step_draw:inst13\|LessThan1~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 } "NODE_NAME" } } { "VGA/step_draw.vhd" "" { Text "Z:/new mario/VGA/step_draw.vhd" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.750 ns) + CELL(0.150 ns) 3.731 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~0 10 COMB LCCOMB_X45_Y28_N12 1 " "Info: 10: + IC(0.750 ns) + CELL(0.150 ns) = 3.731 ns; Loc. = LCCOMB_X45_Y28_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.900 ns" { TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.149 ns) 4.133 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~1 11 COMB LCCOMB_X45_Y28_N14 2 " "Info: 11: + IC(0.253 ns) + CELL(0.149 ns) = 4.133 ns; Loc. = LCCOMB_X45_Y28_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.402 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.402 ns) + CELL(0.414 ns) 4.949 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3 12 COMB LCCOMB_X46_Y28_N0 2 " "Info: 12: + IC(0.402 ns) + CELL(0.414 ns) = 4.949 ns; Loc. = LCCOMB_X46_Y28_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.816 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.020 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5 13 COMB LCCOMB_X46_Y28_N2 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 5.020 ns; Loc. = LCCOMB_X46_Y28_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.091 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7 14 COMB LCCOMB_X46_Y28_N4 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 5.091 ns; Loc. = LCCOMB_X46_Y28_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.162 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9 15 COMB LCCOMB_X46_Y28_N6 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 5.162 ns; Loc. = LCCOMB_X46_Y28_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.233 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11 16 COMB LCCOMB_X46_Y28_N8 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 5.233 ns; Loc. = LCCOMB_X46_Y28_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.304 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13 17 COMB LCCOMB_X46_Y28_N10 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 5.304 ns; Loc. = LCCOMB_X46_Y28_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.375 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15 18 COMB LCCOMB_X46_Y28_N12 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 5.375 ns; Loc. = LCCOMB_X46_Y28_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 5.785 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~16 19 COMB LCCOMB_X46_Y28_N14 4 " "Info: 19: + IC(0.000 ns) + CELL(0.410 ns) = 5.785 ns; Loc. = LCCOMB_X46_Y28_N14; Fanout = 4; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|lpm_abs_0s9:my_abs_num\|cs1a\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 } "NODE_NAME" } } { "db/lpm_abs_0s9.tdf" "" { Text "Z:/new mario/db/lpm_abs_0s9.tdf" 31 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.956 ns) + CELL(0.393 ns) 8.134 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~1 20 COMB LCCOMB_X37_Y15_N12 2 " "Info: 20: + IC(1.956 ns) + CELL(0.393 ns) = 8.134 ns; Loc. = LCCOMB_X37_Y15_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.349 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.293 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~3 21 COMB LCCOMB_X37_Y15_N14 2 " "Info: 21: + IC(0.000 ns) + CELL(0.159 ns) = 8.293 ns; Loc. = LCCOMB_X37_Y15_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.364 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~5 22 COMB LCCOMB_X37_Y15_N16 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.364 ns; Loc. = LCCOMB_X37_Y15_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.435 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~7 23 COMB LCCOMB_X37_Y15_N18 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.435 ns; Loc. = LCCOMB_X37_Y15_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.506 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~9 24 COMB LCCOMB_X37_Y15_N20 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.506 ns; Loc. = LCCOMB_X37_Y15_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.577 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~11 25 COMB LCCOMB_X37_Y15_N22 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.577 ns; Loc. = LCCOMB_X37_Y15_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.648 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~13 26 COMB LCCOMB_X37_Y15_N24 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 8.648 ns; Loc. = LCCOMB_X37_Y15_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.719 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~15 27 COMB LCCOMB_X37_Y15_N26 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.719 ns; Loc. = LCCOMB_X37_Y15_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.790 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~17 28 COMB LCCOMB_X37_Y15_N28 1 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.790 ns; Loc. = LCCOMB_X37_Y15_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.200 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~18 29 COMB LCCOMB_X37_Y15_N30 25 " "Info: 29: + IC(0.000 ns) + CELL(0.410 ns) = 9.200 ns; Loc. = LCCOMB_X37_Y15_N30; Fanout = 25; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_16~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.434 ns) + CELL(0.271 ns) 9.905 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[768\]~238 30 COMB LCCOMB_X38_Y15_N26 2 " "Info: 30: + IC(0.434 ns) + CELL(0.271 ns) = 9.905 ns; Loc. = LCCOMB_X38_Y15_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[768\]~238'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~238 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.678 ns) + CELL(0.414 ns) 10.997 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~1 31 COMB LCCOMB_X36_Y15_N4 2 " "Info: 31: + IC(0.678 ns) + CELL(0.414 ns) = 10.997 ns; Loc. = LCCOMB_X36_Y15_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.092 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~238 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.068 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~3 32 COMB LCCOMB_X36_Y15_N6 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 11.068 ns; Loc. = LCCOMB_X36_Y15_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.139 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~5 33 COMB LCCOMB_X36_Y15_N8 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 11.139 ns; Loc. = LCCOMB_X36_Y15_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.210 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~7 34 COMB LCCOMB_X36_Y15_N10 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 11.210 ns; Loc. = LCCOMB_X36_Y15_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.281 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~9 35 COMB LCCOMB_X36_Y15_N12 2 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 11.281 ns; Loc. = LCCOMB_X36_Y15_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 11.440 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~11 36 COMB LCCOMB_X36_Y15_N14 2 " "Info: 36: + IC(0.000 ns) + CELL(0.159 ns) = 11.440 ns; Loc. = LCCOMB_X36_Y15_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.511 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~13 37 COMB LCCOMB_X36_Y15_N16 2 " "Info: 37: + IC(0.000 ns) + CELL(0.071 ns) = 11.511 ns; Loc. = LCCOMB_X36_Y15_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.582 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~15 38 COMB LCCOMB_X36_Y15_N18 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 11.582 ns; Loc. = LCCOMB_X36_Y15_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.653 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~17 39 COMB LCCOMB_X36_Y15_N20 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 11.653 ns; Loc. = LCCOMB_X36_Y15_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.724 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~19 40 COMB LCCOMB_X36_Y15_N22 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 11.724 ns; Loc. = LCCOMB_X36_Y15_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 11.795 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~21 41 COMB LCCOMB_X36_Y15_N24 1 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 11.795 ns; Loc. = LCCOMB_X36_Y15_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 12.205 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~22 42 COMB LCCOMB_X36_Y15_N26 35 " "Info: 42: + IC(0.000 ns) + CELL(0.410 ns) = 12.205 ns; Loc. = LCCOMB_X36_Y15_N26; Fanout = 35; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_17~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.825 ns) + CELL(0.271 ns) 13.301 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~252 43 COMB LCCOMB_X36_Y17_N16 2 " "Info: 43: + IC(0.825 ns) + CELL(0.271 ns) = 13.301 ns; Loc. = LCCOMB_X36_Y17_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[800\]~252'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.096 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~252 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.414 ns) 14.176 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~1 44 COMB LCCOMB_X35_Y17_N4 2 " "Info: 44: + IC(0.461 ns) + CELL(0.414 ns) = 14.176 ns; Loc. = LCCOMB_X35_Y17_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.875 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~252 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.247 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~3 45 COMB LCCOMB_X35_Y17_N6 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 14.247 ns; Loc. = LCCOMB_X35_Y17_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.318 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~5 46 COMB LCCOMB_X35_Y17_N8 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 14.318 ns; Loc. = LCCOMB_X35_Y17_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.389 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~7 47 COMB LCCOMB_X35_Y17_N10 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 14.389 ns; Loc. = LCCOMB_X35_Y17_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.460 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~9 48 COMB LCCOMB_X35_Y17_N12 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 14.460 ns; Loc. = LCCOMB_X35_Y17_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.619 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~11 49 COMB LCCOMB_X35_Y17_N14 2 " "Info: 49: + IC(0.000 ns) + CELL(0.159 ns) = 14.619 ns; Loc. = LCCOMB_X35_Y17_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.690 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~13 50 COMB LCCOMB_X35_Y17_N16 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 14.690 ns; Loc. = LCCOMB_X35_Y17_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.761 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~15 51 COMB LCCOMB_X35_Y17_N18 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 14.761 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.832 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~17 52 COMB LCCOMB_X35_Y17_N20 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 14.832 ns; Loc. = LCCOMB_X35_Y17_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.903 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~19 53 COMB LCCOMB_X35_Y17_N22 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 14.903 ns; Loc. = LCCOMB_X35_Y17_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.974 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~21 54 COMB LCCOMB_X35_Y17_N24 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 14.974 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.045 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~23 55 COMB LCCOMB_X35_Y17_N26 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 15.045 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.116 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~25 56 COMB LCCOMB_X35_Y17_N28 1 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 15.116 ns; Loc. = LCCOMB_X35_Y17_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 15.526 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~26 57 COMB LCCOMB_X35_Y17_N30 41 " "Info: 57: + IC(0.000 ns) + CELL(0.410 ns) = 15.526 ns; Loc. = LCCOMB_X35_Y17_N30; Fanout = 41; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_18~26'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.796 ns) + CELL(0.150 ns) 16.472 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~440 58 COMB LCCOMB_X34_Y15_N22 3 " "Info: 58: + IC(0.796 ns) + CELL(0.150 ns) = 16.472 ns; Loc. = LCCOMB_X34_Y15_N22; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[834\]~440'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.946 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.760 ns) + CELL(0.393 ns) 17.625 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~5 59 COMB LCCOMB_X35_Y18_N4 2 " "Info: 59: + IC(0.760 ns) + CELL(0.393 ns) = 17.625 ns; Loc. = LCCOMB_X35_Y18_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.153 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.696 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~7 60 COMB LCCOMB_X35_Y18_N6 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 17.696 ns; Loc. = LCCOMB_X35_Y18_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.767 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~9 61 COMB LCCOMB_X35_Y18_N8 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 17.767 ns; Loc. = LCCOMB_X35_Y18_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.838 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~11 62 COMB LCCOMB_X35_Y18_N10 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 17.838 ns; Loc. = LCCOMB_X35_Y18_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 17.909 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~13 63 COMB LCCOMB_X35_Y18_N12 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 17.909 ns; Loc. = LCCOMB_X35_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 18.068 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~15 64 COMB LCCOMB_X35_Y18_N14 2 " "Info: 64: + IC(0.000 ns) + CELL(0.159 ns) = 18.068 ns; Loc. = LCCOMB_X35_Y18_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.139 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~17 65 COMB LCCOMB_X35_Y18_N16 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 18.139 ns; Loc. = LCCOMB_X35_Y18_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.210 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~19 66 COMB LCCOMB_X35_Y18_N18 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 18.210 ns; Loc. = LCCOMB_X35_Y18_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.281 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~21 67 COMB LCCOMB_X35_Y18_N20 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 18.281 ns; Loc. = LCCOMB_X35_Y18_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.352 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~23 68 COMB LCCOMB_X35_Y18_N22 2 " "Info: 68: + IC(0.000 ns) + CELL(0.071 ns) = 18.352 ns; Loc. = LCCOMB_X35_Y18_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.423 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~25 69 COMB LCCOMB_X35_Y18_N24 2 " "Info: 69: + IC(0.000 ns) + CELL(0.071 ns) = 18.423 ns; Loc. = LCCOMB_X35_Y18_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.494 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~27 70 COMB LCCOMB_X35_Y18_N26 2 " "Info: 70: + IC(0.000 ns) + CELL(0.071 ns) = 18.494 ns; Loc. = LCCOMB_X35_Y18_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 18.565 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~29 71 COMB LCCOMB_X35_Y18_N28 1 " "Info: 71: + IC(0.000 ns) + CELL(0.071 ns) = 18.565 ns; Loc. = LCCOMB_X35_Y18_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.975 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~30 72 COMB LCCOMB_X35_Y18_N30 47 " "Info: 72: + IC(0.000 ns) + CELL(0.410 ns) = 18.975 ns; Loc. = LCCOMB_X35_Y18_N30; Fanout = 47; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_19~30'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 20.139 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[868\]~385 73 COMB LCCOMB_X34_Y17_N22 3 " "Info: 73: + IC(1.014 ns) + CELL(0.150 ns) = 20.139 ns; Loc. = LCCOMB_X34_Y17_N22; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[868\]~385'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~385 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.414 ns) 21.317 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~9 74 COMB LCCOMB_X34_Y19_N22 2 " "Info: 74: + IC(0.764 ns) + CELL(0.414 ns) = 21.317 ns; Loc. = LCCOMB_X34_Y19_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.178 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~385 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.388 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~11 75 COMB LCCOMB_X34_Y19_N24 2 " "Info: 75: + IC(0.000 ns) + CELL(0.071 ns) = 21.388 ns; Loc. = LCCOMB_X34_Y19_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.459 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~13 76 COMB LCCOMB_X34_Y19_N26 2 " "Info: 76: + IC(0.000 ns) + CELL(0.071 ns) = 21.459 ns; Loc. = LCCOMB_X34_Y19_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.530 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~15 77 COMB LCCOMB_X34_Y19_N28 2 " "Info: 77: + IC(0.000 ns) + CELL(0.071 ns) = 21.530 ns; Loc. = LCCOMB_X34_Y19_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 21.676 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~17 78 COMB LCCOMB_X34_Y19_N30 2 " "Info: 78: + IC(0.000 ns) + CELL(0.146 ns) = 21.676 ns; Loc. = LCCOMB_X34_Y19_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.747 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~19 79 COMB LCCOMB_X34_Y18_N0 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 21.747 ns; Loc. = LCCOMB_X34_Y18_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.818 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~21 80 COMB LCCOMB_X34_Y18_N2 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 21.818 ns; Loc. = LCCOMB_X34_Y18_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.889 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~23 81 COMB LCCOMB_X34_Y18_N4 2 " "Info: 81: + IC(0.000 ns) + CELL(0.071 ns) = 21.889 ns; Loc. = LCCOMB_X34_Y18_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.960 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~25 82 COMB LCCOMB_X34_Y18_N6 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 21.960 ns; Loc. = LCCOMB_X34_Y18_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.031 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~27 83 COMB LCCOMB_X34_Y18_N8 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 22.031 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.102 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~29 84 COMB LCCOMB_X34_Y18_N10 2 " "Info: 84: + IC(0.000 ns) + CELL(0.071 ns) = 22.102 ns; Loc. = LCCOMB_X34_Y18_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.173 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~31 85 COMB LCCOMB_X34_Y18_N12 2 " "Info: 85: + IC(0.000 ns) + CELL(0.071 ns) = 22.173 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.332 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~33 86 COMB LCCOMB_X34_Y18_N14 1 " "Info: 86: + IC(0.000 ns) + CELL(0.159 ns) = 22.332 ns; Loc. = LCCOMB_X34_Y18_N14; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 22.742 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~34 87 COMB LCCOMB_X34_Y18_N16 53 " "Info: 87: + IC(0.000 ns) + CELL(0.410 ns) = 22.742 ns; Loc. = LCCOMB_X34_Y18_N16; Fanout = 53; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_20~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.046 ns) + CELL(0.150 ns) 23.938 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~307 88 COMB LCCOMB_X32_Y19_N28 2 " "Info: 88: + IC(1.046 ns) + CELL(0.150 ns) = 23.938 ns; Loc. = LCCOMB_X32_Y19_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[896\]~307'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.196 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~307 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.393 ns) 24.793 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~1 89 COMB LCCOMB_X33_Y19_N12 2 " "Info: 89: + IC(0.462 ns) + CELL(0.393 ns) = 24.793 ns; Loc. = LCCOMB_X33_Y19_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~307 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 24.952 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~3 90 COMB LCCOMB_X33_Y19_N14 2 " "Info: 90: + IC(0.000 ns) + CELL(0.159 ns) = 24.952 ns; Loc. = LCCOMB_X33_Y19_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.023 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~5 91 COMB LCCOMB_X33_Y19_N16 2 " "Info: 91: + IC(0.000 ns) + CELL(0.071 ns) = 25.023 ns; Loc. = LCCOMB_X33_Y19_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.094 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~7 92 COMB LCCOMB_X33_Y19_N18 2 " "Info: 92: + IC(0.000 ns) + CELL(0.071 ns) = 25.094 ns; Loc. = LCCOMB_X33_Y19_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.165 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~9 93 COMB LCCOMB_X33_Y19_N20 2 " "Info: 93: + IC(0.000 ns) + CELL(0.071 ns) = 25.165 ns; Loc. = LCCOMB_X33_Y19_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.236 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~11 94 COMB LCCOMB_X33_Y19_N22 2 " "Info: 94: + IC(0.000 ns) + CELL(0.071 ns) = 25.236 ns; Loc. = LCCOMB_X33_Y19_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.307 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~13 95 COMB LCCOMB_X33_Y19_N24 2 " "Info: 95: + IC(0.000 ns) + CELL(0.071 ns) = 25.307 ns; Loc. = LCCOMB_X33_Y19_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.378 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~15 96 COMB LCCOMB_X33_Y19_N26 2 " "Info: 96: + IC(0.000 ns) + CELL(0.071 ns) = 25.378 ns; Loc. = LCCOMB_X33_Y19_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.449 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~17 97 COMB LCCOMB_X33_Y19_N28 2 " "Info: 97: + IC(0.000 ns) + CELL(0.071 ns) = 25.449 ns; Loc. = LCCOMB_X33_Y19_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 25.595 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~19 98 COMB LCCOMB_X33_Y19_N30 2 " "Info: 98: + IC(0.000 ns) + CELL(0.146 ns) = 25.595 ns; Loc. = LCCOMB_X33_Y19_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.666 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~21 99 COMB LCCOMB_X33_Y18_N0 2 " "Info: 99: + IC(0.000 ns) + CELL(0.071 ns) = 25.666 ns; Loc. = LCCOMB_X33_Y18_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.737 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~23 100 COMB LCCOMB_X33_Y18_N2 2 " "Info: 100: + IC(0.000 ns) + CELL(0.071 ns) = 25.737 ns; Loc. = LCCOMB_X33_Y18_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.808 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~25 101 COMB LCCOMB_X33_Y18_N4 2 " "Info: 101: + IC(0.000 ns) + CELL(0.071 ns) = 25.808 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.879 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~27 102 COMB LCCOMB_X33_Y18_N6 2 " "Info: 102: + IC(0.000 ns) + CELL(0.071 ns) = 25.879 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 25.950 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~29 103 COMB LCCOMB_X33_Y18_N8 2 " "Info: 103: + IC(0.000 ns) + CELL(0.071 ns) = 25.950 ns; Loc. = LCCOMB_X33_Y18_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.021 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~31 104 COMB LCCOMB_X33_Y18_N10 2 " "Info: 104: + IC(0.000 ns) + CELL(0.071 ns) = 26.021 ns; Loc. = LCCOMB_X33_Y18_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.092 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~33 105 COMB LCCOMB_X33_Y18_N12 2 " "Info: 105: + IC(0.000 ns) + CELL(0.071 ns) = 26.092 ns; Loc. = LCCOMB_X33_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 26.251 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~35 106 COMB LCCOMB_X33_Y18_N14 2 " "Info: 106: + IC(0.000 ns) + CELL(0.159 ns) = 26.251 ns; Loc. = LCCOMB_X33_Y18_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 26.322 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~37 107 COMB LCCOMB_X33_Y18_N16 1 " "Info: 107: + IC(0.000 ns) + CELL(0.071 ns) = 26.322 ns; Loc. = LCCOMB_X33_Y18_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 26.732 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~38 108 COMB LCCOMB_X33_Y18_N18 59 " "Info: 108: + IC(0.000 ns) + CELL(0.410 ns) = 26.732 ns; Loc. = LCCOMB_X33_Y18_N18; Fanout = 59; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_21~38'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.610 ns) + CELL(0.150 ns) 27.492 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[928\]~329 109 COMB LCCOMB_X32_Y18_N12 2 " "Info: 109: + IC(0.610 ns) + CELL(0.150 ns) = 27.492 ns; Loc. = LCCOMB_X32_Y18_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[928\]~329'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.760 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~329 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.896 ns) + CELL(0.414 ns) 28.802 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~1 110 COMB LCCOMB_X33_Y16_N10 2 " "Info: 110: + IC(0.896 ns) + CELL(0.414 ns) = 28.802 ns; Loc. = LCCOMB_X33_Y16_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.310 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~329 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 28.873 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~3 111 COMB LCCOMB_X33_Y16_N12 2 " "Info: 111: + IC(0.000 ns) + CELL(0.071 ns) = 28.873 ns; Loc. = LCCOMB_X33_Y16_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 29.032 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~5 112 COMB LCCOMB_X33_Y16_N14 2 " "Info: 112: + IC(0.000 ns) + CELL(0.159 ns) = 29.032 ns; Loc. = LCCOMB_X33_Y16_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.103 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~7 113 COMB LCCOMB_X33_Y16_N16 2 " "Info: 113: + IC(0.000 ns) + CELL(0.071 ns) = 29.103 ns; Loc. = LCCOMB_X33_Y16_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.174 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~9 114 COMB LCCOMB_X33_Y16_N18 2 " "Info: 114: + IC(0.000 ns) + CELL(0.071 ns) = 29.174 ns; Loc. = LCCOMB_X33_Y16_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.245 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~11 115 COMB LCCOMB_X33_Y16_N20 2 " "Info: 115: + IC(0.000 ns) + CELL(0.071 ns) = 29.245 ns; Loc. = LCCOMB_X33_Y16_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.316 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~13 116 COMB LCCOMB_X33_Y16_N22 2 " "Info: 116: + IC(0.000 ns) + CELL(0.071 ns) = 29.316 ns; Loc. = LCCOMB_X33_Y16_N22; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.387 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~15 117 COMB LCCOMB_X33_Y16_N24 2 " "Info: 117: + IC(0.000 ns) + CELL(0.071 ns) = 29.387 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.458 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~17 118 COMB LCCOMB_X33_Y16_N26 2 " "Info: 118: + IC(0.000 ns) + CELL(0.071 ns) = 29.458 ns; Loc. = LCCOMB_X33_Y16_N26; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.529 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~19 119 COMB LCCOMB_X33_Y16_N28 2 " "Info: 119: + IC(0.000 ns) + CELL(0.071 ns) = 29.529 ns; Loc. = LCCOMB_X33_Y16_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 29.675 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~21 120 COMB LCCOMB_X33_Y16_N30 2 " "Info: 120: + IC(0.000 ns) + CELL(0.146 ns) = 29.675 ns; Loc. = LCCOMB_X33_Y16_N30; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.746 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~23 121 COMB LCCOMB_X33_Y15_N0 2 " "Info: 121: + IC(0.000 ns) + CELL(0.071 ns) = 29.746 ns; Loc. = LCCOMB_X33_Y15_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.817 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~25 122 COMB LCCOMB_X33_Y15_N2 2 " "Info: 122: + IC(0.000 ns) + CELL(0.071 ns) = 29.817 ns; Loc. = LCCOMB_X33_Y15_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.888 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~27 123 COMB LCCOMB_X33_Y15_N4 2 " "Info: 123: + IC(0.000 ns) + CELL(0.071 ns) = 29.888 ns; Loc. = LCCOMB_X33_Y15_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 29.959 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~29 124 COMB LCCOMB_X33_Y15_N6 2 " "Info: 124: + IC(0.000 ns) + CELL(0.071 ns) = 29.959 ns; Loc. = LCCOMB_X33_Y15_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.030 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~31 125 COMB LCCOMB_X33_Y15_N8 2 " "Info: 125: + IC(0.000 ns) + CELL(0.071 ns) = 30.030 ns; Loc. = LCCOMB_X33_Y15_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.101 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~33 126 COMB LCCOMB_X33_Y15_N10 2 " "Info: 126: + IC(0.000 ns) + CELL(0.071 ns) = 30.101 ns; Loc. = LCCOMB_X33_Y15_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.172 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~35 127 COMB LCCOMB_X33_Y15_N12 2 " "Info: 127: + IC(0.000 ns) + CELL(0.071 ns) = 30.172 ns; Loc. = LCCOMB_X33_Y15_N12; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 30.331 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~37 128 COMB LCCOMB_X33_Y15_N14 2 " "Info: 128: + IC(0.000 ns) + CELL(0.159 ns) = 30.331 ns; Loc. = LCCOMB_X33_Y15_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.402 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~39 129 COMB LCCOMB_X33_Y15_N16 2 " "Info: 129: + IC(0.000 ns) + CELL(0.071 ns) = 30.402 ns; Loc. = LCCOMB_X33_Y15_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 30.473 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~41 130 COMB LCCOMB_X33_Y15_N18 1 " "Info: 130: + IC(0.000 ns) + CELL(0.071 ns) = 30.473 ns; Loc. = LCCOMB_X33_Y15_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 30.883 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~42 131 COMB LCCOMB_X33_Y15_N20 48 " "Info: 131: + IC(0.000 ns) + CELL(0.410 ns) = 30.883 ns; Loc. = LCCOMB_X33_Y15_N20; Fanout = 48; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_23~42'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.085 ns) + CELL(0.150 ns) 32.118 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[962\]~444 132 COMB LCCOMB_X32_Y19_N10 3 " "Info: 132: + IC(1.085 ns) + CELL(0.150 ns) = 32.118 ns; Loc. = LCCOMB_X32_Y19_N10; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[962\]~444'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.235 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~444 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.772 ns) + CELL(0.485 ns) 33.375 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~5 133 COMB LCCOMB_X32_Y16_N14 2 " "Info: 133: + IC(0.772 ns) + CELL(0.485 ns) = 33.375 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~444 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.446 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~7 134 COMB LCCOMB_X32_Y16_N16 2 " "Info: 134: + IC(0.000 ns) + CELL(0.071 ns) = 33.446 ns; Loc. = LCCOMB_X32_Y16_N16; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.517 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~9 135 COMB LCCOMB_X32_Y16_N18 2 " "Info: 135: + IC(0.000 ns) + CELL(0.071 ns) = 33.517 ns; Loc. = LCCOMB_X32_Y16_N18; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.588 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~11 136 COMB LCCOMB_X32_Y16_N20 1 " "Info: 136: + IC(0.000 ns) + CELL(0.071 ns) = 33.588 ns; Loc. = LCCOMB_X32_Y16_N20; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.659 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~13 137 COMB LCCOMB_X32_Y16_N22 1 " "Info: 137: + IC(0.000 ns) + CELL(0.071 ns) = 33.659 ns; Loc. = LCCOMB_X32_Y16_N22; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.730 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~15 138 COMB LCCOMB_X32_Y16_N24 1 " "Info: 138: + IC(0.000 ns) + CELL(0.071 ns) = 33.730 ns; Loc. = LCCOMB_X32_Y16_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.801 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~17 139 COMB LCCOMB_X32_Y16_N26 1 " "Info: 139: + IC(0.000 ns) + CELL(0.071 ns) = 33.801 ns; Loc. = LCCOMB_X32_Y16_N26; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 33.872 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~19 140 COMB LCCOMB_X32_Y16_N28 1 " "Info: 140: + IC(0.000 ns) + CELL(0.071 ns) = 33.872 ns; Loc. = LCCOMB_X32_Y16_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 34.018 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~21 141 COMB LCCOMB_X32_Y16_N30 1 " "Info: 141: + IC(0.000 ns) + CELL(0.146 ns) = 34.018 ns; Loc. = LCCOMB_X32_Y16_N30; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~21'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.089 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~23 142 COMB LCCOMB_X32_Y15_N0 1 " "Info: 142: + IC(0.000 ns) + CELL(0.071 ns) = 34.089 ns; Loc. = LCCOMB_X32_Y15_N0; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.160 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~25 143 COMB LCCOMB_X32_Y15_N2 1 " "Info: 143: + IC(0.000 ns) + CELL(0.071 ns) = 34.160 ns; Loc. = LCCOMB_X32_Y15_N2; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.231 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~27 144 COMB LCCOMB_X32_Y15_N4 1 " "Info: 144: + IC(0.000 ns) + CELL(0.071 ns) = 34.231 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.302 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~29 145 COMB LCCOMB_X32_Y15_N6 1 " "Info: 145: + IC(0.000 ns) + CELL(0.071 ns) = 34.302 ns; Loc. = LCCOMB_X32_Y15_N6; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~29'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.373 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~31 146 COMB LCCOMB_X32_Y15_N8 1 " "Info: 146: + IC(0.000 ns) + CELL(0.071 ns) = 34.373 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.444 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~33 147 COMB LCCOMB_X32_Y15_N10 1 " "Info: 147: + IC(0.000 ns) + CELL(0.071 ns) = 34.444 ns; Loc. = LCCOMB_X32_Y15_N10; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~33'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.515 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~35 148 COMB LCCOMB_X32_Y15_N12 1 " "Info: 148: + IC(0.000 ns) + CELL(0.071 ns) = 34.515 ns; Loc. = LCCOMB_X32_Y15_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~35'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 34.674 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~37 149 COMB LCCOMB_X32_Y15_N14 1 " "Info: 149: + IC(0.000 ns) + CELL(0.159 ns) = 34.674 ns; Loc. = LCCOMB_X32_Y15_N14; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.745 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~39 150 COMB LCCOMB_X32_Y15_N16 1 " "Info: 150: + IC(0.000 ns) + CELL(0.071 ns) = 34.745 ns; Loc. = LCCOMB_X32_Y15_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~39'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.816 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~41 151 COMB LCCOMB_X32_Y15_N18 1 " "Info: 151: + IC(0.000 ns) + CELL(0.071 ns) = 34.816 ns; Loc. = LCCOMB_X32_Y15_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~41'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 34.887 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~43 152 COMB LCCOMB_X32_Y15_N20 1 " "Info: 152: + IC(0.000 ns) + CELL(0.071 ns) = 34.887 ns; Loc. = LCCOMB_X32_Y15_N20; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.297 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~44 153 COMB LCCOMB_X32_Y15_N22 14 " "Info: 153: + IC(0.000 ns) + CELL(0.410 ns) = 35.297 ns; Loc. = LCCOMB_X32_Y15_N22; Fanout = 14; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|op_24~44'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.367 ns) + CELL(0.150 ns) 36.814 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~354 154 COMB LCCOMB_X33_Y8_N24 3 " "Info: 154: + IC(1.367 ns) + CELL(0.150 ns) = 36.814 ns; Loc. = LCCOMB_X33_Y8_N24; Fanout = 3; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|alt_u_div_k5f:divider\|StageOut\[992\]~354'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 } "NODE_NAME" } } { "db/alt_u_div_k5f.tdf" "" { Text "Z:/new mario/db/alt_u_div_k5f.tdf" 198 10 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.414 ns) 37.496 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1 155 COMB LCCOMB_X33_Y8_N10 2 " "Info: 155: + IC(0.268 ns) + CELL(0.414 ns) = 37.496 ns; Loc. = LCCOMB_X33_Y8_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.682 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 37.906 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~2 156 COMB LCCOMB_X33_Y8_N12 1 " "Info: 156: + IC(0.000 ns) + CELL(0.410 ns) = 37.906 ns; Loc. = LCCOMB_X33_Y8_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|op_2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.150 ns) 38.508 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[1\]~1 157 COMB LCCOMB_X34_Y8_N20 2 " "Info: 157: + IC(0.452 ns) + CELL(0.150 ns) = 38.508 ns; Loc. = LCCOMB_X34_Y8_N20; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|lpm_divide:Mod1\|lpm_divide_qlo:auto_generated\|abs_divider_4dg:divider\|remainder\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.602 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 } "NODE_NAME" } } { "db/abs_divider_4dg.tdf" "" { Text "Z:/new mario/db/abs_divider_4dg.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.414 ns) 39.188 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~1 158 COMB LCCOMB_X34_Y8_N2 2 " "Info: 158: + IC(0.266 ns) + CELL(0.414 ns) = 39.188 ns; Loc. = LCCOMB_X34_Y8_N2; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.680 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 39.259 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~3 159 COMB LCCOMB_X34_Y8_N4 2 " "Info: 159: + IC(0.000 ns) + CELL(0.071 ns) = 39.259 ns; Loc. = LCCOMB_X34_Y8_N4; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 39.669 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~4 160 COMB LCCOMB_X34_Y8_N6 293 " "Info: 160: + IC(0.000 ns) + CELL(0.410 ns) = 39.669 ns; Loc. = LCCOMB_X34_Y8_N6; Fanout = 293; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Add7~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 159 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.275 ns) 40.805 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~1 161 COMB LCCOMB_X34_Y10_N28 1 " "Info: 161: + IC(0.861 ns) + CELL(0.275 ns) = 40.805 ns; Loc. = LCCOMB_X34_Y10_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.136 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~1 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.438 ns) 41.688 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~2 162 COMB LCCOMB_X34_Y10_N30 1 " "Info: 162: + IC(0.445 ns) + CELL(0.438 ns) = 41.688 ns; Loc. = LCCOMB_X34_Y10_N30; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.883 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.150 ns) 42.082 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~3 163 COMB LCCOMB_X34_Y10_N0 1 " "Info: 163: + IC(0.244 ns) + CELL(0.150 ns) = 42.082 ns; Loc. = LCCOMB_X34_Y10_N0; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.394 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.242 ns) + CELL(0.150 ns) 42.474 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~8 164 COMB LCCOMB_X34_Y10_N6 1 " "Info: 164: + IC(0.242 ns) + CELL(0.150 ns) = 42.474 ns; Loc. = LCCOMB_X34_Y10_N6; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux4~8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.392 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.275 ns) 43.720 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~14 165 COMB LCCOMB_X32_Y8_N28 1 " "Info: 165: + IC(0.971 ns) + CELL(0.275 ns) = 43.720 ns; Loc. = LCCOMB_X32_Y8_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~14'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.246 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 44.118 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~15 166 COMB LCCOMB_X32_Y8_N8 1 " "Info: 166: + IC(0.248 ns) + CELL(0.150 ns) = 44.118 ns; Loc. = LCCOMB_X32_Y8_N8; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.275 ns) 45.159 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~16 167 COMB LCCOMB_X32_Y5_N2 1 " "Info: 167: + IC(0.766 ns) + CELL(0.275 ns) = 45.159 ns; Loc. = LCCOMB_X32_Y5_N2; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.041 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 45.554 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~19 168 COMB LCCOMB_X32_Y5_N28 1 " "Info: 168: + IC(0.245 ns) + CELL(0.150 ns) = 45.554 ns; Loc. = LCCOMB_X32_Y5_N28; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.150 ns) 45.951 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~20 169 COMB LCCOMB_X32_Y5_N18 1 " "Info: 169: + IC(0.247 ns) + CELL(0.150 ns) = 45.951 ns; Loc. = LCCOMB_X32_Y5_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|Mux177~20'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.397 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.366 ns) 47.314 ns TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\] 170 REG LCFF_X36_Y7_N21 1 " "Info: 170: + IC(0.997 ns) + CELL(0.366 ns) = 47.314 ns; Loc. = LCFF_X36_Y7_N21; Fanout = 1; REG Node = 'TOP_SIFTACH:inst\|stepEnvelop:inst28\|mVGA_RGB\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.363 ns" { TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "VGA/stepEnvelop.vhd" "" { Text "Z:/new mario/VGA/stepEnvelop.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "24.920 ns ( 52.67 % ) " "Info: Total cell delay = 24.920 ns ( 52.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.394 ns ( 47.33 % ) " "Info: Total interconnect delay = 22.394 ns ( 47.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "47.314 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] TOP_SIFTACH:inst|step_draw:inst13|Add0~1 TOP_SIFTACH:inst|step_draw:inst13|Add0~3 TOP_SIFTACH:inst|step_draw:inst13|Add0~5 TOP_SIFTACH:inst|step_draw:inst13|Add0~6 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~238 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~252 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~385 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~307 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~329 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~444 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "47.314 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] {} TOP_SIFTACH:inst|step_draw:inst13|Add0~1 {} TOP_SIFTACH:inst|step_draw:inst13|Add0~3 {} TOP_SIFTACH:inst|step_draw:inst13|Add0~5 {} TOP_SIFTACH:inst|step_draw:inst13|Add0~6 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~238 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~252 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~385 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~307 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~329 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~444 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 {} TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] {} } { 0.000ns 0.334ns 0.000ns 0.000ns 0.000ns 0.477ns 0.000ns 0.000ns 0.000ns 0.750ns 0.253ns 0.402ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.956ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.678ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.825ns 0.461ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.046ns 0.462ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.610ns 0.896ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.085ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.367ns 0.268ns 0.000ns 0.452ns 0.266ns 0.000ns 0.000ns 0.861ns 0.445ns 0.244ns 0.242ns 0.971ns 0.248ns 0.766ns 0.245ns 0.247ns 0.997ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.610 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] {} } { 0.000ns 1.075ns 0.998ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.604 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] {} } { 0.000ns 1.075ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "47.314 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] TOP_SIFTACH:inst|step_draw:inst13|Add0~1 TOP_SIFTACH:inst|step_draw:inst13|Add0~3 TOP_SIFTACH:inst|step_draw:inst13|Add0~5 TOP_SIFTACH:inst|step_draw:inst13|Add0~6 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~238 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~252 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~385 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~307 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~329 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~444 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~1 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "47.314 ns" { TOP_SIFTACH:inst|step_MOVE:inst14|ObjectStartX_t[2] {} TOP_SIFTACH:inst|step_draw:inst13|Add0~1 {} TOP_SIFTACH:inst|step_draw:inst13|Add0~3 {} TOP_SIFTACH:inst|step_draw:inst13|Add0~5 {} TOP_SIFTACH:inst|step_draw:inst13|Add0~6 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~11 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~13 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~15 {} TOP_SIFTACH:inst|step_draw:inst13|LessThan1~16 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~0 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[0]~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|lpm_abs_0s9:my_abs_num|cs1a[1]~16 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_16~18 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[768]~238 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_17~22 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[800]~252 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_18~26 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[834]~440 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_19~30 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[868]~385 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_20~34 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[896]~307 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~35 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~37 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_21~38 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[928]~329 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~35 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~37 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~39 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~41 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_23~42 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[962]~444 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~5 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~7 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~9 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~11 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~13 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~17 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~21 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~23 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~25 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~27 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~29 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~31 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~33 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~35 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~37 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~39 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~41 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~43 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|op_24~44 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|alt_u_div_k5f:divider|StageOut[992]~354 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|op_2~2 {} TOP_SIFTACH:inst|stepEnvelop:inst28|lpm_divide:Mod1|lpm_divide_qlo:auto_generated|abs_divider_4dg:divider|remainder[1]~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Add7~4 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~1 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~2 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~3 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux4~8 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~14 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~15 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~16 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~19 {} TOP_SIFTACH:inst|stepEnvelop:inst28|Mux177~20 {} TOP_SIFTACH:inst|stepEnvelop:inst28|mVGA_RGB[2] {} } { 0.000ns 0.334ns 0.000ns 0.000ns 0.000ns 0.477ns 0.000ns 0.000ns 0.000ns 0.750ns 0.253ns 0.402ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.956ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.434ns 0.678ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.825ns 0.461ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.796ns 0.760ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.764ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.046ns 0.462ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.610ns 0.896ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.085ns 0.772ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.367ns 0.268ns 0.000ns 0.452ns 0.266ns 0.000ns 0.000ns 0.861ns 0.445ns 0.244ns 0.242ns 0.971ns 0.248ns 0.766ns 0.245ns 0.247ns 0.997ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.271ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.393ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.410ns 0.150ns 0.414ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.150ns 0.485ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.410ns 0.150ns 0.414ns 0.410ns 0.150ns 0.414ns 0.071ns 0.410ns 0.275ns 0.438ns 0.150ns 0.150ns 0.275ns 0.150ns 0.275ns 0.150ns 0.150ns 0.366ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0' 671 " "Warning: Can't achieve timing requirement Clock Setup: 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0' along 671 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "CLOCK_27 register KBD_final:inst1\|byterec:inst2\|jump register random_modle:inst4\|new_random:inst5\|count_out\[8\] 10.76 ns " "Info: Slack time is 10.76 ns for clock \"CLOCK_27\" between source register \"KBD_final:inst1\|byterec:inst2\|jump\" and destination register \"random_modle:inst4\|new_random:inst5\|count_out\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "64.44 MHz 15.518 ns " "Info: Fmax is 64.44 MHz (period= 15.518 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "14.536 ns + Largest register register " "Info: + Largest register to register requirement is 14.536 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "18.519 ns + " "Info: + Setup relationship between source and destination is 18.519 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 37.037 ns " "Info: + Latch edge is 37.037 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 18.518 ns " "Info: - Launch edge is 18.518 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 18.518 ns inverted 50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with inverted offset of 18.518 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-4.019 ns + Largest " "Info: + Largest clock skew is -4.019 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 2.635 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_27\" to destination register is 2.635 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 570 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 570; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.635 ns random_modle:inst4\|new_random:inst5\|count_out\[8\] 3 REG LCFF_X24_Y25_N27 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.635 ns; Loc. = LCFF_X24_Y25_N27; Fanout = 2; REG Node = 'random_modle:inst4\|new_random:inst5\|count_out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { CLOCK_27~clkctrl random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "random/new_random.vhd" "" { Text "Z:/new mario/random/new_random.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.53 % ) " "Info: Total cell delay = 1.516 ns ( 57.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.119 ns ( 42.47 % ) " "Info: Total interconnect delay = 1.119 ns ( 42.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { CLOCK_27 CLOCK_27~clkctrl random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} random_modle:inst4|new_random:inst5|count_out[8] {} } { 0.000ns 0.000ns 0.113ns 1.006ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 6.654 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_27\" to source register is 6.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.787 ns) 3.426 ns KBD_final:inst1\|bitrec:inst8\|dout\[4\] 2 REG LCFF_X47_Y22_N29 10 " "Info: 2: + IC(1.660 ns) + CELL(0.787 ns) = 3.426 ns; Loc. = LCFF_X47_Y22_N29; Fanout = 10; REG Node = 'KBD_final:inst1\|bitrec:inst8\|dout\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.447 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[4] } "NODE_NAME" } } { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.538 ns) + CELL(0.436 ns) 4.400 ns KBD_final:inst1\|byterec:inst2\|Mux2~0 3 COMB LCCOMB_X47_Y22_N6 2 " "Info: 3: + IC(0.538 ns) + CELL(0.436 ns) = 4.400 ns; Loc. = LCCOMB_X47_Y22_N6; Fanout = 2; COMB Node = 'KBD_final:inst1\|byterec:inst2\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.974 ns" { KBD_final:inst1|bitrec:inst8|dout[4] KBD_final:inst1|byterec:inst2|Mux2~0 } "NODE_NAME" } } { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.447 ns) + CELL(0.420 ns) 5.267 ns KBD_final:inst1\|byterec:inst2\|jump~3 4 COMB LCCOMB_X47_Y22_N14 1 " "Info: 4: + IC(0.447 ns) + CELL(0.420 ns) = 5.267 ns; Loc. = LCCOMB_X47_Y22_N14; Fanout = 1; COMB Node = 'KBD_final:inst1\|byterec:inst2\|jump~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { KBD_final:inst1|byterec:inst2|Mux2~0 KBD_final:inst1|byterec:inst2|jump~3 } "NODE_NAME" } } { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.419 ns) 5.936 ns KBD_final:inst1\|byterec:inst2\|jump~5 5 COMB LCCOMB_X47_Y22_N18 1 " "Info: 5: + IC(0.250 ns) + CELL(0.419 ns) = 5.936 ns; Loc. = LCCOMB_X47_Y22_N18; Fanout = 1; COMB Node = 'KBD_final:inst1\|byterec:inst2\|jump~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.669 ns" { KBD_final:inst1|byterec:inst2|jump~3 KBD_final:inst1|byterec:inst2|jump~5 } "NODE_NAME" } } { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.443 ns) + CELL(0.275 ns) 6.654 ns KBD_final:inst1\|byterec:inst2\|jump 6 REG LCCOMB_X47_Y22_N4 19 " "Info: 6: + IC(0.443 ns) + CELL(0.275 ns) = 6.654 ns; Loc. = LCCOMB_X47_Y22_N4; Fanout = 19; REG Node = 'KBD_final:inst1\|byterec:inst2\|jump'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.718 ns" { KBD_final:inst1|byterec:inst2|jump~5 KBD_final:inst1|byterec:inst2|jump } "NODE_NAME" } } { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.316 ns ( 49.83 % ) " "Info: Total cell delay = 3.316 ns ( 49.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.338 ns ( 50.17 % ) " "Info: Total interconnect delay = 3.338 ns ( 50.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[4] KBD_final:inst1|byterec:inst2|Mux2~0 KBD_final:inst1|byterec:inst2|jump~3 KBD_final:inst1|byterec:inst2|jump~5 KBD_final:inst1|byterec:inst2|jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.654 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[4] {} KBD_final:inst1|byterec:inst2|Mux2~0 {} KBD_final:inst1|byterec:inst2|jump~3 {} KBD_final:inst1|byterec:inst2|jump~5 {} KBD_final:inst1|byterec:inst2|jump {} } { 0.000ns 0.000ns 1.660ns 0.538ns 0.447ns 0.250ns 0.443ns } { 0.000ns 0.979ns 0.787ns 0.436ns 0.420ns 0.419ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { CLOCK_27 CLOCK_27~clkctrl random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} random_modle:inst4|new_random:inst5|count_out[8] {} } { 0.000ns 0.000ns 0.113ns 1.006ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[4] KBD_final:inst1|byterec:inst2|Mux2~0 KBD_final:inst1|byterec:inst2|jump~3 KBD_final:inst1|byterec:inst2|jump~5 KBD_final:inst1|byterec:inst2|jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.654 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[4] {} KBD_final:inst1|byterec:inst2|Mux2~0 {} KBD_final:inst1|byterec:inst2|jump~3 {} KBD_final:inst1|byterec:inst2|jump~5 {} KBD_final:inst1|byterec:inst2|jump {} } { 0.000ns 0.000ns 1.660ns 0.538ns 0.447ns 0.250ns 0.443ns } { 0.000ns 0.979ns 0.787ns 0.436ns 0.420ns 0.419ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns - " "Info: - Micro clock to output delay of source is 0.000 ns" {  } { { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "random/new_random.vhd" "" { Text "Z:/new mario/random/new_random.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { CLOCK_27 CLOCK_27~clkctrl random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} random_modle:inst4|new_random:inst5|count_out[8] {} } { 0.000ns 0.000ns 0.113ns 1.006ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[4] KBD_final:inst1|byterec:inst2|Mux2~0 KBD_final:inst1|byterec:inst2|jump~3 KBD_final:inst1|byterec:inst2|jump~5 KBD_final:inst1|byterec:inst2|jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.654 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[4] {} KBD_final:inst1|byterec:inst2|Mux2~0 {} KBD_final:inst1|byterec:inst2|jump~3 {} KBD_final:inst1|byterec:inst2|jump~5 {} KBD_final:inst1|byterec:inst2|jump {} } { 0.000ns 0.000ns 1.660ns 0.538ns 0.447ns 0.250ns 0.443ns } { 0.000ns 0.979ns 0.787ns 0.436ns 0.420ns 0.419ns 0.275ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.776 ns - Longest register register " "Info: - Longest register to register delay is 3.776 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KBD_final:inst1\|byterec:inst2\|jump 1 REG LCCOMB_X47_Y22_N4 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X47_Y22_N4; Fanout = 19; REG Node = 'KBD_final:inst1\|byterec:inst2\|jump'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|byterec:inst2|jump } "NODE_NAME" } } { "debug/byterec.vhd" "" { Text "Z:/new mario/debug/byterec.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.242 ns) 1.249 ns random_modle:inst4\|coin_random:inst33\|process_0~0 2 COMB LCCOMB_X48_Y24_N26 20 " "Info: 2: + IC(1.007 ns) + CELL(0.242 ns) = 1.249 ns; Loc. = LCCOMB_X48_Y24_N26; Fanout = 20; COMB Node = 'random_modle:inst4\|coin_random:inst33\|process_0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.249 ns" { KBD_final:inst1|byterec:inst2|jump random_modle:inst4|coin_random:inst33|process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.867 ns) + CELL(0.660 ns) 3.776 ns random_modle:inst4\|new_random:inst5\|count_out\[8\] 3 REG LCFF_X24_Y25_N27 2 " "Info: 3: + IC(1.867 ns) + CELL(0.660 ns) = 3.776 ns; Loc. = LCFF_X24_Y25_N27; Fanout = 2; REG Node = 'random_modle:inst4\|new_random:inst5\|count_out\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.527 ns" { random_modle:inst4|coin_random:inst33|process_0~0 random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "random/new_random.vhd" "" { Text "Z:/new mario/random/new_random.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.902 ns ( 23.89 % ) " "Info: Total cell delay = 0.902 ns ( 23.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.874 ns ( 76.11 % ) " "Info: Total interconnect delay = 2.874 ns ( 76.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { KBD_final:inst1|byterec:inst2|jump random_modle:inst4|coin_random:inst33|process_0~0 random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.776 ns" { KBD_final:inst1|byterec:inst2|jump {} random_modle:inst4|coin_random:inst33|process_0~0 {} random_modle:inst4|new_random:inst5|count_out[8] {} } { 0.000ns 1.007ns 1.867ns } { 0.000ns 0.242ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.635 ns" { CLOCK_27 CLOCK_27~clkctrl random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.635 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} random_modle:inst4|new_random:inst5|count_out[8] {} } { 0.000ns 0.000ns 0.113ns 1.006ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.654 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[4] KBD_final:inst1|byterec:inst2|Mux2~0 KBD_final:inst1|byterec:inst2|jump~3 KBD_final:inst1|byterec:inst2|jump~5 KBD_final:inst1|byterec:inst2|jump } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.654 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[4] {} KBD_final:inst1|byterec:inst2|Mux2~0 {} KBD_final:inst1|byterec:inst2|jump~3 {} KBD_final:inst1|byterec:inst2|jump~5 {} KBD_final:inst1|byterec:inst2|jump {} } { 0.000ns 0.000ns 1.660ns 0.538ns 0.447ns 0.250ns 0.443ns } { 0.000ns 0.979ns 0.787ns 0.436ns 0.420ns 0.419ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.776 ns" { KBD_final:inst1|byterec:inst2|jump random_modle:inst4|coin_random:inst33|process_0~0 random_modle:inst4|new_random:inst5|count_out[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.776 ns" { KBD_final:inst1|byterec:inst2|jump {} random_modle:inst4|coin_random:inst33|process_0~0 {} random_modle:inst4|new_random:inst5|count_out[8] {} } { 0.000ns 1.007ns 1.867ns } { 0.000ns 0.242ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "altera_internal_jtag~TCKUTAP register sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] register sld_hub:auto_hub\|tdo 72.95 MHz 13.708 ns Internal " "Info: Clock \"altera_internal_jtag~TCKUTAP\" has Internal fmax of 72.95 MHz between source register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]\" and destination register \"sld_hub:auto_hub\|tdo\" (period= 13.708 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.669 ns + Longest register register " "Info: + Longest register to register delay is 6.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 1 REG LCFF_X33_Y24_N7 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y24_N7; Fanout = 61; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.162 ns) + CELL(0.408 ns) 1.570 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~0 2 COMB LCCOMB_X29_Y25_N20 6 " "Info: 2: + IC(1.162 ns) + CELL(0.408 ns) = 1.570 ns; Loc. = LCCOMB_X29_Y25_N20; Fanout = 6; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|crc_rom_sr_ena~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 900 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.268 ns) + CELL(0.275 ns) 2.113 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2 3 COMB LCCOMB_X29_Y25_N16 1 " "Info: 3: + IC(0.268 ns) + CELL(0.275 ns) = 2.113 ns; Loc. = LCCOMB_X29_Y25_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.543 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 2.821 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3 4 COMB LCCOMB_X29_Y25_N18 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 2.821 ns; Loc. = LCCOMB_X29_Y25_N18; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.150 ns) 3.646 ns sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4 5 COMB LCCOMB_X33_Y25_N12 1 " "Info: 5: + IC(0.675 ns) + CELL(0.150 ns) = 3.646 ns; Loc. = LCCOMB_X33_Y25_N12; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 } "NODE_NAME" } } { "sld_signaltap.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_signaltap.vhd" 583 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.730 ns) + CELL(0.420 ns) 4.796 ns sld_hub:auto_hub\|tdo~2 6 COMB LCCOMB_X34_Y24_N6 1 " "Info: 6: + IC(0.730 ns) + CELL(0.420 ns) = 4.796 ns; Loc. = LCCOMB_X34_Y24_N6; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.150 ns" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~2 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.242 ns) 5.495 ns sld_hub:auto_hub\|tdo~3 7 COMB LCCOMB_X35_Y24_N10 1 " "Info: 7: + IC(0.457 ns) + CELL(0.242 ns) = 5.495 ns; Loc. = LCCOMB_X35_Y24_N10; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.699 ns" { sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.415 ns) 6.585 ns sld_hub:auto_hub\|tdo~4 8 COMB LCCOMB_X32_Y24_N24 1 " "Info: 8: + IC(0.675 ns) + CELL(0.415 ns) = 6.585 ns; Loc. = LCCOMB_X32_Y24_N24; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|tdo~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.090 ns" { sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.669 ns sld_hub:auto_hub\|tdo 9 REG LCFF_X32_Y24_N25 2 " "Info: 9: + IC(0.000 ns) + CELL(0.084 ns) = 6.669 ns; Loc. = LCFF_X32_Y24_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.432 ns ( 36.47 % ) " "Info: Total cell delay = 2.432 ns ( 36.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.237 ns ( 63.53 % ) " "Info: Total interconnect delay = 4.237 ns ( 63.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.669 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.162ns 0.268ns 0.270ns 0.675ns 0.730ns 0.457ns 0.675ns 0.000ns } { 0.000ns 0.408ns 0.275ns 0.438ns 0.150ns 0.420ns 0.242ns 0.415ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.029 ns - Smallest " "Info: - Smallest clock skew is 0.029 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.439 ns + Shortest register " "Info: + Shortest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.439 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 227 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G2; Fanout = 227; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 4.439 ns sld_hub:auto_hub\|tdo 3 REG LCFF_X32_Y24_N25 2 " "Info: 3: + IC(1.028 ns) + CELL(0.537 ns) = 4.439 ns; Loc. = LCFF_X32_Y24_N25; Fanout = 2; REG Node = 'sld_hub:auto_hub\|tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.10 % ) " "Info: Total cell delay = 0.537 ns ( 12.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.902 ns ( 87.90 % ) " "Info: Total interconnect delay = 3.902 ns ( 87.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP source 4.410 ns - Longest register " "Info: - Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to source register is 4.410 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 227 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G2; Fanout = 227; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.999 ns) + CELL(0.537 ns) 4.410 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\] 3 REG LCFF_X33_Y24_N7 61 " "Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 4.410 ns; Loc. = LCFF_X33_Y24_N7; Fanout = 61; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.536 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.18 % ) " "Info: Total cell delay = 0.537 ns ( 12.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.873 ns ( 87.82 % ) " "Info: Total interconnect delay = 3.873 ns ( 87.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.410 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.410 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 322 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.669 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 sld_hub:auto_hub|tdo~2 sld_hub:auto_hub|tdo~3 sld_hub:auto_hub|tdo~4 sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.669 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|crc_rom_sr_ena~0 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3 {} sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4 {} sld_hub:auto_hub|tdo~2 {} sld_hub:auto_hub|tdo~3 {} sld_hub:auto_hub|tdo~4 {} sld_hub:auto_hub|tdo {} } { 0.000ns 1.162ns 0.268ns 0.270ns 0.675ns 0.730ns 0.457ns 0.675ns 0.000ns } { 0.000ns 0.408ns 0.275ns 0.438ns 0.150ns 0.420ns 0.242ns 0.415ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.439 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.439 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|tdo {} } { 0.000ns 2.874ns 1.028ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.410 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4] {} } { 0.000ns 2.874ns 0.999ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 register TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\] register TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" between source register \"TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]\" and destination register \"TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\] 1 REG LCFF_X37_Y13_N19 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 3; REG Node = 'TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]~1 2 COMB LCCOMB_X37_Y13_N18 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X37_Y13_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1]~1 } "NODE_NAME" } } { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\] 3 REG LCFF_X37_Y13_N19 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 3; REG Node = 'TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1]~1 TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1]~1 TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1]~1 {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.972 ns " "Info: + Latch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Destination clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.972 ns " "Info: - Launch edge is 0.972 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 37.037 ns 0.972 ns  50 " "Info: Clock period of Source clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 37.037 ns with  offset of 0.972 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.609 ns + Longest register " "Info: + Longest clock path from clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 933 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 933; COMB Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.609 ns TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\] 3 REG LCFF_X37_Y13_N19 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 3; REG Node = 'TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.58 % ) " "Info: Total cell delay = 0.537 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 79.42 % ) " "Info: Total interconnect delay = 2.072 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.609 ns - Shortest register " "Info: - Shortest clock path from clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.609 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 933 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 933; COMB Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.609 ns TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\] 3 REG LCFF_X37_Y13_N19 3 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.609 ns; Loc. = LCFF_X37_Y13_N19; Fanout = 3; REG Node = 'TOP_SIFTACH:inst\|objects_mux:inst56\|score_tens_s\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.58 % ) " "Info: Total cell delay = 0.537 ns ( 20.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.072 ns ( 79.42 % ) " "Info: Total interconnect delay = 2.072 ns ( 79.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "VGA/objects_mux.vhd" "" { Text "Z:/new mario/VGA/objects_mux.vhd" 151 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1]~1 TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1]~1 {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.609 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|objects_mux:inst56|score_tens_s[1] {} } { 0.000ns 1.075ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "CLOCK_27 register KBD_final:inst1\|bitrec:inst8\|shift_reg\[3\] register KBD_final:inst1\|bitrec:inst8\|dout\[3\] 295 ps " "Info: Minimum slack time is 295 ps for clock \"CLOCK_27\" between source register \"KBD_final:inst1\|bitrec:inst8\|shift_reg\[3\]\" and destination register \"KBD_final:inst1\|bitrec:inst8\|dout\[3\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.843 ns + Shortest register register " "Info: + Shortest register to register delay is 0.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns KBD_final:inst1\|bitrec:inst8\|shift_reg\[3\] 1 REG LCFF_X48_Y22_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X48_Y22_N15; Fanout = 3; REG Node = 'KBD_final:inst1\|bitrec:inst8\|shift_reg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KBD_final:inst1|bitrec:inst8|shift_reg[3] } "NODE_NAME" } } { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.477 ns) + CELL(0.366 ns) 0.843 ns KBD_final:inst1\|bitrec:inst8\|dout\[3\] 2 REG LCFF_X47_Y22_N7 7 " "Info: 2: + IC(0.477 ns) + CELL(0.366 ns) = 0.843 ns; Loc. = LCFF_X47_Y22_N7; Fanout = 7; REG Node = 'KBD_final:inst1\|bitrec:inst8\|dout\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { KBD_final:inst1|bitrec:inst8|shift_reg[3] KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 43.42 % ) " "Info: Total cell delay = 0.366 ns ( 43.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.477 ns ( 56.58 % ) " "Info: Total interconnect delay = 0.477 ns ( 56.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { KBD_final:inst1|bitrec:inst8|shift_reg[3] KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.843 ns" { KBD_final:inst1|bitrec:inst8|shift_reg[3] {} KBD_final:inst1|bitrec:inst8|dout[3] {} } { 0.000ns 0.477ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.548 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.548 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source CLOCK_27 37.037 ns 0.000 ns  50 " "Info: Clock period of Source clock \"CLOCK_27\" is 37.037 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.532 ns + Smallest " "Info: + Smallest clock skew is 0.532 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 destination 3.176 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_27\" to destination register is 3.176 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.660 ns) + CELL(0.537 ns) 3.176 ns KBD_final:inst1\|bitrec:inst8\|dout\[3\] 2 REG LCFF_X47_Y22_N7 7 " "Info: 2: + IC(1.660 ns) + CELL(0.537 ns) = 3.176 ns; Loc. = LCFF_X47_Y22_N7; Fanout = 7; REG Node = 'KBD_final:inst1\|bitrec:inst8\|dout\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.197 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 47.73 % ) " "Info: Total cell delay = 1.516 ns ( 47.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.660 ns ( 52.27 % ) " "Info: Total interconnect delay = 1.660 ns ( 52.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[3] {} } { 0.000ns 0.000ns 1.660ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_27 source 2.644 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_27\" to source register is 2.644 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns CLOCK_27 1 CLK PIN_D13 12 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_D13; Fanout = 12; CLK Node = 'CLOCK_27'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.113 ns) + CELL(0.000 ns) 1.092 ns CLOCK_27~clkctrl 2 COMB CLKCTRL_G9 570 " "Info: 2: + IC(0.113 ns) + CELL(0.000 ns) = 1.092 ns; Loc. = CLKCTRL_G9; Fanout = 570; COMB Node = 'CLOCK_27~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.113 ns" { CLOCK_27 CLOCK_27~clkctrl } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.015 ns) + CELL(0.537 ns) 2.644 ns KBD_final:inst1\|bitrec:inst8\|shift_reg\[3\] 3 REG LCFF_X48_Y22_N15 3 " "Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.644 ns; Loc. = LCFF_X48_Y22_N15; Fanout = 3; REG Node = 'KBD_final:inst1\|bitrec:inst8\|shift_reg\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { CLOCK_27~clkctrl KBD_final:inst1|bitrec:inst8|shift_reg[3] } "NODE_NAME" } } { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 57.34 % ) " "Info: Total cell delay = 1.516 ns ( 57.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.128 ns ( 42.66 % ) " "Info: Total interconnect delay = 1.128 ns ( 42.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl KBD_final:inst1|bitrec:inst8|shift_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} KBD_final:inst1|bitrec:inst8|shift_reg[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[3] {} } { 0.000ns 0.000ns 1.660ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl KBD_final:inst1|bitrec:inst8|shift_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} KBD_final:inst1|bitrec:inst8|shift_reg[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "debug/bitrec.vhd" "" { Text "Z:/new mario/debug/bitrec.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[3] {} } { 0.000ns 0.000ns 1.660ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl KBD_final:inst1|bitrec:inst8|shift_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} KBD_final:inst1|bitrec:inst8|shift_reg[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.843 ns" { KBD_final:inst1|bitrec:inst8|shift_reg[3] KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.843 ns" { KBD_final:inst1|bitrec:inst8|shift_reg[3] {} KBD_final:inst1|bitrec:inst8|dout[3] {} } { 0.000ns 0.477ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.176 ns" { CLOCK_27 KBD_final:inst1|bitrec:inst8|dout[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.176 ns" { CLOCK_27 {} CLOCK_27~combout {} KBD_final:inst1|bitrec:inst8|dout[3] {} } { 0.000ns 0.000ns 1.660ns } { 0.000ns 0.979ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.644 ns" { CLOCK_27 CLOCK_27~clkctrl KBD_final:inst1|bitrec:inst8|shift_reg[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.644 ns" { CLOCK_27 {} CLOCK_27~combout {} CLOCK_27~clkctrl {} KBD_final:inst1|bitrec:inst8|shift_reg[3] {} } { 0.000ns 0.000ns 0.113ns 1.015ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request resetN CLOCK_27 20.846 ns register " "Info: tsu for register \"TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request\" (data pin = \"resetN\", clock pin = \"CLOCK_27\") is 20.846 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "24.477 ns + Longest pin register " "Info: + Longest pin to register delay is 24.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns resetN 1 CLK PIN_G26 1288 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1288; CLK Node = 'resetN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetN } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 88 -128 40 104 "resetN" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.516 ns) + CELL(0.437 ns) 6.815 ns TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[3\]~head_lut 2 COMB LCCOMB_X47_Y26_N4 11 " "Info: 2: + IC(5.516 ns) + CELL(0.437 ns) = 6.815 ns; Loc. = LCCOMB_X47_Y26_N4; Fanout = 11; COMB Node = 'TOP_SIFTACH:inst\|smileyfacemove:inst7\|ObjectStartY_t\[3\]~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.953 ns" { resetN TOP_SIFTACH:inst|smileyfacemove:inst7|ObjectStartY_t[3]~head_lut } "NODE_NAME" } } { "VGA/smileyfacemove.vhd" "" { Text "Z:/new mario/VGA/smileyfacemove.vhd" 67 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.979 ns) + CELL(0.393 ns) 8.187 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|objectSouthboundary\[3\]~1 3 COMB LCCOMB_X45_Y25_N8 2 " "Info: 3: + IC(0.979 ns) + CELL(0.393 ns) = 8.187 ns; Loc. = LCCOMB_X45_Y25_N8; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|objectSouthboundary\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.372 ns" { TOP_SIFTACH:inst|smileyfacemove:inst7|ObjectStartY_t[3]~head_lut TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[3]~1 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.258 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|objectSouthboundary\[4\]~3 4 COMB LCCOMB_X45_Y25_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 8.258 ns; Loc. = LCCOMB_X45_Y25_N10; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|objectSouthboundary\[4\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[3]~1 TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[4]~3 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 8.668 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|objectSouthboundary\[5\]~4 5 COMB LCCOMB_X45_Y25_N12 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 8.668 ns; Loc. = LCCOMB_X45_Y25_N12; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|objectSouthboundary\[5\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[4]~3 TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[5]~4 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 165 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(0.504 ns) 9.621 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~11 6 COMB LCCOMB_X46_Y25_N14 1 " "Info: 6: + IC(0.449 ns) + CELL(0.504 ns) = 9.621 ns; Loc. = LCCOMB_X46_Y25_N14; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.953 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[5]~4 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~11 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.692 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~13 7 COMB LCCOMB_X46_Y25_N16 1 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 9.692 ns; Loc. = LCCOMB_X46_Y25_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~11 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~13 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.763 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~15 8 COMB LCCOMB_X46_Y25_N18 1 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 9.763 ns; Loc. = LCCOMB_X46_Y25_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~15'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~13 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~15 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.834 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~17 9 COMB LCCOMB_X46_Y25_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 9.834 ns; Loc. = LCCOMB_X46_Y25_N20; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~15 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~17 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.244 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~18 10 COMB LCCOMB_X46_Y25_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.410 ns) = 10.244 ns; Loc. = LCCOMB_X46_Y25_N22; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|LessThan3~18'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~17 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~18 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 185 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.437 ns) 11.370 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|bCoord_Y~0 11 COMB LCCOMB_X49_Y25_N4 15 " "Info: 11: + IC(0.689 ns) + CELL(0.437 ns) = 11.370 ns; Loc. = LCCOMB_X49_Y25_N4; Fanout = 15; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|bCoord_Y~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~18 TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_Y~0 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 158 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.812 ns) + CELL(0.420 ns) 13.602 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|bCoord_X\[1\]~2 12 COMB LCCOMB_X53_Y16_N24 710 " "Info: 12: + IC(1.812 ns) + CELL(0.420 ns) = 13.602 ns; Loc. = LCCOMB_X53_Y16_N24; Fanout = 710; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|bCoord_X\[1\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.232 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_Y~0 TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_X[1]~2 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.918 ns) + CELL(0.371 ns) 15.891 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux458~0 13 COMB LCCOMB_X62_Y11_N0 13 " "Info: 13: + IC(1.918 ns) + CELL(0.371 ns) = 15.891 ns; Loc. = LCCOMB_X62_Y11_N0; Fanout = 13; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux458~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_X[1]~2 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux458~0 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.438 ns) 17.567 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux452~0 14 COMB LCCOMB_X56_Y13_N16 1 " "Info: 14: + IC(1.238 ns) + CELL(0.438 ns) = 17.567 ns; Loc. = LCCOMB_X56_Y13_N16; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux452~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.676 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux458~0 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux452~0 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.436 ns) 18.273 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~57 15 COMB LCCOMB_X56_Y13_N6 2 " "Info: 15: + IC(0.270 ns) + CELL(0.436 ns) = 18.273 ns; Loc. = LCCOMB_X56_Y13_N6; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~57'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.706 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux452~0 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~57 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.437 ns) 18.987 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~532 16 COMB LCCOMB_X56_Y13_N20 1 " "Info: 16: + IC(0.277 ns) + CELL(0.437 ns) = 18.987 ns; Loc. = LCCOMB_X56_Y13_N20; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~532'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.714 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~57 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~532 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.265 ns) + CELL(0.438 ns) 19.690 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~533 17 COMB LCCOMB_X56_Y13_N18 1 " "Info: 17: + IC(0.265 ns) + CELL(0.438 ns) = 19.690 ns; Loc. = LCCOMB_X56_Y13_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~533'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.703 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~532 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~533 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.422 ns) + CELL(0.150 ns) 20.262 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~62 18 COMB LCCOMB_X57_Y13_N18 1 " "Info: 18: + IC(0.422 ns) + CELL(0.150 ns) = 20.262 ns; Loc. = LCCOMB_X57_Y13_N18; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~62'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.572 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~533 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~62 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 20.661 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~67 19 COMB LCCOMB_X57_Y13_N10 1 " "Info: 19: + IC(0.249 ns) + CELL(0.150 ns) = 20.661 ns; Loc. = LCCOMB_X57_Y13_N10; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~67'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~62 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~67 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.955 ns) + CELL(0.275 ns) 21.891 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~85 20 COMB LCCOMB_X61_Y16_N24 1 " "Info: 20: + IC(0.955 ns) + CELL(0.275 ns) = 21.891 ns; Loc. = LCCOMB_X61_Y16_N24; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.230 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~67 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~85 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.271 ns) 22.415 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~99 21 COMB LCCOMB_X61_Y16_N8 1 " "Info: 21: + IC(0.253 ns) + CELL(0.271 ns) = 22.415 ns; Loc. = LCCOMB_X61_Y16_N8; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|Mux477~99'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.524 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~85 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~99 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.542 ns) + CELL(0.436 ns) 24.393 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request~2 22 COMB LCCOMB_X54_Y23_N22 1 " "Info: 22: + IC(1.542 ns) + CELL(0.436 ns) = 24.393 ns; Loc. = LCCOMB_X54_Y23_N22; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~99 TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request~2 } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 24.477 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request 23 REG LCFF_X54_Y23_N23 1 " "Info: 23: + IC(0.000 ns) + CELL(0.084 ns) = 24.477 ns; Loc. = LCFF_X54_Y23_N23; Fanout = 1; REG Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request~2 TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.643 ns ( 31.23 % ) " "Info: Total cell delay = 7.643 ns ( 31.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.834 ns ( 68.77 % ) " "Info: Total interconnect delay = 16.834 ns ( 68.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.477 ns" { resetN TOP_SIFTACH:inst|smileyfacemove:inst7|ObjectStartY_t[3]~head_lut TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[3]~1 TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[4]~3 TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[5]~4 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~11 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~13 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~15 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~17 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~18 TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_Y~0 TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_X[1]~2 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux458~0 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux452~0 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~57 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~532 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~533 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~62 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~67 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~85 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~99 TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request~2 TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.477 ns" { resetN {} resetN~combout {} TOP_SIFTACH:inst|smileyfacemove:inst7|ObjectStartY_t[3]~head_lut {} TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[3]~1 {} TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[4]~3 {} TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[5]~4 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~11 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~13 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~15 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~17 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~18 {} TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_Y~0 {} TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_X[1]~2 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux458~0 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux452~0 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~57 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~532 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~533 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~62 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~67 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~85 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~99 {} TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request~2 {} TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request {} } { 0.000ns 0.000ns 5.516ns 0.979ns 0.000ns 0.000ns 0.449ns 0.000ns 0.000ns 0.000ns 0.000ns 0.689ns 1.812ns 1.918ns 1.238ns 0.270ns 0.277ns 0.265ns 0.422ns 0.249ns 0.955ns 0.253ns 1.542ns 0.000ns } { 0.000ns 0.862ns 0.437ns 0.393ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.420ns 0.371ns 0.438ns 0.436ns 0.437ns 0.438ns 0.150ns 0.150ns 0.275ns 0.271ns 0.436ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 destination 2.623 ns - Shortest register " "Info: - Shortest clock path from clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to destination register is 2.623 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 933 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 933; COMB Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.011 ns) + CELL(0.537 ns) 2.623 ns TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request 3 REG LCFF_X54_Y23_N23 1 " "Info: 3: + IC(1.011 ns) + CELL(0.537 ns) = 2.623 ns; Loc. = LCFF_X54_Y23_N23; Fanout = 1; REG Node = 'TOP_SIFTACH:inst\|smileyface_object2:inst25\|drawing_request'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request } "NODE_NAME" } } { "VGA/smileyface_object2.vhd" "" { Text "Z:/new mario/VGA/smileyface_object2.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.47 % ) " "Info: Total cell delay = 0.537 ns ( 20.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.086 ns ( 79.53 % ) " "Info: Total interconnect delay = 2.086 ns ( 79.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "24.477 ns" { resetN TOP_SIFTACH:inst|smileyfacemove:inst7|ObjectStartY_t[3]~head_lut TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[3]~1 TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[4]~3 TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[5]~4 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~11 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~13 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~15 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~17 TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~18 TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_Y~0 TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_X[1]~2 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux458~0 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux452~0 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~57 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~532 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~533 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~62 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~67 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~85 TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~99 TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request~2 TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "24.477 ns" { resetN {} resetN~combout {} TOP_SIFTACH:inst|smileyfacemove:inst7|ObjectStartY_t[3]~head_lut {} TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[3]~1 {} TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[4]~3 {} TOP_SIFTACH:inst|smileyface_object2:inst25|objectSouthboundary[5]~4 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~11 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~13 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~15 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~17 {} TOP_SIFTACH:inst|smileyface_object2:inst25|LessThan3~18 {} TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_Y~0 {} TOP_SIFTACH:inst|smileyface_object2:inst25|bCoord_X[1]~2 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux458~0 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux452~0 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~57 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~532 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~533 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~62 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~67 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~85 {} TOP_SIFTACH:inst|smileyface_object2:inst25|Mux477~99 {} TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request~2 {} TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request {} } { 0.000ns 0.000ns 5.516ns 0.979ns 0.000ns 0.000ns 0.449ns 0.000ns 0.000ns 0.000ns 0.000ns 0.689ns 1.812ns 1.918ns 1.238ns 0.270ns 0.277ns 0.265ns 0.422ns 0.249ns 0.955ns 0.253ns 1.542ns 0.000ns } { 0.000ns 0.862ns 0.437ns 0.393ns 0.071ns 0.410ns 0.504ns 0.071ns 0.071ns 0.071ns 0.410ns 0.437ns 0.420ns 0.371ns 0.438ns 0.436ns 0.437ns 0.438ns 0.150ns 0.150ns 0.275ns 0.271ns 0.436ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.623 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.623 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|smileyface_object2:inst25|drawing_request {} } { 0.000ns 1.075ns 1.011ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 VGA_R\[8\] TOP_SIFTACH:inst\|VGA_Controller:inst6\|V_Cont\[6\] 13.479 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"VGA_R\[8\]\" through register \"TOP_SIFTACH:inst\|VGA_Controller:inst6\|V_Cont\[6\]\" is 13.479 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 0.972 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" is 0.972 ns" {  } { { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 104 -128 40 120 "CLOCK_27" "" } } } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 source 2.615 ns + Longest register " "Info: + Longest clock path from clock \"TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0\" to source register is 2.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 933 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 933; COMB Node = 'TOP_SIFTACH:inst\|misc:inst\|VGA_Audio_PLL:p1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.615 ns TOP_SIFTACH:inst\|VGA_Controller:inst6\|V_Cont\[6\] 3 REG LCFF_X40_Y30_N21 6 " "Info: 3: + IC(1.003 ns) + CELL(0.537 ns) = 2.615 ns; Loc. = LCFF_X40_Y30_N21; Fanout = 6; REG Node = 'TOP_SIFTACH:inst\|VGA_Controller:inst6\|V_Cont\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.540 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.54 % ) " "Info: Total cell delay = 0.537 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.078 ns ( 79.46 % ) " "Info: Total interconnect delay = 2.078 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] {} } { 0.000ns 1.075ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.642 ns + Longest register pin " "Info: + Longest register to pin delay is 9.642 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TOP_SIFTACH:inst\|VGA_Controller:inst6\|V_Cont\[6\] 1 REG LCFF_X40_Y30_N21 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y30_N21; Fanout = 6; REG Node = 'TOP_SIFTACH:inst\|VGA_Controller:inst6\|V_Cont\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 213 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.371 ns) 0.877 ns TOP_SIFTACH:inst\|VGA_Controller:inst6\|LessThan8~0 2 COMB LCCOMB_X40_Y30_N28 2 " "Info: 2: + IC(0.506 ns) + CELL(0.371 ns) = 0.877 ns; Loc. = LCCOMB_X40_Y30_N28; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|VGA_Controller:inst6\|LessThan8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.877 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan8~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.420 ns) 1.983 ns TOP_SIFTACH:inst\|VGA_Controller:inst6\|LessThan5~0 3 COMB LCCOMB_X44_Y30_N0 2 " "Info: 3: + IC(0.686 ns) + CELL(0.420 ns) = 1.983 ns; Loc. = LCCOMB_X44_Y30_N0; Fanout = 2; COMB Node = 'TOP_SIFTACH:inst\|VGA_Controller:inst6\|LessThan5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.106 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan8~0 TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan5~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1509 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.150 ns) 2.392 ns TOP_SIFTACH:inst\|VGA_Controller:inst6\|oVGA_R~0 4 COMB LCCOMB_X44_Y30_N4 9 " "Info: 4: + IC(0.259 ns) + CELL(0.150 ns) = 2.392 ns; Loc. = LCCOMB_X44_Y30_N4; Fanout = 9; COMB Node = 'TOP_SIFTACH:inst\|VGA_Controller:inst6\|oVGA_R~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.409 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan5~0 TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R~0 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.369 ns) + CELL(0.393 ns) 4.154 ns TOP_SIFTACH:inst\|VGA_Controller:inst6\|oVGA_R\[8\]~3 5 COMB LCCOMB_X47_Y24_N2 1 " "Info: 5: + IC(1.369 ns) + CELL(0.393 ns) = 4.154 ns; Loc. = LCCOMB_X47_Y24_N2; Fanout = 1; COMB Node = 'TOP_SIFTACH:inst\|VGA_Controller:inst6\|oVGA_R\[8\]~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.762 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R~0 TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R[8]~3 } "NODE_NAME" } } { "VGA/VGA_Controller.vhd" "" { Text "Z:/new mario/VGA/VGA_Controller.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.720 ns) + CELL(2.768 ns) 9.642 ns VGA_R\[8\] 6 PIN PIN_F11 0 " "Info: 6: + IC(2.720 ns) + CELL(2.768 ns) = 9.642 ns; Loc. = PIN_F11; Fanout = 0; PIN Node = 'VGA_R\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.488 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "super_mario.bdf" "" { Schematic "Z:/new mario/super_mario.bdf" { { 64 992 1168 80 "VGA_R" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.102 ns ( 42.54 % ) " "Info: Total cell delay = 4.102 ns ( 42.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.540 ns ( 57.46 % ) " "Info: Total interconnect delay = 5.540 ns ( 57.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.642 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan8~0 TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan5~0 TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R~0 TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.642 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] {} TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan8~0 {} TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan5~0 {} TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R~0 {} TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R[8]~3 {} VGA_R[8] {} } { 0.000ns 0.506ns 0.686ns 0.259ns 1.369ns 2.720ns } { 0.000ns 0.371ns 0.420ns 0.150ns 0.393ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.615 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.615 ns" { TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0 {} TOP_SIFTACH:inst|misc:inst|VGA_Audio_PLL:p1|altpll:altpll_component|_clk0~clkctrl {} TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] {} } { 0.000ns 1.075ns 1.003ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.642 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan8~0 TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan5~0 TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R~0 TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R[8]~3 VGA_R[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.642 ns" { TOP_SIFTACH:inst|VGA_Controller:inst6|V_Cont[6] {} TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan8~0 {} TOP_SIFTACH:inst|VGA_Controller:inst6|LessThan5~0 {} TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R~0 {} TOP_SIFTACH:inst|VGA_Controller:inst6|oVGA_R[8]~3 {} VGA_R[8] {} } { 0.000ns 0.506ns 0.686ns 0.259ns 1.369ns 2.720ns } { 0.000ns 0.371ns 0.420ns 0.150ns 0.393ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "altera_internal_jtag~TDO altera_reserved_tdo 2.612 ns Longest " "Info: Longest tpd from source pin \"altera_internal_jtag~TDO\" to destination pin \"altera_reserved_tdo\" is 2.612 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TDO 1 PIN JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.612 ns) 2.612 ns altera_reserved_tdo 2 PIN PIN_M7 0 " "Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.612 ns ( 100.00 % ) " "Info: Total cell delay = 2.612 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.612 ns" { altera_internal_jtag~TDO altera_reserved_tdo } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.612 ns" { altera_internal_jtag~TDO {} altera_reserved_tdo {} } { 0.000ns 0.000ns } { 0.000ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[14\] altera_internal_jtag~TMSUTAP altera_internal_jtag~TCKUTAP 0.759 ns register " "Info: th for register \"sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[14\]\" (data pin = \"altera_internal_jtag~TMSUTAP\", clock pin = \"altera_internal_jtag~TCKUTAP\") is 0.759 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altera_internal_jtag~TCKUTAP destination 4.415 ns + Longest register " "Info: + Longest clock path from clock \"altera_internal_jtag~TCKUTAP\" to destination register is 4.415 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TCKUTAP 1 CLK JTAG_X1_Y19_N0 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.874 ns) + CELL(0.000 ns) 2.874 ns altera_internal_jtag~TCKUTAPclkctrl 2 COMB CLKCTRL_G2 227 " "Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G2; Fanout = 227; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.874 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.004 ns) + CELL(0.537 ns) 4.415 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[14\] 3 REG LCFF_X33_Y23_N3 2 " "Info: 3: + IC(1.004 ns) + CELL(0.537 ns) = 4.415 ns; Loc. = LCFF_X33_Y23_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.541 ns" { altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 12.16 % ) " "Info: Total cell delay = 0.537 ns ( 12.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.878 ns ( 87.84 % ) " "Info: Total interconnect delay = 3.878 ns ( 87.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.415 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.415 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] {} } { 0.000ns 2.874ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.922 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altera_internal_jtag~TMSUTAP 1 PIN JTAG_X1_Y19_N0 25 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 25; PIN Node = 'altera_internal_jtag~TMSUTAP'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TMSUTAP } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.567 ns) + CELL(0.271 ns) 3.838 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~12 2 COMB LCCOMB_X33_Y23_N2 1 " "Info: 2: + IC(3.567 ns) + CELL(0.271 ns) = 3.838 ns; Loc. = LCCOMB_X33_Y23_N2; Fanout = 1; COMB Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.838 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12 } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.922 ns sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[14\] 3 REG LCFF_X33_Y23_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.922 ns; Loc. = LCFF_X33_Y23_N3; Fanout = 2; REG Node = 'sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[14\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] } "NODE_NAME" } } { "sld_hub.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.355 ns ( 9.05 % ) " "Info: Total cell delay = 0.355 ns ( 9.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.567 ns ( 90.95 % ) " "Info: Total interconnect delay = 3.567 ns ( 90.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] {} } { 0.000ns 3.567ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.415 ns" { altera_internal_jtag~TCKUTAP altera_internal_jtag~TCKUTAPclkctrl sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.415 ns" { altera_internal_jtag~TCKUTAP {} altera_internal_jtag~TCKUTAPclkctrl {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] {} } { 0.000ns 2.874ns 1.004ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.922 ns" { altera_internal_jtag~TMSUTAP sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12 sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.922 ns" { altera_internal_jtag~TMSUTAP {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~12 {} sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14] {} } { 0.000ns 3.567ns 0.000ns } { 0.000ns 0.271ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 66 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "286 " "Info: Peak virtual memory: 286 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 17 05:19:03 2017 " "Info: Processing ended: Sun Sep 17 05:19:03 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Info: Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 200 s " "Info: Quartus II Full Compilation was successful. 0 errors, 200 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
