$date
	Sun Oct 23 00:56:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#293436
b10100 !
1"
#293438
b10100 &
b10100 %
1$
#293439
0"
#293442
b1010 &
b1010 %
#293446
b101 &
b101 %
#293450
b10000 &
b10000 %
#293454
b1000 &
b1000 %
#293458
b100 &
b100 %
#293462
b10 &
b10 %
#293466
b1 &
b1 %
1#
#293470
b0 &
0#
b0 %
0$
#1367631
b1101 !
1"
#1367634
b1101 &
b1101 %
1$
#1367635
0"
#1367638
b101000 &
b101000 %
#1367642
b10100 &
b10100 %
#1367646
b1010 &
b1010 %
#1367650
b101 &
b101 %
#1367654
b10000 &
b10000 %
#1367658
b1000 &
b1000 %
#1367662
b100 &
b100 %
#1367666
b10 &
b10 %
#1367670
b1 &
1#
b1 %
#1367674
b0 &
b0 %
0#
0$
#2354618
b10110 &
b10110 %
1$
b10110 !
1"
#2354619
0"
#2354622
b1011 &
b1011 %
#2354626
b100010 &
b100010 %
#2354630
b10001 &
b10001 %
#2354634
b110100 &
b110100 %
#2354638
b11010 &
b11010 %
#2354642
b1101 &
b1101 %
#2354646
b101000 &
b101000 %
#2354650
b10100 &
b10100 %
#2354654
b1010 &
b1010 %
#2354658
b101 &
b101 %
#2354662
b10000 &
b10000 %
#2354666
b1000 &
b1000 %
#2354670
b100 &
b100 %
#2354674
b10 &
b10 %
#2354678
b1 &
1#
b1 %
#2354682
b0 &
b0 %
0#
0$
#4500012
