// PTX kernel code for the CUDA upchannelizer
// This file has been generated automatically by `upchan.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for upchan(::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=512, blocks_per_sm=2

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2101[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5,
	.param .u32 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6,
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32],
	.param .align 8 .b8 _Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10[32]
)
.reqntid 512, 1, 1
.minnctapersm 2
{
	.reg .pred 	%p<237>;
	.reg .b16 	%rs<309>;
	.reg .b32 	%r<2582>;
	.reg .f32 	%f<847>;
	.reg .b64 	%rd<152>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r149, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd30, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r156, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p1, %r156, 67839;
	@%p1 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd31, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_10];
	ld.param.u32 	%r150, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.y;
	shl.b32 	%r2, %r1, 5;
	mov.u32 	%r3, %tid.x;
	mov.u32 	%r4, %ctaid.x;
	shl.b32 	%r157, %r4, 9;
	or.b32  	%r158, %r2, %r3;
	or.b32  	%r159, %r158, %r157;
	mul.wide.u32 	%rd37, %r159, 4;
	add.s64 	%rd4, %rd31, %rd37;
	mov.u32 	%r160, 1;
	st.global.u32 	[%rd4], %r160;
	setp.gt.u32 	%p2, %r150, 32767;
	@%p2 bra 	$L__BB0_7;
// %bb.3:                               // %L120
	ld.param.u32 	%r151, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p3, %r151, %r150;
	setp.gt.s32 	%p4, %r151, 65535;
	or.pred  	%p5, %p3, %p4;
	@%p5 bra 	$L__BB0_7;
// %bb.4:                               // %L127
	ld.param.u32 	%r152, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r161, %r151, %r150;
	and.b32  	%r162, %r161, 255;
	setp.ne.s32 	%p6, %r162, 0;
	setp.gt.u32 	%p7, %r152, 1023;
	or.pred  	%p8, %p6, %p7;
	@%p8 bra 	$L__BB0_7;
// %bb.5:                               // %L138
	ld.param.u32 	%r153, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.lt.s32 	%p9, %r153, %r152;
	setp.gt.s32 	%p10, %r153, 2047;
	or.pred  	%p11, %p9, %p10;
	@%p11 bra 	$L__BB0_7;
// %bb.6:                               // %L145
	sub.s32 	%r163, %r153, %r152;
	add.s32 	%r164, %r163, 3;
	and.b32  	%r165, %r164, 7;
	setp.eq.s32 	%p12, %r165, 0;
	@%p12 bra 	$L__BB0_8;
	bra.uni 	$L__BB0_7;
$L__BB0_8:                              // %L260
	ld.param.u32 	%r154, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	setp.lt.s32 	%p13, %r154, 0;
	@%p13 bra 	$L__BB0_10;
// %bb.9:                               // %L262
	ld.param.u32 	%r155, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	setp.le.s32 	%p14, %r154, %r155;
	setp.lt.s32 	%p15, %r155, 49;
	and.pred  	%p16, %p14, %p15;
	@%p16 bra 	$L__BB0_11;
	bra.uni 	$L__BB0_10;
$L__BB0_11:                             // %pass180
	bfe.u32 	%r99, %r3, 1, 1;
	and.b32  	%r100, %r3, 1;
	bfe.u32 	%r101, %r3, 2, 1;
	shl.b32 	%r174, %r101, 1;
	shl.b32 	%r175, %r100, 2;
	shl.b32 	%r176, %r99, 3;
	or.b32  	%r177, %r175, %r176;
	or.b32  	%r178, %r174, %r177;
	shr.u32 	%r102, %r3, 4;
	or.b32  	%r103, %r102, %r178;
	or.b32  	%r104, %r103, 16;
	mov.f32 	%f148, 0f40000000;
	mov.f32 	%f149, 0f42FE0000;
	div.approx.f32 	%f86, %f149, %f148;
	cvt.rn.f32.s32 	%f150, %r103;
	sub.f32 	%f151, %f150, %f86;
	mov.f32 	%f180, 0f42000000;
	div.approx.f32 	%f88, %f151, %f180;
	setp.ne.f32 	%p22, %f88, 0f00000000;
	mov.f32 	%f822, 0f3F800000;
	mov.f32 	%f815, %f822;
	@%p22 bra 	$L__BB0_12;
	bra.uni 	$L__BB0_13;
$L__BB0_12:                             // %L579
	sin.approx.f32 	%f181, %f88;
	div.approx.f32 	%f815, %f181, %f88;
$L__BB0_13:                             // %L582
	cvt.rn.f32.s32 	%f184, %r104;
	sub.f32 	%f185, %f184, %f86;
	div.approx.f32 	%f5, %f185, %f180;
	setp.eq.f32 	%p28, %f5, 0f00000000;
	mov.f32 	%f816, %f822;
	@%p28 bra 	$L__BB0_15;
// %bb.14:                              // %L599
	sin.approx.f32 	%f215, %f5;
	div.approx.f32 	%f816, %f215, %f5;
$L__BB0_15:                             // %L602
	or.b32  	%r196, %r103, 32;
	or.b32  	%r6, %r103, 48;
	cvt.rn.f32.s32 	%f219, %r196;
	sub.f32 	%f220, %f219, %f86;
	div.approx.f32 	%f9, %f220, %f180;
	setp.eq.f32 	%p34, %f9, 0f00000000;
	mov.f32 	%f817, %f822;
	@%p34 bra 	$L__BB0_17;
// %bb.16:                              // %L681
	sin.approx.f32 	%f250, %f9;
	div.approx.f32 	%f817, %f250, %f9;
$L__BB0_17:                             // %L684
	cvt.rn.f32.s32 	%f253, %r6;
	sub.f32 	%f254, %f253, %f86;
	div.approx.f32 	%f14, %f254, %f180;
	setp.eq.f32 	%p40, %f14, 0f00000000;
	mov.f32 	%f818, %f822;
	@%p40 bra 	$L__BB0_19;
// %bb.18:                              // %L701
	sin.approx.f32 	%f284, %f14;
	div.approx.f32 	%f818, %f284, %f14;
$L__BB0_19:                             // %L704
	or.b32  	%r214, %r103, 64;
	or.b32  	%r8, %r103, 80;
	cvt.rn.f32.s32 	%f288, %r214;
	sub.f32 	%f289, %f288, %f86;
	div.approx.f32 	%f18, %f289, %f180;
	setp.eq.f32 	%p46, %f18, 0f00000000;
	mov.f32 	%f819, %f822;
	@%p46 bra 	$L__BB0_21;
// %bb.20:                              // %L783
	sin.approx.f32 	%f319, %f18;
	div.approx.f32 	%f819, %f319, %f18;
$L__BB0_21:                             // %L786
	cvt.rn.f32.s32 	%f322, %r8;
	sub.f32 	%f323, %f322, %f86;
	div.approx.f32 	%f23, %f323, %f180;
	setp.eq.f32 	%p52, %f23, 0f00000000;
	mov.f32 	%f820, %f822;
	@%p52 bra 	$L__BB0_23;
// %bb.22:                              // %L803
	sin.approx.f32 	%f353, %f23;
	div.approx.f32 	%f820, %f353, %f23;
$L__BB0_23:                             // %L806
	or.b32  	%r232, %r103, 96;
	or.b32  	%r10, %r103, 112;
	cvt.rn.f32.s32 	%f357, %r232;
	sub.f32 	%f358, %f357, %f86;
	div.approx.f32 	%f27, %f358, %f180;
	setp.eq.f32 	%p58, %f27, 0f00000000;
	mov.f32 	%f821, %f822;
	@%p58 bra 	$L__BB0_25;
// %bb.24:                              // %L885
	sin.approx.f32 	%f388, %f27;
	div.approx.f32 	%f821, %f388, %f27;
$L__BB0_25:                             // %L888
	shr.u32 	%r98, %r3, 1;
	cvt.rn.f32.s32 	%f391, %r10;
	sub.f32 	%f392, %f391, %f86;
	div.approx.f32 	%f32, %f392, %f180;
	setp.eq.f32 	%p64, %f32, 0f00000000;
	@%p64 bra 	$L__BB0_27;
// %bb.26:                              // %L905
	sin.approx.f32 	%f422, %f32;
	div.approx.f32 	%f822, %f422, %f32;
$L__BB0_27:                             // %L908
	shr.u32 	%r14, %r3, 3;
	and.b32  	%r276, %r14, 2;
	and.b32  	%r277, %r98, 4;
	or.b32  	%r15, %r101, %r276;
	or.b32  	%r16, %r15, %r277;
	and.b32  	%r278, %r3, 3;
	mul.lo.s32 	%r279, %r278, %r16;
	shl.b32 	%r280, %r279, 1;
	neg.s32 	%r281, %r280;
	cvt.rn.f32.s32 	%f493, %r281;
	mov.f32 	%f494, 0f41000000;
	div.approx.f32 	%f35, %f493, %f494;
	abs.f32 	%f837, %f35;
	setp.lt.f32 	%p79, %f837, 0f40000000;
	@%p79 bra 	$L__BB0_98;
// %bb.28:
	setp.gtu.f32 	%p80, %f837, 0f4B800000;
	@%p80 bra 	$L__BB0_94;
	bra.uni 	$L__BB0_29;
$L__BB0_94:
	mov.b32 	%r106, %f837;
	and.b32  	%r282, %r106, 8388607;
	or.b32  	%r2576, %r282, 1065353216;
	mov.b32 	%f836, %r2576;
	add.s32 	%r283, %r106, -1073741824;
	and.b32  	%r2577, %r283, -8388608;
	setp.eq.s32 	%p86, %r2577, 0;
	@%p86 bra 	$L__BB0_97;
// %bb.95:                              // %__nv_fmaf_rn.exit4.i.i.i649.preheader
	mov.f32 	%f504, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f503,%f504;
	// end inline asm
$L__BB0_96:                             // %__nv_fmaf_rn.exit4.i.i.i649
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r284, %r2577, 192937984;
	add.s32 	%r285, %r2576, %r284;
	mov.b32 	%f505, %r285;
	mul.f32 	%f506, %f503, %f505;
	sub.f32 	%f507, %f505, %f506;
	fma.rn.f32 	%f508, %f507, %f503, %f506;
	sub.f32 	%f509, %f505, %f508;
	fma.rz.f32 	%f510, %f509, %f503, %f508;
	cvt.rzi.f32.f32 	%f511, %f510;
	sub.f32 	%f836, %f505, %f511;
	sub.s32 	%r2577, %r2577, %r284;
	mov.b32 	%r2576, %f836;
	setp.ne.s32 	%p87, %r2577, 0;
	setp.ne.s32 	%p88, %r2576, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_96;
$L__BB0_97:                             // %__internal_fmodf_slowpath_mod.exit.i.i651
	setp.gt.u32 	%p90, %r106, 2139095039;
	selp.f32 	%f512, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f513, %f836, 0f34000000;
	mul.f32 	%f837, %f512, %f513;
	bra.uni 	$L__BB0_98;
$L__BB0_29:                             // %__nv_fast_fdividef.exit.i.i.i628
	div.approx.f32 	%f496, %f837, %f148;
	cvt.rzi.f32.f32 	%f835, %f496;
	fma.rn.f32 	%f90, %f835, 0fC0000000, %f837;
	mov.b32 	%r105, %f90;
	setp.lt.u32 	%p81, %r105, 1073741824;
	@%p81 bra 	$L__BB0_93;
// %bb.30:
	setp.lt.u32 	%p82, %r105, -2147483647;
	@%p82 bra 	$L__BB0_91;
// %bb.31:
	add.f32 	%f501, %f835, 0fBF800000;
	setp.lt.f32 	%p85, %f90, 0fC0000000;
	add.f32 	%f502, %f501, 0fBF800000;
	selp.f32 	%f835, %f502, %f501, %p85;
	bra.uni 	$L__BB0_93;
$L__BB0_91:
	add.f32 	%f835, %f835, 0f3F800000;
	setp.ltu.f32 	%p83, %f90, 0f40800000;
	@%p83 bra 	$L__BB0_93;
// %bb.92:                              // %__nv_fmaf_rn.exit.i.i.i632
	add.f32 	%f497, %f835, 0f3F800000;
	fma.rn.f32 	%f499, %f148, 0fC0400000, %f90;
	setp.ge.f32 	%p84, %f499, 0f00000000;
	add.f32 	%f500, %f497, 0f3F800000;
	selp.f32 	%f835, %f500, %f497, %p84;
$L__BB0_93:                             // %__internal_fmodf_fastpath_quot.exit.i.i635
	fma.rn.f32 	%f837, %f835, 0fC0000000, %f837;
$L__BB0_98:                             // %__internal_fmodf_kernel.exit.i654
	shl.b32 	%r95, %r3, 1;
	abs.f32 	%f514, %f837;
	setp.gtu.f32 	%p91, %f514, 0f7F800000;
	@%p91 bra 	$L__BB0_100;
// %bb.99:
	mov.b32 	%r286, %f35;
	and.b32  	%r287, %r286, -2147483648;
	mov.b32 	%r288, %f837;
	or.b32  	%r289, %r287, %r288;
	mov.b32 	%f837, %r289;
$L__BB0_100:                            // %__nv_fmodf.exit655
	and.b32  	%r298, %r95, 6;
	mov.u32 	%r299, -8;
	sub.s32 	%r300, %r299, %r298;
	mul.lo.s32 	%r301, %r16, %r300;
	cvt.rn.f32.s32 	%f545, %r301;
	div.approx.f32 	%f106, %f545, %f494;
	abs.f32 	%f825, %f106;
	setp.lt.f32 	%p99, %f825, 0f40000000;
	@%p99 bra 	$L__BB0_43;
// %bb.32:
	setp.gtu.f32 	%p100, %f825, 0f4B800000;
	@%p100 bra 	$L__BB0_39;
	bra.uni 	$L__BB0_33;
$L__BB0_39:
	mov.b32 	%r18, %f825;
	and.b32  	%r302, %r18, 8388607;
	or.b32  	%r2555, %r302, 1065353216;
	mov.b32 	%f824, %r2555;
	add.s32 	%r303, %r18, -1073741824;
	and.b32  	%r2556, %r303, -8388608;
	setp.eq.s32 	%p106, %r2556, 0;
	@%p106 bra 	$L__BB0_42;
// %bb.40:                              // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f556, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f555,%f556;
	// end inline asm
$L__BB0_41:                             // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r304, %r2556, 192937984;
	add.s32 	%r305, %r2555, %r304;
	mov.b32 	%f557, %r305;
	mul.f32 	%f558, %f555, %f557;
	sub.f32 	%f559, %f557, %f558;
	fma.rn.f32 	%f560, %f559, %f555, %f558;
	sub.f32 	%f561, %f557, %f560;
	fma.rz.f32 	%f562, %f561, %f555, %f560;
	cvt.rzi.f32.f32 	%f563, %f562;
	sub.f32 	%f824, %f557, %f563;
	sub.s32 	%r2556, %r2556, %r304;
	mov.b32 	%r2555, %f824;
	setp.ne.s32 	%p107, %r2556, 0;
	setp.ne.s32 	%p108, %r2555, 0;
	and.pred  	%p109, %p107, %p108;
	@%p109 bra 	$L__BB0_41;
$L__BB0_42:                             // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p110, %r18, 2139095039;
	selp.f32 	%f564, 0f7FFFFFFF, 0f4B800000, %p110;
	mul.f32 	%f565, %f824, 0f34000000;
	mul.f32 	%f825, %f564, %f565;
	bra.uni 	$L__BB0_43;
$L__BB0_33:                             // %__nv_fast_fdividef.exit.i.i.i
	div.approx.f32 	%f548, %f825, %f148;
	cvt.rzi.f32.f32 	%f823, %f548;
	fma.rn.f32 	%f38, %f823, 0fC0000000, %f825;
	mov.b32 	%r17, %f38;
	setp.lt.u32 	%p101, %r17, 1073741824;
	@%p101 bra 	$L__BB0_38;
// %bb.34:
	setp.lt.u32 	%p102, %r17, -2147483647;
	@%p102 bra 	$L__BB0_36;
// %bb.35:
	add.f32 	%f553, %f823, 0fBF800000;
	setp.lt.f32 	%p105, %f38, 0fC0000000;
	add.f32 	%f554, %f553, 0fBF800000;
	selp.f32 	%f823, %f554, %f553, %p105;
	bra.uni 	$L__BB0_38;
$L__BB0_36:
	add.f32 	%f823, %f823, 0f3F800000;
	setp.ltu.f32 	%p103, %f38, 0f40800000;
	@%p103 bra 	$L__BB0_38;
// %bb.37:                              // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f549, %f823, 0f3F800000;
	fma.rn.f32 	%f551, %f148, 0fC0400000, %f38;
	setp.ge.f32 	%p104, %f551, 0f00000000;
	add.f32 	%f552, %f549, 0f3F800000;
	selp.f32 	%f823, %f552, %f549, %p104;
$L__BB0_38:                             // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f825, %f823, 0fC0000000, %f825;
$L__BB0_43:                             // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f566, %f825;
	setp.gtu.f32 	%p111, %f566, 0f7F800000;
	@%p111 bra 	$L__BB0_45;
// %bb.44:
	mov.b32 	%r306, %f106;
	and.b32  	%r307, %r306, -2147483648;
	mov.b32 	%r308, %f825;
	or.b32  	%r309, %r307, %r308;
	mov.b32 	%f825, %r309;
$L__BB0_45:                             // %__nv_fmodf.exit
	shl.b32 	%r330, %r99, 1;
	neg.s32 	%r29, %r330;
	mul.lo.s32 	%r30, %r29, %r16;
	cvt.rn.f32.s32 	%f599, %r30;
	div.approx.f32 	%f52, %f599, %f180;
	abs.f32 	%f841, %f52;
	setp.lt.f32 	%p119, %f841, 0f40000000;
	@%p119 bra 	$L__BB0_108;
// %bb.46:
	setp.gtu.f32 	%p120, %f841, 0f4B800000;
	@%p120 bra 	$L__BB0_104;
	bra.uni 	$L__BB0_47;
$L__BB0_104:
	mov.b32 	%r114, %f841;
	and.b32  	%r331, %r114, 8388607;
	or.b32  	%r2578, %r331, 1065353216;
	mov.b32 	%f840, %r2578;
	add.s32 	%r332, %r114, -1073741824;
	and.b32  	%r2579, %r332, -8388608;
	setp.eq.s32 	%p126, %r2579, 0;
	@%p126 bra 	$L__BB0_107;
// %bb.105:                             // %__nv_fmaf_rn.exit4.i.i.i680.preheader
	mov.f32 	%f610, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f609,%f610;
	// end inline asm
$L__BB0_106:                            // %__nv_fmaf_rn.exit4.i.i.i680
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r333, %r2579, 192937984;
	add.s32 	%r334, %r2578, %r333;
	mov.b32 	%f611, %r334;
	mul.f32 	%f612, %f609, %f611;
	sub.f32 	%f613, %f611, %f612;
	fma.rn.f32 	%f614, %f613, %f609, %f612;
	sub.f32 	%f615, %f611, %f614;
	fma.rz.f32 	%f616, %f615, %f609, %f614;
	cvt.rzi.f32.f32 	%f617, %f616;
	sub.f32 	%f840, %f611, %f617;
	sub.s32 	%r2579, %r2579, %r333;
	mov.b32 	%r2578, %f840;
	setp.ne.s32 	%p127, %r2579, 0;
	setp.ne.s32 	%p128, %r2578, 0;
	and.pred  	%p129, %p127, %p128;
	@%p129 bra 	$L__BB0_106;
$L__BB0_107:                            // %__internal_fmodf_slowpath_mod.exit.i.i682
	setp.gt.u32 	%p130, %r114, 2139095039;
	selp.f32 	%f618, 0f7FFFFFFF, 0f4B800000, %p130;
	mul.f32 	%f619, %f840, 0f34000000;
	mul.f32 	%f841, %f618, %f619;
	bra.uni 	$L__BB0_108;
$L__BB0_47:                             // %__nv_fast_fdividef.exit.i.i.i659
	div.approx.f32 	%f602, %f841, %f148;
	cvt.rzi.f32.f32 	%f839, %f602;
	fma.rn.f32 	%f109, %f839, 0fC0000000, %f841;
	mov.b32 	%r113, %f109;
	setp.lt.u32 	%p121, %r113, 1073741824;
	@%p121 bra 	$L__BB0_103;
// %bb.48:
	setp.lt.u32 	%p122, %r113, -2147483647;
	@%p122 bra 	$L__BB0_101;
// %bb.49:
	add.f32 	%f607, %f839, 0fBF800000;
	setp.lt.f32 	%p125, %f109, 0fC0000000;
	add.f32 	%f608, %f607, 0fBF800000;
	selp.f32 	%f839, %f608, %f607, %p125;
	bra.uni 	$L__BB0_103;
$L__BB0_101:
	add.f32 	%f839, %f839, 0f3F800000;
	setp.ltu.f32 	%p123, %f109, 0f40800000;
	@%p123 bra 	$L__BB0_103;
// %bb.102:                             // %__nv_fmaf_rn.exit.i.i.i663
	add.f32 	%f603, %f839, 0f3F800000;
	fma.rn.f32 	%f605, %f148, 0fC0400000, %f109;
	setp.ge.f32 	%p124, %f605, 0f00000000;
	add.f32 	%f606, %f603, 0f3F800000;
	selp.f32 	%f839, %f606, %f603, %p124;
$L__BB0_103:                            // %__internal_fmodf_fastpath_quot.exit.i.i666
	fma.rn.f32 	%f841, %f839, 0fC0000000, %f841;
$L__BB0_108:                            // %__internal_fmodf_kernel.exit.i685
	abs.f32 	%f620, %f841;
	setp.gtu.f32 	%p131, %f620, 0f7F800000;
	@%p131 bra 	$L__BB0_110;
// %bb.109:
	mov.b32 	%r335, %f52;
	and.b32  	%r336, %r335, -2147483648;
	mov.b32 	%r337, %f841;
	or.b32  	%r338, %r336, %r337;
	mov.b32 	%f841, %r338;
$L__BB0_110:                            // %__nv_fmodf.exit686
	shl.b32 	%r347, %r16, 2;
	sub.s32 	%r348, %r30, %r347;
	cvt.rn.f32.s32 	%f651, %r348;
	div.approx.f32 	%f125, %f651, %f180;
	abs.f32 	%f829, %f125;
	setp.lt.f32 	%p139, %f829, 0f40000000;
	@%p139 bra 	$L__BB0_61;
// %bb.50:
	setp.gtu.f32 	%p140, %f829, 0f4B800000;
	@%p140 bra 	$L__BB0_57;
	bra.uni 	$L__BB0_51;
$L__BB0_57:
	mov.b32 	%r32, %f829;
	and.b32  	%r349, %r32, 8388607;
	or.b32  	%r2557, %r349, 1065353216;
	mov.b32 	%f828, %r2557;
	add.s32 	%r350, %r32, -1073741824;
	and.b32  	%r2558, %r350, -8388608;
	setp.eq.s32 	%p146, %r2558, 0;
	@%p146 bra 	$L__BB0_60;
// %bb.58:                              // %__nv_fmaf_rn.exit4.i.i.i587.preheader
	mov.f32 	%f662, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f661,%f662;
	// end inline asm
$L__BB0_59:                             // %__nv_fmaf_rn.exit4.i.i.i587
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r351, %r2558, 192937984;
	add.s32 	%r352, %r2557, %r351;
	mov.b32 	%f663, %r352;
	mul.f32 	%f664, %f661, %f663;
	sub.f32 	%f665, %f663, %f664;
	fma.rn.f32 	%f666, %f665, %f661, %f664;
	sub.f32 	%f667, %f663, %f666;
	fma.rz.f32 	%f668, %f667, %f661, %f666;
	cvt.rzi.f32.f32 	%f669, %f668;
	sub.f32 	%f828, %f663, %f669;
	sub.s32 	%r2558, %r2558, %r351;
	mov.b32 	%r2557, %f828;
	setp.ne.s32 	%p147, %r2558, 0;
	setp.ne.s32 	%p148, %r2557, 0;
	and.pred  	%p149, %p147, %p148;
	@%p149 bra 	$L__BB0_59;
$L__BB0_60:                             // %__internal_fmodf_slowpath_mod.exit.i.i589
	setp.gt.u32 	%p150, %r32, 2139095039;
	selp.f32 	%f670, 0f7FFFFFFF, 0f4B800000, %p150;
	mul.f32 	%f671, %f828, 0f34000000;
	mul.f32 	%f829, %f670, %f671;
	bra.uni 	$L__BB0_61;
$L__BB0_51:                             // %__nv_fast_fdividef.exit.i.i.i566
	div.approx.f32 	%f654, %f829, %f148;
	cvt.rzi.f32.f32 	%f827, %f654;
	fma.rn.f32 	%f55, %f827, 0fC0000000, %f829;
	mov.b32 	%r31, %f55;
	setp.lt.u32 	%p141, %r31, 1073741824;
	@%p141 bra 	$L__BB0_56;
// %bb.52:
	setp.lt.u32 	%p142, %r31, -2147483647;
	@%p142 bra 	$L__BB0_54;
// %bb.53:
	add.f32 	%f659, %f827, 0fBF800000;
	setp.lt.f32 	%p145, %f55, 0fC0000000;
	add.f32 	%f660, %f659, 0fBF800000;
	selp.f32 	%f827, %f660, %f659, %p145;
	bra.uni 	$L__BB0_56;
$L__BB0_54:
	add.f32 	%f827, %f827, 0f3F800000;
	setp.ltu.f32 	%p143, %f55, 0f40800000;
	@%p143 bra 	$L__BB0_56;
// %bb.55:                              // %__nv_fmaf_rn.exit.i.i.i570
	add.f32 	%f655, %f827, 0f3F800000;
	fma.rn.f32 	%f657, %f148, 0fC0400000, %f55;
	setp.ge.f32 	%p144, %f657, 0f00000000;
	add.f32 	%f658, %f655, 0f3F800000;
	selp.f32 	%f827, %f658, %f655, %p144;
$L__BB0_56:                             // %__internal_fmodf_fastpath_quot.exit.i.i573
	fma.rn.f32 	%f829, %f827, 0fC0000000, %f829;
$L__BB0_61:                             // %__internal_fmodf_kernel.exit.i592
	abs.f32 	%f672, %f829;
	setp.gtu.f32 	%p151, %f672, 0f7F800000;
	@%p151 bra 	$L__BB0_63;
// %bb.62:
	mov.b32 	%r353, %f125;
	and.b32  	%r354, %r353, -2147483648;
	mov.b32 	%r355, %f829;
	or.b32  	%r356, %r354, %r355;
	mov.b32 	%f829, %r356;
$L__BB0_63:                             // %__nv_fmodf.exit593
	mul.lo.s32 	%r42, %r29, %r15;
	cvt.rn.f32.s32 	%f705, %r42;
	mov.f32 	%f706, 0f40800000;
	div.approx.f32 	%f69, %f705, %f706;
	abs.f32 	%f845, %f69;
	setp.lt.f32 	%p159, %f845, 0f40000000;
	@%p159 bra 	$L__BB0_118;
// %bb.64:
	setp.gtu.f32 	%p160, %f845, 0f4B800000;
	@%p160 bra 	$L__BB0_114;
	bra.uni 	$L__BB0_65;
$L__BB0_114:
	mov.b32 	%r122, %f845;
	and.b32  	%r371, %r122, 8388607;
	or.b32  	%r2580, %r371, 1065353216;
	mov.b32 	%f844, %r2580;
	add.s32 	%r372, %r122, -1073741824;
	and.b32  	%r2581, %r372, -8388608;
	setp.eq.s32 	%p166, %r2581, 0;
	@%p166 bra 	$L__BB0_117;
// %bb.115:                             // %__nv_fmaf_rn.exit4.i.i.i711.preheader
	mov.f32 	%f716, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f715,%f716;
	// end inline asm
$L__BB0_116:                            // %__nv_fmaf_rn.exit4.i.i.i711
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r373, %r2581, 192937984;
	add.s32 	%r374, %r2580, %r373;
	mov.b32 	%f717, %r374;
	mul.f32 	%f718, %f715, %f717;
	sub.f32 	%f719, %f717, %f718;
	fma.rn.f32 	%f720, %f719, %f715, %f718;
	sub.f32 	%f721, %f717, %f720;
	fma.rz.f32 	%f722, %f721, %f715, %f720;
	cvt.rzi.f32.f32 	%f723, %f722;
	sub.f32 	%f844, %f717, %f723;
	sub.s32 	%r2581, %r2581, %r373;
	mov.b32 	%r2580, %f844;
	setp.ne.s32 	%p167, %r2581, 0;
	setp.ne.s32 	%p168, %r2580, 0;
	and.pred  	%p169, %p167, %p168;
	@%p169 bra 	$L__BB0_116;
$L__BB0_117:                            // %__internal_fmodf_slowpath_mod.exit.i.i713
	setp.gt.u32 	%p170, %r122, 2139095039;
	selp.f32 	%f724, 0f7FFFFFFF, 0f4B800000, %p170;
	mul.f32 	%f725, %f844, 0f34000000;
	mul.f32 	%f845, %f724, %f725;
	bra.uni 	$L__BB0_118;
$L__BB0_65:                             // %__nv_fast_fdividef.exit.i.i.i690
	div.approx.f32 	%f708, %f845, %f148;
	cvt.rzi.f32.f32 	%f843, %f708;
	fma.rn.f32 	%f128, %f843, 0fC0000000, %f845;
	mov.b32 	%r121, %f128;
	setp.lt.u32 	%p161, %r121, 1073741824;
	@%p161 bra 	$L__BB0_113;
// %bb.66:
	setp.lt.u32 	%p162, %r121, -2147483647;
	@%p162 bra 	$L__BB0_111;
// %bb.67:
	add.f32 	%f713, %f843, 0fBF800000;
	setp.lt.f32 	%p165, %f128, 0fC0000000;
	add.f32 	%f714, %f713, 0fBF800000;
	selp.f32 	%f843, %f714, %f713, %p165;
	bra.uni 	$L__BB0_113;
$L__BB0_111:
	add.f32 	%f843, %f843, 0f3F800000;
	setp.ltu.f32 	%p163, %f128, 0f40800000;
	@%p163 bra 	$L__BB0_113;
// %bb.112:                             // %__nv_fmaf_rn.exit.i.i.i694
	add.f32 	%f709, %f843, 0f3F800000;
	fma.rn.f32 	%f711, %f148, 0fC0400000, %f128;
	setp.ge.f32 	%p164, %f711, 0f00000000;
	add.f32 	%f712, %f709, 0f3F800000;
	selp.f32 	%f843, %f712, %f709, %p164;
$L__BB0_113:                            // %__internal_fmodf_fastpath_quot.exit.i.i697
	fma.rn.f32 	%f845, %f843, 0fC0000000, %f845;
$L__BB0_118:                            // %__internal_fmodf_kernel.exit.i716
	abs.f32 	%f726, %f845;
	setp.gtu.f32 	%p171, %f726, 0f7F800000;
	@%p171 bra 	$L__BB0_120;
// %bb.119:
	mov.b32 	%r375, %f69;
	and.b32  	%r376, %r375, -2147483648;
	mov.b32 	%r377, %f845;
	or.b32  	%r378, %r376, %r377;
	mov.b32 	%f845, %r378;
$L__BB0_120:                            // %__nv_fmodf.exit717
	shl.b32 	%r387, %r15, 2;
	sub.s32 	%r388, %r42, %r387;
	cvt.rn.f32.s32 	%f759, %r388;
	div.approx.f32 	%f145, %f759, %f706;
	abs.f32 	%f833, %f145;
	setp.lt.f32 	%p180, %f833, 0f40000000;
	@%p180 bra 	$L__BB0_79;
// %bb.68:
	setp.gtu.f32 	%p181, %f833, 0f4B800000;
	@%p181 bra 	$L__BB0_75;
	bra.uni 	$L__BB0_69;
$L__BB0_75:
	mov.b32 	%r44, %f833;
	and.b32  	%r389, %r44, 8388607;
	or.b32  	%r2559, %r389, 1065353216;
	mov.b32 	%f832, %r2559;
	add.s32 	%r390, %r44, -1073741824;
	and.b32  	%r2560, %r390, -8388608;
	setp.eq.s32 	%p187, %r2560, 0;
	@%p187 bra 	$L__BB0_78;
// %bb.76:                              // %__nv_fmaf_rn.exit4.i.i.i618.preheader
	mov.f32 	%f770, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f769,%f770;
	// end inline asm
$L__BB0_77:                             // %__nv_fmaf_rn.exit4.i.i.i618
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r391, %r2560, 192937984;
	add.s32 	%r392, %r2559, %r391;
	mov.b32 	%f771, %r392;
	mul.f32 	%f772, %f769, %f771;
	sub.f32 	%f773, %f771, %f772;
	fma.rn.f32 	%f774, %f773, %f769, %f772;
	sub.f32 	%f775, %f771, %f774;
	fma.rz.f32 	%f776, %f775, %f769, %f774;
	cvt.rzi.f32.f32 	%f777, %f776;
	sub.f32 	%f832, %f771, %f777;
	sub.s32 	%r2560, %r2560, %r391;
	mov.b32 	%r2559, %f832;
	setp.ne.s32 	%p188, %r2560, 0;
	setp.ne.s32 	%p189, %r2559, 0;
	and.pred  	%p190, %p188, %p189;
	@%p190 bra 	$L__BB0_77;
$L__BB0_78:                             // %__internal_fmodf_slowpath_mod.exit.i.i620
	setp.gt.u32 	%p191, %r44, 2139095039;
	selp.f32 	%f778, 0f7FFFFFFF, 0f4B800000, %p191;
	mul.f32 	%f779, %f832, 0f34000000;
	mul.f32 	%f833, %f778, %f779;
	bra.uni 	$L__BB0_79;
$L__BB0_69:                             // %__nv_fast_fdividef.exit.i.i.i597
	div.approx.f32 	%f762, %f833, %f148;
	cvt.rzi.f32.f32 	%f831, %f762;
	fma.rn.f32 	%f72, %f831, 0fC0000000, %f833;
	mov.b32 	%r43, %f72;
	setp.lt.u32 	%p182, %r43, 1073741824;
	@%p182 bra 	$L__BB0_74;
// %bb.70:
	setp.lt.u32 	%p183, %r43, -2147483647;
	@%p183 bra 	$L__BB0_72;
// %bb.71:
	add.f32 	%f767, %f831, 0fBF800000;
	setp.lt.f32 	%p186, %f72, 0fC0000000;
	add.f32 	%f768, %f767, 0fBF800000;
	selp.f32 	%f831, %f768, %f767, %p186;
	bra.uni 	$L__BB0_74;
$L__BB0_72:
	add.f32 	%f831, %f831, 0f3F800000;
	setp.ltu.f32 	%p184, %f72, 0f40800000;
	@%p184 bra 	$L__BB0_74;
// %bb.73:                              // %__nv_fmaf_rn.exit.i.i.i601
	add.f32 	%f763, %f831, 0f3F800000;
	fma.rn.f32 	%f765, %f148, 0fC0400000, %f72;
	setp.ge.f32 	%p185, %f765, 0f00000000;
	add.f32 	%f766, %f763, 0f3F800000;
	selp.f32 	%f831, %f766, %f763, %p185;
$L__BB0_74:                             // %__internal_fmodf_fastpath_quot.exit.i.i604
	fma.rn.f32 	%f833, %f831, 0fC0000000, %f833;
$L__BB0_79:                             // %__internal_fmodf_kernel.exit.i623
	abs.f32 	%f780, %f833;
	setp.gtu.f32 	%p192, %f780, 0f7F800000;
	@%p192 bra 	$L__BB0_81;
// %bb.80:
	mov.b32 	%r393, %f145;
	and.b32  	%r394, %r393, -2147483648;
	mov.b32 	%r395, %f833;
	or.b32  	%r396, %r394, %r395;
	mov.b32 	%f833, %r396;
$L__BB0_81:                             // %__nv_fmodf.exit624
	setp.le.s32 	%p200, %r151, %r150;
	mov.u32 	%r2553, 0;
	@%p200 bra 	$L__BB0_90;
// %bb.82:                              // %L1414.lr.ph
	mov.f32 	%f152, 0f43010000;
	mul.lo.s32 	%r256, %r103, 31;
	div.approx.f32 	%f153, %f151, %f152;
	div.approx.f32 	%f187, %f185, %f152;
	div.approx.f32 	%f222, %f220, %f152;
	div.approx.f32 	%f256, %f254, %f152;
	div.approx.f32 	%f291, %f289, %f152;
	div.approx.f32 	%f325, %f323, %f152;
	div.approx.f32 	%f360, %f358, %f152;
	div.approx.f32 	%f394, %f392, %f152;
	add.s32 	%r266, %r256, 48;
	abs.f32 	%f154, %f153;
	abs.f32 	%f188, %f187;
	abs.f32 	%f223, %f222;
	abs.f32 	%f257, %f256;
	abs.f32 	%f292, %f291;
	abs.f32 	%f326, %f325;
	abs.f32 	%f361, %f360;
	abs.f32 	%f395, %f394;
	and.b32  	%r257, %r256, 63;
	and.b32  	%r267, %r266, 63;
	setp.gt.f32 	%p17, %f154, 0f4B800000;
	mul.f32 	%f155, %f153, 0f00000000;
	setp.gt.f32 	%p23, %f188, 0f4B800000;
	mul.f32 	%f189, %f187, 0f00000000;
	setp.gt.f32 	%p29, %f223, 0f4B800000;
	mul.f32 	%f224, %f222, 0f00000000;
	setp.gt.f32 	%p35, %f257, 0f4B800000;
	mul.f32 	%f258, %f256, 0f00000000;
	setp.gt.f32 	%p41, %f292, 0f4B800000;
	mul.f32 	%f293, %f291, 0f00000000;
	setp.gt.f32 	%p47, %f326, 0f4B800000;
	mul.f32 	%f327, %f325, 0f00000000;
	setp.gt.f32 	%p53, %f361, 0f4B800000;
	mul.f32 	%f362, %f360, 0f00000000;
	setp.gt.f32 	%p59, %f395, 0f4B800000;
	mul.f32 	%f396, %f394, 0f00000000;
	cvt.rn.f32.s32 	%f425, %r257;
	cvt.rn.f32.s32 	%f460, %r267;
	selp.f32 	%f156, %f155, %f153, %p17;
	selp.f32 	%f190, %f189, %f187, %p23;
	selp.f32 	%f225, %f224, %f222, %p29;
	selp.f32 	%f259, %f258, %f256, %p35;
	selp.f32 	%f294, %f293, %f291, %p41;
	selp.f32 	%f328, %f327, %f325, %p47;
	selp.f32 	%f363, %f362, %f360, %p53;
	selp.f32 	%f397, %f396, %f394, %p59;
	div.approx.f32 	%f427, %f425, %f180;
	div.approx.f32 	%f461, %f460, %f180;
	add.f32 	%f157, %f156, %f156;
	add.f32 	%f191, %f190, %f190;
	add.f32 	%f226, %f225, %f225;
	add.f32 	%f260, %f259, %f259;
	add.f32 	%f295, %f294, %f294;
	add.f32 	%f329, %f328, %f328;
	add.f32 	%f364, %f363, %f363;
	add.f32 	%f398, %f397, %f397;
	add.f32 	%f428, %f427, %f427;
	add.f32 	%f462, %f461, %f461;
	add.f32 	%f515, %f837, %f837;
	add.f32 	%f567, %f825, %f825;
	mov.b32 	%r179, %f157;
	mov.b32 	%r186, %f191;
	mov.b32 	%r197, %f226;
	mov.b32 	%r204, %f260;
	mov.b32 	%r215, %f295;
	mov.b32 	%r222, %f329;
	mov.b32 	%r233, %f364;
	mov.b32 	%r240, %f398;
	mov.b32 	%r258, %f428;
	mov.b32 	%r268, %f462;
	mov.b32 	%r290, %f515;
	mov.b32 	%r322, %f567;
	and.b32  	%r180, %r179, -2147483648;
	and.b32  	%r187, %r186, -2147483648;
	and.b32  	%r198, %r197, -2147483648;
	and.b32  	%r205, %r204, -2147483648;
	and.b32  	%r216, %r215, -2147483648;
	and.b32  	%r223, %r222, -2147483648;
	and.b32  	%r234, %r233, -2147483648;
	and.b32  	%r241, %r240, -2147483648;
	and.b32  	%r259, %r258, -2147483648;
	and.b32  	%r269, %r268, -2147483648;
	and.b32  	%r291, %r290, -2147483648;
	and.b32  	%r323, %r322, -2147483648;
	add.f32 	%f621, %f841, %f841;
	add.f32 	%f673, %f829, %f829;
	or.b32  	%r181, %r180, 1056964608;
	or.b32  	%r188, %r187, 1056964608;
	or.b32  	%r199, %r198, 1056964608;
	or.b32  	%r206, %r205, 1056964608;
	or.b32  	%r217, %r216, 1056964608;
	or.b32  	%r224, %r223, 1056964608;
	or.b32  	%r235, %r234, 1056964608;
	or.b32  	%r242, %r241, 1056964608;
	or.b32  	%r260, %r259, 1056964608;
	or.b32  	%r270, %r269, 1056964608;
	or.b32  	%r292, %r291, 1056964608;
	or.b32  	%r324, %r323, 1056964608;
	mov.b32 	%r339, %f621;
	mov.b32 	%r363, %f673;
	add.f32 	%f727, %f845, %f845;
	mov.b32 	%f158, %r181;
	mov.b32 	%f192, %r188;
	mov.b32 	%f227, %r199;
	mov.b32 	%f261, %r206;
	mov.b32 	%f296, %r217;
	mov.b32 	%f330, %r224;
	mov.b32 	%f365, %r235;
	mov.b32 	%f399, %r242;
	mov.b32 	%f429, %r260;
	mov.b32 	%f463, %r270;
	mov.b32 	%f516, %r292;
	mov.b32 	%f568, %r324;
	and.b32  	%r340, %r339, -2147483648;
	and.b32  	%r364, %r363, -2147483648;
	mov.b32 	%r379, %f727;
	shr.u32 	%r166, %r4, 3;
	add.f32 	%f159, %f157, %f158;
	abs.f32 	%f161, %f157;
	add.f32 	%f193, %f191, %f192;
	abs.f32 	%f195, %f191;
	add.f32 	%f228, %f226, %f227;
	abs.f32 	%f230, %f226;
	add.f32 	%f262, %f260, %f261;
	abs.f32 	%f264, %f260;
	add.f32 	%f297, %f295, %f296;
	abs.f32 	%f299, %f295;
	add.f32 	%f331, %f329, %f330;
	abs.f32 	%f333, %f329;
	add.f32 	%f366, %f364, %f365;
	abs.f32 	%f368, %f364;
	add.f32 	%f400, %f398, %f399;
	abs.f32 	%f402, %f398;
	add.f32 	%f430, %f428, %f429;
	abs.f32 	%f432, %f428;
	add.f32 	%f464, %f462, %f463;
	abs.f32 	%f466, %f462;
	add.f32 	%f517, %f515, %f516;
	abs.f32 	%f519, %f515;
	add.f32 	%f569, %f567, %f568;
	abs.f32 	%f571, %f567;
	or.b32  	%r341, %r340, 1056964608;
	or.b32  	%r365, %r364, 1056964608;
	and.b32  	%r380, %r379, -2147483648;
	cvt.u16.u32 	%rs1, %r166;
	cvt.rzi.f32.f32 	%f160, %f159;
	setp.gt.f32 	%p18, %f161, 0f4B000000;
	cvt.rzi.f32.f32 	%f194, %f193;
	setp.gt.f32 	%p24, %f195, 0f4B000000;
	cvt.rzi.f32.f32 	%f229, %f228;
	setp.gt.f32 	%p30, %f230, 0f4B000000;
	cvt.rzi.f32.f32 	%f263, %f262;
	setp.gt.f32 	%p36, %f264, 0f4B000000;
	cvt.rzi.f32.f32 	%f298, %f297;
	setp.gt.f32 	%p42, %f299, 0f4B000000;
	cvt.rzi.f32.f32 	%f332, %f331;
	setp.gt.f32 	%p48, %f333, 0f4B000000;
	cvt.rzi.f32.f32 	%f367, %f366;
	setp.gt.f32 	%p54, %f368, 0f4B000000;
	cvt.rzi.f32.f32 	%f401, %f400;
	setp.gt.f32 	%p60, %f402, 0f4B000000;
	cvt.rzi.f32.f32 	%f431, %f430;
	setp.gt.f32 	%p65, %f432, 0f4B000000;
	cvt.rzi.f32.f32 	%f465, %f464;
	setp.gt.f32 	%p72, %f466, 0f4B000000;
	cvt.rzi.f32.f32 	%f518, %f517;
	setp.gt.f32 	%p92, %f519, 0f4B000000;
	cvt.rzi.f32.f32 	%f570, %f569;
	setp.gt.f32 	%p112, %f571, 0f4B000000;
	mov.b32 	%f622, %r341;
	mov.b32 	%f674, %r365;
	or.b32  	%r381, %r380, 1056964608;
	and.b16  	%rs2, %rs1, 255;
	selp.f32 	%f162, %f157, %f160, %p18;
	cvt.rzi.f32.f32 	%f163, %f157;
	setp.lt.f32 	%p19, %f161, 0f3F000000;
	selp.f32 	%f196, %f191, %f194, %p24;
	cvt.rzi.f32.f32 	%f197, %f191;
	setp.lt.f32 	%p25, %f195, 0f3F000000;
	selp.f32 	%f231, %f226, %f229, %p30;
	cvt.rzi.f32.f32 	%f232, %f226;
	setp.lt.f32 	%p31, %f230, 0f3F000000;
	selp.f32 	%f265, %f260, %f263, %p36;
	cvt.rzi.f32.f32 	%f266, %f260;
	setp.lt.f32 	%p37, %f264, 0f3F000000;
	selp.f32 	%f300, %f295, %f298, %p42;
	cvt.rzi.f32.f32 	%f301, %f295;
	setp.lt.f32 	%p43, %f299, 0f3F000000;
	selp.f32 	%f334, %f329, %f332, %p48;
	cvt.rzi.f32.f32 	%f335, %f329;
	setp.lt.f32 	%p49, %f333, 0f3F000000;
	selp.f32 	%f369, %f364, %f367, %p54;
	cvt.rzi.f32.f32 	%f370, %f364;
	setp.lt.f32 	%p55, %f368, 0f3F000000;
	selp.f32 	%f403, %f398, %f401, %p60;
	cvt.rzi.f32.f32 	%f404, %f398;
	setp.lt.f32 	%p61, %f402, 0f3F000000;
	selp.f32 	%f433, %f428, %f431, %p65;
	cvt.rzi.f32.f32 	%f434, %f428;
	setp.lt.f32 	%p66, %f432, 0f3F000000;
	selp.f32 	%f467, %f462, %f465, %p72;
	cvt.rzi.f32.f32 	%f468, %f462;
	setp.lt.f32 	%p73, %f466, 0f3F000000;
	selp.f32 	%f520, %f515, %f518, %p92;
	cvt.rzi.f32.f32 	%f521, %f515;
	setp.lt.f32 	%p93, %f519, 0f3F000000;
	selp.f32 	%f572, %f567, %f570, %p112;
	cvt.rzi.f32.f32 	%f573, %f567;
	setp.lt.f32 	%p113, %f571, 0f3F000000;
	add.f32 	%f623, %f621, %f622;
	abs.f32 	%f625, %f621;
	add.f32 	%f675, %f673, %f674;
	abs.f32 	%f677, %f673;
	mov.b32 	%f728, %r381;
	mul.lo.s16 	%rs3, %rs2, 171;
	selp.f32 	%f164, %f163, %f162, %p19;
	selp.f32 	%f198, %f197, %f196, %p25;
	selp.f32 	%f233, %f232, %f231, %p31;
	selp.f32 	%f267, %f266, %f265, %p37;
	selp.f32 	%f302, %f301, %f300, %p43;
	selp.f32 	%f336, %f335, %f334, %p49;
	selp.f32 	%f371, %f370, %f369, %p55;
	selp.f32 	%f405, %f404, %f403, %p61;
	selp.f32 	%f435, %f434, %f433, %p66;
	selp.f32 	%f469, %f468, %f467, %p73;
	selp.f32 	%f522, %f521, %f520, %p93;
	selp.f32 	%f574, %f573, %f572, %p113;
	cvt.rzi.f32.f32 	%f624, %f623;
	setp.gt.f32 	%p132, %f625, 0f4B000000;
	cvt.rzi.f32.f32 	%f676, %f675;
	setp.gt.f32 	%p152, %f677, 0f4B000000;
	add.f32 	%f729, %f727, %f728;
	abs.f32 	%f731, %f727;
	shr.u16 	%rs4, %rs3, 13;
	fma.rn.f32 	%f165, %f164, 0fBF000000, %f156;
	fma.rn.f32 	%f199, %f198, 0fBF000000, %f190;
	fma.rn.f32 	%f234, %f233, 0fBF000000, %f225;
	fma.rn.f32 	%f268, %f267, 0fBF000000, %f259;
	fma.rn.f32 	%f303, %f302, 0fBF000000, %f294;
	fma.rn.f32 	%f337, %f336, 0fBF000000, %f328;
	fma.rn.f32 	%f372, %f371, 0fBF000000, %f363;
	fma.rn.f32 	%f406, %f405, 0fBF000000, %f397;
	fma.rn.f32 	%f436, %f435, 0fBF000000, %f427;
	fma.rn.f32 	%f470, %f469, 0fBF000000, %f461;
	fma.rn.f32 	%f523, %f522, 0fBF000000, %f837;
	fma.rn.f32 	%f575, %f574, 0fBF000000, %f825;
	selp.f32 	%f626, %f621, %f624, %p132;
	cvt.rzi.f32.f32 	%f627, %f621;
	setp.lt.f32 	%p133, %f625, 0f3F000000;
	selp.f32 	%f678, %f673, %f676, %p152;
	cvt.rzi.f32.f32 	%f679, %f673;
	setp.lt.f32 	%p153, %f677, 0f3F000000;
	cvt.rzi.f32.f32 	%f730, %f729;
	setp.gt.f32 	%p173, %f731, 0f4B000000;
	mul.lo.s16 	%rs5, %rs4, 48;
	mul.f32 	%f166, %f165, %f165;
	mul.f32 	%f200, %f199, %f199;
	mul.f32 	%f235, %f234, %f234;
	mul.f32 	%f269, %f268, %f268;
	mul.f32 	%f304, %f303, %f303;
	mul.f32 	%f338, %f337, %f337;
	mul.f32 	%f373, %f372, %f372;
	mul.f32 	%f407, %f406, %f406;
	mul.f32 	%f437, %f436, %f436;
	mul.f32 	%f471, %f470, %f470;
	mul.f32 	%f524, %f523, %f523;
	mul.f32 	%f576, %f575, %f575;
	selp.f32 	%f628, %f627, %f626, %p133;
	selp.f32 	%f680, %f679, %f678, %p153;
	selp.f32 	%f732, %f727, %f730, %p173;
	cvt.rzi.f32.f32 	%f733, %f727;
	setp.lt.f32 	%p174, %f731, 0f3F000000;
	sub.s16 	%rs6, %rs1, %rs5;
	cvt.rzi.s32.f32 	%r182, %f164;
	fma.rn.f32 	%f167, %f166, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f168, %f166, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r189, %f198;
	fma.rn.f32 	%f201, %f200, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f202, %f200, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r200, %f233;
	fma.rn.f32 	%f236, %f235, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f237, %f235, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r207, %f267;
	fma.rn.f32 	%f270, %f269, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f271, %f269, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r218, %f302;
	fma.rn.f32 	%f305, %f304, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f306, %f304, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r225, %f336;
	fma.rn.f32 	%f339, %f338, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f340, %f338, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r236, %f371;
	fma.rn.f32 	%f374, %f373, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f375, %f373, 0f3E684E12, 0fBFAAD2E0;
	cvt.rzi.s32.f32 	%r243, %f405;
	fma.rn.f32 	%f408, %f407, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f409, %f407, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f438, %f437, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f439, %f437, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f472, %f471, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f473, %f471, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f525, %f524, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f526, %f524, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f577, %f576, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f578, %f576, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f629, %f628, 0fBF000000, %f841;
	fma.rn.f32 	%f681, %f680, 0fBF000000, %f829;
	selp.f32 	%f734, %f733, %f732, %p174;
	shl.b32 	%r92, %r3, 2;
	and.b16  	%rs7, %rs6, 255;
	add.s32 	%r183, %r182, 1;
	fma.rn.f32 	%f169, %f167, %f166, 0fC0A55DF6;
	fma.rn.f32 	%f170, %f168, %f166, 0f4081E0CF;
	fma.rn.f32 	%f171, %f166, %f165, 0f00000000;
	add.s32 	%r190, %r189, 1;
	fma.rn.f32 	%f203, %f201, %f200, 0fC0A55DF6;
	fma.rn.f32 	%f204, %f202, %f200, 0f4081E0CF;
	fma.rn.f32 	%f205, %f200, %f199, 0f00000000;
	add.s32 	%r201, %r200, 1;
	fma.rn.f32 	%f238, %f236, %f235, 0fC0A55DF6;
	fma.rn.f32 	%f239, %f237, %f235, 0f4081E0CF;
	fma.rn.f32 	%f240, %f235, %f234, 0f00000000;
	add.s32 	%r208, %r207, 1;
	fma.rn.f32 	%f272, %f270, %f269, 0fC0A55DF6;
	fma.rn.f32 	%f273, %f271, %f269, 0f4081E0CF;
	fma.rn.f32 	%f274, %f269, %f268, 0f00000000;
	add.s32 	%r219, %r218, 1;
	fma.rn.f32 	%f307, %f305, %f304, 0fC0A55DF6;
	fma.rn.f32 	%f308, %f306, %f304, 0f4081E0CF;
	fma.rn.f32 	%f309, %f304, %f303, 0f00000000;
	add.s32 	%r226, %r225, 1;
	fma.rn.f32 	%f341, %f339, %f338, 0fC0A55DF6;
	fma.rn.f32 	%f342, %f340, %f338, 0f4081E0CF;
	fma.rn.f32 	%f343, %f338, %f337, 0f00000000;
	add.s32 	%r237, %r236, 1;
	fma.rn.f32 	%f376, %f374, %f373, 0fC0A55DF6;
	fma.rn.f32 	%f377, %f375, %f373, 0f4081E0CF;
	fma.rn.f32 	%f378, %f373, %f372, 0f00000000;
	add.s32 	%r244, %r243, 1;
	fma.rn.f32 	%f410, %f408, %f407, 0fC0A55DF6;
	fma.rn.f32 	%f411, %f409, %f407, 0f4081E0CF;
	fma.rn.f32 	%f412, %f407, %f406, 0f00000000;
	cvt.rzi.s32.f32 	%r261, %f435;
	fma.rn.f32 	%f440, %f438, %f437, 0fC0A55DF6;
	fma.rn.f32 	%f441, %f439, %f437, 0f4081E0CF;
	fma.rn.f32 	%f442, %f437, %f436, 0f00000000;
	cvt.rzi.s32.f32 	%r271, %f469;
	fma.rn.f32 	%f474, %f472, %f471, 0fC0A55DF6;
	fma.rn.f32 	%f475, %f473, %f471, 0f4081E0CF;
	fma.rn.f32 	%f476, %f471, %f470, 0f00000000;
	cvt.rzi.s32.f32 	%r293, %f522;
	fma.rn.f32 	%f527, %f525, %f524, 0fC0A55DF6;
	fma.rn.f32 	%f528, %f526, %f524, 0f4081E0CF;
	fma.rn.f32 	%f529, %f524, %f523, 0f00000000;
	cvt.rzi.s32.f32 	%r325, %f574;
	fma.rn.f32 	%f579, %f577, %f576, 0fC0A55DF6;
	fma.rn.f32 	%f580, %f578, %f576, 0f4081E0CF;
	fma.rn.f32 	%f581, %f576, %f575, 0f00000000;
	mul.f32 	%f630, %f629, %f629;
	mul.f32 	%f682, %f681, %f681;
	fma.rn.f32 	%f735, %f734, 0fBF000000, %f845;
	and.b32  	%r93, %r92, 4;
	mul.wide.u16 	%r94, %rs7, 32;
	fma.rn.f32 	%f172, %f170, %f166, 0fC09DE9E6;
	fma.rn.f32 	%f173, %f169, %f171, 0f00000000;
	and.b32  	%r184, %r183, 1;
	fma.rn.f32 	%f206, %f204, %f200, 0fC09DE9E6;
	fma.rn.f32 	%f207, %f203, %f205, 0f00000000;
	and.b32  	%r191, %r190, 1;
	fma.rn.f32 	%f241, %f239, %f235, 0fC09DE9E6;
	fma.rn.f32 	%f242, %f238, %f240, 0f00000000;
	and.b32  	%r202, %r201, 1;
	fma.rn.f32 	%f275, %f273, %f269, 0fC09DE9E6;
	fma.rn.f32 	%f276, %f272, %f274, 0f00000000;
	and.b32  	%r209, %r208, 1;
	fma.rn.f32 	%f310, %f308, %f304, 0fC09DE9E6;
	fma.rn.f32 	%f311, %f307, %f309, 0f00000000;
	and.b32  	%r220, %r219, 1;
	fma.rn.f32 	%f344, %f342, %f338, 0fC09DE9E6;
	fma.rn.f32 	%f345, %f341, %f343, 0f00000000;
	and.b32  	%r227, %r226, 1;
	fma.rn.f32 	%f379, %f377, %f373, 0fC09DE9E6;
	fma.rn.f32 	%f380, %f376, %f378, 0f00000000;
	and.b32  	%r238, %r237, 1;
	fma.rn.f32 	%f413, %f411, %f407, 0fC09DE9E6;
	fma.rn.f32 	%f414, %f410, %f412, 0f00000000;
	and.b32  	%r245, %r244, 1;
	fma.rn.f32 	%f443, %f441, %f437, 0fC09DE9E6;
	fma.rn.f32 	%f444, %f440, %f442, 0f00000000;
	and.b32  	%r262, %r261, 1;
	fma.rn.f32 	%f477, %f475, %f471, 0fC09DE9E6;
	fma.rn.f32 	%f478, %f474, %f476, 0f00000000;
	and.b32  	%r272, %r271, 1;
	fma.rn.f32 	%f530, %f528, %f524, 0fC09DE9E6;
	fma.rn.f32 	%f531, %f527, %f529, 0f00000000;
	and.b32  	%r294, %r293, 1;
	fma.rn.f32 	%f582, %f580, %f576, 0fC09DE9E6;
	fma.rn.f32 	%f583, %f579, %f581, 0f00000000;
	and.b32  	%r326, %r325, 1;
	fma.rn.f32 	%f631, %f630, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f632, %f630, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f683, %f682, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f684, %f682, 0f3E684E12, 0fBFAAD2E0;
	mul.f32 	%f736, %f735, %f735;
	or.b32  	%r167, %r94, %r93;
	and.b32  	%r168, %r3, 16;
	fma.rn.f32 	%f174, %f172, %f166, 0f3F800000;
	fma.rn.f32 	%f175, %f165, 0f40490FDB, %f173;
	setp.eq.b32 	%p20, %r184, 1;
	fma.rn.f32 	%f208, %f206, %f200, 0f3F800000;
	fma.rn.f32 	%f209, %f199, 0f40490FDB, %f207;
	setp.eq.b32 	%p26, %r191, 1;
	fma.rn.f32 	%f243, %f241, %f235, 0f3F800000;
	fma.rn.f32 	%f244, %f234, 0f40490FDB, %f242;
	setp.eq.b32 	%p32, %r202, 1;
	fma.rn.f32 	%f277, %f275, %f269, 0f3F800000;
	fma.rn.f32 	%f278, %f268, 0f40490FDB, %f276;
	setp.eq.b32 	%p38, %r209, 1;
	fma.rn.f32 	%f312, %f310, %f304, 0f3F800000;
	fma.rn.f32 	%f313, %f303, 0f40490FDB, %f311;
	setp.eq.b32 	%p44, %r220, 1;
	fma.rn.f32 	%f346, %f344, %f338, 0f3F800000;
	fma.rn.f32 	%f347, %f337, 0f40490FDB, %f345;
	setp.eq.b32 	%p50, %r227, 1;
	fma.rn.f32 	%f381, %f379, %f373, 0f3F800000;
	fma.rn.f32 	%f382, %f372, 0f40490FDB, %f380;
	setp.eq.b32 	%p56, %r238, 1;
	fma.rn.f32 	%f415, %f413, %f407, 0f3F800000;
	fma.rn.f32 	%f416, %f406, 0f40490FDB, %f414;
	setp.eq.b32 	%p62, %r245, 1;
	fma.rn.f32 	%f445, %f443, %f437, 0f3F800000;
	fma.rn.f32 	%f446, %f436, 0f40490FDB, %f444;
	setp.eq.b32 	%p67, %r262, 1;
	fma.rn.f32 	%f479, %f477, %f471, 0f3F800000;
	fma.rn.f32 	%f480, %f470, 0f40490FDB, %f478;
	setp.eq.b32 	%p74, %r272, 1;
	fma.rn.f32 	%f532, %f530, %f524, 0f3F800000;
	fma.rn.f32 	%f533, %f523, 0f40490FDB, %f531;
	setp.eq.b32 	%p94, %r294, 1;
	fma.rn.f32 	%f584, %f582, %f576, 0f3F800000;
	fma.rn.f32 	%f585, %f575, 0f40490FDB, %f583;
	setp.eq.b32 	%p114, %r326, 1;
	cvt.rzi.s32.f32 	%r342, %f628;
	fma.rn.f32 	%f633, %f631, %f630, 0fC0A55DF6;
	fma.rn.f32 	%f634, %f632, %f630, 0f4081E0CF;
	fma.rn.f32 	%f635, %f630, %f629, 0f00000000;
	cvt.rzi.s32.f32 	%r366, %f680;
	fma.rn.f32 	%f685, %f683, %f682, 0fC0A55DF6;
	fma.rn.f32 	%f686, %f684, %f682, 0f4081E0CF;
	fma.rn.f32 	%f687, %f682, %f681, 0f00000000;
	fma.rn.f32 	%f737, %f736, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f738, %f736, 0f3E684E12, 0fBFAAD2E0;
	or.b32  	%r169, %r167, %r168;
	and.b32  	%r96, %r95, 8;
	selp.f32 	%f176, %f174, %f175, %p20;
	and.b32  	%r185, %r183, 2;
	mov.f32 	%f177, 0f00000000;
	selp.f32 	%f210, %f208, %f209, %p26;
	and.b32  	%r192, %r190, 2;
	selp.f32 	%f245, %f243, %f244, %p32;
	and.b32  	%r203, %r201, 2;
	selp.f32 	%f279, %f277, %f278, %p38;
	and.b32  	%r210, %r208, 2;
	selp.f32 	%f314, %f312, %f313, %p44;
	and.b32  	%r221, %r219, 2;
	selp.f32 	%f348, %f346, %f347, %p50;
	and.b32  	%r228, %r226, 2;
	selp.f32 	%f383, %f381, %f382, %p56;
	and.b32  	%r239, %r237, 2;
	selp.f32 	%f417, %f415, %f416, %p62;
	and.b32  	%r246, %r244, 2;
	selp.f32 	%f447, %f445, %f446, %p67;
	and.b32  	%r263, %r261, 2;
	selp.f32 	%f481, %f479, %f480, %p74;
	and.b32  	%r273, %r271, 2;
	selp.f32 	%f534, %f532, %f533, %p94;
	and.b32  	%r295, %r293, 2;
	selp.f32 	%f586, %f584, %f585, %p114;
	and.b32  	%r327, %r325, 2;
	fma.rn.f32 	%f636, %f634, %f630, 0fC09DE9E6;
	fma.rn.f32 	%f637, %f633, %f635, 0f00000000;
	and.b32  	%r343, %r342, 1;
	fma.rn.f32 	%f688, %f686, %f682, 0fC09DE9E6;
	fma.rn.f32 	%f689, %f685, %f687, 0f00000000;
	and.b32  	%r367, %r366, 1;
	cvt.rzi.s32.f32 	%r382, %f734;
	fma.rn.f32 	%f739, %f737, %f736, 0fC0A55DF6;
	fma.rn.f32 	%f740, %f738, %f736, 0f4081E0CF;
	fma.rn.f32 	%f741, %f736, %f735, 0f00000000;
	or.b32  	%r170, %r169, %r96;
	and.b32  	%r171, %r3, 2;
	setp.eq.s32 	%p21, %r185, 0;
	sub.f32 	%f178, %f177, %f176;
	setp.eq.s32 	%p27, %r192, 0;
	sub.f32 	%f212, %f177, %f210;
	setp.eq.s32 	%p33, %r203, 0;
	sub.f32 	%f247, %f177, %f245;
	setp.eq.s32 	%p39, %r210, 0;
	sub.f32 	%f281, %f177, %f279;
	setp.eq.s32 	%p45, %r221, 0;
	sub.f32 	%f316, %f177, %f314;
	setp.eq.s32 	%p51, %r228, 0;
	sub.f32 	%f350, %f177, %f348;
	setp.eq.s32 	%p57, %r239, 0;
	sub.f32 	%f385, %f177, %f383;
	setp.eq.s32 	%p63, %r246, 0;
	sub.f32 	%f419, %f177, %f417;
	setp.eq.s32 	%p68, %r263, 0;
	neg.f32 	%f449, %f447;
	add.s32 	%r264, %r261, 1;
	cvt.rzi.f32.f32 	%f454, %f427;
	setp.eq.s32 	%p75, %r273, 0;
	neg.f32 	%f483, %f481;
	add.s32 	%r274, %r271, 1;
	cvt.rzi.f32.f32 	%f487, %f461;
	setp.eq.s32 	%p95, %r295, 0;
	neg.f32 	%f536, %f534;
	add.s32 	%r296, %r293, 1;
	cvt.rzi.f32.f32 	%f541, %f837;
	setp.eq.s32 	%p115, %r327, 0;
	neg.f32 	%f588, %f586;
	add.s32 	%r328, %r325, 1;
	cvt.rzi.f32.f32 	%f593, %f825;
	fma.rn.f32 	%f638, %f636, %f630, 0f3F800000;
	fma.rn.f32 	%f639, %f629, 0f40490FDB, %f637;
	setp.eq.b32 	%p134, %r343, 1;
	fma.rn.f32 	%f690, %f688, %f682, 0f3F800000;
	fma.rn.f32 	%f691, %f681, 0f40490FDB, %f689;
	setp.eq.b32 	%p154, %r367, 1;
	fma.rn.f32 	%f742, %f740, %f736, 0fC09DE9E6;
	fma.rn.f32 	%f743, %f739, %f741, 0f00000000;
	and.b32  	%r383, %r382, 1;
	or.b32  	%r172, %r170, %r171;
	selp.f32 	%f179, %f176, %f178, %p21;
	selp.f32 	%f213, %f210, %f212, %p27;
	selp.f32 	%f248, %f245, %f247, %p33;
	selp.f32 	%f282, %f279, %f281, %p39;
	selp.f32 	%f317, %f314, %f316, %p45;
	selp.f32 	%f351, %f348, %f350, %p51;
	selp.f32 	%f386, %f383, %f385, %p57;
	selp.f32 	%f420, %f417, %f419, %p63;
	selp.f32 	%f448, %f446, %f445, %p67;
	selp.f32 	%f450, %f447, %f449, %p68;
	and.b32  	%r265, %r264, 2;
	setp.eq.f32 	%p70, %f454, %f427;
	mul.f32 	%f455, %f427, 0f00000000;
	selp.f32 	%f482, %f480, %f479, %p74;
	selp.f32 	%f484, %f481, %f483, %p75;
	and.b32  	%r275, %r274, 2;
	setp.eq.f32 	%p77, %f487, %f461;
	mul.f32 	%f488, %f461, 0f00000000;
	selp.f32 	%f535, %f533, %f532, %p94;
	selp.f32 	%f537, %f534, %f536, %p95;
	and.b32  	%r297, %r296, 2;
	setp.eq.f32 	%p97, %f541, %f837;
	mul.f32 	%f542, %f837, 0f00000000;
	selp.f32 	%f587, %f585, %f584, %p114;
	selp.f32 	%f589, %f586, %f588, %p115;
	and.b32  	%r329, %r328, 2;
	setp.eq.f32 	%p117, %f593, %f825;
	mul.f32 	%f594, %f825, 0f00000000;
	selp.f32 	%f640, %f638, %f639, %p134;
	and.b32  	%r344, %r342, 2;
	selp.f32 	%f692, %f690, %f691, %p154;
	and.b32  	%r368, %r366, 2;
	fma.rn.f32 	%f744, %f742, %f736, 0f3F800000;
	fma.rn.f32 	%f745, %f735, 0f40490FDB, %f743;
	setp.eq.b32 	%p175, %r383, 1;
	bfe.u32 	%r173, %r172, 1, 7;
	mul.f32 	%f87, %f179, %f179;
	mul.f32 	%f4, %f213, %f213;
	mul.f32 	%f8, %f248, %f248;
	mul.f32 	%f13, %f282, %f282;
	mul.f32 	%f17, %f317, %f317;
	mul.f32 	%f22, %f351, %f351;
	mul.f32 	%f26, %f386, %f386;
	mul.f32 	%f31, %f420, %f420;
	setp.eq.s32 	%p69, %r265, 0;
	sub.f32 	%f452, %f177, %f448;
	selp.f32 	%f456, %f455, %f450, %p70;
	abs.f32 	%f457, %f427;
	setp.eq.s32 	%p76, %r275, 0;
	sub.f32 	%f485, %f177, %f482;
	selp.f32 	%f489, %f488, %f484, %p77;
	abs.f32 	%f490, %f461;
	setp.eq.s32 	%p96, %r297, 0;
	sub.f32 	%f539, %f177, %f535;
	selp.f32 	%f104, %f542, %f537, %p97;
	abs.f32 	%f543, %f837;
	setp.eq.s32 	%p116, %r329, 0;
	sub.f32 	%f591, %f177, %f587;
	selp.f32 	%f595, %f594, %f589, %p117;
	abs.f32 	%f596, %f825;
	setp.eq.s32 	%p135, %r344, 0;
	neg.f32 	%f642, %f640;
	add.s32 	%r345, %r342, 1;
	cvt.rzi.f32.f32 	%f647, %f841;
	setp.eq.s32 	%p155, %r368, 0;
	neg.f32 	%f694, %f692;
	add.s32 	%r369, %r366, 1;
	cvt.rzi.f32.f32 	%f699, %f829;
	selp.f32 	%f746, %f744, %f745, %p175;
	and.b32  	%r384, %r382, 2;
	ld.param.u64 	%rd1, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	mul.wide.u32 	%rd38, %r173, 4;
	mul.f32 	%f183, %f87, 0f3C8A83B8;
	mul.f32 	%f217, %f4, 0f3C8A83B8;
	mul.f32 	%f252, %f8, 0f3C8A83B8;
	mul.f32 	%f286, %f13, 0f3C8A83B8;
	mul.f32 	%f321, %f17, 0f3C8A83B8;
	mul.f32 	%f355, %f22, 0f3C8A83B8;
	mul.f32 	%f390, %f26, 0f3C8A83B8;
	mul.f32 	%f423, %f31, 0f3C8A83B8;
	selp.f32 	%f453, %f448, %f452, %p69;
	setp.gt.f32 	%p71, %f457, 0f4B800000;
	add.f32 	%f458, %f456, 0f3F800000;
	selp.f32 	%f486, %f482, %f485, %p76;
	setp.gt.f32 	%p78, %f490, 0f4B800000;
	add.f32 	%f491, %f489, 0f3F800000;
	selp.f32 	%f540, %f535, %f539, %p96;
	setp.gt.f32 	%p98, %f543, 0f4B800000;
	add.f32 	%f544, %f104, 0f3F800000;
	selp.f32 	%f592, %f587, %f591, %p116;
	setp.gt.f32 	%p118, %f596, 0f4B800000;
	add.f32 	%f597, %f595, 0f3F800000;
	selp.f32 	%f641, %f639, %f638, %p134;
	selp.f32 	%f643, %f640, %f642, %p135;
	and.b32  	%r346, %r345, 2;
	setp.eq.f32 	%p137, %f647, %f841;
	mul.f32 	%f648, %f841, 0f00000000;
	selp.f32 	%f693, %f691, %f690, %p154;
	selp.f32 	%f695, %f692, %f694, %p155;
	and.b32  	%r370, %r369, 2;
	setp.eq.f32 	%p157, %f699, %f829;
	mul.f32 	%f700, %f829, 0f00000000;
	setp.eq.s32 	%p176, %r384, 0;
	neg.f32 	%f748, %f746;
	add.s32 	%r385, %r382, 1;
	cvt.rzi.f32.f32 	%f753, %f845;
	add.s64 	%rd39, %rd1, %rd38;
	mul.f32 	%f3, %f183, %f815;
	mul.f32 	%f218, %f217, %f816;
	mul.f32 	%f12, %f252, %f817;
	mul.f32 	%f287, %f286, %f818;
	mul.f32 	%f21, %f321, %f819;
	mul.f32 	%f356, %f355, %f820;
	mul.f32 	%f30, %f390, %f821;
	mul.f32 	%f424, %f423, %f822;
	selp.f32 	%f459, %f458, %f453, %p71;
	selp.f32 	%f492, %f491, %f486, %p78;
	selp.f32 	%f105, %f544, %f540, %p98;
	selp.f32 	%f598, %f597, %f592, %p118;
	setp.eq.s32 	%p136, %r346, 0;
	sub.f32 	%f645, %f177, %f641;
	selp.f32 	%f123, %f648, %f643, %p137;
	abs.f32 	%f649, %f841;
	setp.eq.s32 	%p156, %r370, 0;
	sub.f32 	%f697, %f177, %f693;
	selp.f32 	%f701, %f700, %f695, %p157;
	abs.f32 	%f702, %f829;
	selp.f32 	%f747, %f745, %f744, %p175;
	selp.f32 	%f749, %f746, %f748, %p176;
	and.b32  	%r386, %r385, 2;
	setp.eq.f32 	%p178, %f753, %f845;
	mul.f32 	%f754, %f845, 0f00000000;
	ld.param.u64 	%rd2, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	ld.param.u64 	%rd3, [_Z6upchan5Int32S_S_S_S_S_13CuDeviceArrayI9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.global.u32 	%r97, [%rd39];
	mov.b32 	%r195, %f218;
	mov.b32 	%r194, %f3;
	mov.b32 	%r213, %f287;
	mov.b32 	%r212, %f12;
	mov.b32 	%r231, %f356;
	mov.b32 	%r230, %f21;
	mov.b32 	%r249, %f424;
	mov.b32 	%r248, %f30;
	mov.b32 	%r251, %f459;
	mov.b32 	%r252, %f492;
	mov.b32 	%r254, %f456;
	mov.b32 	%r255, %f489;
	mov.b32 	%r312, %f598;
	mov.b32 	%r311, %f105;
	mov.b32 	%r318, %f595;
	mov.b32 	%r317, %f104;
	selp.f32 	%f646, %f641, %f645, %p136;
	setp.gt.f32 	%p138, %f649, 0f4B800000;
	add.f32 	%f650, %f123, 0f3F800000;
	selp.f32 	%f698, %f693, %f697, %p156;
	setp.gt.f32 	%p158, %f702, 0f4B800000;
	add.f32 	%f703, %f701, 0f3F800000;
	and.b32  	%r41, %r14, 1;
	setp.eq.s32 	%p177, %r386, 0;
	sub.f32 	%f751, %f177, %f747;
	selp.f32 	%f755, %f754, %f749, %p178;
	abs.f32 	%f756, %f845;
	// begin inline asm
	cvt.rn.f16x2.f32 %r193, %r195, %r194;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r211, %r213, %r212;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r229, %r231, %r230;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r247, %r249, %r248;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r250, %r252, %r251;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r253, %r255, %r254;
	// end inline asm
	xor.b32  	%r315, %r318, -2147483648;
	xor.b32  	%r314, %r317, -2147483648;
	selp.f32 	%f124, %f650, %f646, %p138;
	selp.f32 	%f704, %f703, %f698, %p158;
	setp.eq.s32 	%p172, %r41, %r100;
	selp.f32 	%f752, %f747, %f751, %p177;
	setp.gt.f32 	%p179, %f756, 0f4B800000;
	add.f32 	%f757, %f755, 0f3F800000;
	// begin inline asm
	cvt.rn.f16x2.f32 %r310, %r312, %r311;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r313, %r315, %r314;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r316, %r318, %r317;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r319, %r312, %r311;
	// end inline asm
	mov.b32 	%r359, %f704;
	mov.b32 	%r358, %f124;
	mov.b32 	%r362, %f701;
	mov.b32 	%r361, %f123;
	selp.f32 	%f758, %f757, %f752, %p179;
	selp.f32 	%f142, 0f3F800000, 0f00000000, %p172;
	// begin inline asm
	cvt.rn.f16x2.f32 %r357, %r359, %r358;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r360, %r362, %r361;
	// end inline asm
	mul.f32 	%f143, %f758, %f142;
	mul.f32 	%f144, %f755, %f142;
	add.f32 	%f781, %f833, %f833;
	mov.b32 	%r409, %f781;
	and.b32  	%r410, %r409, -2147483648;
	or.b32  	%r411, %r410, 1056964608;
	mov.b32 	%f782, %r411;
	add.f32 	%f783, %f781, %f782;
	cvt.rzi.f32.f32 	%f784, %f783;
	abs.f32 	%f785, %f781;
	setp.gt.f32 	%p193, %f785, 0f4B000000;
	selp.f32 	%f786, %f781, %f784, %p193;
	cvt.rzi.f32.f32 	%f787, %f781;
	setp.lt.f32 	%p194, %f785, 0f3F000000;
	selp.f32 	%f788, %f787, %f786, %p194;
	cvt.rzi.s32.f32 	%r412, %f788;
	fma.rn.f32 	%f789, %f788, 0fBF000000, %f833;
	mul.f32 	%f790, %f789, %f789;
	fma.rn.f32 	%f791, %f790, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f792, %f790, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f793, %f791, %f790, 0fC0A55DF6;
	fma.rn.f32 	%f794, %f792, %f790, 0f4081E0CF;
	fma.rn.f32 	%f795, %f790, %f789, 0f00000000;
	fma.rn.f32 	%f796, %f794, %f790, 0fC09DE9E6;
	fma.rn.f32 	%f797, %f793, %f795, 0f00000000;
	fma.rn.f32 	%f798, %f796, %f790, 0f3F800000;
	fma.rn.f32 	%f799, %f789, 0f40490FDB, %f797;
	and.b32  	%r413, %r412, 1;
	setp.eq.b32 	%p195, %r413, 1;
	selp.f32 	%f800, %f798, %f799, %p195;
	selp.f32 	%f801, %f799, %f798, %p195;
	and.b32  	%r414, %r412, 2;
	setp.eq.s32 	%p196, %r414, 0;
	neg.f32 	%f802, %f800;
	selp.f32 	%f803, %f800, %f802, %p196;
	add.s32 	%r415, %r412, 1;
	and.b32  	%r416, %r415, 2;
	setp.eq.s32 	%p197, %r416, 0;
	sub.f32 	%f805, %f177, %f801;
	selp.f32 	%f806, %f801, %f805, %p197;
	cvt.rzi.f32.f32 	%f807, %f833;
	setp.eq.f32 	%p198, %f807, %f833;
	mul.f32 	%f808, %f833, 0f00000000;
	selp.f32 	%f809, %f808, %f803, %p198;
	abs.f32 	%f810, %f833;
	setp.gt.f32 	%p199, %f810, 0f4B800000;
	add.f32 	%f811, %f809, 0f3F800000;
	selp.f32 	%f812, %f811, %f806, %p199;
	mul.f32 	%f813, %f812, %f142;
	mul.f32 	%f814, %f809, %f142;
	mov.b32 	%r399, %f813;
	mov.b32 	%r398, %f143;
	// begin inline asm
	cvt.rn.f16x2.f32 %r397, %r399, %r398;
	// end inline asm
	mov.b32 	%r405, %f814;
	xor.b32  	%r402, %r405, -2147483648;
	mov.b32 	%r404, %f144;
	xor.b32  	%r401, %r404, -2147483648;
	// begin inline asm
	cvt.rn.f16x2.f32 %r400, %r402, %r401;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r403, %r405, %r404;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r406, %r399, %r398;
	// end inline asm
	cvt.u16.u32 	%rs8, %r94;
	mul.hi.u16 	%rs9, %rs8, -21845;
	shr.u16 	%rs10, %rs9, 5;
	mul.lo.s16 	%rs11, %rs10, 48;
	sub.s16 	%rs12, %rs8, %rs11;
	cvt.u32.u16 	%r418, %rs12;
	shl.b32 	%r419, %r1, 2;
	and.b32  	%r55, %r419, 32;
	and.b32  	%r56, %r1, 7;
	and.b32  	%r57, %r95, 16;
	and.b32  	%r58, %r98, 8;
	and.b32  	%r420, %r92, 28;
	shl.b32 	%r421, %r4, 5;
	and.b32  	%r422, %r421, 96;
	or.b32  	%r59, %r420, %r422;
	and.b32  	%r60, %r421, 128;
	add.s32 	%r423, %r418, %r154;
	shl.b32 	%r424, %r423, 8;
	or.b32  	%r425, %r59, %r60;
	or.b32  	%r61, %r425, %r424;
	and.b32  	%r62, %r3, 8;
	shl.b32 	%r426, %r3, 4;
	or.b32  	%r427, %r62, %r426;
	shr.u32 	%r428, %r427, 2;
	and.b32  	%r429, %r428, 30;
	and.b32  	%r63, %r98, 2;
	and.b32  	%r64, %r92, 12;
	and.b32  	%r430, %r2, 32;
	shl.b32 	%r431, %r3, 3;
	and.b32  	%r432, %r431, 64;
	shl.b32 	%r433, %r1, 1;
	or.b32  	%r434, %r432, %r433;
	shr.u32 	%r435, %r434, 2;
	or.b32  	%r65, %r435, %r430;
	or.b32  	%r66, %r65, 8;
	and.b32  	%r436, %r3, 18;
	or.b32  	%r437, %r436, %r96;
	or.b32  	%r438, %r437, %r93;
	shr.u32 	%r439, %r438, 1;
	mul.lo.s32 	%r440, %r439, 65;
	add.s32 	%r441, %r65, %r440;
	add.s32 	%r442, %r66, %r440;
	shl.b32 	%r443, %r152, 16;
	add.s32 	%r444, %r443, -196608;
	and.b32  	%r445, %r419, 28;
	or.b32  	%r446, %r445, %r14;
	and.b32  	%r447, %r94, 224;
	or.b32  	%r448, %r446, %r447;
	shl.b32 	%r67, %r448, 8;
	cvt.s64.s32 	%rd5, %r444;
	shr.u32 	%r449, %r1, 3;
	or.b32  	%r450, %r449, 2;
	or.b32  	%r451, %r449, 4;
	or.b32  	%r452, %r449, 6;
	and.b32  	%r453, %r1, 1;
	neg.s32 	%r454, %r453;
	setp.eq.b32 	%p201, %r453, 1;
	and.b32  	%r455, %r454, 520;
	bfe.s32 	%r456, %r1, 1, 1;
	and.b32  	%r457, %r1, 2;
	setp.eq.s32 	%p202, %r457, 0;
	and.b32  	%r458, %r456, 260;
	bfe.s32 	%r459, %r1, 2, 1;
	and.b32  	%r460, %r1, 4;
	setp.eq.s32 	%p203, %r460, 0;
	and.b32  	%r461, %r459, 130;
	mul.lo.s32 	%r462, %r449, 1057;
	mul.lo.s32 	%r463, %r102, 65;
	add.s32 	%r464, %r455, %r429;
	add.s32 	%r465, %r464, %r458;
	add.s32 	%r466, %r465, %r461;
	add.s32 	%r467, %r466, %r462;
	add.s32 	%r468, %r467, %r463;
	mul.wide.u32 	%rd40, %r468, 4;
	mov.u64 	%rd41, shmem;
	add.s64 	%rd6, %rd41, %rd40;
	cvt.u64.u32 	%rd42, %r463;
	cvt.u64.u32 	%rd43, %r462;
	selp.b64 	%rd44, 0, 130, %p203;
	selp.b64 	%rd45, 0, 260, %p202;
	selp.b64 	%rd46, 520, 0, %p201;
	cvt.u64.u32 	%rd47, %r429;
	add.s64 	%rd48, %rd47, %rd46;
	add.s64 	%rd49, %rd48, %rd45;
	add.s64 	%rd50, %rd49, %rd44;
	add.s64 	%rd51, %rd50, %rd43;
	add.s64 	%rd52, %rd51, %rd42;
	shl.b64 	%rd53, %rd52, 2;
	add.s64 	%rd7, %rd41, %rd53;
	mul.lo.s32 	%r469, %r450, 1057;
	add.s32 	%r470, %r466, %r469;
	add.s32 	%r471, %r470, %r463;
	mul.wide.u32 	%rd54, %r471, 4;
	add.s64 	%rd8, %rd41, %rd54;
	cvt.u64.u32 	%rd55, %r469;
	add.s64 	%rd56, %rd50, %rd55;
	add.s64 	%rd57, %rd56, %rd42;
	shl.b64 	%rd58, %rd57, 2;
	add.s64 	%rd9, %rd41, %rd58;
	mul.lo.s32 	%r472, %r451, 1057;
	add.s32 	%r473, %r466, %r472;
	add.s32 	%r474, %r473, %r463;
	mul.wide.u32 	%rd59, %r474, 4;
	add.s64 	%rd10, %rd41, %rd59;
	cvt.u64.u32 	%rd60, %r472;
	add.s64 	%rd61, %rd50, %rd60;
	add.s64 	%rd62, %rd61, %rd42;
	shl.b64 	%rd63, %rd62, 2;
	add.s64 	%rd11, %rd41, %rd63;
	mul.lo.s32 	%r475, %r452, 1057;
	add.s32 	%r476, %r466, %r475;
	add.s32 	%r477, %r476, %r463;
	mul.wide.u32 	%rd64, %r477, 4;
	add.s64 	%rd12, %rd41, %rd64;
	cvt.u64.u32 	%rd65, %r475;
	add.s64 	%rd66, %rd50, %rd65;
	add.s64 	%rd67, %rd66, %rd42;
	shl.b64 	%rd68, %rd67, 2;
	add.s64 	%rd13, %rd41, %rd68;
	and.b32  	%r478, %r433, 14;
	or.b32  	%r479, %r478, %r102;
	mul.lo.s32 	%r480, %r479, 65;
	add.s32 	%r481, %r429, %r480;
	add.s32 	%r482, %r481, %r462;
	mul.wide.u32 	%rd69, %r482, 4;
	add.s64 	%rd14, %rd41, %rd69;
	cvt.u64.u32 	%rd70, %r480;
	add.s64 	%rd71, %rd70, %rd47;
	add.s64 	%rd72, %rd71, %rd43;
	shl.b64 	%rd73, %rd72, 2;
	add.s64 	%rd15, %rd41, %rd73;
	add.s32 	%r483, %r481, %r469;
	mul.wide.u32 	%rd74, %r483, 4;
	add.s64 	%rd16, %rd41, %rd74;
	add.s64 	%rd75, %rd71, %rd55;
	shl.b64 	%rd76, %rd75, 2;
	add.s64 	%rd17, %rd41, %rd76;
	add.s32 	%r484, %r481, %r472;
	mul.wide.u32 	%rd77, %r484, 4;
	add.s64 	%rd18, %rd41, %rd77;
	add.s64 	%rd78, %rd71, %rd60;
	shl.b64 	%rd79, %rd78, 2;
	add.s64 	%rd19, %rd41, %rd79;
	add.s32 	%r485, %r481, %r475;
	mul.wide.u32 	%rd80, %r485, 4;
	add.s64 	%rd20, %rd41, %rd80;
	add.s64 	%rd81, %rd71, %rd65;
	shl.b64 	%rd82, %rd81, 2;
	add.s64 	%rd21, %rd41, %rd82;
	mul.wide.u32 	%rd83, %r442, 4;
	add.s64 	%rd22, %rd41, %rd83;
	mul.wide.u32 	%rd84, %r441, 4;
	add.s64 	%rd23, %rd41, %rd84;
	setp.eq.s32 	%p204, %r62, 0;
	mov.u16 	%rs300, 25600;
	mov.u16 	%rs248, 21504;
	mov.u16 	%rs308, 18432;
	mov.u32 	%r2561, %r2553;
	mov.u32 	%r2562, %r2553;
	mov.u32 	%r2563, %r2553;
	mov.u32 	%r2564, %r2553;
	mov.u32 	%r2573, %r2553;
	mov.u32 	%r2574, %r2553;
	mov.u32 	%r74, %r2553;
	bra.uni 	$L__BB0_83;
$L__BB0_89:                             // %pass10155
                                        //   in Loop: Header=BB0_83 Depth=1
	or.b32  	%r2544, %r2554, %r59;
	or.b32  	%r2545, %r2544, %r67;
	or.b32  	%r2546, %r2545, %r60;
	or.b32  	%r2547, %r2546, 262144;
	cvt.s64.s32 	%rd122, %r2547;
	add.s64 	%rd123, %rd122, %rd5;
	shr.u64 	%rd124, %rd123, 38;
	add.s64 	%rd125, %rd123, %rd124;
	shr.s64 	%rd126, %rd125, 26;
	setp.lt.s64 	%p228, %rd123, 0;
	and.b64  	%rd127, %rd125, -67108864;
	setp.ne.s64 	%p229, %rd127, %rd123;
	and.pred  	%p230, %p228, %p229;
	selp.u64 	%rd128, 1, 0, %p230;
	sub.s64 	%rd129, %rd128, %rd126;
	shl.b64 	%rd130, %rd129, 26;
	add.s64 	%rd131, %rd130, %rd123;
	shl.b64 	%rd132, %rd131, 2;
	add.s64 	%rd133, %rd3, %rd132;
	st.global.v4.u32 	[%rd133], {%r141, %r143, %r142, %r144};
	or.b32  	%r2548, %r2546, 393216;
	cvt.s64.s32 	%rd134, %r2548;
	add.s64 	%rd135, %rd134, %rd5;
	shr.u64 	%rd136, %rd135, 38;
	add.s64 	%rd137, %rd135, %rd136;
	shr.s64 	%rd138, %rd137, 26;
	setp.lt.s64 	%p231, %rd135, 0;
	and.b64  	%rd139, %rd137, -67108864;
	setp.ne.s64 	%p232, %rd139, %rd135;
	and.pred  	%p233, %p231, %p232;
	selp.u64 	%rd140, 1, 0, %p233;
	sub.s64 	%rd141, %rd140, %rd138;
	shl.b64 	%rd142, %rd141, 26;
	add.s64 	%rd143, %rd142, %rd135;
	shl.b64 	%rd144, %rd143, 2;
	add.s64 	%rd145, %rd3, %rd144;
	st.global.v4.u32 	[%rd145], {%r145, %r147, %r146, %r148};
	setp.ne.s32 	%p234, %r74, 32512;
	add.s32 	%r74, %r74, 256;
	add.s32 	%r2549, %r74, %r150;
	setp.lt.s32 	%p235, %r2549, %r151;
	and.pred  	%p236, %p234, %p235;
	@%p236 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_90;
$L__BB0_83:                             // %L1414
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_84 Depth 2
	or.b32  	%r75, %r74, %r55;
	or.b32  	%r551, %r75, %r56;
	or.b32  	%r552, %r551, %r57;
	or.b32  	%r553, %r552, %r58;
	add.s32 	%r554, %r553, %r150;
	mad.lo.s32 	%r555, %r554, 12288, %r61;
	mul.hi.s32 	%r556, %r555, 715827883;
	shr.u32 	%r557, %r556, 31;
	shr.s32 	%r558, %r556, 26;
	add.s32 	%r559, %r558, %r557;
	setp.lt.s32 	%p205, %r555, 0;
	mul.lo.s32 	%r560, %r559, 402653184;
	setp.ne.s32 	%p206, %r560, %r555;
	and.pred  	%p207, %p205, %p206;
	selp.s32 	%r561, -1, 0, %p207;
	add.s32 	%r562, %r559, %r561;
	mad.lo.s32 	%r563, %r562, -402653184, %r555;
	mul.wide.s32 	%rd85, %r563, 4;
	add.s64 	%rd86, %rd2, %rd85;
	ld.global.v4.u32 	{%r564, %r565, %r566, %r567}, [%rd86];
	or.b32  	%r568, %r553, 64;
	add.s32 	%r569, %r568, %r150;
	mad.lo.s32 	%r570, %r569, 12288, %r61;
	mul.hi.s32 	%r571, %r570, 715827883;
	shr.u32 	%r572, %r571, 31;
	shr.s32 	%r573, %r571, 26;
	add.s32 	%r574, %r573, %r572;
	setp.lt.s32 	%p208, %r570, 0;
	mul.lo.s32 	%r575, %r574, 402653184;
	setp.ne.s32 	%p209, %r575, %r570;
	and.pred  	%p210, %p208, %p209;
	selp.s32 	%r576, -1, 0, %p210;
	add.s32 	%r577, %r574, %r576;
	mad.lo.s32 	%r578, %r577, -402653184, %r570;
	mul.wide.s32 	%rd87, %r578, 4;
	add.s64 	%rd88, %rd2, %rd87;
	ld.global.v4.u32 	{%r579, %r580, %r581, %r582}, [%rd88];
	or.b32  	%r583, %r553, 128;
	add.s32 	%r584, %r583, %r150;
	mad.lo.s32 	%r585, %r584, 12288, %r61;
	mul.hi.s32 	%r586, %r585, 715827883;
	shr.u32 	%r587, %r586, 31;
	shr.s32 	%r588, %r586, 26;
	add.s32 	%r589, %r588, %r587;
	setp.lt.s32 	%p211, %r585, 0;
	mul.lo.s32 	%r590, %r589, 402653184;
	setp.ne.s32 	%p212, %r590, %r585;
	and.pred  	%p213, %p211, %p212;
	selp.s32 	%r591, -1, 0, %p213;
	add.s32 	%r592, %r589, %r591;
	mad.lo.s32 	%r593, %r592, -402653184, %r585;
	mul.wide.s32 	%rd89, %r593, 4;
	add.s64 	%rd90, %rd2, %rd89;
	ld.global.v4.u32 	{%r594, %r595, %r596, %r597}, [%rd90];
	or.b32  	%r598, %r553, 192;
	add.s32 	%r599, %r598, %r150;
	mad.lo.s32 	%r600, %r599, 12288, %r61;
	mul.hi.s32 	%r601, %r600, 715827883;
	shr.u32 	%r602, %r601, 31;
	shr.s32 	%r603, %r601, 26;
	add.s32 	%r604, %r603, %r602;
	setp.lt.s32 	%p214, %r600, 0;
	mul.lo.s32 	%r605, %r604, 402653184;
	setp.ne.s32 	%p215, %r605, %r600;
	and.pred  	%p216, %p214, %p215;
	selp.s32 	%r606, -1, 0, %p216;
	add.s32 	%r607, %r604, %r606;
	mad.lo.s32 	%r608, %r607, -402653184, %r600;
	mul.wide.s32 	%rd91, %r608, 4;
	add.s64 	%rd92, %rd2, %rd91;
	ld.global.v4.u32 	{%r609, %r610, %r611, %r612}, [%rd92];
	selp.b32 	%r613, %r566, %r564, %p204;
	shfl.sync.bfly.b32	%r614, %r613, 8, 31, -1;
	selp.b32 	%r487, %r564, %r614, %p204;
	selp.b32 	%r488, %r614, %r566, %p204;
	selp.b32 	%r615, %r567, %r565, %p204;
	shfl.sync.bfly.b32	%r616, %r615, 8, 31, -1;
	selp.b32 	%r495, %r565, %r616, %p204;
	selp.b32 	%r496, %r616, %r567, %p204;
	selp.b32 	%r617, %r581, %r579, %p204;
	shfl.sync.bfly.b32	%r618, %r617, 8, 31, -1;
	selp.b32 	%r503, %r579, %r618, %p204;
	selp.b32 	%r504, %r618, %r581, %p204;
	selp.b32 	%r619, %r582, %r580, %p204;
	shfl.sync.bfly.b32	%r620, %r619, 8, 31, -1;
	selp.b32 	%r511, %r580, %r620, %p204;
	selp.b32 	%r512, %r620, %r582, %p204;
	selp.b32 	%r621, %r596, %r594, %p204;
	shfl.sync.bfly.b32	%r622, %r621, 8, 31, -1;
	selp.b32 	%r519, %r594, %r622, %p204;
	selp.b32 	%r520, %r622, %r596, %p204;
	selp.b32 	%r623, %r597, %r595, %p204;
	shfl.sync.bfly.b32	%r624, %r623, 8, 31, -1;
	selp.b32 	%r527, %r595, %r624, %p204;
	selp.b32 	%r528, %r624, %r597, %p204;
	selp.b32 	%r625, %r611, %r609, %p204;
	shfl.sync.bfly.b32	%r626, %r625, 8, 31, -1;
	selp.b32 	%r535, %r609, %r626, %p204;
	selp.b32 	%r536, %r626, %r611, %p204;
	selp.b32 	%r627, %r612, %r610, %p204;
	shfl.sync.bfly.b32	%r628, %r627, 8, 31, -1;
	selp.b32 	%r543, %r610, %r628, %p204;
	selp.b32 	%r544, %r628, %r612, %p204;
	mov.u32 	%r545, 21520;
	// begin inline asm
	prmt.b32 %r486, %r487, %r488, %r545;
	// end inline asm
	mov.u32 	%r549, 30258;
	// begin inline asm
	prmt.b32 %r490, %r487, %r488, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r494, %r495, %r496, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r498, %r495, %r496, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r502, %r503, %r504, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r506, %r503, %r504, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r510, %r511, %r512, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r514, %r511, %r512, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r518, %r519, %r520, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r522, %r519, %r520, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r526, %r527, %r528, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r530, %r527, %r528, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r534, %r535, %r536, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r538, %r535, %r536, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r542, %r543, %r544, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r546, %r543, %r544, %r549;
	// end inline asm
	st.shared.u32 	[%rd6], %r486;
	st.shared.u32 	[%rd7+128], %r490;
	st.shared.u32 	[%rd7+4], %r494;
	st.shared.u32 	[%rd7+132], %r498;
	st.shared.u32 	[%rd8], %r502;
	st.shared.u32 	[%rd9+128], %r506;
	st.shared.u32 	[%rd9+4], %r510;
	st.shared.u32 	[%rd9+132], %r514;
	st.shared.u32 	[%rd10], %r518;
	st.shared.u32 	[%rd11+128], %r522;
	st.shared.u32 	[%rd11+4], %r526;
	st.shared.u32 	[%rd11+132], %r530;
	st.shared.u32 	[%rd12], %r534;
	st.shared.u32 	[%rd13+128], %r538;
	st.shared.u32 	[%rd13+4], %r542;
	st.shared.u32 	[%rd13+132], %r546;
	bar.sync 	0;
	or.b32  	%r629, %r74, %r102;
	or.b32  	%r76, %r629, %r63;
	shr.u32 	%r2568, %r76, 5;
	mov.u64 	%rd150, %rd23;
	mov.u64 	%rd151, %rd22;
	mov.u32 	%r2569, %r2561;
	mov.u32 	%r2570, %r2562;
	mov.u32 	%r2571, %r2563;
	mov.u32 	%r2572, %r2564;
	mov.u32 	%r2575, %r2553;
$L__BB0_84:                             // %L12498
                                        //   Parent Loop BB0_83 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	mov.u32 	%r2562, %r2574;
	mov.u32 	%r2561, %r2573;
	add.s32 	%r2426, %r76, %r2575;
	and.b32  	%r2427, %r2426, 1;
	neg.s32 	%r2428, %r2427;
	and.b32  	%r2429, %r2428, 520;
	or.b32  	%r2430, %r2426, %r64;
	bfe.s32 	%r2431, %r2426, 1, 1;
	and.b32  	%r2432, %r2431, 260;
	bfe.s32 	%r2433, %r2430, 2, 1;
	and.b32  	%r2434, %r2433, 130;
	and.b32  	%r2435, %r2568, 7;
	mul.lo.s32 	%r2436, %r2435, 1057;
	bfe.s32 	%r2437, %r2430, 3, 1;
	and.b32  	%r2438, %r2437, 65;
	or.b32  	%r2439, %r65, %r2429;
	add.s32 	%r2440, %r2439, %r2432;
	add.s32 	%r2441, %r2440, %r2434;
	add.s32 	%r2442, %r2441, %r2436;
	add.s32 	%r2443, %r2442, %r2438;
	mul.wide.u32 	%rd93, %r2443, 4;
	add.s64 	%rd95, %rd41, %rd93;
	ld.shared.u32 	%r2563, [%rd95];
	add.s32 	%r2444, %r66, %r2429;
	add.s32 	%r2445, %r2444, %r2432;
	add.s32 	%r2446, %r2445, %r2434;
	add.s32 	%r2447, %r2446, %r2436;
	add.s32 	%r2448, %r2447, %r2438;
	mul.wide.u32 	%rd96, %r2448, 4;
	add.s64 	%rd97, %rd41, %rd96;
	ld.shared.u32 	%r2564, [%rd97];
	// begin inline asm
	mov.b32 %r635, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r646, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r634, %r2563, -2004318072;
	mov.u32 	%r633, 983055;
	// begin inline asm
	lop3.b32 %r632, %r633, %r634, %r635, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r636, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r637, %r635, %r636;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r640, %r632, %r637;
	// end inline asm
	mov.u32 	%r644, 15728880;
	// begin inline asm
	lop3.b32 %r643, %r644, %r634, %r646, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r647, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r648, %r646, %r647;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r651, %r643, %r648;
	// end inline asm
	shr.u32 	%r656, %r634, 8;
	// begin inline asm
	lop3.b32 %r654, %r633, %r656, %r635, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r658, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r659, %r635, %r658;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r662, %r654, %r659;
	// end inline asm
	// begin inline asm
	lop3.b32 %r665, %r644, %r656, %r646, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r669, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r670, %r646, %r669;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r673, %r665, %r670;
	// end inline asm
	// begin inline asm
	mov.b32 %r681, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r692, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r680, %r2564, -2004318072;
	// begin inline asm
	lop3.b32 %r678, %r633, %r680, %r681, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r682, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r683, %r681, %r682;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r686, %r678, %r683;
	// end inline asm
	// begin inline asm
	lop3.b32 %r689, %r644, %r680, %r692, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r693, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r694, %r692, %r693;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r697, %r689, %r694;
	// end inline asm
	shr.u32 	%r702, %r680, 8;
	// begin inline asm
	lop3.b32 %r700, %r633, %r702, %r681, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r704, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r705, %r681, %r704;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r708, %r700, %r705;
	// end inline asm
	// begin inline asm
	lop3.b32 %r711, %r644, %r702, %r692, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r715, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r716, %r692, %r715;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r719, %r711, %r716;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r722, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r724, %r722, %r640;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r727, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r729, %r727, %r651;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r732, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r734, %r732, %r662;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r737, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r739, %r737, %r673;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r742, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r744, %r742, %r686;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r747, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r749, %r747, %r697;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r752, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r754, %r752, %r708;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r757, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r759, %r757, %r719;
	// end inline asm
	// begin inline asm
	mov.b32 %r767, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r778, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r766, %r2569, -2004318072;
	// begin inline asm
	lop3.b32 %r764, %r633, %r766, %r767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r768, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r769, %r767, %r768;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r772, %r764, %r769;
	// end inline asm
	// begin inline asm
	lop3.b32 %r775, %r644, %r766, %r778, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r779, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r780, %r778, %r779;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r783, %r775, %r780;
	// end inline asm
	shr.u32 	%r788, %r766, 8;
	// begin inline asm
	lop3.b32 %r786, %r633, %r788, %r767, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r790, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r791, %r767, %r790;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r794, %r786, %r791;
	// end inline asm
	// begin inline asm
	lop3.b32 %r797, %r644, %r788, %r778, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r801, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r802, %r778, %r801;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r805, %r797, %r802;
	// end inline asm
	// begin inline asm
	mov.b32 %r813, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r824, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r812, %r2570, -2004318072;
	// begin inline asm
	lop3.b32 %r810, %r633, %r812, %r813, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r814, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r815, %r813, %r814;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r818, %r810, %r815;
	// end inline asm
	// begin inline asm
	lop3.b32 %r821, %r644, %r812, %r824, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r825, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r826, %r824, %r825;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r829, %r821, %r826;
	// end inline asm
	shr.u32 	%r834, %r812, 8;
	// begin inline asm
	lop3.b32 %r832, %r633, %r834, %r813, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r836, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r837, %r813, %r836;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r840, %r832, %r837;
	// end inline asm
	// begin inline asm
	lop3.b32 %r843, %r644, %r834, %r824, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r847, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r848, %r824, %r847;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r851, %r843, %r848;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r854, %r193, %r772, %r724;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r858, %r193, %r783, %r729;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r862, %r193, %r794, %r734;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r866, %r193, %r805, %r739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r870, %r193, %r818, %r744;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r874, %r193, %r829, %r749;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r878, %r193, %r840, %r754;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r882, %r193, %r851, %r759;
	// end inline asm
	// begin inline asm
	mov.b32 %r891, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r902, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r890, %r2571, -2004318072;
	// begin inline asm
	lop3.b32 %r888, %r633, %r890, %r891, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r892, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r893, %r891, %r892;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r896, %r888, %r893;
	// end inline asm
	// begin inline asm
	lop3.b32 %r899, %r644, %r890, %r902, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r903, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r904, %r902, %r903;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r907, %r899, %r904;
	// end inline asm
	shr.u32 	%r912, %r890, 8;
	// begin inline asm
	lop3.b32 %r910, %r633, %r912, %r891, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r914, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r915, %r891, %r914;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r918, %r910, %r915;
	// end inline asm
	// begin inline asm
	lop3.b32 %r921, %r644, %r912, %r902, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r925, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r926, %r902, %r925;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r929, %r921, %r926;
	// end inline asm
	// begin inline asm
	mov.b32 %r937, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r948, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r936, %r2572, -2004318072;
	// begin inline asm
	lop3.b32 %r934, %r633, %r936, %r937, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r938, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r939, %r937, %r938;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r942, %r934, %r939;
	// end inline asm
	// begin inline asm
	lop3.b32 %r945, %r644, %r936, %r948, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r949, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r950, %r948, %r949;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r953, %r945, %r950;
	// end inline asm
	shr.u32 	%r958, %r936, 8;
	// begin inline asm
	lop3.b32 %r956, %r633, %r958, %r937, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r960, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r961, %r937, %r960;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r964, %r956, %r961;
	// end inline asm
	// begin inline asm
	lop3.b32 %r967, %r644, %r958, %r948, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r971, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r972, %r948, %r971;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r975, %r967, %r972;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r978, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r980, %r978, %r896, %r854;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r984, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r986, %r984, %r907, %r858;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r990, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r992, %r990, %r918, %r862;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r996, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r998, %r996, %r929, %r866;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1002, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1004, %r1002, %r942, %r870;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1008, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1010, %r1008, %r953, %r874;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1014, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1016, %r1014, %r964, %r878;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1020, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1022, %r1020, %r975, %r882;
	// end inline asm
	// begin inline asm
	mov.b32 %r1031, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1042, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r1030, %r2561, -2004318072;
	// begin inline asm
	lop3.b32 %r1028, %r633, %r1030, %r1031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1032, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1033, %r1031, %r1032;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1036, %r1028, %r1033;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1039, %r644, %r1030, %r1042, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1043, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1044, %r1042, %r1043;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1047, %r1039, %r1044;
	// end inline asm
	shr.u32 	%r1052, %r1030, 8;
	// begin inline asm
	lop3.b32 %r1050, %r633, %r1052, %r1031, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1054, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1055, %r1031, %r1054;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1058, %r1050, %r1055;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1061, %r644, %r1052, %r1042, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1065, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1066, %r1042, %r1065;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1069, %r1061, %r1066;
	// end inline asm
	// begin inline asm
	mov.b32 %r1077, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1088, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r1076, %r2562, -2004318072;
	// begin inline asm
	lop3.b32 %r1074, %r633, %r1076, %r1077, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1078, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1079, %r1077, %r1078;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1082, %r1074, %r1079;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1085, %r644, %r1076, %r1088, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1089, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1090, %r1088, %r1089;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1093, %r1085, %r1090;
	// end inline asm
	shr.u32 	%r1098, %r1076, 8;
	// begin inline asm
	lop3.b32 %r1096, %r633, %r1098, %r1077, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1100, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1101, %r1077, %r1100;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1104, %r1096, %r1101;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1107, %r644, %r1098, %r1088, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1111, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1112, %r1088, %r1111;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1115, %r1107, %r1112;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1157, %r229, %r1036, %r980;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1154, %r229, %r1047, %r986;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1166, %r229, %r1058, %r992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1163, %r229, %r1069, %r998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1175, %r229, %r1082, %r1004;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1172, %r229, %r1093, %r1010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1184, %r229, %r1104, %r1016;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1181, %r229, %r1115, %r1022;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1150, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1152, %r1150, %r1154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1155, %r250, %r1157, %r1152;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1159, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1161, %r1159, %r1163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1164, %r250, %r1166, %r1161;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1168, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1170, %r1168, %r1172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1173, %r250, %r1175, %r1170;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1177, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1179, %r1177, %r1181;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1182, %r250, %r1184, %r1179;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1186, %r253, %r1157;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1189, %r250, %r1154, %r1186;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1193, %r253, %r1166;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1196, %r250, %r1163, %r1193;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1200, %r253, %r1175;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1203, %r250, %r1172, %r1200;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1207, %r253, %r1184;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1210, %r250, %r1181, %r1207;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1261, %r1258}, {%r310, %r316, %r313, %r319}, {%r1155, %r1189}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1270, %r1267}, {%r310, %r316, %r313, %r319}, {%r1164, %r1196}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1279, %r1276}, {%r310, %r316, %r313, %r319}, {%r1173, %r1203}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1288, %r1285}, {%r310, %r316, %r313, %r319}, {%r1182, %r1210}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1254, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1256, %r1254, %r1258;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1259, %r357, %r1261, %r1256;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1263, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1265, %r1263, %r1267;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1268, %r357, %r1270, %r1265;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1272, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1274, %r1272, %r1276;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1277, %r357, %r1279, %r1274;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1281, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1283, %r1281, %r1285;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1286, %r357, %r1288, %r1283;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1290, %r360, %r1261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1293, %r357, %r1258, %r1290;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1297, %r360, %r1270;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1300, %r357, %r1267, %r1297;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1304, %r360, %r1279;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1307, %r357, %r1276, %r1304;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1311, %r360, %r1288;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1314, %r357, %r1285, %r1311;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1318, %r1319}, {%r397, %r403, %r400, %r406}, {%r1259, %r1293}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1328, %r1329}, {%r397, %r403, %r400, %r406}, {%r1268, %r1300}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1338, %r1339}, {%r397, %r403, %r400, %r406}, {%r1277, %r1307}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1348, %r1349}, {%r397, %r403, %r400, %r406}, {%r1286, %r1314}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1358, %r97, %r1318;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1361, %r97, %r1319;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1364, %r97, %r1328;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1367, %r97, %r1329;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1370, %r97, %r1338;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1373, %r97, %r1339;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1376, %r97, %r1348;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1379, %r97, %r1349;
	// end inline asm
	mov.u16 	%rs109, -14592;
	// begin inline asm
	mov.b32 %r1382, {%rs109, %rs109};
	// end inline asm
	mov.u16 	%rs111, 18176;
	// begin inline asm
	mov.b32 %r1383, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1384, %r1358, %r1382;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1387, %r1384, %r1383;
	// end inline asm
	// begin inline asm
	mov.b32 %r1390, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1391, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1392, %r1361, %r1390;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1395, %r1392, %r1391;
	// end inline asm
	// begin inline asm
	mov.b32 %r1398, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1399, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1400, %r1364, %r1398;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1403, %r1400, %r1399;
	// end inline asm
	// begin inline asm
	mov.b32 %r1406, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1407, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1408, %r1367, %r1406;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1411, %r1408, %r1407;
	// end inline asm
	// begin inline asm
	mov.b32 %r1414, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1415, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1416, %r1370, %r1414;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1419, %r1416, %r1415;
	// end inline asm
	// begin inline asm
	mov.b32 %r1422, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1423, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1424, %r1373, %r1422;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1427, %r1424, %r1423;
	// end inline asm
	// begin inline asm
	mov.b32 %r1430, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1431, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1432, %r1376, %r1430;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1435, %r1432, %r1431;
	// end inline asm
	// begin inline asm
	mov.b32 %r1438, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r1439, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r1440, %r1379, %r1438;
	// end inline asm
	// begin inline asm
	min.f16x2 %r1443, %r1440, %r1439;
	// end inline asm
	// begin inline asm
	mov.b32 %r1449, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1447, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1448, %r1449, %r1447;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1451, %r1387, %r1448;
	// end inline asm
	// begin inline asm
	mov.b32 %r1454, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1455, %r1449, %r1454;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1458, %r1395, %r1455;
	// end inline asm
	// begin inline asm
	mov.b32 %r1461, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1462, %r1449, %r1461;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1465, %r1403, %r1462;
	// end inline asm
	// begin inline asm
	mov.b32 %r1468, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1469, %r1449, %r1468;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1472, %r1411, %r1469;
	// end inline asm
	mov.u32 	%r1478, 25152;
	// begin inline asm
	prmt.b32 %r1475, %r1451, %r1465, %r1478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1479, %r1458, %r1472, %r1478;
	// end inline asm
	shl.b32 	%r1486, %r1479, 4;
	mov.u32 	%r1484, 252645135;
	// begin inline asm
	lop3.b32 %r1483, %r1484, %r1475, %r1486, 202;
	// end inline asm
	xor.b32  	%r2449, %r1483, -2004318072;
	// begin inline asm
	mov.b32 %r1490, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1488, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1489, %r1490, %r1488;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1492, %r1419, %r1489;
	// end inline asm
	// begin inline asm
	mov.b32 %r1495, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1496, %r1490, %r1495;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1499, %r1427, %r1496;
	// end inline asm
	// begin inline asm
	mov.b32 %r1502, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1503, %r1490, %r1502;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1506, %r1435, %r1503;
	// end inline asm
	// begin inline asm
	mov.b32 %r1509, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1510, %r1490, %r1509;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1513, %r1443, %r1510;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1516, %r1492, %r1506, %r1478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1520, %r1499, %r1513, %r1478;
	// end inline asm
	shl.b32 	%r1527, %r1520, 4;
	// begin inline asm
	lop3.b32 %r1524, %r1484, %r1516, %r1527, 202;
	// end inline asm
	xor.b32  	%r2450, %r1524, -2004318072;
	st.shared.u32 	[%rd150], %r2449;
	st.shared.u32 	[%rd151], %r2450;
	ld.shared.u32 	%r2573, [%rd95];
	ld.shared.u32 	%r2574, [%rd97];
	// begin inline asm
	mov.b32 %r1533, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1544, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r1532, %r2573, -2004318072;
	// begin inline asm
	lop3.b32 %r1530, %r633, %r1532, %r1533, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1534, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1535, %r1533, %r1534;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1538, %r1530, %r1535;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1541, %r644, %r1532, %r1544, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1545, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1546, %r1544, %r1545;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1549, %r1541, %r1546;
	// end inline asm
	shr.u32 	%r1554, %r1532, 8;
	// begin inline asm
	lop3.b32 %r1552, %r633, %r1554, %r1533, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1556, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1557, %r1533, %r1556;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1560, %r1552, %r1557;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1563, %r644, %r1554, %r1544, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1567, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1568, %r1544, %r1567;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1571, %r1563, %r1568;
	// end inline asm
	// begin inline asm
	mov.b32 %r1579, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1590, {%rs248, %rs248};
	// end inline asm
	xor.b32  	%r1578, %r2574, -2004318072;
	// begin inline asm
	lop3.b32 %r1576, %r633, %r1578, %r1579, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1580, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1581, %r1579, %r1580;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1584, %r1576, %r1581;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1587, %r644, %r1578, %r1590, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1591, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1592, %r1590, %r1591;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1595, %r1587, %r1592;
	// end inline asm
	shr.u32 	%r1600, %r1578, 8;
	// begin inline asm
	lop3.b32 %r1598, %r633, %r1600, %r1579, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1602, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1603, %r1579, %r1602;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1606, %r1598, %r1603;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1609, %r644, %r1600, %r1590, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1613, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1614, %r1590, %r1613;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1617, %r1609, %r1614;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1620, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1622, %r1620, %r1538;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1625, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1627, %r1625, %r1549;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1630, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1632, %r1630, %r1560;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1635, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1637, %r1635, %r1571;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1640, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1642, %r1640, %r1584;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1645, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1647, %r1645, %r1595;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1650, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1652, %r1650, %r1606;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1655, %r247;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1657, %r1655, %r1617;
	// end inline asm
	// begin inline asm
	mov.b32 %r1665, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1676, {%rs248, %rs248};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1662, %r633, %r890, %r1665, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1666, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1667, %r1665, %r1666;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1670, %r1662, %r1667;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1673, %r644, %r890, %r1676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1677, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1678, %r1676, %r1677;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1681, %r1673, %r1678;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1684, %r633, %r912, %r1665, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1688, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1689, %r1665, %r1688;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1692, %r1684, %r1689;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1695, %r644, %r912, %r1676, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1699, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1700, %r1676, %r1699;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1703, %r1695, %r1700;
	// end inline asm
	// begin inline asm
	mov.b32 %r1711, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1722, {%rs248, %rs248};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1708, %r633, %r936, %r1711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1712, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1713, %r1711, %r1712;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1716, %r1708, %r1713;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1719, %r644, %r936, %r1722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1723, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1724, %r1722, %r1723;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1727, %r1719, %r1724;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1730, %r633, %r958, %r1711, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1734, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1735, %r1711, %r1734;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1738, %r1730, %r1735;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1741, %r644, %r958, %r1722, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1745, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1746, %r1722, %r1745;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1749, %r1741, %r1746;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1752, %r193, %r1670, %r1622;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1756, %r193, %r1681, %r1627;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r193, %r1692, %r1632;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1764, %r193, %r1703, %r1637;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1768, %r193, %r1716, %r1642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1772, %r193, %r1727, %r1647;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1776, %r193, %r1738, %r1652;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1780, %r193, %r1749, %r1657;
	// end inline asm
	// begin inline asm
	mov.b32 %r1789, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1800, {%rs248, %rs248};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1786, %r633, %r1030, %r1789, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1790, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1791, %r1789, %r1790;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1794, %r1786, %r1791;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1797, %r644, %r1030, %r1800, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1801, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1802, %r1800, %r1801;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1805, %r1797, %r1802;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1808, %r633, %r1052, %r1789, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1812, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1813, %r1789, %r1812;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1816, %r1808, %r1813;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1819, %r644, %r1052, %r1800, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1823, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1824, %r1800, %r1823;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1827, %r1819, %r1824;
	// end inline asm
	// begin inline asm
	mov.b32 %r1835, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1846, {%rs248, %rs248};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1832, %r633, %r1076, %r1835, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1836, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1837, %r1835, %r1836;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1840, %r1832, %r1837;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1843, %r644, %r1076, %r1846, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1847, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1848, %r1846, %r1847;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1851, %r1843, %r1848;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1854, %r633, %r1098, %r1835, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1858, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1859, %r1835, %r1858;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1862, %r1854, %r1859;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1865, %r644, %r1098, %r1846, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1869, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1870, %r1846, %r1869;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1873, %r1865, %r1870;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1876, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1878, %r1876, %r1794, %r1752;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1882, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1884, %r1882, %r1805, %r1756;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1888, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1890, %r1888, %r1816, %r1760;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1894, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1896, %r1894, %r1827, %r1764;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1900, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1902, %r1900, %r1840, %r1768;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1906, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1908, %r1906, %r1851, %r1772;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1912, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1914, %r1912, %r1862, %r1776;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1918, %r211;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1920, %r1918, %r1873, %r1780;
	// end inline asm
	// begin inline asm
	mov.b32 %r1929, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1940, {%rs248, %rs248};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1926, %r633, %r634, %r1929, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1930, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1931, %r1929, %r1930;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1934, %r1926, %r1931;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1937, %r644, %r634, %r1940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1941, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1942, %r1940, %r1941;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1945, %r1937, %r1942;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1948, %r633, %r656, %r1929, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1952, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1953, %r1929, %r1952;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1956, %r1948, %r1953;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1959, %r644, %r656, %r1940, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1963, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1964, %r1940, %r1963;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1967, %r1959, %r1964;
	// end inline asm
	// begin inline asm
	mov.b32 %r1975, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r1986, {%rs248, %rs248};
	// end inline asm
	// begin inline asm
	lop3.b32 %r1972, %r633, %r680, %r1975, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1976, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1977, %r1975, %r1976;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1980, %r1972, %r1977;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1983, %r644, %r680, %r1986, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1987, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1988, %r1986, %r1987;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1991, %r1983, %r1988;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1994, %r633, %r702, %r1975, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1998, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1999, %r1975, %r1998;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2002, %r1994, %r1999;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2005, %r644, %r702, %r1986, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2009, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2010, %r1986, %r2009;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2013, %r2005, %r2010;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2055, %r229, %r1934, %r1878;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2052, %r229, %r1945, %r1884;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2064, %r229, %r1956, %r1890;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2061, %r229, %r1967, %r1896;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2073, %r229, %r1980, %r1902;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2070, %r229, %r1991, %r1908;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2082, %r229, %r2002, %r1914;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2079, %r229, %r2013, %r1920;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2048, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2050, %r2048, %r2052;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2053, %r250, %r2055, %r2050;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2057, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2059, %r2057, %r2061;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2062, %r250, %r2064, %r2059;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2066, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2068, %r2066, %r2070;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2071, %r250, %r2073, %r2068;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2075, %r253;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2077, %r2075, %r2079;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2080, %r250, %r2082, %r2077;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2084, %r253, %r2055;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2087, %r250, %r2052, %r2084;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2091, %r253, %r2064;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2094, %r250, %r2061, %r2091;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2098, %r253, %r2073;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2101, %r250, %r2070, %r2098;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2105, %r253, %r2082;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2108, %r250, %r2079, %r2105;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2159, %r2156}, {%r310, %r316, %r313, %r319}, {%r2053, %r2087}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2168, %r2165}, {%r310, %r316, %r313, %r319}, {%r2062, %r2094}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2177, %r2174}, {%r310, %r316, %r313, %r319}, {%r2071, %r2101}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2186, %r2183}, {%r310, %r316, %r313, %r319}, {%r2080, %r2108}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2152, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2154, %r2152, %r2156;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2157, %r357, %r2159, %r2154;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2161, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2163, %r2161, %r2165;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2166, %r357, %r2168, %r2163;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2170, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2172, %r2170, %r2174;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r357, %r2177, %r2172;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2179, %r360;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2181, %r2179, %r2183;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2184, %r357, %r2186, %r2181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2188, %r360, %r2159;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2191, %r357, %r2156, %r2188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2195, %r360, %r2168;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2198, %r357, %r2165, %r2195;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2202, %r360, %r2177;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2205, %r357, %r2174, %r2202;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2209, %r360, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2212, %r357, %r2183, %r2209;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2216, %r2217}, {%r397, %r403, %r400, %r406}, {%r2157, %r2191}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2226, %r2227}, {%r397, %r403, %r400, %r406}, {%r2166, %r2198}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2236, %r2237}, {%r397, %r403, %r400, %r406}, {%r2175, %r2205}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2246, %r2247}, {%r397, %r403, %r400, %r406}, {%r2184, %r2212}, {%r2553, %r2553};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r97, %r2216;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2259, %r97, %r2217;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2262, %r97, %r2226;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2265, %r97, %r2227;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2268, %r97, %r2236;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2271, %r97, %r2237;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2274, %r97, %r2246;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2277, %r97, %r2247;
	// end inline asm
	// begin inline asm
	mov.b32 %r2280, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2281, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2282, %r2256, %r2280;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2285, %r2282, %r2281;
	// end inline asm
	// begin inline asm
	mov.b32 %r2288, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2289, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2290, %r2259, %r2288;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2293, %r2290, %r2289;
	// end inline asm
	// begin inline asm
	mov.b32 %r2296, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2297, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2298, %r2262, %r2296;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2301, %r2298, %r2297;
	// end inline asm
	// begin inline asm
	mov.b32 %r2304, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2305, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2306, %r2265, %r2304;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2309, %r2306, %r2305;
	// end inline asm
	// begin inline asm
	mov.b32 %r2312, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2313, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2314, %r2268, %r2312;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2317, %r2314, %r2313;
	// end inline asm
	// begin inline asm
	mov.b32 %r2320, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2321, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2322, %r2271, %r2320;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2325, %r2322, %r2321;
	// end inline asm
	// begin inline asm
	mov.b32 %r2328, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2329, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2330, %r2274, %r2328;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2333, %r2330, %r2329;
	// end inline asm
	// begin inline asm
	mov.b32 %r2336, {%rs109, %rs109};
	// end inline asm
	// begin inline asm
	mov.b32 %r2337, {%rs111, %rs111};
	// end inline asm
	// begin inline asm
	max.f16x2 %r2338, %r2277, %r2336;
	// end inline asm
	// begin inline asm
	min.f16x2 %r2341, %r2338, %r2337;
	// end inline asm
	// begin inline asm
	mov.b32 %r2347, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r2345, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2346, %r2347, %r2345;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2349, %r2285, %r2346;
	// end inline asm
	// begin inline asm
	mov.b32 %r2352, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2353, %r2347, %r2352;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2356, %r2293, %r2353;
	// end inline asm
	// begin inline asm
	mov.b32 %r2359, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2360, %r2347, %r2359;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2363, %r2301, %r2360;
	// end inline asm
	// begin inline asm
	mov.b32 %r2366, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2367, %r2347, %r2366;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2370, %r2309, %r2367;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2373, %r2349, %r2363, %r1478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2377, %r2356, %r2370, %r1478;
	// end inline asm
	shl.b32 	%r2384, %r2377, 4;
	// begin inline asm
	lop3.b32 %r2381, %r1484, %r2373, %r2384, 202;
	// end inline asm
	xor.b32  	%r2451, %r2381, -2004318072;
	// begin inline asm
	mov.b32 %r2388, {%rs300, %rs300};
	// end inline asm
	// begin inline asm
	mov.b32 %r2386, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2387, %r2388, %r2386;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2390, %r2317, %r2387;
	// end inline asm
	// begin inline asm
	mov.b32 %r2393, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2394, %r2388, %r2393;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2397, %r2325, %r2394;
	// end inline asm
	// begin inline asm
	mov.b32 %r2400, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2401, %r2388, %r2400;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2404, %r2333, %r2401;
	// end inline asm
	// begin inline asm
	mov.b32 %r2407, {%rs308, %rs308};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2408, %r2388, %r2407;
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2411, %r2341, %r2408;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2414, %r2390, %r2404, %r1478;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2418, %r2397, %r2411, %r1478;
	// end inline asm
	shl.b32 	%r2425, %r2418, 4;
	// begin inline asm
	lop3.b32 %r2422, %r1484, %r2414, %r2425, 202;
	// end inline asm
	xor.b32  	%r2452, %r2422, -2004318072;
	st.shared.u32 	[%rd150], %r2451;
	st.shared.u32 	[%rd151], %r2452;
	add.s32 	%r2575, %r2575, 32;
	add.s64 	%rd151, %rd151, 4228;
	add.s64 	%rd150, %rd150, 4228;
	add.s32 	%r2568, %r2568, 1;
	setp.eq.s32 	%p217, %r2575, 256;
	mov.u32 	%r2569, %r2561;
	mov.u32 	%r2570, %r2562;
	mov.u32 	%r2571, %r2563;
	mov.u32 	%r2572, %r2564;
	@%p217 bra 	$L__BB0_85;
	bra.uni 	$L__BB0_84;
$L__BB0_85:                             // %guard_exit10604
                                        //   in Loop: Header=BB0_83 Depth=1
	bar.sync 	0;
	ld.shared.u32 	%r2458, [%rd14];
	ld.shared.u32 	%r2459, [%rd15+128];
	ld.shared.u32 	%r2466, [%rd15+4];
	ld.shared.u32 	%r2467, [%rd15+132];
	or.b32  	%r130, %r75, 64;
	ld.shared.u32 	%r2474, [%rd16];
	ld.shared.u32 	%r2475, [%rd17+128];
	ld.shared.u32 	%r2482, [%rd17+4];
	ld.shared.u32 	%r2483, [%rd17+132];
	ld.shared.u32 	%r2490, [%rd18];
	ld.shared.u32 	%r2491, [%rd19+128];
	ld.shared.u32 	%r2498, [%rd19+4];
	ld.shared.u32 	%r2499, [%rd19+132];
	ld.shared.u32 	%r2506, [%rd20];
	ld.shared.u32 	%r2507, [%rd21+128];
	ld.shared.u32 	%r2514, [%rd21+4];
	ld.shared.u32 	%r2515, [%rd21+132];
	// begin inline asm
	prmt.b32 %r2453, %r2458, %r2459, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2457, %r2458, %r2459, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2461, %r2466, %r2467, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2465, %r2466, %r2467, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2469, %r2474, %r2475, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2473, %r2474, %r2475, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2477, %r2482, %r2483, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2481, %r2482, %r2483, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2485, %r2490, %r2491, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2489, %r2490, %r2491, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2493, %r2498, %r2499, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2497, %r2498, %r2499, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2501, %r2506, %r2507, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2505, %r2506, %r2507, %r549;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2509, %r2514, %r2515, %r545;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2513, %r2514, %r2515, %r549;
	// end inline asm
	selp.b32 	%r2517, %r2457, %r2453, %p204;
	shfl.sync.bfly.b32	%r135, %r2517, 8, 31, -1;
	selp.b32 	%r2518, %r2465, %r2461, %p204;
	shfl.sync.bfly.b32	%r136, %r2518, 8, 31, -1;
	selp.b32 	%r2519, %r2473, %r2469, %p204;
	shfl.sync.bfly.b32	%r2520, %r2519, 8, 31, -1;
	selp.b32 	%r2521, %r2481, %r2477, %p204;
	shfl.sync.bfly.b32	%r2522, %r2521, 8, 31, -1;
	selp.b32 	%r2523, %r2489, %r2485, %p204;
	shfl.sync.bfly.b32	%r2524, %r2523, 8, 31, -1;
	selp.b32 	%r2525, %r2497, %r2493, %p204;
	shfl.sync.bfly.b32	%r2526, %r2525, 8, 31, -1;
	selp.b32 	%r2527, %r2505, %r2501, %p204;
	shfl.sync.bfly.b32	%r2528, %r2527, 8, 31, -1;
	selp.b32 	%r2529, %r2513, %r2509, %p204;
	shfl.sync.bfly.b32	%r2530, %r2529, 8, 31, -1;
	setp.lt.u32 	%p219, %r75, 96;
	shl.b32 	%r2554, %r75, 11;
	@%p219 bra 	$L__BB0_87;
// %bb.86:                              // %pass9905
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r2531, %r136, %r2465, %p204;
	selp.b32 	%r2532, %r2461, %r136, %p204;
	selp.b32 	%r2533, %r135, %r2457, %p204;
	selp.b32 	%r2534, %r2453, %r135, %p204;
	or.b32  	%r2536, %r2554, %r59;
	or.b32  	%r2537, %r2536, %r67;
	or.b32  	%r2538, %r2537, %r60;
	cvt.u64.u32 	%rd98, %r2538;
	add.s64 	%rd99, %rd98, %rd5;
	shr.u64 	%rd100, %rd99, 38;
	add.s64 	%rd101, %rd99, %rd100;
	shr.s64 	%rd102, %rd101, 26;
	setp.lt.s64 	%p221, %rd99, 0;
	and.b64  	%rd103, %rd101, -67108864;
	setp.ne.s64 	%p222, %rd103, %rd99;
	and.pred  	%p223, %p221, %p222;
	selp.u64 	%rd104, 1, 0, %p223;
	sub.s64 	%rd105, %rd104, %rd102;
	shl.b64 	%rd106, %rd105, 26;
	add.s64 	%rd107, %rd106, %rd99;
	shl.b64 	%rd108, %rd107, 2;
	add.s64 	%rd109, %rd3, %rd108;
	st.global.v4.u32 	[%rd109], {%r2534, %r2532, %r2533, %r2531};
$L__BB0_87:                             // %pass9998
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r141, %r2485, %r2524, %p204;
	selp.b32 	%r142, %r2524, %r2489, %p204;
	selp.b32 	%r143, %r2493, %r2526, %p204;
	selp.b32 	%r144, %r2526, %r2497, %p204;
	selp.b32 	%r145, %r2501, %r2528, %p204;
	selp.b32 	%r146, %r2528, %r2505, %p204;
	selp.b32 	%r147, %r2509, %r2530, %p204;
	selp.b32 	%r148, %r2530, %r2513, %p204;
	setp.lt.u32 	%p224, %r130, 96;
	@%p224 bra 	$L__BB0_89;
// %bb.88:                              // %pass10030
                                        //   in Loop: Header=BB0_83 Depth=1
	selp.b32 	%r137, %r2469, %r2520, %p204;
	selp.b32 	%r138, %r2520, %r2473, %p204;
	selp.b32 	%r139, %r2477, %r2522, %p204;
	selp.b32 	%r140, %r2522, %r2481, %p204;
	shl.b32 	%r2539, %r130, 11;
	or.b32  	%r2540, %r2539, %r59;
	or.b32  	%r2541, %r2540, %r67;
	or.b32  	%r2542, %r2541, %r60;
	cvt.s64.s32 	%rd110, %r2542;
	add.s64 	%rd111, %rd110, %rd5;
	shr.u64 	%rd112, %rd111, 38;
	add.s64 	%rd113, %rd111, %rd112;
	shr.s64 	%rd114, %rd113, 26;
	setp.lt.s64 	%p225, %rd111, 0;
	and.b64  	%rd115, %rd113, -67108864;
	setp.ne.s64 	%p226, %rd115, %rd111;
	and.pred  	%p227, %p225, %p226;
	selp.u64 	%rd116, 1, 0, %p227;
	sub.s64 	%rd117, %rd116, %rd114;
	shl.b64 	%rd118, %rd117, 26;
	add.s64 	%rd119, %rd118, %rd111;
	shl.b64 	%rd120, %rd119, 2;
	add.s64 	%rd121, %rd3, %rd120;
	st.global.v4.u32 	[%rd121], {%r137, %r139, %r138, %r140};
	bra.uni 	$L__BB0_89;
$L__BB0_90:                             // %L23889
	st.global.u32 	[%rd4], %r2553;
	ret;
$L__BB0_7:                              // %L167
	mov.u32 	%r2552, 2;
	st.global.u32 	[%rd4], %r2552;
	mov.u64 	%rd148, exception2101;
	cvta.global.u64 	%rd149, %rd148;
	{ // callseq 4, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd149;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 4
	{ // callseq 5, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r149;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 5
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_10:                             // %L275
	mov.u32 	%r2551, 3;
	st.global.u32 	[%rd4], %r2551;
	mov.u64 	%rd146, exception2101;
	cvta.global.u64 	%rd147, %rd146;
	{ // callseq 2, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd147;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 2
	{ // callseq 3, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r149;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 3
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd35, exception1;
	cvta.global.u64 	%rd36, %rd35;
	{ // callseq 0, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd36;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 0
	{ // callseq 1, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd30;
	st.param.b32 	[param0+8], %r149;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 1
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
