#--  Synopsys, Inc.
#--  Version G-2012.09L-1 
#--  Project file C:\Users\AndrewPC1\Documents\GitHub\CoreCam_Firmware\timing_controller\diamond\timing_controller\run_options.txt

#project files
add_file -verilog "C:/lscc/diamond/2.1_x64/cae_library/synthesis/verilog/machxo2.v"
add_file -verilog "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/msb/timing_controller/soc/timing_controller.v"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/datarom.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/instrom.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/led_blinker.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/reset_generator_v0p1.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/edgedetect.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/dual_edge_counter.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/ucontroller.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/video_generator.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/firmware/linedelay.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/wb_to_timing_controller.vhd"
add_file -vhdl -lib work "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/../firmware/timing_controller_top.vhd"


#implementation: "timing_controller"
impl -add timing_controller -type fpga

#
#implementation attributes

set_option -vlog_std v2001
set_option -project_relative_includes 1
set_option -include_path {C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond}

#device options
set_option -technology MACHXO2
set_option -part LCMXO2_7000HE
set_option -package TG144C
set_option -speed_grade -4
set_option -part_companion ""

#compilation/mapping options
set_option -top_module "timing_controller_top"

# mapper_options
set_option -frequency 1
set_option -write_verilog 0
set_option -write_vhdl 0
set_option -srs_instrumentation 1

# Lattice XP
set_option -maxfan 1000
set_option -disable_io_insertion 0
set_option -retiming 0
set_option -pipe 1
set_option -forcegsr false
set_option -fix_gated_and_generated_clocks 1
set_option -RWCheckOnRam 1
set_option -update_models_cp 0
set_option -syn_edif_array_rename 1

# sequential_optimization_options
set_option -symbolic_fsm_compiler 1

# Compiler Options
set_option -compiler_compatible 0
set_option -resource_sharing 1
set_option -multi_file_compilation_unit 1

#automatic place and route (vendor) options
set_option -write_apr_constraint 1

#set result format/file last
project -result_file "./timing_controller_timing_controller.edi"

#set log file 
set_option log_file "C:/Users/AndrewPC1/Documents/GitHub/CoreCam_Firmware/timing_controller/diamond/timing_controller/timing_controller_timing_controller.srf" 
impl -active "timing_controller"
