# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../COUNTER_UD_LS190.srcs/sources_1/new/LS190.vhd" \
"../../../../COUNTER_UD_LS190.srcs/sim_1/new/COUNTER_UD_LS190_TB.vhd" \

# Do not sort compile order
nosort
