/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.04
Build    : 1.0.43
Hash     : 3be1735
Date     : Apr 30 2024
Type     : Engineering
Log Time   : Tue Apr 30 10:00:52 2024 GMT
%Warning-EOFNEWLINE: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:87:10: Missing newline at end of file (POSIX 3.206).
                                                                                                                                                                          : ... Suggest add newline.
   87 | endmodule
      |          ^
                     ... For warning description see https://verilator.org/warn/EOFNEWLINE?v=5.023
                     ... Use "/* verilator lint_off EOFNEWLINE */" and lint_on around source to disable this message.
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:312:4: Cell pin connected by name with empty reference: 'RDATA_A1'
  312 |   .RDATA_A1(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:313:4: Cell pin connected by name with empty reference: 'RPARITY_A1'
  313 |   .RPARITY_A1(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:331:4: Cell pin connected by name with empty reference: 'RDATA_A2'
  331 |   .RDATA_A2(),  
      |    ^~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v:332:4: Cell pin connected by name with empty reference: 'RPARITY_A2'
  332 |   .RPARITY_A2(),  
      |    ^~~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:195:6: Cell pin connected by name with empty reference: 'RDATA_A'
  195 |     .RDATA_A(),  
      |      ^~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v:196:6: Cell pin connected by name with empty reference: 'RPARITY_A'
  196 |     .RPARITY_A(),  
      |      ^~~~~~~~~
%Warning-PINCONNECTEMPTY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v:173:4: Cell pin connected by name with empty reference: 'full'
  173 |   .full(),
      |    ^~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:245:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  245 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:295:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  295 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:344:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  344 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:393:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  393 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:442:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  442 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:491:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  491 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:621:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  621 |         9: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:629:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  629 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:662:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  662 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:710:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  710 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:758:12: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  758 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:806:15: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  806 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:854:17: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  854 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:902:18: Unnamed generate block 'genblk2' (IEEE 1800-2023 27.6)
                                                                                                                                                : ... Suggest assign a label with 'begin : gen_<label_name>'
  902 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1037:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1037 |         1: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1083:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1083 |         2: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1129:12: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1129 |         4: begin
      |            ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1174:15: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1174 |         8, 9: begin
      |               ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1220:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1220 |         16, 18: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1265:17: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1265 |         32, 36: begin
      |                 ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v:1310:18: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                 : ... Suggest assign a label with 'begin : gen_<label_name>'
 1310 |         default: begin
      |                  ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v:516:3: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                            : ... Suggest assign a label with 'begin : gen_<label_name>'
  516 |   if (B_SIGNED) begin:BLOCK1
      |   ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:31: Misleading indentation
  248 |         collision_a_read_flag = 0;
      |                               ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:246:7: ... Expected indentation matching this earlier statement's line:
  246 |       if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:453:32: Misleading indentation
  453 |         collision_a2_read_flag = 0;
      |                                ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:451:7: ... Expected indentation matching this earlier statement's line:
  451 |       if (collision_b2_write_flag && (collision_a2_address == collision_b2_address))
      |       ^~
%Warning-MISINDENT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:245:29: Misleading indentation
  245 |       collision_a_read_flag = 0;
      |                             ^
                    /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v:243:5: ... Expected indentation matching this earlier statement's line:
  243 |     if (collision_b_write_flag && (collision_a_address == collision_b_address))
      |     ^~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:102:27: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  102 |    generate if (MEM_TYPE) begin
      |                           ^~~~~
%Warning-GENUNNAMED: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v:118:10: Unnamed generate block 'genblk1' (IEEE 1800-2023 27.6)
                                                                                                                                                                                         : ... Suggest assign a label with 'begin : gen_<label_name>'
  118 |     else begin 
      |          ^~~~~
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:51:18: Declaration of signal hides declaration in upper scope: 'i'
   51 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:23:21: ... Location of original declaration
   23 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:65:18: Declaration of signal hides declaration in upper scope: 'i'
   65 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:23:21: ... Location of original declaration
   23 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:78:18: Declaration of signal hides declaration in upper scope: 'i'
   78 |     for (integer i=0; i<1024; i=i+1)begin
      |                  ^
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:23:21: ... Location of original declaration
   23 |     reg [6:0]cycle, i;
      |                     ^
%Warning-VARHIDDEN: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:103:32: Declaration of signal hides declaration in upper scope: 'cycle'
  103 |     task compare(input integer cycle);
      |                                ^~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:23:14: ... Location of original declaration
   23 |     reg [6:0]cycle, i;
      |              ^~~~~
%Warning-WIDTHCONCAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:46:41: Unsized numbers/parameters not allowed in replications.
                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.golden'
   46 | localparam maxSIZE = {(SIZEA) > (SIZEB) ? (SIZEA) : (SIZEB)};
      |                                         ^
%Warning-WIDTHCONCAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:46:22: Unsized numbers/parameters not allowed in replications.
                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.golden'
   46 | localparam maxSIZE = {(SIZEA) > (SIZEB) ? (SIZEA) : (SIZEB)};
      |                      ^
%Warning-WIDTHCONCAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:47:44: Unsized numbers/parameters not allowed in replications.
                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.golden'
   47 | localparam maxWIDTH = {(WIDTHA) > (WIDTHB) ? (WIDTHA) : (WIDTHB)}; 
      |                                            ^
%Warning-WIDTHCONCAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:47:23: Unsized numbers/parameters not allowed in replications.
                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.golden'
   47 | localparam maxWIDTH = {(WIDTHA) > (WIDTHB) ? (WIDTHA) : (WIDTHB)}; 
      |                       ^
%Warning-WIDTHCONCAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:48:44: Unsized numbers/parameters not allowed in replications.
                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.golden'
   48 | localparam minWIDTH = {(WIDTHA) < (WIDTHB) ? (WIDTHA) : (WIDTHB)}; 
      |                                            ^
%Warning-WIDTHCONCAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././rtl/asym_ram_sdp_write_wider_dc_logic.v:48:23: Unsized numbers/parameters not allowed in replications.
                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.golden'
   48 | localparam minWIDTH = {(WIDTHA) < (WIDTHB) ? (WIDTHA) : (WIDTHB)}; 
      |                       ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:480:36: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.RAM__02e0__02e0'
  480 |       find_a1_write_index = ADDR_A1[13-RAM1_ADDR_WIDTH:14-A1_WRITE_ADDR_WIDTH]; 
      |                                    ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:500:36: [3:4] Slice range has ascending bit ordering, perhaps you wanted [4:3]
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.RAM__02e0__02e0'
  500 |       find_b1_write_index = ADDR_B1[13-RAM1_ADDR_WIDTH:14-B1_WRITE_ADDR_WIDTH]; 
      |                                    ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:520:36: [-1:0] Slice range has ascending bit ordering, perhaps you wanted [0:-1]
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.RAM__02e0__02e0'
  520 |       find_a2_write_index = ADDR_A2[13-RAM2_ADDR_WIDTH:14-A2_WRITE_ADDR_WIDTH]; 
      |                                    ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:530:35: [-1:0] Slice range has ascending bit ordering, perhaps you wanted [0:-1]
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.RAM__02e0__02e0'
  530 |       find_a2_read_index = ADDR_A2[13-RAM2_ADDR_WIDTH:14-A2_READ_ADDR_WIDTH]; 
      |                                   ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:540:36: [-1:0] Slice range has ascending bit ordering, perhaps you wanted [0:-1]
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.RAM__02e0__02e0'
  540 |       find_b2_write_index = ADDR_B2[13-RAM2_ADDR_WIDTH:14-B2_WRITE_ADDR_WIDTH]; 
      |                                    ^
%Warning-SELRANGE: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:550:35: [-1:0] Slice range has ascending bit ordering, perhaps you wanted [0:-1]
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.RAM__02e0__02e0'
  550 |       find_b2_read_index = ADDR_B2[13-RAM2_ADDR_WIDTH:14-B2_READ_ADDR_WIDTH]; 
      |                                   ^
%Warning-UNUSEDPARAM: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:6:11: Parameter is not used: 'SIZEB'
                                                                                                                                                                                           : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic'
    6 | parameter SIZEB = 512;
      |           ^~~~~
%Warning-UNUSEDPARAM: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:10:11: Parameter is not used: 'SIZEA'
                                                                                                                                                                                            : ... note: In instance 'co_sim_asym_ram_sdp_write_wider_dc_logic'
   10 | parameter SIZEA = 256;
      |           ^~~~~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:53:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   53 |         addrB <= $urandom_range(0,255); addrA <= $urandom_range(256,511); 
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:53:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   53 |         addrB <= $urandom_range(0,255); addrA <= $urandom_range(256,511); 
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:67:19: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   67 |             addrB <= $urandom_range(0,255); addrA <= $urandom_range(0,511); weA <=1'b1; diA<= $random;
      |                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:67:51: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   67 |             addrB <= $urandom_range(0,255); addrA <= $urandom_range(0,511); weA <=1'b1; diA<= $random;
      |                                                   ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:67:81: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   67 |             addrB <= $urandom_range(0,255); addrA <= $urandom_range(0,511); weA <=1'b1; diA<= $random;
      |                                                                                 ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:67:92: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   67 |             addrB <= $urandom_range(0,255); addrA <= $urandom_range(0,511); weA <=1'b1; diA<= $random;
      |                                                                                            ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:80:14: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   80 |         enaA <= $random;
      |              ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:81:14: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   81 |         enaB <= $random;
      |              ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:82:15: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   82 |         addrB <= $urandom_range(0,255); addrA <= $urandom_range(256,511);  weA <=$random; diA<= $random;
      |               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:82:47: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   82 |         addrB <= $urandom_range(0,255); addrA <= $urandom_range(256,511);  weA <=$random; diA<= $random;
      |                                               ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:82:80: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   82 |         addrB <= $urandom_range(0,255); addrA <= $urandom_range(256,511);  weA <=$random; diA<= $random;
      |                                                                                ^~
%Warning-INITIALDLY: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/.././sim/co_sim_tb/co_sim_asym_ram_sdp_write_wider_dc_logic.v:82:94: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                           : ... This will be executed as a blocking assignment '='!
   82 |         addrB <= $urandom_range(0,255); addrA <= $urandom_range(256,511);  weA <=$random; diA<= $random;
      |                                                                                              ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:114:35: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  114 |             RAM1_PARITY[g_p][h_p] <= INIT1_PARITY[f_p];
      |                                   ^~
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:168:25: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  168 |         RAM1_DATA[g][h] <= INIT1[f];
      |                         ^~
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:195:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  195 |       collision_a_address = a1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:196:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  196 |       collision_a_read_flag = 1;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:198:29: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  198 |       collision_a_read_flag = 0;
      |                             ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:214:27: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  214 |       collision_b_address = b1_addr;
      |                           ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:215:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  215 |       collision_b_write_flag = 1;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:217:30: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  217 |       collision_b_write_flag = 0;
      |                              ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:237:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  237 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:241:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  241 |         collision_a_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:248:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  248 |         collision_a_read_flag = 0;
      |                               ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:254:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  254 |         collision_b_write_flag = 0;   
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:258:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  258 |         collision_b_write_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:265:31: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  265 |         collision_b_read_flag = 0;
      |                               ^
%Warning-INITIALDLY: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:373:21: Non-blocking assignment '<=' in initial/final block
                                                                                                                                                                                             : ... This will be executed as a blocking assignment '='!
  373 |         RAM2_DATA[b][c] <= INIT2[a];
      |                     ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:442:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  442 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:446:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  446 |         collision_a2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:453:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  453 |         collision_a2_read_flag = 0;
      |                                ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:459:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  459 |         collision_b2_write_flag = 0;   
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:463:33: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  463 |         collision_b2_write_flag = 0;
      |                                 ^
%Warning-BLKSEQ: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:470:32: Blocking assignment '=' in sequential logic process
                                                                                                                                                                                         : ... Suggest using delayed assignment '<='
  470 |         collision_b2_read_flag = 0;
      |                                ^
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:145:43: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  145 |                 RAM1_PARITY[b1_addr][k_p] <= WPARITY_B1[k_p-(find_b1_write_index(ADDR_B1)*B1_PARITY_WRITE_WIDTH)];
      |                                           ^~
%Error-BLKLOOPINIT: /nfs_eda_sw/softwares/Raptor/instl_dir/04_30_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v:208:35: Unsupported: Delayed assignment to array inside for loops (non-delayed is ok - see docs)
  208 |             RAM1_DATA[b1_addr][k] <= WDATA_B1[k-(find_b1_write_index(ADDR_B1)*B1_DATA_WRITE_WIDTH)];
      |                                   ^~
%Warning-UNOPTFLAT: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:38:14: Signal unoptimizable: Circular combinational logic: 'co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.$0$memwr$\RAM____Vhsh9QkEKb9HSHx4qOFkXnw8U1E94Nt24OSZh8iQnzDz'
   38 |   wire [7:0] \$0$memwr$\RAM$/nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/rtl/asym_ram_sdp_write_wider_dc_logic.v:82$1_EN[7:0]$518 ;
      |              ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:38:14:      Example path: co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.$0$memwr$\RAM____Vhsh9QkEKb9HSHx4qOFkXnw8U1E94Nt24OSZh8iQnzDz
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:773:1322:      Example path: ASSIGNW
                    /nfs_scratch/scratch/CompilerValidation/abdul_hameed/asym_ram_sdp_write_wider_dc_logic/results_dir/asym_ram_sdp_write_wider_dc_logic/run_1/synth_1_1/synthesis/asym_ram_sdp_write_wider_dc_logic_post_synth.v:38:14:      Example path: co_sim_asym_ram_sdp_write_wider_dc_logic.netlist.$0$memwr$\RAM____Vhsh9QkEKb9HSHx4qOFkXnw8U1E94Nt24OSZh8iQnzDz
%Error: Exiting due to 2 error(s)
