INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RUDRA/Documents/Git/Asteroid/test/test.srcs/sources_1/new/half_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/RUDRA/Documents/Git/Asteroid/test/test.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
