Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx_Vivado_2019.2_1106_2127/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 2645541efad947a397b1c312c8ecd663 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot sr_latch_TB_behav xil_defaultlib.sr_latch_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sr_latch
Compiling module xil_defaultlib.sr_latch_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot sr_latch_TB_behav
