.TH "_lookup_sddiv" 9 "_lookup_sddiv" "May 2021" "Kernel Hacker's Manual" LINUX
.SH NAME
_lookup_sddiv \- Calculate sigma delta divider for j-type DPLL
.SH SYNOPSIS
.B "void" _lookup_sddiv
.BI "(struct clk_hw_omap *clk "  ","
.BI "u8 *sd_div "  ","
.BI "u16 m "  ","
.BI "u8 n "  ");"
.SH ARGUMENTS
.IP "clk" 12
pointer to a DPLL struct clk
.IP "sd_div" 12
target sigma-delta divider
.IP "m" 12
DPLL multiplier to set
.IP "n" 12
DPLL divider to set
.SH "DESCRIPTION"
See 36xx TRM section 3.5.3.3.3.2 "Type B DPLL (Low-Jitter)"

XXX This code is not needed for 3430/AM35xx; can it be optimized
out in non-multi-OMAP builds for those chips?
