
Assignment6_SerialIO_Answer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003328  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007cc  080033e8  080033e8  000043e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003bb4  08003bb4  00005070  2**0
                  CONTENTS
  4 .ARM          00000000  08003bb4  08003bb4  00005070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003bb4  08003bb4  00005070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003bb4  08003bb4  00004bb4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003bb8  08003bb8  00004bb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08003bbc  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000868  20000070  08003c2c  00005070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200008d8  08003c2c  000058d8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00005070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00003db8  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001494  00000000  00000000  00008e50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000420  00000000  00000000  0000a2e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000030c  00000000  00000000  0000a708  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000303e  00000000  00000000  0000aa14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007524  00000000  00000000  0000da52  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0006a0e3  00000000  00000000  00014f76  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  0007f059  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001444  00000000  00000000  0007f0e0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b7  00000000  00000000  00080524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000070 	.word	0x20000070
 80000e0:	00000000 	.word	0x00000000
 80000e4:	080033d0 	.word	0x080033d0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000074 	.word	0x20000074
 8000104:	080033d0 	.word	0x080033d0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <delay_ms>:
 *      Author: nadgi
 */

#include "arp.h"

void delay_ms(uint16_t ms) {
 8000244:	b580      	push	{r7, lr}
 8000246:	b084      	sub	sp, #16
 8000248:	af00      	add	r7, sp, #0
 800024a:	0002      	movs	r2, r0
 800024c:	1dbb      	adds	r3, r7, #6
 800024e:	801a      	strh	r2, [r3, #0]
	for (volatile uint32_t i = 0; i < ms * 1000; i++) {
 8000250:	2300      	movs	r3, #0
 8000252:	60fb      	str	r3, [r7, #12]
 8000254:	e002      	b.n	800025c <delay_ms+0x18>
 8000256:	68fb      	ldr	r3, [r7, #12]
 8000258:	3301      	adds	r3, #1
 800025a:	60fb      	str	r3, [r7, #12]
 800025c:	1dbb      	adds	r3, r7, #6
 800025e:	881a      	ldrh	r2, [r3, #0]
 8000260:	0013      	movs	r3, r2
 8000262:	015b      	lsls	r3, r3, #5
 8000264:	1a9b      	subs	r3, r3, r2
 8000266:	009b      	lsls	r3, r3, #2
 8000268:	189b      	adds	r3, r3, r2
 800026a:	00db      	lsls	r3, r3, #3
 800026c:	001a      	movs	r2, r3
 800026e:	68fb      	ldr	r3, [r7, #12]
 8000270:	429a      	cmp	r2, r3
 8000272:	d8f0      	bhi.n	8000256 <delay_ms+0x12>
		// Simple loop for delay; adjust the multiplier based on clock speed
	}
}
 8000274:	46c0      	nop			@ (mov r8, r8)
 8000276:	46c0      	nop			@ (mov r8, r8)
 8000278:	46bd      	mov	sp, r7
 800027a:	b004      	add	sp, #16
 800027c:	bd80      	pop	{r7, pc}

0800027e <enc28j60_start_transmission>:
void enc28j60_start_transmission(void) {
 800027e:	b590      	push	{r4, r7, lr}
 8000280:	b083      	sub	sp, #12
 8000282:	af00      	add	r7, sp, #0
	uint8_t econ1 = enc_mac_read(0x1F, 0); // Read ECON1
 8000284:	1dfc      	adds	r4, r7, #7
 8000286:	2100      	movs	r1, #0
 8000288:	201f      	movs	r0, #31
 800028a:	f000 fbd5 	bl	8000a38 <enc_mac_read>
 800028e:	0003      	movs	r3, r0
 8000290:	7023      	strb	r3, [r4, #0]
	econ1 |= 0x08; // Set TXRTS (bit 3)
 8000292:	1dfb      	adds	r3, r7, #7
 8000294:	1dfa      	adds	r2, r7, #7
 8000296:	7812      	ldrb	r2, [r2, #0]
 8000298:	2108      	movs	r1, #8
 800029a:	430a      	orrs	r2, r1
 800029c:	701a      	strb	r2, [r3, #0]
	enc_control_write(0, 0x1F, econ1); // Write back to ECON1
 800029e:	1dfb      	adds	r3, r7, #7
 80002a0:	781b      	ldrb	r3, [r3, #0]
 80002a2:	001a      	movs	r2, r3
 80002a4:	211f      	movs	r1, #31
 80002a6:	2000      	movs	r0, #0
 80002a8:	f000 f9ee 	bl	8000688 <enc_control_write>
}
 80002ac:	46c0      	nop			@ (mov r8, r8)
 80002ae:	46bd      	mov	sp, r7
 80002b0:	b003      	add	sp, #12
 80002b2:	bd90      	pop	{r4, r7, pc}

080002b4 <enc28j60_set_transmit_pointers>:
void enc28j60_set_transmit_pointers(uint16_t start_address,
		uint16_t end_address) {
 80002b4:	b580      	push	{r7, lr}
 80002b6:	b082      	sub	sp, #8
 80002b8:	af00      	add	r7, sp, #0
 80002ba:	0002      	movs	r2, r0
 80002bc:	1dbb      	adds	r3, r7, #6
 80002be:	801a      	strh	r2, [r3, #0]
 80002c0:	1d3b      	adds	r3, r7, #4
 80002c2:	1c0a      	adds	r2, r1, #0
 80002c4:	801a      	strh	r2, [r3, #0]
	// Write to ETXST (Transmit Start Pointer)
	enc_control_write(0, 0x04, (uint8_t) (start_address & 0xFF)); // Low byte
 80002c6:	1dbb      	adds	r3, r7, #6
 80002c8:	881b      	ldrh	r3, [r3, #0]
 80002ca:	b2db      	uxtb	r3, r3
 80002cc:	001a      	movs	r2, r3
 80002ce:	2104      	movs	r1, #4
 80002d0:	2000      	movs	r0, #0
 80002d2:	f000 f9d9 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x05, (uint8_t) ((start_address >> 8) & 0xFF)); // High byte
 80002d6:	1dbb      	adds	r3, r7, #6
 80002d8:	881b      	ldrh	r3, [r3, #0]
 80002da:	0a1b      	lsrs	r3, r3, #8
 80002dc:	b29b      	uxth	r3, r3
 80002de:	b2db      	uxtb	r3, r3
 80002e0:	001a      	movs	r2, r3
 80002e2:	2105      	movs	r1, #5
 80002e4:	2000      	movs	r0, #0
 80002e6:	f000 f9cf 	bl	8000688 <enc_control_write>

	// Write to ETXND (Transmit End Pointer)
	enc_control_write(0, 0x06, (uint8_t) (end_address & 0xFF)); // Low byte
 80002ea:	1d3b      	adds	r3, r7, #4
 80002ec:	881b      	ldrh	r3, [r3, #0]
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	001a      	movs	r2, r3
 80002f2:	2106      	movs	r1, #6
 80002f4:	2000      	movs	r0, #0
 80002f6:	f000 f9c7 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x07, (uint8_t) ((end_address >> 8) & 0xFF)); // High byte
 80002fa:	1d3b      	adds	r3, r7, #4
 80002fc:	881b      	ldrh	r3, [r3, #0]
 80002fe:	0a1b      	lsrs	r3, r3, #8
 8000300:	b29b      	uxth	r3, r3
 8000302:	b2db      	uxtb	r3, r3
 8000304:	001a      	movs	r2, r3
 8000306:	2107      	movs	r1, #7
 8000308:	2000      	movs	r0, #0
 800030a:	f000 f9bd 	bl	8000688 <enc_control_write>
}
 800030e:	46c0      	nop			@ (mov r8, r8)
 8000310:	46bd      	mov	sp, r7
 8000312:	b002      	add	sp, #8
 8000314:	bd80      	pop	{r7, pc}

08000316 <wait_for_transmission_complete>:

bool wait_for_transmission_complete(uint16_t timeout_ms) {
 8000316:	b5b0      	push	{r4, r5, r7, lr}
 8000318:	b084      	sub	sp, #16
 800031a:	af00      	add	r7, sp, #0
 800031c:	0002      	movs	r2, r0
 800031e:	1dbb      	adds	r3, r7, #6
 8000320:	801a      	strh	r2, [r3, #0]
	uint16_t elapsed = 0;
 8000322:	230e      	movs	r3, #14
 8000324:	18fb      	adds	r3, r7, r3
 8000326:	2200      	movs	r2, #0
 8000328:	801a      	strh	r2, [r3, #0]

	while (elapsed < timeout_ms) {
 800032a:	e017      	b.n	800035c <wait_for_transmission_complete+0x46>
		uint8_t econ1 = enc_mac_read(0x1F, 0); // Read ECON1
 800032c:	250d      	movs	r5, #13
 800032e:	197c      	adds	r4, r7, r5
 8000330:	2100      	movs	r1, #0
 8000332:	201f      	movs	r0, #31
 8000334:	f000 fb80 	bl	8000a38 <enc_mac_read>
 8000338:	0003      	movs	r3, r0
 800033a:	7023      	strb	r3, [r4, #0]
		if (!(econ1 & (1 << 3))) { // TXRTS (bit 3) cleared means transmission complete
 800033c:	197b      	adds	r3, r7, r5
 800033e:	781b      	ldrb	r3, [r3, #0]
 8000340:	2208      	movs	r2, #8
 8000342:	4013      	ands	r3, r2
 8000344:	d101      	bne.n	800034a <wait_for_transmission_complete+0x34>
			return true;  // Transmission completed
 8000346:	2301      	movs	r3, #1
 8000348:	e010      	b.n	800036c <wait_for_transmission_complete+0x56>
		}

		delay_ms(1);  // Wait 1 ms
 800034a:	2001      	movs	r0, #1
 800034c:	f7ff ff7a 	bl	8000244 <delay_ms>
		elapsed++;
 8000350:	210e      	movs	r1, #14
 8000352:	187b      	adds	r3, r7, r1
 8000354:	881a      	ldrh	r2, [r3, #0]
 8000356:	187b      	adds	r3, r7, r1
 8000358:	3201      	adds	r2, #1
 800035a:	801a      	strh	r2, [r3, #0]
	while (elapsed < timeout_ms) {
 800035c:	230e      	movs	r3, #14
 800035e:	18fa      	adds	r2, r7, r3
 8000360:	1dbb      	adds	r3, r7, #6
 8000362:	8812      	ldrh	r2, [r2, #0]
 8000364:	881b      	ldrh	r3, [r3, #0]
 8000366:	429a      	cmp	r2, r3
 8000368:	d3e0      	bcc.n	800032c <wait_for_transmission_complete+0x16>
	}

	return false;  // Timed out
 800036a:	2300      	movs	r3, #0
}
 800036c:	0018      	movs	r0, r3
 800036e:	46bd      	mov	sp, r7
 8000370:	b004      	add	sp, #16
 8000372:	bdb0      	pop	{r4, r5, r7, pc}

08000374 <enc28j60_transmission_successful>:

bool enc28j60_transmission_successful() {
 8000374:	b590      	push	{r4, r7, lr}
 8000376:	b083      	sub	sp, #12
 8000378:	af00      	add	r7, sp, #0
	uint8_t estat = enc_mac_read(0x1D, 0); // Read ESTAT
 800037a:	1dfc      	adds	r4, r7, #7
 800037c:	2100      	movs	r1, #0
 800037e:	201d      	movs	r0, #29
 8000380:	f000 fb5a 	bl	8000a38 <enc_mac_read>
 8000384:	0003      	movs	r3, r0
 8000386:	7023      	strb	r3, [r4, #0]
	return !(estat & 0x02); // Check if TXABRT (bit 1) is not set
 8000388:	1dfb      	adds	r3, r7, #7
 800038a:	781b      	ldrb	r3, [r3, #0]
 800038c:	2202      	movs	r2, #2
 800038e:	4013      	ands	r3, r2
 8000390:	425a      	negs	r2, r3
 8000392:	4153      	adcs	r3, r2
 8000394:	b2db      	uxtb	r3, r3
}
 8000396:	0018      	movs	r0, r3
 8000398:	46bd      	mov	sp, r7
 800039a:	b003      	add	sp, #12
 800039c:	bd90      	pop	{r4, r7, pc}

0800039e <cbfifo_init>:


/*
 * Initialize the FIFO structure.
 */
void cbfifo_init(cbfifo_t *fifo) {
 800039e:	b580      	push	{r7, lr}
 80003a0:	b082      	sub	sp, #8
 80003a2:	af00      	add	r7, sp, #0
 80003a4:	6078      	str	r0, [r7, #4]
    if (fifo != NULL) {
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	2b00      	cmp	r3, #0
 80003aa:	d00b      	beq.n	80003c4 <cbfifo_init+0x26>
        fifo->write = 0;
 80003ac:	687b      	ldr	r3, [r7, #4]
 80003ae:	2280      	movs	r2, #128	@ 0x80
 80003b0:	2100      	movs	r1, #0
 80003b2:	5099      	str	r1, [r3, r2]
        fifo->read = 0;
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	2284      	movs	r2, #132	@ 0x84
 80003b8:	2100      	movs	r1, #0
 80003ba:	5099      	str	r1, [r3, r2]
        fifo->length = 0;
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	2288      	movs	r2, #136	@ 0x88
 80003c0:	2100      	movs	r1, #0
 80003c2:	5099      	str	r1, [r3, r2]
    }
}
 80003c4:	46c0      	nop			@ (mov r8, r8)
 80003c6:	46bd      	mov	sp, r7
 80003c8:	b002      	add	sp, #8
 80003ca:	bd80      	pop	{r7, pc}

080003cc <cbfifo_enqueue>:
 *
 * Returns:
 *   The number of bytes actually enqueued, which could be 0.
 *   In case of an error, returns (size_t) -1.
 */
size_t cbfifo_enqueue(cbfifo_t *fifo, void *buf, size_t nbyte) {
 80003cc:	b580      	push	{r7, lr}
 80003ce:	b088      	sub	sp, #32
 80003d0:	af00      	add	r7, sp, #0
 80003d2:	60f8      	str	r0, [r7, #12]
 80003d4:	60b9      	str	r1, [r7, #8]
 80003d6:	607a      	str	r2, [r7, #4]
    if (fifo == NULL || buf == NULL) {
 80003d8:	68fb      	ldr	r3, [r7, #12]
 80003da:	2b00      	cmp	r3, #0
 80003dc:	d002      	beq.n	80003e4 <cbfifo_enqueue+0x18>
 80003de:	68bb      	ldr	r3, [r7, #8]
 80003e0:	2b00      	cmp	r3, #0
 80003e2:	d102      	bne.n	80003ea <cbfifo_enqueue+0x1e>
        return FIFO_ERROR;
 80003e4:	2301      	movs	r3, #1
 80003e6:	425b      	negs	r3, r3
 80003e8:	e03b      	b.n	8000462 <cbfifo_enqueue+0x96>
    }
    if (nbyte == 0) {
 80003ea:	687b      	ldr	r3, [r7, #4]
 80003ec:	2b00      	cmp	r3, #0
 80003ee:	d101      	bne.n	80003f4 <cbfifo_enqueue+0x28>
        return 0;
 80003f0:	2300      	movs	r3, #0
 80003f2:	e036      	b.n	8000462 <cbfifo_enqueue+0x96>
    }
    size_t blank = (MAX_FIFO_SIZE - (fifo->length));
 80003f4:	68fb      	ldr	r3, [r7, #12]
 80003f6:	2288      	movs	r2, #136	@ 0x88
 80003f8:	589b      	ldr	r3, [r3, r2]
 80003fa:	2280      	movs	r2, #128	@ 0x80
 80003fc:	1ad3      	subs	r3, r2, r3
 80003fe:	61bb      	str	r3, [r7, #24]
    if (blank == 0) {
 8000400:	69bb      	ldr	r3, [r7, #24]
 8000402:	2b00      	cmp	r3, #0
 8000404:	d101      	bne.n	800040a <cbfifo_enqueue+0x3e>
        return 0;
 8000406:	2300      	movs	r3, #0
 8000408:	e02b      	b.n	8000462 <cbfifo_enqueue+0x96>
    }
    size_t endq = (nbyte <= blank) ? nbyte : blank;
 800040a:	69ba      	ldr	r2, [r7, #24]
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	4293      	cmp	r3, r2
 8000410:	d900      	bls.n	8000414 <cbfifo_enqueue+0x48>
 8000412:	0013      	movs	r3, r2
 8000414:	617b      	str	r3, [r7, #20]
    uint8_t *temp = (uint8_t*)buf;
 8000416:	68bb      	ldr	r3, [r7, #8]
 8000418:	613b      	str	r3, [r7, #16]

    for (size_t i = 0; i < endq; i++) {
 800041a:	2300      	movs	r3, #0
 800041c:	61fb      	str	r3, [r7, #28]
 800041e:	e01b      	b.n	8000458 <cbfifo_enqueue+0x8c>
        fifo->buffer[fifo->write] = temp[i];
 8000420:	693a      	ldr	r2, [r7, #16]
 8000422:	69fb      	ldr	r3, [r7, #28]
 8000424:	18d2      	adds	r2, r2, r3
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	2180      	movs	r1, #128	@ 0x80
 800042a:	585b      	ldr	r3, [r3, r1]
 800042c:	7811      	ldrb	r1, [r2, #0]
 800042e:	68fa      	ldr	r2, [r7, #12]
 8000430:	54d1      	strb	r1, [r2, r3]
        fifo->length++;
 8000432:	68fb      	ldr	r3, [r7, #12]
 8000434:	2288      	movs	r2, #136	@ 0x88
 8000436:	589b      	ldr	r3, [r3, r2]
 8000438:	1c5a      	adds	r2, r3, #1
 800043a:	68fb      	ldr	r3, [r7, #12]
 800043c:	2188      	movs	r1, #136	@ 0x88
 800043e:	505a      	str	r2, [r3, r1]
        fifo->write = ((fifo->write + 1) & (MAX_FIFO_SIZE-1)); // Increment write pointer with wrap-around
 8000440:	68fb      	ldr	r3, [r7, #12]
 8000442:	2280      	movs	r2, #128	@ 0x80
 8000444:	589b      	ldr	r3, [r3, r2]
 8000446:	3301      	adds	r3, #1
 8000448:	227f      	movs	r2, #127	@ 0x7f
 800044a:	401a      	ands	r2, r3
 800044c:	68fb      	ldr	r3, [r7, #12]
 800044e:	2180      	movs	r1, #128	@ 0x80
 8000450:	505a      	str	r2, [r3, r1]
    for (size_t i = 0; i < endq; i++) {
 8000452:	69fb      	ldr	r3, [r7, #28]
 8000454:	3301      	adds	r3, #1
 8000456:	61fb      	str	r3, [r7, #28]
 8000458:	69fa      	ldr	r2, [r7, #28]
 800045a:	697b      	ldr	r3, [r7, #20]
 800045c:	429a      	cmp	r2, r3
 800045e:	d3df      	bcc.n	8000420 <cbfifo_enqueue+0x54>
    }
    return endq;
 8000460:	697b      	ldr	r3, [r7, #20]
}
 8000462:	0018      	movs	r0, r3
 8000464:	46bd      	mov	sp, r7
 8000466:	b008      	add	sp, #32
 8000468:	bd80      	pop	{r7, pc}

0800046a <cbfifo_dequeue>:
 *   nbyte   Bytes of data requested
 *
 * Returns:
 *   The number of bytes actually removed.
 */
size_t cbfifo_dequeue(cbfifo_t *fifo, void *buf, size_t nbyte) {
 800046a:	b580      	push	{r7, lr}
 800046c:	b088      	sub	sp, #32
 800046e:	af00      	add	r7, sp, #0
 8000470:	60f8      	str	r0, [r7, #12]
 8000472:	60b9      	str	r1, [r7, #8]
 8000474:	607a      	str	r2, [r7, #4]
    if (fifo == NULL || buf == NULL || nbyte == 0 || fifo->length == 0) {
 8000476:	68fb      	ldr	r3, [r7, #12]
 8000478:	2b00      	cmp	r3, #0
 800047a:	d00a      	beq.n	8000492 <cbfifo_dequeue+0x28>
 800047c:	68bb      	ldr	r3, [r7, #8]
 800047e:	2b00      	cmp	r3, #0
 8000480:	d007      	beq.n	8000492 <cbfifo_dequeue+0x28>
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d004      	beq.n	8000492 <cbfifo_dequeue+0x28>
 8000488:	68fb      	ldr	r3, [r7, #12]
 800048a:	2288      	movs	r2, #136	@ 0x88
 800048c:	589b      	ldr	r3, [r3, r2]
 800048e:	2b00      	cmp	r3, #0
 8000490:	d101      	bne.n	8000496 <cbfifo_dequeue+0x2c>
        return 0;
 8000492:	2300      	movs	r3, #0
 8000494:	e02d      	b.n	80004f2 <cbfifo_dequeue+0x88>
    }
    size_t endq = (nbyte <= fifo->length) ? nbyte : fifo->length;
 8000496:	68fb      	ldr	r3, [r7, #12]
 8000498:	2288      	movs	r2, #136	@ 0x88
 800049a:	589a      	ldr	r2, [r3, r2]
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4293      	cmp	r3, r2
 80004a0:	d900      	bls.n	80004a4 <cbfifo_dequeue+0x3a>
 80004a2:	0013      	movs	r3, r2
 80004a4:	61bb      	str	r3, [r7, #24]
    uint8_t *temp = (uint8_t*)buf;
 80004a6:	68bb      	ldr	r3, [r7, #8]
 80004a8:	617b      	str	r3, [r7, #20]

    for (size_t i = 0; i < endq; i++) {
 80004aa:	2300      	movs	r3, #0
 80004ac:	61fb      	str	r3, [r7, #28]
 80004ae:	e01b      	b.n	80004e8 <cbfifo_dequeue+0x7e>
        temp[i] = fifo->buffer[fifo->read];
 80004b0:	68fb      	ldr	r3, [r7, #12]
 80004b2:	2284      	movs	r2, #132	@ 0x84
 80004b4:	589a      	ldr	r2, [r3, r2]
 80004b6:	6979      	ldr	r1, [r7, #20]
 80004b8:	69fb      	ldr	r3, [r7, #28]
 80004ba:	18cb      	adds	r3, r1, r3
 80004bc:	68f9      	ldr	r1, [r7, #12]
 80004be:	5c8a      	ldrb	r2, [r1, r2]
 80004c0:	701a      	strb	r2, [r3, #0]
        fifo->length--;
 80004c2:	68fb      	ldr	r3, [r7, #12]
 80004c4:	2288      	movs	r2, #136	@ 0x88
 80004c6:	589b      	ldr	r3, [r3, r2]
 80004c8:	1e5a      	subs	r2, r3, #1
 80004ca:	68fb      	ldr	r3, [r7, #12]
 80004cc:	2188      	movs	r1, #136	@ 0x88
 80004ce:	505a      	str	r2, [r3, r1]
        fifo->read = ((fifo->read + 1) & (MAX_FIFO_SIZE-1)); // Increment read pointer with wrap-around
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	2284      	movs	r2, #132	@ 0x84
 80004d4:	589b      	ldr	r3, [r3, r2]
 80004d6:	3301      	adds	r3, #1
 80004d8:	227f      	movs	r2, #127	@ 0x7f
 80004da:	401a      	ands	r2, r3
 80004dc:	68fb      	ldr	r3, [r7, #12]
 80004de:	2184      	movs	r1, #132	@ 0x84
 80004e0:	505a      	str	r2, [r3, r1]
    for (size_t i = 0; i < endq; i++) {
 80004e2:	69fb      	ldr	r3, [r7, #28]
 80004e4:	3301      	adds	r3, #1
 80004e6:	61fb      	str	r3, [r7, #28]
 80004e8:	69fa      	ldr	r2, [r7, #28]
 80004ea:	69bb      	ldr	r3, [r7, #24]
 80004ec:	429a      	cmp	r2, r3
 80004ee:	d3df      	bcc.n	80004b0 <cbfifo_dequeue+0x46>
    }
    return endq;
 80004f0:	69bb      	ldr	r3, [r7, #24]
}
 80004f2:	0018      	movs	r0, r3
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b008      	add	sp, #32
 80004f8:	bd80      	pop	{r7, pc}

080004fa <cbfifo_length>:
 *   fifo    Pointer to the FIFO structure
 *
 * Returns:
 *   Number of bytes currently available to be dequeued from the FIFO.
 */
size_t cbfifo_length(cbfifo_t *fifo) {
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b082      	sub	sp, #8
 80004fe:	af00      	add	r7, sp, #0
 8000500:	6078      	str	r0, [r7, #4]
    return (fifo != NULL) ? fifo->length : 0; // Return length or 0 if fifo is NULL
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	2b00      	cmp	r3, #0
 8000506:	d003      	beq.n	8000510 <cbfifo_length+0x16>
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	2288      	movs	r2, #136	@ 0x88
 800050c:	589b      	ldr	r3, [r3, r2]
 800050e:	e000      	b.n	8000512 <cbfifo_length+0x18>
 8000510:	2300      	movs	r3, #0
}
 8000512:	0018      	movs	r0, r3
 8000514:	46bd      	mov	sp, r7
 8000516:	b002      	add	sp, #8
 8000518:	bd80      	pop	{r7, pc}
	...

0800051c <enc_set_autoinc>:
 *      Author: nadgi
 */
#include "enc.h"
#include "spi.h"

void enc_set_autoinc(void) {
 800051c:	b590      	push	{r4, r7, lr}
 800051e:	b083      	sub	sp, #12
 8000520:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8000522:	4b1a      	ldr	r3, [pc, #104]	@ (800058c <enc_set_autoinc+0x70>)
 8000524:	695a      	ldr	r2, [r3, #20]
 8000526:	4b19      	ldr	r3, [pc, #100]	@ (800058c <enc_set_autoinc+0x70>)
 8000528:	4919      	ldr	r1, [pc, #100]	@ (8000590 <enc_set_autoinc+0x74>)
 800052a:	400a      	ands	r2, r1
 800052c:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0x1E);
 800052e:	201e      	movs	r0, #30
 8000530:	f000 fe24 	bl	800117c <SPI_WriteByte>
	uint8_t data = SPI_ReadByte(); // Read the data from the SPI slave
 8000534:	1dfc      	adds	r4, r7, #7
 8000536:	f000 fe77 	bl	8001228 <SPI_ReadByte>
 800053a:	0003      	movs	r3, r0
 800053c:	7023      	strb	r3, [r4, #0]
	GPIOB->ODR |= SPI2_CS_PIN;
 800053e:	4b13      	ldr	r3, [pc, #76]	@ (800058c <enc_set_autoinc+0x70>)
 8000540:	695a      	ldr	r2, [r3, #20]
 8000542:	4b12      	ldr	r3, [pc, #72]	@ (800058c <enc_set_autoinc+0x70>)
 8000544:	2180      	movs	r1, #128	@ 0x80
 8000546:	0149      	lsls	r1, r1, #5
 8000548:	430a      	orrs	r2, r1
 800054a:	615a      	str	r2, [r3, #20]
	data |= (1 << 7); // Set bit 7 of the data to 1
 800054c:	1dfb      	adds	r3, r7, #7
 800054e:	1dfa      	adds	r2, r7, #7
 8000550:	7812      	ldrb	r2, [r2, #0]
 8000552:	2180      	movs	r1, #128	@ 0x80
 8000554:	4249      	negs	r1, r1
 8000556:	430a      	orrs	r2, r1
 8000558:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN;
 800055a:	4b0c      	ldr	r3, [pc, #48]	@ (800058c <enc_set_autoinc+0x70>)
 800055c:	695a      	ldr	r2, [r3, #20]
 800055e:	4b0b      	ldr	r3, [pc, #44]	@ (800058c <enc_set_autoinc+0x70>)
 8000560:	490b      	ldr	r1, [pc, #44]	@ (8000590 <enc_set_autoinc+0x74>)
 8000562:	400a      	ands	r2, r1
 8000564:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0x5E);      // Write ECON2 address
 8000566:	205e      	movs	r0, #94	@ 0x5e
 8000568:	f000 fe08 	bl	800117c <SPI_WriteByte>
	SPI_WriteByte(data);      // Write the modified data with MSB set
 800056c:	1dfb      	adds	r3, r7, #7
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	0018      	movs	r0, r3
 8000572:	f000 fe03 	bl	800117c <SPI_WriteByte>
	GPIOB->ODR |= SPI2_CS_PIN;
 8000576:	4b05      	ldr	r3, [pc, #20]	@ (800058c <enc_set_autoinc+0x70>)
 8000578:	695a      	ldr	r2, [r3, #20]
 800057a:	4b04      	ldr	r3, [pc, #16]	@ (800058c <enc_set_autoinc+0x70>)
 800057c:	2180      	movs	r1, #128	@ 0x80
 800057e:	0149      	lsls	r1, r1, #5
 8000580:	430a      	orrs	r2, r1
 8000582:	615a      	str	r2, [r3, #20]
}
 8000584:	46c0      	nop			@ (mov r8, r8)
 8000586:	46bd      	mov	sp, r7
 8000588:	b003      	add	sp, #12
 800058a:	bd90      	pop	{r4, r7, pc}
 800058c:	48000400 	.word	0x48000400
 8000590:	ffffefff 	.word	0xffffefff

08000594 <enc_select_reg_bank>:
void enc_select_reg_bank(uint8_t bank) {
 8000594:	b5b0      	push	{r4, r5, r7, lr}
 8000596:	b084      	sub	sp, #16
 8000598:	af00      	add	r7, sp, #0
 800059a:	0002      	movs	r2, r0
 800059c:	1dfb      	adds	r3, r7, #7
 800059e:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN;
 80005a0:	4b36      	ldr	r3, [pc, #216]	@ (800067c <enc_select_reg_bank+0xe8>)
 80005a2:	695a      	ldr	r2, [r3, #20]
 80005a4:	4b35      	ldr	r3, [pc, #212]	@ (800067c <enc_select_reg_bank+0xe8>)
 80005a6:	4936      	ldr	r1, [pc, #216]	@ (8000680 <enc_select_reg_bank+0xec>)
 80005a8:	400a      	ands	r2, r1
 80005aa:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0X1F); // Send the address
 80005ac:	201f      	movs	r0, #31
 80005ae:	f000 fde5 	bl	800117c <SPI_WriteByte>
	uint8_t data = SPI_ReadByte(); // Read the data
 80005b2:	250f      	movs	r5, #15
 80005b4:	197c      	adds	r4, r7, r5
 80005b6:	f000 fe37 	bl	8001228 <SPI_ReadByte>
 80005ba:	0003      	movs	r3, r0
 80005bc:	7023      	strb	r3, [r4, #0]
	GPIOB->ODR |= SPI2_CS_PIN;
 80005be:	4b2f      	ldr	r3, [pc, #188]	@ (800067c <enc_select_reg_bank+0xe8>)
 80005c0:	695a      	ldr	r2, [r3, #20]
 80005c2:	4b2e      	ldr	r3, [pc, #184]	@ (800067c <enc_select_reg_bank+0xe8>)
 80005c4:	2180      	movs	r1, #128	@ 0x80
 80005c6:	0149      	lsls	r1, r1, #5
 80005c8:	430a      	orrs	r2, r1
 80005ca:	615a      	str	r2, [r3, #20]

	// Modify the last two bits of 'data' based on 'bank'
	data &= ~0x03; // Clear the last two bits
 80005cc:	197b      	adds	r3, r7, r5
 80005ce:	197a      	adds	r2, r7, r5
 80005d0:	7812      	ldrb	r2, [r2, #0]
 80005d2:	2103      	movs	r1, #3
 80005d4:	438a      	bics	r2, r1
 80005d6:	701a      	strb	r2, [r3, #0]
	switch (bank) {
 80005d8:	1dfb      	adds	r3, r7, #7
 80005da:	781b      	ldrb	r3, [r3, #0]
 80005dc:	2b03      	cmp	r3, #3
 80005de:	d01e      	beq.n	800061e <enc_select_reg_bank+0x8a>
 80005e0:	dc25      	bgt.n	800062e <enc_select_reg_bank+0x9a>
 80005e2:	2b02      	cmp	r3, #2
 80005e4:	d013      	beq.n	800060e <enc_select_reg_bank+0x7a>
 80005e6:	dc22      	bgt.n	800062e <enc_select_reg_bank+0x9a>
 80005e8:	2b00      	cmp	r3, #0
 80005ea:	d002      	beq.n	80005f2 <enc_select_reg_bank+0x5e>
 80005ec:	2b01      	cmp	r3, #1
 80005ee:	d006      	beq.n	80005fe <enc_select_reg_bank+0x6a>
 80005f0:	e01d      	b.n	800062e <enc_select_reg_bank+0x9a>
	case 0:
		data |= 0x00; // Last two bits: 00
 80005f2:	220f      	movs	r2, #15
 80005f4:	18bb      	adds	r3, r7, r2
 80005f6:	18ba      	adds	r2, r7, r2
 80005f8:	7812      	ldrb	r2, [r2, #0]
 80005fa:	701a      	strb	r2, [r3, #0]
		break;
 80005fc:	e01b      	b.n	8000636 <enc_select_reg_bank+0xa2>
	case 1:
		data |= 0x01; // Last two bits: 01
 80005fe:	220f      	movs	r2, #15
 8000600:	18bb      	adds	r3, r7, r2
 8000602:	18ba      	adds	r2, r7, r2
 8000604:	7812      	ldrb	r2, [r2, #0]
 8000606:	2101      	movs	r1, #1
 8000608:	430a      	orrs	r2, r1
 800060a:	701a      	strb	r2, [r3, #0]
		break;
 800060c:	e013      	b.n	8000636 <enc_select_reg_bank+0xa2>
	case 2:
		data |= 0x02; // Last two bits: 10
 800060e:	220f      	movs	r2, #15
 8000610:	18bb      	adds	r3, r7, r2
 8000612:	18ba      	adds	r2, r7, r2
 8000614:	7812      	ldrb	r2, [r2, #0]
 8000616:	2102      	movs	r1, #2
 8000618:	430a      	orrs	r2, r1
 800061a:	701a      	strb	r2, [r3, #0]
		break;
 800061c:	e00b      	b.n	8000636 <enc_select_reg_bank+0xa2>
	case 3:
		data |= 0x03; // Last two bits: 11
 800061e:	220f      	movs	r2, #15
 8000620:	18bb      	adds	r3, r7, r2
 8000622:	18ba      	adds	r2, r7, r2
 8000624:	7812      	ldrb	r2, [r2, #0]
 8000626:	2103      	movs	r1, #3
 8000628:	430a      	orrs	r2, r1
 800062a:	701a      	strb	r2, [r3, #0]
		break;
 800062c:	e003      	b.n	8000636 <enc_select_reg_bank+0xa2>
	default:
		printf("wrong bank");
 800062e:	4b15      	ldr	r3, [pc, #84]	@ (8000684 <enc_select_reg_bank+0xf0>)
 8000630:	0018      	movs	r0, r3
 8000632:	f001 ffaf 	bl	8002594 <iprintf>
	}

	for (int i = 0; i < 16; i++)
 8000636:	2300      	movs	r3, #0
 8000638:	60bb      	str	r3, [r7, #8]
 800063a:	e002      	b.n	8000642 <enc_select_reg_bank+0xae>
 800063c:	68bb      	ldr	r3, [r7, #8]
 800063e:	3301      	adds	r3, #1
 8000640:	60bb      	str	r3, [r7, #8]
 8000642:	68bb      	ldr	r3, [r7, #8]
 8000644:	2b0f      	cmp	r3, #15
 8000646:	ddf9      	ble.n	800063c <enc_select_reg_bank+0xa8>
		; // Delay

	GPIOB->ODR &= ~SPI2_CS_PIN;
 8000648:	4b0c      	ldr	r3, [pc, #48]	@ (800067c <enc_select_reg_bank+0xe8>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	4b0b      	ldr	r3, [pc, #44]	@ (800067c <enc_select_reg_bank+0xe8>)
 800064e:	490c      	ldr	r1, [pc, #48]	@ (8000680 <enc_select_reg_bank+0xec>)
 8000650:	400a      	ands	r2, r1
 8000652:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(0x5F);
 8000654:	205f      	movs	r0, #95	@ 0x5f
 8000656:	f000 fd91 	bl	800117c <SPI_WriteByte>
	SPI_WriteByte(data); // Send the modified data
 800065a:	230f      	movs	r3, #15
 800065c:	18fb      	adds	r3, r7, r3
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	0018      	movs	r0, r3
 8000662:	f000 fd8b 	bl	800117c <SPI_WriteByte>
	GPIOB->ODR |= SPI2_CS_PIN;
 8000666:	4b05      	ldr	r3, [pc, #20]	@ (800067c <enc_select_reg_bank+0xe8>)
 8000668:	695a      	ldr	r2, [r3, #20]
 800066a:	4b04      	ldr	r3, [pc, #16]	@ (800067c <enc_select_reg_bank+0xe8>)
 800066c:	2180      	movs	r1, #128	@ 0x80
 800066e:	0149      	lsls	r1, r1, #5
 8000670:	430a      	orrs	r2, r1
 8000672:	615a      	str	r2, [r3, #20]
}
 8000674:	46c0      	nop			@ (mov r8, r8)
 8000676:	46bd      	mov	sp, r7
 8000678:	b004      	add	sp, #16
 800067a:	bdb0      	pop	{r4, r5, r7, pc}
 800067c:	48000400 	.word	0x48000400
 8000680:	ffffefff 	.word	0xffffefff
 8000684:	080033e8 	.word	0x080033e8

08000688 <enc_control_write>:

void enc_control_write(int reg_bank, uint8_t addr, uint8_t data) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b084      	sub	sp, #16
 800068c:	af00      	add	r7, sp, #0
 800068e:	6078      	str	r0, [r7, #4]
 8000690:	0008      	movs	r0, r1
 8000692:	0011      	movs	r1, r2
 8000694:	1cfb      	adds	r3, r7, #3
 8000696:	1c02      	adds	r2, r0, #0
 8000698:	701a      	strb	r2, [r3, #0]
 800069a:	1cbb      	adds	r3, r7, #2
 800069c:	1c0a      	adds	r2, r1, #0
 800069e:	701a      	strb	r2, [r3, #0]
	uint8_t opcode = 0x40;
 80006a0:	200f      	movs	r0, #15
 80006a2:	183b      	adds	r3, r7, r0
 80006a4:	2240      	movs	r2, #64	@ 0x40
 80006a6:	701a      	strb	r2, [r3, #0]
	addr = addr + opcode;
 80006a8:	1cfb      	adds	r3, r7, #3
 80006aa:	1cf9      	adds	r1, r7, #3
 80006ac:	183a      	adds	r2, r7, r0
 80006ae:	7809      	ldrb	r1, [r1, #0]
 80006b0:	7812      	ldrb	r2, [r2, #0]
 80006b2:	188a      	adds	r2, r1, r2
 80006b4:	701a      	strb	r2, [r3, #0]
	enc_select_reg_bank(reg_bank);
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	b2db      	uxtb	r3, r3
 80006ba:	0018      	movs	r0, r3
 80006bc:	f7ff ff6a 	bl	8000594 <enc_select_reg_bank>
	GPIOB->ODR &= ~SPI2_CS_PIN;
 80006c0:	4b0d      	ldr	r3, [pc, #52]	@ (80006f8 <enc_control_write+0x70>)
 80006c2:	695a      	ldr	r2, [r3, #20]
 80006c4:	4b0c      	ldr	r3, [pc, #48]	@ (80006f8 <enc_control_write+0x70>)
 80006c6:	490d      	ldr	r1, [pc, #52]	@ (80006fc <enc_control_write+0x74>)
 80006c8:	400a      	ands	r2, r1
 80006ca:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(addr);
 80006cc:	1cfb      	adds	r3, r7, #3
 80006ce:	781b      	ldrb	r3, [r3, #0]
 80006d0:	0018      	movs	r0, r3
 80006d2:	f000 fd53 	bl	800117c <SPI_WriteByte>
	SPI_WriteByte(data);
 80006d6:	1cbb      	adds	r3, r7, #2
 80006d8:	781b      	ldrb	r3, [r3, #0]
 80006da:	0018      	movs	r0, r3
 80006dc:	f000 fd4e 	bl	800117c <SPI_WriteByte>
	GPIOB->ODR |= SPI2_CS_PIN;
 80006e0:	4b05      	ldr	r3, [pc, #20]	@ (80006f8 <enc_control_write+0x70>)
 80006e2:	695a      	ldr	r2, [r3, #20]
 80006e4:	4b04      	ldr	r3, [pc, #16]	@ (80006f8 <enc_control_write+0x70>)
 80006e6:	2180      	movs	r1, #128	@ 0x80
 80006e8:	0149      	lsls	r1, r1, #5
 80006ea:	430a      	orrs	r2, r1
 80006ec:	615a      	str	r2, [r3, #20]
}
 80006ee:	46c0      	nop			@ (mov r8, r8)
 80006f0:	46bd      	mov	sp, r7
 80006f2:	b004      	add	sp, #16
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	46c0      	nop			@ (mov r8, r8)
 80006f8:	48000400 	.word	0x48000400
 80006fc:	ffffefff 	.word	0xffffefff

08000700 <enc_buffer_init>:

void enc_buffer_init(uint16_t start_address, uint16_t end_address) {
 8000700:	b580      	push	{r7, lr}
 8000702:	b082      	sub	sp, #8
 8000704:	af00      	add	r7, sp, #0
 8000706:	0002      	movs	r2, r0
 8000708:	1dbb      	adds	r3, r7, #6
 800070a:	801a      	strh	r2, [r3, #0]
 800070c:	1d3b      	adds	r3, r7, #4
 800070e:	1c0a      	adds	r2, r1, #0
 8000710:	801a      	strh	r2, [r3, #0]

	if (start_address > 0x1FFF || end_address > 0x1FFF) {
 8000712:	1dbb      	adds	r3, r7, #6
 8000714:	881a      	ldrh	r2, [r3, #0]
 8000716:	2380      	movs	r3, #128	@ 0x80
 8000718:	019b      	lsls	r3, r3, #6
 800071a:	429a      	cmp	r2, r3
 800071c:	d205      	bcs.n	800072a <enc_buffer_init+0x2a>
 800071e:	1d3b      	adds	r3, r7, #4
 8000720:	881a      	ldrh	r2, [r3, #0]
 8000722:	2380      	movs	r3, #128	@ 0x80
 8000724:	019b      	lsls	r3, r3, #6
 8000726:	429a      	cmp	r2, r3
 8000728:	d308      	bcc.n	800073c <enc_buffer_init+0x3c>
		printf("\nInvalid Buffer Range: Start 0x%04X, End 0x%04X\n",
 800072a:	1dbb      	adds	r3, r7, #6
 800072c:	8819      	ldrh	r1, [r3, #0]
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	881a      	ldrh	r2, [r3, #0]
 8000732:	4b2f      	ldr	r3, [pc, #188]	@ (80007f0 <enc_buffer_init+0xf0>)
 8000734:	0018      	movs	r0, r3
 8000736:	f001 ff2d 	bl	8002594 <iprintf>
				start_address, end_address);
		return;
 800073a:	e055      	b.n	80007e8 <enc_buffer_init+0xe8>
	}

	start_address &= ~1;  // Align to even address
 800073c:	1dbb      	adds	r3, r7, #6
 800073e:	1dba      	adds	r2, r7, #6
 8000740:	8812      	ldrh	r2, [r2, #0]
 8000742:	2101      	movs	r1, #1
 8000744:	438a      	bics	r2, r1
 8000746:	801a      	strh	r2, [r3, #0]

	enc_control_write(0, 0x00, (uint8_t) (start_address & 0xFF)); // ERDPTL
 8000748:	1dbb      	adds	r3, r7, #6
 800074a:	881b      	ldrh	r3, [r3, #0]
 800074c:	b2db      	uxtb	r3, r3
 800074e:	001a      	movs	r2, r3
 8000750:	2100      	movs	r1, #0
 8000752:	2000      	movs	r0, #0
 8000754:	f7ff ff98 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x01, (uint8_t) (start_address >> 8)); // ERDPTH
 8000758:	1dbb      	adds	r3, r7, #6
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	0a1b      	lsrs	r3, r3, #8
 800075e:	b29b      	uxth	r3, r3
 8000760:	b2db      	uxtb	r3, r3
 8000762:	001a      	movs	r2, r3
 8000764:	2101      	movs	r1, #1
 8000766:	2000      	movs	r0, #0
 8000768:	f7ff ff8e 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x08, (uint8_t) (start_address & 0xFF)); // ERXSTL
 800076c:	1dbb      	adds	r3, r7, #6
 800076e:	881b      	ldrh	r3, [r3, #0]
 8000770:	b2db      	uxtb	r3, r3
 8000772:	001a      	movs	r2, r3
 8000774:	2108      	movs	r1, #8
 8000776:	2000      	movs	r0, #0
 8000778:	f7ff ff86 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x09, (uint8_t) (start_address >> 8)); // ERXSTH
 800077c:	1dbb      	adds	r3, r7, #6
 800077e:	881b      	ldrh	r3, [r3, #0]
 8000780:	0a1b      	lsrs	r3, r3, #8
 8000782:	b29b      	uxth	r3, r3
 8000784:	b2db      	uxtb	r3, r3
 8000786:	001a      	movs	r2, r3
 8000788:	2109      	movs	r1, #9
 800078a:	2000      	movs	r0, #0
 800078c:	f7ff ff7c 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x0A, (uint8_t) (end_address & 0xFF)); // ERXNDL
 8000790:	1d3b      	adds	r3, r7, #4
 8000792:	881b      	ldrh	r3, [r3, #0]
 8000794:	b2db      	uxtb	r3, r3
 8000796:	001a      	movs	r2, r3
 8000798:	210a      	movs	r1, #10
 800079a:	2000      	movs	r0, #0
 800079c:	f7ff ff74 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x0B, (uint8_t) (end_address >> 8)); // ERXNDH
 80007a0:	1d3b      	adds	r3, r7, #4
 80007a2:	881b      	ldrh	r3, [r3, #0]
 80007a4:	0a1b      	lsrs	r3, r3, #8
 80007a6:	b29b      	uxth	r3, r3
 80007a8:	b2db      	uxtb	r3, r3
 80007aa:	001a      	movs	r2, r3
 80007ac:	210b      	movs	r1, #11
 80007ae:	2000      	movs	r0, #0
 80007b0:	f7ff ff6a 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x0C, (uint8_t) (start_address & 0xFF)); // ERXRDPTL
 80007b4:	1dbb      	adds	r3, r7, #6
 80007b6:	881b      	ldrh	r3, [r3, #0]
 80007b8:	b2db      	uxtb	r3, r3
 80007ba:	001a      	movs	r2, r3
 80007bc:	210c      	movs	r1, #12
 80007be:	2000      	movs	r0, #0
 80007c0:	f7ff ff62 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x0D, (uint8_t) (start_address >> 8)); // ERXRDPTH
 80007c4:	1dbb      	adds	r3, r7, #6
 80007c6:	881b      	ldrh	r3, [r3, #0]
 80007c8:	0a1b      	lsrs	r3, r3, #8
 80007ca:	b29b      	uxth	r3, r3
 80007cc:	b2db      	uxtb	r3, r3
 80007ce:	001a      	movs	r2, r3
 80007d0:	210d      	movs	r1, #13
 80007d2:	2000      	movs	r0, #0
 80007d4:	f7ff ff58 	bl	8000688 <enc_control_write>
	printf("\nBuffer Initialized: Start 0x%04X, End 0x%04X\n", start_address,
 80007d8:	1dbb      	adds	r3, r7, #6
 80007da:	8819      	ldrh	r1, [r3, #0]
 80007dc:	1d3b      	adds	r3, r7, #4
 80007de:	881a      	ldrh	r2, [r3, #0]
 80007e0:	4b04      	ldr	r3, [pc, #16]	@ (80007f4 <enc_buffer_init+0xf4>)
 80007e2:	0018      	movs	r0, r3
 80007e4:	f001 fed6 	bl	8002594 <iprintf>
			end_address);
}
 80007e8:	46bd      	mov	sp, r7
 80007ea:	b002      	add	sp, #8
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	46c0      	nop			@ (mov r8, r8)
 80007f0:	080033f4 	.word	0x080033f4
 80007f4:	08003428 	.word	0x08003428

080007f8 <enc_buffer_write>:

void enc_buffer_write(int num_bytes, uint16_t start_address, uint8_t *data_ptr) {
 80007f8:	b590      	push	{r4, r7, lr}
 80007fa:	b087      	sub	sp, #28
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	60f8      	str	r0, [r7, #12]
 8000800:	607a      	str	r2, [r7, #4]
 8000802:	230a      	movs	r3, #10
 8000804:	18fb      	adds	r3, r7, r3
 8000806:	1c0a      	adds	r2, r1, #0
 8000808:	801a      	strh	r2, [r3, #0]
	if (num_bytes < 1) {
 800080a:	68fb      	ldr	r3, [r7, #12]
 800080c:	2b00      	cmp	r3, #0
 800080e:	dc06      	bgt.n	800081e <enc_buffer_write+0x26>
		printf("\n\rInvalid number of bytes: %d\n\r", num_bytes);
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	4b3c      	ldr	r3, [pc, #240]	@ (8000904 <enc_buffer_write+0x10c>)
 8000814:	0011      	movs	r1, r2
 8000816:	0018      	movs	r0, r3
 8000818:	f001 febc 	bl	8002594 <iprintf>
		return;
 800081c:	e06e      	b.n	80008fc <enc_buffer_write+0x104>
	}
	if (start_address > 0x1FFF) {
 800081e:	210a      	movs	r1, #10
 8000820:	187b      	adds	r3, r7, r1
 8000822:	881a      	ldrh	r2, [r3, #0]
 8000824:	2380      	movs	r3, #128	@ 0x80
 8000826:	019b      	lsls	r3, r3, #6
 8000828:	429a      	cmp	r2, r3
 800082a:	d307      	bcc.n	800083c <enc_buffer_write+0x44>
		printf("\n\rInvalid address: %04X\n\r", start_address);
 800082c:	187b      	adds	r3, r7, r1
 800082e:	881a      	ldrh	r2, [r3, #0]
 8000830:	4b35      	ldr	r3, [pc, #212]	@ (8000908 <enc_buffer_write+0x110>)
 8000832:	0011      	movs	r1, r2
 8000834:	0018      	movs	r0, r3
 8000836:	f001 fead 	bl	8002594 <iprintf>
		return;
 800083a:	e05f      	b.n	80008fc <enc_buffer_write+0x104>
	}
	if (start_address < TX_BUFFER_START
 800083c:	210a      	movs	r1, #10
 800083e:	187b      	adds	r3, r7, r1
 8000840:	881a      	ldrh	r2, [r3, #0]
 8000842:	23e0      	movs	r3, #224	@ 0xe0
 8000844:	015b      	lsls	r3, r3, #5
 8000846:	429a      	cmp	r2, r3
 8000848:	d307      	bcc.n	800085a <enc_buffer_write+0x62>
			|| (start_address + num_bytes) > TX_BUFFER_END) {
 800084a:	187b      	adds	r3, r7, r1
 800084c:	881a      	ldrh	r2, [r3, #0]
 800084e:	68fb      	ldr	r3, [r7, #12]
 8000850:	18d2      	adds	r2, r2, r3
 8000852:	2380      	movs	r3, #128	@ 0x80
 8000854:	019b      	lsls	r3, r3, #6
 8000856:	429a      	cmp	r2, r3
 8000858:	db08      	blt.n	800086c <enc_buffer_write+0x74>
		printf("\nInvalid TX Address: Start 0x%04X, Size %d\n", start_address,
 800085a:	230a      	movs	r3, #10
 800085c:	18fb      	adds	r3, r7, r3
 800085e:	8819      	ldrh	r1, [r3, #0]
 8000860:	68fa      	ldr	r2, [r7, #12]
 8000862:	4b2a      	ldr	r3, [pc, #168]	@ (800090c <enc_buffer_write+0x114>)
 8000864:	0018      	movs	r0, r3
 8000866:	f001 fe95 	bl	8002594 <iprintf>
				num_bytes);
		return;
 800086a:	e047      	b.n	80008fc <enc_buffer_write+0x104>
	}
	//buffer_init(0000,start_address-2);
	if (num_bytes > 1) {
 800086c:	68fb      	ldr	r3, [r7, #12]
 800086e:	2b01      	cmp	r3, #1
 8000870:	dd01      	ble.n	8000876 <enc_buffer_write+0x7e>
		enc_set_autoinc();
 8000872:	f7ff fe53 	bl	800051c <enc_set_autoinc>
	}
	uint8_t higher_byte = (uint8_t) ((start_address >> 8) & 0xFF);
 8000876:	210a      	movs	r1, #10
 8000878:	187b      	adds	r3, r7, r1
 800087a:	881b      	ldrh	r3, [r3, #0]
 800087c:	0a1b      	lsrs	r3, r3, #8
 800087e:	b29a      	uxth	r2, r3
 8000880:	2013      	movs	r0, #19
 8000882:	183b      	adds	r3, r7, r0
 8000884:	701a      	strb	r2, [r3, #0]
	uint8_t lower_byte = (uint8_t) (start_address & 0xFF);
 8000886:	2412      	movs	r4, #18
 8000888:	193b      	adds	r3, r7, r4
 800088a:	187a      	adds	r2, r7, r1
 800088c:	8812      	ldrh	r2, [r2, #0]
 800088e:	701a      	strb	r2, [r3, #0]

	enc_control_write(0, 0x03, higher_byte); // High byte
 8000890:	183b      	adds	r3, r7, r0
 8000892:	781b      	ldrb	r3, [r3, #0]
 8000894:	001a      	movs	r2, r3
 8000896:	2103      	movs	r1, #3
 8000898:	2000      	movs	r0, #0
 800089a:	f7ff fef5 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x02, lower_byte); //
 800089e:	193b      	adds	r3, r7, r4
 80008a0:	781b      	ldrb	r3, [r3, #0]
 80008a2:	001a      	movs	r2, r3
 80008a4:	2102      	movs	r1, #2
 80008a6:	2000      	movs	r0, #0
 80008a8:	f7ff feee 	bl	8000688 <enc_control_write>

	uint8_t opcode = 0x7A; // Write buffer memory command
 80008ac:	2011      	movs	r0, #17
 80008ae:	183b      	adds	r3, r7, r0
 80008b0:	227a      	movs	r2, #122	@ 0x7a
 80008b2:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN; // Pull CS Low
 80008b4:	4b16      	ldr	r3, [pc, #88]	@ (8000910 <enc_buffer_write+0x118>)
 80008b6:	695a      	ldr	r2, [r3, #20]
 80008b8:	4b15      	ldr	r3, [pc, #84]	@ (8000910 <enc_buffer_write+0x118>)
 80008ba:	4916      	ldr	r1, [pc, #88]	@ (8000914 <enc_buffer_write+0x11c>)
 80008bc:	400a      	ands	r2, r1
 80008be:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(opcode);
 80008c0:	183b      	adds	r3, r7, r0
 80008c2:	781b      	ldrb	r3, [r3, #0]
 80008c4:	0018      	movs	r0, r3
 80008c6:	f000 fc59 	bl	800117c <SPI_WriteByte>
	//printf("Writing %d bytes to buffer starting at address 0x%04X:\n\r",
	//		num_bytes, start_address);
	for (int i = 0; i < num_bytes; i++) {
 80008ca:	2300      	movs	r3, #0
 80008cc:	617b      	str	r3, [r7, #20]
 80008ce:	e00a      	b.n	80008e6 <enc_buffer_write+0xee>
		//printf("Byte %d: 0x%02X\n\r", i + 1, *data_ptr); // Print each byte
		SPI_WriteByte(*data_ptr); // Send data
 80008d0:	687b      	ldr	r3, [r7, #4]
 80008d2:	781b      	ldrb	r3, [r3, #0]
 80008d4:	0018      	movs	r0, r3
 80008d6:	f000 fc51 	bl	800117c <SPI_WriteByte>
		data_ptr++;
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	3301      	adds	r3, #1
 80008de:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < num_bytes; i++) {
 80008e0:	697b      	ldr	r3, [r7, #20]
 80008e2:	3301      	adds	r3, #1
 80008e4:	617b      	str	r3, [r7, #20]
 80008e6:	697a      	ldr	r2, [r7, #20]
 80008e8:	68fb      	ldr	r3, [r7, #12]
 80008ea:	429a      	cmp	r2, r3
 80008ec:	dbf0      	blt.n	80008d0 <enc_buffer_write+0xd8>
	}
	GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
 80008ee:	4b08      	ldr	r3, [pc, #32]	@ (8000910 <enc_buffer_write+0x118>)
 80008f0:	695a      	ldr	r2, [r3, #20]
 80008f2:	4b07      	ldr	r3, [pc, #28]	@ (8000910 <enc_buffer_write+0x118>)
 80008f4:	2180      	movs	r1, #128	@ 0x80
 80008f6:	0149      	lsls	r1, r1, #5
 80008f8:	430a      	orrs	r2, r1
 80008fa:	615a      	str	r2, [r3, #20]
}
 80008fc:	46bd      	mov	sp, r7
 80008fe:	b007      	add	sp, #28
 8000900:	bd90      	pop	{r4, r7, pc}
 8000902:	46c0      	nop			@ (mov r8, r8)
 8000904:	08003458 	.word	0x08003458
 8000908:	08003478 	.word	0x08003478
 800090c:	08003494 	.word	0x08003494
 8000910:	48000400 	.word	0x48000400
 8000914:	ffffefff 	.word	0xffffefff

08000918 <enc_buffer_read>:


uint16_t enc_buffer_read(int num_bytes, uint16_t start_address,
		uint8_t *data_ptr) {
 8000918:	b590      	push	{r4, r7, lr}
 800091a:	b087      	sub	sp, #28
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	607a      	str	r2, [r7, #4]
 8000922:	230a      	movs	r3, #10
 8000924:	18fb      	adds	r3, r7, r3
 8000926:	1c0a      	adds	r2, r1, #0
 8000928:	801a      	strh	r2, [r3, #0]
	if (num_bytes < 1) {
 800092a:	68fb      	ldr	r3, [r7, #12]
 800092c:	2b00      	cmp	r3, #0
 800092e:	dc07      	bgt.n	8000940 <enc_buffer_read+0x28>
		printf("\n\rInvalid number of bytes: %d\n\r", num_bytes);
 8000930:	68fa      	ldr	r2, [r7, #12]
 8000932:	4b3c      	ldr	r3, [pc, #240]	@ (8000a24 <enc_buffer_read+0x10c>)
 8000934:	0011      	movs	r1, r2
 8000936:	0018      	movs	r0, r3
 8000938:	f001 fe2c 	bl	8002594 <iprintf>
		return 0;
 800093c:	2300      	movs	r3, #0
 800093e:	e06c      	b.n	8000a1a <enc_buffer_read+0x102>
	}
	if (start_address > 0x1FFF) {
 8000940:	210a      	movs	r1, #10
 8000942:	187b      	adds	r3, r7, r1
 8000944:	881a      	ldrh	r2, [r3, #0]
 8000946:	2380      	movs	r3, #128	@ 0x80
 8000948:	019b      	lsls	r3, r3, #6
 800094a:	429a      	cmp	r2, r3
 800094c:	d308      	bcc.n	8000960 <enc_buffer_read+0x48>
		printf("\n\rInvalid address: %04X\n\r", start_address);
 800094e:	187b      	adds	r3, r7, r1
 8000950:	881a      	ldrh	r2, [r3, #0]
 8000952:	4b35      	ldr	r3, [pc, #212]	@ (8000a28 <enc_buffer_read+0x110>)
 8000954:	0011      	movs	r1, r2
 8000956:	0018      	movs	r0, r3
 8000958:	f001 fe1c 	bl	8002594 <iprintf>
		return 0;
 800095c:	2300      	movs	r3, #0
 800095e:	e05c      	b.n	8000a1a <enc_buffer_read+0x102>
	}

	if (start_address < RX_BUFFER_START
			|| (start_address + num_bytes) > RX_BUFFER_END) {
 8000960:	210a      	movs	r1, #10
 8000962:	187b      	adds	r3, r7, r1
 8000964:	881a      	ldrh	r2, [r3, #0]
 8000966:	68fb      	ldr	r3, [r7, #12]
 8000968:	18d2      	adds	r2, r2, r3
	if (start_address < RX_BUFFER_START
 800096a:	23e0      	movs	r3, #224	@ 0xe0
 800096c:	015b      	lsls	r3, r3, #5
 800096e:	429a      	cmp	r2, r3
 8000970:	db08      	blt.n	8000984 <enc_buffer_read+0x6c>
		printf("\nInvalid RX Address: Start 0x%04X, Size %d\n", start_address,
 8000972:	187b      	adds	r3, r7, r1
 8000974:	8819      	ldrh	r1, [r3, #0]
 8000976:	68fa      	ldr	r2, [r7, #12]
 8000978:	4b2c      	ldr	r3, [pc, #176]	@ (8000a2c <enc_buffer_read+0x114>)
 800097a:	0018      	movs	r0, r3
 800097c:	f001 fe0a 	bl	8002594 <iprintf>
				num_bytes);
		return 0;
 8000980:	2300      	movs	r3, #0
 8000982:	e04a      	b.n	8000a1a <enc_buffer_read+0x102>
	}

	if (num_bytes > 1) {
 8000984:	68fb      	ldr	r3, [r7, #12]
 8000986:	2b01      	cmp	r3, #1
 8000988:	dd01      	ble.n	800098e <enc_buffer_read+0x76>
		enc_set_autoinc();
 800098a:	f7ff fdc7 	bl	800051c <enc_set_autoinc>
	}
	//buffer_init(start_address,start_address+num_bytes);
	uint8_t higher_byte = (uint8_t) ((start_address >> 8) & 0xFF);
 800098e:	210a      	movs	r1, #10
 8000990:	187b      	adds	r3, r7, r1
 8000992:	881b      	ldrh	r3, [r3, #0]
 8000994:	0a1b      	lsrs	r3, r3, #8
 8000996:	b29a      	uxth	r2, r3
 8000998:	2013      	movs	r0, #19
 800099a:	183b      	adds	r3, r7, r0
 800099c:	701a      	strb	r2, [r3, #0]
	uint8_t lower_byte = (uint8_t) (start_address & 0xFF);
 800099e:	2412      	movs	r4, #18
 80009a0:	193b      	adds	r3, r7, r4
 80009a2:	187a      	adds	r2, r7, r1
 80009a4:	8812      	ldrh	r2, [r2, #0]
 80009a6:	701a      	strb	r2, [r3, #0]
	enc_control_write(0, 0x01, higher_byte); // ERDPTH
 80009a8:	183b      	adds	r3, r7, r0
 80009aa:	781b      	ldrb	r3, [r3, #0]
 80009ac:	001a      	movs	r2, r3
 80009ae:	2101      	movs	r1, #1
 80009b0:	2000      	movs	r0, #0
 80009b2:	f7ff fe69 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x00, lower_byte); // ERDPTL
 80009b6:	193b      	adds	r3, r7, r4
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	001a      	movs	r2, r3
 80009bc:	2100      	movs	r1, #0
 80009be:	2000      	movs	r0, #0
 80009c0:	f7ff fe62 	bl	8000688 <enc_control_write>
	//printf("Reading %d bytes from buffer starting at address 0x%04X:\n\r",
	//		num_bytes, start_address);
	uint8_t opcode = 0x3A; // Read buffer memory command
 80009c4:	2011      	movs	r0, #17
 80009c6:	183b      	adds	r3, r7, r0
 80009c8:	223a      	movs	r2, #58	@ 0x3a
 80009ca:	701a      	strb	r2, [r3, #0]
	GPIOB->ODR &= ~SPI2_CS_PIN; // Pull CS Low
 80009cc:	4b18      	ldr	r3, [pc, #96]	@ (8000a30 <enc_buffer_read+0x118>)
 80009ce:	695a      	ldr	r2, [r3, #20]
 80009d0:	4b17      	ldr	r3, [pc, #92]	@ (8000a30 <enc_buffer_read+0x118>)
 80009d2:	4918      	ldr	r1, [pc, #96]	@ (8000a34 <enc_buffer_read+0x11c>)
 80009d4:	400a      	ands	r2, r1
 80009d6:	615a      	str	r2, [r3, #20]
	SPI_WriteByte(opcode);
 80009d8:	183b      	adds	r3, r7, r0
 80009da:	781b      	ldrb	r3, [r3, #0]
 80009dc:	0018      	movs	r0, r3
 80009de:	f000 fbcd 	bl	800117c <SPI_WriteByte>
	for (int i = 0; i < num_bytes; i++) {
 80009e2:	2300      	movs	r3, #0
 80009e4:	617b      	str	r3, [r7, #20]
 80009e6:	e00b      	b.n	8000a00 <enc_buffer_read+0xe8>
		*data_ptr = SPI_ReadByte(); // Read data
 80009e8:	f000 fc1e 	bl	8001228 <SPI_ReadByte>
 80009ec:	0003      	movs	r3, r0
 80009ee:	001a      	movs	r2, r3
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	701a      	strb	r2, [r3, #0]
		//printf("Byte %d: 0x%02X\n\r", i + 1, *data_ptr); // Print each byte
		data_ptr++;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	3301      	adds	r3, #1
 80009f8:	607b      	str	r3, [r7, #4]
	for (int i = 0; i < num_bytes; i++) {
 80009fa:	697b      	ldr	r3, [r7, #20]
 80009fc:	3301      	adds	r3, #1
 80009fe:	617b      	str	r3, [r7, #20]
 8000a00:	697a      	ldr	r2, [r7, #20]
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	429a      	cmp	r2, r3
 8000a06:	dbef      	blt.n	80009e8 <enc_buffer_read+0xd0>
	}
	GPIOB->ODR |= SPI2_CS_PIN; // Pull CS High
 8000a08:	4b09      	ldr	r3, [pc, #36]	@ (8000a30 <enc_buffer_read+0x118>)
 8000a0a:	695a      	ldr	r2, [r3, #20]
 8000a0c:	4b08      	ldr	r3, [pc, #32]	@ (8000a30 <enc_buffer_read+0x118>)
 8000a0e:	2180      	movs	r1, #128	@ 0x80
 8000a10:	0149      	lsls	r1, r1, #5
 8000a12:	430a      	orrs	r2, r1
 8000a14:	615a      	str	r2, [r3, #20]
	return (uint16_t) num_bytes;
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	b29b      	uxth	r3, r3
}
 8000a1a:	0018      	movs	r0, r3
 8000a1c:	46bd      	mov	sp, r7
 8000a1e:	b007      	add	sp, #28
 8000a20:	bd90      	pop	{r4, r7, pc}
 8000a22:	46c0      	nop			@ (mov r8, r8)
 8000a24:	08003458 	.word	0x08003458
 8000a28:	08003478 	.word	0x08003478
 8000a2c:	080034c0 	.word	0x080034c0
 8000a30:	48000400 	.word	0x48000400
 8000a34:	ffffefff 	.word	0xffffefff

08000a38 <enc_mac_read>:

uint8_t enc_mac_read(uint8_t addr, uint8_t bank) {
 8000a38:	b5b0      	push	{r4, r5, r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	0002      	movs	r2, r0
 8000a40:	1dfb      	adds	r3, r7, #7
 8000a42:	701a      	strb	r2, [r3, #0]
 8000a44:	1dbb      	adds	r3, r7, #6
 8000a46:	1c0a      	adds	r2, r1, #0
 8000a48:	701a      	strb	r2, [r3, #0]
	if (addr > 0x1F) {
 8000a4a:	1dfb      	adds	r3, r7, #7
 8000a4c:	781b      	ldrb	r3, [r3, #0]
 8000a4e:	2b1f      	cmp	r3, #31
 8000a50:	d905      	bls.n	8000a5e <enc_mac_read+0x26>
		printf("\nInvalid address: MAC register address range [0, 0x1F]\n");
 8000a52:	4b18      	ldr	r3, [pc, #96]	@ (8000ab4 <enc_mac_read+0x7c>)
 8000a54:	0018      	movs	r0, r3
 8000a56:	f001 fe03 	bl	8002660 <puts>
		return 0;
 8000a5a:	2300      	movs	r3, #0
 8000a5c:	e026      	b.n	8000aac <enc_mac_read+0x74>
	}

	enc_select_reg_bank(bank);
 8000a5e:	1dbb      	adds	r3, r7, #6
 8000a60:	781b      	ldrb	r3, [r3, #0]
 8000a62:	0018      	movs	r0, r3
 8000a64:	f7ff fd96 	bl	8000594 <enc_select_reg_bank>
	// Pull CS Low
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8000a68:	4b13      	ldr	r3, [pc, #76]	@ (8000ab8 <enc_mac_read+0x80>)
 8000a6a:	695a      	ldr	r2, [r3, #20]
 8000a6c:	4b12      	ldr	r3, [pc, #72]	@ (8000ab8 <enc_mac_read+0x80>)
 8000a6e:	4913      	ldr	r1, [pc, #76]	@ (8000abc <enc_mac_read+0x84>)
 8000a70:	400a      	ands	r2, r1
 8000a72:	615a      	str	r2, [r3, #20]

	// Send address and read data
	SPI_WriteByte(addr);           // Send the address
 8000a74:	1dfb      	adds	r3, r7, #7
 8000a76:	781b      	ldrb	r3, [r3, #0]
 8000a78:	0018      	movs	r0, r3
 8000a7a:	f000 fb7f 	bl	800117c <SPI_WriteByte>
	//SPI_ReadByte();
	uint8_t data = SPI_ReadByte(); // Read the data
 8000a7e:	250f      	movs	r5, #15
 8000a80:	197c      	adds	r4, r7, r5
 8000a82:	f000 fbd1 	bl	8001228 <SPI_ReadByte>
 8000a86:	0003      	movs	r3, r0
 8000a88:	7023      	strb	r3, [r4, #0]

	// Pull CS High
	GPIOB->ODR |= SPI2_CS_PIN;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <enc_mac_read+0x80>)
 8000a8c:	695a      	ldr	r2, [r3, #20]
 8000a8e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ab8 <enc_mac_read+0x80>)
 8000a90:	2180      	movs	r1, #128	@ 0x80
 8000a92:	0149      	lsls	r1, r1, #5
 8000a94:	430a      	orrs	r2, r1
 8000a96:	615a      	str	r2, [r3, #20]
	printf("Read: Address 0x%02X, Data 0x%02X\n", addr, data);
 8000a98:	1dfb      	adds	r3, r7, #7
 8000a9a:	7819      	ldrb	r1, [r3, #0]
 8000a9c:	197b      	adds	r3, r7, r5
 8000a9e:	781a      	ldrb	r2, [r3, #0]
 8000aa0:	4b07      	ldr	r3, [pc, #28]	@ (8000ac0 <enc_mac_read+0x88>)
 8000aa2:	0018      	movs	r0, r3
 8000aa4:	f001 fd76 	bl	8002594 <iprintf>

	return data;
 8000aa8:	197b      	adds	r3, r7, r5
 8000aaa:	781b      	ldrb	r3, [r3, #0]
}
 8000aac:	0018      	movs	r0, r3
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	b004      	add	sp, #16
 8000ab2:	bdb0      	pop	{r4, r5, r7, pc}
 8000ab4:	080034ec 	.word	0x080034ec
 8000ab8:	48000400 	.word	0x48000400
 8000abc:	ffffefff 	.word	0xffffefff
 8000ac0:	08003524 	.word	0x08003524

08000ac4 <enc_phy_write>:
	uint16_t data = (data_MSB << 8) + data_LSB;
	printf("PHY Read: Address 0x%02X, Data 0x%04X\n\r", addr, data);
	return data;
}

void enc_phy_write(uint8_t addr, uint16_t data) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	0002      	movs	r2, r0
 8000acc:	1dfb      	adds	r3, r7, #7
 8000ace:	701a      	strb	r2, [r3, #0]
 8000ad0:	1d3b      	adds	r3, r7, #4
 8000ad2:	1c0a      	adds	r2, r1, #0
 8000ad4:	801a      	strh	r2, [r3, #0]
	enc_control_write(2, 0x14, addr);
 8000ad6:	1dfb      	adds	r3, r7, #7
 8000ad8:	781b      	ldrb	r3, [r3, #0]
 8000ada:	001a      	movs	r2, r3
 8000adc:	2114      	movs	r1, #20
 8000ade:	2002      	movs	r0, #2
 8000ae0:	f7ff fdd2 	bl	8000688 <enc_control_write>
	enc_control_write(2, 0x16, (uint8_t) (data & 0xFF));
 8000ae4:	1d3b      	adds	r3, r7, #4
 8000ae6:	881b      	ldrh	r3, [r3, #0]
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	001a      	movs	r2, r3
 8000aec:	2116      	movs	r1, #22
 8000aee:	2002      	movs	r0, #2
 8000af0:	f7ff fdca 	bl	8000688 <enc_control_write>
	enc_control_write(2, 0x17, (uint8_t) ((data >> 8) & 0xFF));
 8000af4:	1d3b      	adds	r3, r7, #4
 8000af6:	881b      	ldrh	r3, [r3, #0]
 8000af8:	0a1b      	lsrs	r3, r3, #8
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	b2db      	uxtb	r3, r3
 8000afe:	001a      	movs	r2, r3
 8000b00:	2117      	movs	r1, #23
 8000b02:	2002      	movs	r0, #2
 8000b04:	f7ff fdc0 	bl	8000688 <enc_control_write>
	printf("PHY Write: Address 0x%02X, Data 0x%04X\n\r", addr, data);
 8000b08:	1dfb      	adds	r3, r7, #7
 8000b0a:	7819      	ldrb	r1, [r3, #0]
 8000b0c:	1d3b      	adds	r3, r7, #4
 8000b0e:	881a      	ldrh	r2, [r3, #0]
 8000b10:	4b03      	ldr	r3, [pc, #12]	@ (8000b20 <enc_phy_write+0x5c>)
 8000b12:	0018      	movs	r0, r3
 8000b14:	f001 fd3e 	bl	8002594 <iprintf>
}
 8000b18:	46c0      	nop			@ (mov r8, r8)
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	b002      	add	sp, #8
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	08003570 	.word	0x08003570

08000b24 <enc_eth_read>:

uint8_t enc_eth_read(uint8_t addr, uint8_t bank) {
 8000b24:	b5b0      	push	{r4, r5, r7, lr}
 8000b26:	b084      	sub	sp, #16
 8000b28:	af00      	add	r7, sp, #0
 8000b2a:	0002      	movs	r2, r0
 8000b2c:	1dfb      	adds	r3, r7, #7
 8000b2e:	701a      	strb	r2, [r3, #0]
 8000b30:	1dbb      	adds	r3, r7, #6
 8000b32:	1c0a      	adds	r2, r1, #0
 8000b34:	701a      	strb	r2, [r3, #0]
	if (addr > 0x1F) {
 8000b36:	1dfb      	adds	r3, r7, #7
 8000b38:	781b      	ldrb	r3, [r3, #0]
 8000b3a:	2b1f      	cmp	r3, #31
 8000b3c:	d903      	bls.n	8000b46 <enc_eth_read+0x22>
		printf("\nInvalid address: MAC register address range [0, 0x1F]\n");
 8000b3e:	4b13      	ldr	r3, [pc, #76]	@ (8000b8c <enc_eth_read+0x68>)
 8000b40:	0018      	movs	r0, r3
 8000b42:	f001 fd8d 	bl	8002660 <puts>
	}

	enc_select_reg_bank(bank);
 8000b46:	1dbb      	adds	r3, r7, #6
 8000b48:	781b      	ldrb	r3, [r3, #0]
 8000b4a:	0018      	movs	r0, r3
 8000b4c:	f7ff fd22 	bl	8000594 <enc_select_reg_bank>
	// Pull CS Low
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8000b50:	4b0f      	ldr	r3, [pc, #60]	@ (8000b90 <enc_eth_read+0x6c>)
 8000b52:	695a      	ldr	r2, [r3, #20]
 8000b54:	4b0e      	ldr	r3, [pc, #56]	@ (8000b90 <enc_eth_read+0x6c>)
 8000b56:	490f      	ldr	r1, [pc, #60]	@ (8000b94 <enc_eth_read+0x70>)
 8000b58:	400a      	ands	r2, r1
 8000b5a:	615a      	str	r2, [r3, #20]

	// Send address and read data
	SPI_WriteByte(addr);           // Send the address
 8000b5c:	1dfb      	adds	r3, r7, #7
 8000b5e:	781b      	ldrb	r3, [r3, #0]
 8000b60:	0018      	movs	r0, r3
 8000b62:	f000 fb0b 	bl	800117c <SPI_WriteByte>
	//SPI_ReadByte();
	uint8_t data = SPI_ReadByte(); // Read the data
 8000b66:	250f      	movs	r5, #15
 8000b68:	197c      	adds	r4, r7, r5
 8000b6a:	f000 fb5d 	bl	8001228 <SPI_ReadByte>
 8000b6e:	0003      	movs	r3, r0
 8000b70:	7023      	strb	r3, [r4, #0]

	// Pull CS High
	GPIOB->ODR |= SPI2_CS_PIN;
 8000b72:	4b07      	ldr	r3, [pc, #28]	@ (8000b90 <enc_eth_read+0x6c>)
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	4b06      	ldr	r3, [pc, #24]	@ (8000b90 <enc_eth_read+0x6c>)
 8000b78:	2180      	movs	r1, #128	@ 0x80
 8000b7a:	0149      	lsls	r1, r1, #5
 8000b7c:	430a      	orrs	r2, r1
 8000b7e:	615a      	str	r2, [r3, #20]

	return data;
 8000b80:	197b      	adds	r3, r7, r5
 8000b82:	781b      	ldrb	r3, [r3, #0]
}
 8000b84:	0018      	movs	r0, r3
 8000b86:	46bd      	mov	sp, r7
 8000b88:	b004      	add	sp, #16
 8000b8a:	bdb0      	pop	{r4, r5, r7, pc}
 8000b8c:	080034ec 	.word	0x080034ec
 8000b90:	48000400 	.word	0x48000400
 8000b94:	ffffefff 	.word	0xffffefff

08000b98 <enc_reset>:

void enc_reset(void) {
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
	GPIOB->ODR &= ~SPI2_CS_PIN;
 8000b9c:	4b09      	ldr	r3, [pc, #36]	@ (8000bc4 <enc_reset+0x2c>)
 8000b9e:	695a      	ldr	r2, [r3, #20]
 8000ba0:	4b08      	ldr	r3, [pc, #32]	@ (8000bc4 <enc_reset+0x2c>)
 8000ba2:	4909      	ldr	r1, [pc, #36]	@ (8000bc8 <enc_reset+0x30>)
 8000ba4:	400a      	ands	r2, r1
 8000ba6:	615a      	str	r2, [r3, #20]

	SPI_WriteByte(0XFF);
 8000ba8:	20ff      	movs	r0, #255	@ 0xff
 8000baa:	f000 fae7 	bl	800117c <SPI_WriteByte>

	GPIOB->ODR |= SPI2_CS_PIN;
 8000bae:	4b05      	ldr	r3, [pc, #20]	@ (8000bc4 <enc_reset+0x2c>)
 8000bb0:	695a      	ldr	r2, [r3, #20]
 8000bb2:	4b04      	ldr	r3, [pc, #16]	@ (8000bc4 <enc_reset+0x2c>)
 8000bb4:	2180      	movs	r1, #128	@ 0x80
 8000bb6:	0149      	lsls	r1, r1, #5
 8000bb8:	430a      	orrs	r2, r1
 8000bba:	615a      	str	r2, [r3, #20]

}
 8000bbc:	46c0      	nop			@ (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}
 8000bc2:	46c0      	nop			@ (mov r8, r8)
 8000bc4:	48000400 	.word	0x48000400
 8000bc8:	ffffefff 	.word	0xffffefff

08000bcc <enc_init>:



void enc_init(const uint8_t *mac) {
 8000bcc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000bce:	b08b      	sub	sp, #44	@ 0x2c
 8000bd0:	af04      	add	r7, sp, #16
 8000bd2:	6078      	str	r0, [r7, #4]
	// Perform a system reset
	enc_reset();
 8000bd4:	f7ff ffe0 	bl	8000b98 <enc_reset>

	// Wait for the ENC28J60 to stabilize (poll CLKRDY bit in ESTAT register)
	while (!(enc_mac_read(0x1D, 0) & 0x01))
 8000bd8:	46c0      	nop			@ (mov r8, r8)
 8000bda:	2100      	movs	r1, #0
 8000bdc:	201d      	movs	r0, #29
 8000bde:	f7ff ff2b 	bl	8000a38 <enc_mac_read>
 8000be2:	0003      	movs	r3, r0
 8000be4:	001a      	movs	r2, r3
 8000be6:	2301      	movs	r3, #1
 8000be8:	4013      	ands	r3, r2
 8000bea:	d0f6      	beq.n	8000bda <enc_init+0xe>
		; // ESTAT.CLKRDY

	// Split Memory: Reserve RX and TX buffers
	uint16_t rx_start = RX_BUFFER_START;
 8000bec:	2116      	movs	r1, #22
 8000bee:	187b      	adds	r3, r7, r1
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	801a      	strh	r2, [r3, #0]
	uint16_t rx_end = RX_BUFFER_END;
 8000bf4:	2014      	movs	r0, #20
 8000bf6:	183b      	adds	r3, r7, r0
 8000bf8:	4a7d      	ldr	r2, [pc, #500]	@ (8000df0 <enc_init+0x224>)
 8000bfa:	801a      	strh	r2, [r3, #0]
	uint16_t tx_start = TX_BUFFER_START;
 8000bfc:	2412      	movs	r4, #18
 8000bfe:	193b      	adds	r3, r7, r4
 8000c00:	22e0      	movs	r2, #224	@ 0xe0
 8000c02:	0152      	lsls	r2, r2, #5
 8000c04:	801a      	strh	r2, [r3, #0]
	uint16_t tx_end  = TX_BUFFER_END;
 8000c06:	2510      	movs	r5, #16
 8000c08:	197b      	adds	r3, r7, r5
 8000c0a:	4a7a      	ldr	r2, [pc, #488]	@ (8000df4 <enc_init+0x228>)
 8000c0c:	801a      	strh	r2, [r3, #0]
	// Initialize RX Buffer
	enc_buffer_init(rx_start, rx_end);
 8000c0e:	183b      	adds	r3, r7, r0
 8000c10:	881a      	ldrh	r2, [r3, #0]
 8000c12:	187b      	adds	r3, r7, r1
 8000c14:	881b      	ldrh	r3, [r3, #0]
 8000c16:	0011      	movs	r1, r2
 8000c18:	0018      	movs	r0, r3
 8000c1a:	f7ff fd71 	bl	8000700 <enc_buffer_init>
	enc_control_write(0, 0x04, (uint8_t) (tx_start & 0xFF)); // Low byte
 8000c1e:	193b      	adds	r3, r7, r4
 8000c20:	881b      	ldrh	r3, [r3, #0]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	001a      	movs	r2, r3
 8000c26:	2104      	movs	r1, #4
 8000c28:	2000      	movs	r0, #0
 8000c2a:	f7ff fd2d 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x05, (uint8_t) ((tx_start >> 8) & 0xFF)); // High byte
 8000c2e:	193b      	adds	r3, r7, r4
 8000c30:	881b      	ldrh	r3, [r3, #0]
 8000c32:	0a1b      	lsrs	r3, r3, #8
 8000c34:	b29b      	uxth	r3, r3
 8000c36:	b2db      	uxtb	r3, r3
 8000c38:	001a      	movs	r2, r3
 8000c3a:	2105      	movs	r1, #5
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f7ff fd23 	bl	8000688 <enc_control_write>

	// Write to ETXND (Transmit End Pointer)
	enc_control_write(0, 0x06, (uint8_t) (tx_end & 0xFF)); // Low byte
 8000c42:	197b      	adds	r3, r7, r5
 8000c44:	881b      	ldrh	r3, [r3, #0]
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	001a      	movs	r2, r3
 8000c4a:	2106      	movs	r1, #6
 8000c4c:	2000      	movs	r0, #0
 8000c4e:	f7ff fd1b 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0x07, (uint8_t) ((tx_end >> 8) & 0xFF)); // High byte
 8000c52:	197b      	adds	r3, r7, r5
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	0a1b      	lsrs	r3, r3, #8
 8000c58:	b29b      	uxth	r3, r3
 8000c5a:	b2db      	uxtb	r3, r3
 8000c5c:	001a      	movs	r2, r3
 8000c5e:	2107      	movs	r1, #7
 8000c60:	2000      	movs	r0, #0
 8000c62:	f7ff fd11 	bl	8000688 <enc_control_write>
	//spi_control_write(0, 0x0D, (uint8_t) ((rx_start >> 8) & 0xFF)); // ERXRDPTH

	// Enable MAC Receive
	//spi_control_write(2, 0x00, 0x0D); // MACON1: Enable RX (MARXEN), TXPAUS, RXPAUS

	enc_control_write(1, 0x18, 0xB1);// crcen,ucen,pcen,bcen
 8000c66:	22b1      	movs	r2, #177	@ 0xb1
 8000c68:	2118      	movs	r1, #24
 8000c6a:	2001      	movs	r0, #1
 8000c6c:	f7ff fd0c 	bl	8000688 <enc_control_write>
	enc_control_write(1, 0x08, 0x3F); //pattern match
 8000c70:	223f      	movs	r2, #63	@ 0x3f
 8000c72:	2108      	movs	r1, #8
 8000c74:	2001      	movs	r0, #1
 8000c76:	f7ff fd07 	bl	8000688 <enc_control_write>
	enc_control_write(1, 0x09, 0x30); //pattern match
 8000c7a:	2230      	movs	r2, #48	@ 0x30
 8000c7c:	2109      	movs	r1, #9
 8000c7e:	2001      	movs	r0, #1
 8000c80:	f7ff fd02 	bl	8000688 <enc_control_write>
	enc_control_write(1, 0x10, 0xF9); //pattern match
 8000c84:	22f9      	movs	r2, #249	@ 0xf9
 8000c86:	2110      	movs	r1, #16
 8000c88:	2001      	movs	r0, #1
 8000c8a:	f7ff fcfd 	bl	8000688 <enc_control_write>
	enc_control_write(1, 0x11, 0xF7); //pattern match
 8000c8e:	22f7      	movs	r2, #247	@ 0xf7
 8000c90:	2111      	movs	r1, #17
 8000c92:	2001      	movs	r0, #1
 8000c94:	f7ff fcf8 	bl	8000688 <enc_control_write>


	uint8_t read_macon1 = enc_mac_read(0x00, 2); //mac enable for reception
 8000c98:	250f      	movs	r5, #15
 8000c9a:	197c      	adds	r4, r7, r5
 8000c9c:	2102      	movs	r1, #2
 8000c9e:	2000      	movs	r0, #0
 8000ca0:	f7ff feca 	bl	8000a38 <enc_mac_read>
 8000ca4:	0003      	movs	r3, r0
 8000ca6:	7023      	strb	r3, [r4, #0]
	enc_control_write(2, 0x00, (read_macon1 | (1 << 0))); //mac enable for reception
 8000ca8:	197b      	adds	r3, r7, r5
 8000caa:	781b      	ldrb	r3, [r3, #0]
 8000cac:	2201      	movs	r2, #1
 8000cae:	4313      	orrs	r3, r2
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	001a      	movs	r2, r3
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	2002      	movs	r0, #2
 8000cb8:	f7ff fce6 	bl	8000688 <enc_control_write>

	enc_control_write(2, 0x02, 0x32); //MACON3_PADCFG0|MACON3_TXCRCEN|MACON3_FRMLNEN)
 8000cbc:	2232      	movs	r2, #50	@ 0x32
 8000cbe:	2102      	movs	r1, #2
 8000cc0:	2002      	movs	r0, #2
 8000cc2:	f7ff fce1 	bl	8000688 <enc_control_write>
	// Configure MACON3 for padding, CRC, and frame length
	//enc_control_write(2, 0x02, 0x70); // MACON3: Padding, CRC, and frame length checking enabled37

	enc_control_write(2, 0x06, 0x12); // MAIPGL: Non-back-to-back gap
 8000cc6:	2212      	movs	r2, #18
 8000cc8:	2106      	movs	r1, #6
 8000cca:	2002      	movs	r0, #2
 8000ccc:	f7ff fcdc 	bl	8000688 <enc_control_write>
	enc_control_write(2, 0x07, 0x0C); // MAIPGH: Non-back-to-back gap (Half Duplex)
 8000cd0:	220c      	movs	r2, #12
 8000cd2:	2107      	movs	r1, #7
 8000cd4:	2002      	movs	r0, #2
 8000cd6:	f7ff fcd7 	bl	8000688 <enc_control_write>

	enc_control_write(2, 0x04, 0x12); // MABBIPG: Back-to-back gap (Full Duplex)
 8000cda:	2212      	movs	r2, #18
 8000cdc:	2104      	movs	r1, #4
 8000cde:	2002      	movs	r0, #2
 8000ce0:	f7ff fcd2 	bl	8000688 <enc_control_write>

	enc_control_write(2, 0x03, 0x40); // MACON4: IEEE compliance00
 8000ce4:	2240      	movs	r2, #64	@ 0x40
 8000ce6:	2103      	movs	r1, #3
 8000ce8:	2002      	movs	r0, #2
 8000cea:	f7ff fccd 	bl	8000688 <enc_control_write>

	// Set maximum frame length (1518 bytes for standard Ethernet)
	enc_control_write(2, 0x0A, 0xDC); // MAMXFLL
 8000cee:	22dc      	movs	r2, #220	@ 0xdc
 8000cf0:	210a      	movs	r1, #10
 8000cf2:	2002      	movs	r0, #2
 8000cf4:	f7ff fcc8 	bl	8000688 <enc_control_write>
	enc_control_write(2, 0x0B, 0x05); // MAMXFLH
 8000cf8:	2205      	movs	r2, #5
 8000cfa:	210b      	movs	r1, #11
 8000cfc:	2002      	movs	r0, #2
 8000cfe:	f7ff fcc3 	bl	8000688 <enc_control_write>

	// Configure MAC Address (write in reverse order)
	enc_control_write(3, 0x01, mac[5]); // MAADR6
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	3305      	adds	r3, #5
 8000d06:	781b      	ldrb	r3, [r3, #0]
 8000d08:	001a      	movs	r2, r3
 8000d0a:	2101      	movs	r1, #1
 8000d0c:	2003      	movs	r0, #3
 8000d0e:	f7ff fcbb 	bl	8000688 <enc_control_write>
	enc_control_write(3, 0x00, mac[4]); // MAADR5
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	3304      	adds	r3, #4
 8000d16:	781b      	ldrb	r3, [r3, #0]
 8000d18:	001a      	movs	r2, r3
 8000d1a:	2100      	movs	r1, #0
 8000d1c:	2003      	movs	r0, #3
 8000d1e:	f7ff fcb3 	bl	8000688 <enc_control_write>
	enc_control_write(3, 0x03, mac[3]); // MAADR4
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	3303      	adds	r3, #3
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	001a      	movs	r2, r3
 8000d2a:	2103      	movs	r1, #3
 8000d2c:	2003      	movs	r0, #3
 8000d2e:	f7ff fcab 	bl	8000688 <enc_control_write>
	enc_control_write(3, 0x02, mac[2]); // MAADR3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	3302      	adds	r3, #2
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	001a      	movs	r2, r3
 8000d3a:	2102      	movs	r1, #2
 8000d3c:	2003      	movs	r0, #3
 8000d3e:	f7ff fca3 	bl	8000688 <enc_control_write>
	enc_control_write(3, 0x05, mac[1]); // MAADR2
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	3301      	adds	r3, #1
 8000d46:	781b      	ldrb	r3, [r3, #0]
 8000d48:	001a      	movs	r2, r3
 8000d4a:	2105      	movs	r1, #5
 8000d4c:	2003      	movs	r0, #3
 8000d4e:	f7ff fc9b 	bl	8000688 <enc_control_write>
	enc_control_write(3, 0x04, mac[0]); // MAADR1
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	781b      	ldrb	r3, [r3, #0]
 8000d56:	001a      	movs	r2, r3
 8000d58:	2104      	movs	r1, #4
 8000d5a:	2003      	movs	r0, #3
 8000d5c:	f7ff fc94 	bl	8000688 <enc_control_write>
	enc_phy_write(0x10, 0x0100);
 8000d60:	2380      	movs	r3, #128	@ 0x80
 8000d62:	005b      	lsls	r3, r3, #1
 8000d64:	0019      	movs	r1, r3
 8000d66:	2010      	movs	r0, #16
 8000d68:	f7ff feac 	bl	8000ac4 <enc_phy_write>

	// Configure PHY LEDs for activity indication
	enc_control_write(0, 0X1B, 0XC0); // reception enable bit
 8000d6c:	22c0      	movs	r2, #192	@ 0xc0
 8000d6e:	211b      	movs	r1, #27
 8000d70:	2000      	movs	r0, #0
 8000d72:	f7ff fc89 	bl	8000688 <enc_control_write>
	enc_control_write(0, 0X1F, 0X04); // reception enable bit
 8000d76:	2204      	movs	r2, #4
 8000d78:	211f      	movs	r1, #31
 8000d7a:	2000      	movs	r0, #0
 8000d7c:	f7ff fc84 	bl	8000688 <enc_control_write>

	printf("\nENC28J60 Initialization Complete.\n");
 8000d80:	4b1d      	ldr	r3, [pc, #116]	@ (8000df8 <enc_init+0x22c>)
 8000d82:	0018      	movs	r0, r3
 8000d84:	f001 fc6c 	bl	8002660 <puts>
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	781b      	ldrb	r3, [r3, #0]
 8000d8c:	001c      	movs	r4, r3
 8000d8e:	687b      	ldr	r3, [r7, #4]
 8000d90:	3301      	adds	r3, #1
 8000d92:	781b      	ldrb	r3, [r3, #0]
 8000d94:	001d      	movs	r5, r3
			mac[2], mac[3], mac[4], mac[5]);
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3302      	adds	r3, #2
 8000d9a:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8000d9c:	001e      	movs	r6, r3
			mac[2], mac[3], mac[4], mac[5]);
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	3303      	adds	r3, #3
 8000da2:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8000da4:	001a      	movs	r2, r3
			mac[2], mac[3], mac[4], mac[5]);
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	3304      	adds	r3, #4
 8000daa:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8000dac:	0019      	movs	r1, r3
			mac[2], mac[3], mac[4], mac[5]);
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	3305      	adds	r3, #5
 8000db2:	781b      	ldrb	r3, [r3, #0]
	printf("MAC Address: %02X:%02X:%02X:%02X:%02X:%02X\n", mac[0], mac[1],
 8000db4:	4811      	ldr	r0, [pc, #68]	@ (8000dfc <enc_init+0x230>)
 8000db6:	9302      	str	r3, [sp, #8]
 8000db8:	9101      	str	r1, [sp, #4]
 8000dba:	9200      	str	r2, [sp, #0]
 8000dbc:	0033      	movs	r3, r6
 8000dbe:	002a      	movs	r2, r5
 8000dc0:	0021      	movs	r1, r4
 8000dc2:	f001 fbe7 	bl	8002594 <iprintf>
	uint8_t rev = enc_eth_read(0x12,3);
 8000dc6:	250e      	movs	r5, #14
 8000dc8:	197c      	adds	r4, r7, r5
 8000dca:	2103      	movs	r1, #3
 8000dcc:	2012      	movs	r0, #18
 8000dce:	f7ff fea9 	bl	8000b24 <enc_eth_read>
 8000dd2:	0003      	movs	r3, r0
 8000dd4:	7023      	strb	r3, [r4, #0]
	    // microchip forgot to step the number on the silicon when they
	    // released the revision B7. 6 is now rev B7. We still have
	    // to see what they do when they release B8. At the moment
	    // there is no B8 out yet
	    if (rev > 5) ++rev;
 8000dd6:	197b      	adds	r3, r7, r5
 8000dd8:	781b      	ldrb	r3, [r3, #0]
 8000dda:	2b05      	cmp	r3, #5
 8000ddc:	d904      	bls.n	8000de8 <enc_init+0x21c>
 8000dde:	197b      	adds	r3, r7, r5
 8000de0:	197a      	adds	r2, r7, r5
 8000de2:	7812      	ldrb	r2, [r2, #0]
 8000de4:	3201      	adds	r2, #1
 8000de6:	701a      	strb	r2, [r3, #0]
	    //return rev;
}
 8000de8:	46c0      	nop			@ (mov r8, r8)
 8000dea:	46bd      	mov	sp, r7
 8000dec:	b007      	add	sp, #28
 8000dee:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000df0:	00001bff 	.word	0x00001bff
 8000df4:	00001fff 	.word	0x00001fff
 8000df8:	0800359c 	.word	0x0800359c
 8000dfc:	080035c0 	.word	0x080035c0

08000e00 <USART2_IRQHandler>:
#include "cbfifo.h"

#include "global.h"
#include <stdbool.h>
volatile uint32_t tick_counter = 0;
void USART2_IRQHandler(void) {
 8000e00:	b580      	push	{r7, lr}
 8000e02:	b082      	sub	sp, #8
 8000e04:	af00      	add	r7, sp, #0
	// Check if RXNE flag is set (data received)
	if (USART2->ISR & USART_ISR_RXNE) {
 8000e06:	4b1f      	ldr	r3, [pc, #124]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e08:	69db      	ldr	r3, [r3, #28]
 8000e0a:	2220      	movs	r2, #32
 8000e0c:	4013      	ands	r3, r2
 8000e0e:	d00b      	beq.n	8000e28 <USART2_IRQHandler+0x28>
		char newval = USART2->RDR; // Read the received character
 8000e10:	4b1c      	ldr	r3, [pc, #112]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e12:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000e14:	b29b      	uxth	r3, r3
 8000e16:	b2da      	uxtb	r2, r3
 8000e18:	1dfb      	adds	r3, r7, #7
 8000e1a:	701a      	strb	r2, [r3, #0]
		cbfifo_enqueue(&fiforx, &newval, sizeof(newval));
 8000e1c:	1df9      	adds	r1, r7, #7
 8000e1e:	4b1a      	ldr	r3, [pc, #104]	@ (8000e88 <USART2_IRQHandler+0x88>)
 8000e20:	2201      	movs	r2, #1
 8000e22:	0018      	movs	r0, r3
 8000e24:	f7ff fad2 	bl	80003cc <cbfifo_enqueue>
	}
	if (USART2->ISR & USART_ISR_TXE) {
 8000e28:	4b16      	ldr	r3, [pc, #88]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e2a:	69db      	ldr	r3, [r3, #28]
 8000e2c:	2280      	movs	r2, #128	@ 0x80
 8000e2e:	4013      	ands	r3, r2
 8000e30:	d023      	beq.n	8000e7a <USART2_IRQHandler+0x7a>
		char newval; // Read the received character
		if (cbfifo_dequeue(&fifotx, &newval, sizeof(newval)) > 0) {
 8000e32:	1db9      	adds	r1, r7, #6
 8000e34:	4b15      	ldr	r3, [pc, #84]	@ (8000e8c <USART2_IRQHandler+0x8c>)
 8000e36:	2201      	movs	r2, #1
 8000e38:	0018      	movs	r0, r3
 8000e3a:	f7ff fb16 	bl	800046a <cbfifo_dequeue>
 8000e3e:	1e03      	subs	r3, r0, #0
 8000e40:	d015      	beq.n	8000e6e <USART2_IRQHandler+0x6e>
			if (newval == '\n') {
 8000e42:	1dbb      	adds	r3, r7, #6
 8000e44:	781b      	ldrb	r3, [r3, #0]
 8000e46:	2b0a      	cmp	r3, #10
 8000e48:	d10c      	bne.n	8000e64 <USART2_IRQHandler+0x64>
				USART2->TDR = '\r';
 8000e4a:	4b0e      	ldr	r3, [pc, #56]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e4c:	220d      	movs	r2, #13
 8000e4e:	851a      	strh	r2, [r3, #40]	@ 0x28
				while (!(USART2->ISR & USART_ISR_TXE))
 8000e50:	46c0      	nop			@ (mov r8, r8)
 8000e52:	4b0c      	ldr	r3, [pc, #48]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e54:	69db      	ldr	r3, [r3, #28]
 8000e56:	2280      	movs	r2, #128	@ 0x80
 8000e58:	4013      	ands	r3, r2
 8000e5a:	d0fa      	beq.n	8000e52 <USART2_IRQHandler+0x52>
					;
				USART2->TDR = '\n';
 8000e5c:	4b09      	ldr	r3, [pc, #36]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e5e:	220a      	movs	r2, #10
 8000e60:	851a      	strh	r2, [r3, #40]	@ 0x28
			}
		} else {
			USART2->CR1 &= (~(USART_CR1_TXEIE));
		}
	}
}
 8000e62:	e00a      	b.n	8000e7a <USART2_IRQHandler+0x7a>
				USART2->TDR = newval; // Send the character
 8000e64:	1dbb      	adds	r3, r7, #6
 8000e66:	781a      	ldrb	r2, [r3, #0]
 8000e68:	4b06      	ldr	r3, [pc, #24]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e6a:	851a      	strh	r2, [r3, #40]	@ 0x28
}
 8000e6c:	e005      	b.n	8000e7a <USART2_IRQHandler+0x7a>
			USART2->CR1 &= (~(USART_CR1_TXEIE));
 8000e6e:	4b05      	ldr	r3, [pc, #20]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e70:	681a      	ldr	r2, [r3, #0]
 8000e72:	4b04      	ldr	r3, [pc, #16]	@ (8000e84 <USART2_IRQHandler+0x84>)
 8000e74:	2180      	movs	r1, #128	@ 0x80
 8000e76:	438a      	bics	r2, r1
 8000e78:	601a      	str	r2, [r3, #0]
}
 8000e7a:	46c0      	nop			@ (mov r8, r8)
 8000e7c:	46bd      	mov	sp, r7
 8000e7e:	b002      	add	sp, #8
 8000e80:	bd80      	pop	{r7, pc}
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	40004400 	.word	0x40004400
 8000e88:	2000011c 	.word	0x2000011c
 8000e8c:	20000090 	.word	0x20000090

08000e90 <SysTick_Handler>:
/*
 * This function increments tick counter and global tick counter every 10ms.
 * Tick counter is used to run the functions whereas global tick counter is used for
 * keeping a time record since startup.
 */
void SysTick_Handler(void) {
 8000e90:	b580      	push	{r7, lr}
 8000e92:	af00      	add	r7, sp, #0
	tick_counter++;
 8000e94:	4b03      	ldr	r3, [pc, #12]	@ (8000ea4 <SysTick_Handler+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
 8000e98:	1c5a      	adds	r2, r3, #1
 8000e9a:	4b02      	ldr	r3, [pc, #8]	@ (8000ea4 <SysTick_Handler+0x14>)
 8000e9c:	601a      	str	r2, [r3, #0]
	//global_tick_counter++;
}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	bd80      	pop	{r7, pc}
 8000ea4:	2000008c 	.word	0x2000008c

08000ea8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	0002      	movs	r2, r0
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000eb4:	1dfb      	adds	r3, r7, #7
 8000eb6:	781b      	ldrb	r3, [r3, #0]
 8000eb8:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eba:	d809      	bhi.n	8000ed0 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ebc:	1dfb      	adds	r3, r7, #7
 8000ebe:	781b      	ldrb	r3, [r3, #0]
 8000ec0:	001a      	movs	r2, r3
 8000ec2:	231f      	movs	r3, #31
 8000ec4:	401a      	ands	r2, r3
 8000ec6:	4b04      	ldr	r3, [pc, #16]	@ (8000ed8 <__NVIC_EnableIRQ+0x30>)
 8000ec8:	2101      	movs	r1, #1
 8000eca:	4091      	lsls	r1, r2
 8000ecc:	000a      	movs	r2, r1
 8000ece:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8000ed0:	46c0      	nop			@ (mov r8, r8)
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	b002      	add	sp, #8
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	e000e100 	.word	0xe000e100

08000edc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000edc:	b590      	push	{r4, r7, lr}
 8000ede:	b083      	sub	sp, #12
 8000ee0:	af00      	add	r7, sp, #0
 8000ee2:	0002      	movs	r2, r0
 8000ee4:	6039      	str	r1, [r7, #0]
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000eea:	1dfb      	adds	r3, r7, #7
 8000eec:	781b      	ldrb	r3, [r3, #0]
 8000eee:	2b7f      	cmp	r3, #127	@ 0x7f
 8000ef0:	d828      	bhi.n	8000f44 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000ef2:	4a2f      	ldr	r2, [pc, #188]	@ (8000fb0 <__NVIC_SetPriority+0xd4>)
 8000ef4:	1dfb      	adds	r3, r7, #7
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	b25b      	sxtb	r3, r3
 8000efa:	089b      	lsrs	r3, r3, #2
 8000efc:	33c0      	adds	r3, #192	@ 0xc0
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	589b      	ldr	r3, [r3, r2]
 8000f02:	1dfa      	adds	r2, r7, #7
 8000f04:	7812      	ldrb	r2, [r2, #0]
 8000f06:	0011      	movs	r1, r2
 8000f08:	2203      	movs	r2, #3
 8000f0a:	400a      	ands	r2, r1
 8000f0c:	00d2      	lsls	r2, r2, #3
 8000f0e:	21ff      	movs	r1, #255	@ 0xff
 8000f10:	4091      	lsls	r1, r2
 8000f12:	000a      	movs	r2, r1
 8000f14:	43d2      	mvns	r2, r2
 8000f16:	401a      	ands	r2, r3
 8000f18:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f1a:	683b      	ldr	r3, [r7, #0]
 8000f1c:	019b      	lsls	r3, r3, #6
 8000f1e:	22ff      	movs	r2, #255	@ 0xff
 8000f20:	401a      	ands	r2, r3
 8000f22:	1dfb      	adds	r3, r7, #7
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	0018      	movs	r0, r3
 8000f28:	2303      	movs	r3, #3
 8000f2a:	4003      	ands	r3, r0
 8000f2c:	00db      	lsls	r3, r3, #3
 8000f2e:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f30:	481f      	ldr	r0, [pc, #124]	@ (8000fb0 <__NVIC_SetPriority+0xd4>)
 8000f32:	1dfb      	adds	r3, r7, #7
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	b25b      	sxtb	r3, r3
 8000f38:	089b      	lsrs	r3, r3, #2
 8000f3a:	430a      	orrs	r2, r1
 8000f3c:	33c0      	adds	r3, #192	@ 0xc0
 8000f3e:	009b      	lsls	r3, r3, #2
 8000f40:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f42:	e031      	b.n	8000fa8 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f44:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb4 <__NVIC_SetPriority+0xd8>)
 8000f46:	1dfb      	adds	r3, r7, #7
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	0019      	movs	r1, r3
 8000f4c:	230f      	movs	r3, #15
 8000f4e:	400b      	ands	r3, r1
 8000f50:	3b08      	subs	r3, #8
 8000f52:	089b      	lsrs	r3, r3, #2
 8000f54:	3306      	adds	r3, #6
 8000f56:	009b      	lsls	r3, r3, #2
 8000f58:	18d3      	adds	r3, r2, r3
 8000f5a:	3304      	adds	r3, #4
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	1dfa      	adds	r2, r7, #7
 8000f60:	7812      	ldrb	r2, [r2, #0]
 8000f62:	0011      	movs	r1, r2
 8000f64:	2203      	movs	r2, #3
 8000f66:	400a      	ands	r2, r1
 8000f68:	00d2      	lsls	r2, r2, #3
 8000f6a:	21ff      	movs	r1, #255	@ 0xff
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	000a      	movs	r2, r1
 8000f70:	43d2      	mvns	r2, r2
 8000f72:	401a      	ands	r2, r3
 8000f74:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	019b      	lsls	r3, r3, #6
 8000f7a:	22ff      	movs	r2, #255	@ 0xff
 8000f7c:	401a      	ands	r2, r3
 8000f7e:	1dfb      	adds	r3, r7, #7
 8000f80:	781b      	ldrb	r3, [r3, #0]
 8000f82:	0018      	movs	r0, r3
 8000f84:	2303      	movs	r3, #3
 8000f86:	4003      	ands	r3, r0
 8000f88:	00db      	lsls	r3, r3, #3
 8000f8a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f8c:	4809      	ldr	r0, [pc, #36]	@ (8000fb4 <__NVIC_SetPriority+0xd8>)
 8000f8e:	1dfb      	adds	r3, r7, #7
 8000f90:	781b      	ldrb	r3, [r3, #0]
 8000f92:	001c      	movs	r4, r3
 8000f94:	230f      	movs	r3, #15
 8000f96:	4023      	ands	r3, r4
 8000f98:	3b08      	subs	r3, #8
 8000f9a:	089b      	lsrs	r3, r3, #2
 8000f9c:	430a      	orrs	r2, r1
 8000f9e:	3306      	adds	r3, #6
 8000fa0:	009b      	lsls	r3, r3, #2
 8000fa2:	18c3      	adds	r3, r0, r3
 8000fa4:	3304      	adds	r3, #4
 8000fa6:	601a      	str	r2, [r3, #0]
}
 8000fa8:	46c0      	nop			@ (mov r8, r8)
 8000faa:	46bd      	mov	sp, r7
 8000fac:	b003      	add	sp, #12
 8000fae:	bd90      	pop	{r4, r7, pc}
 8000fb0:	e000e100 	.word	0xe000e100
 8000fb4:	e000ed00 	.word	0xe000ed00

08000fb8 <uart_init>:
#define F_TIM_CLOCK (48UL*1000UL*1000UL)	// 48 MHz
#define PWM_FREQUENCY (500)
#define PWM_MAX_DUTY_VALUE ( (F_TIM_CLOCK / (PWM_FREQUENCY * PWM_PRESCALER)) - 1)
#define PWM_PRESCALER (2)

void uart_init(void) {
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	af00      	add	r7, sp, #0
	setvbuf(stdout, NULL, _IONBF, 0);
 8000fbc:	4b2a      	ldr	r3, [pc, #168]	@ (8001068 <uart_init+0xb0>)
 8000fbe:	681b      	ldr	r3, [r3, #0]
 8000fc0:	6898      	ldr	r0, [r3, #8]
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	2202      	movs	r2, #2
 8000fc6:	2100      	movs	r1, #0
 8000fc8:	f001 fb54 	bl	8002674 <setvbuf>
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; // Enable GPIOA clock
 8000fcc:	4b27      	ldr	r3, [pc, #156]	@ (800106c <uart_init+0xb4>)
 8000fce:	695a      	ldr	r2, [r3, #20]
 8000fd0:	4b26      	ldr	r3, [pc, #152]	@ (800106c <uart_init+0xb4>)
 8000fd2:	2180      	movs	r1, #128	@ 0x80
 8000fd4:	0289      	lsls	r1, r1, #10
 8000fd6:	430a      	orrs	r2, r1
 8000fd8:	615a      	str	r2, [r3, #20]
	// Set PA2 (TX) and PA3 (RX) to alternate function mode (AF7 for USART2)
	GPIOA->MODER &= ~(GPIO_MODER_MODER2 | GPIO_MODER_MODER3);			// Clear
 8000fda:	2390      	movs	r3, #144	@ 0x90
 8000fdc:	05db      	lsls	r3, r3, #23
 8000fde:	681a      	ldr	r2, [r3, #0]
 8000fe0:	2390      	movs	r3, #144	@ 0x90
 8000fe2:	05db      	lsls	r3, r3, #23
 8000fe4:	21f0      	movs	r1, #240	@ 0xf0
 8000fe6:	438a      	bics	r2, r1
 8000fe8:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (GPIO_MODER_MODER2_1 | GPIO_MODER_MODER3_1);// Set AF mode
 8000fea:	2390      	movs	r3, #144	@ 0x90
 8000fec:	05db      	lsls	r3, r3, #23
 8000fee:	681a      	ldr	r2, [r3, #0]
 8000ff0:	2390      	movs	r3, #144	@ 0x90
 8000ff2:	05db      	lsls	r3, r3, #23
 8000ff4:	21a0      	movs	r1, #160	@ 0xa0
 8000ff6:	430a      	orrs	r2, r1
 8000ff8:	601a      	str	r2, [r3, #0]
	GPIOA->AFR[0] |= (1 << GPIO_AFRL_AFSEL2_Pos) | (1 << GPIO_AFRL_AFSEL3_Pos); // AF7 (USART2) for PA2 and PA3
 8000ffa:	2390      	movs	r3, #144	@ 0x90
 8000ffc:	05db      	lsls	r3, r3, #23
 8000ffe:	6a1a      	ldr	r2, [r3, #32]
 8001000:	2390      	movs	r3, #144	@ 0x90
 8001002:	05db      	lsls	r3, r3, #23
 8001004:	2188      	movs	r1, #136	@ 0x88
 8001006:	0149      	lsls	r1, r1, #5
 8001008:	430a      	orrs	r2, r1
 800100a:	621a      	str	r2, [r3, #32]
	RCC->APB1ENR |= RCC_APB1ENR_USART2EN;				// Enable USART2 clock
 800100c:	4b17      	ldr	r3, [pc, #92]	@ (800106c <uart_init+0xb4>)
 800100e:	69da      	ldr	r2, [r3, #28]
 8001010:	4b16      	ldr	r3, [pc, #88]	@ (800106c <uart_init+0xb4>)
 8001012:	2180      	movs	r1, #128	@ 0x80
 8001014:	0289      	lsls	r1, r1, #10
 8001016:	430a      	orrs	r2, r1
 8001018:	61da      	str	r2, [r3, #28]
	USART2->BRR = USART_BRR_VALUE;// Configure baud rate (assuming 24MHz APB1 clock and 19200 baud rate)
 800101a:	4b15      	ldr	r3, [pc, #84]	@ (8001070 <uart_init+0xb8>)
 800101c:	4a15      	ldr	r2, [pc, #84]	@ (8001074 <uart_init+0xbc>)
 800101e:	60da      	str	r2, [r3, #12]
	USART2->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE; // Enable TX, RX, and RX interrupt
 8001020:	4b13      	ldr	r3, [pc, #76]	@ (8001070 <uart_init+0xb8>)
 8001022:	681a      	ldr	r2, [r3, #0]
 8001024:	4b12      	ldr	r3, [pc, #72]	@ (8001070 <uart_init+0xb8>)
 8001026:	212c      	movs	r1, #44	@ 0x2c
 8001028:	430a      	orrs	r2, r1
 800102a:	601a      	str	r2, [r3, #0]
	USART2->CR1 |= USART_PARITY_CONFIG;
 800102c:	4b10      	ldr	r3, [pc, #64]	@ (8001070 <uart_init+0xb8>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4b0f      	ldr	r3, [pc, #60]	@ (8001070 <uart_init+0xb8>)
 8001032:	21c0      	movs	r1, #192	@ 0xc0
 8001034:	00c9      	lsls	r1, r1, #3
 8001036:	430a      	orrs	r2, r1
 8001038:	601a      	str	r2, [r3, #0]
	USART2->CR1 |= USART_WORD_LENGTH;
 800103a:	4b0d      	ldr	r3, [pc, #52]	@ (8001070 <uart_init+0xb8>)
 800103c:	681a      	ldr	r2, [r3, #0]
 800103e:	4b0c      	ldr	r3, [pc, #48]	@ (8001070 <uart_init+0xb8>)
 8001040:	2180      	movs	r1, #128	@ 0x80
 8001042:	0149      	lsls	r1, r1, #5
 8001044:	430a      	orrs	r2, r1
 8001046:	601a      	str	r2, [r3, #0]
	USART2->CR2 |= USART_STOP_BITS;
 8001048:	4a09      	ldr	r2, [pc, #36]	@ (8001070 <uart_init+0xb8>)
 800104a:	4b09      	ldr	r3, [pc, #36]	@ (8001070 <uart_init+0xb8>)
 800104c:	6852      	ldr	r2, [r2, #4]
 800104e:	605a      	str	r2, [r3, #4]
	USART2->CR1 |= USART_CR1_UE;								// Enable USART
 8001050:	4b07      	ldr	r3, [pc, #28]	@ (8001070 <uart_init+0xb8>)
 8001052:	681a      	ldr	r2, [r3, #0]
 8001054:	4b06      	ldr	r3, [pc, #24]	@ (8001070 <uart_init+0xb8>)
 8001056:	2101      	movs	r1, #1
 8001058:	430a      	orrs	r2, r1
 800105a:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ(USART2_IRQn);			// Enable USART2 interrupt in NVIC
 800105c:	201c      	movs	r0, #28
 800105e:	f7ff ff23 	bl	8000ea8 <__NVIC_EnableIRQ>
}
 8001062:	46c0      	nop			@ (mov r8, r8)
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	20000020 	.word	0x20000020
 800106c:	40021000 	.word	0x40021000
 8001070:	40004400 	.word	0x40004400
 8001074:	000004e2 	.word	0x000004e2

08001078 <SysTick_Init>:
	NVIC_SetPriority(SysTick_IRQn, 3);
	SysTick->VAL = 0;
	SysTick->CTRL = SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
}
*/
void SysTick_Init(void) {
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0
    SysTick->LOAD = (F_TIM_CLOCK - 1); // Configure SysTick to generate 1 interrupt every 1 second
 800107c:	4b08      	ldr	r3, [pc, #32]	@ (80010a0 <SysTick_Init+0x28>)
 800107e:	4a09      	ldr	r2, [pc, #36]	@ (80010a4 <SysTick_Init+0x2c>)
 8001080:	605a      	str	r2, [r3, #4]
    NVIC_SetPriority(SysTick_IRQn, 3); // Set priority level (optional)
 8001082:	2301      	movs	r3, #1
 8001084:	425b      	negs	r3, r3
 8001086:	2103      	movs	r1, #3
 8001088:	0018      	movs	r0, r3
 800108a:	f7ff ff27 	bl	8000edc <__NVIC_SetPriority>
    SysTick->VAL = 0; // Clear the current value register
 800108e:	4b04      	ldr	r3, [pc, #16]	@ (80010a0 <SysTick_Init+0x28>)
 8001090:	2200      	movs	r2, #0
 8001092:	609a      	str	r2, [r3, #8]
    SysTick->CTRL = SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk; // Enable SysTick with interrupt
 8001094:	4b02      	ldr	r3, [pc, #8]	@ (80010a0 <SysTick_Init+0x28>)
 8001096:	2203      	movs	r2, #3
 8001098:	601a      	str	r2, [r3, #0]
}
 800109a:	46c0      	nop			@ (mov r8, r8)
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}
 80010a0:	e000e010 	.word	0xe000e010
 80010a4:	02dc6bff 	.word	0x02dc6bff

080010a8 <main>:
uint8_t device_mac[6] = { 0x02, 0x04, 0xA3, 0x3C, 0x4D, 0x50 }; // Default MAC
uint8_t target_mac[6] = { 0xFF, 0XFF, 0XFF, 0xFF, 0XFF, 0XFF }; // Default MAC
uint8_t device_ip[4] = { 192, 168, 1, 100 }; // Default IP Address
uint8_t target_ip[4] = { 192, 168, 1, 1 };
void runWebServer(const uint8_t *macAddress, const uint8_t *ipAddress);
int main(void) {
 80010a8:	b580      	push	{r7, lr}
 80010aa:	af00      	add	r7, sp, #0
	/*
	 * Clocks: Processor = 48 Mhz. AHB = 48 MHz. APB = 24 MHz.
	 *
	 */
	//init_uled(); //On board LED Initialisation
	SysTick_Init();
 80010ac:	f7ff ffe4 	bl	8001078 <SysTick_Init>
	SPI_Init();
 80010b0:	f000 f81e 	bl	80010f0 <SPI_Init>
	uart_init(); //UART 2 Initialisation for Serial COmmunication
 80010b4:	f7ff ff80 	bl	8000fb8 <uart_init>
	cbfifo_init(&fiforx); // Initialising RX Buffer
 80010b8:	4b09      	ldr	r3, [pc, #36]	@ (80010e0 <main+0x38>)
 80010ba:	0018      	movs	r0, r3
 80010bc:	f7ff f96f 	bl	800039e <cbfifo_init>
	cbfifo_init(&fifotx); // Initialising TX buffer
 80010c0:	4b08      	ldr	r3, [pc, #32]	@ (80010e4 <main+0x3c>)
 80010c2:	0018      	movs	r0, r3
 80010c4:	f7ff f96b 	bl	800039e <cbfifo_init>
//	char inputval[INPUT_BUFFER_SIZE]; // Defining a buffer to accept the command and Process
//	char *argv[ARGUMENT_BUFFER_SIZE]; // Defining a buffer to store Argument Vectors after tokenization
//	int argc; //TO store Argument COunt
	printf("\nWelcome to SerialIO!\n");
 80010c8:	4b07      	ldr	r3, [pc, #28]	@ (80010e8 <main+0x40>)
 80010ca:	0018      	movs	r0, r3
 80010cc:	f001 fac8 	bl	8002660 <puts>
	enc_init(device_mac);
 80010d0:	4b06      	ldr	r3, [pc, #24]	@ (80010ec <main+0x44>)
 80010d2:	0018      	movs	r0, r3
 80010d4:	f7ff fd7a 	bl	8000bcc <enc_init>
	//runWebServer(device_mac,device_ip);
	while (1) {
		packetLoop();
 80010d8:	f000 fec0 	bl	8001e5c <packetLoop>
 80010dc:	e7fc      	b.n	80010d8 <main+0x30>
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	2000011c 	.word	0x2000011c
 80010e4:	20000090 	.word	0x20000090
 80010e8:	080035ec 	.word	0x080035ec
 80010ec:	20000000 	.word	0x20000000

080010f0 <SPI_Init>:
#include "spi.h"

void SPI_Init(void) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	af00      	add	r7, sp, #0
	// Enable GPIOB clock
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN;
 80010f4:	4b1b      	ldr	r3, [pc, #108]	@ (8001164 <SPI_Init+0x74>)
 80010f6:	695a      	ldr	r2, [r3, #20]
 80010f8:	4b1a      	ldr	r3, [pc, #104]	@ (8001164 <SPI_Init+0x74>)
 80010fa:	2180      	movs	r1, #128	@ 0x80
 80010fc:	02c9      	lsls	r1, r1, #11
 80010fe:	430a      	orrs	r2, r1
 8001100:	615a      	str	r2, [r3, #20]

	// Configure CS, SCK, and MOSI as output
	GPIOB->MODER &= ~(GPIO_MODER_MODER12 | GPIO_MODER_MODER13
 8001102:	4b19      	ldr	r3, [pc, #100]	@ (8001168 <SPI_Init+0x78>)
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	4b18      	ldr	r3, [pc, #96]	@ (8001168 <SPI_Init+0x78>)
 8001108:	4918      	ldr	r1, [pc, #96]	@ (800116c <SPI_Init+0x7c>)
 800110a:	400a      	ands	r2, r1
 800110c:	601a      	str	r2, [r3, #0]
			| GPIO_MODER_MODER15); // Clear MODER bits
	GPIOB->MODER |= (GPIO_MODER_MODER12_0 | GPIO_MODER_MODER13_0
 800110e:	4b16      	ldr	r3, [pc, #88]	@ (8001168 <SPI_Init+0x78>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	4b15      	ldr	r3, [pc, #84]	@ (8001168 <SPI_Init+0x78>)
 8001114:	218a      	movs	r1, #138	@ 0x8a
 8001116:	05c9      	lsls	r1, r1, #23
 8001118:	430a      	orrs	r2, r1
 800111a:	601a      	str	r2, [r3, #0]
			| GPIO_MODER_MODER15_0); // Set as output

	// Configure MISO as input
	GPIOB->MODER &= ~GPIO_MODER_MODER14; // Set as input
 800111c:	4b12      	ldr	r3, [pc, #72]	@ (8001168 <SPI_Init+0x78>)
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	4b11      	ldr	r3, [pc, #68]	@ (8001168 <SPI_Init+0x78>)
 8001122:	4913      	ldr	r1, [pc, #76]	@ (8001170 <SPI_Init+0x80>)
 8001124:	400a      	ands	r2, r1
 8001126:	601a      	str	r2, [r3, #0]

	// Set all pins to high-speed mode
	GPIOB->OSPEEDR |= (GPIO_OSPEEDR_OSPEEDR12 | GPIO_OSPEEDR_OSPEEDR13
 8001128:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <SPI_Init+0x78>)
 800112a:	689a      	ldr	r2, [r3, #8]
 800112c:	4b0e      	ldr	r3, [pc, #56]	@ (8001168 <SPI_Init+0x78>)
 800112e:	21ff      	movs	r1, #255	@ 0xff
 8001130:	0609      	lsls	r1, r1, #24
 8001132:	430a      	orrs	r2, r1
 8001134:	609a      	str	r2, [r3, #8]
			| GPIO_OSPEEDR_OSPEEDR14 | GPIO_OSPEEDR_OSPEEDR15);

	// Set default states
	GPIOB->ODR |= SPI2_CS_PIN;    // CS High (inactive)
 8001136:	4b0c      	ldr	r3, [pc, #48]	@ (8001168 <SPI_Init+0x78>)
 8001138:	695a      	ldr	r2, [r3, #20]
 800113a:	4b0b      	ldr	r3, [pc, #44]	@ (8001168 <SPI_Init+0x78>)
 800113c:	2180      	movs	r1, #128	@ 0x80
 800113e:	0149      	lsls	r1, r1, #5
 8001140:	430a      	orrs	r2, r1
 8001142:	615a      	str	r2, [r3, #20]
	GPIOB->ODR &= ~SPI2_SCK_PIN;  // SCK Low (idle)
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <SPI_Init+0x78>)
 8001146:	695a      	ldr	r2, [r3, #20]
 8001148:	4b07      	ldr	r3, [pc, #28]	@ (8001168 <SPI_Init+0x78>)
 800114a:	490a      	ldr	r1, [pc, #40]	@ (8001174 <SPI_Init+0x84>)
 800114c:	400a      	ands	r2, r1
 800114e:	615a      	str	r2, [r3, #20]
	GPIOB->ODR &= ~SPI2_MOSI_PIN; // MOSI Low (idle)
 8001150:	4b05      	ldr	r3, [pc, #20]	@ (8001168 <SPI_Init+0x78>)
 8001152:	695a      	ldr	r2, [r3, #20]
 8001154:	4b04      	ldr	r3, [pc, #16]	@ (8001168 <SPI_Init+0x78>)
 8001156:	4908      	ldr	r1, [pc, #32]	@ (8001178 <SPI_Init+0x88>)
 8001158:	400a      	ands	r2, r1
 800115a:	615a      	str	r2, [r3, #20]
}
 800115c:	46c0      	nop			@ (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	bd80      	pop	{r7, pc}
 8001162:	46c0      	nop			@ (mov r8, r8)
 8001164:	40021000 	.word	0x40021000
 8001168:	48000400 	.word	0x48000400
 800116c:	30ffffff 	.word	0x30ffffff
 8001170:	cfffffff 	.word	0xcfffffff
 8001174:	ffffdfff 	.word	0xffffdfff
 8001178:	ffff7fff 	.word	0xffff7fff

0800117c <SPI_WriteByte>:

void SPI_WriteByte(uint8_t data) {
 800117c:	b580      	push	{r7, lr}
 800117e:	b086      	sub	sp, #24
 8001180:	af00      	add	r7, sp, #0
 8001182:	0002      	movs	r2, r0
 8001184:	1dfb      	adds	r3, r7, #7
 8001186:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 8; i++) {
 8001188:	2300      	movs	r3, #0
 800118a:	617b      	str	r3, [r7, #20]
 800118c:	e039      	b.n	8001202 <SPI_WriteByte+0x86>
		// Write the MSB to MOSI
		if (data & 0x80) {
 800118e:	1dfb      	adds	r3, r7, #7
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	b25b      	sxtb	r3, r3
 8001194:	2b00      	cmp	r3, #0
 8001196:	da07      	bge.n	80011a8 <SPI_WriteByte+0x2c>
			GPIOB->ODR |= SPI2_MOSI_PIN; // Set MOSI High
 8001198:	4b20      	ldr	r3, [pc, #128]	@ (800121c <SPI_WriteByte+0xa0>)
 800119a:	695a      	ldr	r2, [r3, #20]
 800119c:	4b1f      	ldr	r3, [pc, #124]	@ (800121c <SPI_WriteByte+0xa0>)
 800119e:	2180      	movs	r1, #128	@ 0x80
 80011a0:	0209      	lsls	r1, r1, #8
 80011a2:	430a      	orrs	r2, r1
 80011a4:	615a      	str	r2, [r3, #20]
 80011a6:	e005      	b.n	80011b4 <SPI_WriteByte+0x38>
		} else {
			GPIOB->ODR &= ~SPI2_MOSI_PIN; // Set MOSI Low
 80011a8:	4b1c      	ldr	r3, [pc, #112]	@ (800121c <SPI_WriteByte+0xa0>)
 80011aa:	695a      	ldr	r2, [r3, #20]
 80011ac:	4b1b      	ldr	r3, [pc, #108]	@ (800121c <SPI_WriteByte+0xa0>)
 80011ae:	491c      	ldr	r1, [pc, #112]	@ (8001220 <SPI_WriteByte+0xa4>)
 80011b0:	400a      	ands	r2, r1
 80011b2:	615a      	str	r2, [r3, #20]
		}
		data <<= 1; // Shift to the next bit
 80011b4:	1dfa      	adds	r2, r7, #7
 80011b6:	1dfb      	adds	r3, r7, #7
 80011b8:	781b      	ldrb	r3, [r3, #0]
 80011ba:	18db      	adds	r3, r3, r3
 80011bc:	7013      	strb	r3, [r2, #0]

		// Toggle SCK to clock the bit
		GPIOB->ODR |= SPI2_SCK_PIN;  // SCK High
 80011be:	4b17      	ldr	r3, [pc, #92]	@ (800121c <SPI_WriteByte+0xa0>)
 80011c0:	695a      	ldr	r2, [r3, #20]
 80011c2:	4b16      	ldr	r3, [pc, #88]	@ (800121c <SPI_WriteByte+0xa0>)
 80011c4:	2180      	movs	r1, #128	@ 0x80
 80011c6:	0189      	lsls	r1, r1, #6
 80011c8:	430a      	orrs	r2, r1
 80011ca:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 80011cc:	2300      	movs	r3, #0
 80011ce:	613b      	str	r3, [r7, #16]
 80011d0:	e002      	b.n	80011d8 <SPI_WriteByte+0x5c>
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	3301      	adds	r3, #1
 80011d6:	613b      	str	r3, [r7, #16]
 80011d8:	693b      	ldr	r3, [r7, #16]
 80011da:	2b0f      	cmp	r3, #15
 80011dc:	ddf9      	ble.n	80011d2 <SPI_WriteByte+0x56>
			;
		GPIOB->ODR &= ~SPI2_SCK_PIN; // SCK Low
 80011de:	4b0f      	ldr	r3, [pc, #60]	@ (800121c <SPI_WriteByte+0xa0>)
 80011e0:	695a      	ldr	r2, [r3, #20]
 80011e2:	4b0e      	ldr	r3, [pc, #56]	@ (800121c <SPI_WriteByte+0xa0>)
 80011e4:	490f      	ldr	r1, [pc, #60]	@ (8001224 <SPI_WriteByte+0xa8>)
 80011e6:	400a      	ands	r2, r1
 80011e8:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	60fb      	str	r3, [r7, #12]
 80011ee:	e002      	b.n	80011f6 <SPI_WriteByte+0x7a>
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	3301      	adds	r3, #1
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	2b0f      	cmp	r3, #15
 80011fa:	ddf9      	ble.n	80011f0 <SPI_WriteByte+0x74>
	for (int i = 0; i < 8; i++) {
 80011fc:	697b      	ldr	r3, [r7, #20]
 80011fe:	3301      	adds	r3, #1
 8001200:	617b      	str	r3, [r7, #20]
 8001202:	697b      	ldr	r3, [r7, #20]
 8001204:	2b07      	cmp	r3, #7
 8001206:	ddc2      	ble.n	800118e <SPI_WriteByte+0x12>
			;
	}
	GPIOB->ODR &= ~SPI2_MOSI_PIN; // MOSI Low (idle)
 8001208:	4b04      	ldr	r3, [pc, #16]	@ (800121c <SPI_WriteByte+0xa0>)
 800120a:	695a      	ldr	r2, [r3, #20]
 800120c:	4b03      	ldr	r3, [pc, #12]	@ (800121c <SPI_WriteByte+0xa0>)
 800120e:	4904      	ldr	r1, [pc, #16]	@ (8001220 <SPI_WriteByte+0xa4>)
 8001210:	400a      	ands	r2, r1
 8001212:	615a      	str	r2, [r3, #20]
}
 8001214:	46c0      	nop			@ (mov r8, r8)
 8001216:	46bd      	mov	sp, r7
 8001218:	b006      	add	sp, #24
 800121a:	bd80      	pop	{r7, pc}
 800121c:	48000400 	.word	0x48000400
 8001220:	ffff7fff 	.word	0xffff7fff
 8001224:	ffffdfff 	.word	0xffffdfff

08001228 <SPI_ReadByte>:

uint8_t SPI_ReadByte(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b084      	sub	sp, #16
 800122c:	af00      	add	r7, sp, #0
	uint8_t received_data = 0;
 800122e:	230f      	movs	r3, #15
 8001230:	18fb      	adds	r3, r7, r3
 8001232:	2200      	movs	r2, #0
 8001234:	701a      	strb	r2, [r3, #0]

	for (int i = 0; i < 8; i++) {
 8001236:	2300      	movs	r3, #0
 8001238:	60bb      	str	r3, [r7, #8]
 800123a:	e034      	b.n	80012a6 <SPI_ReadByte+0x7e>
		received_data <<= 1; // Make room for the next bit
 800123c:	230f      	movs	r3, #15
 800123e:	18fa      	adds	r2, r7, r3
 8001240:	18fb      	adds	r3, r7, r3
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	18db      	adds	r3, r3, r3
 8001246:	7013      	strb	r3, [r2, #0]

		// Toggle SCK to clock the bit
		GPIOB->ODR |= SPI2_SCK_PIN;  // SCK High
 8001248:	4b1c      	ldr	r3, [pc, #112]	@ (80012bc <SPI_ReadByte+0x94>)
 800124a:	695a      	ldr	r2, [r3, #20]
 800124c:	4b1b      	ldr	r3, [pc, #108]	@ (80012bc <SPI_ReadByte+0x94>)
 800124e:	2180      	movs	r1, #128	@ 0x80
 8001250:	0189      	lsls	r1, r1, #6
 8001252:	430a      	orrs	r2, r1
 8001254:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 8001256:	2300      	movs	r3, #0
 8001258:	607b      	str	r3, [r7, #4]
 800125a:	e002      	b.n	8001262 <SPI_ReadByte+0x3a>
 800125c:	687b      	ldr	r3, [r7, #4]
 800125e:	3301      	adds	r3, #1
 8001260:	607b      	str	r3, [r7, #4]
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	2b0f      	cmp	r3, #15
 8001266:	ddf9      	ble.n	800125c <SPI_ReadByte+0x34>
			;

		// Read the bit from MISO
		if (GPIOB->IDR & SPI2_MISO_PIN) {
 8001268:	4b14      	ldr	r3, [pc, #80]	@ (80012bc <SPI_ReadByte+0x94>)
 800126a:	691a      	ldr	r2, [r3, #16]
 800126c:	2380      	movs	r3, #128	@ 0x80
 800126e:	01db      	lsls	r3, r3, #7
 8001270:	4013      	ands	r3, r2
 8001272:	d006      	beq.n	8001282 <SPI_ReadByte+0x5a>
			received_data |= 0x01; // Set the LSB
 8001274:	220f      	movs	r2, #15
 8001276:	18bb      	adds	r3, r7, r2
 8001278:	18ba      	adds	r2, r7, r2
 800127a:	7812      	ldrb	r2, [r2, #0]
 800127c:	2101      	movs	r1, #1
 800127e:	430a      	orrs	r2, r1
 8001280:	701a      	strb	r2, [r3, #0]
		}

		GPIOB->ODR &= ~SPI2_SCK_PIN; // SCK Low
 8001282:	4b0e      	ldr	r3, [pc, #56]	@ (80012bc <SPI_ReadByte+0x94>)
 8001284:	695a      	ldr	r2, [r3, #20]
 8001286:	4b0d      	ldr	r3, [pc, #52]	@ (80012bc <SPI_ReadByte+0x94>)
 8001288:	490d      	ldr	r1, [pc, #52]	@ (80012c0 <SPI_ReadByte+0x98>)
 800128a:	400a      	ands	r2, r1
 800128c:	615a      	str	r2, [r3, #20]
		//DELAY_SHORT();               // Small delay
		for (int i = 0; i < 16; i++)
 800128e:	2300      	movs	r3, #0
 8001290:	603b      	str	r3, [r7, #0]
 8001292:	e002      	b.n	800129a <SPI_ReadByte+0x72>
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	603b      	str	r3, [r7, #0]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	2b0f      	cmp	r3, #15
 800129e:	ddf9      	ble.n	8001294 <SPI_ReadByte+0x6c>
	for (int i = 0; i < 8; i++) {
 80012a0:	68bb      	ldr	r3, [r7, #8]
 80012a2:	3301      	adds	r3, #1
 80012a4:	60bb      	str	r3, [r7, #8]
 80012a6:	68bb      	ldr	r3, [r7, #8]
 80012a8:	2b07      	cmp	r3, #7
 80012aa:	ddc7      	ble.n	800123c <SPI_ReadByte+0x14>
			;
	}

	return received_data;
 80012ac:	230f      	movs	r3, #15
 80012ae:	18fb      	adds	r3, r7, r3
 80012b0:	781b      	ldrb	r3, [r3, #0]
}
 80012b2:	0018      	movs	r0, r3
 80012b4:	46bd      	mov	sp, r7
 80012b6:	b004      	add	sp, #16
 80012b8:	bd80      	pop	{r7, pc}
 80012ba:	46c0      	nop			@ (mov r8, r8)
 80012bc:	48000400 	.word	0x48000400
 80012c0:	ffffdfff 	.word	0xffffdfff

080012c4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	60f8      	str	r0, [r7, #12]
 80012cc:	60b9      	str	r1, [r7, #8]
 80012ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012d0:	2300      	movs	r3, #0
 80012d2:	617b      	str	r3, [r7, #20]
 80012d4:	e00a      	b.n	80012ec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012d6:	f000 fe5d 	bl	8001f94 <__io_getchar>
 80012da:	0001      	movs	r1, r0
 80012dc:	68bb      	ldr	r3, [r7, #8]
 80012de:	1c5a      	adds	r2, r3, #1
 80012e0:	60ba      	str	r2, [r7, #8]
 80012e2:	b2ca      	uxtb	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3301      	adds	r3, #1
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697a      	ldr	r2, [r7, #20]
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	dbf0      	blt.n	80012d6 <_read+0x12>
  }

  return len;
 80012f4:	687b      	ldr	r3, [r7, #4]
}
 80012f6:	0018      	movs	r0, r3
 80012f8:	46bd      	mov	sp, r7
 80012fa:	b006      	add	sp, #24
 80012fc:	bd80      	pop	{r7, pc}

080012fe <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80012fe:	b580      	push	{r7, lr}
 8001300:	b086      	sub	sp, #24
 8001302:	af00      	add	r7, sp, #0
 8001304:	60f8      	str	r0, [r7, #12]
 8001306:	60b9      	str	r1, [r7, #8]
 8001308:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800130a:	2300      	movs	r3, #0
 800130c:	617b      	str	r3, [r7, #20]
 800130e:	e009      	b.n	8001324 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001310:	68bb      	ldr	r3, [r7, #8]
 8001312:	1c5a      	adds	r2, r3, #1
 8001314:	60ba      	str	r2, [r7, #8]
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	0018      	movs	r0, r3
 800131a:	f000 fe53 	bl	8001fc4 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	3301      	adds	r3, #1
 8001322:	617b      	str	r3, [r7, #20]
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	429a      	cmp	r2, r3
 800132a:	dbf1      	blt.n	8001310 <_write+0x12>
  }
  return len;
 800132c:	687b      	ldr	r3, [r7, #4]
}
 800132e:	0018      	movs	r0, r3
 8001330:	46bd      	mov	sp, r7
 8001332:	b006      	add	sp, #24
 8001334:	bd80      	pop	{r7, pc}

08001336 <_close>:

int _close(int file)
{
 8001336:	b580      	push	{r7, lr}
 8001338:	b082      	sub	sp, #8
 800133a:	af00      	add	r7, sp, #0
 800133c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800133e:	2301      	movs	r3, #1
 8001340:	425b      	negs	r3, r3
}
 8001342:	0018      	movs	r0, r3
 8001344:	46bd      	mov	sp, r7
 8001346:	b002      	add	sp, #8
 8001348:	bd80      	pop	{r7, pc}

0800134a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	2280      	movs	r2, #128	@ 0x80
 8001358:	0192      	lsls	r2, r2, #6
 800135a:	605a      	str	r2, [r3, #4]
  return 0;
 800135c:	2300      	movs	r3, #0
}
 800135e:	0018      	movs	r0, r3
 8001360:	46bd      	mov	sp, r7
 8001362:	b002      	add	sp, #8
 8001364:	bd80      	pop	{r7, pc}

08001366 <_isatty>:

int _isatty(int file)
{
 8001366:	b580      	push	{r7, lr}
 8001368:	b082      	sub	sp, #8
 800136a:	af00      	add	r7, sp, #0
 800136c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800136e:	2301      	movs	r3, #1
}
 8001370:	0018      	movs	r0, r3
 8001372:	46bd      	mov	sp, r7
 8001374:	b002      	add	sp, #8
 8001376:	bd80      	pop	{r7, pc}

08001378 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001378:	b580      	push	{r7, lr}
 800137a:	b084      	sub	sp, #16
 800137c:	af00      	add	r7, sp, #0
 800137e:	60f8      	str	r0, [r7, #12]
 8001380:	60b9      	str	r1, [r7, #8]
 8001382:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001384:	2300      	movs	r3, #0
}
 8001386:	0018      	movs	r0, r3
 8001388:	46bd      	mov	sp, r7
 800138a:	b004      	add	sp, #16
 800138c:	bd80      	pop	{r7, pc}
	...

08001390 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001390:	b580      	push	{r7, lr}
 8001392:	b086      	sub	sp, #24
 8001394:	af00      	add	r7, sp, #0
 8001396:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001398:	4a14      	ldr	r2, [pc, #80]	@ (80013ec <_sbrk+0x5c>)
 800139a:	4b15      	ldr	r3, [pc, #84]	@ (80013f0 <_sbrk+0x60>)
 800139c:	1ad3      	subs	r3, r2, r3
 800139e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013a4:	4b13      	ldr	r3, [pc, #76]	@ (80013f4 <_sbrk+0x64>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d102      	bne.n	80013b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013ac:	4b11      	ldr	r3, [pc, #68]	@ (80013f4 <_sbrk+0x64>)
 80013ae:	4a12      	ldr	r2, [pc, #72]	@ (80013f8 <_sbrk+0x68>)
 80013b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013b2:	4b10      	ldr	r3, [pc, #64]	@ (80013f4 <_sbrk+0x64>)
 80013b4:	681a      	ldr	r2, [r3, #0]
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	18d3      	adds	r3, r2, r3
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	429a      	cmp	r2, r3
 80013be:	d207      	bcs.n	80013d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013c0:	f001 fb76 	bl	8002ab0 <__errno>
 80013c4:	0003      	movs	r3, r0
 80013c6:	220c      	movs	r2, #12
 80013c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013ca:	2301      	movs	r3, #1
 80013cc:	425b      	negs	r3, r3
 80013ce:	e009      	b.n	80013e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013d0:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <_sbrk+0x64>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013d6:	4b07      	ldr	r3, [pc, #28]	@ (80013f4 <_sbrk+0x64>)
 80013d8:	681a      	ldr	r2, [r3, #0]
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	18d2      	adds	r2, r2, r3
 80013de:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <_sbrk+0x64>)
 80013e0:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 80013e2:	68fb      	ldr	r3, [r7, #12]
}
 80013e4:	0018      	movs	r0, r3
 80013e6:	46bd      	mov	sp, r7
 80013e8:	b006      	add	sp, #24
 80013ea:	bd80      	pop	{r7, pc}
 80013ec:	20008000 	.word	0x20008000
 80013f0:	00000400 	.word	0x00000400
 80013f4:	200001a8 	.word	0x200001a8
 80013f8:	200008d8 	.word	0x200008d8

080013fc <transmit_tcp_packet>:
           packet_size, start_address, next_start_address - 1);
}


void transmit_tcp_packet(uint8_t *packet, uint16_t packet_size)
{
 80013fc:	b5b0      	push	{r4, r5, r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
 8001404:	000a      	movs	r2, r1
 8001406:	1cbb      	adds	r3, r7, #2
 8001408:	801a      	strh	r2, [r3, #0]
	//Write the ARP packet to the ENC28J60 buffer
	//uint16_t frame_size = 43; // The total length is now exactly 42 bytes (without padding)
	uint16_t start_address = TX_BUFFER_START;
 800140a:	210e      	movs	r1, #14
 800140c:	187b      	adds	r3, r7, r1
 800140e:	22e0      	movs	r2, #224	@ 0xe0
 8001410:	0152      	lsls	r2, r2, #5
 8001412:	801a      	strh	r2, [r3, #0]
	if ((start_address + packet_size - 1) > 0x1FFF) {
 8001414:	187b      	adds	r3, r7, r1
 8001416:	881a      	ldrh	r2, [r3, #0]
 8001418:	1cbb      	adds	r3, r7, #2
 800141a:	881b      	ldrh	r3, [r3, #0]
 800141c:	18d2      	adds	r2, r2, r3
 800141e:	2380      	movs	r3, #128	@ 0x80
 8001420:	019b      	lsls	r3, r3, #6
 8001422:	429a      	cmp	r2, r3
 8001424:	dd04      	ble.n	8001430 <transmit_tcp_packet+0x34>
		printf("\nInvalid Buffer Size. Buffer exceeds valid address range.\n");
 8001426:	4b1f      	ldr	r3, [pc, #124]	@ (80014a4 <transmit_tcp_packet+0xa8>)
 8001428:	0018      	movs	r0, r3
 800142a:	f001 f919 	bl	8002660 <puts>
		return;
 800142e:	e036      	b.n	800149e <transmit_tcp_packet+0xa2>
	}
	uint16_t end_address = start_address + packet_size - 1;
 8001430:	210e      	movs	r1, #14
 8001432:	187a      	adds	r2, r7, r1
 8001434:	1cbb      	adds	r3, r7, #2
 8001436:	8812      	ldrh	r2, [r2, #0]
 8001438:	881b      	ldrh	r3, [r3, #0]
 800143a:	18d3      	adds	r3, r2, r3
 800143c:	b29a      	uxth	r2, r3
 800143e:	250c      	movs	r5, #12
 8001440:	197b      	adds	r3, r7, r5
 8001442:	3a01      	subs	r2, #1
 8001444:	801a      	strh	r2, [r3, #0]
	enc_buffer_write(packet_size, start_address, packet);
 8001446:	1cbb      	adds	r3, r7, #2
 8001448:	8818      	ldrh	r0, [r3, #0]
 800144a:	687a      	ldr	r2, [r7, #4]
 800144c:	000c      	movs	r4, r1
 800144e:	187b      	adds	r3, r7, r1
 8001450:	881b      	ldrh	r3, [r3, #0]
 8001452:	0019      	movs	r1, r3
 8001454:	f7ff f9d0 	bl	80007f8 <enc_buffer_write>

	// Set transmit pointers
	enc28j60_set_transmit_pointers(start_address, end_address);
 8001458:	197b      	adds	r3, r7, r5
 800145a:	881a      	ldrh	r2, [r3, #0]
 800145c:	193b      	adds	r3, r7, r4
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	0011      	movs	r1, r2
 8001462:	0018      	movs	r0, r3
 8001464:	f7fe ff26 	bl	80002b4 <enc28j60_set_transmit_pointers>

	// Start transmission
	enc28j60_start_transmission();
 8001468:	f7fe ff09 	bl	800027e <enc28j60_start_transmission>

	// Wait for transmission to complete
	if (wait_for_transmission_complete(500)) {  // Wait up to 500 ms
 800146c:	23fa      	movs	r3, #250	@ 0xfa
 800146e:	005b      	lsls	r3, r3, #1
 8001470:	0018      	movs	r0, r3
 8001472:	f7fe ff50 	bl	8000316 <wait_for_transmission_complete>
 8001476:	1e03      	subs	r3, r0, #0
 8001478:	d00d      	beq.n	8001496 <transmit_tcp_packet+0x9a>
		// Check if transmission was successful
		if (enc28j60_transmission_successful()) {
 800147a:	f7fe ff7b 	bl	8000374 <enc28j60_transmission_successful>
 800147e:	1e03      	subs	r3, r0, #0
 8001480:	d004      	beq.n	800148c <transmit_tcp_packet+0x90>
			printf("TCP request sent successfully.\n\r");
 8001482:	4b09      	ldr	r3, [pc, #36]	@ (80014a8 <transmit_tcp_packet+0xac>)
 8001484:	0018      	movs	r0, r3
 8001486:	f001 f885 	bl	8002594 <iprintf>
 800148a:	e008      	b.n	800149e <transmit_tcp_packet+0xa2>
		} else {
			printf("TCP transmission failed. Check error flags.\n\r");
 800148c:	4b07      	ldr	r3, [pc, #28]	@ (80014ac <transmit_tcp_packet+0xb0>)
 800148e:	0018      	movs	r0, r3
 8001490:	f001 f880 	bl	8002594 <iprintf>
 8001494:	e003      	b.n	800149e <transmit_tcp_packet+0xa2>
		}
	} else {
		printf(
 8001496:	4b06      	ldr	r3, [pc, #24]	@ (80014b0 <transmit_tcp_packet+0xb4>)
 8001498:	0018      	movs	r0, r3
 800149a:	f001 f87b 	bl	8002594 <iprintf>
				"Transmission timeout. ENC28J60 may not be functioning correctly.\n\r");
	}
}
 800149e:	46bd      	mov	sp, r7
 80014a0:	b004      	add	sp, #16
 80014a2:	bdb0      	pop	{r4, r5, r7, pc}
 80014a4:	080037a0 	.word	0x080037a0
 80014a8:	080037dc 	.word	0x080037dc
 80014ac:	08003800 	.word	0x08003800
 80014b0:	08003830 	.word	0x08003830

080014b4 <packetReceive>:
void refreshArp(void);
void trial_arp_request(void);
uint32_t getSystemTick(void);

// Function implementations
uint16_t packetReceive() {
 80014b4:	b5b0      	push	{r4, r5, r7, lr}
 80014b6:	b084      	sub	sp, #16
 80014b8:	af00      	add	r7, sp, #0
	static uint16_t gNextPacketPtr = RX_BUFFER_START;
	static bool unreleasedPacket = false;
	uint16_t len = 0;
 80014ba:	230e      	movs	r3, #14
 80014bc:	18fb      	adds	r3, r7, r3
 80014be:	2200      	movs	r2, #0
 80014c0:	801a      	strh	r2, [r3, #0]

	// Release the last packet if necessary
	if (unreleasedPacket) {
 80014c2:	4b54      	ldr	r3, [pc, #336]	@ (8001614 <packetReceive+0x160>)
 80014c4:	781b      	ldrb	r3, [r3, #0]
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	d031      	beq.n	800152e <packetReceive+0x7a>
		if (gNextPacketPtr == 0) {
 80014ca:	4b53      	ldr	r3, [pc, #332]	@ (8001618 <packetReceive+0x164>)
 80014cc:	881b      	ldrh	r3, [r3, #0]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d116      	bne.n	8001500 <packetReceive+0x4c>
			uint16_t RX_END = RX_BUFFER_END;
 80014d2:	240c      	movs	r4, #12
 80014d4:	193b      	adds	r3, r7, r4
 80014d6:	4a51      	ldr	r2, [pc, #324]	@ (800161c <packetReceive+0x168>)
 80014d8:	801a      	strh	r2, [r3, #0]
			enc_control_write(0, 0x0C, (uint8_t) (RX_END & 0xFF)); // Low byte
 80014da:	193b      	adds	r3, r7, r4
 80014dc:	881b      	ldrh	r3, [r3, #0]
 80014de:	b2db      	uxtb	r3, r3
 80014e0:	001a      	movs	r2, r3
 80014e2:	210c      	movs	r1, #12
 80014e4:	2000      	movs	r0, #0
 80014e6:	f7ff f8cf 	bl	8000688 <enc_control_write>
			enc_control_write(0, 0x0D, (uint8_t) ((RX_END >> 8) & 0xFF)); // High byte
 80014ea:	193b      	adds	r3, r7, r4
 80014ec:	881b      	ldrh	r3, [r3, #0]
 80014ee:	0a1b      	lsrs	r3, r3, #8
 80014f0:	b29b      	uxth	r3, r3
 80014f2:	b2db      	uxtb	r3, r3
 80014f4:	001a      	movs	r2, r3
 80014f6:	210d      	movs	r1, #13
 80014f8:	2000      	movs	r0, #0
 80014fa:	f7ff f8c5 	bl	8000688 <enc_control_write>
 80014fe:	e013      	b.n	8001528 <packetReceive+0x74>
		} else {
			enc_control_write(0, 0x0C, (uint8_t) ((gNextPacketPtr - 1) & 0xFF)); // Low byte
 8001500:	4b45      	ldr	r3, [pc, #276]	@ (8001618 <packetReceive+0x164>)
 8001502:	881b      	ldrh	r3, [r3, #0]
 8001504:	b2db      	uxtb	r3, r3
 8001506:	3b01      	subs	r3, #1
 8001508:	b2db      	uxtb	r3, r3
 800150a:	001a      	movs	r2, r3
 800150c:	210c      	movs	r1, #12
 800150e:	2000      	movs	r0, #0
 8001510:	f7ff f8ba 	bl	8000688 <enc_control_write>
			enc_control_write(0, 0x0D,
					(uint8_t) (((gNextPacketPtr - 1) >> 8) & 0xFF)); // High byte
 8001514:	4b40      	ldr	r3, [pc, #256]	@ (8001618 <packetReceive+0x164>)
 8001516:	881b      	ldrh	r3, [r3, #0]
 8001518:	3b01      	subs	r3, #1
 800151a:	121b      	asrs	r3, r3, #8
			enc_control_write(0, 0x0D,
 800151c:	b2db      	uxtb	r3, r3
 800151e:	001a      	movs	r2, r3
 8001520:	210d      	movs	r1, #13
 8001522:	2000      	movs	r0, #0
 8001524:	f7ff f8b0 	bl	8000688 <enc_control_write>
		}
		unreleasedPacket = false;
 8001528:	4b3a      	ldr	r3, [pc, #232]	@ (8001614 <packetReceive+0x160>)
 800152a:	2200      	movs	r2, #0
 800152c:	701a      	strb	r2, [r3, #0]
	}

	uint8_t EPKTCNT = enc_eth_read(0x19, 1);
 800152e:	250b      	movs	r5, #11
 8001530:	197c      	adds	r4, r7, r5
 8001532:	2101      	movs	r1, #1
 8001534:	2019      	movs	r0, #25
 8001536:	f7ff faf5 	bl	8000b24 <enc_eth_read>
 800153a:	0003      	movs	r3, r0
 800153c:	7023      	strb	r3, [r4, #0]
	if (EPKTCNT > 0) {
 800153e:	197b      	adds	r3, r7, r5
 8001540:	781b      	ldrb	r3, [r3, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d05f      	beq.n	8001606 <packetReceive+0x152>
		enc_control_write(0, 0x00, (uint8_t) (gNextPacketPtr & 0xFF)); // Low byte
 8001546:	4b34      	ldr	r3, [pc, #208]	@ (8001618 <packetReceive+0x164>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	b2db      	uxtb	r3, r3
 800154c:	001a      	movs	r2, r3
 800154e:	2100      	movs	r1, #0
 8001550:	2000      	movs	r0, #0
 8001552:	f7ff f899 	bl	8000688 <enc_control_write>
		enc_control_write(0, 0x01, (uint8_t) ((gNextPacketPtr >> 8) & 0xFF)); // High byte
 8001556:	4b30      	ldr	r3, [pc, #192]	@ (8001618 <packetReceive+0x164>)
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	0a1b      	lsrs	r3, r3, #8
 800155c:	b29b      	uxth	r3, r3
 800155e:	b2db      	uxtb	r3, r3
 8001560:	001a      	movs	r2, r3
 8001562:	2101      	movs	r1, #1
 8001564:	2000      	movs	r0, #0
 8001566:	f7ff f88f 	bl	8000688 <enc_control_write>
			uint16_t byteCount;
			uint16_t status;
		} PacketHeader;

		PacketHeader header;
		enc_buffer_read(sizeof(PacketHeader), gNextPacketPtr,
 800156a:	4b2b      	ldr	r3, [pc, #172]	@ (8001618 <packetReceive+0x164>)
 800156c:	881b      	ldrh	r3, [r3, #0]
 800156e:	003a      	movs	r2, r7
 8001570:	0019      	movs	r1, r3
 8001572:	2006      	movs	r0, #6
 8001574:	f7ff f9d0 	bl	8000918 <enc_buffer_read>
				(uint8_t*) &header);

		uint16_t start = gNextPacketPtr + sizeof(PacketHeader);
 8001578:	4b27      	ldr	r3, [pc, #156]	@ (8001618 <packetReceive+0x164>)
 800157a:	881a      	ldrh	r2, [r3, #0]
 800157c:	2308      	movs	r3, #8
 800157e:	18fb      	adds	r3, r7, r3
 8001580:	3206      	adds	r2, #6
 8001582:	801a      	strh	r2, [r3, #0]
		gNextPacketPtr = header.nextPacket;
 8001584:	003b      	movs	r3, r7
 8001586:	881a      	ldrh	r2, [r3, #0]
 8001588:	4b23      	ldr	r3, [pc, #140]	@ (8001618 <packetReceive+0x164>)
 800158a:	801a      	strh	r2, [r3, #0]

		len = header.byteCount - 4; // Exclude CRC
 800158c:	003b      	movs	r3, r7
 800158e:	885a      	ldrh	r2, [r3, #2]
 8001590:	210e      	movs	r1, #14
 8001592:	187b      	adds	r3, r7, r1
 8001594:	3a04      	subs	r2, #4
 8001596:	801a      	strh	r2, [r3, #0]
		if (len > BUFFER_SIZE - 1)
 8001598:	187b      	adds	r3, r7, r1
 800159a:	881b      	ldrh	r3, [r3, #0]
 800159c:	4a20      	ldr	r2, [pc, #128]	@ (8001620 <packetReceive+0x16c>)
 800159e:	4293      	cmp	r3, r2
 80015a0:	d902      	bls.n	80015a8 <packetReceive+0xf4>
			len = BUFFER_SIZE - 1;
 80015a2:	187b      	adds	r3, r7, r1
 80015a4:	4a1e      	ldr	r2, [pc, #120]	@ (8001620 <packetReceive+0x16c>)
 80015a6:	801a      	strh	r2, [r3, #0]

		if ((header.status & 0x80) == 0)
 80015a8:	003b      	movs	r3, r7
 80015aa:	889b      	ldrh	r3, [r3, #4]
 80015ac:	001a      	movs	r2, r3
 80015ae:	2380      	movs	r3, #128	@ 0x80
 80015b0:	4013      	ands	r3, r2
 80015b2:	d104      	bne.n	80015be <packetReceive+0x10a>
			len = 0; // Invalid packet
 80015b4:	230e      	movs	r3, #14
 80015b6:	18fb      	adds	r3, r7, r3
 80015b8:	2200      	movs	r2, #0
 80015ba:	801a      	strh	r2, [r3, #0]
 80015bc:	e009      	b.n	80015d2 <packetReceive+0x11e>
		else
			enc_buffer_read(len, start, buffer);
 80015be:	230e      	movs	r3, #14
 80015c0:	18fb      	adds	r3, r7, r3
 80015c2:	8818      	ldrh	r0, [r3, #0]
 80015c4:	4a17      	ldr	r2, [pc, #92]	@ (8001624 <packetReceive+0x170>)
 80015c6:	2308      	movs	r3, #8
 80015c8:	18fb      	adds	r3, r7, r3
 80015ca:	881b      	ldrh	r3, [r3, #0]
 80015cc:	0019      	movs	r1, r3
 80015ce:	f7ff f9a3 	bl	8000918 <enc_buffer_read>

		buffer[len] = 0; // Null-terminate
 80015d2:	230e      	movs	r3, #14
 80015d4:	18fb      	adds	r3, r7, r3
 80015d6:	881b      	ldrh	r3, [r3, #0]
 80015d8:	4a12      	ldr	r2, [pc, #72]	@ (8001624 <packetReceive+0x170>)
 80015da:	2100      	movs	r1, #0
 80015dc:	54d1      	strb	r1, [r2, r3]
		unreleasedPacket = true;
 80015de:	4b0d      	ldr	r3, [pc, #52]	@ (8001614 <packetReceive+0x160>)
 80015e0:	2201      	movs	r2, #1
 80015e2:	701a      	strb	r2, [r3, #0]

		uint8_t ECON2 = enc_eth_read(0x1E, 0);
 80015e4:	1dfc      	adds	r4, r7, #7
 80015e6:	2100      	movs	r1, #0
 80015e8:	201e      	movs	r0, #30
 80015ea:	f7ff fa9b 	bl	8000b24 <enc_eth_read>
 80015ee:	0003      	movs	r3, r0
 80015f0:	7023      	strb	r3, [r4, #0]
		enc_control_write(0, 0x1E, (ECON2 | (1 << 6))); // Enable MAC reception
 80015f2:	1dfb      	adds	r3, r7, #7
 80015f4:	781b      	ldrb	r3, [r3, #0]
 80015f6:	2240      	movs	r2, #64	@ 0x40
 80015f8:	4313      	orrs	r3, r2
 80015fa:	b2db      	uxtb	r3, r3
 80015fc:	001a      	movs	r2, r3
 80015fe:	211e      	movs	r1, #30
 8001600:	2000      	movs	r0, #0
 8001602:	f7ff f841 	bl	8000688 <enc_control_write>
	}

	return len;
 8001606:	230e      	movs	r3, #14
 8001608:	18fb      	adds	r3, r7, r3
 800160a:	881b      	ldrh	r3, [r3, #0]
}
 800160c:	0018      	movs	r0, r3
 800160e:	46bd      	mov	sp, r7
 8001610:	b004      	add	sp, #16
 8001612:	bdb0      	pop	{r4, r5, r7, pc}
 8001614:	20000789 	.word	0x20000789
 8001618:	2000078a 	.word	0x2000078a
 800161c:	00001bff 	.word	0x00001bff
 8001620:	000005db 	.word	0x000005db
 8001624:	200001ac 	.word	0x200001ac

08001628 <makeArpReply>:
 memcpy(&buffer[1 + 32], &buffer[1 + 22], 6); // Target MAC = Original Sender MAC
 memcpy(&buffer[1 + 38], &buffer[1 + 28], 4); // Target IP = Original Sender IP    // Send ARP reply (size: 43 bytes)
 transmit_tcp_packet(buffer, 1 + 42);
 }
 */
void makeArpReply() {
 8001628:	b580      	push	{r7, lr}
 800162a:	af00      	add	r7, sp, #0
	printf("trialarpreply\n\r");
 800162c:	4b20      	ldr	r3, [pc, #128]	@ (80016b0 <makeArpReply+0x88>)
 800162e:	0018      	movs	r0, r3
 8001630:	f000 ffb0 	bl	8002594 <iprintf>
	// Adjust buffer starting at index 1 for the correct shift
	memmove(&buffer[1], &buffer[0], 42);
 8001634:	491f      	ldr	r1, [pc, #124]	@ (80016b4 <makeArpReply+0x8c>)
 8001636:	4b20      	ldr	r3, [pc, #128]	@ (80016b8 <makeArpReply+0x90>)
 8001638:	222a      	movs	r2, #42	@ 0x2a
 800163a:	0018      	movs	r0, r3
 800163c:	f001 f9bc 	bl	80029b8 <memmove>

	// Set the 0th value to 0x0E
	buffer[0] = 0x0E;
 8001640:	4b1c      	ldr	r3, [pc, #112]	@ (80016b4 <makeArpReply+0x8c>)
 8001642:	220e      	movs	r2, #14
 8001644:	701a      	strb	r2, [r3, #0]

	// Copy sender MAC to destination MAC in the shifted buffer
	memcpy(&buffer[1 + ETH_DST_MAC], &buffer[1 + ETH_SRC_MAC], 6); // Destination MAC
 8001646:	491d      	ldr	r1, [pc, #116]	@ (80016bc <makeArpReply+0x94>)
 8001648:	4b1b      	ldr	r3, [pc, #108]	@ (80016b8 <makeArpReply+0x90>)
 800164a:	2206      	movs	r2, #6
 800164c:	0018      	movs	r0, r3
 800164e:	f001 fa5c 	bl	8002b0a <memcpy>

	// Set source MAC to device MAC
	memcpy(&buffer[1 + ETH_SRC_MAC], device_mac, 6); // Source MAC
 8001652:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <makeArpReply+0x8c>)
 8001654:	2207      	movs	r2, #7
 8001656:	491a      	ldr	r1, [pc, #104]	@ (80016c0 <makeArpReply+0x98>)
 8001658:	189b      	adds	r3, r3, r2
 800165a:	2206      	movs	r2, #6
 800165c:	0018      	movs	r0, r3
 800165e:	f001 fa54 	bl	8002b0a <memcpy>

	// Set ARP reply opcode
	buffer[1 + 21] = 0x02; // ARP Reply opcode
 8001662:	4b14      	ldr	r3, [pc, #80]	@ (80016b4 <makeArpReply+0x8c>)
 8001664:	2202      	movs	r2, #2
 8001666:	759a      	strb	r2, [r3, #22]

	// Copy the target MAC and IP (from the request) to the appropriate fields
	memcpy(&buffer[1 + 32], &buffer[1 + 22], 6); // Target MAC = Sender MAC from request
 8001668:	4916      	ldr	r1, [pc, #88]	@ (80016c4 <makeArpReply+0x9c>)
 800166a:	4b17      	ldr	r3, [pc, #92]	@ (80016c8 <makeArpReply+0xa0>)
 800166c:	2206      	movs	r2, #6
 800166e:	0018      	movs	r0, r3
 8001670:	f001 fa4b 	bl	8002b0a <memcpy>
	memcpy(&buffer[1 + 38], &buffer[1 + 28], 4); // Target IP = Sender IP from request
 8001674:	4915      	ldr	r1, [pc, #84]	@ (80016cc <makeArpReply+0xa4>)
 8001676:	4b16      	ldr	r3, [pc, #88]	@ (80016d0 <makeArpReply+0xa8>)
 8001678:	2204      	movs	r2, #4
 800167a:	0018      	movs	r0, r3
 800167c:	f001 fa45 	bl	8002b0a <memcpy>

	// Set sender MAC to device MAC and sender IP to device IP
	memcpy(&buffer[1 + 22], device_mac, 6); // Sender MAC = device MAC
 8001680:	4b0c      	ldr	r3, [pc, #48]	@ (80016b4 <makeArpReply+0x8c>)
 8001682:	2217      	movs	r2, #23
 8001684:	490e      	ldr	r1, [pc, #56]	@ (80016c0 <makeArpReply+0x98>)
 8001686:	189b      	adds	r3, r3, r2
 8001688:	2206      	movs	r2, #6
 800168a:	0018      	movs	r0, r3
 800168c:	f001 fa3d 	bl	8002b0a <memcpy>
	memcpy(&buffer[1 + 28], device_ip, 4);  // Sender IP = device IP
 8001690:	4b08      	ldr	r3, [pc, #32]	@ (80016b4 <makeArpReply+0x8c>)
 8001692:	221d      	movs	r2, #29
 8001694:	490f      	ldr	r1, [pc, #60]	@ (80016d4 <makeArpReply+0xac>)
 8001696:	189b      	adds	r3, r3, r2
 8001698:	2204      	movs	r2, #4
 800169a:	0018      	movs	r0, r3
 800169c:	f001 fa35 	bl	8002b0a <memcpy>

	// Send ARP reply with new size of 43 bytes
	transmit_tcp_packet(buffer, 43);
 80016a0:	4b04      	ldr	r3, [pc, #16]	@ (80016b4 <makeArpReply+0x8c>)
 80016a2:	212b      	movs	r1, #43	@ 0x2b
 80016a4:	0018      	movs	r0, r3
 80016a6:	f7ff fea9 	bl	80013fc <transmit_tcp_packet>
}
 80016aa:	46c0      	nop			@ (mov r8, r8)
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	08003874 	.word	0x08003874
 80016b4:	200001ac 	.word	0x200001ac
 80016b8:	200001ad 	.word	0x200001ad
 80016bc:	200001b3 	.word	0x200001b3
 80016c0:	20000000 	.word	0x20000000
 80016c4:	200001c3 	.word	0x200001c3
 80016c8:	200001cd 	.word	0x200001cd
 80016cc:	200001c9 	.word	0x200001c9
 80016d0:	200001d3 	.word	0x200001d3
 80016d4:	20000008 	.word	0x20000008

080016d8 <calculateIPChecksum>:

 buffer[1+TCP_FLAGS_P] = TCP_FLAG_SYN | TCP_FLAG_ACK;
 transmit_tcp_packet(buffer, 1+TCP_DATA_START_P);
 connectionState = SYN_RECEIVED;
 }*/
void calculateIPChecksum(uint8_t *buffer) {
 80016d8:	b580      	push	{r7, lr}
 80016da:	b086      	sub	sp, #24
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
	// Reset the checksum field
	buffer[IP_CHECKSUM_P] = 0;
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	3318      	adds	r3, #24
 80016e4:	2200      	movs	r2, #0
 80016e6:	701a      	strb	r2, [r3, #0]
	buffer[IP_CHECKSUM_P + 1] = 0;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3319      	adds	r3, #25
 80016ec:	2200      	movs	r2, #0
 80016ee:	701a      	strb	r2, [r3, #0]

	// Calculate checksum for a fixed IP header length (20 bytes)
	uint16_t length = IP_HEADER_LEN;
 80016f0:	2310      	movs	r3, #16
 80016f2:	18fb      	adds	r3, r7, r3
 80016f4:	2214      	movs	r2, #20
 80016f6:	801a      	strh	r2, [r3, #0]
	uint32_t sum = 0;
 80016f8:	2300      	movs	r3, #0
 80016fa:	617b      	str	r3, [r7, #20]

	// Sum the 16-bit words in the header
	for (uint16_t i = IP_P; i < IP_P + length; i += 2) {
 80016fc:	2312      	movs	r3, #18
 80016fe:	18fb      	adds	r3, r7, r3
 8001700:	220e      	movs	r2, #14
 8001702:	801a      	strh	r2, [r3, #0]
 8001704:	e01d      	b.n	8001742 <calculateIPChecksum+0x6a>
		uint16_t word = (buffer[i] << 8) | buffer[i + 1];
 8001706:	2012      	movs	r0, #18
 8001708:	183b      	adds	r3, r7, r0
 800170a:	881b      	ldrh	r3, [r3, #0]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	18d3      	adds	r3, r2, r3
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	021b      	lsls	r3, r3, #8
 8001714:	b21a      	sxth	r2, r3
 8001716:	183b      	adds	r3, r7, r0
 8001718:	881b      	ldrh	r3, [r3, #0]
 800171a:	3301      	adds	r3, #1
 800171c:	6879      	ldr	r1, [r7, #4]
 800171e:	18cb      	adds	r3, r1, r3
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	b21b      	sxth	r3, r3
 8001724:	4313      	orrs	r3, r2
 8001726:	b21a      	sxth	r2, r3
 8001728:	210c      	movs	r1, #12
 800172a:	187b      	adds	r3, r7, r1
 800172c:	801a      	strh	r2, [r3, #0]
		sum += word;
 800172e:	187b      	adds	r3, r7, r1
 8001730:	881b      	ldrh	r3, [r3, #0]
 8001732:	697a      	ldr	r2, [r7, #20]
 8001734:	18d3      	adds	r3, r2, r3
 8001736:	617b      	str	r3, [r7, #20]
	for (uint16_t i = IP_P; i < IP_P + length; i += 2) {
 8001738:	183b      	adds	r3, r7, r0
 800173a:	183a      	adds	r2, r7, r0
 800173c:	8812      	ldrh	r2, [r2, #0]
 800173e:	3202      	adds	r2, #2
 8001740:	801a      	strh	r2, [r3, #0]
 8001742:	2310      	movs	r3, #16
 8001744:	18fb      	adds	r3, r7, r3
 8001746:	881b      	ldrh	r3, [r3, #0]
 8001748:	330d      	adds	r3, #13
 800174a:	001a      	movs	r2, r3
 800174c:	2312      	movs	r3, #18
 800174e:	18fb      	adds	r3, r7, r3
 8001750:	881b      	ldrh	r3, [r3, #0]
 8001752:	429a      	cmp	r2, r3
 8001754:	dad7      	bge.n	8001706 <calculateIPChecksum+0x2e>
	}

	// Add carry bits until the sum fits in 16 bits
	while (sum >> 16) {
 8001756:	e006      	b.n	8001766 <calculateIPChecksum+0x8e>
		sum = (sum & 0xFFFF) + (sum >> 16);
 8001758:	697b      	ldr	r3, [r7, #20]
 800175a:	041b      	lsls	r3, r3, #16
 800175c:	0c1a      	lsrs	r2, r3, #16
 800175e:	697b      	ldr	r3, [r7, #20]
 8001760:	0c1b      	lsrs	r3, r3, #16
 8001762:	18d3      	adds	r3, r2, r3
 8001764:	617b      	str	r3, [r7, #20]
	while (sum >> 16) {
 8001766:	697b      	ldr	r3, [r7, #20]
 8001768:	0c1b      	lsrs	r3, r3, #16
 800176a:	d1f5      	bne.n	8001758 <calculateIPChecksum+0x80>
	}

	// Compute one's complement and store it in the checksum field
	uint16_t checksum = ~((uint16_t) sum);
 800176c:	697b      	ldr	r3, [r7, #20]
 800176e:	b29a      	uxth	r2, r3
 8001770:	210e      	movs	r1, #14
 8001772:	187b      	adds	r3, r7, r1
 8001774:	43d2      	mvns	r2, r2
 8001776:	801a      	strh	r2, [r3, #0]
	buffer[IP_CHECKSUM_P] = (checksum >> 8) & 0xFF;
 8001778:	187b      	adds	r3, r7, r1
 800177a:	881b      	ldrh	r3, [r3, #0]
 800177c:	0a1b      	lsrs	r3, r3, #8
 800177e:	b29a      	uxth	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	3318      	adds	r3, #24
 8001784:	b2d2      	uxtb	r2, r2
 8001786:	701a      	strb	r2, [r3, #0]
	buffer[IP_CHECKSUM_P + 1] = checksum & 0xFF;
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	3319      	adds	r3, #25
 800178c:	187a      	adds	r2, r7, r1
 800178e:	8812      	ldrh	r2, [r2, #0]
 8001790:	b2d2      	uxtb	r2, r2
 8001792:	701a      	strb	r2, [r3, #0]
}
 8001794:	46c0      	nop			@ (mov r8, r8)
 8001796:	46bd      	mov	sp, r7
 8001798:	b006      	add	sp, #24
 800179a:	bd80      	pop	{r7, pc}

0800179c <calculateTcpChecksum>:

void calculateTcpChecksum(uint8_t *buffer) {
 800179c:	b580      	push	{r7, lr}
 800179e:	b086      	sub	sp, #24
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	6078      	str	r0, [r7, #4]
	// Reset the checksum field
	buffer[TCP_CHECKSUM_H_P] = 0;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	3332      	adds	r3, #50	@ 0x32
 80017a8:	2200      	movs	r2, #0
 80017aa:	701a      	strb	r2, [r3, #0]
	buffer[TCP_CHECKSUM_L_P] = 0;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	3333      	adds	r3, #51	@ 0x33
 80017b0:	2200      	movs	r2, #0
 80017b2:	701a      	strb	r2, [r3, #0]

	// Extract TCP length (Total Length - IP Header Length)
	uint16_t tcpLength = (((buffer[IP_TOTLEN_H_P] << 8) | buffer[IP_TOTLEN_L_P])
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	3310      	adds	r3, #16
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	021b      	lsls	r3, r3, #8
 80017bc:	b21a      	sxth	r2, r3
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	3311      	adds	r3, #17
 80017c2:	781b      	ldrb	r3, [r3, #0]
 80017c4:	b21b      	sxth	r3, r3
 80017c6:	4313      	orrs	r3, r2
 80017c8:	b21b      	sxth	r3, r3
 80017ca:	b29a      	uxth	r2, r3
 80017cc:	230e      	movs	r3, #14
 80017ce:	18fb      	adds	r3, r7, r3
 80017d0:	3a14      	subs	r2, #20
 80017d2:	801a      	strh	r2, [r3, #0]
			- IP_HEADER_LEN);
	uint32_t sum = 0;
 80017d4:	2300      	movs	r3, #0
 80017d6:	617b      	str	r3, [r7, #20]

	// Pseudo-header: Source IP
	for (uint8_t i = 0; i < 4; i++) {
 80017d8:	2313      	movs	r3, #19
 80017da:	18fb      	adds	r3, r7, r3
 80017dc:	2200      	movs	r2, #0
 80017de:	701a      	strb	r2, [r3, #0]
 80017e0:	e01d      	b.n	800181e <calculateTcpChecksum+0x82>
		sum += (buffer[IP_SRC_P + i] << 8) | buffer[IP_SRC_P + i + 1];
 80017e2:	2013      	movs	r0, #19
 80017e4:	183b      	adds	r3, r7, r0
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	331a      	adds	r3, #26
 80017ea:	001a      	movs	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	189b      	adds	r3, r3, r2
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	021b      	lsls	r3, r3, #8
 80017f4:	183a      	adds	r2, r7, r0
 80017f6:	7812      	ldrb	r2, [r2, #0]
 80017f8:	321b      	adds	r2, #27
 80017fa:	6879      	ldr	r1, [r7, #4]
 80017fc:	188a      	adds	r2, r1, r2
 80017fe:	7812      	ldrb	r2, [r2, #0]
 8001800:	4313      	orrs	r3, r2
 8001802:	001a      	movs	r2, r3
 8001804:	697b      	ldr	r3, [r7, #20]
 8001806:	189b      	adds	r3, r3, r2
 8001808:	617b      	str	r3, [r7, #20]
		i++;
 800180a:	183b      	adds	r3, r7, r0
 800180c:	781a      	ldrb	r2, [r3, #0]
 800180e:	183b      	adds	r3, r7, r0
 8001810:	3201      	adds	r2, #1
 8001812:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 8001814:	183b      	adds	r3, r7, r0
 8001816:	781a      	ldrb	r2, [r3, #0]
 8001818:	183b      	adds	r3, r7, r0
 800181a:	3201      	adds	r2, #1
 800181c:	701a      	strb	r2, [r3, #0]
 800181e:	2313      	movs	r3, #19
 8001820:	18fb      	adds	r3, r7, r3
 8001822:	781b      	ldrb	r3, [r3, #0]
 8001824:	2b03      	cmp	r3, #3
 8001826:	d9dc      	bls.n	80017e2 <calculateTcpChecksum+0x46>
	}

	// Pseudo-header: Destination IP
	for (uint8_t i = 0; i < 4; i++) {
 8001828:	2312      	movs	r3, #18
 800182a:	18fb      	adds	r3, r7, r3
 800182c:	2200      	movs	r2, #0
 800182e:	701a      	strb	r2, [r3, #0]
 8001830:	e01d      	b.n	800186e <calculateTcpChecksum+0xd2>
		sum += (buffer[IP_DST_P + i] << 8) | buffer[IP_DST_P + i + 1];
 8001832:	2012      	movs	r0, #18
 8001834:	183b      	adds	r3, r7, r0
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	331e      	adds	r3, #30
 800183a:	001a      	movs	r2, r3
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	189b      	adds	r3, r3, r2
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	021b      	lsls	r3, r3, #8
 8001844:	183a      	adds	r2, r7, r0
 8001846:	7812      	ldrb	r2, [r2, #0]
 8001848:	321f      	adds	r2, #31
 800184a:	6879      	ldr	r1, [r7, #4]
 800184c:	188a      	adds	r2, r1, r2
 800184e:	7812      	ldrb	r2, [r2, #0]
 8001850:	4313      	orrs	r3, r2
 8001852:	001a      	movs	r2, r3
 8001854:	697b      	ldr	r3, [r7, #20]
 8001856:	189b      	adds	r3, r3, r2
 8001858:	617b      	str	r3, [r7, #20]
		i++;
 800185a:	183b      	adds	r3, r7, r0
 800185c:	781a      	ldrb	r2, [r3, #0]
 800185e:	183b      	adds	r3, r7, r0
 8001860:	3201      	adds	r2, #1
 8001862:	701a      	strb	r2, [r3, #0]
	for (uint8_t i = 0; i < 4; i++) {
 8001864:	183b      	adds	r3, r7, r0
 8001866:	781a      	ldrb	r2, [r3, #0]
 8001868:	183b      	adds	r3, r7, r0
 800186a:	3201      	adds	r2, #1
 800186c:	701a      	strb	r2, [r3, #0]
 800186e:	2312      	movs	r3, #18
 8001870:	18fb      	adds	r3, r7, r3
 8001872:	781b      	ldrb	r3, [r3, #0]
 8001874:	2b03      	cmp	r3, #3
 8001876:	d9dc      	bls.n	8001832 <calculateTcpChecksum+0x96>
	}

	// Pseudo-header: Protocol and TCP length
	sum += (uint16_t) IP_PROTO_TCP;
 8001878:	697b      	ldr	r3, [r7, #20]
 800187a:	3306      	adds	r3, #6
 800187c:	617b      	str	r3, [r7, #20]
	sum += tcpLength;
 800187e:	230e      	movs	r3, #14
 8001880:	18fb      	adds	r3, r7, r3
 8001882:	881b      	ldrh	r3, [r3, #0]
 8001884:	697a      	ldr	r2, [r7, #20]
 8001886:	18d3      	adds	r3, r2, r3
 8001888:	617b      	str	r3, [r7, #20]

	// TCP Header and Payload
	for (uint16_t i = TCP_SRC_PORT_H_P; i < TCP_SRC_PORT_H_P + tcpLength; i +=
 800188a:	2310      	movs	r3, #16
 800188c:	18fb      	adds	r3, r7, r3
 800188e:	2222      	movs	r2, #34	@ 0x22
 8001890:	801a      	strh	r2, [r3, #0]
 8001892:	e01d      	b.n	80018d0 <calculateTcpChecksum+0x134>
			2) {
		uint16_t word = (buffer[i] << 8) | buffer[i + 1];
 8001894:	2010      	movs	r0, #16
 8001896:	183b      	adds	r3, r7, r0
 8001898:	881b      	ldrh	r3, [r3, #0]
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	18d3      	adds	r3, r2, r3
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	021b      	lsls	r3, r3, #8
 80018a2:	b21a      	sxth	r2, r3
 80018a4:	183b      	adds	r3, r7, r0
 80018a6:	881b      	ldrh	r3, [r3, #0]
 80018a8:	3301      	adds	r3, #1
 80018aa:	6879      	ldr	r1, [r7, #4]
 80018ac:	18cb      	adds	r3, r1, r3
 80018ae:	781b      	ldrb	r3, [r3, #0]
 80018b0:	b21b      	sxth	r3, r3
 80018b2:	4313      	orrs	r3, r2
 80018b4:	b21a      	sxth	r2, r3
 80018b6:	210a      	movs	r1, #10
 80018b8:	187b      	adds	r3, r7, r1
 80018ba:	801a      	strh	r2, [r3, #0]
		sum += word;
 80018bc:	187b      	adds	r3, r7, r1
 80018be:	881b      	ldrh	r3, [r3, #0]
 80018c0:	697a      	ldr	r2, [r7, #20]
 80018c2:	18d3      	adds	r3, r2, r3
 80018c4:	617b      	str	r3, [r7, #20]
	for (uint16_t i = TCP_SRC_PORT_H_P; i < TCP_SRC_PORT_H_P + tcpLength; i +=
 80018c6:	183b      	adds	r3, r7, r0
 80018c8:	183a      	adds	r2, r7, r0
 80018ca:	8812      	ldrh	r2, [r2, #0]
 80018cc:	3202      	adds	r2, #2
 80018ce:	801a      	strh	r2, [r3, #0]
 80018d0:	230e      	movs	r3, #14
 80018d2:	18fb      	adds	r3, r7, r3
 80018d4:	881b      	ldrh	r3, [r3, #0]
 80018d6:	3321      	adds	r3, #33	@ 0x21
 80018d8:	001a      	movs	r2, r3
 80018da:	2310      	movs	r3, #16
 80018dc:	18fb      	adds	r3, r7, r3
 80018de:	881b      	ldrh	r3, [r3, #0]
 80018e0:	429a      	cmp	r2, r3
 80018e2:	dad7      	bge.n	8001894 <calculateTcpChecksum+0xf8>
	}

	// Add carry bits
	while (sum >> 16) {
 80018e4:	e006      	b.n	80018f4 <calculateTcpChecksum+0x158>
		sum = (sum & 0xFFFF) + (sum >> 16);
 80018e6:	697b      	ldr	r3, [r7, #20]
 80018e8:	041b      	lsls	r3, r3, #16
 80018ea:	0c1a      	lsrs	r2, r3, #16
 80018ec:	697b      	ldr	r3, [r7, #20]
 80018ee:	0c1b      	lsrs	r3, r3, #16
 80018f0:	18d3      	adds	r3, r2, r3
 80018f2:	617b      	str	r3, [r7, #20]
	while (sum >> 16) {
 80018f4:	697b      	ldr	r3, [r7, #20]
 80018f6:	0c1b      	lsrs	r3, r3, #16
 80018f8:	d1f5      	bne.n	80018e6 <calculateTcpChecksum+0x14a>
	}

	// Compute one's complement and store in the checksum field
	uint16_t checksum = ~((uint16_t) sum);
 80018fa:	697b      	ldr	r3, [r7, #20]
 80018fc:	b29a      	uxth	r2, r3
 80018fe:	210c      	movs	r1, #12
 8001900:	187b      	adds	r3, r7, r1
 8001902:	43d2      	mvns	r2, r2
 8001904:	801a      	strh	r2, [r3, #0]
	buffer[TCP_CHECKSUM_H_P] = (checksum >> 8) & 0xFF;
 8001906:	187b      	adds	r3, r7, r1
 8001908:	881b      	ldrh	r3, [r3, #0]
 800190a:	0a1b      	lsrs	r3, r3, #8
 800190c:	b29a      	uxth	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	3332      	adds	r3, #50	@ 0x32
 8001912:	b2d2      	uxtb	r2, r2
 8001914:	701a      	strb	r2, [r3, #0]
	buffer[TCP_CHECKSUM_L_P] = checksum & 0xFF;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	3333      	adds	r3, #51	@ 0x33
 800191a:	187a      	adds	r2, r7, r1
 800191c:	8812      	ldrh	r2, [r2, #0]
 800191e:	b2d2      	uxtb	r2, r2
 8001920:	701a      	strb	r2, [r3, #0]
}
 8001922:	46c0      	nop			@ (mov r8, r8)
 8001924:	46bd      	mov	sp, r7
 8001926:	b006      	add	sp, #24
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <makeTcpSynAck>:

void makeTcpSynAck() {
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b087      	sub	sp, #28
 8001930:	af00      	add	r7, sp, #0
	printf("makeTcpSynAck\n\r");
 8001932:	4b6d      	ldr	r3, [pc, #436]	@ (8001ae8 <makeTcpSynAck+0x1bc>)
 8001934:	0018      	movs	r0, r3
 8001936:	f000 fe2d 	bl	8002594 <iprintf>

	// Shift buffer for alignment
	memmove(&buffer[1], &buffer[0], TCP_DATA_START_P);
 800193a:	496c      	ldr	r1, [pc, #432]	@ (8001aec <makeTcpSynAck+0x1c0>)
 800193c:	4b6c      	ldr	r3, [pc, #432]	@ (8001af0 <makeTcpSynAck+0x1c4>)
 800193e:	2236      	movs	r2, #54	@ 0x36
 8001940:	0018      	movs	r0, r3
 8001942:	f001 f839 	bl	80029b8 <memmove>
	buffer[0] = 0x0E;
 8001946:	4b69      	ldr	r3, [pc, #420]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001948:	220e      	movs	r2, #14
 800194a:	701a      	strb	r2, [r3, #0]
	// Ethernet MAC addresses
	memcpy(&buffer[1 + ETH_DST_MAC], &buffer[1 + ETH_SRC_MAC], 6);
 800194c:	4969      	ldr	r1, [pc, #420]	@ (8001af4 <makeTcpSynAck+0x1c8>)
 800194e:	4b68      	ldr	r3, [pc, #416]	@ (8001af0 <makeTcpSynAck+0x1c4>)
 8001950:	2206      	movs	r2, #6
 8001952:	0018      	movs	r0, r3
 8001954:	f001 f8d9 	bl	8002b0a <memcpy>
	memcpy(&buffer[1 + ETH_SRC_MAC], device_mac, 6);
 8001958:	4b64      	ldr	r3, [pc, #400]	@ (8001aec <makeTcpSynAck+0x1c0>)
 800195a:	2207      	movs	r2, #7
 800195c:	4966      	ldr	r1, [pc, #408]	@ (8001af8 <makeTcpSynAck+0x1cc>)
 800195e:	189b      	adds	r3, r3, r2
 8001960:	2206      	movs	r2, #6
 8001962:	0018      	movs	r0, r3
 8001964:	f001 f8d1 	bl	8002b0a <memcpy>

	// IP source and destination addresses
	memcpy(&buffer[1 + IP_DST_P], &buffer[1 + IP_SRC_P], 4);
 8001968:	4964      	ldr	r1, [pc, #400]	@ (8001afc <makeTcpSynAck+0x1d0>)
 800196a:	4b65      	ldr	r3, [pc, #404]	@ (8001b00 <makeTcpSynAck+0x1d4>)
 800196c:	2204      	movs	r2, #4
 800196e:	0018      	movs	r0, r3
 8001970:	f001 f8cb 	bl	8002b0a <memcpy>
	memcpy(&buffer[1 + IP_SRC_P], device_ip, 4);
 8001974:	4b5d      	ldr	r3, [pc, #372]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001976:	221b      	movs	r2, #27
 8001978:	4962      	ldr	r1, [pc, #392]	@ (8001b04 <makeTcpSynAck+0x1d8>)
 800197a:	189b      	adds	r3, r3, r2
 800197c:	2204      	movs	r2, #4
 800197e:	0018      	movs	r0, r3
 8001980:	f001 f8c3 	bl	8002b0a <memcpy>

	// TCP source and destination ports
	uint16_t srcPort = (buffer[1 + TCP_SRC_PORT_H_P] << 8)
 8001984:	4b59      	ldr	r3, [pc, #356]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001986:	2223      	movs	r2, #35	@ 0x23
 8001988:	5c9b      	ldrb	r3, [r3, r2]
 800198a:	021b      	lsls	r3, r3, #8
			| buffer[1 + TCP_SRC_PORT_L_P];
 800198c:	b21a      	sxth	r2, r3
 800198e:	4b57      	ldr	r3, [pc, #348]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001990:	2124      	movs	r1, #36	@ 0x24
 8001992:	5c5b      	ldrb	r3, [r3, r1]
 8001994:	b21b      	sxth	r3, r3
 8001996:	4313      	orrs	r3, r2
 8001998:	b21a      	sxth	r2, r3
	uint16_t srcPort = (buffer[1 + TCP_SRC_PORT_H_P] << 8)
 800199a:	2016      	movs	r0, #22
 800199c:	183b      	adds	r3, r7, r0
 800199e:	801a      	strh	r2, [r3, #0]
	uint16_t dstPort = (buffer[1 + TCP_DST_PORT_H_P] << 8)
 80019a0:	4b52      	ldr	r3, [pc, #328]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019a2:	2225      	movs	r2, #37	@ 0x25
 80019a4:	5c9b      	ldrb	r3, [r3, r2]
 80019a6:	021b      	lsls	r3, r3, #8
			| buffer[1 + TCP_DST_PORT_L_P];
 80019a8:	b21a      	sxth	r2, r3
 80019aa:	4b50      	ldr	r3, [pc, #320]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019ac:	2126      	movs	r1, #38	@ 0x26
 80019ae:	5c5b      	ldrb	r3, [r3, r1]
 80019b0:	b21b      	sxth	r3, r3
 80019b2:	4313      	orrs	r3, r2
 80019b4:	b21a      	sxth	r2, r3
	uint16_t dstPort = (buffer[1 + TCP_DST_PORT_H_P] << 8)
 80019b6:	2414      	movs	r4, #20
 80019b8:	193b      	adds	r3, r7, r4
 80019ba:	801a      	strh	r2, [r3, #0]
	buffer[1 + TCP_SRC_PORT_H_P] = dstPort >> 8;
 80019bc:	193b      	adds	r3, r7, r4
 80019be:	881b      	ldrh	r3, [r3, #0]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	b2d9      	uxtb	r1, r3
 80019c6:	4b49      	ldr	r3, [pc, #292]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019c8:	2223      	movs	r2, #35	@ 0x23
 80019ca:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SRC_PORT_L_P] = dstPort & 0xFF;
 80019cc:	193b      	adds	r3, r7, r4
 80019ce:	881b      	ldrh	r3, [r3, #0]
 80019d0:	b2d9      	uxtb	r1, r3
 80019d2:	4b46      	ldr	r3, [pc, #280]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019d4:	2224      	movs	r2, #36	@ 0x24
 80019d6:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_DST_PORT_H_P] = srcPort >> 8;
 80019d8:	183b      	adds	r3, r7, r0
 80019da:	881b      	ldrh	r3, [r3, #0]
 80019dc:	0a1b      	lsrs	r3, r3, #8
 80019de:	b29b      	uxth	r3, r3
 80019e0:	b2d9      	uxtb	r1, r3
 80019e2:	4b42      	ldr	r3, [pc, #264]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019e4:	2225      	movs	r2, #37	@ 0x25
 80019e6:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_DST_PORT_L_P] = srcPort & 0xFF;
 80019e8:	183b      	adds	r3, r7, r0
 80019ea:	881b      	ldrh	r3, [r3, #0]
 80019ec:	b2d9      	uxtb	r1, r3
 80019ee:	4b3f      	ldr	r3, [pc, #252]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019f0:	2226      	movs	r2, #38	@ 0x26
 80019f2:	5499      	strb	r1, [r3, r2]

	// TCP sequence and acknowledgment numbers
	uint32_t clientSeqNum = (buffer[1 + TCP_SEQ_H_P] << 24)
 80019f4:	4b3d      	ldr	r3, [pc, #244]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019f6:	2227      	movs	r2, #39	@ 0x27
 80019f8:	5c9b      	ldrb	r3, [r3, r2]
 80019fa:	061a      	lsls	r2, r3, #24
			| (buffer[1 + TCP_SEQ_H_P + 1] << 16)
 80019fc:	4b3b      	ldr	r3, [pc, #236]	@ (8001aec <makeTcpSynAck+0x1c0>)
 80019fe:	2128      	movs	r1, #40	@ 0x28
 8001a00:	5c5b      	ldrb	r3, [r3, r1]
 8001a02:	041b      	lsls	r3, r3, #16
 8001a04:	431a      	orrs	r2, r3
			| (buffer[1 + TCP_SEQ_H_P + 2] << 8) | buffer[1 + TCP_SEQ_H_P + 3];
 8001a06:	4b39      	ldr	r3, [pc, #228]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a08:	2129      	movs	r1, #41	@ 0x29
 8001a0a:	5c5b      	ldrb	r3, [r3, r1]
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	4313      	orrs	r3, r2
 8001a10:	4a36      	ldr	r2, [pc, #216]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a12:	212a      	movs	r1, #42	@ 0x2a
 8001a14:	5c52      	ldrb	r2, [r2, r1]
 8001a16:	4313      	orrs	r3, r2
	uint32_t clientSeqNum = (buffer[1 + TCP_SEQ_H_P] << 24)
 8001a18:	613b      	str	r3, [r7, #16]
	uint32_t serverSeqNum = 1000;
 8001a1a:	23fa      	movs	r3, #250	@ 0xfa
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	60fb      	str	r3, [r7, #12]
	uint32_t ackNum = clientSeqNum + 1;
 8001a20:	693b      	ldr	r3, [r7, #16]
 8001a22:	3301      	adds	r3, #1
 8001a24:	60bb      	str	r3, [r7, #8]

	buffer[1 + TCP_SEQ_H_P] = (serverSeqNum >> 24) & 0xFF;
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	0e1b      	lsrs	r3, r3, #24
 8001a2a:	b2d9      	uxtb	r1, r3
 8001a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a2e:	2227      	movs	r2, #39	@ 0x27
 8001a30:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 1] = (serverSeqNum >> 16) & 0xFF;
 8001a32:	68fb      	ldr	r3, [r7, #12]
 8001a34:	0c1b      	lsrs	r3, r3, #16
 8001a36:	b2d9      	uxtb	r1, r3
 8001a38:	4b2c      	ldr	r3, [pc, #176]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a3a:	2228      	movs	r2, #40	@ 0x28
 8001a3c:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 2] = (serverSeqNum >> 8) & 0xFF;
 8001a3e:	68fb      	ldr	r3, [r7, #12]
 8001a40:	0a1b      	lsrs	r3, r3, #8
 8001a42:	b2d9      	uxtb	r1, r3
 8001a44:	4b29      	ldr	r3, [pc, #164]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a46:	2229      	movs	r2, #41	@ 0x29
 8001a48:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 3] = serverSeqNum & 0xFF;
 8001a4a:	68fb      	ldr	r3, [r7, #12]
 8001a4c:	b2d9      	uxtb	r1, r3
 8001a4e:	4b27      	ldr	r3, [pc, #156]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a50:	222a      	movs	r2, #42	@ 0x2a
 8001a52:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 4] = (ackNum >> 24) & 0xFF;
 8001a54:	68bb      	ldr	r3, [r7, #8]
 8001a56:	0e1b      	lsrs	r3, r3, #24
 8001a58:	b2d9      	uxtb	r1, r3
 8001a5a:	4b24      	ldr	r3, [pc, #144]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a5c:	222b      	movs	r2, #43	@ 0x2b
 8001a5e:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 5] = (ackNum >> 16) & 0xFF;
 8001a60:	68bb      	ldr	r3, [r7, #8]
 8001a62:	0c1b      	lsrs	r3, r3, #16
 8001a64:	b2d9      	uxtb	r1, r3
 8001a66:	4b21      	ldr	r3, [pc, #132]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a68:	222c      	movs	r2, #44	@ 0x2c
 8001a6a:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 6] = (ackNum >> 8) & 0xFF;
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	0a1b      	lsrs	r3, r3, #8
 8001a70:	b2d9      	uxtb	r1, r3
 8001a72:	4b1e      	ldr	r3, [pc, #120]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a74:	222d      	movs	r2, #45	@ 0x2d
 8001a76:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_SEQ_H_P + 7] = ackNum & 0xFF;
 8001a78:	68bb      	ldr	r3, [r7, #8]
 8001a7a:	b2d9      	uxtb	r1, r3
 8001a7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a7e:	222e      	movs	r2, #46	@ 0x2e
 8001a80:	5499      	strb	r1, [r3, r2]

	// IP total length
	uint16_t totalLength = IP_HEADER_LEN + TCP_HEADER_LEN;
 8001a82:	1dbb      	adds	r3, r7, #6
 8001a84:	2228      	movs	r2, #40	@ 0x28
 8001a86:	801a      	strh	r2, [r3, #0]
	buffer[1 + IP_TOTLEN_H_P] = (totalLength >> 8) & 0xFF;
 8001a88:	1dbb      	adds	r3, r7, #6
 8001a8a:	881b      	ldrh	r3, [r3, #0]
 8001a8c:	0a1b      	lsrs	r3, r3, #8
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	b2da      	uxtb	r2, r3
 8001a92:	4b16      	ldr	r3, [pc, #88]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a94:	745a      	strb	r2, [r3, #17]
	buffer[1 + IP_TOTLEN_L_P] = totalLength & 0xFF;
 8001a96:	1dbb      	adds	r3, r7, #6
 8001a98:	881b      	ldrh	r3, [r3, #0]
 8001a9a:	b2da      	uxtb	r2, r3
 8001a9c:	4b13      	ldr	r3, [pc, #76]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001a9e:	749a      	strb	r2, [r3, #18]

	// TCP flags, window size, and header length
	buffer[1 + TCP_FLAGS_P] = TCP_FLAG_SYN | TCP_FLAG_ACK;
 8001aa0:	4b12      	ldr	r3, [pc, #72]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001aa2:	2230      	movs	r2, #48	@ 0x30
 8001aa4:	2112      	movs	r1, #18
 8001aa6:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_WIN_SIZE_H_P] = 0xFF; // Maximum window size
 8001aa8:	4b10      	ldr	r3, [pc, #64]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001aaa:	2231      	movs	r2, #49	@ 0x31
 8001aac:	21ff      	movs	r1, #255	@ 0xff
 8001aae:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_WIN_SIZE_L_P] = 0xFF;
 8001ab0:	4b0e      	ldr	r3, [pc, #56]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001ab2:	2232      	movs	r2, #50	@ 0x32
 8001ab4:	21ff      	movs	r1, #255	@ 0xff
 8001ab6:	5499      	strb	r1, [r3, r2]
	buffer[1 + TCP_HEADER_LEN_P] = 0x50; // 20 bytes (5 words)
 8001ab8:	4b0c      	ldr	r3, [pc, #48]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001aba:	222f      	movs	r2, #47	@ 0x2f
 8001abc:	2150      	movs	r1, #80	@ 0x50
 8001abe:	5499      	strb	r1, [r3, r2]

	// IP and TCP checksums
	calculateIPChecksum(&buffer[1]); // Pass the buffer to calculate the IP checksum
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	@ (8001af0 <makeTcpSynAck+0x1c4>)
 8001ac2:	0018      	movs	r0, r3
 8001ac4:	f7ff fe08 	bl	80016d8 <calculateIPChecksum>
	calculateTcpChecksum(&buffer[1]); // Pass the buffer to calculate the TCP checksum
 8001ac8:	4b09      	ldr	r3, [pc, #36]	@ (8001af0 <makeTcpSynAck+0x1c4>)
 8001aca:	0018      	movs	r0, r3
 8001acc:	f7ff fe66 	bl	800179c <calculateTcpChecksum>

	// Padding to meet minimum Ethernet size
	// Transmit the packet
	transmit_tcp_packet(buffer, 1 + 54);
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <makeTcpSynAck+0x1c0>)
 8001ad2:	2137      	movs	r1, #55	@ 0x37
 8001ad4:	0018      	movs	r0, r3
 8001ad6:	f7ff fc91 	bl	80013fc <transmit_tcp_packet>

	// Update connection state
	connectionState = SYN_RECEIVED;
 8001ada:	4b0b      	ldr	r3, [pc, #44]	@ (8001b08 <makeTcpSynAck+0x1dc>)
 8001adc:	2201      	movs	r2, #1
 8001ade:	701a      	strb	r2, [r3, #0]
}
 8001ae0:	46c0      	nop			@ (mov r8, r8)
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	b007      	add	sp, #28
 8001ae6:	bd90      	pop	{r4, r7, pc}
 8001ae8:	08003884 	.word	0x08003884
 8001aec:	200001ac 	.word	0x200001ac
 8001af0:	200001ad 	.word	0x200001ad
 8001af4:	200001b3 	.word	0x200001b3
 8001af8:	20000000 	.word	0x20000000
 8001afc:	200001c7 	.word	0x200001c7
 8001b00:	200001cb 	.word	0x200001cb
 8001b04:	20000008 	.word	0x20000008
 8001b08:	20000788 	.word	0x20000788

08001b0c <makeHttpResponse>:
void makeHttpResponse() {
 8001b0c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b0e:	b08f      	sub	sp, #60	@ 0x3c
 8001b10:	af00      	add	r7, sp, #0
	printf("httpresponse\n\r");
 8001b12:	4bb9      	ldr	r3, [pc, #740]	@ (8001df8 <makeHttpResponse+0x2ec>)
 8001b14:	0018      	movs	r0, r3
 8001b16:	f000 fd3d 	bl	8002594 <iprintf>

	// Header sizes
	const uint16_t ethernetHeaderSize = ETH_HEADER_LEN;
 8001b1a:	2436      	movs	r4, #54	@ 0x36
 8001b1c:	193b      	adds	r3, r7, r4
 8001b1e:	220e      	movs	r2, #14
 8001b20:	801a      	strh	r2, [r3, #0]
	const uint16_t ipHeaderSize = IP_HEADER_LEN;
 8001b22:	2534      	movs	r5, #52	@ 0x34
 8001b24:	197b      	adds	r3, r7, r5
 8001b26:	2214      	movs	r2, #20
 8001b28:	801a      	strh	r2, [r3, #0]
	const uint16_t tcpHeaderSize = TCP_HEADER_LEN;
 8001b2a:	2032      	movs	r0, #50	@ 0x32
 8001b2c:	183b      	adds	r3, r7, r0
 8001b2e:	2214      	movs	r2, #20
 8001b30:	801a      	strh	r2, [r3, #0]
	const uint16_t headerSize = ethernetHeaderSize + ipHeaderSize
 8001b32:	193a      	adds	r2, r7, r4
 8001b34:	197b      	adds	r3, r7, r5
 8001b36:	8812      	ldrh	r2, [r2, #0]
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	18d3      	adds	r3, r2, r3
 8001b3c:	b299      	uxth	r1, r3
 8001b3e:	2330      	movs	r3, #48	@ 0x30
 8001b40:	18fb      	adds	r3, r7, r3
 8001b42:	183a      	adds	r2, r7, r0
 8001b44:	8812      	ldrh	r2, [r2, #0]
 8001b46:	188a      	adds	r2, r1, r2
 8001b48:	801a      	strh	r2, [r3, #0]
			+ tcpHeaderSize;

	// HTTP response content
	const char *httpResponse = "HTTP/1.1 200 OK\r\n"
 8001b4a:	4bac      	ldr	r3, [pc, #688]	@ (8001dfc <makeHttpResponse+0x2f0>)
 8001b4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			"<body>"
			"<h1>ESD FALL 2024</h1>"
			"<p>Welcome to Electronics Tree, where our name isn't just a title—it's a commitment to practical growth in your knowledge and skills. Think of it like planting a seed.</p>"
			"</body>"
			"</html>";
	uint16_t responseLen = strlen(httpResponse);
 8001b4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001b50:	0018      	movs	r0, r3
 8001b52:	f7fe fad9 	bl	8000108 <strlen>
 8001b56:	0002      	movs	r2, r0
 8001b58:	262a      	movs	r6, #42	@ 0x2a
 8001b5a:	19bb      	adds	r3, r7, r6
 8001b5c:	801a      	strh	r2, [r3, #0]

	// Ensure buffer[0] is 0x0E
	memmove(&buffer[1], &buffer[0], TCP_DATA_START_P);
 8001b5e:	49a8      	ldr	r1, [pc, #672]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001b60:	4ba8      	ldr	r3, [pc, #672]	@ (8001e04 <makeHttpResponse+0x2f8>)
 8001b62:	2236      	movs	r2, #54	@ 0x36
 8001b64:	0018      	movs	r0, r3
 8001b66:	f000 ff27 	bl	80029b8 <memmove>
	buffer[0] = 0x0E;
 8001b6a:	4ba5      	ldr	r3, [pc, #660]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001b6c:	220e      	movs	r2, #14
 8001b6e:	701a      	strb	r2, [r3, #0]

	// Prepare Ethernet Header
	memcpy(&buffer[1 + ETH_DST_MAC], &buffer[1 + ETH_SRC_MAC], 6); // Swap MACs
 8001b70:	49a5      	ldr	r1, [pc, #660]	@ (8001e08 <makeHttpResponse+0x2fc>)
 8001b72:	4ba4      	ldr	r3, [pc, #656]	@ (8001e04 <makeHttpResponse+0x2f8>)
 8001b74:	2206      	movs	r2, #6
 8001b76:	0018      	movs	r0, r3
 8001b78:	f000 ffc7 	bl	8002b0a <memcpy>
	memcpy(&buffer[1 + ETH_SRC_MAC], device_mac, 6);           // Set device MAC
 8001b7c:	4ba0      	ldr	r3, [pc, #640]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001b7e:	2207      	movs	r2, #7
 8001b80:	49a2      	ldr	r1, [pc, #648]	@ (8001e0c <makeHttpResponse+0x300>)
 8001b82:	189b      	adds	r3, r3, r2
 8001b84:	2206      	movs	r2, #6
 8001b86:	0018      	movs	r0, r3
 8001b88:	f000 ffbf 	bl	8002b0a <memcpy>
	buffer[1 + ETH_TYPE_H_P] = (ETH_TYPE_IP >> 8) & 0xFF; // Set EtherType to IPv4
 8001b8c:	4b9c      	ldr	r3, [pc, #624]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001b8e:	2208      	movs	r2, #8
 8001b90:	735a      	strb	r2, [r3, #13]
	buffer[1 + ETH_TYPE_L_P] = ETH_TYPE_IP & 0xFF;
 8001b92:	4b9b      	ldr	r3, [pc, #620]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	739a      	strb	r2, [r3, #14]

	// Prepare IP Header inline
	uint16_t totalLength = ipHeaderSize + tcpHeaderSize + responseLen;
 8001b98:	197a      	adds	r2, r7, r5
 8001b9a:	2032      	movs	r0, #50	@ 0x32
 8001b9c:	183b      	adds	r3, r7, r0
 8001b9e:	8812      	ldrh	r2, [r2, #0]
 8001ba0:	881b      	ldrh	r3, [r3, #0]
 8001ba2:	18d3      	adds	r3, r2, r3
 8001ba4:	b299      	uxth	r1, r3
 8001ba6:	2028      	movs	r0, #40	@ 0x28
 8001ba8:	183b      	adds	r3, r7, r0
 8001baa:	19ba      	adds	r2, r7, r6
 8001bac:	8812      	ldrh	r2, [r2, #0]
 8001bae:	188a      	adds	r2, r1, r2
 8001bb0:	801a      	strh	r2, [r3, #0]
	uint8_t *ipHeader = &buffer[1 + ethernetHeaderSize];
 8001bb2:	193b      	adds	r3, r7, r4
 8001bb4:	881b      	ldrh	r3, [r3, #0]
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	4b91      	ldr	r3, [pc, #580]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001bba:	18d3      	adds	r3, r2, r3
 8001bbc:	627b      	str	r3, [r7, #36]	@ 0x24
	ipHeader[0] = 0x45; // Version and header length
 8001bbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc0:	2245      	movs	r2, #69	@ 0x45
 8001bc2:	701a      	strb	r2, [r3, #0]
	ipHeader[1] = 0x00; // Differentiated services
 8001bc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bc6:	3301      	adds	r3, #1
 8001bc8:	2200      	movs	r2, #0
 8001bca:	701a      	strb	r2, [r3, #0]
	ipHeader[2] = (totalLength >> 8) & 0xFF; // Total length high byte
 8001bcc:	183b      	adds	r3, r7, r0
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	0a1b      	lsrs	r3, r3, #8
 8001bd2:	b29a      	uxth	r2, r3
 8001bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bd6:	3302      	adds	r3, #2
 8001bd8:	b2d2      	uxtb	r2, r2
 8001bda:	701a      	strb	r2, [r3, #0]
	ipHeader[3] = totalLength & 0xFF;        // Total length low byte
 8001bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bde:	3303      	adds	r3, #3
 8001be0:	183a      	adds	r2, r7, r0
 8001be2:	8812      	ldrh	r2, [r2, #0]
 8001be4:	b2d2      	uxtb	r2, r2
 8001be6:	701a      	strb	r2, [r3, #0]
	ipHeader[4] = 0x00; // Identification
 8001be8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bea:	3304      	adds	r3, #4
 8001bec:	2200      	movs	r2, #0
 8001bee:	701a      	strb	r2, [r3, #0]
	ipHeader[5] = 0x00;
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	3305      	adds	r3, #5
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	701a      	strb	r2, [r3, #0]
	ipHeader[6] = 0x40; // Flags and Fragment Offset (Don't Fragment)
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfa:	3306      	adds	r3, #6
 8001bfc:	2240      	movs	r2, #64	@ 0x40
 8001bfe:	701a      	strb	r2, [r3, #0]
	ipHeader[7] = 0x00;
 8001c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c02:	3307      	adds	r3, #7
 8001c04:	2200      	movs	r2, #0
 8001c06:	701a      	strb	r2, [r3, #0]
	ipHeader[8] = 64;   // Time to Live
 8001c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0a:	3308      	adds	r3, #8
 8001c0c:	2240      	movs	r2, #64	@ 0x40
 8001c0e:	701a      	strb	r2, [r3, #0]
	ipHeader[9] = IP_PROTO_TCP; // Protocol: TCP
 8001c10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c12:	3309      	adds	r3, #9
 8001c14:	2206      	movs	r2, #6
 8001c16:	701a      	strb	r2, [r3, #0]
	ipHeader[10] = 0x00; // Header checksum (reset for calculation)
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	330a      	adds	r3, #10
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	701a      	strb	r2, [r3, #0]
	ipHeader[11] = 0x00;
 8001c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c22:	330b      	adds	r3, #11
 8001c24:	2200      	movs	r2, #0
 8001c26:	701a      	strb	r2, [r3, #0]
	memcpy(&ipHeader[12], device_ip, 4); // Source IP
 8001c28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c2a:	001a      	movs	r2, r3
 8001c2c:	320c      	adds	r2, #12
 8001c2e:	4b78      	ldr	r3, [pc, #480]	@ (8001e10 <makeHttpResponse+0x304>)
 8001c30:	0010      	movs	r0, r2
 8001c32:	0019      	movs	r1, r3
 8001c34:	2304      	movs	r3, #4
 8001c36:	001a      	movs	r2, r3
 8001c38:	f000 ff67 	bl	8002b0a <memcpy>
	//memcpy(&ipHeader[16], &buffer[1 + IP_DST_P], 4); // Destination IP
	memcpy(&ipHeader[16], target_ip, 4); // Destination IP
 8001c3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c3e:	001a      	movs	r2, r3
 8001c40:	3210      	adds	r2, #16
 8001c42:	4b74      	ldr	r3, [pc, #464]	@ (8001e14 <makeHttpResponse+0x308>)
 8001c44:	0010      	movs	r0, r2
 8001c46:	0019      	movs	r1, r3
 8001c48:	2304      	movs	r3, #4
 8001c4a:	001a      	movs	r2, r3
 8001c4c:	f000 ff5d 	bl	8002b0a <memcpy>
	calculateIPChecksum(ipHeader);
 8001c50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c52:	0018      	movs	r0, r3
 8001c54:	f7ff fd40 	bl	80016d8 <calculateIPChecksum>

	// Prepare TCP Header inline
	uint16_t srcPort = (buffer[1 + TCP_SRC_PORT_H_P] << 8)
 8001c58:	4b69      	ldr	r3, [pc, #420]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001c5a:	2223      	movs	r2, #35	@ 0x23
 8001c5c:	5c9b      	ldrb	r3, [r3, r2]
 8001c5e:	021b      	lsls	r3, r3, #8
			| buffer[1 + TCP_SRC_PORT_L_P];
 8001c60:	b21a      	sxth	r2, r3
 8001c62:	4b67      	ldr	r3, [pc, #412]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001c64:	2124      	movs	r1, #36	@ 0x24
 8001c66:	5c5b      	ldrb	r3, [r3, r1]
 8001c68:	b21b      	sxth	r3, r3
 8001c6a:	4313      	orrs	r3, r2
 8001c6c:	b21a      	sxth	r2, r3
	uint16_t srcPort = (buffer[1 + TCP_SRC_PORT_H_P] << 8)
 8001c6e:	2022      	movs	r0, #34	@ 0x22
 8001c70:	183b      	adds	r3, r7, r0
 8001c72:	801a      	strh	r2, [r3, #0]
	uint16_t dstPort = (buffer[1 + TCP_DST_PORT_H_P] << 8)
 8001c74:	4b62      	ldr	r3, [pc, #392]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001c76:	2225      	movs	r2, #37	@ 0x25
 8001c78:	5c9b      	ldrb	r3, [r3, r2]
 8001c7a:	021b      	lsls	r3, r3, #8
			| buffer[1 + TCP_DST_PORT_L_P];
 8001c7c:	b21a      	sxth	r2, r3
 8001c7e:	4b60      	ldr	r3, [pc, #384]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001c80:	2126      	movs	r1, #38	@ 0x26
 8001c82:	5c5b      	ldrb	r3, [r3, r1]
 8001c84:	b21b      	sxth	r3, r3
 8001c86:	4313      	orrs	r3, r2
 8001c88:	b21a      	sxth	r2, r3
	uint16_t dstPort = (buffer[1 + TCP_DST_PORT_H_P] << 8)
 8001c8a:	2120      	movs	r1, #32
 8001c8c:	187b      	adds	r3, r7, r1
 8001c8e:	801a      	strh	r2, [r3, #0]
	uint32_t seqNum = 1000; // Example sequence number
 8001c90:	23fa      	movs	r3, #250	@ 0xfa
 8001c92:	009b      	lsls	r3, r3, #2
 8001c94:	61fb      	str	r3, [r7, #28]
	uint32_t seqPart1, seqPart2, seqPart3, seqPart4, ackNum;

	// Extract each part of the sequence number
	seqPart1 = buffer[1 + TCP_SEQ_H_P] << 24;         // Most significant byte
 8001c96:	4b5a      	ldr	r3, [pc, #360]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001c98:	2227      	movs	r2, #39	@ 0x27
 8001c9a:	5c9b      	ldrb	r3, [r3, r2]
 8001c9c:	061b      	lsls	r3, r3, #24
 8001c9e:	61bb      	str	r3, [r7, #24]
	seqPart2 = buffer[1 + TCP_SEQ_H_P + 1] << 16;     // Second byte
 8001ca0:	4b57      	ldr	r3, [pc, #348]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001ca2:	2228      	movs	r2, #40	@ 0x28
 8001ca4:	5c9b      	ldrb	r3, [r3, r2]
 8001ca6:	041b      	lsls	r3, r3, #16
 8001ca8:	617b      	str	r3, [r7, #20]
	seqPart3 = buffer[1 + TCP_SEQ_H_P + 2] << 8;      // Third byte
 8001caa:	4b55      	ldr	r3, [pc, #340]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001cac:	2229      	movs	r2, #41	@ 0x29
 8001cae:	5c9b      	ldrb	r3, [r3, r2]
 8001cb0:	021b      	lsls	r3, r3, #8
 8001cb2:	613b      	str	r3, [r7, #16]
	seqPart4 = buffer[1 + TCP_SEQ_H_P + 3];           // Least significant byte
 8001cb4:	4b52      	ldr	r3, [pc, #328]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001cb6:	222a      	movs	r2, #42	@ 0x2a
 8001cb8:	5c9b      	ldrb	r3, [r3, r2]
 8001cba:	60fb      	str	r3, [r7, #12]

	// Combine all parts to form the sequence number
	ackNum = seqPart1 | seqPart2 | seqPart3 | seqPart4;
 8001cbc:	69ba      	ldr	r2, [r7, #24]
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	431a      	orrs	r2, r3
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	4313      	orrs	r3, r2
 8001cc6:	68fa      	ldr	r2, [r7, #12]
 8001cc8:	4313      	orrs	r3, r2
 8001cca:	60bb      	str	r3, [r7, #8]

	// Increment by 1
	ackNum += 1;
 8001ccc:	68bb      	ldr	r3, [r7, #8]
 8001cce:	3301      	adds	r3, #1
 8001cd0:	60bb      	str	r3, [r7, #8]

	uint8_t *tcpHeader = &buffer[1 + ethernetHeaderSize + ipHeaderSize];
 8001cd2:	193b      	adds	r3, r7, r4
 8001cd4:	881b      	ldrh	r3, [r3, #0]
 8001cd6:	1c5a      	adds	r2, r3, #1
 8001cd8:	197b      	adds	r3, r7, r5
 8001cda:	881b      	ldrh	r3, [r3, #0]
 8001cdc:	18d2      	adds	r2, r2, r3
 8001cde:	4b48      	ldr	r3, [pc, #288]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001ce0:	18d3      	adds	r3, r2, r3
 8001ce2:	607b      	str	r3, [r7, #4]
	tcpHeader[0] = (dstPort >> 8) & 0xFF; // Source port high byte
 8001ce4:	187b      	adds	r3, r7, r1
 8001ce6:	881b      	ldrh	r3, [r3, #0]
 8001ce8:	0a1b      	lsrs	r3, r3, #8
 8001cea:	b29b      	uxth	r3, r3
 8001cec:	b2da      	uxtb	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	701a      	strb	r2, [r3, #0]
	tcpHeader[1] = dstPort & 0xFF;        // Source port low byte
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	187a      	adds	r2, r7, r1
 8001cf8:	8812      	ldrh	r2, [r2, #0]
 8001cfa:	b2d2      	uxtb	r2, r2
 8001cfc:	701a      	strb	r2, [r3, #0]
	tcpHeader[2] = (srcPort >> 8) & 0xFF; // Destination port high byte
 8001cfe:	183b      	adds	r3, r7, r0
 8001d00:	881b      	ldrh	r3, [r3, #0]
 8001d02:	0a1b      	lsrs	r3, r3, #8
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	3302      	adds	r3, #2
 8001d0a:	b2d2      	uxtb	r2, r2
 8001d0c:	701a      	strb	r2, [r3, #0]
	tcpHeader[3] = srcPort & 0xFF;        // Destination port low byte
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	3303      	adds	r3, #3
 8001d12:	183a      	adds	r2, r7, r0
 8001d14:	8812      	ldrh	r2, [r2, #0]
 8001d16:	b2d2      	uxtb	r2, r2
 8001d18:	701a      	strb	r2, [r3, #0]
	tcpHeader[4] = (seqNum >> 24) & 0xFF; // Sequence number
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	0e1a      	lsrs	r2, r3, #24
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	3304      	adds	r3, #4
 8001d22:	b2d2      	uxtb	r2, r2
 8001d24:	701a      	strb	r2, [r3, #0]
	tcpHeader[5] = (seqNum >> 16) & 0xFF;
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	0c1a      	lsrs	r2, r3, #16
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	3305      	adds	r3, #5
 8001d2e:	b2d2      	uxtb	r2, r2
 8001d30:	701a      	strb	r2, [r3, #0]
	tcpHeader[6] = (seqNum >> 8) & 0xFF;
 8001d32:	69fb      	ldr	r3, [r7, #28]
 8001d34:	0a1a      	lsrs	r2, r3, #8
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	3306      	adds	r3, #6
 8001d3a:	b2d2      	uxtb	r2, r2
 8001d3c:	701a      	strb	r2, [r3, #0]
	tcpHeader[7] = seqNum & 0xFF;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	3307      	adds	r3, #7
 8001d42:	69fa      	ldr	r2, [r7, #28]
 8001d44:	b2d2      	uxtb	r2, r2
 8001d46:	701a      	strb	r2, [r3, #0]
	tcpHeader[8] = (ackNum >> 24) & 0xFF; // Acknowledgment number
 8001d48:	68bb      	ldr	r3, [r7, #8]
 8001d4a:	0e1a      	lsrs	r2, r3, #24
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	3308      	adds	r3, #8
 8001d50:	b2d2      	uxtb	r2, r2
 8001d52:	701a      	strb	r2, [r3, #0]
	tcpHeader[9] = (ackNum >> 16) & 0xFF;
 8001d54:	68bb      	ldr	r3, [r7, #8]
 8001d56:	0c1a      	lsrs	r2, r3, #16
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	3309      	adds	r3, #9
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	701a      	strb	r2, [r3, #0]
	tcpHeader[10] = (ackNum >> 8) & 0xFF;
 8001d60:	68bb      	ldr	r3, [r7, #8]
 8001d62:	0a1a      	lsrs	r2, r3, #8
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	330a      	adds	r3, #10
 8001d68:	b2d2      	uxtb	r2, r2
 8001d6a:	701a      	strb	r2, [r3, #0]
	tcpHeader[11] = ackNum & 0xFF;
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	330b      	adds	r3, #11
 8001d70:	68ba      	ldr	r2, [r7, #8]
 8001d72:	b2d2      	uxtb	r2, r2
 8001d74:	701a      	strb	r2, [r3, #0]
	tcpHeader[12] = 0x50; // Data offset (5 words) + Reserved
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	330c      	adds	r3, #12
 8001d7a:	2250      	movs	r2, #80	@ 0x50
 8001d7c:	701a      	strb	r2, [r3, #0]
	tcpHeader[13] = TCP_FLAG_ACK | TCP_FLAG_PUSH; // Flags
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	330d      	adds	r3, #13
 8001d82:	2218      	movs	r2, #24
 8001d84:	701a      	strb	r2, [r3, #0]
	tcpHeader[14] = 0xFF; // Window size high byte
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	330e      	adds	r3, #14
 8001d8a:	22ff      	movs	r2, #255	@ 0xff
 8001d8c:	701a      	strb	r2, [r3, #0]
	tcpHeader[15] = 0xFF; // Window size low byte
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	330f      	adds	r3, #15
 8001d92:	22ff      	movs	r2, #255	@ 0xff
 8001d94:	701a      	strb	r2, [r3, #0]
	tcpHeader[16] = 0x00; // Checksum (reset for calculation)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	3310      	adds	r3, #16
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	701a      	strb	r2, [r3, #0]
	tcpHeader[17] = 0x00;
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	3311      	adds	r3, #17
 8001da2:	2200      	movs	r2, #0
 8001da4:	701a      	strb	r2, [r3, #0]
	tcpHeader[18] = 0x00; // Urgent pointer
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	3312      	adds	r3, #18
 8001daa:	2200      	movs	r2, #0
 8001dac:	701a      	strb	r2, [r3, #0]
	tcpHeader[19] = 0x00;
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	3313      	adds	r3, #19
 8001db2:	2200      	movs	r2, #0
 8001db4:	701a      	strb	r2, [r3, #0]
	calculateTcpChecksum(&buffer[1]);
 8001db6:	4b13      	ldr	r3, [pc, #76]	@ (8001e04 <makeHttpResponse+0x2f8>)
 8001db8:	0018      	movs	r0, r3
 8001dba:	f7ff fcef 	bl	800179c <calculateTcpChecksum>

	// Copy HTTP response into the buffer
	memcpy(&buffer[1 + headerSize], httpResponse, responseLen);
 8001dbe:	2430      	movs	r4, #48	@ 0x30
 8001dc0:	193b      	adds	r3, r7, r4
 8001dc2:	881b      	ldrh	r3, [r3, #0]
 8001dc4:	1c5a      	adds	r2, r3, #1
 8001dc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001dc8:	18d0      	adds	r0, r2, r3
 8001dca:	19bb      	adds	r3, r7, r6
 8001dcc:	881a      	ldrh	r2, [r3, #0]
 8001dce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001dd0:	0019      	movs	r1, r3
 8001dd2:	f000 fe9a 	bl	8002b0a <memcpy>

	// Transmit the packet
	transmit_tcp_packet(buffer, 1 + headerSize + responseLen);
 8001dd6:	193a      	adds	r2, r7, r4
 8001dd8:	19bb      	adds	r3, r7, r6
 8001dda:	8812      	ldrh	r2, [r2, #0]
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	18d3      	adds	r3, r2, r3
 8001de0:	b29b      	uxth	r3, r3
 8001de2:	3301      	adds	r3, #1
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	4b06      	ldr	r3, [pc, #24]	@ (8001e00 <makeHttpResponse+0x2f4>)
 8001de8:	0011      	movs	r1, r2
 8001dea:	0018      	movs	r0, r3
 8001dec:	f7ff fb06 	bl	80013fc <transmit_tcp_packet>
}
 8001df0:	46c0      	nop			@ (mov r8, r8)
 8001df2:	46bd      	mov	sp, r7
 8001df4:	b00f      	add	sp, #60	@ 0x3c
 8001df6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001df8:	08003894 	.word	0x08003894
 8001dfc:	080038a4 	.word	0x080038a4
 8001e00:	200001ac 	.word	0x200001ac
 8001e04:	200001ad 	.word	0x200001ad
 8001e08:	200001b3 	.word	0x200001b3
 8001e0c:	20000000 	.word	0x20000000
 8001e10:	20000008 	.word	0x20000008
 8001e14:	2000000c 	.word	0x2000000c

08001e18 <makeTcpAck>:

void makeTcpAck() {
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
	printf("tcpack\n\r");
 8001e1c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e50 <makeTcpAck+0x38>)
 8001e1e:	0018      	movs	r0, r3
 8001e20:	f000 fbb8 	bl	8002594 <iprintf>
	memmove(&buffer[1], &buffer[0], TCP_DATA_START_P);
 8001e24:	490b      	ldr	r1, [pc, #44]	@ (8001e54 <makeTcpAck+0x3c>)
 8001e26:	4b0c      	ldr	r3, [pc, #48]	@ (8001e58 <makeTcpAck+0x40>)
 8001e28:	2236      	movs	r2, #54	@ 0x36
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	f000 fdc4 	bl	80029b8 <memmove>

	// Set the 0th value to 0x0E
	buffer[0] = 0x0E;
 8001e30:	4b08      	ldr	r3, [pc, #32]	@ (8001e54 <makeTcpAck+0x3c>)
 8001e32:	220e      	movs	r2, #14
 8001e34:	701a      	strb	r2, [r3, #0]
	buffer[1 + TCP_FLAGS_P] = TCP_FLAG_ACK;
 8001e36:	4b07      	ldr	r3, [pc, #28]	@ (8001e54 <makeTcpAck+0x3c>)
 8001e38:	2230      	movs	r2, #48	@ 0x30
 8001e3a:	2110      	movs	r1, #16
 8001e3c:	5499      	strb	r1, [r3, r2]
	transmit_tcp_packet(buffer, 1 + TCP_DATA_START_P);
 8001e3e:	4b05      	ldr	r3, [pc, #20]	@ (8001e54 <makeTcpAck+0x3c>)
 8001e40:	2137      	movs	r1, #55	@ 0x37
 8001e42:	0018      	movs	r0, r3
 8001e44:	f7ff fada 	bl	80013fc <transmit_tcp_packet>
}
 8001e48:	46c0      	nop			@ (mov r8, r8)
 8001e4a:	46bd      	mov	sp, r7
 8001e4c:	bd80      	pop	{r7, pc}
 8001e4e:	46c0      	nop			@ (mov r8, r8)
 8001e50:	08003b00 	.word	0x08003b00
 8001e54:	200001ac 	.word	0x200001ac
 8001e58:	200001ad 	.word	0x200001ad

08001e5c <packetLoop>:
		trial_arp_request(); // Trigger ARP request
		lastArpTime = currentTime;
	}
}

void packetLoop() {
 8001e5c:	b590      	push	{r4, r7, lr}
 8001e5e:	b083      	sub	sp, #12
 8001e60:	af00      	add	r7, sp, #0
	uint16_t plen = packetReceive();
 8001e62:	1dbc      	adds	r4, r7, #6
 8001e64:	f7ff fb26 	bl	80014b4 <packetReceive>
 8001e68:	0003      	movs	r3, r0
 8001e6a:	8023      	strh	r3, [r4, #0]

	// Process received packets
	if (plen > 0) {
 8001e6c:	1dbb      	adds	r3, r7, #6
 8001e6e:	881b      	ldrh	r3, [r3, #0]
 8001e70:	2b00      	cmp	r3, #0
 8001e72:	d100      	bne.n	8001e76 <packetLoop+0x1a>
 8001e74:	e07c      	b.n	8001f70 <packetLoop+0x114>
		uint16_t ethType = (buffer[ETH_TYPE_H_P] << 8) | buffer[ETH_TYPE_L_P];
 8001e76:	4b40      	ldr	r3, [pc, #256]	@ (8001f78 <packetLoop+0x11c>)
 8001e78:	7b1b      	ldrb	r3, [r3, #12]
 8001e7a:	021b      	lsls	r3, r3, #8
 8001e7c:	b21a      	sxth	r2, r3
 8001e7e:	4b3e      	ldr	r3, [pc, #248]	@ (8001f78 <packetLoop+0x11c>)
 8001e80:	7b5b      	ldrb	r3, [r3, #13]
 8001e82:	b21b      	sxth	r3, r3
 8001e84:	4313      	orrs	r3, r2
 8001e86:	b21a      	sxth	r2, r3
 8001e88:	1d3b      	adds	r3, r7, #4
 8001e8a:	801a      	strh	r2, [r3, #0]
		if (ethType == ETH_TYPE_ARP) {
 8001e8c:	1d3b      	adds	r3, r7, #4
 8001e8e:	881b      	ldrh	r3, [r3, #0]
 8001e90:	4a3a      	ldr	r2, [pc, #232]	@ (8001f7c <packetLoop+0x120>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d107      	bne.n	8001ea6 <packetLoop+0x4a>
			if (buffer[21] == 0x01) {
 8001e96:	4b38      	ldr	r3, [pc, #224]	@ (8001f78 <packetLoop+0x11c>)
 8001e98:	7d5b      	ldrb	r3, [r3, #21]
 8001e9a:	2b01      	cmp	r3, #1
 8001e9c:	d000      	beq.n	8001ea0 <packetLoop+0x44>
 8001e9e:	e05c      	b.n	8001f5a <packetLoop+0xfe>
				makeArpReply();
 8001ea0:	f7ff fbc2 	bl	8001628 <makeArpReply>
			}
			return;
 8001ea4:	e059      	b.n	8001f5a <packetLoop+0xfe>
		}

		if (ethType == ETH_TYPE_IP && buffer[IP_PROTO_P] == IP_PROTO_TCP) {
 8001ea6:	1d3b      	adds	r3, r7, #4
 8001ea8:	881a      	ldrh	r2, [r3, #0]
 8001eaa:	2380      	movs	r3, #128	@ 0x80
 8001eac:	011b      	lsls	r3, r3, #4
 8001eae:	429a      	cmp	r2, r3
 8001eb0:	d000      	beq.n	8001eb4 <packetLoop+0x58>
 8001eb2:	e05d      	b.n	8001f70 <packetLoop+0x114>
 8001eb4:	4b30      	ldr	r3, [pc, #192]	@ (8001f78 <packetLoop+0x11c>)
 8001eb6:	7ddb      	ldrb	r3, [r3, #23]
 8001eb8:	2b06      	cmp	r3, #6
 8001eba:	d000      	beq.n	8001ebe <packetLoop+0x62>
 8001ebc:	e058      	b.n	8001f70 <packetLoop+0x114>
			uint8_t tcpFlags = buffer[TCP_FLAGS_P];
 8001ebe:	1cfb      	adds	r3, r7, #3
 8001ec0:	4a2d      	ldr	r2, [pc, #180]	@ (8001f78 <packetLoop+0x11c>)
 8001ec2:	212f      	movs	r1, #47	@ 0x2f
 8001ec4:	5c52      	ldrb	r2, [r2, r1]
 8001ec6:	701a      	strb	r2, [r3, #0]
			switch (connectionState) {
 8001ec8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f80 <packetLoop+0x124>)
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b03      	cmp	r3, #3
 8001ece:	d037      	beq.n	8001f40 <packetLoop+0xe4>
 8001ed0:	dc45      	bgt.n	8001f5e <packetLoop+0x102>
 8001ed2:	2b02      	cmp	r3, #2
 8001ed4:	d01e      	beq.n	8001f14 <packetLoop+0xb8>
 8001ed6:	dc42      	bgt.n	8001f5e <packetLoop+0x102>
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d002      	beq.n	8001ee2 <packetLoop+0x86>
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d00c      	beq.n	8001efa <packetLoop+0x9e>
				printf("fin wait\n\r");
				if (tcpFlags & TCP_FLAG_ACK)
					connectionState = CLOSED;
				break;
			default:
				break;
 8001ee0:	e03d      	b.n	8001f5e <packetLoop+0x102>
				printf("listen\n\r");
 8001ee2:	4b28      	ldr	r3, [pc, #160]	@ (8001f84 <packetLoop+0x128>)
 8001ee4:	0018      	movs	r0, r3
 8001ee6:	f000 fb55 	bl	8002594 <iprintf>
				if (tcpFlags & TCP_FLAG_SYN)
 8001eea:	1cfb      	adds	r3, r7, #3
 8001eec:	781b      	ldrb	r3, [r3, #0]
 8001eee:	2202      	movs	r2, #2
 8001ef0:	4013      	ands	r3, r2
 8001ef2:	d036      	beq.n	8001f62 <packetLoop+0x106>
					makeTcpSynAck();
 8001ef4:	f7ff fd1a 	bl	800192c <makeTcpSynAck>
				break;
 8001ef8:	e033      	b.n	8001f62 <packetLoop+0x106>
				printf("syn received\n\r");
 8001efa:	4b23      	ldr	r3, [pc, #140]	@ (8001f88 <packetLoop+0x12c>)
 8001efc:	0018      	movs	r0, r3
 8001efe:	f000 fb49 	bl	8002594 <iprintf>
				if (tcpFlags & TCP_FLAG_ACK)
 8001f02:	1cfb      	adds	r3, r7, #3
 8001f04:	781b      	ldrb	r3, [r3, #0]
 8001f06:	2210      	movs	r2, #16
 8001f08:	4013      	ands	r3, r2
 8001f0a:	d02c      	beq.n	8001f66 <packetLoop+0x10a>
					connectionState = ESTABLISHED;
 8001f0c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f80 <packetLoop+0x124>)
 8001f0e:	2202      	movs	r2, #2
 8001f10:	701a      	strb	r2, [r3, #0]
				break;
 8001f12:	e028      	b.n	8001f66 <packetLoop+0x10a>
				printf("established\n\r");
 8001f14:	4b1d      	ldr	r3, [pc, #116]	@ (8001f8c <packetLoop+0x130>)
 8001f16:	0018      	movs	r0, r3
 8001f18:	f000 fb3c 	bl	8002594 <iprintf>
				if (tcpFlags & TCP_FLAG_FIN) {
 8001f1c:	1cfb      	adds	r3, r7, #3
 8001f1e:	781b      	ldrb	r3, [r3, #0]
 8001f20:	2201      	movs	r2, #1
 8001f22:	4013      	ands	r3, r2
 8001f24:	d005      	beq.n	8001f32 <packetLoop+0xd6>
					makeTcpAck();
 8001f26:	f7ff ff77 	bl	8001e18 <makeTcpAck>
					connectionState = FIN_WAIT;
 8001f2a:	4b15      	ldr	r3, [pc, #84]	@ (8001f80 <packetLoop+0x124>)
 8001f2c:	2203      	movs	r2, #3
 8001f2e:	701a      	strb	r2, [r3, #0]
				break;
 8001f30:	e01b      	b.n	8001f6a <packetLoop+0x10e>
				} else if (plen > TCP_DATA_START_P) {
 8001f32:	1dbb      	adds	r3, r7, #6
 8001f34:	881b      	ldrh	r3, [r3, #0]
 8001f36:	2b36      	cmp	r3, #54	@ 0x36
 8001f38:	d917      	bls.n	8001f6a <packetLoop+0x10e>
					makeHttpResponse();
 8001f3a:	f7ff fde7 	bl	8001b0c <makeHttpResponse>
				break;
 8001f3e:	e014      	b.n	8001f6a <packetLoop+0x10e>
				printf("fin wait\n\r");
 8001f40:	4b13      	ldr	r3, [pc, #76]	@ (8001f90 <packetLoop+0x134>)
 8001f42:	0018      	movs	r0, r3
 8001f44:	f000 fb26 	bl	8002594 <iprintf>
				if (tcpFlags & TCP_FLAG_ACK)
 8001f48:	1cfb      	adds	r3, r7, #3
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	2210      	movs	r2, #16
 8001f4e:	4013      	ands	r3, r2
 8001f50:	d00d      	beq.n	8001f6e <packetLoop+0x112>
					connectionState = CLOSED;
 8001f52:	4b0b      	ldr	r3, [pc, #44]	@ (8001f80 <packetLoop+0x124>)
 8001f54:	2204      	movs	r2, #4
 8001f56:	701a      	strb	r2, [r3, #0]
				break;
 8001f58:	e009      	b.n	8001f6e <packetLoop+0x112>
			return;
 8001f5a:	46c0      	nop			@ (mov r8, r8)
 8001f5c:	e008      	b.n	8001f70 <packetLoop+0x114>
				break;
 8001f5e:	46c0      	nop			@ (mov r8, r8)
 8001f60:	e006      	b.n	8001f70 <packetLoop+0x114>
				break;
 8001f62:	46c0      	nop			@ (mov r8, r8)
 8001f64:	e004      	b.n	8001f70 <packetLoop+0x114>
				break;
 8001f66:	46c0      	nop			@ (mov r8, r8)
 8001f68:	e002      	b.n	8001f70 <packetLoop+0x114>
				break;
 8001f6a:	46c0      	nop			@ (mov r8, r8)
 8001f6c:	e000      	b.n	8001f70 <packetLoop+0x114>
				break;
 8001f6e:	46c0      	nop			@ (mov r8, r8)
		}
	}

	// Call ARP refresh periodically
	//refreshArp();
}
 8001f70:	46bd      	mov	sp, r7
 8001f72:	b003      	add	sp, #12
 8001f74:	bd90      	pop	{r4, r7, pc}
 8001f76:	46c0      	nop			@ (mov r8, r8)
 8001f78:	200001ac 	.word	0x200001ac
 8001f7c:	00000806 	.word	0x00000806
 8001f80:	20000788 	.word	0x20000788
 8001f84:	08003b38 	.word	0x08003b38
 8001f88:	08003b44 	.word	0x08003b44
 8001f8c:	08003b54 	.word	0x08003b54
 8001f90:	08003b64 	.word	0x08003b64

08001f94 <__io_getchar>:
 *
 * Returns:
 * either received char or -1 if not
 */
int __io_getchar(void)
{
 8001f94:	b580      	push	{r7, lr}
 8001f96:	b082      	sub	sp, #8
 8001f98:	af00      	add	r7, sp, #0
	char ch;
	if(cbfifo_dequeue(&fiforx, &ch, 1)==1)
 8001f9a:	1df9      	adds	r1, r7, #7
 8001f9c:	4b08      	ldr	r3, [pc, #32]	@ (8001fc0 <__io_getchar+0x2c>)
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	0018      	movs	r0, r3
 8001fa2:	f7fe fa62 	bl	800046a <cbfifo_dequeue>
 8001fa6:	0003      	movs	r3, r0
 8001fa8:	2b01      	cmp	r3, #1
 8001faa:	d102      	bne.n	8001fb2 <__io_getchar+0x1e>
	{
		return ch;
 8001fac:	1dfb      	adds	r3, r7, #7
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	e001      	b.n	8001fb6 <__io_getchar+0x22>
	}
	else
	{
		return -1;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	425b      	negs	r3, r3
	}
}
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	b002      	add	sp, #8
 8001fbc:	bd80      	pop	{r7, pc}
 8001fbe:	46c0      	nop			@ (mov r8, r8)
 8001fc0:	2000011c 	.word	0x2000011c

08001fc4 <__io_putchar>:
 *
 * Returns:
 *  either received 1 or -1(if transmission not successful)
 */
int __io_putchar(int ch)
{
 8001fc4:	b580      	push	{r7, lr}
 8001fc6:	b082      	sub	sp, #8
 8001fc8:	af00      	add	r7, sp, #0
 8001fca:	6078      	str	r0, [r7, #4]
	while (cbfifo_length(&fifotx) >= 127);
 8001fcc:	46c0      	nop			@ (mov r8, r8)
 8001fce:	4b0f      	ldr	r3, [pc, #60]	@ (800200c <__io_putchar+0x48>)
 8001fd0:	0018      	movs	r0, r3
 8001fd2:	f7fe fa92 	bl	80004fa <cbfifo_length>
 8001fd6:	0003      	movs	r3, r0
 8001fd8:	2b7e      	cmp	r3, #126	@ 0x7e
 8001fda:	d8f8      	bhi.n	8001fce <__io_putchar+0xa>
	if(cbfifo_enqueue(&fifotx,&ch,1)==1)
 8001fdc:	1d39      	adds	r1, r7, #4
 8001fde:	4b0b      	ldr	r3, [pc, #44]	@ (800200c <__io_putchar+0x48>)
 8001fe0:	2201      	movs	r2, #1
 8001fe2:	0018      	movs	r0, r3
 8001fe4:	f7fe f9f2 	bl	80003cc <cbfifo_enqueue>
 8001fe8:	0003      	movs	r3, r0
 8001fea:	2b01      	cmp	r3, #1
 8001fec:	d107      	bne.n	8001ffe <__io_putchar+0x3a>
	{
		USART2->CR1 |= USART_CR1_TXEIE;
 8001fee:	4b08      	ldr	r3, [pc, #32]	@ (8002010 <__io_putchar+0x4c>)
 8001ff0:	681a      	ldr	r2, [r3, #0]
 8001ff2:	4b07      	ldr	r3, [pc, #28]	@ (8002010 <__io_putchar+0x4c>)
 8001ff4:	2180      	movs	r1, #128	@ 0x80
 8001ff6:	430a      	orrs	r2, r1
 8001ff8:	601a      	str	r2, [r3, #0]
		return 1;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	e001      	b.n	8002002 <__io_putchar+0x3e>
	}
	else
	{
		return -1;
 8001ffe:	2301      	movs	r3, #1
 8002000:	425b      	negs	r3, r3
	}
}
 8002002:	0018      	movs	r0, r3
 8002004:	46bd      	mov	sp, r7
 8002006:	b002      	add	sp, #8
 8002008:	bd80      	pop	{r7, pc}
 800200a:	46c0      	nop			@ (mov r8, r8)
 800200c:	20000090 	.word	0x20000090
 8002010:	40004400 	.word	0x40004400

08002014 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002014:	480e      	ldr	r0, [pc, #56]	@ (8002050 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002016:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002018:	f000 f866 	bl	80020e8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 800201c:	480d      	ldr	r0, [pc, #52]	@ (8002054 <LoopForever+0x6>)
  ldr r1, =_edata
 800201e:	490e      	ldr	r1, [pc, #56]	@ (8002058 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002020:	4a0e      	ldr	r2, [pc, #56]	@ (800205c <LoopForever+0xe>)
  movs r3, #0
 8002022:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002024:	e002      	b.n	800202c <LoopCopyDataInit>

08002026 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002026:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002028:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800202a:	3304      	adds	r3, #4

0800202c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800202c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800202e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002030:	d3f9      	bcc.n	8002026 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002032:	4a0b      	ldr	r2, [pc, #44]	@ (8002060 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002034:	4c0b      	ldr	r4, [pc, #44]	@ (8002064 <LoopForever+0x16>)
  movs r3, #0
 8002036:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002038:	e001      	b.n	800203e <LoopFillZerobss>

0800203a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800203a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800203c:	3204      	adds	r2, #4

0800203e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800203e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002040:	d3fb      	bcc.n	800203a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002042:	f000 fd3b 	bl	8002abc <__libc_init_array>
/* LP - Update system core clocks */
  bl SystemCoreClockUpdate
 8002046:	f000 f895 	bl	8002174 <SystemCoreClockUpdate>
/* Call the application's entry point.*/
  bl main
 800204a:	f7ff f82d 	bl	80010a8 <main>

0800204e <LoopForever>:

LoopForever:
  b LoopForever
 800204e:	e7fe      	b.n	800204e <LoopForever>
  ldr   r0, =_estack
 8002050:	20008000 	.word	0x20008000
/* Copy the data segment initializers from flash to SRAM */  ldr r0, =_sdata
 8002054:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002058:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 800205c:	08003bbc 	.word	0x08003bbc
  ldr r2, =_sbss
 8002060:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8002064:	200008d8 	.word	0x200008d8

08002068 <ADC_COMP_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002068:	e7fe      	b.n	8002068 <ADC_COMP_IRQHandler>
	...

0800206c <Set_Clocks_To_48MHz>:
 800206c:	b580      	push	{r7, lr}
 800206e:	af00      	add	r7, sp, #0
 8002070:	4b1a      	ldr	r3, [pc, #104]	@ (80020dc <Set_Clocks_To_48MHz+0x70>)
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <Set_Clocks_To_48MHz+0x70>)
 8002076:	2101      	movs	r1, #1
 8002078:	430a      	orrs	r2, r1
 800207a:	601a      	str	r2, [r3, #0]
 800207c:	4b18      	ldr	r3, [pc, #96]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 800207e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002080:	4b17      	ldr	r3, [pc, #92]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 8002082:	2180      	movs	r1, #128	@ 0x80
 8002084:	0249      	lsls	r1, r1, #9
 8002086:	430a      	orrs	r2, r1
 8002088:	635a      	str	r2, [r3, #52]	@ 0x34
 800208a:	46c0      	nop			@ (mov r8, r8)
 800208c:	4b14      	ldr	r3, [pc, #80]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 800208e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002090:	2380      	movs	r3, #128	@ 0x80
 8002092:	029b      	lsls	r3, r3, #10
 8002094:	4013      	ands	r3, r2
 8002096:	d0f9      	beq.n	800208c <Set_Clocks_To_48MHz+0x20>
 8002098:	4b11      	ldr	r3, [pc, #68]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 800209a:	685a      	ldr	r2, [r3, #4]
 800209c:	4b10      	ldr	r3, [pc, #64]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 800209e:	21f0      	movs	r1, #240	@ 0xf0
 80020a0:	438a      	bics	r2, r1
 80020a2:	605a      	str	r2, [r3, #4]
 80020a4:	4b0e      	ldr	r3, [pc, #56]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 80020a6:	685a      	ldr	r2, [r3, #4]
 80020a8:	4b0d      	ldr	r3, [pc, #52]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 80020aa:	2103      	movs	r1, #3
 80020ac:	430a      	orrs	r2, r1
 80020ae:	605a      	str	r2, [r3, #4]
 80020b0:	46c0      	nop			@ (mov r8, r8)
 80020b2:	4b0b      	ldr	r3, [pc, #44]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 80020b4:	685b      	ldr	r3, [r3, #4]
 80020b6:	089a      	lsrs	r2, r3, #2
 80020b8:	4b09      	ldr	r3, [pc, #36]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 80020ba:	685b      	ldr	r3, [r3, #4]
 80020bc:	4053      	eors	r3, r2
 80020be:	2203      	movs	r2, #3
 80020c0:	4013      	ands	r3, r2
 80020c2:	d1f6      	bne.n	80020b2 <Set_Clocks_To_48MHz+0x46>
 80020c4:	4b06      	ldr	r3, [pc, #24]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 80020c6:	685b      	ldr	r3, [r3, #4]
 80020c8:	4a06      	ldr	r2, [pc, #24]	@ (80020e4 <Set_Clocks_To_48MHz+0x78>)
 80020ca:	401a      	ands	r2, r3
 80020cc:	4b04      	ldr	r3, [pc, #16]	@ (80020e0 <Set_Clocks_To_48MHz+0x74>)
 80020ce:	2180      	movs	r1, #128	@ 0x80
 80020d0:	00c9      	lsls	r1, r1, #3
 80020d2:	430a      	orrs	r2, r1
 80020d4:	605a      	str	r2, [r3, #4]
 80020d6:	46c0      	nop			@ (mov r8, r8)
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}
 80020dc:	40022000 	.word	0x40022000
 80020e0:	40021000 	.word	0x40021000
 80020e4:	fffff8ff 	.word	0xfffff8ff

080020e8 <SystemInit>:
 80020e8:	b580      	push	{r7, lr}
 80020ea:	af00      	add	r7, sp, #0
 80020ec:	4b1b      	ldr	r3, [pc, #108]	@ (800215c <SystemInit+0x74>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	4b1a      	ldr	r3, [pc, #104]	@ (800215c <SystemInit+0x74>)
 80020f2:	2101      	movs	r1, #1
 80020f4:	430a      	orrs	r2, r1
 80020f6:	601a      	str	r2, [r3, #0]
 80020f8:	4b18      	ldr	r3, [pc, #96]	@ (800215c <SystemInit+0x74>)
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	4b17      	ldr	r3, [pc, #92]	@ (800215c <SystemInit+0x74>)
 80020fe:	4918      	ldr	r1, [pc, #96]	@ (8002160 <SystemInit+0x78>)
 8002100:	400a      	ands	r2, r1
 8002102:	605a      	str	r2, [r3, #4]
 8002104:	4b15      	ldr	r3, [pc, #84]	@ (800215c <SystemInit+0x74>)
 8002106:	681a      	ldr	r2, [r3, #0]
 8002108:	4b14      	ldr	r3, [pc, #80]	@ (800215c <SystemInit+0x74>)
 800210a:	4916      	ldr	r1, [pc, #88]	@ (8002164 <SystemInit+0x7c>)
 800210c:	400a      	ands	r2, r1
 800210e:	601a      	str	r2, [r3, #0]
 8002110:	4b12      	ldr	r3, [pc, #72]	@ (800215c <SystemInit+0x74>)
 8002112:	681a      	ldr	r2, [r3, #0]
 8002114:	4b11      	ldr	r3, [pc, #68]	@ (800215c <SystemInit+0x74>)
 8002116:	4914      	ldr	r1, [pc, #80]	@ (8002168 <SystemInit+0x80>)
 8002118:	400a      	ands	r2, r1
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	4b0f      	ldr	r3, [pc, #60]	@ (800215c <SystemInit+0x74>)
 800211e:	685a      	ldr	r2, [r3, #4]
 8002120:	4b0e      	ldr	r3, [pc, #56]	@ (800215c <SystemInit+0x74>)
 8002122:	4912      	ldr	r1, [pc, #72]	@ (800216c <SystemInit+0x84>)
 8002124:	400a      	ands	r2, r1
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	4b0c      	ldr	r3, [pc, #48]	@ (800215c <SystemInit+0x74>)
 800212a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800212c:	4b0b      	ldr	r3, [pc, #44]	@ (800215c <SystemInit+0x74>)
 800212e:	210f      	movs	r1, #15
 8002130:	438a      	bics	r2, r1
 8002132:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002134:	4b09      	ldr	r3, [pc, #36]	@ (800215c <SystemInit+0x74>)
 8002136:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002138:	4b08      	ldr	r3, [pc, #32]	@ (800215c <SystemInit+0x74>)
 800213a:	490d      	ldr	r1, [pc, #52]	@ (8002170 <SystemInit+0x88>)
 800213c:	400a      	ands	r2, r1
 800213e:	631a      	str	r2, [r3, #48]	@ 0x30
 8002140:	4b06      	ldr	r3, [pc, #24]	@ (800215c <SystemInit+0x74>)
 8002142:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002144:	4b05      	ldr	r3, [pc, #20]	@ (800215c <SystemInit+0x74>)
 8002146:	2101      	movs	r1, #1
 8002148:	438a      	bics	r2, r1
 800214a:	635a      	str	r2, [r3, #52]	@ 0x34
 800214c:	4b03      	ldr	r3, [pc, #12]	@ (800215c <SystemInit+0x74>)
 800214e:	2200      	movs	r2, #0
 8002150:	609a      	str	r2, [r3, #8]
 8002152:	f7ff ff8b 	bl	800206c <Set_Clocks_To_48MHz>
 8002156:	46c0      	nop			@ (mov r8, r8)
 8002158:	46bd      	mov	sp, r7
 800215a:	bd80      	pop	{r7, pc}
 800215c:	40021000 	.word	0x40021000
 8002160:	08ffb80c 	.word	0x08ffb80c
 8002164:	fef6ffff 	.word	0xfef6ffff
 8002168:	fffbffff 	.word	0xfffbffff
 800216c:	ffc0ffff 	.word	0xffc0ffff
 8002170:	fff0feac 	.word	0xfff0feac

08002174 <SystemCoreClockUpdate>:
 8002174:	b580      	push	{r7, lr}
 8002176:	b084      	sub	sp, #16
 8002178:	af00      	add	r7, sp, #0
 800217a:	2300      	movs	r3, #0
 800217c:	60fb      	str	r3, [r7, #12]
 800217e:	2300      	movs	r3, #0
 8002180:	60bb      	str	r3, [r7, #8]
 8002182:	2300      	movs	r3, #0
 8002184:	607b      	str	r3, [r7, #4]
 8002186:	2300      	movs	r3, #0
 8002188:	603b      	str	r3, [r7, #0]
 800218a:	4b3d      	ldr	r3, [pc, #244]	@ (8002280 <SystemCoreClockUpdate+0x10c>)
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	220c      	movs	r2, #12
 8002190:	4013      	ands	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	2b0c      	cmp	r3, #12
 8002198:	d00f      	beq.n	80021ba <SystemCoreClockUpdate+0x46>
 800219a:	68fb      	ldr	r3, [r7, #12]
 800219c:	2b0c      	cmp	r3, #12
 800219e:	d859      	bhi.n	8002254 <SystemCoreClockUpdate+0xe0>
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	2b08      	cmp	r3, #8
 80021a4:	d015      	beq.n	80021d2 <SystemCoreClockUpdate+0x5e>
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	2b08      	cmp	r3, #8
 80021aa:	d853      	bhi.n	8002254 <SystemCoreClockUpdate+0xe0>
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d007      	beq.n	80021c2 <SystemCoreClockUpdate+0x4e>
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	2b04      	cmp	r3, #4
 80021b6:	d008      	beq.n	80021ca <SystemCoreClockUpdate+0x56>
 80021b8:	e04c      	b.n	8002254 <SystemCoreClockUpdate+0xe0>
 80021ba:	4b32      	ldr	r3, [pc, #200]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 80021bc:	4a32      	ldr	r2, [pc, #200]	@ (8002288 <SystemCoreClockUpdate+0x114>)
 80021be:	601a      	str	r2, [r3, #0]
 80021c0:	e04c      	b.n	800225c <SystemCoreClockUpdate+0xe8>
 80021c2:	4b30      	ldr	r3, [pc, #192]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 80021c4:	4a31      	ldr	r2, [pc, #196]	@ (800228c <SystemCoreClockUpdate+0x118>)
 80021c6:	601a      	str	r2, [r3, #0]
 80021c8:	e048      	b.n	800225c <SystemCoreClockUpdate+0xe8>
 80021ca:	4b2e      	ldr	r3, [pc, #184]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 80021cc:	4a2f      	ldr	r2, [pc, #188]	@ (800228c <SystemCoreClockUpdate+0x118>)
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	e044      	b.n	800225c <SystemCoreClockUpdate+0xe8>
 80021d2:	4b2b      	ldr	r3, [pc, #172]	@ (8002280 <SystemCoreClockUpdate+0x10c>)
 80021d4:	685a      	ldr	r2, [r3, #4]
 80021d6:	23f0      	movs	r3, #240	@ 0xf0
 80021d8:	039b      	lsls	r3, r3, #14
 80021da:	4013      	ands	r3, r2
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	4b28      	ldr	r3, [pc, #160]	@ (8002280 <SystemCoreClockUpdate+0x10c>)
 80021e0:	685a      	ldr	r2, [r3, #4]
 80021e2:	23c0      	movs	r3, #192	@ 0xc0
 80021e4:	025b      	lsls	r3, r3, #9
 80021e6:	4013      	ands	r3, r2
 80021e8:	607b      	str	r3, [r7, #4]
 80021ea:	68bb      	ldr	r3, [r7, #8]
 80021ec:	0c9b      	lsrs	r3, r3, #18
 80021ee:	3302      	adds	r3, #2
 80021f0:	60bb      	str	r3, [r7, #8]
 80021f2:	4b23      	ldr	r3, [pc, #140]	@ (8002280 <SystemCoreClockUpdate+0x10c>)
 80021f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021f6:	220f      	movs	r2, #15
 80021f8:	4013      	ands	r3, r2
 80021fa:	3301      	adds	r3, #1
 80021fc:	603b      	str	r3, [r7, #0]
 80021fe:	687a      	ldr	r2, [r7, #4]
 8002200:	2380      	movs	r3, #128	@ 0x80
 8002202:	025b      	lsls	r3, r3, #9
 8002204:	429a      	cmp	r2, r3
 8002206:	d10a      	bne.n	800221e <SystemCoreClockUpdate+0xaa>
 8002208:	6839      	ldr	r1, [r7, #0]
 800220a:	4820      	ldr	r0, [pc, #128]	@ (800228c <SystemCoreClockUpdate+0x118>)
 800220c:	f7fd ff8e 	bl	800012c <__udivsi3>
 8002210:	0003      	movs	r3, r0
 8002212:	001a      	movs	r2, r3
 8002214:	68bb      	ldr	r3, [r7, #8]
 8002216:	435a      	muls	r2, r3
 8002218:	4b1a      	ldr	r3, [pc, #104]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 800221a:	601a      	str	r2, [r3, #0]
 800221c:	e01e      	b.n	800225c <SystemCoreClockUpdate+0xe8>
 800221e:	687a      	ldr	r2, [r7, #4]
 8002220:	23c0      	movs	r3, #192	@ 0xc0
 8002222:	025b      	lsls	r3, r3, #9
 8002224:	429a      	cmp	r2, r3
 8002226:	d10a      	bne.n	800223e <SystemCoreClockUpdate+0xca>
 8002228:	6839      	ldr	r1, [r7, #0]
 800222a:	4817      	ldr	r0, [pc, #92]	@ (8002288 <SystemCoreClockUpdate+0x114>)
 800222c:	f7fd ff7e 	bl	800012c <__udivsi3>
 8002230:	0003      	movs	r3, r0
 8002232:	001a      	movs	r2, r3
 8002234:	68bb      	ldr	r3, [r7, #8]
 8002236:	435a      	muls	r2, r3
 8002238:	4b12      	ldr	r3, [pc, #72]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 800223a:	601a      	str	r2, [r3, #0]
 800223c:	e00e      	b.n	800225c <SystemCoreClockUpdate+0xe8>
 800223e:	6839      	ldr	r1, [r7, #0]
 8002240:	4812      	ldr	r0, [pc, #72]	@ (800228c <SystemCoreClockUpdate+0x118>)
 8002242:	f7fd ff73 	bl	800012c <__udivsi3>
 8002246:	0003      	movs	r3, r0
 8002248:	001a      	movs	r2, r3
 800224a:	68bb      	ldr	r3, [r7, #8]
 800224c:	435a      	muls	r2, r3
 800224e:	4b0d      	ldr	r3, [pc, #52]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 8002250:	601a      	str	r2, [r3, #0]
 8002252:	e003      	b.n	800225c <SystemCoreClockUpdate+0xe8>
 8002254:	4b0b      	ldr	r3, [pc, #44]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 8002256:	4a0d      	ldr	r2, [pc, #52]	@ (800228c <SystemCoreClockUpdate+0x118>)
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	4b08      	ldr	r3, [pc, #32]	@ (8002280 <SystemCoreClockUpdate+0x10c>)
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	091b      	lsrs	r3, r3, #4
 8002262:	220f      	movs	r2, #15
 8002264:	4013      	ands	r3, r2
 8002266:	4a0a      	ldr	r2, [pc, #40]	@ (8002290 <SystemCoreClockUpdate+0x11c>)
 8002268:	5cd3      	ldrb	r3, [r2, r3]
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	4b05      	ldr	r3, [pc, #20]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	40da      	lsrs	r2, r3
 8002274:	4b03      	ldr	r3, [pc, #12]	@ (8002284 <SystemCoreClockUpdate+0x110>)
 8002276:	601a      	str	r2, [r3, #0]
 8002278:	46c0      	nop			@ (mov r8, r8)
 800227a:	46bd      	mov	sp, r7
 800227c:	b004      	add	sp, #16
 800227e:	bd80      	pop	{r7, pc}
 8002280:	40021000 	.word	0x40021000
 8002284:	20000010 	.word	0x20000010
 8002288:	02dc6c00 	.word	0x02dc6c00
 800228c:	007a1200 	.word	0x007a1200
 8002290:	08003b70 	.word	0x08003b70

08002294 <malloc>:
 8002294:	b510      	push	{r4, lr}
 8002296:	4b03      	ldr	r3, [pc, #12]	@ (80022a4 <malloc+0x10>)
 8002298:	0001      	movs	r1, r0
 800229a:	6818      	ldr	r0, [r3, #0]
 800229c:	f000 f826 	bl	80022ec <_malloc_r>
 80022a0:	bd10      	pop	{r4, pc}
 80022a2:	46c0      	nop			@ (mov r8, r8)
 80022a4:	20000020 	.word	0x20000020

080022a8 <sbrk_aligned>:
 80022a8:	b570      	push	{r4, r5, r6, lr}
 80022aa:	4e0f      	ldr	r6, [pc, #60]	@ (80022e8 <sbrk_aligned+0x40>)
 80022ac:	000d      	movs	r5, r1
 80022ae:	6831      	ldr	r1, [r6, #0]
 80022b0:	0004      	movs	r4, r0
 80022b2:	2900      	cmp	r1, #0
 80022b4:	d102      	bne.n	80022bc <sbrk_aligned+0x14>
 80022b6:	f000 fbd5 	bl	8002a64 <_sbrk_r>
 80022ba:	6030      	str	r0, [r6, #0]
 80022bc:	0029      	movs	r1, r5
 80022be:	0020      	movs	r0, r4
 80022c0:	f000 fbd0 	bl	8002a64 <_sbrk_r>
 80022c4:	1c43      	adds	r3, r0, #1
 80022c6:	d103      	bne.n	80022d0 <sbrk_aligned+0x28>
 80022c8:	2501      	movs	r5, #1
 80022ca:	426d      	negs	r5, r5
 80022cc:	0028      	movs	r0, r5
 80022ce:	bd70      	pop	{r4, r5, r6, pc}
 80022d0:	2303      	movs	r3, #3
 80022d2:	1cc5      	adds	r5, r0, #3
 80022d4:	439d      	bics	r5, r3
 80022d6:	42a8      	cmp	r0, r5
 80022d8:	d0f8      	beq.n	80022cc <sbrk_aligned+0x24>
 80022da:	1a29      	subs	r1, r5, r0
 80022dc:	0020      	movs	r0, r4
 80022de:	f000 fbc1 	bl	8002a64 <_sbrk_r>
 80022e2:	3001      	adds	r0, #1
 80022e4:	d1f2      	bne.n	80022cc <sbrk_aligned+0x24>
 80022e6:	e7ef      	b.n	80022c8 <sbrk_aligned+0x20>
 80022e8:	2000078c 	.word	0x2000078c

080022ec <_malloc_r>:
 80022ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80022ee:	2203      	movs	r2, #3
 80022f0:	1ccb      	adds	r3, r1, #3
 80022f2:	4393      	bics	r3, r2
 80022f4:	3308      	adds	r3, #8
 80022f6:	0005      	movs	r5, r0
 80022f8:	001f      	movs	r7, r3
 80022fa:	2b0c      	cmp	r3, #12
 80022fc:	d234      	bcs.n	8002368 <_malloc_r+0x7c>
 80022fe:	270c      	movs	r7, #12
 8002300:	42b9      	cmp	r1, r7
 8002302:	d833      	bhi.n	800236c <_malloc_r+0x80>
 8002304:	0028      	movs	r0, r5
 8002306:	f000 f871 	bl	80023ec <__malloc_lock>
 800230a:	4e37      	ldr	r6, [pc, #220]	@ (80023e8 <_malloc_r+0xfc>)
 800230c:	6833      	ldr	r3, [r6, #0]
 800230e:	001c      	movs	r4, r3
 8002310:	2c00      	cmp	r4, #0
 8002312:	d12f      	bne.n	8002374 <_malloc_r+0x88>
 8002314:	0039      	movs	r1, r7
 8002316:	0028      	movs	r0, r5
 8002318:	f7ff ffc6 	bl	80022a8 <sbrk_aligned>
 800231c:	0004      	movs	r4, r0
 800231e:	1c43      	adds	r3, r0, #1
 8002320:	d15f      	bne.n	80023e2 <_malloc_r+0xf6>
 8002322:	6834      	ldr	r4, [r6, #0]
 8002324:	9400      	str	r4, [sp, #0]
 8002326:	9b00      	ldr	r3, [sp, #0]
 8002328:	2b00      	cmp	r3, #0
 800232a:	d14a      	bne.n	80023c2 <_malloc_r+0xd6>
 800232c:	2c00      	cmp	r4, #0
 800232e:	d052      	beq.n	80023d6 <_malloc_r+0xea>
 8002330:	6823      	ldr	r3, [r4, #0]
 8002332:	0028      	movs	r0, r5
 8002334:	18e3      	adds	r3, r4, r3
 8002336:	9900      	ldr	r1, [sp, #0]
 8002338:	9301      	str	r3, [sp, #4]
 800233a:	f000 fb93 	bl	8002a64 <_sbrk_r>
 800233e:	9b01      	ldr	r3, [sp, #4]
 8002340:	4283      	cmp	r3, r0
 8002342:	d148      	bne.n	80023d6 <_malloc_r+0xea>
 8002344:	6823      	ldr	r3, [r4, #0]
 8002346:	0028      	movs	r0, r5
 8002348:	1aff      	subs	r7, r7, r3
 800234a:	0039      	movs	r1, r7
 800234c:	f7ff ffac 	bl	80022a8 <sbrk_aligned>
 8002350:	3001      	adds	r0, #1
 8002352:	d040      	beq.n	80023d6 <_malloc_r+0xea>
 8002354:	6823      	ldr	r3, [r4, #0]
 8002356:	19db      	adds	r3, r3, r7
 8002358:	6023      	str	r3, [r4, #0]
 800235a:	6833      	ldr	r3, [r6, #0]
 800235c:	685a      	ldr	r2, [r3, #4]
 800235e:	2a00      	cmp	r2, #0
 8002360:	d133      	bne.n	80023ca <_malloc_r+0xde>
 8002362:	9b00      	ldr	r3, [sp, #0]
 8002364:	6033      	str	r3, [r6, #0]
 8002366:	e019      	b.n	800239c <_malloc_r+0xb0>
 8002368:	2b00      	cmp	r3, #0
 800236a:	dac9      	bge.n	8002300 <_malloc_r+0x14>
 800236c:	230c      	movs	r3, #12
 800236e:	602b      	str	r3, [r5, #0]
 8002370:	2000      	movs	r0, #0
 8002372:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002374:	6821      	ldr	r1, [r4, #0]
 8002376:	1bc9      	subs	r1, r1, r7
 8002378:	d420      	bmi.n	80023bc <_malloc_r+0xd0>
 800237a:	290b      	cmp	r1, #11
 800237c:	d90a      	bls.n	8002394 <_malloc_r+0xa8>
 800237e:	19e2      	adds	r2, r4, r7
 8002380:	6027      	str	r7, [r4, #0]
 8002382:	42a3      	cmp	r3, r4
 8002384:	d104      	bne.n	8002390 <_malloc_r+0xa4>
 8002386:	6032      	str	r2, [r6, #0]
 8002388:	6863      	ldr	r3, [r4, #4]
 800238a:	6011      	str	r1, [r2, #0]
 800238c:	6053      	str	r3, [r2, #4]
 800238e:	e005      	b.n	800239c <_malloc_r+0xb0>
 8002390:	605a      	str	r2, [r3, #4]
 8002392:	e7f9      	b.n	8002388 <_malloc_r+0x9c>
 8002394:	6862      	ldr	r2, [r4, #4]
 8002396:	42a3      	cmp	r3, r4
 8002398:	d10e      	bne.n	80023b8 <_malloc_r+0xcc>
 800239a:	6032      	str	r2, [r6, #0]
 800239c:	0028      	movs	r0, r5
 800239e:	f000 f82d 	bl	80023fc <__malloc_unlock>
 80023a2:	0020      	movs	r0, r4
 80023a4:	2207      	movs	r2, #7
 80023a6:	300b      	adds	r0, #11
 80023a8:	1d23      	adds	r3, r4, #4
 80023aa:	4390      	bics	r0, r2
 80023ac:	1ac2      	subs	r2, r0, r3
 80023ae:	4298      	cmp	r0, r3
 80023b0:	d0df      	beq.n	8002372 <_malloc_r+0x86>
 80023b2:	1a1b      	subs	r3, r3, r0
 80023b4:	50a3      	str	r3, [r4, r2]
 80023b6:	e7dc      	b.n	8002372 <_malloc_r+0x86>
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	e7ef      	b.n	800239c <_malloc_r+0xb0>
 80023bc:	0023      	movs	r3, r4
 80023be:	6864      	ldr	r4, [r4, #4]
 80023c0:	e7a6      	b.n	8002310 <_malloc_r+0x24>
 80023c2:	9c00      	ldr	r4, [sp, #0]
 80023c4:	6863      	ldr	r3, [r4, #4]
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	e7ad      	b.n	8002326 <_malloc_r+0x3a>
 80023ca:	001a      	movs	r2, r3
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	42a3      	cmp	r3, r4
 80023d0:	d1fb      	bne.n	80023ca <_malloc_r+0xde>
 80023d2:	2300      	movs	r3, #0
 80023d4:	e7da      	b.n	800238c <_malloc_r+0xa0>
 80023d6:	230c      	movs	r3, #12
 80023d8:	0028      	movs	r0, r5
 80023da:	602b      	str	r3, [r5, #0]
 80023dc:	f000 f80e 	bl	80023fc <__malloc_unlock>
 80023e0:	e7c6      	b.n	8002370 <_malloc_r+0x84>
 80023e2:	6007      	str	r7, [r0, #0]
 80023e4:	e7da      	b.n	800239c <_malloc_r+0xb0>
 80023e6:	46c0      	nop			@ (mov r8, r8)
 80023e8:	20000790 	.word	0x20000790

080023ec <__malloc_lock>:
 80023ec:	b510      	push	{r4, lr}
 80023ee:	4802      	ldr	r0, [pc, #8]	@ (80023f8 <__malloc_lock+0xc>)
 80023f0:	f000 fb89 	bl	8002b06 <__retarget_lock_acquire_recursive>
 80023f4:	bd10      	pop	{r4, pc}
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	200008d4 	.word	0x200008d4

080023fc <__malloc_unlock>:
 80023fc:	b510      	push	{r4, lr}
 80023fe:	4802      	ldr	r0, [pc, #8]	@ (8002408 <__malloc_unlock+0xc>)
 8002400:	f000 fb82 	bl	8002b08 <__retarget_lock_release_recursive>
 8002404:	bd10      	pop	{r4, pc}
 8002406:	46c0      	nop			@ (mov r8, r8)
 8002408:	200008d4 	.word	0x200008d4

0800240c <std>:
 800240c:	2300      	movs	r3, #0
 800240e:	b510      	push	{r4, lr}
 8002410:	0004      	movs	r4, r0
 8002412:	6003      	str	r3, [r0, #0]
 8002414:	6043      	str	r3, [r0, #4]
 8002416:	6083      	str	r3, [r0, #8]
 8002418:	8181      	strh	r1, [r0, #12]
 800241a:	6643      	str	r3, [r0, #100]	@ 0x64
 800241c:	81c2      	strh	r2, [r0, #14]
 800241e:	6103      	str	r3, [r0, #16]
 8002420:	6143      	str	r3, [r0, #20]
 8002422:	6183      	str	r3, [r0, #24]
 8002424:	0019      	movs	r1, r3
 8002426:	2208      	movs	r2, #8
 8002428:	305c      	adds	r0, #92	@ 0x5c
 800242a:	f000 fad8 	bl	80029de <memset>
 800242e:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <std+0x50>)
 8002430:	6224      	str	r4, [r4, #32]
 8002432:	6263      	str	r3, [r4, #36]	@ 0x24
 8002434:	4b0a      	ldr	r3, [pc, #40]	@ (8002460 <std+0x54>)
 8002436:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002438:	4b0a      	ldr	r3, [pc, #40]	@ (8002464 <std+0x58>)
 800243a:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800243c:	4b0a      	ldr	r3, [pc, #40]	@ (8002468 <std+0x5c>)
 800243e:	6323      	str	r3, [r4, #48]	@ 0x30
 8002440:	4b0a      	ldr	r3, [pc, #40]	@ (800246c <std+0x60>)
 8002442:	429c      	cmp	r4, r3
 8002444:	d005      	beq.n	8002452 <std+0x46>
 8002446:	4b0a      	ldr	r3, [pc, #40]	@ (8002470 <std+0x64>)
 8002448:	429c      	cmp	r4, r3
 800244a:	d002      	beq.n	8002452 <std+0x46>
 800244c:	4b09      	ldr	r3, [pc, #36]	@ (8002474 <std+0x68>)
 800244e:	429c      	cmp	r4, r3
 8002450:	d103      	bne.n	800245a <std+0x4e>
 8002452:	0020      	movs	r0, r4
 8002454:	3058      	adds	r0, #88	@ 0x58
 8002456:	f000 fb55 	bl	8002b04 <__retarget_lock_init_recursive>
 800245a:	bd10      	pop	{r4, pc}
 800245c:	080027e1 	.word	0x080027e1
 8002460:	08002809 	.word	0x08002809
 8002464:	08002841 	.word	0x08002841
 8002468:	0800286d 	.word	0x0800286d
 800246c:	20000794 	.word	0x20000794
 8002470:	200007fc 	.word	0x200007fc
 8002474:	20000864 	.word	0x20000864

08002478 <stdio_exit_handler>:
 8002478:	b510      	push	{r4, lr}
 800247a:	4a03      	ldr	r2, [pc, #12]	@ (8002488 <stdio_exit_handler+0x10>)
 800247c:	4903      	ldr	r1, [pc, #12]	@ (800248c <stdio_exit_handler+0x14>)
 800247e:	4804      	ldr	r0, [pc, #16]	@ (8002490 <stdio_exit_handler+0x18>)
 8002480:	f000 f86c 	bl	800255c <_fwalk_sglue>
 8002484:	bd10      	pop	{r4, pc}
 8002486:	46c0      	nop			@ (mov r8, r8)
 8002488:	20000014 	.word	0x20000014
 800248c:	08003241 	.word	0x08003241
 8002490:	20000024 	.word	0x20000024

08002494 <cleanup_stdio>:
 8002494:	6841      	ldr	r1, [r0, #4]
 8002496:	4b0b      	ldr	r3, [pc, #44]	@ (80024c4 <cleanup_stdio+0x30>)
 8002498:	b510      	push	{r4, lr}
 800249a:	0004      	movs	r4, r0
 800249c:	4299      	cmp	r1, r3
 800249e:	d001      	beq.n	80024a4 <cleanup_stdio+0x10>
 80024a0:	f000 fece 	bl	8003240 <_fflush_r>
 80024a4:	68a1      	ldr	r1, [r4, #8]
 80024a6:	4b08      	ldr	r3, [pc, #32]	@ (80024c8 <cleanup_stdio+0x34>)
 80024a8:	4299      	cmp	r1, r3
 80024aa:	d002      	beq.n	80024b2 <cleanup_stdio+0x1e>
 80024ac:	0020      	movs	r0, r4
 80024ae:	f000 fec7 	bl	8003240 <_fflush_r>
 80024b2:	68e1      	ldr	r1, [r4, #12]
 80024b4:	4b05      	ldr	r3, [pc, #20]	@ (80024cc <cleanup_stdio+0x38>)
 80024b6:	4299      	cmp	r1, r3
 80024b8:	d002      	beq.n	80024c0 <cleanup_stdio+0x2c>
 80024ba:	0020      	movs	r0, r4
 80024bc:	f000 fec0 	bl	8003240 <_fflush_r>
 80024c0:	bd10      	pop	{r4, pc}
 80024c2:	46c0      	nop			@ (mov r8, r8)
 80024c4:	20000794 	.word	0x20000794
 80024c8:	200007fc 	.word	0x200007fc
 80024cc:	20000864 	.word	0x20000864

080024d0 <global_stdio_init.part.0>:
 80024d0:	b510      	push	{r4, lr}
 80024d2:	4b09      	ldr	r3, [pc, #36]	@ (80024f8 <global_stdio_init.part.0+0x28>)
 80024d4:	4a09      	ldr	r2, [pc, #36]	@ (80024fc <global_stdio_init.part.0+0x2c>)
 80024d6:	2104      	movs	r1, #4
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	4809      	ldr	r0, [pc, #36]	@ (8002500 <global_stdio_init.part.0+0x30>)
 80024dc:	2200      	movs	r2, #0
 80024de:	f7ff ff95 	bl	800240c <std>
 80024e2:	2201      	movs	r2, #1
 80024e4:	2109      	movs	r1, #9
 80024e6:	4807      	ldr	r0, [pc, #28]	@ (8002504 <global_stdio_init.part.0+0x34>)
 80024e8:	f7ff ff90 	bl	800240c <std>
 80024ec:	2202      	movs	r2, #2
 80024ee:	2112      	movs	r1, #18
 80024f0:	4805      	ldr	r0, [pc, #20]	@ (8002508 <global_stdio_init.part.0+0x38>)
 80024f2:	f7ff ff8b 	bl	800240c <std>
 80024f6:	bd10      	pop	{r4, pc}
 80024f8:	200008cc 	.word	0x200008cc
 80024fc:	08002479 	.word	0x08002479
 8002500:	20000794 	.word	0x20000794
 8002504:	200007fc 	.word	0x200007fc
 8002508:	20000864 	.word	0x20000864

0800250c <__sfp_lock_acquire>:
 800250c:	b510      	push	{r4, lr}
 800250e:	4802      	ldr	r0, [pc, #8]	@ (8002518 <__sfp_lock_acquire+0xc>)
 8002510:	f000 faf9 	bl	8002b06 <__retarget_lock_acquire_recursive>
 8002514:	bd10      	pop	{r4, pc}
 8002516:	46c0      	nop			@ (mov r8, r8)
 8002518:	200008d5 	.word	0x200008d5

0800251c <__sfp_lock_release>:
 800251c:	b510      	push	{r4, lr}
 800251e:	4802      	ldr	r0, [pc, #8]	@ (8002528 <__sfp_lock_release+0xc>)
 8002520:	f000 faf2 	bl	8002b08 <__retarget_lock_release_recursive>
 8002524:	bd10      	pop	{r4, pc}
 8002526:	46c0      	nop			@ (mov r8, r8)
 8002528:	200008d5 	.word	0x200008d5

0800252c <__sinit>:
 800252c:	b510      	push	{r4, lr}
 800252e:	0004      	movs	r4, r0
 8002530:	f7ff ffec 	bl	800250c <__sfp_lock_acquire>
 8002534:	6a23      	ldr	r3, [r4, #32]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d002      	beq.n	8002540 <__sinit+0x14>
 800253a:	f7ff ffef 	bl	800251c <__sfp_lock_release>
 800253e:	bd10      	pop	{r4, pc}
 8002540:	4b04      	ldr	r3, [pc, #16]	@ (8002554 <__sinit+0x28>)
 8002542:	6223      	str	r3, [r4, #32]
 8002544:	4b04      	ldr	r3, [pc, #16]	@ (8002558 <__sinit+0x2c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	2b00      	cmp	r3, #0
 800254a:	d1f6      	bne.n	800253a <__sinit+0xe>
 800254c:	f7ff ffc0 	bl	80024d0 <global_stdio_init.part.0>
 8002550:	e7f3      	b.n	800253a <__sinit+0xe>
 8002552:	46c0      	nop			@ (mov r8, r8)
 8002554:	08002495 	.word	0x08002495
 8002558:	200008cc 	.word	0x200008cc

0800255c <_fwalk_sglue>:
 800255c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800255e:	0014      	movs	r4, r2
 8002560:	2600      	movs	r6, #0
 8002562:	9000      	str	r0, [sp, #0]
 8002564:	9101      	str	r1, [sp, #4]
 8002566:	68a5      	ldr	r5, [r4, #8]
 8002568:	6867      	ldr	r7, [r4, #4]
 800256a:	3f01      	subs	r7, #1
 800256c:	d504      	bpl.n	8002578 <_fwalk_sglue+0x1c>
 800256e:	6824      	ldr	r4, [r4, #0]
 8002570:	2c00      	cmp	r4, #0
 8002572:	d1f8      	bne.n	8002566 <_fwalk_sglue+0xa>
 8002574:	0030      	movs	r0, r6
 8002576:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002578:	89ab      	ldrh	r3, [r5, #12]
 800257a:	2b01      	cmp	r3, #1
 800257c:	d908      	bls.n	8002590 <_fwalk_sglue+0x34>
 800257e:	220e      	movs	r2, #14
 8002580:	5eab      	ldrsh	r3, [r5, r2]
 8002582:	3301      	adds	r3, #1
 8002584:	d004      	beq.n	8002590 <_fwalk_sglue+0x34>
 8002586:	0029      	movs	r1, r5
 8002588:	9800      	ldr	r0, [sp, #0]
 800258a:	9b01      	ldr	r3, [sp, #4]
 800258c:	4798      	blx	r3
 800258e:	4306      	orrs	r6, r0
 8002590:	3568      	adds	r5, #104	@ 0x68
 8002592:	e7ea      	b.n	800256a <_fwalk_sglue+0xe>

08002594 <iprintf>:
 8002594:	b40f      	push	{r0, r1, r2, r3}
 8002596:	b507      	push	{r0, r1, r2, lr}
 8002598:	4905      	ldr	r1, [pc, #20]	@ (80025b0 <iprintf+0x1c>)
 800259a:	ab04      	add	r3, sp, #16
 800259c:	6808      	ldr	r0, [r1, #0]
 800259e:	cb04      	ldmia	r3!, {r2}
 80025a0:	6881      	ldr	r1, [r0, #8]
 80025a2:	9301      	str	r3, [sp, #4]
 80025a4:	f000 fb2c 	bl	8002c00 <_vfiprintf_r>
 80025a8:	b003      	add	sp, #12
 80025aa:	bc08      	pop	{r3}
 80025ac:	b004      	add	sp, #16
 80025ae:	4718      	bx	r3
 80025b0:	20000020 	.word	0x20000020

080025b4 <_puts_r>:
 80025b4:	6a03      	ldr	r3, [r0, #32]
 80025b6:	b570      	push	{r4, r5, r6, lr}
 80025b8:	0005      	movs	r5, r0
 80025ba:	000e      	movs	r6, r1
 80025bc:	6884      	ldr	r4, [r0, #8]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d101      	bne.n	80025c6 <_puts_r+0x12>
 80025c2:	f7ff ffb3 	bl	800252c <__sinit>
 80025c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025c8:	07db      	lsls	r3, r3, #31
 80025ca:	d405      	bmi.n	80025d8 <_puts_r+0x24>
 80025cc:	89a3      	ldrh	r3, [r4, #12]
 80025ce:	059b      	lsls	r3, r3, #22
 80025d0:	d402      	bmi.n	80025d8 <_puts_r+0x24>
 80025d2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80025d4:	f000 fa97 	bl	8002b06 <__retarget_lock_acquire_recursive>
 80025d8:	89a3      	ldrh	r3, [r4, #12]
 80025da:	071b      	lsls	r3, r3, #28
 80025dc:	d502      	bpl.n	80025e4 <_puts_r+0x30>
 80025de:	6923      	ldr	r3, [r4, #16]
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d11f      	bne.n	8002624 <_puts_r+0x70>
 80025e4:	0021      	movs	r1, r4
 80025e6:	0028      	movs	r0, r5
 80025e8:	f000 f988 	bl	80028fc <__swsetup_r>
 80025ec:	2800      	cmp	r0, #0
 80025ee:	d019      	beq.n	8002624 <_puts_r+0x70>
 80025f0:	2501      	movs	r5, #1
 80025f2:	426d      	negs	r5, r5
 80025f4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80025f6:	07db      	lsls	r3, r3, #31
 80025f8:	d405      	bmi.n	8002606 <_puts_r+0x52>
 80025fa:	89a3      	ldrh	r3, [r4, #12]
 80025fc:	059b      	lsls	r3, r3, #22
 80025fe:	d402      	bmi.n	8002606 <_puts_r+0x52>
 8002600:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002602:	f000 fa81 	bl	8002b08 <__retarget_lock_release_recursive>
 8002606:	0028      	movs	r0, r5
 8002608:	bd70      	pop	{r4, r5, r6, pc}
 800260a:	3601      	adds	r6, #1
 800260c:	60a3      	str	r3, [r4, #8]
 800260e:	2b00      	cmp	r3, #0
 8002610:	da04      	bge.n	800261c <_puts_r+0x68>
 8002612:	69a2      	ldr	r2, [r4, #24]
 8002614:	429a      	cmp	r2, r3
 8002616:	dc16      	bgt.n	8002646 <_puts_r+0x92>
 8002618:	290a      	cmp	r1, #10
 800261a:	d014      	beq.n	8002646 <_puts_r+0x92>
 800261c:	6823      	ldr	r3, [r4, #0]
 800261e:	1c5a      	adds	r2, r3, #1
 8002620:	6022      	str	r2, [r4, #0]
 8002622:	7019      	strb	r1, [r3, #0]
 8002624:	68a3      	ldr	r3, [r4, #8]
 8002626:	7831      	ldrb	r1, [r6, #0]
 8002628:	3b01      	subs	r3, #1
 800262a:	2900      	cmp	r1, #0
 800262c:	d1ed      	bne.n	800260a <_puts_r+0x56>
 800262e:	60a3      	str	r3, [r4, #8]
 8002630:	2b00      	cmp	r3, #0
 8002632:	da0f      	bge.n	8002654 <_puts_r+0xa0>
 8002634:	0022      	movs	r2, r4
 8002636:	0028      	movs	r0, r5
 8002638:	310a      	adds	r1, #10
 800263a:	f000 f91d 	bl	8002878 <__swbuf_r>
 800263e:	3001      	adds	r0, #1
 8002640:	d0d6      	beq.n	80025f0 <_puts_r+0x3c>
 8002642:	250a      	movs	r5, #10
 8002644:	e7d6      	b.n	80025f4 <_puts_r+0x40>
 8002646:	0022      	movs	r2, r4
 8002648:	0028      	movs	r0, r5
 800264a:	f000 f915 	bl	8002878 <__swbuf_r>
 800264e:	3001      	adds	r0, #1
 8002650:	d1e8      	bne.n	8002624 <_puts_r+0x70>
 8002652:	e7cd      	b.n	80025f0 <_puts_r+0x3c>
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	1c5a      	adds	r2, r3, #1
 8002658:	6022      	str	r2, [r4, #0]
 800265a:	220a      	movs	r2, #10
 800265c:	701a      	strb	r2, [r3, #0]
 800265e:	e7f0      	b.n	8002642 <_puts_r+0x8e>

08002660 <puts>:
 8002660:	b510      	push	{r4, lr}
 8002662:	4b03      	ldr	r3, [pc, #12]	@ (8002670 <puts+0x10>)
 8002664:	0001      	movs	r1, r0
 8002666:	6818      	ldr	r0, [r3, #0]
 8002668:	f7ff ffa4 	bl	80025b4 <_puts_r>
 800266c:	bd10      	pop	{r4, pc}
 800266e:	46c0      	nop			@ (mov r8, r8)
 8002670:	20000020 	.word	0x20000020

08002674 <setvbuf>:
 8002674:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002676:	001d      	movs	r5, r3
 8002678:	4b57      	ldr	r3, [pc, #348]	@ (80027d8 <setvbuf+0x164>)
 800267a:	b085      	sub	sp, #20
 800267c:	681e      	ldr	r6, [r3, #0]
 800267e:	0004      	movs	r4, r0
 8002680:	000f      	movs	r7, r1
 8002682:	9200      	str	r2, [sp, #0]
 8002684:	2e00      	cmp	r6, #0
 8002686:	d005      	beq.n	8002694 <setvbuf+0x20>
 8002688:	6a33      	ldr	r3, [r6, #32]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d102      	bne.n	8002694 <setvbuf+0x20>
 800268e:	0030      	movs	r0, r6
 8002690:	f7ff ff4c 	bl	800252c <__sinit>
 8002694:	9b00      	ldr	r3, [sp, #0]
 8002696:	2b02      	cmp	r3, #2
 8002698:	d005      	beq.n	80026a6 <setvbuf+0x32>
 800269a:	2b01      	cmp	r3, #1
 800269c:	d900      	bls.n	80026a0 <setvbuf+0x2c>
 800269e:	e097      	b.n	80027d0 <setvbuf+0x15c>
 80026a0:	2d00      	cmp	r5, #0
 80026a2:	da00      	bge.n	80026a6 <setvbuf+0x32>
 80026a4:	e094      	b.n	80027d0 <setvbuf+0x15c>
 80026a6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80026a8:	07db      	lsls	r3, r3, #31
 80026aa:	d405      	bmi.n	80026b8 <setvbuf+0x44>
 80026ac:	89a3      	ldrh	r3, [r4, #12]
 80026ae:	059b      	lsls	r3, r3, #22
 80026b0:	d402      	bmi.n	80026b8 <setvbuf+0x44>
 80026b2:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80026b4:	f000 fa27 	bl	8002b06 <__retarget_lock_acquire_recursive>
 80026b8:	0021      	movs	r1, r4
 80026ba:	0030      	movs	r0, r6
 80026bc:	f000 fdc0 	bl	8003240 <_fflush_r>
 80026c0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80026c2:	2900      	cmp	r1, #0
 80026c4:	d008      	beq.n	80026d8 <setvbuf+0x64>
 80026c6:	0023      	movs	r3, r4
 80026c8:	3344      	adds	r3, #68	@ 0x44
 80026ca:	4299      	cmp	r1, r3
 80026cc:	d002      	beq.n	80026d4 <setvbuf+0x60>
 80026ce:	0030      	movs	r0, r6
 80026d0:	f000 fa24 	bl	8002b1c <_free_r>
 80026d4:	2300      	movs	r3, #0
 80026d6:	6363      	str	r3, [r4, #52]	@ 0x34
 80026d8:	2300      	movs	r3, #0
 80026da:	61a3      	str	r3, [r4, #24]
 80026dc:	6063      	str	r3, [r4, #4]
 80026de:	89a3      	ldrh	r3, [r4, #12]
 80026e0:	061b      	lsls	r3, r3, #24
 80026e2:	d503      	bpl.n	80026ec <setvbuf+0x78>
 80026e4:	0030      	movs	r0, r6
 80026e6:	6921      	ldr	r1, [r4, #16]
 80026e8:	f000 fa18 	bl	8002b1c <_free_r>
 80026ec:	89a3      	ldrh	r3, [r4, #12]
 80026ee:	4a3b      	ldr	r2, [pc, #236]	@ (80027dc <setvbuf+0x168>)
 80026f0:	4013      	ands	r3, r2
 80026f2:	81a3      	strh	r3, [r4, #12]
 80026f4:	9b00      	ldr	r3, [sp, #0]
 80026f6:	2b02      	cmp	r3, #2
 80026f8:	d060      	beq.n	80027bc <setvbuf+0x148>
 80026fa:	ab03      	add	r3, sp, #12
 80026fc:	0021      	movs	r1, r4
 80026fe:	0030      	movs	r0, r6
 8002700:	aa02      	add	r2, sp, #8
 8002702:	f000 fdc9 	bl	8003298 <__swhatbuf_r>
 8002706:	89a3      	ldrh	r3, [r4, #12]
 8002708:	4303      	orrs	r3, r0
 800270a:	81a3      	strh	r3, [r4, #12]
 800270c:	2d00      	cmp	r5, #0
 800270e:	d124      	bne.n	800275a <setvbuf+0xe6>
 8002710:	9d02      	ldr	r5, [sp, #8]
 8002712:	0028      	movs	r0, r5
 8002714:	f7ff fdbe 	bl	8002294 <malloc>
 8002718:	9501      	str	r5, [sp, #4]
 800271a:	1e07      	subs	r7, r0, #0
 800271c:	d148      	bne.n	80027b0 <setvbuf+0x13c>
 800271e:	9b02      	ldr	r3, [sp, #8]
 8002720:	9301      	str	r3, [sp, #4]
 8002722:	42ab      	cmp	r3, r5
 8002724:	d13f      	bne.n	80027a6 <setvbuf+0x132>
 8002726:	2501      	movs	r5, #1
 8002728:	426d      	negs	r5, r5
 800272a:	220c      	movs	r2, #12
 800272c:	5ea3      	ldrsh	r3, [r4, r2]
 800272e:	2202      	movs	r2, #2
 8002730:	431a      	orrs	r2, r3
 8002732:	81a2      	strh	r2, [r4, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	60a2      	str	r2, [r4, #8]
 8002738:	0022      	movs	r2, r4
 800273a:	3247      	adds	r2, #71	@ 0x47
 800273c:	6022      	str	r2, [r4, #0]
 800273e:	6122      	str	r2, [r4, #16]
 8002740:	2201      	movs	r2, #1
 8002742:	6e61      	ldr	r1, [r4, #100]	@ 0x64
 8002744:	6162      	str	r2, [r4, #20]
 8002746:	4211      	tst	r1, r2
 8002748:	d104      	bne.n	8002754 <setvbuf+0xe0>
 800274a:	059b      	lsls	r3, r3, #22
 800274c:	d402      	bmi.n	8002754 <setvbuf+0xe0>
 800274e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002750:	f000 f9da 	bl	8002b08 <__retarget_lock_release_recursive>
 8002754:	0028      	movs	r0, r5
 8002756:	b005      	add	sp, #20
 8002758:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800275a:	2f00      	cmp	r7, #0
 800275c:	d0d9      	beq.n	8002712 <setvbuf+0x9e>
 800275e:	6a33      	ldr	r3, [r6, #32]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d102      	bne.n	800276a <setvbuf+0xf6>
 8002764:	0030      	movs	r0, r6
 8002766:	f7ff fee1 	bl	800252c <__sinit>
 800276a:	9b00      	ldr	r3, [sp, #0]
 800276c:	2b01      	cmp	r3, #1
 800276e:	d103      	bne.n	8002778 <setvbuf+0x104>
 8002770:	89a3      	ldrh	r3, [r4, #12]
 8002772:	9a00      	ldr	r2, [sp, #0]
 8002774:	431a      	orrs	r2, r3
 8002776:	81a2      	strh	r2, [r4, #12]
 8002778:	220c      	movs	r2, #12
 800277a:	5ea3      	ldrsh	r3, [r4, r2]
 800277c:	2208      	movs	r2, #8
 800277e:	0019      	movs	r1, r3
 8002780:	6027      	str	r7, [r4, #0]
 8002782:	6127      	str	r7, [r4, #16]
 8002784:	6165      	str	r5, [r4, #20]
 8002786:	4011      	ands	r1, r2
 8002788:	4213      	tst	r3, r2
 800278a:	d01b      	beq.n	80027c4 <setvbuf+0x150>
 800278c:	07da      	lsls	r2, r3, #31
 800278e:	d517      	bpl.n	80027c0 <setvbuf+0x14c>
 8002790:	2200      	movs	r2, #0
 8002792:	426d      	negs	r5, r5
 8002794:	60a2      	str	r2, [r4, #8]
 8002796:	61a5      	str	r5, [r4, #24]
 8002798:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800279a:	07d2      	lsls	r2, r2, #31
 800279c:	d401      	bmi.n	80027a2 <setvbuf+0x12e>
 800279e:	059b      	lsls	r3, r3, #22
 80027a0:	d512      	bpl.n	80027c8 <setvbuf+0x154>
 80027a2:	2500      	movs	r5, #0
 80027a4:	e7d6      	b.n	8002754 <setvbuf+0xe0>
 80027a6:	9801      	ldr	r0, [sp, #4]
 80027a8:	f7ff fd74 	bl	8002294 <malloc>
 80027ac:	1e07      	subs	r7, r0, #0
 80027ae:	d0ba      	beq.n	8002726 <setvbuf+0xb2>
 80027b0:	2380      	movs	r3, #128	@ 0x80
 80027b2:	89a2      	ldrh	r2, [r4, #12]
 80027b4:	9d01      	ldr	r5, [sp, #4]
 80027b6:	4313      	orrs	r3, r2
 80027b8:	81a3      	strh	r3, [r4, #12]
 80027ba:	e7d0      	b.n	800275e <setvbuf+0xea>
 80027bc:	2500      	movs	r5, #0
 80027be:	e7b4      	b.n	800272a <setvbuf+0xb6>
 80027c0:	60a5      	str	r5, [r4, #8]
 80027c2:	e7e9      	b.n	8002798 <setvbuf+0x124>
 80027c4:	60a1      	str	r1, [r4, #8]
 80027c6:	e7e7      	b.n	8002798 <setvbuf+0x124>
 80027c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80027ca:	f000 f99d 	bl	8002b08 <__retarget_lock_release_recursive>
 80027ce:	e7e8      	b.n	80027a2 <setvbuf+0x12e>
 80027d0:	2501      	movs	r5, #1
 80027d2:	426d      	negs	r5, r5
 80027d4:	e7be      	b.n	8002754 <setvbuf+0xe0>
 80027d6:	46c0      	nop			@ (mov r8, r8)
 80027d8:	20000020 	.word	0x20000020
 80027dc:	fffff35c 	.word	0xfffff35c

080027e0 <__sread>:
 80027e0:	b570      	push	{r4, r5, r6, lr}
 80027e2:	000c      	movs	r4, r1
 80027e4:	250e      	movs	r5, #14
 80027e6:	5f49      	ldrsh	r1, [r1, r5]
 80027e8:	f000 f928 	bl	8002a3c <_read_r>
 80027ec:	2800      	cmp	r0, #0
 80027ee:	db03      	blt.n	80027f8 <__sread+0x18>
 80027f0:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 80027f2:	181b      	adds	r3, r3, r0
 80027f4:	6563      	str	r3, [r4, #84]	@ 0x54
 80027f6:	bd70      	pop	{r4, r5, r6, pc}
 80027f8:	89a3      	ldrh	r3, [r4, #12]
 80027fa:	4a02      	ldr	r2, [pc, #8]	@ (8002804 <__sread+0x24>)
 80027fc:	4013      	ands	r3, r2
 80027fe:	81a3      	strh	r3, [r4, #12]
 8002800:	e7f9      	b.n	80027f6 <__sread+0x16>
 8002802:	46c0      	nop			@ (mov r8, r8)
 8002804:	ffffefff 	.word	0xffffefff

08002808 <__swrite>:
 8002808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800280a:	001f      	movs	r7, r3
 800280c:	898b      	ldrh	r3, [r1, #12]
 800280e:	0005      	movs	r5, r0
 8002810:	000c      	movs	r4, r1
 8002812:	0016      	movs	r6, r2
 8002814:	05db      	lsls	r3, r3, #23
 8002816:	d505      	bpl.n	8002824 <__swrite+0x1c>
 8002818:	230e      	movs	r3, #14
 800281a:	5ec9      	ldrsh	r1, [r1, r3]
 800281c:	2200      	movs	r2, #0
 800281e:	2302      	movs	r3, #2
 8002820:	f000 f8f8 	bl	8002a14 <_lseek_r>
 8002824:	89a3      	ldrh	r3, [r4, #12]
 8002826:	4a05      	ldr	r2, [pc, #20]	@ (800283c <__swrite+0x34>)
 8002828:	0028      	movs	r0, r5
 800282a:	4013      	ands	r3, r2
 800282c:	81a3      	strh	r3, [r4, #12]
 800282e:	0032      	movs	r2, r6
 8002830:	230e      	movs	r3, #14
 8002832:	5ee1      	ldrsh	r1, [r4, r3]
 8002834:	003b      	movs	r3, r7
 8002836:	f000 f927 	bl	8002a88 <_write_r>
 800283a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800283c:	ffffefff 	.word	0xffffefff

08002840 <__sseek>:
 8002840:	b570      	push	{r4, r5, r6, lr}
 8002842:	000c      	movs	r4, r1
 8002844:	250e      	movs	r5, #14
 8002846:	5f49      	ldrsh	r1, [r1, r5]
 8002848:	f000 f8e4 	bl	8002a14 <_lseek_r>
 800284c:	89a3      	ldrh	r3, [r4, #12]
 800284e:	1c42      	adds	r2, r0, #1
 8002850:	d103      	bne.n	800285a <__sseek+0x1a>
 8002852:	4a05      	ldr	r2, [pc, #20]	@ (8002868 <__sseek+0x28>)
 8002854:	4013      	ands	r3, r2
 8002856:	81a3      	strh	r3, [r4, #12]
 8002858:	bd70      	pop	{r4, r5, r6, pc}
 800285a:	2280      	movs	r2, #128	@ 0x80
 800285c:	0152      	lsls	r2, r2, #5
 800285e:	4313      	orrs	r3, r2
 8002860:	81a3      	strh	r3, [r4, #12]
 8002862:	6560      	str	r0, [r4, #84]	@ 0x54
 8002864:	e7f8      	b.n	8002858 <__sseek+0x18>
 8002866:	46c0      	nop			@ (mov r8, r8)
 8002868:	ffffefff 	.word	0xffffefff

0800286c <__sclose>:
 800286c:	b510      	push	{r4, lr}
 800286e:	230e      	movs	r3, #14
 8002870:	5ec9      	ldrsh	r1, [r1, r3]
 8002872:	f000 f8bd 	bl	80029f0 <_close_r>
 8002876:	bd10      	pop	{r4, pc}

08002878 <__swbuf_r>:
 8002878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800287a:	0006      	movs	r6, r0
 800287c:	000d      	movs	r5, r1
 800287e:	0014      	movs	r4, r2
 8002880:	2800      	cmp	r0, #0
 8002882:	d004      	beq.n	800288e <__swbuf_r+0x16>
 8002884:	6a03      	ldr	r3, [r0, #32]
 8002886:	2b00      	cmp	r3, #0
 8002888:	d101      	bne.n	800288e <__swbuf_r+0x16>
 800288a:	f7ff fe4f 	bl	800252c <__sinit>
 800288e:	69a3      	ldr	r3, [r4, #24]
 8002890:	60a3      	str	r3, [r4, #8]
 8002892:	89a3      	ldrh	r3, [r4, #12]
 8002894:	071b      	lsls	r3, r3, #28
 8002896:	d502      	bpl.n	800289e <__swbuf_r+0x26>
 8002898:	6923      	ldr	r3, [r4, #16]
 800289a:	2b00      	cmp	r3, #0
 800289c:	d109      	bne.n	80028b2 <__swbuf_r+0x3a>
 800289e:	0021      	movs	r1, r4
 80028a0:	0030      	movs	r0, r6
 80028a2:	f000 f82b 	bl	80028fc <__swsetup_r>
 80028a6:	2800      	cmp	r0, #0
 80028a8:	d003      	beq.n	80028b2 <__swbuf_r+0x3a>
 80028aa:	2501      	movs	r5, #1
 80028ac:	426d      	negs	r5, r5
 80028ae:	0028      	movs	r0, r5
 80028b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028b2:	6923      	ldr	r3, [r4, #16]
 80028b4:	6820      	ldr	r0, [r4, #0]
 80028b6:	b2ef      	uxtb	r7, r5
 80028b8:	1ac0      	subs	r0, r0, r3
 80028ba:	6963      	ldr	r3, [r4, #20]
 80028bc:	b2ed      	uxtb	r5, r5
 80028be:	4283      	cmp	r3, r0
 80028c0:	dc05      	bgt.n	80028ce <__swbuf_r+0x56>
 80028c2:	0021      	movs	r1, r4
 80028c4:	0030      	movs	r0, r6
 80028c6:	f000 fcbb 	bl	8003240 <_fflush_r>
 80028ca:	2800      	cmp	r0, #0
 80028cc:	d1ed      	bne.n	80028aa <__swbuf_r+0x32>
 80028ce:	68a3      	ldr	r3, [r4, #8]
 80028d0:	3001      	adds	r0, #1
 80028d2:	3b01      	subs	r3, #1
 80028d4:	60a3      	str	r3, [r4, #8]
 80028d6:	6823      	ldr	r3, [r4, #0]
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	6022      	str	r2, [r4, #0]
 80028dc:	701f      	strb	r7, [r3, #0]
 80028de:	6963      	ldr	r3, [r4, #20]
 80028e0:	4283      	cmp	r3, r0
 80028e2:	d004      	beq.n	80028ee <__swbuf_r+0x76>
 80028e4:	89a3      	ldrh	r3, [r4, #12]
 80028e6:	07db      	lsls	r3, r3, #31
 80028e8:	d5e1      	bpl.n	80028ae <__swbuf_r+0x36>
 80028ea:	2d0a      	cmp	r5, #10
 80028ec:	d1df      	bne.n	80028ae <__swbuf_r+0x36>
 80028ee:	0021      	movs	r1, r4
 80028f0:	0030      	movs	r0, r6
 80028f2:	f000 fca5 	bl	8003240 <_fflush_r>
 80028f6:	2800      	cmp	r0, #0
 80028f8:	d0d9      	beq.n	80028ae <__swbuf_r+0x36>
 80028fa:	e7d6      	b.n	80028aa <__swbuf_r+0x32>

080028fc <__swsetup_r>:
 80028fc:	4b2d      	ldr	r3, [pc, #180]	@ (80029b4 <__swsetup_r+0xb8>)
 80028fe:	b570      	push	{r4, r5, r6, lr}
 8002900:	0005      	movs	r5, r0
 8002902:	6818      	ldr	r0, [r3, #0]
 8002904:	000c      	movs	r4, r1
 8002906:	2800      	cmp	r0, #0
 8002908:	d004      	beq.n	8002914 <__swsetup_r+0x18>
 800290a:	6a03      	ldr	r3, [r0, #32]
 800290c:	2b00      	cmp	r3, #0
 800290e:	d101      	bne.n	8002914 <__swsetup_r+0x18>
 8002910:	f7ff fe0c 	bl	800252c <__sinit>
 8002914:	230c      	movs	r3, #12
 8002916:	5ee2      	ldrsh	r2, [r4, r3]
 8002918:	0713      	lsls	r3, r2, #28
 800291a:	d423      	bmi.n	8002964 <__swsetup_r+0x68>
 800291c:	06d3      	lsls	r3, r2, #27
 800291e:	d407      	bmi.n	8002930 <__swsetup_r+0x34>
 8002920:	2309      	movs	r3, #9
 8002922:	602b      	str	r3, [r5, #0]
 8002924:	2340      	movs	r3, #64	@ 0x40
 8002926:	2001      	movs	r0, #1
 8002928:	4313      	orrs	r3, r2
 800292a:	81a3      	strh	r3, [r4, #12]
 800292c:	4240      	negs	r0, r0
 800292e:	e03a      	b.n	80029a6 <__swsetup_r+0xaa>
 8002930:	0752      	lsls	r2, r2, #29
 8002932:	d513      	bpl.n	800295c <__swsetup_r+0x60>
 8002934:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002936:	2900      	cmp	r1, #0
 8002938:	d008      	beq.n	800294c <__swsetup_r+0x50>
 800293a:	0023      	movs	r3, r4
 800293c:	3344      	adds	r3, #68	@ 0x44
 800293e:	4299      	cmp	r1, r3
 8002940:	d002      	beq.n	8002948 <__swsetup_r+0x4c>
 8002942:	0028      	movs	r0, r5
 8002944:	f000 f8ea 	bl	8002b1c <_free_r>
 8002948:	2300      	movs	r3, #0
 800294a:	6363      	str	r3, [r4, #52]	@ 0x34
 800294c:	2224      	movs	r2, #36	@ 0x24
 800294e:	89a3      	ldrh	r3, [r4, #12]
 8002950:	4393      	bics	r3, r2
 8002952:	81a3      	strh	r3, [r4, #12]
 8002954:	2300      	movs	r3, #0
 8002956:	6063      	str	r3, [r4, #4]
 8002958:	6923      	ldr	r3, [r4, #16]
 800295a:	6023      	str	r3, [r4, #0]
 800295c:	2308      	movs	r3, #8
 800295e:	89a2      	ldrh	r2, [r4, #12]
 8002960:	4313      	orrs	r3, r2
 8002962:	81a3      	strh	r3, [r4, #12]
 8002964:	6923      	ldr	r3, [r4, #16]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d10b      	bne.n	8002982 <__swsetup_r+0x86>
 800296a:	21a0      	movs	r1, #160	@ 0xa0
 800296c:	2280      	movs	r2, #128	@ 0x80
 800296e:	89a3      	ldrh	r3, [r4, #12]
 8002970:	0089      	lsls	r1, r1, #2
 8002972:	0092      	lsls	r2, r2, #2
 8002974:	400b      	ands	r3, r1
 8002976:	4293      	cmp	r3, r2
 8002978:	d003      	beq.n	8002982 <__swsetup_r+0x86>
 800297a:	0021      	movs	r1, r4
 800297c:	0028      	movs	r0, r5
 800297e:	f000 fcb5 	bl	80032ec <__smakebuf_r>
 8002982:	230c      	movs	r3, #12
 8002984:	5ee2      	ldrsh	r2, [r4, r3]
 8002986:	2101      	movs	r1, #1
 8002988:	0013      	movs	r3, r2
 800298a:	400b      	ands	r3, r1
 800298c:	420a      	tst	r2, r1
 800298e:	d00b      	beq.n	80029a8 <__swsetup_r+0xac>
 8002990:	2300      	movs	r3, #0
 8002992:	60a3      	str	r3, [r4, #8]
 8002994:	6963      	ldr	r3, [r4, #20]
 8002996:	425b      	negs	r3, r3
 8002998:	61a3      	str	r3, [r4, #24]
 800299a:	2000      	movs	r0, #0
 800299c:	6923      	ldr	r3, [r4, #16]
 800299e:	4283      	cmp	r3, r0
 80029a0:	d101      	bne.n	80029a6 <__swsetup_r+0xaa>
 80029a2:	0613      	lsls	r3, r2, #24
 80029a4:	d4be      	bmi.n	8002924 <__swsetup_r+0x28>
 80029a6:	bd70      	pop	{r4, r5, r6, pc}
 80029a8:	0791      	lsls	r1, r2, #30
 80029aa:	d400      	bmi.n	80029ae <__swsetup_r+0xb2>
 80029ac:	6963      	ldr	r3, [r4, #20]
 80029ae:	60a3      	str	r3, [r4, #8]
 80029b0:	e7f3      	b.n	800299a <__swsetup_r+0x9e>
 80029b2:	46c0      	nop			@ (mov r8, r8)
 80029b4:	20000020 	.word	0x20000020

080029b8 <memmove>:
 80029b8:	b510      	push	{r4, lr}
 80029ba:	4288      	cmp	r0, r1
 80029bc:	d806      	bhi.n	80029cc <memmove+0x14>
 80029be:	2300      	movs	r3, #0
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d008      	beq.n	80029d6 <memmove+0x1e>
 80029c4:	5ccc      	ldrb	r4, [r1, r3]
 80029c6:	54c4      	strb	r4, [r0, r3]
 80029c8:	3301      	adds	r3, #1
 80029ca:	e7f9      	b.n	80029c0 <memmove+0x8>
 80029cc:	188b      	adds	r3, r1, r2
 80029ce:	4298      	cmp	r0, r3
 80029d0:	d2f5      	bcs.n	80029be <memmove+0x6>
 80029d2:	3a01      	subs	r2, #1
 80029d4:	d200      	bcs.n	80029d8 <memmove+0x20>
 80029d6:	bd10      	pop	{r4, pc}
 80029d8:	5c8b      	ldrb	r3, [r1, r2]
 80029da:	5483      	strb	r3, [r0, r2]
 80029dc:	e7f9      	b.n	80029d2 <memmove+0x1a>

080029de <memset>:
 80029de:	0003      	movs	r3, r0
 80029e0:	1882      	adds	r2, r0, r2
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d100      	bne.n	80029e8 <memset+0xa>
 80029e6:	4770      	bx	lr
 80029e8:	7019      	strb	r1, [r3, #0]
 80029ea:	3301      	adds	r3, #1
 80029ec:	e7f9      	b.n	80029e2 <memset+0x4>
	...

080029f0 <_close_r>:
 80029f0:	2300      	movs	r3, #0
 80029f2:	b570      	push	{r4, r5, r6, lr}
 80029f4:	4d06      	ldr	r5, [pc, #24]	@ (8002a10 <_close_r+0x20>)
 80029f6:	0004      	movs	r4, r0
 80029f8:	0008      	movs	r0, r1
 80029fa:	602b      	str	r3, [r5, #0]
 80029fc:	f7fe fc9b 	bl	8001336 <_close>
 8002a00:	1c43      	adds	r3, r0, #1
 8002a02:	d103      	bne.n	8002a0c <_close_r+0x1c>
 8002a04:	682b      	ldr	r3, [r5, #0]
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	d000      	beq.n	8002a0c <_close_r+0x1c>
 8002a0a:	6023      	str	r3, [r4, #0]
 8002a0c:	bd70      	pop	{r4, r5, r6, pc}
 8002a0e:	46c0      	nop			@ (mov r8, r8)
 8002a10:	200008d0 	.word	0x200008d0

08002a14 <_lseek_r>:
 8002a14:	b570      	push	{r4, r5, r6, lr}
 8002a16:	0004      	movs	r4, r0
 8002a18:	0008      	movs	r0, r1
 8002a1a:	0011      	movs	r1, r2
 8002a1c:	001a      	movs	r2, r3
 8002a1e:	2300      	movs	r3, #0
 8002a20:	4d05      	ldr	r5, [pc, #20]	@ (8002a38 <_lseek_r+0x24>)
 8002a22:	602b      	str	r3, [r5, #0]
 8002a24:	f7fe fca8 	bl	8001378 <_lseek>
 8002a28:	1c43      	adds	r3, r0, #1
 8002a2a:	d103      	bne.n	8002a34 <_lseek_r+0x20>
 8002a2c:	682b      	ldr	r3, [r5, #0]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d000      	beq.n	8002a34 <_lseek_r+0x20>
 8002a32:	6023      	str	r3, [r4, #0]
 8002a34:	bd70      	pop	{r4, r5, r6, pc}
 8002a36:	46c0      	nop			@ (mov r8, r8)
 8002a38:	200008d0 	.word	0x200008d0

08002a3c <_read_r>:
 8002a3c:	b570      	push	{r4, r5, r6, lr}
 8002a3e:	0004      	movs	r4, r0
 8002a40:	0008      	movs	r0, r1
 8002a42:	0011      	movs	r1, r2
 8002a44:	001a      	movs	r2, r3
 8002a46:	2300      	movs	r3, #0
 8002a48:	4d05      	ldr	r5, [pc, #20]	@ (8002a60 <_read_r+0x24>)
 8002a4a:	602b      	str	r3, [r5, #0]
 8002a4c:	f7fe fc3a 	bl	80012c4 <_read>
 8002a50:	1c43      	adds	r3, r0, #1
 8002a52:	d103      	bne.n	8002a5c <_read_r+0x20>
 8002a54:	682b      	ldr	r3, [r5, #0]
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d000      	beq.n	8002a5c <_read_r+0x20>
 8002a5a:	6023      	str	r3, [r4, #0]
 8002a5c:	bd70      	pop	{r4, r5, r6, pc}
 8002a5e:	46c0      	nop			@ (mov r8, r8)
 8002a60:	200008d0 	.word	0x200008d0

08002a64 <_sbrk_r>:
 8002a64:	2300      	movs	r3, #0
 8002a66:	b570      	push	{r4, r5, r6, lr}
 8002a68:	4d06      	ldr	r5, [pc, #24]	@ (8002a84 <_sbrk_r+0x20>)
 8002a6a:	0004      	movs	r4, r0
 8002a6c:	0008      	movs	r0, r1
 8002a6e:	602b      	str	r3, [r5, #0]
 8002a70:	f7fe fc8e 	bl	8001390 <_sbrk>
 8002a74:	1c43      	adds	r3, r0, #1
 8002a76:	d103      	bne.n	8002a80 <_sbrk_r+0x1c>
 8002a78:	682b      	ldr	r3, [r5, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d000      	beq.n	8002a80 <_sbrk_r+0x1c>
 8002a7e:	6023      	str	r3, [r4, #0]
 8002a80:	bd70      	pop	{r4, r5, r6, pc}
 8002a82:	46c0      	nop			@ (mov r8, r8)
 8002a84:	200008d0 	.word	0x200008d0

08002a88 <_write_r>:
 8002a88:	b570      	push	{r4, r5, r6, lr}
 8002a8a:	0004      	movs	r4, r0
 8002a8c:	0008      	movs	r0, r1
 8002a8e:	0011      	movs	r1, r2
 8002a90:	001a      	movs	r2, r3
 8002a92:	2300      	movs	r3, #0
 8002a94:	4d05      	ldr	r5, [pc, #20]	@ (8002aac <_write_r+0x24>)
 8002a96:	602b      	str	r3, [r5, #0]
 8002a98:	f7fe fc31 	bl	80012fe <_write>
 8002a9c:	1c43      	adds	r3, r0, #1
 8002a9e:	d103      	bne.n	8002aa8 <_write_r+0x20>
 8002aa0:	682b      	ldr	r3, [r5, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d000      	beq.n	8002aa8 <_write_r+0x20>
 8002aa6:	6023      	str	r3, [r4, #0]
 8002aa8:	bd70      	pop	{r4, r5, r6, pc}
 8002aaa:	46c0      	nop			@ (mov r8, r8)
 8002aac:	200008d0 	.word	0x200008d0

08002ab0 <__errno>:
 8002ab0:	4b01      	ldr	r3, [pc, #4]	@ (8002ab8 <__errno+0x8>)
 8002ab2:	6818      	ldr	r0, [r3, #0]
 8002ab4:	4770      	bx	lr
 8002ab6:	46c0      	nop			@ (mov r8, r8)
 8002ab8:	20000020 	.word	0x20000020

08002abc <__libc_init_array>:
 8002abc:	b570      	push	{r4, r5, r6, lr}
 8002abe:	2600      	movs	r6, #0
 8002ac0:	4c0c      	ldr	r4, [pc, #48]	@ (8002af4 <__libc_init_array+0x38>)
 8002ac2:	4d0d      	ldr	r5, [pc, #52]	@ (8002af8 <__libc_init_array+0x3c>)
 8002ac4:	1b64      	subs	r4, r4, r5
 8002ac6:	10a4      	asrs	r4, r4, #2
 8002ac8:	42a6      	cmp	r6, r4
 8002aca:	d109      	bne.n	8002ae0 <__libc_init_array+0x24>
 8002acc:	2600      	movs	r6, #0
 8002ace:	f000 fc7f 	bl	80033d0 <_init>
 8002ad2:	4c0a      	ldr	r4, [pc, #40]	@ (8002afc <__libc_init_array+0x40>)
 8002ad4:	4d0a      	ldr	r5, [pc, #40]	@ (8002b00 <__libc_init_array+0x44>)
 8002ad6:	1b64      	subs	r4, r4, r5
 8002ad8:	10a4      	asrs	r4, r4, #2
 8002ada:	42a6      	cmp	r6, r4
 8002adc:	d105      	bne.n	8002aea <__libc_init_array+0x2e>
 8002ade:	bd70      	pop	{r4, r5, r6, pc}
 8002ae0:	00b3      	lsls	r3, r6, #2
 8002ae2:	58eb      	ldr	r3, [r5, r3]
 8002ae4:	4798      	blx	r3
 8002ae6:	3601      	adds	r6, #1
 8002ae8:	e7ee      	b.n	8002ac8 <__libc_init_array+0xc>
 8002aea:	00b3      	lsls	r3, r6, #2
 8002aec:	58eb      	ldr	r3, [r5, r3]
 8002aee:	4798      	blx	r3
 8002af0:	3601      	adds	r6, #1
 8002af2:	e7f2      	b.n	8002ada <__libc_init_array+0x1e>
 8002af4:	08003bb4 	.word	0x08003bb4
 8002af8:	08003bb4 	.word	0x08003bb4
 8002afc:	08003bb8 	.word	0x08003bb8
 8002b00:	08003bb4 	.word	0x08003bb4

08002b04 <__retarget_lock_init_recursive>:
 8002b04:	4770      	bx	lr

08002b06 <__retarget_lock_acquire_recursive>:
 8002b06:	4770      	bx	lr

08002b08 <__retarget_lock_release_recursive>:
 8002b08:	4770      	bx	lr

08002b0a <memcpy>:
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	b510      	push	{r4, lr}
 8002b0e:	429a      	cmp	r2, r3
 8002b10:	d100      	bne.n	8002b14 <memcpy+0xa>
 8002b12:	bd10      	pop	{r4, pc}
 8002b14:	5ccc      	ldrb	r4, [r1, r3]
 8002b16:	54c4      	strb	r4, [r0, r3]
 8002b18:	3301      	adds	r3, #1
 8002b1a:	e7f8      	b.n	8002b0e <memcpy+0x4>

08002b1c <_free_r>:
 8002b1c:	b570      	push	{r4, r5, r6, lr}
 8002b1e:	0005      	movs	r5, r0
 8002b20:	1e0c      	subs	r4, r1, #0
 8002b22:	d010      	beq.n	8002b46 <_free_r+0x2a>
 8002b24:	3c04      	subs	r4, #4
 8002b26:	6823      	ldr	r3, [r4, #0]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	da00      	bge.n	8002b2e <_free_r+0x12>
 8002b2c:	18e4      	adds	r4, r4, r3
 8002b2e:	0028      	movs	r0, r5
 8002b30:	f7ff fc5c 	bl	80023ec <__malloc_lock>
 8002b34:	4a1d      	ldr	r2, [pc, #116]	@ (8002bac <_free_r+0x90>)
 8002b36:	6813      	ldr	r3, [r2, #0]
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d105      	bne.n	8002b48 <_free_r+0x2c>
 8002b3c:	6063      	str	r3, [r4, #4]
 8002b3e:	6014      	str	r4, [r2, #0]
 8002b40:	0028      	movs	r0, r5
 8002b42:	f7ff fc5b 	bl	80023fc <__malloc_unlock>
 8002b46:	bd70      	pop	{r4, r5, r6, pc}
 8002b48:	42a3      	cmp	r3, r4
 8002b4a:	d908      	bls.n	8002b5e <_free_r+0x42>
 8002b4c:	6820      	ldr	r0, [r4, #0]
 8002b4e:	1821      	adds	r1, r4, r0
 8002b50:	428b      	cmp	r3, r1
 8002b52:	d1f3      	bne.n	8002b3c <_free_r+0x20>
 8002b54:	6819      	ldr	r1, [r3, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	1809      	adds	r1, r1, r0
 8002b5a:	6021      	str	r1, [r4, #0]
 8002b5c:	e7ee      	b.n	8002b3c <_free_r+0x20>
 8002b5e:	001a      	movs	r2, r3
 8002b60:	685b      	ldr	r3, [r3, #4]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <_free_r+0x4e>
 8002b66:	42a3      	cmp	r3, r4
 8002b68:	d9f9      	bls.n	8002b5e <_free_r+0x42>
 8002b6a:	6811      	ldr	r1, [r2, #0]
 8002b6c:	1850      	adds	r0, r2, r1
 8002b6e:	42a0      	cmp	r0, r4
 8002b70:	d10b      	bne.n	8002b8a <_free_r+0x6e>
 8002b72:	6820      	ldr	r0, [r4, #0]
 8002b74:	1809      	adds	r1, r1, r0
 8002b76:	1850      	adds	r0, r2, r1
 8002b78:	6011      	str	r1, [r2, #0]
 8002b7a:	4283      	cmp	r3, r0
 8002b7c:	d1e0      	bne.n	8002b40 <_free_r+0x24>
 8002b7e:	6818      	ldr	r0, [r3, #0]
 8002b80:	685b      	ldr	r3, [r3, #4]
 8002b82:	1841      	adds	r1, r0, r1
 8002b84:	6011      	str	r1, [r2, #0]
 8002b86:	6053      	str	r3, [r2, #4]
 8002b88:	e7da      	b.n	8002b40 <_free_r+0x24>
 8002b8a:	42a0      	cmp	r0, r4
 8002b8c:	d902      	bls.n	8002b94 <_free_r+0x78>
 8002b8e:	230c      	movs	r3, #12
 8002b90:	602b      	str	r3, [r5, #0]
 8002b92:	e7d5      	b.n	8002b40 <_free_r+0x24>
 8002b94:	6820      	ldr	r0, [r4, #0]
 8002b96:	1821      	adds	r1, r4, r0
 8002b98:	428b      	cmp	r3, r1
 8002b9a:	d103      	bne.n	8002ba4 <_free_r+0x88>
 8002b9c:	6819      	ldr	r1, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	1809      	adds	r1, r1, r0
 8002ba2:	6021      	str	r1, [r4, #0]
 8002ba4:	6063      	str	r3, [r4, #4]
 8002ba6:	6054      	str	r4, [r2, #4]
 8002ba8:	e7ca      	b.n	8002b40 <_free_r+0x24>
 8002baa:	46c0      	nop			@ (mov r8, r8)
 8002bac:	20000790 	.word	0x20000790

08002bb0 <__sfputc_r>:
 8002bb0:	6893      	ldr	r3, [r2, #8]
 8002bb2:	b510      	push	{r4, lr}
 8002bb4:	3b01      	subs	r3, #1
 8002bb6:	6093      	str	r3, [r2, #8]
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	da04      	bge.n	8002bc6 <__sfputc_r+0x16>
 8002bbc:	6994      	ldr	r4, [r2, #24]
 8002bbe:	42a3      	cmp	r3, r4
 8002bc0:	db07      	blt.n	8002bd2 <__sfputc_r+0x22>
 8002bc2:	290a      	cmp	r1, #10
 8002bc4:	d005      	beq.n	8002bd2 <__sfputc_r+0x22>
 8002bc6:	6813      	ldr	r3, [r2, #0]
 8002bc8:	1c58      	adds	r0, r3, #1
 8002bca:	6010      	str	r0, [r2, #0]
 8002bcc:	7019      	strb	r1, [r3, #0]
 8002bce:	0008      	movs	r0, r1
 8002bd0:	bd10      	pop	{r4, pc}
 8002bd2:	f7ff fe51 	bl	8002878 <__swbuf_r>
 8002bd6:	0001      	movs	r1, r0
 8002bd8:	e7f9      	b.n	8002bce <__sfputc_r+0x1e>

08002bda <__sfputs_r>:
 8002bda:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bdc:	0006      	movs	r6, r0
 8002bde:	000f      	movs	r7, r1
 8002be0:	0014      	movs	r4, r2
 8002be2:	18d5      	adds	r5, r2, r3
 8002be4:	42ac      	cmp	r4, r5
 8002be6:	d101      	bne.n	8002bec <__sfputs_r+0x12>
 8002be8:	2000      	movs	r0, #0
 8002bea:	e007      	b.n	8002bfc <__sfputs_r+0x22>
 8002bec:	7821      	ldrb	r1, [r4, #0]
 8002bee:	003a      	movs	r2, r7
 8002bf0:	0030      	movs	r0, r6
 8002bf2:	f7ff ffdd 	bl	8002bb0 <__sfputc_r>
 8002bf6:	3401      	adds	r4, #1
 8002bf8:	1c43      	adds	r3, r0, #1
 8002bfa:	d1f3      	bne.n	8002be4 <__sfputs_r+0xa>
 8002bfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002c00 <_vfiprintf_r>:
 8002c00:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c02:	b0a1      	sub	sp, #132	@ 0x84
 8002c04:	000f      	movs	r7, r1
 8002c06:	0015      	movs	r5, r2
 8002c08:	001e      	movs	r6, r3
 8002c0a:	9003      	str	r0, [sp, #12]
 8002c0c:	2800      	cmp	r0, #0
 8002c0e:	d004      	beq.n	8002c1a <_vfiprintf_r+0x1a>
 8002c10:	6a03      	ldr	r3, [r0, #32]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d101      	bne.n	8002c1a <_vfiprintf_r+0x1a>
 8002c16:	f7ff fc89 	bl	800252c <__sinit>
 8002c1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c1c:	07db      	lsls	r3, r3, #31
 8002c1e:	d405      	bmi.n	8002c2c <_vfiprintf_r+0x2c>
 8002c20:	89bb      	ldrh	r3, [r7, #12]
 8002c22:	059b      	lsls	r3, r3, #22
 8002c24:	d402      	bmi.n	8002c2c <_vfiprintf_r+0x2c>
 8002c26:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002c28:	f7ff ff6d 	bl	8002b06 <__retarget_lock_acquire_recursive>
 8002c2c:	89bb      	ldrh	r3, [r7, #12]
 8002c2e:	071b      	lsls	r3, r3, #28
 8002c30:	d502      	bpl.n	8002c38 <_vfiprintf_r+0x38>
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	2b00      	cmp	r3, #0
 8002c36:	d113      	bne.n	8002c60 <_vfiprintf_r+0x60>
 8002c38:	0039      	movs	r1, r7
 8002c3a:	9803      	ldr	r0, [sp, #12]
 8002c3c:	f7ff fe5e 	bl	80028fc <__swsetup_r>
 8002c40:	2800      	cmp	r0, #0
 8002c42:	d00d      	beq.n	8002c60 <_vfiprintf_r+0x60>
 8002c44:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c46:	07db      	lsls	r3, r3, #31
 8002c48:	d503      	bpl.n	8002c52 <_vfiprintf_r+0x52>
 8002c4a:	2001      	movs	r0, #1
 8002c4c:	4240      	negs	r0, r0
 8002c4e:	b021      	add	sp, #132	@ 0x84
 8002c50:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c52:	89bb      	ldrh	r3, [r7, #12]
 8002c54:	059b      	lsls	r3, r3, #22
 8002c56:	d4f8      	bmi.n	8002c4a <_vfiprintf_r+0x4a>
 8002c58:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002c5a:	f7ff ff55 	bl	8002b08 <__retarget_lock_release_recursive>
 8002c5e:	e7f4      	b.n	8002c4a <_vfiprintf_r+0x4a>
 8002c60:	2300      	movs	r3, #0
 8002c62:	ac08      	add	r4, sp, #32
 8002c64:	6163      	str	r3, [r4, #20]
 8002c66:	3320      	adds	r3, #32
 8002c68:	7663      	strb	r3, [r4, #25]
 8002c6a:	3310      	adds	r3, #16
 8002c6c:	76a3      	strb	r3, [r4, #26]
 8002c6e:	9607      	str	r6, [sp, #28]
 8002c70:	002e      	movs	r6, r5
 8002c72:	7833      	ldrb	r3, [r6, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d001      	beq.n	8002c7c <_vfiprintf_r+0x7c>
 8002c78:	2b25      	cmp	r3, #37	@ 0x25
 8002c7a:	d148      	bne.n	8002d0e <_vfiprintf_r+0x10e>
 8002c7c:	1b73      	subs	r3, r6, r5
 8002c7e:	9305      	str	r3, [sp, #20]
 8002c80:	42ae      	cmp	r6, r5
 8002c82:	d00b      	beq.n	8002c9c <_vfiprintf_r+0x9c>
 8002c84:	002a      	movs	r2, r5
 8002c86:	0039      	movs	r1, r7
 8002c88:	9803      	ldr	r0, [sp, #12]
 8002c8a:	f7ff ffa6 	bl	8002bda <__sfputs_r>
 8002c8e:	3001      	adds	r0, #1
 8002c90:	d100      	bne.n	8002c94 <_vfiprintf_r+0x94>
 8002c92:	e0ae      	b.n	8002df2 <_vfiprintf_r+0x1f2>
 8002c94:	6963      	ldr	r3, [r4, #20]
 8002c96:	9a05      	ldr	r2, [sp, #20]
 8002c98:	189b      	adds	r3, r3, r2
 8002c9a:	6163      	str	r3, [r4, #20]
 8002c9c:	7833      	ldrb	r3, [r6, #0]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d100      	bne.n	8002ca4 <_vfiprintf_r+0xa4>
 8002ca2:	e0a6      	b.n	8002df2 <_vfiprintf_r+0x1f2>
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	4252      	negs	r2, r2
 8002caa:	6062      	str	r2, [r4, #4]
 8002cac:	a904      	add	r1, sp, #16
 8002cae:	3254      	adds	r2, #84	@ 0x54
 8002cb0:	1852      	adds	r2, r2, r1
 8002cb2:	1c75      	adds	r5, r6, #1
 8002cb4:	6023      	str	r3, [r4, #0]
 8002cb6:	60e3      	str	r3, [r4, #12]
 8002cb8:	60a3      	str	r3, [r4, #8]
 8002cba:	7013      	strb	r3, [r2, #0]
 8002cbc:	65a3      	str	r3, [r4, #88]	@ 0x58
 8002cbe:	4b59      	ldr	r3, [pc, #356]	@ (8002e24 <_vfiprintf_r+0x224>)
 8002cc0:	2205      	movs	r2, #5
 8002cc2:	0018      	movs	r0, r3
 8002cc4:	7829      	ldrb	r1, [r5, #0]
 8002cc6:	9305      	str	r3, [sp, #20]
 8002cc8:	f000 fb76 	bl	80033b8 <memchr>
 8002ccc:	1c6e      	adds	r6, r5, #1
 8002cce:	2800      	cmp	r0, #0
 8002cd0:	d11f      	bne.n	8002d12 <_vfiprintf_r+0x112>
 8002cd2:	6822      	ldr	r2, [r4, #0]
 8002cd4:	06d3      	lsls	r3, r2, #27
 8002cd6:	d504      	bpl.n	8002ce2 <_vfiprintf_r+0xe2>
 8002cd8:	2353      	movs	r3, #83	@ 0x53
 8002cda:	a904      	add	r1, sp, #16
 8002cdc:	185b      	adds	r3, r3, r1
 8002cde:	2120      	movs	r1, #32
 8002ce0:	7019      	strb	r1, [r3, #0]
 8002ce2:	0713      	lsls	r3, r2, #28
 8002ce4:	d504      	bpl.n	8002cf0 <_vfiprintf_r+0xf0>
 8002ce6:	2353      	movs	r3, #83	@ 0x53
 8002ce8:	a904      	add	r1, sp, #16
 8002cea:	185b      	adds	r3, r3, r1
 8002cec:	212b      	movs	r1, #43	@ 0x2b
 8002cee:	7019      	strb	r1, [r3, #0]
 8002cf0:	782b      	ldrb	r3, [r5, #0]
 8002cf2:	2b2a      	cmp	r3, #42	@ 0x2a
 8002cf4:	d016      	beq.n	8002d24 <_vfiprintf_r+0x124>
 8002cf6:	002e      	movs	r6, r5
 8002cf8:	2100      	movs	r1, #0
 8002cfa:	200a      	movs	r0, #10
 8002cfc:	68e3      	ldr	r3, [r4, #12]
 8002cfe:	7832      	ldrb	r2, [r6, #0]
 8002d00:	1c75      	adds	r5, r6, #1
 8002d02:	3a30      	subs	r2, #48	@ 0x30
 8002d04:	2a09      	cmp	r2, #9
 8002d06:	d950      	bls.n	8002daa <_vfiprintf_r+0x1aa>
 8002d08:	2900      	cmp	r1, #0
 8002d0a:	d111      	bne.n	8002d30 <_vfiprintf_r+0x130>
 8002d0c:	e017      	b.n	8002d3e <_vfiprintf_r+0x13e>
 8002d0e:	3601      	adds	r6, #1
 8002d10:	e7af      	b.n	8002c72 <_vfiprintf_r+0x72>
 8002d12:	9b05      	ldr	r3, [sp, #20]
 8002d14:	6822      	ldr	r2, [r4, #0]
 8002d16:	1ac0      	subs	r0, r0, r3
 8002d18:	2301      	movs	r3, #1
 8002d1a:	4083      	lsls	r3, r0
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	0035      	movs	r5, r6
 8002d20:	6023      	str	r3, [r4, #0]
 8002d22:	e7cc      	b.n	8002cbe <_vfiprintf_r+0xbe>
 8002d24:	9b07      	ldr	r3, [sp, #28]
 8002d26:	1d19      	adds	r1, r3, #4
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	9107      	str	r1, [sp, #28]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	db01      	blt.n	8002d34 <_vfiprintf_r+0x134>
 8002d30:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002d32:	e004      	b.n	8002d3e <_vfiprintf_r+0x13e>
 8002d34:	425b      	negs	r3, r3
 8002d36:	60e3      	str	r3, [r4, #12]
 8002d38:	2302      	movs	r3, #2
 8002d3a:	4313      	orrs	r3, r2
 8002d3c:	6023      	str	r3, [r4, #0]
 8002d3e:	7833      	ldrb	r3, [r6, #0]
 8002d40:	2b2e      	cmp	r3, #46	@ 0x2e
 8002d42:	d10c      	bne.n	8002d5e <_vfiprintf_r+0x15e>
 8002d44:	7873      	ldrb	r3, [r6, #1]
 8002d46:	2b2a      	cmp	r3, #42	@ 0x2a
 8002d48:	d134      	bne.n	8002db4 <_vfiprintf_r+0x1b4>
 8002d4a:	9b07      	ldr	r3, [sp, #28]
 8002d4c:	3602      	adds	r6, #2
 8002d4e:	1d1a      	adds	r2, r3, #4
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	9207      	str	r2, [sp, #28]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	da01      	bge.n	8002d5c <_vfiprintf_r+0x15c>
 8002d58:	2301      	movs	r3, #1
 8002d5a:	425b      	negs	r3, r3
 8002d5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d5e:	4d32      	ldr	r5, [pc, #200]	@ (8002e28 <_vfiprintf_r+0x228>)
 8002d60:	2203      	movs	r2, #3
 8002d62:	0028      	movs	r0, r5
 8002d64:	7831      	ldrb	r1, [r6, #0]
 8002d66:	f000 fb27 	bl	80033b8 <memchr>
 8002d6a:	2800      	cmp	r0, #0
 8002d6c:	d006      	beq.n	8002d7c <_vfiprintf_r+0x17c>
 8002d6e:	2340      	movs	r3, #64	@ 0x40
 8002d70:	1b40      	subs	r0, r0, r5
 8002d72:	4083      	lsls	r3, r0
 8002d74:	6822      	ldr	r2, [r4, #0]
 8002d76:	3601      	adds	r6, #1
 8002d78:	4313      	orrs	r3, r2
 8002d7a:	6023      	str	r3, [r4, #0]
 8002d7c:	7831      	ldrb	r1, [r6, #0]
 8002d7e:	2206      	movs	r2, #6
 8002d80:	482a      	ldr	r0, [pc, #168]	@ (8002e2c <_vfiprintf_r+0x22c>)
 8002d82:	1c75      	adds	r5, r6, #1
 8002d84:	7621      	strb	r1, [r4, #24]
 8002d86:	f000 fb17 	bl	80033b8 <memchr>
 8002d8a:	2800      	cmp	r0, #0
 8002d8c:	d040      	beq.n	8002e10 <_vfiprintf_r+0x210>
 8002d8e:	4b28      	ldr	r3, [pc, #160]	@ (8002e30 <_vfiprintf_r+0x230>)
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d122      	bne.n	8002dda <_vfiprintf_r+0x1da>
 8002d94:	2207      	movs	r2, #7
 8002d96:	9b07      	ldr	r3, [sp, #28]
 8002d98:	3307      	adds	r3, #7
 8002d9a:	4393      	bics	r3, r2
 8002d9c:	3308      	adds	r3, #8
 8002d9e:	9307      	str	r3, [sp, #28]
 8002da0:	6963      	ldr	r3, [r4, #20]
 8002da2:	9a04      	ldr	r2, [sp, #16]
 8002da4:	189b      	adds	r3, r3, r2
 8002da6:	6163      	str	r3, [r4, #20]
 8002da8:	e762      	b.n	8002c70 <_vfiprintf_r+0x70>
 8002daa:	4343      	muls	r3, r0
 8002dac:	002e      	movs	r6, r5
 8002dae:	2101      	movs	r1, #1
 8002db0:	189b      	adds	r3, r3, r2
 8002db2:	e7a4      	b.n	8002cfe <_vfiprintf_r+0xfe>
 8002db4:	2300      	movs	r3, #0
 8002db6:	200a      	movs	r0, #10
 8002db8:	0019      	movs	r1, r3
 8002dba:	3601      	adds	r6, #1
 8002dbc:	6063      	str	r3, [r4, #4]
 8002dbe:	7832      	ldrb	r2, [r6, #0]
 8002dc0:	1c75      	adds	r5, r6, #1
 8002dc2:	3a30      	subs	r2, #48	@ 0x30
 8002dc4:	2a09      	cmp	r2, #9
 8002dc6:	d903      	bls.n	8002dd0 <_vfiprintf_r+0x1d0>
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d0c8      	beq.n	8002d5e <_vfiprintf_r+0x15e>
 8002dcc:	9109      	str	r1, [sp, #36]	@ 0x24
 8002dce:	e7c6      	b.n	8002d5e <_vfiprintf_r+0x15e>
 8002dd0:	4341      	muls	r1, r0
 8002dd2:	002e      	movs	r6, r5
 8002dd4:	2301      	movs	r3, #1
 8002dd6:	1889      	adds	r1, r1, r2
 8002dd8:	e7f1      	b.n	8002dbe <_vfiprintf_r+0x1be>
 8002dda:	aa07      	add	r2, sp, #28
 8002ddc:	9200      	str	r2, [sp, #0]
 8002dde:	0021      	movs	r1, r4
 8002de0:	003a      	movs	r2, r7
 8002de2:	4b14      	ldr	r3, [pc, #80]	@ (8002e34 <_vfiprintf_r+0x234>)
 8002de4:	9803      	ldr	r0, [sp, #12]
 8002de6:	e000      	b.n	8002dea <_vfiprintf_r+0x1ea>
 8002de8:	bf00      	nop
 8002dea:	9004      	str	r0, [sp, #16]
 8002dec:	9b04      	ldr	r3, [sp, #16]
 8002dee:	3301      	adds	r3, #1
 8002df0:	d1d6      	bne.n	8002da0 <_vfiprintf_r+0x1a0>
 8002df2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002df4:	07db      	lsls	r3, r3, #31
 8002df6:	d405      	bmi.n	8002e04 <_vfiprintf_r+0x204>
 8002df8:	89bb      	ldrh	r3, [r7, #12]
 8002dfa:	059b      	lsls	r3, r3, #22
 8002dfc:	d402      	bmi.n	8002e04 <_vfiprintf_r+0x204>
 8002dfe:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8002e00:	f7ff fe82 	bl	8002b08 <__retarget_lock_release_recursive>
 8002e04:	89bb      	ldrh	r3, [r7, #12]
 8002e06:	065b      	lsls	r3, r3, #25
 8002e08:	d500      	bpl.n	8002e0c <_vfiprintf_r+0x20c>
 8002e0a:	e71e      	b.n	8002c4a <_vfiprintf_r+0x4a>
 8002e0c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8002e0e:	e71e      	b.n	8002c4e <_vfiprintf_r+0x4e>
 8002e10:	aa07      	add	r2, sp, #28
 8002e12:	9200      	str	r2, [sp, #0]
 8002e14:	0021      	movs	r1, r4
 8002e16:	003a      	movs	r2, r7
 8002e18:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <_vfiprintf_r+0x234>)
 8002e1a:	9803      	ldr	r0, [sp, #12]
 8002e1c:	f000 f87c 	bl	8002f18 <_printf_i>
 8002e20:	e7e3      	b.n	8002dea <_vfiprintf_r+0x1ea>
 8002e22:	46c0      	nop			@ (mov r8, r8)
 8002e24:	08003b80 	.word	0x08003b80
 8002e28:	08003b86 	.word	0x08003b86
 8002e2c:	08003b8a 	.word	0x08003b8a
 8002e30:	00000000 	.word	0x00000000
 8002e34:	08002bdb 	.word	0x08002bdb

08002e38 <_printf_common>:
 8002e38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8002e3a:	0016      	movs	r6, r2
 8002e3c:	9301      	str	r3, [sp, #4]
 8002e3e:	688a      	ldr	r2, [r1, #8]
 8002e40:	690b      	ldr	r3, [r1, #16]
 8002e42:	000c      	movs	r4, r1
 8002e44:	9000      	str	r0, [sp, #0]
 8002e46:	4293      	cmp	r3, r2
 8002e48:	da00      	bge.n	8002e4c <_printf_common+0x14>
 8002e4a:	0013      	movs	r3, r2
 8002e4c:	0022      	movs	r2, r4
 8002e4e:	6033      	str	r3, [r6, #0]
 8002e50:	3243      	adds	r2, #67	@ 0x43
 8002e52:	7812      	ldrb	r2, [r2, #0]
 8002e54:	2a00      	cmp	r2, #0
 8002e56:	d001      	beq.n	8002e5c <_printf_common+0x24>
 8002e58:	3301      	adds	r3, #1
 8002e5a:	6033      	str	r3, [r6, #0]
 8002e5c:	6823      	ldr	r3, [r4, #0]
 8002e5e:	069b      	lsls	r3, r3, #26
 8002e60:	d502      	bpl.n	8002e68 <_printf_common+0x30>
 8002e62:	6833      	ldr	r3, [r6, #0]
 8002e64:	3302      	adds	r3, #2
 8002e66:	6033      	str	r3, [r6, #0]
 8002e68:	6822      	ldr	r2, [r4, #0]
 8002e6a:	2306      	movs	r3, #6
 8002e6c:	0015      	movs	r5, r2
 8002e6e:	401d      	ands	r5, r3
 8002e70:	421a      	tst	r2, r3
 8002e72:	d027      	beq.n	8002ec4 <_printf_common+0x8c>
 8002e74:	0023      	movs	r3, r4
 8002e76:	3343      	adds	r3, #67	@ 0x43
 8002e78:	781b      	ldrb	r3, [r3, #0]
 8002e7a:	1e5a      	subs	r2, r3, #1
 8002e7c:	4193      	sbcs	r3, r2
 8002e7e:	6822      	ldr	r2, [r4, #0]
 8002e80:	0692      	lsls	r2, r2, #26
 8002e82:	d430      	bmi.n	8002ee6 <_printf_common+0xae>
 8002e84:	0022      	movs	r2, r4
 8002e86:	9901      	ldr	r1, [sp, #4]
 8002e88:	9800      	ldr	r0, [sp, #0]
 8002e8a:	9d08      	ldr	r5, [sp, #32]
 8002e8c:	3243      	adds	r2, #67	@ 0x43
 8002e8e:	47a8      	blx	r5
 8002e90:	3001      	adds	r0, #1
 8002e92:	d025      	beq.n	8002ee0 <_printf_common+0xa8>
 8002e94:	2206      	movs	r2, #6
 8002e96:	6823      	ldr	r3, [r4, #0]
 8002e98:	2500      	movs	r5, #0
 8002e9a:	4013      	ands	r3, r2
 8002e9c:	2b04      	cmp	r3, #4
 8002e9e:	d105      	bne.n	8002eac <_printf_common+0x74>
 8002ea0:	6833      	ldr	r3, [r6, #0]
 8002ea2:	68e5      	ldr	r5, [r4, #12]
 8002ea4:	1aed      	subs	r5, r5, r3
 8002ea6:	43eb      	mvns	r3, r5
 8002ea8:	17db      	asrs	r3, r3, #31
 8002eaa:	401d      	ands	r5, r3
 8002eac:	68a3      	ldr	r3, [r4, #8]
 8002eae:	6922      	ldr	r2, [r4, #16]
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	dd01      	ble.n	8002eb8 <_printf_common+0x80>
 8002eb4:	1a9b      	subs	r3, r3, r2
 8002eb6:	18ed      	adds	r5, r5, r3
 8002eb8:	2600      	movs	r6, #0
 8002eba:	42b5      	cmp	r5, r6
 8002ebc:	d120      	bne.n	8002f00 <_printf_common+0xc8>
 8002ebe:	2000      	movs	r0, #0
 8002ec0:	e010      	b.n	8002ee4 <_printf_common+0xac>
 8002ec2:	3501      	adds	r5, #1
 8002ec4:	68e3      	ldr	r3, [r4, #12]
 8002ec6:	6832      	ldr	r2, [r6, #0]
 8002ec8:	1a9b      	subs	r3, r3, r2
 8002eca:	42ab      	cmp	r3, r5
 8002ecc:	ddd2      	ble.n	8002e74 <_printf_common+0x3c>
 8002ece:	0022      	movs	r2, r4
 8002ed0:	2301      	movs	r3, #1
 8002ed2:	9901      	ldr	r1, [sp, #4]
 8002ed4:	9800      	ldr	r0, [sp, #0]
 8002ed6:	9f08      	ldr	r7, [sp, #32]
 8002ed8:	3219      	adds	r2, #25
 8002eda:	47b8      	blx	r7
 8002edc:	3001      	adds	r0, #1
 8002ede:	d1f0      	bne.n	8002ec2 <_printf_common+0x8a>
 8002ee0:	2001      	movs	r0, #1
 8002ee2:	4240      	negs	r0, r0
 8002ee4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8002ee6:	2030      	movs	r0, #48	@ 0x30
 8002ee8:	18e1      	adds	r1, r4, r3
 8002eea:	3143      	adds	r1, #67	@ 0x43
 8002eec:	7008      	strb	r0, [r1, #0]
 8002eee:	0021      	movs	r1, r4
 8002ef0:	1c5a      	adds	r2, r3, #1
 8002ef2:	3145      	adds	r1, #69	@ 0x45
 8002ef4:	7809      	ldrb	r1, [r1, #0]
 8002ef6:	18a2      	adds	r2, r4, r2
 8002ef8:	3243      	adds	r2, #67	@ 0x43
 8002efa:	3302      	adds	r3, #2
 8002efc:	7011      	strb	r1, [r2, #0]
 8002efe:	e7c1      	b.n	8002e84 <_printf_common+0x4c>
 8002f00:	0022      	movs	r2, r4
 8002f02:	2301      	movs	r3, #1
 8002f04:	9901      	ldr	r1, [sp, #4]
 8002f06:	9800      	ldr	r0, [sp, #0]
 8002f08:	9f08      	ldr	r7, [sp, #32]
 8002f0a:	321a      	adds	r2, #26
 8002f0c:	47b8      	blx	r7
 8002f0e:	3001      	adds	r0, #1
 8002f10:	d0e6      	beq.n	8002ee0 <_printf_common+0xa8>
 8002f12:	3601      	adds	r6, #1
 8002f14:	e7d1      	b.n	8002eba <_printf_common+0x82>
	...

08002f18 <_printf_i>:
 8002f18:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002f1a:	b08b      	sub	sp, #44	@ 0x2c
 8002f1c:	9206      	str	r2, [sp, #24]
 8002f1e:	000a      	movs	r2, r1
 8002f20:	3243      	adds	r2, #67	@ 0x43
 8002f22:	9307      	str	r3, [sp, #28]
 8002f24:	9005      	str	r0, [sp, #20]
 8002f26:	9203      	str	r2, [sp, #12]
 8002f28:	7e0a      	ldrb	r2, [r1, #24]
 8002f2a:	000c      	movs	r4, r1
 8002f2c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8002f2e:	2a78      	cmp	r2, #120	@ 0x78
 8002f30:	d809      	bhi.n	8002f46 <_printf_i+0x2e>
 8002f32:	2a62      	cmp	r2, #98	@ 0x62
 8002f34:	d80b      	bhi.n	8002f4e <_printf_i+0x36>
 8002f36:	2a00      	cmp	r2, #0
 8002f38:	d100      	bne.n	8002f3c <_printf_i+0x24>
 8002f3a:	e0bc      	b.n	80030b6 <_printf_i+0x19e>
 8002f3c:	497b      	ldr	r1, [pc, #492]	@ (800312c <_printf_i+0x214>)
 8002f3e:	9104      	str	r1, [sp, #16]
 8002f40:	2a58      	cmp	r2, #88	@ 0x58
 8002f42:	d100      	bne.n	8002f46 <_printf_i+0x2e>
 8002f44:	e090      	b.n	8003068 <_printf_i+0x150>
 8002f46:	0025      	movs	r5, r4
 8002f48:	3542      	adds	r5, #66	@ 0x42
 8002f4a:	702a      	strb	r2, [r5, #0]
 8002f4c:	e022      	b.n	8002f94 <_printf_i+0x7c>
 8002f4e:	0010      	movs	r0, r2
 8002f50:	3863      	subs	r0, #99	@ 0x63
 8002f52:	2815      	cmp	r0, #21
 8002f54:	d8f7      	bhi.n	8002f46 <_printf_i+0x2e>
 8002f56:	f7fd f8df 	bl	8000118 <__gnu_thumb1_case_shi>
 8002f5a:	0016      	.short	0x0016
 8002f5c:	fff6001f 	.word	0xfff6001f
 8002f60:	fff6fff6 	.word	0xfff6fff6
 8002f64:	001ffff6 	.word	0x001ffff6
 8002f68:	fff6fff6 	.word	0xfff6fff6
 8002f6c:	fff6fff6 	.word	0xfff6fff6
 8002f70:	003600a1 	.word	0x003600a1
 8002f74:	fff60080 	.word	0xfff60080
 8002f78:	00b2fff6 	.word	0x00b2fff6
 8002f7c:	0036fff6 	.word	0x0036fff6
 8002f80:	fff6fff6 	.word	0xfff6fff6
 8002f84:	0084      	.short	0x0084
 8002f86:	0025      	movs	r5, r4
 8002f88:	681a      	ldr	r2, [r3, #0]
 8002f8a:	3542      	adds	r5, #66	@ 0x42
 8002f8c:	1d11      	adds	r1, r2, #4
 8002f8e:	6019      	str	r1, [r3, #0]
 8002f90:	6813      	ldr	r3, [r2, #0]
 8002f92:	702b      	strb	r3, [r5, #0]
 8002f94:	2301      	movs	r3, #1
 8002f96:	e0a0      	b.n	80030da <_printf_i+0x1c2>
 8002f98:	6818      	ldr	r0, [r3, #0]
 8002f9a:	6809      	ldr	r1, [r1, #0]
 8002f9c:	1d02      	adds	r2, r0, #4
 8002f9e:	060d      	lsls	r5, r1, #24
 8002fa0:	d50b      	bpl.n	8002fba <_printf_i+0xa2>
 8002fa2:	6806      	ldr	r6, [r0, #0]
 8002fa4:	601a      	str	r2, [r3, #0]
 8002fa6:	2e00      	cmp	r6, #0
 8002fa8:	da03      	bge.n	8002fb2 <_printf_i+0x9a>
 8002faa:	232d      	movs	r3, #45	@ 0x2d
 8002fac:	9a03      	ldr	r2, [sp, #12]
 8002fae:	4276      	negs	r6, r6
 8002fb0:	7013      	strb	r3, [r2, #0]
 8002fb2:	4b5e      	ldr	r3, [pc, #376]	@ (800312c <_printf_i+0x214>)
 8002fb4:	270a      	movs	r7, #10
 8002fb6:	9304      	str	r3, [sp, #16]
 8002fb8:	e018      	b.n	8002fec <_printf_i+0xd4>
 8002fba:	6806      	ldr	r6, [r0, #0]
 8002fbc:	601a      	str	r2, [r3, #0]
 8002fbe:	0649      	lsls	r1, r1, #25
 8002fc0:	d5f1      	bpl.n	8002fa6 <_printf_i+0x8e>
 8002fc2:	b236      	sxth	r6, r6
 8002fc4:	e7ef      	b.n	8002fa6 <_printf_i+0x8e>
 8002fc6:	6808      	ldr	r0, [r1, #0]
 8002fc8:	6819      	ldr	r1, [r3, #0]
 8002fca:	c940      	ldmia	r1!, {r6}
 8002fcc:	0605      	lsls	r5, r0, #24
 8002fce:	d402      	bmi.n	8002fd6 <_printf_i+0xbe>
 8002fd0:	0640      	lsls	r0, r0, #25
 8002fd2:	d500      	bpl.n	8002fd6 <_printf_i+0xbe>
 8002fd4:	b2b6      	uxth	r6, r6
 8002fd6:	6019      	str	r1, [r3, #0]
 8002fd8:	4b54      	ldr	r3, [pc, #336]	@ (800312c <_printf_i+0x214>)
 8002fda:	270a      	movs	r7, #10
 8002fdc:	9304      	str	r3, [sp, #16]
 8002fde:	2a6f      	cmp	r2, #111	@ 0x6f
 8002fe0:	d100      	bne.n	8002fe4 <_printf_i+0xcc>
 8002fe2:	3f02      	subs	r7, #2
 8002fe4:	0023      	movs	r3, r4
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	3343      	adds	r3, #67	@ 0x43
 8002fea:	701a      	strb	r2, [r3, #0]
 8002fec:	6863      	ldr	r3, [r4, #4]
 8002fee:	60a3      	str	r3, [r4, #8]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	db03      	blt.n	8002ffc <_printf_i+0xe4>
 8002ff4:	2104      	movs	r1, #4
 8002ff6:	6822      	ldr	r2, [r4, #0]
 8002ff8:	438a      	bics	r2, r1
 8002ffa:	6022      	str	r2, [r4, #0]
 8002ffc:	2e00      	cmp	r6, #0
 8002ffe:	d102      	bne.n	8003006 <_printf_i+0xee>
 8003000:	9d03      	ldr	r5, [sp, #12]
 8003002:	2b00      	cmp	r3, #0
 8003004:	d00c      	beq.n	8003020 <_printf_i+0x108>
 8003006:	9d03      	ldr	r5, [sp, #12]
 8003008:	0030      	movs	r0, r6
 800300a:	0039      	movs	r1, r7
 800300c:	f7fd f914 	bl	8000238 <__aeabi_uidivmod>
 8003010:	9b04      	ldr	r3, [sp, #16]
 8003012:	3d01      	subs	r5, #1
 8003014:	5c5b      	ldrb	r3, [r3, r1]
 8003016:	702b      	strb	r3, [r5, #0]
 8003018:	0033      	movs	r3, r6
 800301a:	0006      	movs	r6, r0
 800301c:	429f      	cmp	r7, r3
 800301e:	d9f3      	bls.n	8003008 <_printf_i+0xf0>
 8003020:	2f08      	cmp	r7, #8
 8003022:	d109      	bne.n	8003038 <_printf_i+0x120>
 8003024:	6823      	ldr	r3, [r4, #0]
 8003026:	07db      	lsls	r3, r3, #31
 8003028:	d506      	bpl.n	8003038 <_printf_i+0x120>
 800302a:	6862      	ldr	r2, [r4, #4]
 800302c:	6923      	ldr	r3, [r4, #16]
 800302e:	429a      	cmp	r2, r3
 8003030:	dc02      	bgt.n	8003038 <_printf_i+0x120>
 8003032:	2330      	movs	r3, #48	@ 0x30
 8003034:	3d01      	subs	r5, #1
 8003036:	702b      	strb	r3, [r5, #0]
 8003038:	9b03      	ldr	r3, [sp, #12]
 800303a:	1b5b      	subs	r3, r3, r5
 800303c:	6123      	str	r3, [r4, #16]
 800303e:	9b07      	ldr	r3, [sp, #28]
 8003040:	0021      	movs	r1, r4
 8003042:	9300      	str	r3, [sp, #0]
 8003044:	9805      	ldr	r0, [sp, #20]
 8003046:	9b06      	ldr	r3, [sp, #24]
 8003048:	aa09      	add	r2, sp, #36	@ 0x24
 800304a:	f7ff fef5 	bl	8002e38 <_printf_common>
 800304e:	3001      	adds	r0, #1
 8003050:	d148      	bne.n	80030e4 <_printf_i+0x1cc>
 8003052:	2001      	movs	r0, #1
 8003054:	4240      	negs	r0, r0
 8003056:	b00b      	add	sp, #44	@ 0x2c
 8003058:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800305a:	2220      	movs	r2, #32
 800305c:	6809      	ldr	r1, [r1, #0]
 800305e:	430a      	orrs	r2, r1
 8003060:	6022      	str	r2, [r4, #0]
 8003062:	2278      	movs	r2, #120	@ 0x78
 8003064:	4932      	ldr	r1, [pc, #200]	@ (8003130 <_printf_i+0x218>)
 8003066:	9104      	str	r1, [sp, #16]
 8003068:	0021      	movs	r1, r4
 800306a:	3145      	adds	r1, #69	@ 0x45
 800306c:	700a      	strb	r2, [r1, #0]
 800306e:	6819      	ldr	r1, [r3, #0]
 8003070:	6822      	ldr	r2, [r4, #0]
 8003072:	c940      	ldmia	r1!, {r6}
 8003074:	0610      	lsls	r0, r2, #24
 8003076:	d402      	bmi.n	800307e <_printf_i+0x166>
 8003078:	0650      	lsls	r0, r2, #25
 800307a:	d500      	bpl.n	800307e <_printf_i+0x166>
 800307c:	b2b6      	uxth	r6, r6
 800307e:	6019      	str	r1, [r3, #0]
 8003080:	07d3      	lsls	r3, r2, #31
 8003082:	d502      	bpl.n	800308a <_printf_i+0x172>
 8003084:	2320      	movs	r3, #32
 8003086:	4313      	orrs	r3, r2
 8003088:	6023      	str	r3, [r4, #0]
 800308a:	2e00      	cmp	r6, #0
 800308c:	d001      	beq.n	8003092 <_printf_i+0x17a>
 800308e:	2710      	movs	r7, #16
 8003090:	e7a8      	b.n	8002fe4 <_printf_i+0xcc>
 8003092:	2220      	movs	r2, #32
 8003094:	6823      	ldr	r3, [r4, #0]
 8003096:	4393      	bics	r3, r2
 8003098:	6023      	str	r3, [r4, #0]
 800309a:	e7f8      	b.n	800308e <_printf_i+0x176>
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	680d      	ldr	r5, [r1, #0]
 80030a0:	1d10      	adds	r0, r2, #4
 80030a2:	6949      	ldr	r1, [r1, #20]
 80030a4:	6018      	str	r0, [r3, #0]
 80030a6:	6813      	ldr	r3, [r2, #0]
 80030a8:	062e      	lsls	r6, r5, #24
 80030aa:	d501      	bpl.n	80030b0 <_printf_i+0x198>
 80030ac:	6019      	str	r1, [r3, #0]
 80030ae:	e002      	b.n	80030b6 <_printf_i+0x19e>
 80030b0:	066d      	lsls	r5, r5, #25
 80030b2:	d5fb      	bpl.n	80030ac <_printf_i+0x194>
 80030b4:	8019      	strh	r1, [r3, #0]
 80030b6:	2300      	movs	r3, #0
 80030b8:	9d03      	ldr	r5, [sp, #12]
 80030ba:	6123      	str	r3, [r4, #16]
 80030bc:	e7bf      	b.n	800303e <_printf_i+0x126>
 80030be:	681a      	ldr	r2, [r3, #0]
 80030c0:	1d11      	adds	r1, r2, #4
 80030c2:	6019      	str	r1, [r3, #0]
 80030c4:	6815      	ldr	r5, [r2, #0]
 80030c6:	2100      	movs	r1, #0
 80030c8:	0028      	movs	r0, r5
 80030ca:	6862      	ldr	r2, [r4, #4]
 80030cc:	f000 f974 	bl	80033b8 <memchr>
 80030d0:	2800      	cmp	r0, #0
 80030d2:	d001      	beq.n	80030d8 <_printf_i+0x1c0>
 80030d4:	1b40      	subs	r0, r0, r5
 80030d6:	6060      	str	r0, [r4, #4]
 80030d8:	6863      	ldr	r3, [r4, #4]
 80030da:	6123      	str	r3, [r4, #16]
 80030dc:	2300      	movs	r3, #0
 80030de:	9a03      	ldr	r2, [sp, #12]
 80030e0:	7013      	strb	r3, [r2, #0]
 80030e2:	e7ac      	b.n	800303e <_printf_i+0x126>
 80030e4:	002a      	movs	r2, r5
 80030e6:	6923      	ldr	r3, [r4, #16]
 80030e8:	9906      	ldr	r1, [sp, #24]
 80030ea:	9805      	ldr	r0, [sp, #20]
 80030ec:	9d07      	ldr	r5, [sp, #28]
 80030ee:	47a8      	blx	r5
 80030f0:	3001      	adds	r0, #1
 80030f2:	d0ae      	beq.n	8003052 <_printf_i+0x13a>
 80030f4:	6823      	ldr	r3, [r4, #0]
 80030f6:	079b      	lsls	r3, r3, #30
 80030f8:	d415      	bmi.n	8003126 <_printf_i+0x20e>
 80030fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80030fc:	68e0      	ldr	r0, [r4, #12]
 80030fe:	4298      	cmp	r0, r3
 8003100:	daa9      	bge.n	8003056 <_printf_i+0x13e>
 8003102:	0018      	movs	r0, r3
 8003104:	e7a7      	b.n	8003056 <_printf_i+0x13e>
 8003106:	0022      	movs	r2, r4
 8003108:	2301      	movs	r3, #1
 800310a:	9906      	ldr	r1, [sp, #24]
 800310c:	9805      	ldr	r0, [sp, #20]
 800310e:	9e07      	ldr	r6, [sp, #28]
 8003110:	3219      	adds	r2, #25
 8003112:	47b0      	blx	r6
 8003114:	3001      	adds	r0, #1
 8003116:	d09c      	beq.n	8003052 <_printf_i+0x13a>
 8003118:	3501      	adds	r5, #1
 800311a:	68e3      	ldr	r3, [r4, #12]
 800311c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800311e:	1a9b      	subs	r3, r3, r2
 8003120:	42ab      	cmp	r3, r5
 8003122:	dcf0      	bgt.n	8003106 <_printf_i+0x1ee>
 8003124:	e7e9      	b.n	80030fa <_printf_i+0x1e2>
 8003126:	2500      	movs	r5, #0
 8003128:	e7f7      	b.n	800311a <_printf_i+0x202>
 800312a:	46c0      	nop			@ (mov r8, r8)
 800312c:	08003b91 	.word	0x08003b91
 8003130:	08003ba2 	.word	0x08003ba2

08003134 <__sflush_r>:
 8003134:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003136:	220c      	movs	r2, #12
 8003138:	5e8b      	ldrsh	r3, [r1, r2]
 800313a:	0005      	movs	r5, r0
 800313c:	000c      	movs	r4, r1
 800313e:	071a      	lsls	r2, r3, #28
 8003140:	d456      	bmi.n	80031f0 <__sflush_r+0xbc>
 8003142:	684a      	ldr	r2, [r1, #4]
 8003144:	2a00      	cmp	r2, #0
 8003146:	dc02      	bgt.n	800314e <__sflush_r+0x1a>
 8003148:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800314a:	2a00      	cmp	r2, #0
 800314c:	dd4e      	ble.n	80031ec <__sflush_r+0xb8>
 800314e:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003150:	2f00      	cmp	r7, #0
 8003152:	d04b      	beq.n	80031ec <__sflush_r+0xb8>
 8003154:	2200      	movs	r2, #0
 8003156:	2080      	movs	r0, #128	@ 0x80
 8003158:	682e      	ldr	r6, [r5, #0]
 800315a:	602a      	str	r2, [r5, #0]
 800315c:	001a      	movs	r2, r3
 800315e:	0140      	lsls	r0, r0, #5
 8003160:	6a21      	ldr	r1, [r4, #32]
 8003162:	4002      	ands	r2, r0
 8003164:	4203      	tst	r3, r0
 8003166:	d033      	beq.n	80031d0 <__sflush_r+0x9c>
 8003168:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800316a:	89a3      	ldrh	r3, [r4, #12]
 800316c:	075b      	lsls	r3, r3, #29
 800316e:	d506      	bpl.n	800317e <__sflush_r+0x4a>
 8003170:	6863      	ldr	r3, [r4, #4]
 8003172:	1ad2      	subs	r2, r2, r3
 8003174:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8003176:	2b00      	cmp	r3, #0
 8003178:	d001      	beq.n	800317e <__sflush_r+0x4a>
 800317a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800317c:	1ad2      	subs	r2, r2, r3
 800317e:	2300      	movs	r3, #0
 8003180:	0028      	movs	r0, r5
 8003182:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8003184:	6a21      	ldr	r1, [r4, #32]
 8003186:	47b8      	blx	r7
 8003188:	89a2      	ldrh	r2, [r4, #12]
 800318a:	1c43      	adds	r3, r0, #1
 800318c:	d106      	bne.n	800319c <__sflush_r+0x68>
 800318e:	6829      	ldr	r1, [r5, #0]
 8003190:	291d      	cmp	r1, #29
 8003192:	d846      	bhi.n	8003222 <__sflush_r+0xee>
 8003194:	4b29      	ldr	r3, [pc, #164]	@ (800323c <__sflush_r+0x108>)
 8003196:	410b      	asrs	r3, r1
 8003198:	07db      	lsls	r3, r3, #31
 800319a:	d442      	bmi.n	8003222 <__sflush_r+0xee>
 800319c:	2300      	movs	r3, #0
 800319e:	6063      	str	r3, [r4, #4]
 80031a0:	6923      	ldr	r3, [r4, #16]
 80031a2:	6023      	str	r3, [r4, #0]
 80031a4:	04d2      	lsls	r2, r2, #19
 80031a6:	d505      	bpl.n	80031b4 <__sflush_r+0x80>
 80031a8:	1c43      	adds	r3, r0, #1
 80031aa:	d102      	bne.n	80031b2 <__sflush_r+0x7e>
 80031ac:	682b      	ldr	r3, [r5, #0]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d100      	bne.n	80031b4 <__sflush_r+0x80>
 80031b2:	6560      	str	r0, [r4, #84]	@ 0x54
 80031b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80031b6:	602e      	str	r6, [r5, #0]
 80031b8:	2900      	cmp	r1, #0
 80031ba:	d017      	beq.n	80031ec <__sflush_r+0xb8>
 80031bc:	0023      	movs	r3, r4
 80031be:	3344      	adds	r3, #68	@ 0x44
 80031c0:	4299      	cmp	r1, r3
 80031c2:	d002      	beq.n	80031ca <__sflush_r+0x96>
 80031c4:	0028      	movs	r0, r5
 80031c6:	f7ff fca9 	bl	8002b1c <_free_r>
 80031ca:	2300      	movs	r3, #0
 80031cc:	6363      	str	r3, [r4, #52]	@ 0x34
 80031ce:	e00d      	b.n	80031ec <__sflush_r+0xb8>
 80031d0:	2301      	movs	r3, #1
 80031d2:	0028      	movs	r0, r5
 80031d4:	47b8      	blx	r7
 80031d6:	0002      	movs	r2, r0
 80031d8:	1c43      	adds	r3, r0, #1
 80031da:	d1c6      	bne.n	800316a <__sflush_r+0x36>
 80031dc:	682b      	ldr	r3, [r5, #0]
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0c3      	beq.n	800316a <__sflush_r+0x36>
 80031e2:	2b1d      	cmp	r3, #29
 80031e4:	d001      	beq.n	80031ea <__sflush_r+0xb6>
 80031e6:	2b16      	cmp	r3, #22
 80031e8:	d11a      	bne.n	8003220 <__sflush_r+0xec>
 80031ea:	602e      	str	r6, [r5, #0]
 80031ec:	2000      	movs	r0, #0
 80031ee:	e01e      	b.n	800322e <__sflush_r+0xfa>
 80031f0:	690e      	ldr	r6, [r1, #16]
 80031f2:	2e00      	cmp	r6, #0
 80031f4:	d0fa      	beq.n	80031ec <__sflush_r+0xb8>
 80031f6:	680f      	ldr	r7, [r1, #0]
 80031f8:	600e      	str	r6, [r1, #0]
 80031fa:	1bba      	subs	r2, r7, r6
 80031fc:	9201      	str	r2, [sp, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	079b      	lsls	r3, r3, #30
 8003202:	d100      	bne.n	8003206 <__sflush_r+0xd2>
 8003204:	694a      	ldr	r2, [r1, #20]
 8003206:	60a2      	str	r2, [r4, #8]
 8003208:	9b01      	ldr	r3, [sp, #4]
 800320a:	2b00      	cmp	r3, #0
 800320c:	ddee      	ble.n	80031ec <__sflush_r+0xb8>
 800320e:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003210:	0032      	movs	r2, r6
 8003212:	001f      	movs	r7, r3
 8003214:	0028      	movs	r0, r5
 8003216:	9b01      	ldr	r3, [sp, #4]
 8003218:	6a21      	ldr	r1, [r4, #32]
 800321a:	47b8      	blx	r7
 800321c:	2800      	cmp	r0, #0
 800321e:	dc07      	bgt.n	8003230 <__sflush_r+0xfc>
 8003220:	89a2      	ldrh	r2, [r4, #12]
 8003222:	2340      	movs	r3, #64	@ 0x40
 8003224:	2001      	movs	r0, #1
 8003226:	4313      	orrs	r3, r2
 8003228:	b21b      	sxth	r3, r3
 800322a:	81a3      	strh	r3, [r4, #12]
 800322c:	4240      	negs	r0, r0
 800322e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003230:	9b01      	ldr	r3, [sp, #4]
 8003232:	1836      	adds	r6, r6, r0
 8003234:	1a1b      	subs	r3, r3, r0
 8003236:	9301      	str	r3, [sp, #4]
 8003238:	e7e6      	b.n	8003208 <__sflush_r+0xd4>
 800323a:	46c0      	nop			@ (mov r8, r8)
 800323c:	dfbffffe 	.word	0xdfbffffe

08003240 <_fflush_r>:
 8003240:	690b      	ldr	r3, [r1, #16]
 8003242:	b570      	push	{r4, r5, r6, lr}
 8003244:	0005      	movs	r5, r0
 8003246:	000c      	movs	r4, r1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d102      	bne.n	8003252 <_fflush_r+0x12>
 800324c:	2500      	movs	r5, #0
 800324e:	0028      	movs	r0, r5
 8003250:	bd70      	pop	{r4, r5, r6, pc}
 8003252:	2800      	cmp	r0, #0
 8003254:	d004      	beq.n	8003260 <_fflush_r+0x20>
 8003256:	6a03      	ldr	r3, [r0, #32]
 8003258:	2b00      	cmp	r3, #0
 800325a:	d101      	bne.n	8003260 <_fflush_r+0x20>
 800325c:	f7ff f966 	bl	800252c <__sinit>
 8003260:	220c      	movs	r2, #12
 8003262:	5ea3      	ldrsh	r3, [r4, r2]
 8003264:	2b00      	cmp	r3, #0
 8003266:	d0f1      	beq.n	800324c <_fflush_r+0xc>
 8003268:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800326a:	07d2      	lsls	r2, r2, #31
 800326c:	d404      	bmi.n	8003278 <_fflush_r+0x38>
 800326e:	059b      	lsls	r3, r3, #22
 8003270:	d402      	bmi.n	8003278 <_fflush_r+0x38>
 8003272:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003274:	f7ff fc47 	bl	8002b06 <__retarget_lock_acquire_recursive>
 8003278:	0028      	movs	r0, r5
 800327a:	0021      	movs	r1, r4
 800327c:	f7ff ff5a 	bl	8003134 <__sflush_r>
 8003280:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8003282:	0005      	movs	r5, r0
 8003284:	07db      	lsls	r3, r3, #31
 8003286:	d4e2      	bmi.n	800324e <_fflush_r+0xe>
 8003288:	89a3      	ldrh	r3, [r4, #12]
 800328a:	059b      	lsls	r3, r3, #22
 800328c:	d4df      	bmi.n	800324e <_fflush_r+0xe>
 800328e:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8003290:	f7ff fc3a 	bl	8002b08 <__retarget_lock_release_recursive>
 8003294:	e7db      	b.n	800324e <_fflush_r+0xe>
	...

08003298 <__swhatbuf_r>:
 8003298:	b570      	push	{r4, r5, r6, lr}
 800329a:	000e      	movs	r6, r1
 800329c:	001d      	movs	r5, r3
 800329e:	230e      	movs	r3, #14
 80032a0:	5ec9      	ldrsh	r1, [r1, r3]
 80032a2:	0014      	movs	r4, r2
 80032a4:	b096      	sub	sp, #88	@ 0x58
 80032a6:	2900      	cmp	r1, #0
 80032a8:	da0c      	bge.n	80032c4 <__swhatbuf_r+0x2c>
 80032aa:	89b2      	ldrh	r2, [r6, #12]
 80032ac:	2380      	movs	r3, #128	@ 0x80
 80032ae:	0011      	movs	r1, r2
 80032b0:	4019      	ands	r1, r3
 80032b2:	421a      	tst	r2, r3
 80032b4:	d114      	bne.n	80032e0 <__swhatbuf_r+0x48>
 80032b6:	2380      	movs	r3, #128	@ 0x80
 80032b8:	00db      	lsls	r3, r3, #3
 80032ba:	2000      	movs	r0, #0
 80032bc:	6029      	str	r1, [r5, #0]
 80032be:	6023      	str	r3, [r4, #0]
 80032c0:	b016      	add	sp, #88	@ 0x58
 80032c2:	bd70      	pop	{r4, r5, r6, pc}
 80032c4:	466a      	mov	r2, sp
 80032c6:	f000 f853 	bl	8003370 <_fstat_r>
 80032ca:	2800      	cmp	r0, #0
 80032cc:	dbed      	blt.n	80032aa <__swhatbuf_r+0x12>
 80032ce:	23f0      	movs	r3, #240	@ 0xf0
 80032d0:	9901      	ldr	r1, [sp, #4]
 80032d2:	021b      	lsls	r3, r3, #8
 80032d4:	4019      	ands	r1, r3
 80032d6:	4b04      	ldr	r3, [pc, #16]	@ (80032e8 <__swhatbuf_r+0x50>)
 80032d8:	18c9      	adds	r1, r1, r3
 80032da:	424b      	negs	r3, r1
 80032dc:	4159      	adcs	r1, r3
 80032de:	e7ea      	b.n	80032b6 <__swhatbuf_r+0x1e>
 80032e0:	2100      	movs	r1, #0
 80032e2:	2340      	movs	r3, #64	@ 0x40
 80032e4:	e7e9      	b.n	80032ba <__swhatbuf_r+0x22>
 80032e6:	46c0      	nop			@ (mov r8, r8)
 80032e8:	ffffe000 	.word	0xffffe000

080032ec <__smakebuf_r>:
 80032ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80032ee:	2602      	movs	r6, #2
 80032f0:	898b      	ldrh	r3, [r1, #12]
 80032f2:	0005      	movs	r5, r0
 80032f4:	000c      	movs	r4, r1
 80032f6:	b085      	sub	sp, #20
 80032f8:	4233      	tst	r3, r6
 80032fa:	d007      	beq.n	800330c <__smakebuf_r+0x20>
 80032fc:	0023      	movs	r3, r4
 80032fe:	3347      	adds	r3, #71	@ 0x47
 8003300:	6023      	str	r3, [r4, #0]
 8003302:	6123      	str	r3, [r4, #16]
 8003304:	2301      	movs	r3, #1
 8003306:	6163      	str	r3, [r4, #20]
 8003308:	b005      	add	sp, #20
 800330a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800330c:	ab03      	add	r3, sp, #12
 800330e:	aa02      	add	r2, sp, #8
 8003310:	f7ff ffc2 	bl	8003298 <__swhatbuf_r>
 8003314:	9f02      	ldr	r7, [sp, #8]
 8003316:	9001      	str	r0, [sp, #4]
 8003318:	0039      	movs	r1, r7
 800331a:	0028      	movs	r0, r5
 800331c:	f7fe ffe6 	bl	80022ec <_malloc_r>
 8003320:	2800      	cmp	r0, #0
 8003322:	d108      	bne.n	8003336 <__smakebuf_r+0x4a>
 8003324:	220c      	movs	r2, #12
 8003326:	5ea3      	ldrsh	r3, [r4, r2]
 8003328:	059a      	lsls	r2, r3, #22
 800332a:	d4ed      	bmi.n	8003308 <__smakebuf_r+0x1c>
 800332c:	2203      	movs	r2, #3
 800332e:	4393      	bics	r3, r2
 8003330:	431e      	orrs	r6, r3
 8003332:	81a6      	strh	r6, [r4, #12]
 8003334:	e7e2      	b.n	80032fc <__smakebuf_r+0x10>
 8003336:	2380      	movs	r3, #128	@ 0x80
 8003338:	89a2      	ldrh	r2, [r4, #12]
 800333a:	6020      	str	r0, [r4, #0]
 800333c:	4313      	orrs	r3, r2
 800333e:	81a3      	strh	r3, [r4, #12]
 8003340:	9b03      	ldr	r3, [sp, #12]
 8003342:	6120      	str	r0, [r4, #16]
 8003344:	6167      	str	r7, [r4, #20]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d00c      	beq.n	8003364 <__smakebuf_r+0x78>
 800334a:	0028      	movs	r0, r5
 800334c:	230e      	movs	r3, #14
 800334e:	5ee1      	ldrsh	r1, [r4, r3]
 8003350:	f000 f820 	bl	8003394 <_isatty_r>
 8003354:	2800      	cmp	r0, #0
 8003356:	d005      	beq.n	8003364 <__smakebuf_r+0x78>
 8003358:	2303      	movs	r3, #3
 800335a:	89a2      	ldrh	r2, [r4, #12]
 800335c:	439a      	bics	r2, r3
 800335e:	3b02      	subs	r3, #2
 8003360:	4313      	orrs	r3, r2
 8003362:	81a3      	strh	r3, [r4, #12]
 8003364:	89a3      	ldrh	r3, [r4, #12]
 8003366:	9a01      	ldr	r2, [sp, #4]
 8003368:	4313      	orrs	r3, r2
 800336a:	81a3      	strh	r3, [r4, #12]
 800336c:	e7cc      	b.n	8003308 <__smakebuf_r+0x1c>
	...

08003370 <_fstat_r>:
 8003370:	2300      	movs	r3, #0
 8003372:	b570      	push	{r4, r5, r6, lr}
 8003374:	4d06      	ldr	r5, [pc, #24]	@ (8003390 <_fstat_r+0x20>)
 8003376:	0004      	movs	r4, r0
 8003378:	0008      	movs	r0, r1
 800337a:	0011      	movs	r1, r2
 800337c:	602b      	str	r3, [r5, #0]
 800337e:	f7fd ffe4 	bl	800134a <_fstat>
 8003382:	1c43      	adds	r3, r0, #1
 8003384:	d103      	bne.n	800338e <_fstat_r+0x1e>
 8003386:	682b      	ldr	r3, [r5, #0]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d000      	beq.n	800338e <_fstat_r+0x1e>
 800338c:	6023      	str	r3, [r4, #0]
 800338e:	bd70      	pop	{r4, r5, r6, pc}
 8003390:	200008d0 	.word	0x200008d0

08003394 <_isatty_r>:
 8003394:	2300      	movs	r3, #0
 8003396:	b570      	push	{r4, r5, r6, lr}
 8003398:	4d06      	ldr	r5, [pc, #24]	@ (80033b4 <_isatty_r+0x20>)
 800339a:	0004      	movs	r4, r0
 800339c:	0008      	movs	r0, r1
 800339e:	602b      	str	r3, [r5, #0]
 80033a0:	f7fd ffe1 	bl	8001366 <_isatty>
 80033a4:	1c43      	adds	r3, r0, #1
 80033a6:	d103      	bne.n	80033b0 <_isatty_r+0x1c>
 80033a8:	682b      	ldr	r3, [r5, #0]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d000      	beq.n	80033b0 <_isatty_r+0x1c>
 80033ae:	6023      	str	r3, [r4, #0]
 80033b0:	bd70      	pop	{r4, r5, r6, pc}
 80033b2:	46c0      	nop			@ (mov r8, r8)
 80033b4:	200008d0 	.word	0x200008d0

080033b8 <memchr>:
 80033b8:	b2c9      	uxtb	r1, r1
 80033ba:	1882      	adds	r2, r0, r2
 80033bc:	4290      	cmp	r0, r2
 80033be:	d101      	bne.n	80033c4 <memchr+0xc>
 80033c0:	2000      	movs	r0, #0
 80033c2:	4770      	bx	lr
 80033c4:	7803      	ldrb	r3, [r0, #0]
 80033c6:	428b      	cmp	r3, r1
 80033c8:	d0fb      	beq.n	80033c2 <memchr+0xa>
 80033ca:	3001      	adds	r0, #1
 80033cc:	e7f6      	b.n	80033bc <memchr+0x4>
	...

080033d0 <_init>:
 80033d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033d2:	46c0      	nop			@ (mov r8, r8)
 80033d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033d6:	bc08      	pop	{r3}
 80033d8:	469e      	mov	lr, r3
 80033da:	4770      	bx	lr

080033dc <_fini>:
 80033dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80033de:	46c0      	nop			@ (mov r8, r8)
 80033e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80033e2:	bc08      	pop	{r3}
 80033e4:	469e      	mov	lr, r3
 80033e6:	4770      	bx	lr
