Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L fifo_generator_v13_2_8 -L xpm_cdc_gen_v1_0_2 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_14 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot rhs_axi_tb_wrapper_tb_behav xil_defaultlib.rhs_axi_tb_wrapper_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'MISO' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:238]
ERROR: [VRFC 10-900] incompatible complex type assignment [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs_axi_tb_wrapper_tb.sv:73]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 33 for port 'MISO' [C:/Users/anhha/Desktop/UG3-HeadWornUnit-V2-Firmware/rhs/src/rhs.v:241]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
