<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/zachjs/sv2v" target="_blank">zachjs-sv2v</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
defines: 
time_elapsed: 0.131s
ram usage: 13084 KB
</pre>
<pre class="log">

zachjs-sv2v -I/tmpfs/src/github/sv-tests/third_party/tests/utd-sv <a href="../../../../third_party/tests/utd-sv/sctag_dirrep.v.html" target="file-frame">third_party/tests/utd-sv/sctag_dirrep.v</a>
module sctag_dirrep (
	dirrep_dir_wr_par_c4,
	dir_vld_c4_l,
	dc_rd_en_c4,
	dc_wr_en_c4,
	inval_mask_dcd_c4,
	dc_rdwr_row_en_c4,
	dc_rdwr_panel_dec_c4,
	dc_lkup_row_dec_c4,
	dc_lkup_panel_dec_c4,
	wr_dc_dir_entry_c4,
	dc_dir_clear_c4,
	ic_rd_en_c4,
	ic_wr_en_c4,
	inval_mask_icd_c4,
	ic_rdwr_row_en_c4,
	ic_rdwr_panel_dec_c4,
	ic_lkup_row_dec_c4,
	ic_lkup_panel_dec_c4,
	wr_ic_dir_entry_c4,
	ic_dir_clear_c4,
	lkup_addr8_c4,
	dir_error_c8,
	so,
	tagdp_lkup_addr11_c5,
	ic_parity_out,
	dc_parity_out,
	arbdp_dir_wr_par_c3,
	arbctl_dir_vld_c3_l,
	arbctl_ic_rd_en_c3,
	arbctl_dc_rd_en_c3,
	arbctl_ic_wr_en_c3,
	arbctl_dc_wr_en_c3,
	arbctl_dir_panel_dcd_c3,
	arbctl_dir_panel_icd_c3,
	arbctl_lkup_bank_ena_dcd_c3,
	arbctl_lkup_bank_ena_icd_c3,
	arbctl_inval_mask_dcd_c3,
	arbctl_inval_mask_icd_c3,
	arbctl_wr_dc_dir_entry_c3,
	arbctl_wr_ic_dir_entry_c3,
	lkup_row_addr_dcd_c3,
	lkup_row_addr_icd_c3,
	oneshot_dir_clear_c3,
	tagdp_lkup_addr11_c4,
	sehold,
	rclk,
	si,
	se
);
	output dirrep_dir_wr_par_c4;
	output dir_vld_c4_l;
	output dc_rd_en_c4;
	output dc_wr_en_c4;
	output [7:0] inval_mask_dcd_c4;
	output [3:0] dc_rdwr_row_en_c4;
	output [3:0] dc_rdwr_panel_dec_c4;
	output [3:0] dc_lkup_row_dec_c4;
	output [3:0] dc_lkup_panel_dec_c4;
	output [5:0] wr_dc_dir_entry_c4;
	output dc_dir_clear_c4;
	output ic_rd_en_c4;
	output ic_wr_en_c4;
	output [7:0] inval_mask_icd_c4;
	output [3:0] ic_rdwr_row_en_c4;
	output [3:0] ic_rdwr_panel_dec_c4;
	output [3:0] ic_lkup_row_dec_c4;
	output [3:0] ic_lkup_panel_dec_c4;
	output [5:0] wr_ic_dir_entry_c4;
	output ic_dir_clear_c4;
	output lkup_addr8_c4;
	output dir_error_c8;
	output so;
	input [3:0] ic_parity_out;
	input [3:0] dc_parity_out;
	input arbdp_dir_wr_par_c3;
	input arbctl_dir_vld_c3_l;
	input arbctl_ic_rd_en_c3;
	input arbctl_dc_rd_en_c3;
	input arbctl_ic_wr_en_c3;
	input arbctl_dc_wr_en_c3;
	input [4:0] arbctl_dir_panel_dcd_c3;
	input [4:0] arbctl_dir_panel_icd_c3;
	input [3:0] arbctl_lkup_bank_ena_dcd_c3;
	input [3:0] arbctl_lkup_bank_ena_icd_c3;
	input [7:0] arbctl_inval_mask_dcd_c3;
	input [7:0] arbctl_inval_mask_icd_c3;
	input [4:0] arbctl_wr_dc_dir_entry_c3;
	input [4:0] arbctl_wr_ic_dir_entry_c3;
	input [2:0] lkup_row_addr_dcd_c3;
	input [2:0] lkup_row_addr_icd_c3;
	input oneshot_dir_clear_c3;
	input tagdp_lkup_addr11_c4;
	input sehold;
	output tagdp_lkup_addr11_c5;
	input rclk;
	input si;
	input se;
	wire dir_error_c7;
	wire [4:0] dir_panel_dcd_c4;
	wire [4:0] dir_panel_icd_c4;
	wire [2:0] lkup_row_addr_dcd_c4;
	wire [2:0] lkup_row_addr_icd_c4;
	dffe_s #(1) ff_tagdp_lkup_addr11_c5(
		.q(tagdp_lkup_addr11_c5),
		.din(tagdp_lkup_addr11_c4),
		.clk(rclk),
		.en(~sehold),
		.se(se),
		.si(),
		.so()
	);
	assign dir_error_c7 = |ic_parity_out | |dc_parity_out;
	dff_s #(1) ff_dir_error_c8(
		.q(dir_error_c8),
		.din(dir_error_c7),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_wr_par_c4(
		.q(dirrep_dir_wr_par_c4),
		.din(arbdp_dir_wr_par_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_dir_vld_dcd_c4_l(
		.q(dir_vld_c4_l),
		.din(arbctl_dir_vld_c3_l),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_dc_rd_en_c4(
		.q(dc_rd_en_c4),
		.din(arbctl_dc_rd_en_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_ic_rd_en_c4(
		.q(ic_rd_en_c4),
		.din(arbctl_ic_rd_en_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_dc_wr_en_c4(
		.q(dc_wr_en_c4),
		.din(arbctl_dc_wr_en_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_ic_wr_en_c4(
		.q(ic_wr_en_c4),
		.din(arbctl_ic_wr_en_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(8) ff_inval_mask_dcd_c4(
		.q(inval_mask_dcd_c4[7:0]),
		.din(arbctl_inval_mask_dcd_c3[7:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(8) ff_inval_mask_icd_c4(
		.q(inval_mask_icd_c4[7:0]),
		.din(arbctl_inval_mask_icd_c3[7:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(4) ff_dir_panel_dcd_c4(
		.q({dir_panel_dcd_c4[4:3], dir_panel_dcd_c4[1:0]}),
		.din({arbctl_dir_panel_dcd_c3[4:3], arbctl_dir_panel_dcd_c3[1:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign dc_rdwr_panel_dec_c4[0] = ~dir_panel_dcd_c4[4] &amp; ~dir_panel_dcd_c4[3];
	assign dc_rdwr_panel_dec_c4[1] = ~dir_panel_dcd_c4[4] &amp; dir_panel_dcd_c4[3];
	assign dc_rdwr_panel_dec_c4[2] = dir_panel_dcd_c4[4] &amp; ~dir_panel_dcd_c4[3];
	assign dc_rdwr_panel_dec_c4[3] = dir_panel_dcd_c4[4] &amp; dir_panel_dcd_c4[3];
	assign dc_rdwr_row_en_c4[0] = dir_panel_dcd_c4[1:0] == 2&#39;d0;
	assign dc_rdwr_row_en_c4[1] = dir_panel_dcd_c4[1:0] == 2&#39;d1;
	assign dc_rdwr_row_en_c4[2] = dir_panel_dcd_c4[1:0] == 2&#39;d2;
	assign dc_rdwr_row_en_c4[3] = dir_panel_dcd_c4[1:0] == 2&#39;d3;
	dff_s #(4) ff_dir_panel_icd_c4(
		.q({dir_panel_icd_c4[4:3], dir_panel_icd_c4[1:0]}),
		.din({arbctl_dir_panel_icd_c3[4:3], arbctl_dir_panel_icd_c3[1:0]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign ic_rdwr_panel_dec_c4[0] = dir_panel_icd_c4[4:3] == 2&#39;d0;
	assign ic_rdwr_panel_dec_c4[1] = dir_panel_icd_c4[4:3] == 2&#39;d1;
	assign ic_rdwr_panel_dec_c4[2] = dir_panel_icd_c4[4:3] == 2&#39;d2;
	assign ic_rdwr_panel_dec_c4[3] = dir_panel_icd_c4[4:3] == 2&#39;d3;
	assign ic_rdwr_row_en_c4[0] = dir_panel_icd_c4[1:0] == 2&#39;d0;
	assign ic_rdwr_row_en_c4[1] = dir_panel_icd_c4[1:0] == 2&#39;d1;
	assign ic_rdwr_row_en_c4[2] = dir_panel_icd_c4[1:0] == 2&#39;d2;
	assign ic_rdwr_row_en_c4[3] = dir_panel_icd_c4[1:0] == 2&#39;d3;
	dff_s #(3) ff_lkup_row_addr_dcd_c4(
		.q(lkup_row_addr_dcd_c4[2:0]),
		.din(lkup_row_addr_dcd_c3[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign dc_lkup_panel_dec_c4[0] = lkup_row_addr_dcd_c4[2:1] == 2&#39;d0;
	assign dc_lkup_panel_dec_c4[1] = lkup_row_addr_dcd_c4[2:1] == 2&#39;d1;
	assign dc_lkup_panel_dec_c4[2] = lkup_row_addr_dcd_c4[2:1] == 2&#39;d2;
	assign dc_lkup_panel_dec_c4[3] = lkup_row_addr_dcd_c4[2:1] == 2&#39;d3;
	dff_s #(4) ff_lkup_bank_ena_dcd_c4(
		.q(dc_lkup_row_dec_c4[3:0]),
		.din(arbctl_lkup_bank_ena_dcd_c3[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(3) ff_lkup_row_addr_icd_c4(
		.q(lkup_row_addr_icd_c4[2:0]),
		.din(lkup_row_addr_icd_c3[2:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	assign lkup_addr8_c4 = lkup_row_addr_icd_c4[0];
	assign ic_lkup_panel_dec_c4[0] = lkup_row_addr_icd_c4[2:1] == 2&#39;d0;
	assign ic_lkup_panel_dec_c4[1] = lkup_row_addr_icd_c4[2:1] == 2&#39;d1;
	assign ic_lkup_panel_dec_c4[2] = lkup_row_addr_icd_c4[2:1] == 2&#39;d2;
	assign ic_lkup_panel_dec_c4[3] = lkup_row_addr_icd_c4[2:1] == 2&#39;d3;
	dff_s #(4) ff_lkup_bank_ena_icd_c4(
		.q(ic_lkup_row_dec_c4[3:0]),
		.din(arbctl_lkup_bank_ena_icd_c3[3:0]),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(6) ff_wr_dc_dir_entry_c4(
		.q(wr_dc_dir_entry_c4[5:0]),
		.din({arbctl_wr_dc_dir_entry_c3[4:0], arbctl_dir_panel_dcd_c3[2]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(6) ff_wr_ic_dir_entry_c4(
		.q(wr_ic_dir_entry_c4[5:0]),
		.din({arbctl_wr_ic_dir_entry_c3[4:0], arbctl_dir_panel_icd_c3[2]}),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_ic_dir_clear_c4(
		.q(ic_dir_clear_c4),
		.din(oneshot_dir_clear_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
	dff_s #(1) ff_dc_dir_clear_c4(
		.q(dc_dir_clear_c4),
		.din(oneshot_dir_clear_c3),
		.clk(rclk),
		.se(se),
		.si(),
		.so()
	);
endmodule

</pre>
</body>