Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Nov 13 16:46:37 2018
| Host         : W0DF5F8FBC19433 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MasterComponent_control_sets_placed.rpt
| Design       : MasterComponent
| Device       : xc7a35t
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     3 |
| Unused register locations in slices containing registers |     7 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|     14 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              65 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+---------------+------------------+------------------+----------------+
|             Clock Signal            | Enable Signal | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-------------------------------------+---------------+------------------+------------------+----------------+
|  compDisplayClock/sigCounter_reg[0] |               | inReset_IBUF     |                1 |              3 |
|  compClock1Hz/clockOut              |               | inReset_IBUF     |                4 |             14 |
|  compClockManager/inst/out100MHz    |               | inReset_IBUF     |               16 |             48 |
+-------------------------------------+---------------+------------------+------------------+----------------+


