Ptrs: ptr(0): 0x0000000000001000, ptr(1): 0x0000000000002000, 
Vals: N/A
[LOG] [Stencil] [TID:  0] [BB] [bb_entry0] [Out: 1] [Cycle:    14]
[LOG] [Stencil] [TID:  0] [UBR] [br_0] [Out: 1] [Cycle:    15]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    18]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:    18]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:    18]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:    18]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:    18]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:    19]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    0] [Cycle:    19]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    0] [Cycle:    20]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    0] [Cycle:    20]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: lshr] [Cycle:    21]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: and] [Cycle:    21]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002000] [Cycle:    22]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:    22]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:    22]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    25]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:    25]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:    26]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:    26]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:    28]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xfffffffffffffffc] [OpCode: shl] [Cycle:    29]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    32]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    32]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:    32]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:    33]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:    33]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:    34]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:    35]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:    36]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:    37]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:    38]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:    39]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:    40]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551611] [Cycle:    41]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:     0] [Addr:                 8192] [Data:                    0] [Cycle:    41]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffb] [OpCode: add] [Cycle:    41]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000fd8] [Cycle:    43]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:     0] [Addr:                 4056] [Data:                    0] [Cycle:    45]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:    46]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:     0] [Addr:                 8192] [Data:                    0] [Cycle:    48]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:    49]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:    49]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:    49]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:    49]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:    49]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:    50]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:    50]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:    51]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:    52]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:    54]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    56]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    56]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:    56]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:    57]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:    57]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:    58]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:    59]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:    60]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:    61]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:    62]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:    63]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:    64]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551612] [Cycle:    65]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:     1] [Addr:                 8192] [Data:                    0] [Cycle:    65]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffc] [OpCode: add] [Cycle:    65]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000fe0] [Cycle:    67]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:     1] [Addr:                 4064] [Data:                    0] [Cycle:    69]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:    70]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:     1] [Addr:                 8192] [Data:                    0] [Cycle:    72]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:    73]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:    73]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:    73]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:    73]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:    73]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:    74]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:    74]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:    75]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:    76]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:    78]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    80]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:    80]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:    80]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:    81]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:    81]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:    82]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:    83]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:    84]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:    85]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:    86]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:    87]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:    88]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551613] [Cycle:    89]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:     2] [Addr:                 8192] [Data:                    0] [Cycle:    89]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffd] [OpCode: add] [Cycle:    89]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000fe8] [Cycle:    91]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:     2] [Addr:                 4072] [Data:                    0] [Cycle:    93]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:    94]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:     2] [Addr:                 8192] [Data:                    0] [Cycle:    96]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:    97]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:    97]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:    97]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:    97]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:    97]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:    98]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:    98]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:    99]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   100]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   102]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   102]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   103]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   103]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   103]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   104]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   105]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:   106]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:   108]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   110]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   110]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   111]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:   111]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   113]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:   114]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   117]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   117]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   117]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   118]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   118]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   119]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   120]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   121]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   122]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   123]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   124]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   125]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551615] [Cycle:   126]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:     3] [Addr:                 8192] [Data:                    0] [Cycle:   126]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   126]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff8] [Cycle:   128]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:     3] [Addr:                 4088] [Data:                    0] [Cycle:   130]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   131]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:     3] [Addr:                 8192] [Data:                    0] [Cycle:   133]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   134]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   134]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   134]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   134]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   134]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   135]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   135]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   136]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   137]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   139]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   141]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   141]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   141]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   142]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   142]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   143]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   144]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: or] [Cycle:   145]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   146]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   147]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   148]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   149]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    0] [Cycle:   150]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   150]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001000] [Cycle:   152]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:     4] [Addr:                 8192] [Data:                    0] [Cycle:   164]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:     4] [Addr:                 4096] [Data:                    2] [Cycle:   179]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   180]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:     4] [Addr:                 8192] [Data:                    2] [Cycle:   185]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   186]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   186]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   186]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   186]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   186]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   187]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   187]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   188]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   189]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   191]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   193]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   193]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   193]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   194]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   194]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   195]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   196]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   197]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   198]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   199]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   200]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   201]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    1] [Cycle:   202]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   202]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001008] [Cycle:   204]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:     5] [Addr:                 8192] [Data:                    2] [Cycle:   204]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:     5] [Addr:                 4104] [Data:                    9] [Cycle:   208]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000009] [Out: 0x000000000000000b] [OpCode: add] [Cycle:   209]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:     5] [Addr:                 8192] [Data:                   11] [Cycle:   214]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   215]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   215]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   215]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   215]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   215]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   216]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   216]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   217]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   218]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   220]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   220]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   221]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   221]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   221]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   222]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   223]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:   224]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:   226]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   228]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   228]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   229]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:   229]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   231]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:   232]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   235]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   235]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   235]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   236]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   236]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   237]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   238]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   239]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   240]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   241]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   242]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   243]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    3] [Cycle:   244]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:     6] [Addr:                 8192] [Data:                    0] [Cycle:   244]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   244]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001018] [Cycle:   246]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:     6] [Addr:                 4120] [Data:                    0] [Cycle:   248]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   249]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:     6] [Addr:                 8192] [Data:                    0] [Cycle:   251]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   252]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   252]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   252]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   252]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   252]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   253]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   253]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   254]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   255]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   257]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   259]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   259]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   259]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   260]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   260]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   261]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   262]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   263]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   264]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   265]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   266]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   267]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    4] [Cycle:   268]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: add] [Cycle:   268]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001020] [Cycle:   270]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:     7] [Addr:                 8192] [Data:                   11] [Cycle:   270]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:     7] [Addr:                 4128] [Data:                    7] [Cycle:   274]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000007] [Out: 0x0000000000000012] [OpCode: add] [Cycle:   275]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:     7] [Addr:                 8192] [Data:                   18] [Cycle:   280]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   281]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   281]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   281]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   281]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   281]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   282]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   282]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   283]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   284]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   286]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   288]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   288]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   288]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   289]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   289]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   290]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   291]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   292]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   293]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   294]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   295]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   296]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:   297]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:   297]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:   299]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:     8] [Addr:                 8192] [Data:                   18] [Cycle:   299]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:     8] [Addr:                 4136] [Data:                    2] [Cycle:   303]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000012] [In(1) 0x0000000000000002] [Out: 0x0000000000000014] [OpCode: add] [Cycle:   304]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:     8] [Addr:                 8192] [Data:                   20] [Cycle:   309]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   310]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   310]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   310]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   310]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   310]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   311]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   311]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   312]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   313]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   315]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   315]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   316]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   316]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   316]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   317]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   318]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:   319]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:   321]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:   321]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:   322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:   322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:   322]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:   322]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   323]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002000] [Cycle:   324]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   324]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     0] [Addr:                 8192] [Data:                   20] [Cycle:   328]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000014] [In(1) 0x0000000000000009] [Out: 0x000000000000001d] [OpCode: add] [Cycle:   329]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000001d] [In(1) 0x0000000000000009] [Out: 0x0000000000000003] [OpCode: udiv] [Cycle:   330]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     0] [Addr:                 8192] [Data:                    3] [Cycle:   335]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:   336]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:   338]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   340]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   340]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   340]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:   340]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:   340]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:   341]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    1] [Cycle:   341]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    1] [Cycle:   342]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    1] [Cycle:   342]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: lshr] [Cycle:   343]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: and] [Cycle:   343]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002008] [Cycle:   344]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   344]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   344]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   347]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   347]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   348]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:   348]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   350]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xfffffffffffffffc] [OpCode: shl] [Cycle:   351]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   354]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   354]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   354]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   355]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   355]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   356]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   357]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   358]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   359]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   360]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   361]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   362]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551612] [Cycle:   363]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:     9] [Addr:                 8200] [Data:                    0] [Cycle:   363]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffc] [OpCode: add] [Cycle:   363]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000fe0] [Cycle:   365]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:     9] [Addr:                 4064] [Data:                    0] [Cycle:   367]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   368]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:     9] [Addr:                 8200] [Data:                    0] [Cycle:   370]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   371]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   371]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   371]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   371]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   371]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   372]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   372]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   373]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   374]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   376]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   378]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   378]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   378]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   379]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   379]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   380]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   381]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   382]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   383]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   384]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   385]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   386]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551613] [Cycle:   387]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    10] [Addr:                 8200] [Data:                    0] [Cycle:   387]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffd] [OpCode: add] [Cycle:   387]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000fe8] [Cycle:   389]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    10] [Addr:                 4072] [Data:                    0] [Cycle:   391]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   392]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    10] [Addr:                 8200] [Data:                    0] [Cycle:   394]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   395]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   395]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   395]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   395]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   395]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   396]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   396]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   397]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   398]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   400]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   402]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   402]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   402]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   403]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   403]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   404]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   405]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   406]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   407]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   408]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   409]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   410]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551614] [Cycle:   411]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    11] [Addr:                 8200] [Data:                    0] [Cycle:   411]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffe] [OpCode: add] [Cycle:   411]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff0] [Cycle:   413]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    11] [Addr:                 4080] [Data:                    0] [Cycle:   415]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   416]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    11] [Addr:                 8200] [Data:                    0] [Cycle:   418]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   419]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   419]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   419]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   419]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   419]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   420]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   420]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   421]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   422]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   424]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   424]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   425]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   425]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   425]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   426]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   427]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:   428]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:   430]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   432]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   432]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   433]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:   433]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   435]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:   436]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   439]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   439]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   439]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   440]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   440]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   441]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   442]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: or] [Cycle:   443]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   444]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   445]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   446]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   447]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    0] [Cycle:   448]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   448]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001000] [Cycle:   450]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    12] [Addr:                 8200] [Data:                    0] [Cycle:   450]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    12] [Addr:                 4096] [Data:                    2] [Cycle:   454]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   455]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    12] [Addr:                 8200] [Data:                    2] [Cycle:   460]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   461]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   461]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   461]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   461]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   461]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   462]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   462]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   463]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   464]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   466]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   468]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   468]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   468]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   469]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   469]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   470]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   471]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   472]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   473]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   474]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   475]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   476]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    1] [Cycle:   477]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   477]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001008] [Cycle:   479]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    13] [Addr:                 8200] [Data:                    2] [Cycle:   479]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    13] [Addr:                 4104] [Data:                    9] [Cycle:   483]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000009] [Out: 0x000000000000000b] [OpCode: add] [Cycle:   484]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    13] [Addr:                 8200] [Data:                   11] [Cycle:   489]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   490]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   490]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   490]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   490]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   490]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   491]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   491]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   492]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   493]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   495]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   497]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   497]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   497]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   498]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   498]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   499]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   500]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: or] [Cycle:   501]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   502]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   503]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   504]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   505]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    2] [Cycle:   506]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   506]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001010] [Cycle:   508]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    14] [Addr:                 8200] [Data:                   11] [Cycle:   508]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    14] [Addr:                 4112] [Data:                    6] [Cycle:   512]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000006] [Out: 0x0000000000000011] [OpCode: add] [Cycle:   513]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    14] [Addr:                 8200] [Data:                   17] [Cycle:   518]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   519]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   519]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   519]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   519]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   519]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   520]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   520]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   521]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   522]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   524]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   524]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   525]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   525]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   525]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   526]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   527]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:   528]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:   530]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   532]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   532]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   533]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:   533]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   535]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:   536]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   539]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   539]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   539]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   540]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   540]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   541]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   542]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   543]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   544]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   545]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   546]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   547]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    4] [Cycle:   548]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: add] [Cycle:   548]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001020] [Cycle:   550]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    15] [Addr:                 8200] [Data:                   17] [Cycle:   550]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    15] [Addr:                 4128] [Data:                    7] [Cycle:   554]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000011] [In(1) 0x0000000000000007] [Out: 0x0000000000000018] [OpCode: add] [Cycle:   555]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    15] [Addr:                 8200] [Data:                   24] [Cycle:   560]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   561]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   561]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   561]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   561]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   561]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   562]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   562]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   563]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   564]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   566]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   568]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   568]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   568]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   569]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   569]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   570]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   571]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   572]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   573]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   574]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   575]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   576]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:   577]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:   577]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:   579]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    16] [Addr:                 8200] [Data:                   24] [Cycle:   579]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    16] [Addr:                 4136] [Data:                    2] [Cycle:   583]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000018] [In(1) 0x0000000000000002] [Out: 0x000000000000001a] [OpCode: add] [Cycle:   584]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    16] [Addr:                 8200] [Data:                   26] [Cycle:   589]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   590]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   590]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   590]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   590]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   590]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   591]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   591]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   592]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   593]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   595]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   597]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   597]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   597]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   598]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   598]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   599]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   600]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:   601]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   602]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   603]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   604]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   605]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:   606]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:   606]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:   608]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    17] [Addr:                 8200] [Data:                   26] [Cycle:   608]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    17] [Addr:                 4144] [Data:                    8] [Cycle:   612]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001a] [In(1) 0x0000000000000008] [Out: 0x0000000000000022] [OpCode: add] [Cycle:   613]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    17] [Addr:                 8200] [Data:                   34] [Cycle:   618]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   619]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   619]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   619]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   619]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   619]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   620]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   620]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   621]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   622]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   624]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   624]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   625]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   625]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   625]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   626]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   627]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:   628]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:   630]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:   630]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:   631]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:   631]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   631]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:   631]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:   631]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   632]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002008] [Cycle:   633]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   633]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     1] [Addr:                 8200] [Data:                   34] [Cycle:   637]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000022] [In(1) 0x0000000000000009] [Out: 0x000000000000002b] [OpCode: add] [Cycle:   638]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000002b] [In(1) 0x0000000000000009] [Out: 0x0000000000000004] [OpCode: udiv] [Cycle:   639]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     1] [Addr:                 8200] [Data:                    4] [Cycle:   644]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:   645]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:   647]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   649]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   649]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   649]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:   649]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:   649]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:   650]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    2] [Cycle:   650]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    2] [Cycle:   651]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    2] [Cycle:   651]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: lshr] [Cycle:   652]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000002] [OpCode: and] [Cycle:   652]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002010] [Cycle:   653]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   653]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   653]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   656]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   656]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   657]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:   657]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   659]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xfffffffffffffffc] [OpCode: shl] [Cycle:   660]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   663]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   663]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   663]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   664]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   664]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   665]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   666]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   667]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   668]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   669]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   670]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   671]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551613] [Cycle:   672]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    18] [Addr:                 8208] [Data:                    0] [Cycle:   672]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffd] [OpCode: add] [Cycle:   672]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000fe8] [Cycle:   674]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    18] [Addr:                 4072] [Data:                    0] [Cycle:   676]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   677]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    18] [Addr:                 8208] [Data:                    0] [Cycle:   679]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   680]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   680]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   680]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   680]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   680]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   681]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   681]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   682]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   683]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   685]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   687]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   687]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   687]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   688]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   688]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   689]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   690]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   691]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   692]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   693]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   694]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   695]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551614] [Cycle:   696]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    19] [Addr:                 8208] [Data:                    0] [Cycle:   696]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffe] [OpCode: add] [Cycle:   696]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff0] [Cycle:   698]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    19] [Addr:                 4080] [Data:                    0] [Cycle:   700]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   701]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    19] [Addr:                 8208] [Data:                    0] [Cycle:   703]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   704]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   704]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   704]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   704]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   704]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   705]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   705]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   706]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   707]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   709]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   711]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   711]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   711]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   712]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   712]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   713]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   714]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   715]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   716]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   717]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   718]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   719]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551615] [Cycle:   720]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    20] [Addr:                 8208] [Data:                    0] [Cycle:   720]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000003] [In(1) 0xfffffffffffffffc] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   720]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff8] [Cycle:   722]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    20] [Addr:                 4088] [Data:                    0] [Cycle:   724]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   725]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    20] [Addr:                 8208] [Data:                    0] [Cycle:   727]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   728]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   728]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   728]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   728]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   728]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   729]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   729]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   730]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   731]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   733]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   733]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   734]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   734]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   734]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   735]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   736]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:   737]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:   739]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   741]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   741]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   742]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:   742]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   744]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:   745]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   748]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   748]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   748]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   749]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   749]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   750]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   751]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   752]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   753]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   754]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   755]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   756]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    1] [Cycle:   757]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   757]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001008] [Cycle:   759]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    21] [Addr:                 8208] [Data:                    0] [Cycle:   759]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    21] [Addr:                 4104] [Data:                    9] [Cycle:   763]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000009] [Out: 0x0000000000000009] [OpCode: add] [Cycle:   764]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    21] [Addr:                 8208] [Data:                    9] [Cycle:   769]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   770]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   770]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   770]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   770]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   770]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   771]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   771]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   772]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   773]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   775]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   777]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   777]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   777]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   778]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   778]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   779]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   780]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: or] [Cycle:   781]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   782]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   783]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   784]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   785]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    2] [Cycle:   786]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   786]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001010] [Cycle:   788]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    22] [Addr:                 8208] [Data:                    9] [Cycle:   788]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    22] [Addr:                 4112] [Data:                    6] [Cycle:   792]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000006] [Out: 0x000000000000000f] [OpCode: add] [Cycle:   793]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    22] [Addr:                 8208] [Data:                   15] [Cycle:   798]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   799]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   799]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   799]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   799]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   799]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   800]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   800]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   801]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   802]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   804]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   806]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   806]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   806]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   807]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   807]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   808]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   809]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: or] [Cycle:   810]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   811]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   812]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   813]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   814]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    3] [Cycle:   815]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   815]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001018] [Cycle:   817]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    23] [Addr:                 8208] [Data:                   15] [Cycle:   817]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    23] [Addr:                 4120] [Data:                    8] [Cycle:   821]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000008] [Out: 0x0000000000000017] [OpCode: add] [Cycle:   822]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    23] [Addr:                 8208] [Data:                   23] [Cycle:   827]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   828]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   828]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   828]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   828]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   828]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   829]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   829]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   830]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   831]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   833]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   833]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   834]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   834]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   834]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   835]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   836]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:   837]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:   839]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   841]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   841]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   842]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:   842]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   844]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:   845]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   848]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   848]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   848]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   849]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   849]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   850]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   851]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:   852]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   853]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   854]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   855]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   856]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:   857]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:   857]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:   859]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    24] [Addr:                 8208] [Data:                   23] [Cycle:   859]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    24] [Addr:                 4136] [Data:                    2] [Cycle:   863]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000017] [In(1) 0x0000000000000002] [Out: 0x0000000000000019] [OpCode: add] [Cycle:   864]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    24] [Addr:                 8208] [Data:                   25] [Cycle:   869]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   870]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   870]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   870]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   870]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   870]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   871]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   871]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   872]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   873]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   875]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   877]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   877]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   877]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   878]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   878]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   879]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   880]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:   881]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   882]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   883]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   884]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   885]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:   886]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:   886]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:   888]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    25] [Addr:                 8208] [Data:                   25] [Cycle:   888]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    25] [Addr:                 4144] [Data:                    8] [Cycle:   892]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000019] [In(1) 0x0000000000000008] [Out: 0x0000000000000021] [OpCode: add] [Cycle:   893]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    25] [Addr:                 8208] [Data:                   33] [Cycle:   898]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   899]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   899]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   899]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   899]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   899]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   900]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   900]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   901]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   902]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   904]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   906]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   906]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   906]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:   907]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:   907]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:   908]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   909]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:   910]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:   911]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:   912]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:   913]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   914]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    7] [Cycle:   915]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: add] [Cycle:   915]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001038] [Cycle:   917]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    26] [Addr:                 8208] [Data:                   33] [Cycle:   917]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    26] [Addr:                 4152] [Data:                    8] [Cycle:   921]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000021] [In(1) 0x0000000000000008] [Out: 0x0000000000000029] [OpCode: add] [Cycle:   922]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    26] [Addr:                 8208] [Data:                   41] [Cycle:   927]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   928]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   928]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   928]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   928]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:   928]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   929]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   929]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   930]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:   931]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:   933]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:   933]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   934]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   934]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:   934]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   935]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:   936]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:   937]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:   939]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:   939]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:   940]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:   940]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   940]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:   940]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:   940]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   941]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002010] [Cycle:   942]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   942]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     2] [Addr:                 8208] [Data:                   41] [Cycle:   946]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000029] [In(1) 0x0000000000000009] [Out: 0x0000000000000032] [OpCode: add] [Cycle:   947]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000032] [In(1) 0x0000000000000009] [Out: 0x0000000000000005] [OpCode: udiv] [Cycle:   948]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     2] [Addr:                 8208] [Data:                    5] [Cycle:   953]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:   954]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:   956]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   958]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   958]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   958]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:   958]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:   958]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:   959]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    3] [Cycle:   959]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    3] [Cycle:   960]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    3] [Cycle:   960]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: lshr] [Cycle:   961]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: and] [Cycle:   961]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002018] [Cycle:   962]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   962]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   962]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   965]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:   965]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:   966]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:   966]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:   968]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xfffffffffffffffc] [OpCode: shl] [Cycle:   969]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   972]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   972]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   972]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:   973]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:   973]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:   974]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   975]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:   976]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:   977]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:   978]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:   979]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:   980]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551614] [Cycle:   981]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    27] [Addr:                 8216] [Data:                    0] [Cycle:   981]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0xfffffffffffffffc] [Out: 0xfffffffffffffffe] [OpCode: add] [Cycle:   981]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff0] [Cycle:   983]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    27] [Addr:                 4080] [Data:                    0] [Cycle:   985]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:   986]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    27] [Addr:                 8216] [Data:                    0] [Cycle:   988]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   989]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:   989]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:   989]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:   989]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:   989]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   990]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:   990]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:   991]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:   992]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:   994]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:   996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:   996]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:   997]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:   997]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:   998]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:   999]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  1000]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1001]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1002]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1003]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1004]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551615] [Cycle:  1005]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    28] [Addr:                 8216] [Data:                    0] [Cycle:  1005]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000003] [In(1) 0xfffffffffffffffc] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1005]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff8] [Cycle:  1007]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    28] [Addr:                 4088] [Data:                    0] [Cycle:  1009]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1010]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    28] [Addr:                 8216] [Data:                    0] [Cycle:  1012]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1013]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1013]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1013]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1013]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1013]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1014]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1014]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1015]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1016]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1018]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1020]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1020]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1020]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1021]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1021]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1022]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1023]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  1024]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1025]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1026]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1027]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1028]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    0] [Cycle:  1029]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    29] [Addr:                 8216] [Data:                    0] [Cycle:  1029]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0xfffffffffffffffc] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1029]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001000] [Cycle:  1031]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    29] [Addr:                 4096] [Data:                    0] [Cycle:  1033]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1034]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    29] [Addr:                 8216] [Data:                    0] [Cycle:  1036]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1037]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1037]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1037]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1037]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1037]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1038]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1038]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1039]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1040]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1042]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1042]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1043]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1043]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1043]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1044]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1045]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  1046]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  1048]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1050]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1050]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1051]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  1051]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1053]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:  1054]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1057]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1057]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1057]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1058]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1058]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1059]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1060]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  1061]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1062]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1063]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1064]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1065]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    2] [Cycle:  1066]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1066]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001010] [Cycle:  1068]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    30] [Addr:                 8216] [Data:                    0] [Cycle:  1068]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    30] [Addr:                 4112] [Data:                    6] [Cycle:  1072]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000006] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  1073]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    30] [Addr:                 8216] [Data:                    6] [Cycle:  1078]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1079]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1079]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1079]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1079]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1079]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1080]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1080]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1081]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1082]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1084]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1086]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1086]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1086]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1087]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1087]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1088]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1089]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1090]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1091]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1092]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1093]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1094]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    3] [Cycle:  1095]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1095]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001018] [Cycle:  1097]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    31] [Addr:                 8216] [Data:                    6] [Cycle:  1097]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    31] [Addr:                 4120] [Data:                    8] [Cycle:  1101]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000008] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  1102]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    31] [Addr:                 8216] [Data:                   14] [Cycle:  1107]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1108]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1108]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1108]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1108]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1108]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1109]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1109]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1110]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1111]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1113]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1115]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1115]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1115]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1116]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1116]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1117]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1118]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000000] [Out: 0x0000000000000004] [OpCode: or] [Cycle:  1119]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1120]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1121]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1122]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1123]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    4] [Cycle:  1124]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    32] [Addr:                 8216] [Data:                    0] [Cycle:  1124]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000000] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1124]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001020] [Cycle:  1126]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    32] [Addr:                 4128] [Data:                    0] [Cycle:  1128]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1129]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    32] [Addr:                 8216] [Data:                    0] [Cycle:  1131]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1132]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1132]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1132]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1132]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1132]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1133]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1133]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1134]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1135]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1137]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1137]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1138]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1138]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1138]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1139]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1140]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  1141]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  1143]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1145]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1145]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1146]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  1146]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1148]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  1149]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1152]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1152]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1152]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1153]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1153]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1154]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1155]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1156]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1157]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1158]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1159]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1160]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  1161]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  1161]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  1163]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    33] [Addr:                 8216] [Data:                   14] [Cycle:  1163]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    33] [Addr:                 4144] [Data:                    8] [Cycle:  1167]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000e] [In(1) 0x0000000000000008] [Out: 0x0000000000000016] [OpCode: add] [Cycle:  1168]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    33] [Addr:                 8216] [Data:                   22] [Cycle:  1173]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1174]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1174]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1174]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1174]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1174]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1175]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1175]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1176]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1177]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1179]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1181]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1181]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1181]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1182]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1182]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1183]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1184]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1185]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1186]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1187]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1188]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1189]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    7] [Cycle:  1190]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  1190]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001038] [Cycle:  1192]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    34] [Addr:                 8216] [Data:                   22] [Cycle:  1192]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    34] [Addr:                 4152] [Data:                    8] [Cycle:  1196]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000016] [In(1) 0x0000000000000008] [Out: 0x000000000000001e] [OpCode: add] [Cycle:  1197]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    34] [Addr:                 8216] [Data:                   30] [Cycle:  1202]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1203]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1203]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1203]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1203]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1203]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1204]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1204]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1205]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1206]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1208]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1210]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1210]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1210]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1211]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1211]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1212]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1213]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000001] [Out: 0x0000000000000005] [OpCode: or] [Cycle:  1214]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1215]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1216]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1217]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1218]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    8] [Cycle:  1219]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    35] [Addr:                 8216] [Data:                    0] [Cycle:  1219]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  1219]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001040] [Cycle:  1221]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    35] [Addr:                 4160] [Data:                    0] [Cycle:  1223]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1224]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    35] [Addr:                 8216] [Data:                    0] [Cycle:  1226]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1227]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1227]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1227]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1227]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1227]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1228]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1228]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1229]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1230]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1232]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1232]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1233]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1233]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1233]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1234]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1235]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  1236]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  1238]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  1238]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  1239]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  1239]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1239]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  1239]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  1239]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1240]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002018] [Cycle:  1241]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1241]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     3] [Addr:                 8216] [Data:                   30] [Cycle:  1245]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000001e] [In(1) 0x0000000000000009] [Out: 0x0000000000000027] [OpCode: add] [Cycle:  1246]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000027] [In(1) 0x0000000000000009] [Out: 0x0000000000000004] [OpCode: udiv] [Cycle:  1247]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     3] [Addr:                 8216] [Data:                    4] [Cycle:  1252]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  1253]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  1255]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1257]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1257]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1257]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  1257]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  1257]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  1258]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    4] [Cycle:  1258]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    4] [Cycle:  1259]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    4] [Cycle:  1259]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: lshr] [Cycle:  1260]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: and] [Cycle:  1260]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002020] [Cycle:  1261]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1261]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1261]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1264]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1264]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1265]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  1265]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1267]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:  1268]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1271]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1271]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1271]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1272]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1272]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1273]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1274]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  1275]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1276]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1277]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1278]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1279]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out: 18446744073709551615] [Cycle:  1280]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    36] [Addr:                 8224] [Data:                    0] [Cycle:  1280]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1280]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x80000000000000ff8] [Cycle:  1282]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    36] [Addr:                 4088] [Data:                    0] [Cycle:  1284]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1285]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    36] [Addr:                 8224] [Data:                    0] [Cycle:  1287]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1288]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1288]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1288]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1288]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1288]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1289]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1289]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1290]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1291]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1293]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1295]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1295]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1295]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1296]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1296]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1297]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1298]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: or] [Cycle:  1299]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1300]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1301]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1302]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1303]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    0] [Cycle:  1304]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1304]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001000] [Cycle:  1306]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    37] [Addr:                 8224] [Data:                    0] [Cycle:  1306]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    37] [Addr:                 4096] [Data:                    2] [Cycle:  1310]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1311]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    37] [Addr:                 8224] [Data:                    2] [Cycle:  1316]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1317]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1317]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1317]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1317]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1317]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1318]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1318]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1319]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1320]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1324]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1324]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1324]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1325]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1325]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1326]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1327]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1328]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1329]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1330]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1331]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1332]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    1] [Cycle:  1333]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1333]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001008] [Cycle:  1335]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    38] [Addr:                 8224] [Data:                    2] [Cycle:  1335]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    38] [Addr:                 4104] [Data:                    9] [Cycle:  1339]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000009] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  1340]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    38] [Addr:                 8224] [Data:                   11] [Cycle:  1345]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1346]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1346]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1346]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1346]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1346]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1347]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1347]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1348]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1349]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1351]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1351]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1352]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1352]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1352]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1353]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1354]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  1355]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  1357]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1359]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1359]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1360]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  1360]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1362]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  1363]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1366]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1366]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1366]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1367]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1367]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1368]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1369]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  1370]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1371]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1372]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1373]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1374]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    3] [Cycle:  1375]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    39] [Addr:                 8224] [Data:                    0] [Cycle:  1375]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1375]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001018] [Cycle:  1377]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    39] [Addr:                 4120] [Data:                    0] [Cycle:  1379]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1380]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    39] [Addr:                 8224] [Data:                    0] [Cycle:  1382]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1383]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1383]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1383]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1383]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1383]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1384]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1384]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1385]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1386]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1388]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1390]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1390]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1390]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1391]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1391]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1392]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1393]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1394]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1395]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1396]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1397]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1398]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    4] [Cycle:  1399]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1399]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001020] [Cycle:  1401]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    40] [Addr:                 8224] [Data:                   11] [Cycle:  1401]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    40] [Addr:                 4128] [Data:                    7] [Cycle:  1405]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000007] [Out: 0x0000000000000012] [OpCode: add] [Cycle:  1406]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    40] [Addr:                 8224] [Data:                   18] [Cycle:  1411]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1412]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1412]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1412]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1412]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1412]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1413]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1413]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1414]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1415]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1417]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1419]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1419]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1419]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1420]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1420]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1421]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1422]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1423]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1424]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1425]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1426]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1427]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:  1428]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  1428]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:  1430]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    41] [Addr:                 8224] [Data:                   18] [Cycle:  1430]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    41] [Addr:                 4136] [Data:                    2] [Cycle:  1434]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000012] [In(1) 0x0000000000000002] [Out: 0x0000000000000014] [OpCode: add] [Cycle:  1435]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    41] [Addr:                 8224] [Data:                   20] [Cycle:  1440]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1441]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1441]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1441]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1441]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1441]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1442]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1442]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1443]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1444]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1446]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1446]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1447]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1447]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1447]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1448]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1449]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  1450]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  1452]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1454]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1454]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1455]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  1455]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1457]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  1458]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1461]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1461]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1461]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1462]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1462]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1463]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1464]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  1465]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  1466]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  1467]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  1468]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  1469]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    7] [Cycle:  1470]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    42] [Addr:                 8224] [Data:                    0] [Cycle:  1470]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000008] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  1470]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001038] [Cycle:  1472]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    42] [Addr:                 4152] [Data:                    0] [Cycle:  1474]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1475]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    42] [Addr:                 8224] [Data:                    0] [Cycle:  1477]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1478]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1478]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1478]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1478]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  1478]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1479]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1479]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1480]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1481]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1483]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1485]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1486]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1486]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1487]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1488]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  1489]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1490]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1491]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1492]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1493]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    8] [Cycle:  1494]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  1494]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001040] [Cycle:  1496]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    43] [Addr:                 8224] [Data:                   20] [Cycle:  1496]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    43] [Addr:                 4160] [Data:                    7] [Cycle:  1512]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000014] [In(1) 0x0000000000000007] [Out: 0x000000000000001b] [OpCode: add] [Cycle:  1513]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    43] [Addr:                 8224] [Data:                   27] [Cycle:  1518]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1519]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1519]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1519]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1519]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1519]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1520]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1520]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1521]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1522]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1524]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1526]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1526]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1526]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1527]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1527]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1528]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1529]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1530]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1531]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1532]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1533]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1534]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  1535]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  1535]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  1537]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    44] [Addr:                 8224] [Data:                   27] [Cycle:  1537]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    44] [Addr:                 4168] [Data:                    8] [Cycle:  1541]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001b] [In(1) 0x0000000000000008] [Out: 0x0000000000000023] [OpCode: add] [Cycle:  1542]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    44] [Addr:                 8224] [Data:                   35] [Cycle:  1547]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1548]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1548]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1548]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1548]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1548]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1549]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1549]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1550]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1551]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1553]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1553]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1554]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1554]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1554]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1555]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1556]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  1557]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  1559]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  1559]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  1560]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  1560]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1560]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  1560]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  1560]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000001] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  1561]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002020] [Cycle:  1562]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1562]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     4] [Addr:                 8224] [Data:                   35] [Cycle:  1566]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000023] [In(1) 0x0000000000000009] [Out: 0x000000000000002c] [OpCode: add] [Cycle:  1567]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000002c] [In(1) 0x0000000000000009] [Out: 0x0000000000000004] [OpCode: udiv] [Cycle:  1568]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     4] [Addr:                 8224] [Data:                    4] [Cycle:  1573]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  1574]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  1576]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1578]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1578]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1578]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  1578]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  1578]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  1579]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    5] [Cycle:  1579]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    5] [Cycle:  1580]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    5] [Cycle:  1580]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: lshr] [Cycle:  1581]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: and] [Cycle:  1581]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002028] [Cycle:  1582]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1582]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1582]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1585]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1585]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1586]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  1586]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1588]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:  1589]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1592]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1592]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1592]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1593]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1593]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1594]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1595]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: or] [Cycle:  1596]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1597]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1598]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1599]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1600]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    0] [Cycle:  1601]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1601]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001000] [Cycle:  1603]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    45] [Addr:                 8232] [Data:                    0] [Cycle:  1603]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    45] [Addr:                 4096] [Data:                    2] [Cycle:  1607]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1608]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    45] [Addr:                 8232] [Data:                    2] [Cycle:  1613]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1614]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1614]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1614]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1614]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1614]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1615]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1615]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1616]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1617]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1619]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1621]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1621]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1621]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1622]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1622]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1623]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1624]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1625]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1626]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1627]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1628]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1629]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    1] [Cycle:  1630]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1630]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001008] [Cycle:  1632]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    46] [Addr:                 8232] [Data:                    2] [Cycle:  1632]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    46] [Addr:                 4104] [Data:                    9] [Cycle:  1636]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000009] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  1637]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    46] [Addr:                 8232] [Data:                   11] [Cycle:  1642]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1643]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1643]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1643]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1643]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1643]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1644]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1644]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1645]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1646]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1648]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1650]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1650]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1650]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1651]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1651]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1652]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1653]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  1654]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1655]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1656]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1657]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1658]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    2] [Cycle:  1659]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1659]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001010] [Cycle:  1661]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    47] [Addr:                 8232] [Data:                   11] [Cycle:  1661]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    47] [Addr:                 4112] [Data:                    6] [Cycle:  1665]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000006] [Out: 0x0000000000000011] [OpCode: add] [Cycle:  1666]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    47] [Addr:                 8232] [Data:                   17] [Cycle:  1671]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1672]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1672]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1672]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1672]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1672]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1673]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1673]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1674]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1675]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1677]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1677]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1678]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1678]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1678]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1679]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1680]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  1681]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  1683]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1685]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1685]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1686]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  1686]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1688]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  1689]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1692]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1692]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1692]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1693]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1693]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1694]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1695]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1696]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1697]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1698]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1699]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1700]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    4] [Cycle:  1701]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  1701]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001020] [Cycle:  1703]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    48] [Addr:                 8232] [Data:                   17] [Cycle:  1703]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    48] [Addr:                 4128] [Data:                    7] [Cycle:  1707]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000011] [In(1) 0x0000000000000007] [Out: 0x0000000000000018] [OpCode: add] [Cycle:  1708]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    48] [Addr:                 8232] [Data:                   24] [Cycle:  1713]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1714]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1714]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1714]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1714]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1714]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1715]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1715]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1716]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1717]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1719]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1721]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1721]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1721]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1722]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1722]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1723]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1724]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1725]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1726]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1727]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1728]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1729]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:  1730]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  1730]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:  1732]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    49] [Addr:                 8232] [Data:                   24] [Cycle:  1732]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    49] [Addr:                 4136] [Data:                    2] [Cycle:  1736]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000018] [In(1) 0x0000000000000002] [Out: 0x000000000000001a] [OpCode: add] [Cycle:  1737]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    49] [Addr:                 8232] [Data:                   26] [Cycle:  1742]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1743]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1743]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1743]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1743]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1743]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1744]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1744]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1745]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1746]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1748]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1750]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1750]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1750]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1751]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1751]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1752]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1753]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1754]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1755]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1756]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1757]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1758]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  1759]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  1759]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  1761]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    50] [Addr:                 8232] [Data:                   26] [Cycle:  1761]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    50] [Addr:                 4144] [Data:                    8] [Cycle:  1765]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001a] [In(1) 0x0000000000000008] [Out: 0x0000000000000022] [OpCode: add] [Cycle:  1766]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    50] [Addr:                 8232] [Data:                   34] [Cycle:  1771]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1772]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1772]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1772]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1772]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1772]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1773]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1773]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1774]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1775]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1777]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1777]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1778]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1778]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1778]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1779]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1780]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  1781]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  1783]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1785]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1785]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1786]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  1786]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1788]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  1789]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1792]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1792]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1792]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1793]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1793]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1794]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1795]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  1796]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1797]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1798]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1799]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1800]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    8] [Cycle:  1801]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  1801]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001040] [Cycle:  1803]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    51] [Addr:                 8232] [Data:                   34] [Cycle:  1803]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    51] [Addr:                 4160] [Data:                    7] [Cycle:  1807]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000022] [In(1) 0x0000000000000007] [Out: 0x0000000000000029] [OpCode: add] [Cycle:  1808]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    51] [Addr:                 8232] [Data:                   41] [Cycle:  1813]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1814]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1814]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1814]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1814]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1814]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1815]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1815]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1816]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1817]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1819]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1821]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1821]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1821]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1822]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1822]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1823]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1824]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1825]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1826]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1827]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1828]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1829]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  1830]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  1830]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  1832]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    52] [Addr:                 8232] [Data:                   41] [Cycle:  1832]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    52] [Addr:                 4168] [Data:                    8] [Cycle:  1836]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000029] [In(1) 0x0000000000000008] [Out: 0x0000000000000031] [OpCode: add] [Cycle:  1837]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    52] [Addr:                 8232] [Data:                   49] [Cycle:  1842]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1843]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1843]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1843]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1843]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1843]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1844]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1844]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1845]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1846]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1848]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1850]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1850]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1850]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1851]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1851]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1852]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1853]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  1854]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1855]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1856]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1857]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1858]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  1859]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  1859]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  1861]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    53] [Addr:                 8232] [Data:                   49] [Cycle:  1861]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    53] [Addr:                 4176] [Data:                    3] [Cycle:  1865]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000031] [In(1) 0x0000000000000003] [Out: 0x0000000000000034] [OpCode: add] [Cycle:  1866]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    53] [Addr:                 8232] [Data:                   52] [Cycle:  1871]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1872]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1872]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1872]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1872]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1872]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1873]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1873]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1874]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1875]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  1877]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  1877]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1878]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1878]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  1878]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1879]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1880]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  1881]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  1883]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  1883]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  1884]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  1884]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1884]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  1884]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  1884]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000001] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  1885]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002028] [Cycle:  1886]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1886]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     5] [Addr:                 8232] [Data:                   52] [Cycle:  1890]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000034] [In(1) 0x0000000000000009] [Out: 0x000000000000003d] [OpCode: add] [Cycle:  1891]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000003d] [In(1) 0x0000000000000009] [Out: 0x0000000000000006] [OpCode: udiv] [Cycle:  1892]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     5] [Addr:                 8232] [Data:                    6] [Cycle:  1897]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  1898]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  1900]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1902]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1902]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1902]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  1902]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  1902]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  1903]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    6] [Cycle:  1903]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    6] [Cycle:  1904]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    6] [Cycle:  1904]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: lshr] [Cycle:  1905]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000003] [Out: 0x0000000000000002] [OpCode: and] [Cycle:  1905]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002030] [Cycle:  1906]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1906]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1906]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1909]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  1909]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  1910]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  1910]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  1912]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:  1913]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1916]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1916]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1916]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  1917]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  1917]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  1918]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1919]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  1920]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1921]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1922]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1923]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1924]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    1] [Cycle:  1925]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1925]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001008] [Cycle:  1927]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    54] [Addr:                 8240] [Data:                    0] [Cycle:  1927]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    54] [Addr:                 4104] [Data:                    9] [Cycle:  1931]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000009] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  1932]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    54] [Addr:                 8240] [Data:                    9] [Cycle:  1937]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1938]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1938]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1938]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1938]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1938]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1939]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  1939]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1940]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1941]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1943]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1945]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1945]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1945]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  1946]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  1946]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  1947]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1948]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  1949]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1950]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1951]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1952]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1953]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    2] [Cycle:  1954]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1954]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001010] [Cycle:  1956]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    55] [Addr:                 8240] [Data:                    9] [Cycle:  1956]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    55] [Addr:                 4112] [Data:                    6] [Cycle:  1960]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000006] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  1961]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    55] [Addr:                 8240] [Data:                   15] [Cycle:  1966]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1967]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1967]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1967]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1967]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1967]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1968]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  1968]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  1969]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  1970]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  1972]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1974]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  1974]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  1974]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  1975]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  1975]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  1976]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1977]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  1978]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  1979]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  1980]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  1981]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1982]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    3] [Cycle:  1983]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1983]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001018] [Cycle:  1985]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    56] [Addr:                 8240] [Data:                   15] [Cycle:  1985]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    56] [Addr:                 4120] [Data:                    8] [Cycle:  1989]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000008] [Out: 0x0000000000000017] [OpCode: add] [Cycle:  1990]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    56] [Addr:                 8240] [Data:                   23] [Cycle:  1995]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  1996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  1996]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  1996]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  1996]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1997]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  1997]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  1998]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  1999]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2001]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2001]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2002]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2002]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2002]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2003]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2004]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2005]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2007]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2009]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2009]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2010]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  2010]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2012]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  2013]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2016]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2016]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2016]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2017]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2017]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2018]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2019]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  2020]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2021]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2022]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2023]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2024]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:  2025]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  2025]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:  2027]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    57] [Addr:                 8240] [Data:                   23] [Cycle:  2027]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    57] [Addr:                 4136] [Data:                    2] [Cycle:  2031]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000017] [In(1) 0x0000000000000002] [Out: 0x0000000000000019] [OpCode: add] [Cycle:  2032]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    57] [Addr:                 8240] [Data:                   25] [Cycle:  2037]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2038]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2038]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2038]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2038]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2038]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2039]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2039]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2040]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2041]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2043]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2045]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2045]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2045]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2046]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2046]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2047]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2048]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2049]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2050]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2051]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2052]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2053]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  2054]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  2054]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  2056]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    58] [Addr:                 8240] [Data:                   25] [Cycle:  2056]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    58] [Addr:                 4144] [Data:                    8] [Cycle:  2060]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000019] [In(1) 0x0000000000000008] [Out: 0x0000000000000021] [OpCode: add] [Cycle:  2061]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    58] [Addr:                 8240] [Data:                   33] [Cycle:  2066]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2067]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2067]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2067]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2067]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2067]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2068]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2068]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2069]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2070]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2072]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2074]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2074]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2074]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2075]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2075]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2076]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2077]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2078]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2079]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2080]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2081]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2082]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    7] [Cycle:  2083]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  2083]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001038] [Cycle:  2085]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    59] [Addr:                 8240] [Data:                   33] [Cycle:  2085]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    59] [Addr:                 4152] [Data:                    8] [Cycle:  2089]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000021] [In(1) 0x0000000000000008] [Out: 0x0000000000000029] [OpCode: add] [Cycle:  2090]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    59] [Addr:                 8240] [Data:                   41] [Cycle:  2095]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2096]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2096]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2096]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2096]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2096]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2097]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2097]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2098]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2099]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2101]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2101]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2102]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2102]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2102]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2103]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2104]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2105]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2107]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2109]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2109]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2110]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  2110]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2112]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  2113]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2116]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2116]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2116]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2117]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2117]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2118]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2119]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2120]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2121]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2122]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2123]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2124]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  2125]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  2125]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  2127]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    60] [Addr:                 8240] [Data:                   41] [Cycle:  2127]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    60] [Addr:                 4168] [Data:                    8] [Cycle:  2131]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000029] [In(1) 0x0000000000000008] [Out: 0x0000000000000031] [OpCode: add] [Cycle:  2132]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    60] [Addr:                 8240] [Data:                   49] [Cycle:  2137]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2138]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2138]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2138]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2138]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2138]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2139]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2139]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2140]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2141]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2143]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2145]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2145]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2145]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2146]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2146]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2147]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2148]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  2149]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2150]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2151]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2152]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2153]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  2154]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  2154]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  2156]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    61] [Addr:                 8240] [Data:                   49] [Cycle:  2156]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    61] [Addr:                 4176] [Data:                    3] [Cycle:  2160]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000031] [In(1) 0x0000000000000003] [Out: 0x0000000000000034] [OpCode: add] [Cycle:  2161]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    61] [Addr:                 8240] [Data:                   52] [Cycle:  2166]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2167]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2167]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2167]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2167]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2167]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2168]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2168]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2169]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2170]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2172]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2174]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2174]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2174]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2175]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2175]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2176]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2177]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2178]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2179]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2180]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2181]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2182]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   11] [Cycle:  2183]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000008] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  2183]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001058] [Cycle:  2185]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    62] [Addr:                 8240] [Data:                   52] [Cycle:  2185]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    62] [Addr:                 4184] [Data:                    9] [Cycle:  2189]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000034] [In(1) 0x0000000000000009] [Out: 0x000000000000003d] [OpCode: add] [Cycle:  2190]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    62] [Addr:                 8240] [Data:                   61] [Cycle:  2195]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2196]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2196]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2196]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2196]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2196]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2197]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2197]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2198]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2199]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2201]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2201]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2202]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2202]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2202]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2203]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2204]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  2205]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  2207]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  2207]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  2208]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  2208]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2208]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  2208]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  2208]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000001] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  2209]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002030] [Cycle:  2210]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2210]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     6] [Addr:                 8240] [Data:                   61] [Cycle:  2214]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000003d] [In(1) 0x0000000000000009] [Out: 0x0000000000000046] [OpCode: add] [Cycle:  2215]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000046] [In(1) 0x0000000000000009] [Out: 0x0000000000000007] [OpCode: udiv] [Cycle:  2216]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     6] [Addr:                 8240] [Data:                    7] [Cycle:  2221]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  2222]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  2224]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2226]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2226]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2226]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  2226]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  2226]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  2227]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    7] [Cycle:  2227]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    7] [Cycle:  2228]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    7] [Cycle:  2228]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: lshr] [Cycle:  2229]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: and] [Cycle:  2229]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002038] [Cycle:  2230]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2230]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2230]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2233]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2233]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2234]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  2234]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2236]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000000] [OpCode: shl] [Cycle:  2237]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2240]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2240]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2240]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2241]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2241]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2242]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2243]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  2244]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2245]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2246]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2247]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2248]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    2] [Cycle:  2249]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2249]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001010] [Cycle:  2251]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    63] [Addr:                 8248] [Data:                    0] [Cycle:  2251]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    63] [Addr:                 4112] [Data:                    6] [Cycle:  2255]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000006] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  2256]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    63] [Addr:                 8248] [Data:                    6] [Cycle:  2261]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2262]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2262]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2262]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2262]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2262]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2263]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2263]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2264]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2265]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2267]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2269]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2269]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2269]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2270]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2270]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2271]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2272]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2273]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2274]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2275]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2276]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2277]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    3] [Cycle:  2278]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000000] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2278]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001018] [Cycle:  2280]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    64] [Addr:                 8248] [Data:                    6] [Cycle:  2280]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    64] [Addr:                 4120] [Data:                    8] [Cycle:  2284]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000008] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  2285]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    64] [Addr:                 8248] [Data:                   14] [Cycle:  2290]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2291]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2291]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2291]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2291]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2291]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2292]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2292]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2293]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2294]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2296]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2298]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2298]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2298]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2299]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2299]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2300]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2301]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000000] [Out: 0x0000000000000004] [OpCode: or] [Cycle:  2302]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  2303]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  2304]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  2305]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2306]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    4] [Cycle:  2307]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    65] [Addr:                 8248] [Data:                    0] [Cycle:  2307]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000000] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2307]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001020] [Cycle:  2309]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    65] [Addr:                 4128] [Data:                    0] [Cycle:  2311]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2312]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    65] [Addr:                 8248] [Data:                    0] [Cycle:  2314]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2315]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2315]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2315]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2315]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  2315]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2316]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2316]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2317]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2318]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2320]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2320]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2321]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2321]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2321]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2322]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2323]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2324]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2326]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2328]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2328]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2329]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  2329]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2331]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  2332]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2335]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2335]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2335]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2336]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2336]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2337]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2338]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2339]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2340]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2341]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2342]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2343]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  2344]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  2344]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  2346]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    66] [Addr:                 8248] [Data:                   14] [Cycle:  2346]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    66] [Addr:                 4144] [Data:                    8] [Cycle:  2350]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000e] [In(1) 0x0000000000000008] [Out: 0x0000000000000016] [OpCode: add] [Cycle:  2351]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    66] [Addr:                 8248] [Data:                   22] [Cycle:  2356]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2357]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2357]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2357]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2357]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2357]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2358]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2358]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2359]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2360]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2362]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2364]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2364]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2364]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2365]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2365]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2366]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2367]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2368]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2369]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2370]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2371]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2372]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    7] [Cycle:  2373]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  2373]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001038] [Cycle:  2375]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    67] [Addr:                 8248] [Data:                   22] [Cycle:  2375]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    67] [Addr:                 4152] [Data:                    8] [Cycle:  2379]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000016] [In(1) 0x0000000000000008] [Out: 0x000000000000001e] [OpCode: add] [Cycle:  2380]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    67] [Addr:                 8248] [Data:                   30] [Cycle:  2385]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2386]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2386]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2386]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2386]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2386]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2387]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2387]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2388]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2389]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2391]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2393]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2393]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2393]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2394]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2394]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2395]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2396]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000001] [Out: 0x0000000000000005] [OpCode: or] [Cycle:  2397]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  2398]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  2399]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  2400]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2401]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    8] [Cycle:  2402]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    68] [Addr:                 8248] [Data:                    0] [Cycle:  2402]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  2402]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001040] [Cycle:  2404]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    68] [Addr:                 4160] [Data:                    0] [Cycle:  2406]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2407]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    68] [Addr:                 8248] [Data:                    0] [Cycle:  2409]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2410]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2410]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2410]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2410]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  2410]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2411]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2411]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2412]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2413]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2415]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2415]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2416]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2416]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2416]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2417]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2418]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2419]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2421]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2423]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2423]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2424]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  2424]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2426]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  2427]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2430]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2430]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2430]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2431]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2431]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2432]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2433]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  2434]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2435]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2436]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2437]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2438]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  2439]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  2439]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  2441]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    69] [Addr:                 8248] [Data:                   30] [Cycle:  2441]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    69] [Addr:                 4176] [Data:                    3] [Cycle:  2445]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001e] [In(1) 0x0000000000000003] [Out: 0x0000000000000021] [OpCode: add] [Cycle:  2446]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    69] [Addr:                 8248] [Data:                   33] [Cycle:  2451]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2452]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2452]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2452]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2452]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2452]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2453]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2453]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2454]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2455]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2457]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2459]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2459]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2459]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2460]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2460]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2461]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2462]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2463]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2464]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2465]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2466]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2467]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   11] [Cycle:  2468]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000008] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  2468]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001058] [Cycle:  2470]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    70] [Addr:                 8248] [Data:                   33] [Cycle:  2470]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    70] [Addr:                 4184] [Data:                    9] [Cycle:  2474]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000021] [In(1) 0x0000000000000009] [Out: 0x000000000000002a] [OpCode: add] [Cycle:  2475]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    70] [Addr:                 8248] [Data:                   42] [Cycle:  2480]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2481]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2481]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2481]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2481]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2481]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2482]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2482]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2483]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2484]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2486]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2488]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2488]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2488]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2489]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2489]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2490]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2491]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000006] [OpCode: or] [Cycle:  2492]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  2493]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  2494]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  2495]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2496]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   12] [Cycle:  2497]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    71] [Addr:                 8248] [Data:                    0] [Cycle:  2497]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000008] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  2497]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001060] [Cycle:  2499]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    71] [Addr:                 4192] [Data:                    0] [Cycle:  2501]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2502]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    71] [Addr:                 8248] [Data:                    0] [Cycle:  2504]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2505]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2505]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2505]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2505]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  2505]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2506]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2506]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2507]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2508]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2510]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2510]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2511]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2511]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2511]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2512]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2513]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  2514]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  2516]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  2516]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  2517]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  2517]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2517]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  2517]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  2517]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000001] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  2518]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002038] [Cycle:  2519]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000008] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2519]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     7] [Addr:                 8248] [Data:                   42] [Cycle:  2523]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000002a] [In(1) 0x0000000000000009] [Out: 0x0000000000000033] [OpCode: add] [Cycle:  2524]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000033] [In(1) 0x0000000000000009] [Out: 0x0000000000000005] [OpCode: udiv] [Cycle:  2525]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     7] [Addr:                 8248] [Data:                    5] [Cycle:  2530]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  2531]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  2533]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2535]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2535]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2535]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  2535]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  2535]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  2536]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    8] [Cycle:  2536]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    8] [Cycle:  2537]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    8] [Cycle:  2537]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000008] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: lshr] [Cycle:  2538]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000008] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: and] [Cycle:  2538]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002040] [Cycle:  2539]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2539]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2539]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2542]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2542]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2543]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  2543]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2545]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  2546]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2549]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2549]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2549]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2550]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2550]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2551]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2552]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  2553]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  2554]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  2555]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  2556]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2557]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    3] [Cycle:  2558]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    72] [Addr:                 8256] [Data:                    0] [Cycle:  2558]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2558]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001018] [Cycle:  2560]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    72] [Addr:                 4120] [Data:                    0] [Cycle:  2562]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2563]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    72] [Addr:                 8256] [Data:                    0] [Cycle:  2565]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2566]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2566]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2566]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2566]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  2566]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2567]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2567]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2568]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2569]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2571]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2573]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2573]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2573]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2574]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2574]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2575]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2576]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  2577]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2578]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2579]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2580]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2581]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    4] [Cycle:  2582]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2582]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001020] [Cycle:  2584]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    73] [Addr:                 8256] [Data:                    0] [Cycle:  2596]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    73] [Addr:                 4128] [Data:                    7] [Cycle:  2599]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000007] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  2600]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    73] [Addr:                 8256] [Data:                    7] [Cycle:  2605]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2606]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2606]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2606]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2606]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2606]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2607]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2607]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2608]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2609]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2611]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2613]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2613]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2613]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2614]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2614]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2615]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2616]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  2617]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2618]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2619]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2620]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2621]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:  2622]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  2622]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:  2624]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    74] [Addr:                 8256] [Data:                    7] [Cycle:  2624]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    74] [Addr:                 4136] [Data:                    2] [Cycle:  2628]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000002] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  2629]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    74] [Addr:                 8256] [Data:                    9] [Cycle:  2634]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2635]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2635]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2635]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2635]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2635]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2636]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2636]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2637]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2638]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2640]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2640]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2641]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2641]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2641]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2642]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2643]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2644]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2646]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2648]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2648]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2649]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  2649]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2651]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  2652]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2655]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2655]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2655]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2656]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2656]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2657]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2658]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  2659]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  2660]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  2661]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  2662]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2663]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    7] [Cycle:  2664]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    75] [Addr:                 8256] [Data:                    0] [Cycle:  2664]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000008] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  2664]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001038] [Cycle:  2666]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    75] [Addr:                 4152] [Data:                    0] [Cycle:  2668]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2669]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    75] [Addr:                 8256] [Data:                    0] [Cycle:  2671]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2672]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2672]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2672]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2672]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  2672]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2673]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2673]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2674]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2675]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2677]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2679]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2679]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2679]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2680]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2680]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2681]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2682]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  2683]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2684]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2685]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2686]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2687]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    8] [Cycle:  2688]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  2688]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001040] [Cycle:  2690]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    76] [Addr:                 8256] [Data:                    9] [Cycle:  2690]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    76] [Addr:                 4160] [Data:                    7] [Cycle:  2694]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000007] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  2695]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    76] [Addr:                 8256] [Data:                   16] [Cycle:  2700]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2701]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2701]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2701]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2701]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2701]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2702]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2702]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2703]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2704]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2706]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2708]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2708]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2708]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2709]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2709]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2710]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2711]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2712]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2713]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2714]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2715]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2716]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  2717]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  2717]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  2719]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    77] [Addr:                 8256] [Data:                   16] [Cycle:  2719]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    77] [Addr:                 4168] [Data:                    8] [Cycle:  2723]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000010] [In(1) 0x0000000000000008] [Out: 0x0000000000000018] [OpCode: add] [Cycle:  2724]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    77] [Addr:                 8256] [Data:                   24] [Cycle:  2729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2730]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2730]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2730]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2730]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2730]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2731]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2731]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2732]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2733]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2735]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2735]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2736]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2736]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2736]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2737]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2738]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2739]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2741]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2743]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2743]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2744]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  2744]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2746]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  2747]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2750]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2750]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2750]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2751]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2751]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2752]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2753]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000003] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  2754]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  2755]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  2756]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  2757]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  2758]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   11] [Cycle:  2759]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:    78] [Addr:                 8256] [Data:                    0] [Cycle:  2759]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x000000000000000c] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  2759]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001058] [Cycle:  2761]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:    78] [Addr:                 4184] [Data:                    0] [Cycle:  2763]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2764]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:    78] [Addr:                 8256] [Data:                    0] [Cycle:  2766]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2767]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2767]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2767]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2767]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  2767]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2768]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2768]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2769]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2770]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2772]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2774]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2774]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2774]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2775]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2775]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2776]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2777]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2778]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2779]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2780]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2781]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2782]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   12] [Cycle:  2783]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x000000000000000c] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  2783]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001060] [Cycle:  2785]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    79] [Addr:                 8256] [Data:                   24] [Cycle:  2785]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    79] [Addr:                 4192] [Data:                    4] [Cycle:  2789]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000018] [In(1) 0x0000000000000004] [Out: 0x000000000000001c] [OpCode: add] [Cycle:  2790]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    79] [Addr:                 8256] [Data:                   28] [Cycle:  2795]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2796]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2796]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2796]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2796]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2796]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2797]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2797]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2798]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2799]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2801]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2803]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2803]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2803]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2804]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2804]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2805]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2806]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2807]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2808]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2809]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2810]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2811]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   13] [Cycle:  2812]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x000000000000000c] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  2812]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001068] [Cycle:  2814]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    80] [Addr:                 8256] [Data:                   28] [Cycle:  2814]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    80] [Addr:                 4200] [Data:                    0] [Cycle:  2818]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001c] [In(1) 0x0000000000000000] [Out: 0x000000000000001c] [OpCode: add] [Cycle:  2819]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    80] [Addr:                 8256] [Data:                   28] [Cycle:  2824]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2825]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2825]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2825]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2825]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2825]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2826]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2826]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2827]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2828]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2830]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2830]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2831]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2831]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2831]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2832]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2833]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  2834]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  2836]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  2836]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  2837]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  2837]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2837]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  2837]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  2837]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000008] [In(1) 0x0000000000000001] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  2838]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002040] [Cycle:  2839]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2839]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     8] [Addr:                 8256] [Data:                   28] [Cycle:  2843]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000001c] [In(1) 0x0000000000000009] [Out: 0x0000000000000025] [OpCode: add] [Cycle:  2844]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000025] [In(1) 0x0000000000000009] [Out: 0x0000000000000004] [OpCode: udiv] [Cycle:  2845]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     8] [Addr:                 8256] [Data:                    4] [Cycle:  2850]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  2851]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  2853]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2855]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2855]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2855]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  2855]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  2855]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  2856]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                    9] [Cycle:  2856]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                    9] [Cycle:  2857]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                    9] [Cycle:  2857]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: lshr] [Cycle:  2858]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: and] [Cycle:  2858]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002048] [Cycle:  2859]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2859]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2859]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2862]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2862]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2863]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  2863]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2865]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  2866]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2869]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2869]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2869]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2870]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2870]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2871]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2872]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  2873]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2874]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2875]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2876]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2877]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    4] [Cycle:  2878]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  2878]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001020] [Cycle:  2880]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    81] [Addr:                 8264] [Data:                    0] [Cycle:  2880]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    81] [Addr:                 4128] [Data:                    7] [Cycle:  2884]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000007] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  2885]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    81] [Addr:                 8264] [Data:                    7] [Cycle:  2890]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2891]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2891]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2891]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2891]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2891]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2892]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2892]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2893]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2894]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2896]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2898]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2898]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2898]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2899]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2899]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  2900]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2901]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  2902]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2903]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2904]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2905]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2906]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:  2907]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  2907]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:  2909]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    82] [Addr:                 8264] [Data:                    7] [Cycle:  2909]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    82] [Addr:                 4136] [Data:                    2] [Cycle:  2913]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000002] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  2914]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    82] [Addr:                 8264] [Data:                    9] [Cycle:  2919]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2920]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2920]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2920]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2920]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2920]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2921]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2921]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2922]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2923]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2925]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2927]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2927]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2927]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  2928]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  2928]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  2929]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2930]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  2931]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2932]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2933]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2934]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2935]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  2936]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  2936]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  2938]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    83] [Addr:                 8264] [Data:                    9] [Cycle:  2938]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    83] [Addr:                 4144] [Data:                    8] [Cycle:  2942]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000008] [Out: 0x0000000000000011] [OpCode: add] [Cycle:  2943]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    83] [Addr:                 8264] [Data:                   17] [Cycle:  2948]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2949]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2949]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2949]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2949]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2949]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2950]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  2950]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  2951]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  2952]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  2954]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  2954]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2955]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2955]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  2955]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2956]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2957]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  2958]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  2960]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2962]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  2962]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  2963]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  2963]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  2965]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  2966]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2969]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2969]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2969]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  2970]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  2970]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  2971]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2972]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  2973]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  2974]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  2975]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  2976]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  2977]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    8] [Cycle:  2978]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  2978]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001040] [Cycle:  2980]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    84] [Addr:                 8264] [Data:                   17] [Cycle:  2980]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    84] [Addr:                 4160] [Data:                    7] [Cycle:  2984]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000011] [In(1) 0x0000000000000007] [Out: 0x0000000000000018] [OpCode: add] [Cycle:  2985]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    84] [Addr:                 8264] [Data:                   24] [Cycle:  2990]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2991]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  2991]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  2991]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  2991]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  2991]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2992]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  2992]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  2993]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  2994]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  2996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2998]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  2998]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  2998]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  2999]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  2999]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3000]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3001]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3002]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3003]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3004]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3005]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3006]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  3007]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  3007]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  3009]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    85] [Addr:                 8264] [Data:                   24] [Cycle:  3009]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    85] [Addr:                 4168] [Data:                    8] [Cycle:  3013]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000018] [In(1) 0x0000000000000008] [Out: 0x0000000000000020] [OpCode: add] [Cycle:  3014]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    85] [Addr:                 8264] [Data:                   32] [Cycle:  3019]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3020]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3020]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3020]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3020]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3020]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3021]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3021]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3022]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3023]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3025]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3027]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3027]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3027]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3028]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3028]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3029]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3030]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  3031]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3032]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3033]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3034]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3035]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  3036]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  3036]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  3038]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    86] [Addr:                 8264] [Data:                   32] [Cycle:  3038]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    86] [Addr:                 4176] [Data:                    3] [Cycle:  3042]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000020] [In(1) 0x0000000000000003] [Out: 0x0000000000000023] [OpCode: add] [Cycle:  3043]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    86] [Addr:                 8264] [Data:                   35] [Cycle:  3048]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3049]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3049]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3049]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3049]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3049]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3050]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3050]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3051]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3052]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3054]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3054]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3055]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3055]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3055]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3056]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3057]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  3058]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  3060]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3062]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3062]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3063]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  3063]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3065]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  3066]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3069]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3069]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3069]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3070]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3070]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3071]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3072]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3073]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3074]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3075]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3076]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3077]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   12] [Cycle:  3078]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x000000000000000c] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  3078]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001060] [Cycle:  3080]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    87] [Addr:                 8264] [Data:                   35] [Cycle:  3080]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    87] [Addr:                 4192] [Data:                    4] [Cycle:  3084]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000023] [In(1) 0x0000000000000004] [Out: 0x0000000000000027] [OpCode: add] [Cycle:  3085]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    87] [Addr:                 8264] [Data:                   39] [Cycle:  3090]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3091]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3091]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3091]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3091]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3091]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3092]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3092]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3093]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3094]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3096]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3098]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3098]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3098]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3099]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3099]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3100]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3101]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3102]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3103]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3104]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3105]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3106]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   13] [Cycle:  3107]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x000000000000000c] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  3107]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001068] [Cycle:  3109]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    88] [Addr:                 8264] [Data:                   39] [Cycle:  3109]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    88] [Addr:                 4200] [Data:                    0] [Cycle:  3113]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000027] [In(1) 0x0000000000000000] [Out: 0x0000000000000027] [OpCode: add] [Cycle:  3114]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    88] [Addr:                 8264] [Data:                   39] [Cycle:  3119]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3120]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3120]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3120]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3120]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3120]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3121]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3121]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3122]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3123]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3125]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3127]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3127]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3127]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3128]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3128]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3129]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3130]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3131]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3132]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3133]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3134]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3135]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   14] [Cycle:  3136]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x000000000000000c] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  3136]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001070] [Cycle:  3138]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    89] [Addr:                 8264] [Data:                   39] [Cycle:  3138]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    89] [Addr:                 4208] [Data:                    3] [Cycle:  3142]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000027] [In(1) 0x0000000000000003] [Out: 0x000000000000002a] [OpCode: add] [Cycle:  3143]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    89] [Addr:                 8264] [Data:                   42] [Cycle:  3148]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3149]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3149]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3149]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3149]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3149]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3150]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3150]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3151]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3152]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3154]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3154]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3155]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3155]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3155]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3156]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3157]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  3158]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  3160]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  3160]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  3161]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  3161]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3161]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  3161]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  3161]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x0000000000000009] [In(1) 0x0000000000000001] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  3162]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002048] [Cycle:  3163]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x000000000000000a] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3163]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:     9] [Addr:                 8264] [Data:                   42] [Cycle:  3167]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000002a] [In(1) 0x0000000000000009] [Out: 0x0000000000000033] [OpCode: add] [Cycle:  3168]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000033] [In(1) 0x0000000000000009] [Out: 0x0000000000000005] [OpCode: udiv] [Cycle:  3169]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:     9] [Addr:                 8264] [Data:                    5] [Cycle:  3174]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  3175]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  3177]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3179]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3179]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3179]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  3179]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  3179]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  3180]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                   10] [Cycle:  3180]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                   10] [Cycle:  3181]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                   10] [Cycle:  3181]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x000000000000000a] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: lshr] [Cycle:  3182]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x000000000000000a] [In(1) 0x0000000000000003] [Out: 0x0000000000000002] [OpCode: and] [Cycle:  3182]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002050] [Cycle:  3183]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3183]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3183]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3186]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3186]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3187]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  3187]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3189]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  3190]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3193]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3193]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3193]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3194]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3194]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3195]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3196]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: or] [Cycle:  3197]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3198]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3199]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3200]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3201]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    5] [Cycle:  3202]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: add] [Cycle:  3202]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001028] [Cycle:  3204]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    90] [Addr:                 8272] [Data:                    0] [Cycle:  3204]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    90] [Addr:                 4136] [Data:                    2] [Cycle:  3208]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3209]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    90] [Addr:                 8272] [Data:                    2] [Cycle:  3214]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3215]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3215]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3215]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3215]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3215]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3216]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3216]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3217]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3218]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3220]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3222]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3222]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3222]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3223]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3223]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3224]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3225]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3226]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3227]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3228]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3229]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3230]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  3231]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  3231]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  3233]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    91] [Addr:                 8272] [Data:                    2] [Cycle:  3233]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    91] [Addr:                 4144] [Data:                    8] [Cycle:  3237]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  3238]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    91] [Addr:                 8272] [Data:                   10] [Cycle:  3243]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3244]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3244]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3244]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3244]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3244]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3245]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3245]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3246]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3247]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3249]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3251]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3251]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3251]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3252]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3252]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3253]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3254]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3255]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3256]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3257]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3258]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3259]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    7] [Cycle:  3260]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  3260]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001038] [Cycle:  3262]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    92] [Addr:                 8272] [Data:                   10] [Cycle:  3262]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    92] [Addr:                 4152] [Data:                    8] [Cycle:  3266]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000a] [In(1) 0x0000000000000008] [Out: 0x0000000000000012] [OpCode: add] [Cycle:  3267]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    92] [Addr:                 8272] [Data:                   18] [Cycle:  3272]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3273]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3273]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3273]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3273]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3273]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3274]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3274]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3275]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3276]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3278]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3278]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3279]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3279]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3279]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3280]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3281]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  3282]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  3284]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3286]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3286]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3287]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  3287]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3289]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  3290]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3293]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3293]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3293]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3294]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3294]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3295]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3296]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3297]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3298]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3299]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3300]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3301]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  3302]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  3302]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  3304]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    93] [Addr:                 8272] [Data:                   18] [Cycle:  3304]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    93] [Addr:                 4168] [Data:                    8] [Cycle:  3308]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000012] [In(1) 0x0000000000000008] [Out: 0x000000000000001a] [OpCode: add] [Cycle:  3309]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    93] [Addr:                 8272] [Data:                   26] [Cycle:  3314]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3315]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3315]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3315]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3315]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3315]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3316]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3316]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3317]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3318]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3320]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3322]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3323]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3323]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3324]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3325]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  3326]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3327]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3328]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3329]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3330]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  3331]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  3331]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  3333]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    94] [Addr:                 8272] [Data:                   26] [Cycle:  3333]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    94] [Addr:                 4176] [Data:                    3] [Cycle:  3337]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001a] [In(1) 0x0000000000000003] [Out: 0x000000000000001d] [OpCode: add] [Cycle:  3338]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    94] [Addr:                 8272] [Data:                   29] [Cycle:  3343]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3344]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3344]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3344]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3344]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3344]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3345]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3345]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3346]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3347]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3349]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3351]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3351]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3351]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3352]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3352]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3353]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3354]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3355]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3356]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3357]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3358]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3359]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   11] [Cycle:  3360]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000008] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  3360]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001058] [Cycle:  3362]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    95] [Addr:                 8272] [Data:                   29] [Cycle:  3362]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    95] [Addr:                 4184] [Data:                    9] [Cycle:  3366]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001d] [In(1) 0x0000000000000009] [Out: 0x0000000000000026] [OpCode: add] [Cycle:  3367]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    95] [Addr:                 8272] [Data:                   38] [Cycle:  3372]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3373]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3373]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3373]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3373]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3373]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3374]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3374]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3375]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3376]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3378]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3378]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3379]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3379]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3379]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3380]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3381]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  3382]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  3384]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3386]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3386]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3387]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  3387]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3389]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  3390]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3393]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3393]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3393]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3394]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3394]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3395]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3396]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3397]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3398]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3399]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3400]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3401]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   13] [Cycle:  3402]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x000000000000000c] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  3402]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001068] [Cycle:  3404]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    96] [Addr:                 8272] [Data:                   38] [Cycle:  3404]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    96] [Addr:                 4200] [Data:                    0] [Cycle:  3408]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000026] [In(1) 0x0000000000000000] [Out: 0x0000000000000026] [OpCode: add] [Cycle:  3409]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    96] [Addr:                 8272] [Data:                   38] [Cycle:  3414]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3415]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3415]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3415]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3415]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3415]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3416]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3416]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3417]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3418]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3420]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3422]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3422]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3422]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3423]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3423]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3424]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3425]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3426]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3427]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3428]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3429]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3430]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   14] [Cycle:  3431]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x000000000000000c] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  3431]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001070] [Cycle:  3433]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    97] [Addr:                 8272] [Data:                   38] [Cycle:  3433]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    97] [Addr:                 4208] [Data:                    3] [Cycle:  3437]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000026] [In(1) 0x0000000000000003] [Out: 0x0000000000000029] [OpCode: add] [Cycle:  3438]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    97] [Addr:                 8272] [Data:                   41] [Cycle:  3443]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3444]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3444]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3444]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3444]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3444]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3445]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3445]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3446]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3447]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3449]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3451]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3451]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3451]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3452]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3452]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3453]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3454]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3455]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3456]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3457]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3458]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3459]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   15] [Cycle:  3460]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x000000000000000c] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  3460]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001078] [Cycle:  3462]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    98] [Addr:                 8272] [Data:                   41] [Cycle:  3462]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    98] [Addr:                 4216] [Data:                    5] [Cycle:  3466]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000029] [In(1) 0x0000000000000005] [Out: 0x000000000000002e] [OpCode: add] [Cycle:  3467]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    98] [Addr:                 8272] [Data:                   46] [Cycle:  3472]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3473]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3473]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3473]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3473]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3473]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3474]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3474]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3475]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3476]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3478]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3478]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3479]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3479]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3479]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3480]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3481]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  3482]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  3484]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  3484]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  3485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  3485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  3485]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  3485]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x000000000000000a] [In(1) 0x0000000000000001] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  3486]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002050] [Cycle:  3487]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3487]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:    10] [Addr:                 8272] [Data:                   46] [Cycle:  3491]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000002e] [In(1) 0x0000000000000009] [Out: 0x0000000000000037] [OpCode: add] [Cycle:  3492]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000037] [In(1) 0x0000000000000009] [Out: 0x0000000000000006] [OpCode: udiv] [Cycle:  3493]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:    10] [Addr:                 8272] [Data:                    6] [Cycle:  3498]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  3499]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  3501]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3503]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3503]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3503]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  3503]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  3503]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  3504]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                   11] [Cycle:  3504]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                   11] [Cycle:  3505]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                   11] [Cycle:  3505]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: lshr] [Cycle:  3506]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: and] [Cycle:  3506]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002058] [Cycle:  3507]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3507]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3507]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3510]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3510]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3511]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  3511]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3513]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: shl] [Cycle:  3514]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3517]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3517]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3517]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3518]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3518]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3519]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3520]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3521]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3522]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3523]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3524]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3525]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    6] [Cycle:  3526]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: add] [Cycle:  3526]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001030] [Cycle:  3528]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:    99] [Addr:                 8280] [Data:                    0] [Cycle:  3528]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:    99] [Addr:                 4144] [Data:                    8] [Cycle:  3532]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  3533]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:    99] [Addr:                 8280] [Data:                    8] [Cycle:  3538]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3539]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3539]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3539]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3539]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3539]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3540]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3540]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3541]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3542]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3544]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3546]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3546]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3546]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3547]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3547]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3548]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3549]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3550]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3551]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3552]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3553]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3554]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    7] [Cycle:  3555]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  3555]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001038] [Cycle:  3557]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   100] [Addr:                 8280] [Data:                    8] [Cycle:  3557]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   100] [Addr:                 4152] [Data:                    8] [Cycle:  3561]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000008] [In(1) 0x0000000000000008] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  3562]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   100] [Addr:                 8280] [Data:                   16] [Cycle:  3567]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3568]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3568]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3568]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3568]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3568]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3569]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3569]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3570]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3571]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3573]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3575]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3575]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3575]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3576]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3576]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3577]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  3578]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000001] [Out: 0x0000000000000005] [OpCode: or] [Cycle:  3579]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  3580]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  3581]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  3582]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  3583]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    8] [Cycle:  3584]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   101] [Addr:                 8280] [Data:                    0] [Cycle:  3584]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  3584]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001040] [Cycle:  3586]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   101] [Addr:                 4160] [Data:                    0] [Cycle:  3588]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3589]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   101] [Addr:                 8280] [Data:                    0] [Cycle:  3591]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3592]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3592]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3592]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3592]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  3592]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3593]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3593]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3594]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3595]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3597]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3597]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3598]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3598]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3598]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3599]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3600]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  3601]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  3603]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3605]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3605]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3606]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  3606]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3608]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  3609]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3612]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3612]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3612]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3613]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3613]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3614]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3615]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  3616]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3617]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3618]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3619]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3620]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  3621]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  3621]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  3623]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   102] [Addr:                 8280] [Data:                   16] [Cycle:  3623]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   102] [Addr:                 4176] [Data:                    3] [Cycle:  3627]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000010] [In(1) 0x0000000000000003] [Out: 0x0000000000000013] [OpCode: add] [Cycle:  3628]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   102] [Addr:                 8280] [Data:                   19] [Cycle:  3633]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3634]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3634]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3634]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3634]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3634]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3635]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3635]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3636]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3637]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3639]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3641]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3641]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3641]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3642]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3642]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3643]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3644]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3645]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3646]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3647]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3648]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3649]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   11] [Cycle:  3650]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000008] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  3650]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001058] [Cycle:  3652]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   103] [Addr:                 8280] [Data:                   19] [Cycle:  3652]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   103] [Addr:                 4184] [Data:                    9] [Cycle:  3656]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000013] [In(1) 0x0000000000000009] [Out: 0x000000000000001c] [OpCode: add] [Cycle:  3657]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   103] [Addr:                 8280] [Data:                   28] [Cycle:  3662]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3663]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3663]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3663]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3663]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3663]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3664]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3664]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3665]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3666]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3668]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3670]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3670]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3670]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3671]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3671]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3672]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  3673]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000006] [OpCode: or] [Cycle:  3674]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  3675]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  3676]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  3677]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  3678]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   12] [Cycle:  3679]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   104] [Addr:                 8280] [Data:                    0] [Cycle:  3679]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000008] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  3679]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001060] [Cycle:  3681]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   104] [Addr:                 4192] [Data:                    0] [Cycle:  3683]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3684]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   104] [Addr:                 8280] [Data:                    0] [Cycle:  3686]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3687]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3687]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3687]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3687]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  3687]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3688]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3688]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3689]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3690]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3692]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3692]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3693]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3693]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3693]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3694]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3695]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  3696]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  3698]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3700]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3700]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3701]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  3701]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3703]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  3704]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3707]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3707]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3707]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3708]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3708]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3709]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3710]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3711]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3712]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3713]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3714]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3715]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   14] [Cycle:  3716]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x000000000000000c] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  3716]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001070] [Cycle:  3718]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   105] [Addr:                 8280] [Data:                   28] [Cycle:  3718]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   105] [Addr:                 4208] [Data:                    3] [Cycle:  3722]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001c] [In(1) 0x0000000000000003] [Out: 0x000000000000001f] [OpCode: add] [Cycle:  3723]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   105] [Addr:                 8280] [Data:                   31] [Cycle:  3728]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3729]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3729]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3729]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3730]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3730]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3731]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3732]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3734]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3736]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3736]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3736]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3737]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3737]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3738]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3739]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3740]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3741]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3742]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3743]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3744]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   15] [Cycle:  3745]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x000000000000000c] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  3745]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001078] [Cycle:  3747]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   106] [Addr:                 8280] [Data:                   31] [Cycle:  3747]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   106] [Addr:                 4216] [Data:                    5] [Cycle:  3751]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000001f] [In(1) 0x0000000000000005] [Out: 0x0000000000000024] [OpCode: add] [Cycle:  3752]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   106] [Addr:                 8280] [Data:                   36] [Cycle:  3757]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3758]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3758]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3758]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3758]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3758]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3759]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3759]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3760]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3761]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3763]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3765]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3765]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3765]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3766]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3766]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3767]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  3768]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000003] [Out: 0x0000000000000007] [OpCode: or] [Cycle:  3769]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  3770]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  3771]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  3772]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  3773]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   16] [Cycle:  3774]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   107] [Addr:                 8280] [Data:                    0] [Cycle:  3774]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x000000000000000c] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  3774]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001080] [Cycle:  3776]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   107] [Addr:                 4224] [Data:                    0] [Cycle:  3778]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3779]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   107] [Addr:                 8280] [Data:                    0] [Cycle:  3781]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3782]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3782]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3782]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3782]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  3782]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3783]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3783]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3784]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3785]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3787]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3787]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3788]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3788]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3788]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3789]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3790]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  3791]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  3793]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  3793]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  3794]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  3794]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3794]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  3794]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  3794]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000001] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  3795]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002058] [Cycle:  3796]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x000000000000000c] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3796]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:    11] [Addr:                 8280] [Data:                   36] [Cycle:  3800]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000024] [In(1) 0x0000000000000009] [Out: 0x000000000000002d] [OpCode: add] [Cycle:  3801]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000002d] [In(1) 0x0000000000000009] [Out: 0x0000000000000005] [OpCode: udiv] [Cycle:  3802]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:    11] [Addr:                 8280] [Data:                    5] [Cycle:  3807]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  3808]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  3810]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3812]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3812]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3812]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  3812]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  3812]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  3813]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                   12] [Cycle:  3813]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                   12] [Cycle:  3814]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                   12] [Cycle:  3814]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x000000000000000c] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: lshr] [Cycle:  3815]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x000000000000000c] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: and] [Cycle:  3815]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002060] [Cycle:  3816]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3816]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0xffffffffffffffff] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  3816]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3819]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3819]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3820]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  3820]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3822]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  3823]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3826]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3826]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3826]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3827]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3827]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3828]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  3829]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  3830]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  3831]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  3832]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  3833]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  3834]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                    7] [Cycle:  3835]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   108] [Addr:                 8288] [Data:                    0] [Cycle:  3835]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000008] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  3835]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001038] [Cycle:  3837]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   108] [Addr:                 4152] [Data:                    0] [Cycle:  3839]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3840]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   108] [Addr:                 8288] [Data:                    0] [Cycle:  3842]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3843]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3843]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3843]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3843]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  3843]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3844]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3844]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3845]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3846]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3848]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3850]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3850]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3850]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3851]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3851]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3852]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3853]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  3854]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3855]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3856]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3857]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3858]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    8] [Cycle:  3859]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  3859]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001040] [Cycle:  3861]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   109] [Addr:                 8288] [Data:                    0] [Cycle:  3861]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   109] [Addr:                 4160] [Data:                    7] [Cycle:  3865]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000007] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  3866]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   109] [Addr:                 8288] [Data:                    7] [Cycle:  3871]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3872]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3872]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3872]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3872]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3872]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3873]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3873]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3874]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3875]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3877]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3879]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3879]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3879]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3880]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3880]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3881]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3882]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3883]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3884]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3885]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3886]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3887]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  3888]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  3888]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  3890]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   110] [Addr:                 8288] [Data:                    7] [Cycle:  3890]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   110] [Addr:                 4168] [Data:                    8] [Cycle:  3894]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000008] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  3895]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   110] [Addr:                 8288] [Data:                   15] [Cycle:  3900]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3901]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3901]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3901]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3901]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3901]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3902]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3902]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3903]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3904]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  3906]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  3906]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3907]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3907]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  3907]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3908]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3909]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  3910]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  3912]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3914]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  3914]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  3915]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  3915]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3917]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  3918]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3921]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3921]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3921]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  3922]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  3922]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  3923]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  3924]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000003] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  3925]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  3926]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  3927]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  3928]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  3929]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   11] [Cycle:  3930]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   111] [Addr:                 8288] [Data:                    0] [Cycle:  3930]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x000000000000000c] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  3930]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001058] [Cycle:  3932]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   111] [Addr:                 4184] [Data:                    0] [Cycle:  3934]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3935]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   111] [Addr:                 8288] [Data:                    0] [Cycle:  3937]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3938]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3938]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3938]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3938]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  3938]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3939]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3939]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3940]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3941]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3943]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3945]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3945]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3945]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  3946]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  3946]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  3947]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3948]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3949]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3950]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3951]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3952]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  3953]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   12] [Cycle:  3954]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x000000000000000c] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  3954]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001060] [Cycle:  3956]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   112] [Addr:                 8288] [Data:                   15] [Cycle:  3956]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   112] [Addr:                 4192] [Data:                    4] [Cycle:  3960]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000004] [Out: 0x0000000000000013] [OpCode: add] [Cycle:  3961]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   112] [Addr:                 8288] [Data:                   19] [Cycle:  3966]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3967]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3967]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3967]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3967]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3967]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3968]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  3968]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  3969]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  3970]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  3972]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3974]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  3974]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  3974]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  3975]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  3975]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  3976]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3977]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  3978]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  3979]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  3980]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  3981]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  3982]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   13] [Cycle:  3983]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x000000000000000c] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  3983]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001068] [Cycle:  3985]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   113] [Addr:                 8288] [Data:                   19] [Cycle:  3985]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   113] [Addr:                 4200] [Data:                    0] [Cycle:  3989]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000013] [In(1) 0x0000000000000000] [Out: 0x0000000000000013] [OpCode: add] [Cycle:  3990]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   113] [Addr:                 8288] [Data:                   19] [Cycle:  3995]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  3996]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  3996]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  3996]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  3996]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3997]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  3997]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  3998]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  3999]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4001]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4001]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4002]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4002]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4002]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4003]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4004]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4005]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4007]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4009]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4009]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4010]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  4010]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4012]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000010] [OpCode: shl] [Cycle:  4013]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4016]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4016]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4016]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4017]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4017]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4018]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  4019]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0xffffffffffffffff] [OpCode: or] [Cycle:  4020]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4021]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4022]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4023]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000000] [Out: 0xffffffffffffffff] [OpCode: add] [Cycle:  4024]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   15] [Cycle:  4025]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   114] [Addr:                 8288] [Data:                    0] [Cycle:  4025]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000010] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  4025]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001078] [Cycle:  4027]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   114] [Addr:                 4216] [Data:                    0] [Cycle:  4029]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4030]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   114] [Addr:                 8288] [Data:                    0] [Cycle:  4032]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4033]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4033]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4033]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4033]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4033]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4034]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4034]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4035]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4036]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4038]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4040]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4040]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4040]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4041]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4041]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4042]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4043]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: or] [Cycle:  4044]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4045]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4046]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4047]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000001] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4048]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   16] [Cycle:  4049]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   115] [Addr:                 8288] [Data:                    0] [Cycle:  4049]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000010] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  4049]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001080] [Cycle:  4051]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   115] [Addr:                 4224] [Data:                    0] [Cycle:  4053]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4054]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   115] [Addr:                 8288] [Data:                    0] [Cycle:  4056]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4057]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4057]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4057]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4057]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4057]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4058]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4058]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4059]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4060]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4062]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4064]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4064]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4064]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4065]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4065]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4066]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4067]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: or] [Cycle:  4068]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4069]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4070]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4071]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0xffffffffffffffff] [In(1) 0x0000000000000002] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4072]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   17] [Cycle:  4073]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   116] [Addr:                 8288] [Data:                    0] [Cycle:  4073]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000010] [Out: 0x0000000000000011] [OpCode: add] [Cycle:  4073]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001088] [Cycle:  4075]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   116] [Addr:                 4232] [Data:                    0] [Cycle:  4077]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4078]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   116] [Addr:                 8288] [Data:                    0] [Cycle:  4080]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4081]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4081]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4081]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4081]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4081]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4082]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4082]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4083]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4084]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4086]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4086]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4087]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4087]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4087]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4088]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4089]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  4090]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  4092]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  4092]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  4093]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  4093]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4093]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  4093]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  4093]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x000000000000000c] [In(1) 0x0000000000000001] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  4094]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002060] [Cycle:  4095]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x000000000000000d] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4095]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:    12] [Addr:                 8288] [Data:                   19] [Cycle:  4099]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000013] [In(1) 0x0000000000000009] [Out: 0x000000000000001c] [OpCode: add] [Cycle:  4100]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000001c] [In(1) 0x0000000000000009] [Out: 0x0000000000000003] [OpCode: udiv] [Cycle:  4101]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:    12] [Addr:                 8288] [Data:                    3] [Cycle:  4106]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  4107]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  4109]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4111]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4111]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4111]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  4111]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  4111]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  4112]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                   13] [Cycle:  4112]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                   13] [Cycle:  4113]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                   13] [Cycle:  4113]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x000000000000000d] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: lshr] [Cycle:  4114]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x000000000000000d] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: and] [Cycle:  4114]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002068] [Cycle:  4115]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4115]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4115]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4118]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4118]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4119]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  4119]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4121]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  4122]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4125]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4125]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4125]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4126]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4126]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4127]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4128]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  4129]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4130]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4131]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4132]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4133]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    8] [Cycle:  4134]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  4134]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001040] [Cycle:  4136]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   117] [Addr:                 8296] [Data:                    0] [Cycle:  4136]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   117] [Addr:                 4160] [Data:                    7] [Cycle:  4140]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000007] [Out: 0x0000000000000007] [OpCode: add] [Cycle:  4141]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   117] [Addr:                 8296] [Data:                    7] [Cycle:  4146]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4147]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4147]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4147]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4147]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4147]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4148]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4148]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4149]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4150]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4152]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4154]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4154]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4154]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4155]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4155]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4156]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4157]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4158]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4159]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4160]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4161]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4162]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  4163]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  4163]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  4165]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   118] [Addr:                 8296] [Data:                    7] [Cycle:  4165]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   118] [Addr:                 4168] [Data:                    8] [Cycle:  4169]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000008] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  4170]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   118] [Addr:                 8296] [Data:                   15] [Cycle:  4175]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4176]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4176]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4176]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4176]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4176]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4177]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4177]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4178]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4179]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4181]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4183]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4183]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4183]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4184]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4184]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4185]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4186]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  4187]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4188]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4189]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4190]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4191]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  4192]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  4192]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  4194]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   119] [Addr:                 8296] [Data:                   15] [Cycle:  4194]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   119] [Addr:                 4176] [Data:                    3] [Cycle:  4198]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000003] [Out: 0x0000000000000012] [OpCode: add] [Cycle:  4199]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   119] [Addr:                 8296] [Data:                   18] [Cycle:  4204]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4205]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4205]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4205]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4205]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4205]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4206]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4206]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4207]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4208]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4210]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4210]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4211]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4211]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4211]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4212]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4213]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4214]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4216]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4218]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4218]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4219]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  4219]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4221]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  4222]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4225]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4225]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4225]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4226]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4226]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4227]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4228]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4229]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4230]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4231]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4232]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4233]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   12] [Cycle:  4234]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x000000000000000c] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  4234]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001060] [Cycle:  4236]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   120] [Addr:                 8296] [Data:                   18] [Cycle:  4236]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   120] [Addr:                 4192] [Data:                    4] [Cycle:  4240]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000012] [In(1) 0x0000000000000004] [Out: 0x0000000000000016] [OpCode: add] [Cycle:  4241]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   120] [Addr:                 8296] [Data:                   22] [Cycle:  4246]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4247]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4247]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4247]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4247]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4247]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4248]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4248]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4249]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4250]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4252]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4254]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4254]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4254]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4255]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4255]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4256]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4257]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4258]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4259]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4260]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4261]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4262]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   13] [Cycle:  4263]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x000000000000000c] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  4263]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001068] [Cycle:  4265]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   121] [Addr:                 8296] [Data:                   22] [Cycle:  4265]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   121] [Addr:                 4200] [Data:                    0] [Cycle:  4269]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000016] [In(1) 0x0000000000000000] [Out: 0x0000000000000016] [OpCode: add] [Cycle:  4270]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   121] [Addr:                 8296] [Data:                   22] [Cycle:  4275]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4276]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4276]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4276]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4276]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4276]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4277]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4277]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4278]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4279]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4281]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4283]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4283]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4283]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4284]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4284]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4285]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4286]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4287]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4288]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4289]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4290]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4291]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   14] [Cycle:  4292]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x000000000000000c] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  4292]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001070] [Cycle:  4294]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   122] [Addr:                 8296] [Data:                   22] [Cycle:  4294]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   122] [Addr:                 4208] [Data:                    3] [Cycle:  4298]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000016] [In(1) 0x0000000000000003] [Out: 0x0000000000000019] [OpCode: add] [Cycle:  4299]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   122] [Addr:                 8296] [Data:                   25] [Cycle:  4304]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4305]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4305]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4305]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4305]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4305]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4306]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4306]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4307]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4308]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4310]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4310]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4311]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4311]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4311]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4312]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4313]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4314]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4316]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4318]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4318]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4319]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  4319]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4321]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000010] [OpCode: shl] [Cycle:  4322]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4325]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4325]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4325]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4326]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4326]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4327]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4328]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: or] [Cycle:  4329]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4330]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4331]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4332]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4333]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   16] [Cycle:  4334]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   123] [Addr:                 8296] [Data:                    0] [Cycle:  4334]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000010] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  4334]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001080] [Cycle:  4336]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   123] [Addr:                 4224] [Data:                    0] [Cycle:  4338]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4339]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   123] [Addr:                 8296] [Data:                    0] [Cycle:  4341]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4342]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4342]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4342]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4342]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4342]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4343]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4343]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4344]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4345]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4347]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4349]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4349]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4349]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4350]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4350]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4351]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4352]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: or] [Cycle:  4353]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4354]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4355]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4356]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4357]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   17] [Cycle:  4358]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   124] [Addr:                 8296] [Data:                    0] [Cycle:  4358]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000010] [Out: 0x0000000000000011] [OpCode: add] [Cycle:  4358]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001088] [Cycle:  4360]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   124] [Addr:                 4232] [Data:                    0] [Cycle:  4362]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4363]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   124] [Addr:                 8296] [Data:                    0] [Cycle:  4365]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4366]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4366]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4366]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4366]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4366]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4367]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4367]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4368]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4369]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4371]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4373]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4373]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4373]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4374]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4374]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4375]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4376]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: or] [Cycle:  4377]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4378]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4379]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4380]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4381]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   18] [Cycle:  4382]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   125] [Addr:                 8296] [Data:                    0] [Cycle:  4382]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000010] [Out: 0x0000000000000012] [OpCode: add] [Cycle:  4382]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001090] [Cycle:  4384]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   125] [Addr:                 4240] [Data:                    0] [Cycle:  4386]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4387]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   125] [Addr:                 8296] [Data:                    0] [Cycle:  4389]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4390]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4390]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4390]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4390]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4390]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4391]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4391]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4392]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4393]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4395]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4395]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4396]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4396]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4396]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4397]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4398]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  4399]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  4401]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  4401]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  4402]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  4402]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4402]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  4402]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  4402]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x000000000000000d] [In(1) 0x0000000000000001] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  4403]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002068] [Cycle:  4404]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x000000000000000e] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4404]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:    13] [Addr:                 8296] [Data:                   25] [Cycle:  4408]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000019] [In(1) 0x0000000000000009] [Out: 0x0000000000000022] [OpCode: add] [Cycle:  4409]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000022] [In(1) 0x0000000000000009] [Out: 0x0000000000000003] [OpCode: udiv] [Cycle:  4410]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:    13] [Addr:                 8296] [Data:                    3] [Cycle:  4415]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  4416]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  4418]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4420]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4420]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4420]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  4420]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  4420]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  4421]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                   14] [Cycle:  4421]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                   14] [Cycle:  4422]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                   14] [Cycle:  4422]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x000000000000000e] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: lshr] [Cycle:  4423]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x000000000000000e] [In(1) 0x0000000000000003] [Out: 0x0000000000000002] [OpCode: and] [Cycle:  4423]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002070] [Cycle:  4424]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4424]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4424]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4427]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4427]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4428]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  4428]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4430]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  4431]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4434]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4434]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4434]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4435]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4435]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4436]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4437]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4438]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4439]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4440]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4441]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4442]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                    9] [Cycle:  4443]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000008] [Out: 0x0000000000000009] [OpCode: add] [Cycle:  4443]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001048] [Cycle:  4445]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   126] [Addr:                 8304] [Data:                    0] [Cycle:  4445]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   126] [Addr:                 4168] [Data:                    8] [Cycle:  4449]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000008] [Out: 0x0000000000000008] [OpCode: add] [Cycle:  4450]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   126] [Addr:                 8304] [Data:                    8] [Cycle:  4455]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4456]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4456]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4456]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4456]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4456]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4457]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4457]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4458]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4459]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4461]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4463]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4463]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4463]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4464]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4464]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4465]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4466]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  4467]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4468]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4469]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4470]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4471]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  4472]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  4472]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  4474]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   127] [Addr:                 8304] [Data:                    8] [Cycle:  4474]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   127] [Addr:                 4176] [Data:                    3] [Cycle:  4478]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000008] [In(1) 0x0000000000000003] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  4479]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   127] [Addr:                 8304] [Data:                   11] [Cycle:  4484]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4485]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4485]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4485]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4485]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4486]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4486]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4487]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4488]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4490]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4492]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4492]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4492]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4493]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4493]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4494]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4495]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4496]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4497]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4498]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4499]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4500]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   11] [Cycle:  4501]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000008] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  4501]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001058] [Cycle:  4503]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   128] [Addr:                 8304] [Data:                   11] [Cycle:  4503]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   128] [Addr:                 4184] [Data:                    9] [Cycle:  4507]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000b] [In(1) 0x0000000000000009] [Out: 0x0000000000000014] [OpCode: add] [Cycle:  4508]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   128] [Addr:                 8304] [Data:                   20] [Cycle:  4513]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4514]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4514]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4514]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4514]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4514]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4515]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4515]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4516]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4517]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4519]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4519]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4520]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4520]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4520]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4521]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4522]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4523]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4525]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4527]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4527]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4528]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  4528]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4530]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  4531]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4534]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4534]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4534]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4535]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4535]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4536]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4537]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4538]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4539]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4540]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4541]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4542]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   13] [Cycle:  4543]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x000000000000000c] [Out: 0x000000000000000d] [OpCode: add] [Cycle:  4543]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001068] [Cycle:  4545]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   129] [Addr:                 8304] [Data:                   20] [Cycle:  4545]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   129] [Addr:                 4200] [Data:                    0] [Cycle:  4549]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000014] [In(1) 0x0000000000000000] [Out: 0x0000000000000014] [OpCode: add] [Cycle:  4550]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   129] [Addr:                 8304] [Data:                   20] [Cycle:  4555]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4556]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4556]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4556]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4556]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4556]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4557]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4557]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4558]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4559]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4561]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4563]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4563]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4563]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4564]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4564]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4565]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4566]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4567]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4568]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4569]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4570]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4571]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   14] [Cycle:  4572]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x000000000000000c] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  4572]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001070] [Cycle:  4574]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   130] [Addr:                 8304] [Data:                   20] [Cycle:  4574]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   130] [Addr:                 4208] [Data:                    3] [Cycle:  4578]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000014] [In(1) 0x0000000000000003] [Out: 0x0000000000000017] [OpCode: add] [Cycle:  4579]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   130] [Addr:                 8304] [Data:                   23] [Cycle:  4584]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4585]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4585]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4585]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4585]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4585]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4586]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4586]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4587]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4588]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4590]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4592]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4592]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4592]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4593]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4593]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4594]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4595]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4596]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4597]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4598]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4599]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4600]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   15] [Cycle:  4601]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x000000000000000c] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  4601]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001078] [Cycle:  4603]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   131] [Addr:                 8304] [Data:                   23] [Cycle:  4603]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   131] [Addr:                 4216] [Data:                    5] [Cycle:  4607]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000017] [In(1) 0x0000000000000005] [Out: 0x000000000000001c] [OpCode: add] [Cycle:  4608]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   131] [Addr:                 8304] [Data:                   28] [Cycle:  4613]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4614]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4614]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4614]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4614]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4614]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4615]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4615]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4616]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4617]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4619]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4619]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4620]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4620]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4620]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4621]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4622]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4623]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4625]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4627]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4627]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4628]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  4628]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4630]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000010] [OpCode: shl] [Cycle:  4631]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4634]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4634]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4634]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4635]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4635]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4636]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4637]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000004] [Out: 0x0000000000000005] [OpCode: or] [Cycle:  4638]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000005] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4639]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4640]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4641]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000000] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4642]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   17] [Cycle:  4643]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   132] [Addr:                 8304] [Data:                    0] [Cycle:  4643]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000010] [Out: 0x0000000000000011] [OpCode: add] [Cycle:  4643]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001088] [Cycle:  4645]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   132] [Addr:                 4232] [Data:                    0] [Cycle:  4647]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4648]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   132] [Addr:                 8304] [Data:                    0] [Cycle:  4650]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4651]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4651]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4651]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4651]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4651]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4652]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4652]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4653]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4654]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4656]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4658]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4658]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4658]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4659]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4659]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4660]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4661]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: or] [Cycle:  4662]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4663]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4664]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4665]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4666]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   18] [Cycle:  4667]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   133] [Addr:                 8304] [Data:                    0] [Cycle:  4667]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000010] [Out: 0x0000000000000012] [OpCode: add] [Cycle:  4667]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001090] [Cycle:  4669]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   133] [Addr:                 4240] [Data:                    0] [Cycle:  4671]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4672]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   133] [Addr:                 8304] [Data:                    0] [Cycle:  4674]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4675]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4675]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4675]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4675]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4675]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4676]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4676]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4677]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4678]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4680]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4682]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4682]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4682]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4683]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4683]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4684]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4685]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: or] [Cycle:  4686]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4687]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4688]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4689]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000001] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4690]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   19] [Cycle:  4691]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   134] [Addr:                 8304] [Data:                    0] [Cycle:  4691]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000003] [In(1) 0x0000000000000010] [Out: 0x0000000000000013] [OpCode: add] [Cycle:  4691]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001098] [Cycle:  4693]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   134] [Addr:                 4248] [Data:                    0] [Cycle:  4695]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4696]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   134] [Addr:                 8304] [Data:                    0] [Cycle:  4698]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4699]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4699]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4699]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4699]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4699]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4700]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4700]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4701]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4702]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4704]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4704]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4705]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4705]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4705]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4706]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4707]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  4708]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  4710]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  4710]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  4711]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  4711]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4711]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  4711]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  4711]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x000000000000000e] [In(1) 0x0000000000000001] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  4712]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002070] [Cycle:  4713]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000010] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4713]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:    14] [Addr:                 8304] [Data:                   28] [Cycle:  4717]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x000000000000001c] [In(1) 0x0000000000000009] [Out: 0x0000000000000025] [OpCode: add] [Cycle:  4718]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x0000000000000025] [In(1) 0x0000000000000009] [Out: 0x0000000000000004] [OpCode: udiv] [Cycle:  4719]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:    14] [Addr:                 8304] [Data:                    4] [Cycle:  4724]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:0 - F:1] [Cycle:  4725]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [RESTARTED] [Cycle:  4727]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  4729]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0xffffffffffffffff] [Cycle:  4729]
[LOG] [Stencil] [TID:  0] [UBR] [br_10] [Out: 1] [Cycle:  4730]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body2] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv662] [Pred: 1] [Out:                   15] [Cycle:  4730]
[LOG] [Stencil] [TID:  0] [trunc3] [Pred: 1] [Out:                   15] [Cycle:  4731]
[LOG] [Stencil] [TID:  0] [trunc5] [Pred: 1] [Out:                   15] [Cycle:  4731]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div4] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: lshr] [Cycle:  4732]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_and6] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: and] [Cycle:  4732]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx189] [Pred: 1][Out: 0x00000000000002078] [Cycle:  4733]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add7] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4733]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add98] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0xffffffffffffffff] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4733]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4736]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4736]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4737]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    0] [Cycle:  4737]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4739]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000008] [OpCode: shl] [Cycle:  4740]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4743]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4743]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4743]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4744]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4744]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4745]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4746]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000002] [OpCode: or] [Cycle:  4747]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4748]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4749]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4750]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4751]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   10] [Cycle:  4752]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000008] [Out: 0x000000000000000a] [OpCode: add] [Cycle:  4752]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001050] [Cycle:  4754]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   135] [Addr:                 8312] [Data:                    0] [Cycle:  4754]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   135] [Addr:                 4176] [Data:                    3] [Cycle:  4758]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4759]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   135] [Addr:                 8312] [Data:                    3] [Cycle:  4764]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4765]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4765]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4765]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4765]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4765]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4766]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4766]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4767]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4768]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4770]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4772]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4772]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4772]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4773]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4773]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4774]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4775]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4776]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4777]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4778]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4779]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4780]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   11] [Cycle:  4781]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000008] [Out: 0x000000000000000b] [OpCode: add] [Cycle:  4781]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001058] [Cycle:  4783]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   136] [Addr:                 8312] [Data:                    3] [Cycle:  4783]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   136] [Addr:                 4184] [Data:                    9] [Cycle:  4787]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000009] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  4788]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   136] [Addr:                 8312] [Data:                   12] [Cycle:  4793]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4794]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4794]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4794]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4794]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4794]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4795]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4795]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4796]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4797]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4799]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4801]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4801]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4801]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4802]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4802]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4803]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4804]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000006] [OpCode: or] [Cycle:  4805]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4806]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4807]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4808]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4809]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   12] [Cycle:  4810]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   137] [Addr:                 8312] [Data:                    0] [Cycle:  4810]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000008] [Out: 0x000000000000000c] [OpCode: add] [Cycle:  4810]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001060] [Cycle:  4812]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   137] [Addr:                 4192] [Data:                    0] [Cycle:  4814]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4815]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   137] [Addr:                 8312] [Data:                    0] [Cycle:  4817]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4818]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4818]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4818]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4818]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4818]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4819]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4819]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4820]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4821]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4823]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4823]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4824]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4824]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4824]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4825]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4826]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4827]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4829]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4831]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4831]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4832]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    1] [Cycle:  4832]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4834]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000002] [Out: 0x000000000000000c] [OpCode: shl] [Cycle:  4835]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4838]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4838]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4838]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4839]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4839]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4840]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4841]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4842]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4843]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4844]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4845]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4846]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   14] [Cycle:  4847]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x000000000000000c] [Out: 0x000000000000000e] [OpCode: add] [Cycle:  4847]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001070] [Cycle:  4849]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   138] [Addr:                 8312] [Data:                   12] [Cycle:  4849]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   138] [Addr:                 4208] [Data:                    3] [Cycle:  4853]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000c] [In(1) 0x0000000000000003] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  4854]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   138] [Addr:                 8312] [Data:                   15] [Cycle:  4859]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4860]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4860]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4860]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4860]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4860]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4861]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4861]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4862]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4863]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4865]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4867]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4867]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4867]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4868]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4868]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4869]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4870]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000003] [OpCode: or] [Cycle:  4871]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000001] [OpCode: slt] [Cycle:  4872]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:1 - F:0] [Cycle:  4873]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 1] [Cycle:  4874]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4875]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 1] [Out:                   15] [Cycle:  4876]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x000000000000000c] [Out: 0x000000000000000f] [OpCode: add] [Cycle:  4876]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 1][Out: 0x00000000000001078] [Cycle:  4878]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 1] [Iter:   139] [Addr:                 8312] [Data:                   15] [Cycle:  4878]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 1] [Iter:   139] [Addr:                 4216] [Data:                    5] [Cycle:  4882]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000005] [Out: 0x0000000000000014] [OpCode: add] [Cycle:  4883]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 1] [Iter:   139] [Addr:                 8312] [Data:                   20] [Cycle:  4888]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4889]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4889]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4889]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4889]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 1] [Cycle:  4889]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4890]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4890]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4891]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4892]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4894]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4896]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4896]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4896]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4897]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4897]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4898]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4899]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000003] [Out: 0x0000000000000007] [OpCode: or] [Cycle:  4900]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4901]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4902]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4903]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4904]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   16] [Cycle:  4905]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   140] [Addr:                 8312] [Data:                    0] [Cycle:  4905]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x000000000000000c] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  4905]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001080] [Cycle:  4907]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   140] [Addr:                 4224] [Data:                    0] [Cycle:  4909]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4910]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   140] [Addr:                 8312] [Data:                    0] [Cycle:  4912]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4913]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4913]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4913]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4913]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4913]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4914]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4914]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  4915]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  4916]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  4918]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  4918]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4919]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4919]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  4919]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4920]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4921]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:0 - F:1] [Cycle:  4922]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [RESTARTED] [Cycle:  4924]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4926]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000002] [Cycle:  4926]
[LOG] [Stencil] [TID:  0] [UBR] [br_22] [Out: 1] [Cycle:  4927]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body44] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinr_06219] [Pred: 1] [Out:                    2] [Cycle:  4927]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub20] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4929]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_mul21] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000002] [Out: 0x0000000000000010] [OpCode: shl] [Cycle:  4930]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4933]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4933]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4933]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x2]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    0] [Cycle:  4934]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    0] [Cycle:  4934]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    0] [Cycle:  4935]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4936]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000004] [Out: 0x0000000000000006] [OpCode: or] [Cycle:  4937]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000006] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4938]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4939]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4940]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000000] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4941]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   18] [Cycle:  4942]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   141] [Addr:                 8312] [Data:                    0] [Cycle:  4942]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000010] [Out: 0x0000000000000012] [OpCode: add] [Cycle:  4942]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001090] [Cycle:  4944]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   141] [Addr:                 4240] [Data:                    0] [Cycle:  4946]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4947]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   141] [Addr:                 8312] [Data:                    0] [Cycle:  4949]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4950]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4950]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4950]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4950]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4950]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4951]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000000] [In(1) 0x0000000000000001] [Out: 0x0000000000000001] [OpCode: add] [Cycle:  4951]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4952]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4953]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4955]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4957]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4957]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4957]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    1] [Cycle:  4958]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    1] [Cycle:  4958]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    1] [Cycle:  4959]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4960]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000004] [Out: 0x0000000000000007] [OpCode: or] [Cycle:  4961]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000007] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4962]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4963]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4964]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4965]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   19] [Cycle:  4966]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   142] [Addr:                 8312] [Data:                    0] [Cycle:  4966]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000003] [In(1) 0x0000000000000010] [Out: 0x0000000000000013] [OpCode: add] [Cycle:  4966]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x00000000000001098] [Cycle:  4968]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   142] [Addr:                 4248] [Data:                    0] [Cycle:  4970]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4971]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   142] [Addr:                 8312] [Data:                    0] [Cycle:  4973]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4974]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4974]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4974]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4974]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4974]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4975]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000001] [In(1) 0x0000000000000001] [Out: 0x0000000000000002] [OpCode: add] [Cycle:  4975]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000003] [Out: 0x0000000000000000] [OpCode: eq] [Cycle:  4976]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:0 - F:1] [Cycle:  4977]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [RESTARTED] [Cycle:  4979]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4981]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000000] [Cycle:  4981]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000004] [Cycle:  4981]
[LOG] [Stencil] [TID:  0] [BB] bb_for_body86] [Mask: 0x1]
[LOG] [Stencil] [TID:  0] [PHI] [phinc_06127] [Pred: 1] [Out:                    2] [Cycle:  4982]
[LOG] [Stencil] [TID:  0] [PHI] [phiindvars_iv26] [Pred: 1] [Out:                    2] [Cycle:  4982]
[LOG] [Stencil] [TID:  0] [trunc28] [Pred: 1] [Out:                    2] [Cycle:  4983]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_29] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4984]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_30] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000004] [OpCode: or] [Cycle:  4985]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_31] [Pred: 1] [In(0): 0x0000000000000004] [In(1) 0x0000000000000004] [Out: 0x0000000000000000] [OpCode: slt] [Cycle:  4986]
[LOG] [Stencil] [TID:  0] [CBR] [br_32] [Out: T:0 - F:1] [Cycle:  4987]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_then137] [Out: 0] [Cycle:  4988]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_sub1033] [Pred: 0] [In(0): 0x0000000000000002] [In(1) 0x0000000000000002] [Out: 0x0000000000000004] [OpCode: add] [Cycle:  4989]
[LOG] [Stencil] [TID:  0] [ZEXT][sextidxprom35] [Pred: 0] [Out:                   20] [Cycle:  4990]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_38] [Pred: 0] [Iter:   143] [Addr:                 8312] [Data:                    0] [Cycle:  4990]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1434] [Pred: 0] [In(0): 0x0000000000000004] [In(1) 0x0000000000000010] [Out: 0x0000000000000014] [OpCode: add] [Cycle:  4990]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx36] [Pred: 0][Out: 0x000000000000010a0] [Cycle:  4992]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_37] [Pred: 0] [Iter:   143] [Addr:                 4256] [Data:                    0] [Cycle:  4994]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add1939] [Pred: 0] [In(0): 0x0000000000000000] [In(1) 0x0000000000000000] [Out: 0x0000000000000000] [OpCode: add] [Cycle:  4995]
[LOG] [Stencil] [TID:  0] [STORE] [st_40] [Pred: 0] [Iter:   143] [Addr:                 8312] [Data:                    0] [Cycle:  4997]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4998]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  4998]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  4998]
[LOG] [Stencil] [TID:  0] [BB] [bb_if_end208] [Out: 1] [Cycle:  4998]
[LOG] [Stencil] [TID:  0] [UBR] [br_41] [Out: 0] [Cycle:  4998]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc43] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4999]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next42] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  4999]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond44] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  5000]
[LOG] [Stencil] [TID:  0] [CBR] [br_45] [Out: T:1 - F:0] [Cycle:  5001]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FIRED] [Cycle:  5003]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_0] [FINAL] [Cycle:  5003]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  5004]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000003] [Cycle:  5004]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup75] [Out: 1] [Cycle:  5004]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_inc2223] [Pred: 1] [In(0): 0x0000000000000002] [In(1) 0x0000000000000001] [Out: 0x0000000000000003] [OpCode: add] [Cycle:  5005]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6524] [Pred: 1] [In(0): 0x0000000000000003] [In(1) 0x0000000000000003] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  5006]
[LOG] [Stencil] [TID:  0] [CBR] [br_25] [Out: T:1 - F:0] [Cycle:  5007]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FIRED] [Cycle:  5009]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_1] [FINAL] [Cycle:  5009]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  5010]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000009] [Cycle:  5010]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000001] [Cycle:  5010]
[LOG] [Stencil] [TID:  0] [CONST] [Stencil] [Pred: 0] [Val: 0x0000000000000010] [Cycle:  5010]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup33] [Out: 1] [Cycle:  5010]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_indvars_iv_next6716] [Pred: 1] [In(0): 0x000000000000000f] [In(1) 0x0000000000000001] [Out: 0x0000000000000010] [OpCode: add] [Cycle:  5011]
[LOG] [Stencil] [TID:  0] [GEP] [Gep_arrayidx2711] [Pred: 1][Out: 0x00000000000002078] [Cycle:  5012]
[LOG] [Stencil] [TID:  0] [COMPUTE] [icmp_exitcond6817] [Pred: 1] [In(0): 0x0000000000000010] [In(1) 0x0000000000000010] [Out: 0x0000000000000001] [OpCode: eq] [Cycle:  5012]
[LOG] [Stencil] [TID:  0] [LOAD] [ld_12] [Pred: 1] [Iter:    15] [Addr:                 8312] [Data:                   20] [Cycle:  5016]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_add2813] [Pred: 1] [In(0): 0x0000000000000014] [In(1) 0x0000000000000009] [Out: 0x000000000000001d] [OpCode: add] [Cycle:  5017]
[LOG] [Stencil] [TID:  0] [COMPUTE] [binaryOp_div2914] [Pred: 1] [In(0): 0x000000000000001d] [In(1) 0x0000000000000009] [Out: 0x0000000000000003] [OpCode: udiv] [Cycle:  5018]
[LOG] [Stencil] [TID:  0] [STORE] [st_15] [Pred: 1] [Iter:    15] [Addr:                 8312] [Data:                    3] [Cycle:  5023]
[LOG] [Stencil] [TID:  0] [CBR] [br_18] [Out: T:1 - F:0] [Cycle:  5024]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [FIRED] [Cycle:  5026]
[LOG] [Stencil] [TID:  0] [LOOP] [Loop_2] [FINAL] [Cycle:  5026]
[LOG] [Stencil] [TID:  0] [BB] [bb_for_cond_cleanup1] [Out: 1] [Cycle:  5027]
[LOG] [Stencil] [TID:  0] [ret_1] [Cycle:  5030]
