--
-- Digital System Design Assignment UART
--
-- Module : Shift Register (Sender) 
-- 
-- Shiftreg_S.vhd
--          
--	
--
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Shiftreg_S is
   port(	Clk      : in     std_logic;
			d_bus    : in     Std_Logic_Vector (7 DOWNTO 0);
			lds      : in     std_logic;
			sample   : in     std_logic;
			data_bit : out    std_logic);
end entity Shiftreg_S ;


architecture behavioral of Shiftreg_S is

	signal func_sel : std_logic_vector(1 downto 0);
	signal shift_reg : std_logic_vector(7 downto 0);

begin


end architecture behavioral;

