Classic Timing Analyzer report for Lab2
Tue Nov 24 17:53:18 2015
Quartus II Version 9.1 Build 222 10/21/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'KEY[0]'
  7. tsu
  8. tco
  9. tpd
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                   ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-----------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                         ; To                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-----------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 1.471 ns                                       ; SW[9]                        ; controlUnit:try|state.Input ; --         ; KEY[0]   ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 11.018 ns                                      ; controlUnit:try|state.decode ; LEDG[1]                     ; KEY[0]     ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 7.693 ns                                       ; SW[4]                        ; LEDR[7]                     ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; 0.384 ns                                       ; SW[6]                        ; controlUnit:try|state.start ; --         ; KEY[0]   ; 0            ;
; Clock Setup: 'KEY[0]'        ; N/A   ; None          ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.start ; KEY[0]     ; KEY[0]   ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                              ;                             ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+------------------------------+-----------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; KEY[0]          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'KEY[0]'                                                                                                                                                                                                            ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                         ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.start  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.413 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.Input  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.370 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.fetch  ; controlUnit:try|state.decode ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.290 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.start  ; controlUnit:try|state.start  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.256 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.add    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.store  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.sub    ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.230 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.load   ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.jpos   ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.229 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.jz     ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.228 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.decode ; controlUnit:try|state.halt   ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.135 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.fetch  ; controlUnit:try|state.start  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.100 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.Input  ; controlUnit:try|state.start  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 1.023 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.halt   ; controlUnit:try|state.start  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.start  ; controlUnit:try|state.fetch  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.867 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.Input  ; controlUnit:try|state.Input  ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 405.02 MHz ( period = 2.469 ns ) ; controlUnit:try|state.halt   ; controlUnit:try|state.halt   ; KEY[0]     ; KEY[0]   ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+-------+-----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                          ; To Clock ;
+-------+--------------+------------+-------+-----------------------------+----------+
; N/A   ; None         ; 1.471 ns   ; SW[9] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A   ; None         ; 1.361 ns   ; SW[8] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A   ; None         ; 1.238 ns   ; SW[9] ; controlUnit:try|state.halt  ; KEY[0]   ;
; N/A   ; None         ; 1.208 ns   ; SW[7] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A   ; None         ; 1.191 ns   ; SW[8] ; controlUnit:try|state.halt  ; KEY[0]   ;
; N/A   ; None         ; 1.045 ns   ; SW[7] ; controlUnit:try|state.halt  ; KEY[0]   ;
; N/A   ; None         ; 0.734 ns   ; SW[7] ; controlUnit:try|state.add   ; KEY[0]   ;
; N/A   ; None         ; 0.734 ns   ; SW[7] ; controlUnit:try|state.store ; KEY[0]   ;
; N/A   ; None         ; 0.729 ns   ; SW[7] ; controlUnit:try|state.sub   ; KEY[0]   ;
; N/A   ; None         ; 0.726 ns   ; SW[7] ; controlUnit:try|state.load  ; KEY[0]   ;
; N/A   ; None         ; 0.726 ns   ; SW[7] ; controlUnit:try|state.jz    ; KEY[0]   ;
; N/A   ; None         ; 0.725 ns   ; SW[7] ; controlUnit:try|state.jpos  ; KEY[0]   ;
; N/A   ; None         ; 0.712 ns   ; SW[8] ; controlUnit:try|state.sub   ; KEY[0]   ;
; N/A   ; None         ; 0.706 ns   ; SW[8] ; controlUnit:try|state.add   ; KEY[0]   ;
; N/A   ; None         ; 0.706 ns   ; SW[8] ; controlUnit:try|state.jpos  ; KEY[0]   ;
; N/A   ; None         ; 0.689 ns   ; SW[9] ; controlUnit:try|state.jz    ; KEY[0]   ;
; N/A   ; None         ; 0.688 ns   ; SW[9] ; controlUnit:try|state.jpos  ; KEY[0]   ;
; N/A   ; None         ; 0.651 ns   ; SW[8] ; controlUnit:try|state.load  ; KEY[0]   ;
; N/A   ; None         ; 0.650 ns   ; SW[8] ; controlUnit:try|state.jz    ; KEY[0]   ;
; N/A   ; None         ; 0.648 ns   ; SW[8] ; controlUnit:try|state.store ; KEY[0]   ;
; N/A   ; None         ; 0.635 ns   ; SW[9] ; controlUnit:try|state.sub   ; KEY[0]   ;
; N/A   ; None         ; 0.632 ns   ; SW[9] ; controlUnit:try|state.add   ; KEY[0]   ;
; N/A   ; None         ; 0.628 ns   ; SW[9] ; controlUnit:try|state.store ; KEY[0]   ;
; N/A   ; None         ; 0.622 ns   ; SW[9] ; controlUnit:try|state.load  ; KEY[0]   ;
; N/A   ; None         ; 0.072 ns   ; SW[6] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A   ; None         ; -0.136 ns  ; SW[6] ; controlUnit:try|state.start ; KEY[0]   ;
+-------+--------------+------------+-------+-----------------------------+----------+


+-----------------------------------------------------------------------------------------+
; tco                                                                                     ;
+-------+--------------+------------+------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                         ; To      ; From Clock ;
+-------+--------------+------------+------------------------------+---------+------------+
; N/A   ; None         ; 11.018 ns  ; controlUnit:try|state.decode ; LEDG[1] ; KEY[0]     ;
; N/A   ; None         ; 10.600 ns  ; controlUnit:try|state.jpos   ; LEDG[1] ; KEY[0]     ;
; N/A   ; None         ; 10.053 ns  ; controlUnit:try|state.sub    ; LEDG[1] ; KEY[0]     ;
; N/A   ; None         ; 10.046 ns  ; controlUnit:try|state.jz     ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 10.032 ns  ; controlUnit:try|state.fetch  ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 9.946 ns   ; controlUnit:try|state.add    ; LEDG[1] ; KEY[0]     ;
; N/A   ; None         ; 9.765 ns   ; controlUnit:try|state.store  ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 9.445 ns   ; controlUnit:try|state.jz     ; LEDR[7] ; KEY[0]     ;
; N/A   ; None         ; 9.427 ns   ; controlUnit:try|state.sub    ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 9.313 ns   ; controlUnit:try|state.jpos   ; LEDR[7] ; KEY[0]     ;
; N/A   ; None         ; 9.105 ns   ; controlUnit:try|state.fetch  ; LEDR[7] ; KEY[0]     ;
; N/A   ; None         ; 9.016 ns   ; controlUnit:try|state.decode ; LEDR[6] ; KEY[0]     ;
; N/A   ; None         ; 8.948 ns   ; controlUnit:try|state.Input  ; LEDG[2] ; KEY[0]     ;
; N/A   ; None         ; 8.925 ns   ; controlUnit:try|state.jpos   ; LEDG[2] ; KEY[0]     ;
; N/A   ; None         ; 8.870 ns   ; controlUnit:try|state.jz     ; LEDR[8] ; KEY[0]     ;
; N/A   ; None         ; 8.686 ns   ; controlUnit:try|state.add    ; LEDR[4] ; KEY[0]     ;
; N/A   ; None         ; 8.662 ns   ; controlUnit:try|state.jz     ; LEDG[2] ; KEY[0]     ;
; N/A   ; None         ; 8.630 ns   ; controlUnit:try|state.halt   ; LEDG[1] ; KEY[0]     ;
; N/A   ; None         ; 8.628 ns   ; controlUnit:try|state.Input  ; LEDR[4] ; KEY[0]     ;
; N/A   ; None         ; 8.595 ns   ; controlUnit:try|state.jpos   ; LEDR[8] ; KEY[0]     ;
; N/A   ; None         ; 8.590 ns   ; controlUnit:try|state.halt   ; LEDG[2] ; KEY[0]     ;
; N/A   ; None         ; 8.586 ns   ; controlUnit:try|state.halt   ; LEDG[0] ; KEY[0]     ;
; N/A   ; None         ; 8.508 ns   ; controlUnit:try|state.load   ; LEDR[4] ; KEY[0]     ;
; N/A   ; None         ; 8.508 ns   ; controlUnit:try|state.sub    ; LEDR[4] ; KEY[0]     ;
; N/A   ; None         ; 8.280 ns   ; controlUnit:try|state.decode ; LEDG[3] ; KEY[0]     ;
; N/A   ; None         ; 8.245 ns   ; controlUnit:try|state.store  ; LEDR[6] ; KEY[0]     ;
; N/A   ; None         ; 8.123 ns   ; controlUnit:try|state.start  ; LEDG[3] ; KEY[0]     ;
; N/A   ; None         ; 7.967 ns   ; controlUnit:try|state.fetch  ; LEDG[3] ; KEY[0]     ;
; N/A   ; None         ; 7.848 ns   ; controlUnit:try|state.Input  ; LEDR[0] ; KEY[0]     ;
; N/A   ; None         ; 7.759 ns   ; controlUnit:try|state.load   ; LEDR[1] ; KEY[0]     ;
; N/A   ; None         ; 7.567 ns   ; controlUnit:try|state.sub    ; LEDR[3] ; KEY[0]     ;
; N/A   ; None         ; 7.506 ns   ; controlUnit:try|state.store  ; LEDR[5] ; KEY[0]     ;
; N/A   ; None         ; 7.502 ns   ; controlUnit:try|state.halt   ; LEDR[2] ; KEY[0]     ;
; N/A   ; None         ; 7.132 ns   ; controlUnit:try|state.fetch  ; LEDR[9] ; KEY[0]     ;
+-------+--------------+------------+------------------------------+---------+------------+


+---------------------------------------------------------------+
; tpd                                                           ;
+-------+-------------------+-----------------+-------+---------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To      ;
+-------+-------------------+-----------------+-------+---------+
; N/A   ; None              ; 7.693 ns        ; SW[4] ; LEDR[7] ;
; N/A   ; None              ; 7.669 ns        ; SW[5] ; LEDR[7] ;
+-------+-------------------+-----------------+-------+---------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+-------+-----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                          ; To Clock ;
+---------------+-------------+-----------+-------+-----------------------------+----------+
; N/A           ; None        ; 0.384 ns  ; SW[6] ; controlUnit:try|state.start ; KEY[0]   ;
; N/A           ; None        ; 0.176 ns  ; SW[6] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A           ; None        ; -0.374 ns ; SW[9] ; controlUnit:try|state.load  ; KEY[0]   ;
; N/A           ; None        ; -0.380 ns ; SW[9] ; controlUnit:try|state.store ; KEY[0]   ;
; N/A           ; None        ; -0.384 ns ; SW[9] ; controlUnit:try|state.add   ; KEY[0]   ;
; N/A           ; None        ; -0.387 ns ; SW[9] ; controlUnit:try|state.sub   ; KEY[0]   ;
; N/A           ; None        ; -0.400 ns ; SW[8] ; controlUnit:try|state.store ; KEY[0]   ;
; N/A           ; None        ; -0.402 ns ; SW[8] ; controlUnit:try|state.jz    ; KEY[0]   ;
; N/A           ; None        ; -0.403 ns ; SW[8] ; controlUnit:try|state.load  ; KEY[0]   ;
; N/A           ; None        ; -0.440 ns ; SW[9] ; controlUnit:try|state.jpos  ; KEY[0]   ;
; N/A           ; None        ; -0.441 ns ; SW[9] ; controlUnit:try|state.jz    ; KEY[0]   ;
; N/A           ; None        ; -0.458 ns ; SW[8] ; controlUnit:try|state.add   ; KEY[0]   ;
; N/A           ; None        ; -0.458 ns ; SW[8] ; controlUnit:try|state.jpos  ; KEY[0]   ;
; N/A           ; None        ; -0.464 ns ; SW[8] ; controlUnit:try|state.sub   ; KEY[0]   ;
; N/A           ; None        ; -0.477 ns ; SW[7] ; controlUnit:try|state.jpos  ; KEY[0]   ;
; N/A           ; None        ; -0.478 ns ; SW[7] ; controlUnit:try|state.load  ; KEY[0]   ;
; N/A           ; None        ; -0.478 ns ; SW[7] ; controlUnit:try|state.jz    ; KEY[0]   ;
; N/A           ; None        ; -0.481 ns ; SW[7] ; controlUnit:try|state.sub   ; KEY[0]   ;
; N/A           ; None        ; -0.486 ns ; SW[7] ; controlUnit:try|state.add   ; KEY[0]   ;
; N/A           ; None        ; -0.486 ns ; SW[7] ; controlUnit:try|state.store ; KEY[0]   ;
; N/A           ; None        ; -0.797 ns ; SW[7] ; controlUnit:try|state.halt  ; KEY[0]   ;
; N/A           ; None        ; -0.943 ns ; SW[8] ; controlUnit:try|state.halt  ; KEY[0]   ;
; N/A           ; None        ; -0.960 ns ; SW[7] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A           ; None        ; -0.990 ns ; SW[9] ; controlUnit:try|state.halt  ; KEY[0]   ;
; N/A           ; None        ; -1.113 ns ; SW[8] ; controlUnit:try|state.Input ; KEY[0]   ;
; N/A           ; None        ; -1.223 ns ; SW[9] ; controlUnit:try|state.Input ; KEY[0]   ;
+---------------+-------------+-----------+-------+-----------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition
    Info: Processing started: Tue Nov 24 17:53:18 2015
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Lab2 -c Lab2 --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "KEY[0]" is an undefined clock
Info: Clock "KEY[0]" Internal fmax is restricted to 405.02 MHz between source register "controlUnit:try|state.decode" and destination register "controlUnit:try|state.start"
    Info: fmax restricted to clock pin edge rate 2.469 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.413 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try|state.decode'
            Info: 2: + IC(0.386 ns) + CELL(0.461 ns) = 0.847 ns; Loc. = LCCOMB_X46_Y5_N12; Fanout = 2; COMB Node = 'controlUnit:try|WideOr3~0'
            Info: 3: + IC(0.292 ns) + CELL(0.178 ns) = 1.317 ns; Loc. = LCCOMB_X46_Y5_N8; Fanout = 1; COMB Node = 'controlUnit:try|Selector1~0'
            Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 1.413 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try|state.start'
            Info: Total cell delay = 0.735 ns ( 52.02 % )
            Info: Total interconnect delay = 0.678 ns ( 47.98 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "KEY[0]" to destination register is 3.216 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY[0]'
                Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try|state.start'
                Info: Total cell delay = 1.466 ns ( 45.58 % )
                Info: Total interconnect delay = 1.750 ns ( 54.42 % )
            Info: - Longest clock path from clock "KEY[0]" to source register is 3.216 ns
                Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY[0]'
                Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try|state.decode'
                Info: Total cell delay = 1.466 ns ( 45.58 % )
                Info: Total interconnect delay = 1.750 ns ( 54.42 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "controlUnit:try|state.Input" (data pin = "SW[9]", clock pin = "KEY[0]") is 1.471 ns
    Info: + Longest pin to register delay is 4.725 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 8; PIN Node = 'SW[9]'
        Info: 2: + IC(2.567 ns) + CELL(0.322 ns) = 3.915 ns; Loc. = LCCOMB_X46_Y5_N4; Fanout = 1; COMB Node = 'rtl~0'
        Info: 3: + IC(0.536 ns) + CELL(0.178 ns) = 4.629 ns; Loc. = LCCOMB_X46_Y5_N24; Fanout = 1; COMB Node = 'controlUnit:try|Selector2~0'
        Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 4.725 ns; Loc. = LCFF_X46_Y5_N25; Fanout = 5; REG Node = 'controlUnit:try|state.Input'
        Info: Total cell delay = 1.622 ns ( 34.33 % )
        Info: Total interconnect delay = 3.103 ns ( 65.67 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "KEY[0]" to destination register is 3.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY[0]'
        Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N25; Fanout = 5; REG Node = 'controlUnit:try|state.Input'
        Info: Total cell delay = 1.466 ns ( 45.58 % )
        Info: Total interconnect delay = 1.750 ns ( 54.42 % )
Info: tco from clock "KEY[0]" to destination pin "LEDG[1]" through register "controlUnit:try|state.decode" is 11.018 ns
    Info: + Longest clock path from clock "KEY[0]" to source register is 3.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY[0]'
        Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try|state.decode'
        Info: Total cell delay = 1.466 ns ( 45.58 % )
        Info: Total interconnect delay = 1.750 ns ( 54.42 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 7.525 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y5_N27; Fanout = 11; REG Node = 'controlUnit:try|state.decode'
        Info: 2: + IC(1.902 ns) + CELL(0.278 ns) = 2.180 ns; Loc. = LCCOMB_X46_Y5_N6; Fanout = 1; COMB Node = 'controlUnit:try|WideOr8~0'
        Info: 3: + IC(1.098 ns) + CELL(0.521 ns) = 3.799 ns; Loc. = LCCOMB_X49_Y4_N0; Fanout = 1; COMB Node = 'controlUnit:try|WideOr8'
        Info: 4: + IC(0.876 ns) + CELL(2.850 ns) = 7.525 ns; Loc. = PIN_U21; Fanout = 0; PIN Node = 'LEDG[1]'
        Info: Total cell delay = 3.649 ns ( 48.49 % )
        Info: Total interconnect delay = 3.876 ns ( 51.51 % )
Info: Longest tpd from source pin "SW[4]" to destination pin "LEDR[7]" is 7.693 ns
    Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 1; PIN Node = 'SW[4]'
    Info: 2: + IC(1.723 ns) + CELL(0.544 ns) = 3.273 ns; Loc. = LCCOMB_X49_Y4_N16; Fanout = 1; COMB Node = 'controlUnit:try|Selector0~0'
    Info: 3: + IC(0.292 ns) + CELL(0.278 ns) = 3.843 ns; Loc. = LCCOMB_X49_Y4_N18; Fanout = 1; COMB Node = 'controlUnit:try|Selector0~1'
    Info: 4: + IC(0.855 ns) + CELL(2.995 ns) = 7.693 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'LEDR[7]'
    Info: Total cell delay = 4.823 ns ( 62.69 % )
    Info: Total interconnect delay = 2.870 ns ( 37.31 % )
Info: th for register "controlUnit:try|state.start" (data pin = "SW[6]", clock pin = "KEY[0]") is 0.384 ns
    Info: + Longest clock path from clock "KEY[0]" to destination register is 3.216 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 11; CLK Node = 'KEY[0]'
        Info: 2: + IC(1.750 ns) + CELL(0.602 ns) = 3.216 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try|state.start'
        Info: Total cell delay = 1.466 ns ( 45.58 % )
        Info: Total interconnect delay = 1.750 ns ( 54.42 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 3.118 ns
        Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_U11; Fanout = 2; PIN Node = 'SW[6]'
        Info: 2: + IC(1.694 ns) + CELL(0.322 ns) = 3.022 ns; Loc. = LCCOMB_X46_Y5_N8; Fanout = 1; COMB Node = 'controlUnit:try|Selector1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 3.118 ns; Loc. = LCFF_X46_Y5_N9; Fanout = 2; REG Node = 'controlUnit:try|state.start'
        Info: Total cell delay = 1.424 ns ( 45.67 % )
        Info: Total interconnect delay = 1.694 ns ( 54.33 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 160 megabytes
    Info: Processing ended: Tue Nov 24 17:53:18 2015
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


