# fsm_gen
Creates a state diagram from the given Verilog file
