`timescale 1ns/1ps

module alu_decoder_tb;

	logic [1:0] alu_op;
	logic [2:0] funct3;
	logic [6:0] funct7;
	logic [3:0] alu_control;

	integer pass_count;
	integer fail_count;

	alu_decoder dut (
		.alu_op(alu_op),
		.funct3(funct3),
		.funct7(funct7),
		.alu_control(alu_control)
	);

	task check_control;
		input [3:0] expected;
		input [8*30-1:0] test_name;

		begin
			#1;

			if (alu_control !== expected) begin
				$display("FAIL: %0s", test_name);
				$display("  alu_op      = %b", alu_op);
				$display("  funct3      = %b", funct3);
				$display("  funct7      = %b", funct7);
				$display("  expected    = %b", expected);
				$display("  alu_control = %b", alu_control);
				fail_count = fail_count + 1;
			end
			else begin
				$display("PASS: %0s", test_name);
				pass_count = pass_count + 1;
			end
		end
	endtask

	initial begin

		pass_count = 0;
		fail_count = 0;

		// Test 1: forced ADD
		alu_op = 2'b00;
		funct3 = 3'b111;
		funct7 = 7'b1111111;
		check_control(4'b0000, "forced ADD");

		// Test 2: R-type ADD
		alu_op = 2'b01;
		funct3 = 3'b000;
		funct7 = 7'b0000000;
		check_control(4'b0000, "R-type ADD");

		// Test 3: R-type SUB
		funct3 = 3'b000;
		funct7 = 7'b0100000;
		check_control(4'b0001, "R-type SUB");

		// Test 4: R-type SLL
		funct3 = 3'b001;
		funct7 = 7'b0000000;
		check_control(4'b0101, "R-type SLL");

		// Test 5: R-type SLT
		funct3 = 3'b010;
		check_control(4'b1000, "R-type SLT");

		// Test 6: R-type SLTU
		funct3 = 3'b011;
		check_control(4'b1001, "R-type SLTU");

		// Test 7: R-type XOR
		funct3 = 3'b100;
		check_control(4'b0100, "R-type XOR");

		// Test 8: R-type SRL
		funct3 = 3'b101;
		funct7 = 7'b0000000;
		check_control(4'b0110, "R-type SRL");

		// Test 9: R-type SRA
		funct3 = 3'b101;
		funct7 = 7'b0100000;
		check_control(4'b0111, "R-type SRA");

		// Test 10: R-type OR
		funct3 = 3'b110;
		check_control(4'b0011, "R-type OR");

		// Test 11: R-type AND
		funct3 = 3'b111;
		check_control(4'b0010, "R-type AND");

		// Test 12: I-type ADDI
		alu_op = 2'b10;
		funct3 = 3'b000;
		funct7 = 7'b0000000;
		check_control(4'b0000, "I-type ADDI");

		// Test 13: I-type SLLI
		funct3 = 3'b001;
		check_control(4'b0101, "I-type SLLI");

		// Test 14: I-type SLTI
		funct3 = 3'b010;
		check_control(4'b1000, "I-type SLTI");

		// Test 15: I-type SLTIU
		funct3 = 3'b011;
		check_control(4'b1001, "I-type SLTIU");

		// Test 16: I-type XORI
		funct3 = 3'b100;
		check_control(4'b0100, "I-type XORI");

		// Test 17: I-type SRLI
		funct3 = 3'b101;
		funct7 = 7'b0000000;
		check_control(4'b0110, "I-type SRLI");

		// Test 18: I-type SRAI
		funct3 = 3'b101;
		funct7 = 7'b0100000;
		check_control(4'b0111, "I-type SRAI");

		// Test 19: I-type ORI
		funct3 = 3'b110;
		check_control(4'b0011, "I-type ORI");

		// Test 20: I-type ANDI
		funct3 = 3'b111;
		check_control(4'b0010, "I-type ANDI");

		$display("");
		$display("Tests passed: %0d", pass_count);
		$display("Tests failed: %0d", fail_count);

		if (fail_count == 0)
			$display("ALL ALU DECODER TESTS PASSED");
		else
			$display("ALU DECODER TESTS FAILED");

		$finish;

	end

endmodule
