digraph "CFG for '_Z15NormalizeOutputiPKiPlll' function" {
	label="CFG for '_Z15NormalizeOutputiPKiPlll' function";

	Node0x5f706e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = icmp slt i32 %17, %0\l  br i1 %18, label %19, label %26\l|{<s0>T|<s1>F}}"];
	Node0x5f706e0:s0 -> Node0x5f72910;
	Node0x5f706e0:s1 -> Node0x5f729a0;
	Node0x5f72910 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = udiv i32 %14, %11\l  %21 = mul i32 %20, %11\l  %22 = icmp ugt i32 %14, %21\l  %23 = zext i1 %22 to i32\l  %24 = add i32 %20, %23\l  %25 = mul i32 %24, %11\l  br label %27\l}"];
	Node0x5f72910 -> Node0x5f72e20;
	Node0x5f729a0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%26:\l26:                                               \l  ret void\l}"];
	Node0x5f72e20 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%27:\l27:                                               \l  %28 = phi i32 [ %17, %19 ], [ %42, %27 ]\l  %29 = mul nsw i32 %28, 3\l  %30 = sext i32 %29 to i64\l  %31 = getelementptr inbounds i64, i64 addrspace(1)* %2, i64 %30\l  store i64 %3, i64 addrspace(1)* %31, align 8, !tbaa !16\l  %32 = add nsw i32 %29, 1\l  %33 = sext i32 %32 to i64\l  %34 = getelementptr inbounds i64, i64 addrspace(1)* %2, i64 %33\l  store i64 %4, i64 addrspace(1)* %34, align 8, !tbaa !16\l  %35 = sext i32 %28 to i64\l  %36 = getelementptr inbounds i32, i32 addrspace(1)* %1, i64 %35\l  %37 = load i32, i32 addrspace(1)* %36, align 4, !tbaa !20, !amdgpu.noclobber\l... !5\l  %38 = sext i32 %37 to i64\l  %39 = add nsw i32 %29, 2\l  %40 = sext i32 %39 to i64\l  %41 = getelementptr inbounds i64, i64 addrspace(1)* %2, i64 %40\l  store i64 %38, i64 addrspace(1)* %41, align 8, !tbaa !16\l  %42 = add i32 %25, %28\l  %43 = icmp slt i32 %42, %0\l  br i1 %43, label %27, label %26, !llvm.loop !22\l|{<s0>T|<s1>F}}"];
	Node0x5f72e20:s0 -> Node0x5f72e20;
	Node0x5f72e20:s1 -> Node0x5f729a0;
}
