01000000011a00006a3765730000000000000000475020200101010001010100CSBL Revision: 01.00.10.01 (Jun 29 2023 - 15:00:34)
Waiting for tifs.bin ...
CTIFS  ver: 9.0.6--v09.00.06 (Kool Koala)
Waiting for multicore app ...
CC
 DCC Example Test Application

DCC_Test_init: Init MCU ESM complete


INSTANCE: DCC0
Source clock: RC OSC
Test clock: MCAN


SDL DCC EXAMPLE TEST: Start UC-5
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: Changing the clock ratios
SDL DCC EXAMPLE TEST: Seed values calculation done.
SDL DCC EXAMPLE TEST: Enabling DCC and waiting for Error interrupt

Interrupt is generated to ESM
    ESM Call back function called : instType 0x3, intType 0x1, grpChannel 0x3, index 0x8, intSrc 0x68
    Take action

SDL DCC EXAMPLE TEST: DCC Generated Error interrupt
SDL DCC EXAMPLE TEST: Indicating clock drift/change
Test Name: DCC EXAMPLE TEST  PASSED

 All tests have passed.