
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack max 2.20

==========================================================================
cts final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 2.80 fmax = 357.49

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.43 source latency state_r[2]$_DFFE_PN0P_/CLK ^
  -0.42 target latency araddr[30]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: read_data[14]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold292/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold292/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net292 (net)
                  0.08    0.00    0.74 ^ input69/A (sky130_fd_sc_hd__buf_6)
    57    0.29    0.56    0.47    1.21 ^ input69/X (sky130_fd_sc_hd__buf_6)
                                         net69 (net)
                  0.56    0.00    1.22 ^ read_data[14]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.22   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_15_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.03    0.06    0.19    0.43 ^ clkbuf_4_15_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_15_0_clk (net)
                  0.06    0.00    0.43 ^ read_data[14]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.43   clock reconvergence pessimism
                          0.47    0.89   library removal time
                                  0.89   data required time
-----------------------------------------------------------------------------
                                  0.89   data required time
                                 -1.22   data arrival time
-----------------------------------------------------------------------------
                                  0.32   slack (MET)


Startpoint: write_addr[13] (input port clocked by core_clock)
Endpoint: awaddr[13]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ write_addr[13] (in)
                                         write_addr[13] (net)
                  0.00    0.00    0.20 ^ input76/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    0.65 ^ input76/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net76 (net)
                  0.04    0.00    0.65 ^ _253_/A1 (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.04    0.11    0.76 ^ _253_/X (sky130_fd_sc_hd__mux2_1)
                                         _037_ (net)
                  0.04    0.00    0.76 ^ awaddr[13]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  0.76   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_3_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    10    0.03    0.06    0.19    0.43 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_3_0_clk (net)
                  0.06    0.00    0.43 ^ awaddr[13]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    0.43   clock reconvergence pessimism
                         -0.03    0.40   library hold time
                                  0.40   data required time
-----------------------------------------------------------------------------
                                  0.40   data required time
                                 -0.76   data arrival time
-----------------------------------------------------------------------------
                                  0.37   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold292/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold292/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net292 (net)
                  0.08    0.00    0.74 ^ input69/A (sky130_fd_sc_hd__buf_6)
    57    0.29    0.56    0.47    1.21 ^ input69/X (sky130_fd_sc_hd__buf_6)
                                         net69 (net)
                  0.56    0.02    1.23 ^ place291/A (sky130_fd_sc_hd__buf_4)
    46    0.23    0.62    0.63    1.85 ^ place291/X (sky130_fd_sc_hd__buf_4)
                                         net291 (net)
                  0.62    0.02    1.87 ^ araddr[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.87   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.19    5.42 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.05    0.00    5.42 ^ araddr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.42   clock reconvergence pessimism
                          0.08    5.51   library recovery time
                                  5.51   data required time
-----------------------------------------------------------------------------
                                  5.51   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  3.64   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wdata[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.43 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_clk (net)
                  0.06    0.00    0.43 ^ state_r[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    14    0.06    0.27    0.56    0.99 v state_r[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state_r[2] (net)
                  0.27    0.00    0.99 v _246_/A (sky130_fd_sc_hd__nor4b_4)
    15    0.07    1.00    0.96    1.96 ^ _246_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _154_ (net)
                  1.00    0.00    1.96 ^ place289/A (sky130_fd_sc_hd__buf_4)
    55    0.26    0.71    0.74    2.69 ^ place289/X (sky130_fd_sc_hd__buf_4)
                                         net289 (net)
                  0.71    0.01    2.70 ^ _371_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.11 v _371_/X (sky130_fd_sc_hd__mux2_2)
                                         _118_ (net)
                  0.05    0.00    3.11 v wdata[22]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.43 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    5.43 ^ wdata[22]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.11    5.31   library setup time
                                  5.31   data required time
-----------------------------------------------------------------------------
                                  5.31   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: araddr[4]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold292/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.01    0.08    0.54    0.74 ^ hold292/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net292 (net)
                  0.08    0.00    0.74 ^ input69/A (sky130_fd_sc_hd__buf_6)
    57    0.29    0.56    0.47    1.21 ^ input69/X (sky130_fd_sc_hd__buf_6)
                                         net69 (net)
                  0.56    0.02    1.23 ^ place291/A (sky130_fd_sc_hd__buf_4)
    46    0.23    0.62    0.63    1.85 ^ place291/X (sky130_fd_sc_hd__buf_4)
                                         net291 (net)
                  0.62    0.02    1.87 ^ araddr[4]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                  1.87   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_4_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.03    0.05    0.19    5.42 ^ clkbuf_4_4_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_4_0_clk (net)
                  0.05    0.00    5.42 ^ araddr[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.42   clock reconvergence pessimism
                          0.08    5.51   library recovery time
                                  5.51   data required time
-----------------------------------------------------------------------------
                                  5.51   data required time
                                 -1.87   data arrival time
-----------------------------------------------------------------------------
                                  3.64   slack (MET)


Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wdata[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    0.24 ^ clkbuf_4_12_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    0.43 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_12_0_clk (net)
                  0.06    0.00    0.43 ^ state_r[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
    14    0.06    0.27    0.56    0.99 v state_r[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         state_r[2] (net)
                  0.27    0.00    0.99 v _246_/A (sky130_fd_sc_hd__nor4b_4)
    15    0.07    1.00    0.96    1.96 ^ _246_/Y (sky130_fd_sc_hd__nor4b_4)
                                         _154_ (net)
                  1.00    0.00    1.96 ^ place289/A (sky130_fd_sc_hd__buf_4)
    55    0.26    0.71    0.74    2.69 ^ place289/X (sky130_fd_sc_hd__buf_4)
                                         net289 (net)
                  0.71    0.01    2.70 ^ _371_/S (sky130_fd_sc_hd__mux2_2)
     1    0.00    0.05    0.41    3.11 v _371_/X (sky130_fd_sc_hd__mux2_2)
                                         _118_ (net)
                  0.05    0.00    3.11 v wdata[22]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  3.11   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.03    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    16    0.19    0.20    0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.20    0.00    5.24 ^ clkbuf_4_10_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
    11    0.04    0.06    0.19    5.43 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_4_10_0_clk (net)
                  0.06    0.00    5.43 ^ wdata[22]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.43   clock reconvergence pessimism
                         -0.11    5.31   library setup time
                                  5.31   data required time
-----------------------------------------------------------------------------
                                  5.31   data required time
                                 -3.11   data arrival time
-----------------------------------------------------------------------------
                                  2.20   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.49239659309387207

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
1.4936779737472534

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3297

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.03898095712065697

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.11353500187397003

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3433

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: state_r[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: wdata[22]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.43 ^ clkbuf_4_12_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ state_r[2]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.56    0.99 v state_r[2]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.97    1.96 ^ _246_/Y (sky130_fd_sc_hd__nor4b_4)
   0.74    2.69 ^ place289/X (sky130_fd_sc_hd__buf_4)
   0.42    3.11 v _371_/X (sky130_fd_sc_hd__mux2_2)
   0.00    3.11 v wdata[22]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           3.11   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.23    5.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    5.43 ^ clkbuf_4_10_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    5.43 ^ wdata[22]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.43   clock reconvergence pessimism
  -0.11    5.31   library setup time
           5.31   data required time
---------------------------------------------------------
           5.31   data required time
          -3.11   data arrival time
---------------------------------------------------------
           2.20   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: awaddr[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: awaddr[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.43 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ awaddr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.33    0.76 ^ awaddr[0]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.12    0.89 ^ _249_/X (sky130_fd_sc_hd__mux2_1)
   0.00    0.89 ^ awaddr[0]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           0.89   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.23    0.23 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.19    0.43 ^ clkbuf_4_3_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.43 ^ awaddr[0]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    0.43   clock reconvergence pessimism
  -0.03    0.39   library hold time
           0.39   data required time
---------------------------------------------------------
           0.39   data required time
          -0.89   data arrival time
---------------------------------------------------------
           0.49   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4241

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4277

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
3.1116

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
2.2027

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
70.789947

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.75e-03   3.53e-04   1.66e-09   2.10e-03  37.6%
Combinational          1.65e-03   5.56e-04   1.76e-09   2.20e-03  39.3%
Clock                  8.27e-04   4.67e-04   2.99e-10   1.29e-03  23.1%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.22e-03   1.38e-03   3.72e-09   5.60e-03 100.0%
                          75.4%      24.6%       0.0%
