
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= Fastest Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.16    0.15    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.16 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.13    2.28 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.03    0.00    2.28 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.34 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.02    0.00    2.34 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.16    0.15    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.16 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.03    0.13    2.28 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.03    0.00    2.28 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.34 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.02    0.00    2.34 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.34   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.34   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.16    0.15    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.16 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.12    2.28 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.03    0.00    2.28 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.06    2.33 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    2.33 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.33   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.05    9.70   library setup time
                                  9.70   data required time
-----------------------------------------------------------------------------
                                  9.70   data required time
                                 -2.33   data arrival time
-----------------------------------------------------------------------------
                                  7.36   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Fastest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.01    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.01    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.16    0.15    2.15 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.16    0.00    2.16 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.04    0.03    2.19 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.04    0.00    2.19 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.19   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.06    9.69   library setup time
                                  9.69   data required time
-----------------------------------------------------------------------------
                                  9.69   data required time
                                 -2.19   data arrival time
-----------------------------------------------------------------------------
                                  7.50   slack (MET)



worst slack corner Fastest: 7.3565
======================= Slowest Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.31    0.33    2.35 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.31    0.00    2.35 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.07    0.47    2.82 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.07    0.00    2.82 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.17    2.98 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.05    0.00    2.98 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.24    9.51   library setup time
                                  9.51   data required time
-----------------------------------------------------------------------------
                                  9.51   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.31    0.33    2.35 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.31    0.00    2.35 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.07    0.47    2.82 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.07    0.00    2.82 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.16    2.98 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.05    0.00    2.98 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.98   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.24    9.51   library setup time
                                  9.51   data required time
-----------------------------------------------------------------------------
                                  9.51   data required time
                                 -2.98   data arrival time
-----------------------------------------------------------------------------
                                  6.53   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.31    0.33    2.35 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.31    0.00    2.35 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.06    0.45    2.80 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.06    0.00    2.80 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.05    0.16    2.96 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.05    0.00    2.96 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.96   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.24    9.51   library setup time
                                  9.51   data required time
-----------------------------------------------------------------------------
                                  9.51   data required time
                                 -2.96   data arrival time
-----------------------------------------------------------------------------
                                  6.55   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Slowest

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.03    0.02    2.02 ^ rst (in)
                                         rst (net)
                  0.03    0.00    2.02 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.31    0.33    2.35 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.31    0.00    2.35 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.08    0.16    2.51 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.08    0.00    2.51 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.25    9.50   library setup time
                                  9.50   data required time
-----------------------------------------------------------------------------
                                  9.50   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  6.99   slack (MET)



worst slack corner Slowest: 6.5301
======================= Typical Corner ===================================

Startpoint: rst (input port clocked by clk)
Endpoint: _35_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _28_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.22    2.43 v _28_/X (sky130_fd_sc_hd__and2b_1)
                                         _12_ (net)
                  0.04    0.00    2.43 v _29_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.03    0.09    2.52 v _29_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _05_ (net)
                  0.03    0.00    2.52 v _35_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.52   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _35_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  7.15   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _34_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _26_/A_N (sky130_fd_sc_hd__and2b_1)
     1    0.00    0.04    0.22    2.43 v _26_/X (sky130_fd_sc_hd__and2b_1)
                                         _11_ (net)
                  0.04    0.00    2.43 v _27_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.52 v _27_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _04_ (net)
                  0.02    0.00    2.52 v _34_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.52   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _34_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                  7.16   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _42_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _32_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.00    0.03    0.21    2.42 v _32_/X (sky130_fd_sc_hd__and3b_1)
                                         _14_ (net)
                  0.03    0.00    2.42 v _33_/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.00    0.02    0.08    2.51 v _33_/X (sky130_fd_sc_hd__clkbuf_1)
                                         _07_ (net)
                  0.02    0.00    2.51 v _42_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.51   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _42_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.08    9.67   library setup time
                                  9.67   data required time
-----------------------------------------------------------------------------
                                  9.67   data required time
                                 -2.51   data arrival time
-----------------------------------------------------------------------------
                                  7.17   slack (MET)


Startpoint: rst (input port clocked by clk)
Endpoint: _41_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max
Corner: Typical

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.15    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          2.00    2.00 ^ input external delay
     1    0.00    0.02    0.01    2.01 ^ rst (in)
                                         rst (net)
                  0.02    0.00    2.01 ^ input1/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     4    0.02    0.20    0.20    2.21 ^ input1/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                         net1 (net)
                  0.20    0.00    2.21 ^ _30_/B (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.05    0.07    2.28 v _30_/Y (sky130_fd_sc_hd__nor2_1)
                                         _06_ (net)
                  0.05    0.00    2.28 v _41_/D (sky130_fd_sc_hd__dfxtp_1)
                                  2.28   data arrival time

                  0.15   10.00   10.00   clock clk (rise edge)
                          0.00   10.00   clock network delay (ideal)
                         -0.25    9.75   clock uncertainty
                          0.00    9.75   clock reconvergence pessimism
                                  9.75 ^ _41_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.09    9.66   library setup time
                                  9.66   data required time
-----------------------------------------------------------------------------
                                  9.66   data required time
                                 -2.28   data arrival time
-----------------------------------------------------------------------------
                                  7.38   slack (MET)



worst slack corner Typical: 7.1550
