BERKELAAR, M. 1995. lp_solve. Version 2.0., TU Eindhoven. Available via anonymous ftp from ftp.es.ele.tue.nl.
CAMPOSANO, R. 1991. Path-based scheduling for synthesis. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 10, 1 (Jan.), 85-93.
Samit Chaudhuri , Robert A. Walker , John E. Mitchell, Analyzing and exploiting the structure of the constraints in the ILP approach to the scheduling problem, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.2 n.4, p.456-471, Dec. 1994[doi>10.1109/92.335014]
Thomas T. Cormen , Charles E. Leiserson , Ronald L. Rivest, Introduction to algorithms, MIT Press, Cambridge, MA, 1990
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Michael R. Garey , David S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness, W. H. Freeman & Co., New York, NY, 1979
GEBOTYS, C. H. AND ELMASRY, M. I. 1993. Global optimization approach for architectural synthesis, IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 12, 9 (Sept.), 1266- 1278.
S. H. Huang , Y. L. Jeang , C. T. Hwang , Y. C. Hsu , J. F. Wang, A tree-based scheduling algorithm for control-dominated circuits, Proceedings of the 30th international Design Automation Conference, p.578-582, June 14-18, 1993, Dallas, Texas, USA[doi>10.1145/157485.165051]
KENNEDY, K. 1981. A survey of data flow analysis techniques. In Program Flow Analysis: Theory and Application, S. S. Muchnik and N. D. Jones, Eds., Prentice-Hall, Englewood Cliffs, NJ, 5-54.
D. Knapp , T. Ly , D. MacMillen , R. Miller, Behavioral synthesis methodology for HDL-based specification and validation, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.286-291, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217543]
Ku, D. AND DEMICHELI, G. 1992. Relative scheduling under timing constraints. IEEE Trans. Comput. Aided Des. Integrated Circuits Syst. 11, 6 (June), 695-717.
LAWLER, E. 1976. Combinatorial Optimization: Networks and Matroids. Holt, Rinehart and Winston, New York, NY.
O'BRIEN, K., RAHMOUNI, M., AND JERRAYA, A. 1992. A VHDL-based scheduling algorithm for control-flow dominated circuits. In Proceedings of the Sixth International Workshop on High-Level Synthesis (Dana Point Resort, CA, Nov.), 135-145.
Preeti R. Panda , Nikil D. Dutt, 1995 high level synthesis design repository, Proceedings of the 8th international symposium on System synthesis, p.170-174, September 13-15, 1995, Cannes, France[doi>10.1145/224486.224537]
Christos H. Papadimitriou , Kenneth Steiglitz, Combinatorial optimization: algorithms and complexity, Prentice-Hall, Inc., Upper Saddle River, NJ, 1982
I. Radivojevic , F. Brewer, A new symbolic technique for control-dependent scheduling, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.15 n.1, p.45-57, November 2006[doi>10.1109/43.486271]
Minjoong Rim , Yaw Fann , Rajiv Jain, Global scheduling with code-motions for high-level synthesis applications, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.3 n.3, p.379-392, Sept. 1995[doi>10.1109/92.406996]
SHIN, H. AND Woo, N.S. 1989. A cost function based optimization technique for scheduling in data path synthesis. In Proceedings of ICCD '89 (Cambridge, MA, Oct.), 424-427.
A. Stoll , P. Duzy, High-level synthesis from VHDL with exact timing constraints, Proceedings of the 29th ACM/IEEE Design Automation Conference, p.188-193, June 08-12, 1992, Anaheim, California, USA
A. S. Tanenbaum, Computer networks, Prentice-Hall, Inc., Upper Saddle River, NJ, 1988
Jan Vanhoof , Ivo Bolsens , Karl Van Rompaey , Gert Goossens , Hug De Man, High-Level Synthesis for Real-Time Digital Signal Processing, Kluwer Academic Publishers, Norwell, MA, 1993
WAKABAYASHI, Z. AND YOSHIMURA, T. 1989. A resource sharing and control synthesis method for conditional branches. In Proceedings of the 1989 IEEE ICCAD (Santa Clara, CA, Nov.), 62-65.
N. Wehn , J. Biesenack , Peter Duzy , T. Langmaier , M. MÃ¼nch , Michael Pilsl , S. Rumler, Scheduling of behavioral VHDL by retiming techniques, Proceedings of the conference on European design automation, p.546-551, September 19-23, 1994, Grenoble, France
YANG, J. C.-Y., MICHELI, G. D., AND DAMIANI, M. 1994. Scheduling with environmental constraints based on automata representations. In Proceedings of the Third EDAC (Paris, Feb.), 495-501.
Ti-Yen Yen , Wayne Wolf, An efficient graph algorithm for FSM scheduling, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.4 n.1, p.98-112, March 1996[doi>10.1109/92.486084]
