/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  reg [3:0] _01_;
  reg [8:0] _02_;
  reg [16:0] _03_;
  wire [10:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [12:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [7:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_23z;
  wire [10:0] celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [10:0] celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire [7:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire [13:0] celloutsig_0_36z;
  wire [8:0] celloutsig_0_3z;
  wire [7:0] celloutsig_0_46z;
  wire [8:0] celloutsig_0_47z;
  wire [4:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_51z;
  wire [7:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [45:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [28:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_11z;
  wire [28:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [5:0] celloutsig_1_1z;
  wire [24:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [9:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(negedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 9'h000;
    else _00_ <= { celloutsig_0_11z[7:5], celloutsig_0_2z };
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _01_ <= 4'h0;
    else _01_ <= celloutsig_0_8z;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_0_7z[34:32], celloutsig_0_1z };
  always_ff @(posedge clkin_data[0], posedge celloutsig_1_19z[0])
    if (celloutsig_1_19z[0]) _03_ <= 17'h00000;
    else _03_ <= in_data[62:46];
  assign celloutsig_0_0z = in_data[32:22] % { 1'h1, in_data[37:28] };
  assign celloutsig_0_3z = { celloutsig_0_2z[4:2], celloutsig_0_1z } % { 1'h1, celloutsig_0_0z[7:0] };
  assign celloutsig_0_31z = celloutsig_0_2z[5:2] % { 1'h1, celloutsig_0_14z[4:2] };
  assign celloutsig_0_32z = celloutsig_0_5z % { 1'h1, _03_[6:4], celloutsig_0_31z };
  assign celloutsig_0_36z = { celloutsig_0_27z, celloutsig_0_4z } % { 1'h1, celloutsig_0_32z, celloutsig_0_9z };
  assign celloutsig_0_4z = celloutsig_0_3z[8:4] % { 1'h1, in_data[49:46] };
  assign celloutsig_0_46z = { celloutsig_0_24z[9], celloutsig_0_23z } % { 1'h1, celloutsig_0_36z[7:1] };
  assign celloutsig_0_47z = { celloutsig_0_29z[4:1], celloutsig_0_9z } % { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_25z };
  assign celloutsig_0_50z = celloutsig_0_47z[4:0] % { 1'h1, _02_[5:2] };
  assign celloutsig_0_5z = { celloutsig_0_1z[5:4], celloutsig_0_2z } % { 1'h1, celloutsig_0_2z[0], celloutsig_0_2z[5:1], in_data[0] };
  assign celloutsig_0_51z = { celloutsig_0_26z[10:5], celloutsig_0_20z } % { 1'h1, celloutsig_0_46z };
  assign celloutsig_1_0z = in_data[134:106] % { 1'h1, in_data[188:161] };
  assign celloutsig_1_1z = celloutsig_1_0z[17:12] % { 1'h1, in_data[112:108] };
  assign celloutsig_1_2z = celloutsig_1_0z[28:4] % { 1'h1, in_data[184:161] };
  assign celloutsig_1_3z = { celloutsig_1_2z[24:22], celloutsig_1_1z } % { 1'h1, in_data[117:110] };
  assign celloutsig_1_4z = celloutsig_1_0z[14:8] % { 1'h1, celloutsig_1_0z[10:5] };
  assign celloutsig_1_5z = celloutsig_1_1z % { 1'h1, celloutsig_1_3z[4:0] };
  assign celloutsig_1_6z = celloutsig_1_3z[7:5] % { 1'h1, celloutsig_1_1z[2:1] };
  assign celloutsig_1_7z = in_data[129:116] % { 1'h1, in_data[115:113], celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_8z = celloutsig_1_3z[4:0] % { 1'h1, in_data[189:186] };
  assign celloutsig_0_6z = in_data[29:18] % { 1'h1, celloutsig_0_1z[2:0], celloutsig_0_5z };
  assign celloutsig_1_9z = celloutsig_1_2z[15:6] % { 1'h1, in_data[133:130], celloutsig_1_8z };
  assign celloutsig_1_11z = celloutsig_1_0z[17:9] % { 1'h1, celloutsig_1_3z[7:0] };
  assign celloutsig_0_7z = in_data[79:34] % { 1'h1, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_18z = celloutsig_1_0z % { 1'h1, celloutsig_1_0z[5:2], celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_7z[10:7] % { 1'h1, celloutsig_1_5z[2:0] };
  assign celloutsig_0_8z = celloutsig_0_2z[5:2] % { 1'h1, in_data[94:92] };
  assign celloutsig_0_9z = celloutsig_0_3z[7:3] % { 1'h1, in_data[56:53] };
  assign celloutsig_0_10z = in_data[16:14] % { 1'h1, celloutsig_0_9z[2:1] };
  assign celloutsig_0_11z = { celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_2z } % { 1'h1, celloutsig_0_8z[2:0], celloutsig_0_3z };
  assign celloutsig_0_1z = in_data[42:37] % { 1'h1, in_data[83:79] };
  assign celloutsig_0_14z = { celloutsig_0_1z[5:3], celloutsig_0_10z } % { 1'h1, celloutsig_0_0z[7:3] };
  assign celloutsig_0_20z = celloutsig_0_4z[3:1] % { 1'h1, celloutsig_0_8z[2:1] };
  assign celloutsig_0_2z = celloutsig_0_0z[7:2] % { 1'h1, in_data[53:49] };
  assign celloutsig_0_21z = _03_[9:2] % { 1'h1, celloutsig_0_7z[9:3] };
  assign celloutsig_0_23z = { celloutsig_0_7z[41:39], celloutsig_0_8z } % { 1'h1, _02_[7:2] };
  assign celloutsig_0_24z = celloutsig_0_6z[11:1] % { 1'h1, celloutsig_0_9z[3], _01_, celloutsig_0_9z };
  assign celloutsig_0_25z = celloutsig_0_7z[42:38] % { 1'h1, celloutsig_0_21z[6:3] };
  assign celloutsig_0_26z = celloutsig_0_24z % { 1'h1, _01_, celloutsig_0_14z };
  assign celloutsig_0_27z = celloutsig_0_0z[8:0] % { 1'h1, celloutsig_0_0z[9:2] };
  assign celloutsig_0_29z = { celloutsig_0_14z[5:2], celloutsig_0_8z } % { 1'h1, _00_[7:1] };
  assign { out_data[156:128], out_data[99:96], out_data[36:32], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
