// Generated by CIRCT unknown git version
// Standard header to adapt well known macros to our needs.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

module Rocket(
  input           clock,
                  reset,
                  io_hartid,
                  io_interrupts_debug,
                  io_interrupts_mtip,
                  io_interrupts_msip,
                  io_interrupts_meip,
                  io_interrupts_seip,
                  io_imem_resp_valid,
                  io_imem_resp_bits_btb_taken,
                  io_imem_resp_bits_btb_bridx,
  input  [4:0]    io_imem_resp_bits_btb_entry,
  input  [7:0]    io_imem_resp_bits_btb_bht_history,
  input  [39:0]   io_imem_resp_bits_pc,
  input  [31:0]   io_imem_resp_bits_data,
  input           io_imem_resp_bits_xcpt_pf_inst,
                  io_imem_resp_bits_xcpt_gf_inst,
                  io_imem_resp_bits_xcpt_ae_inst,
                  io_imem_resp_bits_replay,
                  io_imem_gpa_valid,
                  io_imem_perf_acquire,
                  io_imem_perf_tlbMiss,
                  io_dmem_req_ready,
                  io_dmem_s2_nack,
                  io_dmem_s2_nack_cause_raw,
                  io_dmem_s2_uncached,
  input  [31:0]   io_dmem_s2_paddr,
  input           io_dmem_resp_valid,
  input  [39:0]   io_dmem_resp_bits_addr,
  input  [6:0]    io_dmem_resp_bits_tag,
  input  [4:0]    io_dmem_resp_bits_cmd,
  input  [1:0]    io_dmem_resp_bits_size,
  input           io_dmem_resp_bits_signed,
  input  [1:0]    io_dmem_resp_bits_dprv,
  input           io_dmem_resp_bits_dv,
  input  [63:0]   io_dmem_resp_bits_data,
  input  [7:0]    io_dmem_resp_bits_mask,
  input           io_dmem_resp_bits_replay,
                  io_dmem_resp_bits_has_data,
  input  [63:0]   io_dmem_resp_bits_data_word_bypass,
                  io_dmem_resp_bits_data_raw,
                  io_dmem_resp_bits_store_data,
  input           io_dmem_replay_next,
                  io_dmem_s2_xcpt_ma_ld,
                  io_dmem_s2_xcpt_ma_st,
                  io_dmem_s2_xcpt_pf_ld,
                  io_dmem_s2_xcpt_pf_st,
                  io_dmem_s2_xcpt_gf_ld,
                  io_dmem_s2_xcpt_gf_st,
                  io_dmem_s2_xcpt_ae_ld,
                  io_dmem_s2_xcpt_ae_st,
  input  [39:0]   io_dmem_s2_gpa,
  input           io_dmem_s2_gpa_is_pte,
                  io_dmem_ordered,
                  io_dmem_perf_acquire,
                  io_dmem_perf_release,
                  io_dmem_perf_grant,
                  io_dmem_perf_tlbMiss,
                  io_dmem_perf_blocked,
                  io_dmem_perf_canAcceptStoreThenLoad,
                  io_dmem_perf_canAcceptStoreThenRMW,
                  io_dmem_perf_canAcceptLoadThenLoad,
                  io_dmem_perf_storeBufferEmptyAfterLoad,
                  io_dmem_perf_storeBufferEmptyAfterStore,
                  io_dmem_clock_enabled,
                  io_fpu_fcsr_flags_valid,
  input  [4:0]    io_fpu_fcsr_flags_bits,
  input  [63:0]   io_fpu_store_data,
                  io_fpu_toint_data,
  input           io_fpu_fcsr_rdy,
                  io_fpu_nack_mem,
                  io_fpu_illegal_rm,
                  io_fpu_dec_ldst,
                  io_fpu_dec_wen,
                  io_fpu_dec_ren1,
                  io_fpu_dec_ren2,
                  io_fpu_dec_ren3,
                  io_fpu_dec_swap23,
                  io_fpu_dec_fma,
                  io_fpu_dec_div,
                  io_fpu_dec_sqrt,
                  io_fpu_sboard_set,
                  io_fpu_sboard_clr,
  input  [4:0]    io_fpu_sboard_clra,
  input  [63:0]   io_fpu_fp_rs1,
  input  [2047:0] io_fpu_fpu_ver_reg,
  input           io_fpu_fpu_1_wen,
                  io_vpu_issue_ready,
                  io_vpu_commit_commit_vld,
                  io_vpu_commit_return_data_vld,
                  io_vpu_commit_return_data_float_vld,
  input  [63:0]   io_vpu_commit_return_data,
  input  [4:0]    io_vpu_commit_return_reg_idx,
  input           io_vpu_commit_exception_vld,
                  io_vpu_commit_illegal_inst,
                  io_vpu_commit_update_vl,
  input  [4:0]    io_vpu_commit_update_vl_data,
  input           io_vpu_commit_xcpt_cause_ma_ld,
                  io_vpu_commit_xcpt_cause_ma_st,
                  io_vpu_commit_xcpt_cause_pf_ld,
                  io_vpu_commit_xcpt_cause_pf_st,
                  io_vpu_commit_xcpt_cause_gf_ld,
                  io_vpu_commit_xcpt_cause_gf_st,
                  io_vpu_commit_xcpt_cause_ae_ld,
                  io_vpu_commit_xcpt_cause_ae_st,
  input  [63:0]   io_vpu_commit_xcpt_addr,
  input           io_vpu_commit_vxsat,
  input  [4:0]    io_vpu_commit_fflags,
  input  [127:0]  io_vpu_rfdata_0,
                  io_vpu_rfdata_1,
                  io_vpu_rfdata_2,
                  io_vpu_rfdata_3,
                  io_vpu_rfdata_4,
                  io_vpu_rfdata_5,
                  io_vpu_rfdata_6,
                  io_vpu_rfdata_7,
                  io_vpu_rfdata_8,
                  io_vpu_rfdata_9,
                  io_vpu_rfdata_10,
                  io_vpu_rfdata_11,
                  io_vpu_rfdata_12,
                  io_vpu_rfdata_13,
                  io_vpu_rfdata_14,
                  io_vpu_rfdata_15,
                  io_vpu_rfdata_16,
                  io_vpu_rfdata_17,
                  io_vpu_rfdata_18,
                  io_vpu_rfdata_19,
                  io_vpu_rfdata_20,
                  io_vpu_rfdata_21,
                  io_vpu_rfdata_22,
                  io_vpu_rfdata_23,
                  io_vpu_rfdata_24,
                  io_vpu_rfdata_25,
                  io_vpu_rfdata_26,
                  io_vpu_rfdata_27,
                  io_vpu_rfdata_28,
                  io_vpu_rfdata_29,
                  io_vpu_rfdata_30,
                  io_vpu_rfdata_31,
  input           io_vpu_memory_req_valid,
  input  [4:0]    io_vpu_memory_req_bits_idx,
  input  [63:0]   io_vpu_memory_req_bits_addr,
  input           io_vpu_memory_req_bits_cmd,
  input  [63:0]   io_vpu_memory_req_bits_data,
  input  [7:0]    io_vpu_memory_req_bits_mask,
  output          io_imem_might_request,
                  io_imem_req_valid,
  output [39:0]   io_imem_req_bits_pc,
  output          io_imem_req_bits_speculative,
                  io_imem_sfence_valid,
                  io_imem_sfence_bits_rs1,
                  io_imem_sfence_bits_rs2,
  output [38:0]   io_imem_sfence_bits_addr,
  output          io_imem_resp_ready,
                  io_imem_btb_update_valid,
  output [4:0]    io_imem_btb_update_bits_prediction_entry,
  output [38:0]   io_imem_btb_update_bits_pc,
  output          io_imem_btb_update_bits_isValid,
  output [38:0]   io_imem_btb_update_bits_br_pc,
  output [1:0]    io_imem_btb_update_bits_cfiType,
  output          io_imem_bht_update_valid,
  output [7:0]    io_imem_bht_update_bits_prediction_history,
  output [38:0]   io_imem_bht_update_bits_pc,
  output          io_imem_bht_update_bits_branch,
                  io_imem_bht_update_bits_taken,
                  io_imem_bht_update_bits_mispredict,
                  io_imem_flush_icache,
                  io_imem_progress,
                  io_dmem_req_valid,
  output [39:0]   io_dmem_req_bits_addr,
  output [6:0]    io_dmem_req_bits_tag,
  output [4:0]    io_dmem_req_bits_cmd,
  output [1:0]    io_dmem_req_bits_size,
  output          io_dmem_req_bits_signed,
  output [1:0]    io_dmem_req_bits_dprv,
  output          io_dmem_req_bits_dv,
                  io_dmem_req_bits_phys,
                  io_dmem_req_bits_no_alloc,
                  io_dmem_req_bits_no_xcpt,
  output [63:0]   io_dmem_req_bits_data,
  output [7:0]    io_dmem_req_bits_mask,
  output          io_dmem_s1_kill,
  output [63:0]   io_dmem_s1_data_data,
  output [7:0]    io_dmem_s1_data_mask,
  output          io_dmem_s2_kill,
                  io_dmem_keep_clock_enabled,
  output [3:0]    io_ptw_ptbr_mode,
  output [43:0]   io_ptw_ptbr_ppn,
  output          io_ptw_sfence_valid,
                  io_ptw_sfence_bits_rs1,
                  io_ptw_status_debug,
  output [1:0]    io_ptw_status_prv,
  output          io_ptw_status_mxr,
                  io_ptw_status_sum,
                  io_ptw_pmp_0_cfg_l,
  output [1:0]    io_ptw_pmp_0_cfg_a,
  output          io_ptw_pmp_0_cfg_x,
                  io_ptw_pmp_0_cfg_w,
                  io_ptw_pmp_0_cfg_r,
  output [29:0]   io_ptw_pmp_0_addr,
  output [31:0]   io_ptw_pmp_0_mask,
  output          io_ptw_pmp_1_cfg_l,
  output [1:0]    io_ptw_pmp_1_cfg_a,
  output          io_ptw_pmp_1_cfg_x,
                  io_ptw_pmp_1_cfg_w,
                  io_ptw_pmp_1_cfg_r,
  output [29:0]   io_ptw_pmp_1_addr,
  output [31:0]   io_ptw_pmp_1_mask,
  output          io_ptw_pmp_2_cfg_l,
  output [1:0]    io_ptw_pmp_2_cfg_a,
  output          io_ptw_pmp_2_cfg_x,
                  io_ptw_pmp_2_cfg_w,
                  io_ptw_pmp_2_cfg_r,
  output [29:0]   io_ptw_pmp_2_addr,
  output [31:0]   io_ptw_pmp_2_mask,
  output          io_ptw_pmp_3_cfg_l,
  output [1:0]    io_ptw_pmp_3_cfg_a,
  output          io_ptw_pmp_3_cfg_x,
                  io_ptw_pmp_3_cfg_w,
                  io_ptw_pmp_3_cfg_r,
  output [29:0]   io_ptw_pmp_3_addr,
  output [31:0]   io_ptw_pmp_3_mask,
  output          io_ptw_pmp_4_cfg_l,
  output [1:0]    io_ptw_pmp_4_cfg_a,
  output          io_ptw_pmp_4_cfg_x,
                  io_ptw_pmp_4_cfg_w,
                  io_ptw_pmp_4_cfg_r,
  output [29:0]   io_ptw_pmp_4_addr,
  output [31:0]   io_ptw_pmp_4_mask,
  output          io_ptw_pmp_5_cfg_l,
  output [1:0]    io_ptw_pmp_5_cfg_a,
  output          io_ptw_pmp_5_cfg_x,
                  io_ptw_pmp_5_cfg_w,
                  io_ptw_pmp_5_cfg_r,
  output [29:0]   io_ptw_pmp_5_addr,
  output [31:0]   io_ptw_pmp_5_mask,
  output          io_ptw_pmp_6_cfg_l,
  output [1:0]    io_ptw_pmp_6_cfg_a,
  output          io_ptw_pmp_6_cfg_x,
                  io_ptw_pmp_6_cfg_w,
                  io_ptw_pmp_6_cfg_r,
  output [29:0]   io_ptw_pmp_6_addr,
  output [31:0]   io_ptw_pmp_6_mask,
  output          io_ptw_pmp_7_cfg_l,
  output [1:0]    io_ptw_pmp_7_cfg_a,
  output          io_ptw_pmp_7_cfg_x,
                  io_ptw_pmp_7_cfg_w,
                  io_ptw_pmp_7_cfg_r,
  output [29:0]   io_ptw_pmp_7_addr,
  output [31:0]   io_ptw_pmp_7_mask,
  output          io_ptw_pmp_8_cfg_l,
  output [1:0]    io_ptw_pmp_8_cfg_a,
  output          io_ptw_pmp_8_cfg_x,
                  io_ptw_pmp_8_cfg_w,
                  io_ptw_pmp_8_cfg_r,
  output [29:0]   io_ptw_pmp_8_addr,
  output [31:0]   io_ptw_pmp_8_mask,
  output          io_ptw_pmp_9_cfg_l,
  output [1:0]    io_ptw_pmp_9_cfg_a,
  output          io_ptw_pmp_9_cfg_x,
                  io_ptw_pmp_9_cfg_w,
                  io_ptw_pmp_9_cfg_r,
  output [29:0]   io_ptw_pmp_9_addr,
  output [31:0]   io_ptw_pmp_9_mask,
  output          io_ptw_pmp_10_cfg_l,
  output [1:0]    io_ptw_pmp_10_cfg_a,
  output          io_ptw_pmp_10_cfg_x,
                  io_ptw_pmp_10_cfg_w,
                  io_ptw_pmp_10_cfg_r,
  output [29:0]   io_ptw_pmp_10_addr,
  output [31:0]   io_ptw_pmp_10_mask,
  output          io_ptw_pmp_11_cfg_l,
  output [1:0]    io_ptw_pmp_11_cfg_a,
  output          io_ptw_pmp_11_cfg_x,
                  io_ptw_pmp_11_cfg_w,
                  io_ptw_pmp_11_cfg_r,
  output [29:0]   io_ptw_pmp_11_addr,
  output [31:0]   io_ptw_pmp_11_mask,
  output          io_ptw_pmp_12_cfg_l,
  output [1:0]    io_ptw_pmp_12_cfg_a,
  output          io_ptw_pmp_12_cfg_x,
                  io_ptw_pmp_12_cfg_w,
                  io_ptw_pmp_12_cfg_r,
  output [29:0]   io_ptw_pmp_12_addr,
  output [31:0]   io_ptw_pmp_12_mask,
  output          io_ptw_pmp_13_cfg_l,
  output [1:0]    io_ptw_pmp_13_cfg_a,
  output          io_ptw_pmp_13_cfg_x,
                  io_ptw_pmp_13_cfg_w,
                  io_ptw_pmp_13_cfg_r,
  output [29:0]   io_ptw_pmp_13_addr,
  output [31:0]   io_ptw_pmp_13_mask,
  output          io_ptw_pmp_14_cfg_l,
  output [1:0]    io_ptw_pmp_14_cfg_a,
  output          io_ptw_pmp_14_cfg_x,
                  io_ptw_pmp_14_cfg_w,
                  io_ptw_pmp_14_cfg_r,
  output [29:0]   io_ptw_pmp_14_addr,
  output [31:0]   io_ptw_pmp_14_mask,
  output          io_ptw_pmp_15_cfg_l,
  output [1:0]    io_ptw_pmp_15_cfg_a,
  output          io_ptw_pmp_15_cfg_x,
                  io_ptw_pmp_15_cfg_w,
                  io_ptw_pmp_15_cfg_r,
  output [29:0]   io_ptw_pmp_15_addr,
  output [31:0]   io_ptw_pmp_15_mask,
  output [63:0]   io_ptw_customCSRs_csrs_0_value,
  output [31:0]   io_fpu_inst,
  output [63:0]   io_fpu_fromint_data,
  output [2:0]    io_fpu_fcsr_rm,
  output          io_fpu_dmem_resp_val,
  output [2:0]    io_fpu_dmem_resp_type,
  output [4:0]    io_fpu_dmem_resp_tag,
  output [63:0]   io_fpu_dmem_resp_data,
  output          io_fpu_valid,
                  io_fpu_killx,
                  io_fpu_killm,
                  io_fpu_id_ctrl_vector,
                  io_wfi,
                  io_verif_commit_start,
                  io_verif_commit_valid,
  output [63:0]   io_verif_commit_prevPc,
                  io_verif_commit_currPc,
  output [9:0]    io_verif_commit_order,
  output [31:0]   io_verif_commit_insn,
  output          io_verif_commit_fused,
  output [1:0]    io_verif_sim_halt,
  output          io_verif_trap_valid,
  output [63:0]   io_verif_trap_pc,
                  io_verif_trap_firstInsn,
  output [1983:0] io_verif_reg_gpr,
  output [2047:0] io_verif_reg_fpr,
  output [4095:0] io_verif_reg_vpr,
  output          io_verif_dest_gprWr,
                  io_verif_dest_fprWr,
                  io_verif_dest_vprWr,
  output [7:0]    io_verif_dest_idx,
  output [127:0]  io_verif_src_vmaskRd,
  output          io_verif_src1_gprRd,
                  io_verif_src1_fprRd,
                  io_verif_src1_vprRd,
  output [7:0]    io_verif_src1_idx,
  output          io_verif_src2_gprRd,
                  io_verif_src2_fprRd,
                  io_verif_src2_vprRd,
  output [7:0]    io_verif_src2_idx,
  output          io_verif_src3_gprRd,
                  io_verif_src3_fprRd,
                  io_verif_src3_vprRd,
  output [7:0]    io_verif_src3_idx,
  output [63:0]   io_verif_csr_mstatusWr,
                  io_verif_csr_mepcWr,
                  io_verif_csr_mtvalWr,
                  io_verif_csr_mtvecWr,
                  io_verif_csr_mcauseWr,
                  io_verif_csr_mipWr,
                  io_verif_csr_mieWr,
                  io_verif_csr_mscratchWr,
                  io_verif_csr_midelegWr,
                  io_verif_csr_medelegWr,
                  io_verif_csr_minstretWr,
                  io_verif_csr_sstatusWr,
                  io_verif_csr_sepcWr,
                  io_verif_csr_stvalWr,
                  io_verif_csr_stvecWr,
                  io_verif_csr_scauseWr,
                  io_verif_csr_satpWr,
                  io_verif_csr_sscratchWr,
                  io_verif_csr_vtypeWr,
                  io_verif_csr_vcsrWr,
                  io_verif_csr_vlWr,
                  io_verif_csr_vstartWr,
                  io_verif_csr_mstatusRd,
                  io_verif_csr_mepcRd,
                  io_verif_csr_mtvalRd,
                  io_verif_csr_mtvecRd,
                  io_verif_csr_mcauseRd,
                  io_verif_csr_mipRd,
                  io_verif_csr_mieRd,
                  io_verif_csr_mscratchRd,
                  io_verif_csr_midelegRd,
                  io_verif_csr_medelegRd,
                  io_verif_csr_minstretRd,
                  io_verif_csr_sstatusRd,
                  io_verif_csr_sepcRd,
                  io_verif_csr_stvalRd,
                  io_verif_csr_stvecRd,
                  io_verif_csr_scauseRd,
                  io_verif_csr_satpRd,
                  io_verif_csr_sscratchRd,
                  io_verif_csr_vtypeRd,
                  io_verif_csr_vcsrRd,
                  io_verif_csr_vlRd,
                  io_verif_csr_vstartRd,
  output          io_verif_mem_valid,
  output [63:0]   io_verif_mem_addr,
  output          io_verif_mem_isStore,
                  io_verif_mem_isLoad,
                  io_verif_mem_isVector,
  output [7:0]    io_verif_mem_maskWr,
                  io_verif_mem_maskRd,
  output [1023:0] io_verif_mem_dataWr,
                  io_verif_mem_datatRd,
  output          io_verif_update_reg_valid,
                  io_verif_update_reg_gpr_en,
  output [63:0]   io_verif_update_reg_pc,
  output [4:0]    io_verif_update_reg_rd,
                  io_verif_update_reg_rfd,
  output [63:0]   io_verif_update_reg_data,
  output          io_verif_sfma,
  output [63:0]   io_verif_csr_evec,
  output          io_vpu_issue_valid,
  output [31:0]   io_vpu_issue_bits_inst,
  output [63:0]   io_vpu_issue_bits_frs1,
                  io_vpu_issue_bits_rs1,
                  io_vpu_issue_bits_rs2,
  output [7:0]    io_vpu_issue_bits_vInfo_vl,
  output [6:0]    io_vpu_issue_bits_vInfo_vstart,
  output          io_vpu_issue_bits_vInfo_vma,
                  io_vpu_issue_bits_vInfo_vta,
  output [2:0]    io_vpu_issue_bits_vInfo_vsew,
                  io_vpu_issue_bits_vInfo_vlmul,
  output [1:0]    io_vpu_issue_bits_vInfo_vxrm,
  output [2:0]    io_vpu_issue_bits_vInfo_frm,
  output          io_vpu_memory_req_ready,
                  io_vpu_memory_resp_valid,
  output [4:0]    io_vpu_memory_resp_bits_idx,
  output [63:0]   io_vpu_memory_resp_bits_data,
  output [7:0]    io_vpu_memory_resp_bits_mask,
  output          io_vpu_memory_resp_bits_nack,
                  io_vpu_memory_resp_bits_has_data,
                  io_vpu_memory_xcpt_ma_ld,
                  io_vpu_memory_xcpt_ma_st,
                  io_vpu_memory_xcpt_pf_ld,
                  io_vpu_memory_xcpt_pf_st,
                  io_vpu_memory_xcpt_gf_ld,
                  io_vpu_memory_xcpt_gf_st,
                  io_vpu_memory_xcpt_ae_ld,
                  io_vpu_memory_xcpt_ae_st
);

  wire             _io_dmem_req_valid_output;	// @[RocketCore.scala:1297:57]
  wire             _GEN;	// @[RocketCore.scala:895:21, :993:35, :996:25, :1004:44, :1005:23]
  wire             take_pc_wb;	// @[RocketCore.scala:886:53]
  wire             take_pc_mem;	// @[RocketCore.scala:678:49]
  wire             _vectorQueue_io_enqueueInfo_ready;	// @[RocketCore.scala:942:25]
  wire             _vectorQueue_io_dequeueInfo_valid;	// @[RocketCore.scala:942:25]
  wire [3:0]       _vectorQueue_io_cnt;	// @[RocketCore.scala:942:25]
  wire [39:0]      _svmqueue_io_out_bits_s_v_pc;	// @[RocketCore.scala:774:24]
  wire             _div_io_req_ready;	// @[RocketCore.scala:553:19]
  wire             _div_io_resp_valid;	// @[RocketCore.scala:553:19]
  wire [63:0]      _div_io_resp_bits_data;	// @[RocketCore.scala:553:19]
  wire [4:0]       _div_io_resp_bits_tag;	// @[RocketCore.scala:553:19]
  wire [63:0]      _alu_io_out;	// @[RocketCore.scala:497:19]
  wire [63:0]      _alu_io_adder_out;	// @[RocketCore.scala:497:19]
  wire             _alu_io_cmp_out;	// @[RocketCore.scala:497:19]
  wire             _bpu_io_xcpt_if;	// @[RocketCore.scala:429:19]
  wire             _bpu_io_xcpt_ld;	// @[RocketCore.scala:429:19]
  wire             _bpu_io_xcpt_st;	// @[RocketCore.scala:429:19]
  wire             _bpu_io_debug_if;	// @[RocketCore.scala:429:19]
  wire             _bpu_io_debug_ld;	// @[RocketCore.scala:429:19]
  wire             _bpu_io_debug_st;	// @[RocketCore.scala:429:19]
  wire [63:0]      _csr_io_rw_rdata;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_fp_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_vector_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_fp_csr;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_read_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_write_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_write_flush;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_system_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_virtual_access_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_decode_0_virtual_system_illegal;	// @[RocketCore.scala:372:19]
  wire             _csr_io_csr_stall;	// @[RocketCore.scala:372:19]
  wire             _csr_io_eret;	// @[RocketCore.scala:372:19]
  wire             _csr_io_singleStep;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_debug;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_cease;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_wfi;	// @[RocketCore.scala:372:19]
  wire [31:0]      _csr_io_status_isa;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_status_dprv;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_dv;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_status_prv;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_v;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_sd;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_mpv;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_gva;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_tsr;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_tw;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_tvm;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_mxr;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_sum;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_mprv;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_status_fs;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_status_mpp;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_status_vs;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_spp;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_mpie;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_spie;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_mie;	// @[RocketCore.scala:372:19]
  wire             _csr_io_status_sie;	// @[RocketCore.scala:372:19]
  wire             _csr_io_hstatus_spvp;	// @[RocketCore.scala:372:19]
  wire [39:0]      _csr_io_evec;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_time;	// @[RocketCore.scala:372:19]
  wire [2:0]       _csr_io_fcsr_rm;	// @[RocketCore.scala:372:19]
  wire             _csr_io_interrupt;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_interrupt_cause;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_action;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_chain;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_bp_0_control_tmatch;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_m;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_s;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_u;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_x;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_w;	// @[RocketCore.scala:372:19]
  wire             _csr_io_bp_0_control_r;	// @[RocketCore.scala:372:19]
  wire [38:0]      _csr_io_bp_0_address;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_0_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_1_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_2_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_3_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_4_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_5_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_6_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_7_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_8_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_9_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_10_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_11_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_12_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_13_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_14_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_15_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_16_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_17_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_18_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_19_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_20_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_21_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_22_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_23_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_24_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_25_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_26_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_27_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_28_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_29_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_30_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_31_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_32_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_33_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_34_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_35_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_36_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_37_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_38_eventSel;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_counters_39_eventSel;	// @[RocketCore.scala:372:19]
  wire             _csr_io_inhibit_cycle;	// @[RocketCore.scala:372:19]
  wire             _csr_io_trace_0_valid;	// @[RocketCore.scala:372:19]
  wire [39:0]      _csr_io_trace_0_iaddr;	// @[RocketCore.scala:372:19]
  wire [31:0]      _csr_io_trace_0_insn;	// @[RocketCore.scala:372:19]
  wire             _csr_io_trace_0_exception;	// @[RocketCore.scala:372:19]
  wire [7:0]       _csr_io_vector_vconfig_vl;	// @[RocketCore.scala:372:19]
  wire             _csr_io_vector_vconfig_vtype_vill;	// @[RocketCore.scala:372:19]
  wire             _csr_io_vector_vconfig_vtype_vma;	// @[RocketCore.scala:372:19]
  wire             _csr_io_vector_vconfig_vtype_vta;	// @[RocketCore.scala:372:19]
  wire [2:0]       _csr_io_vector_vconfig_vtype_vsew;	// @[RocketCore.scala:372:19]
  wire             _csr_io_vector_vconfig_vtype_vlmul_sign;	// @[RocketCore.scala:372:19]
  wire [1:0]       _csr_io_vector_vconfig_vtype_vlmul_mag;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mepc;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mtval;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mtvec;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mcause;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mip;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mie;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mscratch;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_mideleg;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_medeleg;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_minstret;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_sstatus;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_sepc;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_stval;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_stvec;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_scause;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_satp;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_sscratch;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_vtype;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_vcsr;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_vl;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_vstart;	// @[RocketCore.scala:372:19]
  wire [63:0]      _csr_io_customCSRs_0_value;	// @[RocketCore.scala:372:19]
  wire [63:0]      _rf_ext_R0_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R1_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R2_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R3_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R4_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R5_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R6_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R7_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R8_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R9_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R10_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R11_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R12_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R13_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R14_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R15_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R16_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R17_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R18_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R19_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R20_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R21_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R22_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R23_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R24_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R25_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R26_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R27_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R28_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R29_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R30_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R31_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R32_data;	// @[RocketCore.scala:1639:15]
  wire [63:0]      _rf_ext_R33_data;	// @[RocketCore.scala:1639:15]
  wire [39:0]      _ibuf_io_pc;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_btb_resp_taken;	// @[RocketCore.scala:324:20]
  wire [4:0]       _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:324:20]
  wire [7:0]       _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_valid;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_pf_inst;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_gf_inst;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_xcpt0_ae_inst;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_pf_inst;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_gf_inst;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_xcpt1_ae_inst;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:324:20]
  wire             _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:324:20]
  wire [31:0]      _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:324:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rd;	// @[RocketCore.scala:324:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:324:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:324:20]
  wire [4:0]       _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:324:20]
  wire [31:0]      _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:324:20]
  reg              id_reg_pause;	// @[RocketCore.scala:149:25]
  reg              imem_might_request_reg;	// @[RocketCore.scala:150:35]
  reg              ex_ctrl_fp;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_rocc;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_branch;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_jal;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_jalr;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_rxs2;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_rxs1;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_zbk;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_zkn;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_zks;	// @[RocketCore.scala:237:20]
  reg  [1:0]       ex_ctrl_sel_alu2;	// @[RocketCore.scala:237:20]
  reg  [1:0]       ex_ctrl_sel_alu1;	// @[RocketCore.scala:237:20]
  reg  [2:0]       ex_ctrl_sel_imm;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_alu_dw;	// @[RocketCore.scala:237:20]
  reg  [3:0]       ex_ctrl_alu_fn;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_mem;	// @[RocketCore.scala:237:20]
  reg  [4:0]       ex_ctrl_mem_cmd;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_rfs1;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_rfs2;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_wfd;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_mul;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_div;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_wxd;	// @[RocketCore.scala:237:20]
  reg  [2:0]       ex_ctrl_csr;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_fence_i;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_vector;	// @[RocketCore.scala:237:20]
  reg              ex_ctrl_vset;	// @[RocketCore.scala:237:20]
  reg              mem_ctrl_fp;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_rocc;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_branch;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_jal;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_jalr;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_rxs2;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_rxs1;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_mem;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_rfs1;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_rfs2;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_wfd;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_mul;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_div;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_wxd;	// @[RocketCore.scala:238:21]
  reg  [2:0]       mem_ctrl_csr;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_fence_i;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_vector;	// @[RocketCore.scala:238:21]
  reg              mem_ctrl_vset;	// @[RocketCore.scala:238:21]
  reg              wb_ctrl_fp;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_rocc;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_rxs2;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_rxs1;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_mem;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_rfs1;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_rfs2;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_wfd;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_div;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_wxd;	// @[RocketCore.scala:239:20]
  reg  [2:0]       wb_ctrl_csr;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_fence_i;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_vector;	// @[RocketCore.scala:239:20]
  reg              wb_ctrl_vset;	// @[RocketCore.scala:239:20]
  reg              ex_reg_xcpt_interrupt;	// @[RocketCore.scala:241:35]
  reg              ex_reg_valid;	// @[RocketCore.scala:242:35]
  reg              ex_reg_rvc;	// @[RocketCore.scala:243:35]
  reg              ex_reg_btb_resp_taken;	// @[RocketCore.scala:244:35]
  reg  [4:0]       ex_reg_btb_resp_entry;	// @[RocketCore.scala:244:35]
  reg  [7:0]       ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:244:35]
  reg              ex_reg_xcpt;	// @[RocketCore.scala:245:35]
  reg              ex_reg_flush_pipe;	// @[RocketCore.scala:246:35]
  reg              ex_reg_load_use;	// @[RocketCore.scala:247:35]
  reg  [63:0]      ex_reg_cause;	// @[RocketCore.scala:248:35]
  reg              ex_reg_replay;	// @[RocketCore.scala:249:26]
  reg  [39:0]      ex_reg_pc;	// @[RocketCore.scala:250:22]
  reg  [1:0]       ex_reg_mem_size;	// @[RocketCore.scala:251:28]
  reg              ex_reg_hls;	// @[RocketCore.scala:252:23]
  reg  [31:0]      ex_reg_inst;	// @[RocketCore.scala:253:24]
  reg  [31:0]      ex_reg_raw_inst;	// @[RocketCore.scala:254:28]
  reg              ex_scie_unpipelined;	// @[RocketCore.scala:255:32]
  reg              ex_scie_pipelined;	// @[RocketCore.scala:256:30]
  reg              mem_reg_xcpt_interrupt;	// @[RocketCore.scala:259:36]
  reg              mem_reg_valid;	// @[RocketCore.scala:260:36]
  reg              mem_reg_rvc;	// @[RocketCore.scala:261:36]
  reg              mem_reg_btb_resp_taken;	// @[RocketCore.scala:262:36]
  reg  [4:0]       mem_reg_btb_resp_entry;	// @[RocketCore.scala:262:36]
  reg  [7:0]       mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:262:36]
  reg              mem_reg_xcpt;	// @[RocketCore.scala:263:36]
  reg              mem_reg_replay;	// @[RocketCore.scala:264:36]
  reg              mem_reg_flush_pipe;	// @[RocketCore.scala:265:36]
  reg  [63:0]      mem_reg_cause;	// @[RocketCore.scala:266:36]
  reg              mem_reg_slow_bypass;	// @[RocketCore.scala:267:36]
  reg              mem_reg_load;	// @[RocketCore.scala:268:36]
  reg              mem_reg_store;	// @[RocketCore.scala:269:36]
  reg              mem_reg_sfence;	// @[RocketCore.scala:270:27]
  reg  [39:0]      mem_reg_pc;	// @[RocketCore.scala:271:23]
  reg  [31:0]      mem_reg_inst;	// @[RocketCore.scala:272:25]
  reg  [1:0]       mem_reg_mem_size;	// @[RocketCore.scala:273:29]
  reg              mem_reg_hls_or_dv;	// @[RocketCore.scala:274:30]
  reg  [31:0]      mem_reg_raw_inst;	// @[RocketCore.scala:275:29]
  reg              mem_scie_pipelined;	// @[RocketCore.scala:277:31]
  reg  [63:0]      mem_reg_wdata;	// @[RocketCore.scala:278:26]
  reg  [63:0]      mem_reg_rs2;	// @[RocketCore.scala:279:24]
  reg  [63:0]      mem_reg_rs1;	// @[RocketCore.scala:284:24]
  reg  [63:0]      mem_reg_fp_rs1;	// @[RocketCore.scala:286:27]
  reg              mem_br_taken;	// @[RocketCore.scala:290:25]
  reg              wb_reg_valid;	// @[RocketCore.scala:294:35]
  reg              wb_reg_xcpt;	// @[RocketCore.scala:295:35]
  reg              wb_reg_replay;	// @[RocketCore.scala:296:35]
  reg              wb_reg_flush_pipe;	// @[RocketCore.scala:297:35]
  reg  [63:0]      wb_reg_cause;	// @[RocketCore.scala:298:35]
  reg              wb_reg_sfence;	// @[RocketCore.scala:299:26]
  reg  [39:0]      wb_reg_pc;	// @[RocketCore.scala:300:22]
  reg  [1:0]       wb_reg_mem_size;	// @[RocketCore.scala:301:28]
  reg              wb_reg_hls_or_dv;	// @[RocketCore.scala:302:29]
  reg  [31:0]      wb_reg_inst;	// @[RocketCore.scala:305:24]
  reg  [31:0]      wb_reg_raw_inst;	// @[RocketCore.scala:306:28]
  reg  [63:0]      wb_reg_wdata;	// @[RocketCore.scala:307:25]
  reg  [63:0]      wb_reg_rs2;	// @[RocketCore.scala:308:23]
  reg  [63:0]      wb_reg_rs1;	// @[RocketCore.scala:313:23]
  reg  [63:0]      wb_reg_fp_rs1;	// @[RocketCore.scala:315:26]
  wire             take_pc_mem_wb = take_pc_wb | take_pc_mem;	// @[RocketCore.scala:320:35, :678:49, :886:53]
  wire [29:0]      _GEN_0 = ~(_ibuf_io_inst_0_bits_inst_bits[31:2]);	// @[RocketCore.scala:324:20, pla.scala:78:21]
  wire [6:0]       _id_ctrl_decoder_decoded_T = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[3], _GEN_0[4], _GEN_0[10]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_4 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_6 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_10 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[10], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_16 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [5:0]       _id_ctrl_decoder_decoded_T_20 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_24 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_28 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_30 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]      _id_ctrl_decoder_decoded_T_34 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_36 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [4:0]       _id_ctrl_decoder_decoded_T_40 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_44 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]       _id_ctrl_decoder_decoded_T_58 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_64 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]       _id_ctrl_decoder_decoded_T_70 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_72 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_76 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_84 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_86 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_88 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [6:0]       _id_ctrl_decoder_decoded_T_92 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_98 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_106 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_112 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_114 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_130 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_132 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_134 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_138 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_144 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [9:0]       _id_ctrl_decoder_decoded_T_170 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [10:0]      _id_ctrl_decoder_decoded_T_172 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_186 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [12:0]      _id_ctrl_decoder_decoded_T_194 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]      _id_ctrl_decoder_decoded_T_200 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]      _id_ctrl_decoder_decoded_T_202 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [16:0]      _id_ctrl_decoder_decoded_T_212 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_214 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [21:0]      _id_ctrl_decoder_decoded_T_218 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_220 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_222 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_224 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [13:0]      _id_ctrl_decoder_decoded_T_226 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_248 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_252 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [17:0]      _id_ctrl_decoder_decoded_T_256 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [11:0]      _id_ctrl_decoder_decoded_T_266 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_274 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_276 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_282 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [19:0]      _id_ctrl_decoder_decoded_T_286 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [20:0]      _id_ctrl_decoder_decoded_T_292 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [5:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_1 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_132, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_5 = {&_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_200};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [26:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_13 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_20, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_86, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_170, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_200, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_276, &_id_ctrl_decoder_decoded_T_286};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [2:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_15 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_186};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [7:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_32 = {&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[10]}, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_202, &_id_ctrl_decoder_decoded_T_218};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [7:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_38 = {&_id_ctrl_decoder_decoded_T_98, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_130, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_186};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [31:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_58 = {&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_10, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_28, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_36, &{_GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_92, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_114, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14]}, &_id_ctrl_decoder_decoded_T_130, &_id_ctrl_decoder_decoded_T_132, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_172, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_266, &_id_ctrl_decoder_decoded_T_282, &_id_ctrl_decoder_decoded_T_292};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [16:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_60 = {&_id_ctrl_decoder_decoded_T_24, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[11], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_36, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_130, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_186, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27]}, &_id_ctrl_decoder_decoded_T_194, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27]}, &_id_ctrl_decoder_decoded_T_200, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[10], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_266};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [10:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_66 = {&_id_ctrl_decoder_decoded_T_40, &_id_ctrl_decoder_decoded_T_44, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_222, &_id_ctrl_decoder_decoded_T_224, &_id_ctrl_decoder_decoded_T_226, &_id_ctrl_decoder_decoded_T_248, &_id_ctrl_decoder_decoded_T_252, &_id_ctrl_decoder_decoded_T_256, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}, &_id_ctrl_decoder_decoded_T_274};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire [4:0]       id_ctrl_mem_cmd = {&_id_ctrl_decoder_decoded_T_212, &_id_ctrl_decoder_decoded_T_106, |{&_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_212, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[31]}}, |{&_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_220, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[30]}}, |{&_id_ctrl_decoder_decoded_T_24, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_220, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [2:0]       id_ctrl_csr =
    {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_86,
       &_id_ctrl_decoder_decoded_T_112,
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
       &_id_ctrl_decoder_decoded_T_212,
       &{_ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}},
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_86};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire [21:0]      _GEN_1 = {_ibuf_io_inst_0_bits_inst_bits[31:25], _ibuf_io_inst_0_bits_inst_bits[19:12], _ibuf_io_inst_0_bits_inst_bits[6:0]};	// @[RocketCore.scala:324:20, :338:34]
  wire [20:0]      _GEN_2 = {_ibuf_io_inst_0_bits_inst_bits[31:26], _ibuf_io_inst_0_bits_inst_bits[19:12], _ibuf_io_inst_0_bits_inst_bits[6:0]};	// @[RocketCore.scala:324:20, :338:{34,60}]
  wire             id_vector_wxd = _GEN_1 == 22'h108157 | _GEN_2 == 21'h84157 | _GEN_2 == 21'h84557;	// @[RocketCore.scala:338:{34,60,72,86}]
  reg              ex_vector_wxd;	// @[RocketCore.scala:343:30]
  reg              mem_vector_wxd;	// @[RocketCore.scala:344:31]
  reg              wb_vector_wxd;	// @[RocketCore.scala:345:30]
  wire             id_vector_wfd = _GEN_1 == 22'h1080D7;	// @[RocketCore.scala:338:34, :348:34]
  reg              ex_vector_wfd;	// @[RocketCore.scala:350:30]
  reg              mem_vector_wfd;	// @[RocketCore.scala:351:31]
  reg              wb_vector_wfd;	// @[RocketCore.scala:352:30]
  reg              id_reg_fence;	// @[RocketCore.scala:364:29]
  wire             _id_csr_ren_T = id_ctrl_csr == 3'h6;	// @[Decode.scala:50:77, package.scala:16:47]
  wire             id_csr_en = _id_csr_ren_T | (&id_ctrl_csr) | id_ctrl_csr == 3'h5;	// @[Decode.scala:50:77, RocketCore.scala:1675:24, package.scala:16:47, :73:59]
  wire             id_mem_busy = ~io_dmem_ordered | _io_dmem_req_valid_output;	// @[RocketCore.scala:421:{21,38}, :1297:57]
  wire             _io_rocc_cmd_valid_T = wb_reg_valid & wb_ctrl_rocc;	// @[RocketCore.scala:239:20, :294:35, :425:53]
  reg              interrupt_pending;	// @[RocketCore.scala:437:34]
  reg  [63:0]      interrupt_cause_pending;	// @[RocketCore.scala:438:36]
  wire             _dcache_kill_mem_T = mem_reg_valid & mem_ctrl_wxd;	// @[RocketCore.scala:238:21, :260:36, :477:20]
  wire             _fp_data_hazard_ex_T_15 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:253:24, :324:20, :471:29, :479:82]
  wire             _fp_data_hazard_mem_T_15 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs1;	// @[RocketCore.scala:272:25, :324:20, :472:31, :479:82]
  wire             _fp_data_hazard_ex_T_17 = ex_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:253:24, :324:20, :471:29, :479:82]
  wire             _fp_data_hazard_mem_T_17 = mem_reg_inst[11:7] == _ibuf_io_inst_0_bits_inst_rs2;	// @[RocketCore.scala:272:25, :324:20, :472:31, :479:82]
  reg              ex_reg_rs_bypass_0;	// @[RocketCore.scala:483:29]
  reg              ex_reg_rs_bypass_1;	// @[RocketCore.scala:483:29]
  reg  [1:0]       ex_reg_rs_lsb_0;	// @[RocketCore.scala:484:26]
  reg  [1:0]       ex_reg_rs_lsb_1;	// @[RocketCore.scala:484:26]
  reg  [61:0]      ex_reg_rs_msb_0;	// @[RocketCore.scala:485:26]
  reg  [61:0]      ex_reg_rs_msb_1;	// @[RocketCore.scala:485:26]
  wire [3:0][63:0] _GEN_3 = {{io_dmem_resp_bits_data_word_bypass}, {wb_reg_wdata}, {mem_reg_wdata}, {64'h0}};	// @[RocketCore.scala:278:26, :307:25, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_5 = _GEN_3[ex_reg_rs_lsb_0];	// @[RocketCore.scala:484:26, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_6 = {ex_reg_rs_msb_0, ex_reg_rs_lsb_0};	// @[Cat.scala:33:92, RocketCore.scala:484:26, :485:26]
  wire [63:0]      ex_rs_0 = ex_reg_rs_bypass_0 ? _ex_rs_T_5 : _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:483:29, :487:14, package.scala:33:76]
  wire [63:0]      _ex_rs_T_12 = _GEN_3[ex_reg_rs_lsb_1];	// @[RocketCore.scala:484:26, package.scala:33:{76,86}]
  wire [63:0]      _ex_rs_T_13 = {ex_reg_rs_msb_1, ex_reg_rs_lsb_1};	// @[Cat.scala:33:92, RocketCore.scala:484:26, :485:26]
  wire [63:0]      ex_rs_1 = ex_reg_rs_bypass_1 ? _ex_rs_T_12 : _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:483:29, :487:14, package.scala:33:76]
  wire             _ex_imm_b0_T_4 = ex_ctrl_sel_imm == 3'h5;	// @[RocketCore.scala:237:20, :1675:24]
  wire             ex_imm_sign = ~_ex_imm_b0_T_4 & ex_reg_inst[31];	// @[RocketCore.scala:253:24, :1675:{19,24,44}]
  wire             _ex_imm_b4_1_T = ex_ctrl_sel_imm == 3'h2;	// @[RocketCore.scala:237:20, :1676:26]
  wire             _ex_imm_b4_1_T_2 = ex_ctrl_sel_imm == 3'h1;	// @[RocketCore.scala:237:20, :1680:23]
  wire             _ex_imm_b0_T = ex_ctrl_sel_imm == 3'h0;	// @[RocketCore.scala:237:20, :1683:24]
  wire [3:0][63:0] _GEN_4 = {{{{33{ex_imm_sign}}, _ex_imm_b4_1_T ? ex_reg_inst[30:20] : {11{ex_imm_sign}}, ex_ctrl_sel_imm != 3'h2 & ex_ctrl_sel_imm != 3'h3 ? {8{ex_imm_sign}} : ex_reg_inst[19:12], ~(_ex_imm_b4_1_T | _ex_imm_b0_T_4) & (ex_ctrl_sel_imm == 3'h3 ? ex_reg_inst[20] : _ex_imm_b4_1_T_2 ? ex_reg_inst[7] : ex_imm_sign), _ex_imm_b4_1_T | _ex_imm_b0_T_4 ? 6'h0 : ex_reg_inst[30:25], _ex_imm_b4_1_T ? 4'h0 : _ex_imm_b0_T | _ex_imm_b4_1_T_2 ? ex_reg_inst[11:8] : _ex_imm_b0_T_4 ? ex_reg_inst[19:16] : ex_reg_inst[24:21], _ex_imm_b0_T ? ex_reg_inst[7] : ex_ctrl_sel_imm == 3'h4 ? ex_reg_inst[20] : _ex_imm_b0_T_4 & ex_reg_inst[15]}}, {ex_rs_1}, {{60'h0, ex_reg_rvc ? 4'h2 : 4'h4}}, {64'h0}};	// @[Mux.scala:47:70, :81:{58,61}, RocketCore.scala:237:20, :243:35, :253:24, :487:14, :495:19, :1394:48, :1588:58, :1675:{19,24}, :1676:{21,26,41}, :1677:{21,26,36,43,65}, :1678:{18,33}, :1679:{18,23,39}, :1680:{18,23,39}, :1681:{20,35,62}, :1682:19, :1683:{19,24,34,57}, :1684:{19,39,52}, :1685:17, :1686:{17,22}, :1687:{17,37}]
  wire             _div_io_req_valid_T = ex_reg_valid & ex_ctrl_div;	// @[RocketCore.scala:237:20, :242:35, :554:36]
  wire             ex_pc_valid = ex_reg_valid | ex_reg_replay | ex_reg_xcpt_interrupt;	// @[RocketCore.scala:241:35, :242:35, :249:26, :645:51]
  wire             wb_dcache_miss = wb_ctrl_mem & ~io_dmem_resp_valid;	// @[RocketCore.scala:239:20, :646:{36,39}]
  wire             replay_ex = ex_reg_replay | ex_reg_valid & (ex_ctrl_mem & ~io_dmem_req_ready | ex_ctrl_div & ~_div_io_req_ready | wb_dcache_miss & ex_reg_load_use);	// @[RocketCore.scala:237:20, :242:35, :247:35, :249:26, :553:19, :646:36, :647:{42,45}, :648:{42,45}, :649:43, :650:{33,50,75}]
  wire             ctrl_killx = take_pc_mem_wb | replay_ex | ~ex_reg_valid;	// @[RocketCore.scala:242:35, :320:35, :650:33, :651:{48,51}]
  wire             _mem_cfi_taken_T = mem_ctrl_branch & mem_br_taken;	// @[RocketCore.scala:238:21, :290:25, :665:25]
  wire [31:0]      _mem_br_target_T_8 = _mem_cfi_taken_T ? {{20{mem_reg_inst[31]}}, mem_reg_inst[7], mem_reg_inst[30:25], mem_reg_inst[11:8], 1'h0} : mem_ctrl_jal ? {{12{mem_reg_inst[31]}}, mem_reg_inst[19:12], mem_reg_inst[20], mem_reg_inst[30:21], 1'h0} : {28'h0, mem_reg_rvc ? 4'h2 : 4'h4};	// @[Cat.scala:33:92, RocketCore.scala:238:21, :261:36, :272:25, :495:19, :665:{8,25}, :666:8, :667:8, :1580:62, :1588:58, :1675:44, :1677:65, :1679:39, :1680:39, :1681:62, :1683:57]
  wire [39:0]      _mem_br_target_T_10 = mem_reg_pc + {{8{_mem_br_target_T_8[31]}}, _mem_br_target_T_8};	// @[RocketCore.scala:271:23, :664:41, :665:8]
  wire [39:0]      _mem_npc_T_4 = mem_ctrl_jalr | mem_reg_sfence ? {mem_reg_wdata[63:39] == 25'h0 | (&(mem_reg_wdata[63:39])) ? mem_reg_wdata[39] : ~(mem_reg_wdata[38]), mem_reg_wdata[38:0]} : _mem_br_target_T_10;	// @[Cat.scala:33:92, RocketCore.scala:238:21, :270:27, :278:26, :664:41, :668:{21,36}, :1572:17, :1573:{18,21,29,34,46,51,54}, :1574:16, pla.scala:114:39]
  wire [39:0]      _mem_npc_T_5 = _mem_npc_T_4 & 40'hFFFFFFFFFE;	// @[RocketCore.scala:668:{21,129}]
  wire             mem_wrong_npc = ex_pc_valid ? _mem_npc_T_5 != ex_reg_pc : ~(_ibuf_io_inst_0_valid | io_imem_resp_valid) | _mem_npc_T_5 != _ibuf_io_pc;	// @[RocketCore.scala:250:22, :324:20, :645:51, :668:129, :670:{8,30}, :671:{8,31,62}]
  wire             mem_cfi = mem_ctrl_branch | mem_ctrl_jalr | mem_ctrl_jal;	// @[RocketCore.scala:238:21, :674:50]
  wire             mem_direction_misprediction = mem_ctrl_branch & mem_br_taken != mem_reg_btb_resp_taken;	// @[RocketCore.scala:238:21, :262:36, :290:25, :676:{53,69}]
  assign take_pc_mem = mem_reg_valid & ~mem_reg_xcpt & (mem_wrong_npc | mem_reg_sfence);	// @[RocketCore.scala:260:36, :263:36, :270:27, :670:8, :673:27, :678:{49,71}]
  wire             mem_debug_breakpoint = mem_reg_load & _bpu_io_debug_ld | mem_reg_store & _bpu_io_debug_st;	// @[RocketCore.scala:268:36, :269:36, :429:19, :746:{44,64,82}]
  wire             mem_ldst_xcpt = mem_debug_breakpoint | mem_reg_load & _bpu_io_xcpt_ld | mem_reg_store & _bpu_io_xcpt_st;	// @[RocketCore.scala:268:36, :269:36, :429:19, :745:{38,75}, :746:64, :1557:26]
  wire             dcache_kill_mem = _dcache_kill_mem_T & io_dmem_replay_next;	// @[RocketCore.scala:477:20, :763:55]
  wire             fpu_kill_mem = mem_reg_valid & mem_ctrl_fp & io_fpu_nack_mem;	// @[RocketCore.scala:238:21, :260:36, :764:51]
  wire             killm_common = dcache_kill_mem | take_pc_wb | mem_reg_xcpt | ~mem_reg_valid;	// @[RocketCore.scala:260:36, :263:36, :763:55, :766:{68,71}, :886:53]
  reg              div_io_kill_REG;	// @[RocketCore.scala:767:41]
  wire             vpu_lsu_xcpt = io_vpu_commit_commit_vld & io_vpu_commit_exception_vld;	// @[RocketCore.scala:820:47]
  wire             _T_98 = io_vpu_commit_commit_vld & io_vpu_commit_illegal_inst;	// @[RocketCore.scala:821:59]
  wire             vpu_xcpt = vpu_lsu_xcpt | _T_98;	// @[RocketCore.scala:820:47, :821:{31,59}]
  wire [21:0]      _GEN_5 = {wb_reg_inst[31:20], wb_reg_inst[14:12], wb_reg_inst[6:0]};	// @[RocketCore.scala:305:24, :829:79]
  wire             _T_99 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_pf_st;	// @[RocketCore.scala:820:47, :837:19]
  wire             _T_100 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_pf_ld;	// @[RocketCore.scala:820:47, :838:19]
  wire             _T_101 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_gf_st;	// @[RocketCore.scala:820:47, :839:19]
  wire             _T_102 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_gf_ld;	// @[RocketCore.scala:820:47, :840:19]
  wire             _T_103 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_ae_st;	// @[RocketCore.scala:820:47, :841:19]
  wire             _T_104 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_ae_ld;	// @[RocketCore.scala:820:47, :842:19]
  wire             _T_105 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_ma_st;	// @[RocketCore.scala:820:47, :843:19]
  wire             _T_106 = vpu_lsu_xcpt & io_vpu_commit_xcpt_cause_ma_ld;	// @[RocketCore.scala:820:47, :844:19]
  wire             _T_121 = wb_reg_valid & wb_ctrl_mem;	// @[RocketCore.scala:239:20, :294:35, :846:19]
  wire             _T_108 = _T_121 & io_dmem_s2_xcpt_pf_st;	// @[RocketCore.scala:846:{19,34}]
  wire             _T_110 = _T_121 & io_dmem_s2_xcpt_pf_ld;	// @[RocketCore.scala:846:19, :847:34]
  wire             _T_112 = _T_121 & io_dmem_s2_xcpt_gf_st;	// @[RocketCore.scala:846:19, :848:34]
  wire             _T_114 = _T_121 & io_dmem_s2_xcpt_gf_ld;	// @[RocketCore.scala:846:19, :849:34]
  wire             _T_116 = _T_121 & io_dmem_s2_xcpt_ae_st;	// @[RocketCore.scala:846:19, :850:34]
  wire             _T_118 = _T_121 & io_dmem_s2_xcpt_ae_ld;	// @[RocketCore.scala:846:19, :851:34]
  wire             _T_120 = _T_121 & io_dmem_s2_xcpt_ma_st;	// @[RocketCore.scala:846:19, :852:34]
  wire             _T_122 = _T_121 & io_dmem_s2_xcpt_ma_ld;	// @[RocketCore.scala:846:19, :853:34]
  wire             wb_xcpt = _T_98 | _T_99 | _T_100 | _T_101 | _T_102 | _T_103 | _T_104 | _T_105 | _T_106 | wb_reg_xcpt | _T_108 | _T_110 | _T_112 | _T_114 | _T_116 | _T_118 | _T_120 | _T_122 | wb_reg_valid & wb_ctrl_vector & ~(wb_ctrl_vset | _GEN_5 == 22'hA007 | _GEN_5 == 22'hA287 | _GEN_5 == 22'hA307 | _GEN_5 == 22'hA387 | _GEN_5 == 22'h8A007 | _GEN_5 == 22'h8A287 | _GEN_5 == 22'h8A307 | _GEN_5 == 22'h8A387 | _GEN_5 == 22'h18A007 | _GEN_5 == 22'h18A287 | _GEN_5 == 22'h18A307 | _GEN_5 == 22'h18A387 | _GEN_5 == 22'h38A007 | _GEN_5 == 22'h38A287 | _GEN_5 == 22'h38A307 | _GEN_5 == 22'h38A387 | _GEN_5 == 22'hA027 | _GEN_5 == 22'h8A027 | _GEN_5 == 22'h18A027 | _GEN_5 == 22'h38A027) & _csr_io_vector_vconfig_vtype_vill;	// @[RocketCore.scala:239:20, :294:35, :295:35, :372:19, :821:59, :829:79, :831:{43,58}, :837:19, :838:19, :839:19, :840:19, :841:19, :842:19, :843:19, :844:19, :846:34, :847:34, :848:34, :849:34, :850:34, :851:34, :852:34, :853:34, :855:19, :1557:26]
  wire             _vinst_accessing_T = io_dmem_req_ready & io_vpu_memory_req_valid;	// @[Decoupled.scala:51:35]
  reg              s1_vinst_accessing;	// @[RocketCore.scala:874:35]
  reg              s2_vinst_accessing;	// @[RocketCore.scala:875:35]
  wire             vinst_accessing = _vinst_accessing_T | s1_vinst_accessing | s2_vinst_accessing;	// @[Decoupled.scala:51:35, RocketCore.scala:874:35, :875:35, :876:69]
  wire             wb_wxd = wb_reg_valid & wb_ctrl_wxd;	// @[RocketCore.scala:239:20, :294:35, :879:29]
  wire             wb_set_sboard = wb_ctrl_div | wb_dcache_miss | wb_ctrl_rocc;	// @[RocketCore.scala:239:20, :646:36, :880:53]
  wire             replay_wb_common = io_dmem_s2_nack & ~vinst_accessing | wb_reg_replay;	// @[RocketCore.scala:296:35, :876:69, :883:{43,46,64}]
  wire             hits_1_8 = replay_wb_common | _io_rocc_cmd_valid_T;	// @[RocketCore.scala:425:53, :883:64, :885:36]
  assign take_pc_wb = hits_1_8 | wb_xcpt | _csr_io_eret | wb_reg_flush_pipe;	// @[RocketCore.scala:297:35, :372:19, :885:36, :886:53, :1557:26]
  wire             dmem_resp_valid = io_dmem_resp_valid & io_dmem_resp_bits_has_data;	// @[RocketCore.scala:892:44]
  wire             dmem_resp_replay = dmem_resp_valid & io_dmem_resp_bits_replay;	// @[RocketCore.scala:892:44, :893:42]
  wire             wb_valid = wb_reg_valid & ~hits_1_8 & ~wb_xcpt;	// @[RocketCore.scala:294:35, :885:36, :905:{34,45,48}, :1557:26]
  wire             _wb_usecurrent_T = wb_reg_inst[19:15] == 5'h0;	// @[RocketCore.scala:305:24, :906:30, :912:27]
  wire             wb_usecurrent = _wb_usecurrent_T & wb_reg_inst[11:7] == 5'h0;	// @[RocketCore.scala:305:24, :473:29, :912:27, :914:{35,45}]
  wire [63:0]      wb_avl = wb_ctrl_rxs1 ? wb_reg_rs1 : {59'h0, wb_reg_inst[19:15]};	// @[Mux.scala:47:70, RocketCore.scala:239:20, :305:24, :313:23, :906:30, :911:25, :915:27, :917:12]
  wire             vpu_issue_vconfig_vtype_res_vill = _csr_io_vector_vconfig_vtype_vsew[2] | ~(~_csr_io_vector_vconfig_vtype_vlmul_sign | (|_csr_io_vector_vconfig_vtype_vlmul_mag) & {1'h0, ~_csr_io_vector_vconfig_vtype_vlmul_mag} < 3'h3 - _csr_io_vector_vconfig_vtype_vsew) | _csr_io_vector_vconfig_vtype_vill;	// @[CSR.scala:336:{31,45,80}, :375:{26,59,67,70,86,99}, RocketCore.scala:372:19, :1675:24]
  wire             _vset_issue_vconfig_vtype_vill_T_9 = wb_reg_wdata[5] | ~(~(wb_reg_wdata[2]) | (|(wb_reg_wdata[1:0])) & {1'h0, ~(wb_reg_wdata[1:0])} < 3'h3 - wb_reg_wdata[5:3]);	// @[CSR.scala:335:27, :336:{31,42,45}, :375:{26,59,67,70,86,99}, RocketCore.scala:307:25, :1675:24]
  wire             _vset_issue_vconfig_vl_vill_T_9 = wb_reg_wdata[5] | ~(~(wb_reg_wdata[2]) | (|(wb_reg_wdata[1:0])) & {1'h0, ~(wb_reg_wdata[1:0])} < 3'h3 - wb_reg_wdata[5:3]);	// @[CSR.scala:335:27, :336:{31,42,45}, :375:{26,59,67,70,86,99}, RocketCore.scala:307:25, :1675:24]
  wire [6:0]       vset_issue_vconfig_vl_avl_lsbs = wb_usecurrent ? _csr_io_vector_vconfig_vl[6:0] : wb_avl[6:0];	// @[CSR.scala:383:23, RocketCore.scala:372:19, :911:25, :914:35, :915:27, :917:12]
  wire [3:0]       _GEN_6 = {2'h0, wb_reg_wdata[4:3]};	// @[CSR.scala:340:26, :385:82, RocketCore.scala:307:25]
  wire [3:0]       _GEN_7 = {1'h0, wb_reg_wdata[2], ~(wb_reg_wdata[1:0])};	// @[CSR.scala:335:27, :385:{82,106}, RocketCore.scala:307:25]
  wire [8:0]       _vset_issue_vconfig_vl_atLeastVLMax_T_6 = $signed(-9'sh80 >>> _GEN_6 + _GEN_7);	// @[CSR.scala:385:{56,68,82}]
  wire             vset_issue_vconfig_vl_atLeastVLMax = _wb_usecurrent_T & (|(wb_reg_inst[11:7])) | (wb_usecurrent ? _csr_io_vector_vconfig_vl[7] : (|(wb_avl[63:7]))) | (|(vset_issue_vconfig_vl_avl_lsbs & _vset_issue_vconfig_vl_atLeastVLMax_T_6[6:0]));	// @[CSR.scala:382:{40,65,84}, :383:23, :385:{40,53,68,156}, RocketCore.scala:305:24, :372:19, :473:29, :911:25, :912:{27,34,44}, :914:35, :915:27, :917:12]
  wire [7:0]       vset_issue_vconfig_vl = (~_vset_issue_vconfig_vl_vill_T_9 & vset_issue_vconfig_vl_atLeastVLMax ? 8'h80 >> _GEN_6 + _GEN_7 : 8'h0) | {1'h0, _vset_issue_vconfig_vl_vill_T_9 | vset_issue_vconfig_vl_atLeastVLMax ? 7'h0 : vset_issue_vconfig_vl_avl_lsbs};	// @[CSR.scala:336:42, :379:{33,47}, :382:65, :383:23, :385:{40,82}, :387:{8,9,17,46,51}]
  wire             _csr_io_vector_set_vstart_bits_T = wb_valid & wb_ctrl_vset;	// @[RocketCore.scala:239:20, :905:45, :930:43]
  wire             _vector_in_pipe_T_3 = wb_reg_valid & wb_ctrl_vector;	// @[RocketCore.scala:239:20, :294:35, :944:50]
  wire             _vectorQueue_io_enqueueInfo_valid_T_2 = _vector_in_pipe_T_3 & ~wb_xcpt;	// @[RocketCore.scala:905:48, :944:{50,68}, :1557:26]
  wire             _io_vpu_issue_valid_output = _vectorQueue_io_dequeueInfo_valid & ~vpu_xcpt;	// @[RocketCore.scala:821:31, :942:25, :959:{58,61}]
  wire             _T_171 = dmem_resp_replay & ~(io_dmem_resp_bits_tag[0]);	// @[RocketCore.scala:889:{23,45}, :893:42, :1004:26]
  assign _GEN = ~(_T_171 | io_vpu_commit_commit_vld) & ~wb_wxd;	// @[RocketCore.scala:879:29, :895:{21,24}, :993:35, :996:25, :1004:{26,44}, :1005:23]
  wire [4:0]       ll_waddr = _T_171 ? io_dmem_resp_bits_tag[5:1] : io_vpu_commit_commit_vld ? io_vpu_commit_return_reg_idx : _div_io_resp_bits_tag;	// @[RocketCore.scala:553:19, :891:46, :897:29, :993:35, :1001:16, :1004:{26,44}, :1008:14]
  wire             ll_wen = _T_171 | (io_vpu_commit_commit_vld ? io_vpu_commit_return_data_vld & io_vpu_commit_commit_vld : _GEN & _div_io_resp_valid);	// @[Decoupled.scala:51:35, RocketCore.scala:553:19, :895:21, :898:27, :993:35, :996:25, :1000:{14,47}, :1004:{26,44}, :1005:23, :1009:12]
  wire             wb_wen = wb_valid & wb_ctrl_wxd;	// @[RocketCore.scala:239:20, :905:45, :1012:25]
  wire             rf_wen = wb_wen | ll_wen;	// @[RocketCore.scala:993:35, :1004:44, :1009:12, :1012:25, :1016:23]
  wire [4:0]       rf_waddr = ll_wen ? ll_waddr : wb_reg_inst[11:7];	// @[RocketCore.scala:305:24, :473:29, :993:35, :1004:44, :1008:14, :1009:12, :1017:21]
  wire [63:0]      coreMonitorBundle_wrdata = dmem_resp_valid & ~(io_dmem_resp_bits_tag[0]) ? io_dmem_resp_bits_data : wb_ctrl_vset & wb_reg_valid ? {56'h0, vset_issue_vconfig_vl} : ll_wen ? (io_vpu_commit_commit_vld ? io_vpu_commit_return_data : _div_io_resp_bits_data) : (|wb_ctrl_csr) ? _csr_io_rw_rdata : wb_reg_wdata;	// @[CSR.scala:387:46, Cat.scala:33:92, RocketCore.scala:239:20, :294:35, :307:25, :372:19, :553:19, :889:{23,45}, :892:44, :896:29, :993:35, :999:16, :1004:44, :1009:12, :1018:{21,38}, :1023:{21,35}, :1024:21, :1025:{21,34}]
  wire [63:0]      id_rs_0 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs1 ? coreMonitorBundle_wrdata : _rf_ext_R0_data;	// @[RocketCore.scala:324:20, :1016:23, :1017:21, :1018:21, :1028:17, :1639:15, :1646:19, :1651:{16,25}, :1654:{20,31,39}]
  wire [63:0]      id_rs_1 = rf_wen & (|rf_waddr) & rf_waddr == _ibuf_io_inst_0_bits_inst_rs2 ? coreMonitorBundle_wrdata : _rf_ext_R1_data;	// @[RocketCore.scala:324:20, :1016:23, :1017:21, :1018:21, :1028:17, :1639:15, :1646:19, :1651:{16,25}, :1654:{20,31,39}]
  reg  [4:0]       table_0;	// @[RocketCore.scala:1040:22]
  wire             isvectorrun = table_0 == 5'h0 & io_vpu_issue_ready & _io_vpu_issue_valid_output | (|table_0);	// @[RocketCore.scala:959:58, :1040:22, :1049:{28,36,57,66}]
  wire             _csr_io_htval_htval_valid_imem_T = wb_reg_cause == 64'h14;	// @[RocketCore.scala:298:35, package.scala:16:47]
  wire             tval_any_addr = ~wb_reg_xcpt | wb_reg_cause == 64'h3 | wb_reg_cause == 64'h1 | wb_reg_cause == 64'hC | _csr_io_htval_htval_valid_imem_T;	// @[RocketCore.scala:295:35, :298:35, :1070:24, :1071:38, package.scala:16:47]
  wire             _T_183 = ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_58) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1)) & (|_ibuf_io_inst_0_bits_inst_rs1);	// @[Cat.scala:33:92, RocketCore.scala:324:20, :1120:{43,62,75}, pla.scala:114:39]
  wire             _T_185 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_60) & (|_ibuf_io_inst_0_bits_inst_rs2);	// @[Cat.scala:33:92, RocketCore.scala:324:20, :1121:{42,55}, pla.scala:114:39]
  wire             _T_188 = ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_13) | id_vector_wxd) & (|_ibuf_io_inst_0_bits_inst_rd);	// @[Cat.scala:33:92, RocketCore.scala:324:20, :338:72, :1122:{42,61,74}, pla.scala:114:39]
  wire             _T_189 = io_fpu_dec_ren1 | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1);	// @[Cat.scala:33:92, RocketCore.scala:1123:48, pla.scala:114:39]
  wire             _T_190 = io_fpu_dec_wen | id_vector_wfd;	// @[RocketCore.scala:348:34, :1126:47]
  reg  [31:0]      _r;	// @[RocketCore.scala:1584:29]
  wire [31:0]      r = {_r[31:1], 1'h0};	// @[RocketCore.scala:1584:29, :1585:{35,40}]
  wire [31:0]      _GEN_8 = {27'h0, _ibuf_io_inst_0_bits_inst_rs1};	// @[RocketCore.scala:324:20, :1581:35, pla.scala:114:39]
  wire [31:0]      _id_sboard_hazard_T = r >> _GEN_8;	// @[RocketCore.scala:1581:35, :1585:40]
  wire [31:0]      _GEN_9 = {27'h0, _ibuf_io_inst_0_bits_inst_rs2};	// @[RocketCore.scala:324:20, :1581:35, pla.scala:114:39]
  wire [31:0]      _id_sboard_hazard_T_7 = r >> _GEN_9;	// @[RocketCore.scala:1581:35, :1585:40]
  wire [31:0]      _GEN_10 = {27'h0, _ibuf_io_inst_0_bits_inst_rd};	// @[RocketCore.scala:324:20, :1581:35, pla.scala:114:39]
  wire [31:0]      _id_sboard_hazard_T_14 = r >> _GEN_10;	// @[RocketCore.scala:1581:35, :1585:40]
  wire             hits_1_1 = _T_183 & _id_sboard_hazard_T[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs1) | _T_185 & _id_sboard_hazard_T_7[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rs2) | _T_188 & _id_sboard_hazard_T_14[0] & ~(ll_wen & ll_waddr == _ibuf_io_inst_0_bits_inst_rd);	// @[RocketCore.scala:324:20, :993:35, :1004:44, :1008:14, :1009:12, :1120:62, :1121:42, :1122:61, :1136:{58,70}, :1139:80, :1566:{27,50}, :1581:35]
  wire             _ctrl_stalld_T_35 = wb_vector_wxd & wb_reg_valid;	// @[RocketCore.scala:294:35, :345:30, :1145:56]
  wire             _fp_data_hazard_ex_T_21 = _ibuf_io_inst_0_bits_inst_rd == ex_reg_inst[11:7];	// @[RocketCore.scala:253:24, :324:20, :471:29, :1150:90]
  wire             _fp_data_hazard_ex_T_19 = _ibuf_io_inst_0_bits_inst_rs3 == ex_reg_inst[11:7];	// @[RocketCore.scala:253:24, :324:20, :471:29, :1152:90]
  wire             id_ex_hazard = ex_reg_valid & ((ex_ctrl_wxd | ex_vector_wxd) & (_T_183 & _fp_data_hazard_ex_T_15 | _T_185 & _fp_data_hazard_ex_T_17 | _T_188 & _fp_data_hazard_ex_T_21) & ((|ex_ctrl_csr) | ex_ctrl_jalr | ex_ctrl_mem | ex_ctrl_mul | ex_ctrl_div | ex_ctrl_fp | ex_ctrl_rocc | ex_scie_pipelined | ex_ctrl_vset | ex_ctrl_vector) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & ex_ctrl_wfd & (_T_189 & _fp_data_hazard_ex_T_15 | io_fpu_dec_ren2 & _fp_data_hazard_ex_T_17 | io_fpu_dec_ren3 & _fp_data_hazard_ex_T_19 | _T_190 & _fp_data_hazard_ex_T_21) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1) & (ex_ctrl_wfd | ex_vector_wfd) & (_T_189 & _fp_data_hazard_ex_T_15 | io_fpu_dec_ren2 & _fp_data_hazard_ex_T_17 | io_fpu_dec_ren3 & _fp_data_hazard_ex_T_19 | _T_190 & _fp_data_hazard_ex_T_21));	// @[Cat.scala:33:92, RocketCore.scala:237:20, :242:35, :256:30, :343:30, :350:30, :479:82, :1120:62, :1121:42, :1122:61, :1123:48, :1126:47, :1149:{38,175}, :1150:{37,90}, :1152:{53,90,138,156}, :1153:{35,54,74}, :1566:{27,50}, pla.scala:114:39]
  wire             _fp_data_hazard_mem_T_21 = _ibuf_io_inst_0_bits_inst_rd == mem_reg_inst[11:7];	// @[RocketCore.scala:272:25, :324:20, :472:31, :1161:93]
  wire             data_hazard_mem = (mem_ctrl_wxd | mem_vector_wxd) & (_T_183 & _fp_data_hazard_mem_T_15 | _T_185 & _fp_data_hazard_mem_T_17 | _T_188 & _fp_data_hazard_mem_T_21);	// @[RocketCore.scala:238:21, :344:31, :479:82, :1120:62, :1121:42, :1122:61, :1161:{39,59,93}, :1566:{27,50}]
  wire             _fp_data_hazard_mem_T_19 = _ibuf_io_inst_0_bits_inst_rs3 == mem_reg_inst[11:7];	// @[RocketCore.scala:272:25, :324:20, :472:31, :1162:92]
  wire             id_mem_hazard = mem_reg_valid & (data_hazard_mem & ((|mem_ctrl_csr) | mem_ctrl_mem & mem_reg_slow_bypass | mem_ctrl_mul | mem_ctrl_div | mem_ctrl_fp | mem_ctrl_rocc | mem_ctrl_vset | mem_ctrl_vector) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & mem_ctrl_wfd & (_T_189 & _fp_data_hazard_mem_T_15 | io_fpu_dec_ren2 & _fp_data_hazard_mem_T_17 | io_fpu_dec_ren3 & _fp_data_hazard_mem_T_19 | _T_190 & _fp_data_hazard_mem_T_21) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1) & (mem_ctrl_wfd | mem_vector_wfd) & (_T_189 & _fp_data_hazard_mem_T_15 | io_fpu_dec_ren2 & _fp_data_hazard_mem_T_17 | io_fpu_dec_ren3 & _fp_data_hazard_mem_T_19 | _T_190 & _fp_data_hazard_mem_T_21));	// @[Cat.scala:33:92, RocketCore.scala:238:21, :260:36, :267:36, :351:31, :479:82, :1123:48, :1126:47, :1160:{40,66,165}, :1161:{59,93}, :1162:{55,92,142,161}, :1163:{37,57,78}, :1566:{27,50}, pla.scala:114:39]
  wire             _fp_data_hazard_wb_T_15 = _ibuf_io_inst_0_bits_inst_rs1 == wb_reg_inst[11:7];	// @[RocketCore.scala:305:24, :324:20, :473:29, :1167:70]
  wire             _fp_data_hazard_wb_T_17 = _ibuf_io_inst_0_bits_inst_rs2 == wb_reg_inst[11:7];	// @[RocketCore.scala:305:24, :324:20, :473:29, :1167:70]
  wire             _fp_data_hazard_wb_T_21 = _ibuf_io_inst_0_bits_inst_rd == wb_reg_inst[11:7];	// @[RocketCore.scala:305:24, :324:20, :473:29, :1167:70]
  wire             _fp_data_hazard_wb_T_19 = _ibuf_io_inst_0_bits_inst_rs3 == wb_reg_inst[11:7];	// @[RocketCore.scala:305:24, :324:20, :473:29, :1169:90]
  wire             id_wb_hazard = wb_reg_valid & (wb_ctrl_wxd & (_T_183 & _fp_data_hazard_wb_T_15 | _T_185 & _fp_data_hazard_wb_T_17 | _T_188 & _fp_data_hazard_wb_T_21) & wb_set_sboard | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & wb_ctrl_wfd & (_T_189 & _fp_data_hazard_wb_T_15 | io_fpu_dec_ren2 & _fp_data_hazard_wb_T_17 | io_fpu_dec_ren3 & _fp_data_hazard_wb_T_19 | _T_190 & _fp_data_hazard_wb_T_21) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1) & (wb_ctrl_wfd | wb_vector_wfd) & (_T_189 & _fp_data_hazard_wb_T_15 | io_fpu_dec_ren2 & _fp_data_hazard_wb_T_17 | io_fpu_dec_ren3 & _fp_data_hazard_wb_T_19 | _T_190 & _fp_data_hazard_wb_T_21) | wb_vector_wxd & (_T_183 & _fp_data_hazard_wb_T_15 | _T_185 & _fp_data_hazard_wb_T_17 | _T_188 & _fp_data_hazard_wb_T_21));	// @[Cat.scala:33:92, RocketCore.scala:239:20, :294:35, :345:30, :352:30, :880:53, :1120:62, :1121:42, :1122:61, :1123:48, :1126:47, :1167:70, :1168:45, :1169:{53,90,138,156}, :1170:{35,54,92}, :1566:{27,50}, pla.scala:114:39]
  wire             vpu_w_fpr = io_vpu_commit_commit_vld & io_vpu_commit_return_data_float_vld & ~io_vpu_commit_exception_vld;	// @[RocketCore.scala:1036:134, :1174:84]
  reg  [31:0]      _id_stall_fpu_r;	// @[RocketCore.scala:1584:29]
  wire             _ctrl_stalld_T_41 = wb_vector_wfd & wb_reg_valid;	// @[RocketCore.scala:294:35, :352:30, :1178:101]
  wire [31:0]      _id_stall_fpu_T_190 = _id_stall_fpu_r >> _GEN_8;	// @[RocketCore.scala:1581:35, :1584:29]
  wire [31:0]      _id_stall_fpu_T_193 = _id_stall_fpu_r >> _GEN_9;	// @[RocketCore.scala:1581:35, :1584:29]
  wire [31:0]      _id_stall_fpu_T_196 = _id_stall_fpu_r >> _ibuf_io_inst_0_bits_inst_rs3;	// @[RocketCore.scala:324:20, :1581:35, :1584:29]
  wire [31:0]      _id_stall_fpu_T_199 = _id_stall_fpu_r >> _GEN_10;	// @[RocketCore.scala:1581:35, :1584:29]
  wire             id_stall_fpu = _T_189 & _id_stall_fpu_T_190[0] | io_fpu_dec_ren2 & _id_stall_fpu_T_193[0] | io_fpu_dec_ren3 & _id_stall_fpu_T_196[0] | _T_190 & _id_stall_fpu_T_199[0];	// @[RocketCore.scala:1123:48, :1126:47, :1566:{27,50}, :1581:35]
  reg              dcache_blocked_blocked;	// @[RocketCore.scala:1193:22]
  reg              rocc_blocked;	// @[RocketCore.scala:1197:25]
  wire             vector_in_pipe = ex_reg_valid & ex_ctrl_vector | mem_reg_valid & mem_ctrl_vector | _vector_in_pipe_T_3;	// @[RocketCore.scala:237:20, :238:21, :242:35, :260:36, :944:50, :1202:{38,75,95}]
  wire             hits_1_4 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32) & dcache_blocked_blocked & ~io_dmem_perf_grant;	// @[Cat.scala:33:92, RocketCore.scala:1193:22, :1194:63, :1218:17, pla.scala:114:39]
  wire             ctrl_stalld = id_ex_hazard | id_mem_hazard | id_wb_hazard | hits_1_1 | _csr_io_singleStep & (ex_reg_valid | mem_reg_valid | wb_reg_valid) | id_csr_en & _csr_io_decode_0_fp_csr & ~io_fpu_fcsr_rdy | ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1)) & id_stall_fpu | hits_1_4 | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_15) & (~(_div_io_req_ready | _div_io_resp_valid & ~wb_wxd) | _div_io_req_valid_T) | isvectorrun & ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1) | ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1) & vector_in_pipe | ex_vector_wxd & ex_reg_valid | mem_vector_wxd & mem_reg_valid | _ctrl_stalld_T_35 | ex_vector_wfd & ex_reg_valid | mem_vector_wfd & mem_reg_valid | _ctrl_stalld_T_41 | id_mem_busy & ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_5) & _ibuf_io_inst_0_bits_inst_bits[25] | (&_id_ctrl_decoder_decoded_T_70) | id_reg_fence & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32)) | _csr_io_csr_stall | id_reg_pause | _vectorQueue_io_cnt > 4'h8 | _csr_io_interrupt & ~interrupt_pending & ~wb_xcpt;	// @[Cat.scala:33:92, RocketCore.scala:149:25, :242:35, :260:36, :294:35, :324:20, :343:30, :344:31, :350:30, :351:31, :364:29, :372:19, :417:29, :421:38, :427:{17,33,65,81}, :437:34, :553:19, :554:36, :879:29, :895:24, :905:48, :942:25, :1049:57, :1145:56, :1153:35, :1163:37, :1170:35, :1178:101, :1202:95, :1215:{23,57}, :1216:{42,45}, :1217:{17,36}, :1218:17, :1220:{17,21,40,62,75}, :1222:{17,20}, :1225:21, :1226:{21,55}, :1227:{23,59}, :1234:24, :1235:{26,45}, :1557:26, :1566:50, :1631:22, package.scala:73:59, pla.scala:98:74, :114:39]
  wire             ctrl_killd = ~_ibuf_io_inst_0_valid | _ibuf_io_inst_0_bits_replay | take_pc_mem_wb | ctrl_stalld | interrupt_pending;	// @[RocketCore.scala:320:35, :324:20, :437:34, :1234:24, :1237:{19,106}]
  reg              io_imem_progress_REG;	// @[RocketCore.scala:1251:30]
  wire             _io_imem_sfence_valid_output = wb_reg_valid & wb_reg_sfence;	// @[RocketCore.scala:294:35, :299:26, :1252:40]
  wire             _io_imem_btb_update_bits_cfiType_T_9 = mem_ctrl_jal | mem_ctrl_jalr;	// @[RocketCore.scala:238:21, :1266:23]
  wire [38:0]      _io_imem_btb_update_bits_br_pc_output = mem_reg_pc[38:0] + {37'h0, ~mem_reg_rvc, 1'h0};	// @[RocketCore.scala:261:36, :271:23, :1271:{69,74}]
  wire [38:0]      _io_imem_btb_update_bits_pc_T_1 = ~_io_imem_btb_update_bits_br_pc_output | 39'h3;	// @[RocketCore.scala:1271:69, :1272:{35,66}]
  wire             _io_fpu_dmem_resp_val_output = dmem_resp_valid & io_dmem_resp_bits_tag[0] | vpu_w_fpr;	// @[RocketCore.scala:889:45, :892:44, :1174:84, :1288:{44,62}]
  assign _io_dmem_req_valid_output = ex_reg_valid & ex_ctrl_mem | io_vpu_memory_req_valid;	// @[RocketCore.scala:237:20, :242:35, :1297:{42,57}]
  reg  [4:0]       s2_idx_REG;	// @[RocketCore.scala:1323:31]
  reg  [4:0]       s2_idx;	// @[RocketCore.scala:1323:23]
  wire             _io_dmem_req_bits_dv_output = ~io_vpu_memory_req_valid & ex_reg_hls | _csr_io_status_dv;	// @[RocketCore.scala:252:23, :372:19, :1315:32, :1329:29]
  reg  [63:0]      s1_req_vpu_data;	// @[Reg.scala:35:20]
  reg              io_dmem_s1_data_data_REG;	// @[RocketCore.scala:1333:38]
  reg  [7:0]       s1_req_vpu_mask;	// @[Reg.scala:35:20]
  reg              io_dmem_s1_data_mask_REG;	// @[RocketCore.scala:1336:38]
  reg              ver_module_io_uvm_in_fpu_1_wen_REG;	// @[RocketCore.scala:1416:60]
  reg              ver_module_io_uvm_in_fpu_1_wen_REG_1;	// @[RocketCore.scala:1416:52]
  reg              ver_module_io_uvm_in_fpu_1_wen_REG_2;	// @[RocketCore.scala:1416:44]
  reg              icache_blocked_REG;	// @[RocketCore.scala:1462:55]
  wire             _icache_blocked_T = io_imem_resp_valid | icache_blocked_REG;	// @[RocketCore.scala:1462:{45,55}]
  wire             _csr_io_counters_39_inc_sets_T_49 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & io_fpu_dec_ldst;	// @[Cat.scala:33:92, RocketCore.scala:176:38, pla.scala:114:39]
  wire             _csr_io_counters_39_inc_sets_T_59 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & io_fpu_dec_fma;	// @[Cat.scala:33:92, RocketCore.scala:178:37, pla.scala:114:39]
  reg              csr_io_counters_0_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_0_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_0_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_0_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_1_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_1_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_1_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_1_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_2_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_2_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_2_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_2_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_3_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_3_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_3_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_3_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_4_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_4_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_4_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_4_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_5_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_5_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_5_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_5_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_6_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_6_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_6_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_6_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_7_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_7_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_7_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_7_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_8_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_8_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_8_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_8_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_9_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_9_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_9_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_9_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_10_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_10_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_10_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_10_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_11_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_11_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_11_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_11_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_12_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_12_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_12_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_12_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_13_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_13_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_13_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_13_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_14_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_14_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_14_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_14_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_15_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_15_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_15_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_15_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_16_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_16_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_16_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_16_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_17_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_17_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_17_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_17_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_18_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_18_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_18_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_18_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_19_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_19_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_19_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_19_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_20_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_20_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_20_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_20_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_21_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_21_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_21_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_21_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_22_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_22_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_22_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_22_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_23_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_23_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_23_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_23_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_24_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_24_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_24_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_24_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_25_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_25_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_25_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_25_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_26_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_26_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_26_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_26_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_27_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_27_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_27_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_27_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_28_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_28_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_28_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_28_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_29_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_29_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_29_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_29_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_30_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_30_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_30_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_30_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_31_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_31_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_31_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_31_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_32_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_32_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_32_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_32_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_33_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_33_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_33_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_33_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_34_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_34_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_34_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_34_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_35_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_35_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_35_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_35_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_36_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_36_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_36_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_36_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_37_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_37_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_37_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_37_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_38_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_38_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_38_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_38_inc_REG;	// @[RocketCore.scala:1463:50]
  reg              csr_io_counters_39_inc_sets_r;	// @[Reg.scala:19:16]
  reg              csr_io_counters_39_inc_sets_r_1;	// @[Reg.scala:19:16]
  reg              csr_io_counters_39_inc_sets_r_2;	// @[Reg.scala:19:16]
  reg              csr_io_counters_39_inc_REG;	// @[RocketCore.scala:1463:50]
  reg  [63:0]      coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1478:46]
  reg  [63:0]      coreMonitorBundle_rd0val_REG_1;	// @[RocketCore.scala:1478:38]
  reg  [63:0]      coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1480:46]
  reg  [63:0]      coreMonitorBundle_rd1val_REG_1;	// @[RocketCore.scala:1480:38]
  wire             _T_41 = _bpu_io_xcpt_if | (|{_ibuf_io_inst_0_bits_xcpt0_pf_inst, _ibuf_io_inst_0_bits_xcpt0_gf_inst, _ibuf_io_inst_0_bits_xcpt0_ae_inst});	// @[RocketCore.scala:324:20, :429:19, :597:{28,40,47}]
  wire [15:0]      _id_ctrl_decoder_decoded_T_238 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_242 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_244 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_246 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [31:0]      inst = _ibuf_io_inst_0_bits_rvc ? {16'h0, _ibuf_io_inst_0_bits_raw[15:0]} : _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:324:20, :629:{21,62}]
  wire [7:0]       _id_ctrl_decoder_decoded_T_52 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_56 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [14:0]      _id_ctrl_decoder_decoded_T_74 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_78 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [15:0]      _id_ctrl_decoder_decoded_T_140 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_150 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_154 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_162 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [8:0]       _id_ctrl_decoder_decoded_T_166 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [11:0]      _id_ctrl_decoder_decoded_T_278 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [1:0]       _id_ctrl_decoder_decoded_orMatrixOutputs_T_64 = {&_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_130};	// @[Cat.scala:33:92, pla.scala:98:74]
  wire [2:0]       _T_37 = {_ibuf_io_inst_0_bits_xcpt1_pf_inst, _ibuf_io_inst_0_bits_xcpt1_gf_inst, _ibuf_io_inst_0_bits_xcpt1_ae_inst};	// @[RocketCore.scala:324:20, :592:22]
  wire             _T_49 = id_ctrl_mem_cmd == 5'h14;	// @[Decode.scala:50:77, Mux.scala:47:70, package.scala:16:47]
  wire [16:0]      _GEN_11 = {(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & ~(io_fpu_dec_ldst | io_fpu_dec_fma | io_fpu_dec_div | io_fpu_dec_sqrt), (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & (io_fpu_dec_div | io_fpu_dec_sqrt), _csr_io_counters_39_inc_sets_T_59 & io_fpu_dec_ren3, _csr_io_counters_39_inc_sets_T_59 & ~io_fpu_dec_swap23 & ~io_fpu_dec_ren3, _csr_io_counters_39_inc_sets_T_59 & io_fpu_dec_swap23, _csr_io_counters_39_inc_sets_T_49 & ~io_fpu_dec_wen, _csr_io_counters_39_inc_sets_T_49 & io_fpu_dec_wen, (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_15) & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_38), (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_15) & ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_38), &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_64, |_id_ctrl_decoder_decoded_orMatrixOutputs_T_64, (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_13) & ~((&_id_ctrl_decoder_decoded_T_64) | (&_id_ctrl_decoder_decoded_T_58) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_15) | (|id_ctrl_csr)), |id_ctrl_csr, (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32) & (id_ctrl_mem_cmd == 5'h4 | id_ctrl_mem_cmd == 5'h9 | id_ctrl_mem_cmd == 5'hA | id_ctrl_mem_cmd == 5'hB | id_ctrl_mem_cmd == 5'h8 | id_ctrl_mem_cmd == 5'hC | id_ctrl_mem_cmd == 5'hD | id_ctrl_mem_cmd == 5'hE | id_ctrl_mem_cmd == 5'hF | id_ctrl_mem_cmd == 5'h6 | id_ctrl_mem_cmd == 5'h7), (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32) & id_ctrl_mem_cmd == 5'h1 & ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66), (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32) & id_ctrl_mem_cmd == 5'h0 & ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66)};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:162:89, :164:{53,63,66}, :165:{54,64}, :166:{51,78}, :167:36, :168:{35,38,127}, :173:{70,105}, :174:70, :176:{38,57}, :177:{58,61}, :178:{37,55}, :179:{58,77,80}, :180:59, :181:{42,61}, :182:{39,42,96}, :1640:39, package.scala:16:47, pla.scala:98:74, :114:39]
  wire             _mem_reg_store_T_3 = ex_ctrl_mem_cmd == 5'h7;	// @[RocketCore.scala:237:20, :653:40, :1640:39]
  wire             _mem_reg_store_T_5 = ex_ctrl_mem_cmd == 5'h4;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_6 = ex_ctrl_mem_cmd == 5'h9;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_7 = ex_ctrl_mem_cmd == 5'hA;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_8 = ex_ctrl_mem_cmd == 5'hB;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_12 = ex_ctrl_mem_cmd == 5'h8;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_13 = ex_ctrl_mem_cmd == 5'hC;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_14 = ex_ctrl_mem_cmd == 5'hD;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_15 = ex_ctrl_mem_cmd == 5'hE;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _mem_reg_store_T_16 = ex_ctrl_mem_cmd == 5'hF;	// @[RocketCore.scala:237:20, :1640:39, package.scala:16:47]
  wire             _T_74 = ex_ctrl_jalr & _csr_io_status_debug;	// @[RocketCore.scala:237:20, :372:19, :738:24]
  wire [3:0][63:0] _GEN_12 = {{ex_rs_1}, {{2{ex_rs_1[31:0]}}}, {{2{{2{ex_rs_1[15:0]}}}}}, {{2{{2{{2{ex_rs_1[7:0]}}}}}}}};	// @[AMOALU.scala:27:{13,19,62}, Cat.scala:33:92, RocketCore.scala:487:14]
  wire             _T_179 = _vectorQueue_io_enqueueInfo_ready & _vectorQueue_io_enqueueInfo_valid_T_2;	// @[Decoupled.scala:51:35, RocketCore.scala:942:25, :944:68]
  wire [31:0]      _T_194 = r & ~(ll_wen ? 32'h1 << ll_waddr : 32'h0);	// @[RocketCore.scala:993:35, :1004:44, :1008:14, :1009:12, :1580:{62,64}, :1585:40, :1588:{49,58}]
  wire             _T_200 = wb_set_sboard & wb_wen | _ctrl_stalld_T_35 & ~wb_xcpt;	// @[RocketCore.scala:880:53, :905:48, :1012:25, :1145:{29,39,56,72}, :1557:26]
  wire [31:0]      _id_stall_fpu_T_7 = 32'h1 << wb_reg_inst[11:7];	// @[RocketCore.scala:305:24, :473:29, :1588:58]
  wire             _id_stall_fpu_T_10 = (wb_dcache_miss & wb_ctrl_wfd | io_fpu_sboard_set) & wb_valid | _ctrl_stalld_T_41 & ~wb_xcpt;	// @[RocketCore.scala:239:20, :646:36, :905:{45,48}, :1178:{35,50,72,84,101,117}, :1557:26]
  wire [31:0]      _id_stall_fpu_T_8 = _id_stall_fpu_T_10 ? _id_stall_fpu_T_7 : 32'h0;	// @[RocketCore.scala:1178:84, :1588:{49,58}]
  wire [31:0]      _GEN_13 = {32{_id_stall_fpu_T_10}} & _id_stall_fpu_T_8 | _id_stall_fpu_r;	// @[RocketCore.scala:1178:84, :1584:29, :1588:49, :1592:{18,23}]
  wire             _id_stall_fpu_T_11 = dmem_resp_replay & io_dmem_resp_bits_tag[0];	// @[RocketCore.scala:889:45, :893:42, :1179:38]
  wire [31:0]      _id_stall_fpu_T_15 = (_id_stall_fpu_r | _id_stall_fpu_T_8) & ~(_id_stall_fpu_T_11 ? 32'h1 << io_dmem_resp_bits_tag[5:1] : 32'h0);	// @[RocketCore.scala:891:46, :1179:38, :1579:60, :1580:{62,64}, :1584:29, :1588:{49,58}]
  wire             _id_stall_fpu_T_16 = _id_stall_fpu_T_10 | _id_stall_fpu_T_11;	// @[RocketCore.scala:1178:84, :1179:38, :1591:17]
  wire [31:0]      _id_stall_fpu_T_20 = _id_stall_fpu_T_15 & ~(io_fpu_sboard_clr ? 32'h1 << io_fpu_sboard_clra : 32'h0);	// @[RocketCore.scala:1580:{62,64}, :1588:{49,58}]
  wire             _id_stall_fpu_T_21 = _id_stall_fpu_T_16 | io_fpu_sboard_clr;	// @[RocketCore.scala:1591:17]
  wire             _id_stall_fpu_T_24 = vpu_w_fpr | io_vpu_commit_return_data_float_vld & io_vpu_commit_exception_vld;	// @[RocketCore.scala:1174:84, :1175:57, :1182:37]
  wire [31:0]      _id_stall_fpu_T_28 = _id_stall_fpu_T_20 & ~(_id_stall_fpu_T_24 ? 32'h1 << io_vpu_commit_return_reg_idx : 32'h0);	// @[RocketCore.scala:1182:37, :1580:{62,64}, :1588:{49,58}]
  wire             _id_stall_fpu_T_29 = _id_stall_fpu_T_21 | _id_stall_fpu_T_24;	// @[RocketCore.scala:1182:37, :1591:17]
  wire [31:0]      _id_stall_fpu_T_33 = _id_stall_fpu_T_28 & {31'h1, ~vpu_xcpt};	// @[RocketCore.scala:821:31, :1580:{62,64}]
  wire             _id_stall_fpu_T_34 = _id_stall_fpu_T_29 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_38 = _id_stall_fpu_T_33 & {30'h0, ~vpu_xcpt, 1'h1};	// @[RocketCore.scala:821:31, :1580:{62,64}]
  wire             _id_stall_fpu_T_39 = _id_stall_fpu_T_34 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_43 = _id_stall_fpu_T_38 & {29'h1, ~vpu_xcpt, 2'h3};	// @[RocketCore.scala:393:63, :821:31, :1580:{62,64}]
  wire             _id_stall_fpu_T_44 = _id_stall_fpu_T_39 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_48 = _id_stall_fpu_T_43 & {28'h0, ~vpu_xcpt, 3'h7};	// @[RocketCore.scala:821:31, :1580:{62,64}, package.scala:16:47]
  wire             _id_stall_fpu_T_49 = _id_stall_fpu_T_44 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_53 = _id_stall_fpu_T_48 & {27'h7, ~vpu_xcpt, 4'hF};	// @[RocketCore.scala:821:31, :1580:{62,64}]
  wire             _id_stall_fpu_T_54 = _id_stall_fpu_T_49 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_58 = _id_stall_fpu_T_53 & {26'h3, ~vpu_xcpt, 5'h1F};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_59 = _id_stall_fpu_T_54 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_63 = _id_stall_fpu_T_58 & {25'h1, ~vpu_xcpt, 6'h3F};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_64 = _id_stall_fpu_T_59 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_68 = _id_stall_fpu_T_63 & {24'h0, ~vpu_xcpt, 7'h7F};	// @[Bitwise.scala:77:12, RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_69 = _id_stall_fpu_T_64 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_73 = _id_stall_fpu_T_68 & {23'h7F, ~vpu_xcpt, 8'hFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_74 = _id_stall_fpu_T_69 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_78 = _id_stall_fpu_T_73 & {22'h3F, ~vpu_xcpt, 9'h1FF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_79 = _id_stall_fpu_T_74 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_83 = _id_stall_fpu_T_78 & {21'h1F, ~vpu_xcpt, 10'h3FF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_84 = _id_stall_fpu_T_79 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_88 = _id_stall_fpu_T_83 & {20'hF, ~vpu_xcpt, 11'h7FF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_89 = _id_stall_fpu_T_84 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_93 = _id_stall_fpu_T_88 & {19'h7, ~vpu_xcpt, 12'hFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_94 = _id_stall_fpu_T_89 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_98 = _id_stall_fpu_T_93 & {18'h3, ~vpu_xcpt, 13'h1FFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_99 = _id_stall_fpu_T_94 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_103 = _id_stall_fpu_T_98 & {17'h1, ~vpu_xcpt, 14'h3FFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_104 = _id_stall_fpu_T_99 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_108 = _id_stall_fpu_T_103 & {16'h0, ~vpu_xcpt, 15'h7FFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, pla.scala:98:74]
  wire             _id_stall_fpu_T_109 = _id_stall_fpu_T_104 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_113 = _id_stall_fpu_T_108 & {15'h7FFF, ~vpu_xcpt, 16'hFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_114 = _id_stall_fpu_T_109 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_118 = _id_stall_fpu_T_113 & {14'h3FFF, ~vpu_xcpt, 17'h1FFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_119 = _id_stall_fpu_T_114 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_123 = _id_stall_fpu_T_118 & {13'h1FFF, ~vpu_xcpt, 18'h3FFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_124 = _id_stall_fpu_T_119 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_128 = _id_stall_fpu_T_123 & {12'hFFF, ~vpu_xcpt, 19'h7FFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_129 = _id_stall_fpu_T_124 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_133 = _id_stall_fpu_T_128 & {11'h7FF, ~vpu_xcpt, 20'hFFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_134 = _id_stall_fpu_T_129 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_138 = _id_stall_fpu_T_133 & {10'h3FF, ~vpu_xcpt, 21'h1FFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_139 = _id_stall_fpu_T_134 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_143 = _id_stall_fpu_T_138 & {9'h1FF, ~vpu_xcpt, 22'h3FFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_144 = _id_stall_fpu_T_139 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_148 = _id_stall_fpu_T_143 & {8'hFF, ~vpu_xcpt, 23'h7FFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_149 = _id_stall_fpu_T_144 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_153 = _id_stall_fpu_T_148 & {7'h7F, ~vpu_xcpt, 24'hFFFFFF};	// @[Bitwise.scala:77:12, RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_154 = _id_stall_fpu_T_149 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_158 = _id_stall_fpu_T_153 & {6'h3F, ~vpu_xcpt, 25'h1FFFFFF};	// @[RocketCore.scala:821:31, :1573:34, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_159 = _id_stall_fpu_T_154 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_163 = _id_stall_fpu_T_158 & {5'h1F, ~vpu_xcpt, 26'h3FFFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_164 = _id_stall_fpu_T_159 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_168 = _id_stall_fpu_T_163 & {4'hF, ~vpu_xcpt, 27'h7FFFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49]
  wire             _id_stall_fpu_T_169 = _id_stall_fpu_T_164 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_173 = _id_stall_fpu_T_168 & {3'h7, ~vpu_xcpt, 28'hFFFFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, package.scala:16:47, pla.scala:98:74]
  wire             _id_stall_fpu_T_174 = _id_stall_fpu_T_169 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_178 = _id_stall_fpu_T_173 & {2'h3, ~vpu_xcpt, 29'h1FFFFFFF};	// @[RocketCore.scala:393:63, :821:31, :1580:{62,64}, :1588:49]
  wire             _id_stall_fpu_T_179 = _id_stall_fpu_T_174 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [31:0]      _id_stall_fpu_T_183 = _id_stall_fpu_T_178 & {1'h1, ~vpu_xcpt, 30'h3FFFFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1588:49, pla.scala:98:74]
  wire             _id_stall_fpu_T_184 = _id_stall_fpu_T_179 | vpu_xcpt;	// @[RocketCore.scala:821:31, :1591:17]
  wire [8:0]       _id_ctrl_decoder_decoded_T_14 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _GEN_0[3], _GEN_0[4], _GEN_0[11], _GEN_0[12]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [7:0]       _id_ctrl_decoder_decoded_T_80 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [18:0]      _id_ctrl_decoder_decoded_T_250 = {_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29]
  wire [44:0]      _id_ctrl_decoder_decoded_orMatrixOutputs_T_68 =
    {&_id_ctrl_decoder_decoded_T,
     &_id_ctrl_decoder_decoded_T_4,
     &_id_ctrl_decoder_decoded_T_6,
     &_id_ctrl_decoder_decoded_T_10,
     &_id_ctrl_decoder_decoded_T_14,
     &_id_ctrl_decoder_decoded_T_16,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3]},
     &_id_ctrl_decoder_decoded_T_20,
     &_id_ctrl_decoder_decoded_T_28,
     &_id_ctrl_decoder_decoded_T_30,
     &_id_ctrl_decoder_decoded_T_34,
     &_id_ctrl_decoder_decoded_T_36,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[24]},
     &_id_ctrl_decoder_decoded_T_44,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[3], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_64,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_72,
     &_id_ctrl_decoder_decoded_T_76,
     &_id_ctrl_decoder_decoded_T_80,
     &_id_ctrl_decoder_decoded_T_92,
     &_id_ctrl_decoder_decoded_T_98,
     &_id_ctrl_decoder_decoded_T_106,
     &_id_ctrl_decoder_decoded_T_112,
     &_id_ctrl_decoder_decoded_T_130,
     &_id_ctrl_decoder_decoded_T_132,
     &_id_ctrl_decoder_decoded_T_134,
     &_id_ctrl_decoder_decoded_T_138,
     &_id_ctrl_decoder_decoded_T_144,
     &_id_ctrl_decoder_decoded_T_186,
     &_id_ctrl_decoder_decoded_T_194,
     &_id_ctrl_decoder_decoded_T_202,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _ibuf_io_inst_0_bits_inst_bits[20], _GEN_0[19], _ibuf_io_inst_0_bits_inst_bits[22], _GEN_0[21], _GEN_0[22], _GEN_0[23], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[28], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_218,
     &_id_ctrl_decoder_decoded_T_222,
     &_id_ctrl_decoder_decoded_T_224,
     &_id_ctrl_decoder_decoded_T_226,
     &_id_ctrl_decoder_decoded_T_248,
     &_id_ctrl_decoder_decoded_T_252,
     &_id_ctrl_decoder_decoded_T_256,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[5], _GEN_0[6], _GEN_0[7], _GEN_0[8], _GEN_0[9], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[13], _GEN_0[14], _GEN_0[15], _GEN_0[16], _GEN_0[17], _GEN_0[18], _ibuf_io_inst_0_bits_inst_bits[21], _GEN_0[20], _GEN_0[21], _ibuf_io_inst_0_bits_inst_bits[24], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
     &_id_ctrl_decoder_decoded_T_274,
     &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
     &_id_ctrl_decoder_decoded_T_286};	// @[Cat.scala:33:92, RocketCore.scala:324:20, pla.scala:78:21, :90:45, :91:29, :98:74]
  wire             id_bypass_src_1_0 = _ibuf_io_inst_0_bits_inst_rs2 == 5'h0;	// @[RocketCore.scala:324:20, :1646:41]
  wire             id_system_insn = id_ctrl_csr == 3'h4;	// @[Decode.scala:50:77, RocketCore.scala:374:36, :1394:48]
  wire             id_csr_ren = (_id_csr_ren_T | (&id_ctrl_csr)) & ~(|_ibuf_io_inst_0_bits_inst_rs1);	// @[Decode.scala:50:77, RocketCore.scala:324:20, :375:{54,81}, :1646:41, package.scala:16:47, :73:59]
  wire             id_illegal_insn =
    ~(|_id_ctrl_decoder_decoded_orMatrixOutputs_T_68) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_15) & ~(_csr_io_status_isa[12]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_5) & ~(_csr_io_status_isa[0]) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & (_csr_io_decode_0_fp_illegal | io_fpu_illegal_rm)
    | (|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[2], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]},
         &_id_ctrl_decoder_decoded_T_250,
         &_id_ctrl_decoder_decoded_T_252,
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _ibuf_io_inst_0_bits_inst_bits[27], _ibuf_io_inst_0_bits_inst_bits[28], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]},
         &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _ibuf_io_inst_0_bits_inst_bits[30], _ibuf_io_inst_0_bits_inst_bits[31]}}) & ~(_csr_io_status_isa[3]) | _ibuf_io_inst_0_bits_rvc & ~(_csr_io_status_isa[2]) | id_csr_en & (_csr_io_decode_0_read_illegal | ~id_csr_ren & _csr_io_decode_0_write_illegal) | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_system_illegal | _csr_io_vector_vconfig_vtype_vsew == 3'h2 & ~(_csr_io_status_isa[5]) | _csr_io_vector_vconfig_vtype_vsew == 3'h3 & ~(_csr_io_status_isa[3]) | ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1) | (&_id_ctrl_decoder_decoded_T_170)) & _csr_io_decode_0_vector_illegal;	// @[Cat.scala:33:92, RocketCore.scala:324:20, :372:19, :374:36, :375:54, :377:54, :389:75, :390:79, :392:{63,71,74}, :393:{63,71,74}, :394:25, :395:{34,37,55}, :396:{17,20,38}, :397:{16,48}, :398:{16,19}, :399:{30,33,51}, :405:{15,49,64}, :406:{5,31}, :408:22, :409:{21,39}, :1675:24, :1676:26, package.scala:73:59, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
  wire             id_virtual_insn = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_68) & (id_csr_en & ~(~id_csr_ren & _csr_io_decode_0_write_illegal) & _csr_io_decode_0_virtual_access_illegal | ~_ibuf_io_inst_0_bits_rvc & id_system_insn & _csr_io_decode_0_virtual_system_illegal);	// @[Cat.scala:33:92, RocketCore.scala:324:20, :372:19, :374:36, :375:54, :377:54, :406:5, :412:39, :413:{20,34,69,113}, :414:51, package.scala:73:59, pla.scala:114:39]
  wire             id_xcpt = interrupt_pending | _bpu_io_debug_if | _bpu_io_xcpt_if | _ibuf_io_inst_0_bits_xcpt0_pf_inst | _ibuf_io_inst_0_bits_xcpt0_gf_inst | _ibuf_io_inst_0_bits_xcpt0_ae_inst | _ibuf_io_inst_0_bits_xcpt1_pf_inst | _ibuf_io_inst_0_bits_xcpt1_gf_inst | _ibuf_io_inst_0_bits_xcpt1_ae_inst | id_virtual_insn | id_illegal_insn;	// @[RocketCore.scala:324:20, :408:22, :412:39, :429:19, :437:34, :1557:26]
  wire             _T_29 = ex_reg_valid & ex_ctrl_wxd;	// @[RocketCore.scala:237:20, :242:35, :476:19]
  wire             _T_32 = _dcache_kill_mem_T & ~mem_ctrl_mem;	// @[RocketCore.scala:238:21, :477:{20,36,39}]
  wire             id_bypass_src_1_1 = _T_29 & _fp_data_hazard_ex_T_17;	// @[RocketCore.scala:476:19, :479:{74,82}]
  wire             id_bypass_src_1_2 = _T_32 & _fp_data_hazard_mem_T_17;	// @[RocketCore.scala:477:36, :479:{74,82}]
  wire             do_bypass_1 = id_bypass_src_1_0 | id_bypass_src_1_1 | id_bypass_src_1_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_17;	// @[RocketCore.scala:477:20, :479:{74,82}, :619:48, :1646:41]
  wire             _T_54 = (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_60) & ~do_bypass_1;	// @[Cat.scala:33:92, RocketCore.scala:619:48, :623:{23,26}, pla.scala:114:39]
  wire             ex_sfence = ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h14 | ex_ctrl_mem_cmd == 5'h15 | ex_ctrl_mem_cmd == 5'h16);	// @[Mux.scala:47:70, RocketCore.scala:237:20, :654:{44,64,96,110,129}, package.scala:16:47]
  wire             mem_pc_valid = mem_reg_valid | mem_reg_replay | mem_reg_xcpt_interrupt;	// @[RocketCore.scala:259:36, :260:36, :264:36, :663:54]
  wire             mem_npc_misaligned = ~(_csr_io_status_isa[2]) & _mem_npc_T_4[1] & ~mem_reg_sfence;	// @[RocketCore.scala:270:27, :372:19, :399:51, :668:21, :672:{28,66,70,73}]
  wire             _T_69 = mem_reg_valid & mem_reg_flush_pipe;	// @[RocketCore.scala:260:36, :265:36, :687:23]
  wire             _GEN_14 = _T_69 | ~ex_pc_valid;	// @[RocketCore.scala:238:21, :645:51, :687:{23,46}, :689:28]
  wire             _T_75 = mem_reg_xcpt_interrupt | mem_reg_xcpt;	// @[RocketCore.scala:259:36, :263:36, :752:29]
  wire             _T_76 = mem_reg_valid & mem_npc_misaligned;	// @[RocketCore.scala:260:36, :672:70, :753:20]
  wire             mem_xcpt = _T_75 | _T_76 | mem_reg_valid & mem_ldst_xcpt;	// @[RocketCore.scala:260:36, :752:29, :753:20, :754:20, :1557:26]
  wire             ctrl_killm = killm_common | mem_xcpt | fpu_kill_mem;	// @[RocketCore.scala:764:51, :766:68, :768:45, :1557:26]
  wire [10:0]      _GEN_15 = {id_ex_hazard & ex_ctrl_fp | id_mem_hazard & mem_ctrl_fp | id_wb_hazard & wb_ctrl_fp | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) & id_stall_fpu, id_ex_hazard & (ex_ctrl_mul | ex_ctrl_div) | id_mem_hazard & (mem_ctrl_mul | mem_ctrl_div) | id_wb_hazard & wb_ctrl_div, hits_1_8, wb_reg_flush_pipe, take_pc_mem & mem_wrong_npc & mem_cfi & ~mem_direction_misprediction & _icache_blocked_T, take_pc_mem & mem_direction_misprediction, hits_1_4, ~_icache_blocked_T, id_ex_hazard & (|ex_ctrl_csr) | id_mem_hazard & (|mem_ctrl_csr) | id_wb_hazard & (|wb_ctrl_csr), hits_1_1, id_ex_hazard & ex_ctrl_mem | id_mem_hazard & mem_ctrl_mem | id_wb_hazard & wb_ctrl_mem};	// @[Cat.scala:33:92, RocketCore.scala:183:40, :184:{49,81,97,113}, :186:{44,86,112,128}, :189:50, :190:{98,127}, :194:{50,66,99,116,133,149}, :196:{45,76,107,121,135}, :237:20, :238:21, :239:20, :297:35, :670:8, :674:50, :676:53, :678:49, :885:36, :1025:34, :1149:38, :1153:35, :1160:40, :1163:37, :1170:35, :1218:17, :1462:{24,45}, :1566:50, pla.scala:114:39]
  wire [4:0]       _GEN_16 = {io_dmem_perf_tlbMiss, io_imem_perf_tlbMiss, io_dmem_perf_release, io_dmem_perf_acquire, io_imem_perf_acquire};	// @[RocketCore.scala:197:40]
  wire             id_bypass_src_0_1 = _T_29 & _fp_data_hazard_ex_T_15;	// @[RocketCore.scala:476:19, :479:{74,82}]
  wire             id_bypass_src_0_2 = _T_32 & _fp_data_hazard_mem_T_15;	// @[RocketCore.scala:477:36, :479:{74,82}]
  wire             do_bypass = ~(|_ibuf_io_inst_0_bits_inst_rs1) | id_bypass_src_0_1 | id_bypass_src_0_2 | _dcache_kill_mem_T & _fp_data_hazard_mem_T_15;	// @[RocketCore.scala:324:20, :477:20, :479:{74,82}, :619:48, :1646:41]
  wire             _T_55 = id_illegal_insn | id_virtual_insn;	// @[RocketCore.scala:408:22, :412:39, :628:27]
  always @(posedge clock) begin
    id_reg_pause <= ~(_csr_io_time[4:0] == 5'h0 | _csr_io_inhibit_cycle | io_dmem_perf_release | take_pc_mem_wb) & (~ctrl_killd & (&_id_ctrl_decoder_decoded_T_14) & _ibuf_io_inst_0_bits_inst_bits[23:20] == 4'h0 | id_reg_pause);	// @[Cat.scala:33:92, RocketCore.scala:149:25, :320:35, :324:20, :372:19, :419:33, :567:19, :576:22, :585:{42,51,66}, :1237:106, :1368:{28,62,118}, :1369:{18,33}, pla.scala:98:74]
    imem_might_request_reg <= ex_pc_valid | mem_pc_valid | _csr_io_customCSRs_0_value[1] | isvectorrun | ~isvectorrun & io_vpu_commit_exception_vld;	// @[CustomCSRs.scala:38:61, RocketCore.scala:150:35, :372:19, :645:51, :663:54, :1049:57, :1205:28, :1248:{118,134}]
    if (ctrl_killd) begin	// @[RocketCore.scala:1237:106]
    end
    else begin	// @[RocketCore.scala:1237:106]
      ex_ctrl_fp <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_66;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      ex_ctrl_branch <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_64;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      ex_ctrl_jal <= &_id_ctrl_decoder_decoded_T_64;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:98:74]
      ex_ctrl_jalr <= &_id_ctrl_decoder_decoded_T_58;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:98:74]
      ex_ctrl_rxs2 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_60;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      ex_ctrl_rxs1 <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_58;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      if (id_xcpt) begin	// @[RocketCore.scala:1557:26]
        if (_T_41)	// @[RocketCore.scala:597:28]
          ex_ctrl_sel_alu2 <= 2'h0;	// @[RocketCore.scala:237:20]
        else	// @[RocketCore.scala:597:28]
          ex_ctrl_sel_alu2 <= {1'h0, |_T_37};	// @[RocketCore.scala:237:20, :591:24, :592:{22,29,34}, :594:26]
        if (_T_41 | (|_T_37))	// @[RocketCore.scala:590:24, :592:{22,29,34}, :593:26, :597:{28,52}, :598:26]
          ex_ctrl_sel_alu1 <= 2'h2;	// @[RocketCore.scala:237:20]
        else	// @[RocketCore.scala:590:24, :592:34, :593:26, :597:52, :598:26]
          ex_ctrl_sel_alu1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:237:20]
        ex_ctrl_alu_fn <= 4'h0;	// @[RocketCore.scala:237:20]
      end
      else begin	// @[RocketCore.scala:1557:26]
        ex_ctrl_sel_alu2 <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_20, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_150, &_id_ctrl_decoder_decoded_T_162, &_id_ctrl_decoder_decoded_T_170, &_id_ctrl_decoder_decoded_T_186}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_20, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_74, &_id_ctrl_decoder_decoded_T_78, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_140, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_166, &_id_ctrl_decoder_decoded_T_172, &_id_ctrl_decoder_decoded_T_278}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:237:20, pla.scala:98:74, :114:39]
        ex_ctrl_sel_alu1 <= {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4]}, &_id_ctrl_decoder_decoded_T_64}, |{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_30, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_36, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &_id_ctrl_decoder_decoded_T_84, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_114, &_id_ctrl_decoder_decoded_T_130, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_144, &_id_ctrl_decoder_decoded_T_186, &_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_214, &_id_ctrl_decoder_decoded_T_282, &_id_ctrl_decoder_decoded_T_292}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:237:20, :324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
        ex_ctrl_alu_fn <=
          {|{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_130, &_id_ctrl_decoder_decoded_T_238, &_id_ctrl_decoder_decoded_T_242, &_id_ctrl_decoder_decoded_T_244, &_id_ctrl_decoder_decoded_T_246},
           |_id_ctrl_decoder_decoded_orMatrixOutputs_T_38,
           |{&{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[11], _GEN_0[12]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
             &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]},
             &_id_ctrl_decoder_decoded_T_238,
             &_id_ctrl_decoder_decoded_T_242,
             &_id_ctrl_decoder_decoded_T_244,
             &_id_ctrl_decoder_decoded_T_246},
           |{&_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_76, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11]}, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_138, &_id_ctrl_decoder_decoded_T_144, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _ibuf_io_inst_0_bits_inst_bits[6], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[13], _ibuf_io_inst_0_bits_inst_bits[14]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _ibuf_io_inst_0_bits_inst_bits[14], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[28], _GEN_0[29]}}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:237:20, :324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      end
      ex_ctrl_sel_imm <= {|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_16, &_id_ctrl_decoder_decoded_T_58, &_id_ctrl_decoder_decoded_T_74, &_id_ctrl_decoder_decoded_T_78, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_134, &_id_ctrl_decoder_decoded_T_140, &_id_ctrl_decoder_decoded_T_154, &_id_ctrl_decoder_decoded_T_166, &_id_ctrl_decoder_decoded_T_172, &_id_ctrl_decoder_decoded_T_278}, |{&_id_ctrl_decoder_decoded_T_20, &_id_ctrl_decoder_decoded_T_64}, |{&_id_ctrl_decoder_decoded_T_52, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_150, &_id_ctrl_decoder_decoded_T_162}};	// @[Cat.scala:33:92, Decode.scala:50:77, RocketCore.scala:237:20, :324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_alu_dw <= id_xcpt | (|{&_id_ctrl_decoder_decoded_T, &_id_ctrl_decoder_decoded_T_4, &_id_ctrl_decoder_decoded_T_6, &_id_ctrl_decoder_decoded_T_20, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _GEN_0[10], _GEN_0[11], _GEN_0[12], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_34, &_id_ctrl_decoder_decoded_T_56, &_id_ctrl_decoder_decoded_T_64, &_id_ctrl_decoder_decoded_T_72, &_id_ctrl_decoder_decoded_T_80, &_id_ctrl_decoder_decoded_T_88, &_id_ctrl_decoder_decoded_T_98, &_id_ctrl_decoder_decoded_T_106, &_id_ctrl_decoder_decoded_T_112, &_id_ctrl_decoder_decoded_T_130, &_id_ctrl_decoder_decoded_T_134, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[12], _GEN_0[11], _ibuf_io_inst_0_bits_inst_bits[14], _GEN_0[23], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_170, &_id_ctrl_decoder_decoded_T_194, &_id_ctrl_decoder_decoded_T_200, &_id_ctrl_decoder_decoded_T_212});	// @[Cat.scala:33:92, RocketCore.scala:237:20, :324:20, :577:13, :587:20, :589:22, :1557:26, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_mem <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_32;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      if (_T_49 & _csr_io_status_v)	// @[RocketCore.scala:372:19, :609:40, package.scala:16:47]
        ex_ctrl_mem_cmd <= 5'h15;	// @[RocketCore.scala:237:20, package.scala:16:47]
      else	// @[RocketCore.scala:609:40]
        ex_ctrl_mem_cmd <= id_ctrl_mem_cmd;	// @[Decode.scala:50:77, RocketCore.scala:237:20]
      ex_ctrl_rfs1 <= |{&_id_ctrl_decoder_decoded_T_40, &_id_ctrl_decoder_decoded_T_44, &_id_ctrl_decoder_decoded_T_222, &_id_ctrl_decoder_decoded_T_224, &_id_ctrl_decoder_decoded_T_226, &_id_ctrl_decoder_decoded_T_248, &_id_ctrl_decoder_decoded_T_252, &_id_ctrl_decoder_decoded_T_256, &_id_ctrl_decoder_decoded_T_276, &_id_ctrl_decoder_decoded_T_286};	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:98:74, :114:39]
      ex_ctrl_rfs2 <= |{&_id_ctrl_decoder_decoded_T_40, &_id_ctrl_decoder_decoded_T_44, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _ibuf_io_inst_0_bits_inst_bits[5], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_222, &_id_ctrl_decoder_decoded_T_224, &_id_ctrl_decoder_decoded_T_226, &_id_ctrl_decoder_decoded_T_256};	// @[Cat.scala:33:92, RocketCore.scala:237:20, :324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_wfd <= |{&_id_ctrl_decoder_decoded_T_40, &_id_ctrl_decoder_decoded_T_44, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _ibuf_io_inst_0_bits_inst_bits[2], _GEN_0[1], _GEN_0[2], _GEN_0[3], _GEN_0[4], _ibuf_io_inst_0_bits_inst_bits[13], _GEN_0[12]}, &_id_ctrl_decoder_decoded_T_226, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[10], _GEN_0[12], _GEN_0[24], _GEN_0[25], _GEN_0[26], _ibuf_io_inst_0_bits_inst_bits[29], _GEN_0[28], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_250, &{_ibuf_io_inst_0_bits_inst_bits[0], _ibuf_io_inst_0_bits_inst_bits[1], _GEN_0[0], _GEN_0[1], _ibuf_io_inst_0_bits_inst_bits[4], _GEN_0[3], _ibuf_io_inst_0_bits_inst_bits[6], _GEN_0[18], _GEN_0[19], _GEN_0[20], _GEN_0[21], _GEN_0[22], _ibuf_io_inst_0_bits_inst_bits[25], _GEN_0[24], _GEN_0[25], _GEN_0[26], _GEN_0[27], _ibuf_io_inst_0_bits_inst_bits[30], _GEN_0[29]}, &_id_ctrl_decoder_decoded_T_256, &_id_ctrl_decoder_decoded_T_282, &_id_ctrl_decoder_decoded_T_292};	// @[Cat.scala:33:92, RocketCore.scala:237:20, :324:20, pla.scala:78:21, :90:45, :91:29, :98:74, :114:39]
      ex_ctrl_div <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_15;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      ex_ctrl_wxd <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      if (id_system_insn & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32))	// @[Cat.scala:33:92, RocketCore.scala:374:36, :376:35, pla.scala:114:39]
        ex_ctrl_csr <= 3'h0;	// @[RocketCore.scala:237:20, :1683:24]
      else if (id_csr_ren)	// @[RocketCore.scala:375:54]
        ex_ctrl_csr <= 3'h2;	// @[RocketCore.scala:237:20, :1676:26]
      else	// @[RocketCore.scala:375:54]
        ex_ctrl_csr <= id_ctrl_csr;	// @[Decode.scala:50:77, RocketCore.scala:237:20]
      ex_ctrl_fence_i <= &_id_ctrl_decoder_decoded_T_70;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:98:74]
      ex_ctrl_vector <= |_id_ctrl_decoder_decoded_orMatrixOutputs_T_1;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:114:39]
      ex_ctrl_vset <= &_id_ctrl_decoder_decoded_T_170;	// @[Cat.scala:33:92, RocketCore.scala:237:20, pla.scala:98:74]
      ex_reg_rvc <= id_xcpt & (|_T_37) | _ibuf_io_inst_0_bits_rvc;	// @[RocketCore.scala:243:35, :324:20, :581:16, :587:20, :592:{22,29,34}, :595:20, :1557:26]
      ex_reg_flush_pipe <= (&_id_ctrl_decoder_decoded_T_70) | id_system_insn | id_csr_en & ~id_csr_ren & _csr_io_decode_0_write_flush;	// @[Cat.scala:33:92, RocketCore.scala:246:35, :372:19, :374:36, :375:54, :377:{54,66}, :602:42, package.scala:73:59, pla.scala:98:74]
      ex_reg_load_use <= mem_reg_valid & data_hazard_mem & mem_ctrl_mem;	// @[RocketCore.scala:238:21, :247:35, :260:36, :1161:59, :1164:51]
      if (_T_49 | id_ctrl_mem_cmd == 5'h15 | id_ctrl_mem_cmd == 5'h16 | id_ctrl_mem_cmd == 5'h5)	// @[Decode.scala:50:77, Mux.scala:47:70, RocketCore.scala:1640:39, package.scala:16:47, :73:59]
        ex_reg_mem_size <= {|_ibuf_io_inst_0_bits_inst_rs2, |_ibuf_io_inst_0_bits_inst_rs1};	// @[Cat.scala:33:92, RocketCore.scala:251:28, :324:20, :607:{40,59}]
      else	// @[package.scala:73:59]
        ex_reg_mem_size <= _ibuf_io_inst_0_bits_inst_bits[13:12];	// @[RocketCore.scala:251:28, :324:20, :605:95]
      ex_reg_rs_bypass_0 <= ~_T_55 & do_bypass;	// @[RocketCore.scala:483:29, :619:48, :621:27, :628:{27,47}, :630:27]
      ex_reg_rs_bypass_1 <= do_bypass_1;	// @[RocketCore.scala:483:29, :619:48]
      if (_T_55) begin	// @[RocketCore.scala:628:27]
        ex_reg_rs_lsb_0 <= inst[1:0];	// @[RocketCore.scala:484:26, :629:21, :631:31]
        ex_reg_rs_msb_0 <= {32'h0, inst[31:2]};	// @[RocketCore.scala:485:26, :623:38, :628:47, :629:21, :632:{24,32}]
      end
      else if ((|_id_ctrl_decoder_decoded_orMatrixOutputs_T_58) & ~do_bypass) begin	// @[Cat.scala:33:92, RocketCore.scala:619:48, :623:{23,26}, pla.scala:114:39]
        ex_reg_rs_lsb_0 <= id_rs_0[1:0];	// @[RocketCore.scala:484:26, :624:37, :1028:17, :1646:19, :1651:25, :1654:{31,39}]
        ex_reg_rs_msb_0 <= id_rs_0[63:2];	// @[RocketCore.scala:485:26, :625:38, :1028:17, :1646:19, :1651:25, :1654:{31,39}]
      end
      else if (|_ibuf_io_inst_0_bits_inst_rs1) begin	// @[RocketCore.scala:324:20, :1646:41]
        if (id_bypass_src_0_1)	// @[RocketCore.scala:479:74]
          ex_reg_rs_lsb_0 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:484:26]
        else	// @[RocketCore.scala:479:74]
          ex_reg_rs_lsb_0 <= {1'h1, ~id_bypass_src_0_2};	// @[Mux.scala:47:70, RocketCore.scala:479:74, :484:26]
      end
      else	// @[RocketCore.scala:1646:41]
        ex_reg_rs_lsb_0 <= 2'h0;	// @[RocketCore.scala:484:26]
      if (_T_54)	// @[RocketCore.scala:623:23]
        ex_reg_rs_lsb_1 <= id_rs_1[1:0];	// @[RocketCore.scala:484:26, :624:37, :1028:17, :1646:19, :1651:25, :1654:{31,39}]
      else if (id_bypass_src_1_0)	// @[RocketCore.scala:1646:41]
        ex_reg_rs_lsb_1 <= 2'h0;	// @[RocketCore.scala:484:26]
      else if (id_bypass_src_1_1)	// @[RocketCore.scala:479:74]
        ex_reg_rs_lsb_1 <= 2'h1;	// @[Mux.scala:81:61, RocketCore.scala:484:26]
      else	// @[RocketCore.scala:479:74]
        ex_reg_rs_lsb_1 <= {1'h1, ~id_bypass_src_1_2};	// @[Mux.scala:47:70, RocketCore.scala:479:74, :484:26]
      csr_io_counters_0_inc_sets_r <= |(_csr_io_counters_0_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_1_inc_sets_r <= |(_csr_io_counters_1_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_2_inc_sets_r <= |(_csr_io_counters_2_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_3_inc_sets_r <= |(_csr_io_counters_3_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_4_inc_sets_r <= |(_csr_io_counters_4_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_5_inc_sets_r <= |(_csr_io_counters_5_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_6_inc_sets_r <= |(_csr_io_counters_6_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_7_inc_sets_r <= |(_csr_io_counters_7_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_8_inc_sets_r <= |(_csr_io_counters_8_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_9_inc_sets_r <= |(_csr_io_counters_9_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_10_inc_sets_r <= |(_csr_io_counters_10_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_11_inc_sets_r <= |(_csr_io_counters_11_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_12_inc_sets_r <= |(_csr_io_counters_12_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_13_inc_sets_r <= |(_csr_io_counters_13_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_14_inc_sets_r <= |(_csr_io_counters_14_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_15_inc_sets_r <= |(_csr_io_counters_15_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_16_inc_sets_r <= |(_csr_io_counters_16_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_17_inc_sets_r <= |(_csr_io_counters_17_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_18_inc_sets_r <= |(_csr_io_counters_18_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_19_inc_sets_r <= |(_csr_io_counters_19_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_20_inc_sets_r <= |(_csr_io_counters_20_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_21_inc_sets_r <= |(_csr_io_counters_21_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_22_inc_sets_r <= |(_csr_io_counters_22_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_23_inc_sets_r <= |(_csr_io_counters_23_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_24_inc_sets_r <= |(_csr_io_counters_24_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_25_inc_sets_r <= |(_csr_io_counters_25_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_26_inc_sets_r <= |(_csr_io_counters_26_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_27_inc_sets_r <= |(_csr_io_counters_27_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_28_inc_sets_r <= |(_csr_io_counters_28_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_29_inc_sets_r <= |(_csr_io_counters_29_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_30_inc_sets_r <= |(_csr_io_counters_30_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_31_inc_sets_r <= |(_csr_io_counters_31_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_32_inc_sets_r <= |(_csr_io_counters_32_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_33_inc_sets_r <= |(_csr_io_counters_33_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_34_inc_sets_r <= |(_csr_io_counters_34_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_35_inc_sets_r <= |(_csr_io_counters_35_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_36_inc_sets_r <= |(_csr_io_counters_36_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_37_inc_sets_r <= |(_csr_io_counters_37_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_38_inc_sets_r <= |(_csr_io_counters_38_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
      csr_io_counters_39_inc_sets_r <= |(_csr_io_counters_39_eventSel[25:9] & _GEN_11);	// @[Events.scala:40:44, Reg.scala:19:16, RocketCore.scala:162:{89,97}, :372:19]
    end
    ex_ctrl_rocc <= ctrl_killd & ex_ctrl_rocc;	// @[RocketCore.scala:237:20, :576:22, :577:13, :1237:106]
    ex_ctrl_zbk <= ctrl_killd & ex_ctrl_zbk;	// @[RocketCore.scala:237:20, :576:22, :577:13, :1237:106]
    ex_ctrl_zkn <= ctrl_killd & ex_ctrl_zkn;	// @[RocketCore.scala:237:20, :576:22, :577:13, :1237:106]
    ex_ctrl_zks <= ctrl_killd & ex_ctrl_zks;	// @[RocketCore.scala:237:20, :576:22, :577:13, :1237:106]
    ex_ctrl_mul <= ctrl_killd & ex_ctrl_mul;	// @[RocketCore.scala:237:20, :576:22, :577:13, :1237:106]
    if (_GEN_14) begin	// @[RocketCore.scala:238:21, :687:46, :689:28]
    end
    else begin	// @[RocketCore.scala:238:21, :687:46, :689:28]
      mem_ctrl_fp <= ex_ctrl_fp;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_rocc <= ex_ctrl_rocc;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_branch <= ex_ctrl_branch;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_jal <= ex_ctrl_jal;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_jalr <= ex_ctrl_jalr;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_rxs2 <= ex_ctrl_rxs2;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_rxs1 <= ex_ctrl_rxs1;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_mem <= ex_ctrl_mem;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_rfs1 <= ex_ctrl_rfs1;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_rfs2 <= ex_ctrl_rfs2;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_wfd <= ex_ctrl_wfd;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_mul <= ex_ctrl_mul;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_div <= ex_ctrl_div;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_wxd <= ex_ctrl_wxd;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_csr <= ex_ctrl_csr;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_fence_i <= _T_74 | ex_ctrl_fence_i;	// @[RocketCore.scala:237:20, :238:21, :690:14, :738:{24,48}, :740:24]
      mem_ctrl_vector <= ex_ctrl_vector;	// @[RocketCore.scala:237:20, :238:21]
      mem_ctrl_vset <= ex_ctrl_vset;	// @[RocketCore.scala:237:20, :238:21]
      mem_reg_rvc <= ex_reg_rvc;	// @[RocketCore.scala:243:35, :261:36]
      mem_reg_btb_resp_taken <= ex_reg_btb_resp_taken;	// @[RocketCore.scala:244:35, :262:36]
      mem_reg_btb_resp_entry <= ex_reg_btb_resp_entry;	// @[RocketCore.scala:244:35, :262:36]
      mem_reg_btb_resp_bht_history <= ex_reg_btb_resp_bht_history;	// @[RocketCore.scala:244:35, :262:36]
      mem_reg_flush_pipe <= _T_74 | ex_reg_flush_pipe;	// @[RocketCore.scala:246:35, :265:36, :701:24, :738:{24,48}, :741:26]
      mem_reg_cause <= ex_reg_cause;	// @[RocketCore.scala:248:35, :266:36]
      mem_reg_slow_bypass <= _mem_reg_store_T_3 | ~(ex_reg_mem_size[1]);	// @[RocketCore.scala:251:28, :267:36, :653:{40,50,69}]
      mem_reg_load <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h0 | ex_ctrl_mem_cmd == 5'h10 | ex_ctrl_mem_cmd == 5'h6 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:85:68, RocketCore.scala:237:20, :268:36, :653:40, :697:33, :1640:39, package.scala:16:47]
      mem_reg_store <= ex_ctrl_mem & (ex_ctrl_mem_cmd == 5'h1 | ex_ctrl_mem_cmd == 5'h11 | _mem_reg_store_T_3 | _mem_reg_store_T_5 | _mem_reg_store_T_6 | _mem_reg_store_T_7 | _mem_reg_store_T_8 | _mem_reg_store_T_12 | _mem_reg_store_T_13 | _mem_reg_store_T_14 | _mem_reg_store_T_15 | _mem_reg_store_T_16);	// @[Consts.scala:86:{32,49,76}, RocketCore.scala:237:20, :269:36, :653:40, :698:34, :1640:39, package.scala:16:47]
      mem_reg_pc <= ex_reg_pc;	// @[RocketCore.scala:250:22, :271:23]
      mem_reg_inst <= ex_reg_inst;	// @[RocketCore.scala:253:24, :272:25]
      mem_reg_mem_size <= ex_reg_mem_size;	// @[RocketCore.scala:251:28, :273:29]
      mem_reg_hls_or_dv <= _io_dmem_req_bits_dv_output;	// @[RocketCore.scala:274:30, :1329:29]
      mem_reg_raw_inst <= ex_reg_raw_inst;	// @[RocketCore.scala:254:28, :275:29]
      mem_scie_pipelined <= ex_scie_pipelined;	// @[RocketCore.scala:256:30, :277:31]
      if (ex_scie_unpipelined | ex_ctrl_zbk | ex_ctrl_zkn | ex_ctrl_zks)	// @[Mux.scala:27:73, RocketCore.scala:237:20, :255:32]
        mem_reg_wdata <= 64'h0;	// @[RocketCore.scala:278:26]
      else	// @[Mux.scala:27:73]
        mem_reg_wdata <= _alu_io_out;	// @[RocketCore.scala:278:26, :497:19]
      mem_reg_fp_rs1 <= io_fpu_fp_rs1;	// @[RocketCore.scala:286:27]
      mem_br_taken <= _alu_io_cmp_out;	// @[RocketCore.scala:290:25, :497:19]
    end
    if (mem_pc_valid) begin	// @[RocketCore.scala:663:54]
      wb_ctrl_fp <= mem_ctrl_fp;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_rocc <= mem_ctrl_rocc;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_rxs2 <= mem_ctrl_rxs2;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_rxs1 <= mem_ctrl_rxs1;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_mem <= mem_ctrl_mem;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_rfs1 <= mem_ctrl_rfs1;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_rfs2 <= mem_ctrl_rfs2;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_wfd <= mem_ctrl_wfd;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_div <= mem_ctrl_div;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_wxd <= mem_ctrl_wxd;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_csr <= mem_ctrl_csr;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_fence_i <= mem_ctrl_fence_i;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_vector <= mem_ctrl_vector;	// @[RocketCore.scala:238:21, :239:20]
      wb_ctrl_vset <= mem_ctrl_vset;	// @[RocketCore.scala:238:21, :239:20]
      if (_T_75)	// @[RocketCore.scala:752:29]
        wb_reg_cause <= mem_reg_cause;	// @[RocketCore.scala:266:36, :298:35]
      else	// @[RocketCore.scala:752:29]
        wb_reg_cause <= {60'h0, _T_76 ? 4'h0 : mem_debug_breakpoint ? 4'hE : 4'h3};	// @[Mux.scala:47:70, RocketCore.scala:298:35, :746:64, :753:20]
      wb_reg_sfence <= mem_reg_sfence;	// @[RocketCore.scala:270:27, :299:26]
      wb_reg_pc <= mem_reg_pc;	// @[RocketCore.scala:271:23, :300:22]
      wb_reg_mem_size <= mem_reg_mem_size;	// @[RocketCore.scala:273:29, :301:28]
      wb_reg_hls_or_dv <= mem_reg_hls_or_dv;	// @[RocketCore.scala:274:30, :302:29]
      wb_reg_inst <= mem_reg_inst;	// @[RocketCore.scala:272:25, :305:24]
      wb_reg_raw_inst <= mem_reg_raw_inst;	// @[RocketCore.scala:275:29, :306:28]
      if (mem_scie_pipelined)	// @[RocketCore.scala:277:31]
        wb_reg_wdata <= 64'h0;	// @[RocketCore.scala:307:25]
      else if (~mem_reg_xcpt & mem_ctrl_fp & mem_ctrl_wxd)	// @[RocketCore.scala:238:21, :263:36, :673:27, :795:40]
        wb_reg_wdata <= io_fpu_toint_data;	// @[RocketCore.scala:307:25]
      else if (~mem_reg_xcpt & (mem_ctrl_jalr ^ mem_npc_misaligned))	// @[RocketCore.scala:238:21, :263:36, :672:70, :673:{27,41,59}]
        wb_reg_wdata <= {{24{_mem_br_target_T_10[39]}}, _mem_br_target_T_10};	// @[RocketCore.scala:307:25, :664:41, :673:26]
      else	// @[RocketCore.scala:673:41]
        wb_reg_wdata <= mem_reg_wdata;	// @[RocketCore.scala:278:26, :307:25]
      wb_reg_rs1 <= mem_reg_rs1;	// @[RocketCore.scala:284:24, :313:23]
      wb_reg_fp_rs1 <= mem_reg_fp_rs1;	// @[RocketCore.scala:286:27, :315:26]
      csr_io_counters_0_inc_sets_r_2 <= csr_io_counters_0_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_1_inc_sets_r_2 <= csr_io_counters_1_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_2_inc_sets_r_2 <= csr_io_counters_2_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_3_inc_sets_r_2 <= csr_io_counters_3_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_4_inc_sets_r_2 <= csr_io_counters_4_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_5_inc_sets_r_2 <= csr_io_counters_5_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_6_inc_sets_r_2 <= csr_io_counters_6_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_7_inc_sets_r_2 <= csr_io_counters_7_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_8_inc_sets_r_2 <= csr_io_counters_8_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_9_inc_sets_r_2 <= csr_io_counters_9_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_10_inc_sets_r_2 <= csr_io_counters_10_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_11_inc_sets_r_2 <= csr_io_counters_11_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_12_inc_sets_r_2 <= csr_io_counters_12_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_13_inc_sets_r_2 <= csr_io_counters_13_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_14_inc_sets_r_2 <= csr_io_counters_14_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_15_inc_sets_r_2 <= csr_io_counters_15_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_16_inc_sets_r_2 <= csr_io_counters_16_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_17_inc_sets_r_2 <= csr_io_counters_17_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_18_inc_sets_r_2 <= csr_io_counters_18_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_19_inc_sets_r_2 <= csr_io_counters_19_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_20_inc_sets_r_2 <= csr_io_counters_20_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_21_inc_sets_r_2 <= csr_io_counters_21_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_22_inc_sets_r_2 <= csr_io_counters_22_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_23_inc_sets_r_2 <= csr_io_counters_23_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_24_inc_sets_r_2 <= csr_io_counters_24_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_25_inc_sets_r_2 <= csr_io_counters_25_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_26_inc_sets_r_2 <= csr_io_counters_26_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_27_inc_sets_r_2 <= csr_io_counters_27_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_28_inc_sets_r_2 <= csr_io_counters_28_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_29_inc_sets_r_2 <= csr_io_counters_29_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_30_inc_sets_r_2 <= csr_io_counters_30_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_31_inc_sets_r_2 <= csr_io_counters_31_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_32_inc_sets_r_2 <= csr_io_counters_32_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_33_inc_sets_r_2 <= csr_io_counters_33_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_34_inc_sets_r_2 <= csr_io_counters_34_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_35_inc_sets_r_2 <= csr_io_counters_35_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_36_inc_sets_r_2 <= csr_io_counters_36_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_37_inc_sets_r_2 <= csr_io_counters_37_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_38_inc_sets_r_2 <= csr_io_counters_38_inc_sets_r_1;	// @[Reg.scala:19:16]
      csr_io_counters_39_inc_sets_r_2 <= csr_io_counters_39_inc_sets_r_1;	// @[Reg.scala:19:16]
    end
    ex_reg_xcpt_interrupt <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & interrupt_pending;	// @[RocketCore.scala:241:35, :320:35, :324:20, :437:34, :568:20, :570:62]
    ex_reg_valid <= ~ctrl_killd;	// @[RocketCore.scala:242:35, :567:19, :1237:106]
    if (~ctrl_killd | interrupt_pending | _ibuf_io_inst_0_bits_replay) begin	// @[RocketCore.scala:324:20, :437:34, :567:19, :635:42, :1237:106]
      ex_reg_btb_resp_taken <= _ibuf_io_btb_resp_taken;	// @[RocketCore.scala:244:35, :324:20]
      ex_reg_btb_resp_entry <= _ibuf_io_btb_resp_entry;	// @[RocketCore.scala:244:35, :324:20]
      ex_reg_btb_resp_bht_history <= _ibuf_io_btb_resp_bht_history;	// @[RocketCore.scala:244:35, :324:20]
      if (interrupt_pending)	// @[RocketCore.scala:437:34]
        ex_reg_cause <= interrupt_cause_pending;	// @[RocketCore.scala:248:35, :438:36]
      else	// @[RocketCore.scala:437:34]
        ex_reg_cause <= {59'h0, _bpu_io_debug_if ? 5'hE : _bpu_io_xcpt_if ? 5'h3 : _ibuf_io_inst_0_bits_xcpt0_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt0_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt0_ae_inst ? 5'h1 : _ibuf_io_inst_0_bits_xcpt1_pf_inst ? 5'hC : _ibuf_io_inst_0_bits_xcpt1_gf_inst ? 5'h14 : _ibuf_io_inst_0_bits_xcpt1_ae_inst ? 5'h1 : id_virtual_insn ? 5'h16 : 5'h2};	// @[Mux.scala:47:70, RocketCore.scala:248:35, :324:20, :412:39, :429:19, :1640:39]
      ex_reg_pc <= _ibuf_io_pc;	// @[RocketCore.scala:250:22, :324:20]
      ex_reg_inst <= _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:253:24, :324:20]
      ex_reg_raw_inst <= _ibuf_io_inst_0_bits_raw;	// @[RocketCore.scala:254:28, :324:20]
    end
    ex_reg_xcpt <= ~ctrl_killd & id_xcpt;	// @[RocketCore.scala:245:35, :567:19, :569:30, :1237:106, :1557:26]
    ex_reg_replay <= ~take_pc_mem_wb & _ibuf_io_inst_0_valid & _ibuf_io_inst_0_bits_replay;	// @[RocketCore.scala:249:26, :320:35, :324:20, :568:{20,54}]
    ex_reg_hls <= ctrl_killd & ex_reg_hls;	// @[RocketCore.scala:252:23, :576:22, :604:16, :1237:106]
    ex_scie_unpipelined <= ctrl_killd & ex_scie_unpipelined;	// @[RocketCore.scala:255:32, :576:22, :583:25, :1237:106]
    ex_scie_pipelined <= ctrl_killd & ex_scie_pipelined;	// @[RocketCore.scala:256:30, :576:22, :584:23, :1237:106]
    mem_reg_xcpt_interrupt <= ~take_pc_mem_wb & ex_reg_xcpt_interrupt;	// @[RocketCore.scala:241:35, :259:36, :320:35, :568:20, :683:45]
    mem_reg_valid <= ~ctrl_killx;	// @[RocketCore.scala:260:36, :651:48, :680:20]
    mem_reg_xcpt <= ~ctrl_killx & (ex_reg_xcpt_interrupt | ex_reg_xcpt);	// @[RocketCore.scala:241:35, :245:35, :263:36, :651:48, :657:28, :680:20, :682:31]
    mem_reg_replay <= ~take_pc_mem_wb & replay_ex;	// @[RocketCore.scala:264:36, :320:35, :568:20, :650:33, :681:37]
    mem_reg_sfence <= ~_T_69 & (ex_pc_valid ? ex_sfence : mem_reg_sfence);	// @[RocketCore.scala:270:27, :645:51, :654:44, :687:{23,46}, :688:20, :689:28, :699:20]
    if (_T_69 | ~(ex_pc_valid & (ex_ctrl_rxs2 & (ex_ctrl_mem | ex_ctrl_rocc | ex_sfence) | ex_ctrl_vector))) begin	// @[RocketCore.scala:237:20, :279:24, :645:51, :654:44, :687:{23,46}, :689:28, :725:{24,56,70,90}, :728:19]
    end
    else if (ex_ctrl_vector) begin	// @[RocketCore.scala:237:20]
      if (ex_reg_rs_bypass_1)	// @[RocketCore.scala:483:29]
        mem_reg_rs2 <= _ex_rs_T_12;	// @[RocketCore.scala:279:24, package.scala:33:76]
      else	// @[RocketCore.scala:483:29]
        mem_reg_rs2 <= _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:279:24]
    end
    else	// @[RocketCore.scala:237:20]
      mem_reg_rs2 <= _GEN_12[ex_ctrl_rocc ? 2'h3 : ex_reg_mem_size];	// @[AMOALU.scala:27:{13,19}, RocketCore.scala:237:20, :251:28, :279:24, :393:63, :726:21]
    if (_T_69 | ~(ex_pc_valid & ex_ctrl_rxs1)) begin	// @[RocketCore.scala:237:20, :284:24, :645:51, :687:{23,46}, :689:28, :734:25, :735:19]
    end
    else if (ex_reg_rs_bypass_0)	// @[RocketCore.scala:483:29]
      mem_reg_rs1 <= _ex_rs_T_5;	// @[RocketCore.scala:284:24, package.scala:33:76]
    else	// @[RocketCore.scala:483:29]
      mem_reg_rs1 <= _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:284:24]
    wb_reg_valid <= ~ctrl_killm;	// @[RocketCore.scala:294:35, :768:45, :783:21]
    wb_reg_xcpt <= mem_xcpt & ~take_pc_wb;	// @[RocketCore.scala:295:35, :785:34, :786:27, :886:53, :1557:26]
    wb_reg_replay <= (dcache_kill_mem | mem_reg_replay | fpu_kill_mem) & ~take_pc_wb;	// @[RocketCore.scala:264:36, :296:35, :763:55, :764:51, :765:55, :785:{31,34}, :886:53]
    wb_reg_flush_pipe <= ~ctrl_killm & mem_reg_flush_pipe;	// @[RocketCore.scala:265:36, :297:35, :768:45, :783:21, :787:36]
    if (mem_pc_valid & (mem_ctrl_rocc | mem_reg_sfence | mem_ctrl_vector))	// @[RocketCore.scala:238:21, :270:27, :308:23, :663:54, :788:23, :797:{43,63}, :798:18]
      wb_reg_rs2 <= mem_reg_rs2;	// @[RocketCore.scala:279:24, :308:23]
    interrupt_cause_pending <= _csr_io_interrupt_cause;	// @[RocketCore.scala:372:19, :438:36]
    if (~ctrl_killd & _T_54)	// @[RocketCore.scala:485:26, :567:19, :576:22, :623:{23,38}, :625:26, :1237:106]
      ex_reg_rs_msb_1 <= id_rs_1[63:2];	// @[RocketCore.scala:485:26, :625:38, :1028:17, :1646:19, :1651:25, :1654:{31,39}]
    div_io_kill_REG <= _div_io_req_ready & _div_io_req_valid_T;	// @[Decoupled.scala:51:35, RocketCore.scala:553:19, :554:36, :767:41]
    dcache_blocked_blocked <= ~io_dmem_req_ready & io_dmem_clock_enabled & ~io_dmem_perf_grant & (dcache_blocked_blocked | _io_dmem_req_valid_output | io_dmem_s2_nack);	// @[RocketCore.scala:647:45, :1193:22, :1194:{63,83,116}, :1297:57]
    rocc_blocked <= ~wb_xcpt & (_io_rocc_cmd_valid_T & ~replay_wb_common | rocc_blocked);	// @[RocketCore.scala:425:53, :883:64, :905:48, :1197:25, :1198:{50,72}, :1251:47, :1360:53, :1557:26]
    io_imem_progress_REG <= wb_reg_valid & ~replay_wb_common;	// @[RocketCore.scala:294:35, :883:64, :1251:{30,44,47}]
    s2_idx <= s2_idx_REG;	// @[RocketCore.scala:1323:{23,31}]
    io_dmem_s1_data_data_REG <= io_vpu_memory_req_valid;	// @[RocketCore.scala:1333:38]
    io_dmem_s1_data_mask_REG <= io_vpu_memory_req_valid;	// @[RocketCore.scala:1336:38]
    ver_module_io_uvm_in_fpu_1_wen_REG <= io_fpu_fpu_1_wen;	// @[RocketCore.scala:1416:60]
    ver_module_io_uvm_in_fpu_1_wen_REG_1 <= ver_module_io_uvm_in_fpu_1_wen_REG;	// @[RocketCore.scala:1416:{52,60}]
    ver_module_io_uvm_in_fpu_1_wen_REG_2 <= ver_module_io_uvm_in_fpu_1_wen_REG_1;	// @[RocketCore.scala:1416:{44,52}]
    icache_blocked_REG <= io_imem_resp_valid;	// @[RocketCore.scala:1462:55]
    if (ex_pc_valid) begin	// @[RocketCore.scala:645:51]
      csr_io_counters_0_inc_sets_r_1 <= csr_io_counters_0_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_1_inc_sets_r_1 <= csr_io_counters_1_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_2_inc_sets_r_1 <= csr_io_counters_2_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_3_inc_sets_r_1 <= csr_io_counters_3_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_4_inc_sets_r_1 <= csr_io_counters_4_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_5_inc_sets_r_1 <= csr_io_counters_5_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_6_inc_sets_r_1 <= csr_io_counters_6_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_7_inc_sets_r_1 <= csr_io_counters_7_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_8_inc_sets_r_1 <= csr_io_counters_8_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_9_inc_sets_r_1 <= csr_io_counters_9_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_10_inc_sets_r_1 <= csr_io_counters_10_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_11_inc_sets_r_1 <= csr_io_counters_11_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_12_inc_sets_r_1 <= csr_io_counters_12_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_13_inc_sets_r_1 <= csr_io_counters_13_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_14_inc_sets_r_1 <= csr_io_counters_14_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_15_inc_sets_r_1 <= csr_io_counters_15_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_16_inc_sets_r_1 <= csr_io_counters_16_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_17_inc_sets_r_1 <= csr_io_counters_17_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_18_inc_sets_r_1 <= csr_io_counters_18_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_19_inc_sets_r_1 <= csr_io_counters_19_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_20_inc_sets_r_1 <= csr_io_counters_20_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_21_inc_sets_r_1 <= csr_io_counters_21_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_22_inc_sets_r_1 <= csr_io_counters_22_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_23_inc_sets_r_1 <= csr_io_counters_23_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_24_inc_sets_r_1 <= csr_io_counters_24_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_25_inc_sets_r_1 <= csr_io_counters_25_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_26_inc_sets_r_1 <= csr_io_counters_26_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_27_inc_sets_r_1 <= csr_io_counters_27_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_28_inc_sets_r_1 <= csr_io_counters_28_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_29_inc_sets_r_1 <= csr_io_counters_29_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_30_inc_sets_r_1 <= csr_io_counters_30_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_31_inc_sets_r_1 <= csr_io_counters_31_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_32_inc_sets_r_1 <= csr_io_counters_32_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_33_inc_sets_r_1 <= csr_io_counters_33_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_34_inc_sets_r_1 <= csr_io_counters_34_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_35_inc_sets_r_1 <= csr_io_counters_35_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_36_inc_sets_r_1 <= csr_io_counters_36_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_37_inc_sets_r_1 <= csr_io_counters_37_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_38_inc_sets_r_1 <= csr_io_counters_38_inc_sets_r;	// @[Reg.scala:19:16]
      csr_io_counters_39_inc_sets_r_1 <= csr_io_counters_39_inc_sets_r;	// @[Reg.scala:19:16]
    end
    if ((&(_csr_io_counters_0_eventSel[1:0])) | _csr_io_counters_0_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_0_inc_REG <= |(_csr_io_counters_0_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_0_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_0_inc_REG <= |(_csr_io_counters_0_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_0_inc_REG <= _csr_io_counters_0_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_0_inc_REG <= wb_valid & csr_io_counters_0_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_1_eventSel[1:0])) | _csr_io_counters_1_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_1_inc_REG <= |(_csr_io_counters_1_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_1_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_1_inc_REG <= |(_csr_io_counters_1_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_1_inc_REG <= _csr_io_counters_1_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_1_inc_REG <= wb_valid & csr_io_counters_1_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_2_eventSel[1:0])) | _csr_io_counters_2_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_2_inc_REG <= |(_csr_io_counters_2_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_2_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_2_inc_REG <= |(_csr_io_counters_2_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_2_inc_REG <= _csr_io_counters_2_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_2_inc_REG <= wb_valid & csr_io_counters_2_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_3_eventSel[1:0])) | _csr_io_counters_3_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_3_inc_REG <= |(_csr_io_counters_3_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_3_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_3_inc_REG <= |(_csr_io_counters_3_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_3_inc_REG <= _csr_io_counters_3_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_3_inc_REG <= wb_valid & csr_io_counters_3_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_4_eventSel[1:0])) | _csr_io_counters_4_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_4_inc_REG <= |(_csr_io_counters_4_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_4_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_4_inc_REG <= |(_csr_io_counters_4_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_4_inc_REG <= _csr_io_counters_4_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_4_inc_REG <= wb_valid & csr_io_counters_4_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_5_eventSel[1:0])) | _csr_io_counters_5_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_5_inc_REG <= |(_csr_io_counters_5_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_5_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_5_inc_REG <= |(_csr_io_counters_5_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_5_inc_REG <= _csr_io_counters_5_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_5_inc_REG <= wb_valid & csr_io_counters_5_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_6_eventSel[1:0])) | _csr_io_counters_6_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_6_inc_REG <= |(_csr_io_counters_6_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_6_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_6_inc_REG <= |(_csr_io_counters_6_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_6_inc_REG <= _csr_io_counters_6_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_6_inc_REG <= wb_valid & csr_io_counters_6_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_7_eventSel[1:0])) | _csr_io_counters_7_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_7_inc_REG <= |(_csr_io_counters_7_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_7_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_7_inc_REG <= |(_csr_io_counters_7_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_7_inc_REG <= _csr_io_counters_7_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_7_inc_REG <= wb_valid & csr_io_counters_7_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_8_eventSel[1:0])) | _csr_io_counters_8_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_8_inc_REG <= |(_csr_io_counters_8_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_8_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_8_inc_REG <= |(_csr_io_counters_8_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_8_inc_REG <= _csr_io_counters_8_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_8_inc_REG <= wb_valid & csr_io_counters_8_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_9_eventSel[1:0])) | _csr_io_counters_9_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_9_inc_REG <= |(_csr_io_counters_9_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_9_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_9_inc_REG <= |(_csr_io_counters_9_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_9_inc_REG <= _csr_io_counters_9_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_9_inc_REG <= wb_valid & csr_io_counters_9_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_10_eventSel[1:0])) | _csr_io_counters_10_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_10_inc_REG <= |(_csr_io_counters_10_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_10_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_10_inc_REG <= |(_csr_io_counters_10_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_10_inc_REG <= _csr_io_counters_10_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_10_inc_REG <= wb_valid & csr_io_counters_10_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_11_eventSel[1:0])) | _csr_io_counters_11_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_11_inc_REG <= |(_csr_io_counters_11_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_11_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_11_inc_REG <= |(_csr_io_counters_11_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_11_inc_REG <= _csr_io_counters_11_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_11_inc_REG <= wb_valid & csr_io_counters_11_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_12_eventSel[1:0])) | _csr_io_counters_12_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_12_inc_REG <= |(_csr_io_counters_12_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_12_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_12_inc_REG <= |(_csr_io_counters_12_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_12_inc_REG <= _csr_io_counters_12_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_12_inc_REG <= wb_valid & csr_io_counters_12_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_13_eventSel[1:0])) | _csr_io_counters_13_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_13_inc_REG <= |(_csr_io_counters_13_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_13_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_13_inc_REG <= |(_csr_io_counters_13_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_13_inc_REG <= _csr_io_counters_13_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_13_inc_REG <= wb_valid & csr_io_counters_13_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_14_eventSel[1:0])) | _csr_io_counters_14_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_14_inc_REG <= |(_csr_io_counters_14_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_14_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_14_inc_REG <= |(_csr_io_counters_14_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_14_inc_REG <= _csr_io_counters_14_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_14_inc_REG <= wb_valid & csr_io_counters_14_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_15_eventSel[1:0])) | _csr_io_counters_15_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_15_inc_REG <= |(_csr_io_counters_15_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_15_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_15_inc_REG <= |(_csr_io_counters_15_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_15_inc_REG <= _csr_io_counters_15_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_15_inc_REG <= wb_valid & csr_io_counters_15_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_16_eventSel[1:0])) | _csr_io_counters_16_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_16_inc_REG <= |(_csr_io_counters_16_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_16_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_16_inc_REG <= |(_csr_io_counters_16_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_16_inc_REG <= _csr_io_counters_16_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_16_inc_REG <= wb_valid & csr_io_counters_16_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_17_eventSel[1:0])) | _csr_io_counters_17_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_17_inc_REG <= |(_csr_io_counters_17_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_17_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_17_inc_REG <= |(_csr_io_counters_17_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_17_inc_REG <= _csr_io_counters_17_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_17_inc_REG <= wb_valid & csr_io_counters_17_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_18_eventSel[1:0])) | _csr_io_counters_18_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_18_inc_REG <= |(_csr_io_counters_18_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_18_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_18_inc_REG <= |(_csr_io_counters_18_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_18_inc_REG <= _csr_io_counters_18_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_18_inc_REG <= wb_valid & csr_io_counters_18_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_19_eventSel[1:0])) | _csr_io_counters_19_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_19_inc_REG <= |(_csr_io_counters_19_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_19_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_19_inc_REG <= |(_csr_io_counters_19_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_19_inc_REG <= _csr_io_counters_19_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_19_inc_REG <= wb_valid & csr_io_counters_19_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_20_eventSel[1:0])) | _csr_io_counters_20_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_20_inc_REG <= |(_csr_io_counters_20_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_20_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_20_inc_REG <= |(_csr_io_counters_20_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_20_inc_REG <= _csr_io_counters_20_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_20_inc_REG <= wb_valid & csr_io_counters_20_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_21_eventSel[1:0])) | _csr_io_counters_21_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_21_inc_REG <= |(_csr_io_counters_21_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_21_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_21_inc_REG <= |(_csr_io_counters_21_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_21_inc_REG <= _csr_io_counters_21_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_21_inc_REG <= wb_valid & csr_io_counters_21_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_22_eventSel[1:0])) | _csr_io_counters_22_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_22_inc_REG <= |(_csr_io_counters_22_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_22_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_22_inc_REG <= |(_csr_io_counters_22_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_22_inc_REG <= _csr_io_counters_22_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_22_inc_REG <= wb_valid & csr_io_counters_22_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_23_eventSel[1:0])) | _csr_io_counters_23_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_23_inc_REG <= |(_csr_io_counters_23_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_23_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_23_inc_REG <= |(_csr_io_counters_23_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_23_inc_REG <= _csr_io_counters_23_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_23_inc_REG <= wb_valid & csr_io_counters_23_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_24_eventSel[1:0])) | _csr_io_counters_24_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_24_inc_REG <= |(_csr_io_counters_24_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_24_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_24_inc_REG <= |(_csr_io_counters_24_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_24_inc_REG <= _csr_io_counters_24_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_24_inc_REG <= wb_valid & csr_io_counters_24_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_25_eventSel[1:0])) | _csr_io_counters_25_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_25_inc_REG <= |(_csr_io_counters_25_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_25_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_25_inc_REG <= |(_csr_io_counters_25_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_25_inc_REG <= _csr_io_counters_25_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_25_inc_REG <= wb_valid & csr_io_counters_25_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_26_eventSel[1:0])) | _csr_io_counters_26_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_26_inc_REG <= |(_csr_io_counters_26_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_26_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_26_inc_REG <= |(_csr_io_counters_26_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_26_inc_REG <= _csr_io_counters_26_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_26_inc_REG <= wb_valid & csr_io_counters_26_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_27_eventSel[1:0])) | _csr_io_counters_27_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_27_inc_REG <= |(_csr_io_counters_27_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_27_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_27_inc_REG <= |(_csr_io_counters_27_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_27_inc_REG <= _csr_io_counters_27_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_27_inc_REG <= wb_valid & csr_io_counters_27_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_28_eventSel[1:0])) | _csr_io_counters_28_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_28_inc_REG <= |(_csr_io_counters_28_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_28_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_28_inc_REG <= |(_csr_io_counters_28_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_28_inc_REG <= _csr_io_counters_28_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_28_inc_REG <= wb_valid & csr_io_counters_28_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_29_eventSel[1:0])) | _csr_io_counters_29_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_29_inc_REG <= |(_csr_io_counters_29_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_29_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_29_inc_REG <= |(_csr_io_counters_29_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_29_inc_REG <= _csr_io_counters_29_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_29_inc_REG <= wb_valid & csr_io_counters_29_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_30_eventSel[1:0])) | _csr_io_counters_30_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_30_inc_REG <= |(_csr_io_counters_30_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_30_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_30_inc_REG <= |(_csr_io_counters_30_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_30_inc_REG <= _csr_io_counters_30_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_30_inc_REG <= wb_valid & csr_io_counters_30_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_31_eventSel[1:0])) | _csr_io_counters_31_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_31_inc_REG <= |(_csr_io_counters_31_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_31_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_31_inc_REG <= |(_csr_io_counters_31_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_31_inc_REG <= _csr_io_counters_31_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_31_inc_REG <= wb_valid & csr_io_counters_31_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_32_eventSel[1:0])) | _csr_io_counters_32_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_32_inc_REG <= |(_csr_io_counters_32_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_32_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_32_inc_REG <= |(_csr_io_counters_32_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_32_inc_REG <= _csr_io_counters_32_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_32_inc_REG <= wb_valid & csr_io_counters_32_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_33_eventSel[1:0])) | _csr_io_counters_33_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_33_inc_REG <= |(_csr_io_counters_33_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_33_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_33_inc_REG <= |(_csr_io_counters_33_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_33_inc_REG <= _csr_io_counters_33_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_33_inc_REG <= wb_valid & csr_io_counters_33_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_34_eventSel[1:0])) | _csr_io_counters_34_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_34_inc_REG <= |(_csr_io_counters_34_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_34_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_34_inc_REG <= |(_csr_io_counters_34_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_34_inc_REG <= _csr_io_counters_34_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_34_inc_REG <= wb_valid & csr_io_counters_34_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_35_eventSel[1:0])) | _csr_io_counters_35_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_35_inc_REG <= |(_csr_io_counters_35_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_35_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_35_inc_REG <= |(_csr_io_counters_35_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_35_inc_REG <= _csr_io_counters_35_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_35_inc_REG <= wb_valid & csr_io_counters_35_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_36_eventSel[1:0])) | _csr_io_counters_36_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_36_inc_REG <= |(_csr_io_counters_36_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_36_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_36_inc_REG <= |(_csr_io_counters_36_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_36_inc_REG <= _csr_io_counters_36_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_36_inc_REG <= wb_valid & csr_io_counters_36_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_37_eventSel[1:0])) | _csr_io_counters_37_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_37_inc_REG <= |(_csr_io_counters_37_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_37_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_37_inc_REG <= |(_csr_io_counters_37_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_37_inc_REG <= _csr_io_counters_37_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_37_inc_REG <= wb_valid & csr_io_counters_37_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_38_eventSel[1:0])) | _csr_io_counters_38_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_38_inc_REG <= |(_csr_io_counters_38_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_38_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_38_inc_REG <= |(_csr_io_counters_38_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_38_inc_REG <= _csr_io_counters_38_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_38_inc_REG <= wb_valid & csr_io_counters_38_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if ((&(_csr_io_counters_39_eventSel[1:0])) | _csr_io_counters_39_eventSel[1:0] == 2'h2)	// @[Events.scala:40:13, RocketCore.scala:372:19, package.scala:33:{76,86}]
      csr_io_counters_39_inc_REG <= |(_csr_io_counters_39_eventSel[12:8] & _GEN_16);	// @[Events.scala:40:44, RocketCore.scala:197:{40,48}, :372:19, :1463:50]
    else if (_csr_io_counters_39_eventSel[1:0] == 2'h1)	// @[Events.scala:40:13, Mux.scala:81:61, RocketCore.scala:372:19, package.scala:33:86]
      csr_io_counters_39_inc_REG <= |(_csr_io_counters_39_eventSel[18:8] & _GEN_15);	// @[Events.scala:40:44, RocketCore.scala:183:{40,48}, :372:19, :1463:50]
    else if (wb_xcpt)	// @[RocketCore.scala:1557:26]
      csr_io_counters_39_inc_REG <= _csr_io_counters_39_eventSel[8];	// @[Events.scala:40:44, RocketCore.scala:162:51, :372:19, :1463:50]
    else	// @[RocketCore.scala:1557:26]
      csr_io_counters_39_inc_REG <= wb_valid & csr_io_counters_39_inc_sets_r_2;	// @[Reg.scala:19:16, RocketCore.scala:162:65, :905:45, :1463:50]
    if (ex_reg_rs_bypass_0)	// @[RocketCore.scala:483:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_5;	// @[RocketCore.scala:1478:46, package.scala:33:76]
    else	// @[RocketCore.scala:483:29]
      coreMonitorBundle_rd0val_REG <= _ex_rs_T_6;	// @[Cat.scala:33:92, RocketCore.scala:1478:46]
    coreMonitorBundle_rd0val_REG_1 <= coreMonitorBundle_rd0val_REG;	// @[RocketCore.scala:1478:{38,46}]
    if (ex_reg_rs_bypass_1)	// @[RocketCore.scala:483:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_12;	// @[RocketCore.scala:1480:46, package.scala:33:76]
    else	// @[RocketCore.scala:483:29]
      coreMonitorBundle_rd1val_REG <= _ex_rs_T_13;	// @[Cat.scala:33:92, RocketCore.scala:1480:46]
    coreMonitorBundle_rd1val_REG_1 <= coreMonitorBundle_rd1val_REG;	// @[RocketCore.scala:1480:{38,46}]
    if (reset) begin
      ex_vector_wxd <= 1'h0;	// @[RocketCore.scala:343:30]
      mem_vector_wxd <= 1'h0;	// @[RocketCore.scala:344:31]
      wb_vector_wxd <= 1'h0;	// @[RocketCore.scala:345:30]
      ex_vector_wfd <= 1'h0;	// @[RocketCore.scala:350:30]
      mem_vector_wfd <= 1'h0;	// @[RocketCore.scala:351:31]
      wb_vector_wfd <= 1'h0;	// @[RocketCore.scala:352:30]
      id_reg_fence <= 1'h0;	// @[RocketCore.scala:364:29]
      interrupt_pending <= 1'h0;	// @[RocketCore.scala:437:34]
      s1_vinst_accessing <= 1'h0;	// @[RocketCore.scala:874:35]
      s2_vinst_accessing <= 1'h0;	// @[RocketCore.scala:875:35]
      table_0 <= 5'h0;	// @[RocketCore.scala:1040:22]
      _r <= 32'h0;	// @[RocketCore.scala:1584:29]
      _id_stall_fpu_r <= 32'h0;	// @[RocketCore.scala:1584:29]
      s2_idx_REG <= 5'h0;	// @[RocketCore.scala:1323:31]
      s1_req_vpu_data <= 64'h0;	// @[Reg.scala:35:20]
      s1_req_vpu_mask <= 8'h0;	// @[Reg.scala:35:20]
    end
    else begin
      if (ctrl_killd) begin	// @[RocketCore.scala:1237:106]
      end
      else begin	// @[RocketCore.scala:1237:106]
        ex_vector_wxd <= id_vector_wxd;	// @[RocketCore.scala:338:72, :343:30]
        ex_vector_wfd <= id_vector_wfd;	// @[RocketCore.scala:348:34, :350:30]
      end
      if (_GEN_14) begin	// @[RocketCore.scala:238:21, :687:46, :689:28]
      end
      else begin	// @[RocketCore.scala:238:21, :687:46, :689:28]
        mem_vector_wxd <= ex_vector_wxd;	// @[RocketCore.scala:343:30, :344:31]
        mem_vector_wfd <= ex_vector_wfd;	// @[RocketCore.scala:350:30, :351:31]
      end
      if (mem_pc_valid) begin	// @[RocketCore.scala:663:54]
        wb_vector_wxd <= mem_vector_wxd;	// @[RocketCore.scala:344:31, :345:30]
        wb_vector_wfd <= mem_vector_wfd;	// @[RocketCore.scala:351:31, :352:30]
      end
      id_reg_fence <= ~ctrl_killd & ((&_id_ctrl_decoder_decoded_T_14) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_5) & _ibuf_io_inst_0_bits_inst_bits[26]) | id_mem_busy & id_reg_fence;	// @[Cat.scala:33:92, RocketCore.scala:324:20, :364:29, :416:29, :420:{37,52}, :421:38, :422:{23,38}, :567:19, :576:22, :586:{26,41}, :1237:106, pla.scala:98:74, :114:39]
      interrupt_pending <= _csr_io_interrupt & ~isvectorrun & ~vector_in_pipe & ~wb_xcpt;	// @[RocketCore.scala:372:19, :437:34, :905:48, :1049:57, :1202:95, :1205:{28,44,60}, :1557:26]
      s1_vinst_accessing <= _vinst_accessing_T;	// @[Decoupled.scala:51:35, RocketCore.scala:874:35]
      s2_vinst_accessing <= s1_vinst_accessing;	// @[RocketCore.scala:874:35, :875:35]
      if (vpu_xcpt) begin	// @[RocketCore.scala:821:31]
        table_0 <= 5'h0;	// @[RocketCore.scala:1040:22]
        if (_id_stall_fpu_T_184 | vpu_xcpt)	// @[RocketCore.scala:821:31, :1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_183 & {~vpu_xcpt, 31'h7FFFFFFF};	// @[RocketCore.scala:821:31, :1580:{62,64}, :1584:29, :1588:49, pla.scala:98:74]
        else if (_id_stall_fpu_T_184)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_183;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_179)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_178;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_174)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_173;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_169)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_168;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_164)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_163;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_159)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_158;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_154)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_153;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_149)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_148;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_144)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_143;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_139)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_138;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_134)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_133;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_129)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_128;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_124)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_123;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_119)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_118;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_114)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_113;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_109)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_108;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_104)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_103;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_99)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_98;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_94)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_93;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_89)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_88;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_84)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_83;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_79)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_78;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_74)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_73;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_69)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_68;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_64)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_63;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_59)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_58;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_54)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_53;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_49)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_48;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_44)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_43;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_39)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_38;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_34)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_33;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_29)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_28;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_21)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_20;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_16)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_15;	// @[RocketCore.scala:1580:62, :1584:29]
        else	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _GEN_13;	// @[RocketCore.scala:1584:29, :1592:{18,23}]
      end
      else begin	// @[RocketCore.scala:821:31]
        if (~(_T_179 & io_vpu_commit_commit_vld)) begin	// @[Decoupled.scala:51:35, RocketCore.scala:1041:40]
          if (_T_179)	// @[Decoupled.scala:51:35]
            table_0 <= table_0 + 5'h1;	// @[RocketCore.scala:1040:22, :1043:63, :1640:39]
          else if (io_vpu_commit_commit_vld)
            table_0 <= table_0 - 5'h1;	// @[RocketCore.scala:1040:22, :1044:55]
        end
        if (_id_stall_fpu_T_29)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_28;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_21)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_20;	// @[RocketCore.scala:1580:62, :1584:29]
        else if (_id_stall_fpu_T_16)	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _id_stall_fpu_T_15;	// @[RocketCore.scala:1580:62, :1584:29]
        else	// @[RocketCore.scala:1591:17]
          _id_stall_fpu_r <= _GEN_13;	// @[RocketCore.scala:1584:29, :1592:{18,23}]
      end
      if (ll_wen | _T_200)	// @[RocketCore.scala:993:35, :1004:44, :1009:12, :1145:39, :1591:17]
        _r <= _T_194 | (_T_200 ? _id_stall_fpu_T_7 : 32'h0);	// @[RocketCore.scala:1145:39, :1579:60, :1580:62, :1584:29, :1588:{49,58}]
      else if (ll_wen)	// @[RocketCore.scala:993:35, :1004:44, :1009:12]
        _r <= _T_194;	// @[RocketCore.scala:1580:62, :1584:29]
      s2_idx_REG <= io_vpu_memory_req_bits_idx;	// @[RocketCore.scala:1323:31]
      if (io_vpu_memory_req_valid) begin
        s1_req_vpu_data <= io_vpu_memory_req_bits_data;	// @[Reg.scala:35:20]
        s1_req_vpu_mask <= io_vpu_memory_req_bits_mask;	// @[Reg.scala:35:20]
      end
    end
  end // always @(posedge)
  `ifndef SYNTHESIS
    wire         coreMonitorBundle_wrenx = wb_wen & ~wb_set_sboard;	// @[RocketCore.scala:880:53, :1012:25, :1473:{37,40}]
    wire         _T_216 = wb_ctrl_rxs1 | wb_ctrl_rfs1;	// @[RocketCore.scala:239:20, :1519:27]
    wire         _T_220 = wb_ctrl_rxs2 | wb_ctrl_rfs2;	// @[RocketCore.scala:239:20, :1521:27]
    always @(posedge clock) begin	// @[RocketCore.scala:1080:11]
      if (~reset & ~(~(wb_reg_xcpt & _csr_io_htval_htval_valid_imem_T) | io_imem_gpa_valid)) begin	// @[RocketCore.scala:295:35, :1078:40, :1080:{11,12,30}, package.scala:16:47]
        if (`ASSERT_VERBOSE_COND_)	// @[RocketCore.scala:1080:11]
          $error("Assertion failed\n    at RocketCore.scala:1080 assert(!htval_valid_imem || io.imem.gpa.valid)\n");	// @[RocketCore.scala:1080:11]
        if (`STOP_COND_)	// @[RocketCore.scala:1080:11]
          $fatal;	// @[RocketCore.scala:1080:11]
      end
      if ((`PRINTF_COND_) & _csr_io_trace_0_valid & ~reset)	// @[RocketCore.scala:372:19, :1513:13]
        $fwrite(32'h80000002, "C%d: %d [%d] pc=[%x] W[r%d=%x][%d] R[r%d=%x] R[r%d=%x] inst=[%x] DASM(%x)\n", io_hartid, _csr_io_time[31:0], _csr_io_trace_0_valid & ~_csr_io_trace_0_exception, {{24{_csr_io_trace_0_iaddr[39]}}, _csr_io_trace_0_iaddr}, wb_ctrl_wxd | wb_ctrl_wfd ? wb_reg_inst[11:7] : 5'h0, coreMonitorBundle_wrenx ? coreMonitorBundle_wrdata : 64'h0, coreMonitorBundle_wrenx, _T_216 ? wb_reg_inst[19:15] : 5'h0, _T_216 ? coreMonitorBundle_rd0val_REG_1 : 64'h0, _T_220 ? wb_reg_inst[24:20] : 5'h0, _T_220 ? coreMonitorBundle_rd1val_REG_1 : 64'h0, _csr_io_trace_0_insn, _csr_io_trace_0_insn);	// @[Bitwise.scala:77:12, Cat.scala:33:92, RocketCore.scala:239:20, :305:24, :372:19, :473:29, :906:30, :1018:21, :1061:29, :1471:{52,55}, :1473:37, :1478:38, :1479:42, :1480:38, :1513:13, :1516:{13,26}, :1517:13, :1519:{13,27}, :1520:13, :1521:{13,27}, :1522:13, package.scala:124:38]
    end // always @(posedge)
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM_0;
    logic [31:0] _RANDOM_1;
    logic [31:0] _RANDOM_2;
    logic [31:0] _RANDOM_3;
    logic [31:0] _RANDOM_4;
    logic [31:0] _RANDOM_5;
    logic [31:0] _RANDOM_6;
    logic [31:0] _RANDOM_7;
    logic [31:0] _RANDOM_8;
    logic [31:0] _RANDOM_9;
    logic [31:0] _RANDOM_10;
    logic [31:0] _RANDOM_11;
    logic [31:0] _RANDOM_12;
    logic [31:0] _RANDOM_13;
    logic [31:0] _RANDOM_14;
    logic [31:0] _RANDOM_15;
    logic [31:0] _RANDOM_16;
    logic [31:0] _RANDOM_17;
    logic [31:0] _RANDOM_18;
    logic [31:0] _RANDOM_19;
    logic [31:0] _RANDOM_20;
    logic [31:0] _RANDOM_21;
    logic [31:0] _RANDOM_22;
    logic [31:0] _RANDOM_23;
    logic [31:0] _RANDOM_24;
    logic [31:0] _RANDOM_25;
    logic [31:0] _RANDOM_26;
    logic [31:0] _RANDOM_27;
    logic [31:0] _RANDOM_28;
    logic [31:0] _RANDOM_29;
    logic [31:0] _RANDOM_30;
    logic [31:0] _RANDOM_31;
    logic [31:0] _RANDOM_32;
    logic [31:0] _RANDOM_33;
    logic [31:0] _RANDOM_34;
    logic [31:0] _RANDOM_35;
    logic [31:0] _RANDOM_36;
    logic [31:0] _RANDOM_37;
    logic [31:0] _RANDOM_38;
    logic [31:0] _RANDOM_39;
    logic [31:0] _RANDOM_40;
    logic [31:0] _RANDOM_41;
    logic [31:0] _RANDOM_42;
    logic [31:0] _RANDOM_43;
    logic [31:0] _RANDOM_44;
    logic [31:0] _RANDOM_45;
    logic [31:0] _RANDOM_46;
    logic [31:0] _RANDOM_47;
    logic [31:0] _RANDOM_48;
    logic [31:0] _RANDOM_49;
    logic [31:0] _RANDOM_50;
    logic [31:0] _RANDOM_51;
    logic [31:0] _RANDOM_52;
    logic [31:0] _RANDOM_53;
    logic [31:0] _RANDOM_54;
    logic [31:0] _RANDOM_55;
    logic [31:0] _RANDOM_56;
    logic [31:0] _RANDOM_57;
    logic [31:0] _RANDOM_58;
    logic [31:0] _RANDOM_59;
    logic [31:0] _RANDOM_60;
    logic [31:0] _RANDOM_61;
    logic [31:0] _RANDOM_62;
    logic [31:0] _RANDOM_63;
    logic [31:0] _RANDOM_64;
    logic [31:0] _RANDOM_65;
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        _RANDOM_0 = `RANDOM;
        _RANDOM_1 = `RANDOM;
        _RANDOM_2 = `RANDOM;
        _RANDOM_3 = `RANDOM;
        _RANDOM_4 = `RANDOM;
        _RANDOM_5 = `RANDOM;
        _RANDOM_6 = `RANDOM;
        _RANDOM_7 = `RANDOM;
        _RANDOM_8 = `RANDOM;
        _RANDOM_9 = `RANDOM;
        _RANDOM_10 = `RANDOM;
        _RANDOM_11 = `RANDOM;
        _RANDOM_12 = `RANDOM;
        _RANDOM_13 = `RANDOM;
        _RANDOM_14 = `RANDOM;
        _RANDOM_15 = `RANDOM;
        _RANDOM_16 = `RANDOM;
        _RANDOM_17 = `RANDOM;
        _RANDOM_18 = `RANDOM;
        _RANDOM_19 = `RANDOM;
        _RANDOM_20 = `RANDOM;
        _RANDOM_21 = `RANDOM;
        _RANDOM_22 = `RANDOM;
        _RANDOM_23 = `RANDOM;
        _RANDOM_24 = `RANDOM;
        _RANDOM_25 = `RANDOM;
        _RANDOM_26 = `RANDOM;
        _RANDOM_27 = `RANDOM;
        _RANDOM_28 = `RANDOM;
        _RANDOM_29 = `RANDOM;
        _RANDOM_30 = `RANDOM;
        _RANDOM_31 = `RANDOM;
        _RANDOM_32 = `RANDOM;
        _RANDOM_33 = `RANDOM;
        _RANDOM_34 = `RANDOM;
        _RANDOM_35 = `RANDOM;
        _RANDOM_36 = `RANDOM;
        _RANDOM_37 = `RANDOM;
        _RANDOM_38 = `RANDOM;
        _RANDOM_39 = `RANDOM;
        _RANDOM_40 = `RANDOM;
        _RANDOM_41 = `RANDOM;
        _RANDOM_42 = `RANDOM;
        _RANDOM_43 = `RANDOM;
        _RANDOM_44 = `RANDOM;
        _RANDOM_45 = `RANDOM;
        _RANDOM_46 = `RANDOM;
        _RANDOM_47 = `RANDOM;
        _RANDOM_48 = `RANDOM;
        _RANDOM_49 = `RANDOM;
        _RANDOM_50 = `RANDOM;
        _RANDOM_51 = `RANDOM;
        _RANDOM_52 = `RANDOM;
        _RANDOM_53 = `RANDOM;
        _RANDOM_54 = `RANDOM;
        _RANDOM_55 = `RANDOM;
        _RANDOM_56 = `RANDOM;
        _RANDOM_57 = `RANDOM;
        _RANDOM_58 = `RANDOM;
        _RANDOM_59 = `RANDOM;
        _RANDOM_60 = `RANDOM;
        _RANDOM_61 = `RANDOM;
        _RANDOM_62 = `RANDOM;
        _RANDOM_63 = `RANDOM;
        _RANDOM_64 = `RANDOM;
        _RANDOM_65 = `RANDOM;
        id_reg_pause = _RANDOM_0[2];	// @[RocketCore.scala:149:25]
        imem_might_request_reg = _RANDOM_0[3];	// @[RocketCore.scala:149:25, :150:35]
        ex_ctrl_fp = _RANDOM_0[5];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_rocc = _RANDOM_0[6];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_branch = _RANDOM_0[7];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_jal = _RANDOM_0[8];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_jalr = _RANDOM_0[9];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_rxs2 = _RANDOM_0[10];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_rxs1 = _RANDOM_0[11];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_zbk = _RANDOM_0[13];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_zkn = _RANDOM_0[14];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_zks = _RANDOM_0[15];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_sel_alu2 = _RANDOM_0[17:16];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_sel_alu1 = _RANDOM_0[19:18];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_sel_imm = _RANDOM_0[22:20];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_alu_dw = _RANDOM_0[23];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_alu_fn = _RANDOM_0[27:24];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_mem = _RANDOM_0[28];	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_mem_cmd = {_RANDOM_0[31:29], _RANDOM_1[1:0]};	// @[RocketCore.scala:149:25, :237:20]
        ex_ctrl_rfs1 = _RANDOM_1[2];	// @[RocketCore.scala:237:20]
        ex_ctrl_rfs2 = _RANDOM_1[3];	// @[RocketCore.scala:237:20]
        ex_ctrl_wfd = _RANDOM_1[5];	// @[RocketCore.scala:237:20]
        ex_ctrl_mul = _RANDOM_1[6];	// @[RocketCore.scala:237:20]
        ex_ctrl_div = _RANDOM_1[7];	// @[RocketCore.scala:237:20]
        ex_ctrl_wxd = _RANDOM_1[8];	// @[RocketCore.scala:237:20]
        ex_ctrl_csr = _RANDOM_1[11:9];	// @[RocketCore.scala:237:20]
        ex_ctrl_fence_i = _RANDOM_1[12];	// @[RocketCore.scala:237:20]
        ex_ctrl_vector = _RANDOM_1[16];	// @[RocketCore.scala:237:20]
        ex_ctrl_vset = _RANDOM_1[17];	// @[RocketCore.scala:237:20]
        mem_ctrl_fp = _RANDOM_1[19];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_rocc = _RANDOM_1[20];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_branch = _RANDOM_1[21];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_jal = _RANDOM_1[22];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_jalr = _RANDOM_1[23];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_rxs2 = _RANDOM_1[24];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_rxs1 = _RANDOM_1[25];	// @[RocketCore.scala:237:20, :238:21]
        mem_ctrl_mem = _RANDOM_2[10];	// @[RocketCore.scala:238:21]
        mem_ctrl_rfs1 = _RANDOM_2[16];	// @[RocketCore.scala:238:21]
        mem_ctrl_rfs2 = _RANDOM_2[17];	// @[RocketCore.scala:238:21]
        mem_ctrl_wfd = _RANDOM_2[19];	// @[RocketCore.scala:238:21]
        mem_ctrl_mul = _RANDOM_2[20];	// @[RocketCore.scala:238:21]
        mem_ctrl_div = _RANDOM_2[21];	// @[RocketCore.scala:238:21]
        mem_ctrl_wxd = _RANDOM_2[22];	// @[RocketCore.scala:238:21]
        mem_ctrl_csr = _RANDOM_2[25:23];	// @[RocketCore.scala:238:21]
        mem_ctrl_fence_i = _RANDOM_2[26];	// @[RocketCore.scala:238:21]
        mem_ctrl_vector = _RANDOM_2[30];	// @[RocketCore.scala:238:21]
        mem_ctrl_vset = _RANDOM_2[31];	// @[RocketCore.scala:238:21]
        wb_ctrl_fp = _RANDOM_3[1];	// @[RocketCore.scala:239:20]
        wb_ctrl_rocc = _RANDOM_3[2];	// @[RocketCore.scala:239:20]
        wb_ctrl_rxs2 = _RANDOM_3[6];	// @[RocketCore.scala:239:20]
        wb_ctrl_rxs1 = _RANDOM_3[7];	// @[RocketCore.scala:239:20]
        wb_ctrl_mem = _RANDOM_3[24];	// @[RocketCore.scala:239:20]
        wb_ctrl_rfs1 = _RANDOM_3[30];	// @[RocketCore.scala:239:20]
        wb_ctrl_rfs2 = _RANDOM_3[31];	// @[RocketCore.scala:239:20]
        wb_ctrl_wfd = _RANDOM_4[1];	// @[RocketCore.scala:239:20]
        wb_ctrl_div = _RANDOM_4[3];	// @[RocketCore.scala:239:20]
        wb_ctrl_wxd = _RANDOM_4[4];	// @[RocketCore.scala:239:20]
        wb_ctrl_csr = _RANDOM_4[7:5];	// @[RocketCore.scala:239:20]
        wb_ctrl_fence_i = _RANDOM_4[8];	// @[RocketCore.scala:239:20]
        wb_ctrl_vector = _RANDOM_4[12];	// @[RocketCore.scala:239:20]
        wb_ctrl_vset = _RANDOM_4[13];	// @[RocketCore.scala:239:20]
        ex_reg_xcpt_interrupt = _RANDOM_4[14];	// @[RocketCore.scala:239:20, :241:35]
        ex_reg_valid = _RANDOM_4[15];	// @[RocketCore.scala:239:20, :242:35]
        ex_reg_rvc = _RANDOM_4[16];	// @[RocketCore.scala:239:20, :243:35]
        ex_reg_btb_resp_taken = _RANDOM_4[19];	// @[RocketCore.scala:239:20, :244:35]
        ex_reg_btb_resp_entry = {_RANDOM_5[31:30], _RANDOM_6[2:0]};	// @[RocketCore.scala:244:35]
        ex_reg_btb_resp_bht_history = _RANDOM_6[10:3];	// @[RocketCore.scala:244:35]
        ex_reg_xcpt = _RANDOM_6[12];	// @[RocketCore.scala:244:35, :245:35]
        ex_reg_flush_pipe = _RANDOM_6[13];	// @[RocketCore.scala:244:35, :246:35]
        ex_reg_load_use = _RANDOM_6[14];	// @[RocketCore.scala:244:35, :247:35]
        ex_reg_cause = {_RANDOM_6[31:15], _RANDOM_7, _RANDOM_8[14:0]};	// @[RocketCore.scala:244:35, :248:35]
        ex_reg_replay = _RANDOM_8[15];	// @[RocketCore.scala:248:35, :249:26]
        ex_reg_pc = {_RANDOM_8[31:16], _RANDOM_9[23:0]};	// @[RocketCore.scala:248:35, :250:22]
        ex_reg_mem_size = _RANDOM_9[25:24];	// @[RocketCore.scala:250:22, :251:28]
        ex_reg_hls = _RANDOM_9[26];	// @[RocketCore.scala:250:22, :252:23]
        ex_reg_inst = {_RANDOM_9[31:27], _RANDOM_10[26:0]};	// @[RocketCore.scala:250:22, :253:24]
        ex_reg_raw_inst = {_RANDOM_10[31:27], _RANDOM_11[26:0]};	// @[RocketCore.scala:253:24, :254:28]
        ex_scie_unpipelined = _RANDOM_11[27];	// @[RocketCore.scala:254:28, :255:32]
        ex_scie_pipelined = _RANDOM_11[28];	// @[RocketCore.scala:254:28, :256:30]
        mem_reg_xcpt_interrupt = _RANDOM_11[30];	// @[RocketCore.scala:254:28, :259:36]
        mem_reg_valid = _RANDOM_11[31];	// @[RocketCore.scala:254:28, :260:36]
        mem_reg_rvc = _RANDOM_12[0];	// @[RocketCore.scala:261:36]
        mem_reg_btb_resp_taken = _RANDOM_12[3];	// @[RocketCore.scala:261:36, :262:36]
        mem_reg_btb_resp_entry = _RANDOM_13[18:14];	// @[RocketCore.scala:262:36]
        mem_reg_btb_resp_bht_history = _RANDOM_13[26:19];	// @[RocketCore.scala:262:36]
        mem_reg_xcpt = _RANDOM_13[28];	// @[RocketCore.scala:262:36, :263:36]
        mem_reg_replay = _RANDOM_13[29];	// @[RocketCore.scala:262:36, :264:36]
        mem_reg_flush_pipe = _RANDOM_13[30];	// @[RocketCore.scala:262:36, :265:36]
        mem_reg_cause = {_RANDOM_13[31], _RANDOM_14, _RANDOM_15[30:0]};	// @[RocketCore.scala:262:36, :266:36]
        mem_reg_slow_bypass = _RANDOM_15[31];	// @[RocketCore.scala:266:36, :267:36]
        mem_reg_load = _RANDOM_16[0];	// @[RocketCore.scala:268:36]
        mem_reg_store = _RANDOM_16[1];	// @[RocketCore.scala:268:36, :269:36]
        mem_reg_sfence = _RANDOM_16[2];	// @[RocketCore.scala:268:36, :270:27]
        mem_reg_pc = {_RANDOM_16[31:3], _RANDOM_17[10:0]};	// @[RocketCore.scala:268:36, :271:23]
        mem_reg_inst = {_RANDOM_17[31:11], _RANDOM_18[10:0]};	// @[RocketCore.scala:271:23, :272:25]
        mem_reg_mem_size = _RANDOM_18[12:11];	// @[RocketCore.scala:272:25, :273:29]
        mem_reg_hls_or_dv = _RANDOM_18[13];	// @[RocketCore.scala:272:25, :274:30]
        mem_reg_raw_inst = {_RANDOM_18[31:14], _RANDOM_19[13:0]};	// @[RocketCore.scala:272:25, :275:29]
        mem_scie_pipelined = _RANDOM_19[15];	// @[RocketCore.scala:275:29, :277:31]
        mem_reg_wdata = {_RANDOM_19[31:16], _RANDOM_20, _RANDOM_21[15:0]};	// @[RocketCore.scala:275:29, :278:26]
        mem_reg_rs2 = {_RANDOM_21[31:16], _RANDOM_22, _RANDOM_23[15:0]};	// @[RocketCore.scala:278:26, :279:24]
        mem_reg_rs1 = {_RANDOM_23[31:16], _RANDOM_24, _RANDOM_25[15:0]};	// @[RocketCore.scala:279:24, :284:24]
        mem_reg_fp_rs1 = {_RANDOM_25[31:16], _RANDOM_26, _RANDOM_27[15:0]};	// @[RocketCore.scala:284:24, :286:27]
        mem_br_taken = _RANDOM_27[16];	// @[RocketCore.scala:286:27, :290:25]
        wb_reg_valid = _RANDOM_27[18];	// @[RocketCore.scala:286:27, :294:35]
        wb_reg_xcpt = _RANDOM_27[19];	// @[RocketCore.scala:286:27, :295:35]
        wb_reg_replay = _RANDOM_27[20];	// @[RocketCore.scala:286:27, :296:35]
        wb_reg_flush_pipe = _RANDOM_27[21];	// @[RocketCore.scala:286:27, :297:35]
        wb_reg_cause = {_RANDOM_27[31:22], _RANDOM_28, _RANDOM_29[21:0]};	// @[RocketCore.scala:286:27, :298:35]
        wb_reg_sfence = _RANDOM_29[22];	// @[RocketCore.scala:298:35, :299:26]
        wb_reg_pc = {_RANDOM_29[31:23], _RANDOM_30[30:0]};	// @[RocketCore.scala:298:35, :300:22]
        wb_reg_mem_size = {_RANDOM_30[31], _RANDOM_31[0]};	// @[RocketCore.scala:300:22, :301:28]
        wb_reg_hls_or_dv = _RANDOM_31[1];	// @[RocketCore.scala:301:28, :302:29]
        wb_reg_inst = {_RANDOM_31[31:4], _RANDOM_32[3:0]};	// @[RocketCore.scala:301:28, :305:24]
        wb_reg_raw_inst = {_RANDOM_32[31:4], _RANDOM_33[3:0]};	// @[RocketCore.scala:305:24, :306:28]
        wb_reg_wdata = {_RANDOM_33[31:4], _RANDOM_34, _RANDOM_35[3:0]};	// @[RocketCore.scala:306:28, :307:25]
        wb_reg_rs2 = {_RANDOM_35[31:4], _RANDOM_36, _RANDOM_37[3:0]};	// @[RocketCore.scala:307:25, :308:23]
        wb_reg_rs1 = {_RANDOM_37[31:4], _RANDOM_38, _RANDOM_39[3:0]};	// @[RocketCore.scala:308:23, :313:23]
        wb_reg_fp_rs1 = {_RANDOM_39[31:4], _RANDOM_40, _RANDOM_41[3:0]};	// @[RocketCore.scala:313:23, :315:26]
        ex_vector_wxd = _RANDOM_41[5];	// @[RocketCore.scala:315:26, :343:30]
        mem_vector_wxd = _RANDOM_41[6];	// @[RocketCore.scala:315:26, :344:31]
        wb_vector_wxd = _RANDOM_41[7];	// @[RocketCore.scala:315:26, :345:30]
        ex_vector_wfd = _RANDOM_41[8];	// @[RocketCore.scala:315:26, :350:30]
        mem_vector_wfd = _RANDOM_41[9];	// @[RocketCore.scala:315:26, :351:31]
        wb_vector_wfd = _RANDOM_41[10];	// @[RocketCore.scala:315:26, :352:30]
        id_reg_fence = _RANDOM_41[11];	// @[RocketCore.scala:315:26, :364:29]
        interrupt_pending = _RANDOM_41[12];	// @[RocketCore.scala:315:26, :437:34]
        interrupt_cause_pending = {_RANDOM_41[31:13], _RANDOM_42, _RANDOM_43[12:0]};	// @[RocketCore.scala:315:26, :438:36]
        ex_reg_rs_bypass_0 = _RANDOM_43[13];	// @[RocketCore.scala:438:36, :483:29]
        ex_reg_rs_bypass_1 = _RANDOM_43[14];	// @[RocketCore.scala:438:36, :483:29]
        ex_reg_rs_lsb_0 = _RANDOM_43[16:15];	// @[RocketCore.scala:438:36, :484:26]
        ex_reg_rs_lsb_1 = _RANDOM_43[18:17];	// @[RocketCore.scala:438:36, :484:26]
        ex_reg_rs_msb_0 = {_RANDOM_43[31:19], _RANDOM_44, _RANDOM_45[16:0]};	// @[RocketCore.scala:438:36, :485:26]
        ex_reg_rs_msb_1 = {_RANDOM_45[31:17], _RANDOM_46, _RANDOM_47[14:0]};	// @[RocketCore.scala:485:26]
        div_io_kill_REG = _RANDOM_47[15];	// @[RocketCore.scala:485:26, :767:41]
        s1_vinst_accessing = _RANDOM_47[16];	// @[RocketCore.scala:485:26, :874:35]
        s2_vinst_accessing = _RANDOM_47[17];	// @[RocketCore.scala:485:26, :875:35]
        table_0 = _RANDOM_47[22:18];	// @[RocketCore.scala:485:26, :1040:22]
        _r = {_RANDOM_47[31:23], _RANDOM_48[22:0]};	// @[RocketCore.scala:485:26, :1584:29]
        _id_stall_fpu_r = {_RANDOM_48[31:23], _RANDOM_49[22:0]};	// @[RocketCore.scala:1584:29]
        dcache_blocked_blocked = _RANDOM_49[23];	// @[RocketCore.scala:1193:22, :1584:29]
        rocc_blocked = _RANDOM_49[24];	// @[RocketCore.scala:1197:25, :1584:29]
        io_imem_progress_REG = _RANDOM_49[25];	// @[RocketCore.scala:1251:30, :1584:29]
        s2_idx_REG = _RANDOM_49[30:26];	// @[RocketCore.scala:1323:31, :1584:29]
        s2_idx = {_RANDOM_49[31], _RANDOM_50[3:0]};	// @[RocketCore.scala:1323:23, :1584:29]
        s1_req_vpu_data = {_RANDOM_50[31:4], _RANDOM_51, _RANDOM_52[3:0]};	// @[Reg.scala:35:20, RocketCore.scala:1323:23]
        io_dmem_s1_data_data_REG = _RANDOM_52[4];	// @[Reg.scala:35:20, RocketCore.scala:1333:38]
        s1_req_vpu_mask = _RANDOM_52[12:5];	// @[Reg.scala:35:20]
        io_dmem_s1_data_mask_REG = _RANDOM_52[13];	// @[Reg.scala:35:20, RocketCore.scala:1336:38]
        ver_module_io_uvm_in_fpu_1_wen_REG = _RANDOM_52[14];	// @[Reg.scala:35:20, RocketCore.scala:1416:60]
        ver_module_io_uvm_in_fpu_1_wen_REG_1 = _RANDOM_52[15];	// @[Reg.scala:35:20, RocketCore.scala:1416:52]
        ver_module_io_uvm_in_fpu_1_wen_REG_2 = _RANDOM_52[16];	// @[Reg.scala:35:20, RocketCore.scala:1416:44]
        icache_blocked_REG = _RANDOM_52[17];	// @[Reg.scala:35:20, RocketCore.scala:1462:55]
        csr_io_counters_0_inc_sets_r = _RANDOM_52[18];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_0_inc_sets_r_1 = _RANDOM_52[19];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_0_inc_sets_r_2 = _RANDOM_52[20];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_0_inc_REG = _RANDOM_52[21];	// @[Reg.scala:35:20, RocketCore.scala:1463:50]
        csr_io_counters_1_inc_sets_r = _RANDOM_52[22];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_1_inc_sets_r_1 = _RANDOM_52[23];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_1_inc_sets_r_2 = _RANDOM_52[24];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_1_inc_REG = _RANDOM_52[25];	// @[Reg.scala:35:20, RocketCore.scala:1463:50]
        csr_io_counters_2_inc_sets_r = _RANDOM_52[26];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_2_inc_sets_r_1 = _RANDOM_52[27];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_2_inc_sets_r_2 = _RANDOM_52[28];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_2_inc_REG = _RANDOM_52[29];	// @[Reg.scala:35:20, RocketCore.scala:1463:50]
        csr_io_counters_3_inc_sets_r = _RANDOM_52[30];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_3_inc_sets_r_1 = _RANDOM_52[31];	// @[Reg.scala:19:16, :35:20]
        csr_io_counters_3_inc_sets_r_2 = _RANDOM_53[0];	// @[Reg.scala:19:16]
        csr_io_counters_3_inc_REG = _RANDOM_53[1];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_4_inc_sets_r = _RANDOM_53[2];	// @[Reg.scala:19:16]
        csr_io_counters_4_inc_sets_r_1 = _RANDOM_53[3];	// @[Reg.scala:19:16]
        csr_io_counters_4_inc_sets_r_2 = _RANDOM_53[4];	// @[Reg.scala:19:16]
        csr_io_counters_4_inc_REG = _RANDOM_53[5];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_5_inc_sets_r = _RANDOM_53[6];	// @[Reg.scala:19:16]
        csr_io_counters_5_inc_sets_r_1 = _RANDOM_53[7];	// @[Reg.scala:19:16]
        csr_io_counters_5_inc_sets_r_2 = _RANDOM_53[8];	// @[Reg.scala:19:16]
        csr_io_counters_5_inc_REG = _RANDOM_53[9];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_6_inc_sets_r = _RANDOM_53[10];	// @[Reg.scala:19:16]
        csr_io_counters_6_inc_sets_r_1 = _RANDOM_53[11];	// @[Reg.scala:19:16]
        csr_io_counters_6_inc_sets_r_2 = _RANDOM_53[12];	// @[Reg.scala:19:16]
        csr_io_counters_6_inc_REG = _RANDOM_53[13];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_7_inc_sets_r = _RANDOM_53[14];	// @[Reg.scala:19:16]
        csr_io_counters_7_inc_sets_r_1 = _RANDOM_53[15];	// @[Reg.scala:19:16]
        csr_io_counters_7_inc_sets_r_2 = _RANDOM_53[16];	// @[Reg.scala:19:16]
        csr_io_counters_7_inc_REG = _RANDOM_53[17];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_8_inc_sets_r = _RANDOM_53[18];	// @[Reg.scala:19:16]
        csr_io_counters_8_inc_sets_r_1 = _RANDOM_53[19];	// @[Reg.scala:19:16]
        csr_io_counters_8_inc_sets_r_2 = _RANDOM_53[20];	// @[Reg.scala:19:16]
        csr_io_counters_8_inc_REG = _RANDOM_53[21];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_9_inc_sets_r = _RANDOM_53[22];	// @[Reg.scala:19:16]
        csr_io_counters_9_inc_sets_r_1 = _RANDOM_53[23];	// @[Reg.scala:19:16]
        csr_io_counters_9_inc_sets_r_2 = _RANDOM_53[24];	// @[Reg.scala:19:16]
        csr_io_counters_9_inc_REG = _RANDOM_53[25];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_10_inc_sets_r = _RANDOM_53[26];	// @[Reg.scala:19:16]
        csr_io_counters_10_inc_sets_r_1 = _RANDOM_53[27];	// @[Reg.scala:19:16]
        csr_io_counters_10_inc_sets_r_2 = _RANDOM_53[28];	// @[Reg.scala:19:16]
        csr_io_counters_10_inc_REG = _RANDOM_53[29];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_11_inc_sets_r = _RANDOM_53[30];	// @[Reg.scala:19:16]
        csr_io_counters_11_inc_sets_r_1 = _RANDOM_53[31];	// @[Reg.scala:19:16]
        csr_io_counters_11_inc_sets_r_2 = _RANDOM_54[0];	// @[Reg.scala:19:16]
        csr_io_counters_11_inc_REG = _RANDOM_54[1];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_12_inc_sets_r = _RANDOM_54[2];	// @[Reg.scala:19:16]
        csr_io_counters_12_inc_sets_r_1 = _RANDOM_54[3];	// @[Reg.scala:19:16]
        csr_io_counters_12_inc_sets_r_2 = _RANDOM_54[4];	// @[Reg.scala:19:16]
        csr_io_counters_12_inc_REG = _RANDOM_54[5];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_13_inc_sets_r = _RANDOM_54[6];	// @[Reg.scala:19:16]
        csr_io_counters_13_inc_sets_r_1 = _RANDOM_54[7];	// @[Reg.scala:19:16]
        csr_io_counters_13_inc_sets_r_2 = _RANDOM_54[8];	// @[Reg.scala:19:16]
        csr_io_counters_13_inc_REG = _RANDOM_54[9];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_14_inc_sets_r = _RANDOM_54[10];	// @[Reg.scala:19:16]
        csr_io_counters_14_inc_sets_r_1 = _RANDOM_54[11];	// @[Reg.scala:19:16]
        csr_io_counters_14_inc_sets_r_2 = _RANDOM_54[12];	// @[Reg.scala:19:16]
        csr_io_counters_14_inc_REG = _RANDOM_54[13];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_15_inc_sets_r = _RANDOM_54[14];	// @[Reg.scala:19:16]
        csr_io_counters_15_inc_sets_r_1 = _RANDOM_54[15];	// @[Reg.scala:19:16]
        csr_io_counters_15_inc_sets_r_2 = _RANDOM_54[16];	// @[Reg.scala:19:16]
        csr_io_counters_15_inc_REG = _RANDOM_54[17];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_16_inc_sets_r = _RANDOM_54[18];	// @[Reg.scala:19:16]
        csr_io_counters_16_inc_sets_r_1 = _RANDOM_54[19];	// @[Reg.scala:19:16]
        csr_io_counters_16_inc_sets_r_2 = _RANDOM_54[20];	// @[Reg.scala:19:16]
        csr_io_counters_16_inc_REG = _RANDOM_54[21];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_17_inc_sets_r = _RANDOM_54[22];	// @[Reg.scala:19:16]
        csr_io_counters_17_inc_sets_r_1 = _RANDOM_54[23];	// @[Reg.scala:19:16]
        csr_io_counters_17_inc_sets_r_2 = _RANDOM_54[24];	// @[Reg.scala:19:16]
        csr_io_counters_17_inc_REG = _RANDOM_54[25];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_18_inc_sets_r = _RANDOM_54[26];	// @[Reg.scala:19:16]
        csr_io_counters_18_inc_sets_r_1 = _RANDOM_54[27];	// @[Reg.scala:19:16]
        csr_io_counters_18_inc_sets_r_2 = _RANDOM_54[28];	// @[Reg.scala:19:16]
        csr_io_counters_18_inc_REG = _RANDOM_54[29];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_19_inc_sets_r = _RANDOM_54[30];	// @[Reg.scala:19:16]
        csr_io_counters_19_inc_sets_r_1 = _RANDOM_54[31];	// @[Reg.scala:19:16]
        csr_io_counters_19_inc_sets_r_2 = _RANDOM_55[0];	// @[Reg.scala:19:16]
        csr_io_counters_19_inc_REG = _RANDOM_55[1];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_20_inc_sets_r = _RANDOM_55[2];	// @[Reg.scala:19:16]
        csr_io_counters_20_inc_sets_r_1 = _RANDOM_55[3];	// @[Reg.scala:19:16]
        csr_io_counters_20_inc_sets_r_2 = _RANDOM_55[4];	// @[Reg.scala:19:16]
        csr_io_counters_20_inc_REG = _RANDOM_55[5];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_21_inc_sets_r = _RANDOM_55[6];	// @[Reg.scala:19:16]
        csr_io_counters_21_inc_sets_r_1 = _RANDOM_55[7];	// @[Reg.scala:19:16]
        csr_io_counters_21_inc_sets_r_2 = _RANDOM_55[8];	// @[Reg.scala:19:16]
        csr_io_counters_21_inc_REG = _RANDOM_55[9];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_22_inc_sets_r = _RANDOM_55[10];	// @[Reg.scala:19:16]
        csr_io_counters_22_inc_sets_r_1 = _RANDOM_55[11];	// @[Reg.scala:19:16]
        csr_io_counters_22_inc_sets_r_2 = _RANDOM_55[12];	// @[Reg.scala:19:16]
        csr_io_counters_22_inc_REG = _RANDOM_55[13];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_23_inc_sets_r = _RANDOM_55[14];	// @[Reg.scala:19:16]
        csr_io_counters_23_inc_sets_r_1 = _RANDOM_55[15];	// @[Reg.scala:19:16]
        csr_io_counters_23_inc_sets_r_2 = _RANDOM_55[16];	// @[Reg.scala:19:16]
        csr_io_counters_23_inc_REG = _RANDOM_55[17];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_24_inc_sets_r = _RANDOM_55[18];	// @[Reg.scala:19:16]
        csr_io_counters_24_inc_sets_r_1 = _RANDOM_55[19];	// @[Reg.scala:19:16]
        csr_io_counters_24_inc_sets_r_2 = _RANDOM_55[20];	// @[Reg.scala:19:16]
        csr_io_counters_24_inc_REG = _RANDOM_55[21];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_25_inc_sets_r = _RANDOM_55[22];	// @[Reg.scala:19:16]
        csr_io_counters_25_inc_sets_r_1 = _RANDOM_55[23];	// @[Reg.scala:19:16]
        csr_io_counters_25_inc_sets_r_2 = _RANDOM_55[24];	// @[Reg.scala:19:16]
        csr_io_counters_25_inc_REG = _RANDOM_55[25];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_26_inc_sets_r = _RANDOM_55[26];	// @[Reg.scala:19:16]
        csr_io_counters_26_inc_sets_r_1 = _RANDOM_55[27];	// @[Reg.scala:19:16]
        csr_io_counters_26_inc_sets_r_2 = _RANDOM_55[28];	// @[Reg.scala:19:16]
        csr_io_counters_26_inc_REG = _RANDOM_55[29];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_27_inc_sets_r = _RANDOM_55[30];	// @[Reg.scala:19:16]
        csr_io_counters_27_inc_sets_r_1 = _RANDOM_55[31];	// @[Reg.scala:19:16]
        csr_io_counters_27_inc_sets_r_2 = _RANDOM_56[0];	// @[Reg.scala:19:16]
        csr_io_counters_27_inc_REG = _RANDOM_56[1];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_28_inc_sets_r = _RANDOM_56[2];	// @[Reg.scala:19:16]
        csr_io_counters_28_inc_sets_r_1 = _RANDOM_56[3];	// @[Reg.scala:19:16]
        csr_io_counters_28_inc_sets_r_2 = _RANDOM_56[4];	// @[Reg.scala:19:16]
        csr_io_counters_28_inc_REG = _RANDOM_56[5];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_29_inc_sets_r = _RANDOM_56[6];	// @[Reg.scala:19:16]
        csr_io_counters_29_inc_sets_r_1 = _RANDOM_56[7];	// @[Reg.scala:19:16]
        csr_io_counters_29_inc_sets_r_2 = _RANDOM_56[8];	// @[Reg.scala:19:16]
        csr_io_counters_29_inc_REG = _RANDOM_56[9];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_30_inc_sets_r = _RANDOM_56[10];	// @[Reg.scala:19:16]
        csr_io_counters_30_inc_sets_r_1 = _RANDOM_56[11];	// @[Reg.scala:19:16]
        csr_io_counters_30_inc_sets_r_2 = _RANDOM_56[12];	// @[Reg.scala:19:16]
        csr_io_counters_30_inc_REG = _RANDOM_56[13];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_31_inc_sets_r = _RANDOM_56[14];	// @[Reg.scala:19:16]
        csr_io_counters_31_inc_sets_r_1 = _RANDOM_56[15];	// @[Reg.scala:19:16]
        csr_io_counters_31_inc_sets_r_2 = _RANDOM_56[16];	// @[Reg.scala:19:16]
        csr_io_counters_31_inc_REG = _RANDOM_56[17];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_32_inc_sets_r = _RANDOM_56[18];	// @[Reg.scala:19:16]
        csr_io_counters_32_inc_sets_r_1 = _RANDOM_56[19];	// @[Reg.scala:19:16]
        csr_io_counters_32_inc_sets_r_2 = _RANDOM_56[20];	// @[Reg.scala:19:16]
        csr_io_counters_32_inc_REG = _RANDOM_56[21];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_33_inc_sets_r = _RANDOM_56[22];	// @[Reg.scala:19:16]
        csr_io_counters_33_inc_sets_r_1 = _RANDOM_56[23];	// @[Reg.scala:19:16]
        csr_io_counters_33_inc_sets_r_2 = _RANDOM_56[24];	// @[Reg.scala:19:16]
        csr_io_counters_33_inc_REG = _RANDOM_56[25];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_34_inc_sets_r = _RANDOM_56[26];	// @[Reg.scala:19:16]
        csr_io_counters_34_inc_sets_r_1 = _RANDOM_56[27];	// @[Reg.scala:19:16]
        csr_io_counters_34_inc_sets_r_2 = _RANDOM_56[28];	// @[Reg.scala:19:16]
        csr_io_counters_34_inc_REG = _RANDOM_56[29];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_35_inc_sets_r = _RANDOM_56[30];	// @[Reg.scala:19:16]
        csr_io_counters_35_inc_sets_r_1 = _RANDOM_56[31];	// @[Reg.scala:19:16]
        csr_io_counters_35_inc_sets_r_2 = _RANDOM_57[0];	// @[Reg.scala:19:16]
        csr_io_counters_35_inc_REG = _RANDOM_57[1];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_36_inc_sets_r = _RANDOM_57[2];	// @[Reg.scala:19:16]
        csr_io_counters_36_inc_sets_r_1 = _RANDOM_57[3];	// @[Reg.scala:19:16]
        csr_io_counters_36_inc_sets_r_2 = _RANDOM_57[4];	// @[Reg.scala:19:16]
        csr_io_counters_36_inc_REG = _RANDOM_57[5];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_37_inc_sets_r = _RANDOM_57[6];	// @[Reg.scala:19:16]
        csr_io_counters_37_inc_sets_r_1 = _RANDOM_57[7];	// @[Reg.scala:19:16]
        csr_io_counters_37_inc_sets_r_2 = _RANDOM_57[8];	// @[Reg.scala:19:16]
        csr_io_counters_37_inc_REG = _RANDOM_57[9];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_38_inc_sets_r = _RANDOM_57[10];	// @[Reg.scala:19:16]
        csr_io_counters_38_inc_sets_r_1 = _RANDOM_57[11];	// @[Reg.scala:19:16]
        csr_io_counters_38_inc_sets_r_2 = _RANDOM_57[12];	// @[Reg.scala:19:16]
        csr_io_counters_38_inc_REG = _RANDOM_57[13];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        csr_io_counters_39_inc_sets_r = _RANDOM_57[14];	// @[Reg.scala:19:16]
        csr_io_counters_39_inc_sets_r_1 = _RANDOM_57[15];	// @[Reg.scala:19:16]
        csr_io_counters_39_inc_sets_r_2 = _RANDOM_57[16];	// @[Reg.scala:19:16]
        csr_io_counters_39_inc_REG = _RANDOM_57[17];	// @[Reg.scala:19:16, RocketCore.scala:1463:50]
        coreMonitorBundle_rd0val_REG = {_RANDOM_57[31:18], _RANDOM_58, _RANDOM_59[17:0]};	// @[Reg.scala:19:16, RocketCore.scala:1478:46]
        coreMonitorBundle_rd0val_REG_1 = {_RANDOM_59[31:18], _RANDOM_60, _RANDOM_61[17:0]};	// @[RocketCore.scala:1478:{38,46}]
        coreMonitorBundle_rd1val_REG = {_RANDOM_61[31:18], _RANDOM_62, _RANDOM_63[17:0]};	// @[RocketCore.scala:1478:38, :1480:46]
        coreMonitorBundle_rd1val_REG_1 = {_RANDOM_63[31:18], _RANDOM_64, _RANDOM_65[17:0]};	// @[RocketCore.scala:1480:{38,46}]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // not def SYNTHESIS
  IBuf ibuf (	// @[RocketCore.scala:324:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_imem_valid                (io_imem_resp_valid),
    .io_imem_bits_btb_taken       (io_imem_resp_bits_btb_taken),
    .io_imem_bits_btb_bridx       (io_imem_resp_bits_btb_bridx),
    .io_imem_bits_btb_entry       (io_imem_resp_bits_btb_entry),
    .io_imem_bits_btb_bht_history (io_imem_resp_bits_btb_bht_history),
    .io_imem_bits_pc              (io_imem_resp_bits_pc),
    .io_imem_bits_data            (io_imem_resp_bits_data),
    .io_imem_bits_xcpt_pf_inst    (io_imem_resp_bits_xcpt_pf_inst),
    .io_imem_bits_xcpt_gf_inst    (io_imem_resp_bits_xcpt_gf_inst),
    .io_imem_bits_xcpt_ae_inst    (io_imem_resp_bits_xcpt_ae_inst),
    .io_imem_bits_replay          (io_imem_resp_bits_replay),
    .io_kill                      (take_pc_mem_wb),	// @[RocketCore.scala:320:35]
    .io_inst_0_ready              (~ctrl_stalld),	// @[RocketCore.scala:1234:24, :1261:28]
    .io_imem_ready                (io_imem_resp_ready),
    .io_pc                        (_ibuf_io_pc),
    .io_btb_resp_taken            (_ibuf_io_btb_resp_taken),
    .io_btb_resp_entry            (_ibuf_io_btb_resp_entry),
    .io_btb_resp_bht_history      (_ibuf_io_btb_resp_bht_history),
    .io_inst_0_valid              (_ibuf_io_inst_0_valid),
    .io_inst_0_bits_xcpt0_pf_inst (_ibuf_io_inst_0_bits_xcpt0_pf_inst),
    .io_inst_0_bits_xcpt0_gf_inst (_ibuf_io_inst_0_bits_xcpt0_gf_inst),
    .io_inst_0_bits_xcpt0_ae_inst (_ibuf_io_inst_0_bits_xcpt0_ae_inst),
    .io_inst_0_bits_xcpt1_pf_inst (_ibuf_io_inst_0_bits_xcpt1_pf_inst),
    .io_inst_0_bits_xcpt1_gf_inst (_ibuf_io_inst_0_bits_xcpt1_gf_inst),
    .io_inst_0_bits_xcpt1_ae_inst (_ibuf_io_inst_0_bits_xcpt1_ae_inst),
    .io_inst_0_bits_replay        (_ibuf_io_inst_0_bits_replay),
    .io_inst_0_bits_rvc           (_ibuf_io_inst_0_bits_rvc),
    .io_inst_0_bits_inst_bits     (_ibuf_io_inst_0_bits_inst_bits),
    .io_inst_0_bits_inst_rd       (_ibuf_io_inst_0_bits_inst_rd),
    .io_inst_0_bits_inst_rs1      (_ibuf_io_inst_0_bits_inst_rs1),
    .io_inst_0_bits_inst_rs2      (_ibuf_io_inst_0_bits_inst_rs2),
    .io_inst_0_bits_inst_rs3      (_ibuf_io_inst_0_bits_inst_rs3),
    .io_inst_0_bits_raw           (_ibuf_io_inst_0_bits_raw)
  );
  UvmVerification ver_module (	// @[RocketCore.scala:326:26]
    .clock                              (clock),
    .reset                              (reset),
    .io_uvm_in_mem_npc                  (_mem_npc_T_5),	// @[RocketCore.scala:668:129]
    .io_uvm_in_wb_reg_valid             (wb_valid),	// @[RocketCore.scala:905:45]
    .io_uvm_in_wb_ctrl_wfd              (wb_ctrl_wfd),	// @[RocketCore.scala:239:20]
    .io_uvm_in_wb_ctrl_vector           (wb_ctrl_vector),	// @[RocketCore.scala:239:20]
    .io_uvm_in_vpu_commit_vld           (io_vpu_commit_commit_vld),
    .io_uvm_in_wb_reg_pc                (wb_reg_pc),	// @[RocketCore.scala:300:22]
    .io_uvm_in_wb_reg_raw_inst          (wb_reg_raw_inst),	// @[RocketCore.scala:306:28]
    .io_uvm_in_wb_reg_inst              (wb_reg_inst),	// @[RocketCore.scala:305:24]
    .io_uvm_in_ver_read_withoutrestrict (_rf_ext_R33_data),	// @[RocketCore.scala:1639:15]
    .io_uvm_in_wb_xcpt                  (wb_xcpt),	// @[RocketCore.scala:1557:26]
    .io_uvm_in_ver_read                 ({_rf_ext_R25_data, _rf_ext_R23_data, _rf_ext_R22_data, _rf_ext_R21_data, _rf_ext_R20_data, _rf_ext_R19_data, _rf_ext_R18_data, _rf_ext_R17_data, _rf_ext_R16_data, _rf_ext_R15_data, _rf_ext_R14_data, _rf_ext_R12_data, _rf_ext_R11_data, _rf_ext_R10_data, _rf_ext_R9_data, _rf_ext_R8_data, _rf_ext_R7_data, _rf_ext_R6_data, _rf_ext_R5_data, _rf_ext_R4_data, _rf_ext_R3_data, _rf_ext_R32_data, _rf_ext_R31_data, _rf_ext_R30_data, _rf_ext_R29_data, _rf_ext_R28_data, _rf_ext_R27_data, _rf_ext_R26_data, _rf_ext_R24_data, _rf_ext_R13_data, _rf_ext_R2_data}),	// @[Cat.scala:33:92, RocketCore.scala:1639:15]
    .io_uvm_in_vpu_rfdata_0             (io_vpu_rfdata_0),
    .io_uvm_in_vpu_rfdata_1             (io_vpu_rfdata_1),
    .io_uvm_in_vpu_rfdata_2             (io_vpu_rfdata_2),
    .io_uvm_in_vpu_rfdata_3             (io_vpu_rfdata_3),
    .io_uvm_in_vpu_rfdata_4             (io_vpu_rfdata_4),
    .io_uvm_in_vpu_rfdata_5             (io_vpu_rfdata_5),
    .io_uvm_in_vpu_rfdata_6             (io_vpu_rfdata_6),
    .io_uvm_in_vpu_rfdata_7             (io_vpu_rfdata_7),
    .io_uvm_in_vpu_rfdata_8             (io_vpu_rfdata_8),
    .io_uvm_in_vpu_rfdata_9             (io_vpu_rfdata_9),
    .io_uvm_in_vpu_rfdata_10            (io_vpu_rfdata_10),
    .io_uvm_in_vpu_rfdata_11            (io_vpu_rfdata_11),
    .io_uvm_in_vpu_rfdata_12            (io_vpu_rfdata_12),
    .io_uvm_in_vpu_rfdata_13            (io_vpu_rfdata_13),
    .io_uvm_in_vpu_rfdata_14            (io_vpu_rfdata_14),
    .io_uvm_in_vpu_rfdata_15            (io_vpu_rfdata_15),
    .io_uvm_in_vpu_rfdata_16            (io_vpu_rfdata_16),
    .io_uvm_in_vpu_rfdata_17            (io_vpu_rfdata_17),
    .io_uvm_in_vpu_rfdata_18            (io_vpu_rfdata_18),
    .io_uvm_in_vpu_rfdata_19            (io_vpu_rfdata_19),
    .io_uvm_in_vpu_rfdata_20            (io_vpu_rfdata_20),
    .io_uvm_in_vpu_rfdata_21            (io_vpu_rfdata_21),
    .io_uvm_in_vpu_rfdata_22            (io_vpu_rfdata_22),
    .io_uvm_in_vpu_rfdata_23            (io_vpu_rfdata_23),
    .io_uvm_in_vpu_rfdata_24            (io_vpu_rfdata_24),
    .io_uvm_in_vpu_rfdata_25            (io_vpu_rfdata_25),
    .io_uvm_in_vpu_rfdata_26            (io_vpu_rfdata_26),
    .io_uvm_in_vpu_rfdata_27            (io_vpu_rfdata_27),
    .io_uvm_in_vpu_rfdata_28            (io_vpu_rfdata_28),
    .io_uvm_in_vpu_rfdata_29            (io_vpu_rfdata_29),
    .io_uvm_in_vpu_rfdata_30            (io_vpu_rfdata_30),
    .io_uvm_in_vpu_rfdata_31            (io_vpu_rfdata_31),
    .io_uvm_in_fpu_ver_read             (io_fpu_fpu_ver_reg),
    .io_uvm_in_status                   ({_csr_io_status_debug, _csr_io_status_cease, _csr_io_status_wfi, _csr_io_status_isa, _csr_io_status_dprv, _csr_io_status_dv, _csr_io_status_prv, _csr_io_status_v, _csr_io_status_sd, 23'h0, _csr_io_status_mpv, _csr_io_status_gva, 15'h1400, _csr_io_status_tsr, _csr_io_status_tw, _csr_io_status_tvm, _csr_io_status_mxr, _csr_io_status_sum, _csr_io_status_mprv, 2'h0, _csr_io_status_fs, _csr_io_status_mpp, _csr_io_status_vs, _csr_io_status_spp, _csr_io_status_mpie, 1'h0, _csr_io_status_spie, 1'h0, _csr_io_status_mie, 1'h0, _csr_io_status_sie, 1'h0}),	// @[RocketCore.scala:372:19, :1394:48]
    .io_uvm_in_mepc                     (_csr_io_mepc),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mtval                    (_csr_io_mtval),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mtvec                    (_csr_io_mtvec),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mcause                   (_csr_io_mcause),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mip                      (_csr_io_mip),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mie                      (_csr_io_mie),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mscratch                 (_csr_io_mscratch),	// @[RocketCore.scala:372:19]
    .io_uvm_in_mideleg                  (_csr_io_mideleg),	// @[RocketCore.scala:372:19]
    .io_uvm_in_medeleg                  (_csr_io_medeleg),	// @[RocketCore.scala:372:19]
    .io_uvm_in_minstret                 (_csr_io_minstret),	// @[RocketCore.scala:372:19]
    .io_uvm_in_sstatus                  (_csr_io_sstatus),	// @[RocketCore.scala:372:19]
    .io_uvm_in_sepc                     (_csr_io_sepc),	// @[RocketCore.scala:372:19]
    .io_uvm_in_stval                    (_csr_io_stval),	// @[RocketCore.scala:372:19]
    .io_uvm_in_stvec                    (_csr_io_stvec),	// @[RocketCore.scala:372:19]
    .io_uvm_in_scause                   (_csr_io_scause),	// @[RocketCore.scala:372:19]
    .io_uvm_in_satp                     (_csr_io_satp),	// @[RocketCore.scala:372:19]
    .io_uvm_in_sscratch                 (_csr_io_sscratch),	// @[RocketCore.scala:372:19]
    .io_uvm_in_vtype                    (_csr_io_vtype),	// @[RocketCore.scala:372:19]
    .io_uvm_in_vcsr                     (_csr_io_vcsr),	// @[RocketCore.scala:372:19]
    .io_uvm_in_vl                       (_csr_io_vl),	// @[RocketCore.scala:372:19]
    .io_uvm_in_vstart                   (_csr_io_vstart),	// @[RocketCore.scala:372:19]
    .io_uvm_in_fpu_1_wen                (ver_module_io_uvm_in_fpu_1_wen_REG_2),	// @[RocketCore.scala:1416:44]
    .io_uvm_in_wb_set_sboard            (wb_set_sboard),	// @[RocketCore.scala:880:53]
    .io_uvm_in_wb_wen                   (wb_wen),	// @[RocketCore.scala:1012:25]
    .io_uvm_in_sboard_waddr             (wb_reg_inst[11:7]),	// @[RocketCore.scala:305:24, :473:29]
    .io_uvm_in_id_wen                   (id_vector_wxd),	// @[RocketCore.scala:338:72]
    .io_uvm_in_ibuf_pc                  (_ibuf_io_pc),	// @[RocketCore.scala:324:20]
    .io_uvm_in_wb_dcache_miss           (wb_dcache_miss),	// @[RocketCore.scala:646:36]
    .io_uvm_in_fpu_sboard_set           (io_fpu_sboard_set),
    .io_uvm_in_wb_valid                 (wb_valid),	// @[RocketCore.scala:905:45]
    .io_uvm_in_wb_waddr                 (wb_reg_inst[11:7]),	// @[RocketCore.scala:305:24, :473:29]
    .io_uvm_in_ll_wen                   (ll_wen),	// @[RocketCore.scala:993:35, :1004:44, :1009:12]
    .io_uvm_in_ll_waddr                 (ll_waddr),	// @[RocketCore.scala:993:35, :1004:44, :1008:14]
    .io_uvm_in_dmem_resp_replay         (dmem_resp_replay),	// @[RocketCore.scala:893:42]
    .io_uvm_in_dmem_resp_fpu            (io_dmem_resp_bits_tag[0]),	// @[RocketCore.scala:889:45]
    .io_uvm_in_dmem_resp_waddr          (io_dmem_resp_bits_tag[5:1]),	// @[RocketCore.scala:891:46]
    .io_uvm_in_fpu_sboard_clr           (io_fpu_sboard_clr),
    .io_uvm_in_fpu_sboard_clra          (io_fpu_sboard_clra),
    .io_uvm_in_fpu_ld                   (_io_fpu_dmem_resp_val_output),	// @[RocketCore.scala:1288:62]
    .io_uvm_in_evec                     (_csr_io_evec),	// @[RocketCore.scala:372:19]
    .io_uvm_in_eret                     (_csr_io_eret),	// @[RocketCore.scala:372:19]
    .io_uvm_in_flush                    (vpu_xcpt),	// @[RocketCore.scala:821:31]
    .io_uvm_in_sfence                   (wb_reg_sfence),	// @[RocketCore.scala:299:26]
    .io_uvm_out_commit_start            (io_verif_commit_start),
    .io_uvm_out_commit_valid            (io_verif_commit_valid),
    .io_uvm_out_commit_prevPc           (io_verif_commit_prevPc),
    .io_uvm_out_commit_currPc           (io_verif_commit_currPc),
    .io_uvm_out_commit_insn             (io_verif_commit_insn),
    .io_uvm_out_sim_halt                (io_verif_sim_halt),
    .io_uvm_out_trap_valid              (io_verif_trap_valid),
    .io_uvm_out_reg_gpr                 (io_verif_reg_gpr),
    .io_uvm_out_reg_fpr                 (io_verif_reg_fpr),
    .io_uvm_out_reg_vpr                 (io_verif_reg_vpr),
    .io_uvm_out_csr_mstatusWr           (io_verif_csr_mstatusWr),
    .io_uvm_out_csr_mepcWr              (io_verif_csr_mepcWr),
    .io_uvm_out_csr_mtvalWr             (io_verif_csr_mtvalWr),
    .io_uvm_out_csr_mtvecWr             (io_verif_csr_mtvecWr),
    .io_uvm_out_csr_mcauseWr            (io_verif_csr_mcauseWr),
    .io_uvm_out_csr_mipWr               (io_verif_csr_mipWr),
    .io_uvm_out_csr_mieWr               (io_verif_csr_mieWr),
    .io_uvm_out_csr_mscratchWr          (io_verif_csr_mscratchWr),
    .io_uvm_out_csr_midelegWr           (io_verif_csr_midelegWr),
    .io_uvm_out_csr_medelegWr           (io_verif_csr_medelegWr),
    .io_uvm_out_csr_minstretWr          (io_verif_csr_minstretWr),
    .io_uvm_out_csr_sstatusWr           (io_verif_csr_sstatusWr),
    .io_uvm_out_csr_sepcWr              (io_verif_csr_sepcWr),
    .io_uvm_out_csr_stvalWr             (io_verif_csr_stvalWr),
    .io_uvm_out_csr_stvecWr             (io_verif_csr_stvecWr),
    .io_uvm_out_csr_scauseWr            (io_verif_csr_scauseWr),
    .io_uvm_out_csr_satpWr              (io_verif_csr_satpWr),
    .io_uvm_out_csr_sscratchWr          (io_verif_csr_sscratchWr),
    .io_uvm_out_csr_vtypeWr             (io_verif_csr_vtypeWr),
    .io_uvm_out_csr_vcsrWr              (io_verif_csr_vcsrWr),
    .io_uvm_out_csr_vlWr                (io_verif_csr_vlWr),
    .io_uvm_out_csr_vstartWr            (io_verif_csr_vstartWr),
    .io_uvm_out_update_reg_valid        (io_verif_update_reg_valid),
    .io_uvm_out_update_reg_gpr_en       (io_verif_update_reg_gpr_en),
    .io_uvm_out_update_reg_pc           (io_verif_update_reg_pc),
    .io_uvm_out_update_reg_rd           (io_verif_update_reg_rd),
    .io_uvm_out_update_reg_rfd          (io_verif_update_reg_rfd),
    .io_uvm_out_update_reg_data         (io_verif_update_reg_data),
    .io_uvm_out_sfma                    (io_verif_sfma),
    .io_uvm_out_csr_evec                (io_verif_csr_evec)
  );
  rf_combMem_0 rf_ext (	// @[RocketCore.scala:1639:15]
    .R0_addr  (~_ibuf_io_inst_0_bits_inst_rs1),	// @[RocketCore.scala:324:20, :1640:39]
    .R0_en    (1'h1),
    .R0_clk   (clock),
    .R1_addr  (~_ibuf_io_inst_0_bits_inst_rs2),	// @[RocketCore.scala:324:20, :1640:39]
    .R1_en    (1'h1),
    .R1_clk   (clock),
    .R2_addr  (5'h1E),	// @[RocketCore.scala:1588:58]
    .R2_en    (1'h1),
    .R2_clk   (clock),
    .R3_addr  (5'h14),	// @[Mux.scala:47:70]
    .R3_en    (1'h1),
    .R3_clk   (clock),
    .R4_addr  (5'h13),	// @[RocketCore.scala:1588:58]
    .R4_en    (1'h1),
    .R4_clk   (clock),
    .R5_addr  (5'h12),	// @[RocketCore.scala:1588:58]
    .R5_en    (1'h1),
    .R5_clk   (clock),
    .R6_addr  (5'h11),	// @[Consts.scala:86:49]
    .R6_en    (1'h1),
    .R6_clk   (clock),
    .R7_addr  (5'h10),	// @[package.scala:16:47]
    .R7_en    (1'h1),
    .R7_clk   (clock),
    .R8_addr  (5'hF),	// @[RocketCore.scala:1640:39]
    .R8_en    (1'h1),
    .R8_clk   (clock),
    .R9_addr  (5'hE),	// @[RocketCore.scala:1640:39]
    .R9_en    (1'h1),
    .R9_clk   (clock),
    .R10_addr (5'hD),	// @[RocketCore.scala:1640:39]
    .R10_en   (1'h1),
    .R10_clk  (clock),
    .R11_addr (5'hC),	// @[RocketCore.scala:1640:39]
    .R11_en   (1'h1),
    .R11_clk  (clock),
    .R12_addr (5'hB),	// @[RocketCore.scala:1640:39]
    .R12_en   (1'h1),
    .R12_clk  (clock),
    .R13_addr (5'h1D),	// @[RocketCore.scala:1588:58]
    .R13_en   (1'h1),
    .R13_clk  (clock),
    .R14_addr (5'hA),	// @[RocketCore.scala:1640:39]
    .R14_en   (1'h1),
    .R14_clk  (clock),
    .R15_addr (5'h9),	// @[RocketCore.scala:1640:39]
    .R15_en   (1'h1),
    .R15_clk  (clock),
    .R16_addr (5'h8),	// @[RocketCore.scala:1640:39]
    .R16_en   (1'h1),
    .R16_clk  (clock),
    .R17_addr (5'h7),	// @[RocketCore.scala:1640:39]
    .R17_en   (1'h1),
    .R17_clk  (clock),
    .R18_addr (5'h6),	// @[RocketCore.scala:1640:39]
    .R18_en   (1'h1),
    .R18_clk  (clock),
    .R19_addr (5'h5),	// @[RocketCore.scala:1640:39]
    .R19_en   (1'h1),
    .R19_clk  (clock),
    .R20_addr (5'h4),	// @[RocketCore.scala:1640:39]
    .R20_en   (1'h1),
    .R20_clk  (clock),
    .R21_addr (5'h3),	// @[RocketCore.scala:1640:39]
    .R21_en   (1'h1),
    .R21_clk  (clock),
    .R22_addr (5'h2),	// @[RocketCore.scala:1640:39]
    .R22_en   (1'h1),
    .R22_clk  (clock),
    .R23_addr (5'h1),	// @[RocketCore.scala:1640:39]
    .R23_en   (1'h1),
    .R23_clk  (clock),
    .R24_addr (5'h1C),	// @[RocketCore.scala:1588:58]
    .R24_en   (1'h1),
    .R24_clk  (clock),
    .R25_addr (5'h0),
    .R25_en   (1'h1),
    .R25_clk  (clock),
    .R26_addr (5'h1B),	// @[RocketCore.scala:1588:58]
    .R26_en   (1'h1),
    .R26_clk  (clock),
    .R27_addr (5'h1A),	// @[RocketCore.scala:1588:58]
    .R27_en   (1'h1),
    .R27_clk  (clock),
    .R28_addr (5'h19),	// @[RocketCore.scala:1588:58]
    .R28_en   (1'h1),
    .R28_clk  (clock),
    .R29_addr (5'h18),	// @[RocketCore.scala:1588:58]
    .R29_en   (1'h1),
    .R29_clk  (clock),
    .R30_addr (5'h17),	// @[Mux.scala:47:70]
    .R30_en   (1'h1),
    .R30_clk  (clock),
    .R31_addr (5'h16),	// @[Mux.scala:47:70]
    .R31_en   (1'h1),
    .R31_clk  (clock),
    .R32_addr (5'h15),	// @[package.scala:16:47]
    .R32_en   (1'h1),
    .R32_clk  (clock),
    .R33_addr (5'h15),	// @[package.scala:16:47]
    .R33_en   (1'h1),
    .R33_clk  (clock),
    .W0_addr  (~rf_waddr),	// @[RocketCore.scala:1017:21, :1640:39]
    .W0_en    (rf_wen & (|rf_waddr)),	// @[RocketCore.scala:1016:23, :1017:21, :1028:17, :1639:15, :1651:{16,25}]
    .W0_clk   (clock),
    .W0_data  (coreMonitorBundle_wrdata),	// @[RocketCore.scala:1018:21]
    .R0_data  (_rf_ext_R0_data),
    .R1_data  (_rf_ext_R1_data),
    .R2_data  (_rf_ext_R2_data),
    .R3_data  (_rf_ext_R3_data),
    .R4_data  (_rf_ext_R4_data),
    .R5_data  (_rf_ext_R5_data),
    .R6_data  (_rf_ext_R6_data),
    .R7_data  (_rf_ext_R7_data),
    .R8_data  (_rf_ext_R8_data),
    .R9_data  (_rf_ext_R9_data),
    .R10_data (_rf_ext_R10_data),
    .R11_data (_rf_ext_R11_data),
    .R12_data (_rf_ext_R12_data),
    .R13_data (_rf_ext_R13_data),
    .R14_data (_rf_ext_R14_data),
    .R15_data (_rf_ext_R15_data),
    .R16_data (_rf_ext_R16_data),
    .R17_data (_rf_ext_R17_data),
    .R18_data (_rf_ext_R18_data),
    .R19_data (_rf_ext_R19_data),
    .R20_data (_rf_ext_R20_data),
    .R21_data (_rf_ext_R21_data),
    .R22_data (_rf_ext_R22_data),
    .R23_data (_rf_ext_R23_data),
    .R24_data (_rf_ext_R24_data),
    .R25_data (_rf_ext_R25_data),
    .R26_data (_rf_ext_R26_data),
    .R27_data (_rf_ext_R27_data),
    .R28_data (_rf_ext_R28_data),
    .R29_data (_rf_ext_R29_data),
    .R30_data (_rf_ext_R30_data),
    .R31_data (_rf_ext_R31_data),
    .R32_data (_rf_ext_R32_data),
    .R33_data (_rf_ext_R33_data)
  );
  CSRFile csr (	// @[RocketCore.scala:372:19]
    .clock                                       (clock),
    .reset                                       (reset),
    .io_ungated_clock                            (clock),
    .io_interrupts_debug                         (io_interrupts_debug),
    .io_interrupts_mtip                          (io_interrupts_mtip),
    .io_interrupts_msip                          (io_interrupts_msip),
    .io_interrupts_meip                          (io_interrupts_meip),
    .io_interrupts_seip                          (io_interrupts_seip),
    .io_hartid                                   (io_hartid),
    .io_rw_addr                                  (wb_reg_inst[31:20]),	// @[RocketCore.scala:305:24, :1095:32]
    .io_rw_cmd                                   (wb_ctrl_csr & {wb_reg_valid, 2'h3}),	// @[CSR.scala:168:{9,15}, RocketCore.scala:239:20, :294:35, :393:63]
    .io_rw_wdata                                 (wb_reg_wdata),	// @[RocketCore.scala:307:25]
    .io_decode_0_inst                            (_ibuf_io_inst_0_bits_inst_bits),	// @[RocketCore.scala:324:20]
    .io_exception                                (wb_xcpt),	// @[RocketCore.scala:1557:26]
    .io_retire                                   (~(wb_ctrl_vector | wb_reg_inst == 32'h73 | wb_reg_inst == 32'h100073) & wb_valid | io_vpu_commit_commit_vld & ~io_vpu_commit_exception_vld),	// @[RocketCore.scala:239:20, :305:24, :905:45, :1036:{20,52,62,77,90,102,131,134}]
    .io_cause                                    (_T_98 ? 64'h2 : _T_99 ? 64'hF : _T_100 ? 64'hD : _T_101 ? 64'h17 : _T_102 ? 64'h15 : _T_103 ? 64'h7 : _T_104 ? 64'h5 : _T_105 ? 64'h6 : _T_106 ? 64'h4 : wb_reg_xcpt ? wb_reg_cause : {59'h0, _T_108 ? 5'hF : _T_110 ? 5'hD : _T_112 ? 5'h17 : _T_114 ? 5'h15 : {2'h0, _T_116 ? 3'h7 : _T_118 ? 3'h5 : _T_120 ? 3'h6 : _T_122 ? 3'h4 : 3'h2}}),	// @[Mux.scala:47:70, RocketCore.scala:295:35, :298:35, :821:59, :837:19, :838:19, :839:19, :840:19, :841:19, :842:19, :843:19, :844:19, :846:34, :847:34, :848:34, :849:34, :850:34, :851:34, :852:34, :853:34, :1394:48, :1640:39, :1675:24, :1676:26, package.scala:16:47]
    .io_pc                                       (io_vpu_commit_commit_vld ? _svmqueue_io_out_bits_s_v_pc : wb_reg_pc),	// @[RocketCore.scala:300:22, :774:24, :1065:33, :1066:15, :1068:15]
    .io_tval                                     (vpu_lsu_xcpt ? {io_vpu_commit_xcpt_addr[63:39] == 25'h0 | (&(io_vpu_commit_xcpt_addr[63:39])) ? io_vpu_commit_xcpt_addr[39] : ~(io_vpu_commit_xcpt_addr[38]), io_vpu_commit_xcpt_addr[38:0]} : wb_xcpt & (tval_any_addr | wb_reg_cause == 64'h2) ? {wb_reg_wdata[63:39] == 25'h0 | (&(wb_reg_wdata[63:39])) ? wb_reg_wdata[39] : ~(wb_reg_wdata[38]), wb_reg_wdata[38:0]} : 40'h0),	// @[Cat.scala:33:92, Mux.scala:47:70, RocketCore.scala:298:35, :307:25, :820:47, :1071:38, :1073:32, :1074:{28,46}, :1076:{21,110}, :1557:26, :1572:17, :1573:{18,21,29,34,46,51,54}, :1574:16, pla.scala:114:39]
    .io_gva                                      (wb_xcpt & (tval_any_addr & _csr_io_status_v | ~wb_reg_xcpt & wb_reg_hls_or_dv)),	// @[RocketCore.scala:295:35, :302:29, :372:19, :1070:24, :1071:38, :1075:{25,43,62,80}, :1557:26]
    .io_fcsr_flags_valid                         (io_vpu_commit_commit_vld | io_fpu_fcsr_flags_valid),	// @[RocketCore.scala:1055:34, :1056:21, :1058:27]
    .io_fcsr_flags_bits                          (io_vpu_commit_commit_vld ? io_vpu_commit_fflags : io_fpu_fcsr_flags_bits),	// @[RocketCore.scala:1055:34, :1056:21, :1059:26]
    .io_counters_0_inc                           (csr_io_counters_0_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_1_inc                           (csr_io_counters_1_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_2_inc                           (csr_io_counters_2_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_3_inc                           (csr_io_counters_3_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_4_inc                           (csr_io_counters_4_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_5_inc                           (csr_io_counters_5_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_6_inc                           (csr_io_counters_6_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_7_inc                           (csr_io_counters_7_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_8_inc                           (csr_io_counters_8_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_9_inc                           (csr_io_counters_9_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_10_inc                          (csr_io_counters_10_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_11_inc                          (csr_io_counters_11_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_12_inc                          (csr_io_counters_12_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_13_inc                          (csr_io_counters_13_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_14_inc                          (csr_io_counters_14_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_15_inc                          (csr_io_counters_15_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_16_inc                          (csr_io_counters_16_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_17_inc                          (csr_io_counters_17_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_18_inc                          (csr_io_counters_18_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_19_inc                          (csr_io_counters_19_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_20_inc                          (csr_io_counters_20_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_21_inc                          (csr_io_counters_21_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_22_inc                          (csr_io_counters_22_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_23_inc                          (csr_io_counters_23_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_24_inc                          (csr_io_counters_24_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_25_inc                          (csr_io_counters_25_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_26_inc                          (csr_io_counters_26_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_27_inc                          (csr_io_counters_27_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_28_inc                          (csr_io_counters_28_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_29_inc                          (csr_io_counters_29_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_30_inc                          (csr_io_counters_30_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_31_inc                          (csr_io_counters_31_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_32_inc                          (csr_io_counters_32_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_33_inc                          (csr_io_counters_33_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_34_inc                          (csr_io_counters_34_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_35_inc                          (csr_io_counters_35_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_36_inc                          (csr_io_counters_36_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_37_inc                          (csr_io_counters_37_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_38_inc                          (csr_io_counters_38_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_counters_39_inc                          (csr_io_counters_39_inc_REG),	// @[RocketCore.scala:1463:50]
    .io_inst_0                                   ({(&(wb_reg_raw_inst[1:0])) ? wb_reg_inst[31:16] : 16'h0, wb_reg_raw_inst[15:0]}),	// @[Cat.scala:33:92, RocketCore.scala:305:24, :306:28, :1037:{50,66,73,91,119}]
    .io_vector_set_vs_dirty                      (wb_valid & (wb_ctrl_vset | wb_ctrl_vector) & ~wb_xcpt),	// @[RocketCore.scala:239:20, :905:{45,48}, :936:{49,67}, :1557:26]
    .io_vector_set_vconfig_valid                 ((_csr_io_vector_set_vstart_bits_T | io_vpu_commit_commit_vld & io_vpu_commit_update_vl) & ~wb_xcpt),	// @[RocketCore.scala:905:48, :930:43, :931:{57,85,114}, :1557:26]
    .io_vector_set_vconfig_bits_vl               (_csr_io_vector_set_vstart_bits_T ? vset_issue_vconfig_vl : {3'h0, io_vpu_commit_update_vl_data}),	// @[CSR.scala:387:46, RocketCore.scala:922:24, :930:{32,43}, :1683:24]
    .io_vector_set_vconfig_bits_vtype_vill       (_csr_io_vector_set_vstart_bits_T ? _vset_issue_vconfig_vtype_vill_T_9 : vpu_issue_vconfig_vtype_res_vill),	// @[CSR.scala:336:{42,80}, RocketCore.scala:930:{32,43}]
    .io_vector_set_vconfig_bits_vtype_vma        (_csr_io_vector_set_vstart_bits_T ? ~_vset_issue_vconfig_vtype_vill_T_9 & wb_reg_wdata[7] : ~vpu_issue_vconfig_vtype_res_vill & _csr_io_vector_vconfig_vtype_vma),	// @[CSR.scala:335:27, :336:{42,80}, :338:{11,35}, :339:11, :343:15, RocketCore.scala:307:25, :372:19, :930:{32,43}]
    .io_vector_set_vconfig_bits_vtype_vta        (_csr_io_vector_set_vstart_bits_T ? ~_vset_issue_vconfig_vtype_vill_T_9 & wb_reg_wdata[6] : ~vpu_issue_vconfig_vtype_res_vill & _csr_io_vector_vconfig_vtype_vta),	// @[CSR.scala:335:27, :336:{42,80}, :338:{11,35}, :339:11, :344:15, RocketCore.scala:307:25, :372:19, :930:{32,43}]
    .io_vector_set_vconfig_bits_vtype_vsew       (_csr_io_vector_set_vstart_bits_T ? (_vset_issue_vconfig_vtype_vill_T_9 ? 3'h0 : {1'h0, wb_reg_wdata[4:3]}) : vpu_issue_vconfig_vtype_res_vill ? 3'h0 : {1'h0, _csr_io_vector_vconfig_vtype_vsew[1:0]}),	// @[CSR.scala:336:{42,80}, :338:35, :340:{16,26}, :345:16, RocketCore.scala:307:25, :372:19, :930:{32,43}, :1683:24]
    .io_vector_set_vconfig_bits_vtype_vlmul_sign (_csr_io_vector_set_vstart_bits_T ? ~_vset_issue_vconfig_vtype_vill_T_9 & wb_reg_wdata[2] : ~vpu_issue_vconfig_vtype_res_vill & _csr_io_vector_vconfig_vtype_vlmul_sign),	// @[CSR.scala:335:27, :336:{42,80}, :338:{11,35}, :339:11, :346:22, RocketCore.scala:307:25, :372:19, :930:{32,43}]
    .io_vector_set_vconfig_bits_vtype_vlmul_mag  (_csr_io_vector_set_vstart_bits_T ? (_vset_issue_vconfig_vtype_vill_T_9 ? 2'h0 : wb_reg_wdata[1:0]) : vpu_issue_vconfig_vtype_res_vill ? 2'h0 : _csr_io_vector_vconfig_vtype_vlmul_mag),	// @[CSR.scala:335:27, :336:{42,80}, :338:35, :339:11, :347:21, RocketCore.scala:307:25, :372:19, :930:{32,43}]
    .io_vector_set_vstart_valid                  (_csr_io_vector_set_vstart_bits_T & ~wb_xcpt),	// @[RocketCore.scala:905:48, :930:43, :933:101, :1557:26]
    .io_vector_set_vxsat                         (io_vpu_commit_vxsat),
    .io_rw_rdata                                 (_csr_io_rw_rdata),
    .io_decode_0_fp_illegal                      (_csr_io_decode_0_fp_illegal),
    .io_decode_0_vector_illegal                  (_csr_io_decode_0_vector_illegal),
    .io_decode_0_fp_csr                          (_csr_io_decode_0_fp_csr),
    .io_decode_0_read_illegal                    (_csr_io_decode_0_read_illegal),
    .io_decode_0_write_illegal                   (_csr_io_decode_0_write_illegal),
    .io_decode_0_write_flush                     (_csr_io_decode_0_write_flush),
    .io_decode_0_system_illegal                  (_csr_io_decode_0_system_illegal),
    .io_decode_0_virtual_access_illegal          (_csr_io_decode_0_virtual_access_illegal),
    .io_decode_0_virtual_system_illegal          (_csr_io_decode_0_virtual_system_illegal),
    .io_csr_stall                                (_csr_io_csr_stall),
    .io_eret                                     (_csr_io_eret),
    .io_singleStep                               (_csr_io_singleStep),
    .io_status_debug                             (_csr_io_status_debug),
    .io_status_cease                             (_csr_io_status_cease),
    .io_status_wfi                               (_csr_io_status_wfi),
    .io_status_isa                               (_csr_io_status_isa),
    .io_status_dprv                              (_csr_io_status_dprv),
    .io_status_dv                                (_csr_io_status_dv),
    .io_status_prv                               (_csr_io_status_prv),
    .io_status_v                                 (_csr_io_status_v),
    .io_status_sd                                (_csr_io_status_sd),
    .io_status_mpv                               (_csr_io_status_mpv),
    .io_status_gva                               (_csr_io_status_gva),
    .io_status_tsr                               (_csr_io_status_tsr),
    .io_status_tw                                (_csr_io_status_tw),
    .io_status_tvm                               (_csr_io_status_tvm),
    .io_status_mxr                               (_csr_io_status_mxr),
    .io_status_sum                               (_csr_io_status_sum),
    .io_status_mprv                              (_csr_io_status_mprv),
    .io_status_fs                                (_csr_io_status_fs),
    .io_status_mpp                               (_csr_io_status_mpp),
    .io_status_vs                                (_csr_io_status_vs),
    .io_status_spp                               (_csr_io_status_spp),
    .io_status_mpie                              (_csr_io_status_mpie),
    .io_status_spie                              (_csr_io_status_spie),
    .io_status_mie                               (_csr_io_status_mie),
    .io_status_sie                               (_csr_io_status_sie),
    .io_hstatus_spvp                             (_csr_io_hstatus_spvp),
    .io_ptbr_mode                                (io_ptw_ptbr_mode),
    .io_ptbr_ppn                                 (io_ptw_ptbr_ppn),
    .io_evec                                     (_csr_io_evec),
    .io_time                                     (_csr_io_time),
    .io_fcsr_rm                                  (_csr_io_fcsr_rm),
    .io_interrupt                                (_csr_io_interrupt),
    .io_interrupt_cause                          (_csr_io_interrupt_cause),
    .io_bp_0_control_action                      (_csr_io_bp_0_control_action),
    .io_bp_0_control_chain                       (_csr_io_bp_0_control_chain),
    .io_bp_0_control_tmatch                      (_csr_io_bp_0_control_tmatch),
    .io_bp_0_control_m                           (_csr_io_bp_0_control_m),
    .io_bp_0_control_s                           (_csr_io_bp_0_control_s),
    .io_bp_0_control_u                           (_csr_io_bp_0_control_u),
    .io_bp_0_control_x                           (_csr_io_bp_0_control_x),
    .io_bp_0_control_w                           (_csr_io_bp_0_control_w),
    .io_bp_0_control_r                           (_csr_io_bp_0_control_r),
    .io_bp_0_address                             (_csr_io_bp_0_address),
    .io_pmp_0_cfg_l                              (io_ptw_pmp_0_cfg_l),
    .io_pmp_0_cfg_a                              (io_ptw_pmp_0_cfg_a),
    .io_pmp_0_cfg_x                              (io_ptw_pmp_0_cfg_x),
    .io_pmp_0_cfg_w                              (io_ptw_pmp_0_cfg_w),
    .io_pmp_0_cfg_r                              (io_ptw_pmp_0_cfg_r),
    .io_pmp_0_addr                               (io_ptw_pmp_0_addr),
    .io_pmp_0_mask                               (io_ptw_pmp_0_mask),
    .io_pmp_1_cfg_l                              (io_ptw_pmp_1_cfg_l),
    .io_pmp_1_cfg_a                              (io_ptw_pmp_1_cfg_a),
    .io_pmp_1_cfg_x                              (io_ptw_pmp_1_cfg_x),
    .io_pmp_1_cfg_w                              (io_ptw_pmp_1_cfg_w),
    .io_pmp_1_cfg_r                              (io_ptw_pmp_1_cfg_r),
    .io_pmp_1_addr                               (io_ptw_pmp_1_addr),
    .io_pmp_1_mask                               (io_ptw_pmp_1_mask),
    .io_pmp_2_cfg_l                              (io_ptw_pmp_2_cfg_l),
    .io_pmp_2_cfg_a                              (io_ptw_pmp_2_cfg_a),
    .io_pmp_2_cfg_x                              (io_ptw_pmp_2_cfg_x),
    .io_pmp_2_cfg_w                              (io_ptw_pmp_2_cfg_w),
    .io_pmp_2_cfg_r                              (io_ptw_pmp_2_cfg_r),
    .io_pmp_2_addr                               (io_ptw_pmp_2_addr),
    .io_pmp_2_mask                               (io_ptw_pmp_2_mask),
    .io_pmp_3_cfg_l                              (io_ptw_pmp_3_cfg_l),
    .io_pmp_3_cfg_a                              (io_ptw_pmp_3_cfg_a),
    .io_pmp_3_cfg_x                              (io_ptw_pmp_3_cfg_x),
    .io_pmp_3_cfg_w                              (io_ptw_pmp_3_cfg_w),
    .io_pmp_3_cfg_r                              (io_ptw_pmp_3_cfg_r),
    .io_pmp_3_addr                               (io_ptw_pmp_3_addr),
    .io_pmp_3_mask                               (io_ptw_pmp_3_mask),
    .io_pmp_4_cfg_l                              (io_ptw_pmp_4_cfg_l),
    .io_pmp_4_cfg_a                              (io_ptw_pmp_4_cfg_a),
    .io_pmp_4_cfg_x                              (io_ptw_pmp_4_cfg_x),
    .io_pmp_4_cfg_w                              (io_ptw_pmp_4_cfg_w),
    .io_pmp_4_cfg_r                              (io_ptw_pmp_4_cfg_r),
    .io_pmp_4_addr                               (io_ptw_pmp_4_addr),
    .io_pmp_4_mask                               (io_ptw_pmp_4_mask),
    .io_pmp_5_cfg_l                              (io_ptw_pmp_5_cfg_l),
    .io_pmp_5_cfg_a                              (io_ptw_pmp_5_cfg_a),
    .io_pmp_5_cfg_x                              (io_ptw_pmp_5_cfg_x),
    .io_pmp_5_cfg_w                              (io_ptw_pmp_5_cfg_w),
    .io_pmp_5_cfg_r                              (io_ptw_pmp_5_cfg_r),
    .io_pmp_5_addr                               (io_ptw_pmp_5_addr),
    .io_pmp_5_mask                               (io_ptw_pmp_5_mask),
    .io_pmp_6_cfg_l                              (io_ptw_pmp_6_cfg_l),
    .io_pmp_6_cfg_a                              (io_ptw_pmp_6_cfg_a),
    .io_pmp_6_cfg_x                              (io_ptw_pmp_6_cfg_x),
    .io_pmp_6_cfg_w                              (io_ptw_pmp_6_cfg_w),
    .io_pmp_6_cfg_r                              (io_ptw_pmp_6_cfg_r),
    .io_pmp_6_addr                               (io_ptw_pmp_6_addr),
    .io_pmp_6_mask                               (io_ptw_pmp_6_mask),
    .io_pmp_7_cfg_l                              (io_ptw_pmp_7_cfg_l),
    .io_pmp_7_cfg_a                              (io_ptw_pmp_7_cfg_a),
    .io_pmp_7_cfg_x                              (io_ptw_pmp_7_cfg_x),
    .io_pmp_7_cfg_w                              (io_ptw_pmp_7_cfg_w),
    .io_pmp_7_cfg_r                              (io_ptw_pmp_7_cfg_r),
    .io_pmp_7_addr                               (io_ptw_pmp_7_addr),
    .io_pmp_7_mask                               (io_ptw_pmp_7_mask),
    .io_pmp_8_cfg_l                              (io_ptw_pmp_8_cfg_l),
    .io_pmp_8_cfg_a                              (io_ptw_pmp_8_cfg_a),
    .io_pmp_8_cfg_x                              (io_ptw_pmp_8_cfg_x),
    .io_pmp_8_cfg_w                              (io_ptw_pmp_8_cfg_w),
    .io_pmp_8_cfg_r                              (io_ptw_pmp_8_cfg_r),
    .io_pmp_8_addr                               (io_ptw_pmp_8_addr),
    .io_pmp_8_mask                               (io_ptw_pmp_8_mask),
    .io_pmp_9_cfg_l                              (io_ptw_pmp_9_cfg_l),
    .io_pmp_9_cfg_a                              (io_ptw_pmp_9_cfg_a),
    .io_pmp_9_cfg_x                              (io_ptw_pmp_9_cfg_x),
    .io_pmp_9_cfg_w                              (io_ptw_pmp_9_cfg_w),
    .io_pmp_9_cfg_r                              (io_ptw_pmp_9_cfg_r),
    .io_pmp_9_addr                               (io_ptw_pmp_9_addr),
    .io_pmp_9_mask                               (io_ptw_pmp_9_mask),
    .io_pmp_10_cfg_l                             (io_ptw_pmp_10_cfg_l),
    .io_pmp_10_cfg_a                             (io_ptw_pmp_10_cfg_a),
    .io_pmp_10_cfg_x                             (io_ptw_pmp_10_cfg_x),
    .io_pmp_10_cfg_w                             (io_ptw_pmp_10_cfg_w),
    .io_pmp_10_cfg_r                             (io_ptw_pmp_10_cfg_r),
    .io_pmp_10_addr                              (io_ptw_pmp_10_addr),
    .io_pmp_10_mask                              (io_ptw_pmp_10_mask),
    .io_pmp_11_cfg_l                             (io_ptw_pmp_11_cfg_l),
    .io_pmp_11_cfg_a                             (io_ptw_pmp_11_cfg_a),
    .io_pmp_11_cfg_x                             (io_ptw_pmp_11_cfg_x),
    .io_pmp_11_cfg_w                             (io_ptw_pmp_11_cfg_w),
    .io_pmp_11_cfg_r                             (io_ptw_pmp_11_cfg_r),
    .io_pmp_11_addr                              (io_ptw_pmp_11_addr),
    .io_pmp_11_mask                              (io_ptw_pmp_11_mask),
    .io_pmp_12_cfg_l                             (io_ptw_pmp_12_cfg_l),
    .io_pmp_12_cfg_a                             (io_ptw_pmp_12_cfg_a),
    .io_pmp_12_cfg_x                             (io_ptw_pmp_12_cfg_x),
    .io_pmp_12_cfg_w                             (io_ptw_pmp_12_cfg_w),
    .io_pmp_12_cfg_r                             (io_ptw_pmp_12_cfg_r),
    .io_pmp_12_addr                              (io_ptw_pmp_12_addr),
    .io_pmp_12_mask                              (io_ptw_pmp_12_mask),
    .io_pmp_13_cfg_l                             (io_ptw_pmp_13_cfg_l),
    .io_pmp_13_cfg_a                             (io_ptw_pmp_13_cfg_a),
    .io_pmp_13_cfg_x                             (io_ptw_pmp_13_cfg_x),
    .io_pmp_13_cfg_w                             (io_ptw_pmp_13_cfg_w),
    .io_pmp_13_cfg_r                             (io_ptw_pmp_13_cfg_r),
    .io_pmp_13_addr                              (io_ptw_pmp_13_addr),
    .io_pmp_13_mask                              (io_ptw_pmp_13_mask),
    .io_pmp_14_cfg_l                             (io_ptw_pmp_14_cfg_l),
    .io_pmp_14_cfg_a                             (io_ptw_pmp_14_cfg_a),
    .io_pmp_14_cfg_x                             (io_ptw_pmp_14_cfg_x),
    .io_pmp_14_cfg_w                             (io_ptw_pmp_14_cfg_w),
    .io_pmp_14_cfg_r                             (io_ptw_pmp_14_cfg_r),
    .io_pmp_14_addr                              (io_ptw_pmp_14_addr),
    .io_pmp_14_mask                              (io_ptw_pmp_14_mask),
    .io_pmp_15_cfg_l                             (io_ptw_pmp_15_cfg_l),
    .io_pmp_15_cfg_a                             (io_ptw_pmp_15_cfg_a),
    .io_pmp_15_cfg_x                             (io_ptw_pmp_15_cfg_x),
    .io_pmp_15_cfg_w                             (io_ptw_pmp_15_cfg_w),
    .io_pmp_15_cfg_r                             (io_ptw_pmp_15_cfg_r),
    .io_pmp_15_addr                              (io_ptw_pmp_15_addr),
    .io_pmp_15_mask                              (io_ptw_pmp_15_mask),
    .io_counters_0_eventSel                      (_csr_io_counters_0_eventSel),
    .io_counters_1_eventSel                      (_csr_io_counters_1_eventSel),
    .io_counters_2_eventSel                      (_csr_io_counters_2_eventSel),
    .io_counters_3_eventSel                      (_csr_io_counters_3_eventSel),
    .io_counters_4_eventSel                      (_csr_io_counters_4_eventSel),
    .io_counters_5_eventSel                      (_csr_io_counters_5_eventSel),
    .io_counters_6_eventSel                      (_csr_io_counters_6_eventSel),
    .io_counters_7_eventSel                      (_csr_io_counters_7_eventSel),
    .io_counters_8_eventSel                      (_csr_io_counters_8_eventSel),
    .io_counters_9_eventSel                      (_csr_io_counters_9_eventSel),
    .io_counters_10_eventSel                     (_csr_io_counters_10_eventSel),
    .io_counters_11_eventSel                     (_csr_io_counters_11_eventSel),
    .io_counters_12_eventSel                     (_csr_io_counters_12_eventSel),
    .io_counters_13_eventSel                     (_csr_io_counters_13_eventSel),
    .io_counters_14_eventSel                     (_csr_io_counters_14_eventSel),
    .io_counters_15_eventSel                     (_csr_io_counters_15_eventSel),
    .io_counters_16_eventSel                     (_csr_io_counters_16_eventSel),
    .io_counters_17_eventSel                     (_csr_io_counters_17_eventSel),
    .io_counters_18_eventSel                     (_csr_io_counters_18_eventSel),
    .io_counters_19_eventSel                     (_csr_io_counters_19_eventSel),
    .io_counters_20_eventSel                     (_csr_io_counters_20_eventSel),
    .io_counters_21_eventSel                     (_csr_io_counters_21_eventSel),
    .io_counters_22_eventSel                     (_csr_io_counters_22_eventSel),
    .io_counters_23_eventSel                     (_csr_io_counters_23_eventSel),
    .io_counters_24_eventSel                     (_csr_io_counters_24_eventSel),
    .io_counters_25_eventSel                     (_csr_io_counters_25_eventSel),
    .io_counters_26_eventSel                     (_csr_io_counters_26_eventSel),
    .io_counters_27_eventSel                     (_csr_io_counters_27_eventSel),
    .io_counters_28_eventSel                     (_csr_io_counters_28_eventSel),
    .io_counters_29_eventSel                     (_csr_io_counters_29_eventSel),
    .io_counters_30_eventSel                     (_csr_io_counters_30_eventSel),
    .io_counters_31_eventSel                     (_csr_io_counters_31_eventSel),
    .io_counters_32_eventSel                     (_csr_io_counters_32_eventSel),
    .io_counters_33_eventSel                     (_csr_io_counters_33_eventSel),
    .io_counters_34_eventSel                     (_csr_io_counters_34_eventSel),
    .io_counters_35_eventSel                     (_csr_io_counters_35_eventSel),
    .io_counters_36_eventSel                     (_csr_io_counters_36_eventSel),
    .io_counters_37_eventSel                     (_csr_io_counters_37_eventSel),
    .io_counters_38_eventSel                     (_csr_io_counters_38_eventSel),
    .io_counters_39_eventSel                     (_csr_io_counters_39_eventSel),
    .io_inhibit_cycle                            (_csr_io_inhibit_cycle),
    .io_trace_0_valid                            (_csr_io_trace_0_valid),
    .io_trace_0_iaddr                            (_csr_io_trace_0_iaddr),
    .io_trace_0_insn                             (_csr_io_trace_0_insn),
    .io_trace_0_exception                        (_csr_io_trace_0_exception),
    .io_vector_vconfig_vl                        (_csr_io_vector_vconfig_vl),
    .io_vector_vconfig_vtype_vill                (_csr_io_vector_vconfig_vtype_vill),
    .io_vector_vconfig_vtype_vma                 (_csr_io_vector_vconfig_vtype_vma),
    .io_vector_vconfig_vtype_vta                 (_csr_io_vector_vconfig_vtype_vta),
    .io_vector_vconfig_vtype_vsew                (_csr_io_vector_vconfig_vtype_vsew),
    .io_vector_vconfig_vtype_vlmul_sign          (_csr_io_vector_vconfig_vtype_vlmul_sign),
    .io_vector_vconfig_vtype_vlmul_mag           (_csr_io_vector_vconfig_vtype_vlmul_mag),
    .io_vector_vstart                            (io_vpu_issue_bits_vInfo_vstart),
    .io_vector_vxrm                              (io_vpu_issue_bits_vInfo_vxrm),
    .io_mepc                                     (_csr_io_mepc),
    .io_mtval                                    (_csr_io_mtval),
    .io_mtvec                                    (_csr_io_mtvec),
    .io_mcause                                   (_csr_io_mcause),
    .io_mip                                      (_csr_io_mip),
    .io_mie                                      (_csr_io_mie),
    .io_mscratch                                 (_csr_io_mscratch),
    .io_mideleg                                  (_csr_io_mideleg),
    .io_medeleg                                  (_csr_io_medeleg),
    .io_minstret                                 (_csr_io_minstret),
    .io_sstatus                                  (_csr_io_sstatus),
    .io_sepc                                     (_csr_io_sepc),
    .io_stval                                    (_csr_io_stval),
    .io_stvec                                    (_csr_io_stvec),
    .io_scause                                   (_csr_io_scause),
    .io_satp                                     (_csr_io_satp),
    .io_sscratch                                 (_csr_io_sscratch),
    .io_vtype                                    (_csr_io_vtype),
    .io_vcsr                                     (_csr_io_vcsr),
    .io_vl                                       (_csr_io_vl),
    .io_vstart                                   (_csr_io_vstart),
    .io_customCSRs_0_value                       (_csr_io_customCSRs_0_value)
  );
  BreakpointUnit bpu (	// @[RocketCore.scala:429:19]
    .io_status_debug        (_csr_io_status_debug),	// @[RocketCore.scala:372:19]
    .io_status_prv          (_csr_io_status_prv),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_action (_csr_io_bp_0_control_action),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_chain  (_csr_io_bp_0_control_chain),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_tmatch (_csr_io_bp_0_control_tmatch),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_m      (_csr_io_bp_0_control_m),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_s      (_csr_io_bp_0_control_s),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_u      (_csr_io_bp_0_control_u),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_x      (_csr_io_bp_0_control_x),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_w      (_csr_io_bp_0_control_w),	// @[RocketCore.scala:372:19]
    .io_bp_0_control_r      (_csr_io_bp_0_control_r),	// @[RocketCore.scala:372:19]
    .io_bp_0_address        (_csr_io_bp_0_address),	// @[RocketCore.scala:372:19]
    .io_pc                  (_ibuf_io_pc[38:0]),	// @[RocketCore.scala:324:20, :432:13]
    .io_ea                  (mem_reg_wdata[38:0]),	// @[RocketCore.scala:278:26, :433:13]
    .io_xcpt_if             (_bpu_io_xcpt_if),
    .io_xcpt_ld             (_bpu_io_xcpt_ld),
    .io_xcpt_st             (_bpu_io_xcpt_st),
    .io_debug_if            (_bpu_io_debug_if),
    .io_debug_ld            (_bpu_io_debug_ld),
    .io_debug_st            (_bpu_io_debug_st)
  );
  ALU alu (	// @[RocketCore.scala:497:19]
    .io_dw        (ex_ctrl_alu_dw),	// @[RocketCore.scala:237:20]
    .io_fn        (ex_ctrl_alu_fn),	// @[RocketCore.scala:237:20]
    .io_in2       (_GEN_4[ex_ctrl_sel_alu2]),	// @[Mux.scala:81:{58,61}, RocketCore.scala:237:20]
    .io_in1       (ex_ctrl_sel_alu1 == 2'h2 ? {{24{ex_reg_pc[39]}}, ex_reg_pc} : ex_ctrl_sel_alu1 == 2'h1 ? ex_rs_0 : 64'h0),	// @[Mux.scala:81:{58,61}, RocketCore.scala:237:20, :250:22, :487:14]
    .io_out       (_alu_io_out),
    .io_adder_out (_alu_io_adder_out),
    .io_cmp_out   (_alu_io_cmp_out)
  );
  MulDiv div (	// @[RocketCore.scala:553:19]
    .clock             (clock),
    .reset             (reset),
    .io_req_valid      (_div_io_req_valid_T),	// @[RocketCore.scala:554:36]
    .io_req_bits_fn    (ex_ctrl_alu_fn),	// @[RocketCore.scala:237:20]
    .io_req_bits_dw    (ex_ctrl_alu_dw),	// @[RocketCore.scala:237:20]
    .io_req_bits_in1   (ex_rs_0),	// @[RocketCore.scala:487:14]
    .io_req_bits_in2   (ex_rs_1),	// @[RocketCore.scala:487:14]
    .io_req_bits_tag   (ex_reg_inst[11:7]),	// @[RocketCore.scala:253:24, :471:29]
    .io_kill           (killm_common & div_io_kill_REG),	// @[RocketCore.scala:766:68, :767:{31,41}]
    .io_resp_ready     (_GEN),	// @[RocketCore.scala:895:21, :993:35, :996:25, :1004:44, :1005:23]
    .io_req_ready      (_div_io_req_ready),
    .io_resp_valid     (_div_io_resp_valid),
    .io_resp_bits_data (_div_io_resp_bits_data),
    .io_resp_bits_tag  (_div_io_resp_bits_tag)
  );
  VpuMessageQueue svmqueue (	// @[RocketCore.scala:774:24]
    .clock              (clock),
    .reset              (reset),
    .io_in_valid        (_vector_in_pipe_T_3 & ~wb_xcpt),	// @[RocketCore.scala:905:48, :944:50, :952:58, :1557:26]
    .io_in_bits_s_v_pc  (wb_reg_pc),	// @[RocketCore.scala:300:22]
    .io_out_ready       (io_vpu_commit_commit_vld),
    .io_flush           (vpu_xcpt),	// @[RocketCore.scala:821:31]
    .io_out_bits_s_v_pc (_svmqueue_io_out_bits_s_v_pc)
  );
  InsructionQueue vectorQueue (	// @[RocketCore.scala:942:25]
    .clock                        (clock),
    .reset                        (reset),
    .io_enqueueInfo_valid         (_vectorQueue_io_enqueueInfo_valid_T_2),	// @[RocketCore.scala:944:68]
    .io_enqueueInfo_bits_v_inst   (wb_reg_inst),	// @[RocketCore.scala:305:24]
    .io_enqueueInfo_bits_v_rs1    (wb_reg_rs1),	// @[RocketCore.scala:313:23]
    .io_enqueueInfo_bits_v_rs2    (wb_reg_rs2),	// @[RocketCore.scala:308:23]
    .io_enqueueInfo_bits_v_fp_rs1 (wb_reg_fp_rs1),	// @[RocketCore.scala:315:26]
    .io_dequeueInfo_ready         (io_vpu_issue_ready),
    .io_flush                     (vpu_xcpt),	// @[RocketCore.scala:821:31]
    .io_enqueueInfo_ready         (_vectorQueue_io_enqueueInfo_ready),
    .io_dequeueInfo_valid         (_vectorQueue_io_dequeueInfo_valid),
    .io_dequeueInfo_bits_v_inst   (io_vpu_issue_bits_inst),
    .io_dequeueInfo_bits_v_rs1    (io_vpu_issue_bits_rs1),
    .io_dequeueInfo_bits_v_rs2    (io_vpu_issue_bits_rs2),
    .io_dequeueInfo_bits_v_fp_rs1 (io_vpu_issue_bits_frs1),
    .io_cnt                       (_vectorQueue_io_cnt)
  );
  PlusArgTimeout PlusArgTimeout (	// @[PlusArg.scala:89:11]
    .clock    (clock),
    .reset    (reset),
    .io_count (_csr_io_time[31:0])	// @[PlusArg.scala:89:82, RocketCore.scala:372:19]
  );
  assign io_imem_might_request = imem_might_request_reg;	// @[RocketCore.scala:150:35]
  assign io_imem_req_valid = take_pc_mem_wb;	// @[RocketCore.scala:320:35]
  assign io_imem_req_bits_pc = wb_xcpt | _csr_io_eret ? _csr_io_evec : hits_1_8 ? wb_reg_pc : _mem_npc_T_5;	// @[RocketCore.scala:300:22, :372:19, :668:129, :885:36, :1242:{8,17}, :1243:8, :1557:26]
  assign io_imem_req_bits_speculative = ~take_pc_wb;	// @[RocketCore.scala:785:34, :886:53]
  assign io_imem_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:1252:40]
  assign io_imem_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:301:28, :1253:45]
  assign io_imem_sfence_bits_rs2 = wb_reg_mem_size[1];	// @[RocketCore.scala:301:28, :1254:45]
  assign io_imem_sfence_bits_addr = wb_reg_wdata[38:0];	// @[RocketCore.scala:307:25, :1255:28]
  assign io_imem_btb_update_valid = mem_reg_valid & ~take_pc_wb & mem_wrong_npc & (~mem_cfi | _mem_cfi_taken_T | mem_ctrl_jalr | mem_ctrl_jal);	// @[RocketCore.scala:238:21, :260:36, :665:25, :670:8, :674:50, :785:34, :886:53, :1263:{77,81,90}]
  assign io_imem_btb_update_bits_prediction_entry = mem_reg_btb_resp_entry;	// @[RocketCore.scala:262:36]
  assign io_imem_btb_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:1272:{33,66}]
  assign io_imem_btb_update_bits_isValid = mem_cfi;	// @[RocketCore.scala:674:50]
  assign io_imem_btb_update_bits_br_pc = _io_imem_btb_update_bits_br_pc_output;	// @[RocketCore.scala:1271:69]
  assign io_imem_btb_update_bits_cfiType = _io_imem_btb_update_bits_cfiType_T_9 & mem_reg_inst[7] ? 2'h2 : mem_ctrl_jalr & {mem_reg_inst[19:18], mem_reg_inst[16:15]} == 4'h1 ? 2'h3 : {1'h0, _io_imem_btb_update_bits_cfiType_T_9};	// @[RocketCore.scala:238:21, :272:25, :393:63, :472:31, :1266:{8,23,41,53}, :1267:{8,23,64}, :1640:39]
  assign io_imem_bht_update_valid = mem_reg_valid & ~take_pc_wb;	// @[RocketCore.scala:260:36, :785:34, :886:53, :1275:45]
  assign io_imem_bht_update_bits_prediction_history = mem_reg_btb_resp_bht_history;	// @[RocketCore.scala:262:36]
  assign io_imem_bht_update_bits_pc = ~_io_imem_btb_update_bits_pc_T_1;	// @[RocketCore.scala:1272:{33,66}]
  assign io_imem_bht_update_bits_branch = mem_ctrl_branch;	// @[RocketCore.scala:238:21]
  assign io_imem_bht_update_bits_taken = mem_br_taken;	// @[RocketCore.scala:290:25]
  assign io_imem_bht_update_bits_mispredict = mem_wrong_npc;	// @[RocketCore.scala:670:8]
  assign io_imem_flush_icache = wb_reg_valid & wb_ctrl_fence_i & ~io_dmem_s2_nack;	// @[RocketCore.scala:239:20, :294:35, :1245:{59,62}]
  assign io_imem_progress = io_imem_progress_REG;	// @[RocketCore.scala:1251:30]
  assign io_dmem_req_valid = _io_dmem_req_valid_output;	// @[RocketCore.scala:1297:57]
  assign io_dmem_req_bits_addr = io_vpu_memory_req_valid ? {io_vpu_memory_req_bits_addr[63:39] == 25'h0 | (&(io_vpu_memory_req_bits_addr[63:39])) ? io_vpu_memory_req_bits_addr[39] : ~(io_vpu_memory_req_bits_addr[38]), io_vpu_memory_req_bits_addr[38:0]} : {ex_rs_0[63:39] == 25'h0 | (&(ex_rs_0[63:39])) ? _alu_io_adder_out[39] : ~(_alu_io_adder_out[38]), _alu_io_adder_out[38:0]};	// @[Cat.scala:33:92, RocketCore.scala:487:14, :497:19, :1318:31, :1572:17, :1573:{18,21,29,34,46,51,54}, :1574:16, pla.scala:114:39]
  assign io_dmem_req_bits_tag = io_vpu_memory_req_valid ? {io_vpu_memory_req_bits_addr[5:0], 1'h0} : {1'h0, ex_reg_inst[11:7], ex_ctrl_fp};	// @[Cat.scala:33:92, RocketCore.scala:237:20, :253:24, :471:29, :1306:31]
  assign io_dmem_req_bits_cmd = io_vpu_memory_req_valid ? (io_vpu_memory_req_bits_cmd ? 5'h11 : 5'h0) : ex_ctrl_mem_cmd;	// @[Consts.scala:86:49, RocketCore.scala:237:20, :1308:27, :1309:31]
  assign io_dmem_req_bits_size = io_vpu_memory_req_valid ? 2'h3 : ex_reg_mem_size;	// @[RocketCore.scala:251:28, :393:63, :1311:31]
  assign io_dmem_req_bits_signed = ~io_vpu_memory_req_valid & ~(ex_reg_hls ? ex_reg_inst[20] : ex_reg_inst[14]);	// @[RocketCore.scala:252:23, :253:24, :1315:{32,65,69,110}, :1679:39]
  assign io_dmem_req_bits_dprv = io_vpu_memory_req_valid | ~ex_reg_hls ? _csr_io_status_dprv : {1'h0, _csr_io_hstatus_spvp};	// @[RocketCore.scala:252:23, :372:19, :1328:{31,78}]
  assign io_dmem_req_bits_dv = _io_dmem_req_bits_dv_output;	// @[RocketCore.scala:1329:29]
  assign io_dmem_req_bits_phys = 1'h0;
  assign io_dmem_req_bits_no_alloc = 1'h0;
  assign io_dmem_req_bits_no_xcpt = 1'h0;
  assign io_dmem_req_bits_data = 64'h0;
  assign io_dmem_req_bits_mask = 8'h0;
  assign io_dmem_s1_kill = (killm_common | mem_ldst_xcpt | fpu_kill_mem) & ~vinst_accessing;	// @[RocketCore.scala:764:51, :766:68, :876:69, :883:46, :1340:{53,70}, :1557:26]
  assign io_dmem_s1_data_data = io_dmem_s1_data_data_REG ? s1_req_vpu_data : mem_ctrl_fp ? io_fpu_store_data : mem_reg_rs2;	// @[Reg.scala:35:20, RocketCore.scala:238:21, :279:24, :1333:{30,38,116}]
  assign io_dmem_s1_data_mask = io_dmem_s1_data_mask_REG ? s1_req_vpu_mask : 8'h0;	// @[Reg.scala:35:20, RocketCore.scala:1336:{30,38}]
  assign io_dmem_s2_kill = 1'h0;
  assign io_dmem_keep_clock_enabled = _ibuf_io_inst_0_valid & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_32) & ~_csr_io_csr_stall;	// @[Cat.scala:33:92, RocketCore.scala:324:20, :372:19, :1343:{70,73}, pla.scala:114:39]
  assign io_ptw_sfence_valid = _io_imem_sfence_valid_output;	// @[RocketCore.scala:1252:40]
  assign io_ptw_sfence_bits_rs1 = wb_reg_mem_size[0];	// @[RocketCore.scala:301:28, :1253:45]
  assign io_ptw_status_debug = _csr_io_status_debug;	// @[RocketCore.scala:372:19]
  assign io_ptw_status_prv = _csr_io_status_prv;	// @[RocketCore.scala:372:19]
  assign io_ptw_status_mxr = _csr_io_status_mxr;	// @[RocketCore.scala:372:19]
  assign io_ptw_status_sum = _csr_io_status_sum;	// @[RocketCore.scala:372:19]
  assign io_ptw_customCSRs_csrs_0_value = _csr_io_customCSRs_0_value;	// @[RocketCore.scala:372:19]
  assign io_fpu_inst = _ibuf_io_inst_0_bits_inst_bits;	// @[RocketCore.scala:324:20]
  assign io_fpu_fromint_data = ex_rs_0;	// @[RocketCore.scala:487:14]
  assign io_fpu_fcsr_rm = _csr_io_fcsr_rm;	// @[RocketCore.scala:372:19]
  assign io_fpu_dmem_resp_val = _io_fpu_dmem_resp_val_output;	// @[RocketCore.scala:1288:62]
  assign io_fpu_dmem_resp_type = {1'h0, vpu_w_fpr ? 2'h3 : io_dmem_resp_bits_size};	// @[RocketCore.scala:393:63, :1174:84, :1290:{25,31}]
  assign io_fpu_dmem_resp_tag = vpu_w_fpr ? io_vpu_commit_return_reg_idx : io_dmem_resp_bits_tag[5:1];	// @[RocketCore.scala:891:46, :1174:84, :1291:30]
  assign io_fpu_dmem_resp_data = vpu_w_fpr ? io_vpu_commit_return_data : io_dmem_resp_bits_data_word_bypass;	// @[RocketCore.scala:1174:84, :1289:31]
  assign io_fpu_valid = ~ctrl_killd & (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_66) | (|_id_ctrl_decoder_decoded_orMatrixOutputs_T_1);	// @[Cat.scala:33:92, RocketCore.scala:567:19, :1237:106, :1282:{31,45}, pla.scala:114:39]
  assign io_fpu_killx = ctrl_killx;	// @[RocketCore.scala:651:48]
  assign io_fpu_killm = killm_common;	// @[RocketCore.scala:766:68]
  assign io_fpu_id_ctrl_vector = |_id_ctrl_decoder_decoded_orMatrixOutputs_T_1;	// @[Cat.scala:33:92, pla.scala:114:39]
  assign io_wfi = _csr_io_status_wfi;	// @[RocketCore.scala:372:19]
  assign io_verif_commit_order = 10'h0;	// @[RocketCore.scala:326:26]
  assign io_verif_commit_fused = 1'h0;
  assign io_verif_trap_pc = 64'h0;
  assign io_verif_trap_firstInsn = 64'h0;
  assign io_verif_dest_gprWr = 1'h0;
  assign io_verif_dest_fprWr = 1'h0;
  assign io_verif_dest_vprWr = 1'h0;
  assign io_verif_dest_idx = 8'h0;
  assign io_verif_src_vmaskRd = 128'h0;	// @[RocketCore.scala:326:26]
  assign io_verif_src1_gprRd = 1'h0;
  assign io_verif_src1_fprRd = 1'h0;
  assign io_verif_src1_vprRd = 1'h0;
  assign io_verif_src1_idx = 8'h0;
  assign io_verif_src2_gprRd = 1'h0;
  assign io_verif_src2_fprRd = 1'h0;
  assign io_verif_src2_vprRd = 1'h0;
  assign io_verif_src2_idx = 8'h0;
  assign io_verif_src3_gprRd = 1'h0;
  assign io_verif_src3_fprRd = 1'h0;
  assign io_verif_src3_vprRd = 1'h0;
  assign io_verif_src3_idx = 8'h0;
  assign io_verif_csr_mstatusRd = 64'h0;
  assign io_verif_csr_mepcRd = 64'h0;
  assign io_verif_csr_mtvalRd = 64'h0;
  assign io_verif_csr_mtvecRd = 64'h0;
  assign io_verif_csr_mcauseRd = 64'h0;
  assign io_verif_csr_mipRd = 64'h0;
  assign io_verif_csr_mieRd = 64'h0;
  assign io_verif_csr_mscratchRd = 64'h0;
  assign io_verif_csr_midelegRd = 64'h0;
  assign io_verif_csr_medelegRd = 64'h0;
  assign io_verif_csr_minstretRd = 64'h0;
  assign io_verif_csr_sstatusRd = 64'h0;
  assign io_verif_csr_sepcRd = 64'h0;
  assign io_verif_csr_stvalRd = 64'h0;
  assign io_verif_csr_stvecRd = 64'h0;
  assign io_verif_csr_scauseRd = 64'h0;
  assign io_verif_csr_satpRd = 64'h0;
  assign io_verif_csr_sscratchRd = 64'h0;
  assign io_verif_csr_vtypeRd = 64'h0;
  assign io_verif_csr_vcsrRd = 64'h0;
  assign io_verif_csr_vlRd = 64'h0;
  assign io_verif_csr_vstartRd = 64'h0;
  assign io_verif_mem_valid = 1'h0;
  assign io_verif_mem_addr = 64'h0;
  assign io_verif_mem_isStore = 1'h0;
  assign io_verif_mem_isLoad = 1'h0;
  assign io_verif_mem_isVector = 1'h0;
  assign io_verif_mem_maskWr = 8'h0;
  assign io_verif_mem_maskRd = 8'h0;
  assign io_verif_mem_dataWr = 1024'h0;	// @[RocketCore.scala:326:26]
  assign io_verif_mem_datatRd = 1024'h0;	// @[RocketCore.scala:326:26]
  assign io_vpu_issue_valid = _io_vpu_issue_valid_output;	// @[RocketCore.scala:959:58]
  assign io_vpu_issue_bits_vInfo_vl = _csr_io_vector_vconfig_vl;	// @[RocketCore.scala:372:19]
  assign io_vpu_issue_bits_vInfo_vma = _csr_io_vector_vconfig_vtype_vma;	// @[RocketCore.scala:372:19]
  assign io_vpu_issue_bits_vInfo_vta = _csr_io_vector_vconfig_vtype_vta;	// @[RocketCore.scala:372:19]
  assign io_vpu_issue_bits_vInfo_vsew = _csr_io_vector_vconfig_vtype_vsew;	// @[RocketCore.scala:372:19]
  assign io_vpu_issue_bits_vInfo_vlmul = {_csr_io_vector_vconfig_vtype_vlmul_sign, _csr_io_vector_vconfig_vtype_vlmul_mag};	// @[Cat.scala:33:92, RocketCore.scala:372:19]
  assign io_vpu_issue_bits_vInfo_frm = _csr_io_fcsr_rm;	// @[RocketCore.scala:372:19]
  assign io_vpu_memory_req_ready = io_dmem_req_ready;
  assign io_vpu_memory_resp_valid = vinst_accessing & io_dmem_resp_valid;	// @[RocketCore.scala:876:69, :1350:34]
  assign io_vpu_memory_resp_bits_idx = s2_idx;	// @[RocketCore.scala:1323:23]
  assign io_vpu_memory_resp_bits_data = io_dmem_resp_bits_data;
  assign io_vpu_memory_resp_bits_mask = io_dmem_resp_bits_mask;
  assign io_vpu_memory_resp_bits_nack = io_dmem_s2_nack;
  assign io_vpu_memory_resp_bits_has_data = io_dmem_resp_bits_has_data;
  assign io_vpu_memory_xcpt_ma_ld = io_dmem_s2_xcpt_ma_ld;
  assign io_vpu_memory_xcpt_ma_st = io_dmem_s2_xcpt_ma_st;
  assign io_vpu_memory_xcpt_pf_ld = io_dmem_s2_xcpt_pf_ld;
  assign io_vpu_memory_xcpt_pf_st = io_dmem_s2_xcpt_pf_st;
  assign io_vpu_memory_xcpt_gf_ld = io_dmem_s2_xcpt_gf_ld;
  assign io_vpu_memory_xcpt_gf_st = io_dmem_s2_xcpt_gf_st;
  assign io_vpu_memory_xcpt_ae_ld = io_dmem_s2_xcpt_ae_ld;
  assign io_vpu_memory_xcpt_ae_st = io_dmem_s2_xcpt_ae_st;
endmodule

