<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › bcma › driver_chipcommon_pmu.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>driver_chipcommon_pmu.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Broadcom specific AMBA</span>
<span class="cm"> * ChipCommon Power Management Unit driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2009, Michael Buesch &lt;m@bues.ch&gt;</span>
<span class="cm"> * Copyright 2007, Broadcom Corporation</span>
<span class="cm"> *</span>
<span class="cm"> * Licensed under the GNU/GPL. See COPYING for details.</span>
<span class="cm"> */</span>

<span class="cp">#include &quot;bcma_private.h&quot;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/bcma/bcma.h&gt;</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">bcma_chipco_pll_read</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_ADDR</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_DATA</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">bcma_chipco_pll_write</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_ADDR</span><span class="p">);</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_DATA</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcma_chipco_pll_write</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">bcma_chipco_pll_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span>
			     <span class="n">u32</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_ADDR</span><span class="p">);</span>
	<span class="n">bcma_cc_maskset32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PLLCTL_DATA</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcma_chipco_pll_maskset</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">bcma_chipco_chipctl_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span>
				 <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span> <span class="n">u32</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_CHIPCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_CHIPCTL_ADDR</span><span class="p">);</span>
	<span class="n">bcma_cc_maskset32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_CHIPCTL_DATA</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcma_chipco_chipctl_maskset</span><span class="p">);</span>

<span class="kt">void</span> <span class="nf">bcma_chipco_regctl_maskset</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">offset</span><span class="p">,</span> <span class="n">u32</span> <span class="n">mask</span><span class="p">,</span>
				<span class="n">u32</span> <span class="n">set</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_REGCTL_ADDR</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_REGCTL_ADDR</span><span class="p">);</span>
	<span class="n">bcma_cc_maskset32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_REGCTL_DATA</span><span class="p">,</span> <span class="n">mask</span><span class="p">,</span> <span class="n">set</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL_GPL</span><span class="p">(</span><span class="n">bcma_chipco_regctl_maskset</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcma_pmu_pll_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4313</span>:
	<span class="k">case</span> <span class="mh">0x4331</span>:
	<span class="k">case</span> <span class="mi">43224</span>:
	<span class="k">case</span> <span class="mi">43225</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PLL init unknown for device 0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">bcma_pmu_resources_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">min_msk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">max_msk</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4313</span>:
		<span class="n">min_msk</span> <span class="o">=</span> <span class="mh">0x200D</span><span class="p">;</span>
		<span class="n">max_msk</span> <span class="o">=</span> <span class="mh">0xFFFF</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4331</span>:
	<span class="k">case</span> <span class="mi">43224</span>:
	<span class="k">case</span> <span class="mi">43225</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PMU resource config unknown for device 0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Set the resource masks. */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">min_msk</span><span class="p">)</span>
		<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_MINRES_MSK</span><span class="p">,</span> <span class="n">min_msk</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">max_msk</span><span class="p">)</span>
		<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_MAXRES_MSK</span><span class="p">,</span> <span class="n">max_msk</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">bcma_pmu_swreg_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4313</span>:
	<span class="k">case</span> <span class="mh">0x4331</span>:
	<span class="k">case</span> <span class="mi">43224</span>:
	<span class="k">case</span> <span class="mi">43225</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;PMU switch/regulators init unknown for device &quot;</span>
			<span class="s">&quot;0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Disable to allow reading SPROM. Don&#39;t know the adventages of enabling it. */</span>
<span class="kt">void</span> <span class="nf">bcma_chipco_bcm4331_ext_pa_lines_ctl</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">bool</span> <span class="n">enable</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">val</span><span class="p">;</span>

	<span class="n">val</span> <span class="o">=</span> <span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_CHIPCTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">enable</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">|=</span> <span class="n">BCMA_CHIPCTL_4331_EXTPA_EN</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">pkg</span> <span class="o">==</span> <span class="mi">9</span> <span class="o">||</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">pkg</span> <span class="o">==</span> <span class="mi">11</span><span class="p">)</span>
			<span class="n">val</span> <span class="o">|=</span> <span class="n">BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BCMA_CHIPCTL_4331_EXTPA_EN</span><span class="p">;</span>
		<span class="n">val</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BCMA_CHIPCTL_4331_EXTPA_ON_GPIO2_5</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">bcma_cc_write32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_CHIPCTL</span><span class="p">,</span> <span class="n">val</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">bcma_pmu_workarounds</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4313</span>:
		<span class="n">bcma_chipco_chipctl_maskset</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x7</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x4331</span>:
	<span class="k">case</span> <span class="mi">43431</span>:
		<span class="cm">/* Ext PA lines must be enabled for tx on BCM4331 */</span>
		<span class="n">bcma_chipco_bcm4331_ext_pa_lines_ctl</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="nb">true</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">43224</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Workarounds for 43224 rev 0 not fully &quot;</span>
				<span class="s">&quot;implemented</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="n">bcma_chipco_chipctl_maskset</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0x00F000F0</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">bcma_chipco_chipctl_maskset</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="mh">0xF0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">43225</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Workarounds unknown for device 0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">bcma_pmu_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">pmucap</span><span class="p">;</span>

	<span class="n">pmucap</span> <span class="o">=</span> <span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_CAP</span><span class="p">);</span>
	<span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span> <span class="o">=</span> <span class="p">(</span><span class="n">pmucap</span> <span class="o">&amp;</span> <span class="n">BCMA_CC_PMU_CAP_REVISION</span><span class="p">);</span>

	<span class="n">pr_debug</span><span class="p">(</span><span class="s">&quot;Found rev %u PMU (capabilities 0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span><span class="p">,</span>
		 <span class="n">pmucap</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span>
		<span class="n">bcma_cc_mask32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_CTL</span><span class="p">,</span>
			      <span class="o">~</span><span class="n">BCMA_CC_PMU_CTL_NOILPONW</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">bcma_cc_set32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_CTL</span><span class="p">,</span>
			     <span class="n">BCMA_CC_PMU_CTL_NOILPONW</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">id</span> <span class="o">==</span> <span class="mh">0x4329</span> <span class="o">&amp;&amp;</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">id</span><span class="p">.</span><span class="n">rev</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span>
		<span class="n">pr_err</span><span class="p">(</span><span class="s">&quot;Fix for 4329b0 bad LPOM state not implemented!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">bcma_pmu_pll_init</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
	<span class="n">bcma_pmu_resources_init</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
	<span class="n">bcma_pmu_swreg_init</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
	<span class="n">bcma_pmu_workarounds</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">bcma_pmu_alp_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4716</span>:
	<span class="k">case</span> <span class="mh">0x4748</span>:
	<span class="k">case</span> <span class="mi">47162</span>:
	<span class="k">case</span> <span class="mh">0x4313</span>:
	<span class="k">case</span> <span class="mh">0x5357</span>:
	<span class="k">case</span> <span class="mh">0x4749</span>:
	<span class="k">case</span> <span class="mi">53572</span>:
		<span class="cm">/* always 20Mhz */</span>
		<span class="k">return</span> <span class="mi">20000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x5356</span>:
	<span class="k">case</span> <span class="mh">0x5300</span>:
		<span class="cm">/* always 25Mhz */</span>
		<span class="k">return</span> <span class="mi">25000</span> <span class="o">*</span> <span class="mi">1000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;No ALP clock specified for %04X device, &quot;</span>
			<span class="s">&quot;pmu rev. %d, using default %d Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">,</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_ALP_CLOCK</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">BCMA_CC_PMU_ALP_CLOCK</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* Find the output of the &quot;m&quot; pll divider given pll controls that start with</span>
<span class="cm"> * pllreg &quot;pll0&quot; i.e. 12 for main 6 for phy, 0 for misc.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="n">u32</span> <span class="nf">bcma_pmu_clock</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">,</span> <span class="n">u32</span> <span class="n">pll0</span><span class="p">,</span> <span class="n">u32</span> <span class="n">m</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">div</span><span class="p">,</span> <span class="n">ndiv</span><span class="p">,</span> <span class="n">p1</span><span class="p">,</span> <span class="n">p2</span><span class="p">,</span> <span class="n">fc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="n">BUG_ON</span><span class="p">((</span><span class="n">pll0</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">pll0</span> <span class="o">&gt;</span> <span class="n">BCMA_CC_PMU4716_MAINPLL_PLL0</span><span class="p">));</span>

	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">m</span> <span class="o">||</span> <span class="n">m</span> <span class="o">&gt;</span> <span class="mi">4</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span> <span class="o">==</span> <span class="mh">0x5357</span> <span class="o">||</span> <span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span> <span class="o">==</span> <span class="mh">0x4749</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Detect failure in clock setting */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcma_cc_read32</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_CHIPSTAT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0x40000</span><span class="p">)</span>
			<span class="k">return</span> <span class="mi">133</span> <span class="o">*</span> <span class="mi">1000000</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcma_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">pll0</span> <span class="o">+</span> <span class="n">BCMA_CC_PPL_P1P2_OFF</span><span class="p">);</span>
	<span class="n">p1</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">BCMA_CC_PPL_P1_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">BCMA_CC_PPL_P1_SHIFT</span><span class="p">;</span>
	<span class="n">p2</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">BCMA_CC_PPL_P2_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">BCMA_CC_PPL_P2_SHIFT</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcma_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">pll0</span> <span class="o">+</span> <span class="n">BCMA_CC_PPL_M14_OFF</span><span class="p">);</span>
	<span class="n">div</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">m</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="n">BCMA_CC_PPL_MDIV_WIDTH</span><span class="p">))</span> <span class="o">&amp;</span>
		<span class="n">BCMA_CC_PPL_MDIV_MASK</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">bcma_chipco_pll_read</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">pll0</span> <span class="o">+</span> <span class="n">BCMA_CC_PPL_NM5_OFF</span><span class="p">);</span>
	<span class="n">ndiv</span> <span class="o">=</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">BCMA_CC_PPL_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">BCMA_CC_PPL_NDIV_SHIFT</span><span class="p">;</span>

	<span class="cm">/* Do calculation in Mhz */</span>
	<span class="n">fc</span> <span class="o">=</span> <span class="n">bcma_pmu_alp_clock</span><span class="p">(</span><span class="n">cc</span><span class="p">)</span> <span class="o">/</span> <span class="mi">1000000</span><span class="p">;</span>
	<span class="n">fc</span> <span class="o">=</span> <span class="p">(</span><span class="n">p1</span> <span class="o">*</span> <span class="n">ndiv</span> <span class="o">*</span> <span class="n">fc</span><span class="p">)</span> <span class="o">/</span> <span class="n">p2</span><span class="p">;</span>

	<span class="cm">/* Return clock in Hertz */</span>
	<span class="k">return</span> <span class="p">(</span><span class="n">fc</span> <span class="o">/</span> <span class="n">div</span><span class="p">)</span> <span class="o">*</span> <span class="mi">1000000</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* query bus clock frequency for PMU-enabled chipcommon */</span>
<span class="n">u32</span> <span class="nf">bcma_pmu_get_clockcontrol</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mh">0x4716</span>:
	<span class="k">case</span> <span class="mh">0x4748</span>:
	<span class="k">case</span> <span class="mi">47162</span>:
		<span class="k">return</span> <span class="n">bcma_pmu_clock</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU4716_MAINPLL_PLL0</span><span class="p">,</span>
				      <span class="n">BCMA_CC_PMU5_MAINPLL_SSB</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x5356</span>:
		<span class="k">return</span> <span class="n">bcma_pmu_clock</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU5356_MAINPLL_PLL0</span><span class="p">,</span>
				      <span class="n">BCMA_CC_PMU5_MAINPLL_SSB</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x5357</span>:
	<span class="k">case</span> <span class="mh">0x4749</span>:
		<span class="k">return</span> <span class="n">bcma_pmu_clock</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU5357_MAINPLL_PLL0</span><span class="p">,</span>
				      <span class="n">BCMA_CC_PMU5_MAINPLL_SSB</span><span class="p">);</span>
	<span class="k">case</span> <span class="mh">0x5300</span>:
		<span class="k">return</span> <span class="n">bcma_pmu_clock</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">BCMA_CC_PMU4706_MAINPLL_PLL0</span><span class="p">,</span>
				      <span class="n">BCMA_CC_PMU5_MAINPLL_SSB</span><span class="p">);</span>
	<span class="k">case</span> <span class="mi">53572</span>:
		<span class="k">return</span> <span class="mi">75000000</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">pr_warn</span><span class="p">(</span><span class="s">&quot;No backplane clock specified for %04X device, &quot;</span>
			<span class="s">&quot;pmu rev. %d, using default %d Hz</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">,</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span><span class="p">,</span> <span class="n">BCMA_CC_PMU_HT_CLOCK</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">BCMA_CC_PMU_HT_CLOCK</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* query cpu clock frequency for PMU-enabled chipcommon */</span>
<span class="n">u32</span> <span class="nf">bcma_pmu_get_clockcpu</span><span class="p">(</span><span class="k">struct</span> <span class="n">bcma_drv_cc</span> <span class="o">*</span><span class="n">cc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">bcma_bus</span> <span class="o">*</span><span class="n">bus</span> <span class="o">=</span> <span class="n">cc</span><span class="o">-&gt;</span><span class="n">core</span><span class="o">-&gt;</span><span class="n">bus</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span> <span class="o">==</span> <span class="mi">53572</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">300000000</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">cc</span><span class="o">-&gt;</span><span class="n">pmu</span><span class="p">.</span><span class="n">rev</span> <span class="o">&gt;=</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">pll</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">bus</span><span class="o">-&gt;</span><span class="n">chipinfo</span><span class="p">.</span><span class="n">id</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mh">0x5356</span>:
			<span class="n">pll</span> <span class="o">=</span> <span class="n">BCMA_CC_PMU5356_MAINPLL_PLL0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mh">0x5357</span>:
		<span class="k">case</span> <span class="mh">0x4749</span>:
			<span class="n">pll</span> <span class="o">=</span> <span class="n">BCMA_CC_PMU5357_MAINPLL_PLL0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">pll</span> <span class="o">=</span> <span class="n">BCMA_CC_PMU4716_MAINPLL_PLL0</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* TODO: if (bus-&gt;chipinfo.id == 0x5300)</span>
<span class="cm">		  return si_4706_pmu_clock(sih, osh, cc, PMU4706_MAINPLL_PLL0, PMU5_MAINPLL_CPU); */</span>
		<span class="k">return</span> <span class="n">bcma_pmu_clock</span><span class="p">(</span><span class="n">cc</span><span class="p">,</span> <span class="n">pll</span><span class="p">,</span> <span class="n">BCMA_CC_PMU5_MAINPLL_CPU</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">bcma_pmu_get_clockcontrol</span><span class="p">(</span><span class="n">cc</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
