Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Sun May 30 14:46:10 2021
| Host         : donovan-FR running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bram_loader_control_sets_placed.rpt
| Design       : bram_loader
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    84 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              52 |           21 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             102 |           34 |
| Yes          | No                    | No                     |             403 |           93 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             127 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |              Enable Signal              |            Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+-----------------------------------------+---------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                         | sender/TxD_i_1_n_0                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | sender/bitcounter                       | sender/bitcounter[3]_i_1__0_n_0       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | rx/bitcounter                           | rx/bitcounter[3]_i_1_n_0              |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | brams[2].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | brams[3].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | brams[6].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | brams[5].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | brams[1].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG | brams[0].calc/sel                       | rst_calc__0                           |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG | brams[4].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | brams[7].calc/wait_write_reg_n_0_[1]    | rst_calc__0                           |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | next_dat_delay_line[0]_i_1_n_0          | sender/SR[0]                          |                3 |              6 |         2.00 |
|  clk_IBUF_BUFG | increment_addr                          | sender/SR[0]                          |                1 |              7 |         7.00 |
|  clk_IBUF_BUFG | rx/E[0]                                 | sender/SR[0]                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG |                                         | rx/byte_num_reg[0]                    |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | rx/E[1]                                 | sender/SR[0]                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | inc_read_addr__0                        | sender/SR[0]                          |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | uart_send_byte                          | sender/SR[0]                          |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | tx_button/pressed_count[8]_i_2__0_n_0   | tx_button/pressed_count[8]_i_1__0_n_0 |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | compute_button/pressed_count[8]_i_2_n_0 | compute_button/clear                  |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG | rx/rxshiftreg_1                         |                                       |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG | sender/rightshiftreg                    |                                       |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG |                                         | rx/counter[0]_i_1_n_0                 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                         | sender/counter[0]_i_1__0_n_0          |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | compute_button/rst_calc                 | sender/SR[0]                          |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG |                                         | sender/SR[0]                          |                8 |             17 |         2.12 |
|  clk_IBUF_BUFG |                                         | rst_calc__0                           |               14 |             48 |         3.43 |
|  clk_IBUF_BUFG |                                         |                                       |               21 |             52 |         2.48 |
|  clk_IBUF_BUFG | next_data                               |                                       |               88 |            384 |         4.36 |
+----------------+-----------------------------------------+---------------------------------------+------------------+----------------+--------------+


