//
// File created by:  xmxlmode
// Do not modify this file
//
+delay_mode_path
+typdelays
-y
/cadtools5/xil_cds_design_kits/verilog/unisims
+libext+.v
-l
simout.tmp
/home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/testfixture.template
-f
/home/f93937xl/Cadence/COMP22111/Stump_ALU_run1/verilog.inpfiles
-f
/netopt/info/courses/COMP22111/JULY2022/Cadence/reffiles/include
+nostdout
+nocopyright
+elaborate
"+ncvlogargs+ -neverwarn -nostdout -nocopyright "
"+ncelabargs+ -neg_tchk  -nonotifier  -sdf_NOCheck_celltype  -access +r  -access +w  -access +c  -pulse_e 100  -pulse_r 100  -neverwarn  -timescale 1ns/10ps -nostdout -nocopyright"
