
SC2104D-Lab5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a9e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000fe4  0800ab70  0800ab70  0000bb70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bb54  0800bb54  0000d1f4  2**0
                  CONTENTS
  4 .ARM          00000008  0800bb54  0800bb54  0000cb54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bb5c  0800bb5c  0000d1f4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bb5c  0800bb5c  0000cb5c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bb60  0800bb60  0000cb60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f4  20000000  0800bb64  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000d1f4  2**0
                  CONTENTS
 10 .bss          00000968  200001f4  200001f4  0000d1f4  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000b5c  20000b5c  0000d1f4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000d1f4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000125b3  00000000  00000000  0000d224  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000026d1  00000000  00000000  0001f7d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001210  00000000  00000000  00021ea8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e43  00000000  00000000  000230b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0000358f  00000000  00000000  00023efb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00014d6c  00000000  00000000  0002748a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dceb7  00000000  00000000  0003c1f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001190ad  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005f3c  00000000  00000000  001190f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004c  00000000  00000000  0011f02c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001f4 	.word	0x200001f4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ab58 	.word	0x0800ab58

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001f8 	.word	0x200001f8
 80001cc:	0800ab58 	.word	0x0800ab58

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <absf>:
	// ===== Turn control using ICM-20948 gyro Z =====
	static float gyro_z_bias_dps = 0.0f;   // bias (deg/s)
	static float yaw_deg = 0.0f;           // integrated angle (deg)
	static uint32_t yaw_t_prev_ms = 0;

	static float absf(float x){ return (x < 0) ? -x : x; }
 8000ef4:	b480      	push	{r7}
 8000ef6:	b083      	sub	sp, #12
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	ed87 0a01 	vstr	s0, [r7, #4]
 8000efe:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0a:	d504      	bpl.n	8000f16 <absf+0x22>
 8000f0c:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f10:	eef1 7a67 	vneg.f32	s15, s15
 8000f14:	e001      	b.n	8000f1a <absf+0x26>
 8000f16:	edd7 7a01 	vldr	s15, [r7, #4]
 8000f1a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f1e:	370c      	adds	r7, #12
 8000f20:	46bd      	mov	sp, r7
 8000f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f26:	4770      	bx	lr

08000f28 <icm_get_gz_dps>:
	// Forward declaration (put near the top, before icm_get_gz_dps)
	static uint8_t icm_read_accel_gyro(int16_t *ax, int16_t *ay, int16_t *az,
	                                   int16_t *gx, int16_t *gy, int16_t *gz);

	static float icm_get_gz_dps(void)
	{
 8000f28:	b590      	push	{r4, r7, lr}
 8000f2a:	b087      	sub	sp, #28
 8000f2c:	af02      	add	r7, sp, #8
	    int16_t ax, ay, az, gx, gy, gz;
	    if (!icm_read_accel_gyro(&ax,&ay,&az,&gx,&gy,&gz)) return 0.0f;
 8000f2e:	f107 0408 	add.w	r4, r7, #8
 8000f32:	f107 020a 	add.w	r2, r7, #10
 8000f36:	f107 010c 	add.w	r1, r7, #12
 8000f3a:	f107 000e 	add.w	r0, r7, #14
 8000f3e:	1d3b      	adds	r3, r7, #4
 8000f40:	9301      	str	r3, [sp, #4]
 8000f42:	1dbb      	adds	r3, r7, #6
 8000f44:	9300      	str	r3, [sp, #0]
 8000f46:	4623      	mov	r3, r4
 8000f48:	f000 f8e4 	bl	8001114 <icm_read_accel_gyro>
 8000f4c:	4603      	mov	r3, r0
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d102      	bne.n	8000f58 <icm_get_gz_dps+0x30>
 8000f52:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 8000f7c <icm_get_gz_dps+0x54>
 8000f56:	e009      	b.n	8000f6c <icm_get_gz_dps+0x44>

	    // Common assumption: gyro full-scale = 250 dps => 131 LSB/dps
	    // If you configure a different range later, update this constant.
	    return ((float)gz / 131.0f);
 8000f58:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8000f5c:	ee07 3a90 	vmov	s15, r3
 8000f60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f64:	eddf 6a06 	vldr	s13, [pc, #24]	@ 8000f80 <icm_get_gz_dps+0x58>
 8000f68:	ee87 7aa6 	vdiv.f32	s14, s15, s13
	}
 8000f6c:	eef0 7a47 	vmov.f32	s15, s14
 8000f70:	eeb0 0a67 	vmov.f32	s0, s15
 8000f74:	3714      	adds	r7, #20
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd90      	pop	{r4, r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	00000000 	.word	0x00000000
 8000f80:	43030000 	.word	0x43030000

08000f84 <gyro_calibrate_bias>:

	static void gyro_calibrate_bias(void)
	{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b084      	sub	sp, #16
 8000f88:	af00      	add	r7, sp, #0
	    const int N = 300;
 8000f8a:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000f8e:	607b      	str	r3, [r7, #4]
	    float sum = 0.0f;
 8000f90:	f04f 0300 	mov.w	r3, #0
 8000f94:	60fb      	str	r3, [r7, #12]

	    for (int i = 0; i < N; i++) {
 8000f96:	2300      	movs	r3, #0
 8000f98:	60bb      	str	r3, [r7, #8]
 8000f9a:	e00f      	b.n	8000fbc <gyro_calibrate_bias+0x38>
	        sum += icm_get_gz_dps();
 8000f9c:	f7ff ffc4 	bl	8000f28 <icm_get_gz_dps>
 8000fa0:	eeb0 7a40 	vmov.f32	s14, s0
 8000fa4:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fa8:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000fac:	edc7 7a03 	vstr	s15, [r7, #12]
	        HAL_Delay(5);
 8000fb0:	2005      	movs	r0, #5
 8000fb2:	f002 fd19 	bl	80039e8 <HAL_Delay>
	    for (int i = 0; i < N; i++) {
 8000fb6:	68bb      	ldr	r3, [r7, #8]
 8000fb8:	3301      	adds	r3, #1
 8000fba:	60bb      	str	r3, [r7, #8]
 8000fbc:	68ba      	ldr	r2, [r7, #8]
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	429a      	cmp	r2, r3
 8000fc2:	dbeb      	blt.n	8000f9c <gyro_calibrate_bias+0x18>
	    }
	    gyro_z_bias_dps = sum / (float)N;
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	ee07 3a90 	vmov	s15, r3
 8000fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000fce:	edd7 6a03 	vldr	s13, [r7, #12]
 8000fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000fd6:	4b03      	ldr	r3, [pc, #12]	@ (8000fe4 <gyro_calibrate_bias+0x60>)
 8000fd8:	edc3 7a00 	vstr	s15, [r3]
	}
 8000fdc:	bf00      	nop
 8000fde:	3710      	adds	r7, #16
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}
 8000fe4:	20000594 	.word	0x20000594

08000fe8 <icm_write_u8>:

	static volatile uint8_t oled_page = 1;  // 1..8
	static volatile uint8_t imu_ready = 0;

	static HAL_StatusTypeDef icm_write_u8(uint8_t reg, uint8_t val)
	{
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b086      	sub	sp, #24
 8000fec:	af04      	add	r7, sp, #16
 8000fee:	4603      	mov	r3, r0
 8000ff0:	460a      	mov	r2, r1
 8000ff2:	71fb      	strb	r3, [r7, #7]
 8000ff4:	4613      	mov	r3, r2
 8000ff6:	71bb      	strb	r3, [r7, #6]
	    return HAL_I2C_Mem_Write(&hi2c2, ICM20948_ADDR, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, 100);
 8000ff8:	79fb      	ldrb	r3, [r7, #7]
 8000ffa:	b29a      	uxth	r2, r3
 8000ffc:	2364      	movs	r3, #100	@ 0x64
 8000ffe:	9302      	str	r3, [sp, #8]
 8001000:	2301      	movs	r3, #1
 8001002:	9301      	str	r3, [sp, #4]
 8001004:	1dbb      	adds	r3, r7, #6
 8001006:	9300      	str	r3, [sp, #0]
 8001008:	2301      	movs	r3, #1
 800100a:	21d0      	movs	r1, #208	@ 0xd0
 800100c:	4803      	ldr	r0, [pc, #12]	@ (800101c <icm_write_u8+0x34>)
 800100e:	f003 f9eb 	bl	80043e8 <HAL_I2C_Mem_Write>
 8001012:	4603      	mov	r3, r0
	}
 8001014:	4618      	mov	r0, r3
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}
 800101c:	20000210 	.word	0x20000210

08001020 <icm_read>:

	static HAL_StatusTypeDef icm_read(uint8_t reg, uint8_t *buf, uint16_t len)
	{
 8001020:	b580      	push	{r7, lr}
 8001022:	b086      	sub	sp, #24
 8001024:	af04      	add	r7, sp, #16
 8001026:	4603      	mov	r3, r0
 8001028:	6039      	str	r1, [r7, #0]
 800102a:	71fb      	strb	r3, [r7, #7]
 800102c:	4613      	mov	r3, r2
 800102e:	80bb      	strh	r3, [r7, #4]
	    return HAL_I2C_Mem_Read(&hi2c2, ICM20948_ADDR, reg, I2C_MEMADD_SIZE_8BIT, buf, len, 100);
 8001030:	79fb      	ldrb	r3, [r7, #7]
 8001032:	b29a      	uxth	r2, r3
 8001034:	2364      	movs	r3, #100	@ 0x64
 8001036:	9302      	str	r3, [sp, #8]
 8001038:	88bb      	ldrh	r3, [r7, #4]
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	683b      	ldr	r3, [r7, #0]
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2301      	movs	r3, #1
 8001042:	21d0      	movs	r1, #208	@ 0xd0
 8001044:	4803      	ldr	r0, [pc, #12]	@ (8001054 <icm_read+0x34>)
 8001046:	f003 fac9 	bl	80045dc <HAL_I2C_Mem_Read>
 800104a:	4603      	mov	r3, r0
	}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	20000210 	.word	0x20000210

08001058 <icm_select_bank>:

	static void icm_select_bank(uint8_t bank) // bank: 0..3
	{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	4603      	mov	r3, r0
 8001060:	71fb      	strb	r3, [r7, #7]
	    // Datasheet uses USER_BANK in REG_BANK_SEL; common libs set bank in bits [5:4]
	    icm_write_u8(REG_BANK_SEL, (bank << 4));
 8001062:	79fb      	ldrb	r3, [r7, #7]
 8001064:	011b      	lsls	r3, r3, #4
 8001066:	b2db      	uxtb	r3, r3
 8001068:	4619      	mov	r1, r3
 800106a:	207f      	movs	r0, #127	@ 0x7f
 800106c:	f7ff ffbc 	bl	8000fe8 <icm_write_u8>
	}
 8001070:	bf00      	nop
 8001072:	3708      	adds	r7, #8
 8001074:	46bd      	mov	sp, r7
 8001076:	bd80      	pop	{r7, pc}

08001078 <icm_whoami>:

	static uint8_t icm_whoami(void)
	{
 8001078:	b580      	push	{r7, lr}
 800107a:	b082      	sub	sp, #8
 800107c:	af00      	add	r7, sp, #0
	    uint8_t v = 0x00;
 800107e:	2300      	movs	r3, #0
 8001080:	71fb      	strb	r3, [r7, #7]
	    icm_select_bank(0);
 8001082:	2000      	movs	r0, #0
 8001084:	f7ff ffe8 	bl	8001058 <icm_select_bank>
	    if (icm_read(WHO_AM_I, &v, 1) != HAL_OK) return 0x00;
 8001088:	1dfb      	adds	r3, r7, #7
 800108a:	2201      	movs	r2, #1
 800108c:	4619      	mov	r1, r3
 800108e:	2000      	movs	r0, #0
 8001090:	f7ff ffc6 	bl	8001020 <icm_read>
 8001094:	4603      	mov	r3, r0
 8001096:	2b00      	cmp	r3, #0
 8001098:	d001      	beq.n	800109e <icm_whoami+0x26>
 800109a:	2300      	movs	r3, #0
 800109c:	e000      	b.n	80010a0 <icm_whoami+0x28>
	    return v;
 800109e:	79fb      	ldrb	r3, [r7, #7]
	}
 80010a0:	4618      	mov	r0, r3
 80010a2:	3708      	adds	r7, #8
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}

080010a8 <icm_init_minimal>:

	static uint8_t icm_init_minimal(void)
	{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
	    icm_select_bank(0);
 80010ae:	2000      	movs	r0, #0
 80010b0:	f7ff ffd2 	bl	8001058 <icm_select_bank>

	    // Wake from sleep: write 0x01 to PWR_MGMT_1 (common init sequence)
	    // (Clock select + sleep cleared)
	    if (icm_write_u8(PWR_MGMT_1, 0x01) != HAL_OK) return 0;
 80010b4:	2101      	movs	r1, #1
 80010b6:	2006      	movs	r0, #6
 80010b8:	f7ff ff96 	bl	8000fe8 <icm_write_u8>
 80010bc:	4603      	mov	r3, r0
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d001      	beq.n	80010c6 <icm_init_minimal+0x1e>
 80010c2:	2300      	movs	r3, #0
 80010c4:	e00c      	b.n	80010e0 <icm_init_minimal+0x38>

	    HAL_Delay(50);
 80010c6:	2032      	movs	r0, #50	@ 0x32
 80010c8:	f002 fc8e 	bl	80039e8 <HAL_Delay>

	    // Verify sensor ID
	    uint8_t id = icm_whoami();
 80010cc:	f7ff ffd4 	bl	8001078 <icm_whoami>
 80010d0:	4603      	mov	r3, r0
 80010d2:	71fb      	strb	r3, [r7, #7]
	    if (id != 0xEA) return 0;
 80010d4:	79fb      	ldrb	r3, [r7, #7]
 80010d6:	2bea      	cmp	r3, #234	@ 0xea
 80010d8:	d001      	beq.n	80010de <icm_init_minimal+0x36>
 80010da:	2300      	movs	r3, #0
 80010dc:	e000      	b.n	80010e0 <icm_init_minimal+0x38>

	    return 1;
 80010de:	2301      	movs	r3, #1
	}
 80010e0:	4618      	mov	r0, r3
 80010e2:	3708      	adds	r7, #8
 80010e4:	46bd      	mov	sp, r7
 80010e6:	bd80      	pop	{r7, pc}

080010e8 <be16_to_i16>:
	    OLED_Refresh_Gram();
	}


	static int16_t be16_to_i16(uint8_t hi, uint8_t lo)
	{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	4603      	mov	r3, r0
 80010f0:	460a      	mov	r2, r1
 80010f2:	71fb      	strb	r3, [r7, #7]
 80010f4:	4613      	mov	r3, r2
 80010f6:	71bb      	strb	r3, [r7, #6]
	    return (int16_t)((hi << 8) | lo);
 80010f8:	79fb      	ldrb	r3, [r7, #7]
 80010fa:	b21b      	sxth	r3, r3
 80010fc:	021b      	lsls	r3, r3, #8
 80010fe:	b21a      	sxth	r2, r3
 8001100:	79bb      	ldrb	r3, [r7, #6]
 8001102:	b21b      	sxth	r3, r3
 8001104:	4313      	orrs	r3, r2
 8001106:	b21b      	sxth	r3, r3
	}
 8001108:	4618      	mov	r0, r3
 800110a:	370c      	adds	r7, #12
 800110c:	46bd      	mov	sp, r7
 800110e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001112:	4770      	bx	lr

08001114 <icm_read_accel_gyro>:

	static uint8_t icm_read_accel_gyro(int16_t *ax, int16_t *ay, int16_t *az,
	                                   int16_t *gx, int16_t *gy, int16_t *gz)
	{
 8001114:	b580      	push	{r7, lr}
 8001116:	b088      	sub	sp, #32
 8001118:	af00      	add	r7, sp, #0
 800111a:	60f8      	str	r0, [r7, #12]
 800111c:	60b9      	str	r1, [r7, #8]
 800111e:	607a      	str	r2, [r7, #4]
 8001120:	603b      	str	r3, [r7, #0]
	    uint8_t buf[12];
	    icm_select_bank(0);
 8001122:	2000      	movs	r0, #0
 8001124:	f7ff ff98 	bl	8001058 <icm_select_bank>

	    // Read accel(6) + gyro(6) in two reads to keep it simple & reliable
	    if (icm_read(ACCEL_XOUT_H, buf, 6) != HAL_OK) return 0;
 8001128:	f107 0314 	add.w	r3, r7, #20
 800112c:	2206      	movs	r2, #6
 800112e:	4619      	mov	r1, r3
 8001130:	202d      	movs	r0, #45	@ 0x2d
 8001132:	f7ff ff75 	bl	8001020 <icm_read>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <icm_read_accel_gyro+0x2c>
 800113c:	2300      	movs	r3, #0
 800113e:	e048      	b.n	80011d2 <icm_read_accel_gyro+0xbe>
	    *ax = be16_to_i16(buf[0], buf[1]);
 8001140:	7d3b      	ldrb	r3, [r7, #20]
 8001142:	7d7a      	ldrb	r2, [r7, #21]
 8001144:	4611      	mov	r1, r2
 8001146:	4618      	mov	r0, r3
 8001148:	f7ff ffce 	bl	80010e8 <be16_to_i16>
 800114c:	4603      	mov	r3, r0
 800114e:	461a      	mov	r2, r3
 8001150:	68fb      	ldr	r3, [r7, #12]
 8001152:	801a      	strh	r2, [r3, #0]
	    *ay = be16_to_i16(buf[2], buf[3]);
 8001154:	7dbb      	ldrb	r3, [r7, #22]
 8001156:	7dfa      	ldrb	r2, [r7, #23]
 8001158:	4611      	mov	r1, r2
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ffc4 	bl	80010e8 <be16_to_i16>
 8001160:	4603      	mov	r3, r0
 8001162:	461a      	mov	r2, r3
 8001164:	68bb      	ldr	r3, [r7, #8]
 8001166:	801a      	strh	r2, [r3, #0]
	    *az = be16_to_i16(buf[4], buf[5]);
 8001168:	7e3b      	ldrb	r3, [r7, #24]
 800116a:	7e7a      	ldrb	r2, [r7, #25]
 800116c:	4611      	mov	r1, r2
 800116e:	4618      	mov	r0, r3
 8001170:	f7ff ffba 	bl	80010e8 <be16_to_i16>
 8001174:	4603      	mov	r3, r0
 8001176:	461a      	mov	r2, r3
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	801a      	strh	r2, [r3, #0]

	    if (icm_read(GYRO_XOUT_H, buf, 6) != HAL_OK) return 0;
 800117c:	f107 0314 	add.w	r3, r7, #20
 8001180:	2206      	movs	r2, #6
 8001182:	4619      	mov	r1, r3
 8001184:	2033      	movs	r0, #51	@ 0x33
 8001186:	f7ff ff4b 	bl	8001020 <icm_read>
 800118a:	4603      	mov	r3, r0
 800118c:	2b00      	cmp	r3, #0
 800118e:	d001      	beq.n	8001194 <icm_read_accel_gyro+0x80>
 8001190:	2300      	movs	r3, #0
 8001192:	e01e      	b.n	80011d2 <icm_read_accel_gyro+0xbe>
	    *gx = be16_to_i16(buf[0], buf[1]);
 8001194:	7d3b      	ldrb	r3, [r7, #20]
 8001196:	7d7a      	ldrb	r2, [r7, #21]
 8001198:	4611      	mov	r1, r2
 800119a:	4618      	mov	r0, r3
 800119c:	f7ff ffa4 	bl	80010e8 <be16_to_i16>
 80011a0:	4603      	mov	r3, r0
 80011a2:	461a      	mov	r2, r3
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	801a      	strh	r2, [r3, #0]
	    *gy = be16_to_i16(buf[2], buf[3]);
 80011a8:	7dbb      	ldrb	r3, [r7, #22]
 80011aa:	7dfa      	ldrb	r2, [r7, #23]
 80011ac:	4611      	mov	r1, r2
 80011ae:	4618      	mov	r0, r3
 80011b0:	f7ff ff9a 	bl	80010e8 <be16_to_i16>
 80011b4:	4603      	mov	r3, r0
 80011b6:	461a      	mov	r2, r3
 80011b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80011ba:	801a      	strh	r2, [r3, #0]
	    *gz = be16_to_i16(buf[4], buf[5]);
 80011bc:	7e3b      	ldrb	r3, [r7, #24]
 80011be:	7e7a      	ldrb	r2, [r7, #25]
 80011c0:	4611      	mov	r1, r2
 80011c2:	4618      	mov	r0, r3
 80011c4:	f7ff ff90 	bl	80010e8 <be16_to_i16>
 80011c8:	4603      	mov	r3, r0
 80011ca:	461a      	mov	r2, r3
 80011cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80011ce:	801a      	strh	r2, [r3, #0]

	    return 1;
 80011d0:	2301      	movs	r3, #1
	}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3720      	adds	r7, #32
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}
	...

080011dc <HAL_TIM_IC_CaptureCallback>:
	float_t Ki = 0;

#define PWM_ARR 7199   // same as TIM1->ARR / htim1.Init.Period


	void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim){
 80011dc:	b480      	push	{r7}
 80011de:	b083      	sub	sp, #12
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]
		counter = __HAL_TIM_GET_COUNTER(htim);
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80011ea:	4a0f      	ldr	r2, [pc, #60]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0x4c>)
 80011ec:	6013      	str	r3, [r2, #0]
		count = (int16_t)counter;
 80011ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001228 <HAL_TIM_IC_CaptureCallback+0x4c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	b21a      	sxth	r2, r3
 80011f4:	4b0d      	ldr	r3, [pc, #52]	@ (800122c <HAL_TIM_IC_CaptureCallback+0x50>)
 80011f6:	801a      	strh	r2, [r3, #0]
		position = count/2;  // x2 encoding
 80011f8:	4b0c      	ldr	r3, [pc, #48]	@ (800122c <HAL_TIM_IC_CaptureCallback+0x50>)
 80011fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011fe:	0fda      	lsrs	r2, r3, #31
 8001200:	4413      	add	r3, r2
 8001202:	105b      	asrs	r3, r3, #1
 8001204:	b21a      	sxth	r2, r3
 8001206:	4b0a      	ldr	r3, [pc, #40]	@ (8001230 <HAL_TIM_IC_CaptureCallback+0x54>)
 8001208:	801a      	strh	r2, [r3, #0]
		angle = count/2; // x2 encoding
 800120a:	4b08      	ldr	r3, [pc, #32]	@ (800122c <HAL_TIM_IC_CaptureCallback+0x50>)
 800120c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001210:	0fda      	lsrs	r2, r3, #31
 8001212:	4413      	add	r3, r2
 8001214:	105b      	asrs	r3, r3, #1
 8001216:	b21a      	sxth	r2, r3
 8001218:	4b06      	ldr	r3, [pc, #24]	@ (8001234 <HAL_TIM_IC_CaptureCallback+0x58>)
 800121a:	801a      	strh	r2, [r3, #0]
	}
 800121c:	bf00      	nop
 800121e:	370c      	adds	r7, #12
 8001220:	46bd      	mov	sp, r7
 8001222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001226:	4770      	bx	lr
 8001228:	200005a4 	.word	0x200005a4
 800122c:	200005a8 	.word	0x200005a8
 8001230:	200005d4 	.word	0x200005d4
 8001234:	200005d6 	.word	0x200005d6

08001238 <MotorDrive_enable>:
//			else
//				start = 0;
//			}
//	}

	void MotorDrive_enable(void) {
 8001238:	b580      	push	{r7, lr}
 800123a:	af00      	add	r7, sp, #0
		  //Enable PWM through TIM4-CH1/CH4 to drive the DC motor - Rev D board
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);  // on Motor drive A interface
 800123c:	2108      	movs	r1, #8
 800123e:	480c      	ldr	r0, [pc, #48]	@ (8001270 <MotorDrive_enable+0x38>)
 8001240:	f004 fcb6 	bl	8005bb0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_4);  // on Motor drive A interface
 8001244:	210c      	movs	r1, #12
 8001246:	480a      	ldr	r0, [pc, #40]	@ (8001270 <MotorDrive_enable+0x38>)
 8001248:	f004 fcb2 	bl	8005bb0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);  // on Motor drive D interface
 800124c:	2108      	movs	r1, #8
 800124e:	4809      	ldr	r0, [pc, #36]	@ (8001274 <MotorDrive_enable+0x3c>)
 8001250:	f004 fcae 	bl	8005bb0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);  // on Motor drive D interface
 8001254:	210c      	movs	r1, #12
 8001256:	4807      	ldr	r0, [pc, #28]	@ (8001274 <MotorDrive_enable+0x3c>)
 8001258:	f004 fcaa 	bl	8005bb0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);//cout
 800125c:	2100      	movs	r1, #0
 800125e:	4805      	ldr	r0, [pc, #20]	@ (8001274 <MotorDrive_enable+0x3c>)
 8001260:	f004 fca6 	bl	8005bb0 <HAL_TIM_PWM_Start>
		  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);//cout
 8001264:	2104      	movs	r1, #4
 8001266:	4803      	ldr	r0, [pc, #12]	@ (8001274 <MotorDrive_enable+0x3c>)
 8001268:	f004 fca2 	bl	8005bb0 <HAL_TIM_PWM_Start>

	}
 800126c:	bf00      	nop
 800126e:	bd80      	pop	{r7, pc}
 8001270:	2000033c 	.word	0x2000033c
 8001274:	20000264 	.word	0x20000264

08001278 <MotorC_stop>:
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0); // IN1=0
	  } else {
		__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0); // IN2=0
	  }
	}
	void MotorC_stop(void){
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, PWM_ARR);
 800127c:	4b07      	ldr	r3, [pc, #28]	@ (800129c <MotorC_stop+0x24>)
 800127e:	681b      	ldr	r3, [r3, #0]
 8001280:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001284:	635a      	str	r2, [r3, #52]	@ 0x34
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, PWM_ARR);
 8001286:	4b05      	ldr	r3, [pc, #20]	@ (800129c <MotorC_stop+0x24>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 800128e:	639a      	str	r2, [r3, #56]	@ 0x38
	}
 8001290:	bf00      	nop
 8001292:	46bd      	mov	sp, r7
 8001294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	20000264 	.word	0x20000264

080012a0 <MotorD_reverse>:
	void MotorC_reverse(int pwm){
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwm);
	}

	void MotorD_reverse(int pwm){
 80012a0:	b480      	push	{r7}
 80012a2:	b083      	sub	sp, #12
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	6078      	str	r0, [r7, #4]
	  // Motor D forward
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, 0);  // IN1=0
 80012a8:	4b06      	ldr	r3, [pc, #24]	@ (80012c4 <MotorD_reverse+0x24>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2200      	movs	r2, #0
 80012ae:	63da      	str	r2, [r3, #60]	@ 0x3c
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, pwm); // IN2=pwm
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <MotorD_reverse+0x24>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	687a      	ldr	r2, [r7, #4]
 80012b6:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 80012b8:	bf00      	nop
 80012ba:	370c      	adds	r7, #12
 80012bc:	46bd      	mov	sp, r7
 80012be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c2:	4770      	bx	lr
 80012c4:	20000264 	.word	0x20000264

080012c8 <MotorD_forward>:

	void MotorD_forward(int pwm){
 80012c8:	b480      	push	{r7}
 80012ca:	b083      	sub	sp, #12
 80012cc:	af00      	add	r7, sp, #0
 80012ce:	6078      	str	r0, [r7, #4]
	  // Motor D reverse
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_3, pwm); // IN1=pwm
 80012d0:	4b06      	ldr	r3, [pc, #24]	@ (80012ec <MotorD_forward+0x24>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	687a      	ldr	r2, [r7, #4]
 80012d6:	63da      	str	r2, [r3, #60]	@ 0x3c
	  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_4, 0);   // IN2=0
 80012d8:	4b04      	ldr	r3, [pc, #16]	@ (80012ec <MotorD_forward+0x24>)
 80012da:	681b      	ldr	r3, [r3, #0]
 80012dc:	2200      	movs	r2, #0
 80012de:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 80012e0:	bf00      	nop
 80012e2:	370c      	adds	r7, #12
 80012e4:	46bd      	mov	sp, r7
 80012e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ea:	4770      	bx	lr
 80012ec:	20000264 	.word	0x20000264

080012f0 <Servo_SetPWM>:
//	    __HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, pwm_value);
//
//	    servo_current = pwm_value;
//	}
	void Servo_SetPWM(int32_t us)
	{
 80012f0:	b480      	push	{r7}
 80012f2:	b083      	sub	sp, #12
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	    // TIM12 configured so 1 tick = 1us (PSC=71), period = 20ms (ARR=19999)
	    // Typical servo: 1000us to 2000us, center 1500us
	    if (us < 1000) us = 1000;
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80012fe:	da02      	bge.n	8001306 <Servo_SetPWM+0x16>
 8001300:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001304:	607b      	str	r3, [r7, #4]
	    if (us > 2000) us = 2000;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 800130c:	dd02      	ble.n	8001314 <Servo_SetPWM+0x24>
 800130e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001312:	607b      	str	r3, [r7, #4]

	    __HAL_TIM_SetCompare(&htim12, TIM_CHANNEL_1, us);
 8001314:	4b06      	ldr	r3, [pc, #24]	@ (8001330 <Servo_SetPWM+0x40>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	635a      	str	r2, [r3, #52]	@ 0x34
	    servo_current = us;
 800131c:	4a05      	ldr	r2, [pc, #20]	@ (8001334 <Servo_SetPWM+0x44>)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	6013      	str	r3, [r2, #0]
	}
 8001322:	bf00      	nop
 8001324:	370c      	adds	r7, #12
 8001326:	46bd      	mov	sp, r7
 8001328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800132c:	4770      	bx	lr
 800132e:	bf00      	nop
 8001330:	2000045c 	.word	0x2000045c
 8001334:	20000014 	.word	0x20000014

08001338 <Servo_Init>:

	void Servo_Init(void) {
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0
	    // Start PWM on TIM12 Channel 1
	    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_1);
 800133c:	2100      	movs	r1, #0
 800133e:	4805      	ldr	r0, [pc, #20]	@ (8001354 <Servo_Init+0x1c>)
 8001340:	f004 fc36 	bl	8005bb0 <HAL_TIM_PWM_Start>

	    // Set initial position to straight
	    Servo_SetPWM(servo_straight);
 8001344:	4b04      	ldr	r3, [pc, #16]	@ (8001358 <Servo_Init+0x20>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4618      	mov	r0, r3
 800134a:	f7ff ffd1 	bl	80012f0 <Servo_SetPWM>
	}
 800134e:	bf00      	nop
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	2000045c 	.word	0x2000045c
 8001358:	2000000c 	.word	0x2000000c

0800135c <Motor_stop>:
	void Motor_stop(void) {
 800135c:	b580      	push	{r7, lr}
 800135e:	af00      	add	r7, sp, #0
			//Set both IN1 and IN2 pins = '1'
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0);
 8001360:	4b09      	ldr	r3, [pc, #36]	@ (8001388 <Motor_stop+0x2c>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2200      	movs	r2, #0
 8001366:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0);
 8001368:	4b07      	ldr	r3, [pc, #28]	@ (8001388 <Motor_stop+0x2c>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2200      	movs	r2, #0
 800136e:	641a      	str	r2, [r3, #64]	@ 0x40
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0);
 8001370:	4b06      	ldr	r3, [pc, #24]	@ (800138c <Motor_stop+0x30>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	2200      	movs	r2, #0
 8001376:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0);
 8001378:	4b04      	ldr	r3, [pc, #16]	@ (800138c <Motor_stop+0x30>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	2200      	movs	r2, #0
 800137e:	641a      	str	r2, [r3, #64]	@ 0x40
			  // C
			  MotorC_stop();
 8001380:	f7ff ff7a 	bl	8001278 <MotorC_stop>

//			__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, 0);
//			  __HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, 0);
	}
 8001384:	bf00      	nop
 8001386:	bd80      	pop	{r7, pc}
 8001388:	2000033c 	.word	0x2000033c
 800138c:	20000264 	.word	0x20000264

08001390 <Motor_direction>:

	void Motor_direction(uint8_t forward) {
 8001390:	b480      	push	{r7}
 8001392:	b083      	sub	sp, #12
 8001394:	af00      	add	r7, sp, #0
 8001396:	4603      	mov	r3, r0
 8001398:	71fb      	strb	r3, [r7, #7]
		if (forward){// move forward
 800139a:	79fb      	ldrb	r3, [r7, #7]
 800139c:	2b00      	cmp	r3, #0
 800139e:	d008      	beq.n	80013b2 <Motor_direction+0x22>
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1'
 80013a0:	4b0b      	ldr	r3, [pc, #44]	@ (80013d0 <Motor_direction+0x40>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	2200      	movs	r2, #0
 80013a6:	63da      	str	r2, [r3, #60]	@ 0x3c
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,0); // set IN1 to maximum PWM (7199) for '1' for Drive D
 80013a8:	4b0a      	ldr	r3, [pc, #40]	@ (80013d4 <Motor_direction+0x44>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	2200      	movs	r2, #0
 80013ae:	63da      	str	r2, [r3, #60]	@ 0x3c
		  }
		else { // reverse
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
		}
	}
 80013b0:	e007      	b.n	80013c2 <Motor_direction+0x32>
			__HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1'
 80013b2:	4b07      	ldr	r3, [pc, #28]	@ (80013d0 <Motor_direction+0x40>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	2200      	movs	r2, #0
 80013b8:	641a      	str	r2, [r3, #64]	@ 0x40
			__HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,0); // set IN2 to maximum PWM (7199) for '1' for Drive D
 80013ba:	4b06      	ldr	r3, [pc, #24]	@ (80013d4 <Motor_direction+0x44>)
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	2200      	movs	r2, #0
 80013c0:	641a      	str	r2, [r3, #64]	@ 0x40
	}
 80013c2:	bf00      	nop
 80013c4:	370c      	adds	r7, #12
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	2000033c 	.word	0x2000033c
 80013d4:	20000264 	.word	0x20000264

080013d8 <Motor_forward>:

	void Motor_forward(int  pwmVal){
 80013d8:	b580      	push	{r7, lr}
 80013da:	b082      	sub	sp, #8
 80013dc:	af00      	add	r7, sp, #0
 80013de:	6078      	str	r0, [r7, #4]
		 // rotate motor in clockwise forward send the values to serial port for display
		 Motor_direction(1); //forward
 80013e0:	2001      	movs	r0, #1
 80013e2:	f7ff ffd5 	bl	8001390 <Motor_direction>
		 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor A
 80013e6:	4b06      	ldr	r3, [pc, #24]	@ (8001400 <Motor_forward+0x28>)
 80013e8:	681b      	ldr	r3, [r3, #0]
 80013ea:	687a      	ldr	r2, [r7, #4]
 80013ec:	641a      	str	r2, [r3, #64]	@ 0x40
		 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_4,pwmVal); // output PWM waveform to drive motor D - for debugging
 80013ee:	4b05      	ldr	r3, [pc, #20]	@ (8001404 <Motor_forward+0x2c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	687a      	ldr	r2, [r7, #4]
 80013f4:	641a      	str	r2, [r3, #64]	@ 0x40
		 //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_1, pwmVal);  // C IN2 pwm

//		sprintf(buf, "PWM = %4dF ", pwmVal);
//		OLED_ShowString(0, 20, buf);
		//OLED_Refresh_Gram();
	}
 80013f6:	bf00      	nop
 80013f8:	3708      	adds	r7, #8
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
 80013fe:	bf00      	nop
 8001400:	2000033c 	.word	0x2000033c
 8001404:	20000264 	.word	0x20000264

08001408 <Motor_reverse>:

	void Motor_reverse(int  pwmVal){
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
 800140e:	6078      	str	r0, [r7, #4]
		 // move robot forward send the values to serial port for display
		 Motor_direction(0); //reverse
 8001410:	2000      	movs	r0, #0
 8001412:	f7ff ffbd 	bl	8001390 <Motor_direction>
		 __HAL_TIM_SetCompare(&htim4,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor A
 8001416:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <Motor_reverse+0x28>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	63da      	str	r2, [r3, #60]	@ 0x3c
		 __HAL_TIM_SetCompare(&htim1,TIM_CHANNEL_3,pwmVal); // output PWM waveform to drive motor D - for debugging
 800141e:	4b05      	ldr	r3, [pc, #20]	@ (8001434 <Motor_reverse+0x2c>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	687a      	ldr	r2, [r7, #4]
 8001424:	63da      	str	r2, [r3, #60]	@ 0x3c
		  //__HAL_TIM_SetCompare(&htim1, TIM_CHANNEL_2, pwmVal);

//		sprintf(buf, "PWM = %4dR ", pwmVal);
//		OLED_ShowString(0, 20, buf);
		//OLED_Refresh_Gram();
	}
 8001426:	bf00      	nop
 8001428:	3708      	adds	r7, #8
 800142a:	46bd      	mov	sp, r7
 800142c:	bd80      	pop	{r7, pc}
 800142e:	bf00      	nop
 8001430:	2000033c 	.word	0x2000033c
 8001434:	20000264 	.word	0x20000264

08001438 <turn_left_gyro>:

	void turn_left_gyro(float target_deg)
	{
 8001438:	b580      	push	{r7, lr}
 800143a:	b096      	sub	sp, #88	@ 0x58
 800143c:	af02      	add	r7, sp, #8
 800143e:	ed87 0a01 	vstr	s0, [r7, #4]
	    yaw_deg = 0.0f;
 8001442:	4b52      	ldr	r3, [pc, #328]	@ (800158c <turn_left_gyro+0x154>)
 8001444:	f04f 0200 	mov.w	r2, #0
 8001448:	601a      	str	r2, [r3, #0]
	    yaw_t_prev_ms = HAL_GetTick();
 800144a:	f002 fac1 	bl	80039d0 <HAL_GetTick>
 800144e:	4603      	mov	r3, r0
 8001450:	4a4f      	ldr	r2, [pc, #316]	@ (8001590 <turn_left_gyro+0x158>)
 8001452:	6013      	str	r3, [r2, #0]

	    Servo_SetPWM(servo_left);
 8001454:	4b4f      	ldr	r3, [pc, #316]	@ (8001594 <turn_left_gyro+0x15c>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4618      	mov	r0, r3
 800145a:	f7ff ff49 	bl	80012f0 <Servo_SetPWM>

	    int turn_pwm = 1700;
 800145e:	f240 63a4 	movw	r3, #1700	@ 0x6a4
 8001462:	64bb      	str	r3, [r7, #72]	@ 0x48
	    Motor_forward(turn_pwm);
 8001464:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 8001466:	f7ff ffb7 	bl	80013d8 <Motor_forward>

	    uint32_t last_disp = 0;
 800146a:	2300      	movs	r3, #0
 800146c:	64fb      	str	r3, [r7, #76]	@ 0x4c

	    while (absf(yaw_deg) < target_deg)
 800146e:	e070      	b.n	8001552 <turn_left_gyro+0x11a>
	    {
	        uint32_t now = HAL_GetTick();
 8001470:	f002 faae 	bl	80039d0 <HAL_GetTick>
 8001474:	6478      	str	r0, [r7, #68]	@ 0x44
	        float dt = (now - yaw_t_prev_ms) / 1000.0f;
 8001476:	4b46      	ldr	r3, [pc, #280]	@ (8001590 <turn_left_gyro+0x158>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	ee07 3a90 	vmov	s15, r3
 8001482:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001486:	eddf 6a44 	vldr	s13, [pc, #272]	@ 8001598 <turn_left_gyro+0x160>
 800148a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800148e:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	        yaw_t_prev_ms = now;
 8001492:	4a3f      	ldr	r2, [pc, #252]	@ (8001590 <turn_left_gyro+0x158>)
 8001494:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001496:	6013      	str	r3, [r2, #0]

	        float gz_dps = icm_get_gz_dps() - gyro_z_bias_dps;
 8001498:	f7ff fd46 	bl	8000f28 <icm_get_gz_dps>
 800149c:	eeb0 7a40 	vmov.f32	s14, s0
 80014a0:	4b3e      	ldr	r3, [pc, #248]	@ (800159c <turn_left_gyro+0x164>)
 80014a2:	edd3 7a00 	vldr	s15, [r3]
 80014a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014aa:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	        yaw_deg += gz_dps * dt;
 80014ae:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 80014b2:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 80014b6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80014ba:	4b34      	ldr	r3, [pc, #208]	@ (800158c <turn_left_gyro+0x154>)
 80014bc:	edd3 7a00 	vldr	s15, [r3]
 80014c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014c4:	4b31      	ldr	r3, [pc, #196]	@ (800158c <turn_left_gyro+0x154>)
 80014c6:	edc3 7a00 	vstr	s15, [r3]

	        // ===== OLED DISPLAY =====
	        if (now - last_disp > 100)
 80014ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80014cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014ce:	1ad3      	subs	r3, r2, r3
 80014d0:	2b64      	cmp	r3, #100	@ 0x64
 80014d2:	d93b      	bls.n	800154c <turn_left_gyro+0x114>
	        {
	            last_disp = now;
 80014d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80014d6:	64fb      	str	r3, [r7, #76]	@ 0x4c

	            char l1[21], l2[21];

	            snprintf(l1, sizeof(l1), "GZ:%4d dps", (int)gz_dps);
 80014d8:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 80014dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014e0:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80014e4:	ee17 3a90 	vmov	r3, s15
 80014e8:	4a2d      	ldr	r2, [pc, #180]	@ (80015a0 <turn_left_gyro+0x168>)
 80014ea:	2115      	movs	r1, #21
 80014ec:	f007 f9b8 	bl	8008860 <sniprintf>
	            snprintf(l2, sizeof(l2), "Yaw:%3d/%3d", (int)yaw_deg, (int)target_deg);
 80014f0:	4b26      	ldr	r3, [pc, #152]	@ (800158c <turn_left_gyro+0x154>)
 80014f2:	edd3 7a00 	vldr	s15, [r3]
 80014f6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80014fa:	edd7 7a01 	vldr	s15, [r7, #4]
 80014fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001502:	ee17 3a90 	vmov	r3, s15
 8001506:	f107 000c 	add.w	r0, r7, #12
 800150a:	9300      	str	r3, [sp, #0]
 800150c:	ee17 3a10 	vmov	r3, s14
 8001510:	4a24      	ldr	r2, [pc, #144]	@ (80015a4 <turn_left_gyro+0x16c>)
 8001512:	2115      	movs	r1, #21
 8001514:	f007 f9a4 	bl	8008860 <sniprintf>

	            OLED_ShowString(0, 20, "                ");
 8001518:	4a23      	ldr	r2, [pc, #140]	@ (80015a8 <turn_left_gyro+0x170>)
 800151a:	2114      	movs	r1, #20
 800151c:	2000      	movs	r0, #0
 800151e:	f001 fd29 	bl	8002f74 <OLED_ShowString>
	            OLED_ShowString(0, 40, "                ");
 8001522:	4a21      	ldr	r2, [pc, #132]	@ (80015a8 <turn_left_gyro+0x170>)
 8001524:	2128      	movs	r1, #40	@ 0x28
 8001526:	2000      	movs	r0, #0
 8001528:	f001 fd24 	bl	8002f74 <OLED_ShowString>
	            OLED_ShowString(0, 20, l1);
 800152c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001530:	461a      	mov	r2, r3
 8001532:	2114      	movs	r1, #20
 8001534:	2000      	movs	r0, #0
 8001536:	f001 fd1d 	bl	8002f74 <OLED_ShowString>
	            OLED_ShowString(0, 40, l2);
 800153a:	f107 030c 	add.w	r3, r7, #12
 800153e:	461a      	mov	r2, r3
 8001540:	2128      	movs	r1, #40	@ 0x28
 8001542:	2000      	movs	r0, #0
 8001544:	f001 fd16 	bl	8002f74 <OLED_ShowString>
	            OLED_Refresh_Gram();
 8001548:	f001 fbea 	bl	8002d20 <OLED_Refresh_Gram>
	        }

	        HAL_Delay(5);
 800154c:	2005      	movs	r0, #5
 800154e:	f002 fa4b 	bl	80039e8 <HAL_Delay>
	    while (absf(yaw_deg) < target_deg)
 8001552:	4b0e      	ldr	r3, [pc, #56]	@ (800158c <turn_left_gyro+0x154>)
 8001554:	edd3 7a00 	vldr	s15, [r3]
 8001558:	eeb0 0a67 	vmov.f32	s0, s15
 800155c:	f7ff fcca 	bl	8000ef4 <absf>
 8001560:	eeb0 7a40 	vmov.f32	s14, s0
 8001564:	edd7 7a01 	vldr	s15, [r7, #4]
 8001568:	eef4 7ac7 	vcmpe.f32	s15, s14
 800156c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001570:	f73f af7e 	bgt.w	8001470 <turn_left_gyro+0x38>
	    }

	    Motor_stop();
 8001574:	f7ff fef2 	bl	800135c <Motor_stop>
	    Servo_SetPWM(servo_straight);
 8001578:	4b0c      	ldr	r3, [pc, #48]	@ (80015ac <turn_left_gyro+0x174>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4618      	mov	r0, r3
 800157e:	f7ff feb7 	bl	80012f0 <Servo_SetPWM>
//
//	    HAL_Delay(1500);
//	    Motor_stop();
	}
 8001582:	bf00      	nop
 8001584:	3750      	adds	r7, #80	@ 0x50
 8001586:	46bd      	mov	sp, r7
 8001588:	bd80      	pop	{r7, pc}
 800158a:	bf00      	nop
 800158c:	20000598 	.word	0x20000598
 8001590:	2000059c 	.word	0x2000059c
 8001594:	20000008 	.word	0x20000008
 8001598:	447a0000 	.word	0x447a0000
 800159c:	20000594 	.word	0x20000594
 80015a0:	0800aba0 	.word	0x0800aba0
 80015a4:	0800abc4 	.word	0x0800abc4
 80015a8:	0800abd0 	.word	0x0800abd0
 80015ac:	2000000c 	.word	0x2000000c

080015b0 <turn_right_gyro>:


	void turn_right_gyro(float target_deg)
	{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b096      	sub	sp, #88	@ 0x58
 80015b4:	af02      	add	r7, sp, #8
 80015b6:	ed87 0a01 	vstr	s0, [r7, #4]
	    yaw_deg = 0.0f;
 80015ba:	4b55      	ldr	r3, [pc, #340]	@ (8001710 <turn_right_gyro+0x160>)
 80015bc:	f04f 0200 	mov.w	r2, #0
 80015c0:	601a      	str	r2, [r3, #0]
	    yaw_t_prev_ms = HAL_GetTick();
 80015c2:	f002 fa05 	bl	80039d0 <HAL_GetTick>
 80015c6:	4603      	mov	r3, r0
 80015c8:	4a52      	ldr	r2, [pc, #328]	@ (8001714 <turn_right_gyro+0x164>)
 80015ca:	6013      	str	r3, [r2, #0]

	    Servo_SetPWM(servo_right);
 80015cc:	4b52      	ldr	r3, [pc, #328]	@ (8001718 <turn_right_gyro+0x168>)
 80015ce:	681b      	ldr	r3, [r3, #0]
 80015d0:	4618      	mov	r0, r3
 80015d2:	f7ff fe8d 	bl	80012f0 <Servo_SetPWM>

	    int turn_pwm = 1700;
 80015d6:	f240 63a4 	movw	r3, #1700	@ 0x6a4
 80015da:	64bb      	str	r3, [r7, #72]	@ 0x48
	    Motor_reverse(turn_pwm);
 80015dc:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 80015de:	f7ff ff13 	bl	8001408 <Motor_reverse>

	    uint32_t last_disp = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	64fb      	str	r3, [r7, #76]	@ 0x4c

	    while (absf(yaw_deg) < target_deg)
 80015e6:	e070      	b.n	80016ca <turn_right_gyro+0x11a>
	    {
	        uint32_t now = HAL_GetTick();
 80015e8:	f002 f9f2 	bl	80039d0 <HAL_GetTick>
 80015ec:	6478      	str	r0, [r7, #68]	@ 0x44
	        float dt = (now - yaw_t_prev_ms) / 1000.0f;
 80015ee:	4b49      	ldr	r3, [pc, #292]	@ (8001714 <turn_right_gyro+0x164>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80015f4:	1ad3      	subs	r3, r2, r3
 80015f6:	ee07 3a90 	vmov	s15, r3
 80015fa:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80015fe:	eddf 6a47 	vldr	s13, [pc, #284]	@ 800171c <turn_right_gyro+0x16c>
 8001602:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001606:	edc7 7a10 	vstr	s15, [r7, #64]	@ 0x40
	        yaw_t_prev_ms = now;
 800160a:	4a42      	ldr	r2, [pc, #264]	@ (8001714 <turn_right_gyro+0x164>)
 800160c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800160e:	6013      	str	r3, [r2, #0]

	        float gz_dps = icm_get_gz_dps() - gyro_z_bias_dps;
 8001610:	f7ff fc8a 	bl	8000f28 <icm_get_gz_dps>
 8001614:	eeb0 7a40 	vmov.f32	s14, s0
 8001618:	4b41      	ldr	r3, [pc, #260]	@ (8001720 <turn_right_gyro+0x170>)
 800161a:	edd3 7a00 	vldr	s15, [r3]
 800161e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001622:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c

	        yaw_deg += gz_dps * dt;
 8001626:	ed97 7a0f 	vldr	s14, [r7, #60]	@ 0x3c
 800162a:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800162e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001632:	4b37      	ldr	r3, [pc, #220]	@ (8001710 <turn_right_gyro+0x160>)
 8001634:	edd3 7a00 	vldr	s15, [r3]
 8001638:	ee77 7a27 	vadd.f32	s15, s14, s15
 800163c:	4b34      	ldr	r3, [pc, #208]	@ (8001710 <turn_right_gyro+0x160>)
 800163e:	edc3 7a00 	vstr	s15, [r3]

	        // ===== OLED DISPLAY =====
	        if (now - last_disp > 100)
 8001642:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001644:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001646:	1ad3      	subs	r3, r2, r3
 8001648:	2b64      	cmp	r3, #100	@ 0x64
 800164a:	d93b      	bls.n	80016c4 <turn_right_gyro+0x114>
	        {
	            last_disp = now;
 800164c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800164e:	64fb      	str	r3, [r7, #76]	@ 0x4c

	            char l1[21], l2[21];

	            snprintf(l1, sizeof(l1), "GZ:%4d dps", (int)gz_dps);
 8001650:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800165c:	ee17 3a90 	vmov	r3, s15
 8001660:	4a30      	ldr	r2, [pc, #192]	@ (8001724 <turn_right_gyro+0x174>)
 8001662:	2115      	movs	r1, #21
 8001664:	f007 f8fc 	bl	8008860 <sniprintf>
	            snprintf(l2, sizeof(l2), "Yaw:%3d/%3d", (int)yaw_deg, (int)target_deg);
 8001668:	4b29      	ldr	r3, [pc, #164]	@ (8001710 <turn_right_gyro+0x160>)
 800166a:	edd3 7a00 	vldr	s15, [r3]
 800166e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8001672:	edd7 7a01 	vldr	s15, [r7, #4]
 8001676:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800167a:	ee17 3a90 	vmov	r3, s15
 800167e:	f107 000c 	add.w	r0, r7, #12
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	ee17 3a10 	vmov	r3, s14
 8001688:	4a27      	ldr	r2, [pc, #156]	@ (8001728 <turn_right_gyro+0x178>)
 800168a:	2115      	movs	r1, #21
 800168c:	f007 f8e8 	bl	8008860 <sniprintf>

	            OLED_ShowString(0, 20, "                ");
 8001690:	4a26      	ldr	r2, [pc, #152]	@ (800172c <turn_right_gyro+0x17c>)
 8001692:	2114      	movs	r1, #20
 8001694:	2000      	movs	r0, #0
 8001696:	f001 fc6d 	bl	8002f74 <OLED_ShowString>
	            OLED_ShowString(0, 40, "                ");
 800169a:	4a24      	ldr	r2, [pc, #144]	@ (800172c <turn_right_gyro+0x17c>)
 800169c:	2128      	movs	r1, #40	@ 0x28
 800169e:	2000      	movs	r0, #0
 80016a0:	f001 fc68 	bl	8002f74 <OLED_ShowString>
	            OLED_ShowString(0, 20, l1);
 80016a4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80016a8:	461a      	mov	r2, r3
 80016aa:	2114      	movs	r1, #20
 80016ac:	2000      	movs	r0, #0
 80016ae:	f001 fc61 	bl	8002f74 <OLED_ShowString>
	            OLED_ShowString(0, 40, l2);
 80016b2:	f107 030c 	add.w	r3, r7, #12
 80016b6:	461a      	mov	r2, r3
 80016b8:	2128      	movs	r1, #40	@ 0x28
 80016ba:	2000      	movs	r0, #0
 80016bc:	f001 fc5a 	bl	8002f74 <OLED_ShowString>
	            OLED_Refresh_Gram();
 80016c0:	f001 fb2e 	bl	8002d20 <OLED_Refresh_Gram>
	        }

	        HAL_Delay(5);
 80016c4:	2005      	movs	r0, #5
 80016c6:	f002 f98f 	bl	80039e8 <HAL_Delay>
	    while (absf(yaw_deg) < target_deg)
 80016ca:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <turn_right_gyro+0x160>)
 80016cc:	edd3 7a00 	vldr	s15, [r3]
 80016d0:	eeb0 0a67 	vmov.f32	s0, s15
 80016d4:	f7ff fc0e 	bl	8000ef4 <absf>
 80016d8:	eeb0 7a40 	vmov.f32	s14, s0
 80016dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80016e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016e8:	f73f af7e 	bgt.w	80015e8 <turn_right_gyro+0x38>
	    }

	    Motor_stop();
 80016ec:	f7ff fe36 	bl	800135c <Motor_stop>
	    Servo_SetPWM(servo_straight);
 80016f0:	4b0f      	ldr	r3, [pc, #60]	@ (8001730 <turn_right_gyro+0x180>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	4618      	mov	r0, r3
 80016f6:	f7ff fdfb 	bl	80012f0 <Servo_SetPWM>

	    HAL_Delay(1500);
 80016fa:	f240 50dc 	movw	r0, #1500	@ 0x5dc
 80016fe:	f002 f973 	bl	80039e8 <HAL_Delay>
	    Motor_stop();
 8001702:	f7ff fe2b 	bl	800135c <Motor_stop>
	}
 8001706:	bf00      	nop
 8001708:	3750      	adds	r7, #80	@ 0x50
 800170a:	46bd      	mov	sp, r7
 800170c:	bd80      	pop	{r7, pc}
 800170e:	bf00      	nop
 8001710:	20000598 	.word	0x20000598
 8001714:	2000059c 	.word	0x2000059c
 8001718:	20000010 	.word	0x20000010
 800171c:	447a0000 	.word	0x447a0000
 8001720:	20000594 	.word	0x20000594
 8001724:	0800aba0 	.word	0x0800aba0
 8001728:	0800abc4 	.word	0x0800abc4
 800172c:	0800abd0 	.word	0x0800abd0
 8001730:	2000000c 	.word	0x2000000c

08001734 <HAL_UART_RxCpltCallback>:


	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8001734:	b580      	push	{r7, lr}
 8001736:	b084      	sub	sp, #16
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
	    if (huart->Instance == USART3)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a1f      	ldr	r2, [pc, #124]	@ (80017c0 <HAL_UART_RxCpltCallback+0x8c>)
 8001742:	4293      	cmp	r3, r2
 8001744:	d138      	bne.n	80017b8 <HAL_UART_RxCpltCallback+0x84>
	    {
	    	HAL_UART_Transmit(&huart3, (uint8_t*)"*", 1, 10);
 8001746:	230a      	movs	r3, #10
 8001748:	2201      	movs	r2, #1
 800174a:	491e      	ldr	r1, [pc, #120]	@ (80017c4 <HAL_UART_RxCpltCallback+0x90>)
 800174c:	481e      	ldr	r0, [pc, #120]	@ (80017c8 <HAL_UART_RxCpltCallback+0x94>)
 800174e:	f005 fb44 	bl	8006dda <HAL_UART_Transmit>

	        char c = (char)uart3_rx_ch;
 8001752:	4b1e      	ldr	r3, [pc, #120]	@ (80017cc <HAL_UART_RxCpltCallback+0x98>)
 8001754:	781b      	ldrb	r3, [r3, #0]
 8001756:	73fb      	strb	r3, [r7, #15]

	        if (!uart3_line_ready)
 8001758:	4b1d      	ldr	r3, [pc, #116]	@ (80017d0 <HAL_UART_RxCpltCallback+0x9c>)
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	b2db      	uxtb	r3, r3
 800175e:	2b00      	cmp	r3, #0
 8001760:	d125      	bne.n	80017ae <HAL_UART_RxCpltCallback+0x7a>
	        {
	            if (c == '\n' || c == '\r')
 8001762:	7bfb      	ldrb	r3, [r7, #15]
 8001764:	2b0a      	cmp	r3, #10
 8001766:	d002      	beq.n	800176e <HAL_UART_RxCpltCallback+0x3a>
 8001768:	7bfb      	ldrb	r3, [r7, #15]
 800176a:	2b0d      	cmp	r3, #13
 800176c:	d10f      	bne.n	800178e <HAL_UART_RxCpltCallback+0x5a>
	            {
	                if (uart3_idx > 0) {
 800176e:	4b19      	ldr	r3, [pc, #100]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 8001770:	681b      	ldr	r3, [r3, #0]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d007      	beq.n	8001786 <HAL_UART_RxCpltCallback+0x52>
	                    uart3_line[uart3_idx] = '\0';
 8001776:	4b17      	ldr	r3, [pc, #92]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	4a17      	ldr	r2, [pc, #92]	@ (80017d8 <HAL_UART_RxCpltCallback+0xa4>)
 800177c:	2100      	movs	r1, #0
 800177e:	54d1      	strb	r1, [r2, r3]
	                    uart3_line_ready = 1;
 8001780:	4b13      	ldr	r3, [pc, #76]	@ (80017d0 <HAL_UART_RxCpltCallback+0x9c>)
 8001782:	2201      	movs	r2, #1
 8001784:	701a      	strb	r2, [r3, #0]
	                }
	                uart3_idx = 0;
 8001786:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 8001788:	2200      	movs	r2, #0
 800178a:	601a      	str	r2, [r3, #0]
 800178c:	e00f      	b.n	80017ae <HAL_UART_RxCpltCallback+0x7a>
	            }
	            else
	            {
	                if (uart3_idx < sizeof(uart3_line) - 1) {
 800178e:	4b11      	ldr	r3, [pc, #68]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 8001790:	681b      	ldr	r3, [r3, #0]
 8001792:	2b3e      	cmp	r3, #62	@ 0x3e
 8001794:	d808      	bhi.n	80017a8 <HAL_UART_RxCpltCallback+0x74>
	                    uart3_line[uart3_idx++] = c;
 8001796:	4b0f      	ldr	r3, [pc, #60]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	1c5a      	adds	r2, r3, #1
 800179c:	490d      	ldr	r1, [pc, #52]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 800179e:	600a      	str	r2, [r1, #0]
 80017a0:	490d      	ldr	r1, [pc, #52]	@ (80017d8 <HAL_UART_RxCpltCallback+0xa4>)
 80017a2:	7bfa      	ldrb	r2, [r7, #15]
 80017a4:	54ca      	strb	r2, [r1, r3]
 80017a6:	e002      	b.n	80017ae <HAL_UART_RxCpltCallback+0x7a>
	                } else {
	                    // overflow -> reset
	                    uart3_idx = 0;
 80017a8:	4b0a      	ldr	r3, [pc, #40]	@ (80017d4 <HAL_UART_RxCpltCallback+0xa0>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
	                }
	            }
	        }

	        // re-arm RX
	        HAL_UART_Receive_IT(&huart3, &uart3_rx_ch, 1);
 80017ae:	2201      	movs	r2, #1
 80017b0:	4906      	ldr	r1, [pc, #24]	@ (80017cc <HAL_UART_RxCpltCallback+0x98>)
 80017b2:	4805      	ldr	r0, [pc, #20]	@ (80017c8 <HAL_UART_RxCpltCallback+0x94>)
 80017b4:	f005 fba3 	bl	8006efe <HAL_UART_Receive_IT>
	    }
	}
 80017b8:	bf00      	nop
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	40004800 	.word	0x40004800
 80017c4:	0800abe4 	.word	0x0800abe4
 80017c8:	200004e8 	.word	0x200004e8
 80017cc:	2000053c 	.word	0x2000053c
 80017d0:	20000584 	.word	0x20000584
 80017d4:	20000580 	.word	0x20000580
 80017d8:	20000540 	.word	0x20000540

080017dc <PID_Control>:





	int16_t PID_Control(){
 80017dc:	b580      	push	{r7, lr}
 80017de:	af00      	add	r7, sp, #0
		  //Control Loop
		  if (abs(error)>2){ //more than 2 degree difference
 80017e0:	4b85      	ldr	r3, [pc, #532]	@ (80019f8 <PID_Control+0x21c>)
 80017e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	bfb8      	it	lt
 80017ea:	425b      	neglt	r3, r3
 80017ec:	b29b      	uxth	r3, r3
 80017ee:	2b02      	cmp	r3, #2
 80017f0:	f240 8100 	bls.w	80019f4 <PID_Control+0x218>
			  //HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer
			  //angle = (int)(position*360/265);  // supposed to be 260 ticks/rev, measured = 265
			  //error = target_angle - angle;

			sprintf(buf, "error = %5d, ", (int)error);
 80017f4:	4b80      	ldr	r3, [pc, #512]	@ (80019f8 <PID_Control+0x21c>)
 80017f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80017fa:	461a      	mov	r2, r3
 80017fc:	497f      	ldr	r1, [pc, #508]	@ (80019fc <PID_Control+0x220>)
 80017fe:	4880      	ldr	r0, [pc, #512]	@ (8001a00 <PID_Control+0x224>)
 8001800:	f007 f864 	bl	80088cc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 8001804:	f04f 33ff 	mov.w	r3, #4294967295
 8001808:	220e      	movs	r2, #14
 800180a:	497d      	ldr	r1, [pc, #500]	@ (8001a00 <PID_Control+0x224>)
 800180c:	487d      	ldr	r0, [pc, #500]	@ (8001a04 <PID_Control+0x228>)
 800180e:	f005 fae4 	bl	8006dda <HAL_UART_Transmit>
			sprintf(buf, " Kp = %5d, ", Kp);
 8001812:	4b7d      	ldr	r3, [pc, #500]	@ (8001a08 <PID_Control+0x22c>)
 8001814:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001818:	461a      	mov	r2, r3
 800181a:	497c      	ldr	r1, [pc, #496]	@ (8001a0c <PID_Control+0x230>)
 800181c:	4878      	ldr	r0, [pc, #480]	@ (8001a00 <PID_Control+0x224>)
 800181e:	f007 f855 	bl	80088cc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 14, HAL_MAX_DELAY); // Send through BT @9600
 8001822:	f04f 33ff 	mov.w	r3, #4294967295
 8001826:	220e      	movs	r2, #14
 8001828:	4975      	ldr	r1, [pc, #468]	@ (8001a00 <PID_Control+0x224>)
 800182a:	4876      	ldr	r0, [pc, #472]	@ (8001a04 <PID_Control+0x228>)
 800182c:	f005 fad5 	bl	8006dda <HAL_UART_Transmit>
//			if (error > 0)
//			  direction = 0; //forward
//			else
//			  direction = 1; //reverse direction

			millisNow = HAL_GetTick();
 8001830:	f002 f8ce 	bl	80039d0 <HAL_GetTick>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	4b75      	ldr	r3, [pc, #468]	@ (8001a10 <PID_Control+0x234>)
 800183a:	601a      	str	r2, [r3, #0]
			dt = (millisNow - millisOld); // time elapsed in millisecond
 800183c:	4b74      	ldr	r3, [pc, #464]	@ (8001a10 <PID_Control+0x234>)
 800183e:	681a      	ldr	r2, [r3, #0]
 8001840:	4b74      	ldr	r3, [pc, #464]	@ (8001a14 <PID_Control+0x238>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	1ad3      	subs	r3, r2, r3
 8001846:	4a74      	ldr	r2, [pc, #464]	@ (8001a18 <PID_Control+0x23c>)
 8001848:	6013      	str	r3, [r2, #0]
			millisOld = millisNow; // store the current time for next round
 800184a:	4b71      	ldr	r3, [pc, #452]	@ (8001a10 <PID_Control+0x234>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a71      	ldr	r2, [pc, #452]	@ (8001a14 <PID_Control+0x238>)
 8001850:	6013      	str	r3, [r2, #0]

			error_area = error_area + error*dt; // area under error for Ki
 8001852:	4b69      	ldr	r3, [pc, #420]	@ (80019f8 <PID_Control+0x21c>)
 8001854:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001858:	461a      	mov	r2, r3
 800185a:	4b6f      	ldr	r3, [pc, #444]	@ (8001a18 <PID_Control+0x23c>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	fb03 f202 	mul.w	r2, r3, r2
 8001862:	4b6e      	ldr	r3, [pc, #440]	@ (8001a1c <PID_Control+0x240>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	4413      	add	r3, r2
 8001868:	4a6c      	ldr	r2, [pc, #432]	@ (8001a1c <PID_Control+0x240>)
 800186a:	6013      	str	r3, [r2, #0]

			error_change = error - error_old; // change in error
 800186c:	4b62      	ldr	r3, [pc, #392]	@ (80019f8 <PID_Control+0x21c>)
 800186e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001872:	461a      	mov	r2, r3
 8001874:	4b6a      	ldr	r3, [pc, #424]	@ (8001a20 <PID_Control+0x244>)
 8001876:	681b      	ldr	r3, [r3, #0]
 8001878:	1ad3      	subs	r3, r2, r3
 800187a:	4a6a      	ldr	r2, [pc, #424]	@ (8001a24 <PID_Control+0x248>)
 800187c:	6013      	str	r3, [r2, #0]
			error_old = error; //store the error for next round
 800187e:	4b5e      	ldr	r3, [pc, #376]	@ (80019f8 <PID_Control+0x21c>)
 8001880:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001884:	461a      	mov	r2, r3
 8001886:	4b66      	ldr	r3, [pc, #408]	@ (8001a20 <PID_Control+0x244>)
 8001888:	601a      	str	r2, [r3, #0]
			error_rate = (error_change)*1000/dt; // for Kd - dt in millsecond
 800188a:	4b66      	ldr	r3, [pc, #408]	@ (8001a24 <PID_Control+0x248>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001892:	fb03 f202 	mul.w	r2, r3, r2
 8001896:	4b60      	ldr	r3, [pc, #384]	@ (8001a18 <PID_Control+0x23c>)
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	fb92 f3f3 	sdiv	r3, r2, r3
 800189e:	4a62      	ldr	r2, [pc, #392]	@ (8001a28 <PID_Control+0x24c>)
 80018a0:	6013      	str	r3, [r2, #0]

//			pwmVal = (int)(error*Kp + error_area*Ki/10000);  // PI, D is below
//			pwmVal_raw = (int)(error*Kp); // for debugging
			pwmVal = (int)(abs(error)*Kp + abs(error_area)*Ki/10000);  // PI, D is below
 80018a2:	4b55      	ldr	r3, [pc, #340]	@ (80019f8 <PID_Control+0x21c>)
 80018a4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	bfb8      	it	lt
 80018ac:	425b      	neglt	r3, r3
 80018ae:	b29b      	uxth	r3, r3
 80018b0:	461a      	mov	r2, r3
 80018b2:	4b55      	ldr	r3, [pc, #340]	@ (8001a08 <PID_Control+0x22c>)
 80018b4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018b8:	fb02 f303 	mul.w	r3, r2, r3
 80018bc:	ee07 3a90 	vmov	s15, r3
 80018c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018c4:	4b55      	ldr	r3, [pc, #340]	@ (8001a1c <PID_Control+0x240>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	bfb8      	it	lt
 80018cc:	425b      	neglt	r3, r3
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80018d6:	4b55      	ldr	r3, [pc, #340]	@ (8001a2c <PID_Control+0x250>)
 80018d8:	edd3 7a00 	vldr	s15, [r3]
 80018dc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80018e0:	ed9f 6a53 	vldr	s12, [pc, #332]	@ 8001a30 <PID_Control+0x254>
 80018e4:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80018e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80018f0:	ee17 2a90 	vmov	r2, s15
 80018f4:	4b4f      	ldr	r3, [pc, #316]	@ (8001a34 <PID_Control+0x258>)
 80018f6:	601a      	str	r2, [r3, #0]
			pwmVal_raw = (int)(abs(error)*Kp); // for debugging
 80018f8:	4b3f      	ldr	r3, [pc, #252]	@ (80019f8 <PID_Control+0x21c>)
 80018fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80018fe:	2b00      	cmp	r3, #0
 8001900:	bfb8      	it	lt
 8001902:	425b      	neglt	r3, r3
 8001904:	b29b      	uxth	r3, r3
 8001906:	461a      	mov	r2, r3
 8001908:	4b3f      	ldr	r3, [pc, #252]	@ (8001a08 <PID_Control+0x22c>)
 800190a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800190e:	fb02 f303 	mul.w	r3, r2, r3
 8001912:	4a49      	ldr	r2, [pc, #292]	@ (8001a38 <PID_Control+0x25c>)
 8001914:	6013      	str	r3, [r2, #0]


			// Adjust pwmVal to account for deadzone
			if (pwmVal>0)
 8001916:	4b47      	ldr	r3, [pc, #284]	@ (8001a34 <PID_Control+0x258>)
 8001918:	681b      	ldr	r3, [r3, #0]
 800191a:	2b00      	cmp	r3, #0
 800191c:	dd08      	ble.n	8001930 <PID_Control+0x154>
				pwmVal = pwmVal+pwmMin;
 800191e:	4b47      	ldr	r3, [pc, #284]	@ (8001a3c <PID_Control+0x260>)
 8001920:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001924:	461a      	mov	r2, r3
 8001926:	4b43      	ldr	r3, [pc, #268]	@ (8001a34 <PID_Control+0x258>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	4413      	add	r3, r2
 800192c:	4a41      	ldr	r2, [pc, #260]	@ (8001a34 <PID_Control+0x258>)
 800192e:	6013      	str	r3, [r2, #0]
			if (pwmVal<0)
 8001930:	4b40      	ldr	r3, [pc, #256]	@ (8001a34 <PID_Control+0x258>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2b00      	cmp	r3, #0
 8001936:	da07      	bge.n	8001948 <PID_Control+0x16c>
				pwmVal = pwmVal-pwmMin;
 8001938:	4b3e      	ldr	r3, [pc, #248]	@ (8001a34 <PID_Control+0x258>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	4a3f      	ldr	r2, [pc, #252]	@ (8001a3c <PID_Control+0x260>)
 800193e:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001942:	1a9b      	subs	r3, r3, r2
 8001944:	4a3b      	ldr	r2, [pc, #236]	@ (8001a34 <PID_Control+0x258>)
 8001946:	6013      	str	r3, [r2, #0]

			if (pwmVal > pwmMax)  // Clamp the PWM to its maximum positive value
 8001948:	4b3d      	ldr	r3, [pc, #244]	@ (8001a40 <PID_Control+0x264>)
 800194a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800194e:	461a      	mov	r2, r3
 8001950:	4b38      	ldr	r3, [pc, #224]	@ (8001a34 <PID_Control+0x258>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	429a      	cmp	r2, r3
 8001956:	da05      	bge.n	8001964 <PID_Control+0x188>
			   pwmVal = pwmMax;
 8001958:	4b39      	ldr	r3, [pc, #228]	@ (8001a40 <PID_Control+0x264>)
 800195a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800195e:	461a      	mov	r2, r3
 8001960:	4b34      	ldr	r3, [pc, #208]	@ (8001a34 <PID_Control+0x258>)
 8001962:	601a      	str	r2, [r3, #0]


			pwmVal = (int)(pwmVal + error_rate*Kd);  // + D which is subtration
 8001964:	4b37      	ldr	r3, [pc, #220]	@ (8001a44 <PID_Control+0x268>)
 8001966:	f9b3 3000 	ldrsh.w	r3, [r3]
 800196a:	461a      	mov	r2, r3
 800196c:	4b2e      	ldr	r3, [pc, #184]	@ (8001a28 <PID_Control+0x24c>)
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	fb03 f202 	mul.w	r2, r3, r2
 8001974:	4b2f      	ldr	r3, [pc, #188]	@ (8001a34 <PID_Control+0x258>)
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	4413      	add	r3, r2
 800197a:	4a2e      	ldr	r2, [pc, #184]	@ (8001a34 <PID_Control+0x258>)
 800197c:	6013      	str	r3, [r2, #0]

			if (pwmVal < -pwmMax)  // Clamp the PWM to its minimum negative value
 800197e:	4b30      	ldr	r3, [pc, #192]	@ (8001a40 <PID_Control+0x264>)
 8001980:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001984:	425a      	negs	r2, r3
 8001986:	4b2b      	ldr	r3, [pc, #172]	@ (8001a34 <PID_Control+0x258>)
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	dd05      	ble.n	800199a <PID_Control+0x1be>
			   pwmVal = -pwmMax;
 800198e:	4b2c      	ldr	r3, [pc, #176]	@ (8001a40 <PID_Control+0x264>)
 8001990:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001994:	425b      	negs	r3, r3
 8001996:	4a27      	ldr	r2, [pc, #156]	@ (8001a34 <PID_Control+0x258>)
 8001998:	6013      	str	r3, [r2, #0]

			sprintf(buf, " Praw = %6d, ", pwmVal_raw);
 800199a:	4b27      	ldr	r3, [pc, #156]	@ (8001a38 <PID_Control+0x25c>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	461a      	mov	r2, r3
 80019a0:	4929      	ldr	r1, [pc, #164]	@ (8001a48 <PID_Control+0x26c>)
 80019a2:	4817      	ldr	r0, [pc, #92]	@ (8001a00 <PID_Control+0x224>)
 80019a4:	f006 ff92 	bl	80088cc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 80019a8:	f04f 33ff 	mov.w	r3, #4294967295
 80019ac:	2211      	movs	r2, #17
 80019ae:	4914      	ldr	r1, [pc, #80]	@ (8001a00 <PID_Control+0x224>)
 80019b0:	4814      	ldr	r0, [pc, #80]	@ (8001a04 <PID_Control+0x228>)
 80019b2:	f005 fa12 	bl	8006dda <HAL_UART_Transmit>

			sprintf(buf, " Pwm = %6d ", pwmVal);
 80019b6:	4b1f      	ldr	r3, [pc, #124]	@ (8001a34 <PID_Control+0x258>)
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4923      	ldr	r1, [pc, #140]	@ (8001a4c <PID_Control+0x270>)
 80019be:	4810      	ldr	r0, [pc, #64]	@ (8001a00 <PID_Control+0x224>)
 80019c0:	f006 ff84 	bl	80088cc <siprintf>
			HAL_UART_Transmit(&huart2, buf, 17, HAL_MAX_DELAY); // Send through BT @9600
 80019c4:	f04f 33ff 	mov.w	r3, #4294967295
 80019c8:	2211      	movs	r2, #17
 80019ca:	490d      	ldr	r1, [pc, #52]	@ (8001a00 <PID_Control+0x224>)
 80019cc:	480d      	ldr	r0, [pc, #52]	@ (8001a04 <PID_Control+0x228>)
 80019ce:	f005 fa04 	bl	8006dda <HAL_UART_Transmit>

			buf[0] = '\r';
 80019d2:	4b0b      	ldr	r3, [pc, #44]	@ (8001a00 <PID_Control+0x224>)
 80019d4:	220d      	movs	r2, #13
 80019d6:	701a      	strb	r2, [r3, #0]
			buf[1] = '\n';  // move to next line on serial port
 80019d8:	4b09      	ldr	r3, [pc, #36]	@ (8001a00 <PID_Control+0x224>)
 80019da:	220a      	movs	r2, #10
 80019dc:	705a      	strb	r2, [r3, #1]
			HAL_UART_Transmit(&huart2, buf, 2, HAL_MAX_DELAY); // Send through USB port
 80019de:	f04f 33ff 	mov.w	r3, #4294967295
 80019e2:	2202      	movs	r2, #2
 80019e4:	4906      	ldr	r1, [pc, #24]	@ (8001a00 <PID_Control+0x224>)
 80019e6:	4807      	ldr	r0, [pc, #28]	@ (8001a04 <PID_Control+0x228>)
 80019e8:	f005 f9f7 	bl	8006dda <HAL_UART_Transmit>

			return(pwmVal);
 80019ec:	4b11      	ldr	r3, [pc, #68]	@ (8001a34 <PID_Control+0x258>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	b21b      	sxth	r3, r3
 80019f2:	e7ff      	b.n	80019f4 <PID_Control+0x218>
			} // if loop
	}
 80019f4:	4618      	mov	r0, r3
 80019f6:	bd80      	pop	{r7, pc}
 80019f8:	200005dc 	.word	0x200005dc
 80019fc:	0800abe8 	.word	0x0800abe8
 8001a00:	200005c0 	.word	0x200005c0
 8001a04:	200004a4 	.word	0x200004a4
 8001a08:	200005fc 	.word	0x200005fc
 8001a0c:	0800abf8 	.word	0x0800abf8
 8001a10:	200005f4 	.word	0x200005f4
 8001a14:	200005f0 	.word	0x200005f0
 8001a18:	200005f8 	.word	0x200005f8
 8001a1c:	200005e0 	.word	0x200005e0
 8001a20:	200005e4 	.word	0x200005e4
 8001a24:	200005e8 	.word	0x200005e8
 8001a28:	200005ec 	.word	0x200005ec
 8001a2c:	20000600 	.word	0x20000600
 8001a30:	461c4000 	.word	0x461c4000
 8001a34:	200005b4 	.word	0x200005b4
 8001a38:	200005b8 	.word	0x200005b8
 8001a3c:	2000001c 	.word	0x2000001c
 8001a40:	2000001a 	.word	0x2000001a
 8001a44:	200005fe 	.word	0x200005fe
 8001a48:	0800ac04 	.word	0x0800ac04
 8001a4c:	0800ac14 	.word	0x0800ac14

08001a50 <check_distance_complete>:

	    sprintf(buf, "Moving %dcm\r\n", distance_cm);
	    HAL_UART_Transmit(&huart3, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
	}

	int check_distance_complete() {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
	    if (distance_mode == 0) return 1; // Not in distance mode
 8001a56:	4b21      	ldr	r3, [pc, #132]	@ (8001adc <check_distance_complete+0x8c>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d101      	bne.n	8001a62 <check_distance_complete+0x12>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e037      	b.n	8001ad2 <check_distance_complete+0x82>

	    int32_t distance_traveled = abs(position - distance_start_position);
 8001a62:	4b1f      	ldr	r3, [pc, #124]	@ (8001ae0 <check_distance_complete+0x90>)
 8001a64:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001a68:	461a      	mov	r2, r3
 8001a6a:	4b1e      	ldr	r3, [pc, #120]	@ (8001ae4 <check_distance_complete+0x94>)
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	1ad3      	subs	r3, r2, r3
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	bfb8      	it	lt
 8001a74:	425b      	neglt	r3, r3
 8001a76:	607b      	str	r3, [r7, #4]

	    if (distance_traveled >= distance_target_counts) {
 8001a78:	4b1b      	ldr	r3, [pc, #108]	@ (8001ae8 <check_distance_complete+0x98>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	687a      	ldr	r2, [r7, #4]
 8001a7e:	429a      	cmp	r2, r3
 8001a80:	db26      	blt.n	8001ad0 <check_distance_complete+0x80>
	        // Target reached!
	        Motor_stop();
 8001a82:	f7ff fc6b 	bl	800135c <Motor_stop>
	        distance_mode = 0;
 8001a86:	4b15      	ldr	r3, [pc, #84]	@ (8001adc <check_distance_complete+0x8c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	601a      	str	r2, [r3, #0]
	        motor_running = 0;
 8001a8c:	4b17      	ldr	r3, [pc, #92]	@ (8001aec <check_distance_complete+0x9c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	601a      	str	r2, [r3, #0]

	        // Buzzer feedback
	        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 8001a92:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a96:	4816      	ldr	r0, [pc, #88]	@ (8001af0 <check_distance_complete+0xa0>)
 8001a98:	f002 fb23 	bl	80040e2 <HAL_GPIO_TogglePin>
	        HAL_Delay(200);
 8001a9c:	20c8      	movs	r0, #200	@ 0xc8
 8001a9e:	f001 ffa3 	bl	80039e8 <HAL_Delay>
	        HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10);
 8001aa2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001aa6:	4812      	ldr	r0, [pc, #72]	@ (8001af0 <check_distance_complete+0xa0>)
 8001aa8:	f002 fb1b 	bl	80040e2 <HAL_GPIO_TogglePin>

	        sprintf(buf, "Complete! %d counts\r\n", distance_traveled);
 8001aac:	687a      	ldr	r2, [r7, #4]
 8001aae:	4911      	ldr	r1, [pc, #68]	@ (8001af4 <check_distance_complete+0xa4>)
 8001ab0:	4811      	ldr	r0, [pc, #68]	@ (8001af8 <check_distance_complete+0xa8>)
 8001ab2:	f006 ff0b 	bl	80088cc <siprintf>
	        HAL_UART_Transmit(&huart3, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8001ab6:	4810      	ldr	r0, [pc, #64]	@ (8001af8 <check_distance_complete+0xa8>)
 8001ab8:	f7fe fbea 	bl	8000290 <strlen>
 8001abc:	4603      	mov	r3, r0
 8001abe:	b29a      	uxth	r2, r3
 8001ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8001ac4:	490c      	ldr	r1, [pc, #48]	@ (8001af8 <check_distance_complete+0xa8>)
 8001ac6:	480d      	ldr	r0, [pc, #52]	@ (8001afc <check_distance_complete+0xac>)
 8001ac8:	f005 f987 	bl	8006dda <HAL_UART_Transmit>

	        return 1; // Complete
 8001acc:	2301      	movs	r3, #1
 8001ace:	e000      	b.n	8001ad2 <check_distance_complete+0x82>
	    }

	    return 0; // Still moving
 8001ad0:	2300      	movs	r3, #0
	}
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	20000590 	.word	0x20000590
 8001ae0:	200005d4 	.word	0x200005d4
 8001ae4:	2000058c 	.word	0x2000058c
 8001ae8:	20000588 	.word	0x20000588
 8001aec:	20000534 	.word	0x20000534
 8001af0:	40020400 	.word	0x40020400
 8001af4:	0800ac30 	.word	0x0800ac30
 8001af8:	200005c0 	.word	0x200005c0
 8001afc:	200004e8 	.word	0x200004e8

08001b00 <serial_uart>:
//	        case 18: motor_running = 1; motor_direction = 1; Servo_SetPWM(servo_right); break;
//	    }
//	}


	void serial_uart(){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
		 // send various values to serial port @ usart 3 for display
			  angle = (int)(position*360/265); //Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulses per revolution
 8001b04:	4b6d      	ldr	r3, [pc, #436]	@ (8001cbc <serial_uart+0x1bc>)
 8001b06:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b0a:	461a      	mov	r2, r3
 8001b0c:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 8001b10:	fb02 f303 	mul.w	r3, r2, r3
 8001b14:	4a6a      	ldr	r2, [pc, #424]	@ (8001cc0 <serial_uart+0x1c0>)
 8001b16:	fb82 1203 	smull	r1, r2, r2, r3
 8001b1a:	1192      	asrs	r2, r2, #6
 8001b1c:	17db      	asrs	r3, r3, #31
 8001b1e:	1ad3      	subs	r3, r2, r3
 8001b20:	b21a      	sxth	r2, r3
 8001b22:	4b68      	ldr	r3, [pc, #416]	@ (8001cc4 <serial_uart+0x1c4>)
 8001b24:	801a      	strh	r2, [r3, #0]
											   // measured value = 265 pulses per revolution
			  sprintf(buf, "%5d", angle);
 8001b26:	4b67      	ldr	r3, [pc, #412]	@ (8001cc4 <serial_uart+0x1c4>)
 8001b28:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b2c:	461a      	mov	r2, r3
 8001b2e:	4966      	ldr	r1, [pc, #408]	@ (8001cc8 <serial_uart+0x1c8>)
 8001b30:	4866      	ldr	r0, [pc, #408]	@ (8001ccc <serial_uart+0x1cc>)
 8001b32:	f006 fecb 	bl	80088cc <siprintf>
			  //OLED_ShowString(60, 10, buf);
			  //also send to serial port
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001b36:	f04f 33ff 	mov.w	r3, #4294967295
 8001b3a:	2205      	movs	r2, #5
 8001b3c:	4963      	ldr	r1, [pc, #396]	@ (8001ccc <serial_uart+0x1cc>)
 8001b3e:	4864      	ldr	r0, [pc, #400]	@ (8001cd0 <serial_uart+0x1d0>)
 8001b40:	f005 f94b 	bl	8006dda <HAL_UART_Transmit>

			  buf[0]=',';  // comma separator
 8001b44:	4b61      	ldr	r3, [pc, #388]	@ (8001ccc <serial_uart+0x1cc>)
 8001b46:	222c      	movs	r2, #44	@ 0x2c
 8001b48:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001b4a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b4e:	2201      	movs	r2, #1
 8001b50:	495e      	ldr	r1, [pc, #376]	@ (8001ccc <serial_uart+0x1cc>)
 8001b52:	485f      	ldr	r0, [pc, #380]	@ (8001cd0 <serial_uart+0x1d0>)
 8001b54:	f005 f941 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%5d", target_angle);
 8001b58:	4b5e      	ldr	r3, [pc, #376]	@ (8001cd4 <serial_uart+0x1d4>)
 8001b5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4959      	ldr	r1, [pc, #356]	@ (8001cc8 <serial_uart+0x1c8>)
 8001b62:	485a      	ldr	r0, [pc, #360]	@ (8001ccc <serial_uart+0x1cc>)
 8001b64:	f006 feb2 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001b68:	f04f 33ff 	mov.w	r3, #4294967295
 8001b6c:	2205      	movs	r2, #5
 8001b6e:	4957      	ldr	r1, [pc, #348]	@ (8001ccc <serial_uart+0x1cc>)
 8001b70:	4857      	ldr	r0, [pc, #348]	@ (8001cd0 <serial_uart+0x1d0>)
 8001b72:	f005 f932 	bl	8006dda <HAL_UART_Transmit>

			  buf[0]=',';
 8001b76:	4b55      	ldr	r3, [pc, #340]	@ (8001ccc <serial_uart+0x1cc>)
 8001b78:	222c      	movs	r2, #44	@ 0x2c
 8001b7a:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001b7c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b80:	2201      	movs	r2, #1
 8001b82:	4952      	ldr	r1, [pc, #328]	@ (8001ccc <serial_uart+0x1cc>)
 8001b84:	4852      	ldr	r0, [pc, #328]	@ (8001cd0 <serial_uart+0x1d0>)
 8001b86:	f005 f928 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error);
 8001b8a:	4b53      	ldr	r3, [pc, #332]	@ (8001cd8 <serial_uart+0x1d8>)
 8001b8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001b90:	461a      	mov	r2, r3
 8001b92:	494d      	ldr	r1, [pc, #308]	@ (8001cc8 <serial_uart+0x1c8>)
 8001b94:	484d      	ldr	r0, [pc, #308]	@ (8001ccc <serial_uart+0x1cc>)
 8001b96:	f006 fe99 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001b9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b9e:	2205      	movs	r2, #5
 8001ba0:	494a      	ldr	r1, [pc, #296]	@ (8001ccc <serial_uart+0x1cc>)
 8001ba2:	484b      	ldr	r0, [pc, #300]	@ (8001cd0 <serial_uart+0x1d0>)
 8001ba4:	f005 f919 	bl	8006dda <HAL_UART_Transmit>

			  buf[0]=',';
 8001ba8:	4b48      	ldr	r3, [pc, #288]	@ (8001ccc <serial_uart+0x1cc>)
 8001baa:	222c      	movs	r2, #44	@ 0x2c
 8001bac:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001bae:	f04f 33ff 	mov.w	r3, #4294967295
 8001bb2:	2201      	movs	r2, #1
 8001bb4:	4945      	ldr	r1, [pc, #276]	@ (8001ccc <serial_uart+0x1cc>)
 8001bb6:	4846      	ldr	r0, [pc, #280]	@ (8001cd0 <serial_uart+0x1d0>)
 8001bb8:	f005 f90f 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%5d", pwmVal);
 8001bbc:	4b47      	ldr	r3, [pc, #284]	@ (8001cdc <serial_uart+0x1dc>)
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	461a      	mov	r2, r3
 8001bc2:	4941      	ldr	r1, [pc, #260]	@ (8001cc8 <serial_uart+0x1c8>)
 8001bc4:	4841      	ldr	r0, [pc, #260]	@ (8001ccc <serial_uart+0x1cc>)
 8001bc6:	f006 fe81 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001bca:	f04f 33ff 	mov.w	r3, #4294967295
 8001bce:	2205      	movs	r2, #5
 8001bd0:	493e      	ldr	r1, [pc, #248]	@ (8001ccc <serial_uart+0x1cc>)
 8001bd2:	483f      	ldr	r0, [pc, #252]	@ (8001cd0 <serial_uart+0x1d0>)
 8001bd4:	f005 f901 	bl	8006dda <HAL_UART_Transmit>
			  //OLED_ShowString(40, 20, buf);

			  buf[0]=',';
 8001bd8:	4b3c      	ldr	r3, [pc, #240]	@ (8001ccc <serial_uart+0x1cc>)
 8001bda:	222c      	movs	r2, #44	@ 0x2c
 8001bdc:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001bde:	f04f 33ff 	mov.w	r3, #4294967295
 8001be2:	2201      	movs	r2, #1
 8001be4:	4939      	ldr	r1, [pc, #228]	@ (8001ccc <serial_uart+0x1cc>)
 8001be6:	483a      	ldr	r0, [pc, #232]	@ (8001cd0 <serial_uart+0x1d0>)
 8001be8:	f005 f8f7 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_area);
 8001bec:	4b3c      	ldr	r3, [pc, #240]	@ (8001ce0 <serial_uart+0x1e0>)
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	461a      	mov	r2, r3
 8001bf2:	4935      	ldr	r1, [pc, #212]	@ (8001cc8 <serial_uart+0x1c8>)
 8001bf4:	4835      	ldr	r0, [pc, #212]	@ (8001ccc <serial_uart+0x1cc>)
 8001bf6:	f006 fe69 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001bfa:	f04f 33ff 	mov.w	r3, #4294967295
 8001bfe:	2205      	movs	r2, #5
 8001c00:	4932      	ldr	r1, [pc, #200]	@ (8001ccc <serial_uart+0x1cc>)
 8001c02:	4833      	ldr	r0, [pc, #204]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c04:	f005 f8e9 	bl	8006dda <HAL_UART_Transmit>

			  buf[0]=',';
 8001c08:	4b30      	ldr	r3, [pc, #192]	@ (8001ccc <serial_uart+0x1cc>)
 8001c0a:	222c      	movs	r2, #44	@ 0x2c
 8001c0c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c12:	2201      	movs	r2, #1
 8001c14:	492d      	ldr	r1, [pc, #180]	@ (8001ccc <serial_uart+0x1cc>)
 8001c16:	482e      	ldr	r0, [pc, #184]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c18:	f005 f8df 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_change);
 8001c1c:	4b31      	ldr	r3, [pc, #196]	@ (8001ce4 <serial_uart+0x1e4>)
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	461a      	mov	r2, r3
 8001c22:	4929      	ldr	r1, [pc, #164]	@ (8001cc8 <serial_uart+0x1c8>)
 8001c24:	4829      	ldr	r0, [pc, #164]	@ (8001ccc <serial_uart+0x1cc>)
 8001c26:	f006 fe51 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001c2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c2e:	2205      	movs	r2, #5
 8001c30:	4926      	ldr	r1, [pc, #152]	@ (8001ccc <serial_uart+0x1cc>)
 8001c32:	4827      	ldr	r0, [pc, #156]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c34:	f005 f8d1 	bl	8006dda <HAL_UART_Transmit>

			  buf[0]=',';
 8001c38:	4b24      	ldr	r3, [pc, #144]	@ (8001ccc <serial_uart+0x1cc>)
 8001c3a:	222c      	movs	r2, #44	@ 0x2c
 8001c3c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c42:	2201      	movs	r2, #1
 8001c44:	4921      	ldr	r1, [pc, #132]	@ (8001ccc <serial_uart+0x1cc>)
 8001c46:	4822      	ldr	r0, [pc, #136]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c48:	f005 f8c7 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%5d", error_rate);
 8001c4c:	4b26      	ldr	r3, [pc, #152]	@ (8001ce8 <serial_uart+0x1e8>)
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	461a      	mov	r2, r3
 8001c52:	491d      	ldr	r1, [pc, #116]	@ (8001cc8 <serial_uart+0x1c8>)
 8001c54:	481d      	ldr	r0, [pc, #116]	@ (8001ccc <serial_uart+0x1cc>)
 8001c56:	f006 fe39 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001c5a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c5e:	2205      	movs	r2, #5
 8001c60:	491a      	ldr	r1, [pc, #104]	@ (8001ccc <serial_uart+0x1cc>)
 8001c62:	481b      	ldr	r0, [pc, #108]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c64:	f005 f8b9 	bl	8006dda <HAL_UART_Transmit>

			  buf[0]=',';
 8001c68:	4b18      	ldr	r3, [pc, #96]	@ (8001ccc <serial_uart+0x1cc>)
 8001c6a:	222c      	movs	r2, #44	@ 0x2c
 8001c6c:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Transmit(&huart3, buf, 1, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001c6e:	f04f 33ff 	mov.w	r3, #4294967295
 8001c72:	2201      	movs	r2, #1
 8001c74:	4915      	ldr	r1, [pc, #84]	@ (8001ccc <serial_uart+0x1cc>)
 8001c76:	4816      	ldr	r0, [pc, #88]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c78:	f005 f8af 	bl	8006dda <HAL_UART_Transmit>

			  sprintf(buf, "%4d ", speed);  // RPM speed of the DC motor
 8001c7c:	4b1b      	ldr	r3, [pc, #108]	@ (8001cec <serial_uart+0x1ec>)
 8001c7e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c82:	461a      	mov	r2, r3
 8001c84:	491a      	ldr	r1, [pc, #104]	@ (8001cf0 <serial_uart+0x1f0>)
 8001c86:	4811      	ldr	r0, [pc, #68]	@ (8001ccc <serial_uart+0x1cc>)
 8001c88:	f006 fe20 	bl	80088cc <siprintf>
			  HAL_UART_Transmit(&huart3, buf, 5, HAL_MAX_DELAY); // Send to Uart3 USB port
 8001c8c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c90:	2205      	movs	r2, #5
 8001c92:	490e      	ldr	r1, [pc, #56]	@ (8001ccc <serial_uart+0x1cc>)
 8001c94:	480e      	ldr	r0, [pc, #56]	@ (8001cd0 <serial_uart+0x1d0>)
 8001c96:	f005 f8a0 	bl	8006dda <HAL_UART_Transmit>
			  //OLED_ShowString(40, 30, buf);
			  OLED_Refresh_Gram();
 8001c9a:	f001 f841 	bl	8002d20 <OLED_Refresh_Gram>

			  buf[0] = '\r';
 8001c9e:	4b0b      	ldr	r3, [pc, #44]	@ (8001ccc <serial_uart+0x1cc>)
 8001ca0:	220d      	movs	r2, #13
 8001ca2:	701a      	strb	r2, [r3, #0]
			  buf[1] = '\n';  // move to next line on serial port
 8001ca4:	4b09      	ldr	r3, [pc, #36]	@ (8001ccc <serial_uart+0x1cc>)
 8001ca6:	220a      	movs	r2, #10
 8001ca8:	705a      	strb	r2, [r3, #1]
			  HAL_UART_Transmit(&huart3, buf, 2, HAL_MAX_DELAY); // Send through USB port
 8001caa:	f04f 33ff 	mov.w	r3, #4294967295
 8001cae:	2202      	movs	r2, #2
 8001cb0:	4906      	ldr	r1, [pc, #24]	@ (8001ccc <serial_uart+0x1cc>)
 8001cb2:	4807      	ldr	r0, [pc, #28]	@ (8001cd0 <serial_uart+0x1d0>)
 8001cb4:	f005 f891 	bl	8006dda <HAL_UART_Transmit>
	}
 8001cb8:	bf00      	nop
 8001cba:	bd80      	pop	{r7, pc}
 8001cbc:	200005d4 	.word	0x200005d4
 8001cc0:	3dd38ff1 	.word	0x3dd38ff1
 8001cc4:	200005d6 	.word	0x200005d6
 8001cc8:	0800ac48 	.word	0x0800ac48
 8001ccc:	200005c0 	.word	0x200005c0
 8001cd0:	200004e8 	.word	0x200004e8
 8001cd4:	200005d8 	.word	0x200005d8
 8001cd8:	200005dc 	.word	0x200005dc
 8001cdc:	200005b4 	.word	0x200005b4
 8001ce0:	200005e0 	.word	0x200005e0
 8001ce4:	200005e8 	.word	0x200005e8
 8001ce8:	200005ec 	.word	0x200005ec
 8001cec:	200005aa 	.word	0x200005aa
 8001cf0:	0800ac4c 	.word	0x0800ac4c

08001cf4 <main>:
		}



	int main(void)
	{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b0a0      	sub	sp, #128	@ 0x80
 8001cf8:	af00      	add	r7, sp, #0
	  /* USER CODE END 1 */

	  /* MCU Configuration--------------------------------------------------------*/

	  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	  HAL_Init();
 8001cfa:	f001 fe03 	bl	8003904 <HAL_Init>
	  /* USER CODE BEGIN Init */

	  /* USER CODE END Init */

	  /* Configure the system clock */
	  SystemClock_Config();
 8001cfe:	f000 fabd 	bl	800227c <SystemClock_Config>
	  /* USER CODE BEGIN SysInit */

	  /* USER CODE END SysInit */

	  /* Initialize all configured peripherals */
	  MX_GPIO_Init();
 8001d02:	f000 ff0b 	bl	8002b1c <MX_GPIO_Init>
	  MX_TIM8_Init();
 8001d06:	f000 fdb7 	bl	8002878 <MX_TIM8_Init>
	  MX_TIM2_Init();
 8001d0a:	f000 fc13 	bl	8002534 <MX_TIM2_Init>
	  MX_USART2_UART_Init();
 8001d0e:	f000 feb1 	bl	8002a74 <MX_USART2_UART_Init>
	  MX_TIM1_Init();
 8001d12:	f000 fb49 	bl	80023a8 <MX_TIM1_Init>
	  MX_USART3_UART_Init();
 8001d16:	f000 fed7 	bl	8002ac8 <MX_USART3_UART_Init>
	  MX_I2C2_Init();
 8001d1a:	f000 fb17 	bl	800234c <MX_I2C2_Init>
	  MX_TIM5_Init();
 8001d1e:	f000 fd57 	bl	80027d0 <MX_TIM5_Init>
	  MX_TIM4_Init();
 8001d22:	f000 fcd3 	bl	80026cc <MX_TIM4_Init>
	  MX_TIM3_Init();
 8001d26:	f000 fc59 	bl	80025dc <MX_TIM3_Init>
	  MX_TIM11_Init();
 8001d2a:	f000 fdf5 	bl	8002918 <MX_TIM11_Init>
	  MX_TIM12_Init();
 8001d2e:	f000 fe3d 	bl	80029ac <MX_TIM12_Init>
	  /* USER CODE BEGIN 2 */


	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8001d32:	f7ff fa81 	bl	8001238 <MotorDrive_enable>
	  Servo_Init();
 8001d36:	f7ff faff 	bl	8001338 <Servo_Init>

	  // start TIM2/TIM5-Encoder to read Motor rotation in interrupt mode
	  // Hall sensors produce 13 ticks/counts per turn, gear ratio = 20
	  // 260 count per rotation of output (wheel)
	  // 360 degree = 260 ticks/counts
	  HAL_TIM_Encoder_Start_IT(&htim2, TIM_CHANNEL_ALL); // Motor Drive A
 8001d3a:	213c      	movs	r1, #60	@ 0x3c
 8001d3c:	48a7      	ldr	r0, [pc, #668]	@ (8001fdc <main+0x2e8>)
 8001d3e:	f004 f8a5 	bl	8005e8c <HAL_TIM_Encoder_Start_IT>
	  HAL_TIM_Encoder_Start_IT(&htim5, TIM_CHANNEL_ALL); // Motor Drive D
 8001d42:	213c      	movs	r1, #60	@ 0x3c
 8001d44:	48a6      	ldr	r0, [pc, #664]	@ (8001fe0 <main+0x2ec>)
 8001d46:	f004 f8a1 	bl	8005e8c <HAL_TIM_Encoder_Start_IT>
	  rpm = (int)((1000/no_of_tick) * 60/260 * 1/dt);  // For calculating motor rpm - by multiplying it with speed value
 8001d4a:	4ba6      	ldr	r3, [pc, #664]	@ (8001fe4 <main+0x2f0>)
 8001d4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d50:	461a      	mov	r2, r3
 8001d52:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d56:	fb93 f2f2 	sdiv	r2, r3, r2
 8001d5a:	4613      	mov	r3, r2
 8001d5c:	011b      	lsls	r3, r3, #4
 8001d5e:	1a9b      	subs	r3, r3, r2
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	4aa1      	ldr	r2, [pc, #644]	@ (8001fe8 <main+0x2f4>)
 8001d64:	fb82 1203 	smull	r1, r2, r2, r3
 8001d68:	11d2      	asrs	r2, r2, #7
 8001d6a:	17db      	asrs	r3, r3, #31
 8001d6c:	1ad2      	subs	r2, r2, r3
 8001d6e:	4b9f      	ldr	r3, [pc, #636]	@ (8001fec <main+0x2f8>)
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	fb92 f3f3 	sdiv	r3, r2, r3
 8001d76:	b21a      	sxth	r2, r3
 8001d78:	4b9d      	ldr	r3, [pc, #628]	@ (8001ff0 <main+0x2fc>)
 8001d7a:	801a      	strh	r2, [r3, #0]

	  OLED_Init();
 8001d7c:	f001 f92c 	bl	8002fd8 <OLED_Init>
	  OLED_ShowString(10, 5, "MDP SC2079"); // show message on OLED display at line 5)
 8001d80:	4a9c      	ldr	r2, [pc, #624]	@ (8001ff4 <main+0x300>)
 8001d82:	2105      	movs	r1, #5
 8001d84:	200a      	movs	r0, #10
 8001d86:	f001 f8f5 	bl	8002f74 <OLED_ShowString>
	  OLED_ShowString(40, 30, "GROUP 25"); // show message on OLED display at line 30)
 8001d8a:	4a9b      	ldr	r2, [pc, #620]	@ (8001ff8 <main+0x304>)
 8001d8c:	211e      	movs	r1, #30
 8001d8e:	2028      	movs	r0, #40	@ 0x28
 8001d90:	f001 f8f0 	bl	8002f74 <OLED_ShowString>
	  oled_buf = "Motor Control"; // anther way to show message through buffer
 8001d94:	4b99      	ldr	r3, [pc, #612]	@ (8001ffc <main+0x308>)
 8001d96:	673b      	str	r3, [r7, #112]	@ 0x70
	  OLED_ShowString(10,50, oled_buf); //another message at line 50
 8001d98:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8001d9a:	2132      	movs	r1, #50	@ 0x32
 8001d9c:	200a      	movs	r0, #10
 8001d9e:	f001 f8e9 	bl	8002f74 <OLED_ShowString>
	  imu_ready = icm_init_minimal();
 8001da2:	f7ff f981 	bl	80010a8 <icm_init_minimal>
 8001da6:	4603      	mov	r3, r0
 8001da8:	461a      	mov	r2, r3
 8001daa:	4b95      	ldr	r3, [pc, #596]	@ (8002000 <main+0x30c>)
 8001dac:	701a      	strb	r2, [r3, #0]
	  gyro_calibrate_bias();
 8001dae:	f7ff f8e9 	bl	8000f84 <gyro_calibrate_bias>
	  HAL_UART_Receive_IT(&huart3, &uart3_rx_ch, 1);
 8001db2:	2201      	movs	r2, #1
 8001db4:	4993      	ldr	r1, [pc, #588]	@ (8002004 <main+0x310>)
 8001db6:	4894      	ldr	r0, [pc, #592]	@ (8002008 <main+0x314>)
 8001db8:	f005 f8a1 	bl	8006efe <HAL_UART_Receive_IT>


	  uint8_t sbuf[] = "SC2104\n\r";  // send to serial port
 8001dbc:	4a93      	ldr	r2, [pc, #588]	@ (800200c <main+0x318>)
 8001dbe:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 8001dc2:	ca07      	ldmia	r2, {r0, r1, r2}
 8001dc4:	c303      	stmia	r3!, {r0, r1}
 8001dc6:	701a      	strb	r2, [r3, #0]
	  HAL_UART_Transmit(&huart3, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through Serial Port @115200
 8001dc8:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001dcc:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd0:	2209      	movs	r2, #9
 8001dd2:	488d      	ldr	r0, [pc, #564]	@ (8002008 <main+0x314>)
 8001dd4:	f005 f801 	bl	8006dda <HAL_UART_Transmit>
	  HAL_UART_Transmit(&huart2, sbuf, sizeof(sbuf), HAL_MAX_DELAY); // Send through BT @9600
 8001dd8:	f107 0150 	add.w	r1, r7, #80	@ 0x50
 8001ddc:	f04f 33ff 	mov.w	r3, #4294967295
 8001de0:	2209      	movs	r2, #9
 8001de2:	488b      	ldr	r0, [pc, #556]	@ (8002010 <main+0x31c>)
 8001de4:	f004 fff9 	bl	8006dda <HAL_UART_Transmit>

	  OLED_Refresh_Gram();
 8001de8:	f000 ff9a 	bl	8002d20 <OLED_Refresh_Gram>
	  HAL_Delay(3000); // pause for 3 second to show message
 8001dec:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8001df0:	f001 fdfa 	bl	80039e8 <HAL_Delay>
	  OLED_Clear(); // get display ready
 8001df4:	f000 ffcc 	bl	8002d90 <OLED_Clear>
	  /* USER CODE END 2 */

	  /* Infinite loop */
	  /* USER CODE BEGIN WHILE */

	  start = 0;
 8001df8:	4b86      	ldr	r3, [pc, #536]	@ (8002014 <main+0x320>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	601a      	str	r2, [r3, #0]
	  angle = 0;
 8001dfe:	4b86      	ldr	r3, [pc, #536]	@ (8002018 <main+0x324>)
 8001e00:	2200      	movs	r2, #0
 8001e02:	801a      	strh	r2, [r3, #0]
	  target_angle = 1000; // rotate 1000 degree
 8001e04:	4b85      	ldr	r3, [pc, #532]	@ (800201c <main+0x328>)
 8001e06:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001e0a:	801a      	strh	r2, [r3, #0]
	  error = target_angle - angle;
 8001e0c:	4b83      	ldr	r3, [pc, #524]	@ (800201c <main+0x328>)
 8001e0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e12:	b29a      	uxth	r2, r3
 8001e14:	4b80      	ldr	r3, [pc, #512]	@ (8002018 <main+0x324>)
 8001e16:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	b29b      	uxth	r3, r3
 8001e20:	b21a      	sxth	r2, r3
 8001e22:	4b7f      	ldr	r3, [pc, #508]	@ (8002020 <main+0x32c>)
 8001e24:	801a      	strh	r2, [r3, #0]
	  error_old = 0;
 8001e26:	4b7f      	ldr	r3, [pc, #508]	@ (8002024 <main+0x330>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	601a      	str	r2, [r3, #0]
	  error_area = 0;
 8001e2c:	4b7e      	ldr	r3, [pc, #504]	@ (8002028 <main+0x334>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]

	  // motor drive here
	  OLED_Clear();
 8001e32:	f000 ffad 	bl	8002d90 <OLED_Clear>
	  //sprintf(buf, "%4d", target_angle);//Hall Sensor = 26 poles/13 pulses, DC motor = 20x13 = 260 pulse per revolution
	  //OLED_ShowString(60, 0, buf);

	  //OLED_ShowString(15, 40, "Press User"); // show message on OLED display at line 40)
	  //OLED_ShowString(0, 50, "button to stop"); // show message on OLED display at line 50)
	  OLED_Refresh_Gram();
 8001e36:	f000 ff73 	bl	8002d20 <OLED_Refresh_Gram>

	  Kp = 5;   // range: 1 to 10
 8001e3a:	4b7c      	ldr	r3, [pc, #496]	@ (800202c <main+0x338>)
 8001e3c:	2205      	movs	r2, #5
 8001e3e:	801a      	strh	r2, [r3, #0]
	  Ki = 3;   // range 0 to 3
 8001e40:	4b7b      	ldr	r3, [pc, #492]	@ (8002030 <main+0x33c>)
 8001e42:	4a7c      	ldr	r2, [pc, #496]	@ (8002034 <main+0x340>)
 8001e44:	601a      	str	r2, [r3, #0]
	  Kd = 1;   // range: 0 to 3
 8001e46:	4b7c      	ldr	r3, [pc, #496]	@ (8002038 <main+0x344>)
 8001e48:	2201      	movs	r2, #1
 8001e4a:	801a      	strh	r2, [r3, #0]

	  if (target_angle > 0)  // Determine rotation direction)
 8001e4c:	4b73      	ldr	r3, [pc, #460]	@ (800201c <main+0x328>)
 8001e4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	dd03      	ble.n	8001e5e <main+0x16a>
		 direction = 0;
 8001e56:	4b79      	ldr	r3, [pc, #484]	@ (800203c <main+0x348>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	801a      	strh	r2, [r3, #0]
 8001e5c:	e002      	b.n	8001e64 <main+0x170>
	  else
		 direction = 1;
 8001e5e:	4b77      	ldr	r3, [pc, #476]	@ (800203c <main+0x348>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	801a      	strh	r2, [r3, #0]

	  start = 1; // do a step response upon reset and power up
 8001e64:	4b6b      	ldr	r3, [pc, #428]	@ (8002014 <main+0x320>)
 8001e66:	2201      	movs	r2, #1
 8001e68:	601a      	str	r2, [r3, #0]
	  MotorDrive_enable(); // enable PWM needed to drive MotroDrive A and D
 8001e6a:	f7ff f9e5 	bl	8001238 <MotorDrive_enable>
	  millisOld = HAL_GetTick(); // get time value before starting - for PID
 8001e6e:	f001 fdaf 	bl	80039d0 <HAL_GetTick>
 8001e72:	4603      	mov	r3, r0
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b72      	ldr	r3, [pc, #456]	@ (8002040 <main+0x34c>)
 8001e78:	601a      	str	r2, [r3, #0]
//		  while (start==0){ //wait for the User PB to be pressed
//			  HAL_Delay(500);
//			  millisOld = HAL_GetTick(); // get time value before starting - for PID
//			  }

		  uint32_t now = HAL_GetTick();
 8001e7a:	f001 fda9 	bl	80039d0 <HAL_GetTick>
 8001e7e:	66f8      	str	r0, [r7, #108]	@ 0x6c

		  while (1) {

			    // Debug: Send heartbeat every 2 seconds
			    static uint32_t last_heartbeat = 0;
			    uint32_t now = HAL_GetTick();
 8001e80:	f001 fda6 	bl	80039d0 <HAL_GetTick>
 8001e84:	66b8      	str	r0, [r7, #104]	@ 0x68

			    if (now - last_heartbeat > 2000) {
 8001e86:	4b6f      	ldr	r3, [pc, #444]	@ (8002044 <main+0x350>)
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001e8c:	1ad3      	subs	r3, r2, r3
 8001e8e:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001e92:	d909      	bls.n	8001ea8 <main+0x1b4>
			        last_heartbeat = now;
 8001e94:	4a6b      	ldr	r2, [pc, #428]	@ (8002044 <main+0x350>)
 8001e96:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8001e98:	6013      	str	r3, [r2, #0]
			        HAL_UART_Transmit(&huart3, (uint8_t*)"beforeif\r\n", 11, HAL_MAX_DELAY);
 8001e9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e9e:	220b      	movs	r2, #11
 8001ea0:	4969      	ldr	r1, [pc, #420]	@ (8002048 <main+0x354>)
 8001ea2:	4859      	ldr	r0, [pc, #356]	@ (8002008 <main+0x314>)
 8001ea4:	f004 ff99 	bl	8006dda <HAL_UART_Transmit>
//			        //uart3_line_ready = 1;
//			    }

			    //UART3_Poll_Line();

			  if (uart3_line_ready)
 8001ea8:	4b68      	ldr	r3, [pc, #416]	@ (800204c <main+0x358>)
 8001eaa:	781b      	ldrb	r3, [r3, #0]
 8001eac:	b2db      	uxtb	r3, r3
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 80f7 	beq.w	80020a2 <main+0x3ae>
			  {

			      uart3_line_ready = 0;
 8001eb4:	4b65      	ldr	r3, [pc, #404]	@ (800204c <main+0x358>)
 8001eb6:	2200      	movs	r2, #0
 8001eb8:	701a      	strb	r2, [r3, #0]


			      HAL_UART_Transmit(&huart3, (uint8_t*)"CMD=[", 5, 10);
 8001eba:	230a      	movs	r3, #10
 8001ebc:	2205      	movs	r2, #5
 8001ebe:	4964      	ldr	r1, [pc, #400]	@ (8002050 <main+0x35c>)
 8001ec0:	4851      	ldr	r0, [pc, #324]	@ (8002008 <main+0x314>)
 8001ec2:	f004 ff8a 	bl	8006dda <HAL_UART_Transmit>
			      HAL_UART_Transmit(&huart3, (uint8_t*)uart3_line, strlen(uart3_line), 10);
 8001ec6:	4863      	ldr	r0, [pc, #396]	@ (8002054 <main+0x360>)
 8001ec8:	f7fe f9e2 	bl	8000290 <strlen>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	b29a      	uxth	r2, r3
 8001ed0:	230a      	movs	r3, #10
 8001ed2:	4960      	ldr	r1, [pc, #384]	@ (8002054 <main+0x360>)
 8001ed4:	484c      	ldr	r0, [pc, #304]	@ (8002008 <main+0x314>)
 8001ed6:	f004 ff80 	bl	8006dda <HAL_UART_Transmit>
			      HAL_UART_Transmit(&huart3, (uint8_t*)"]\r\n", 3, 10);
 8001eda:	230a      	movs	r3, #10
 8001edc:	2203      	movs	r2, #3
 8001ede:	495e      	ldr	r1, [pc, #376]	@ (8002058 <main+0x364>)
 8001ee0:	4849      	ldr	r0, [pc, #292]	@ (8002008 <main+0x314>)
 8001ee2:	f004 ff7a 	bl	8006dda <HAL_UART_Transmit>

			      // Example command: OLED:Hello world
			      if (strncmp(uart3_line, "OLED:", 5) == 0)
 8001ee6:	2205      	movs	r2, #5
 8001ee8:	495c      	ldr	r1, [pc, #368]	@ (800205c <main+0x368>)
 8001eea:	485a      	ldr	r0, [pc, #360]	@ (8002054 <main+0x360>)
 8001eec:	f006 fdf0 	bl	8008ad0 <strncmp>
 8001ef0:	4603      	mov	r3, r0
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d14b      	bne.n	8001f8e <main+0x29a>
			      {
			          const char *msg = uart3_line + 5;
 8001ef6:	4b5a      	ldr	r3, [pc, #360]	@ (8002060 <main+0x36c>)
 8001ef8:	667b      	str	r3, [r7, #100]	@ 0x64

			          // Debug: Send what we're about to display
			          HAL_UART_Transmit(&huart3, (uint8_t*)"111111\r\n", 11, HAL_MAX_DELAY);
 8001efa:	f04f 33ff 	mov.w	r3, #4294967295
 8001efe:	220b      	movs	r2, #11
 8001f00:	4958      	ldr	r1, [pc, #352]	@ (8002064 <main+0x370>)
 8001f02:	4841      	ldr	r0, [pc, #260]	@ (8002008 <main+0x314>)
 8001f04:	f004 ff69 	bl	8006dda <HAL_UART_Transmit>
			          char debug[80];
			          HAL_UART_Transmit(&huart3, (uint8_t*)"22222\r\n", 11, HAL_MAX_DELAY);
 8001f08:	f04f 33ff 	mov.w	r3, #4294967295
 8001f0c:	220b      	movs	r2, #11
 8001f0e:	4956      	ldr	r1, [pc, #344]	@ (8002068 <main+0x374>)
 8001f10:	483d      	ldr	r0, [pc, #244]	@ (8002008 <main+0x314>)
 8001f12:	f004 ff62 	bl	8006dda <HAL_UART_Transmit>
			          snprintf(debug, sizeof(debug), "DEBUG: Displaying '%s'\r\n", msg);
 8001f16:	4638      	mov	r0, r7
 8001f18:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001f1a:	4a54      	ldr	r2, [pc, #336]	@ (800206c <main+0x378>)
 8001f1c:	2150      	movs	r1, #80	@ 0x50
 8001f1e:	f006 fc9f 	bl	8008860 <sniprintf>
			          HAL_UART_Transmit(&huart3, (uint8_t*)"33333\r\n", 11, HAL_MAX_DELAY);
 8001f22:	f04f 33ff 	mov.w	r3, #4294967295
 8001f26:	220b      	movs	r2, #11
 8001f28:	4951      	ldr	r1, [pc, #324]	@ (8002070 <main+0x37c>)
 8001f2a:	4837      	ldr	r0, [pc, #220]	@ (8002008 <main+0x314>)
 8001f2c:	f004 ff55 	bl	8006dda <HAL_UART_Transmit>
			          HAL_UART_Transmit(&huart3, (uint8_t*)debug, strlen(debug), HAL_MAX_DELAY);
 8001f30:	463b      	mov	r3, r7
 8001f32:	4618      	mov	r0, r3
 8001f34:	f7fe f9ac 	bl	8000290 <strlen>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	b29a      	uxth	r2, r3
 8001f3c:	4639      	mov	r1, r7
 8001f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f42:	4831      	ldr	r0, [pc, #196]	@ (8002008 <main+0x314>)
 8001f44:	f004 ff49 	bl	8006dda <HAL_UART_Transmit>
			          HAL_UART_Transmit(&huart3, (uint8_t*)"44444\r\n", 11, HAL_MAX_DELAY);
 8001f48:	f04f 33ff 	mov.w	r3, #4294967295
 8001f4c:	220b      	movs	r2, #11
 8001f4e:	4949      	ldr	r1, [pc, #292]	@ (8002074 <main+0x380>)
 8001f50:	482d      	ldr	r0, [pc, #180]	@ (8002008 <main+0x314>)
 8001f52:	f004 ff42 	bl	8006dda <HAL_UART_Transmit>

			          // Try to display on OLED
			          OLED_Clear();
 8001f56:	f000 ff1b 	bl	8002d90 <OLED_Clear>
			          OLED_ShowString(0, 0, "RPi says:");
 8001f5a:	4a47      	ldr	r2, [pc, #284]	@ (8002078 <main+0x384>)
 8001f5c:	2100      	movs	r1, #0
 8001f5e:	2000      	movs	r0, #0
 8001f60:	f001 f808 	bl	8002f74 <OLED_ShowString>
			          OLED_ShowString(0, 20, (char*)msg);
 8001f64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8001f66:	2114      	movs	r1, #20
 8001f68:	2000      	movs	r0, #0
 8001f6a:	f001 f803 	bl	8002f74 <OLED_ShowString>
			          OLED_Refresh_Gram();
 8001f6e:	f000 fed7 	bl	8002d20 <OLED_Refresh_Gram>

			          // Send acknowledgment
			          const char *ack = "OK OLED\r\n";
 8001f72:	4b42      	ldr	r3, [pc, #264]	@ (800207c <main+0x388>)
 8001f74:	663b      	str	r3, [r7, #96]	@ 0x60
			          HAL_UART_Transmit(&huart3, (uint8_t*)ack, strlen(ack), HAL_MAX_DELAY);
 8001f76:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001f78:	f7fe f98a 	bl	8000290 <strlen>
 8001f7c:	4603      	mov	r3, r0
 8001f7e:	b29a      	uxth	r2, r3
 8001f80:	f04f 33ff 	mov.w	r3, #4294967295
 8001f84:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 8001f86:	4820      	ldr	r0, [pc, #128]	@ (8002008 <main+0x314>)
 8001f88:	f004 ff27 	bl	8006dda <HAL_UART_Transmit>
 8001f8c:	e089      	b.n	80020a2 <main+0x3ae>
			      }
			      else if (strcmp(uart3_line, "TURNL90") == 0)
 8001f8e:	493c      	ldr	r1, [pc, #240]	@ (8002080 <main+0x38c>)
 8001f90:	4830      	ldr	r0, [pc, #192]	@ (8002054 <main+0x360>)
 8001f92:	f7fe f91d 	bl	80001d0 <strcmp>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d10b      	bne.n	8001fb4 <main+0x2c0>
			      {
			          turn_left_gyro(90.0f);
 8001f9c:	ed9f 0a39 	vldr	s0, [pc, #228]	@ 8002084 <main+0x390>
 8001fa0:	f7ff fa4a 	bl	8001438 <turn_left_gyro>
			          HAL_UART_Transmit(&huart3, (uint8_t*)"OK TURNL90\r\n", 12, HAL_MAX_DELAY);
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa8:	220c      	movs	r2, #12
 8001faa:	4937      	ldr	r1, [pc, #220]	@ (8002088 <main+0x394>)
 8001fac:	4816      	ldr	r0, [pc, #88]	@ (8002008 <main+0x314>)
 8001fae:	f004 ff14 	bl	8006dda <HAL_UART_Transmit>
 8001fb2:	e076      	b.n	80020a2 <main+0x3ae>
			      }
			      else if (strcmp(uart3_line, "TURNR90") == 0)
 8001fb4:	4935      	ldr	r1, [pc, #212]	@ (800208c <main+0x398>)
 8001fb6:	4827      	ldr	r0, [pc, #156]	@ (8002054 <main+0x360>)
 8001fb8:	f7fe f90a 	bl	80001d0 <strcmp>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d168      	bne.n	8002094 <main+0x3a0>
			      {
			          turn_right_gyro(90.0f);
 8001fc2:	ed9f 0a30 	vldr	s0, [pc, #192]	@ 8002084 <main+0x390>
 8001fc6:	f7ff faf3 	bl	80015b0 <turn_right_gyro>
			          HAL_UART_Transmit(&huart3, (uint8_t*)"OK TURNR90\r\n", 12, HAL_MAX_DELAY);
 8001fca:	f04f 33ff 	mov.w	r3, #4294967295
 8001fce:	220c      	movs	r2, #12
 8001fd0:	492f      	ldr	r1, [pc, #188]	@ (8002090 <main+0x39c>)
 8001fd2:	480d      	ldr	r0, [pc, #52]	@ (8002008 <main+0x314>)
 8001fd4:	f004 ff01 	bl	8006dda <HAL_UART_Transmit>
 8001fd8:	e063      	b.n	80020a2 <main+0x3ae>
 8001fda:	bf00      	nop
 8001fdc:	200002ac 	.word	0x200002ac
 8001fe0:	20000384 	.word	0x20000384
 8001fe4:	20000018 	.word	0x20000018
 8001fe8:	7e07e07f 	.word	0x7e07e07f
 8001fec:	200005f8 	.word	0x200005f8
 8001ff0:	200005ac 	.word	0x200005ac
 8001ff4:	0800ac74 	.word	0x0800ac74
 8001ff8:	0800ac80 	.word	0x0800ac80
 8001ffc:	0800ac8c 	.word	0x0800ac8c
 8002000:	200005a0 	.word	0x200005a0
 8002004:	2000053c 	.word	0x2000053c
 8002008:	200004e8 	.word	0x200004e8
 800200c:	0800ad58 	.word	0x0800ad58
 8002010:	200004a4 	.word	0x200004a4
 8002014:	200005b0 	.word	0x200005b0
 8002018:	200005d6 	.word	0x200005d6
 800201c:	200005d8 	.word	0x200005d8
 8002020:	200005dc 	.word	0x200005dc
 8002024:	200005e4 	.word	0x200005e4
 8002028:	200005e0 	.word	0x200005e0
 800202c:	200005fc 	.word	0x200005fc
 8002030:	20000600 	.word	0x20000600
 8002034:	40400000 	.word	0x40400000
 8002038:	200005fe 	.word	0x200005fe
 800203c:	200005da 	.word	0x200005da
 8002040:	200005f0 	.word	0x200005f0
 8002044:	20000604 	.word	0x20000604
 8002048:	0800ac9c 	.word	0x0800ac9c
 800204c:	20000584 	.word	0x20000584
 8002050:	0800aca8 	.word	0x0800aca8
 8002054:	20000540 	.word	0x20000540
 8002058:	0800acb0 	.word	0x0800acb0
 800205c:	0800acb4 	.word	0x0800acb4
 8002060:	20000545 	.word	0x20000545
 8002064:	0800acbc 	.word	0x0800acbc
 8002068:	0800acc8 	.word	0x0800acc8
 800206c:	0800acd0 	.word	0x0800acd0
 8002070:	0800acec 	.word	0x0800acec
 8002074:	0800acf4 	.word	0x0800acf4
 8002078:	0800acfc 	.word	0x0800acfc
 800207c:	0800ad08 	.word	0x0800ad08
 8002080:	0800ad14 	.word	0x0800ad14
 8002084:	42b40000 	.word	0x42b40000
 8002088:	0800ad1c 	.word	0x0800ad1c
 800208c:	0800ad2c 	.word	0x0800ad2c
 8002090:	0800ad34 	.word	0x0800ad34
			      }
			      else
			      {
			          HAL_UART_Transmit(&huart3, (uint8_t*)"ERR Unknown cmd\r\n", 17, HAL_MAX_DELAY);
 8002094:	f04f 33ff 	mov.w	r3, #4294967295
 8002098:	2211      	movs	r2, #17
 800209a:	4966      	ldr	r1, [pc, #408]	@ (8002234 <main+0x540>)
 800209c:	4866      	ldr	r0, [pc, #408]	@ (8002238 <main+0x544>)
 800209e:	f004 fe9c 	bl	8006dda <HAL_UART_Transmit>
//
//			      motor_running = 1;
//			  }

		      // Check if distance movement is complete
		      if (distance_mode == 1) {
 80020a2:	4b66      	ldr	r3, [pc, #408]	@ (800223c <main+0x548>)
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d101      	bne.n	80020ae <main+0x3ba>
		          check_distance_complete();
 80020aa:	f7ff fcd1 	bl	8001a50 <check_distance_complete>
		      }

		      // Original mode cycling code (disabled when in distance mode)
		      if (distance_mode == 0) {
 80020ae:	4b63      	ldr	r3, [pc, #396]	@ (800223c <main+0x548>)
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d112      	bne.n	80020dc <main+0x3e8>
		          uint32_t now = HAL_GetTick();
 80020b6:	f001 fc8b 	bl	80039d0 <HAL_GetTick>
 80020ba:	65f8      	str	r0, [r7, #92]	@ 0x5c
		          if (now - last_mode_tick >= MODE_INTERVAL_MS) {
 80020bc:	4b60      	ldr	r3, [pc, #384]	@ (8002240 <main+0x54c>)
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80020c2:	1ad3      	subs	r3, r2, r3
 80020c4:	f44f 7216 	mov.w	r2, #600	@ 0x258
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d307      	bcc.n	80020dc <main+0x3e8>
		              last_mode_tick = now;
 80020cc:	4a5c      	ldr	r2, [pc, #368]	@ (8002240 <main+0x54c>)
 80020ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020d0:	6013      	str	r3, [r2, #0]
		              mode++;
 80020d2:	4b5c      	ldr	r3, [pc, #368]	@ (8002244 <main+0x550>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	3301      	adds	r3, #1
 80020d8:	4a5a      	ldr	r2, [pc, #360]	@ (8002244 <main+0x550>)
 80020da:	6013      	str	r3, [r2, #0]
//		              if (mode > 18) mode = 0;
//		              Apply_Mode(mode);
		          }
		      }
		  pwmVal = PID_Control(); // call the PID control loop calculation
 80020dc:	f7ff fb7e 	bl	80017dc <PID_Control>
 80020e0:	4603      	mov	r3, r0
 80020e2:	461a      	mov	r2, r3
 80020e4:	4b58      	ldr	r3, [pc, #352]	@ (8002248 <main+0x554>)
 80020e6:	601a      	str	r2, [r3, #0]
		  //pwmVal = 600;          // this will overwrite PID control above
		  //error = 5;              // to overwrite control loop checking


		  int32_t pwm = pwmVal;
 80020e8:	4b57      	ldr	r3, [pc, #348]	@ (8002248 <main+0x554>)
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	67fb      	str	r3, [r7, #124]	@ 0x7c
		  if (pwm < 0) pwm = -pwm;        // abs()
 80020ee:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	da02      	bge.n	80020fa <main+0x406>
 80020f4:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80020f6:	425b      	negs	r3, r3
 80020f8:	67fb      	str	r3, [r7, #124]	@ 0x7c
		  if (pwm > pwmMax) pwm = pwmMax; // clamp
 80020fa:	4b54      	ldr	r3, [pc, #336]	@ (800224c <main+0x558>)
 80020fc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002100:	461a      	mov	r2, r3
 8002102:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002104:	4293      	cmp	r3, r2
 8002106:	dd03      	ble.n	8002110 <main+0x41c>
 8002108:	4b50      	ldr	r3, [pc, #320]	@ (800224c <main+0x558>)
 800210a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800210e:	67fb      	str	r3, [r7, #124]	@ 0x7c
//		      Motor_reverse(pwm_A);    // Motor A
//		      MotorD_reverse(pwm_D);   // Motor D
//		  }

		  // Calculate separate speeds for A and D
		  int32_t pwm_A = (int32_t)(pwm * motor_A_speed_factor);
 8002110:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002112:	ee07 3a90 	vmov	s15, r3
 8002116:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800211a:	4b4d      	ldr	r3, [pc, #308]	@ (8002250 <main+0x55c>)
 800211c:	edd3 7a00 	vldr	s15, [r3]
 8002120:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002124:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002128:	ee17 3a90 	vmov	r3, s15
 800212c:	67bb      	str	r3, [r7, #120]	@ 0x78
		  int32_t pwm_D = (int32_t)(pwm * motor_D_speed_factor);
 800212e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002130:	ee07 3a90 	vmov	s15, r3
 8002134:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002138:	4b46      	ldr	r3, [pc, #280]	@ (8002254 <main+0x560>)
 800213a:	edd3 7a00 	vldr	s15, [r3]
 800213e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002142:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002146:	ee17 3a90 	vmov	r3, s15
 800214a:	677b      	str	r3, [r7, #116]	@ 0x74

		  if (pwm_A > pwmMax) pwm_A = pwmMax;
 800214c:	4b3f      	ldr	r3, [pc, #252]	@ (800224c <main+0x558>)
 800214e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002152:	461a      	mov	r2, r3
 8002154:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002156:	4293      	cmp	r3, r2
 8002158:	dd03      	ble.n	8002162 <main+0x46e>
 800215a:	4b3c      	ldr	r3, [pc, #240]	@ (800224c <main+0x558>)
 800215c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002160:	67bb      	str	r3, [r7, #120]	@ 0x78
		  if (pwm_D > pwmMax) pwm_D = pwmMax;
 8002162:	4b3a      	ldr	r3, [pc, #232]	@ (800224c <main+0x558>)
 8002164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002168:	461a      	mov	r2, r3
 800216a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800216c:	4293      	cmp	r3, r2
 800216e:	dd03      	ble.n	8002178 <main+0x484>
 8002170:	4b36      	ldr	r3, [pc, #216]	@ (800224c <main+0x558>)
 8002172:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002176:	677b      	str	r3, [r7, #116]	@ 0x74

		  // Motors ALWAYS spin forward (ignore direction_state for motors)
		  if (motor_running == 0) {
 8002178:	4b37      	ldr	r3, [pc, #220]	@ (8002258 <main+0x564>)
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	2b00      	cmp	r3, #0
 800217e:	d102      	bne.n	8002186 <main+0x492>
		      Motor_stop();  // Mode 0: STOP
 8002180:	f7ff f8ec 	bl	800135c <Motor_stop>
 8002184:	e010      	b.n	80021a8 <main+0x4b4>
		  } else {
		      if (motor_direction == 0) {
 8002186:	4b35      	ldr	r3, [pc, #212]	@ (800225c <main+0x568>)
 8002188:	681b      	ldr	r3, [r3, #0]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d106      	bne.n	800219c <main+0x4a8>
		          Motor_reverse(pwm_A);
 800218e:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8002190:	f7ff f93a 	bl	8001408 <Motor_reverse>
		          MotorD_reverse(pwm_D);
 8002194:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8002196:	f7ff f883 	bl	80012a0 <MotorD_reverse>
 800219a:	e005      	b.n	80021a8 <main+0x4b4>
//		      else if (motor_direction == 2) {
//		      		          Motor_reverse(pwm_A);
//		      		        MotorD_forward(pwm_D);
//		      		      } //crab turn
		      else {
		          Motor_forward(pwm_A);
 800219c:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 800219e:	f7ff f91b 	bl	80013d8 <Motor_forward>
		          MotorD_forward(pwm_D);
 80021a2:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 80021a4:	f7ff f890 	bl	80012c8 <MotorD_forward>
		      }
		  }
//
		  if (abs(error) <= 3){ // error is not more than 3 deg - assume steady state
 80021a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002260 <main+0x56c>)
 80021aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	bfb8      	it	lt
 80021b2:	425b      	neglt	r3, r3
 80021b4:	b29b      	uxth	r3, r3
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d822      	bhi.n	8002200 <main+0x50c>
			  err++; // to keep track how long it has reached steady state
 80021ba:	4b2a      	ldr	r3, [pc, #168]	@ (8002264 <main+0x570>)
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	3301      	adds	r3, #1
 80021c0:	4a28      	ldr	r2, [pc, #160]	@ (8002264 <main+0x570>)
 80021c2:	6013      	str	r3, [r2, #0]
			  angle = (int)(position*360/260);  //calculate the angle
 80021c4:	4b28      	ldr	r3, [pc, #160]	@ (8002268 <main+0x574>)
 80021c6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ca:	461a      	mov	r2, r3
 80021cc:	f44f 73b4 	mov.w	r3, #360	@ 0x168
 80021d0:	fb02 f303 	mul.w	r3, r2, r3
 80021d4:	4a25      	ldr	r2, [pc, #148]	@ (800226c <main+0x578>)
 80021d6:	fb82 1203 	smull	r1, r2, r2, r3
 80021da:	11d2      	asrs	r2, r2, #7
 80021dc:	17db      	asrs	r3, r3, #31
 80021de:	1ad3      	subs	r3, r2, r3
 80021e0:	b21a      	sxth	r2, r3
 80021e2:	4b23      	ldr	r3, [pc, #140]	@ (8002270 <main+0x57c>)
 80021e4:	801a      	strh	r2, [r3, #0]
			  error = target_angle - angle; // calculate the error
 80021e6:	4b23      	ldr	r3, [pc, #140]	@ (8002274 <main+0x580>)
 80021e8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ec:	b29a      	uxth	r2, r3
 80021ee:	4b20      	ldr	r3, [pc, #128]	@ (8002270 <main+0x57c>)
 80021f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	1ad3      	subs	r3, r2, r3
 80021f8:	b29b      	uxth	r3, r3
 80021fa:	b21a      	sxth	r2, r3
 80021fc:	4b18      	ldr	r3, [pc, #96]	@ (8002260 <main+0x56c>)
 80021fe:	801a      	strh	r2, [r3, #0]
			  }

		  serial_uart(); // send the various data to the serial port for display
 8002200:	f7ff fc7e 	bl	8001b00 <serial_uart>

		  if (err > 5) { // error has settled to within the acceptance ranges
 8002204:	4b17      	ldr	r3, [pc, #92]	@ (8002264 <main+0x570>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	2b05      	cmp	r3, #5
 800220a:	f77f ae39 	ble.w	8001e80 <main+0x18c>
		          // Optional: Add buzzer feedback when target reached
		          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer On
 800220e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002212:	4819      	ldr	r0, [pc, #100]	@ (8002278 <main+0x584>)
 8002214:	f001 ff65 	bl	80040e2 <HAL_GPIO_TogglePin>
		          HAL_Delay(500);
 8002218:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800221c:	f001 fbe4 	bl	80039e8 <HAL_Delay>
		          HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_10); //Buzzer Off
 8002220:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002224:	4814      	ldr	r0, [pc, #80]	@ (8002278 <main+0x584>)
 8002226:	f001 ff5c 	bl	80040e2 <HAL_GPIO_TogglePin>
		          err = 0; // Reset error counter to continue running
 800222a:	4b0e      	ldr	r3, [pc, #56]	@ (8002264 <main+0x570>)
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
		  while (1) {
 8002230:	e626      	b.n	8001e80 <main+0x18c>
 8002232:	bf00      	nop
 8002234:	0800ad44 	.word	0x0800ad44
 8002238:	200004e8 	.word	0x200004e8
 800223c:	20000590 	.word	0x20000590
 8002240:	20000538 	.word	0x20000538
 8002244:	2000052c 	.word	0x2000052c
 8002248:	200005b4 	.word	0x200005b4
 800224c:	2000001a 	.word	0x2000001a
 8002250:	20000004 	.word	0x20000004
 8002254:	20000000 	.word	0x20000000
 8002258:	20000534 	.word	0x20000534
 800225c:	20000530 	.word	0x20000530
 8002260:	200005dc 	.word	0x200005dc
 8002264:	200005bc 	.word	0x200005bc
 8002268:	200005d4 	.word	0x200005d4
 800226c:	7e07e07f 	.word	0x7e07e07f
 8002270:	200005d6 	.word	0x200005d6
 8002274:	200005d8 	.word	0x200005d8
 8002278:	40020400 	.word	0x40020400

0800227c <SystemClock_Config>:
	/**
	  * @brief System Clock Configuration
	  * @retval None
	  */
	void SystemClock_Config(void)
	{
 800227c:	b580      	push	{r7, lr}
 800227e:	b094      	sub	sp, #80	@ 0x50
 8002280:	af00      	add	r7, sp, #0
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002282:	f107 0320 	add.w	r3, r7, #32
 8002286:	2230      	movs	r2, #48	@ 0x30
 8002288:	2100      	movs	r1, #0
 800228a:	4618      	mov	r0, r3
 800228c:	f006 fc18 	bl	8008ac0 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002290:	f107 030c 	add.w	r3, r7, #12
 8002294:	2200      	movs	r2, #0
 8002296:	601a      	str	r2, [r3, #0]
 8002298:	605a      	str	r2, [r3, #4]
 800229a:	609a      	str	r2, [r3, #8]
 800229c:	60da      	str	r2, [r3, #12]
 800229e:	611a      	str	r2, [r3, #16]

	  /** Configure the main internal regulator output voltage
	  */
	  __HAL_RCC_PWR_CLK_ENABLE();
 80022a0:	2300      	movs	r3, #0
 80022a2:	60bb      	str	r3, [r7, #8]
 80022a4:	4b27      	ldr	r3, [pc, #156]	@ (8002344 <SystemClock_Config+0xc8>)
 80022a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a8:	4a26      	ldr	r2, [pc, #152]	@ (8002344 <SystemClock_Config+0xc8>)
 80022aa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022ae:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b0:	4b24      	ldr	r3, [pc, #144]	@ (8002344 <SystemClock_Config+0xc8>)
 80022b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022b8:	60bb      	str	r3, [r7, #8]
 80022ba:	68bb      	ldr	r3, [r7, #8]
	  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80022bc:	2300      	movs	r3, #0
 80022be:	607b      	str	r3, [r7, #4]
 80022c0:	4b21      	ldr	r3, [pc, #132]	@ (8002348 <SystemClock_Config+0xcc>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a20      	ldr	r2, [pc, #128]	@ (8002348 <SystemClock_Config+0xcc>)
 80022c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022ca:	6013      	str	r3, [r2, #0]
 80022cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <SystemClock_Config+0xcc>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80022d4:	607b      	str	r3, [r7, #4]
 80022d6:	687b      	ldr	r3, [r7, #4]

	  /** Initializes the RCC Oscillators according to the specified parameters
	  * in the RCC_OscInitTypeDef structure.
	  */
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80022d8:	2301      	movs	r3, #1
 80022da:	623b      	str	r3, [r7, #32]
	  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80022dc:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80022e0:	627b      	str	r3, [r7, #36]	@ 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80022e2:	2302      	movs	r3, #2
 80022e4:	63bb      	str	r3, [r7, #56]	@ 0x38
	  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80022e6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80022ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  RCC_OscInitStruct.PLL.PLLM = 4;
 80022ec:	2304      	movs	r3, #4
 80022ee:	643b      	str	r3, [r7, #64]	@ 0x40
	  RCC_OscInitStruct.PLL.PLLN = 72;
 80022f0:	2348      	movs	r3, #72	@ 0x48
 80022f2:	647b      	str	r3, [r7, #68]	@ 0x44
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80022f4:	2302      	movs	r3, #2
 80022f6:	64bb      	str	r3, [r7, #72]	@ 0x48
	  RCC_OscInitStruct.PLL.PLLQ = 4;
 80022f8:	2304      	movs	r3, #4
 80022fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80022fc:	f107 0320 	add.w	r3, r7, #32
 8002300:	4618      	mov	r0, r3
 8002302:	f002 ff15 	bl	8005130 <HAL_RCC_OscConfig>
 8002306:	4603      	mov	r3, r0
 8002308:	2b00      	cmp	r3, #0
 800230a:	d001      	beq.n	8002310 <SystemClock_Config+0x94>
	  {
		Error_Handler();
 800230c:	f000 fcb4 	bl	8002c78 <Error_Handler>
	  }

	  /** Initializes the CPU, AHB and APB buses clocks
	  */
	  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002310:	230f      	movs	r3, #15
 8002312:	60fb      	str	r3, [r7, #12]
								  |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002314:	2302      	movs	r3, #2
 8002316:	613b      	str	r3, [r7, #16]
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002318:	2300      	movs	r3, #0
 800231a:	617b      	str	r3, [r7, #20]
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800231c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002320:	61bb      	str	r3, [r7, #24]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002322:	2300      	movs	r3, #0
 8002324:	61fb      	str	r3, [r7, #28]

	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002326:	f107 030c 	add.w	r3, r7, #12
 800232a:	2102      	movs	r1, #2
 800232c:	4618      	mov	r0, r3
 800232e:	f003 f977 	bl	8005620 <HAL_RCC_ClockConfig>
 8002332:	4603      	mov	r3, r0
 8002334:	2b00      	cmp	r3, #0
 8002336:	d001      	beq.n	800233c <SystemClock_Config+0xc0>
	  {
		Error_Handler();
 8002338:	f000 fc9e 	bl	8002c78 <Error_Handler>
	  }
	}
 800233c:	bf00      	nop
 800233e:	3750      	adds	r7, #80	@ 0x50
 8002340:	46bd      	mov	sp, r7
 8002342:	bd80      	pop	{r7, pc}
 8002344:	40023800 	.word	0x40023800
 8002348:	40007000 	.word	0x40007000

0800234c <MX_I2C2_Init>:
	  * @brief I2C2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_I2C2_Init(void)
	{
 800234c:	b580      	push	{r7, lr}
 800234e:	af00      	add	r7, sp, #0
	  /* USER CODE END I2C2_Init 0 */

	  /* USER CODE BEGIN I2C2_Init 1 */

	  /* USER CODE END I2C2_Init 1 */
	  hi2c2.Instance = I2C2;
 8002350:	4b12      	ldr	r3, [pc, #72]	@ (800239c <MX_I2C2_Init+0x50>)
 8002352:	4a13      	ldr	r2, [pc, #76]	@ (80023a0 <MX_I2C2_Init+0x54>)
 8002354:	601a      	str	r2, [r3, #0]
	  hi2c2.Init.ClockSpeed = 100000;
 8002356:	4b11      	ldr	r3, [pc, #68]	@ (800239c <MX_I2C2_Init+0x50>)
 8002358:	4a12      	ldr	r2, [pc, #72]	@ (80023a4 <MX_I2C2_Init+0x58>)
 800235a:	605a      	str	r2, [r3, #4]
	  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800235c:	4b0f      	ldr	r3, [pc, #60]	@ (800239c <MX_I2C2_Init+0x50>)
 800235e:	2200      	movs	r2, #0
 8002360:	609a      	str	r2, [r3, #8]
	  hi2c2.Init.OwnAddress1 = 0;
 8002362:	4b0e      	ldr	r3, [pc, #56]	@ (800239c <MX_I2C2_Init+0x50>)
 8002364:	2200      	movs	r2, #0
 8002366:	60da      	str	r2, [r3, #12]
	  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002368:	4b0c      	ldr	r3, [pc, #48]	@ (800239c <MX_I2C2_Init+0x50>)
 800236a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800236e:	611a      	str	r2, [r3, #16]
	  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002370:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <MX_I2C2_Init+0x50>)
 8002372:	2200      	movs	r2, #0
 8002374:	615a      	str	r2, [r3, #20]
	  hi2c2.Init.OwnAddress2 = 0;
 8002376:	4b09      	ldr	r3, [pc, #36]	@ (800239c <MX_I2C2_Init+0x50>)
 8002378:	2200      	movs	r2, #0
 800237a:	619a      	str	r2, [r3, #24]
	  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800237c:	4b07      	ldr	r3, [pc, #28]	@ (800239c <MX_I2C2_Init+0x50>)
 800237e:	2200      	movs	r2, #0
 8002380:	61da      	str	r2, [r3, #28]
	  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002382:	4b06      	ldr	r3, [pc, #24]	@ (800239c <MX_I2C2_Init+0x50>)
 8002384:	2200      	movs	r2, #0
 8002386:	621a      	str	r2, [r3, #32]
	  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002388:	4804      	ldr	r0, [pc, #16]	@ (800239c <MX_I2C2_Init+0x50>)
 800238a:	f001 fee9 	bl	8004160 <HAL_I2C_Init>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d001      	beq.n	8002398 <MX_I2C2_Init+0x4c>
	  {
		Error_Handler();
 8002394:	f000 fc70 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN I2C2_Init 2 */

	  /* USER CODE END I2C2_Init 2 */

	}
 8002398:	bf00      	nop
 800239a:	bd80      	pop	{r7, pc}
 800239c:	20000210 	.word	0x20000210
 80023a0:	40005800 	.word	0x40005800
 80023a4:	000186a0 	.word	0x000186a0

080023a8 <MX_TIM1_Init>:
	  * @brief TIM1 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM1_Init(void)
	{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b096      	sub	sp, #88	@ 0x58
 80023ac:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM1_Init 0 */

	  /* USER CODE END TIM1_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023ae:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 80023b2:	2200      	movs	r2, #0
 80023b4:	601a      	str	r2, [r3, #0]
 80023b6:	605a      	str	r2, [r3, #4]
 80023b8:	609a      	str	r2, [r3, #8]
 80023ba:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023bc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80023c0:	2200      	movs	r2, #0
 80023c2:	601a      	str	r2, [r3, #0]
 80023c4:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 80023c6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80023ca:	2200      	movs	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
 80023ce:	605a      	str	r2, [r3, #4]
 80023d0:	609a      	str	r2, [r3, #8]
 80023d2:	60da      	str	r2, [r3, #12]
 80023d4:	611a      	str	r2, [r3, #16]
 80023d6:	615a      	str	r2, [r3, #20]
 80023d8:	619a      	str	r2, [r3, #24]
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023da:	1d3b      	adds	r3, r7, #4
 80023dc:	2220      	movs	r2, #32
 80023de:	2100      	movs	r1, #0
 80023e0:	4618      	mov	r0, r3
 80023e2:	f006 fb6d 	bl	8008ac0 <memset>

	  /* USER CODE BEGIN TIM1_Init 1 */

	  /* USER CODE END TIM1_Init 1 */
	  htim1.Instance = TIM1;
 80023e6:	4b51      	ldr	r3, [pc, #324]	@ (800252c <MX_TIM1_Init+0x184>)
 80023e8:	4a51      	ldr	r2, [pc, #324]	@ (8002530 <MX_TIM1_Init+0x188>)
 80023ea:	601a      	str	r2, [r3, #0]
	  htim1.Init.Prescaler = 0;
 80023ec:	4b4f      	ldr	r3, [pc, #316]	@ (800252c <MX_TIM1_Init+0x184>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	605a      	str	r2, [r3, #4]
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023f2:	4b4e      	ldr	r3, [pc, #312]	@ (800252c <MX_TIM1_Init+0x184>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	609a      	str	r2, [r3, #8]
	  htim1.Init.Period = 7199;
 80023f8:	4b4c      	ldr	r3, [pc, #304]	@ (800252c <MX_TIM1_Init+0x184>)
 80023fa:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80023fe:	60da      	str	r2, [r3, #12]
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002400:	4b4a      	ldr	r3, [pc, #296]	@ (800252c <MX_TIM1_Init+0x184>)
 8002402:	2200      	movs	r2, #0
 8002404:	611a      	str	r2, [r3, #16]
	  htim1.Init.RepetitionCounter = 0;
 8002406:	4b49      	ldr	r3, [pc, #292]	@ (800252c <MX_TIM1_Init+0x184>)
 8002408:	2200      	movs	r2, #0
 800240a:	615a      	str	r2, [r3, #20]
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800240c:	4b47      	ldr	r3, [pc, #284]	@ (800252c <MX_TIM1_Init+0x184>)
 800240e:	2200      	movs	r2, #0
 8002410:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002412:	4846      	ldr	r0, [pc, #280]	@ (800252c <MX_TIM1_Init+0x184>)
 8002414:	f003 fb24 	bl	8005a60 <HAL_TIM_Base_Init>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <MX_TIM1_Init+0x7a>
	  {
		Error_Handler();
 800241e:	f000 fc2b 	bl	8002c78 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002422:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002426:	64bb      	str	r3, [r7, #72]	@ 0x48
	  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8002428:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 800242c:	4619      	mov	r1, r3
 800242e:	483f      	ldr	r0, [pc, #252]	@ (800252c <MX_TIM1_Init+0x184>)
 8002430:	f003 ffa4 	bl	800637c <HAL_TIM_ConfigClockSource>
 8002434:	4603      	mov	r3, r0
 8002436:	2b00      	cmp	r3, #0
 8002438:	d001      	beq.n	800243e <MX_TIM1_Init+0x96>
	  {
		Error_Handler();
 800243a:	f000 fc1d 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800243e:	483b      	ldr	r0, [pc, #236]	@ (800252c <MX_TIM1_Init+0x184>)
 8002440:	f003 fb5d 	bl	8005afe <HAL_TIM_PWM_Init>
 8002444:	4603      	mov	r3, r0
 8002446:	2b00      	cmp	r3, #0
 8002448:	d001      	beq.n	800244e <MX_TIM1_Init+0xa6>
	  {
		Error_Handler();
 800244a:	f000 fc15 	bl	8002c78 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800244e:	2300      	movs	r3, #0
 8002450:	643b      	str	r3, [r7, #64]	@ 0x40
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002452:	2300      	movs	r3, #0
 8002454:	647b      	str	r3, [r7, #68]	@ 0x44
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002456:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800245a:	4619      	mov	r1, r3
 800245c:	4833      	ldr	r0, [pc, #204]	@ (800252c <MX_TIM1_Init+0x184>)
 800245e:	f004 fb8d 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 8002462:	4603      	mov	r3, r0
 8002464:	2b00      	cmp	r3, #0
 8002466:	d001      	beq.n	800246c <MX_TIM1_Init+0xc4>
	  {
		Error_Handler();
 8002468:	f000 fc06 	bl	8002c78 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800246c:	2360      	movs	r3, #96	@ 0x60
 800246e:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfigOC.Pulse = 0;
 8002470:	2300      	movs	r3, #0
 8002472:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002474:	2302      	movs	r3, #2
 8002476:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002478:	2300      	movs	r3, #0
 800247a:	633b      	str	r3, [r7, #48]	@ 0x30
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800247c:	2300      	movs	r3, #0
 800247e:	637b      	str	r3, [r7, #52]	@ 0x34
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002480:	2300      	movs	r3, #0
 8002482:	63bb      	str	r3, [r7, #56]	@ 0x38
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002484:	2300      	movs	r3, #0
 8002486:	63fb      	str	r3, [r7, #60]	@ 0x3c
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002488:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800248c:	2200      	movs	r2, #0
 800248e:	4619      	mov	r1, r3
 8002490:	4826      	ldr	r0, [pc, #152]	@ (800252c <MX_TIM1_Init+0x184>)
 8002492:	f003 feb1 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 8002496:	4603      	mov	r3, r0
 8002498:	2b00      	cmp	r3, #0
 800249a:	d001      	beq.n	80024a0 <MX_TIM1_Init+0xf8>
	  {
		Error_Handler();
 800249c:	f000 fbec 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80024a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024a4:	2204      	movs	r2, #4
 80024a6:	4619      	mov	r1, r3
 80024a8:	4820      	ldr	r0, [pc, #128]	@ (800252c <MX_TIM1_Init+0x184>)
 80024aa:	f003 fea5 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 80024ae:	4603      	mov	r3, r0
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d001      	beq.n	80024b8 <MX_TIM1_Init+0x110>
	  {
		Error_Handler();
 80024b4:	f000 fbe0 	bl	8002c78 <Error_Handler>
	  }
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80024b8:	2302      	movs	r3, #2
 80024ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80024bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024c0:	2208      	movs	r2, #8
 80024c2:	4619      	mov	r1, r3
 80024c4:	4819      	ldr	r0, [pc, #100]	@ (800252c <MX_TIM1_Init+0x184>)
 80024c6:	f003 fe97 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 80024ca:	4603      	mov	r3, r0
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d001      	beq.n	80024d4 <MX_TIM1_Init+0x12c>
	  {
		Error_Handler();
 80024d0:	f000 fbd2 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80024d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80024d8:	220c      	movs	r2, #12
 80024da:	4619      	mov	r1, r3
 80024dc:	4813      	ldr	r0, [pc, #76]	@ (800252c <MX_TIM1_Init+0x184>)
 80024de:	f003 fe8b 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 80024e2:	4603      	mov	r3, r0
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d001      	beq.n	80024ec <MX_TIM1_Init+0x144>
	  {
		Error_Handler();
 80024e8:	f000 fbc6 	bl	8002c78 <Error_Handler>
	  }
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80024ec:	2300      	movs	r3, #0
 80024ee:	607b      	str	r3, [r7, #4]
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80024f0:	2300      	movs	r3, #0
 80024f2:	60bb      	str	r3, [r7, #8]
	  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024f4:	2300      	movs	r3, #0
 80024f6:	60fb      	str	r3, [r7, #12]
	  sBreakDeadTimeConfig.DeadTime = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	613b      	str	r3, [r7, #16]
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024fc:	2300      	movs	r3, #0
 80024fe:	617b      	str	r3, [r7, #20]
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002500:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002504:	61bb      	str	r3, [r7, #24]
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002506:	2300      	movs	r3, #0
 8002508:	623b      	str	r3, [r7, #32]
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800250a:	1d3b      	adds	r3, r7, #4
 800250c:	4619      	mov	r1, r3
 800250e:	4807      	ldr	r0, [pc, #28]	@ (800252c <MX_TIM1_Init+0x184>)
 8002510:	f004 fbb0 	bl	8006c74 <HAL_TIMEx_ConfigBreakDeadTime>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <MX_TIM1_Init+0x176>
	  {
		Error_Handler();
 800251a:	f000 fbad 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM1_Init 2 */

	  /* USER CODE END TIM1_Init 2 */
	  HAL_TIM_MspPostInit(&htim1);
 800251e:	4803      	ldr	r0, [pc, #12]	@ (800252c <MX_TIM1_Init+0x184>)
 8002520:	f000 ff6c 	bl	80033fc <HAL_TIM_MspPostInit>

	}
 8002524:	bf00      	nop
 8002526:	3758      	adds	r7, #88	@ 0x58
 8002528:	46bd      	mov	sp, r7
 800252a:	bd80      	pop	{r7, pc}
 800252c:	20000264 	.word	0x20000264
 8002530:	40010000 	.word	0x40010000

08002534 <MX_TIM2_Init>:
	  * @brief TIM2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM2_Init(void)
	{
 8002534:	b580      	push	{r7, lr}
 8002536:	b08c      	sub	sp, #48	@ 0x30
 8002538:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM2_Init 0 */

	  /* USER CODE END TIM2_Init 0 */

	  TIM_Encoder_InitTypeDef sConfig = {0};
 800253a:	f107 030c 	add.w	r3, r7, #12
 800253e:	2224      	movs	r2, #36	@ 0x24
 8002540:	2100      	movs	r1, #0
 8002542:	4618      	mov	r0, r3
 8002544:	f006 fabc 	bl	8008ac0 <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002548:	1d3b      	adds	r3, r7, #4
 800254a:	2200      	movs	r2, #0
 800254c:	601a      	str	r2, [r3, #0]
 800254e:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM2_Init 1 */

	  /* USER CODE END TIM2_Init 1 */
	  htim2.Instance = TIM2;
 8002550:	4b21      	ldr	r3, [pc, #132]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 8002552:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002556:	601a      	str	r2, [r3, #0]
	  htim2.Init.Prescaler = 0;
 8002558:	4b1f      	ldr	r3, [pc, #124]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 800255a:	2200      	movs	r2, #0
 800255c:	605a      	str	r2, [r3, #4]
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800255e:	4b1e      	ldr	r3, [pc, #120]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 8002560:	2200      	movs	r2, #0
 8002562:	609a      	str	r2, [r3, #8]
	  htim2.Init.Period = 65535;
 8002564:	4b1c      	ldr	r3, [pc, #112]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 8002566:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800256a:	60da      	str	r2, [r3, #12]
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800256c:	4b1a      	ldr	r3, [pc, #104]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 800256e:	2200      	movs	r2, #0
 8002570:	611a      	str	r2, [r3, #16]
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002572:	4b19      	ldr	r3, [pc, #100]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 8002574:	2200      	movs	r2, #0
 8002576:	619a      	str	r2, [r3, #24]
	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002578:	2301      	movs	r3, #1
 800257a:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800257c:	2300      	movs	r3, #0
 800257e:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002580:	2301      	movs	r3, #1
 8002582:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002584:	2300      	movs	r3, #0
 8002586:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 8002588:	2300      	movs	r3, #0
 800258a:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800258c:	2300      	movs	r3, #0
 800258e:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002590:	2301      	movs	r3, #1
 8002592:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002594:	2300      	movs	r3, #0
 8002596:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfig.IC2Filter = 0;
 8002598:	2300      	movs	r3, #0
 800259a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 800259c:	f107 030c 	add.w	r3, r7, #12
 80025a0:	4619      	mov	r1, r3
 80025a2:	480d      	ldr	r0, [pc, #52]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 80025a4:	f003 fbcc 	bl	8005d40 <HAL_TIM_Encoder_Init>
 80025a8:	4603      	mov	r3, r0
 80025aa:	2b00      	cmp	r3, #0
 80025ac:	d001      	beq.n	80025b2 <MX_TIM2_Init+0x7e>
	  {
		Error_Handler();
 80025ae:	f000 fb63 	bl	8002c78 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025b2:	2300      	movs	r3, #0
 80025b4:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025ba:	1d3b      	adds	r3, r7, #4
 80025bc:	4619      	mov	r1, r3
 80025be:	4806      	ldr	r0, [pc, #24]	@ (80025d8 <MX_TIM2_Init+0xa4>)
 80025c0:	f004 fadc 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <MX_TIM2_Init+0x9a>
	  {
		Error_Handler();
 80025ca:	f000 fb55 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM2_Init 2 */

	  /* USER CODE END TIM2_Init 2 */

	}
 80025ce:	bf00      	nop
 80025d0:	3730      	adds	r7, #48	@ 0x30
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	bf00      	nop
 80025d8:	200002ac 	.word	0x200002ac

080025dc <MX_TIM3_Init>:
	  * @brief TIM3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM3_Init(void)
	{
 80025dc:	b580      	push	{r7, lr}
 80025de:	b08e      	sub	sp, #56	@ 0x38
 80025e0:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM3_Init 0 */

	  /* USER CODE END TIM3_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80025e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025f0:	f107 0320 	add.w	r3, r7, #32
 80025f4:	2200      	movs	r2, #0
 80025f6:	601a      	str	r2, [r3, #0]
 80025f8:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 80025fa:	1d3b      	adds	r3, r7, #4
 80025fc:	2200      	movs	r2, #0
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	605a      	str	r2, [r3, #4]
 8002602:	609a      	str	r2, [r3, #8]
 8002604:	60da      	str	r2, [r3, #12]
 8002606:	611a      	str	r2, [r3, #16]
 8002608:	615a      	str	r2, [r3, #20]
 800260a:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM3_Init 1 */

	  /* USER CODE END TIM3_Init 1 */
	  htim3.Instance = TIM3;
 800260c:	4b2d      	ldr	r3, [pc, #180]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 800260e:	4a2e      	ldr	r2, [pc, #184]	@ (80026c8 <MX_TIM3_Init+0xec>)
 8002610:	601a      	str	r2, [r3, #0]
	  htim3.Init.Prescaler = 720;
 8002612:	4b2c      	ldr	r3, [pc, #176]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002614:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 8002618:	605a      	str	r2, [r3, #4]
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800261a:	4b2a      	ldr	r3, [pc, #168]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 800261c:	2200      	movs	r2, #0
 800261e:	609a      	str	r2, [r3, #8]
	  htim3.Init.Period = 2000;
 8002620:	4b28      	ldr	r3, [pc, #160]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002622:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8002626:	60da      	str	r2, [r3, #12]
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002628:	4b26      	ldr	r3, [pc, #152]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 800262a:	2200      	movs	r2, #0
 800262c:	611a      	str	r2, [r3, #16]
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800262e:	4b25      	ldr	r3, [pc, #148]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002630:	2200      	movs	r2, #0
 8002632:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002634:	4823      	ldr	r0, [pc, #140]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002636:	f003 fa13 	bl	8005a60 <HAL_TIM_Base_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_TIM3_Init+0x68>
	  {
		Error_Handler();
 8002640:	f000 fb1a 	bl	8002c78 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002644:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002648:	62bb      	str	r3, [r7, #40]	@ 0x28
	  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800264a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800264e:	4619      	mov	r1, r3
 8002650:	481c      	ldr	r0, [pc, #112]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002652:	f003 fe93 	bl	800637c <HAL_TIM_ConfigClockSource>
 8002656:	4603      	mov	r3, r0
 8002658:	2b00      	cmp	r3, #0
 800265a:	d001      	beq.n	8002660 <MX_TIM3_Init+0x84>
	  {
		Error_Handler();
 800265c:	f000 fb0c 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002660:	4818      	ldr	r0, [pc, #96]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002662:	f003 fa4c 	bl	8005afe <HAL_TIM_PWM_Init>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d001      	beq.n	8002670 <MX_TIM3_Init+0x94>
	  {
		Error_Handler();
 800266c:	f000 fb04 	bl	8002c78 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002670:	2300      	movs	r3, #0
 8002672:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002674:	2300      	movs	r3, #0
 8002676:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002678:	f107 0320 	add.w	r3, r7, #32
 800267c:	4619      	mov	r1, r3
 800267e:	4811      	ldr	r0, [pc, #68]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 8002680:	f004 fa7c 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 8002684:	4603      	mov	r3, r0
 8002686:	2b00      	cmp	r3, #0
 8002688:	d001      	beq.n	800268e <MX_TIM3_Init+0xb2>
	  {
		Error_Handler();
 800268a:	f000 faf5 	bl	8002c78 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800268e:	2360      	movs	r3, #96	@ 0x60
 8002690:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002696:	2300      	movs	r3, #0
 8002698:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800269a:	2300      	movs	r3, #0
 800269c:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800269e:	1d3b      	adds	r3, r7, #4
 80026a0:	220c      	movs	r2, #12
 80026a2:	4619      	mov	r1, r3
 80026a4:	4807      	ldr	r0, [pc, #28]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 80026a6:	f003 fda7 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d001      	beq.n	80026b4 <MX_TIM3_Init+0xd8>
	  {
		Error_Handler();
 80026b0:	f000 fae2 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM3_Init 2 */

	  /* USER CODE END TIM3_Init 2 */
	  HAL_TIM_MspPostInit(&htim3);
 80026b4:	4803      	ldr	r0, [pc, #12]	@ (80026c4 <MX_TIM3_Init+0xe8>)
 80026b6:	f000 fea1 	bl	80033fc <HAL_TIM_MspPostInit>

	}
 80026ba:	bf00      	nop
 80026bc:	3738      	adds	r7, #56	@ 0x38
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
 80026c2:	bf00      	nop
 80026c4:	200002f4 	.word	0x200002f4
 80026c8:	40000400 	.word	0x40000400

080026cc <MX_TIM4_Init>:
	  * @brief TIM4 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM4_Init(void)
	{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08e      	sub	sp, #56	@ 0x38
 80026d0:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM4_Init 0 */

	  /* USER CODE END TIM4_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80026d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80026d6:	2200      	movs	r2, #0
 80026d8:	601a      	str	r2, [r3, #0]
 80026da:	605a      	str	r2, [r3, #4]
 80026dc:	609a      	str	r2, [r3, #8]
 80026de:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026e0:	f107 0320 	add.w	r3, r7, #32
 80026e4:	2200      	movs	r2, #0
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	605a      	str	r2, [r3, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 80026ea:	1d3b      	adds	r3, r7, #4
 80026ec:	2200      	movs	r2, #0
 80026ee:	601a      	str	r2, [r3, #0]
 80026f0:	605a      	str	r2, [r3, #4]
 80026f2:	609a      	str	r2, [r3, #8]
 80026f4:	60da      	str	r2, [r3, #12]
 80026f6:	611a      	str	r2, [r3, #16]
 80026f8:	615a      	str	r2, [r3, #20]
 80026fa:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM4_Init 1 */

	  /* USER CODE END TIM4_Init 1 */
	  htim4.Instance = TIM4;
 80026fc:	4b32      	ldr	r3, [pc, #200]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 80026fe:	4a33      	ldr	r2, [pc, #204]	@ (80027cc <MX_TIM4_Init+0x100>)
 8002700:	601a      	str	r2, [r3, #0]
	  htim4.Init.Prescaler = 0;
 8002702:	4b31      	ldr	r3, [pc, #196]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002704:	2200      	movs	r2, #0
 8002706:	605a      	str	r2, [r3, #4]
	  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002708:	4b2f      	ldr	r3, [pc, #188]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 800270a:	2200      	movs	r2, #0
 800270c:	609a      	str	r2, [r3, #8]
	  htim4.Init.Period = 7199;
 800270e:	4b2e      	ldr	r3, [pc, #184]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002710:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002714:	60da      	str	r2, [r3, #12]
	  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002716:	4b2c      	ldr	r3, [pc, #176]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002718:	2200      	movs	r2, #0
 800271a:	611a      	str	r2, [r3, #16]
	  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800271c:	4b2a      	ldr	r3, [pc, #168]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 800271e:	2200      	movs	r2, #0
 8002720:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002722:	4829      	ldr	r0, [pc, #164]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002724:	f003 f99c 	bl	8005a60 <HAL_TIM_Base_Init>
 8002728:	4603      	mov	r3, r0
 800272a:	2b00      	cmp	r3, #0
 800272c:	d001      	beq.n	8002732 <MX_TIM4_Init+0x66>
	  {
		Error_Handler();
 800272e:	f000 faa3 	bl	8002c78 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002732:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002736:	62bb      	str	r3, [r7, #40]	@ 0x28
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002738:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800273c:	4619      	mov	r1, r3
 800273e:	4822      	ldr	r0, [pc, #136]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002740:	f003 fe1c 	bl	800637c <HAL_TIM_ConfigClockSource>
 8002744:	4603      	mov	r3, r0
 8002746:	2b00      	cmp	r3, #0
 8002748:	d001      	beq.n	800274e <MX_TIM4_Init+0x82>
	  {
		Error_Handler();
 800274a:	f000 fa95 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 800274e:	481e      	ldr	r0, [pc, #120]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002750:	f003 f9d5 	bl	8005afe <HAL_TIM_PWM_Init>
 8002754:	4603      	mov	r3, r0
 8002756:	2b00      	cmp	r3, #0
 8002758:	d001      	beq.n	800275e <MX_TIM4_Init+0x92>
	  {
		Error_Handler();
 800275a:	f000 fa8d 	bl	8002c78 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800275e:	2300      	movs	r3, #0
 8002760:	623b      	str	r3, [r7, #32]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002762:	2300      	movs	r3, #0
 8002764:	627b      	str	r3, [r7, #36]	@ 0x24
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002766:	f107 0320 	add.w	r3, r7, #32
 800276a:	4619      	mov	r1, r3
 800276c:	4816      	ldr	r0, [pc, #88]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 800276e:	f004 fa05 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 8002772:	4603      	mov	r3, r0
 8002774:	2b00      	cmp	r3, #0
 8002776:	d001      	beq.n	800277c <MX_TIM4_Init+0xb0>
	  {
		Error_Handler();
 8002778:	f000 fa7e 	bl	8002c78 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800277c:	2360      	movs	r3, #96	@ 0x60
 800277e:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 8002780:	2300      	movs	r3, #0
 8002782:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8002784:	2302      	movs	r3, #2
 8002786:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002788:	2300      	movs	r3, #0
 800278a:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800278c:	1d3b      	adds	r3, r7, #4
 800278e:	2208      	movs	r2, #8
 8002790:	4619      	mov	r1, r3
 8002792:	480d      	ldr	r0, [pc, #52]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 8002794:	f003 fd30 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 8002798:	4603      	mov	r3, r0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d001      	beq.n	80027a2 <MX_TIM4_Init+0xd6>
	  {
		Error_Handler();
 800279e:	f000 fa6b 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80027a2:	1d3b      	adds	r3, r7, #4
 80027a4:	220c      	movs	r2, #12
 80027a6:	4619      	mov	r1, r3
 80027a8:	4807      	ldr	r0, [pc, #28]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 80027aa:	f003 fd25 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 80027ae:	4603      	mov	r3, r0
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d001      	beq.n	80027b8 <MX_TIM4_Init+0xec>
	  {
		Error_Handler();
 80027b4:	f000 fa60 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM4_Init 2 */

	  /* USER CODE END TIM4_Init 2 */
	  HAL_TIM_MspPostInit(&htim4);
 80027b8:	4803      	ldr	r0, [pc, #12]	@ (80027c8 <MX_TIM4_Init+0xfc>)
 80027ba:	f000 fe1f 	bl	80033fc <HAL_TIM_MspPostInit>

	}
 80027be:	bf00      	nop
 80027c0:	3738      	adds	r7, #56	@ 0x38
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}
 80027c6:	bf00      	nop
 80027c8:	2000033c 	.word	0x2000033c
 80027cc:	40000800 	.word	0x40000800

080027d0 <MX_TIM5_Init>:
	  * @brief TIM5 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM5_Init(void)
	{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b08c      	sub	sp, #48	@ 0x30
 80027d4:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM5_Init 0 */

	  /* USER CODE END TIM5_Init 0 */

	  TIM_Encoder_InitTypeDef sConfig = {0};
 80027d6:	f107 030c 	add.w	r3, r7, #12
 80027da:	2224      	movs	r2, #36	@ 0x24
 80027dc:	2100      	movs	r1, #0
 80027de:	4618      	mov	r0, r3
 80027e0:	f006 f96e 	bl	8008ac0 <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80027e4:	1d3b      	adds	r3, r7, #4
 80027e6:	2200      	movs	r2, #0
 80027e8:	601a      	str	r2, [r3, #0]
 80027ea:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM5_Init 1 */

	  /* USER CODE END TIM5_Init 1 */
	  htim5.Instance = TIM5;
 80027ec:	4b20      	ldr	r3, [pc, #128]	@ (8002870 <MX_TIM5_Init+0xa0>)
 80027ee:	4a21      	ldr	r2, [pc, #132]	@ (8002874 <MX_TIM5_Init+0xa4>)
 80027f0:	601a      	str	r2, [r3, #0]
	  htim5.Init.Prescaler = 0;
 80027f2:	4b1f      	ldr	r3, [pc, #124]	@ (8002870 <MX_TIM5_Init+0xa0>)
 80027f4:	2200      	movs	r2, #0
 80027f6:	605a      	str	r2, [r3, #4]
	  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80027f8:	4b1d      	ldr	r3, [pc, #116]	@ (8002870 <MX_TIM5_Init+0xa0>)
 80027fa:	2200      	movs	r2, #0
 80027fc:	609a      	str	r2, [r3, #8]
	  htim5.Init.Period = 65535;
 80027fe:	4b1c      	ldr	r3, [pc, #112]	@ (8002870 <MX_TIM5_Init+0xa0>)
 8002800:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002804:	60da      	str	r2, [r3, #12]
	  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002806:	4b1a      	ldr	r3, [pc, #104]	@ (8002870 <MX_TIM5_Init+0xa0>)
 8002808:	2200      	movs	r2, #0
 800280a:	611a      	str	r2, [r3, #16]
	  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800280c:	4b18      	ldr	r3, [pc, #96]	@ (8002870 <MX_TIM5_Init+0xa0>)
 800280e:	2200      	movs	r2, #0
 8002810:	619a      	str	r2, [r3, #24]
	  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8002812:	2301      	movs	r3, #1
 8002814:	60fb      	str	r3, [r7, #12]
	  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002816:	2300      	movs	r3, #0
 8002818:	613b      	str	r3, [r7, #16]
	  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800281a:	2301      	movs	r3, #1
 800281c:	617b      	str	r3, [r7, #20]
	  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800281e:	2300      	movs	r3, #0
 8002820:	61bb      	str	r3, [r7, #24]
	  sConfig.IC1Filter = 0;
 8002822:	2300      	movs	r3, #0
 8002824:	61fb      	str	r3, [r7, #28]
	  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002826:	2300      	movs	r3, #0
 8002828:	623b      	str	r3, [r7, #32]
	  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800282a:	2301      	movs	r3, #1
 800282c:	627b      	str	r3, [r7, #36]	@ 0x24
	  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800282e:	2300      	movs	r3, #0
 8002830:	62bb      	str	r3, [r7, #40]	@ 0x28
	  sConfig.IC2Filter = 0;
 8002832:	2300      	movs	r3, #0
 8002834:	62fb      	str	r3, [r7, #44]	@ 0x2c
	  if (HAL_TIM_Encoder_Init(&htim5, &sConfig) != HAL_OK)
 8002836:	f107 030c 	add.w	r3, r7, #12
 800283a:	4619      	mov	r1, r3
 800283c:	480c      	ldr	r0, [pc, #48]	@ (8002870 <MX_TIM5_Init+0xa0>)
 800283e:	f003 fa7f 	bl	8005d40 <HAL_TIM_Encoder_Init>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <MX_TIM5_Init+0x7c>
	  {
		Error_Handler();
 8002848:	f000 fa16 	bl	8002c78 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800284c:	2300      	movs	r3, #0
 800284e:	607b      	str	r3, [r7, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002850:	2300      	movs	r3, #0
 8002852:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8002854:	1d3b      	adds	r3, r7, #4
 8002856:	4619      	mov	r1, r3
 8002858:	4805      	ldr	r0, [pc, #20]	@ (8002870 <MX_TIM5_Init+0xa0>)
 800285a:	f004 f98f 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_TIM5_Init+0x98>
	  {
		Error_Handler();
 8002864:	f000 fa08 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM5_Init 2 */

	  /* USER CODE END TIM5_Init 2 */

	}
 8002868:	bf00      	nop
 800286a:	3730      	adds	r7, #48	@ 0x30
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	20000384 	.word	0x20000384
 8002874:	40000c00 	.word	0x40000c00

08002878 <MX_TIM8_Init>:
	  * @brief TIM8 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM8_Init(void)
	{
 8002878:	b580      	push	{r7, lr}
 800287a:	b086      	sub	sp, #24
 800287c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM8_Init 0 */

	  /* USER CODE END TIM8_Init 0 */

	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800287e:	f107 0308 	add.w	r3, r7, #8
 8002882:	2200      	movs	r2, #0
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	605a      	str	r2, [r3, #4]
 8002888:	609a      	str	r2, [r3, #8]
 800288a:	60da      	str	r2, [r3, #12]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800288c:	463b      	mov	r3, r7
 800288e:	2200      	movs	r2, #0
 8002890:	601a      	str	r2, [r3, #0]
 8002892:	605a      	str	r2, [r3, #4]

	  /* USER CODE BEGIN TIM8_Init 1 */

	  /* USER CODE END TIM8_Init 1 */
	  htim8.Instance = TIM8;
 8002894:	4b1e      	ldr	r3, [pc, #120]	@ (8002910 <MX_TIM8_Init+0x98>)
 8002896:	4a1f      	ldr	r2, [pc, #124]	@ (8002914 <MX_TIM8_Init+0x9c>)
 8002898:	601a      	str	r2, [r3, #0]
	  htim8.Init.Prescaler = 0;
 800289a:	4b1d      	ldr	r3, [pc, #116]	@ (8002910 <MX_TIM8_Init+0x98>)
 800289c:	2200      	movs	r2, #0
 800289e:	605a      	str	r2, [r3, #4]
	  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80028a0:	4b1b      	ldr	r3, [pc, #108]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028a2:	2200      	movs	r2, #0
 80028a4:	609a      	str	r2, [r3, #8]
	  htim8.Init.Period = 7199;
 80028a6:	4b1a      	ldr	r3, [pc, #104]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028a8:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80028ac:	60da      	str	r2, [r3, #12]
	  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80028ae:	4b18      	ldr	r3, [pc, #96]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	611a      	str	r2, [r3, #16]
	  htim8.Init.RepetitionCounter = 0;
 80028b4:	4b16      	ldr	r3, [pc, #88]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	615a      	str	r2, [r3, #20]
	  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80028ba:	4b15      	ldr	r3, [pc, #84]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028bc:	2200      	movs	r2, #0
 80028be:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 80028c0:	4813      	ldr	r0, [pc, #76]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028c2:	f003 f8cd 	bl	8005a60 <HAL_TIM_Base_Init>
 80028c6:	4603      	mov	r3, r0
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d001      	beq.n	80028d0 <MX_TIM8_Init+0x58>
	  {
		Error_Handler();
 80028cc:	f000 f9d4 	bl	8002c78 <Error_Handler>
	  }
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80028d0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80028d4:	60bb      	str	r3, [r7, #8]
	  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 80028d6:	f107 0308 	add.w	r3, r7, #8
 80028da:	4619      	mov	r1, r3
 80028dc:	480c      	ldr	r0, [pc, #48]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028de:	f003 fd4d 	bl	800637c <HAL_TIM_ConfigClockSource>
 80028e2:	4603      	mov	r3, r0
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d001      	beq.n	80028ec <MX_TIM8_Init+0x74>
	  {
		Error_Handler();
 80028e8:	f000 f9c6 	bl	8002c78 <Error_Handler>
	  }
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80028ec:	2300      	movs	r3, #0
 80028ee:	603b      	str	r3, [r7, #0]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80028f0:	2300      	movs	r3, #0
 80028f2:	607b      	str	r3, [r7, #4]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80028f4:	463b      	mov	r3, r7
 80028f6:	4619      	mov	r1, r3
 80028f8:	4805      	ldr	r0, [pc, #20]	@ (8002910 <MX_TIM8_Init+0x98>)
 80028fa:	f004 f93f 	bl	8006b7c <HAL_TIMEx_MasterConfigSynchronization>
 80028fe:	4603      	mov	r3, r0
 8002900:	2b00      	cmp	r3, #0
 8002902:	d001      	beq.n	8002908 <MX_TIM8_Init+0x90>
	  {
		Error_Handler();
 8002904:	f000 f9b8 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM8_Init 2 */

	  /* USER CODE END TIM8_Init 2 */

	}
 8002908:	bf00      	nop
 800290a:	3718      	adds	r7, #24
 800290c:	46bd      	mov	sp, r7
 800290e:	bd80      	pop	{r7, pc}
 8002910:	200003cc 	.word	0x200003cc
 8002914:	40010400 	.word	0x40010400

08002918 <MX_TIM11_Init>:
	  * @brief TIM11 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM11_Init(void)
	{
 8002918:	b580      	push	{r7, lr}
 800291a:	b088      	sub	sp, #32
 800291c:	af00      	add	r7, sp, #0

	  /* USER CODE BEGIN TIM11_Init 0 */

	  /* USER CODE END TIM11_Init 0 */

	  TIM_OC_InitTypeDef sConfigOC = {0};
 800291e:	1d3b      	adds	r3, r7, #4
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
 8002924:	605a      	str	r2, [r3, #4]
 8002926:	609a      	str	r2, [r3, #8]
 8002928:	60da      	str	r2, [r3, #12]
 800292a:	611a      	str	r2, [r3, #16]
 800292c:	615a      	str	r2, [r3, #20]
 800292e:	619a      	str	r2, [r3, #24]

	  /* USER CODE BEGIN TIM11_Init 1 */

	  /* USER CODE END TIM11_Init 1 */
	  htim11.Instance = TIM11;
 8002930:	4b1c      	ldr	r3, [pc, #112]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 8002932:	4a1d      	ldr	r2, [pc, #116]	@ (80029a8 <MX_TIM11_Init+0x90>)
 8002934:	601a      	str	r2, [r3, #0]
	  htim11.Init.Prescaler = 0;
 8002936:	4b1b      	ldr	r3, [pc, #108]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 8002938:	2200      	movs	r2, #0
 800293a:	605a      	str	r2, [r3, #4]
	  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 800293c:	4b19      	ldr	r3, [pc, #100]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 800293e:	2200      	movs	r2, #0
 8002940:	609a      	str	r2, [r3, #8]
	  htim11.Init.Period = 7199;
 8002942:	4b18      	ldr	r3, [pc, #96]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 8002944:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002948:	60da      	str	r2, [r3, #12]
	  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800294a:	4b16      	ldr	r3, [pc, #88]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 800294c:	2200      	movs	r2, #0
 800294e:	611a      	str	r2, [r3, #16]
	  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002950:	4b14      	ldr	r3, [pc, #80]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 8002952:	2200      	movs	r2, #0
 8002954:	619a      	str	r2, [r3, #24]
	  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8002956:	4813      	ldr	r0, [pc, #76]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 8002958:	f003 f882 	bl	8005a60 <HAL_TIM_Base_Init>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_TIM11_Init+0x4e>
	  {
		Error_Handler();
 8002962:	f000 f989 	bl	8002c78 <Error_Handler>
	  }
	  if (HAL_TIM_PWM_Init(&htim11) != HAL_OK)
 8002966:	480f      	ldr	r0, [pc, #60]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 8002968:	f003 f8c9 	bl	8005afe <HAL_TIM_PWM_Init>
 800296c:	4603      	mov	r3, r0
 800296e:	2b00      	cmp	r3, #0
 8002970:	d001      	beq.n	8002976 <MX_TIM11_Init+0x5e>
	  {
		Error_Handler();
 8002972:	f000 f981 	bl	8002c78 <Error_Handler>
	  }
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002976:	2360      	movs	r3, #96	@ 0x60
 8002978:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 0;
 800297a:	2300      	movs	r3, #0
 800297c:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800297e:	2300      	movs	r3, #0
 8002980:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
	  if (HAL_TIM_PWM_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002986:	1d3b      	adds	r3, r7, #4
 8002988:	2200      	movs	r2, #0
 800298a:	4619      	mov	r1, r3
 800298c:	4805      	ldr	r0, [pc, #20]	@ (80029a4 <MX_TIM11_Init+0x8c>)
 800298e:	f003 fc33 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 8002992:	4603      	mov	r3, r0
 8002994:	2b00      	cmp	r3, #0
 8002996:	d001      	beq.n	800299c <MX_TIM11_Init+0x84>
	  {
		Error_Handler();
 8002998:	f000 f96e 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN TIM11_Init 2 */

	  /* USER CODE END TIM11_Init 2 */

	}
 800299c:	bf00      	nop
 800299e:	3720      	adds	r7, #32
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	20000414 	.word	0x20000414
 80029a8:	40014800 	.word	0x40014800

080029ac <MX_TIM12_Init>:
	  * @brief TIM12 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_TIM12_Init(void)
	{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b08c      	sub	sp, #48	@ 0x30
 80029b0:	af00      	add	r7, sp, #0
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80029b2:	f107 0320 	add.w	r3, r7, #32
 80029b6:	2200      	movs	r2, #0
 80029b8:	601a      	str	r2, [r3, #0]
 80029ba:	605a      	str	r2, [r3, #4]
 80029bc:	609a      	str	r2, [r3, #8]
 80029be:	60da      	str	r2, [r3, #12]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 80029c0:	1d3b      	adds	r3, r7, #4
 80029c2:	2200      	movs	r2, #0
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	605a      	str	r2, [r3, #4]
 80029c8:	609a      	str	r2, [r3, #8]
 80029ca:	60da      	str	r2, [r3, #12]
 80029cc:	611a      	str	r2, [r3, #16]
 80029ce:	615a      	str	r2, [r3, #20]
 80029d0:	619a      	str	r2, [r3, #24]

	  htim12.Instance = TIM12;
 80029d2:	4b26      	ldr	r3, [pc, #152]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029d4:	4a26      	ldr	r2, [pc, #152]	@ (8002a70 <MX_TIM12_Init+0xc4>)
 80029d6:	601a      	str	r2, [r3, #0]
	  htim12.Init.Prescaler = 71;           // Important!
 80029d8:	4b24      	ldr	r3, [pc, #144]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029da:	2247      	movs	r2, #71	@ 0x47
 80029dc:	605a      	str	r2, [r3, #4]
	  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029de:	4b23      	ldr	r3, [pc, #140]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029e0:	2200      	movs	r2, #0
 80029e2:	609a      	str	r2, [r3, #8]
	  htim12.Init.Period = 19999;           // Important! (20ms period)
 80029e4:	4b21      	ldr	r3, [pc, #132]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029e6:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80029ea:	60da      	str	r2, [r3, #12]
	  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029ec:	4b1f      	ldr	r3, [pc, #124]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029ee:	2200      	movs	r2, #0
 80029f0:	611a      	str	r2, [r3, #16]
	  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029f2:	4b1e      	ldr	r3, [pc, #120]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029f4:	2200      	movs	r2, #0
 80029f6:	619a      	str	r2, [r3, #24]

	  if (HAL_TIM_Base_Init(&htim12) != HAL_OK)
 80029f8:	481c      	ldr	r0, [pc, #112]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 80029fa:	f003 f831 	bl	8005a60 <HAL_TIM_Base_Init>
 80029fe:	4603      	mov	r3, r0
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d001      	beq.n	8002a08 <MX_TIM12_Init+0x5c>
	  {
	    Error_Handler();
 8002a04:	f000 f938 	bl	8002c78 <Error_Handler>
	  }

	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002a08:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002a0c:	623b      	str	r3, [r7, #32]
	  if (HAL_TIM_ConfigClockSource(&htim12, &sClockSourceConfig) != HAL_OK)
 8002a0e:	f107 0320 	add.w	r3, r7, #32
 8002a12:	4619      	mov	r1, r3
 8002a14:	4815      	ldr	r0, [pc, #84]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 8002a16:	f003 fcb1 	bl	800637c <HAL_TIM_ConfigClockSource>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d001      	beq.n	8002a24 <MX_TIM12_Init+0x78>
	  {
	    Error_Handler();
 8002a20:	f000 f92a 	bl	8002c78 <Error_Handler>
	  }

	  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8002a24:	4811      	ldr	r0, [pc, #68]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 8002a26:	f003 f86a 	bl	8005afe <HAL_TIM_PWM_Init>
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	2b00      	cmp	r3, #0
 8002a2e:	d001      	beq.n	8002a34 <MX_TIM12_Init+0x88>
	  {
	    Error_Handler();
 8002a30:	f000 f922 	bl	8002c78 <Error_Handler>
	  }

	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a34:	2360      	movs	r3, #96	@ 0x60
 8002a36:	607b      	str	r3, [r7, #4]
	  sConfigOC.Pulse = 1500;                 // Initial position
 8002a38:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 8002a3c:	60bb      	str	r3, [r7, #8]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	60fb      	str	r3, [r7, #12]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	617b      	str	r3, [r7, #20]

	  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a46:	1d3b      	adds	r3, r7, #4
 8002a48:	2200      	movs	r2, #0
 8002a4a:	4619      	mov	r1, r3
 8002a4c:	4807      	ldr	r0, [pc, #28]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 8002a4e:	f003 fbd3 	bl	80061f8 <HAL_TIM_PWM_ConfigChannel>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d001      	beq.n	8002a5c <MX_TIM12_Init+0xb0>
	  {
	    Error_Handler();
 8002a58:	f000 f90e 	bl	8002c78 <Error_Handler>
	  }

	  HAL_TIM_MspPostInit(&htim12);
 8002a5c:	4803      	ldr	r0, [pc, #12]	@ (8002a6c <MX_TIM12_Init+0xc0>)
 8002a5e:	f000 fccd 	bl	80033fc <HAL_TIM_MspPostInit>
	}
 8002a62:	bf00      	nop
 8002a64:	3730      	adds	r7, #48	@ 0x30
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
 8002a6a:	bf00      	nop
 8002a6c:	2000045c 	.word	0x2000045c
 8002a70:	40001800 	.word	0x40001800

08002a74 <MX_USART2_UART_Init>:
	  * @brief USART2 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART2_UART_Init(void)
	{
 8002a74:	b580      	push	{r7, lr}
 8002a76:	af00      	add	r7, sp, #0
	  /* USER CODE END USART2_Init 0 */

	  /* USER CODE BEGIN USART2_Init 1 */

	  /* USER CODE END USART2_Init 1 */
	  huart2.Instance = USART2;
 8002a78:	4b11      	ldr	r3, [pc, #68]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002a7a:	4a12      	ldr	r2, [pc, #72]	@ (8002ac4 <MX_USART2_UART_Init+0x50>)
 8002a7c:	601a      	str	r2, [r3, #0]
	  huart2.Init.BaudRate = 9600;
 8002a7e:	4b10      	ldr	r3, [pc, #64]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002a80:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002a84:	605a      	str	r2, [r3, #4]
	  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002a86:	4b0e      	ldr	r3, [pc, #56]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002a88:	2200      	movs	r2, #0
 8002a8a:	609a      	str	r2, [r3, #8]
	  huart2.Init.StopBits = UART_STOPBITS_1;
 8002a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	60da      	str	r2, [r3, #12]
	  huart2.Init.Parity = UART_PARITY_NONE;
 8002a92:	4b0b      	ldr	r3, [pc, #44]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	611a      	str	r2, [r3, #16]
	  huart2.Init.Mode = UART_MODE_TX_RX;
 8002a98:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002a9a:	220c      	movs	r2, #12
 8002a9c:	615a      	str	r2, [r3, #20]
	  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a9e:	4b08      	ldr	r3, [pc, #32]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	619a      	str	r2, [r3, #24]
	  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002aa4:	4b06      	ldr	r3, [pc, #24]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002aaa:	4805      	ldr	r0, [pc, #20]	@ (8002ac0 <MX_USART2_UART_Init+0x4c>)
 8002aac:	f004 f948 	bl	8006d40 <HAL_UART_Init>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d001      	beq.n	8002aba <MX_USART2_UART_Init+0x46>
	  {
		Error_Handler();
 8002ab6:	f000 f8df 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART2_Init 2 */

	  /* USER CODE END USART2_Init 2 */

	}
 8002aba:	bf00      	nop
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	200004a4 	.word	0x200004a4
 8002ac4:	40004400 	.word	0x40004400

08002ac8 <MX_USART3_UART_Init>:
	  * @brief USART3 Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_USART3_UART_Init(void)
	{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
	  /* USER CODE END USART3_Init 0 */

	  /* USER CODE BEGIN USART3_Init 1 */

	  /* USER CODE END USART3_Init 1 */
	  huart3.Instance = USART3;
 8002acc:	4b11      	ldr	r3, [pc, #68]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ace:	4a12      	ldr	r2, [pc, #72]	@ (8002b18 <MX_USART3_UART_Init+0x50>)
 8002ad0:	601a      	str	r2, [r3, #0]
	  huart3.Init.BaudRate = 115200;
 8002ad2:	4b10      	ldr	r3, [pc, #64]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ad4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ad8:	605a      	str	r2, [r3, #4]
	  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002ada:	4b0e      	ldr	r3, [pc, #56]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002adc:	2200      	movs	r2, #0
 8002ade:	609a      	str	r2, [r3, #8]
	  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ae0:	4b0c      	ldr	r3, [pc, #48]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ae2:	2200      	movs	r2, #0
 8002ae4:	60da      	str	r2, [r3, #12]
	  huart3.Init.Parity = UART_PARITY_NONE;
 8002ae6:	4b0b      	ldr	r3, [pc, #44]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	611a      	str	r2, [r3, #16]
	  huart3.Init.Mode = UART_MODE_TX_RX;
 8002aec:	4b09      	ldr	r3, [pc, #36]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002aee:	220c      	movs	r2, #12
 8002af0:	615a      	str	r2, [r3, #20]
	  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002af2:	4b08      	ldr	r3, [pc, #32]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002af4:	2200      	movs	r2, #0
 8002af6:	619a      	str	r2, [r3, #24]
	  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002af8:	4b06      	ldr	r3, [pc, #24]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002afe:	4805      	ldr	r0, [pc, #20]	@ (8002b14 <MX_USART3_UART_Init+0x4c>)
 8002b00:	f004 f91e 	bl	8006d40 <HAL_UART_Init>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <MX_USART3_UART_Init+0x46>
	  {
		Error_Handler();
 8002b0a:	f000 f8b5 	bl	8002c78 <Error_Handler>
	  }
	  /* USER CODE BEGIN USART3_Init 2 */

	  /* USER CODE END USART3_Init 2 */

	}
 8002b0e:	bf00      	nop
 8002b10:	bd80      	pop	{r7, pc}
 8002b12:	bf00      	nop
 8002b14:	200004e8 	.word	0x200004e8
 8002b18:	40004800 	.word	0x40004800

08002b1c <MX_GPIO_Init>:
	  * @brief GPIO Initialization Function
	  * @param None
	  * @retval None
	  */
	static void MX_GPIO_Init(void)
	{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b08c      	sub	sp, #48	@ 0x30
 8002b20:	af00      	add	r7, sp, #0
	  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b22:	f107 031c 	add.w	r3, r7, #28
 8002b26:	2200      	movs	r2, #0
 8002b28:	601a      	str	r2, [r3, #0]
 8002b2a:	605a      	str	r2, [r3, #4]
 8002b2c:	609a      	str	r2, [r3, #8]
 8002b2e:	60da      	str	r2, [r3, #12]
 8002b30:	611a      	str	r2, [r3, #16]

	  /* GPIO Ports Clock Enable */
	  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002b32:	2300      	movs	r3, #0
 8002b34:	61bb      	str	r3, [r7, #24]
 8002b36:	4b4c      	ldr	r3, [pc, #304]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b3a:	4a4b      	ldr	r2, [pc, #300]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b3c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b42:	4b49      	ldr	r3, [pc, #292]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002b4a:	61bb      	str	r3, [r7, #24]
 8002b4c:	69bb      	ldr	r3, [r7, #24]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b4e:	2300      	movs	r3, #0
 8002b50:	617b      	str	r3, [r7, #20]
 8002b52:	4b45      	ldr	r3, [pc, #276]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b56:	4a44      	ldr	r2, [pc, #272]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b58:	f043 0301 	orr.w	r3, r3, #1
 8002b5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b5e:	4b42      	ldr	r3, [pc, #264]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b62:	f003 0301 	and.w	r3, r3, #1
 8002b66:	617b      	str	r3, [r7, #20]
 8002b68:	697b      	ldr	r3, [r7, #20]
	  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	613b      	str	r3, [r7, #16]
 8002b6e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b72:	4a3d      	ldr	r2, [pc, #244]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b74:	f043 0310 	orr.w	r3, r3, #16
 8002b78:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b7a:	4b3b      	ldr	r3, [pc, #236]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b7e:	f003 0310 	and.w	r3, r3, #16
 8002b82:	613b      	str	r3, [r7, #16]
 8002b84:	693b      	ldr	r3, [r7, #16]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b86:	2300      	movs	r3, #0
 8002b88:	60fb      	str	r3, [r7, #12]
 8002b8a:	4b37      	ldr	r3, [pc, #220]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b8e:	4a36      	ldr	r2, [pc, #216]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b90:	f043 0302 	orr.w	r3, r3, #2
 8002b94:	6313      	str	r3, [r2, #48]	@ 0x30
 8002b96:	4b34      	ldr	r3, [pc, #208]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002b98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b9a:	f003 0302 	and.w	r3, r3, #2
 8002b9e:	60fb      	str	r3, [r7, #12]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
	  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	4b30      	ldr	r3, [pc, #192]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002ba8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002baa:	4a2f      	ldr	r2, [pc, #188]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002bac:	f043 0308 	orr.w	r3, r3, #8
 8002bb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bb2:	4b2d      	ldr	r3, [pc, #180]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002bb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bb6:	f003 0308 	and.w	r3, r3, #8
 8002bba:	60bb      	str	r3, [r7, #8]
 8002bbc:	68bb      	ldr	r3, [r7, #8]
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	607b      	str	r3, [r7, #4]
 8002bc2:	4b29      	ldr	r3, [pc, #164]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002bc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bc6:	4a28      	ldr	r2, [pc, #160]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002bc8:	f043 0304 	orr.w	r3, r3, #4
 8002bcc:	6313      	str	r3, [r2, #48]	@ 0x30
 8002bce:	4b26      	ldr	r3, [pc, #152]	@ (8002c68 <MX_GPIO_Init+0x14c>)
 8002bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd2:	f003 0304 	and.w	r3, r3, #4
 8002bd6:	607b      	str	r3, [r7, #4]
 8002bd8:	687b      	ldr	r3, [r7, #4]

	  /*Configure GPIO pin Output Level */
	  HAL_GPIO_WritePin(GPIOD, OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin, GPIO_PIN_RESET);
 8002bda:	2200      	movs	r2, #0
 8002bdc:	f44f 41f0 	mov.w	r1, #30720	@ 0x7800
 8002be0:	4822      	ldr	r0, [pc, #136]	@ (8002c6c <MX_GPIO_Init+0x150>)
 8002be2:	f001 fa65 	bl	80040b0 <HAL_GPIO_WritePin>

	  /*Configure GPIO pin Output Level */
	  //HAL_GPIO_WritePin(GPIOA, Buzzer_Pin|LED_P in, GPIO_PIN_RESET);

	  /*Configure GPIO pins : OLED4_Pin OLED3_Pin OLED2_Pin OLED1_Pin */
	  GPIO_InitStruct.Pin = OLED4_Pin|OLED3_Pin|OLED2_Pin|OLED1_Pin;
 8002be6:	f44f 43f0 	mov.w	r3, #30720	@ 0x7800
 8002bea:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bec:	2301      	movs	r3, #1
 8002bee:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002bf8:	f107 031c 	add.w	r3, r7, #28
 8002bfc:	4619      	mov	r1, r3
 8002bfe:	481b      	ldr	r0, [pc, #108]	@ (8002c6c <MX_GPIO_Init+0x150>)
 8002c00:	f001 f8ba 	bl	8003d78 <HAL_GPIO_Init>

	  /*Configure GPIO pins : Buzzer_Pin LED_Pin */
	  GPIO_InitStruct.Pin = Buzzer_Pin|LED_Pin;
 8002c04:	f44f 5388 	mov.w	r3, #4352	@ 0x1100
 8002c08:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c0e:	2300      	movs	r3, #0
 8002c10:	627b      	str	r3, [r7, #36]	@ 0x24
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002c12:	2300      	movs	r3, #0
 8002c14:	62bb      	str	r3, [r7, #40]	@ 0x28
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c16:	f107 031c 	add.w	r3, r7, #28
 8002c1a:	4619      	mov	r1, r3
 8002c1c:	4814      	ldr	r0, [pc, #80]	@ (8002c70 <MX_GPIO_Init+0x154>)
 8002c1e:	f001 f8ab 	bl	8003d78 <HAL_GPIO_Init>

	  /*Configure GPIO pins : USER_PB_Pin IMU_INT_Pin */
	  GPIO_InitStruct.Pin = USER_PB_Pin|IMU_INT_Pin;
 8002c22:	f241 0301 	movw	r3, #4097	@ 0x1001
 8002c26:	61fb      	str	r3, [r7, #28]
	  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002c28:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002c2c:	623b      	str	r3, [r7, #32]
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	627b      	str	r3, [r7, #36]	@ 0x24
	  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002c32:	f107 031c 	add.w	r3, r7, #28
 8002c36:	4619      	mov	r1, r3
 8002c38:	480e      	ldr	r0, [pc, #56]	@ (8002c74 <MX_GPIO_Init+0x158>)
 8002c3a:	f001 f89d 	bl	8003d78 <HAL_GPIO_Init>

	  /* EXTI interrupt init*/
	  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002c3e:	2200      	movs	r2, #0
 8002c40:	2100      	movs	r1, #0
 8002c42:	2006      	movs	r0, #6
 8002c44:	f000 ffcf 	bl	8003be6 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002c48:	2006      	movs	r0, #6
 8002c4a:	f000 ffe8 	bl	8003c1e <HAL_NVIC_EnableIRQ>

	  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002c4e:	2200      	movs	r2, #0
 8002c50:	2100      	movs	r1, #0
 8002c52:	2007      	movs	r0, #7
 8002c54:	f000 ffc7 	bl	8003be6 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8002c58:	2007      	movs	r0, #7
 8002c5a:	f000 ffe0 	bl	8003c1e <HAL_NVIC_EnableIRQ>

	}
 8002c5e:	bf00      	nop
 8002c60:	3730      	adds	r7, #48	@ 0x30
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	40023800 	.word	0x40023800
 8002c6c:	40020c00 	.word	0x40020c00
 8002c70:	40020000 	.word	0x40020000
 8002c74:	40021000 	.word	0x40021000

08002c78 <Error_Handler>:
	/**
	  * @brief  This function is executed in case of error occurrence.
	  * @retval None
	  */
	void Error_Handler(void)
	{
 8002c78:	b480      	push	{r7}
 8002c7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c7c:	b672      	cpsid	i
}
 8002c7e:	bf00      	nop
	  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1)
 8002c80:	bf00      	nop
 8002c82:	e7fd      	b.n	8002c80 <Error_Handler+0x8>

08002c84 <OLED_WR_Byte>:
#include <oled.h>
#include <oledfont.h>
#include "stdlib.h"

void OLED_WR_Byte(uint8_t dat,uint8_t DataCmd)
{	
 8002c84:	b580      	push	{r7, lr}
 8002c86:	b084      	sub	sp, #16
 8002c88:	af00      	add	r7, sp, #0
 8002c8a:	4603      	mov	r3, r0
 8002c8c:	460a      	mov	r2, r1
 8002c8e:	71fb      	strb	r3, [r7, #7]
 8002c90:	4613      	mov	r3, r2
 8002c92:	71bb      	strb	r3, [r7, #6]
	uint8_t i;

	if(DataCmd == 1)    // Data write
 8002c94:	79bb      	ldrb	r3, [r7, #6]
 8002c96:	2b01      	cmp	r3, #1
 8002c98:	d106      	bne.n	8002ca8 <OLED_WR_Byte+0x24>
	  OLED_RS_Set();
 8002c9a:	2201      	movs	r2, #1
 8002c9c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002ca0:	481e      	ldr	r0, [pc, #120]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002ca2:	f001 fa05 	bl	80040b0 <HAL_GPIO_WritePin>
 8002ca6:	e005      	b.n	8002cb4 <OLED_WR_Byte+0x30>
	else                // Command write
	  OLED_RS_Clr();
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002cae:	481b      	ldr	r0, [pc, #108]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002cb0:	f001 f9fe 	bl	80040b0 <HAL_GPIO_WritePin>

	for(i=0;i<8;i++)
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	73fb      	strb	r3, [r7, #15]
 8002cb8:	e022      	b.n	8002d00 <OLED_WR_Byte+0x7c>
	{	OLED_SCLK_Clr();  // clear the clock
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002cc0:	4816      	ldr	r0, [pc, #88]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002cc2:	f001 f9f5 	bl	80040b0 <HAL_GPIO_WritePin>
		if(dat&0x80)      // check data bit
 8002cc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	da06      	bge.n	8002cdc <OLED_WR_Byte+0x58>
		   OLED_SDIN_Set();
 8002cce:	2201      	movs	r2, #1
 8002cd0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002cd4:	4811      	ldr	r0, [pc, #68]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002cd6:	f001 f9eb 	bl	80040b0 <HAL_GPIO_WritePin>
 8002cda:	e005      	b.n	8002ce8 <OLED_WR_Byte+0x64>
		else 
		   OLED_SDIN_Clr();
 8002cdc:	2200      	movs	r2, #0
 8002cde:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8002ce2:	480e      	ldr	r0, [pc, #56]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002ce4:	f001 f9e4 	bl	80040b0 <HAL_GPIO_WritePin>
		OLED_SCLK_Set();
 8002ce8:	2201      	movs	r2, #1
 8002cea:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8002cee:	480b      	ldr	r0, [pc, #44]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002cf0:	f001 f9de 	bl	80040b0 <HAL_GPIO_WritePin>
		dat<<=1;          // check next data bit
 8002cf4:	79fb      	ldrb	r3, [r7, #7]
 8002cf6:	005b      	lsls	r3, r3, #1
 8002cf8:	71fb      	strb	r3, [r7, #7]
	for(i=0;i<8;i++)
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
 8002cfc:	3301      	adds	r3, #1
 8002cfe:	73fb      	strb	r3, [r7, #15]
 8002d00:	7bfb      	ldrb	r3, [r7, #15]
 8002d02:	2b07      	cmp	r3, #7
 8002d04:	d9d9      	bls.n	8002cba <OLED_WR_Byte+0x36>
	}

	OLED_RS_Set();   	  // Set RS=1 upon exit
 8002d06:	2201      	movs	r2, #1
 8002d08:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002d0c:	4803      	ldr	r0, [pc, #12]	@ (8002d1c <OLED_WR_Byte+0x98>)
 8002d0e:	f001 f9cf 	bl	80040b0 <HAL_GPIO_WritePin>
} 
 8002d12:	bf00      	nop
 8002d14:	3710      	adds	r7, #16
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	40020c00 	.word	0x40020c00

08002d20 <OLED_Refresh_Gram>:

// Refresh the GRAM
uint8_t OLED_GRAM[128][8];
void OLED_Refresh_Gram(void)
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b082      	sub	sp, #8
 8002d24:	af00      	add	r7, sp, #0
	uint8_t i,n;
	for(i=0;i<8;i++)
 8002d26:	2300      	movs	r3, #0
 8002d28:	71fb      	strb	r3, [r7, #7]
 8002d2a:	e026      	b.n	8002d7a <OLED_Refresh_Gram+0x5a>
	{
		OLED_WR_Byte (0xb0+i,OLED_CMD);
 8002d2c:	79fb      	ldrb	r3, [r7, #7]
 8002d2e:	3b50      	subs	r3, #80	@ 0x50
 8002d30:	b2db      	uxtb	r3, r3
 8002d32:	2100      	movs	r1, #0
 8002d34:	4618      	mov	r0, r3
 8002d36:	f7ff ffa5 	bl	8002c84 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);
 8002d3a:	2100      	movs	r1, #0
 8002d3c:	2000      	movs	r0, #0
 8002d3e:	f7ff ffa1 	bl	8002c84 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);
 8002d42:	2100      	movs	r1, #0
 8002d44:	2010      	movs	r0, #16
 8002d46:	f7ff ff9d 	bl	8002c84 <OLED_WR_Byte>
		for(n=0;n<128;n++)OLED_WR_Byte(OLED_GRAM[n][i],OLED_DATA);
 8002d4a:	2300      	movs	r3, #0
 8002d4c:	71bb      	strb	r3, [r7, #6]
 8002d4e:	e00d      	b.n	8002d6c <OLED_Refresh_Gram+0x4c>
 8002d50:	79ba      	ldrb	r2, [r7, #6]
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	490d      	ldr	r1, [pc, #52]	@ (8002d8c <OLED_Refresh_Gram+0x6c>)
 8002d56:	00d2      	lsls	r2, r2, #3
 8002d58:	440a      	add	r2, r1
 8002d5a:	4413      	add	r3, r2
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	2101      	movs	r1, #1
 8002d60:	4618      	mov	r0, r3
 8002d62:	f7ff ff8f 	bl	8002c84 <OLED_WR_Byte>
 8002d66:	79bb      	ldrb	r3, [r7, #6]
 8002d68:	3301      	adds	r3, #1
 8002d6a:	71bb      	strb	r3, [r7, #6]
 8002d6c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	daed      	bge.n	8002d50 <OLED_Refresh_Gram+0x30>
	for(i=0;i<8;i++)
 8002d74:	79fb      	ldrb	r3, [r7, #7]
 8002d76:	3301      	adds	r3, #1
 8002d78:	71fb      	strb	r3, [r7, #7]
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	2b07      	cmp	r3, #7
 8002d7e:	d9d5      	bls.n	8002d2c <OLED_Refresh_Gram+0xc>
	}
}
 8002d80:	bf00      	nop
 8002d82:	bf00      	nop
 8002d84:	3708      	adds	r7, #8
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}
 8002d8a:	bf00      	nop
 8002d8c:	20000608 	.word	0x20000608

08002d90 <OLED_Clear>:

/**************************************************************************
Clear OLED
**************************************************************************/  
void OLED_Clear(void)  
{  
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b082      	sub	sp, #8
 8002d94:	af00      	add	r7, sp, #0
	uint8_t i,n;  
	for(i=0;i<8;i++)for(n=0;n<128;n++)OLED_GRAM[n][i]=0X00;  
 8002d96:	2300      	movs	r3, #0
 8002d98:	71fb      	strb	r3, [r7, #7]
 8002d9a:	e014      	b.n	8002dc6 <OLED_Clear+0x36>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	71bb      	strb	r3, [r7, #6]
 8002da0:	e00a      	b.n	8002db8 <OLED_Clear+0x28>
 8002da2:	79ba      	ldrb	r2, [r7, #6]
 8002da4:	79fb      	ldrb	r3, [r7, #7]
 8002da6:	490c      	ldr	r1, [pc, #48]	@ (8002dd8 <OLED_Clear+0x48>)
 8002da8:	00d2      	lsls	r2, r2, #3
 8002daa:	440a      	add	r2, r1
 8002dac:	4413      	add	r3, r2
 8002dae:	2200      	movs	r2, #0
 8002db0:	701a      	strb	r2, [r3, #0]
 8002db2:	79bb      	ldrb	r3, [r7, #6]
 8002db4:	3301      	adds	r3, #1
 8002db6:	71bb      	strb	r3, [r7, #6]
 8002db8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	daf0      	bge.n	8002da2 <OLED_Clear+0x12>
 8002dc0:	79fb      	ldrb	r3, [r7, #7]
 8002dc2:	3301      	adds	r3, #1
 8002dc4:	71fb      	strb	r3, [r7, #7]
 8002dc6:	79fb      	ldrb	r3, [r7, #7]
 8002dc8:	2b07      	cmp	r3, #7
 8002dca:	d9e7      	bls.n	8002d9c <OLED_Clear+0xc>
	OLED_Refresh_Gram();//Refresh
 8002dcc:	f7ff ffa8 	bl	8002d20 <OLED_Refresh_Gram>
}
 8002dd0:	bf00      	nop
 8002dd2:	3708      	adds	r7, #8
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	bd80      	pop	{r7, pc}
 8002dd8:	20000608 	.word	0x20000608

08002ddc <OLED_DrawPoint>:

/**************************************************************************
Draw A Point
**************************************************************************/ 
void OLED_DrawPoint(uint8_t x,uint8_t y,uint8_t t)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	4603      	mov	r3, r0
 8002de4:	71fb      	strb	r3, [r7, #7]
 8002de6:	460b      	mov	r3, r1
 8002de8:	71bb      	strb	r3, [r7, #6]
 8002dea:	4613      	mov	r3, r2
 8002dec:	717b      	strb	r3, [r7, #5]
	uint8_t pos,bx,temp=0;
 8002dee:	2300      	movs	r3, #0
 8002df0:	73fb      	strb	r3, [r7, #15]
	if(x>127||y>63)return;//Out of reach
 8002df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	db41      	blt.n	8002e7e <OLED_DrawPoint+0xa2>
 8002dfa:	79bb      	ldrb	r3, [r7, #6]
 8002dfc:	2b3f      	cmp	r3, #63	@ 0x3f
 8002dfe:	d83e      	bhi.n	8002e7e <OLED_DrawPoint+0xa2>
	pos=7-y/8;
 8002e00:	79bb      	ldrb	r3, [r7, #6]
 8002e02:	08db      	lsrs	r3, r3, #3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	f1c3 0307 	rsb	r3, r3, #7
 8002e0a:	73bb      	strb	r3, [r7, #14]
	bx=y%8;
 8002e0c:	79bb      	ldrb	r3, [r7, #6]
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	737b      	strb	r3, [r7, #13]
	temp=1<<(7-bx);
 8002e14:	7b7b      	ldrb	r3, [r7, #13]
 8002e16:	f1c3 0307 	rsb	r3, r3, #7
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e20:	73fb      	strb	r3, [r7, #15]
	if(t)OLED_GRAM[x][pos]|=temp;
 8002e22:	797b      	ldrb	r3, [r7, #5]
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d012      	beq.n	8002e4e <OLED_DrawPoint+0x72>
 8002e28:	79fa      	ldrb	r2, [r7, #7]
 8002e2a:	7bbb      	ldrb	r3, [r7, #14]
 8002e2c:	4917      	ldr	r1, [pc, #92]	@ (8002e8c <OLED_DrawPoint+0xb0>)
 8002e2e:	00d2      	lsls	r2, r2, #3
 8002e30:	440a      	add	r2, r1
 8002e32:	4413      	add	r3, r2
 8002e34:	7818      	ldrb	r0, [r3, #0]
 8002e36:	79fa      	ldrb	r2, [r7, #7]
 8002e38:	7bbb      	ldrb	r3, [r7, #14]
 8002e3a:	7bf9      	ldrb	r1, [r7, #15]
 8002e3c:	4301      	orrs	r1, r0
 8002e3e:	b2c8      	uxtb	r0, r1
 8002e40:	4912      	ldr	r1, [pc, #72]	@ (8002e8c <OLED_DrawPoint+0xb0>)
 8002e42:	00d2      	lsls	r2, r2, #3
 8002e44:	440a      	add	r2, r1
 8002e46:	4413      	add	r3, r2
 8002e48:	4602      	mov	r2, r0
 8002e4a:	701a      	strb	r2, [r3, #0]
 8002e4c:	e018      	b.n	8002e80 <OLED_DrawPoint+0xa4>
	else OLED_GRAM[x][pos]&=~temp;	    
 8002e4e:	79fa      	ldrb	r2, [r7, #7]
 8002e50:	7bbb      	ldrb	r3, [r7, #14]
 8002e52:	490e      	ldr	r1, [pc, #56]	@ (8002e8c <OLED_DrawPoint+0xb0>)
 8002e54:	00d2      	lsls	r2, r2, #3
 8002e56:	440a      	add	r2, r1
 8002e58:	4413      	add	r3, r2
 8002e5a:	781b      	ldrb	r3, [r3, #0]
 8002e5c:	b25a      	sxtb	r2, r3
 8002e5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002e62:	43db      	mvns	r3, r3
 8002e64:	b25b      	sxtb	r3, r3
 8002e66:	4013      	ands	r3, r2
 8002e68:	b259      	sxtb	r1, r3
 8002e6a:	79fa      	ldrb	r2, [r7, #7]
 8002e6c:	7bbb      	ldrb	r3, [r7, #14]
 8002e6e:	b2c8      	uxtb	r0, r1
 8002e70:	4906      	ldr	r1, [pc, #24]	@ (8002e8c <OLED_DrawPoint+0xb0>)
 8002e72:	00d2      	lsls	r2, r2, #3
 8002e74:	440a      	add	r2, r1
 8002e76:	4413      	add	r3, r2
 8002e78:	4602      	mov	r2, r0
 8002e7a:	701a      	strb	r2, [r3, #0]
 8002e7c:	e000      	b.n	8002e80 <OLED_DrawPoint+0xa4>
	if(x>127||y>63)return;//Out of reach
 8002e7e:	bf00      	nop
}
 8002e80:	3714      	adds	r7, #20
 8002e82:	46bd      	mov	sp, r7
 8002e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e88:	4770      	bx	lr
 8002e8a:	bf00      	nop
 8002e8c:	20000608 	.word	0x20000608

08002e90 <OLED_ShowChar>:
/**************************************************************************
Show Char
**************************************************************************/
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t size,uint8_t mode)
{      			    
 8002e90:	b590      	push	{r4, r7, lr}
 8002e92:	b085      	sub	sp, #20
 8002e94:	af00      	add	r7, sp, #0
 8002e96:	4604      	mov	r4, r0
 8002e98:	4608      	mov	r0, r1
 8002e9a:	4611      	mov	r1, r2
 8002e9c:	461a      	mov	r2, r3
 8002e9e:	4623      	mov	r3, r4
 8002ea0:	71fb      	strb	r3, [r7, #7]
 8002ea2:	4603      	mov	r3, r0
 8002ea4:	71bb      	strb	r3, [r7, #6]
 8002ea6:	460b      	mov	r3, r1
 8002ea8:	717b      	strb	r3, [r7, #5]
 8002eaa:	4613      	mov	r3, r2
 8002eac:	713b      	strb	r3, [r7, #4]
	uint8_t temp,t,t1;
	uint8_t y0=y;
 8002eae:	79bb      	ldrb	r3, [r7, #6]
 8002eb0:	733b      	strb	r3, [r7, #12]
	chr=chr-' ';				   
 8002eb2:	797b      	ldrb	r3, [r7, #5]
 8002eb4:	3b20      	subs	r3, #32
 8002eb6:	717b      	strb	r3, [r7, #5]
    for(t=0;t<size;t++)
 8002eb8:	2300      	movs	r3, #0
 8002eba:	73bb      	strb	r3, [r7, #14]
 8002ebc:	e04d      	b.n	8002f5a <OLED_ShowChar+0xca>
    {   
		if(size==12)temp=oled_asc2_1206[chr][t];  //1206 Size
 8002ebe:	793b      	ldrb	r3, [r7, #4]
 8002ec0:	2b0c      	cmp	r3, #12
 8002ec2:	d10b      	bne.n	8002edc <OLED_ShowChar+0x4c>
 8002ec4:	797a      	ldrb	r2, [r7, #5]
 8002ec6:	7bb9      	ldrb	r1, [r7, #14]
 8002ec8:	4828      	ldr	r0, [pc, #160]	@ (8002f6c <OLED_ShowChar+0xdc>)
 8002eca:	4613      	mov	r3, r2
 8002ecc:	005b      	lsls	r3, r3, #1
 8002ece:	4413      	add	r3, r2
 8002ed0:	009b      	lsls	r3, r3, #2
 8002ed2:	4403      	add	r3, r0
 8002ed4:	440b      	add	r3, r1
 8002ed6:	781b      	ldrb	r3, [r3, #0]
 8002ed8:	73fb      	strb	r3, [r7, #15]
 8002eda:	e007      	b.n	8002eec <OLED_ShowChar+0x5c>
		else temp=oled_asc2_1608[chr][t];		 //1608 Size	                          
 8002edc:	797a      	ldrb	r2, [r7, #5]
 8002ede:	7bbb      	ldrb	r3, [r7, #14]
 8002ee0:	4923      	ldr	r1, [pc, #140]	@ (8002f70 <OLED_ShowChar+0xe0>)
 8002ee2:	0112      	lsls	r2, r2, #4
 8002ee4:	440a      	add	r2, r1
 8002ee6:	4413      	add	r3, r2
 8002ee8:	781b      	ldrb	r3, [r3, #0]
 8002eea:	73fb      	strb	r3, [r7, #15]
        for(t1=0;t1<8;t1++)
 8002eec:	2300      	movs	r3, #0
 8002eee:	737b      	strb	r3, [r7, #13]
 8002ef0:	e02d      	b.n	8002f4e <OLED_ShowChar+0xbe>
		{
			if(temp&0x80)OLED_DrawPoint(x,y,mode);
 8002ef2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ef6:	2b00      	cmp	r3, #0
 8002ef8:	da07      	bge.n	8002f0a <OLED_ShowChar+0x7a>
 8002efa:	f897 2020 	ldrb.w	r2, [r7, #32]
 8002efe:	79b9      	ldrb	r1, [r7, #6]
 8002f00:	79fb      	ldrb	r3, [r7, #7]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff ff6a 	bl	8002ddc <OLED_DrawPoint>
 8002f08:	e00c      	b.n	8002f24 <OLED_ShowChar+0x94>
			else OLED_DrawPoint(x,y,!mode);
 8002f0a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	bf0c      	ite	eq
 8002f12:	2301      	moveq	r3, #1
 8002f14:	2300      	movne	r3, #0
 8002f16:	b2db      	uxtb	r3, r3
 8002f18:	461a      	mov	r2, r3
 8002f1a:	79b9      	ldrb	r1, [r7, #6]
 8002f1c:	79fb      	ldrb	r3, [r7, #7]
 8002f1e:	4618      	mov	r0, r3
 8002f20:	f7ff ff5c 	bl	8002ddc <OLED_DrawPoint>
			temp<<=1;
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	73fb      	strb	r3, [r7, #15]
			y++;
 8002f2a:	79bb      	ldrb	r3, [r7, #6]
 8002f2c:	3301      	adds	r3, #1
 8002f2e:	71bb      	strb	r3, [r7, #6]
			if((y-y0)==size)
 8002f30:	79ba      	ldrb	r2, [r7, #6]
 8002f32:	7b3b      	ldrb	r3, [r7, #12]
 8002f34:	1ad2      	subs	r2, r2, r3
 8002f36:	793b      	ldrb	r3, [r7, #4]
 8002f38:	429a      	cmp	r2, r3
 8002f3a:	d105      	bne.n	8002f48 <OLED_ShowChar+0xb8>
			{
				y=y0;
 8002f3c:	7b3b      	ldrb	r3, [r7, #12]
 8002f3e:	71bb      	strb	r3, [r7, #6]
				x++;
 8002f40:	79fb      	ldrb	r3, [r7, #7]
 8002f42:	3301      	adds	r3, #1
 8002f44:	71fb      	strb	r3, [r7, #7]
				break;
 8002f46:	e005      	b.n	8002f54 <OLED_ShowChar+0xc4>
        for(t1=0;t1<8;t1++)
 8002f48:	7b7b      	ldrb	r3, [r7, #13]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	737b      	strb	r3, [r7, #13]
 8002f4e:	7b7b      	ldrb	r3, [r7, #13]
 8002f50:	2b07      	cmp	r3, #7
 8002f52:	d9ce      	bls.n	8002ef2 <OLED_ShowChar+0x62>
    for(t=0;t<size;t++)
 8002f54:	7bbb      	ldrb	r3, [r7, #14]
 8002f56:	3301      	adds	r3, #1
 8002f58:	73bb      	strb	r3, [r7, #14]
 8002f5a:	7bba      	ldrb	r2, [r7, #14]
 8002f5c:	793b      	ldrb	r3, [r7, #4]
 8002f5e:	429a      	cmp	r2, r3
 8002f60:	d3ad      	bcc.n	8002ebe <OLED_ShowChar+0x2e>
			}
		}  	 
    }          
}
 8002f62:	bf00      	nop
 8002f64:	bf00      	nop
 8002f66:	3714      	adds	r7, #20
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd90      	pop	{r4, r7, pc}
 8002f6c:	0800ad64 	.word	0x0800ad64
 8002f70:	0800b1d8 	.word	0x0800b1d8

08002f74 <OLED_ShowString>:
} 
/**************************************************************************
Show The String
**************************************************************************/
void OLED_ShowString(uint8_t x,uint8_t y,const uint8_t *p)
{
 8002f74:	b580      	push	{r7, lr}
 8002f76:	b084      	sub	sp, #16
 8002f78:	af02      	add	r7, sp, #8
 8002f7a:	4603      	mov	r3, r0
 8002f7c:	603a      	str	r2, [r7, #0]
 8002f7e:	71fb      	strb	r3, [r7, #7]
 8002f80:	460b      	mov	r3, r1
 8002f82:	71bb      	strb	r3, [r7, #6]
#define MAX_CHAR_POSX 122
#define MAX_CHAR_POSY 58          
    while(*p!='\0')
 8002f84:	e01f      	b.n	8002fc6 <OLED_ShowString+0x52>
    {       
        if(x>MAX_CHAR_POSX){x=0;y+=16;}
 8002f86:	79fb      	ldrb	r3, [r7, #7]
 8002f88:	2b7a      	cmp	r3, #122	@ 0x7a
 8002f8a:	d904      	bls.n	8002f96 <OLED_ShowString+0x22>
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	71fb      	strb	r3, [r7, #7]
 8002f90:	79bb      	ldrb	r3, [r7, #6]
 8002f92:	3310      	adds	r3, #16
 8002f94:	71bb      	strb	r3, [r7, #6]
        if(y>MAX_CHAR_POSY){y=x=0;OLED_Clear();}
 8002f96:	79bb      	ldrb	r3, [r7, #6]
 8002f98:	2b3a      	cmp	r3, #58	@ 0x3a
 8002f9a:	d905      	bls.n	8002fa8 <OLED_ShowString+0x34>
 8002f9c:	2300      	movs	r3, #0
 8002f9e:	71fb      	strb	r3, [r7, #7]
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
 8002fa2:	71bb      	strb	r3, [r7, #6]
 8002fa4:	f7ff fef4 	bl	8002d90 <OLED_Clear>
        OLED_ShowChar(x,y,*p,12,1);	 
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	781a      	ldrb	r2, [r3, #0]
 8002fac:	79b9      	ldrb	r1, [r7, #6]
 8002fae:	79f8      	ldrb	r0, [r7, #7]
 8002fb0:	2301      	movs	r3, #1
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	230c      	movs	r3, #12
 8002fb6:	f7ff ff6b 	bl	8002e90 <OLED_ShowChar>
        x+=8;
 8002fba:	79fb      	ldrb	r3, [r7, #7]
 8002fbc:	3308      	adds	r3, #8
 8002fbe:	71fb      	strb	r3, [r7, #7]
        p++;
 8002fc0:	683b      	ldr	r3, [r7, #0]
 8002fc2:	3301      	adds	r3, #1
 8002fc4:	603b      	str	r3, [r7, #0]
    while(*p!='\0')
 8002fc6:	683b      	ldr	r3, [r7, #0]
 8002fc8:	781b      	ldrb	r3, [r3, #0]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d1db      	bne.n	8002f86 <OLED_ShowString+0x12>
    }  
}	 
 8002fce:	bf00      	nop
 8002fd0:	bf00      	nop
 8002fd2:	3708      	adds	r7, #8
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	bd80      	pop	{r7, pc}

08002fd8 <OLED_Init>:

void OLED_Init(void)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	af00      	add	r7, sp, #0
	HAL_PWR_EnableBkUpAccess(); //Enable access to the RTC and Backup Register
 8002fdc:	f002 f880 	bl	80050e0 <HAL_PWR_EnableBkUpAccess>
	__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF); //turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles.
 8002fe0:	4b42      	ldr	r3, [pc, #264]	@ (80030ec <OLED_Init+0x114>)
 8002fe2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fe4:	4a41      	ldr	r2, [pc, #260]	@ (80030ec <OLED_Init+0x114>)
 8002fe6:	f023 0301 	bic.w	r3, r3, #1
 8002fea:	6713      	str	r3, [r2, #112]	@ 0x70
 8002fec:	4b3f      	ldr	r3, [pc, #252]	@ (80030ec <OLED_Init+0x114>)
 8002fee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ff0:	4a3e      	ldr	r2, [pc, #248]	@ (80030ec <OLED_Init+0x114>)
 8002ff2:	f023 0304 	bic.w	r3, r3, #4
 8002ff6:	6713      	str	r3, [r2, #112]	@ 0x70
	                                   //LSE oscillator switch off to let PC13 PC14 PC15 be IO
	
	
	HAL_PWR_DisableBkUpAccess();
 8002ff8:	f002 f886 	bl	8005108 <HAL_PWR_DisableBkUpAccess>
	
	OLED_RST_Clr();
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003002:	483b      	ldr	r0, [pc, #236]	@ (80030f0 <OLED_Init+0x118>)
 8003004:	f001 f854 	bl	80040b0 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8003008:	2064      	movs	r0, #100	@ 0x64
 800300a:	f000 fced 	bl	80039e8 <HAL_Delay>
	OLED_RST_Set();
 800300e:	2201      	movs	r2, #1
 8003010:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003014:	4836      	ldr	r0, [pc, #216]	@ (80030f0 <OLED_Init+0x118>)
 8003016:	f001 f84b 	bl	80040b0 <HAL_GPIO_WritePin>
	
	OLED_WR_Byte(0xAE,OLED_CMD); //Off Display
 800301a:	2100      	movs	r1, #0
 800301c:	20ae      	movs	r0, #174	@ 0xae
 800301e:	f7ff fe31 	bl	8002c84 <OLED_WR_Byte>
	
	OLED_WR_Byte(0xD5,OLED_CMD); //Set Oscillator Division
 8003022:	2100      	movs	r1, #0
 8003024:	20d5      	movs	r0, #213	@ 0xd5
 8003026:	f7ff fe2d 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(80,OLED_CMD);    //[3:0]: divide ratio of the DCLK, [7:4], set the oscillator frequency. Reset
 800302a:	2100      	movs	r1, #0
 800302c:	2050      	movs	r0, #80	@ 0x50
 800302e:	f7ff fe29 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xA8,OLED_CMD); //multiplex ratio
 8003032:	2100      	movs	r1, #0
 8003034:	20a8      	movs	r0, #168	@ 0xa8
 8003036:	f7ff fe25 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0X3F,OLED_CMD); //duty = 0X3F(1/64) 
 800303a:	2100      	movs	r1, #0
 800303c:	203f      	movs	r0, #63	@ 0x3f
 800303e:	f7ff fe21 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xD3,OLED_CMD);  //set display offset
 8003042:	2100      	movs	r1, #0
 8003044:	20d3      	movs	r0, #211	@ 0xd3
 8003046:	f7ff fe1d 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0X00,OLED_CMD); //0
 800304a:	2100      	movs	r1, #0
 800304c:	2000      	movs	r0, #0
 800304e:	f7ff fe19 	bl	8002c84 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD); //set display start line [5:0]- from 0-63. RESET
 8003052:	2100      	movs	r1, #0
 8003054:	2040      	movs	r0, #64	@ 0x40
 8003056:	f7ff fe15 	bl	8002c84 <OLED_WR_Byte>
													
	OLED_WR_Byte(0x8D,OLED_CMD); //Set charge pump
 800305a:	2100      	movs	r1, #0
 800305c:	208d      	movs	r0, #141	@ 0x8d
 800305e:	f7ff fe11 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD); //Enable Charge Pump
 8003062:	2100      	movs	r1, #0
 8003064:	2014      	movs	r0, #20
 8003066:	f7ff fe0d 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0x20,OLED_CMD); //Set Memory Addressing Mode
 800306a:	2100      	movs	r1, #0
 800306c:	2020      	movs	r0, #32
 800306e:	f7ff fe09 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD); //Page Addressing Mode (RESET)
 8003072:	2100      	movs	r1, #0
 8003074:	2002      	movs	r0, #2
 8003076:	f7ff fe05 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xA1,OLED_CMD); //Set segment remap, bit0:0,0->0;1,0->127;
 800307a:	2100      	movs	r1, #0
 800307c:	20a1      	movs	r0, #161	@ 0xa1
 800307e:	f7ff fe01 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xC0,OLED_CMD); //Set COM Output Scan Direction
 8003082:	2100      	movs	r1, #0
 8003084:	20c0      	movs	r0, #192	@ 0xc0
 8003086:	f7ff fdfd 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xDA,OLED_CMD); //Set COM Pins
 800308a:	2100      	movs	r1, #0
 800308c:	20da      	movs	r0, #218	@ 0xda
 800308e:	f7ff fdf9 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0x12,OLED_CMD); //[5:4] setting
 8003092:	2100      	movs	r1, #0
 8003094:	2012      	movs	r0, #18
 8003096:	f7ff fdf5 	bl	8002c84 <OLED_WR_Byte>
	 
	OLED_WR_Byte(0x81,OLED_CMD); //Contrast Control
 800309a:	2100      	movs	r1, #0
 800309c:	2081      	movs	r0, #129	@ 0x81
 800309e:	f7ff fdf1 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xEF,OLED_CMD); //1~256; Default: 0X7F
 80030a2:	2100      	movs	r1, #0
 80030a4:	20ef      	movs	r0, #239	@ 0xef
 80030a6:	f7ff fded 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xD9,OLED_CMD); //Set Pre-charge Period
 80030aa:	2100      	movs	r1, #0
 80030ac:	20d9      	movs	r0, #217	@ 0xd9
 80030ae:	f7ff fde9 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xf1,OLED_CMD); //[3:0],PHASE 1;[7:4],PHASE 2;
 80030b2:	2100      	movs	r1, #0
 80030b4:	20f1      	movs	r0, #241	@ 0xf1
 80030b6:	f7ff fde5 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xDB,OLED_CMD); //Set VCOMH
 80030ba:	2100      	movs	r1, #0
 80030bc:	20db      	movs	r0, #219	@ 0xdb
 80030be:	f7ff fde1 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0x30,OLED_CMD);  //[6:4] 000,0.65*vcc;001,0.77*vcc;011,0.83*vcc;
 80030c2:	2100      	movs	r1, #0
 80030c4:	2030      	movs	r0, #48	@ 0x30
 80030c6:	f7ff fddd 	bl	8002c84 <OLED_WR_Byte>

	OLED_WR_Byte(0xA4,OLED_CMD); //Enable display outputs according to the GDDRAM contents
 80030ca:	2100      	movs	r1, #0
 80030cc:	20a4      	movs	r0, #164	@ 0xa4
 80030ce:	f7ff fdd9 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xA6,OLED_CMD); //Set normal display   						   
 80030d2:	2100      	movs	r1, #0
 80030d4:	20a6      	movs	r0, #166	@ 0xa6
 80030d6:	f7ff fdd5 	bl	8002c84 <OLED_WR_Byte>
	OLED_WR_Byte(0xAF,OLED_CMD); //DISPLAY ON	 
 80030da:	2100      	movs	r1, #0
 80030dc:	20af      	movs	r0, #175	@ 0xaf
 80030de:	f7ff fdd1 	bl	8002c84 <OLED_WR_Byte>
	OLED_Clear(); 
 80030e2:	f7ff fe55 	bl	8002d90 <OLED_Clear>
}
 80030e6:	bf00      	nop
 80030e8:	bd80      	pop	{r7, pc}
 80030ea:	bf00      	nop
 80030ec:	40023800 	.word	0x40023800
 80030f0:	40020c00 	.word	0x40020c00

080030f4 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b082      	sub	sp, #8
 80030f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030fa:	2300      	movs	r3, #0
 80030fc:	607b      	str	r3, [r7, #4]
 80030fe:	4b17      	ldr	r3, [pc, #92]	@ (800315c <HAL_MspInit+0x68>)
 8003100:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003102:	4a16      	ldr	r2, [pc, #88]	@ (800315c <HAL_MspInit+0x68>)
 8003104:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003108:	6453      	str	r3, [r2, #68]	@ 0x44
 800310a:	4b14      	ldr	r3, [pc, #80]	@ (800315c <HAL_MspInit+0x68>)
 800310c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800310e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003112:	607b      	str	r3, [r7, #4]
 8003114:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	603b      	str	r3, [r7, #0]
 800311a:	4b10      	ldr	r3, [pc, #64]	@ (800315c <HAL_MspInit+0x68>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	4a0f      	ldr	r2, [pc, #60]	@ (800315c <HAL_MspInit+0x68>)
 8003120:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003124:	6413      	str	r3, [r2, #64]	@ 0x40
 8003126:	4b0d      	ldr	r3, [pc, #52]	@ (800315c <HAL_MspInit+0x68>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800312e:	603b      	str	r3, [r7, #0]
 8003130:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003132:	2200      	movs	r2, #0
 8003134:	2100      	movs	r1, #0
 8003136:	2005      	movs	r0, #5
 8003138:	f000 fd55 	bl	8003be6 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800313c:	2005      	movs	r0, #5
 800313e:	f000 fd6e 	bl	8003c1e <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8003142:	2200      	movs	r2, #0
 8003144:	2100      	movs	r1, #0
 8003146:	2005      	movs	r0, #5
 8003148:	f000 fd4d 	bl	8003be6 <HAL_NVIC_SetPriority>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800314c:	2005      	movs	r0, #5
 800314e:	f000 fd66 	bl	8003c1e <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003152:	bf00      	nop
 8003154:	3708      	adds	r7, #8
 8003156:	46bd      	mov	sp, r7
 8003158:	bd80      	pop	{r7, pc}
 800315a:	bf00      	nop
 800315c:	40023800 	.word	0x40023800

08003160 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003160:	b580      	push	{r7, lr}
 8003162:	b08a      	sub	sp, #40	@ 0x28
 8003164:	af00      	add	r7, sp, #0
 8003166:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003168:	f107 0314 	add.w	r3, r7, #20
 800316c:	2200      	movs	r2, #0
 800316e:	601a      	str	r2, [r3, #0]
 8003170:	605a      	str	r2, [r3, #4]
 8003172:	609a      	str	r2, [r3, #8]
 8003174:	60da      	str	r2, [r3, #12]
 8003176:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	4a19      	ldr	r2, [pc, #100]	@ (80031e4 <HAL_I2C_MspInit+0x84>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d12c      	bne.n	80031dc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003182:	2300      	movs	r3, #0
 8003184:	613b      	str	r3, [r7, #16]
 8003186:	4b18      	ldr	r3, [pc, #96]	@ (80031e8 <HAL_I2C_MspInit+0x88>)
 8003188:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800318a:	4a17      	ldr	r2, [pc, #92]	@ (80031e8 <HAL_I2C_MspInit+0x88>)
 800318c:	f043 0302 	orr.w	r3, r3, #2
 8003190:	6313      	str	r3, [r2, #48]	@ 0x30
 8003192:	4b15      	ldr	r3, [pc, #84]	@ (80031e8 <HAL_I2C_MspInit+0x88>)
 8003194:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003196:	f003 0302 	and.w	r3, r3, #2
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800319e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80031a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80031a4:	2312      	movs	r3, #18
 80031a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031a8:	2300      	movs	r3, #0
 80031aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031ac:	2303      	movs	r3, #3
 80031ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80031b0:	2304      	movs	r3, #4
 80031b2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031b4:	f107 0314 	add.w	r3, r7, #20
 80031b8:	4619      	mov	r1, r3
 80031ba:	480c      	ldr	r0, [pc, #48]	@ (80031ec <HAL_I2C_MspInit+0x8c>)
 80031bc:	f000 fddc 	bl	8003d78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80031c0:	2300      	movs	r3, #0
 80031c2:	60fb      	str	r3, [r7, #12]
 80031c4:	4b08      	ldr	r3, [pc, #32]	@ (80031e8 <HAL_I2C_MspInit+0x88>)
 80031c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031c8:	4a07      	ldr	r2, [pc, #28]	@ (80031e8 <HAL_I2C_MspInit+0x88>)
 80031ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80031ce:	6413      	str	r3, [r2, #64]	@ 0x40
 80031d0:	4b05      	ldr	r3, [pc, #20]	@ (80031e8 <HAL_I2C_MspInit+0x88>)
 80031d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031d4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031d8:	60fb      	str	r3, [r7, #12]
 80031da:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80031dc:	bf00      	nop
 80031de:	3728      	adds	r7, #40	@ 0x28
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bd80      	pop	{r7, pc}
 80031e4:	40005800 	.word	0x40005800
 80031e8:	40023800 	.word	0x40023800
 80031ec:	40020400 	.word	0x40020400

080031f0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b087      	sub	sp, #28
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	4a29      	ldr	r2, [pc, #164]	@ (80032a4 <HAL_TIM_Base_MspInit+0xb4>)
 80031fe:	4293      	cmp	r3, r2
 8003200:	d10e      	bne.n	8003220 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8003202:	2300      	movs	r3, #0
 8003204:	617b      	str	r3, [r7, #20]
 8003206:	4b28      	ldr	r3, [pc, #160]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003208:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800320a:	4a27      	ldr	r2, [pc, #156]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	6453      	str	r3, [r2, #68]	@ 0x44
 8003212:	4b25      	ldr	r3, [pc, #148]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003214:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	617b      	str	r3, [r7, #20]
 800321c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }

}
 800321e:	e03a      	b.n	8003296 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM4)
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	4a21      	ldr	r2, [pc, #132]	@ (80032ac <HAL_TIM_Base_MspInit+0xbc>)
 8003226:	4293      	cmp	r3, r2
 8003228:	d10e      	bne.n	8003248 <HAL_TIM_Base_MspInit+0x58>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800322a:	2300      	movs	r3, #0
 800322c:	613b      	str	r3, [r7, #16]
 800322e:	4b1e      	ldr	r3, [pc, #120]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	4a1d      	ldr	r2, [pc, #116]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003234:	f043 0304 	orr.w	r3, r3, #4
 8003238:	6413      	str	r3, [r2, #64]	@ 0x40
 800323a:	4b1b      	ldr	r3, [pc, #108]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	613b      	str	r3, [r7, #16]
 8003244:	693b      	ldr	r3, [r7, #16]
}
 8003246:	e026      	b.n	8003296 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM8)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	4a18      	ldr	r2, [pc, #96]	@ (80032b0 <HAL_TIM_Base_MspInit+0xc0>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d10e      	bne.n	8003270 <HAL_TIM_Base_MspInit+0x80>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8003252:	2300      	movs	r3, #0
 8003254:	60fb      	str	r3, [r7, #12]
 8003256:	4b14      	ldr	r3, [pc, #80]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800325a:	4a13      	ldr	r2, [pc, #76]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 800325c:	f043 0302 	orr.w	r3, r3, #2
 8003260:	6453      	str	r3, [r2, #68]	@ 0x44
 8003262:	4b11      	ldr	r3, [pc, #68]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003264:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	60fb      	str	r3, [r7, #12]
 800326c:	68fb      	ldr	r3, [r7, #12]
}
 800326e:	e012      	b.n	8003296 <HAL_TIM_Base_MspInit+0xa6>
  else if(htim_base->Instance==TIM12)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a0f      	ldr	r2, [pc, #60]	@ (80032b4 <HAL_TIM_Base_MspInit+0xc4>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d10d      	bne.n	8003296 <HAL_TIM_Base_MspInit+0xa6>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800327a:	2300      	movs	r3, #0
 800327c:	60bb      	str	r3, [r7, #8]
 800327e:	4b0a      	ldr	r3, [pc, #40]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003280:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003282:	4a09      	ldr	r2, [pc, #36]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 8003284:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003288:	6413      	str	r3, [r2, #64]	@ 0x40
 800328a:	4b07      	ldr	r3, [pc, #28]	@ (80032a8 <HAL_TIM_Base_MspInit+0xb8>)
 800328c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800328e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003292:	60bb      	str	r3, [r7, #8]
 8003294:	68bb      	ldr	r3, [r7, #8]
}
 8003296:	bf00      	nop
 8003298:	371c      	adds	r7, #28
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
 80032a2:	bf00      	nop
 80032a4:	40010000 	.word	0x40010000
 80032a8:	40023800 	.word	0x40023800
 80032ac:	40000800 	.word	0x40000800
 80032b0:	40010400 	.word	0x40010400
 80032b4:	40001800 	.word	0x40001800

080032b8 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80032b8:	b580      	push	{r7, lr}
 80032ba:	b08c      	sub	sp, #48	@ 0x30
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80032c0:	f107 031c 	add.w	r3, r7, #28
 80032c4:	2200      	movs	r2, #0
 80032c6:	601a      	str	r2, [r3, #0]
 80032c8:	605a      	str	r2, [r3, #4]
 80032ca:	609a      	str	r2, [r3, #8]
 80032cc:	60da      	str	r2, [r3, #12]
 80032ce:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032d8:	d153      	bne.n	8003382 <HAL_TIM_Encoder_MspInit+0xca>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032da:	2300      	movs	r3, #0
 80032dc:	61bb      	str	r3, [r7, #24]
 80032de:	4b43      	ldr	r3, [pc, #268]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80032e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032e2:	4a42      	ldr	r2, [pc, #264]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80032e4:	f043 0301 	orr.w	r3, r3, #1
 80032e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80032ea:	4b40      	ldr	r3, [pc, #256]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80032ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	61bb      	str	r3, [r7, #24]
 80032f4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	4b3c      	ldr	r3, [pc, #240]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80032fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032fe:	4a3b      	ldr	r2, [pc, #236]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 8003300:	f043 0301 	orr.w	r3, r3, #1
 8003304:	6313      	str	r3, [r2, #48]	@ 0x30
 8003306:	4b39      	ldr	r3, [pc, #228]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 8003308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800330a:	f003 0301 	and.w	r3, r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003312:	2300      	movs	r3, #0
 8003314:	613b      	str	r3, [r7, #16]
 8003316:	4b35      	ldr	r3, [pc, #212]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 8003318:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800331a:	4a34      	ldr	r2, [pc, #208]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 800331c:	f043 0302 	orr.w	r3, r3, #2
 8003320:	6313      	str	r3, [r2, #48]	@ 0x30
 8003322:	4b32      	ldr	r3, [pc, #200]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 8003324:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003326:	f003 0302 	and.w	r3, r3, #2
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800332e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003332:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003334:	2302      	movs	r3, #2
 8003336:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003338:	2300      	movs	r3, #0
 800333a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800333c:	2300      	movs	r3, #0
 800333e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003340:	2301      	movs	r3, #1
 8003342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003344:	f107 031c 	add.w	r3, r7, #28
 8003348:	4619      	mov	r1, r3
 800334a:	4829      	ldr	r0, [pc, #164]	@ (80033f0 <HAL_TIM_Encoder_MspInit+0x138>)
 800334c:	f000 fd14 	bl	8003d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003350:	2308      	movs	r3, #8
 8003352:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003354:	2302      	movs	r3, #2
 8003356:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003358:	2300      	movs	r3, #0
 800335a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800335c:	2300      	movs	r3, #0
 800335e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003360:	2301      	movs	r3, #1
 8003362:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003364:	f107 031c 	add.w	r3, r7, #28
 8003368:	4619      	mov	r1, r3
 800336a:	4822      	ldr	r0, [pc, #136]	@ (80033f4 <HAL_TIM_Encoder_MspInit+0x13c>)
 800336c:	f000 fd04 	bl	8003d78 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8003370:	2200      	movs	r2, #0
 8003372:	2100      	movs	r1, #0
 8003374:	201c      	movs	r0, #28
 8003376:	f000 fc36 	bl	8003be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800337a:	201c      	movs	r0, #28
 800337c:	f000 fc4f 	bl	8003c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 8003380:	e030      	b.n	80033e4 <HAL_TIM_Encoder_MspInit+0x12c>
  else if(htim_encoder->Instance==TIM5)
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a1c      	ldr	r2, [pc, #112]	@ (80033f8 <HAL_TIM_Encoder_MspInit+0x140>)
 8003388:	4293      	cmp	r3, r2
 800338a:	d12b      	bne.n	80033e4 <HAL_TIM_Encoder_MspInit+0x12c>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800338c:	2300      	movs	r3, #0
 800338e:	60fb      	str	r3, [r7, #12]
 8003390:	4b16      	ldr	r3, [pc, #88]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 8003392:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003394:	4a15      	ldr	r2, [pc, #84]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 8003396:	f043 0308 	orr.w	r3, r3, #8
 800339a:	6413      	str	r3, [r2, #64]	@ 0x40
 800339c:	4b13      	ldr	r3, [pc, #76]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 800339e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a0:	f003 0308 	and.w	r3, r3, #8
 80033a4:	60fb      	str	r3, [r7, #12]
 80033a6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033a8:	2300      	movs	r3, #0
 80033aa:	60bb      	str	r3, [r7, #8]
 80033ac:	4b0f      	ldr	r3, [pc, #60]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80033ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033b0:	4a0e      	ldr	r2, [pc, #56]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80033b2:	f043 0301 	orr.w	r3, r3, #1
 80033b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80033b8:	4b0c      	ldr	r3, [pc, #48]	@ (80033ec <HAL_TIM_Encoder_MspInit+0x134>)
 80033ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033bc:	f003 0301 	and.w	r3, r3, #1
 80033c0:	60bb      	str	r3, [r7, #8]
 80033c2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80033c4:	2303      	movs	r3, #3
 80033c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033c8:	2302      	movs	r3, #2
 80033ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033cc:	2300      	movs	r3, #0
 80033ce:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033d0:	2300      	movs	r3, #0
 80033d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80033d4:	2302      	movs	r3, #2
 80033d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033d8:	f107 031c 	add.w	r3, r7, #28
 80033dc:	4619      	mov	r1, r3
 80033de:	4804      	ldr	r0, [pc, #16]	@ (80033f0 <HAL_TIM_Encoder_MspInit+0x138>)
 80033e0:	f000 fcca 	bl	8003d78 <HAL_GPIO_Init>
}
 80033e4:	bf00      	nop
 80033e6:	3730      	adds	r7, #48	@ 0x30
 80033e8:	46bd      	mov	sp, r7
 80033ea:	bd80      	pop	{r7, pc}
 80033ec:	40023800 	.word	0x40023800
 80033f0:	40020000 	.word	0x40020000
 80033f4:	40020400 	.word	0x40020400
 80033f8:	40000c00 	.word	0x40000c00

080033fc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b08a      	sub	sp, #40	@ 0x28
 8003400:	af00      	add	r7, sp, #0
 8003402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003404:	f107 0314 	add.w	r3, r7, #20
 8003408:	2200      	movs	r2, #0
 800340a:	601a      	str	r2, [r3, #0]
 800340c:	605a      	str	r2, [r3, #4]
 800340e:	609a      	str	r2, [r3, #8]
 8003410:	60da      	str	r2, [r3, #12]
 8003412:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a37      	ldr	r2, [pc, #220]	@ (80034f8 <HAL_TIM_MspPostInit+0xfc>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d11f      	bne.n	800345e <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	4b36      	ldr	r3, [pc, #216]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	4a35      	ldr	r2, [pc, #212]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 8003428:	f043 0310 	orr.w	r3, r3, #16
 800342c:	6313      	str	r3, [r2, #48]	@ 0x30
 800342e:	4b33      	ldr	r3, [pc, #204]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 8003430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003432:	f003 0310 	and.w	r3, r3, #16
 8003436:	613b      	str	r3, [r7, #16]
 8003438:	693b      	ldr	r3, [r7, #16]
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = IN2_CO_Pin|IN1_CO_Pin|IN2_DO_Pin|IN1_DO_Pin;
 800343a:	f44f 43d4 	mov.w	r3, #27136	@ 0x6a00
 800343e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003440:	2302      	movs	r3, #2
 8003442:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003444:	2300      	movs	r3, #0
 8003446:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003448:	2300      	movs	r3, #0
 800344a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800344c:	2301      	movs	r3, #1
 800344e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003450:	f107 0314 	add.w	r3, r7, #20
 8003454:	4619      	mov	r1, r3
 8003456:	482a      	ldr	r0, [pc, #168]	@ (8003500 <HAL_TIM_MspPostInit+0x104>)
 8003458:	f000 fc8e 	bl	8003d78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 800345c:	e048      	b.n	80034f0 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM4)
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a28      	ldr	r2, [pc, #160]	@ (8003504 <HAL_TIM_MspPostInit+0x108>)
 8003464:	4293      	cmp	r3, r2
 8003466:	d11f      	bne.n	80034a8 <HAL_TIM_MspPostInit+0xac>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003468:	2300      	movs	r3, #0
 800346a:	60fb      	str	r3, [r7, #12]
 800346c:	4b23      	ldr	r3, [pc, #140]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 800346e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003470:	4a22      	ldr	r2, [pc, #136]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 8003472:	f043 0302 	orr.w	r3, r3, #2
 8003476:	6313      	str	r3, [r2, #48]	@ 0x30
 8003478:	4b20      	ldr	r3, [pc, #128]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 800347a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347c:	f003 0302 	and.w	r3, r3, #2
 8003480:	60fb      	str	r3, [r7, #12]
 8003482:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IN2_A_PWM_Pin|IN1_A_PWM_Pin;
 8003484:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003488:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800348a:	2302      	movs	r3, #2
 800348c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348e:	2300      	movs	r3, #0
 8003490:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003492:	2300      	movs	r3, #0
 8003494:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8003496:	2302      	movs	r3, #2
 8003498:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800349a:	f107 0314 	add.w	r3, r7, #20
 800349e:	4619      	mov	r1, r3
 80034a0:	4819      	ldr	r0, [pc, #100]	@ (8003508 <HAL_TIM_MspPostInit+0x10c>)
 80034a2:	f000 fc69 	bl	8003d78 <HAL_GPIO_Init>
}
 80034a6:	e023      	b.n	80034f0 <HAL_TIM_MspPostInit+0xf4>
  else if(htim->Instance==TIM12)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4a17      	ldr	r2, [pc, #92]	@ (800350c <HAL_TIM_MspPostInit+0x110>)
 80034ae:	4293      	cmp	r3, r2
 80034b0:	d11e      	bne.n	80034f0 <HAL_TIM_MspPostInit+0xf4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80034b2:	2300      	movs	r3, #0
 80034b4:	60bb      	str	r3, [r7, #8]
 80034b6:	4b11      	ldr	r3, [pc, #68]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 80034b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034ba:	4a10      	ldr	r2, [pc, #64]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 80034bc:	f043 0302 	orr.w	r3, r3, #2
 80034c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80034c2:	4b0e      	ldr	r3, [pc, #56]	@ (80034fc <HAL_TIM_MspPostInit+0x100>)
 80034c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80034c6:	f003 0302 	and.w	r3, r3, #2
 80034ca:	60bb      	str	r3, [r7, #8]
 80034cc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80034ce:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80034d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034d4:	2302      	movs	r3, #2
 80034d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034d8:	2300      	movs	r3, #0
 80034da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034dc:	2300      	movs	r3, #0
 80034de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80034e0:	2309      	movs	r3, #9
 80034e2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034e4:	f107 0314 	add.w	r3, r7, #20
 80034e8:	4619      	mov	r1, r3
 80034ea:	4807      	ldr	r0, [pc, #28]	@ (8003508 <HAL_TIM_MspPostInit+0x10c>)
 80034ec:	f000 fc44 	bl	8003d78 <HAL_GPIO_Init>
}
 80034f0:	bf00      	nop
 80034f2:	3728      	adds	r7, #40	@ 0x28
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}
 80034f8:	40010000 	.word	0x40010000
 80034fc:	40023800 	.word	0x40023800
 8003500:	40021000 	.word	0x40021000
 8003504:	40000800 	.word	0x40000800
 8003508:	40020400 	.word	0x40020400
 800350c:	40001800 	.word	0x40001800

08003510 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003510:	b580      	push	{r7, lr}
 8003512:	b08c      	sub	sp, #48	@ 0x30
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003518:	f107 031c 	add.w	r3, r7, #28
 800351c:	2200      	movs	r2, #0
 800351e:	601a      	str	r2, [r3, #0]
 8003520:	605a      	str	r2, [r3, #4]
 8003522:	609a      	str	r2, [r3, #8]
 8003524:	60da      	str	r2, [r3, #12]
 8003526:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a42      	ldr	r2, [pc, #264]	@ (8003638 <HAL_UART_MspInit+0x128>)
 800352e:	4293      	cmp	r3, r2
 8003530:	d144      	bne.n	80035bc <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003532:	2300      	movs	r3, #0
 8003534:	61bb      	str	r3, [r7, #24]
 8003536:	4b41      	ldr	r3, [pc, #260]	@ (800363c <HAL_UART_MspInit+0x12c>)
 8003538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800353a:	4a40      	ldr	r2, [pc, #256]	@ (800363c <HAL_UART_MspInit+0x12c>)
 800353c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003540:	6413      	str	r3, [r2, #64]	@ 0x40
 8003542:	4b3e      	ldr	r3, [pc, #248]	@ (800363c <HAL_UART_MspInit+0x12c>)
 8003544:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003546:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800354a:	61bb      	str	r3, [r7, #24]
 800354c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800354e:	2300      	movs	r3, #0
 8003550:	617b      	str	r3, [r7, #20]
 8003552:	4b3a      	ldr	r3, [pc, #232]	@ (800363c <HAL_UART_MspInit+0x12c>)
 8003554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003556:	4a39      	ldr	r2, [pc, #228]	@ (800363c <HAL_UART_MspInit+0x12c>)
 8003558:	f043 0308 	orr.w	r3, r3, #8
 800355c:	6313      	str	r3, [r2, #48]	@ 0x30
 800355e:	4b37      	ldr	r3, [pc, #220]	@ (800363c <HAL_UART_MspInit+0x12c>)
 8003560:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003562:	f003 0308 	and.w	r3, r3, #8
 8003566:	617b      	str	r3, [r7, #20]
 8003568:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800356a:	2320      	movs	r3, #32
 800356c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800356e:	2302      	movs	r3, #2
 8003570:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003572:	2300      	movs	r3, #0
 8003574:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003576:	2303      	movs	r3, #3
 8003578:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800357a:	2307      	movs	r3, #7
 800357c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800357e:	f107 031c 	add.w	r3, r7, #28
 8003582:	4619      	mov	r1, r3
 8003584:	482e      	ldr	r0, [pc, #184]	@ (8003640 <HAL_UART_MspInit+0x130>)
 8003586:	f000 fbf7 	bl	8003d78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800358a:	2340      	movs	r3, #64	@ 0x40
 800358c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800358e:	2302      	movs	r3, #2
 8003590:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003592:	2301      	movs	r3, #1
 8003594:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003596:	2303      	movs	r3, #3
 8003598:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800359a:	2307      	movs	r3, #7
 800359c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800359e:	f107 031c 	add.w	r3, r7, #28
 80035a2:	4619      	mov	r1, r3
 80035a4:	4826      	ldr	r0, [pc, #152]	@ (8003640 <HAL_UART_MspInit+0x130>)
 80035a6:	f000 fbe7 	bl	8003d78 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80035aa:	2200      	movs	r2, #0
 80035ac:	2100      	movs	r1, #0
 80035ae:	2026      	movs	r0, #38	@ 0x26
 80035b0:	f000 fb19 	bl	8003be6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80035b4:	2026      	movs	r0, #38	@ 0x26
 80035b6:	f000 fb32 	bl	8003c1e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80035ba:	e039      	b.n	8003630 <HAL_UART_MspInit+0x120>
  else if(huart->Instance==USART3)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a20      	ldr	r2, [pc, #128]	@ (8003644 <HAL_UART_MspInit+0x134>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d134      	bne.n	8003630 <HAL_UART_MspInit+0x120>
    __HAL_RCC_USART3_CLK_ENABLE();
 80035c6:	2300      	movs	r3, #0
 80035c8:	613b      	str	r3, [r7, #16]
 80035ca:	4b1c      	ldr	r3, [pc, #112]	@ (800363c <HAL_UART_MspInit+0x12c>)
 80035cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035ce:	4a1b      	ldr	r2, [pc, #108]	@ (800363c <HAL_UART_MspInit+0x12c>)
 80035d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80035d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80035d6:	4b19      	ldr	r3, [pc, #100]	@ (800363c <HAL_UART_MspInit+0x12c>)
 80035d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80035de:	613b      	str	r3, [r7, #16]
 80035e0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80035e2:	2300      	movs	r3, #0
 80035e4:	60fb      	str	r3, [r7, #12]
 80035e6:	4b15      	ldr	r3, [pc, #84]	@ (800363c <HAL_UART_MspInit+0x12c>)
 80035e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035ea:	4a14      	ldr	r2, [pc, #80]	@ (800363c <HAL_UART_MspInit+0x12c>)
 80035ec:	f043 0308 	orr.w	r3, r3, #8
 80035f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80035f2:	4b12      	ldr	r3, [pc, #72]	@ (800363c <HAL_UART_MspInit+0x12c>)
 80035f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035f6:	f003 0308 	and.w	r3, r3, #8
 80035fa:	60fb      	str	r3, [r7, #12]
 80035fc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80035fe:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8003602:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003604:	2302      	movs	r3, #2
 8003606:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003608:	2300      	movs	r3, #0
 800360a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800360c:	2303      	movs	r3, #3
 800360e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003610:	2307      	movs	r3, #7
 8003612:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003614:	f107 031c 	add.w	r3, r7, #28
 8003618:	4619      	mov	r1, r3
 800361a:	4809      	ldr	r0, [pc, #36]	@ (8003640 <HAL_UART_MspInit+0x130>)
 800361c:	f000 fbac 	bl	8003d78 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 8003620:	2200      	movs	r2, #0
 8003622:	2100      	movs	r1, #0
 8003624:	2027      	movs	r0, #39	@ 0x27
 8003626:	f000 fade 	bl	8003be6 <HAL_NVIC_SetPriority>
     HAL_NVIC_EnableIRQ(USART3_IRQn);
 800362a:	2027      	movs	r0, #39	@ 0x27
 800362c:	f000 faf7 	bl	8003c1e <HAL_NVIC_EnableIRQ>
}
 8003630:	bf00      	nop
 8003632:	3730      	adds	r7, #48	@ 0x30
 8003634:	46bd      	mov	sp, r7
 8003636:	bd80      	pop	{r7, pc}
 8003638:	40004400 	.word	0x40004400
 800363c:	40023800 	.word	0x40023800
 8003640:	40020c00 	.word	0x40020c00
 8003644:	40004800 	.word	0x40004800

08003648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003648:	b480      	push	{r7}
 800364a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800364c:	bf00      	nop
 800364e:	e7fd      	b.n	800364c <NMI_Handler+0x4>

08003650 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003650:	b480      	push	{r7}
 8003652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003654:	bf00      	nop
 8003656:	e7fd      	b.n	8003654 <HardFault_Handler+0x4>

08003658 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003658:	b480      	push	{r7}
 800365a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800365c:	bf00      	nop
 800365e:	e7fd      	b.n	800365c <MemManage_Handler+0x4>

08003660 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003660:	b480      	push	{r7}
 8003662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003664:	bf00      	nop
 8003666:	e7fd      	b.n	8003664 <BusFault_Handler+0x4>

08003668 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003668:	b480      	push	{r7}
 800366a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800366c:	bf00      	nop
 800366e:	e7fd      	b.n	800366c <UsageFault_Handler+0x4>

08003670 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003670:	b480      	push	{r7}
 8003672:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003674:	bf00      	nop
 8003676:	46bd      	mov	sp, r7
 8003678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800367c:	4770      	bx	lr

0800367e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800367e:	b480      	push	{r7}
 8003680:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003682:	bf00      	nop
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800368c:	b480      	push	{r7}
 800368e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003690:	bf00      	nop
 8003692:	46bd      	mov	sp, r7
 8003694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003698:	4770      	bx	lr

0800369a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800369a:	b580      	push	{r7, lr}
 800369c:	af00      	add	r7, sp, #0
//		tick = 0;
		//HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_10); // LED
//	   }

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800369e:	f000 f983 	bl	80039a8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80036a2:	bf00      	nop
 80036a4:	bd80      	pop	{r7, pc}

080036a6 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 80036a6:	b480      	push	{r7}
 80036a8:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 80036aa:	bf00      	nop
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr

080036b4 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80036b4:	b580      	push	{r7, lr}
 80036b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER_PB_Pin);
 80036b8:	2001      	movs	r0, #1
 80036ba:	f000 fd2d 	bl	8004118 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80036be:	bf00      	nop
 80036c0:	bd80      	pop	{r7, pc}
	...

080036c4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80036c8:	4802      	ldr	r0, [pc, #8]	@ (80036d4 <TIM2_IRQHandler+0x10>)
 80036ca:	f002 fc8d 	bl	8005fe8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80036ce:	bf00      	nop
 80036d0:	bd80      	pop	{r7, pc}
 80036d2:	bf00      	nop
 80036d4:	200002ac 	.word	0x200002ac

080036d8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80036dc:	4802      	ldr	r0, [pc, #8]	@ (80036e8 <USART2_IRQHandler+0x10>)
 80036de:	f003 fc3f 	bl	8006f60 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80036e2:	bf00      	nop
 80036e4:	bd80      	pop	{r7, pc}
 80036e6:	bf00      	nop
 80036e8:	200004a4 	.word	0x200004a4

080036ec <USART3_IRQHandler>:


void USART3_IRQHandler(void)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	af00      	add	r7, sp, #0
  HAL_UART_IRQHandler(&huart3);
 80036f0:	4802      	ldr	r0, [pc, #8]	@ (80036fc <USART3_IRQHandler+0x10>)
 80036f2:	f003 fc35 	bl	8006f60 <HAL_UART_IRQHandler>
}
 80036f6:	bf00      	nop
 80036f8:	bd80      	pop	{r7, pc}
 80036fa:	bf00      	nop
 80036fc:	200004e8 	.word	0x200004e8

08003700 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003700:	b480      	push	{r7}
 8003702:	af00      	add	r7, sp, #0
	return 1;
 8003704:	2301      	movs	r3, #1
}
 8003706:	4618      	mov	r0, r3
 8003708:	46bd      	mov	sp, r7
 800370a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800370e:	4770      	bx	lr

08003710 <_kill>:

int _kill(int pid, int sig)
{
 8003710:	b580      	push	{r7, lr}
 8003712:	b082      	sub	sp, #8
 8003714:	af00      	add	r7, sp, #0
 8003716:	6078      	str	r0, [r7, #4]
 8003718:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800371a:	f005 fa35 	bl	8008b88 <__errno>
 800371e:	4603      	mov	r3, r0
 8003720:	2216      	movs	r2, #22
 8003722:	601a      	str	r2, [r3, #0]
	return -1;
 8003724:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003728:	4618      	mov	r0, r3
 800372a:	3708      	adds	r7, #8
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <_exit>:

void _exit (int status)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b082      	sub	sp, #8
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8003738:	f04f 31ff 	mov.w	r1, #4294967295
 800373c:	6878      	ldr	r0, [r7, #4]
 800373e:	f7ff ffe7 	bl	8003710 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003742:	bf00      	nop
 8003744:	e7fd      	b.n	8003742 <_exit+0x12>

08003746 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	b086      	sub	sp, #24
 800374a:	af00      	add	r7, sp, #0
 800374c:	60f8      	str	r0, [r7, #12]
 800374e:	60b9      	str	r1, [r7, #8]
 8003750:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003752:	2300      	movs	r3, #0
 8003754:	617b      	str	r3, [r7, #20]
 8003756:	e00a      	b.n	800376e <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8003758:	f3af 8000 	nop.w
 800375c:	4601      	mov	r1, r0
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	1c5a      	adds	r2, r3, #1
 8003762:	60ba      	str	r2, [r7, #8]
 8003764:	b2ca      	uxtb	r2, r1
 8003766:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	3301      	adds	r3, #1
 800376c:	617b      	str	r3, [r7, #20]
 800376e:	697a      	ldr	r2, [r7, #20]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	429a      	cmp	r2, r3
 8003774:	dbf0      	blt.n	8003758 <_read+0x12>
	}

return len;
 8003776:	687b      	ldr	r3, [r7, #4]
}
 8003778:	4618      	mov	r0, r3
 800377a:	3718      	adds	r7, #24
 800377c:	46bd      	mov	sp, r7
 800377e:	bd80      	pop	{r7, pc}

08003780 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800378c:	2300      	movs	r3, #0
 800378e:	617b      	str	r3, [r7, #20]
 8003790:	e009      	b.n	80037a6 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8003792:	68bb      	ldr	r3, [r7, #8]
 8003794:	1c5a      	adds	r2, r3, #1
 8003796:	60ba      	str	r2, [r7, #8]
 8003798:	781b      	ldrb	r3, [r3, #0]
 800379a:	4618      	mov	r0, r3
 800379c:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037a0:	697b      	ldr	r3, [r7, #20]
 80037a2:	3301      	adds	r3, #1
 80037a4:	617b      	str	r3, [r7, #20]
 80037a6:	697a      	ldr	r2, [r7, #20]
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	429a      	cmp	r2, r3
 80037ac:	dbf1      	blt.n	8003792 <_write+0x12>
	}
	return len;
 80037ae:	687b      	ldr	r3, [r7, #4]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}

080037b8 <_close>:

int _close(int file)
{
 80037b8:	b480      	push	{r7}
 80037ba:	b083      	sub	sp, #12
 80037bc:	af00      	add	r7, sp, #0
 80037be:	6078      	str	r0, [r7, #4]
	return -1;
 80037c0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80037c4:	4618      	mov	r0, r3
 80037c6:	370c      	adds	r7, #12
 80037c8:	46bd      	mov	sp, r7
 80037ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ce:	4770      	bx	lr

080037d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b083      	sub	sp, #12
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
 80037d8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80037da:	683b      	ldr	r3, [r7, #0]
 80037dc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80037e0:	605a      	str	r2, [r3, #4]
	return 0;
 80037e2:	2300      	movs	r3, #0
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <_isatty>:

int _isatty(int file)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
	return 1;
 80037f8:	2301      	movs	r3, #1
}
 80037fa:	4618      	mov	r0, r3
 80037fc:	370c      	adds	r7, #12
 80037fe:	46bd      	mov	sp, r7
 8003800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003804:	4770      	bx	lr

08003806 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003806:	b480      	push	{r7}
 8003808:	b085      	sub	sp, #20
 800380a:	af00      	add	r7, sp, #0
 800380c:	60f8      	str	r0, [r7, #12]
 800380e:	60b9      	str	r1, [r7, #8]
 8003810:	607a      	str	r2, [r7, #4]
	return 0;
 8003812:	2300      	movs	r3, #0
}
 8003814:	4618      	mov	r0, r3
 8003816:	3714      	adds	r7, #20
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr

08003820 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b086      	sub	sp, #24
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003828:	4a14      	ldr	r2, [pc, #80]	@ (800387c <_sbrk+0x5c>)
 800382a:	4b15      	ldr	r3, [pc, #84]	@ (8003880 <_sbrk+0x60>)
 800382c:	1ad3      	subs	r3, r2, r3
 800382e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003834:	4b13      	ldr	r3, [pc, #76]	@ (8003884 <_sbrk+0x64>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	2b00      	cmp	r3, #0
 800383a:	d102      	bne.n	8003842 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800383c:	4b11      	ldr	r3, [pc, #68]	@ (8003884 <_sbrk+0x64>)
 800383e:	4a12      	ldr	r2, [pc, #72]	@ (8003888 <_sbrk+0x68>)
 8003840:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003842:	4b10      	ldr	r3, [pc, #64]	@ (8003884 <_sbrk+0x64>)
 8003844:	681a      	ldr	r2, [r3, #0]
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	4413      	add	r3, r2
 800384a:	693a      	ldr	r2, [r7, #16]
 800384c:	429a      	cmp	r2, r3
 800384e:	d207      	bcs.n	8003860 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003850:	f005 f99a 	bl	8008b88 <__errno>
 8003854:	4603      	mov	r3, r0
 8003856:	220c      	movs	r2, #12
 8003858:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800385a:	f04f 33ff 	mov.w	r3, #4294967295
 800385e:	e009      	b.n	8003874 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003860:	4b08      	ldr	r3, [pc, #32]	@ (8003884 <_sbrk+0x64>)
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003866:	4b07      	ldr	r3, [pc, #28]	@ (8003884 <_sbrk+0x64>)
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	4413      	add	r3, r2
 800386e:	4a05      	ldr	r2, [pc, #20]	@ (8003884 <_sbrk+0x64>)
 8003870:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003872:	68fb      	ldr	r3, [r7, #12]
}
 8003874:	4618      	mov	r0, r3
 8003876:	3718      	adds	r7, #24
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}
 800387c:	20020000 	.word	0x20020000
 8003880:	00000400 	.word	0x00000400
 8003884:	20000a08 	.word	0x20000a08
 8003888:	20000b60 	.word	0x20000b60

0800388c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003890:	4b06      	ldr	r3, [pc, #24]	@ (80038ac <SystemInit+0x20>)
 8003892:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003896:	4a05      	ldr	r2, [pc, #20]	@ (80038ac <SystemInit+0x20>)
 8003898:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800389c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038a0:	bf00      	nop
 80038a2:	46bd      	mov	sp, r7
 80038a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038a8:	4770      	bx	lr
 80038aa:	bf00      	nop
 80038ac:	e000ed00 	.word	0xe000ed00

080038b0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80038b0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80038e8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80038b4:	480d      	ldr	r0, [pc, #52]	@ (80038ec <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80038b6:	490e      	ldr	r1, [pc, #56]	@ (80038f0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80038b8:	4a0e      	ldr	r2, [pc, #56]	@ (80038f4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80038ba:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80038bc:	e002      	b.n	80038c4 <LoopCopyDataInit>

080038be <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80038be:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80038c0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80038c2:	3304      	adds	r3, #4

080038c4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80038c4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80038c6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80038c8:	d3f9      	bcc.n	80038be <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80038ca:	4a0b      	ldr	r2, [pc, #44]	@ (80038f8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80038cc:	4c0b      	ldr	r4, [pc, #44]	@ (80038fc <LoopFillZerobss+0x26>)
  movs r3, #0
 80038ce:	2300      	movs	r3, #0
  b LoopFillZerobss
 80038d0:	e001      	b.n	80038d6 <LoopFillZerobss>

080038d2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80038d2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80038d4:	3204      	adds	r2, #4

080038d6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80038d6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80038d8:	d3fb      	bcc.n	80038d2 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80038da:	f7ff ffd7 	bl	800388c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80038de:	f005 f959 	bl	8008b94 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80038e2:	f7fe fa07 	bl	8001cf4 <main>
  bx  lr    
 80038e6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80038e8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80038ec:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80038f0:	200001f4 	.word	0x200001f4
  ldr r2, =_sidata
 80038f4:	0800bb64 	.word	0x0800bb64
  ldr r2, =_sbss
 80038f8:	200001f4 	.word	0x200001f4
  ldr r4, =_ebss
 80038fc:	20000b5c 	.word	0x20000b5c

08003900 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003900:	e7fe      	b.n	8003900 <ADC_IRQHandler>
	...

08003904 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003904:	b580      	push	{r7, lr}
 8003906:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003908:	4b0e      	ldr	r3, [pc, #56]	@ (8003944 <HAL_Init+0x40>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a0d      	ldr	r2, [pc, #52]	@ (8003944 <HAL_Init+0x40>)
 800390e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003912:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003914:	4b0b      	ldr	r3, [pc, #44]	@ (8003944 <HAL_Init+0x40>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	4a0a      	ldr	r2, [pc, #40]	@ (8003944 <HAL_Init+0x40>)
 800391a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800391e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003920:	4b08      	ldr	r3, [pc, #32]	@ (8003944 <HAL_Init+0x40>)
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	4a07      	ldr	r2, [pc, #28]	@ (8003944 <HAL_Init+0x40>)
 8003926:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800392a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800392c:	2003      	movs	r0, #3
 800392e:	f000 f94f 	bl	8003bd0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003932:	200f      	movs	r0, #15
 8003934:	f000 f808 	bl	8003948 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003938:	f7ff fbdc 	bl	80030f4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800393c:	2300      	movs	r3, #0
}
 800393e:	4618      	mov	r0, r3
 8003940:	bd80      	pop	{r7, pc}
 8003942:	bf00      	nop
 8003944:	40023c00 	.word	0x40023c00

08003948 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b082      	sub	sp, #8
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003950:	4b12      	ldr	r3, [pc, #72]	@ (800399c <HAL_InitTick+0x54>)
 8003952:	681a      	ldr	r2, [r3, #0]
 8003954:	4b12      	ldr	r3, [pc, #72]	@ (80039a0 <HAL_InitTick+0x58>)
 8003956:	781b      	ldrb	r3, [r3, #0]
 8003958:	4619      	mov	r1, r3
 800395a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800395e:	fbb3 f3f1 	udiv	r3, r3, r1
 8003962:	fbb2 f3f3 	udiv	r3, r2, r3
 8003966:	4618      	mov	r0, r3
 8003968:	f000 f967 	bl	8003c3a <HAL_SYSTICK_Config>
 800396c:	4603      	mov	r3, r0
 800396e:	2b00      	cmp	r3, #0
 8003970:	d001      	beq.n	8003976 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003972:	2301      	movs	r3, #1
 8003974:	e00e      	b.n	8003994 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	2b0f      	cmp	r3, #15
 800397a:	d80a      	bhi.n	8003992 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800397c:	2200      	movs	r2, #0
 800397e:	6879      	ldr	r1, [r7, #4]
 8003980:	f04f 30ff 	mov.w	r0, #4294967295
 8003984:	f000 f92f 	bl	8003be6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003988:	4a06      	ldr	r2, [pc, #24]	@ (80039a4 <HAL_InitTick+0x5c>)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800398e:	2300      	movs	r3, #0
 8003990:	e000      	b.n	8003994 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
}
 8003994:	4618      	mov	r0, r3
 8003996:	3708      	adds	r7, #8
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}
 800399c:	20000020 	.word	0x20000020
 80039a0:	20000028 	.word	0x20000028
 80039a4:	20000024 	.word	0x20000024

080039a8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80039a8:	b480      	push	{r7}
 80039aa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80039ac:	4b06      	ldr	r3, [pc, #24]	@ (80039c8 <HAL_IncTick+0x20>)
 80039ae:	781b      	ldrb	r3, [r3, #0]
 80039b0:	461a      	mov	r2, r3
 80039b2:	4b06      	ldr	r3, [pc, #24]	@ (80039cc <HAL_IncTick+0x24>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4413      	add	r3, r2
 80039b8:	4a04      	ldr	r2, [pc, #16]	@ (80039cc <HAL_IncTick+0x24>)
 80039ba:	6013      	str	r3, [r2, #0]
}
 80039bc:	bf00      	nop
 80039be:	46bd      	mov	sp, r7
 80039c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039c4:	4770      	bx	lr
 80039c6:	bf00      	nop
 80039c8:	20000028 	.word	0x20000028
 80039cc:	20000a0c 	.word	0x20000a0c

080039d0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80039d0:	b480      	push	{r7}
 80039d2:	af00      	add	r7, sp, #0
  return uwTick;
 80039d4:	4b03      	ldr	r3, [pc, #12]	@ (80039e4 <HAL_GetTick+0x14>)
 80039d6:	681b      	ldr	r3, [r3, #0]
}
 80039d8:	4618      	mov	r0, r3
 80039da:	46bd      	mov	sp, r7
 80039dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e0:	4770      	bx	lr
 80039e2:	bf00      	nop
 80039e4:	20000a0c 	.word	0x20000a0c

080039e8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b084      	sub	sp, #16
 80039ec:	af00      	add	r7, sp, #0
 80039ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80039f0:	f7ff ffee 	bl	80039d0 <HAL_GetTick>
 80039f4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a00:	d005      	beq.n	8003a0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003a02:	4b0a      	ldr	r3, [pc, #40]	@ (8003a2c <HAL_Delay+0x44>)
 8003a04:	781b      	ldrb	r3, [r3, #0]
 8003a06:	461a      	mov	r2, r3
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	4413      	add	r3, r2
 8003a0c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003a0e:	bf00      	nop
 8003a10:	f7ff ffde 	bl	80039d0 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	68bb      	ldr	r3, [r7, #8]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	68fa      	ldr	r2, [r7, #12]
 8003a1c:	429a      	cmp	r2, r3
 8003a1e:	d8f7      	bhi.n	8003a10 <HAL_Delay+0x28>
  {
  }
}
 8003a20:	bf00      	nop
 8003a22:	bf00      	nop
 8003a24:	3710      	adds	r7, #16
 8003a26:	46bd      	mov	sp, r7
 8003a28:	bd80      	pop	{r7, pc}
 8003a2a:	bf00      	nop
 8003a2c:	20000028 	.word	0x20000028

08003a30 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a30:	b480      	push	{r7}
 8003a32:	b085      	sub	sp, #20
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	f003 0307 	and.w	r3, r3, #7
 8003a3e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003a40:	4b0c      	ldr	r3, [pc, #48]	@ (8003a74 <__NVIC_SetPriorityGrouping+0x44>)
 8003a42:	68db      	ldr	r3, [r3, #12]
 8003a44:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003a46:	68ba      	ldr	r2, [r7, #8]
 8003a48:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003a4c:	4013      	ands	r3, r2
 8003a4e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003a58:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003a5c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003a60:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003a62:	4a04      	ldr	r2, [pc, #16]	@ (8003a74 <__NVIC_SetPriorityGrouping+0x44>)
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	60d3      	str	r3, [r2, #12]
}
 8003a68:	bf00      	nop
 8003a6a:	3714      	adds	r7, #20
 8003a6c:	46bd      	mov	sp, r7
 8003a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a72:	4770      	bx	lr
 8003a74:	e000ed00 	.word	0xe000ed00

08003a78 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003a7c:	4b04      	ldr	r3, [pc, #16]	@ (8003a90 <__NVIC_GetPriorityGrouping+0x18>)
 8003a7e:	68db      	ldr	r3, [r3, #12]
 8003a80:	0a1b      	lsrs	r3, r3, #8
 8003a82:	f003 0307 	and.w	r3, r3, #7
}
 8003a86:	4618      	mov	r0, r3
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr
 8003a90:	e000ed00 	.word	0xe000ed00

08003a94 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003a94:	b480      	push	{r7}
 8003a96:	b083      	sub	sp, #12
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003a9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	db0b      	blt.n	8003abe <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003aa6:	79fb      	ldrb	r3, [r7, #7]
 8003aa8:	f003 021f 	and.w	r2, r3, #31
 8003aac:	4907      	ldr	r1, [pc, #28]	@ (8003acc <__NVIC_EnableIRQ+0x38>)
 8003aae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ab2:	095b      	lsrs	r3, r3, #5
 8003ab4:	2001      	movs	r0, #1
 8003ab6:	fa00 f202 	lsl.w	r2, r0, r2
 8003aba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003abe:	bf00      	nop
 8003ac0:	370c      	adds	r7, #12
 8003ac2:	46bd      	mov	sp, r7
 8003ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ac8:	4770      	bx	lr
 8003aca:	bf00      	nop
 8003acc:	e000e100 	.word	0xe000e100

08003ad0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	4603      	mov	r3, r0
 8003ad8:	6039      	str	r1, [r7, #0]
 8003ada:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003adc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	db0a      	blt.n	8003afa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003ae4:	683b      	ldr	r3, [r7, #0]
 8003ae6:	b2da      	uxtb	r2, r3
 8003ae8:	490c      	ldr	r1, [pc, #48]	@ (8003b1c <__NVIC_SetPriority+0x4c>)
 8003aea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003aee:	0112      	lsls	r2, r2, #4
 8003af0:	b2d2      	uxtb	r2, r2
 8003af2:	440b      	add	r3, r1
 8003af4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003af8:	e00a      	b.n	8003b10 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	b2da      	uxtb	r2, r3
 8003afe:	4908      	ldr	r1, [pc, #32]	@ (8003b20 <__NVIC_SetPriority+0x50>)
 8003b00:	79fb      	ldrb	r3, [r7, #7]
 8003b02:	f003 030f 	and.w	r3, r3, #15
 8003b06:	3b04      	subs	r3, #4
 8003b08:	0112      	lsls	r2, r2, #4
 8003b0a:	b2d2      	uxtb	r2, r2
 8003b0c:	440b      	add	r3, r1
 8003b0e:	761a      	strb	r2, [r3, #24]
}
 8003b10:	bf00      	nop
 8003b12:	370c      	adds	r7, #12
 8003b14:	46bd      	mov	sp, r7
 8003b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b1a:	4770      	bx	lr
 8003b1c:	e000e100 	.word	0xe000e100
 8003b20:	e000ed00 	.word	0xe000ed00

08003b24 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b089      	sub	sp, #36	@ 0x24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	60f8      	str	r0, [r7, #12]
 8003b2c:	60b9      	str	r1, [r7, #8]
 8003b2e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f003 0307 	and.w	r3, r3, #7
 8003b36:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003b38:	69fb      	ldr	r3, [r7, #28]
 8003b3a:	f1c3 0307 	rsb	r3, r3, #7
 8003b3e:	2b04      	cmp	r3, #4
 8003b40:	bf28      	it	cs
 8003b42:	2304      	movcs	r3, #4
 8003b44:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003b46:	69fb      	ldr	r3, [r7, #28]
 8003b48:	3304      	adds	r3, #4
 8003b4a:	2b06      	cmp	r3, #6
 8003b4c:	d902      	bls.n	8003b54 <NVIC_EncodePriority+0x30>
 8003b4e:	69fb      	ldr	r3, [r7, #28]
 8003b50:	3b03      	subs	r3, #3
 8003b52:	e000      	b.n	8003b56 <NVIC_EncodePriority+0x32>
 8003b54:	2300      	movs	r3, #0
 8003b56:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b58:	f04f 32ff 	mov.w	r2, #4294967295
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	fa02 f303 	lsl.w	r3, r2, r3
 8003b62:	43da      	mvns	r2, r3
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	401a      	ands	r2, r3
 8003b68:	697b      	ldr	r3, [r7, #20]
 8003b6a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003b6c:	f04f 31ff 	mov.w	r1, #4294967295
 8003b70:	697b      	ldr	r3, [r7, #20]
 8003b72:	fa01 f303 	lsl.w	r3, r1, r3
 8003b76:	43d9      	mvns	r1, r3
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003b7c:	4313      	orrs	r3, r2
         );
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	3724      	adds	r7, #36	@ 0x24
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr
	...

08003b8c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b082      	sub	sp, #8
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	3b01      	subs	r3, #1
 8003b98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003b9c:	d301      	bcc.n	8003ba2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	e00f      	b.n	8003bc2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8003bcc <SysTick_Config+0x40>)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003baa:	210f      	movs	r1, #15
 8003bac:	f04f 30ff 	mov.w	r0, #4294967295
 8003bb0:	f7ff ff8e 	bl	8003ad0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003bb4:	4b05      	ldr	r3, [pc, #20]	@ (8003bcc <SysTick_Config+0x40>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003bba:	4b04      	ldr	r3, [pc, #16]	@ (8003bcc <SysTick_Config+0x40>)
 8003bbc:	2207      	movs	r2, #7
 8003bbe:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003bc0:	2300      	movs	r3, #0
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3708      	adds	r7, #8
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bd80      	pop	{r7, pc}
 8003bca:	bf00      	nop
 8003bcc:	e000e010 	.word	0xe000e010

08003bd0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003bd0:	b580      	push	{r7, lr}
 8003bd2:	b082      	sub	sp, #8
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003bd8:	6878      	ldr	r0, [r7, #4]
 8003bda:	f7ff ff29 	bl	8003a30 <__NVIC_SetPriorityGrouping>
}
 8003bde:	bf00      	nop
 8003be0:	3708      	adds	r7, #8
 8003be2:	46bd      	mov	sp, r7
 8003be4:	bd80      	pop	{r7, pc}

08003be6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003be6:	b580      	push	{r7, lr}
 8003be8:	b086      	sub	sp, #24
 8003bea:	af00      	add	r7, sp, #0
 8003bec:	4603      	mov	r3, r0
 8003bee:	60b9      	str	r1, [r7, #8]
 8003bf0:	607a      	str	r2, [r7, #4]
 8003bf2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003bf4:	2300      	movs	r3, #0
 8003bf6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003bf8:	f7ff ff3e 	bl	8003a78 <__NVIC_GetPriorityGrouping>
 8003bfc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	68b9      	ldr	r1, [r7, #8]
 8003c02:	6978      	ldr	r0, [r7, #20]
 8003c04:	f7ff ff8e 	bl	8003b24 <NVIC_EncodePriority>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c0e:	4611      	mov	r1, r2
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff ff5d 	bl	8003ad0 <__NVIC_SetPriority>
}
 8003c16:	bf00      	nop
 8003c18:	3718      	adds	r7, #24
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	bd80      	pop	{r7, pc}

08003c1e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c1e:	b580      	push	{r7, lr}
 8003c20:	b082      	sub	sp, #8
 8003c22:	af00      	add	r7, sp, #0
 8003c24:	4603      	mov	r3, r0
 8003c26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f7ff ff31 	bl	8003a94 <__NVIC_EnableIRQ>
}
 8003c32:	bf00      	nop
 8003c34:	3708      	adds	r7, #8
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}

08003c3a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003c3a:	b580      	push	{r7, lr}
 8003c3c:	b082      	sub	sp, #8
 8003c3e:	af00      	add	r7, sp, #0
 8003c40:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003c42:	6878      	ldr	r0, [r7, #4]
 8003c44:	f7ff ffa2 	bl	8003b8c <SysTick_Config>
 8003c48:	4603      	mov	r3, r0
}
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b084      	sub	sp, #16
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003c60:	f7ff feb6 	bl	80039d0 <HAL_GetTick>
 8003c64:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c6c:	b2db      	uxtb	r3, r3
 8003c6e:	2b02      	cmp	r3, #2
 8003c70:	d008      	beq.n	8003c84 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2280      	movs	r2, #128	@ 0x80
 8003c76:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003c80:	2301      	movs	r3, #1
 8003c82:	e052      	b.n	8003d2a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	681a      	ldr	r2, [r3, #0]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f022 0216 	bic.w	r2, r2, #22
 8003c92:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	695a      	ldr	r2, [r3, #20]
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ca2:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d103      	bne.n	8003cb4 <HAL_DMA_Abort+0x62>
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d007      	beq.n	8003cc4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	681a      	ldr	r2, [r3, #0]
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	f022 0208 	bic.w	r2, r2, #8
 8003cc2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	681a      	ldr	r2, [r3, #0]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f022 0201 	bic.w	r2, r2, #1
 8003cd2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cd4:	e013      	b.n	8003cfe <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003cd6:	f7ff fe7b 	bl	80039d0 <HAL_GetTick>
 8003cda:	4602      	mov	r2, r0
 8003cdc:	68bb      	ldr	r3, [r7, #8]
 8003cde:	1ad3      	subs	r3, r2, r3
 8003ce0:	2b05      	cmp	r3, #5
 8003ce2:	d90c      	bls.n	8003cfe <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2220      	movs	r2, #32
 8003ce8:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2203      	movs	r2, #3
 8003cee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003cfa:	2303      	movs	r3, #3
 8003cfc:	e015      	b.n	8003d2a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f003 0301 	and.w	r3, r3, #1
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d1e4      	bne.n	8003cd6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d10:	223f      	movs	r2, #63	@ 0x3f
 8003d12:	409a      	lsls	r2, r3
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	2200      	movs	r2, #0
 8003d24:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003d28:	2300      	movs	r3, #0
}
 8003d2a:	4618      	mov	r0, r3
 8003d2c:	3710      	adds	r7, #16
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd80      	pop	{r7, pc}

08003d32 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003d32:	b480      	push	{r7}
 8003d34:	b083      	sub	sp, #12
 8003d36:	af00      	add	r7, sp, #0
 8003d38:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d004      	beq.n	8003d50 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2280      	movs	r2, #128	@ 0x80
 8003d4a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003d4c:	2301      	movs	r3, #1
 8003d4e:	e00c      	b.n	8003d6a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	2205      	movs	r2, #5
 8003d54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	681a      	ldr	r2, [r3, #0]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f022 0201 	bic.w	r2, r2, #1
 8003d66:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003d68:	2300      	movs	r3, #0
}
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	370c      	adds	r7, #12
 8003d6e:	46bd      	mov	sp, r7
 8003d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d74:	4770      	bx	lr
	...

08003d78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003d78:	b480      	push	{r7}
 8003d7a:	b089      	sub	sp, #36	@ 0x24
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d82:	2300      	movs	r3, #0
 8003d84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d86:	2300      	movs	r3, #0
 8003d88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d8a:	2300      	movs	r3, #0
 8003d8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d8e:	2300      	movs	r3, #0
 8003d90:	61fb      	str	r3, [r7, #28]
 8003d92:	e16b      	b.n	800406c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d94:	2201      	movs	r2, #1
 8003d96:	69fb      	ldr	r3, [r7, #28]
 8003d98:	fa02 f303 	lsl.w	r3, r2, r3
 8003d9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d9e:	683b      	ldr	r3, [r7, #0]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	697a      	ldr	r2, [r7, #20]
 8003da4:	4013      	ands	r3, r2
 8003da6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003da8:	693a      	ldr	r2, [r7, #16]
 8003daa:	697b      	ldr	r3, [r7, #20]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	f040 815a 	bne.w	8004066 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f003 0303 	and.w	r3, r3, #3
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d005      	beq.n	8003dca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dbe:	683b      	ldr	r3, [r7, #0]
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d130      	bne.n	8003e2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	689b      	ldr	r3, [r3, #8]
 8003dce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003dd0:	69fb      	ldr	r3, [r7, #28]
 8003dd2:	005b      	lsls	r3, r3, #1
 8003dd4:	2203      	movs	r2, #3
 8003dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8003dda:	43db      	mvns	r3, r3
 8003ddc:	69ba      	ldr	r2, [r7, #24]
 8003dde:	4013      	ands	r3, r2
 8003de0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003de2:	683b      	ldr	r3, [r7, #0]
 8003de4:	68da      	ldr	r2, [r3, #12]
 8003de6:	69fb      	ldr	r3, [r7, #28]
 8003de8:	005b      	lsls	r3, r3, #1
 8003dea:	fa02 f303 	lsl.w	r3, r2, r3
 8003dee:	69ba      	ldr	r2, [r7, #24]
 8003df0:	4313      	orrs	r3, r2
 8003df2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003e00:	2201      	movs	r2, #1
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	fa02 f303 	lsl.w	r3, r2, r3
 8003e08:	43db      	mvns	r3, r3
 8003e0a:	69ba      	ldr	r2, [r7, #24]
 8003e0c:	4013      	ands	r3, r2
 8003e0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003e10:	683b      	ldr	r3, [r7, #0]
 8003e12:	685b      	ldr	r3, [r3, #4]
 8003e14:	091b      	lsrs	r3, r3, #4
 8003e16:	f003 0201 	and.w	r2, r3, #1
 8003e1a:	69fb      	ldr	r3, [r7, #28]
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	69ba      	ldr	r2, [r7, #24]
 8003e22:	4313      	orrs	r3, r2
 8003e24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	69ba      	ldr	r2, [r7, #24]
 8003e2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	685b      	ldr	r3, [r3, #4]
 8003e30:	f003 0303 	and.w	r3, r3, #3
 8003e34:	2b03      	cmp	r3, #3
 8003e36:	d017      	beq.n	8003e68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	68db      	ldr	r3, [r3, #12]
 8003e3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003e3e:	69fb      	ldr	r3, [r7, #28]
 8003e40:	005b      	lsls	r3, r3, #1
 8003e42:	2203      	movs	r2, #3
 8003e44:	fa02 f303 	lsl.w	r3, r2, r3
 8003e48:	43db      	mvns	r3, r3
 8003e4a:	69ba      	ldr	r2, [r7, #24]
 8003e4c:	4013      	ands	r3, r2
 8003e4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	689a      	ldr	r2, [r3, #8]
 8003e54:	69fb      	ldr	r3, [r7, #28]
 8003e56:	005b      	lsls	r3, r3, #1
 8003e58:	fa02 f303 	lsl.w	r3, r2, r3
 8003e5c:	69ba      	ldr	r2, [r7, #24]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	69ba      	ldr	r2, [r7, #24]
 8003e66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	685b      	ldr	r3, [r3, #4]
 8003e6c:	f003 0303 	and.w	r3, r3, #3
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	d123      	bne.n	8003ebc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	08da      	lsrs	r2, r3, #3
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	3208      	adds	r2, #8
 8003e7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e82:	69fb      	ldr	r3, [r7, #28]
 8003e84:	f003 0307 	and.w	r3, r3, #7
 8003e88:	009b      	lsls	r3, r3, #2
 8003e8a:	220f      	movs	r2, #15
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	43db      	mvns	r3, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	4013      	ands	r3, r2
 8003e96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e98:	683b      	ldr	r3, [r7, #0]
 8003e9a:	691a      	ldr	r2, [r3, #16]
 8003e9c:	69fb      	ldr	r3, [r7, #28]
 8003e9e:	f003 0307 	and.w	r3, r3, #7
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ea8:	69ba      	ldr	r2, [r7, #24]
 8003eaa:	4313      	orrs	r3, r2
 8003eac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	08da      	lsrs	r2, r3, #3
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	3208      	adds	r2, #8
 8003eb6:	69b9      	ldr	r1, [r7, #24]
 8003eb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003ec2:	69fb      	ldr	r3, [r7, #28]
 8003ec4:	005b      	lsls	r3, r3, #1
 8003ec6:	2203      	movs	r2, #3
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	43db      	mvns	r3, r3
 8003ece:	69ba      	ldr	r2, [r7, #24]
 8003ed0:	4013      	ands	r3, r2
 8003ed2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ed4:	683b      	ldr	r3, [r7, #0]
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	f003 0203 	and.w	r2, r3, #3
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	005b      	lsls	r3, r3, #1
 8003ee0:	fa02 f303 	lsl.w	r3, r2, r3
 8003ee4:	69ba      	ldr	r2, [r7, #24]
 8003ee6:	4313      	orrs	r3, r2
 8003ee8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	69ba      	ldr	r2, [r7, #24]
 8003eee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	f000 80b4 	beq.w	8004066 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003efe:	2300      	movs	r3, #0
 8003f00:	60fb      	str	r3, [r7, #12]
 8003f02:	4b60      	ldr	r3, [pc, #384]	@ (8004084 <HAL_GPIO_Init+0x30c>)
 8003f04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f06:	4a5f      	ldr	r2, [pc, #380]	@ (8004084 <HAL_GPIO_Init+0x30c>)
 8003f08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003f0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8003f0e:	4b5d      	ldr	r3, [pc, #372]	@ (8004084 <HAL_GPIO_Init+0x30c>)
 8003f10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003f12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003f16:	60fb      	str	r3, [r7, #12]
 8003f18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003f1a:	4a5b      	ldr	r2, [pc, #364]	@ (8004088 <HAL_GPIO_Init+0x310>)
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	089b      	lsrs	r3, r3, #2
 8003f20:	3302      	adds	r3, #2
 8003f22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003f28:	69fb      	ldr	r3, [r7, #28]
 8003f2a:	f003 0303 	and.w	r3, r3, #3
 8003f2e:	009b      	lsls	r3, r3, #2
 8003f30:	220f      	movs	r2, #15
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43db      	mvns	r3, r3
 8003f38:	69ba      	ldr	r2, [r7, #24]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	4a52      	ldr	r2, [pc, #328]	@ (800408c <HAL_GPIO_Init+0x314>)
 8003f42:	4293      	cmp	r3, r2
 8003f44:	d02b      	beq.n	8003f9e <HAL_GPIO_Init+0x226>
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	4a51      	ldr	r2, [pc, #324]	@ (8004090 <HAL_GPIO_Init+0x318>)
 8003f4a:	4293      	cmp	r3, r2
 8003f4c:	d025      	beq.n	8003f9a <HAL_GPIO_Init+0x222>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	4a50      	ldr	r2, [pc, #320]	@ (8004094 <HAL_GPIO_Init+0x31c>)
 8003f52:	4293      	cmp	r3, r2
 8003f54:	d01f      	beq.n	8003f96 <HAL_GPIO_Init+0x21e>
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	4a4f      	ldr	r2, [pc, #316]	@ (8004098 <HAL_GPIO_Init+0x320>)
 8003f5a:	4293      	cmp	r3, r2
 8003f5c:	d019      	beq.n	8003f92 <HAL_GPIO_Init+0x21a>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	4a4e      	ldr	r2, [pc, #312]	@ (800409c <HAL_GPIO_Init+0x324>)
 8003f62:	4293      	cmp	r3, r2
 8003f64:	d013      	beq.n	8003f8e <HAL_GPIO_Init+0x216>
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	4a4d      	ldr	r2, [pc, #308]	@ (80040a0 <HAL_GPIO_Init+0x328>)
 8003f6a:	4293      	cmp	r3, r2
 8003f6c:	d00d      	beq.n	8003f8a <HAL_GPIO_Init+0x212>
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	4a4c      	ldr	r2, [pc, #304]	@ (80040a4 <HAL_GPIO_Init+0x32c>)
 8003f72:	4293      	cmp	r3, r2
 8003f74:	d007      	beq.n	8003f86 <HAL_GPIO_Init+0x20e>
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	4a4b      	ldr	r2, [pc, #300]	@ (80040a8 <HAL_GPIO_Init+0x330>)
 8003f7a:	4293      	cmp	r3, r2
 8003f7c:	d101      	bne.n	8003f82 <HAL_GPIO_Init+0x20a>
 8003f7e:	2307      	movs	r3, #7
 8003f80:	e00e      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f82:	2308      	movs	r3, #8
 8003f84:	e00c      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f86:	2306      	movs	r3, #6
 8003f88:	e00a      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f8a:	2305      	movs	r3, #5
 8003f8c:	e008      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f8e:	2304      	movs	r3, #4
 8003f90:	e006      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f92:	2303      	movs	r3, #3
 8003f94:	e004      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f96:	2302      	movs	r3, #2
 8003f98:	e002      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f9a:	2301      	movs	r3, #1
 8003f9c:	e000      	b.n	8003fa0 <HAL_GPIO_Init+0x228>
 8003f9e:	2300      	movs	r3, #0
 8003fa0:	69fa      	ldr	r2, [r7, #28]
 8003fa2:	f002 0203 	and.w	r2, r2, #3
 8003fa6:	0092      	lsls	r2, r2, #2
 8003fa8:	4093      	lsls	r3, r2
 8003faa:	69ba      	ldr	r2, [r7, #24]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003fb0:	4935      	ldr	r1, [pc, #212]	@ (8004088 <HAL_GPIO_Init+0x310>)
 8003fb2:	69fb      	ldr	r3, [r7, #28]
 8003fb4:	089b      	lsrs	r3, r3, #2
 8003fb6:	3302      	adds	r3, #2
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003fbe:	4b3b      	ldr	r3, [pc, #236]	@ (80040ac <HAL_GPIO_Init+0x334>)
 8003fc0:	689b      	ldr	r3, [r3, #8]
 8003fc2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fc4:	693b      	ldr	r3, [r7, #16]
 8003fc6:	43db      	mvns	r3, r3
 8003fc8:	69ba      	ldr	r2, [r7, #24]
 8003fca:	4013      	ands	r3, r2
 8003fcc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003fce:	683b      	ldr	r3, [r7, #0]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003fda:	69ba      	ldr	r2, [r7, #24]
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	4313      	orrs	r3, r2
 8003fe0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003fe2:	4a32      	ldr	r2, [pc, #200]	@ (80040ac <HAL_GPIO_Init+0x334>)
 8003fe4:	69bb      	ldr	r3, [r7, #24]
 8003fe6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003fe8:	4b30      	ldr	r3, [pc, #192]	@ (80040ac <HAL_GPIO_Init+0x334>)
 8003fea:	68db      	ldr	r3, [r3, #12]
 8003fec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	43db      	mvns	r3, r3
 8003ff2:	69ba      	ldr	r2, [r7, #24]
 8003ff4:	4013      	ands	r3, r2
 8003ff6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ff8:	683b      	ldr	r3, [r7, #0]
 8003ffa:	685b      	ldr	r3, [r3, #4]
 8003ffc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004000:	2b00      	cmp	r3, #0
 8004002:	d003      	beq.n	800400c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004004:	69ba      	ldr	r2, [r7, #24]
 8004006:	693b      	ldr	r3, [r7, #16]
 8004008:	4313      	orrs	r3, r2
 800400a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800400c:	4a27      	ldr	r2, [pc, #156]	@ (80040ac <HAL_GPIO_Init+0x334>)
 800400e:	69bb      	ldr	r3, [r7, #24]
 8004010:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004012:	4b26      	ldr	r3, [pc, #152]	@ (80040ac <HAL_GPIO_Init+0x334>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004018:	693b      	ldr	r3, [r7, #16]
 800401a:	43db      	mvns	r3, r3
 800401c:	69ba      	ldr	r2, [r7, #24]
 800401e:	4013      	ands	r3, r2
 8004020:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004022:	683b      	ldr	r3, [r7, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800402e:	69ba      	ldr	r2, [r7, #24]
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	4313      	orrs	r3, r2
 8004034:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004036:	4a1d      	ldr	r2, [pc, #116]	@ (80040ac <HAL_GPIO_Init+0x334>)
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800403c:	4b1b      	ldr	r3, [pc, #108]	@ (80040ac <HAL_GPIO_Init+0x334>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	43db      	mvns	r3, r3
 8004046:	69ba      	ldr	r2, [r7, #24]
 8004048:	4013      	ands	r3, r2
 800404a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004058:	69ba      	ldr	r2, [r7, #24]
 800405a:	693b      	ldr	r3, [r7, #16]
 800405c:	4313      	orrs	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004060:	4a12      	ldr	r2, [pc, #72]	@ (80040ac <HAL_GPIO_Init+0x334>)
 8004062:	69bb      	ldr	r3, [r7, #24]
 8004064:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004066:	69fb      	ldr	r3, [r7, #28]
 8004068:	3301      	adds	r3, #1
 800406a:	61fb      	str	r3, [r7, #28]
 800406c:	69fb      	ldr	r3, [r7, #28]
 800406e:	2b0f      	cmp	r3, #15
 8004070:	f67f ae90 	bls.w	8003d94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004074:	bf00      	nop
 8004076:	bf00      	nop
 8004078:	3724      	adds	r7, #36	@ 0x24
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	40023800 	.word	0x40023800
 8004088:	40013800 	.word	0x40013800
 800408c:	40020000 	.word	0x40020000
 8004090:	40020400 	.word	0x40020400
 8004094:	40020800 	.word	0x40020800
 8004098:	40020c00 	.word	0x40020c00
 800409c:	40021000 	.word	0x40021000
 80040a0:	40021400 	.word	0x40021400
 80040a4:	40021800 	.word	0x40021800
 80040a8:	40021c00 	.word	0x40021c00
 80040ac:	40013c00 	.word	0x40013c00

080040b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80040b0:	b480      	push	{r7}
 80040b2:	b083      	sub	sp, #12
 80040b4:	af00      	add	r7, sp, #0
 80040b6:	6078      	str	r0, [r7, #4]
 80040b8:	460b      	mov	r3, r1
 80040ba:	807b      	strh	r3, [r7, #2]
 80040bc:	4613      	mov	r3, r2
 80040be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80040c0:	787b      	ldrb	r3, [r7, #1]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80040c6:	887a      	ldrh	r2, [r7, #2]
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80040cc:	e003      	b.n	80040d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80040ce:	887b      	ldrh	r3, [r7, #2]
 80040d0:	041a      	lsls	r2, r3, #16
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	619a      	str	r2, [r3, #24]
}
 80040d6:	bf00      	nop
 80040d8:	370c      	adds	r7, #12
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b085      	sub	sp, #20
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
 80040ea:	460b      	mov	r3, r1
 80040ec:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80040f4:	887a      	ldrh	r2, [r7, #2]
 80040f6:	68fb      	ldr	r3, [r7, #12]
 80040f8:	4013      	ands	r3, r2
 80040fa:	041a      	lsls	r2, r3, #16
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	43d9      	mvns	r1, r3
 8004100:	887b      	ldrh	r3, [r7, #2]
 8004102:	400b      	ands	r3, r1
 8004104:	431a      	orrs	r2, r3
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	619a      	str	r2, [r3, #24]
}
 800410a:	bf00      	nop
 800410c:	3714      	adds	r7, #20
 800410e:	46bd      	mov	sp, r7
 8004110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004114:	4770      	bx	lr
	...

08004118 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004118:	b580      	push	{r7, lr}
 800411a:	b082      	sub	sp, #8
 800411c:	af00      	add	r7, sp, #0
 800411e:	4603      	mov	r3, r0
 8004120:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004122:	4b08      	ldr	r3, [pc, #32]	@ (8004144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004124:	695a      	ldr	r2, [r3, #20]
 8004126:	88fb      	ldrh	r3, [r7, #6]
 8004128:	4013      	ands	r3, r2
 800412a:	2b00      	cmp	r3, #0
 800412c:	d006      	beq.n	800413c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800412e:	4a05      	ldr	r2, [pc, #20]	@ (8004144 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004130:	88fb      	ldrh	r3, [r7, #6]
 8004132:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004134:	88fb      	ldrh	r3, [r7, #6]
 8004136:	4618      	mov	r0, r3
 8004138:	f000 f806 	bl	8004148 <HAL_GPIO_EXTI_Callback>
  }
}
 800413c:	bf00      	nop
 800413e:	3708      	adds	r7, #8
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	40013c00 	.word	0x40013c00

08004148 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	4603      	mov	r3, r0
 8004150:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
	...

08004160 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b084      	sub	sp, #16
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	2b00      	cmp	r3, #0
 800416c:	d101      	bne.n	8004172 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800416e:	2301      	movs	r3, #1
 8004170:	e12b      	b.n	80043ca <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004178:	b2db      	uxtb	r3, r3
 800417a:	2b00      	cmp	r3, #0
 800417c:	d106      	bne.n	800418c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004186:	6878      	ldr	r0, [r7, #4]
 8004188:	f7fe ffea 	bl	8003160 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2224      	movs	r2, #36	@ 0x24
 8004190:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	681a      	ldr	r2, [r3, #0]
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f022 0201 	bic.w	r2, r2, #1
 80041a2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	681a      	ldr	r2, [r3, #0]
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80041b2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	681a      	ldr	r2, [r3, #0]
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80041c2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041c4:	f001 fc24 	bl	8005a10 <HAL_RCC_GetPCLK1Freq>
 80041c8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	4a81      	ldr	r2, [pc, #516]	@ (80043d4 <HAL_I2C_Init+0x274>)
 80041d0:	4293      	cmp	r3, r2
 80041d2:	d807      	bhi.n	80041e4 <HAL_I2C_Init+0x84>
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	4a80      	ldr	r2, [pc, #512]	@ (80043d8 <HAL_I2C_Init+0x278>)
 80041d8:	4293      	cmp	r3, r2
 80041da:	bf94      	ite	ls
 80041dc:	2301      	movls	r3, #1
 80041de:	2300      	movhi	r3, #0
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	e006      	b.n	80041f2 <HAL_I2C_Init+0x92>
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	4a7d      	ldr	r2, [pc, #500]	@ (80043dc <HAL_I2C_Init+0x27c>)
 80041e8:	4293      	cmp	r3, r2
 80041ea:	bf94      	ite	ls
 80041ec:	2301      	movls	r3, #1
 80041ee:	2300      	movhi	r3, #0
 80041f0:	b2db      	uxtb	r3, r3
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e0e7      	b.n	80043ca <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	4a78      	ldr	r2, [pc, #480]	@ (80043e0 <HAL_I2C_Init+0x280>)
 80041fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004202:	0c9b      	lsrs	r3, r3, #18
 8004204:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	68ba      	ldr	r2, [r7, #8]
 8004216:	430a      	orrs	r2, r1
 8004218:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	681b      	ldr	r3, [r3, #0]
 800421e:	6a1b      	ldr	r3, [r3, #32]
 8004220:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	685b      	ldr	r3, [r3, #4]
 8004228:	4a6a      	ldr	r2, [pc, #424]	@ (80043d4 <HAL_I2C_Init+0x274>)
 800422a:	4293      	cmp	r3, r2
 800422c:	d802      	bhi.n	8004234 <HAL_I2C_Init+0xd4>
 800422e:	68bb      	ldr	r3, [r7, #8]
 8004230:	3301      	adds	r3, #1
 8004232:	e009      	b.n	8004248 <HAL_I2C_Init+0xe8>
 8004234:	68bb      	ldr	r3, [r7, #8]
 8004236:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 800423a:	fb02 f303 	mul.w	r3, r2, r3
 800423e:	4a69      	ldr	r2, [pc, #420]	@ (80043e4 <HAL_I2C_Init+0x284>)
 8004240:	fba2 2303 	umull	r2, r3, r2, r3
 8004244:	099b      	lsrs	r3, r3, #6
 8004246:	3301      	adds	r3, #1
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	6812      	ldr	r2, [r2, #0]
 800424c:	430b      	orrs	r3, r1
 800424e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	69db      	ldr	r3, [r3, #28]
 8004256:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 800425a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	495c      	ldr	r1, [pc, #368]	@ (80043d4 <HAL_I2C_Init+0x274>)
 8004264:	428b      	cmp	r3, r1
 8004266:	d819      	bhi.n	800429c <HAL_I2C_Init+0x13c>
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	1e59      	subs	r1, r3, #1
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	685b      	ldr	r3, [r3, #4]
 8004270:	005b      	lsls	r3, r3, #1
 8004272:	fbb1 f3f3 	udiv	r3, r1, r3
 8004276:	1c59      	adds	r1, r3, #1
 8004278:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800427c:	400b      	ands	r3, r1
 800427e:	2b00      	cmp	r3, #0
 8004280:	d00a      	beq.n	8004298 <HAL_I2C_Init+0x138>
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	1e59      	subs	r1, r3, #1
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	685b      	ldr	r3, [r3, #4]
 800428a:	005b      	lsls	r3, r3, #1
 800428c:	fbb1 f3f3 	udiv	r3, r1, r3
 8004290:	3301      	adds	r3, #1
 8004292:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004296:	e051      	b.n	800433c <HAL_I2C_Init+0x1dc>
 8004298:	2304      	movs	r3, #4
 800429a:	e04f      	b.n	800433c <HAL_I2C_Init+0x1dc>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d111      	bne.n	80042c8 <HAL_I2C_Init+0x168>
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	1e58      	subs	r0, r3, #1
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	6859      	ldr	r1, [r3, #4]
 80042ac:	460b      	mov	r3, r1
 80042ae:	005b      	lsls	r3, r3, #1
 80042b0:	440b      	add	r3, r1
 80042b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80042b6:	3301      	adds	r3, #1
 80042b8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042bc:	2b00      	cmp	r3, #0
 80042be:	bf0c      	ite	eq
 80042c0:	2301      	moveq	r3, #1
 80042c2:	2300      	movne	r3, #0
 80042c4:	b2db      	uxtb	r3, r3
 80042c6:	e012      	b.n	80042ee <HAL_I2C_Init+0x18e>
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	1e58      	subs	r0, r3, #1
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6859      	ldr	r1, [r3, #4]
 80042d0:	460b      	mov	r3, r1
 80042d2:	009b      	lsls	r3, r3, #2
 80042d4:	440b      	add	r3, r1
 80042d6:	0099      	lsls	r1, r3, #2
 80042d8:	440b      	add	r3, r1
 80042da:	fbb0 f3f3 	udiv	r3, r0, r3
 80042de:	3301      	adds	r3, #1
 80042e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	bf0c      	ite	eq
 80042e8:	2301      	moveq	r3, #1
 80042ea:	2300      	movne	r3, #0
 80042ec:	b2db      	uxtb	r3, r3
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d001      	beq.n	80042f6 <HAL_I2C_Init+0x196>
 80042f2:	2301      	movs	r3, #1
 80042f4:	e022      	b.n	800433c <HAL_I2C_Init+0x1dc>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d10e      	bne.n	800431c <HAL_I2C_Init+0x1bc>
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	1e58      	subs	r0, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	6859      	ldr	r1, [r3, #4]
 8004306:	460b      	mov	r3, r1
 8004308:	005b      	lsls	r3, r3, #1
 800430a:	440b      	add	r3, r1
 800430c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004310:	3301      	adds	r3, #1
 8004312:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004316:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800431a:	e00f      	b.n	800433c <HAL_I2C_Init+0x1dc>
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	1e58      	subs	r0, r3, #1
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6859      	ldr	r1, [r3, #4]
 8004324:	460b      	mov	r3, r1
 8004326:	009b      	lsls	r3, r3, #2
 8004328:	440b      	add	r3, r1
 800432a:	0099      	lsls	r1, r3, #2
 800432c:	440b      	add	r3, r1
 800432e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004332:	3301      	adds	r3, #1
 8004334:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004338:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800433c:	6879      	ldr	r1, [r7, #4]
 800433e:	6809      	ldr	r1, [r1, #0]
 8004340:	4313      	orrs	r3, r2
 8004342:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	69da      	ldr	r2, [r3, #28]
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	6a1b      	ldr	r3, [r3, #32]
 8004356:	431a      	orrs	r2, r3
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	430a      	orrs	r2, r1
 800435e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 800436a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800436e:	687a      	ldr	r2, [r7, #4]
 8004370:	6911      	ldr	r1, [r2, #16]
 8004372:	687a      	ldr	r2, [r7, #4]
 8004374:	68d2      	ldr	r2, [r2, #12]
 8004376:	4311      	orrs	r1, r2
 8004378:	687a      	ldr	r2, [r7, #4]
 800437a:	6812      	ldr	r2, [r2, #0]
 800437c:	430b      	orrs	r3, r1
 800437e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	68db      	ldr	r3, [r3, #12]
 8004386:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	695a      	ldr	r2, [r3, #20]
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	699b      	ldr	r3, [r3, #24]
 8004392:	431a      	orrs	r2, r3
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	430a      	orrs	r2, r1
 800439a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	681a      	ldr	r2, [r3, #0]
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	f042 0201 	orr.w	r2, r2, #1
 80043aa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2220      	movs	r2, #32
 80043b6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	2200      	movs	r2, #0
 80043be:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3710      	adds	r7, #16
 80043ce:	46bd      	mov	sp, r7
 80043d0:	bd80      	pop	{r7, pc}
 80043d2:	bf00      	nop
 80043d4:	000186a0 	.word	0x000186a0
 80043d8:	001e847f 	.word	0x001e847f
 80043dc:	003d08ff 	.word	0x003d08ff
 80043e0:	431bde83 	.word	0x431bde83
 80043e4:	10624dd3 	.word	0x10624dd3

080043e8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b088      	sub	sp, #32
 80043ec:	af02      	add	r7, sp, #8
 80043ee:	60f8      	str	r0, [r7, #12]
 80043f0:	4608      	mov	r0, r1
 80043f2:	4611      	mov	r1, r2
 80043f4:	461a      	mov	r2, r3
 80043f6:	4603      	mov	r3, r0
 80043f8:	817b      	strh	r3, [r7, #10]
 80043fa:	460b      	mov	r3, r1
 80043fc:	813b      	strh	r3, [r7, #8]
 80043fe:	4613      	mov	r3, r2
 8004400:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004402:	f7ff fae5 	bl	80039d0 <HAL_GetTick>
 8004406:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800440e:	b2db      	uxtb	r3, r3
 8004410:	2b20      	cmp	r3, #32
 8004412:	f040 80d9 	bne.w	80045c8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	9300      	str	r3, [sp, #0]
 800441a:	2319      	movs	r3, #25
 800441c:	2201      	movs	r2, #1
 800441e:	496d      	ldr	r1, [pc, #436]	@ (80045d4 <HAL_I2C_Mem_Write+0x1ec>)
 8004420:	68f8      	ldr	r0, [r7, #12]
 8004422:	f000 fc7f 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 8004426:	4603      	mov	r3, r0
 8004428:	2b00      	cmp	r3, #0
 800442a:	d001      	beq.n	8004430 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800442c:	2302      	movs	r3, #2
 800442e:	e0cc      	b.n	80045ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004436:	2b01      	cmp	r3, #1
 8004438:	d101      	bne.n	800443e <HAL_I2C_Mem_Write+0x56>
 800443a:	2302      	movs	r3, #2
 800443c:	e0c5      	b.n	80045ca <HAL_I2C_Mem_Write+0x1e2>
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2201      	movs	r2, #1
 8004442:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f003 0301 	and.w	r3, r3, #1
 8004450:	2b01      	cmp	r3, #1
 8004452:	d007      	beq.n	8004464 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	681a      	ldr	r2, [r3, #0]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f042 0201 	orr.w	r2, r2, #1
 8004462:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681a      	ldr	r2, [r3, #0]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004472:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	2221      	movs	r2, #33	@ 0x21
 8004478:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	2240      	movs	r2, #64	@ 0x40
 8004480:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2200      	movs	r2, #0
 8004488:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	6a3a      	ldr	r2, [r7, #32]
 800448e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004494:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800449a:	b29a      	uxth	r2, r3
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	4a4d      	ldr	r2, [pc, #308]	@ (80045d8 <HAL_I2C_Mem_Write+0x1f0>)
 80044a4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80044a6:	88f8      	ldrh	r0, [r7, #6]
 80044a8:	893a      	ldrh	r2, [r7, #8]
 80044aa:	8979      	ldrh	r1, [r7, #10]
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	9301      	str	r3, [sp, #4]
 80044b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044b2:	9300      	str	r3, [sp, #0]
 80044b4:	4603      	mov	r3, r0
 80044b6:	68f8      	ldr	r0, [r7, #12]
 80044b8:	f000 fab6 	bl	8004a28 <I2C_RequestMemoryWrite>
 80044bc:	4603      	mov	r3, r0
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d052      	beq.n	8004568 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e081      	b.n	80045ca <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80044c6:	697a      	ldr	r2, [r7, #20]
 80044c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80044ca:	68f8      	ldr	r0, [r7, #12]
 80044cc:	f000 fd00 	bl	8004ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 80044d0:	4603      	mov	r3, r0
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d00d      	beq.n	80044f2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	2b04      	cmp	r3, #4
 80044dc:	d107      	bne.n	80044ee <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	681a      	ldr	r2, [r3, #0]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80044ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e06b      	b.n	80045ca <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044f6:	781a      	ldrb	r2, [r3, #0]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004502:	1c5a      	adds	r2, r3, #1
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800450c:	3b01      	subs	r3, #1
 800450e:	b29a      	uxth	r2, r3
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004514:	68fb      	ldr	r3, [r7, #12]
 8004516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004518:	b29b      	uxth	r3, r3
 800451a:	3b01      	subs	r3, #1
 800451c:	b29a      	uxth	r2, r3
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	695b      	ldr	r3, [r3, #20]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b04      	cmp	r3, #4
 800452e:	d11b      	bne.n	8004568 <HAL_I2C_Mem_Write+0x180>
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004534:	2b00      	cmp	r3, #0
 8004536:	d017      	beq.n	8004568 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800453c:	781a      	ldrb	r2, [r3, #0]
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004548:	1c5a      	adds	r2, r3, #1
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004552:	3b01      	subs	r3, #1
 8004554:	b29a      	uxth	r2, r3
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1aa      	bne.n	80044c6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004570:	697a      	ldr	r2, [r7, #20]
 8004572:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004574:	68f8      	ldr	r0, [r7, #12]
 8004576:	f000 fcec 	bl	8004f52 <I2C_WaitOnBTFFlagUntilTimeout>
 800457a:	4603      	mov	r3, r0
 800457c:	2b00      	cmp	r3, #0
 800457e:	d00d      	beq.n	800459c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004584:	2b04      	cmp	r3, #4
 8004586:	d107      	bne.n	8004598 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	681a      	ldr	r2, [r3, #0]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004596:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004598:	2301      	movs	r3, #1
 800459a:	e016      	b.n	80045ca <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	681a      	ldr	r2, [r3, #0]
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80045aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	2220      	movs	r2, #32
 80045b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80045b4:	68fb      	ldr	r3, [r7, #12]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	2200      	movs	r2, #0
 80045c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80045c4:	2300      	movs	r3, #0
 80045c6:	e000      	b.n	80045ca <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80045c8:	2302      	movs	r3, #2
  }
}
 80045ca:	4618      	mov	r0, r3
 80045cc:	3718      	adds	r7, #24
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	00100002 	.word	0x00100002
 80045d8:	ffff0000 	.word	0xffff0000

080045dc <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b08c      	sub	sp, #48	@ 0x30
 80045e0:	af02      	add	r7, sp, #8
 80045e2:	60f8      	str	r0, [r7, #12]
 80045e4:	4608      	mov	r0, r1
 80045e6:	4611      	mov	r1, r2
 80045e8:	461a      	mov	r2, r3
 80045ea:	4603      	mov	r3, r0
 80045ec:	817b      	strh	r3, [r7, #10]
 80045ee:	460b      	mov	r3, r1
 80045f0:	813b      	strh	r3, [r7, #8]
 80045f2:	4613      	mov	r3, r2
 80045f4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80045f6:	f7ff f9eb 	bl	80039d0 <HAL_GetTick>
 80045fa:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b20      	cmp	r3, #32
 8004606:	f040 8208 	bne.w	8004a1a <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800460c:	9300      	str	r3, [sp, #0]
 800460e:	2319      	movs	r3, #25
 8004610:	2201      	movs	r2, #1
 8004612:	497b      	ldr	r1, [pc, #492]	@ (8004800 <HAL_I2C_Mem_Read+0x224>)
 8004614:	68f8      	ldr	r0, [r7, #12]
 8004616:	f000 fb85 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 800461a:	4603      	mov	r3, r0
 800461c:	2b00      	cmp	r3, #0
 800461e:	d001      	beq.n	8004624 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004620:	2302      	movs	r3, #2
 8004622:	e1fb      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800462a:	2b01      	cmp	r3, #1
 800462c:	d101      	bne.n	8004632 <HAL_I2C_Mem_Read+0x56>
 800462e:	2302      	movs	r3, #2
 8004630:	e1f4      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2201      	movs	r2, #1
 8004636:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	f003 0301 	and.w	r3, r3, #1
 8004644:	2b01      	cmp	r3, #1
 8004646:	d007      	beq.n	8004658 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	681a      	ldr	r2, [r3, #0]
 800464e:	68fb      	ldr	r3, [r7, #12]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f042 0201 	orr.w	r2, r2, #1
 8004656:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	681b      	ldr	r3, [r3, #0]
 800465c:	681a      	ldr	r2, [r3, #0]
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004666:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	2222      	movs	r2, #34	@ 0x22
 800466c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2240      	movs	r2, #64	@ 0x40
 8004674:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2200      	movs	r2, #0
 800467c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800467e:	68fb      	ldr	r3, [r7, #12]
 8004680:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004682:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004688:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800468e:	b29a      	uxth	r2, r3
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	4a5b      	ldr	r2, [pc, #364]	@ (8004804 <HAL_I2C_Mem_Read+0x228>)
 8004698:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800469a:	88f8      	ldrh	r0, [r7, #6]
 800469c:	893a      	ldrh	r2, [r7, #8]
 800469e:	8979      	ldrh	r1, [r7, #10]
 80046a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046a2:	9301      	str	r3, [sp, #4]
 80046a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046a6:	9300      	str	r3, [sp, #0]
 80046a8:	4603      	mov	r3, r0
 80046aa:	68f8      	ldr	r0, [r7, #12]
 80046ac:	f000 fa52 	bl	8004b54 <I2C_RequestMemoryRead>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d001      	beq.n	80046ba <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 80046b6:	2301      	movs	r3, #1
 80046b8:	e1b0      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d113      	bne.n	80046ea <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80046c2:	2300      	movs	r3, #0
 80046c4:	623b      	str	r3, [r7, #32]
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695b      	ldr	r3, [r3, #20]
 80046cc:	623b      	str	r3, [r7, #32]
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	623b      	str	r3, [r7, #32]
 80046d6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	681a      	ldr	r2, [r3, #0]
 80046de:	68fb      	ldr	r3, [r7, #12]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80046e6:	601a      	str	r2, [r3, #0]
 80046e8:	e184      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80046ee:	2b01      	cmp	r3, #1
 80046f0:	d11b      	bne.n	800472a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004700:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004702:	2300      	movs	r3, #0
 8004704:	61fb      	str	r3, [r7, #28]
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	695b      	ldr	r3, [r3, #20]
 800470c:	61fb      	str	r3, [r7, #28]
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	61fb      	str	r3, [r7, #28]
 8004716:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004726:	601a      	str	r2, [r3, #0]
 8004728:	e164      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800472a:	68fb      	ldr	r3, [r7, #12]
 800472c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800472e:	2b02      	cmp	r3, #2
 8004730:	d11b      	bne.n	800476a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004740:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	681a      	ldr	r2, [r3, #0]
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004750:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004752:	2300      	movs	r3, #0
 8004754:	61bb      	str	r3, [r7, #24]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	695b      	ldr	r3, [r3, #20]
 800475c:	61bb      	str	r3, [r7, #24]
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	61bb      	str	r3, [r7, #24]
 8004766:	69bb      	ldr	r3, [r7, #24]
 8004768:	e144      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800476a:	2300      	movs	r3, #0
 800476c:	617b      	str	r3, [r7, #20]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	695b      	ldr	r3, [r3, #20]
 8004774:	617b      	str	r3, [r7, #20]
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	699b      	ldr	r3, [r3, #24]
 800477c:	617b      	str	r3, [r7, #20]
 800477e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004780:	e138      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004786:	2b03      	cmp	r3, #3
 8004788:	f200 80f1 	bhi.w	800496e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800478c:	68fb      	ldr	r3, [r7, #12]
 800478e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004790:	2b01      	cmp	r3, #1
 8004792:	d123      	bne.n	80047dc <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004794:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004796:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004798:	68f8      	ldr	r0, [r7, #12]
 800479a:	f000 fc1b 	bl	8004fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 800479e:	4603      	mov	r3, r0
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d001      	beq.n	80047a8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80047a4:	2301      	movs	r3, #1
 80047a6:	e139      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	691a      	ldr	r2, [r3, #16]
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b2:	b2d2      	uxtb	r2, r2
 80047b4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047ba:	1c5a      	adds	r2, r3, #1
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047c4:	3b01      	subs	r3, #1
 80047c6:	b29a      	uxth	r2, r3
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047d0:	b29b      	uxth	r3, r3
 80047d2:	3b01      	subs	r3, #1
 80047d4:	b29a      	uxth	r2, r3
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80047da:	e10b      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80047e0:	2b02      	cmp	r3, #2
 80047e2:	d14e      	bne.n	8004882 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80047e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047e6:	9300      	str	r3, [sp, #0]
 80047e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047ea:	2200      	movs	r2, #0
 80047ec:	4906      	ldr	r1, [pc, #24]	@ (8004808 <HAL_I2C_Mem_Read+0x22c>)
 80047ee:	68f8      	ldr	r0, [r7, #12]
 80047f0:	f000 fa98 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 80047f4:	4603      	mov	r3, r0
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d008      	beq.n	800480c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80047fa:	2301      	movs	r3, #1
 80047fc:	e10e      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
 80047fe:	bf00      	nop
 8004800:	00100002 	.word	0x00100002
 8004804:	ffff0000 	.word	0xffff0000
 8004808:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681a      	ldr	r2, [r3, #0]
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800481a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	691a      	ldr	r2, [r3, #16]
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004826:	b2d2      	uxtb	r2, r2
 8004828:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482e:	1c5a      	adds	r2, r3, #1
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004838:	3b01      	subs	r3, #1
 800483a:	b29a      	uxth	r2, r3
 800483c:	68fb      	ldr	r3, [r7, #12]
 800483e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004844:	b29b      	uxth	r3, r3
 8004846:	3b01      	subs	r3, #1
 8004848:	b29a      	uxth	r2, r3
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	691a      	ldr	r2, [r3, #16]
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004858:	b2d2      	uxtb	r2, r2
 800485a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	1c5a      	adds	r2, r3, #1
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800486a:	3b01      	subs	r3, #1
 800486c:	b29a      	uxth	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004876:	b29b      	uxth	r3, r3
 8004878:	3b01      	subs	r3, #1
 800487a:	b29a      	uxth	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004880:	e0b8      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004882:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004884:	9300      	str	r3, [sp, #0]
 8004886:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004888:	2200      	movs	r2, #0
 800488a:	4966      	ldr	r1, [pc, #408]	@ (8004a24 <HAL_I2C_Mem_Read+0x448>)
 800488c:	68f8      	ldr	r0, [r7, #12]
 800488e:	f000 fa49 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 8004892:	4603      	mov	r3, r0
 8004894:	2b00      	cmp	r3, #0
 8004896:	d001      	beq.n	800489c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8004898:	2301      	movs	r3, #1
 800489a:	e0bf      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	681a      	ldr	r2, [r3, #0]
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	681b      	ldr	r3, [r3, #0]
 80048a6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80048aa:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	691a      	ldr	r2, [r3, #16]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048b6:	b2d2      	uxtb	r2, r2
 80048b8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048be:	1c5a      	adds	r2, r3, #1
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048d4:	b29b      	uxth	r3, r3
 80048d6:	3b01      	subs	r3, #1
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80048de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80048e0:	9300      	str	r3, [sp, #0]
 80048e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e4:	2200      	movs	r2, #0
 80048e6:	494f      	ldr	r1, [pc, #316]	@ (8004a24 <HAL_I2C_Mem_Read+0x448>)
 80048e8:	68f8      	ldr	r0, [r7, #12]
 80048ea:	f000 fa1b 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d001      	beq.n	80048f8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80048f4:	2301      	movs	r3, #1
 80048f6:	e091      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	681a      	ldr	r2, [r3, #0]
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004906:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	691a      	ldr	r2, [r3, #16]
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004912:	b2d2      	uxtb	r2, r2
 8004914:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800491a:	1c5a      	adds	r2, r3, #1
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004924:	3b01      	subs	r3, #1
 8004926:	b29a      	uxth	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800492c:	68fb      	ldr	r3, [r7, #12]
 800492e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004930:	b29b      	uxth	r3, r3
 8004932:	3b01      	subs	r3, #1
 8004934:	b29a      	uxth	r2, r3
 8004936:	68fb      	ldr	r3, [r7, #12]
 8004938:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	691a      	ldr	r2, [r3, #16]
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004944:	b2d2      	uxtb	r2, r2
 8004946:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800494c:	1c5a      	adds	r2, r3, #1
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004956:	3b01      	subs	r3, #1
 8004958:	b29a      	uxth	r2, r3
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004962:	b29b      	uxth	r3, r3
 8004964:	3b01      	subs	r3, #1
 8004966:	b29a      	uxth	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800496c:	e042      	b.n	80049f4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800496e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004970:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004972:	68f8      	ldr	r0, [r7, #12]
 8004974:	f000 fb2e 	bl	8004fd4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8004978:	4603      	mov	r3, r0
 800497a:	2b00      	cmp	r3, #0
 800497c:	d001      	beq.n	8004982 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e04c      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800498c:	b2d2      	uxtb	r2, r2
 800498e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004994:	1c5a      	adds	r2, r3, #1
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800499a:	68fb      	ldr	r3, [r7, #12]
 800499c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800499e:	3b01      	subs	r3, #1
 80049a0:	b29a      	uxth	r2, r3
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80049a6:	68fb      	ldr	r3, [r7, #12]
 80049a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049aa:	b29b      	uxth	r3, r3
 80049ac:	3b01      	subs	r3, #1
 80049ae:	b29a      	uxth	r2, r3
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	695b      	ldr	r3, [r3, #20]
 80049ba:	f003 0304 	and.w	r3, r3, #4
 80049be:	2b04      	cmp	r3, #4
 80049c0:	d118      	bne.n	80049f4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	691a      	ldr	r2, [r3, #16]
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049cc:	b2d2      	uxtb	r2, r2
 80049ce:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049d4:	1c5a      	adds	r2, r3, #1
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049de:	3b01      	subs	r3, #1
 80049e0:	b29a      	uxth	r2, r3
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	3b01      	subs	r3, #1
 80049ee:	b29a      	uxth	r2, r3
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	f47f aec2 	bne.w	8004782 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	2220      	movs	r2, #32
 8004a02:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	2200      	movs	r2, #0
 8004a12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004a16:	2300      	movs	r3, #0
 8004a18:	e000      	b.n	8004a1c <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004a1a:	2302      	movs	r3, #2
  }
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3728      	adds	r7, #40	@ 0x28
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}
 8004a24:	00010004 	.word	0x00010004

08004a28 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004a28:	b580      	push	{r7, lr}
 8004a2a:	b088      	sub	sp, #32
 8004a2c:	af02      	add	r7, sp, #8
 8004a2e:	60f8      	str	r0, [r7, #12]
 8004a30:	4608      	mov	r0, r1
 8004a32:	4611      	mov	r1, r2
 8004a34:	461a      	mov	r2, r3
 8004a36:	4603      	mov	r3, r0
 8004a38:	817b      	strh	r3, [r7, #10]
 8004a3a:	460b      	mov	r3, r1
 8004a3c:	813b      	strh	r3, [r7, #8]
 8004a3e:	4613      	mov	r3, r2
 8004a40:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	681a      	ldr	r2, [r3, #0]
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004a50:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004a52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a54:	9300      	str	r3, [sp, #0]
 8004a56:	6a3b      	ldr	r3, [r7, #32]
 8004a58:	2200      	movs	r2, #0
 8004a5a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004a5e:	68f8      	ldr	r0, [r7, #12]
 8004a60:	f000 f960 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 8004a64:	4603      	mov	r3, r0
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00d      	beq.n	8004a86 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a74:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004a78:	d103      	bne.n	8004a82 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004a80:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004a82:	2303      	movs	r3, #3
 8004a84:	e05f      	b.n	8004b46 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004a86:	897b      	ldrh	r3, [r7, #10]
 8004a88:	b2db      	uxtb	r3, r3
 8004a8a:	461a      	mov	r2, r3
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004a94:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004a96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a98:	6a3a      	ldr	r2, [r7, #32]
 8004a9a:	492d      	ldr	r1, [pc, #180]	@ (8004b50 <I2C_RequestMemoryWrite+0x128>)
 8004a9c:	68f8      	ldr	r0, [r7, #12]
 8004a9e:	f000 f998 	bl	8004dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004aa2:	4603      	mov	r3, r0
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d001      	beq.n	8004aac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e04c      	b.n	8004b46 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004aac:	2300      	movs	r3, #0
 8004aae:	617b      	str	r3, [r7, #20]
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	695b      	ldr	r3, [r3, #20]
 8004ab6:	617b      	str	r3, [r7, #20]
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	681b      	ldr	r3, [r3, #0]
 8004abc:	699b      	ldr	r3, [r3, #24]
 8004abe:	617b      	str	r3, [r7, #20]
 8004ac0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004ac2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004ac4:	6a39      	ldr	r1, [r7, #32]
 8004ac6:	68f8      	ldr	r0, [r7, #12]
 8004ac8:	f000 fa02 	bl	8004ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004acc:	4603      	mov	r3, r0
 8004ace:	2b00      	cmp	r3, #0
 8004ad0:	d00d      	beq.n	8004aee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ad6:	2b04      	cmp	r3, #4
 8004ad8:	d107      	bne.n	8004aea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ae8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004aea:	2301      	movs	r3, #1
 8004aec:	e02b      	b.n	8004b46 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004aee:	88fb      	ldrh	r3, [r7, #6]
 8004af0:	2b01      	cmp	r3, #1
 8004af2:	d105      	bne.n	8004b00 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004af4:	893b      	ldrh	r3, [r7, #8]
 8004af6:	b2da      	uxtb	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	611a      	str	r2, [r3, #16]
 8004afe:	e021      	b.n	8004b44 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004b00:	893b      	ldrh	r3, [r7, #8]
 8004b02:	0a1b      	lsrs	r3, r3, #8
 8004b04:	b29b      	uxth	r3, r3
 8004b06:	b2da      	uxtb	r2, r3
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004b0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b10:	6a39      	ldr	r1, [r7, #32]
 8004b12:	68f8      	ldr	r0, [r7, #12]
 8004b14:	f000 f9dc 	bl	8004ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004b18:	4603      	mov	r3, r0
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d00d      	beq.n	8004b3a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b22:	2b04      	cmp	r3, #4
 8004b24:	d107      	bne.n	8004b36 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	681a      	ldr	r2, [r3, #0]
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004b34:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004b36:	2301      	movs	r3, #1
 8004b38:	e005      	b.n	8004b46 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004b3a:	893b      	ldrh	r3, [r7, #8]
 8004b3c:	b2da      	uxtb	r2, r3
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8004b44:	2300      	movs	r3, #0
}
 8004b46:	4618      	mov	r0, r3
 8004b48:	3718      	adds	r7, #24
 8004b4a:	46bd      	mov	sp, r7
 8004b4c:	bd80      	pop	{r7, pc}
 8004b4e:	bf00      	nop
 8004b50:	00010002 	.word	0x00010002

08004b54 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	b088      	sub	sp, #32
 8004b58:	af02      	add	r7, sp, #8
 8004b5a:	60f8      	str	r0, [r7, #12]
 8004b5c:	4608      	mov	r0, r1
 8004b5e:	4611      	mov	r1, r2
 8004b60:	461a      	mov	r2, r3
 8004b62:	4603      	mov	r3, r0
 8004b64:	817b      	strh	r3, [r7, #10]
 8004b66:	460b      	mov	r3, r1
 8004b68:	813b      	strh	r3, [r7, #8]
 8004b6a:	4613      	mov	r3, r2
 8004b6c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	681a      	ldr	r2, [r3, #0]
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b7c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	681b      	ldr	r3, [r3, #0]
 8004b82:	681a      	ldr	r2, [r3, #0]
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b8c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	9300      	str	r3, [sp, #0]
 8004b92:	6a3b      	ldr	r3, [r7, #32]
 8004b94:	2200      	movs	r2, #0
 8004b96:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004b9a:	68f8      	ldr	r0, [r7, #12]
 8004b9c:	f000 f8c2 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 8004ba0:	4603      	mov	r3, r0
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d00d      	beq.n	8004bc2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004bb4:	d103      	bne.n	8004bbe <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004bbc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e0aa      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8004bc2:	897b      	ldrh	r3, [r7, #10]
 8004bc4:	b2db      	uxtb	r3, r3
 8004bc6:	461a      	mov	r2, r3
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8004bd0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd4:	6a3a      	ldr	r2, [r7, #32]
 8004bd6:	4952      	ldr	r1, [pc, #328]	@ (8004d20 <I2C_RequestMemoryRead+0x1cc>)
 8004bd8:	68f8      	ldr	r0, [r7, #12]
 8004bda:	f000 f8fa 	bl	8004dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004bde:	4603      	mov	r3, r0
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d001      	beq.n	8004be8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8004be4:	2301      	movs	r3, #1
 8004be6:	e097      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004be8:	2300      	movs	r3, #0
 8004bea:	617b      	str	r3, [r7, #20]
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	695b      	ldr	r3, [r3, #20]
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	699b      	ldr	r3, [r3, #24]
 8004bfa:	617b      	str	r3, [r7, #20]
 8004bfc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004bfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c00:	6a39      	ldr	r1, [r7, #32]
 8004c02:	68f8      	ldr	r0, [r7, #12]
 8004c04:	f000 f964 	bl	8004ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d00d      	beq.n	8004c2a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c12:	2b04      	cmp	r3, #4
 8004c14:	d107      	bne.n	8004c26 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	681a      	ldr	r2, [r3, #0]
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c24:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004c26:	2301      	movs	r3, #1
 8004c28:	e076      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004c2a:	88fb      	ldrh	r3, [r7, #6]
 8004c2c:	2b01      	cmp	r3, #1
 8004c2e:	d105      	bne.n	8004c3c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c30:	893b      	ldrh	r3, [r7, #8]
 8004c32:	b2da      	uxtb	r2, r3
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	611a      	str	r2, [r3, #16]
 8004c3a:	e021      	b.n	8004c80 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8004c3c:	893b      	ldrh	r3, [r7, #8]
 8004c3e:	0a1b      	lsrs	r3, r3, #8
 8004c40:	b29b      	uxth	r3, r3
 8004c42:	b2da      	uxtb	r2, r3
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c4c:	6a39      	ldr	r1, [r7, #32]
 8004c4e:	68f8      	ldr	r0, [r7, #12]
 8004c50:	f000 f93e 	bl	8004ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c54:	4603      	mov	r3, r0
 8004c56:	2b00      	cmp	r3, #0
 8004c58:	d00d      	beq.n	8004c76 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c5e:	2b04      	cmp	r3, #4
 8004c60:	d107      	bne.n	8004c72 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	681a      	ldr	r2, [r3, #0]
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004c70:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004c72:	2301      	movs	r3, #1
 8004c74:	e050      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8004c76:	893b      	ldrh	r3, [r7, #8]
 8004c78:	b2da      	uxtb	r2, r3
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004c80:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004c82:	6a39      	ldr	r1, [r7, #32]
 8004c84:	68f8      	ldr	r0, [r7, #12]
 8004c86:	f000 f923 	bl	8004ed0 <I2C_WaitOnTXEFlagUntilTimeout>
 8004c8a:	4603      	mov	r3, r0
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d00d      	beq.n	8004cac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c94:	2b04      	cmp	r3, #4
 8004c96:	d107      	bne.n	8004ca8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	681a      	ldr	r2, [r3, #0]
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004ca6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8004ca8:	2301      	movs	r3, #1
 8004caa:	e035      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004cba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8004cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cbe:	9300      	str	r3, [sp, #0]
 8004cc0:	6a3b      	ldr	r3, [r7, #32]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8004cc8:	68f8      	ldr	r0, [r7, #12]
 8004cca:	f000 f82b 	bl	8004d24 <I2C_WaitOnFlagUntilTimeout>
 8004cce:	4603      	mov	r3, r0
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d00d      	beq.n	8004cf0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cde:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004ce2:	d103      	bne.n	8004cec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004cea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e013      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004cf0:	897b      	ldrh	r3, [r7, #10]
 8004cf2:	b2db      	uxtb	r3, r3
 8004cf4:	f043 0301 	orr.w	r3, r3, #1
 8004cf8:	b2da      	uxtb	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004d00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d02:	6a3a      	ldr	r2, [r7, #32]
 8004d04:	4906      	ldr	r1, [pc, #24]	@ (8004d20 <I2C_RequestMemoryRead+0x1cc>)
 8004d06:	68f8      	ldr	r0, [r7, #12]
 8004d08:	f000 f863 	bl	8004dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004d0c:	4603      	mov	r3, r0
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d001      	beq.n	8004d16 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e000      	b.n	8004d18 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8004d16:	2300      	movs	r3, #0
}
 8004d18:	4618      	mov	r0, r3
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}
 8004d20:	00010002 	.word	0x00010002

08004d24 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8004d24:	b580      	push	{r7, lr}
 8004d26:	b084      	sub	sp, #16
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	60f8      	str	r0, [r7, #12]
 8004d2c:	60b9      	str	r1, [r7, #8]
 8004d2e:	603b      	str	r3, [r7, #0]
 8004d30:	4613      	mov	r3, r2
 8004d32:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d34:	e025      	b.n	8004d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004d36:	683b      	ldr	r3, [r7, #0]
 8004d38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d3c:	d021      	beq.n	8004d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004d3e:	f7fe fe47 	bl	80039d0 <HAL_GetTick>
 8004d42:	4602      	mov	r2, r0
 8004d44:	69bb      	ldr	r3, [r7, #24]
 8004d46:	1ad3      	subs	r3, r2, r3
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d302      	bcc.n	8004d54 <I2C_WaitOnFlagUntilTimeout+0x30>
 8004d4e:	683b      	ldr	r3, [r7, #0]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d116      	bne.n	8004d82 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	2200      	movs	r2, #0
 8004d58:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	2220      	movs	r2, #32
 8004d5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d6e:	f043 0220 	orr.w	r2, r3, #32
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	2200      	movs	r2, #0
 8004d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	e023      	b.n	8004dca <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	0c1b      	lsrs	r3, r3, #16
 8004d86:	b2db      	uxtb	r3, r3
 8004d88:	2b01      	cmp	r3, #1
 8004d8a:	d10d      	bne.n	8004da8 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	43da      	mvns	r2, r3
 8004d94:	68bb      	ldr	r3, [r7, #8]
 8004d96:	4013      	ands	r3, r2
 8004d98:	b29b      	uxth	r3, r3
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	bf0c      	ite	eq
 8004d9e:	2301      	moveq	r3, #1
 8004da0:	2300      	movne	r3, #0
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	461a      	mov	r2, r3
 8004da6:	e00c      	b.n	8004dc2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	43da      	mvns	r2, r3
 8004db0:	68bb      	ldr	r3, [r7, #8]
 8004db2:	4013      	ands	r3, r2
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	bf0c      	ite	eq
 8004dba:	2301      	moveq	r3, #1
 8004dbc:	2300      	movne	r3, #0
 8004dbe:	b2db      	uxtb	r3, r3
 8004dc0:	461a      	mov	r2, r3
 8004dc2:	79fb      	ldrb	r3, [r7, #7]
 8004dc4:	429a      	cmp	r2, r3
 8004dc6:	d0b6      	beq.n	8004d36 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004dc8:	2300      	movs	r3, #0
}
 8004dca:	4618      	mov	r0, r3
 8004dcc:	3710      	adds	r7, #16
 8004dce:	46bd      	mov	sp, r7
 8004dd0:	bd80      	pop	{r7, pc}

08004dd2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8004dd2:	b580      	push	{r7, lr}
 8004dd4:	b084      	sub	sp, #16
 8004dd6:	af00      	add	r7, sp, #0
 8004dd8:	60f8      	str	r0, [r7, #12]
 8004dda:	60b9      	str	r1, [r7, #8]
 8004ddc:	607a      	str	r2, [r7, #4]
 8004dde:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004de0:	e051      	b.n	8004e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	695b      	ldr	r3, [r3, #20]
 8004de8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dec:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004df0:	d123      	bne.n	8004e3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	681b      	ldr	r3, [r3, #0]
 8004df6:	681a      	ldr	r2, [r3, #0]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004e00:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004e0a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	2220      	movs	r2, #32
 8004e16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	2200      	movs	r2, #0
 8004e1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e26:	f043 0204 	orr.w	r2, r3, #4
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	2200      	movs	r2, #0
 8004e32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004e36:	2301      	movs	r3, #1
 8004e38:	e046      	b.n	8004ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e40:	d021      	beq.n	8004e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004e42:	f7fe fdc5 	bl	80039d0 <HAL_GetTick>
 8004e46:	4602      	mov	r2, r0
 8004e48:	683b      	ldr	r3, [r7, #0]
 8004e4a:	1ad3      	subs	r3, r2, r3
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	429a      	cmp	r2, r3
 8004e50:	d302      	bcc.n	8004e58 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d116      	bne.n	8004e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	2220      	movs	r2, #32
 8004e62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004e66:	68fb      	ldr	r3, [r7, #12]
 8004e68:	2200      	movs	r2, #0
 8004e6a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e72:	f043 0220 	orr.w	r2, r3, #32
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2200      	movs	r2, #0
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004e82:	2301      	movs	r3, #1
 8004e84:	e020      	b.n	8004ec8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	0c1b      	lsrs	r3, r3, #16
 8004e8a:	b2db      	uxtb	r3, r3
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d10c      	bne.n	8004eaa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	695b      	ldr	r3, [r3, #20]
 8004e96:	43da      	mvns	r2, r3
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	4013      	ands	r3, r2
 8004e9c:	b29b      	uxth	r3, r3
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	bf14      	ite	ne
 8004ea2:	2301      	movne	r3, #1
 8004ea4:	2300      	moveq	r3, #0
 8004ea6:	b2db      	uxtb	r3, r3
 8004ea8:	e00b      	b.n	8004ec2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8004eaa:	68fb      	ldr	r3, [r7, #12]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	699b      	ldr	r3, [r3, #24]
 8004eb0:	43da      	mvns	r2, r3
 8004eb2:	68bb      	ldr	r3, [r7, #8]
 8004eb4:	4013      	ands	r3, r2
 8004eb6:	b29b      	uxth	r3, r3
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	bf14      	ite	ne
 8004ebc:	2301      	movne	r3, #1
 8004ebe:	2300      	moveq	r3, #0
 8004ec0:	b2db      	uxtb	r3, r3
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d18d      	bne.n	8004de2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8004ec6:	2300      	movs	r3, #0
}
 8004ec8:	4618      	mov	r0, r3
 8004eca:	3710      	adds	r7, #16
 8004ecc:	46bd      	mov	sp, r7
 8004ece:	bd80      	pop	{r7, pc}

08004ed0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004ed0:	b580      	push	{r7, lr}
 8004ed2:	b084      	sub	sp, #16
 8004ed4:	af00      	add	r7, sp, #0
 8004ed6:	60f8      	str	r0, [r7, #12]
 8004ed8:	60b9      	str	r1, [r7, #8]
 8004eda:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004edc:	e02d      	b.n	8004f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004ede:	68f8      	ldr	r0, [r7, #12]
 8004ee0:	f000 f8ce 	bl	8005080 <I2C_IsAcknowledgeFailed>
 8004ee4:	4603      	mov	r3, r0
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d001      	beq.n	8004eee <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004eea:	2301      	movs	r3, #1
 8004eec:	e02d      	b.n	8004f4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ef4:	d021      	beq.n	8004f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004ef6:	f7fe fd6b 	bl	80039d0 <HAL_GetTick>
 8004efa:	4602      	mov	r2, r0
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	1ad3      	subs	r3, r2, r3
 8004f00:	68ba      	ldr	r2, [r7, #8]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d302      	bcc.n	8004f0c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004f06:	68bb      	ldr	r3, [r7, #8]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d116      	bne.n	8004f3a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	2200      	movs	r2, #0
 8004f10:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	2220      	movs	r2, #32
 8004f16:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004f26:	f043 0220 	orr.w	r2, r3, #32
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2200      	movs	r2, #0
 8004f32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004f36:	2301      	movs	r3, #1
 8004f38:	e007      	b.n	8004f4a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	695b      	ldr	r3, [r3, #20]
 8004f40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f44:	2b80      	cmp	r3, #128	@ 0x80
 8004f46:	d1ca      	bne.n	8004ede <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004f48:	2300      	movs	r3, #0
}
 8004f4a:	4618      	mov	r0, r3
 8004f4c:	3710      	adds	r7, #16
 8004f4e:	46bd      	mov	sp, r7
 8004f50:	bd80      	pop	{r7, pc}

08004f52 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004f52:	b580      	push	{r7, lr}
 8004f54:	b084      	sub	sp, #16
 8004f56:	af00      	add	r7, sp, #0
 8004f58:	60f8      	str	r0, [r7, #12]
 8004f5a:	60b9      	str	r1, [r7, #8]
 8004f5c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004f5e:	e02d      	b.n	8004fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004f60:	68f8      	ldr	r0, [r7, #12]
 8004f62:	f000 f88d 	bl	8005080 <I2C_IsAcknowledgeFailed>
 8004f66:	4603      	mov	r3, r0
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e02d      	b.n	8004fcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f70:	68bb      	ldr	r3, [r7, #8]
 8004f72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f76:	d021      	beq.n	8004fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f78:	f7fe fd2a 	bl	80039d0 <HAL_GetTick>
 8004f7c:	4602      	mov	r2, r0
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	1ad3      	subs	r3, r2, r3
 8004f82:	68ba      	ldr	r2, [r7, #8]
 8004f84:	429a      	cmp	r2, r3
 8004f86:	d302      	bcc.n	8004f8e <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004f88:	68bb      	ldr	r3, [r7, #8]
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d116      	bne.n	8004fbc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	2200      	movs	r2, #0
 8004f92:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	2220      	movs	r2, #32
 8004f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fa8:	f043 0220 	orr.w	r2, r3, #32
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2200      	movs	r2, #0
 8004fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	e007      	b.n	8004fcc <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	695b      	ldr	r3, [r3, #20]
 8004fc2:	f003 0304 	and.w	r3, r3, #4
 8004fc6:	2b04      	cmp	r3, #4
 8004fc8:	d1ca      	bne.n	8004f60 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004fca:	2300      	movs	r3, #0
}
 8004fcc:	4618      	mov	r0, r3
 8004fce:	3710      	adds	r7, #16
 8004fd0:	46bd      	mov	sp, r7
 8004fd2:	bd80      	pop	{r7, pc}

08004fd4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	60f8      	str	r0, [r7, #12]
 8004fdc:	60b9      	str	r1, [r7, #8]
 8004fde:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004fe0:	e042      	b.n	8005068 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	695b      	ldr	r3, [r3, #20]
 8004fe8:	f003 0310 	and.w	r3, r3, #16
 8004fec:	2b10      	cmp	r3, #16
 8004fee:	d119      	bne.n	8005024 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f06f 0210 	mvn.w	r2, #16
 8004ff8:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005000:	68fb      	ldr	r3, [r7, #12]
 8005002:	2220      	movs	r2, #32
 8005004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	2200      	movs	r2, #0
 800500c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	2200      	movs	r2, #0
 800501c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005020:	2301      	movs	r3, #1
 8005022:	e029      	b.n	8005078 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005024:	f7fe fcd4 	bl	80039d0 <HAL_GetTick>
 8005028:	4602      	mov	r2, r0
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	1ad3      	subs	r3, r2, r3
 800502e:	68ba      	ldr	r2, [r7, #8]
 8005030:	429a      	cmp	r2, r3
 8005032:	d302      	bcc.n	800503a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8005034:	68bb      	ldr	r3, [r7, #8]
 8005036:	2b00      	cmp	r3, #0
 8005038:	d116      	bne.n	8005068 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005054:	f043 0220 	orr.w	r2, r3, #32
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	2200      	movs	r2, #0
 8005060:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	e007      	b.n	8005078 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	695b      	ldr	r3, [r3, #20]
 800506e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005072:	2b40      	cmp	r3, #64	@ 0x40
 8005074:	d1b5      	bne.n	8004fe2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005076:	2300      	movs	r3, #0
}
 8005078:	4618      	mov	r0, r3
 800507a:	3710      	adds	r7, #16
 800507c:	46bd      	mov	sp, r7
 800507e:	bd80      	pop	{r7, pc}

08005080 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005080:	b480      	push	{r7}
 8005082:	b083      	sub	sp, #12
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	695b      	ldr	r3, [r3, #20]
 800508e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005092:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005096:	d11b      	bne.n	80050d0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80050a0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2200      	movs	r2, #0
 80050a6:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2220      	movs	r2, #32
 80050ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050bc:	f043 0204 	orr.w	r2, r3, #4
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	2200      	movs	r2, #0
 80050c8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80050cc:	2301      	movs	r3, #1
 80050ce:	e000      	b.n	80050d2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80050d0:	2300      	movs	r3, #0
}
 80050d2:	4618      	mov	r0, r3
 80050d4:	370c      	adds	r7, #12
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
	...

080050e0 <HAL_PWR_EnableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80050e0:	b480      	push	{r7}
 80050e2:	b083      	sub	sp, #12
 80050e4:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)ENABLE;
 80050e6:	4b06      	ldr	r3, [pc, #24]	@ (8005100 <HAL_PWR_EnableBkUpAccess+0x20>)
 80050e8:	2201      	movs	r2, #1
 80050ea:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 80050ec:	4b05      	ldr	r3, [pc, #20]	@ (8005104 <HAL_PWR_EnableBkUpAccess+0x24>)
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 80050f2:	687b      	ldr	r3, [r7, #4]
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr
 8005100:	420e0020 	.word	0x420e0020
 8005104:	40007000 	.word	0x40007000

08005108 <HAL_PWR_DisableBkUpAccess>:
  *         in backup domain protection disabling/enabling after programming the
  *         DBP bit" section.
  * @retval None
  */
void HAL_PWR_DisableBkUpAccess(void)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
  __IO uint32_t dummyread;
  *(__IO uint32_t *) CR_DBP_BB = (uint32_t)DISABLE;
 800510e:	4b06      	ldr	r3, [pc, #24]	@ (8005128 <HAL_PWR_DisableBkUpAccess+0x20>)
 8005110:	2200      	movs	r2, #0
 8005112:	601a      	str	r2, [r3, #0]
  dummyread = PWR->CR;
 8005114:	4b05      	ldr	r3, [pc, #20]	@ (800512c <HAL_PWR_DisableBkUpAccess+0x24>)
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	607b      	str	r3, [r7, #4]
  UNUSED(dummyread);
 800511a:	687b      	ldr	r3, [r7, #4]
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr
 8005128:	420e0020 	.word	0x420e0020
 800512c:	40007000 	.word	0x40007000

08005130 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	2b00      	cmp	r3, #0
 800513c:	d101      	bne.n	8005142 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800513e:	2301      	movs	r3, #1
 8005140:	e267      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f003 0301 	and.w	r3, r3, #1
 800514a:	2b00      	cmp	r3, #0
 800514c:	d075      	beq.n	800523a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800514e:	4b88      	ldr	r3, [pc, #544]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005150:	689b      	ldr	r3, [r3, #8]
 8005152:	f003 030c 	and.w	r3, r3, #12
 8005156:	2b04      	cmp	r3, #4
 8005158:	d00c      	beq.n	8005174 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800515a:	4b85      	ldr	r3, [pc, #532]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 800515c:	689b      	ldr	r3, [r3, #8]
 800515e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005162:	2b08      	cmp	r3, #8
 8005164:	d112      	bne.n	800518c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005166:	4b82      	ldr	r3, [pc, #520]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005168:	685b      	ldr	r3, [r3, #4]
 800516a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800516e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005172:	d10b      	bne.n	800518c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005174:	4b7e      	ldr	r3, [pc, #504]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d05b      	beq.n	8005238 <HAL_RCC_OscConfig+0x108>
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	2b00      	cmp	r3, #0
 8005186:	d157      	bne.n	8005238 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005188:	2301      	movs	r3, #1
 800518a:	e242      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	685b      	ldr	r3, [r3, #4]
 8005190:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005194:	d106      	bne.n	80051a4 <HAL_RCC_OscConfig+0x74>
 8005196:	4b76      	ldr	r3, [pc, #472]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	4a75      	ldr	r2, [pc, #468]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 800519c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051a0:	6013      	str	r3, [r2, #0]
 80051a2:	e01d      	b.n	80051e0 <HAL_RCC_OscConfig+0xb0>
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	685b      	ldr	r3, [r3, #4]
 80051a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051ac:	d10c      	bne.n	80051c8 <HAL_RCC_OscConfig+0x98>
 80051ae:	4b70      	ldr	r3, [pc, #448]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	4a6f      	ldr	r2, [pc, #444]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051b8:	6013      	str	r3, [r2, #0]
 80051ba:	4b6d      	ldr	r3, [pc, #436]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	4a6c      	ldr	r2, [pc, #432]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051c4:	6013      	str	r3, [r2, #0]
 80051c6:	e00b      	b.n	80051e0 <HAL_RCC_OscConfig+0xb0>
 80051c8:	4b69      	ldr	r3, [pc, #420]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	4a68      	ldr	r2, [pc, #416]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051d2:	6013      	str	r3, [r2, #0]
 80051d4:	4b66      	ldr	r3, [pc, #408]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	4a65      	ldr	r2, [pc, #404]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80051da:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80051de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	685b      	ldr	r3, [r3, #4]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d013      	beq.n	8005210 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051e8:	f7fe fbf2 	bl	80039d0 <HAL_GetTick>
 80051ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051ee:	e008      	b.n	8005202 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051f0:	f7fe fbee 	bl	80039d0 <HAL_GetTick>
 80051f4:	4602      	mov	r2, r0
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	1ad3      	subs	r3, r2, r3
 80051fa:	2b64      	cmp	r3, #100	@ 0x64
 80051fc:	d901      	bls.n	8005202 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051fe:	2303      	movs	r3, #3
 8005200:	e207      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005202:	4b5b      	ldr	r3, [pc, #364]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800520a:	2b00      	cmp	r3, #0
 800520c:	d0f0      	beq.n	80051f0 <HAL_RCC_OscConfig+0xc0>
 800520e:	e014      	b.n	800523a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005210:	f7fe fbde 	bl	80039d0 <HAL_GetTick>
 8005214:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005216:	e008      	b.n	800522a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005218:	f7fe fbda 	bl	80039d0 <HAL_GetTick>
 800521c:	4602      	mov	r2, r0
 800521e:	693b      	ldr	r3, [r7, #16]
 8005220:	1ad3      	subs	r3, r2, r3
 8005222:	2b64      	cmp	r3, #100	@ 0x64
 8005224:	d901      	bls.n	800522a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005226:	2303      	movs	r3, #3
 8005228:	e1f3      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800522a:	4b51      	ldr	r3, [pc, #324]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005232:	2b00      	cmp	r3, #0
 8005234:	d1f0      	bne.n	8005218 <HAL_RCC_OscConfig+0xe8>
 8005236:	e000      	b.n	800523a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005238:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	f003 0302 	and.w	r3, r3, #2
 8005242:	2b00      	cmp	r3, #0
 8005244:	d063      	beq.n	800530e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005246:	4b4a      	ldr	r3, [pc, #296]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005248:	689b      	ldr	r3, [r3, #8]
 800524a:	f003 030c 	and.w	r3, r3, #12
 800524e:	2b00      	cmp	r3, #0
 8005250:	d00b      	beq.n	800526a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005252:	4b47      	ldr	r3, [pc, #284]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005254:	689b      	ldr	r3, [r3, #8]
 8005256:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800525a:	2b08      	cmp	r3, #8
 800525c:	d11c      	bne.n	8005298 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800525e:	4b44      	ldr	r3, [pc, #272]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005266:	2b00      	cmp	r3, #0
 8005268:	d116      	bne.n	8005298 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800526a:	4b41      	ldr	r3, [pc, #260]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	f003 0302 	and.w	r3, r3, #2
 8005272:	2b00      	cmp	r3, #0
 8005274:	d005      	beq.n	8005282 <HAL_RCC_OscConfig+0x152>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	68db      	ldr	r3, [r3, #12]
 800527a:	2b01      	cmp	r3, #1
 800527c:	d001      	beq.n	8005282 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800527e:	2301      	movs	r3, #1
 8005280:	e1c7      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005282:	4b3b      	ldr	r3, [pc, #236]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005284:	681b      	ldr	r3, [r3, #0]
 8005286:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	691b      	ldr	r3, [r3, #16]
 800528e:	00db      	lsls	r3, r3, #3
 8005290:	4937      	ldr	r1, [pc, #220]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005292:	4313      	orrs	r3, r2
 8005294:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005296:	e03a      	b.n	800530e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	68db      	ldr	r3, [r3, #12]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d020      	beq.n	80052e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80052a0:	4b34      	ldr	r3, [pc, #208]	@ (8005374 <HAL_RCC_OscConfig+0x244>)
 80052a2:	2201      	movs	r2, #1
 80052a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052a6:	f7fe fb93 	bl	80039d0 <HAL_GetTick>
 80052aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052ac:	e008      	b.n	80052c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052ae:	f7fe fb8f 	bl	80039d0 <HAL_GetTick>
 80052b2:	4602      	mov	r2, r0
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	1ad3      	subs	r3, r2, r3
 80052b8:	2b02      	cmp	r3, #2
 80052ba:	d901      	bls.n	80052c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052bc:	2303      	movs	r3, #3
 80052be:	e1a8      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052c0:	4b2b      	ldr	r3, [pc, #172]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f003 0302 	and.w	r3, r3, #2
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0f0      	beq.n	80052ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052cc:	4b28      	ldr	r3, [pc, #160]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	00db      	lsls	r3, r3, #3
 80052da:	4925      	ldr	r1, [pc, #148]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 80052dc:	4313      	orrs	r3, r2
 80052de:	600b      	str	r3, [r1, #0]
 80052e0:	e015      	b.n	800530e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052e2:	4b24      	ldr	r3, [pc, #144]	@ (8005374 <HAL_RCC_OscConfig+0x244>)
 80052e4:	2200      	movs	r2, #0
 80052e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052e8:	f7fe fb72 	bl	80039d0 <HAL_GetTick>
 80052ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052ee:	e008      	b.n	8005302 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052f0:	f7fe fb6e 	bl	80039d0 <HAL_GetTick>
 80052f4:	4602      	mov	r2, r0
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	1ad3      	subs	r3, r2, r3
 80052fa:	2b02      	cmp	r3, #2
 80052fc:	d901      	bls.n	8005302 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052fe:	2303      	movs	r3, #3
 8005300:	e187      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005302:	4b1b      	ldr	r3, [pc, #108]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f003 0302 	and.w	r3, r3, #2
 800530a:	2b00      	cmp	r3, #0
 800530c:	d1f0      	bne.n	80052f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	f003 0308 	and.w	r3, r3, #8
 8005316:	2b00      	cmp	r3, #0
 8005318:	d036      	beq.n	8005388 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	695b      	ldr	r3, [r3, #20]
 800531e:	2b00      	cmp	r3, #0
 8005320:	d016      	beq.n	8005350 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005322:	4b15      	ldr	r3, [pc, #84]	@ (8005378 <HAL_RCC_OscConfig+0x248>)
 8005324:	2201      	movs	r2, #1
 8005326:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005328:	f7fe fb52 	bl	80039d0 <HAL_GetTick>
 800532c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800532e:	e008      	b.n	8005342 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005330:	f7fe fb4e 	bl	80039d0 <HAL_GetTick>
 8005334:	4602      	mov	r2, r0
 8005336:	693b      	ldr	r3, [r7, #16]
 8005338:	1ad3      	subs	r3, r2, r3
 800533a:	2b02      	cmp	r3, #2
 800533c:	d901      	bls.n	8005342 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800533e:	2303      	movs	r3, #3
 8005340:	e167      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005342:	4b0b      	ldr	r3, [pc, #44]	@ (8005370 <HAL_RCC_OscConfig+0x240>)
 8005344:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005346:	f003 0302 	and.w	r3, r3, #2
 800534a:	2b00      	cmp	r3, #0
 800534c:	d0f0      	beq.n	8005330 <HAL_RCC_OscConfig+0x200>
 800534e:	e01b      	b.n	8005388 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005350:	4b09      	ldr	r3, [pc, #36]	@ (8005378 <HAL_RCC_OscConfig+0x248>)
 8005352:	2200      	movs	r2, #0
 8005354:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005356:	f7fe fb3b 	bl	80039d0 <HAL_GetTick>
 800535a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800535c:	e00e      	b.n	800537c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800535e:	f7fe fb37 	bl	80039d0 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	693b      	ldr	r3, [r7, #16]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	2b02      	cmp	r3, #2
 800536a:	d907      	bls.n	800537c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800536c:	2303      	movs	r3, #3
 800536e:	e150      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
 8005370:	40023800 	.word	0x40023800
 8005374:	42470000 	.word	0x42470000
 8005378:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800537c:	4b88      	ldr	r3, [pc, #544]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800537e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005380:	f003 0302 	and.w	r3, r3, #2
 8005384:	2b00      	cmp	r3, #0
 8005386:	d1ea      	bne.n	800535e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f003 0304 	and.w	r3, r3, #4
 8005390:	2b00      	cmp	r3, #0
 8005392:	f000 8097 	beq.w	80054c4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005396:	2300      	movs	r3, #0
 8005398:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800539a:	4b81      	ldr	r3, [pc, #516]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800539c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800539e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d10f      	bne.n	80053c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80053a6:	2300      	movs	r3, #0
 80053a8:	60bb      	str	r3, [r7, #8]
 80053aa:	4b7d      	ldr	r3, [pc, #500]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80053ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ae:	4a7c      	ldr	r2, [pc, #496]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80053b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80053b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80053b6:	4b7a      	ldr	r3, [pc, #488]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80053b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80053be:	60bb      	str	r3, [r7, #8]
 80053c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053c2:	2301      	movs	r3, #1
 80053c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053c6:	4b77      	ldr	r3, [pc, #476]	@ (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d118      	bne.n	8005404 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053d2:	4b74      	ldr	r3, [pc, #464]	@ (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	4a73      	ldr	r2, [pc, #460]	@ (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80053dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053de:	f7fe faf7 	bl	80039d0 <HAL_GetTick>
 80053e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e4:	e008      	b.n	80053f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053e6:	f7fe faf3 	bl	80039d0 <HAL_GetTick>
 80053ea:	4602      	mov	r2, r0
 80053ec:	693b      	ldr	r3, [r7, #16]
 80053ee:	1ad3      	subs	r3, r2, r3
 80053f0:	2b02      	cmp	r3, #2
 80053f2:	d901      	bls.n	80053f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053f4:	2303      	movs	r3, #3
 80053f6:	e10c      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053f8:	4b6a      	ldr	r3, [pc, #424]	@ (80055a4 <HAL_RCC_OscConfig+0x474>)
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005400:	2b00      	cmp	r3, #0
 8005402:	d0f0      	beq.n	80053e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	689b      	ldr	r3, [r3, #8]
 8005408:	2b01      	cmp	r3, #1
 800540a:	d106      	bne.n	800541a <HAL_RCC_OscConfig+0x2ea>
 800540c:	4b64      	ldr	r3, [pc, #400]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800540e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005410:	4a63      	ldr	r2, [pc, #396]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005412:	f043 0301 	orr.w	r3, r3, #1
 8005416:	6713      	str	r3, [r2, #112]	@ 0x70
 8005418:	e01c      	b.n	8005454 <HAL_RCC_OscConfig+0x324>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	689b      	ldr	r3, [r3, #8]
 800541e:	2b05      	cmp	r3, #5
 8005420:	d10c      	bne.n	800543c <HAL_RCC_OscConfig+0x30c>
 8005422:	4b5f      	ldr	r3, [pc, #380]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005424:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005426:	4a5e      	ldr	r2, [pc, #376]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005428:	f043 0304 	orr.w	r3, r3, #4
 800542c:	6713      	str	r3, [r2, #112]	@ 0x70
 800542e:	4b5c      	ldr	r3, [pc, #368]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005432:	4a5b      	ldr	r2, [pc, #364]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005434:	f043 0301 	orr.w	r3, r3, #1
 8005438:	6713      	str	r3, [r2, #112]	@ 0x70
 800543a:	e00b      	b.n	8005454 <HAL_RCC_OscConfig+0x324>
 800543c:	4b58      	ldr	r3, [pc, #352]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800543e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005440:	4a57      	ldr	r2, [pc, #348]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005442:	f023 0301 	bic.w	r3, r3, #1
 8005446:	6713      	str	r3, [r2, #112]	@ 0x70
 8005448:	4b55      	ldr	r3, [pc, #340]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800544a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800544c:	4a54      	ldr	r2, [pc, #336]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800544e:	f023 0304 	bic.w	r3, r3, #4
 8005452:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	689b      	ldr	r3, [r3, #8]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d015      	beq.n	8005488 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800545c:	f7fe fab8 	bl	80039d0 <HAL_GetTick>
 8005460:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005462:	e00a      	b.n	800547a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005464:	f7fe fab4 	bl	80039d0 <HAL_GetTick>
 8005468:	4602      	mov	r2, r0
 800546a:	693b      	ldr	r3, [r7, #16]
 800546c:	1ad3      	subs	r3, r2, r3
 800546e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005472:	4293      	cmp	r3, r2
 8005474:	d901      	bls.n	800547a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005476:	2303      	movs	r3, #3
 8005478:	e0cb      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800547a:	4b49      	ldr	r3, [pc, #292]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800547c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800547e:	f003 0302 	and.w	r3, r3, #2
 8005482:	2b00      	cmp	r3, #0
 8005484:	d0ee      	beq.n	8005464 <HAL_RCC_OscConfig+0x334>
 8005486:	e014      	b.n	80054b2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005488:	f7fe faa2 	bl	80039d0 <HAL_GetTick>
 800548c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800548e:	e00a      	b.n	80054a6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005490:	f7fe fa9e 	bl	80039d0 <HAL_GetTick>
 8005494:	4602      	mov	r2, r0
 8005496:	693b      	ldr	r3, [r7, #16]
 8005498:	1ad3      	subs	r3, r2, r3
 800549a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800549e:	4293      	cmp	r3, r2
 80054a0:	d901      	bls.n	80054a6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80054a2:	2303      	movs	r3, #3
 80054a4:	e0b5      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80054a6:	4b3e      	ldr	r3, [pc, #248]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80054aa:	f003 0302 	and.w	r3, r3, #2
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d1ee      	bne.n	8005490 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054b2:	7dfb      	ldrb	r3, [r7, #23]
 80054b4:	2b01      	cmp	r3, #1
 80054b6:	d105      	bne.n	80054c4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054b8:	4b39      	ldr	r3, [pc, #228]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054bc:	4a38      	ldr	r2, [pc, #224]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054be:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80054c2:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	699b      	ldr	r3, [r3, #24]
 80054c8:	2b00      	cmp	r3, #0
 80054ca:	f000 80a1 	beq.w	8005610 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054ce:	4b34      	ldr	r3, [pc, #208]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 80054d0:	689b      	ldr	r3, [r3, #8]
 80054d2:	f003 030c 	and.w	r3, r3, #12
 80054d6:	2b08      	cmp	r3, #8
 80054d8:	d05c      	beq.n	8005594 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	699b      	ldr	r3, [r3, #24]
 80054de:	2b02      	cmp	r3, #2
 80054e0:	d141      	bne.n	8005566 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054e2:	4b31      	ldr	r3, [pc, #196]	@ (80055a8 <HAL_RCC_OscConfig+0x478>)
 80054e4:	2200      	movs	r2, #0
 80054e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054e8:	f7fe fa72 	bl	80039d0 <HAL_GetTick>
 80054ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054ee:	e008      	b.n	8005502 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054f0:	f7fe fa6e 	bl	80039d0 <HAL_GetTick>
 80054f4:	4602      	mov	r2, r0
 80054f6:	693b      	ldr	r3, [r7, #16]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d901      	bls.n	8005502 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054fe:	2303      	movs	r3, #3
 8005500:	e087      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005502:	4b27      	ldr	r3, [pc, #156]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800550a:	2b00      	cmp	r3, #0
 800550c:	d1f0      	bne.n	80054f0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	69da      	ldr	r2, [r3, #28]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	6a1b      	ldr	r3, [r3, #32]
 8005516:	431a      	orrs	r2, r3
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800551c:	019b      	lsls	r3, r3, #6
 800551e:	431a      	orrs	r2, r3
 8005520:	687b      	ldr	r3, [r7, #4]
 8005522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005524:	085b      	lsrs	r3, r3, #1
 8005526:	3b01      	subs	r3, #1
 8005528:	041b      	lsls	r3, r3, #16
 800552a:	431a      	orrs	r2, r3
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005530:	061b      	lsls	r3, r3, #24
 8005532:	491b      	ldr	r1, [pc, #108]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005534:	4313      	orrs	r3, r2
 8005536:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005538:	4b1b      	ldr	r3, [pc, #108]	@ (80055a8 <HAL_RCC_OscConfig+0x478>)
 800553a:	2201      	movs	r2, #1
 800553c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800553e:	f7fe fa47 	bl	80039d0 <HAL_GetTick>
 8005542:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005544:	e008      	b.n	8005558 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005546:	f7fe fa43 	bl	80039d0 <HAL_GetTick>
 800554a:	4602      	mov	r2, r0
 800554c:	693b      	ldr	r3, [r7, #16]
 800554e:	1ad3      	subs	r3, r2, r3
 8005550:	2b02      	cmp	r3, #2
 8005552:	d901      	bls.n	8005558 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005554:	2303      	movs	r3, #3
 8005556:	e05c      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005558:	4b11      	ldr	r3, [pc, #68]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005560:	2b00      	cmp	r3, #0
 8005562:	d0f0      	beq.n	8005546 <HAL_RCC_OscConfig+0x416>
 8005564:	e054      	b.n	8005610 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005566:	4b10      	ldr	r3, [pc, #64]	@ (80055a8 <HAL_RCC_OscConfig+0x478>)
 8005568:	2200      	movs	r2, #0
 800556a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800556c:	f7fe fa30 	bl	80039d0 <HAL_GetTick>
 8005570:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005572:	e008      	b.n	8005586 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005574:	f7fe fa2c 	bl	80039d0 <HAL_GetTick>
 8005578:	4602      	mov	r2, r0
 800557a:	693b      	ldr	r3, [r7, #16]
 800557c:	1ad3      	subs	r3, r2, r3
 800557e:	2b02      	cmp	r3, #2
 8005580:	d901      	bls.n	8005586 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005582:	2303      	movs	r3, #3
 8005584:	e045      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005586:	4b06      	ldr	r3, [pc, #24]	@ (80055a0 <HAL_RCC_OscConfig+0x470>)
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800558e:	2b00      	cmp	r3, #0
 8005590:	d1f0      	bne.n	8005574 <HAL_RCC_OscConfig+0x444>
 8005592:	e03d      	b.n	8005610 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	699b      	ldr	r3, [r3, #24]
 8005598:	2b01      	cmp	r3, #1
 800559a:	d107      	bne.n	80055ac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800559c:	2301      	movs	r3, #1
 800559e:	e038      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
 80055a0:	40023800 	.word	0x40023800
 80055a4:	40007000 	.word	0x40007000
 80055a8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80055ac:	4b1b      	ldr	r3, [pc, #108]	@ (800561c <HAL_RCC_OscConfig+0x4ec>)
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	699b      	ldr	r3, [r3, #24]
 80055b6:	2b01      	cmp	r3, #1
 80055b8:	d028      	beq.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055c4:	429a      	cmp	r2, r3
 80055c6:	d121      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055d2:	429a      	cmp	r2, r3
 80055d4:	d11a      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055d6:	68fa      	ldr	r2, [r7, #12]
 80055d8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80055dc:	4013      	ands	r3, r2
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80055e2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055e4:	4293      	cmp	r3, r2
 80055e6:	d111      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80055f2:	085b      	lsrs	r3, r3, #1
 80055f4:	3b01      	subs	r3, #1
 80055f6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d107      	bne.n	800560c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005606:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005608:	429a      	cmp	r2, r3
 800560a:	d001      	beq.n	8005610 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800560c:	2301      	movs	r3, #1
 800560e:	e000      	b.n	8005612 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005610:	2300      	movs	r3, #0
}
 8005612:	4618      	mov	r0, r3
 8005614:	3718      	adds	r7, #24
 8005616:	46bd      	mov	sp, r7
 8005618:	bd80      	pop	{r7, pc}
 800561a:	bf00      	nop
 800561c:	40023800 	.word	0x40023800

08005620 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005620:	b580      	push	{r7, lr}
 8005622:	b084      	sub	sp, #16
 8005624:	af00      	add	r7, sp, #0
 8005626:	6078      	str	r0, [r7, #4]
 8005628:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2b00      	cmp	r3, #0
 800562e:	d101      	bne.n	8005634 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005630:	2301      	movs	r3, #1
 8005632:	e0cc      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005634:	4b68      	ldr	r3, [pc, #416]	@ (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	f003 0307 	and.w	r3, r3, #7
 800563c:	683a      	ldr	r2, [r7, #0]
 800563e:	429a      	cmp	r2, r3
 8005640:	d90c      	bls.n	800565c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005642:	4b65      	ldr	r3, [pc, #404]	@ (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005644:	683a      	ldr	r2, [r7, #0]
 8005646:	b2d2      	uxtb	r2, r2
 8005648:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800564a:	4b63      	ldr	r3, [pc, #396]	@ (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 800564c:	681b      	ldr	r3, [r3, #0]
 800564e:	f003 0307 	and.w	r3, r3, #7
 8005652:	683a      	ldr	r2, [r7, #0]
 8005654:	429a      	cmp	r2, r3
 8005656:	d001      	beq.n	800565c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005658:	2301      	movs	r3, #1
 800565a:	e0b8      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 0302 	and.w	r3, r3, #2
 8005664:	2b00      	cmp	r3, #0
 8005666:	d020      	beq.n	80056aa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f003 0304 	and.w	r3, r3, #4
 8005670:	2b00      	cmp	r3, #0
 8005672:	d005      	beq.n	8005680 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005674:	4b59      	ldr	r3, [pc, #356]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005676:	689b      	ldr	r3, [r3, #8]
 8005678:	4a58      	ldr	r2, [pc, #352]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800567a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800567e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	f003 0308 	and.w	r3, r3, #8
 8005688:	2b00      	cmp	r3, #0
 800568a:	d005      	beq.n	8005698 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800568c:	4b53      	ldr	r3, [pc, #332]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800568e:	689b      	ldr	r3, [r3, #8]
 8005690:	4a52      	ldr	r2, [pc, #328]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005692:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8005696:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005698:	4b50      	ldr	r3, [pc, #320]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800569a:	689b      	ldr	r3, [r3, #8]
 800569c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	689b      	ldr	r3, [r3, #8]
 80056a4:	494d      	ldr	r1, [pc, #308]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056a6:	4313      	orrs	r3, r2
 80056a8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	f003 0301 	and.w	r3, r3, #1
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d044      	beq.n	8005740 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d107      	bne.n	80056ce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056be:	4b47      	ldr	r3, [pc, #284]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d119      	bne.n	80056fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ca:	2301      	movs	r3, #1
 80056cc:	e07f      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	685b      	ldr	r3, [r3, #4]
 80056d2:	2b02      	cmp	r3, #2
 80056d4:	d003      	beq.n	80056de <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056da:	2b03      	cmp	r3, #3
 80056dc:	d107      	bne.n	80056ee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056de:	4b3f      	ldr	r3, [pc, #252]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d109      	bne.n	80056fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e06f      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056ee:	4b3b      	ldr	r3, [pc, #236]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	d101      	bne.n	80056fe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056fa:	2301      	movs	r3, #1
 80056fc:	e067      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056fe:	4b37      	ldr	r3, [pc, #220]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005700:	689b      	ldr	r3, [r3, #8]
 8005702:	f023 0203 	bic.w	r2, r3, #3
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	685b      	ldr	r3, [r3, #4]
 800570a:	4934      	ldr	r1, [pc, #208]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 800570c:	4313      	orrs	r3, r2
 800570e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005710:	f7fe f95e 	bl	80039d0 <HAL_GetTick>
 8005714:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005716:	e00a      	b.n	800572e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005718:	f7fe f95a 	bl	80039d0 <HAL_GetTick>
 800571c:	4602      	mov	r2, r0
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	1ad3      	subs	r3, r2, r3
 8005722:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005726:	4293      	cmp	r3, r2
 8005728:	d901      	bls.n	800572e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800572a:	2303      	movs	r3, #3
 800572c:	e04f      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800572e:	4b2b      	ldr	r3, [pc, #172]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005730:	689b      	ldr	r3, [r3, #8]
 8005732:	f003 020c 	and.w	r2, r3, #12
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	685b      	ldr	r3, [r3, #4]
 800573a:	009b      	lsls	r3, r3, #2
 800573c:	429a      	cmp	r2, r3
 800573e:	d1eb      	bne.n	8005718 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005740:	4b25      	ldr	r3, [pc, #148]	@ (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f003 0307 	and.w	r3, r3, #7
 8005748:	683a      	ldr	r2, [r7, #0]
 800574a:	429a      	cmp	r2, r3
 800574c:	d20c      	bcs.n	8005768 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800574e:	4b22      	ldr	r3, [pc, #136]	@ (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005750:	683a      	ldr	r2, [r7, #0]
 8005752:	b2d2      	uxtb	r2, r2
 8005754:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005756:	4b20      	ldr	r3, [pc, #128]	@ (80057d8 <HAL_RCC_ClockConfig+0x1b8>)
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	f003 0307 	and.w	r3, r3, #7
 800575e:	683a      	ldr	r2, [r7, #0]
 8005760:	429a      	cmp	r2, r3
 8005762:	d001      	beq.n	8005768 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005764:	2301      	movs	r3, #1
 8005766:	e032      	b.n	80057ce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f003 0304 	and.w	r3, r3, #4
 8005770:	2b00      	cmp	r3, #0
 8005772:	d008      	beq.n	8005786 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005774:	4b19      	ldr	r3, [pc, #100]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005776:	689b      	ldr	r3, [r3, #8]
 8005778:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	4916      	ldr	r1, [pc, #88]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005782:	4313      	orrs	r3, r2
 8005784:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	f003 0308 	and.w	r3, r3, #8
 800578e:	2b00      	cmp	r3, #0
 8005790:	d009      	beq.n	80057a6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005792:	4b12      	ldr	r3, [pc, #72]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	691b      	ldr	r3, [r3, #16]
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	490e      	ldr	r1, [pc, #56]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80057a2:	4313      	orrs	r3, r2
 80057a4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80057a6:	f000 f821 	bl	80057ec <HAL_RCC_GetSysClockFreq>
 80057aa:	4602      	mov	r2, r0
 80057ac:	4b0b      	ldr	r3, [pc, #44]	@ (80057dc <HAL_RCC_ClockConfig+0x1bc>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	091b      	lsrs	r3, r3, #4
 80057b2:	f003 030f 	and.w	r3, r3, #15
 80057b6:	490a      	ldr	r1, [pc, #40]	@ (80057e0 <HAL_RCC_ClockConfig+0x1c0>)
 80057b8:	5ccb      	ldrb	r3, [r1, r3]
 80057ba:	fa22 f303 	lsr.w	r3, r2, r3
 80057be:	4a09      	ldr	r2, [pc, #36]	@ (80057e4 <HAL_RCC_ClockConfig+0x1c4>)
 80057c0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057c2:	4b09      	ldr	r3, [pc, #36]	@ (80057e8 <HAL_RCC_ClockConfig+0x1c8>)
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	4618      	mov	r0, r3
 80057c8:	f7fe f8be 	bl	8003948 <HAL_InitTick>

  return HAL_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	3710      	adds	r7, #16
 80057d2:	46bd      	mov	sp, r7
 80057d4:	bd80      	pop	{r7, pc}
 80057d6:	bf00      	nop
 80057d8:	40023c00 	.word	0x40023c00
 80057dc:	40023800 	.word	0x40023800
 80057e0:	0800b7c8 	.word	0x0800b7c8
 80057e4:	20000020 	.word	0x20000020
 80057e8:	20000024 	.word	0x20000024

080057ec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057f0:	b094      	sub	sp, #80	@ 0x50
 80057f2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057f4:	2300      	movs	r3, #0
 80057f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80057f8:	2300      	movs	r3, #0
 80057fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80057fc:	2300      	movs	r3, #0
 80057fe:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005800:	2300      	movs	r3, #0
 8005802:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005804:	4b79      	ldr	r3, [pc, #484]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005806:	689b      	ldr	r3, [r3, #8]
 8005808:	f003 030c 	and.w	r3, r3, #12
 800580c:	2b08      	cmp	r3, #8
 800580e:	d00d      	beq.n	800582c <HAL_RCC_GetSysClockFreq+0x40>
 8005810:	2b08      	cmp	r3, #8
 8005812:	f200 80e1 	bhi.w	80059d8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005816:	2b00      	cmp	r3, #0
 8005818:	d002      	beq.n	8005820 <HAL_RCC_GetSysClockFreq+0x34>
 800581a:	2b04      	cmp	r3, #4
 800581c:	d003      	beq.n	8005826 <HAL_RCC_GetSysClockFreq+0x3a>
 800581e:	e0db      	b.n	80059d8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005820:	4b73      	ldr	r3, [pc, #460]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005822:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 8005824:	e0db      	b.n	80059de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005826:	4b73      	ldr	r3, [pc, #460]	@ (80059f4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005828:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800582a:	e0d8      	b.n	80059de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800582c:	4b6f      	ldr	r3, [pc, #444]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005834:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005836:	4b6d      	ldr	r3, [pc, #436]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800583e:	2b00      	cmp	r3, #0
 8005840:	d063      	beq.n	800590a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005842:	4b6a      	ldr	r3, [pc, #424]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 8005844:	685b      	ldr	r3, [r3, #4]
 8005846:	099b      	lsrs	r3, r3, #6
 8005848:	2200      	movs	r2, #0
 800584a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800584c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800584e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005850:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005854:	633b      	str	r3, [r7, #48]	@ 0x30
 8005856:	2300      	movs	r3, #0
 8005858:	637b      	str	r3, [r7, #52]	@ 0x34
 800585a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800585e:	4622      	mov	r2, r4
 8005860:	462b      	mov	r3, r5
 8005862:	f04f 0000 	mov.w	r0, #0
 8005866:	f04f 0100 	mov.w	r1, #0
 800586a:	0159      	lsls	r1, r3, #5
 800586c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005870:	0150      	lsls	r0, r2, #5
 8005872:	4602      	mov	r2, r0
 8005874:	460b      	mov	r3, r1
 8005876:	4621      	mov	r1, r4
 8005878:	1a51      	subs	r1, r2, r1
 800587a:	6139      	str	r1, [r7, #16]
 800587c:	4629      	mov	r1, r5
 800587e:	eb63 0301 	sbc.w	r3, r3, r1
 8005882:	617b      	str	r3, [r7, #20]
 8005884:	f04f 0200 	mov.w	r2, #0
 8005888:	f04f 0300 	mov.w	r3, #0
 800588c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005890:	4659      	mov	r1, fp
 8005892:	018b      	lsls	r3, r1, #6
 8005894:	4651      	mov	r1, sl
 8005896:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800589a:	4651      	mov	r1, sl
 800589c:	018a      	lsls	r2, r1, #6
 800589e:	4651      	mov	r1, sl
 80058a0:	ebb2 0801 	subs.w	r8, r2, r1
 80058a4:	4659      	mov	r1, fp
 80058a6:	eb63 0901 	sbc.w	r9, r3, r1
 80058aa:	f04f 0200 	mov.w	r2, #0
 80058ae:	f04f 0300 	mov.w	r3, #0
 80058b2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058b6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058ba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058be:	4690      	mov	r8, r2
 80058c0:	4699      	mov	r9, r3
 80058c2:	4623      	mov	r3, r4
 80058c4:	eb18 0303 	adds.w	r3, r8, r3
 80058c8:	60bb      	str	r3, [r7, #8]
 80058ca:	462b      	mov	r3, r5
 80058cc:	eb49 0303 	adc.w	r3, r9, r3
 80058d0:	60fb      	str	r3, [r7, #12]
 80058d2:	f04f 0200 	mov.w	r2, #0
 80058d6:	f04f 0300 	mov.w	r3, #0
 80058da:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058de:	4629      	mov	r1, r5
 80058e0:	024b      	lsls	r3, r1, #9
 80058e2:	4621      	mov	r1, r4
 80058e4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058e8:	4621      	mov	r1, r4
 80058ea:	024a      	lsls	r2, r1, #9
 80058ec:	4610      	mov	r0, r2
 80058ee:	4619      	mov	r1, r3
 80058f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058f2:	2200      	movs	r2, #0
 80058f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80058f6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80058f8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80058fc:	f7fb f964 	bl	8000bc8 <__aeabi_uldivmod>
 8005900:	4602      	mov	r2, r0
 8005902:	460b      	mov	r3, r1
 8005904:	4613      	mov	r3, r2
 8005906:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005908:	e058      	b.n	80059bc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800590a:	4b38      	ldr	r3, [pc, #224]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 800590c:	685b      	ldr	r3, [r3, #4]
 800590e:	099b      	lsrs	r3, r3, #6
 8005910:	2200      	movs	r2, #0
 8005912:	4618      	mov	r0, r3
 8005914:	4611      	mov	r1, r2
 8005916:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800591a:	623b      	str	r3, [r7, #32]
 800591c:	2300      	movs	r3, #0
 800591e:	627b      	str	r3, [r7, #36]	@ 0x24
 8005920:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005924:	4642      	mov	r2, r8
 8005926:	464b      	mov	r3, r9
 8005928:	f04f 0000 	mov.w	r0, #0
 800592c:	f04f 0100 	mov.w	r1, #0
 8005930:	0159      	lsls	r1, r3, #5
 8005932:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005936:	0150      	lsls	r0, r2, #5
 8005938:	4602      	mov	r2, r0
 800593a:	460b      	mov	r3, r1
 800593c:	4641      	mov	r1, r8
 800593e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005942:	4649      	mov	r1, r9
 8005944:	eb63 0b01 	sbc.w	fp, r3, r1
 8005948:	f04f 0200 	mov.w	r2, #0
 800594c:	f04f 0300 	mov.w	r3, #0
 8005950:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005954:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005958:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800595c:	ebb2 040a 	subs.w	r4, r2, sl
 8005960:	eb63 050b 	sbc.w	r5, r3, fp
 8005964:	f04f 0200 	mov.w	r2, #0
 8005968:	f04f 0300 	mov.w	r3, #0
 800596c:	00eb      	lsls	r3, r5, #3
 800596e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005972:	00e2      	lsls	r2, r4, #3
 8005974:	4614      	mov	r4, r2
 8005976:	461d      	mov	r5, r3
 8005978:	4643      	mov	r3, r8
 800597a:	18e3      	adds	r3, r4, r3
 800597c:	603b      	str	r3, [r7, #0]
 800597e:	464b      	mov	r3, r9
 8005980:	eb45 0303 	adc.w	r3, r5, r3
 8005984:	607b      	str	r3, [r7, #4]
 8005986:	f04f 0200 	mov.w	r2, #0
 800598a:	f04f 0300 	mov.w	r3, #0
 800598e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005992:	4629      	mov	r1, r5
 8005994:	028b      	lsls	r3, r1, #10
 8005996:	4621      	mov	r1, r4
 8005998:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800599c:	4621      	mov	r1, r4
 800599e:	028a      	lsls	r2, r1, #10
 80059a0:	4610      	mov	r0, r2
 80059a2:	4619      	mov	r1, r3
 80059a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80059a6:	2200      	movs	r2, #0
 80059a8:	61bb      	str	r3, [r7, #24]
 80059aa:	61fa      	str	r2, [r7, #28]
 80059ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059b0:	f7fb f90a 	bl	8000bc8 <__aeabi_uldivmod>
 80059b4:	4602      	mov	r2, r0
 80059b6:	460b      	mov	r3, r1
 80059b8:	4613      	mov	r3, r2
 80059ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059bc:	4b0b      	ldr	r3, [pc, #44]	@ (80059ec <HAL_RCC_GetSysClockFreq+0x200>)
 80059be:	685b      	ldr	r3, [r3, #4]
 80059c0:	0c1b      	lsrs	r3, r3, #16
 80059c2:	f003 0303 	and.w	r3, r3, #3
 80059c6:	3301      	adds	r3, #1
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 80059cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80059ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80059d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059d4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059d6:	e002      	b.n	80059de <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059d8:	4b05      	ldr	r3, [pc, #20]	@ (80059f0 <HAL_RCC_GetSysClockFreq+0x204>)
 80059da:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80059dc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80059e0:	4618      	mov	r0, r3
 80059e2:	3750      	adds	r7, #80	@ 0x50
 80059e4:	46bd      	mov	sp, r7
 80059e6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059ea:	bf00      	nop
 80059ec:	40023800 	.word	0x40023800
 80059f0:	00f42400 	.word	0x00f42400
 80059f4:	007a1200 	.word	0x007a1200

080059f8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059f8:	b480      	push	{r7}
 80059fa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059fc:	4b03      	ldr	r3, [pc, #12]	@ (8005a0c <HAL_RCC_GetHCLKFreq+0x14>)
 80059fe:	681b      	ldr	r3, [r3, #0]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	46bd      	mov	sp, r7
 8005a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a08:	4770      	bx	lr
 8005a0a:	bf00      	nop
 8005a0c:	20000020 	.word	0x20000020

08005a10 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a10:	b580      	push	{r7, lr}
 8005a12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a14:	f7ff fff0 	bl	80059f8 <HAL_RCC_GetHCLKFreq>
 8005a18:	4602      	mov	r2, r0
 8005a1a:	4b05      	ldr	r3, [pc, #20]	@ (8005a30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a1c:	689b      	ldr	r3, [r3, #8]
 8005a1e:	0a9b      	lsrs	r3, r3, #10
 8005a20:	f003 0307 	and.w	r3, r3, #7
 8005a24:	4903      	ldr	r1, [pc, #12]	@ (8005a34 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a26:	5ccb      	ldrb	r3, [r1, r3]
 8005a28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a2c:	4618      	mov	r0, r3
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	40023800 	.word	0x40023800
 8005a34:	0800b7d8 	.word	0x0800b7d8

08005a38 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a38:	b580      	push	{r7, lr}
 8005a3a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a3c:	f7ff ffdc 	bl	80059f8 <HAL_RCC_GetHCLKFreq>
 8005a40:	4602      	mov	r2, r0
 8005a42:	4b05      	ldr	r3, [pc, #20]	@ (8005a58 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a44:	689b      	ldr	r3, [r3, #8]
 8005a46:	0b5b      	lsrs	r3, r3, #13
 8005a48:	f003 0307 	and.w	r3, r3, #7
 8005a4c:	4903      	ldr	r1, [pc, #12]	@ (8005a5c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a4e:	5ccb      	ldrb	r3, [r1, r3]
 8005a50:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a54:	4618      	mov	r0, r3
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40023800 	.word	0x40023800
 8005a5c:	0800b7d8 	.word	0x0800b7d8

08005a60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b082      	sub	sp, #8
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d101      	bne.n	8005a72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	e041      	b.n	8005af6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a78:	b2db      	uxtb	r3, r3
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d106      	bne.n	8005a8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	2200      	movs	r2, #0
 8005a82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005a86:	6878      	ldr	r0, [r7, #4]
 8005a88:	f7fd fbb2 	bl	80031f0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	2202      	movs	r2, #2
 8005a90:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	681a      	ldr	r2, [r3, #0]
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	3304      	adds	r3, #4
 8005a9c:	4619      	mov	r1, r3
 8005a9e:	4610      	mov	r0, r2
 8005aa0:	f000 fd5c 	bl	800655c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2201      	movs	r2, #1
 8005ab0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	2201      	movs	r2, #1
 8005ab8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2201      	movs	r2, #1
 8005ac0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	2201      	movs	r2, #1
 8005ac8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	2201      	movs	r2, #1
 8005ad0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2201      	movs	r2, #1
 8005ad8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	2201      	movs	r2, #1
 8005ae8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	2201      	movs	r2, #1
 8005af0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005af4:	2300      	movs	r3, #0
}
 8005af6:	4618      	mov	r0, r3
 8005af8:	3708      	adds	r7, #8
 8005afa:	46bd      	mov	sp, r7
 8005afc:	bd80      	pop	{r7, pc}

08005afe <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005afe:	b580      	push	{r7, lr}
 8005b00:	b082      	sub	sp, #8
 8005b02:	af00      	add	r7, sp, #0
 8005b04:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d101      	bne.n	8005b10 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005b0c:	2301      	movs	r3, #1
 8005b0e:	e041      	b.n	8005b94 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b16:	b2db      	uxtb	r3, r3
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d106      	bne.n	8005b2a <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f000 f839 	bl	8005b9c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2202      	movs	r2, #2
 8005b2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681a      	ldr	r2, [r3, #0]
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	3304      	adds	r3, #4
 8005b3a:	4619      	mov	r1, r3
 8005b3c:	4610      	mov	r0, r2
 8005b3e:	f000 fd0d 	bl	800655c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	2201      	movs	r2, #1
 8005b46:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2201      	movs	r2, #1
 8005b4e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	2201      	movs	r2, #1
 8005b56:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2201      	movs	r2, #1
 8005b5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2201      	movs	r2, #1
 8005b66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	2201      	movs	r2, #1
 8005b6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	2201      	movs	r2, #1
 8005b76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	2201      	movs	r2, #1
 8005b7e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	2201      	movs	r2, #1
 8005b86:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005b92:	2300      	movs	r3, #0
}
 8005b94:	4618      	mov	r0, r3
 8005b96:	3708      	adds	r7, #8
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	bd80      	pop	{r7, pc}

08005b9c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8005ba4:	bf00      	nop
 8005ba6:	370c      	adds	r7, #12
 8005ba8:	46bd      	mov	sp, r7
 8005baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bae:	4770      	bx	lr

08005bb0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005bb0:	b580      	push	{r7, lr}
 8005bb2:	b084      	sub	sp, #16
 8005bb4:	af00      	add	r7, sp, #0
 8005bb6:	6078      	str	r0, [r7, #4]
 8005bb8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005bba:	683b      	ldr	r3, [r7, #0]
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d109      	bne.n	8005bd4 <HAL_TIM_PWM_Start+0x24>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b01      	cmp	r3, #1
 8005bca:	bf14      	ite	ne
 8005bcc:	2301      	movne	r3, #1
 8005bce:	2300      	moveq	r3, #0
 8005bd0:	b2db      	uxtb	r3, r3
 8005bd2:	e022      	b.n	8005c1a <HAL_TIM_PWM_Start+0x6a>
 8005bd4:	683b      	ldr	r3, [r7, #0]
 8005bd6:	2b04      	cmp	r3, #4
 8005bd8:	d109      	bne.n	8005bee <HAL_TIM_PWM_Start+0x3e>
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005be0:	b2db      	uxtb	r3, r3
 8005be2:	2b01      	cmp	r3, #1
 8005be4:	bf14      	ite	ne
 8005be6:	2301      	movne	r3, #1
 8005be8:	2300      	moveq	r3, #0
 8005bea:	b2db      	uxtb	r3, r3
 8005bec:	e015      	b.n	8005c1a <HAL_TIM_PWM_Start+0x6a>
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	2b08      	cmp	r3, #8
 8005bf2:	d109      	bne.n	8005c08 <HAL_TIM_PWM_Start+0x58>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005bfa:	b2db      	uxtb	r3, r3
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	bf14      	ite	ne
 8005c00:	2301      	movne	r3, #1
 8005c02:	2300      	moveq	r3, #0
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	e008      	b.n	8005c1a <HAL_TIM_PWM_Start+0x6a>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005c0e:	b2db      	uxtb	r3, r3
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	bf14      	ite	ne
 8005c14:	2301      	movne	r3, #1
 8005c16:	2300      	moveq	r3, #0
 8005c18:	b2db      	uxtb	r3, r3
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d001      	beq.n	8005c22 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005c1e:	2301      	movs	r3, #1
 8005c20:	e07c      	b.n	8005d1c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005c22:	683b      	ldr	r3, [r7, #0]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d104      	bne.n	8005c32 <HAL_TIM_PWM_Start+0x82>
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2202      	movs	r2, #2
 8005c2c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005c30:	e013      	b.n	8005c5a <HAL_TIM_PWM_Start+0xaa>
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	2b04      	cmp	r3, #4
 8005c36:	d104      	bne.n	8005c42 <HAL_TIM_PWM_Start+0x92>
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2202      	movs	r2, #2
 8005c3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005c40:	e00b      	b.n	8005c5a <HAL_TIM_PWM_Start+0xaa>
 8005c42:	683b      	ldr	r3, [r7, #0]
 8005c44:	2b08      	cmp	r3, #8
 8005c46:	d104      	bne.n	8005c52 <HAL_TIM_PWM_Start+0xa2>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2202      	movs	r2, #2
 8005c4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005c50:	e003      	b.n	8005c5a <HAL_TIM_PWM_Start+0xaa>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	2202      	movs	r2, #2
 8005c56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	2201      	movs	r2, #1
 8005c60:	6839      	ldr	r1, [r7, #0]
 8005c62:	4618      	mov	r0, r3
 8005c64:	f000 ff64 	bl	8006b30 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4a2d      	ldr	r2, [pc, #180]	@ (8005d24 <HAL_TIM_PWM_Start+0x174>)
 8005c6e:	4293      	cmp	r3, r2
 8005c70:	d004      	beq.n	8005c7c <HAL_TIM_PWM_Start+0xcc>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a2c      	ldr	r2, [pc, #176]	@ (8005d28 <HAL_TIM_PWM_Start+0x178>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d101      	bne.n	8005c80 <HAL_TIM_PWM_Start+0xd0>
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	e000      	b.n	8005c82 <HAL_TIM_PWM_Start+0xd2>
 8005c80:	2300      	movs	r3, #0
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d007      	beq.n	8005c96 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005c94:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4a22      	ldr	r2, [pc, #136]	@ (8005d24 <HAL_TIM_PWM_Start+0x174>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d022      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ca8:	d01d      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	681b      	ldr	r3, [r3, #0]
 8005cae:	4a1f      	ldr	r2, [pc, #124]	@ (8005d2c <HAL_TIM_PWM_Start+0x17c>)
 8005cb0:	4293      	cmp	r3, r2
 8005cb2:	d018      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	4a1d      	ldr	r2, [pc, #116]	@ (8005d30 <HAL_TIM_PWM_Start+0x180>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d013      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	4a1c      	ldr	r2, [pc, #112]	@ (8005d34 <HAL_TIM_PWM_Start+0x184>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d00e      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	4a16      	ldr	r2, [pc, #88]	@ (8005d28 <HAL_TIM_PWM_Start+0x178>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d009      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	4a18      	ldr	r2, [pc, #96]	@ (8005d38 <HAL_TIM_PWM_Start+0x188>)
 8005cd8:	4293      	cmp	r3, r2
 8005cda:	d004      	beq.n	8005ce6 <HAL_TIM_PWM_Start+0x136>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	4a16      	ldr	r2, [pc, #88]	@ (8005d3c <HAL_TIM_PWM_Start+0x18c>)
 8005ce2:	4293      	cmp	r3, r2
 8005ce4:	d111      	bne.n	8005d0a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005ce6:	687b      	ldr	r3, [r7, #4]
 8005ce8:	681b      	ldr	r3, [r3, #0]
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 0307 	and.w	r3, r3, #7
 8005cf0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	2b06      	cmp	r3, #6
 8005cf6:	d010      	beq.n	8005d1a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	681a      	ldr	r2, [r3, #0]
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f042 0201 	orr.w	r2, r2, #1
 8005d06:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005d08:	e007      	b.n	8005d1a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	681a      	ldr	r2, [r3, #0]
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f042 0201 	orr.w	r2, r2, #1
 8005d18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}
 8005d24:	40010000 	.word	0x40010000
 8005d28:	40010400 	.word	0x40010400
 8005d2c:	40000400 	.word	0x40000400
 8005d30:	40000800 	.word	0x40000800
 8005d34:	40000c00 	.word	0x40000c00
 8005d38:	40014000 	.word	0x40014000
 8005d3c:	40001800 	.word	0x40001800

08005d40 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8005d40:	b580      	push	{r7, lr}
 8005d42:	b086      	sub	sp, #24
 8005d44:	af00      	add	r7, sp, #0
 8005d46:	6078      	str	r0, [r7, #4]
 8005d48:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d101      	bne.n	8005d54 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005d50:	2301      	movs	r3, #1
 8005d52:	e097      	b.n	8005e84 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d5a:	b2db      	uxtb	r3, r3
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	d106      	bne.n	8005d6e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005d68:	6878      	ldr	r0, [r7, #4]
 8005d6a:	f7fd faa5 	bl	80032b8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2202      	movs	r2, #2
 8005d72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	689b      	ldr	r3, [r3, #8]
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	6812      	ldr	r2, [r2, #0]
 8005d80:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005d84:	f023 0307 	bic.w	r3, r3, #7
 8005d88:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681a      	ldr	r2, [r3, #0]
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	3304      	adds	r3, #4
 8005d92:	4619      	mov	r1, r3
 8005d94:	4610      	mov	r0, r2
 8005d96:	f000 fbe1 	bl	800655c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	689b      	ldr	r3, [r3, #8]
 8005da0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	699b      	ldr	r3, [r3, #24]
 8005da8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	6a1b      	ldr	r3, [r3, #32]
 8005db0:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005db2:	683b      	ldr	r3, [r7, #0]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	697a      	ldr	r2, [r7, #20]
 8005db8:	4313      	orrs	r3, r2
 8005dba:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005dc2:	f023 0303 	bic.w	r3, r3, #3
 8005dc6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	689a      	ldr	r2, [r3, #8]
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	699b      	ldr	r3, [r3, #24]
 8005dd0:	021b      	lsls	r3, r3, #8
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	693a      	ldr	r2, [r7, #16]
 8005dd6:	4313      	orrs	r3, r2
 8005dd8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005dda:	693b      	ldr	r3, [r7, #16]
 8005ddc:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005de0:	f023 030c 	bic.w	r3, r3, #12
 8005de4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005de6:	693b      	ldr	r3, [r7, #16]
 8005de8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005dec:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005df0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005df2:	683b      	ldr	r3, [r7, #0]
 8005df4:	68da      	ldr	r2, [r3, #12]
 8005df6:	683b      	ldr	r3, [r7, #0]
 8005df8:	69db      	ldr	r3, [r3, #28]
 8005dfa:	021b      	lsls	r3, r3, #8
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	693a      	ldr	r2, [r7, #16]
 8005e00:	4313      	orrs	r3, r2
 8005e02:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005e04:	683b      	ldr	r3, [r7, #0]
 8005e06:	691b      	ldr	r3, [r3, #16]
 8005e08:	011a      	lsls	r2, r3, #4
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	031b      	lsls	r3, r3, #12
 8005e10:	4313      	orrs	r3, r2
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	4313      	orrs	r3, r2
 8005e16:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005e1e:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005e26:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	685a      	ldr	r2, [r3, #4]
 8005e2c:	683b      	ldr	r3, [r7, #0]
 8005e2e:	695b      	ldr	r3, [r3, #20]
 8005e30:	011b      	lsls	r3, r3, #4
 8005e32:	4313      	orrs	r3, r2
 8005e34:	68fa      	ldr	r2, [r7, #12]
 8005e36:	4313      	orrs	r3, r2
 8005e38:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	697a      	ldr	r2, [r7, #20]
 8005e40:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	693a      	ldr	r2, [r7, #16]
 8005e48:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	68fa      	ldr	r2, [r7, #12]
 8005e50:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2201      	movs	r2, #1
 8005e56:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2201      	movs	r2, #1
 8005e5e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	2201      	movs	r2, #1
 8005e66:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	2201      	movs	r2, #1
 8005e6e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005e72:	687b      	ldr	r3, [r7, #4]
 8005e74:	2201      	movs	r2, #1
 8005e76:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	2201      	movs	r2, #1
 8005e7e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3718      	adds	r7, #24
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <HAL_TIM_Encoder_Start_IT>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	6078      	str	r0, [r7, #4]
 8005e94:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005e9c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ea4:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005eac:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005eb4:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005eb6:	683b      	ldr	r3, [r7, #0]
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d110      	bne.n	8005ede <HAL_TIM_Encoder_Start_IT+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ebc:	7bfb      	ldrb	r3, [r7, #15]
 8005ebe:	2b01      	cmp	r3, #1
 8005ec0:	d102      	bne.n	8005ec8 <HAL_TIM_Encoder_Start_IT+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005ec2:	7b7b      	ldrb	r3, [r7, #13]
 8005ec4:	2b01      	cmp	r3, #1
 8005ec6:	d001      	beq.n	8005ecc <HAL_TIM_Encoder_Start_IT+0x40>
    {
      return HAL_ERROR;
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e089      	b.n	8005fe0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	2202      	movs	r2, #2
 8005ed0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2202      	movs	r2, #2
 8005ed8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005edc:	e031      	b.n	8005f42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	2b04      	cmp	r3, #4
 8005ee2:	d110      	bne.n	8005f06 <HAL_TIM_Encoder_Start_IT+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ee4:	7bbb      	ldrb	r3, [r7, #14]
 8005ee6:	2b01      	cmp	r3, #1
 8005ee8:	d102      	bne.n	8005ef0 <HAL_TIM_Encoder_Start_IT+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005eea:	7b3b      	ldrb	r3, [r7, #12]
 8005eec:	2b01      	cmp	r3, #1
 8005eee:	d001      	beq.n	8005ef4 <HAL_TIM_Encoder_Start_IT+0x68>
    {
      return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e075      	b.n	8005fe0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	2202      	movs	r2, #2
 8005ef8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2202      	movs	r2, #2
 8005f00:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f04:	e01d      	b.n	8005f42 <HAL_TIM_Encoder_Start_IT+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f06:	7bfb      	ldrb	r3, [r7, #15]
 8005f08:	2b01      	cmp	r3, #1
 8005f0a:	d108      	bne.n	8005f1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f0c:	7bbb      	ldrb	r3, [r7, #14]
 8005f0e:	2b01      	cmp	r3, #1
 8005f10:	d105      	bne.n	8005f1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005f12:	7b7b      	ldrb	r3, [r7, #13]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d102      	bne.n	8005f1e <HAL_TIM_Encoder_Start_IT+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005f18:	7b3b      	ldrb	r3, [r7, #12]
 8005f1a:	2b01      	cmp	r3, #1
 8005f1c:	d001      	beq.n	8005f22 <HAL_TIM_Encoder_Start_IT+0x96>
    {
      return HAL_ERROR;
 8005f1e:	2301      	movs	r3, #1
 8005f20:	e05e      	b.n	8005fe0 <HAL_TIM_Encoder_Start_IT+0x154>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2202      	movs	r2, #2
 8005f26:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2202      	movs	r2, #2
 8005f2e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	2202      	movs	r2, #2
 8005f36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	2202      	movs	r2, #2
 8005f3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  /* Enable the capture compare Interrupts 1 and/or 2 */
  switch (Channel)
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d003      	beq.n	8005f50 <HAL_TIM_Encoder_Start_IT+0xc4>
 8005f48:	683b      	ldr	r3, [r7, #0]
 8005f4a:	2b04      	cmp	r3, #4
 8005f4c:	d010      	beq.n	8005f70 <HAL_TIM_Encoder_Start_IT+0xe4>
 8005f4e:	e01f      	b.n	8005f90 <HAL_TIM_Encoder_Start_IT+0x104>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2201      	movs	r2, #1
 8005f56:	2100      	movs	r1, #0
 8005f58:	4618      	mov	r0, r3
 8005f5a:	f000 fde9 	bl	8006b30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	68da      	ldr	r2, [r3, #12]
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f042 0202 	orr.w	r2, r2, #2
 8005f6c:	60da      	str	r2, [r3, #12]
      break;
 8005f6e:	e02e      	b.n	8005fce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	2201      	movs	r2, #1
 8005f76:	2104      	movs	r1, #4
 8005f78:	4618      	mov	r0, r3
 8005f7a:	f000 fdd9 	bl	8006b30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	68da      	ldr	r2, [r3, #12]
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	f042 0204 	orr.w	r2, r2, #4
 8005f8c:	60da      	str	r2, [r3, #12]
      break;
 8005f8e:	e01e      	b.n	8005fce <HAL_TIM_Encoder_Start_IT+0x142>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	2201      	movs	r2, #1
 8005f96:	2100      	movs	r1, #0
 8005f98:	4618      	mov	r0, r3
 8005f9a:	f000 fdc9 	bl	8006b30 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	2201      	movs	r2, #1
 8005fa4:	2104      	movs	r1, #4
 8005fa6:	4618      	mov	r0, r3
 8005fa8:	f000 fdc2 	bl	8006b30 <TIM_CCxChannelCmd>
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	68da      	ldr	r2, [r3, #12]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	f042 0202 	orr.w	r2, r2, #2
 8005fba:	60da      	str	r2, [r3, #12]
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68da      	ldr	r2, [r3, #12]
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	f042 0204 	orr.w	r2, r2, #4
 8005fca:	60da      	str	r2, [r3, #12]
      break;
 8005fcc:	bf00      	nop
    }
  }

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	681a      	ldr	r2, [r3, #0]
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f042 0201 	orr.w	r2, r2, #1
 8005fdc:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	3710      	adds	r7, #16
 8005fe4:	46bd      	mov	sp, r7
 8005fe6:	bd80      	pop	{r7, pc}

08005fe8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	691b      	ldr	r3, [r3, #16]
 8005ff6:	f003 0302 	and.w	r3, r3, #2
 8005ffa:	2b02      	cmp	r3, #2
 8005ffc:	d122      	bne.n	8006044 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	68db      	ldr	r3, [r3, #12]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b02      	cmp	r3, #2
 800600a:	d11b      	bne.n	8006044 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	f06f 0202 	mvn.w	r2, #2
 8006014:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006016:	687b      	ldr	r3, [r7, #4]
 8006018:	2201      	movs	r2, #1
 800601a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	699b      	ldr	r3, [r3, #24]
 8006022:	f003 0303 	and.w	r3, r3, #3
 8006026:	2b00      	cmp	r3, #0
 8006028:	d003      	beq.n	8006032 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f7fb f8d6 	bl	80011dc <HAL_TIM_IC_CaptureCallback>
 8006030:	e005      	b.n	800603e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006032:	6878      	ldr	r0, [r7, #4]
 8006034:	f000 fa73 	bl	800651e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f000 fa7a 	bl	8006532 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	691b      	ldr	r3, [r3, #16]
 800604a:	f003 0304 	and.w	r3, r3, #4
 800604e:	2b04      	cmp	r3, #4
 8006050:	d122      	bne.n	8006098 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	f003 0304 	and.w	r3, r3, #4
 800605c:	2b04      	cmp	r3, #4
 800605e:	d11b      	bne.n	8006098 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	f06f 0204 	mvn.w	r2, #4
 8006068:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2202      	movs	r2, #2
 800606e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	699b      	ldr	r3, [r3, #24]
 8006076:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800607a:	2b00      	cmp	r3, #0
 800607c:	d003      	beq.n	8006086 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800607e:	6878      	ldr	r0, [r7, #4]
 8006080:	f7fb f8ac 	bl	80011dc <HAL_TIM_IC_CaptureCallback>
 8006084:	e005      	b.n	8006092 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006086:	6878      	ldr	r0, [r7, #4]
 8006088:	f000 fa49 	bl	800651e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800608c:	6878      	ldr	r0, [r7, #4]
 800608e:	f000 fa50 	bl	8006532 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	2200      	movs	r2, #0
 8006096:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	691b      	ldr	r3, [r3, #16]
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b08      	cmp	r3, #8
 80060a4:	d122      	bne.n	80060ec <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68db      	ldr	r3, [r3, #12]
 80060ac:	f003 0308 	and.w	r3, r3, #8
 80060b0:	2b08      	cmp	r3, #8
 80060b2:	d11b      	bne.n	80060ec <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	f06f 0208 	mvn.w	r2, #8
 80060bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	2204      	movs	r2, #4
 80060c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	681b      	ldr	r3, [r3, #0]
 80060c8:	69db      	ldr	r3, [r3, #28]
 80060ca:	f003 0303 	and.w	r3, r3, #3
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d003      	beq.n	80060da <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f7fb f882 	bl	80011dc <HAL_TIM_IC_CaptureCallback>
 80060d8:	e005      	b.n	80060e6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80060da:	6878      	ldr	r0, [r7, #4]
 80060dc:	f000 fa1f 	bl	800651e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80060e0:	6878      	ldr	r0, [r7, #4]
 80060e2:	f000 fa26 	bl	8006532 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	2200      	movs	r2, #0
 80060ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	f003 0310 	and.w	r3, r3, #16
 80060f6:	2b10      	cmp	r3, #16
 80060f8:	d122      	bne.n	8006140 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	68db      	ldr	r3, [r3, #12]
 8006100:	f003 0310 	and.w	r3, r3, #16
 8006104:	2b10      	cmp	r3, #16
 8006106:	d11b      	bne.n	8006140 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f06f 0210 	mvn.w	r2, #16
 8006110:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2208      	movs	r2, #8
 8006116:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	69db      	ldr	r3, [r3, #28]
 800611e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006122:	2b00      	cmp	r3, #0
 8006124:	d003      	beq.n	800612e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006126:	6878      	ldr	r0, [r7, #4]
 8006128:	f7fb f858 	bl	80011dc <HAL_TIM_IC_CaptureCallback>
 800612c:	e005      	b.n	800613a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f9f5 	bl	800651e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006134:	6878      	ldr	r0, [r7, #4]
 8006136:	f000 f9fc 	bl	8006532 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	2200      	movs	r2, #0
 800613e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	691b      	ldr	r3, [r3, #16]
 8006146:	f003 0301 	and.w	r3, r3, #1
 800614a:	2b01      	cmp	r3, #1
 800614c:	d10e      	bne.n	800616c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68db      	ldr	r3, [r3, #12]
 8006154:	f003 0301 	and.w	r3, r3, #1
 8006158:	2b01      	cmp	r3, #1
 800615a:	d107      	bne.n	800616c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f06f 0201 	mvn.w	r2, #1
 8006164:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006166:	6878      	ldr	r0, [r7, #4]
 8006168:	f000 f9cf 	bl	800650a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	691b      	ldr	r3, [r3, #16]
 8006172:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006176:	2b80      	cmp	r3, #128	@ 0x80
 8006178:	d10e      	bne.n	8006198 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	68db      	ldr	r3, [r3, #12]
 8006180:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006184:	2b80      	cmp	r3, #128	@ 0x80
 8006186:	d107      	bne.n	8006198 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006190:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f000 fdca 	bl	8006d2c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	691b      	ldr	r3, [r3, #16]
 800619e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061a2:	2b40      	cmp	r3, #64	@ 0x40
 80061a4:	d10e      	bne.n	80061c4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	68db      	ldr	r3, [r3, #12]
 80061ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80061b0:	2b40      	cmp	r3, #64	@ 0x40
 80061b2:	d107      	bne.n	80061c4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80061bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80061be:	6878      	ldr	r0, [r7, #4]
 80061c0:	f000 f9c1 	bl	8006546 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	691b      	ldr	r3, [r3, #16]
 80061ca:	f003 0320 	and.w	r3, r3, #32
 80061ce:	2b20      	cmp	r3, #32
 80061d0:	d10e      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0320 	and.w	r3, r3, #32
 80061dc:	2b20      	cmp	r3, #32
 80061de:	d107      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f06f 0220 	mvn.w	r2, #32
 80061e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80061ea:	6878      	ldr	r0, [r7, #4]
 80061ec:	f000 fd94 	bl	8006d18 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80061f0:	bf00      	nop
 80061f2:	3708      	adds	r7, #8
 80061f4:	46bd      	mov	sp, r7
 80061f6:	bd80      	pop	{r7, pc}

080061f8 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80061f8:	b580      	push	{r7, lr}
 80061fa:	b086      	sub	sp, #24
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	60f8      	str	r0, [r7, #12]
 8006200:	60b9      	str	r1, [r7, #8]
 8006202:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006204:	2300      	movs	r3, #0
 8006206:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800620e:	2b01      	cmp	r3, #1
 8006210:	d101      	bne.n	8006216 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006212:	2302      	movs	r3, #2
 8006214:	e0ae      	b.n	8006374 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006216:	68fb      	ldr	r3, [r7, #12]
 8006218:	2201      	movs	r2, #1
 800621a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	2b0c      	cmp	r3, #12
 8006222:	f200 809f 	bhi.w	8006364 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006226:	a201      	add	r2, pc, #4	@ (adr r2, 800622c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006228:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800622c:	08006261 	.word	0x08006261
 8006230:	08006365 	.word	0x08006365
 8006234:	08006365 	.word	0x08006365
 8006238:	08006365 	.word	0x08006365
 800623c:	080062a1 	.word	0x080062a1
 8006240:	08006365 	.word	0x08006365
 8006244:	08006365 	.word	0x08006365
 8006248:	08006365 	.word	0x08006365
 800624c:	080062e3 	.word	0x080062e3
 8006250:	08006365 	.word	0x08006365
 8006254:	08006365 	.word	0x08006365
 8006258:	08006365 	.word	0x08006365
 800625c:	08006323 	.word	0x08006323
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	68b9      	ldr	r1, [r7, #8]
 8006266:	4618      	mov	r0, r3
 8006268:	f000 fa18 	bl	800669c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800626c:	68fb      	ldr	r3, [r7, #12]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	699a      	ldr	r2, [r3, #24]
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f042 0208 	orr.w	r2, r2, #8
 800627a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	699a      	ldr	r2, [r3, #24]
 8006282:	68fb      	ldr	r3, [r7, #12]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f022 0204 	bic.w	r2, r2, #4
 800628a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	6999      	ldr	r1, [r3, #24]
 8006292:	68bb      	ldr	r3, [r7, #8]
 8006294:	691a      	ldr	r2, [r3, #16]
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	430a      	orrs	r2, r1
 800629c:	619a      	str	r2, [r3, #24]
      break;
 800629e:	e064      	b.n	800636a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80062a0:	68fb      	ldr	r3, [r7, #12]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	68b9      	ldr	r1, [r7, #8]
 80062a6:	4618      	mov	r0, r3
 80062a8:	f000 fa68 	bl	800677c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	699a      	ldr	r2, [r3, #24]
 80062b2:	68fb      	ldr	r3, [r7, #12]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80062ba:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	699a      	ldr	r2, [r3, #24]
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	681b      	ldr	r3, [r3, #0]
 80062c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	6999      	ldr	r1, [r3, #24]
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	691b      	ldr	r3, [r3, #16]
 80062d6:	021a      	lsls	r2, r3, #8
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	430a      	orrs	r2, r1
 80062de:	619a      	str	r2, [r3, #24]
      break;
 80062e0:	e043      	b.n	800636a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	68b9      	ldr	r1, [r7, #8]
 80062e8:	4618      	mov	r0, r3
 80062ea:	f000 fabd 	bl	8006868 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	69da      	ldr	r2, [r3, #28]
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	f042 0208 	orr.w	r2, r2, #8
 80062fc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	69da      	ldr	r2, [r3, #28]
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	f022 0204 	bic.w	r2, r2, #4
 800630c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	69d9      	ldr	r1, [r3, #28]
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	691a      	ldr	r2, [r3, #16]
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	430a      	orrs	r2, r1
 800631e:	61da      	str	r2, [r3, #28]
      break;
 8006320:	e023      	b.n	800636a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	68b9      	ldr	r1, [r7, #8]
 8006328:	4618      	mov	r0, r3
 800632a:	f000 fb11 	bl	8006950 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800632e:	68fb      	ldr	r3, [r7, #12]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	69da      	ldr	r2, [r3, #28]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800633c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	69da      	ldr	r2, [r3, #28]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800634c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	69d9      	ldr	r1, [r3, #28]
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	691b      	ldr	r3, [r3, #16]
 8006358:	021a      	lsls	r2, r3, #8
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	430a      	orrs	r2, r1
 8006360:	61da      	str	r2, [r3, #28]
      break;
 8006362:	e002      	b.n	800636a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006364:	2301      	movs	r3, #1
 8006366:	75fb      	strb	r3, [r7, #23]
      break;
 8006368:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	2200      	movs	r2, #0
 800636e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006372:	7dfb      	ldrb	r3, [r7, #23]
}
 8006374:	4618      	mov	r0, r3
 8006376:	3718      	adds	r7, #24
 8006378:	46bd      	mov	sp, r7
 800637a:	bd80      	pop	{r7, pc}

0800637c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800637c:	b580      	push	{r7, lr}
 800637e:	b084      	sub	sp, #16
 8006380:	af00      	add	r7, sp, #0
 8006382:	6078      	str	r0, [r7, #4]
 8006384:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006386:	2300      	movs	r3, #0
 8006388:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800638a:	687b      	ldr	r3, [r7, #4]
 800638c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006390:	2b01      	cmp	r3, #1
 8006392:	d101      	bne.n	8006398 <HAL_TIM_ConfigClockSource+0x1c>
 8006394:	2302      	movs	r3, #2
 8006396:	e0b4      	b.n	8006502 <HAL_TIM_ConfigClockSource+0x186>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	2201      	movs	r2, #1
 800639c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2202      	movs	r2, #2
 80063a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	689b      	ldr	r3, [r3, #8]
 80063ae:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063b0:	68bb      	ldr	r3, [r7, #8]
 80063b2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80063b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80063be:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063d0:	d03e      	beq.n	8006450 <HAL_TIM_ConfigClockSource+0xd4>
 80063d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80063d6:	f200 8087 	bhi.w	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 80063da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063de:	f000 8086 	beq.w	80064ee <HAL_TIM_ConfigClockSource+0x172>
 80063e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80063e6:	d87f      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 80063e8:	2b70      	cmp	r3, #112	@ 0x70
 80063ea:	d01a      	beq.n	8006422 <HAL_TIM_ConfigClockSource+0xa6>
 80063ec:	2b70      	cmp	r3, #112	@ 0x70
 80063ee:	d87b      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 80063f0:	2b60      	cmp	r3, #96	@ 0x60
 80063f2:	d050      	beq.n	8006496 <HAL_TIM_ConfigClockSource+0x11a>
 80063f4:	2b60      	cmp	r3, #96	@ 0x60
 80063f6:	d877      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 80063f8:	2b50      	cmp	r3, #80	@ 0x50
 80063fa:	d03c      	beq.n	8006476 <HAL_TIM_ConfigClockSource+0xfa>
 80063fc:	2b50      	cmp	r3, #80	@ 0x50
 80063fe:	d873      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006400:	2b40      	cmp	r3, #64	@ 0x40
 8006402:	d058      	beq.n	80064b6 <HAL_TIM_ConfigClockSource+0x13a>
 8006404:	2b40      	cmp	r3, #64	@ 0x40
 8006406:	d86f      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006408:	2b30      	cmp	r3, #48	@ 0x30
 800640a:	d064      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x15a>
 800640c:	2b30      	cmp	r3, #48	@ 0x30
 800640e:	d86b      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006410:	2b20      	cmp	r3, #32
 8006412:	d060      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x15a>
 8006414:	2b20      	cmp	r3, #32
 8006416:	d867      	bhi.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
 8006418:	2b00      	cmp	r3, #0
 800641a:	d05c      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x15a>
 800641c:	2b10      	cmp	r3, #16
 800641e:	d05a      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x15a>
 8006420:	e062      	b.n	80064e8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6899      	ldr	r1, [r3, #8]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f000 fb5d 	bl	8006af0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800643e:	68bb      	ldr	r3, [r7, #8]
 8006440:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8006444:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68ba      	ldr	r2, [r7, #8]
 800644c:	609a      	str	r2, [r3, #8]
      break;
 800644e:	e04f      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6818      	ldr	r0, [r3, #0]
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	6899      	ldr	r1, [r3, #8]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f000 fb46 	bl	8006af0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689a      	ldr	r2, [r3, #8]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006472:	609a      	str	r2, [r3, #8]
      break;
 8006474:	e03c      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6818      	ldr	r0, [r3, #0]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	6859      	ldr	r1, [r3, #4]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	461a      	mov	r2, r3
 8006484:	f000 faba 	bl	80069fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2150      	movs	r1, #80	@ 0x50
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fb13 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 8006494:	e02c      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6818      	ldr	r0, [r3, #0]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	6859      	ldr	r1, [r3, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	461a      	mov	r2, r3
 80064a4:	f000 fad9 	bl	8006a5a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2160      	movs	r1, #96	@ 0x60
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 fb03 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 80064b4:	e01c      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	6859      	ldr	r1, [r3, #4]
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	461a      	mov	r2, r3
 80064c4:	f000 fa9a 	bl	80069fc <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2140      	movs	r1, #64	@ 0x40
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 faf3 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 80064d4:	e00c      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4619      	mov	r1, r3
 80064e0:	4610      	mov	r0, r2
 80064e2:	f000 faea 	bl	8006aba <TIM_ITRx_SetConfig>
      break;
 80064e6:	e003      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064e8:	2301      	movs	r3, #1
 80064ea:	73fb      	strb	r3, [r7, #15]
      break;
 80064ec:	e000      	b.n	80064f0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80064ee:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	2201      	movs	r2, #1
 80064f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	2200      	movs	r2, #0
 80064fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006500:	7bfb      	ldrb	r3, [r7, #15]
}
 8006502:	4618      	mov	r0, r3
 8006504:	3710      	adds	r7, #16
 8006506:	46bd      	mov	sp, r7
 8006508:	bd80      	pop	{r7, pc}

0800650a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800650a:	b480      	push	{r7}
 800650c:	b083      	sub	sp, #12
 800650e:	af00      	add	r7, sp, #0
 8006510:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006512:	bf00      	nop
 8006514:	370c      	adds	r7, #12
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr

0800651e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800651e:	b480      	push	{r7}
 8006520:	b083      	sub	sp, #12
 8006522:	af00      	add	r7, sp, #0
 8006524:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006526:	bf00      	nop
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr

08006532 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006532:	b480      	push	{r7}
 8006534:	b083      	sub	sp, #12
 8006536:	af00      	add	r7, sp, #0
 8006538:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800653a:	bf00      	nop
 800653c:	370c      	adds	r7, #12
 800653e:	46bd      	mov	sp, r7
 8006540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006544:	4770      	bx	lr

08006546 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006546:	b480      	push	{r7}
 8006548:	b083      	sub	sp, #12
 800654a:	af00      	add	r7, sp, #0
 800654c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800654e:	bf00      	nop
 8006550:	370c      	adds	r7, #12
 8006552:	46bd      	mov	sp, r7
 8006554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006558:	4770      	bx	lr
	...

0800655c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800655c:	b480      	push	{r7}
 800655e:	b085      	sub	sp, #20
 8006560:	af00      	add	r7, sp, #0
 8006562:	6078      	str	r0, [r7, #4]
 8006564:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	681b      	ldr	r3, [r3, #0]
 800656a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800656c:	687b      	ldr	r3, [r7, #4]
 800656e:	4a40      	ldr	r2, [pc, #256]	@ (8006670 <TIM_Base_SetConfig+0x114>)
 8006570:	4293      	cmp	r3, r2
 8006572:	d013      	beq.n	800659c <TIM_Base_SetConfig+0x40>
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800657a:	d00f      	beq.n	800659c <TIM_Base_SetConfig+0x40>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	4a3d      	ldr	r2, [pc, #244]	@ (8006674 <TIM_Base_SetConfig+0x118>)
 8006580:	4293      	cmp	r3, r2
 8006582:	d00b      	beq.n	800659c <TIM_Base_SetConfig+0x40>
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	4a3c      	ldr	r2, [pc, #240]	@ (8006678 <TIM_Base_SetConfig+0x11c>)
 8006588:	4293      	cmp	r3, r2
 800658a:	d007      	beq.n	800659c <TIM_Base_SetConfig+0x40>
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	4a3b      	ldr	r2, [pc, #236]	@ (800667c <TIM_Base_SetConfig+0x120>)
 8006590:	4293      	cmp	r3, r2
 8006592:	d003      	beq.n	800659c <TIM_Base_SetConfig+0x40>
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	4a3a      	ldr	r2, [pc, #232]	@ (8006680 <TIM_Base_SetConfig+0x124>)
 8006598:	4293      	cmp	r3, r2
 800659a:	d108      	bne.n	80065ae <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800659c:	68fb      	ldr	r3, [r7, #12]
 800659e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80065a2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	68fa      	ldr	r2, [r7, #12]
 80065aa:	4313      	orrs	r3, r2
 80065ac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	4a2f      	ldr	r2, [pc, #188]	@ (8006670 <TIM_Base_SetConfig+0x114>)
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d02b      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065bc:	d027      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065be:	687b      	ldr	r3, [r7, #4]
 80065c0:	4a2c      	ldr	r2, [pc, #176]	@ (8006674 <TIM_Base_SetConfig+0x118>)
 80065c2:	4293      	cmp	r3, r2
 80065c4:	d023      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	4a2b      	ldr	r2, [pc, #172]	@ (8006678 <TIM_Base_SetConfig+0x11c>)
 80065ca:	4293      	cmp	r3, r2
 80065cc:	d01f      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	4a2a      	ldr	r2, [pc, #168]	@ (800667c <TIM_Base_SetConfig+0x120>)
 80065d2:	4293      	cmp	r3, r2
 80065d4:	d01b      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	4a29      	ldr	r2, [pc, #164]	@ (8006680 <TIM_Base_SetConfig+0x124>)
 80065da:	4293      	cmp	r3, r2
 80065dc:	d017      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	4a28      	ldr	r2, [pc, #160]	@ (8006684 <TIM_Base_SetConfig+0x128>)
 80065e2:	4293      	cmp	r3, r2
 80065e4:	d013      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065e6:	687b      	ldr	r3, [r7, #4]
 80065e8:	4a27      	ldr	r2, [pc, #156]	@ (8006688 <TIM_Base_SetConfig+0x12c>)
 80065ea:	4293      	cmp	r3, r2
 80065ec:	d00f      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	4a26      	ldr	r2, [pc, #152]	@ (800668c <TIM_Base_SetConfig+0x130>)
 80065f2:	4293      	cmp	r3, r2
 80065f4:	d00b      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4a25      	ldr	r2, [pc, #148]	@ (8006690 <TIM_Base_SetConfig+0x134>)
 80065fa:	4293      	cmp	r3, r2
 80065fc:	d007      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	4a24      	ldr	r2, [pc, #144]	@ (8006694 <TIM_Base_SetConfig+0x138>)
 8006602:	4293      	cmp	r3, r2
 8006604:	d003      	beq.n	800660e <TIM_Base_SetConfig+0xb2>
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	4a23      	ldr	r2, [pc, #140]	@ (8006698 <TIM_Base_SetConfig+0x13c>)
 800660a:	4293      	cmp	r3, r2
 800660c:	d108      	bne.n	8006620 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006614:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	68db      	ldr	r3, [r3, #12]
 800661a:	68fa      	ldr	r2, [r7, #12]
 800661c:	4313      	orrs	r3, r2
 800661e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006626:	683b      	ldr	r3, [r7, #0]
 8006628:	695b      	ldr	r3, [r3, #20]
 800662a:	4313      	orrs	r3, r2
 800662c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	68fa      	ldr	r2, [r7, #12]
 8006632:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	689a      	ldr	r2, [r3, #8]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681a      	ldr	r2, [r3, #0]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	4a0a      	ldr	r2, [pc, #40]	@ (8006670 <TIM_Base_SetConfig+0x114>)
 8006648:	4293      	cmp	r3, r2
 800664a:	d003      	beq.n	8006654 <TIM_Base_SetConfig+0xf8>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	4a0c      	ldr	r2, [pc, #48]	@ (8006680 <TIM_Base_SetConfig+0x124>)
 8006650:	4293      	cmp	r3, r2
 8006652:	d103      	bne.n	800665c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006654:	683b      	ldr	r3, [r7, #0]
 8006656:	691a      	ldr	r2, [r3, #16]
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	615a      	str	r2, [r3, #20]
}
 8006662:	bf00      	nop
 8006664:	3714      	adds	r7, #20
 8006666:	46bd      	mov	sp, r7
 8006668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666c:	4770      	bx	lr
 800666e:	bf00      	nop
 8006670:	40010000 	.word	0x40010000
 8006674:	40000400 	.word	0x40000400
 8006678:	40000800 	.word	0x40000800
 800667c:	40000c00 	.word	0x40000c00
 8006680:	40010400 	.word	0x40010400
 8006684:	40014000 	.word	0x40014000
 8006688:	40014400 	.word	0x40014400
 800668c:	40014800 	.word	0x40014800
 8006690:	40001800 	.word	0x40001800
 8006694:	40001c00 	.word	0x40001c00
 8006698:	40002000 	.word	0x40002000

0800669c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800669c:	b480      	push	{r7}
 800669e:	b087      	sub	sp, #28
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
 80066a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	6a1b      	ldr	r3, [r3, #32]
 80066aa:	f023 0201 	bic.w	r2, r3, #1
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	6a1b      	ldr	r3, [r3, #32]
 80066b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	685b      	ldr	r3, [r3, #4]
 80066bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	699b      	ldr	r3, [r3, #24]
 80066c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80066c4:	68fb      	ldr	r3, [r7, #12]
 80066c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80066cc:	68fb      	ldr	r3, [r7, #12]
 80066ce:	f023 0303 	bic.w	r3, r3, #3
 80066d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	68fa      	ldr	r2, [r7, #12]
 80066da:	4313      	orrs	r3, r2
 80066dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f023 0302 	bic.w	r3, r3, #2
 80066e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80066e6:	683b      	ldr	r3, [r7, #0]
 80066e8:	689b      	ldr	r3, [r3, #8]
 80066ea:	697a      	ldr	r2, [r7, #20]
 80066ec:	4313      	orrs	r3, r2
 80066ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	4a20      	ldr	r2, [pc, #128]	@ (8006774 <TIM_OC1_SetConfig+0xd8>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d003      	beq.n	8006700 <TIM_OC1_SetConfig+0x64>
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	4a1f      	ldr	r2, [pc, #124]	@ (8006778 <TIM_OC1_SetConfig+0xdc>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d10c      	bne.n	800671a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006700:	697b      	ldr	r3, [r7, #20]
 8006702:	f023 0308 	bic.w	r3, r3, #8
 8006706:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006708:	683b      	ldr	r3, [r7, #0]
 800670a:	68db      	ldr	r3, [r3, #12]
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	4313      	orrs	r3, r2
 8006710:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006712:	697b      	ldr	r3, [r7, #20]
 8006714:	f023 0304 	bic.w	r3, r3, #4
 8006718:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	4a15      	ldr	r2, [pc, #84]	@ (8006774 <TIM_OC1_SetConfig+0xd8>)
 800671e:	4293      	cmp	r3, r2
 8006720:	d003      	beq.n	800672a <TIM_OC1_SetConfig+0x8e>
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	4a14      	ldr	r2, [pc, #80]	@ (8006778 <TIM_OC1_SetConfig+0xdc>)
 8006726:	4293      	cmp	r3, r2
 8006728:	d111      	bne.n	800674e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006730:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006738:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800673a:	683b      	ldr	r3, [r7, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	693a      	ldr	r2, [r7, #16]
 8006740:	4313      	orrs	r3, r2
 8006742:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	699b      	ldr	r3, [r3, #24]
 8006748:	693a      	ldr	r2, [r7, #16]
 800674a:	4313      	orrs	r3, r2
 800674c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	693a      	ldr	r2, [r7, #16]
 8006752:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	68fa      	ldr	r2, [r7, #12]
 8006758:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	685a      	ldr	r2, [r3, #4]
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	697a      	ldr	r2, [r7, #20]
 8006766:	621a      	str	r2, [r3, #32]
}
 8006768:	bf00      	nop
 800676a:	371c      	adds	r7, #28
 800676c:	46bd      	mov	sp, r7
 800676e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006772:	4770      	bx	lr
 8006774:	40010000 	.word	0x40010000
 8006778:	40010400 	.word	0x40010400

0800677c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800677c:	b480      	push	{r7}
 800677e:	b087      	sub	sp, #28
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a1b      	ldr	r3, [r3, #32]
 800678a:	f023 0210 	bic.w	r2, r3, #16
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	685b      	ldr	r3, [r3, #4]
 800679c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80067a4:	68fb      	ldr	r3, [r7, #12]
 80067a6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067aa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067ac:	68fb      	ldr	r3, [r7, #12]
 80067ae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067b4:	683b      	ldr	r3, [r7, #0]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	021b      	lsls	r3, r3, #8
 80067ba:	68fa      	ldr	r2, [r7, #12]
 80067bc:	4313      	orrs	r3, r2
 80067be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067c0:	697b      	ldr	r3, [r7, #20]
 80067c2:	f023 0320 	bic.w	r3, r3, #32
 80067c6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	689b      	ldr	r3, [r3, #8]
 80067cc:	011b      	lsls	r3, r3, #4
 80067ce:	697a      	ldr	r2, [r7, #20]
 80067d0:	4313      	orrs	r3, r2
 80067d2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	4a22      	ldr	r2, [pc, #136]	@ (8006860 <TIM_OC2_SetConfig+0xe4>)
 80067d8:	4293      	cmp	r3, r2
 80067da:	d003      	beq.n	80067e4 <TIM_OC2_SetConfig+0x68>
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a21      	ldr	r2, [pc, #132]	@ (8006864 <TIM_OC2_SetConfig+0xe8>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d10d      	bne.n	8006800 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80067ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	011b      	lsls	r3, r3, #4
 80067f2:	697a      	ldr	r2, [r7, #20]
 80067f4:	4313      	orrs	r3, r2
 80067f6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067f8:	697b      	ldr	r3, [r7, #20]
 80067fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067fe:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	4a17      	ldr	r2, [pc, #92]	@ (8006860 <TIM_OC2_SetConfig+0xe4>)
 8006804:	4293      	cmp	r3, r2
 8006806:	d003      	beq.n	8006810 <TIM_OC2_SetConfig+0x94>
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	4a16      	ldr	r2, [pc, #88]	@ (8006864 <TIM_OC2_SetConfig+0xe8>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d113      	bne.n	8006838 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006816:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006818:	693b      	ldr	r3, [r7, #16]
 800681a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800681e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	695b      	ldr	r3, [r3, #20]
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	693a      	ldr	r2, [r7, #16]
 8006828:	4313      	orrs	r3, r2
 800682a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	699b      	ldr	r3, [r3, #24]
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	693a      	ldr	r2, [r7, #16]
 800683c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	697a      	ldr	r2, [r7, #20]
 8006850:	621a      	str	r2, [r3, #32]
}
 8006852:	bf00      	nop
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40010000 	.word	0x40010000
 8006864:	40010400 	.word	0x40010400

08006868 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	6078      	str	r0, [r7, #4]
 8006870:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	6a1b      	ldr	r3, [r3, #32]
 8006876:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a1b      	ldr	r3, [r3, #32]
 8006882:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	685b      	ldr	r3, [r3, #4]
 8006888:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	69db      	ldr	r3, [r3, #28]
 800688e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006896:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006898:	68fb      	ldr	r3, [r7, #12]
 800689a:	f023 0303 	bic.w	r3, r3, #3
 800689e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	68fa      	ldr	r2, [r7, #12]
 80068a6:	4313      	orrs	r3, r2
 80068a8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068aa:	697b      	ldr	r3, [r7, #20]
 80068ac:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80068b0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	021b      	lsls	r3, r3, #8
 80068b8:	697a      	ldr	r2, [r7, #20]
 80068ba:	4313      	orrs	r3, r2
 80068bc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	4a21      	ldr	r2, [pc, #132]	@ (8006948 <TIM_OC3_SetConfig+0xe0>)
 80068c2:	4293      	cmp	r3, r2
 80068c4:	d003      	beq.n	80068ce <TIM_OC3_SetConfig+0x66>
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	4a20      	ldr	r2, [pc, #128]	@ (800694c <TIM_OC3_SetConfig+0xe4>)
 80068ca:	4293      	cmp	r3, r2
 80068cc:	d10d      	bne.n	80068ea <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068d4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068d6:	683b      	ldr	r3, [r7, #0]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	021b      	lsls	r3, r3, #8
 80068dc:	697a      	ldr	r2, [r7, #20]
 80068de:	4313      	orrs	r3, r2
 80068e0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068e8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	4a16      	ldr	r2, [pc, #88]	@ (8006948 <TIM_OC3_SetConfig+0xe0>)
 80068ee:	4293      	cmp	r3, r2
 80068f0:	d003      	beq.n	80068fa <TIM_OC3_SetConfig+0x92>
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	4a15      	ldr	r2, [pc, #84]	@ (800694c <TIM_OC3_SetConfig+0xe4>)
 80068f6:	4293      	cmp	r3, r2
 80068f8:	d113      	bne.n	8006922 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006900:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006902:	693b      	ldr	r3, [r7, #16]
 8006904:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006908:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800690a:	683b      	ldr	r3, [r7, #0]
 800690c:	695b      	ldr	r3, [r3, #20]
 800690e:	011b      	lsls	r3, r3, #4
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	4313      	orrs	r3, r2
 8006914:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	699b      	ldr	r3, [r3, #24]
 800691a:	011b      	lsls	r3, r3, #4
 800691c:	693a      	ldr	r2, [r7, #16]
 800691e:	4313      	orrs	r3, r2
 8006920:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	693a      	ldr	r2, [r7, #16]
 8006926:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	68fa      	ldr	r2, [r7, #12]
 800692c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800692e:	683b      	ldr	r3, [r7, #0]
 8006930:	685a      	ldr	r2, [r3, #4]
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	697a      	ldr	r2, [r7, #20]
 800693a:	621a      	str	r2, [r3, #32]
}
 800693c:	bf00      	nop
 800693e:	371c      	adds	r7, #28
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr
 8006948:	40010000 	.word	0x40010000
 800694c:	40010400 	.word	0x40010400

08006950 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006950:	b480      	push	{r7}
 8006952:	b087      	sub	sp, #28
 8006954:	af00      	add	r7, sp, #0
 8006956:	6078      	str	r0, [r7, #4]
 8006958:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6a1b      	ldr	r3, [r3, #32]
 800695e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	6a1b      	ldr	r3, [r3, #32]
 800696a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	69db      	ldr	r3, [r3, #28]
 8006976:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800697e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006980:	68fb      	ldr	r3, [r7, #12]
 8006982:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006986:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006988:	683b      	ldr	r3, [r7, #0]
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	021b      	lsls	r3, r3, #8
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	4313      	orrs	r3, r2
 8006992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006994:	693b      	ldr	r3, [r7, #16]
 8006996:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800699a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800699c:	683b      	ldr	r3, [r7, #0]
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	031b      	lsls	r3, r3, #12
 80069a2:	693a      	ldr	r2, [r7, #16]
 80069a4:	4313      	orrs	r3, r2
 80069a6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	4a12      	ldr	r2, [pc, #72]	@ (80069f4 <TIM_OC4_SetConfig+0xa4>)
 80069ac:	4293      	cmp	r3, r2
 80069ae:	d003      	beq.n	80069b8 <TIM_OC4_SetConfig+0x68>
 80069b0:	687b      	ldr	r3, [r7, #4]
 80069b2:	4a11      	ldr	r2, [pc, #68]	@ (80069f8 <TIM_OC4_SetConfig+0xa8>)
 80069b4:	4293      	cmp	r3, r2
 80069b6:	d109      	bne.n	80069cc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80069b8:	697b      	ldr	r3, [r7, #20]
 80069ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80069be:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80069c0:	683b      	ldr	r3, [r7, #0]
 80069c2:	695b      	ldr	r3, [r3, #20]
 80069c4:	019b      	lsls	r3, r3, #6
 80069c6:	697a      	ldr	r2, [r7, #20]
 80069c8:	4313      	orrs	r3, r2
 80069ca:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	697a      	ldr	r2, [r7, #20]
 80069d0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	68fa      	ldr	r2, [r7, #12]
 80069d6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	685a      	ldr	r2, [r3, #4]
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	693a      	ldr	r2, [r7, #16]
 80069e4:	621a      	str	r2, [r3, #32]
}
 80069e6:	bf00      	nop
 80069e8:	371c      	adds	r7, #28
 80069ea:	46bd      	mov	sp, r7
 80069ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069f0:	4770      	bx	lr
 80069f2:	bf00      	nop
 80069f4:	40010000 	.word	0x40010000
 80069f8:	40010400 	.word	0x40010400

080069fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069fc:	b480      	push	{r7}
 80069fe:	b087      	sub	sp, #28
 8006a00:	af00      	add	r7, sp, #0
 8006a02:	60f8      	str	r0, [r7, #12]
 8006a04:	60b9      	str	r1, [r7, #8]
 8006a06:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	6a1b      	ldr	r3, [r3, #32]
 8006a0c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	6a1b      	ldr	r3, [r3, #32]
 8006a12:	f023 0201 	bic.w	r2, r3, #1
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
 8006a1c:	699b      	ldr	r3, [r3, #24]
 8006a1e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006a20:	693b      	ldr	r3, [r7, #16]
 8006a22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a26:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	011b      	lsls	r3, r3, #4
 8006a2c:	693a      	ldr	r2, [r7, #16]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006a32:	697b      	ldr	r3, [r7, #20]
 8006a34:	f023 030a 	bic.w	r3, r3, #10
 8006a38:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006a3a:	697a      	ldr	r2, [r7, #20]
 8006a3c:	68bb      	ldr	r3, [r7, #8]
 8006a3e:	4313      	orrs	r3, r2
 8006a40:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	693a      	ldr	r2, [r7, #16]
 8006a46:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	697a      	ldr	r2, [r7, #20]
 8006a4c:	621a      	str	r2, [r3, #32]
}
 8006a4e:	bf00      	nop
 8006a50:	371c      	adds	r7, #28
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr

08006a5a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006a5a:	b480      	push	{r7}
 8006a5c:	b087      	sub	sp, #28
 8006a5e:	af00      	add	r7, sp, #0
 8006a60:	60f8      	str	r0, [r7, #12]
 8006a62:	60b9      	str	r1, [r7, #8]
 8006a64:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6a1b      	ldr	r3, [r3, #32]
 8006a6a:	f023 0210 	bic.w	r2, r3, #16
 8006a6e:	68fb      	ldr	r3, [r7, #12]
 8006a70:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	699b      	ldr	r3, [r3, #24]
 8006a76:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	6a1b      	ldr	r3, [r3, #32]
 8006a7c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006a7e:	697b      	ldr	r3, [r7, #20]
 8006a80:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006a84:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	031b      	lsls	r3, r3, #12
 8006a8a:	697a      	ldr	r2, [r7, #20]
 8006a8c:	4313      	orrs	r3, r2
 8006a8e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a96:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a98:	68bb      	ldr	r3, [r7, #8]
 8006a9a:	011b      	lsls	r3, r3, #4
 8006a9c:	693a      	ldr	r2, [r7, #16]
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	697a      	ldr	r2, [r7, #20]
 8006aa6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006aa8:	68fb      	ldr	r3, [r7, #12]
 8006aaa:	693a      	ldr	r2, [r7, #16]
 8006aac:	621a      	str	r2, [r3, #32]
}
 8006aae:	bf00      	nop
 8006ab0:	371c      	adds	r7, #28
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ab8:	4770      	bx	lr

08006aba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006aba:	b480      	push	{r7}
 8006abc:	b085      	sub	sp, #20
 8006abe:	af00      	add	r7, sp, #0
 8006ac0:	6078      	str	r0, [r7, #4]
 8006ac2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ad0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006ad2:	683a      	ldr	r2, [r7, #0]
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	f043 0307 	orr.w	r3, r3, #7
 8006adc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	68fa      	ldr	r2, [r7, #12]
 8006ae2:	609a      	str	r2, [r3, #8]
}
 8006ae4:	bf00      	nop
 8006ae6:	3714      	adds	r7, #20
 8006ae8:	46bd      	mov	sp, r7
 8006aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aee:	4770      	bx	lr

08006af0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b087      	sub	sp, #28
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60f8      	str	r0, [r7, #12]
 8006af8:	60b9      	str	r1, [r7, #8]
 8006afa:	607a      	str	r2, [r7, #4]
 8006afc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	689b      	ldr	r3, [r3, #8]
 8006b02:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006b0a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006b0c:	683b      	ldr	r3, [r7, #0]
 8006b0e:	021a      	lsls	r2, r3, #8
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	431a      	orrs	r2, r3
 8006b14:	68bb      	ldr	r3, [r7, #8]
 8006b16:	4313      	orrs	r3, r2
 8006b18:	697a      	ldr	r2, [r7, #20]
 8006b1a:	4313      	orrs	r3, r2
 8006b1c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006b1e:	68fb      	ldr	r3, [r7, #12]
 8006b20:	697a      	ldr	r2, [r7, #20]
 8006b22:	609a      	str	r2, [r3, #8]
}
 8006b24:	bf00      	nop
 8006b26:	371c      	adds	r7, #28
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006b30:	b480      	push	{r7}
 8006b32:	b087      	sub	sp, #28
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	60f8      	str	r0, [r7, #12]
 8006b38:	60b9      	str	r1, [r7, #8]
 8006b3a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006b3c:	68bb      	ldr	r3, [r7, #8]
 8006b3e:	f003 031f 	and.w	r3, r3, #31
 8006b42:	2201      	movs	r2, #1
 8006b44:	fa02 f303 	lsl.w	r3, r2, r3
 8006b48:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006b4a:	68fb      	ldr	r3, [r7, #12]
 8006b4c:	6a1a      	ldr	r2, [r3, #32]
 8006b4e:	697b      	ldr	r3, [r7, #20]
 8006b50:	43db      	mvns	r3, r3
 8006b52:	401a      	ands	r2, r3
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006b58:	68fb      	ldr	r3, [r7, #12]
 8006b5a:	6a1a      	ldr	r2, [r3, #32]
 8006b5c:	68bb      	ldr	r3, [r7, #8]
 8006b5e:	f003 031f 	and.w	r3, r3, #31
 8006b62:	6879      	ldr	r1, [r7, #4]
 8006b64:	fa01 f303 	lsl.w	r3, r1, r3
 8006b68:	431a      	orrs	r2, r3
 8006b6a:	68fb      	ldr	r3, [r7, #12]
 8006b6c:	621a      	str	r2, [r3, #32]
}
 8006b6e:	bf00      	nop
 8006b70:	371c      	adds	r7, #28
 8006b72:	46bd      	mov	sp, r7
 8006b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b78:	4770      	bx	lr
	...

08006b7c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006b7c:	b480      	push	{r7}
 8006b7e:	b085      	sub	sp, #20
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	6078      	str	r0, [r7, #4]
 8006b84:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d101      	bne.n	8006b94 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b90:	2302      	movs	r3, #2
 8006b92:	e05a      	b.n	8006c4a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	2201      	movs	r2, #1
 8006b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2202      	movs	r2, #2
 8006ba0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	685b      	ldr	r3, [r3, #4]
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	689b      	ldr	r3, [r3, #8]
 8006bb2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006bba:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006bbc:	683b      	ldr	r3, [r7, #0]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	68fa      	ldr	r2, [r7, #12]
 8006bc2:	4313      	orrs	r3, r2
 8006bc4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	68fa      	ldr	r2, [r7, #12]
 8006bcc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	4a21      	ldr	r2, [pc, #132]	@ (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d022      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006be0:	d01d      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	4a1d      	ldr	r2, [pc, #116]	@ (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d018      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006bf2:	4293      	cmp	r3, r2
 8006bf4:	d013      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	4a1a      	ldr	r2, [pc, #104]	@ (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006bfc:	4293      	cmp	r3, r2
 8006bfe:	d00e      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	4a18      	ldr	r2, [pc, #96]	@ (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d009      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	4a17      	ldr	r2, [pc, #92]	@ (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006c10:	4293      	cmp	r3, r2
 8006c12:	d004      	beq.n	8006c1e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	681b      	ldr	r3, [r3, #0]
 8006c18:	4a15      	ldr	r2, [pc, #84]	@ (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006c1a:	4293      	cmp	r3, r2
 8006c1c:	d10c      	bne.n	8006c38 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c24:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c26:	683b      	ldr	r3, [r7, #0]
 8006c28:	685b      	ldr	r3, [r3, #4]
 8006c2a:	68ba      	ldr	r2, [r7, #8]
 8006c2c:	4313      	orrs	r3, r2
 8006c2e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	68ba      	ldr	r2, [r7, #8]
 8006c36:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	2201      	movs	r2, #1
 8006c3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	2200      	movs	r2, #0
 8006c44:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c48:	2300      	movs	r3, #0
}
 8006c4a:	4618      	mov	r0, r3
 8006c4c:	3714      	adds	r7, #20
 8006c4e:	46bd      	mov	sp, r7
 8006c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c54:	4770      	bx	lr
 8006c56:	bf00      	nop
 8006c58:	40010000 	.word	0x40010000
 8006c5c:	40000400 	.word	0x40000400
 8006c60:	40000800 	.word	0x40000800
 8006c64:	40000c00 	.word	0x40000c00
 8006c68:	40010400 	.word	0x40010400
 8006c6c:	40014000 	.word	0x40014000
 8006c70:	40001800 	.word	0x40001800

08006c74 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b085      	sub	sp, #20
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c88:	2b01      	cmp	r3, #1
 8006c8a:	d101      	bne.n	8006c90 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006c8c:	2302      	movs	r3, #2
 8006c8e:	e03d      	b.n	8006d0c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	2201      	movs	r2, #1
 8006c94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	4313      	orrs	r3, r2
 8006ca4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	689b      	ldr	r3, [r3, #8]
 8006cb0:	4313      	orrs	r3, r2
 8006cb2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8006cba:	683b      	ldr	r3, [r7, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	4313      	orrs	r3, r2
 8006cc0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006cc2:	68fb      	ldr	r3, [r7, #12]
 8006cc4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8006cc8:	683b      	ldr	r3, [r7, #0]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	4313      	orrs	r3, r2
 8006cce:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006cd0:	68fb      	ldr	r3, [r7, #12]
 8006cd2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	695b      	ldr	r3, [r3, #20]
 8006ce8:	4313      	orrs	r3, r2
 8006cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	69db      	ldr	r3, [r3, #28]
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	68fa      	ldr	r2, [r7, #12]
 8006d00:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	2200      	movs	r2, #0
 8006d06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006d0a:	2300      	movs	r3, #0
}
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	3714      	adds	r7, #20
 8006d10:	46bd      	mov	sp, r7
 8006d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d16:	4770      	bx	lr

08006d18 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006d18:	b480      	push	{r7}
 8006d1a:	b083      	sub	sp, #12
 8006d1c:	af00      	add	r7, sp, #0
 8006d1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006d20:	bf00      	nop
 8006d22:	370c      	adds	r7, #12
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b083      	sub	sp, #12
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006d34:	bf00      	nop
 8006d36:	370c      	adds	r7, #12
 8006d38:	46bd      	mov	sp, r7
 8006d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d3e:	4770      	bx	lr

08006d40 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d40:	b580      	push	{r7, lr}
 8006d42:	b082      	sub	sp, #8
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	2b00      	cmp	r3, #0
 8006d4c:	d101      	bne.n	8006d52 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d4e:	2301      	movs	r3, #1
 8006d50:	e03f      	b.n	8006dd2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d106      	bne.n	8006d6c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d66:	6878      	ldr	r0, [r7, #4]
 8006d68:	f7fc fbd2 	bl	8003510 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2224      	movs	r2, #36	@ 0x24
 8006d70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	68da      	ldr	r2, [r3, #12]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006d82:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 fddf 	bl	8007948 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	691a      	ldr	r2, [r3, #16]
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d98:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	695a      	ldr	r2, [r3, #20]
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006da8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	681b      	ldr	r3, [r3, #0]
 8006dae:	68da      	ldr	r2, [r3, #12]
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	681b      	ldr	r3, [r3, #0]
 8006db4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006db8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2220      	movs	r2, #32
 8006dc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8006dd0:	2300      	movs	r3, #0
}
 8006dd2:	4618      	mov	r0, r3
 8006dd4:	3708      	adds	r7, #8
 8006dd6:	46bd      	mov	sp, r7
 8006dd8:	bd80      	pop	{r7, pc}

08006dda <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006dda:	b580      	push	{r7, lr}
 8006ddc:	b08a      	sub	sp, #40	@ 0x28
 8006dde:	af02      	add	r7, sp, #8
 8006de0:	60f8      	str	r0, [r7, #12]
 8006de2:	60b9      	str	r1, [r7, #8]
 8006de4:	603b      	str	r3, [r7, #0]
 8006de6:	4613      	mov	r3, r2
 8006de8:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006dea:	2300      	movs	r3, #0
 8006dec:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006df4:	b2db      	uxtb	r3, r3
 8006df6:	2b20      	cmp	r3, #32
 8006df8:	d17c      	bne.n	8006ef4 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006dfa:	68bb      	ldr	r3, [r7, #8]
 8006dfc:	2b00      	cmp	r3, #0
 8006dfe:	d002      	beq.n	8006e06 <HAL_UART_Transmit+0x2c>
 8006e00:	88fb      	ldrh	r3, [r7, #6]
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d101      	bne.n	8006e0a <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006e06:	2301      	movs	r3, #1
 8006e08:	e075      	b.n	8006ef6 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006e10:	2b01      	cmp	r3, #1
 8006e12:	d101      	bne.n	8006e18 <HAL_UART_Transmit+0x3e>
 8006e14:	2302      	movs	r3, #2
 8006e16:	e06e      	b.n	8006ef6 <HAL_UART_Transmit+0x11c>
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	641a      	str	r2, [r3, #64]	@ 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2221      	movs	r2, #33	@ 0x21
 8006e2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006e2e:	f7fc fdcf 	bl	80039d0 <HAL_GetTick>
 8006e32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006e34:	68fb      	ldr	r3, [r7, #12]
 8006e36:	88fa      	ldrh	r2, [r7, #6]
 8006e38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006e3a:	68fb      	ldr	r3, [r7, #12]
 8006e3c:	88fa      	ldrh	r2, [r7, #6]
 8006e3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006e40:	68fb      	ldr	r3, [r7, #12]
 8006e42:	689b      	ldr	r3, [r3, #8]
 8006e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e48:	d108      	bne.n	8006e5c <HAL_UART_Transmit+0x82>
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	691b      	ldr	r3, [r3, #16]
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d104      	bne.n	8006e5c <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8006e52:	2300      	movs	r3, #0
 8006e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	61bb      	str	r3, [r7, #24]
 8006e5a:	e003      	b.n	8006e64 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006e60:	2300      	movs	r3, #0
 8006e62:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006e64:	68fb      	ldr	r3, [r7, #12]
 8006e66:	2200      	movs	r2, #0
 8006e68:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    while (huart->TxXferCount > 0U)
 8006e6c:	e02a      	b.n	8006ec4 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	9300      	str	r3, [sp, #0]
 8006e72:	697b      	ldr	r3, [r7, #20]
 8006e74:	2200      	movs	r2, #0
 8006e76:	2180      	movs	r1, #128	@ 0x80
 8006e78:	68f8      	ldr	r0, [r7, #12]
 8006e7a:	f000 fb1f 	bl	80074bc <UART_WaitOnFlagUntilTimeout>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d001      	beq.n	8006e88 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8006e84:	2303      	movs	r3, #3
 8006e86:	e036      	b.n	8006ef6 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006e88:	69fb      	ldr	r3, [r7, #28]
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10b      	bne.n	8006ea6 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006e8e:	69bb      	ldr	r3, [r7, #24]
 8006e90:	881b      	ldrh	r3, [r3, #0]
 8006e92:	461a      	mov	r2, r3
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006e9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006e9e:	69bb      	ldr	r3, [r7, #24]
 8006ea0:	3302      	adds	r3, #2
 8006ea2:	61bb      	str	r3, [r7, #24]
 8006ea4:	e007      	b.n	8006eb6 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006ea6:	69fb      	ldr	r3, [r7, #28]
 8006ea8:	781a      	ldrb	r2, [r3, #0]
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006eb0:	69fb      	ldr	r3, [r7, #28]
 8006eb2:	3301      	adds	r3, #1
 8006eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006eb6:	68fb      	ldr	r3, [r7, #12]
 8006eb8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006eba:	b29b      	uxth	r3, r3
 8006ebc:	3b01      	subs	r3, #1
 8006ebe:	b29a      	uxth	r2, r3
 8006ec0:	68fb      	ldr	r3, [r7, #12]
 8006ec2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006ec8:	b29b      	uxth	r3, r3
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d1cf      	bne.n	8006e6e <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	9300      	str	r3, [sp, #0]
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	2200      	movs	r2, #0
 8006ed6:	2140      	movs	r1, #64	@ 0x40
 8006ed8:	68f8      	ldr	r0, [r7, #12]
 8006eda:	f000 faef 	bl	80074bc <UART_WaitOnFlagUntilTimeout>
 8006ede:	4603      	mov	r3, r0
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d001      	beq.n	8006ee8 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8006ee4:	2303      	movs	r3, #3
 8006ee6:	e006      	b.n	8006ef6 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	2220      	movs	r2, #32
 8006eec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8006ef0:	2300      	movs	r3, #0
 8006ef2:	e000      	b.n	8006ef6 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8006ef4:	2302      	movs	r3, #2
  }
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3720      	adds	r7, #32
 8006efa:	46bd      	mov	sp, r7
 8006efc:	bd80      	pop	{r7, pc}

08006efe <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006efe:	b580      	push	{r7, lr}
 8006f00:	b084      	sub	sp, #16
 8006f02:	af00      	add	r7, sp, #0
 8006f04:	60f8      	str	r0, [r7, #12]
 8006f06:	60b9      	str	r1, [r7, #8]
 8006f08:	4613      	mov	r3, r2
 8006f0a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	2b20      	cmp	r3, #32
 8006f16:	d11d      	bne.n	8006f54 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f18:	68bb      	ldr	r3, [r7, #8]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d002      	beq.n	8006f24 <HAL_UART_Receive_IT+0x26>
 8006f1e:	88fb      	ldrh	r3, [r7, #6]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d101      	bne.n	8006f28 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006f24:	2301      	movs	r3, #1
 8006f26:	e016      	b.n	8006f56 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d101      	bne.n	8006f36 <HAL_UART_Receive_IT+0x38>
 8006f32:	2302      	movs	r3, #2
 8006f34:	e00f      	b.n	8006f56 <HAL_UART_Receive_IT+0x58>
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	2200      	movs	r2, #0
 8006f42:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006f44:	88fb      	ldrh	r3, [r7, #6]
 8006f46:	461a      	mov	r2, r3
 8006f48:	68b9      	ldr	r1, [r7, #8]
 8006f4a:	68f8      	ldr	r0, [r7, #12]
 8006f4c:	f000 fb24 	bl	8007598 <UART_Start_Receive_IT>
 8006f50:	4603      	mov	r3, r0
 8006f52:	e000      	b.n	8006f56 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8006f54:	2302      	movs	r3, #2
  }
}
 8006f56:	4618      	mov	r0, r3
 8006f58:	3710      	adds	r7, #16
 8006f5a:	46bd      	mov	sp, r7
 8006f5c:	bd80      	pop	{r7, pc}
	...

08006f60 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b0ba      	sub	sp, #232	@ 0xe8
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	681b      	ldr	r3, [r3, #0]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	681b      	ldr	r3, [r3, #0]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	695b      	ldr	r3, [r3, #20]
 8006f82:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006f86:	2300      	movs	r3, #0
 8006f88:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006f92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006f96:	f003 030f 	and.w	r3, r3, #15
 8006f9a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006f9e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d10f      	bne.n	8006fc6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006fa6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006faa:	f003 0320 	and.w	r3, r3, #32
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d009      	beq.n	8006fc6 <HAL_UART_IRQHandler+0x66>
 8006fb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fb6:	f003 0320 	and.w	r3, r3, #32
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d003      	beq.n	8006fc6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006fbe:	6878      	ldr	r0, [r7, #4]
 8006fc0:	f000 fc07 	bl	80077d2 <UART_Receive_IT>
      return;
 8006fc4:	e256      	b.n	8007474 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006fc6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	f000 80de 	beq.w	800718c <HAL_UART_IRQHandler+0x22c>
 8006fd0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d106      	bne.n	8006fea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006fdc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006fe0:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006fe4:	2b00      	cmp	r3, #0
 8006fe6:	f000 80d1 	beq.w	800718c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006fee:	f003 0301 	and.w	r3, r3, #1
 8006ff2:	2b00      	cmp	r3, #0
 8006ff4:	d00b      	beq.n	800700e <HAL_UART_IRQHandler+0xae>
 8006ff6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d005      	beq.n	800700e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007006:	f043 0201 	orr.w	r2, r3, #1
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800700e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007012:	f003 0304 	and.w	r3, r3, #4
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00b      	beq.n	8007032 <HAL_UART_IRQHandler+0xd2>
 800701a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800701e:	f003 0301 	and.w	r3, r3, #1
 8007022:	2b00      	cmp	r3, #0
 8007024:	d005      	beq.n	8007032 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702a:	f043 0202 	orr.w	r2, r3, #2
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007032:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007036:	f003 0302 	and.w	r3, r3, #2
 800703a:	2b00      	cmp	r3, #0
 800703c:	d00b      	beq.n	8007056 <HAL_UART_IRQHandler+0xf6>
 800703e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007042:	f003 0301 	and.w	r3, r3, #1
 8007046:	2b00      	cmp	r3, #0
 8007048:	d005      	beq.n	8007056 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800704e:	f043 0204 	orr.w	r2, r3, #4
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8007056:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800705a:	f003 0308 	and.w	r3, r3, #8
 800705e:	2b00      	cmp	r3, #0
 8007060:	d011      	beq.n	8007086 <HAL_UART_IRQHandler+0x126>
 8007062:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007066:	f003 0320 	and.w	r3, r3, #32
 800706a:	2b00      	cmp	r3, #0
 800706c:	d105      	bne.n	800707a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800706e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007072:	f003 0301 	and.w	r3, r3, #1
 8007076:	2b00      	cmp	r3, #0
 8007078:	d005      	beq.n	8007086 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707e:	f043 0208 	orr.w	r2, r3, #8
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800708a:	2b00      	cmp	r3, #0
 800708c:	f000 81ed 	beq.w	800746a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007090:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007094:	f003 0320 	and.w	r3, r3, #32
 8007098:	2b00      	cmp	r3, #0
 800709a:	d008      	beq.n	80070ae <HAL_UART_IRQHandler+0x14e>
 800709c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80070a0:	f003 0320 	and.w	r3, r3, #32
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d002      	beq.n	80070ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80070a8:	6878      	ldr	r0, [r7, #4]
 80070aa:	f000 fb92 	bl	80077d2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	695b      	ldr	r3, [r3, #20]
 80070b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070b8:	2b40      	cmp	r3, #64	@ 0x40
 80070ba:	bf0c      	ite	eq
 80070bc:	2301      	moveq	r3, #1
 80070be:	2300      	movne	r3, #0
 80070c0:	b2db      	uxtb	r3, r3
 80070c2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070ca:	f003 0308 	and.w	r3, r3, #8
 80070ce:	2b00      	cmp	r3, #0
 80070d0:	d103      	bne.n	80070da <HAL_UART_IRQHandler+0x17a>
 80070d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d04f      	beq.n	800717a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80070da:	6878      	ldr	r0, [r7, #4]
 80070dc:	f000 fa9a 	bl	8007614 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	695b      	ldr	r3, [r3, #20]
 80070e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80070ea:	2b40      	cmp	r3, #64	@ 0x40
 80070ec:	d141      	bne.n	8007172 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	681b      	ldr	r3, [r3, #0]
 80070f2:	3314      	adds	r3, #20
 80070f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80070fc:	e853 3f00 	ldrex	r3, [r3]
 8007100:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007104:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007108:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800710c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007110:	687b      	ldr	r3, [r7, #4]
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	3314      	adds	r3, #20
 8007116:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800711a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800711e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007122:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007126:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800712a:	e841 2300 	strex	r3, r2, [r1]
 800712e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007132:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007136:	2b00      	cmp	r3, #0
 8007138:	d1d9      	bne.n	80070ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800713e:	2b00      	cmp	r3, #0
 8007140:	d013      	beq.n	800716a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007146:	4a7d      	ldr	r2, [pc, #500]	@ (800733c <HAL_UART_IRQHandler+0x3dc>)
 8007148:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800714e:	4618      	mov	r0, r3
 8007150:	f7fc fdef 	bl	8003d32 <HAL_DMA_Abort_IT>
 8007154:	4603      	mov	r3, r0
 8007156:	2b00      	cmp	r3, #0
 8007158:	d016      	beq.n	8007188 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800715e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007160:	687a      	ldr	r2, [r7, #4]
 8007162:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007164:	4610      	mov	r0, r2
 8007166:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007168:	e00e      	b.n	8007188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f000 f990 	bl	8007490 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007170:	e00a      	b.n	8007188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007172:	6878      	ldr	r0, [r7, #4]
 8007174:	f000 f98c 	bl	8007490 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007178:	e006      	b.n	8007188 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800717a:	6878      	ldr	r0, [r7, #4]
 800717c:	f000 f988 	bl	8007490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	2200      	movs	r2, #0
 8007184:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }
    return;
 8007186:	e170      	b.n	800746a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007188:	bf00      	nop
    return;
 800718a:	e16e      	b.n	800746a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007190:	2b01      	cmp	r3, #1
 8007192:	f040 814a 	bne.w	800742a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8007196:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800719a:	f003 0310 	and.w	r3, r3, #16
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f000 8143 	beq.w	800742a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80071a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80071a8:	f003 0310 	and.w	r3, r3, #16
 80071ac:	2b00      	cmp	r3, #0
 80071ae:	f000 813c 	beq.w	800742a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80071b2:	2300      	movs	r3, #0
 80071b4:	60bb      	str	r3, [r7, #8]
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	60bb      	str	r3, [r7, #8]
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	685b      	ldr	r3, [r3, #4]
 80071c4:	60bb      	str	r3, [r7, #8]
 80071c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	695b      	ldr	r3, [r3, #20]
 80071ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071d2:	2b40      	cmp	r3, #64	@ 0x40
 80071d4:	f040 80b4 	bne.w	8007340 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	685b      	ldr	r3, [r3, #4]
 80071e0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80071e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	f000 8140 	beq.w	800746e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80071f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071f6:	429a      	cmp	r2, r3
 80071f8:	f080 8139 	bcs.w	800746e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007202:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007208:	69db      	ldr	r3, [r3, #28]
 800720a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800720e:	f000 8088 	beq.w	8007322 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	681b      	ldr	r3, [r3, #0]
 8007216:	330c      	adds	r3, #12
 8007218:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800721c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007220:	e853 3f00 	ldrex	r3, [r3]
 8007224:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007228:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800722c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007230:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	330c      	adds	r3, #12
 800723a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800723e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007242:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007246:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800724a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800724e:	e841 2300 	strex	r3, r2, [r1]
 8007252:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007256:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800725a:	2b00      	cmp	r3, #0
 800725c:	d1d9      	bne.n	8007212 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	3314      	adds	r3, #20
 8007264:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007266:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007268:	e853 3f00 	ldrex	r3, [r3]
 800726c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800726e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007270:	f023 0301 	bic.w	r3, r3, #1
 8007274:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	3314      	adds	r3, #20
 800727e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007282:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007286:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007288:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800728a:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800728e:	e841 2300 	strex	r3, r2, [r1]
 8007292:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007294:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007296:	2b00      	cmp	r3, #0
 8007298:	d1e1      	bne.n	800725e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	3314      	adds	r3, #20
 80072a0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80072a4:	e853 3f00 	ldrex	r3, [r3]
 80072a8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80072aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80072ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80072b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	3314      	adds	r3, #20
 80072ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80072be:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80072c0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072c2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80072c4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80072c6:	e841 2300 	strex	r3, r2, [r1]
 80072ca:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80072cc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80072ce:	2b00      	cmp	r3, #0
 80072d0:	d1e3      	bne.n	800729a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	2220      	movs	r2, #32
 80072d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2200      	movs	r2, #0
 80072de:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	330c      	adds	r3, #12
 80072e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072ea:	e853 3f00 	ldrex	r3, [r3]
 80072ee:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80072f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80072f2:	f023 0310 	bic.w	r3, r3, #16
 80072f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	330c      	adds	r3, #12
 8007300:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007304:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007306:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007308:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800730a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800730c:	e841 2300 	strex	r3, r2, [r1]
 8007310:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007312:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007314:	2b00      	cmp	r3, #0
 8007316:	d1e3      	bne.n	80072e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800731c:	4618      	mov	r0, r3
 800731e:	f7fc fc98 	bl	8003c52 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800732a:	b29b      	uxth	r3, r3
 800732c:	1ad3      	subs	r3, r2, r3
 800732e:	b29b      	uxth	r3, r3
 8007330:	4619      	mov	r1, r3
 8007332:	6878      	ldr	r0, [r7, #4]
 8007334:	f000 f8b6 	bl	80074a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007338:	e099      	b.n	800746e <HAL_UART_IRQHandler+0x50e>
 800733a:	bf00      	nop
 800733c:	080076db 	.word	0x080076db
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007348:	b29b      	uxth	r3, r3
 800734a:	1ad3      	subs	r3, r2, r3
 800734c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007354:	b29b      	uxth	r3, r3
 8007356:	2b00      	cmp	r3, #0
 8007358:	f000 808b 	beq.w	8007472 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800735c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007360:	2b00      	cmp	r3, #0
 8007362:	f000 8086 	beq.w	8007472 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	330c      	adds	r3, #12
 800736c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800736e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007370:	e853 3f00 	ldrex	r3, [r3]
 8007374:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007376:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007378:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800737c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	330c      	adds	r3, #12
 8007386:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800738a:	647a      	str	r2, [r7, #68]	@ 0x44
 800738c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800738e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007390:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007392:	e841 2300 	strex	r3, r2, [r1]
 8007396:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800739a:	2b00      	cmp	r3, #0
 800739c:	d1e3      	bne.n	8007366 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3314      	adds	r3, #20
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	623b      	str	r3, [r7, #32]
   return(result);
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	f023 0301 	bic.w	r3, r3, #1
 80073b4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	3314      	adds	r3, #20
 80073be:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80073c2:	633a      	str	r2, [r7, #48]	@ 0x30
 80073c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073ca:	e841 2300 	strex	r3, r2, [r1]
 80073ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073d2:	2b00      	cmp	r3, #0
 80073d4:	d1e3      	bne.n	800739e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	2220      	movs	r2, #32
 80073da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	681b      	ldr	r3, [r3, #0]
 80073e8:	330c      	adds	r3, #12
 80073ea:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ec:	693b      	ldr	r3, [r7, #16]
 80073ee:	e853 3f00 	ldrex	r3, [r3]
 80073f2:	60fb      	str	r3, [r7, #12]
   return(result);
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	f023 0310 	bic.w	r3, r3, #16
 80073fa:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	681b      	ldr	r3, [r3, #0]
 8007402:	330c      	adds	r3, #12
 8007404:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8007408:	61fa      	str	r2, [r7, #28]
 800740a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800740c:	69b9      	ldr	r1, [r7, #24]
 800740e:	69fa      	ldr	r2, [r7, #28]
 8007410:	e841 2300 	strex	r3, r2, [r1]
 8007414:	617b      	str	r3, [r7, #20]
   return(result);
 8007416:	697b      	ldr	r3, [r7, #20]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d1e3      	bne.n	80073e4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800741c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007420:	4619      	mov	r1, r3
 8007422:	6878      	ldr	r0, [r7, #4]
 8007424:	f000 f83e 	bl	80074a4 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007428:	e023      	b.n	8007472 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800742a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800742e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007432:	2b00      	cmp	r3, #0
 8007434:	d009      	beq.n	800744a <HAL_UART_IRQHandler+0x4ea>
 8007436:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800743a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f000 f95d 	bl	8007702 <UART_Transmit_IT>
    return;
 8007448:	e014      	b.n	8007474 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800744a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800744e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007452:	2b00      	cmp	r3, #0
 8007454:	d00e      	beq.n	8007474 <HAL_UART_IRQHandler+0x514>
 8007456:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800745a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800745e:	2b00      	cmp	r3, #0
 8007460:	d008      	beq.n	8007474 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8007462:	6878      	ldr	r0, [r7, #4]
 8007464:	f000 f99d 	bl	80077a2 <UART_EndTransmit_IT>
    return;
 8007468:	e004      	b.n	8007474 <HAL_UART_IRQHandler+0x514>
    return;
 800746a:	bf00      	nop
 800746c:	e002      	b.n	8007474 <HAL_UART_IRQHandler+0x514>
      return;
 800746e:	bf00      	nop
 8007470:	e000      	b.n	8007474 <HAL_UART_IRQHandler+0x514>
      return;
 8007472:	bf00      	nop
  }
}
 8007474:	37e8      	adds	r7, #232	@ 0xe8
 8007476:	46bd      	mov	sp, r7
 8007478:	bd80      	pop	{r7, pc}
 800747a:	bf00      	nop

0800747c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800747c:	b480      	push	{r7}
 800747e:	b083      	sub	sp, #12
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8007484:	bf00      	nop
 8007486:	370c      	adds	r7, #12
 8007488:	46bd      	mov	sp, r7
 800748a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800748e:	4770      	bx	lr

08007490 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007490:	b480      	push	{r7}
 8007492:	b083      	sub	sp, #12
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007498:	bf00      	nop
 800749a:	370c      	adds	r7, #12
 800749c:	46bd      	mov	sp, r7
 800749e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074a2:	4770      	bx	lr

080074a4 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80074a4:	b480      	push	{r7}
 80074a6:	b083      	sub	sp, #12
 80074a8:	af00      	add	r7, sp, #0
 80074aa:	6078      	str	r0, [r7, #4]
 80074ac:	460b      	mov	r3, r1
 80074ae:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80074b0:	bf00      	nop
 80074b2:	370c      	adds	r7, #12
 80074b4:	46bd      	mov	sp, r7
 80074b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ba:	4770      	bx	lr

080074bc <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b090      	sub	sp, #64	@ 0x40
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	603b      	str	r3, [r7, #0]
 80074c8:	4613      	mov	r3, r2
 80074ca:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074cc:	e050      	b.n	8007570 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074ce:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074d4:	d04c      	beq.n	8007570 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80074d6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d007      	beq.n	80074ec <UART_WaitOnFlagUntilTimeout+0x30>
 80074dc:	f7fc fa78 	bl	80039d0 <HAL_GetTick>
 80074e0:	4602      	mov	r2, r0
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	1ad3      	subs	r3, r2, r3
 80074e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074e8:	429a      	cmp	r2, r3
 80074ea:	d241      	bcs.n	8007570 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80074ec:	68fb      	ldr	r3, [r7, #12]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	330c      	adds	r3, #12
 80074f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074f6:	e853 3f00 	ldrex	r3, [r3]
 80074fa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074fe:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8007502:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	330c      	adds	r3, #12
 800750a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800750c:	637a      	str	r2, [r7, #52]	@ 0x34
 800750e:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007510:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007512:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007514:	e841 2300 	strex	r3, r2, [r1]
 8007518:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800751a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1e5      	bne.n	80074ec <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	3314      	adds	r3, #20
 8007526:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	e853 3f00 	ldrex	r3, [r3]
 800752e:	613b      	str	r3, [r7, #16]
   return(result);
 8007530:	693b      	ldr	r3, [r7, #16]
 8007532:	f023 0301 	bic.w	r3, r3, #1
 8007536:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007538:	68fb      	ldr	r3, [r7, #12]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3314      	adds	r3, #20
 800753e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007540:	623a      	str	r2, [r7, #32]
 8007542:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007544:	69f9      	ldr	r1, [r7, #28]
 8007546:	6a3a      	ldr	r2, [r7, #32]
 8007548:	e841 2300 	strex	r3, r2, [r1]
 800754c:	61bb      	str	r3, [r7, #24]
   return(result);
 800754e:	69bb      	ldr	r3, [r7, #24]
 8007550:	2b00      	cmp	r3, #0
 8007552:	d1e5      	bne.n	8007520 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8007554:	68fb      	ldr	r3, [r7, #12]
 8007556:	2220      	movs	r2, #32
 8007558:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800755c:	68fb      	ldr	r3, [r7, #12]
 800755e:	2220      	movs	r2, #32
 8007560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8007564:	68fb      	ldr	r3, [r7, #12]
 8007566:	2200      	movs	r2, #0
 8007568:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_TIMEOUT;
 800756c:	2303      	movs	r3, #3
 800756e:	e00f      	b.n	8007590 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	681b      	ldr	r3, [r3, #0]
 8007574:	681a      	ldr	r2, [r3, #0]
 8007576:	68bb      	ldr	r3, [r7, #8]
 8007578:	4013      	ands	r3, r2
 800757a:	68ba      	ldr	r2, [r7, #8]
 800757c:	429a      	cmp	r2, r3
 800757e:	bf0c      	ite	eq
 8007580:	2301      	moveq	r3, #1
 8007582:	2300      	movne	r3, #0
 8007584:	b2db      	uxtb	r3, r3
 8007586:	461a      	mov	r2, r3
 8007588:	79fb      	ldrb	r3, [r7, #7]
 800758a:	429a      	cmp	r2, r3
 800758c:	d09f      	beq.n	80074ce <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	3740      	adds	r7, #64	@ 0x40
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}

08007598 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007598:	b480      	push	{r7}
 800759a:	b085      	sub	sp, #20
 800759c:	af00      	add	r7, sp, #0
 800759e:	60f8      	str	r0, [r7, #12]
 80075a0:	60b9      	str	r1, [r7, #8]
 80075a2:	4613      	mov	r3, r2
 80075a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80075a6:	68fb      	ldr	r3, [r7, #12]
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	88fa      	ldrh	r2, [r7, #6]
 80075b0:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 80075b2:	68fb      	ldr	r3, [r7, #12]
 80075b4:	88fa      	ldrh	r2, [r7, #6]
 80075b6:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	2200      	movs	r2, #0
 80075bc:	641a      	str	r2, [r3, #64]	@ 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	2222      	movs	r2, #34	@ 0x22
 80075c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2200      	movs	r2, #0
 80075ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	691b      	ldr	r3, [r3, #16]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d007      	beq.n	80075e6 <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	68da      	ldr	r2, [r3, #12]
 80075dc:	68fb      	ldr	r3, [r7, #12]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80075e4:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	695a      	ldr	r2, [r3, #20]
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	f042 0201 	orr.w	r2, r2, #1
 80075f4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80075f6:	68fb      	ldr	r3, [r7, #12]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	68da      	ldr	r2, [r3, #12]
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f042 0220 	orr.w	r2, r2, #32
 8007604:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007606:	2300      	movs	r3, #0
}
 8007608:	4618      	mov	r0, r3
 800760a:	3714      	adds	r7, #20
 800760c:	46bd      	mov	sp, r7
 800760e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007612:	4770      	bx	lr

08007614 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007614:	b480      	push	{r7}
 8007616:	b095      	sub	sp, #84	@ 0x54
 8007618:	af00      	add	r7, sp, #0
 800761a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	330c      	adds	r3, #12
 8007622:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007624:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007626:	e853 3f00 	ldrex	r3, [r3]
 800762a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800762c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800762e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007632:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	330c      	adds	r3, #12
 800763a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800763c:	643a      	str	r2, [r7, #64]	@ 0x40
 800763e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007640:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007642:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007644:	e841 2300 	strex	r3, r2, [r1]
 8007648:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800764a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800764c:	2b00      	cmp	r3, #0
 800764e:	d1e5      	bne.n	800761c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	3314      	adds	r3, #20
 8007656:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007658:	6a3b      	ldr	r3, [r7, #32]
 800765a:	e853 3f00 	ldrex	r3, [r3]
 800765e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007660:	69fb      	ldr	r3, [r7, #28]
 8007662:	f023 0301 	bic.w	r3, r3, #1
 8007666:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	3314      	adds	r3, #20
 800766e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007670:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007672:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007674:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007676:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007678:	e841 2300 	strex	r3, r2, [r1]
 800767c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800767e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007680:	2b00      	cmp	r3, #0
 8007682:	d1e5      	bne.n	8007650 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007688:	2b01      	cmp	r3, #1
 800768a:	d119      	bne.n	80076c0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	330c      	adds	r3, #12
 8007692:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	e853 3f00 	ldrex	r3, [r3]
 800769a:	60bb      	str	r3, [r7, #8]
   return(result);
 800769c:	68bb      	ldr	r3, [r7, #8]
 800769e:	f023 0310 	bic.w	r3, r3, #16
 80076a2:	647b      	str	r3, [r7, #68]	@ 0x44
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	330c      	adds	r3, #12
 80076aa:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076ac:	61ba      	str	r2, [r7, #24]
 80076ae:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6979      	ldr	r1, [r7, #20]
 80076b2:	69ba      	ldr	r2, [r7, #24]
 80076b4:	e841 2300 	strex	r3, r2, [r1]
 80076b8:	613b      	str	r3, [r7, #16]
   return(result);
 80076ba:	693b      	ldr	r3, [r7, #16]
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d1e5      	bne.n	800768c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2220      	movs	r2, #32
 80076c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80076ce:	bf00      	nop
 80076d0:	3754      	adds	r7, #84	@ 0x54
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr

080076da <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80076da:	b580      	push	{r7, lr}
 80076dc:	b084      	sub	sp, #16
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076e6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80076e8:	68fb      	ldr	r3, [r7, #12]
 80076ea:	2200      	movs	r2, #0
 80076ec:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	2200      	movs	r2, #0
 80076f2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80076f4:	68f8      	ldr	r0, [r7, #12]
 80076f6:	f7ff fecb 	bl	8007490 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076fa:	bf00      	nop
 80076fc:	3710      	adds	r7, #16
 80076fe:	46bd      	mov	sp, r7
 8007700:	bd80      	pop	{r7, pc}

08007702 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007702:	b480      	push	{r7}
 8007704:	b085      	sub	sp, #20
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007710:	b2db      	uxtb	r3, r3
 8007712:	2b21      	cmp	r3, #33	@ 0x21
 8007714:	d13e      	bne.n	8007794 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	689b      	ldr	r3, [r3, #8]
 800771a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800771e:	d114      	bne.n	800774a <UART_Transmit_IT+0x48>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	691b      	ldr	r3, [r3, #16]
 8007724:	2b00      	cmp	r3, #0
 8007726:	d110      	bne.n	800774a <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	6a1b      	ldr	r3, [r3, #32]
 800772c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	881b      	ldrh	r3, [r3, #0]
 8007732:	461a      	mov	r2, r3
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800773c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	6a1b      	ldr	r3, [r3, #32]
 8007742:	1c9a      	adds	r2, r3, #2
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	621a      	str	r2, [r3, #32]
 8007748:	e008      	b.n	800775c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6a1b      	ldr	r3, [r3, #32]
 800774e:	1c59      	adds	r1, r3, #1
 8007750:	687a      	ldr	r2, [r7, #4]
 8007752:	6211      	str	r1, [r2, #32]
 8007754:	781a      	ldrb	r2, [r3, #0]
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007760:	b29b      	uxth	r3, r3
 8007762:	3b01      	subs	r3, #1
 8007764:	b29b      	uxth	r3, r3
 8007766:	687a      	ldr	r2, [r7, #4]
 8007768:	4619      	mov	r1, r3
 800776a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800776c:	2b00      	cmp	r3, #0
 800776e:	d10f      	bne.n	8007790 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68da      	ldr	r2, [r3, #12]
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800777e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	68da      	ldr	r2, [r3, #12]
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800778e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007790:	2300      	movs	r3, #0
 8007792:	e000      	b.n	8007796 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007794:	2302      	movs	r3, #2
  }
}
 8007796:	4618      	mov	r0, r3
 8007798:	3714      	adds	r7, #20
 800779a:	46bd      	mov	sp, r7
 800779c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a0:	4770      	bx	lr

080077a2 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80077a2:	b580      	push	{r7, lr}
 80077a4:	b082      	sub	sp, #8
 80077a6:	af00      	add	r7, sp, #0
 80077a8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	68da      	ldr	r2, [r3, #12]
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80077b8:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80077ba:	687b      	ldr	r3, [r7, #4]
 80077bc:	2220      	movs	r2, #32
 80077be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80077c2:	6878      	ldr	r0, [r7, #4]
 80077c4:	f7ff fe5a 	bl	800747c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80077c8:	2300      	movs	r3, #0
}
 80077ca:	4618      	mov	r0, r3
 80077cc:	3708      	adds	r7, #8
 80077ce:	46bd      	mov	sp, r7
 80077d0:	bd80      	pop	{r7, pc}

080077d2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80077d2:	b580      	push	{r7, lr}
 80077d4:	b08c      	sub	sp, #48	@ 0x30
 80077d6:	af00      	add	r7, sp, #0
 80077d8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80077e0:	b2db      	uxtb	r3, r3
 80077e2:	2b22      	cmp	r3, #34	@ 0x22
 80077e4:	f040 80ab 	bne.w	800793e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077f0:	d117      	bne.n	8007822 <UART_Receive_IT+0x50>
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	691b      	ldr	r3, [r3, #16]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d113      	bne.n	8007822 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80077fa:	2300      	movs	r3, #0
 80077fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007802:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	685b      	ldr	r3, [r3, #4]
 800780a:	b29b      	uxth	r3, r3
 800780c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007810:	b29a      	uxth	r2, r3
 8007812:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007814:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800781a:	1c9a      	adds	r2, r3, #2
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	629a      	str	r2, [r3, #40]	@ 0x28
 8007820:	e026      	b.n	8007870 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007822:	687b      	ldr	r3, [r7, #4]
 8007824:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007826:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 8007828:	2300      	movs	r3, #0
 800782a:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	689b      	ldr	r3, [r3, #8]
 8007830:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007834:	d007      	beq.n	8007846 <UART_Receive_IT+0x74>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	689b      	ldr	r3, [r3, #8]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d10a      	bne.n	8007854 <UART_Receive_IT+0x82>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	691b      	ldr	r3, [r3, #16]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d106      	bne.n	8007854 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	b2da      	uxtb	r2, r3
 800784e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007850:	701a      	strb	r2, [r3, #0]
 8007852:	e008      	b.n	8007866 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	681b      	ldr	r3, [r3, #0]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	b2db      	uxtb	r3, r3
 800785c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007860:	b2da      	uxtb	r2, r3
 8007862:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007864:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786a:	1c5a      	adds	r2, r3, #1
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007874:	b29b      	uxth	r3, r3
 8007876:	3b01      	subs	r3, #1
 8007878:	b29b      	uxth	r3, r3
 800787a:	687a      	ldr	r2, [r7, #4]
 800787c:	4619      	mov	r1, r3
 800787e:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8007880:	2b00      	cmp	r3, #0
 8007882:	d15a      	bne.n	800793a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	68da      	ldr	r2, [r3, #12]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	f022 0220 	bic.w	r2, r2, #32
 8007892:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	68da      	ldr	r2, [r3, #12]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80078a2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	695a      	ldr	r2, [r3, #20]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	f022 0201 	bic.w	r2, r2, #1
 80078b2:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2220      	movs	r2, #32
 80078b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80078c0:	2b01      	cmp	r3, #1
 80078c2:	d135      	bne.n	8007930 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2200      	movs	r2, #0
 80078c8:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	330c      	adds	r3, #12
 80078d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	e853 3f00 	ldrex	r3, [r3]
 80078d8:	613b      	str	r3, [r7, #16]
   return(result);
 80078da:	693b      	ldr	r3, [r7, #16]
 80078dc:	f023 0310 	bic.w	r3, r3, #16
 80078e0:	627b      	str	r3, [r7, #36]	@ 0x24
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	330c      	adds	r3, #12
 80078e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80078ea:	623a      	str	r2, [r7, #32]
 80078ec:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ee:	69f9      	ldr	r1, [r7, #28]
 80078f0:	6a3a      	ldr	r2, [r7, #32]
 80078f2:	e841 2300 	strex	r3, r2, [r1]
 80078f6:	61bb      	str	r3, [r7, #24]
   return(result);
 80078f8:	69bb      	ldr	r3, [r7, #24]
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1e5      	bne.n	80078ca <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f003 0310 	and.w	r3, r3, #16
 8007908:	2b10      	cmp	r3, #16
 800790a:	d10a      	bne.n	8007922 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800790c:	2300      	movs	r3, #0
 800790e:	60fb      	str	r3, [r7, #12]
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	60fb      	str	r3, [r7, #12]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	685b      	ldr	r3, [r3, #4]
 800791e:	60fb      	str	r3, [r7, #12]
 8007920:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007926:	4619      	mov	r1, r3
 8007928:	6878      	ldr	r0, [r7, #4]
 800792a:	f7ff fdbb 	bl	80074a4 <HAL_UARTEx_RxEventCallback>
 800792e:	e002      	b.n	8007936 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007930:	6878      	ldr	r0, [r7, #4]
 8007932:	f7f9 feff 	bl	8001734 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007936:	2300      	movs	r3, #0
 8007938:	e002      	b.n	8007940 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800793a:	2300      	movs	r3, #0
 800793c:	e000      	b.n	8007940 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800793e:	2302      	movs	r3, #2
  }
}
 8007940:	4618      	mov	r0, r3
 8007942:	3730      	adds	r7, #48	@ 0x30
 8007944:	46bd      	mov	sp, r7
 8007946:	bd80      	pop	{r7, pc}

08007948 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007948:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800794c:	b0c0      	sub	sp, #256	@ 0x100
 800794e:	af00      	add	r7, sp, #0
 8007950:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007960:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007964:	68d9      	ldr	r1, [r3, #12]
 8007966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800796a:	681a      	ldr	r2, [r3, #0]
 800796c:	ea40 0301 	orr.w	r3, r0, r1
 8007970:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007976:	689a      	ldr	r2, [r3, #8]
 8007978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800797c:	691b      	ldr	r3, [r3, #16]
 800797e:	431a      	orrs	r2, r3
 8007980:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007984:	695b      	ldr	r3, [r3, #20]
 8007986:	431a      	orrs	r2, r3
 8007988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800798c:	69db      	ldr	r3, [r3, #28]
 800798e:	4313      	orrs	r3, r2
 8007990:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007994:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	68db      	ldr	r3, [r3, #12]
 800799c:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80079a0:	f021 010c 	bic.w	r1, r1, #12
 80079a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079a8:	681a      	ldr	r2, [r3, #0]
 80079aa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80079ae:	430b      	orrs	r3, r1
 80079b0:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80079b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	695b      	ldr	r3, [r3, #20]
 80079ba:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80079be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c2:	6999      	ldr	r1, [r3, #24]
 80079c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079c8:	681a      	ldr	r2, [r3, #0]
 80079ca:	ea40 0301 	orr.w	r3, r0, r1
 80079ce:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80079d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079d4:	681a      	ldr	r2, [r3, #0]
 80079d6:	4b8f      	ldr	r3, [pc, #572]	@ (8007c14 <UART_SetConfig+0x2cc>)
 80079d8:	429a      	cmp	r2, r3
 80079da:	d005      	beq.n	80079e8 <UART_SetConfig+0xa0>
 80079dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	4b8d      	ldr	r3, [pc, #564]	@ (8007c18 <UART_SetConfig+0x2d0>)
 80079e4:	429a      	cmp	r2, r3
 80079e6:	d104      	bne.n	80079f2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80079e8:	f7fe f826 	bl	8005a38 <HAL_RCC_GetPCLK2Freq>
 80079ec:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80079f0:	e003      	b.n	80079fa <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80079f2:	f7fe f80d 	bl	8005a10 <HAL_RCC_GetPCLK1Freq>
 80079f6:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079fa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079fe:	69db      	ldr	r3, [r3, #28]
 8007a00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007a04:	f040 810c 	bne.w	8007c20 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a0c:	2200      	movs	r2, #0
 8007a0e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007a12:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8007a16:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8007a1a:	4622      	mov	r2, r4
 8007a1c:	462b      	mov	r3, r5
 8007a1e:	1891      	adds	r1, r2, r2
 8007a20:	65b9      	str	r1, [r7, #88]	@ 0x58
 8007a22:	415b      	adcs	r3, r3
 8007a24:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007a26:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8007a2a:	4621      	mov	r1, r4
 8007a2c:	eb12 0801 	adds.w	r8, r2, r1
 8007a30:	4629      	mov	r1, r5
 8007a32:	eb43 0901 	adc.w	r9, r3, r1
 8007a36:	f04f 0200 	mov.w	r2, #0
 8007a3a:	f04f 0300 	mov.w	r3, #0
 8007a3e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007a42:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007a46:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007a4a:	4690      	mov	r8, r2
 8007a4c:	4699      	mov	r9, r3
 8007a4e:	4623      	mov	r3, r4
 8007a50:	eb18 0303 	adds.w	r3, r8, r3
 8007a54:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007a58:	462b      	mov	r3, r5
 8007a5a:	eb49 0303 	adc.w	r3, r9, r3
 8007a5e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007a62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a66:	685b      	ldr	r3, [r3, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007a6e:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007a72:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007a76:	460b      	mov	r3, r1
 8007a78:	18db      	adds	r3, r3, r3
 8007a7a:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a7c:	4613      	mov	r3, r2
 8007a7e:	eb42 0303 	adc.w	r3, r2, r3
 8007a82:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a84:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007a88:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007a8c:	f7f9 f89c 	bl	8000bc8 <__aeabi_uldivmod>
 8007a90:	4602      	mov	r2, r0
 8007a92:	460b      	mov	r3, r1
 8007a94:	4b61      	ldr	r3, [pc, #388]	@ (8007c1c <UART_SetConfig+0x2d4>)
 8007a96:	fba3 2302 	umull	r2, r3, r3, r2
 8007a9a:	095b      	lsrs	r3, r3, #5
 8007a9c:	011c      	lsls	r4, r3, #4
 8007a9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007aa8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007aac:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007ab0:	4642      	mov	r2, r8
 8007ab2:	464b      	mov	r3, r9
 8007ab4:	1891      	adds	r1, r2, r2
 8007ab6:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007ab8:	415b      	adcs	r3, r3
 8007aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007abc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007ac0:	4641      	mov	r1, r8
 8007ac2:	eb12 0a01 	adds.w	sl, r2, r1
 8007ac6:	4649      	mov	r1, r9
 8007ac8:	eb43 0b01 	adc.w	fp, r3, r1
 8007acc:	f04f 0200 	mov.w	r2, #0
 8007ad0:	f04f 0300 	mov.w	r3, #0
 8007ad4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007ad8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007adc:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007ae0:	4692      	mov	sl, r2
 8007ae2:	469b      	mov	fp, r3
 8007ae4:	4643      	mov	r3, r8
 8007ae6:	eb1a 0303 	adds.w	r3, sl, r3
 8007aea:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007aee:	464b      	mov	r3, r9
 8007af0:	eb4b 0303 	adc.w	r3, fp, r3
 8007af4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007af8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007afc:	685b      	ldr	r3, [r3, #4]
 8007afe:	2200      	movs	r2, #0
 8007b00:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007b04:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007b08:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007b0c:	460b      	mov	r3, r1
 8007b0e:	18db      	adds	r3, r3, r3
 8007b10:	643b      	str	r3, [r7, #64]	@ 0x40
 8007b12:	4613      	mov	r3, r2
 8007b14:	eb42 0303 	adc.w	r3, r2, r3
 8007b18:	647b      	str	r3, [r7, #68]	@ 0x44
 8007b1a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007b1e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007b22:	f7f9 f851 	bl	8000bc8 <__aeabi_uldivmod>
 8007b26:	4602      	mov	r2, r0
 8007b28:	460b      	mov	r3, r1
 8007b2a:	4611      	mov	r1, r2
 8007b2c:	4b3b      	ldr	r3, [pc, #236]	@ (8007c1c <UART_SetConfig+0x2d4>)
 8007b2e:	fba3 2301 	umull	r2, r3, r3, r1
 8007b32:	095b      	lsrs	r3, r3, #5
 8007b34:	2264      	movs	r2, #100	@ 0x64
 8007b36:	fb02 f303 	mul.w	r3, r2, r3
 8007b3a:	1acb      	subs	r3, r1, r3
 8007b3c:	00db      	lsls	r3, r3, #3
 8007b3e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007b42:	4b36      	ldr	r3, [pc, #216]	@ (8007c1c <UART_SetConfig+0x2d4>)
 8007b44:	fba3 2302 	umull	r2, r3, r3, r2
 8007b48:	095b      	lsrs	r3, r3, #5
 8007b4a:	005b      	lsls	r3, r3, #1
 8007b4c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007b50:	441c      	add	r4, r3
 8007b52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b56:	2200      	movs	r2, #0
 8007b58:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b5c:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007b60:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007b64:	4642      	mov	r2, r8
 8007b66:	464b      	mov	r3, r9
 8007b68:	1891      	adds	r1, r2, r2
 8007b6a:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007b6c:	415b      	adcs	r3, r3
 8007b6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b70:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b74:	4641      	mov	r1, r8
 8007b76:	1851      	adds	r1, r2, r1
 8007b78:	6339      	str	r1, [r7, #48]	@ 0x30
 8007b7a:	4649      	mov	r1, r9
 8007b7c:	414b      	adcs	r3, r1
 8007b7e:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b80:	f04f 0200 	mov.w	r2, #0
 8007b84:	f04f 0300 	mov.w	r3, #0
 8007b88:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007b8c:	4659      	mov	r1, fp
 8007b8e:	00cb      	lsls	r3, r1, #3
 8007b90:	4651      	mov	r1, sl
 8007b92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b96:	4651      	mov	r1, sl
 8007b98:	00ca      	lsls	r2, r1, #3
 8007b9a:	4610      	mov	r0, r2
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	4603      	mov	r3, r0
 8007ba0:	4642      	mov	r2, r8
 8007ba2:	189b      	adds	r3, r3, r2
 8007ba4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007ba8:	464b      	mov	r3, r9
 8007baa:	460a      	mov	r2, r1
 8007bac:	eb42 0303 	adc.w	r3, r2, r3
 8007bb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007bb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bb8:	685b      	ldr	r3, [r3, #4]
 8007bba:	2200      	movs	r2, #0
 8007bbc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007bc0:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007bc4:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007bc8:	460b      	mov	r3, r1
 8007bca:	18db      	adds	r3, r3, r3
 8007bcc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007bce:	4613      	mov	r3, r2
 8007bd0:	eb42 0303 	adc.w	r3, r2, r3
 8007bd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007bd6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007bda:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007bde:	f7f8 fff3 	bl	8000bc8 <__aeabi_uldivmod>
 8007be2:	4602      	mov	r2, r0
 8007be4:	460b      	mov	r3, r1
 8007be6:	4b0d      	ldr	r3, [pc, #52]	@ (8007c1c <UART_SetConfig+0x2d4>)
 8007be8:	fba3 1302 	umull	r1, r3, r3, r2
 8007bec:	095b      	lsrs	r3, r3, #5
 8007bee:	2164      	movs	r1, #100	@ 0x64
 8007bf0:	fb01 f303 	mul.w	r3, r1, r3
 8007bf4:	1ad3      	subs	r3, r2, r3
 8007bf6:	00db      	lsls	r3, r3, #3
 8007bf8:	3332      	adds	r3, #50	@ 0x32
 8007bfa:	4a08      	ldr	r2, [pc, #32]	@ (8007c1c <UART_SetConfig+0x2d4>)
 8007bfc:	fba2 2303 	umull	r2, r3, r2, r3
 8007c00:	095b      	lsrs	r3, r3, #5
 8007c02:	f003 0207 	and.w	r2, r3, #7
 8007c06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	4422      	add	r2, r4
 8007c0e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007c10:	e106      	b.n	8007e20 <UART_SetConfig+0x4d8>
 8007c12:	bf00      	nop
 8007c14:	40011000 	.word	0x40011000
 8007c18:	40011400 	.word	0x40011400
 8007c1c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007c20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c24:	2200      	movs	r2, #0
 8007c26:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007c2a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007c2e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007c32:	4642      	mov	r2, r8
 8007c34:	464b      	mov	r3, r9
 8007c36:	1891      	adds	r1, r2, r2
 8007c38:	6239      	str	r1, [r7, #32]
 8007c3a:	415b      	adcs	r3, r3
 8007c3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8007c3e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007c42:	4641      	mov	r1, r8
 8007c44:	1854      	adds	r4, r2, r1
 8007c46:	4649      	mov	r1, r9
 8007c48:	eb43 0501 	adc.w	r5, r3, r1
 8007c4c:	f04f 0200 	mov.w	r2, #0
 8007c50:	f04f 0300 	mov.w	r3, #0
 8007c54:	00eb      	lsls	r3, r5, #3
 8007c56:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c5a:	00e2      	lsls	r2, r4, #3
 8007c5c:	4614      	mov	r4, r2
 8007c5e:	461d      	mov	r5, r3
 8007c60:	4643      	mov	r3, r8
 8007c62:	18e3      	adds	r3, r4, r3
 8007c64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c68:	464b      	mov	r3, r9
 8007c6a:	eb45 0303 	adc.w	r3, r5, r3
 8007c6e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c72:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c76:	685b      	ldr	r3, [r3, #4]
 8007c78:	2200      	movs	r2, #0
 8007c7a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c7e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c82:	f04f 0200 	mov.w	r2, #0
 8007c86:	f04f 0300 	mov.w	r3, #0
 8007c8a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007c8e:	4629      	mov	r1, r5
 8007c90:	008b      	lsls	r3, r1, #2
 8007c92:	4621      	mov	r1, r4
 8007c94:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c98:	4621      	mov	r1, r4
 8007c9a:	008a      	lsls	r2, r1, #2
 8007c9c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007ca0:	f7f8 ff92 	bl	8000bc8 <__aeabi_uldivmod>
 8007ca4:	4602      	mov	r2, r0
 8007ca6:	460b      	mov	r3, r1
 8007ca8:	4b60      	ldr	r3, [pc, #384]	@ (8007e2c <UART_SetConfig+0x4e4>)
 8007caa:	fba3 2302 	umull	r2, r3, r3, r2
 8007cae:	095b      	lsrs	r3, r3, #5
 8007cb0:	011c      	lsls	r4, r3, #4
 8007cb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007cbc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007cc0:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007cc4:	4642      	mov	r2, r8
 8007cc6:	464b      	mov	r3, r9
 8007cc8:	1891      	adds	r1, r2, r2
 8007cca:	61b9      	str	r1, [r7, #24]
 8007ccc:	415b      	adcs	r3, r3
 8007cce:	61fb      	str	r3, [r7, #28]
 8007cd0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007cd4:	4641      	mov	r1, r8
 8007cd6:	1851      	adds	r1, r2, r1
 8007cd8:	6139      	str	r1, [r7, #16]
 8007cda:	4649      	mov	r1, r9
 8007cdc:	414b      	adcs	r3, r1
 8007cde:	617b      	str	r3, [r7, #20]
 8007ce0:	f04f 0200 	mov.w	r2, #0
 8007ce4:	f04f 0300 	mov.w	r3, #0
 8007ce8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007cec:	4659      	mov	r1, fp
 8007cee:	00cb      	lsls	r3, r1, #3
 8007cf0:	4651      	mov	r1, sl
 8007cf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007cf6:	4651      	mov	r1, sl
 8007cf8:	00ca      	lsls	r2, r1, #3
 8007cfa:	4610      	mov	r0, r2
 8007cfc:	4619      	mov	r1, r3
 8007cfe:	4603      	mov	r3, r0
 8007d00:	4642      	mov	r2, r8
 8007d02:	189b      	adds	r3, r3, r2
 8007d04:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d08:	464b      	mov	r3, r9
 8007d0a:	460a      	mov	r2, r1
 8007d0c:	eb42 0303 	adc.w	r3, r2, r3
 8007d10:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d18:	685b      	ldr	r3, [r3, #4]
 8007d1a:	2200      	movs	r2, #0
 8007d1c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007d1e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007d20:	f04f 0200 	mov.w	r2, #0
 8007d24:	f04f 0300 	mov.w	r3, #0
 8007d28:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007d2c:	4649      	mov	r1, r9
 8007d2e:	008b      	lsls	r3, r1, #2
 8007d30:	4641      	mov	r1, r8
 8007d32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d36:	4641      	mov	r1, r8
 8007d38:	008a      	lsls	r2, r1, #2
 8007d3a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007d3e:	f7f8 ff43 	bl	8000bc8 <__aeabi_uldivmod>
 8007d42:	4602      	mov	r2, r0
 8007d44:	460b      	mov	r3, r1
 8007d46:	4611      	mov	r1, r2
 8007d48:	4b38      	ldr	r3, [pc, #224]	@ (8007e2c <UART_SetConfig+0x4e4>)
 8007d4a:	fba3 2301 	umull	r2, r3, r3, r1
 8007d4e:	095b      	lsrs	r3, r3, #5
 8007d50:	2264      	movs	r2, #100	@ 0x64
 8007d52:	fb02 f303 	mul.w	r3, r2, r3
 8007d56:	1acb      	subs	r3, r1, r3
 8007d58:	011b      	lsls	r3, r3, #4
 8007d5a:	3332      	adds	r3, #50	@ 0x32
 8007d5c:	4a33      	ldr	r2, [pc, #204]	@ (8007e2c <UART_SetConfig+0x4e4>)
 8007d5e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d62:	095b      	lsrs	r3, r3, #5
 8007d64:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d68:	441c      	add	r4, r3
 8007d6a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d6e:	2200      	movs	r2, #0
 8007d70:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d72:	677a      	str	r2, [r7, #116]	@ 0x74
 8007d74:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007d78:	4642      	mov	r2, r8
 8007d7a:	464b      	mov	r3, r9
 8007d7c:	1891      	adds	r1, r2, r2
 8007d7e:	60b9      	str	r1, [r7, #8]
 8007d80:	415b      	adcs	r3, r3
 8007d82:	60fb      	str	r3, [r7, #12]
 8007d84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d88:	4641      	mov	r1, r8
 8007d8a:	1851      	adds	r1, r2, r1
 8007d8c:	6039      	str	r1, [r7, #0]
 8007d8e:	4649      	mov	r1, r9
 8007d90:	414b      	adcs	r3, r1
 8007d92:	607b      	str	r3, [r7, #4]
 8007d94:	f04f 0200 	mov.w	r2, #0
 8007d98:	f04f 0300 	mov.w	r3, #0
 8007d9c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007da0:	4659      	mov	r1, fp
 8007da2:	00cb      	lsls	r3, r1, #3
 8007da4:	4651      	mov	r1, sl
 8007da6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007daa:	4651      	mov	r1, sl
 8007dac:	00ca      	lsls	r2, r1, #3
 8007dae:	4610      	mov	r0, r2
 8007db0:	4619      	mov	r1, r3
 8007db2:	4603      	mov	r3, r0
 8007db4:	4642      	mov	r2, r8
 8007db6:	189b      	adds	r3, r3, r2
 8007db8:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007dba:	464b      	mov	r3, r9
 8007dbc:	460a      	mov	r2, r1
 8007dbe:	eb42 0303 	adc.w	r3, r2, r3
 8007dc2:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007dc4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dc8:	685b      	ldr	r3, [r3, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	663b      	str	r3, [r7, #96]	@ 0x60
 8007dce:	667a      	str	r2, [r7, #100]	@ 0x64
 8007dd0:	f04f 0200 	mov.w	r2, #0
 8007dd4:	f04f 0300 	mov.w	r3, #0
 8007dd8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007ddc:	4649      	mov	r1, r9
 8007dde:	008b      	lsls	r3, r1, #2
 8007de0:	4641      	mov	r1, r8
 8007de2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007de6:	4641      	mov	r1, r8
 8007de8:	008a      	lsls	r2, r1, #2
 8007dea:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007dee:	f7f8 feeb 	bl	8000bc8 <__aeabi_uldivmod>
 8007df2:	4602      	mov	r2, r0
 8007df4:	460b      	mov	r3, r1
 8007df6:	4b0d      	ldr	r3, [pc, #52]	@ (8007e2c <UART_SetConfig+0x4e4>)
 8007df8:	fba3 1302 	umull	r1, r3, r3, r2
 8007dfc:	095b      	lsrs	r3, r3, #5
 8007dfe:	2164      	movs	r1, #100	@ 0x64
 8007e00:	fb01 f303 	mul.w	r3, r1, r3
 8007e04:	1ad3      	subs	r3, r2, r3
 8007e06:	011b      	lsls	r3, r3, #4
 8007e08:	3332      	adds	r3, #50	@ 0x32
 8007e0a:	4a08      	ldr	r2, [pc, #32]	@ (8007e2c <UART_SetConfig+0x4e4>)
 8007e0c:	fba2 2303 	umull	r2, r3, r2, r3
 8007e10:	095b      	lsrs	r3, r3, #5
 8007e12:	f003 020f 	and.w	r2, r3, #15
 8007e16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	4422      	add	r2, r4
 8007e1e:	609a      	str	r2, [r3, #8]
}
 8007e20:	bf00      	nop
 8007e22:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007e26:	46bd      	mov	sp, r7
 8007e28:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007e2c:	51eb851f 	.word	0x51eb851f

08007e30 <__cvt>:
 8007e30:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007e34:	ec57 6b10 	vmov	r6, r7, d0
 8007e38:	2f00      	cmp	r7, #0
 8007e3a:	460c      	mov	r4, r1
 8007e3c:	4619      	mov	r1, r3
 8007e3e:	463b      	mov	r3, r7
 8007e40:	bfbb      	ittet	lt
 8007e42:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8007e46:	461f      	movlt	r7, r3
 8007e48:	2300      	movge	r3, #0
 8007e4a:	232d      	movlt	r3, #45	@ 0x2d
 8007e4c:	700b      	strb	r3, [r1, #0]
 8007e4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007e50:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8007e54:	4691      	mov	r9, r2
 8007e56:	f023 0820 	bic.w	r8, r3, #32
 8007e5a:	bfbc      	itt	lt
 8007e5c:	4632      	movlt	r2, r6
 8007e5e:	4616      	movlt	r6, r2
 8007e60:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007e64:	d005      	beq.n	8007e72 <__cvt+0x42>
 8007e66:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8007e6a:	d100      	bne.n	8007e6e <__cvt+0x3e>
 8007e6c:	3401      	adds	r4, #1
 8007e6e:	2102      	movs	r1, #2
 8007e70:	e000      	b.n	8007e74 <__cvt+0x44>
 8007e72:	2103      	movs	r1, #3
 8007e74:	ab03      	add	r3, sp, #12
 8007e76:	9301      	str	r3, [sp, #4]
 8007e78:	ab02      	add	r3, sp, #8
 8007e7a:	9300      	str	r3, [sp, #0]
 8007e7c:	ec47 6b10 	vmov	d0, r6, r7
 8007e80:	4653      	mov	r3, sl
 8007e82:	4622      	mov	r2, r4
 8007e84:	f000 ff38 	bl	8008cf8 <_dtoa_r>
 8007e88:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8007e8c:	4605      	mov	r5, r0
 8007e8e:	d119      	bne.n	8007ec4 <__cvt+0x94>
 8007e90:	f019 0f01 	tst.w	r9, #1
 8007e94:	d00e      	beq.n	8007eb4 <__cvt+0x84>
 8007e96:	eb00 0904 	add.w	r9, r0, r4
 8007e9a:	2200      	movs	r2, #0
 8007e9c:	2300      	movs	r3, #0
 8007e9e:	4630      	mov	r0, r6
 8007ea0:	4639      	mov	r1, r7
 8007ea2:	f7f8 fe21 	bl	8000ae8 <__aeabi_dcmpeq>
 8007ea6:	b108      	cbz	r0, 8007eac <__cvt+0x7c>
 8007ea8:	f8cd 900c 	str.w	r9, [sp, #12]
 8007eac:	2230      	movs	r2, #48	@ 0x30
 8007eae:	9b03      	ldr	r3, [sp, #12]
 8007eb0:	454b      	cmp	r3, r9
 8007eb2:	d31e      	bcc.n	8007ef2 <__cvt+0xc2>
 8007eb4:	9b03      	ldr	r3, [sp, #12]
 8007eb6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007eb8:	1b5b      	subs	r3, r3, r5
 8007eba:	4628      	mov	r0, r5
 8007ebc:	6013      	str	r3, [r2, #0]
 8007ebe:	b004      	add	sp, #16
 8007ec0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ec4:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8007ec8:	eb00 0904 	add.w	r9, r0, r4
 8007ecc:	d1e5      	bne.n	8007e9a <__cvt+0x6a>
 8007ece:	7803      	ldrb	r3, [r0, #0]
 8007ed0:	2b30      	cmp	r3, #48	@ 0x30
 8007ed2:	d10a      	bne.n	8007eea <__cvt+0xba>
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2300      	movs	r3, #0
 8007ed8:	4630      	mov	r0, r6
 8007eda:	4639      	mov	r1, r7
 8007edc:	f7f8 fe04 	bl	8000ae8 <__aeabi_dcmpeq>
 8007ee0:	b918      	cbnz	r0, 8007eea <__cvt+0xba>
 8007ee2:	f1c4 0401 	rsb	r4, r4, #1
 8007ee6:	f8ca 4000 	str.w	r4, [sl]
 8007eea:	f8da 3000 	ldr.w	r3, [sl]
 8007eee:	4499      	add	r9, r3
 8007ef0:	e7d3      	b.n	8007e9a <__cvt+0x6a>
 8007ef2:	1c59      	adds	r1, r3, #1
 8007ef4:	9103      	str	r1, [sp, #12]
 8007ef6:	701a      	strb	r2, [r3, #0]
 8007ef8:	e7d9      	b.n	8007eae <__cvt+0x7e>

08007efa <__exponent>:
 8007efa:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007efc:	2900      	cmp	r1, #0
 8007efe:	bfba      	itte	lt
 8007f00:	4249      	neglt	r1, r1
 8007f02:	232d      	movlt	r3, #45	@ 0x2d
 8007f04:	232b      	movge	r3, #43	@ 0x2b
 8007f06:	2909      	cmp	r1, #9
 8007f08:	7002      	strb	r2, [r0, #0]
 8007f0a:	7043      	strb	r3, [r0, #1]
 8007f0c:	dd29      	ble.n	8007f62 <__exponent+0x68>
 8007f0e:	f10d 0307 	add.w	r3, sp, #7
 8007f12:	461d      	mov	r5, r3
 8007f14:	270a      	movs	r7, #10
 8007f16:	461a      	mov	r2, r3
 8007f18:	fbb1 f6f7 	udiv	r6, r1, r7
 8007f1c:	fb07 1416 	mls	r4, r7, r6, r1
 8007f20:	3430      	adds	r4, #48	@ 0x30
 8007f22:	f802 4c01 	strb.w	r4, [r2, #-1]
 8007f26:	460c      	mov	r4, r1
 8007f28:	2c63      	cmp	r4, #99	@ 0x63
 8007f2a:	f103 33ff 	add.w	r3, r3, #4294967295
 8007f2e:	4631      	mov	r1, r6
 8007f30:	dcf1      	bgt.n	8007f16 <__exponent+0x1c>
 8007f32:	3130      	adds	r1, #48	@ 0x30
 8007f34:	1e94      	subs	r4, r2, #2
 8007f36:	f803 1c01 	strb.w	r1, [r3, #-1]
 8007f3a:	1c41      	adds	r1, r0, #1
 8007f3c:	4623      	mov	r3, r4
 8007f3e:	42ab      	cmp	r3, r5
 8007f40:	d30a      	bcc.n	8007f58 <__exponent+0x5e>
 8007f42:	f10d 0309 	add.w	r3, sp, #9
 8007f46:	1a9b      	subs	r3, r3, r2
 8007f48:	42ac      	cmp	r4, r5
 8007f4a:	bf88      	it	hi
 8007f4c:	2300      	movhi	r3, #0
 8007f4e:	3302      	adds	r3, #2
 8007f50:	4403      	add	r3, r0
 8007f52:	1a18      	subs	r0, r3, r0
 8007f54:	b003      	add	sp, #12
 8007f56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f58:	f813 6b01 	ldrb.w	r6, [r3], #1
 8007f5c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8007f60:	e7ed      	b.n	8007f3e <__exponent+0x44>
 8007f62:	2330      	movs	r3, #48	@ 0x30
 8007f64:	3130      	adds	r1, #48	@ 0x30
 8007f66:	7083      	strb	r3, [r0, #2]
 8007f68:	70c1      	strb	r1, [r0, #3]
 8007f6a:	1d03      	adds	r3, r0, #4
 8007f6c:	e7f1      	b.n	8007f52 <__exponent+0x58>
	...

08007f70 <_printf_float>:
 8007f70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f74:	b08d      	sub	sp, #52	@ 0x34
 8007f76:	460c      	mov	r4, r1
 8007f78:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8007f7c:	4616      	mov	r6, r2
 8007f7e:	461f      	mov	r7, r3
 8007f80:	4605      	mov	r5, r0
 8007f82:	f000 fdb7 	bl	8008af4 <_localeconv_r>
 8007f86:	6803      	ldr	r3, [r0, #0]
 8007f88:	9304      	str	r3, [sp, #16]
 8007f8a:	4618      	mov	r0, r3
 8007f8c:	f7f8 f980 	bl	8000290 <strlen>
 8007f90:	2300      	movs	r3, #0
 8007f92:	930a      	str	r3, [sp, #40]	@ 0x28
 8007f94:	f8d8 3000 	ldr.w	r3, [r8]
 8007f98:	9005      	str	r0, [sp, #20]
 8007f9a:	3307      	adds	r3, #7
 8007f9c:	f023 0307 	bic.w	r3, r3, #7
 8007fa0:	f103 0208 	add.w	r2, r3, #8
 8007fa4:	f894 a018 	ldrb.w	sl, [r4, #24]
 8007fa8:	f8d4 b000 	ldr.w	fp, [r4]
 8007fac:	f8c8 2000 	str.w	r2, [r8]
 8007fb0:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007fb4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8007fb8:	9307      	str	r3, [sp, #28]
 8007fba:	f8cd 8018 	str.w	r8, [sp, #24]
 8007fbe:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8007fc2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fc6:	4b9c      	ldr	r3, [pc, #624]	@ (8008238 <_printf_float+0x2c8>)
 8007fc8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fcc:	f7f8 fdbe 	bl	8000b4c <__aeabi_dcmpun>
 8007fd0:	bb70      	cbnz	r0, 8008030 <_printf_float+0xc0>
 8007fd2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007fd6:	4b98      	ldr	r3, [pc, #608]	@ (8008238 <_printf_float+0x2c8>)
 8007fd8:	f04f 32ff 	mov.w	r2, #4294967295
 8007fdc:	f7f8 fd98 	bl	8000b10 <__aeabi_dcmple>
 8007fe0:	bb30      	cbnz	r0, 8008030 <_printf_float+0xc0>
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	4640      	mov	r0, r8
 8007fe8:	4649      	mov	r1, r9
 8007fea:	f7f8 fd87 	bl	8000afc <__aeabi_dcmplt>
 8007fee:	b110      	cbz	r0, 8007ff6 <_printf_float+0x86>
 8007ff0:	232d      	movs	r3, #45	@ 0x2d
 8007ff2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007ff6:	4a91      	ldr	r2, [pc, #580]	@ (800823c <_printf_float+0x2cc>)
 8007ff8:	4b91      	ldr	r3, [pc, #580]	@ (8008240 <_printf_float+0x2d0>)
 8007ffa:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8007ffe:	bf8c      	ite	hi
 8008000:	4690      	movhi	r8, r2
 8008002:	4698      	movls	r8, r3
 8008004:	2303      	movs	r3, #3
 8008006:	6123      	str	r3, [r4, #16]
 8008008:	f02b 0304 	bic.w	r3, fp, #4
 800800c:	6023      	str	r3, [r4, #0]
 800800e:	f04f 0900 	mov.w	r9, #0
 8008012:	9700      	str	r7, [sp, #0]
 8008014:	4633      	mov	r3, r6
 8008016:	aa0b      	add	r2, sp, #44	@ 0x2c
 8008018:	4621      	mov	r1, r4
 800801a:	4628      	mov	r0, r5
 800801c:	f000 f9d2 	bl	80083c4 <_printf_common>
 8008020:	3001      	adds	r0, #1
 8008022:	f040 808d 	bne.w	8008140 <_printf_float+0x1d0>
 8008026:	f04f 30ff 	mov.w	r0, #4294967295
 800802a:	b00d      	add	sp, #52	@ 0x34
 800802c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008030:	4642      	mov	r2, r8
 8008032:	464b      	mov	r3, r9
 8008034:	4640      	mov	r0, r8
 8008036:	4649      	mov	r1, r9
 8008038:	f7f8 fd88 	bl	8000b4c <__aeabi_dcmpun>
 800803c:	b140      	cbz	r0, 8008050 <_printf_float+0xe0>
 800803e:	464b      	mov	r3, r9
 8008040:	2b00      	cmp	r3, #0
 8008042:	bfbc      	itt	lt
 8008044:	232d      	movlt	r3, #45	@ 0x2d
 8008046:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800804a:	4a7e      	ldr	r2, [pc, #504]	@ (8008244 <_printf_float+0x2d4>)
 800804c:	4b7e      	ldr	r3, [pc, #504]	@ (8008248 <_printf_float+0x2d8>)
 800804e:	e7d4      	b.n	8007ffa <_printf_float+0x8a>
 8008050:	6863      	ldr	r3, [r4, #4]
 8008052:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8008056:	9206      	str	r2, [sp, #24]
 8008058:	1c5a      	adds	r2, r3, #1
 800805a:	d13b      	bne.n	80080d4 <_printf_float+0x164>
 800805c:	2306      	movs	r3, #6
 800805e:	6063      	str	r3, [r4, #4]
 8008060:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008064:	2300      	movs	r3, #0
 8008066:	6022      	str	r2, [r4, #0]
 8008068:	9303      	str	r3, [sp, #12]
 800806a:	ab0a      	add	r3, sp, #40	@ 0x28
 800806c:	e9cd a301 	strd	sl, r3, [sp, #4]
 8008070:	ab09      	add	r3, sp, #36	@ 0x24
 8008072:	9300      	str	r3, [sp, #0]
 8008074:	6861      	ldr	r1, [r4, #4]
 8008076:	ec49 8b10 	vmov	d0, r8, r9
 800807a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800807e:	4628      	mov	r0, r5
 8008080:	f7ff fed6 	bl	8007e30 <__cvt>
 8008084:	9b06      	ldr	r3, [sp, #24]
 8008086:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008088:	2b47      	cmp	r3, #71	@ 0x47
 800808a:	4680      	mov	r8, r0
 800808c:	d129      	bne.n	80080e2 <_printf_float+0x172>
 800808e:	1cc8      	adds	r0, r1, #3
 8008090:	db02      	blt.n	8008098 <_printf_float+0x128>
 8008092:	6863      	ldr	r3, [r4, #4]
 8008094:	4299      	cmp	r1, r3
 8008096:	dd41      	ble.n	800811c <_printf_float+0x1ac>
 8008098:	f1aa 0a02 	sub.w	sl, sl, #2
 800809c:	fa5f fa8a 	uxtb.w	sl, sl
 80080a0:	3901      	subs	r1, #1
 80080a2:	4652      	mov	r2, sl
 80080a4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80080a8:	9109      	str	r1, [sp, #36]	@ 0x24
 80080aa:	f7ff ff26 	bl	8007efa <__exponent>
 80080ae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80080b0:	1813      	adds	r3, r2, r0
 80080b2:	2a01      	cmp	r2, #1
 80080b4:	4681      	mov	r9, r0
 80080b6:	6123      	str	r3, [r4, #16]
 80080b8:	dc02      	bgt.n	80080c0 <_printf_float+0x150>
 80080ba:	6822      	ldr	r2, [r4, #0]
 80080bc:	07d2      	lsls	r2, r2, #31
 80080be:	d501      	bpl.n	80080c4 <_printf_float+0x154>
 80080c0:	3301      	adds	r3, #1
 80080c2:	6123      	str	r3, [r4, #16]
 80080c4:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d0a2      	beq.n	8008012 <_printf_float+0xa2>
 80080cc:	232d      	movs	r3, #45	@ 0x2d
 80080ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80080d2:	e79e      	b.n	8008012 <_printf_float+0xa2>
 80080d4:	9a06      	ldr	r2, [sp, #24]
 80080d6:	2a47      	cmp	r2, #71	@ 0x47
 80080d8:	d1c2      	bne.n	8008060 <_printf_float+0xf0>
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d1c0      	bne.n	8008060 <_printf_float+0xf0>
 80080de:	2301      	movs	r3, #1
 80080e0:	e7bd      	b.n	800805e <_printf_float+0xee>
 80080e2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80080e6:	d9db      	bls.n	80080a0 <_printf_float+0x130>
 80080e8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80080ec:	d118      	bne.n	8008120 <_printf_float+0x1b0>
 80080ee:	2900      	cmp	r1, #0
 80080f0:	6863      	ldr	r3, [r4, #4]
 80080f2:	dd0b      	ble.n	800810c <_printf_float+0x19c>
 80080f4:	6121      	str	r1, [r4, #16]
 80080f6:	b913      	cbnz	r3, 80080fe <_printf_float+0x18e>
 80080f8:	6822      	ldr	r2, [r4, #0]
 80080fa:	07d0      	lsls	r0, r2, #31
 80080fc:	d502      	bpl.n	8008104 <_printf_float+0x194>
 80080fe:	3301      	adds	r3, #1
 8008100:	440b      	add	r3, r1
 8008102:	6123      	str	r3, [r4, #16]
 8008104:	65a1      	str	r1, [r4, #88]	@ 0x58
 8008106:	f04f 0900 	mov.w	r9, #0
 800810a:	e7db      	b.n	80080c4 <_printf_float+0x154>
 800810c:	b913      	cbnz	r3, 8008114 <_printf_float+0x1a4>
 800810e:	6822      	ldr	r2, [r4, #0]
 8008110:	07d2      	lsls	r2, r2, #31
 8008112:	d501      	bpl.n	8008118 <_printf_float+0x1a8>
 8008114:	3302      	adds	r3, #2
 8008116:	e7f4      	b.n	8008102 <_printf_float+0x192>
 8008118:	2301      	movs	r3, #1
 800811a:	e7f2      	b.n	8008102 <_printf_float+0x192>
 800811c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8008120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008122:	4299      	cmp	r1, r3
 8008124:	db05      	blt.n	8008132 <_printf_float+0x1c2>
 8008126:	6823      	ldr	r3, [r4, #0]
 8008128:	6121      	str	r1, [r4, #16]
 800812a:	07d8      	lsls	r0, r3, #31
 800812c:	d5ea      	bpl.n	8008104 <_printf_float+0x194>
 800812e:	1c4b      	adds	r3, r1, #1
 8008130:	e7e7      	b.n	8008102 <_printf_float+0x192>
 8008132:	2900      	cmp	r1, #0
 8008134:	bfd4      	ite	le
 8008136:	f1c1 0202 	rsble	r2, r1, #2
 800813a:	2201      	movgt	r2, #1
 800813c:	4413      	add	r3, r2
 800813e:	e7e0      	b.n	8008102 <_printf_float+0x192>
 8008140:	6823      	ldr	r3, [r4, #0]
 8008142:	055a      	lsls	r2, r3, #21
 8008144:	d407      	bmi.n	8008156 <_printf_float+0x1e6>
 8008146:	6923      	ldr	r3, [r4, #16]
 8008148:	4642      	mov	r2, r8
 800814a:	4631      	mov	r1, r6
 800814c:	4628      	mov	r0, r5
 800814e:	47b8      	blx	r7
 8008150:	3001      	adds	r0, #1
 8008152:	d12b      	bne.n	80081ac <_printf_float+0x23c>
 8008154:	e767      	b.n	8008026 <_printf_float+0xb6>
 8008156:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800815a:	f240 80dd 	bls.w	8008318 <_printf_float+0x3a8>
 800815e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008162:	2200      	movs	r2, #0
 8008164:	2300      	movs	r3, #0
 8008166:	f7f8 fcbf 	bl	8000ae8 <__aeabi_dcmpeq>
 800816a:	2800      	cmp	r0, #0
 800816c:	d033      	beq.n	80081d6 <_printf_float+0x266>
 800816e:	4a37      	ldr	r2, [pc, #220]	@ (800824c <_printf_float+0x2dc>)
 8008170:	2301      	movs	r3, #1
 8008172:	4631      	mov	r1, r6
 8008174:	4628      	mov	r0, r5
 8008176:	47b8      	blx	r7
 8008178:	3001      	adds	r0, #1
 800817a:	f43f af54 	beq.w	8008026 <_printf_float+0xb6>
 800817e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8008182:	4543      	cmp	r3, r8
 8008184:	db02      	blt.n	800818c <_printf_float+0x21c>
 8008186:	6823      	ldr	r3, [r4, #0]
 8008188:	07d8      	lsls	r0, r3, #31
 800818a:	d50f      	bpl.n	80081ac <_printf_float+0x23c>
 800818c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008190:	4631      	mov	r1, r6
 8008192:	4628      	mov	r0, r5
 8008194:	47b8      	blx	r7
 8008196:	3001      	adds	r0, #1
 8008198:	f43f af45 	beq.w	8008026 <_printf_float+0xb6>
 800819c:	f04f 0900 	mov.w	r9, #0
 80081a0:	f108 38ff 	add.w	r8, r8, #4294967295
 80081a4:	f104 0a1a 	add.w	sl, r4, #26
 80081a8:	45c8      	cmp	r8, r9
 80081aa:	dc09      	bgt.n	80081c0 <_printf_float+0x250>
 80081ac:	6823      	ldr	r3, [r4, #0]
 80081ae:	079b      	lsls	r3, r3, #30
 80081b0:	f100 8103 	bmi.w	80083ba <_printf_float+0x44a>
 80081b4:	68e0      	ldr	r0, [r4, #12]
 80081b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80081b8:	4298      	cmp	r0, r3
 80081ba:	bfb8      	it	lt
 80081bc:	4618      	movlt	r0, r3
 80081be:	e734      	b.n	800802a <_printf_float+0xba>
 80081c0:	2301      	movs	r3, #1
 80081c2:	4652      	mov	r2, sl
 80081c4:	4631      	mov	r1, r6
 80081c6:	4628      	mov	r0, r5
 80081c8:	47b8      	blx	r7
 80081ca:	3001      	adds	r0, #1
 80081cc:	f43f af2b 	beq.w	8008026 <_printf_float+0xb6>
 80081d0:	f109 0901 	add.w	r9, r9, #1
 80081d4:	e7e8      	b.n	80081a8 <_printf_float+0x238>
 80081d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80081d8:	2b00      	cmp	r3, #0
 80081da:	dc39      	bgt.n	8008250 <_printf_float+0x2e0>
 80081dc:	4a1b      	ldr	r2, [pc, #108]	@ (800824c <_printf_float+0x2dc>)
 80081de:	2301      	movs	r3, #1
 80081e0:	4631      	mov	r1, r6
 80081e2:	4628      	mov	r0, r5
 80081e4:	47b8      	blx	r7
 80081e6:	3001      	adds	r0, #1
 80081e8:	f43f af1d 	beq.w	8008026 <_printf_float+0xb6>
 80081ec:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80081f0:	ea59 0303 	orrs.w	r3, r9, r3
 80081f4:	d102      	bne.n	80081fc <_printf_float+0x28c>
 80081f6:	6823      	ldr	r3, [r4, #0]
 80081f8:	07d9      	lsls	r1, r3, #31
 80081fa:	d5d7      	bpl.n	80081ac <_printf_float+0x23c>
 80081fc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008200:	4631      	mov	r1, r6
 8008202:	4628      	mov	r0, r5
 8008204:	47b8      	blx	r7
 8008206:	3001      	adds	r0, #1
 8008208:	f43f af0d 	beq.w	8008026 <_printf_float+0xb6>
 800820c:	f04f 0a00 	mov.w	sl, #0
 8008210:	f104 0b1a 	add.w	fp, r4, #26
 8008214:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008216:	425b      	negs	r3, r3
 8008218:	4553      	cmp	r3, sl
 800821a:	dc01      	bgt.n	8008220 <_printf_float+0x2b0>
 800821c:	464b      	mov	r3, r9
 800821e:	e793      	b.n	8008148 <_printf_float+0x1d8>
 8008220:	2301      	movs	r3, #1
 8008222:	465a      	mov	r2, fp
 8008224:	4631      	mov	r1, r6
 8008226:	4628      	mov	r0, r5
 8008228:	47b8      	blx	r7
 800822a:	3001      	adds	r0, #1
 800822c:	f43f aefb 	beq.w	8008026 <_printf_float+0xb6>
 8008230:	f10a 0a01 	add.w	sl, sl, #1
 8008234:	e7ee      	b.n	8008214 <_printf_float+0x2a4>
 8008236:	bf00      	nop
 8008238:	7fefffff 	.word	0x7fefffff
 800823c:	0800b7e4 	.word	0x0800b7e4
 8008240:	0800b7e0 	.word	0x0800b7e0
 8008244:	0800b7ec 	.word	0x0800b7ec
 8008248:	0800b7e8 	.word	0x0800b7e8
 800824c:	0800b7f0 	.word	0x0800b7f0
 8008250:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008252:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008256:	4553      	cmp	r3, sl
 8008258:	bfa8      	it	ge
 800825a:	4653      	movge	r3, sl
 800825c:	2b00      	cmp	r3, #0
 800825e:	4699      	mov	r9, r3
 8008260:	dc36      	bgt.n	80082d0 <_printf_float+0x360>
 8008262:	f04f 0b00 	mov.w	fp, #0
 8008266:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800826a:	f104 021a 	add.w	r2, r4, #26
 800826e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008270:	9306      	str	r3, [sp, #24]
 8008272:	eba3 0309 	sub.w	r3, r3, r9
 8008276:	455b      	cmp	r3, fp
 8008278:	dc31      	bgt.n	80082de <_printf_float+0x36e>
 800827a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800827c:	459a      	cmp	sl, r3
 800827e:	dc3a      	bgt.n	80082f6 <_printf_float+0x386>
 8008280:	6823      	ldr	r3, [r4, #0]
 8008282:	07da      	lsls	r2, r3, #31
 8008284:	d437      	bmi.n	80082f6 <_printf_float+0x386>
 8008286:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008288:	ebaa 0903 	sub.w	r9, sl, r3
 800828c:	9b06      	ldr	r3, [sp, #24]
 800828e:	ebaa 0303 	sub.w	r3, sl, r3
 8008292:	4599      	cmp	r9, r3
 8008294:	bfa8      	it	ge
 8008296:	4699      	movge	r9, r3
 8008298:	f1b9 0f00 	cmp.w	r9, #0
 800829c:	dc33      	bgt.n	8008306 <_printf_float+0x396>
 800829e:	f04f 0800 	mov.w	r8, #0
 80082a2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80082a6:	f104 0b1a 	add.w	fp, r4, #26
 80082aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80082ac:	ebaa 0303 	sub.w	r3, sl, r3
 80082b0:	eba3 0309 	sub.w	r3, r3, r9
 80082b4:	4543      	cmp	r3, r8
 80082b6:	f77f af79 	ble.w	80081ac <_printf_float+0x23c>
 80082ba:	2301      	movs	r3, #1
 80082bc:	465a      	mov	r2, fp
 80082be:	4631      	mov	r1, r6
 80082c0:	4628      	mov	r0, r5
 80082c2:	47b8      	blx	r7
 80082c4:	3001      	adds	r0, #1
 80082c6:	f43f aeae 	beq.w	8008026 <_printf_float+0xb6>
 80082ca:	f108 0801 	add.w	r8, r8, #1
 80082ce:	e7ec      	b.n	80082aa <_printf_float+0x33a>
 80082d0:	4642      	mov	r2, r8
 80082d2:	4631      	mov	r1, r6
 80082d4:	4628      	mov	r0, r5
 80082d6:	47b8      	blx	r7
 80082d8:	3001      	adds	r0, #1
 80082da:	d1c2      	bne.n	8008262 <_printf_float+0x2f2>
 80082dc:	e6a3      	b.n	8008026 <_printf_float+0xb6>
 80082de:	2301      	movs	r3, #1
 80082e0:	4631      	mov	r1, r6
 80082e2:	4628      	mov	r0, r5
 80082e4:	9206      	str	r2, [sp, #24]
 80082e6:	47b8      	blx	r7
 80082e8:	3001      	adds	r0, #1
 80082ea:	f43f ae9c 	beq.w	8008026 <_printf_float+0xb6>
 80082ee:	9a06      	ldr	r2, [sp, #24]
 80082f0:	f10b 0b01 	add.w	fp, fp, #1
 80082f4:	e7bb      	b.n	800826e <_printf_float+0x2fe>
 80082f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80082fa:	4631      	mov	r1, r6
 80082fc:	4628      	mov	r0, r5
 80082fe:	47b8      	blx	r7
 8008300:	3001      	adds	r0, #1
 8008302:	d1c0      	bne.n	8008286 <_printf_float+0x316>
 8008304:	e68f      	b.n	8008026 <_printf_float+0xb6>
 8008306:	9a06      	ldr	r2, [sp, #24]
 8008308:	464b      	mov	r3, r9
 800830a:	4442      	add	r2, r8
 800830c:	4631      	mov	r1, r6
 800830e:	4628      	mov	r0, r5
 8008310:	47b8      	blx	r7
 8008312:	3001      	adds	r0, #1
 8008314:	d1c3      	bne.n	800829e <_printf_float+0x32e>
 8008316:	e686      	b.n	8008026 <_printf_float+0xb6>
 8008318:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800831c:	f1ba 0f01 	cmp.w	sl, #1
 8008320:	dc01      	bgt.n	8008326 <_printf_float+0x3b6>
 8008322:	07db      	lsls	r3, r3, #31
 8008324:	d536      	bpl.n	8008394 <_printf_float+0x424>
 8008326:	2301      	movs	r3, #1
 8008328:	4642      	mov	r2, r8
 800832a:	4631      	mov	r1, r6
 800832c:	4628      	mov	r0, r5
 800832e:	47b8      	blx	r7
 8008330:	3001      	adds	r0, #1
 8008332:	f43f ae78 	beq.w	8008026 <_printf_float+0xb6>
 8008336:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800833a:	4631      	mov	r1, r6
 800833c:	4628      	mov	r0, r5
 800833e:	47b8      	blx	r7
 8008340:	3001      	adds	r0, #1
 8008342:	f43f ae70 	beq.w	8008026 <_printf_float+0xb6>
 8008346:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800834a:	2200      	movs	r2, #0
 800834c:	2300      	movs	r3, #0
 800834e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008352:	f7f8 fbc9 	bl	8000ae8 <__aeabi_dcmpeq>
 8008356:	b9c0      	cbnz	r0, 800838a <_printf_float+0x41a>
 8008358:	4653      	mov	r3, sl
 800835a:	f108 0201 	add.w	r2, r8, #1
 800835e:	4631      	mov	r1, r6
 8008360:	4628      	mov	r0, r5
 8008362:	47b8      	blx	r7
 8008364:	3001      	adds	r0, #1
 8008366:	d10c      	bne.n	8008382 <_printf_float+0x412>
 8008368:	e65d      	b.n	8008026 <_printf_float+0xb6>
 800836a:	2301      	movs	r3, #1
 800836c:	465a      	mov	r2, fp
 800836e:	4631      	mov	r1, r6
 8008370:	4628      	mov	r0, r5
 8008372:	47b8      	blx	r7
 8008374:	3001      	adds	r0, #1
 8008376:	f43f ae56 	beq.w	8008026 <_printf_float+0xb6>
 800837a:	f108 0801 	add.w	r8, r8, #1
 800837e:	45d0      	cmp	r8, sl
 8008380:	dbf3      	blt.n	800836a <_printf_float+0x3fa>
 8008382:	464b      	mov	r3, r9
 8008384:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008388:	e6df      	b.n	800814a <_printf_float+0x1da>
 800838a:	f04f 0800 	mov.w	r8, #0
 800838e:	f104 0b1a 	add.w	fp, r4, #26
 8008392:	e7f4      	b.n	800837e <_printf_float+0x40e>
 8008394:	2301      	movs	r3, #1
 8008396:	4642      	mov	r2, r8
 8008398:	e7e1      	b.n	800835e <_printf_float+0x3ee>
 800839a:	2301      	movs	r3, #1
 800839c:	464a      	mov	r2, r9
 800839e:	4631      	mov	r1, r6
 80083a0:	4628      	mov	r0, r5
 80083a2:	47b8      	blx	r7
 80083a4:	3001      	adds	r0, #1
 80083a6:	f43f ae3e 	beq.w	8008026 <_printf_float+0xb6>
 80083aa:	f108 0801 	add.w	r8, r8, #1
 80083ae:	68e3      	ldr	r3, [r4, #12]
 80083b0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80083b2:	1a5b      	subs	r3, r3, r1
 80083b4:	4543      	cmp	r3, r8
 80083b6:	dcf0      	bgt.n	800839a <_printf_float+0x42a>
 80083b8:	e6fc      	b.n	80081b4 <_printf_float+0x244>
 80083ba:	f04f 0800 	mov.w	r8, #0
 80083be:	f104 0919 	add.w	r9, r4, #25
 80083c2:	e7f4      	b.n	80083ae <_printf_float+0x43e>

080083c4 <_printf_common>:
 80083c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80083c8:	4616      	mov	r6, r2
 80083ca:	4698      	mov	r8, r3
 80083cc:	688a      	ldr	r2, [r1, #8]
 80083ce:	690b      	ldr	r3, [r1, #16]
 80083d0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80083d4:	4293      	cmp	r3, r2
 80083d6:	bfb8      	it	lt
 80083d8:	4613      	movlt	r3, r2
 80083da:	6033      	str	r3, [r6, #0]
 80083dc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80083e0:	4607      	mov	r7, r0
 80083e2:	460c      	mov	r4, r1
 80083e4:	b10a      	cbz	r2, 80083ea <_printf_common+0x26>
 80083e6:	3301      	adds	r3, #1
 80083e8:	6033      	str	r3, [r6, #0]
 80083ea:	6823      	ldr	r3, [r4, #0]
 80083ec:	0699      	lsls	r1, r3, #26
 80083ee:	bf42      	ittt	mi
 80083f0:	6833      	ldrmi	r3, [r6, #0]
 80083f2:	3302      	addmi	r3, #2
 80083f4:	6033      	strmi	r3, [r6, #0]
 80083f6:	6825      	ldr	r5, [r4, #0]
 80083f8:	f015 0506 	ands.w	r5, r5, #6
 80083fc:	d106      	bne.n	800840c <_printf_common+0x48>
 80083fe:	f104 0a19 	add.w	sl, r4, #25
 8008402:	68e3      	ldr	r3, [r4, #12]
 8008404:	6832      	ldr	r2, [r6, #0]
 8008406:	1a9b      	subs	r3, r3, r2
 8008408:	42ab      	cmp	r3, r5
 800840a:	dc26      	bgt.n	800845a <_printf_common+0x96>
 800840c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008410:	6822      	ldr	r2, [r4, #0]
 8008412:	3b00      	subs	r3, #0
 8008414:	bf18      	it	ne
 8008416:	2301      	movne	r3, #1
 8008418:	0692      	lsls	r2, r2, #26
 800841a:	d42b      	bmi.n	8008474 <_printf_common+0xb0>
 800841c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008420:	4641      	mov	r1, r8
 8008422:	4638      	mov	r0, r7
 8008424:	47c8      	blx	r9
 8008426:	3001      	adds	r0, #1
 8008428:	d01e      	beq.n	8008468 <_printf_common+0xa4>
 800842a:	6823      	ldr	r3, [r4, #0]
 800842c:	6922      	ldr	r2, [r4, #16]
 800842e:	f003 0306 	and.w	r3, r3, #6
 8008432:	2b04      	cmp	r3, #4
 8008434:	bf02      	ittt	eq
 8008436:	68e5      	ldreq	r5, [r4, #12]
 8008438:	6833      	ldreq	r3, [r6, #0]
 800843a:	1aed      	subeq	r5, r5, r3
 800843c:	68a3      	ldr	r3, [r4, #8]
 800843e:	bf0c      	ite	eq
 8008440:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008444:	2500      	movne	r5, #0
 8008446:	4293      	cmp	r3, r2
 8008448:	bfc4      	itt	gt
 800844a:	1a9b      	subgt	r3, r3, r2
 800844c:	18ed      	addgt	r5, r5, r3
 800844e:	2600      	movs	r6, #0
 8008450:	341a      	adds	r4, #26
 8008452:	42b5      	cmp	r5, r6
 8008454:	d11a      	bne.n	800848c <_printf_common+0xc8>
 8008456:	2000      	movs	r0, #0
 8008458:	e008      	b.n	800846c <_printf_common+0xa8>
 800845a:	2301      	movs	r3, #1
 800845c:	4652      	mov	r2, sl
 800845e:	4641      	mov	r1, r8
 8008460:	4638      	mov	r0, r7
 8008462:	47c8      	blx	r9
 8008464:	3001      	adds	r0, #1
 8008466:	d103      	bne.n	8008470 <_printf_common+0xac>
 8008468:	f04f 30ff 	mov.w	r0, #4294967295
 800846c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008470:	3501      	adds	r5, #1
 8008472:	e7c6      	b.n	8008402 <_printf_common+0x3e>
 8008474:	18e1      	adds	r1, r4, r3
 8008476:	1c5a      	adds	r2, r3, #1
 8008478:	2030      	movs	r0, #48	@ 0x30
 800847a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800847e:	4422      	add	r2, r4
 8008480:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008484:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008488:	3302      	adds	r3, #2
 800848a:	e7c7      	b.n	800841c <_printf_common+0x58>
 800848c:	2301      	movs	r3, #1
 800848e:	4622      	mov	r2, r4
 8008490:	4641      	mov	r1, r8
 8008492:	4638      	mov	r0, r7
 8008494:	47c8      	blx	r9
 8008496:	3001      	adds	r0, #1
 8008498:	d0e6      	beq.n	8008468 <_printf_common+0xa4>
 800849a:	3601      	adds	r6, #1
 800849c:	e7d9      	b.n	8008452 <_printf_common+0x8e>
	...

080084a0 <_printf_i>:
 80084a0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80084a4:	7e0f      	ldrb	r7, [r1, #24]
 80084a6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80084a8:	2f78      	cmp	r7, #120	@ 0x78
 80084aa:	4691      	mov	r9, r2
 80084ac:	4680      	mov	r8, r0
 80084ae:	460c      	mov	r4, r1
 80084b0:	469a      	mov	sl, r3
 80084b2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80084b6:	d807      	bhi.n	80084c8 <_printf_i+0x28>
 80084b8:	2f62      	cmp	r7, #98	@ 0x62
 80084ba:	d80a      	bhi.n	80084d2 <_printf_i+0x32>
 80084bc:	2f00      	cmp	r7, #0
 80084be:	f000 80d1 	beq.w	8008664 <_printf_i+0x1c4>
 80084c2:	2f58      	cmp	r7, #88	@ 0x58
 80084c4:	f000 80b8 	beq.w	8008638 <_printf_i+0x198>
 80084c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80084cc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80084d0:	e03a      	b.n	8008548 <_printf_i+0xa8>
 80084d2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80084d6:	2b15      	cmp	r3, #21
 80084d8:	d8f6      	bhi.n	80084c8 <_printf_i+0x28>
 80084da:	a101      	add	r1, pc, #4	@ (adr r1, 80084e0 <_printf_i+0x40>)
 80084dc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80084e0:	08008539 	.word	0x08008539
 80084e4:	0800854d 	.word	0x0800854d
 80084e8:	080084c9 	.word	0x080084c9
 80084ec:	080084c9 	.word	0x080084c9
 80084f0:	080084c9 	.word	0x080084c9
 80084f4:	080084c9 	.word	0x080084c9
 80084f8:	0800854d 	.word	0x0800854d
 80084fc:	080084c9 	.word	0x080084c9
 8008500:	080084c9 	.word	0x080084c9
 8008504:	080084c9 	.word	0x080084c9
 8008508:	080084c9 	.word	0x080084c9
 800850c:	0800864b 	.word	0x0800864b
 8008510:	08008577 	.word	0x08008577
 8008514:	08008605 	.word	0x08008605
 8008518:	080084c9 	.word	0x080084c9
 800851c:	080084c9 	.word	0x080084c9
 8008520:	0800866d 	.word	0x0800866d
 8008524:	080084c9 	.word	0x080084c9
 8008528:	08008577 	.word	0x08008577
 800852c:	080084c9 	.word	0x080084c9
 8008530:	080084c9 	.word	0x080084c9
 8008534:	0800860d 	.word	0x0800860d
 8008538:	6833      	ldr	r3, [r6, #0]
 800853a:	1d1a      	adds	r2, r3, #4
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	6032      	str	r2, [r6, #0]
 8008540:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008544:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008548:	2301      	movs	r3, #1
 800854a:	e09c      	b.n	8008686 <_printf_i+0x1e6>
 800854c:	6833      	ldr	r3, [r6, #0]
 800854e:	6820      	ldr	r0, [r4, #0]
 8008550:	1d19      	adds	r1, r3, #4
 8008552:	6031      	str	r1, [r6, #0]
 8008554:	0606      	lsls	r6, r0, #24
 8008556:	d501      	bpl.n	800855c <_printf_i+0xbc>
 8008558:	681d      	ldr	r5, [r3, #0]
 800855a:	e003      	b.n	8008564 <_printf_i+0xc4>
 800855c:	0645      	lsls	r5, r0, #25
 800855e:	d5fb      	bpl.n	8008558 <_printf_i+0xb8>
 8008560:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008564:	2d00      	cmp	r5, #0
 8008566:	da03      	bge.n	8008570 <_printf_i+0xd0>
 8008568:	232d      	movs	r3, #45	@ 0x2d
 800856a:	426d      	negs	r5, r5
 800856c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008570:	4858      	ldr	r0, [pc, #352]	@ (80086d4 <_printf_i+0x234>)
 8008572:	230a      	movs	r3, #10
 8008574:	e011      	b.n	800859a <_printf_i+0xfa>
 8008576:	6821      	ldr	r1, [r4, #0]
 8008578:	6833      	ldr	r3, [r6, #0]
 800857a:	0608      	lsls	r0, r1, #24
 800857c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008580:	d402      	bmi.n	8008588 <_printf_i+0xe8>
 8008582:	0649      	lsls	r1, r1, #25
 8008584:	bf48      	it	mi
 8008586:	b2ad      	uxthmi	r5, r5
 8008588:	2f6f      	cmp	r7, #111	@ 0x6f
 800858a:	4852      	ldr	r0, [pc, #328]	@ (80086d4 <_printf_i+0x234>)
 800858c:	6033      	str	r3, [r6, #0]
 800858e:	bf14      	ite	ne
 8008590:	230a      	movne	r3, #10
 8008592:	2308      	moveq	r3, #8
 8008594:	2100      	movs	r1, #0
 8008596:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800859a:	6866      	ldr	r6, [r4, #4]
 800859c:	60a6      	str	r6, [r4, #8]
 800859e:	2e00      	cmp	r6, #0
 80085a0:	db05      	blt.n	80085ae <_printf_i+0x10e>
 80085a2:	6821      	ldr	r1, [r4, #0]
 80085a4:	432e      	orrs	r6, r5
 80085a6:	f021 0104 	bic.w	r1, r1, #4
 80085aa:	6021      	str	r1, [r4, #0]
 80085ac:	d04b      	beq.n	8008646 <_printf_i+0x1a6>
 80085ae:	4616      	mov	r6, r2
 80085b0:	fbb5 f1f3 	udiv	r1, r5, r3
 80085b4:	fb03 5711 	mls	r7, r3, r1, r5
 80085b8:	5dc7      	ldrb	r7, [r0, r7]
 80085ba:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80085be:	462f      	mov	r7, r5
 80085c0:	42bb      	cmp	r3, r7
 80085c2:	460d      	mov	r5, r1
 80085c4:	d9f4      	bls.n	80085b0 <_printf_i+0x110>
 80085c6:	2b08      	cmp	r3, #8
 80085c8:	d10b      	bne.n	80085e2 <_printf_i+0x142>
 80085ca:	6823      	ldr	r3, [r4, #0]
 80085cc:	07df      	lsls	r7, r3, #31
 80085ce:	d508      	bpl.n	80085e2 <_printf_i+0x142>
 80085d0:	6923      	ldr	r3, [r4, #16]
 80085d2:	6861      	ldr	r1, [r4, #4]
 80085d4:	4299      	cmp	r1, r3
 80085d6:	bfde      	ittt	le
 80085d8:	2330      	movle	r3, #48	@ 0x30
 80085da:	f806 3c01 	strble.w	r3, [r6, #-1]
 80085de:	f106 36ff 	addle.w	r6, r6, #4294967295
 80085e2:	1b92      	subs	r2, r2, r6
 80085e4:	6122      	str	r2, [r4, #16]
 80085e6:	f8cd a000 	str.w	sl, [sp]
 80085ea:	464b      	mov	r3, r9
 80085ec:	aa03      	add	r2, sp, #12
 80085ee:	4621      	mov	r1, r4
 80085f0:	4640      	mov	r0, r8
 80085f2:	f7ff fee7 	bl	80083c4 <_printf_common>
 80085f6:	3001      	adds	r0, #1
 80085f8:	d14a      	bne.n	8008690 <_printf_i+0x1f0>
 80085fa:	f04f 30ff 	mov.w	r0, #4294967295
 80085fe:	b004      	add	sp, #16
 8008600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008604:	6823      	ldr	r3, [r4, #0]
 8008606:	f043 0320 	orr.w	r3, r3, #32
 800860a:	6023      	str	r3, [r4, #0]
 800860c:	4832      	ldr	r0, [pc, #200]	@ (80086d8 <_printf_i+0x238>)
 800860e:	2778      	movs	r7, #120	@ 0x78
 8008610:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008614:	6823      	ldr	r3, [r4, #0]
 8008616:	6831      	ldr	r1, [r6, #0]
 8008618:	061f      	lsls	r7, r3, #24
 800861a:	f851 5b04 	ldr.w	r5, [r1], #4
 800861e:	d402      	bmi.n	8008626 <_printf_i+0x186>
 8008620:	065f      	lsls	r7, r3, #25
 8008622:	bf48      	it	mi
 8008624:	b2ad      	uxthmi	r5, r5
 8008626:	6031      	str	r1, [r6, #0]
 8008628:	07d9      	lsls	r1, r3, #31
 800862a:	bf44      	itt	mi
 800862c:	f043 0320 	orrmi.w	r3, r3, #32
 8008630:	6023      	strmi	r3, [r4, #0]
 8008632:	b11d      	cbz	r5, 800863c <_printf_i+0x19c>
 8008634:	2310      	movs	r3, #16
 8008636:	e7ad      	b.n	8008594 <_printf_i+0xf4>
 8008638:	4826      	ldr	r0, [pc, #152]	@ (80086d4 <_printf_i+0x234>)
 800863a:	e7e9      	b.n	8008610 <_printf_i+0x170>
 800863c:	6823      	ldr	r3, [r4, #0]
 800863e:	f023 0320 	bic.w	r3, r3, #32
 8008642:	6023      	str	r3, [r4, #0]
 8008644:	e7f6      	b.n	8008634 <_printf_i+0x194>
 8008646:	4616      	mov	r6, r2
 8008648:	e7bd      	b.n	80085c6 <_printf_i+0x126>
 800864a:	6833      	ldr	r3, [r6, #0]
 800864c:	6825      	ldr	r5, [r4, #0]
 800864e:	6961      	ldr	r1, [r4, #20]
 8008650:	1d18      	adds	r0, r3, #4
 8008652:	6030      	str	r0, [r6, #0]
 8008654:	062e      	lsls	r6, r5, #24
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	d501      	bpl.n	800865e <_printf_i+0x1be>
 800865a:	6019      	str	r1, [r3, #0]
 800865c:	e002      	b.n	8008664 <_printf_i+0x1c4>
 800865e:	0668      	lsls	r0, r5, #25
 8008660:	d5fb      	bpl.n	800865a <_printf_i+0x1ba>
 8008662:	8019      	strh	r1, [r3, #0]
 8008664:	2300      	movs	r3, #0
 8008666:	6123      	str	r3, [r4, #16]
 8008668:	4616      	mov	r6, r2
 800866a:	e7bc      	b.n	80085e6 <_printf_i+0x146>
 800866c:	6833      	ldr	r3, [r6, #0]
 800866e:	1d1a      	adds	r2, r3, #4
 8008670:	6032      	str	r2, [r6, #0]
 8008672:	681e      	ldr	r6, [r3, #0]
 8008674:	6862      	ldr	r2, [r4, #4]
 8008676:	2100      	movs	r1, #0
 8008678:	4630      	mov	r0, r6
 800867a:	f7f7 fdb9 	bl	80001f0 <memchr>
 800867e:	b108      	cbz	r0, 8008684 <_printf_i+0x1e4>
 8008680:	1b80      	subs	r0, r0, r6
 8008682:	6060      	str	r0, [r4, #4]
 8008684:	6863      	ldr	r3, [r4, #4]
 8008686:	6123      	str	r3, [r4, #16]
 8008688:	2300      	movs	r3, #0
 800868a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800868e:	e7aa      	b.n	80085e6 <_printf_i+0x146>
 8008690:	6923      	ldr	r3, [r4, #16]
 8008692:	4632      	mov	r2, r6
 8008694:	4649      	mov	r1, r9
 8008696:	4640      	mov	r0, r8
 8008698:	47d0      	blx	sl
 800869a:	3001      	adds	r0, #1
 800869c:	d0ad      	beq.n	80085fa <_printf_i+0x15a>
 800869e:	6823      	ldr	r3, [r4, #0]
 80086a0:	079b      	lsls	r3, r3, #30
 80086a2:	d413      	bmi.n	80086cc <_printf_i+0x22c>
 80086a4:	68e0      	ldr	r0, [r4, #12]
 80086a6:	9b03      	ldr	r3, [sp, #12]
 80086a8:	4298      	cmp	r0, r3
 80086aa:	bfb8      	it	lt
 80086ac:	4618      	movlt	r0, r3
 80086ae:	e7a6      	b.n	80085fe <_printf_i+0x15e>
 80086b0:	2301      	movs	r3, #1
 80086b2:	4632      	mov	r2, r6
 80086b4:	4649      	mov	r1, r9
 80086b6:	4640      	mov	r0, r8
 80086b8:	47d0      	blx	sl
 80086ba:	3001      	adds	r0, #1
 80086bc:	d09d      	beq.n	80085fa <_printf_i+0x15a>
 80086be:	3501      	adds	r5, #1
 80086c0:	68e3      	ldr	r3, [r4, #12]
 80086c2:	9903      	ldr	r1, [sp, #12]
 80086c4:	1a5b      	subs	r3, r3, r1
 80086c6:	42ab      	cmp	r3, r5
 80086c8:	dcf2      	bgt.n	80086b0 <_printf_i+0x210>
 80086ca:	e7eb      	b.n	80086a4 <_printf_i+0x204>
 80086cc:	2500      	movs	r5, #0
 80086ce:	f104 0619 	add.w	r6, r4, #25
 80086d2:	e7f5      	b.n	80086c0 <_printf_i+0x220>
 80086d4:	0800b7f2 	.word	0x0800b7f2
 80086d8:	0800b803 	.word	0x0800b803

080086dc <std>:
 80086dc:	2300      	movs	r3, #0
 80086de:	b510      	push	{r4, lr}
 80086e0:	4604      	mov	r4, r0
 80086e2:	e9c0 3300 	strd	r3, r3, [r0]
 80086e6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80086ea:	6083      	str	r3, [r0, #8]
 80086ec:	8181      	strh	r1, [r0, #12]
 80086ee:	6643      	str	r3, [r0, #100]	@ 0x64
 80086f0:	81c2      	strh	r2, [r0, #14]
 80086f2:	6183      	str	r3, [r0, #24]
 80086f4:	4619      	mov	r1, r3
 80086f6:	2208      	movs	r2, #8
 80086f8:	305c      	adds	r0, #92	@ 0x5c
 80086fa:	f000 f9e1 	bl	8008ac0 <memset>
 80086fe:	4b0d      	ldr	r3, [pc, #52]	@ (8008734 <std+0x58>)
 8008700:	6263      	str	r3, [r4, #36]	@ 0x24
 8008702:	4b0d      	ldr	r3, [pc, #52]	@ (8008738 <std+0x5c>)
 8008704:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008706:	4b0d      	ldr	r3, [pc, #52]	@ (800873c <std+0x60>)
 8008708:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800870a:	4b0d      	ldr	r3, [pc, #52]	@ (8008740 <std+0x64>)
 800870c:	6323      	str	r3, [r4, #48]	@ 0x30
 800870e:	4b0d      	ldr	r3, [pc, #52]	@ (8008744 <std+0x68>)
 8008710:	6224      	str	r4, [r4, #32]
 8008712:	429c      	cmp	r4, r3
 8008714:	d006      	beq.n	8008724 <std+0x48>
 8008716:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800871a:	4294      	cmp	r4, r2
 800871c:	d002      	beq.n	8008724 <std+0x48>
 800871e:	33d0      	adds	r3, #208	@ 0xd0
 8008720:	429c      	cmp	r4, r3
 8008722:	d105      	bne.n	8008730 <std+0x54>
 8008724:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008728:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800872c:	f000 ba56 	b.w	8008bdc <__retarget_lock_init_recursive>
 8008730:	bd10      	pop	{r4, pc}
 8008732:	bf00      	nop
 8008734:	08008911 	.word	0x08008911
 8008738:	08008933 	.word	0x08008933
 800873c:	0800896b 	.word	0x0800896b
 8008740:	0800898f 	.word	0x0800898f
 8008744:	20000a10 	.word	0x20000a10

08008748 <stdio_exit_handler>:
 8008748:	4a02      	ldr	r2, [pc, #8]	@ (8008754 <stdio_exit_handler+0xc>)
 800874a:	4903      	ldr	r1, [pc, #12]	@ (8008758 <stdio_exit_handler+0x10>)
 800874c:	4803      	ldr	r0, [pc, #12]	@ (800875c <stdio_exit_handler+0x14>)
 800874e:	f000 b869 	b.w	8008824 <_fwalk_sglue>
 8008752:	bf00      	nop
 8008754:	2000002c 	.word	0x2000002c
 8008758:	0800a545 	.word	0x0800a545
 800875c:	2000003c 	.word	0x2000003c

08008760 <cleanup_stdio>:
 8008760:	6841      	ldr	r1, [r0, #4]
 8008762:	4b0c      	ldr	r3, [pc, #48]	@ (8008794 <cleanup_stdio+0x34>)
 8008764:	4299      	cmp	r1, r3
 8008766:	b510      	push	{r4, lr}
 8008768:	4604      	mov	r4, r0
 800876a:	d001      	beq.n	8008770 <cleanup_stdio+0x10>
 800876c:	f001 feea 	bl	800a544 <_fflush_r>
 8008770:	68a1      	ldr	r1, [r4, #8]
 8008772:	4b09      	ldr	r3, [pc, #36]	@ (8008798 <cleanup_stdio+0x38>)
 8008774:	4299      	cmp	r1, r3
 8008776:	d002      	beq.n	800877e <cleanup_stdio+0x1e>
 8008778:	4620      	mov	r0, r4
 800877a:	f001 fee3 	bl	800a544 <_fflush_r>
 800877e:	68e1      	ldr	r1, [r4, #12]
 8008780:	4b06      	ldr	r3, [pc, #24]	@ (800879c <cleanup_stdio+0x3c>)
 8008782:	4299      	cmp	r1, r3
 8008784:	d004      	beq.n	8008790 <cleanup_stdio+0x30>
 8008786:	4620      	mov	r0, r4
 8008788:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800878c:	f001 beda 	b.w	800a544 <_fflush_r>
 8008790:	bd10      	pop	{r4, pc}
 8008792:	bf00      	nop
 8008794:	20000a10 	.word	0x20000a10
 8008798:	20000a78 	.word	0x20000a78
 800879c:	20000ae0 	.word	0x20000ae0

080087a0 <global_stdio_init.part.0>:
 80087a0:	b510      	push	{r4, lr}
 80087a2:	4b0b      	ldr	r3, [pc, #44]	@ (80087d0 <global_stdio_init.part.0+0x30>)
 80087a4:	4c0b      	ldr	r4, [pc, #44]	@ (80087d4 <global_stdio_init.part.0+0x34>)
 80087a6:	4a0c      	ldr	r2, [pc, #48]	@ (80087d8 <global_stdio_init.part.0+0x38>)
 80087a8:	601a      	str	r2, [r3, #0]
 80087aa:	4620      	mov	r0, r4
 80087ac:	2200      	movs	r2, #0
 80087ae:	2104      	movs	r1, #4
 80087b0:	f7ff ff94 	bl	80086dc <std>
 80087b4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80087b8:	2201      	movs	r2, #1
 80087ba:	2109      	movs	r1, #9
 80087bc:	f7ff ff8e 	bl	80086dc <std>
 80087c0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80087c4:	2202      	movs	r2, #2
 80087c6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087ca:	2112      	movs	r1, #18
 80087cc:	f7ff bf86 	b.w	80086dc <std>
 80087d0:	20000b48 	.word	0x20000b48
 80087d4:	20000a10 	.word	0x20000a10
 80087d8:	08008749 	.word	0x08008749

080087dc <__sfp_lock_acquire>:
 80087dc:	4801      	ldr	r0, [pc, #4]	@ (80087e4 <__sfp_lock_acquire+0x8>)
 80087de:	f000 b9fe 	b.w	8008bde <__retarget_lock_acquire_recursive>
 80087e2:	bf00      	nop
 80087e4:	20000b51 	.word	0x20000b51

080087e8 <__sfp_lock_release>:
 80087e8:	4801      	ldr	r0, [pc, #4]	@ (80087f0 <__sfp_lock_release+0x8>)
 80087ea:	f000 b9f9 	b.w	8008be0 <__retarget_lock_release_recursive>
 80087ee:	bf00      	nop
 80087f0:	20000b51 	.word	0x20000b51

080087f4 <__sinit>:
 80087f4:	b510      	push	{r4, lr}
 80087f6:	4604      	mov	r4, r0
 80087f8:	f7ff fff0 	bl	80087dc <__sfp_lock_acquire>
 80087fc:	6a23      	ldr	r3, [r4, #32]
 80087fe:	b11b      	cbz	r3, 8008808 <__sinit+0x14>
 8008800:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008804:	f7ff bff0 	b.w	80087e8 <__sfp_lock_release>
 8008808:	4b04      	ldr	r3, [pc, #16]	@ (800881c <__sinit+0x28>)
 800880a:	6223      	str	r3, [r4, #32]
 800880c:	4b04      	ldr	r3, [pc, #16]	@ (8008820 <__sinit+0x2c>)
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	2b00      	cmp	r3, #0
 8008812:	d1f5      	bne.n	8008800 <__sinit+0xc>
 8008814:	f7ff ffc4 	bl	80087a0 <global_stdio_init.part.0>
 8008818:	e7f2      	b.n	8008800 <__sinit+0xc>
 800881a:	bf00      	nop
 800881c:	08008761 	.word	0x08008761
 8008820:	20000b48 	.word	0x20000b48

08008824 <_fwalk_sglue>:
 8008824:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008828:	4607      	mov	r7, r0
 800882a:	4688      	mov	r8, r1
 800882c:	4614      	mov	r4, r2
 800882e:	2600      	movs	r6, #0
 8008830:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008834:	f1b9 0901 	subs.w	r9, r9, #1
 8008838:	d505      	bpl.n	8008846 <_fwalk_sglue+0x22>
 800883a:	6824      	ldr	r4, [r4, #0]
 800883c:	2c00      	cmp	r4, #0
 800883e:	d1f7      	bne.n	8008830 <_fwalk_sglue+0xc>
 8008840:	4630      	mov	r0, r6
 8008842:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008846:	89ab      	ldrh	r3, [r5, #12]
 8008848:	2b01      	cmp	r3, #1
 800884a:	d907      	bls.n	800885c <_fwalk_sglue+0x38>
 800884c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008850:	3301      	adds	r3, #1
 8008852:	d003      	beq.n	800885c <_fwalk_sglue+0x38>
 8008854:	4629      	mov	r1, r5
 8008856:	4638      	mov	r0, r7
 8008858:	47c0      	blx	r8
 800885a:	4306      	orrs	r6, r0
 800885c:	3568      	adds	r5, #104	@ 0x68
 800885e:	e7e9      	b.n	8008834 <_fwalk_sglue+0x10>

08008860 <sniprintf>:
 8008860:	b40c      	push	{r2, r3}
 8008862:	b530      	push	{r4, r5, lr}
 8008864:	4b18      	ldr	r3, [pc, #96]	@ (80088c8 <sniprintf+0x68>)
 8008866:	1e0c      	subs	r4, r1, #0
 8008868:	681d      	ldr	r5, [r3, #0]
 800886a:	b09d      	sub	sp, #116	@ 0x74
 800886c:	da08      	bge.n	8008880 <sniprintf+0x20>
 800886e:	238b      	movs	r3, #139	@ 0x8b
 8008870:	602b      	str	r3, [r5, #0]
 8008872:	f04f 30ff 	mov.w	r0, #4294967295
 8008876:	b01d      	add	sp, #116	@ 0x74
 8008878:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800887c:	b002      	add	sp, #8
 800887e:	4770      	bx	lr
 8008880:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8008884:	f8ad 3014 	strh.w	r3, [sp, #20]
 8008888:	f04f 0300 	mov.w	r3, #0
 800888c:	931b      	str	r3, [sp, #108]	@ 0x6c
 800888e:	bf14      	ite	ne
 8008890:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008894:	4623      	moveq	r3, r4
 8008896:	9304      	str	r3, [sp, #16]
 8008898:	9307      	str	r3, [sp, #28]
 800889a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800889e:	9002      	str	r0, [sp, #8]
 80088a0:	9006      	str	r0, [sp, #24]
 80088a2:	f8ad 3016 	strh.w	r3, [sp, #22]
 80088a6:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80088a8:	ab21      	add	r3, sp, #132	@ 0x84
 80088aa:	a902      	add	r1, sp, #8
 80088ac:	4628      	mov	r0, r5
 80088ae:	9301      	str	r3, [sp, #4]
 80088b0:	f001 fcc8 	bl	800a244 <_svfiprintf_r>
 80088b4:	1c43      	adds	r3, r0, #1
 80088b6:	bfbc      	itt	lt
 80088b8:	238b      	movlt	r3, #139	@ 0x8b
 80088ba:	602b      	strlt	r3, [r5, #0]
 80088bc:	2c00      	cmp	r4, #0
 80088be:	d0da      	beq.n	8008876 <sniprintf+0x16>
 80088c0:	9b02      	ldr	r3, [sp, #8]
 80088c2:	2200      	movs	r2, #0
 80088c4:	701a      	strb	r2, [r3, #0]
 80088c6:	e7d6      	b.n	8008876 <sniprintf+0x16>
 80088c8:	20000038 	.word	0x20000038

080088cc <siprintf>:
 80088cc:	b40e      	push	{r1, r2, r3}
 80088ce:	b510      	push	{r4, lr}
 80088d0:	b09d      	sub	sp, #116	@ 0x74
 80088d2:	ab1f      	add	r3, sp, #124	@ 0x7c
 80088d4:	9002      	str	r0, [sp, #8]
 80088d6:	9006      	str	r0, [sp, #24]
 80088d8:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80088dc:	480a      	ldr	r0, [pc, #40]	@ (8008908 <siprintf+0x3c>)
 80088de:	9107      	str	r1, [sp, #28]
 80088e0:	9104      	str	r1, [sp, #16]
 80088e2:	490a      	ldr	r1, [pc, #40]	@ (800890c <siprintf+0x40>)
 80088e4:	f853 2b04 	ldr.w	r2, [r3], #4
 80088e8:	9105      	str	r1, [sp, #20]
 80088ea:	2400      	movs	r4, #0
 80088ec:	a902      	add	r1, sp, #8
 80088ee:	6800      	ldr	r0, [r0, #0]
 80088f0:	9301      	str	r3, [sp, #4]
 80088f2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80088f4:	f001 fca6 	bl	800a244 <_svfiprintf_r>
 80088f8:	9b02      	ldr	r3, [sp, #8]
 80088fa:	701c      	strb	r4, [r3, #0]
 80088fc:	b01d      	add	sp, #116	@ 0x74
 80088fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008902:	b003      	add	sp, #12
 8008904:	4770      	bx	lr
 8008906:	bf00      	nop
 8008908:	20000038 	.word	0x20000038
 800890c:	ffff0208 	.word	0xffff0208

08008910 <__sread>:
 8008910:	b510      	push	{r4, lr}
 8008912:	460c      	mov	r4, r1
 8008914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008918:	f000 f912 	bl	8008b40 <_read_r>
 800891c:	2800      	cmp	r0, #0
 800891e:	bfab      	itete	ge
 8008920:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8008922:	89a3      	ldrhlt	r3, [r4, #12]
 8008924:	181b      	addge	r3, r3, r0
 8008926:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800892a:	bfac      	ite	ge
 800892c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800892e:	81a3      	strhlt	r3, [r4, #12]
 8008930:	bd10      	pop	{r4, pc}

08008932 <__swrite>:
 8008932:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008936:	461f      	mov	r7, r3
 8008938:	898b      	ldrh	r3, [r1, #12]
 800893a:	05db      	lsls	r3, r3, #23
 800893c:	4605      	mov	r5, r0
 800893e:	460c      	mov	r4, r1
 8008940:	4616      	mov	r6, r2
 8008942:	d505      	bpl.n	8008950 <__swrite+0x1e>
 8008944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008948:	2302      	movs	r3, #2
 800894a:	2200      	movs	r2, #0
 800894c:	f000 f8e6 	bl	8008b1c <_lseek_r>
 8008950:	89a3      	ldrh	r3, [r4, #12]
 8008952:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008956:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800895a:	81a3      	strh	r3, [r4, #12]
 800895c:	4632      	mov	r2, r6
 800895e:	463b      	mov	r3, r7
 8008960:	4628      	mov	r0, r5
 8008962:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008966:	f000 b8fd 	b.w	8008b64 <_write_r>

0800896a <__sseek>:
 800896a:	b510      	push	{r4, lr}
 800896c:	460c      	mov	r4, r1
 800896e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008972:	f000 f8d3 	bl	8008b1c <_lseek_r>
 8008976:	1c43      	adds	r3, r0, #1
 8008978:	89a3      	ldrh	r3, [r4, #12]
 800897a:	bf15      	itete	ne
 800897c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800897e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8008982:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8008986:	81a3      	strheq	r3, [r4, #12]
 8008988:	bf18      	it	ne
 800898a:	81a3      	strhne	r3, [r4, #12]
 800898c:	bd10      	pop	{r4, pc}

0800898e <__sclose>:
 800898e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008992:	f000 b8b3 	b.w	8008afc <_close_r>

08008996 <__swbuf_r>:
 8008996:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008998:	460e      	mov	r6, r1
 800899a:	4614      	mov	r4, r2
 800899c:	4605      	mov	r5, r0
 800899e:	b118      	cbz	r0, 80089a8 <__swbuf_r+0x12>
 80089a0:	6a03      	ldr	r3, [r0, #32]
 80089a2:	b90b      	cbnz	r3, 80089a8 <__swbuf_r+0x12>
 80089a4:	f7ff ff26 	bl	80087f4 <__sinit>
 80089a8:	69a3      	ldr	r3, [r4, #24]
 80089aa:	60a3      	str	r3, [r4, #8]
 80089ac:	89a3      	ldrh	r3, [r4, #12]
 80089ae:	071a      	lsls	r2, r3, #28
 80089b0:	d501      	bpl.n	80089b6 <__swbuf_r+0x20>
 80089b2:	6923      	ldr	r3, [r4, #16]
 80089b4:	b943      	cbnz	r3, 80089c8 <__swbuf_r+0x32>
 80089b6:	4621      	mov	r1, r4
 80089b8:	4628      	mov	r0, r5
 80089ba:	f000 f82b 	bl	8008a14 <__swsetup_r>
 80089be:	b118      	cbz	r0, 80089c8 <__swbuf_r+0x32>
 80089c0:	f04f 37ff 	mov.w	r7, #4294967295
 80089c4:	4638      	mov	r0, r7
 80089c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80089c8:	6823      	ldr	r3, [r4, #0]
 80089ca:	6922      	ldr	r2, [r4, #16]
 80089cc:	1a98      	subs	r0, r3, r2
 80089ce:	6963      	ldr	r3, [r4, #20]
 80089d0:	b2f6      	uxtb	r6, r6
 80089d2:	4283      	cmp	r3, r0
 80089d4:	4637      	mov	r7, r6
 80089d6:	dc05      	bgt.n	80089e4 <__swbuf_r+0x4e>
 80089d8:	4621      	mov	r1, r4
 80089da:	4628      	mov	r0, r5
 80089dc:	f001 fdb2 	bl	800a544 <_fflush_r>
 80089e0:	2800      	cmp	r0, #0
 80089e2:	d1ed      	bne.n	80089c0 <__swbuf_r+0x2a>
 80089e4:	68a3      	ldr	r3, [r4, #8]
 80089e6:	3b01      	subs	r3, #1
 80089e8:	60a3      	str	r3, [r4, #8]
 80089ea:	6823      	ldr	r3, [r4, #0]
 80089ec:	1c5a      	adds	r2, r3, #1
 80089ee:	6022      	str	r2, [r4, #0]
 80089f0:	701e      	strb	r6, [r3, #0]
 80089f2:	6962      	ldr	r2, [r4, #20]
 80089f4:	1c43      	adds	r3, r0, #1
 80089f6:	429a      	cmp	r2, r3
 80089f8:	d004      	beq.n	8008a04 <__swbuf_r+0x6e>
 80089fa:	89a3      	ldrh	r3, [r4, #12]
 80089fc:	07db      	lsls	r3, r3, #31
 80089fe:	d5e1      	bpl.n	80089c4 <__swbuf_r+0x2e>
 8008a00:	2e0a      	cmp	r6, #10
 8008a02:	d1df      	bne.n	80089c4 <__swbuf_r+0x2e>
 8008a04:	4621      	mov	r1, r4
 8008a06:	4628      	mov	r0, r5
 8008a08:	f001 fd9c 	bl	800a544 <_fflush_r>
 8008a0c:	2800      	cmp	r0, #0
 8008a0e:	d0d9      	beq.n	80089c4 <__swbuf_r+0x2e>
 8008a10:	e7d6      	b.n	80089c0 <__swbuf_r+0x2a>
	...

08008a14 <__swsetup_r>:
 8008a14:	b538      	push	{r3, r4, r5, lr}
 8008a16:	4b29      	ldr	r3, [pc, #164]	@ (8008abc <__swsetup_r+0xa8>)
 8008a18:	4605      	mov	r5, r0
 8008a1a:	6818      	ldr	r0, [r3, #0]
 8008a1c:	460c      	mov	r4, r1
 8008a1e:	b118      	cbz	r0, 8008a28 <__swsetup_r+0x14>
 8008a20:	6a03      	ldr	r3, [r0, #32]
 8008a22:	b90b      	cbnz	r3, 8008a28 <__swsetup_r+0x14>
 8008a24:	f7ff fee6 	bl	80087f4 <__sinit>
 8008a28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a2c:	0719      	lsls	r1, r3, #28
 8008a2e:	d422      	bmi.n	8008a76 <__swsetup_r+0x62>
 8008a30:	06da      	lsls	r2, r3, #27
 8008a32:	d407      	bmi.n	8008a44 <__swsetup_r+0x30>
 8008a34:	2209      	movs	r2, #9
 8008a36:	602a      	str	r2, [r5, #0]
 8008a38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a3c:	81a3      	strh	r3, [r4, #12]
 8008a3e:	f04f 30ff 	mov.w	r0, #4294967295
 8008a42:	e033      	b.n	8008aac <__swsetup_r+0x98>
 8008a44:	0758      	lsls	r0, r3, #29
 8008a46:	d512      	bpl.n	8008a6e <__swsetup_r+0x5a>
 8008a48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a4a:	b141      	cbz	r1, 8008a5e <__swsetup_r+0x4a>
 8008a4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008a50:	4299      	cmp	r1, r3
 8008a52:	d002      	beq.n	8008a5a <__swsetup_r+0x46>
 8008a54:	4628      	mov	r0, r5
 8008a56:	f000 ff1f 	bl	8009898 <_free_r>
 8008a5a:	2300      	movs	r3, #0
 8008a5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8008a5e:	89a3      	ldrh	r3, [r4, #12]
 8008a60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8008a64:	81a3      	strh	r3, [r4, #12]
 8008a66:	2300      	movs	r3, #0
 8008a68:	6063      	str	r3, [r4, #4]
 8008a6a:	6923      	ldr	r3, [r4, #16]
 8008a6c:	6023      	str	r3, [r4, #0]
 8008a6e:	89a3      	ldrh	r3, [r4, #12]
 8008a70:	f043 0308 	orr.w	r3, r3, #8
 8008a74:	81a3      	strh	r3, [r4, #12]
 8008a76:	6923      	ldr	r3, [r4, #16]
 8008a78:	b94b      	cbnz	r3, 8008a8e <__swsetup_r+0x7a>
 8008a7a:	89a3      	ldrh	r3, [r4, #12]
 8008a7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8008a80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008a84:	d003      	beq.n	8008a8e <__swsetup_r+0x7a>
 8008a86:	4621      	mov	r1, r4
 8008a88:	4628      	mov	r0, r5
 8008a8a:	f001 fda9 	bl	800a5e0 <__smakebuf_r>
 8008a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a92:	f013 0201 	ands.w	r2, r3, #1
 8008a96:	d00a      	beq.n	8008aae <__swsetup_r+0x9a>
 8008a98:	2200      	movs	r2, #0
 8008a9a:	60a2      	str	r2, [r4, #8]
 8008a9c:	6962      	ldr	r2, [r4, #20]
 8008a9e:	4252      	negs	r2, r2
 8008aa0:	61a2      	str	r2, [r4, #24]
 8008aa2:	6922      	ldr	r2, [r4, #16]
 8008aa4:	b942      	cbnz	r2, 8008ab8 <__swsetup_r+0xa4>
 8008aa6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8008aaa:	d1c5      	bne.n	8008a38 <__swsetup_r+0x24>
 8008aac:	bd38      	pop	{r3, r4, r5, pc}
 8008aae:	0799      	lsls	r1, r3, #30
 8008ab0:	bf58      	it	pl
 8008ab2:	6962      	ldrpl	r2, [r4, #20]
 8008ab4:	60a2      	str	r2, [r4, #8]
 8008ab6:	e7f4      	b.n	8008aa2 <__swsetup_r+0x8e>
 8008ab8:	2000      	movs	r0, #0
 8008aba:	e7f7      	b.n	8008aac <__swsetup_r+0x98>
 8008abc:	20000038 	.word	0x20000038

08008ac0 <memset>:
 8008ac0:	4402      	add	r2, r0
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	4293      	cmp	r3, r2
 8008ac6:	d100      	bne.n	8008aca <memset+0xa>
 8008ac8:	4770      	bx	lr
 8008aca:	f803 1b01 	strb.w	r1, [r3], #1
 8008ace:	e7f9      	b.n	8008ac4 <memset+0x4>

08008ad0 <strncmp>:
 8008ad0:	b510      	push	{r4, lr}
 8008ad2:	b16a      	cbz	r2, 8008af0 <strncmp+0x20>
 8008ad4:	3901      	subs	r1, #1
 8008ad6:	1884      	adds	r4, r0, r2
 8008ad8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008adc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008ae0:	429a      	cmp	r2, r3
 8008ae2:	d103      	bne.n	8008aec <strncmp+0x1c>
 8008ae4:	42a0      	cmp	r0, r4
 8008ae6:	d001      	beq.n	8008aec <strncmp+0x1c>
 8008ae8:	2a00      	cmp	r2, #0
 8008aea:	d1f5      	bne.n	8008ad8 <strncmp+0x8>
 8008aec:	1ad0      	subs	r0, r2, r3
 8008aee:	bd10      	pop	{r4, pc}
 8008af0:	4610      	mov	r0, r2
 8008af2:	e7fc      	b.n	8008aee <strncmp+0x1e>

08008af4 <_localeconv_r>:
 8008af4:	4800      	ldr	r0, [pc, #0]	@ (8008af8 <_localeconv_r+0x4>)
 8008af6:	4770      	bx	lr
 8008af8:	20000178 	.word	0x20000178

08008afc <_close_r>:
 8008afc:	b538      	push	{r3, r4, r5, lr}
 8008afe:	4d06      	ldr	r5, [pc, #24]	@ (8008b18 <_close_r+0x1c>)
 8008b00:	2300      	movs	r3, #0
 8008b02:	4604      	mov	r4, r0
 8008b04:	4608      	mov	r0, r1
 8008b06:	602b      	str	r3, [r5, #0]
 8008b08:	f7fa fe56 	bl	80037b8 <_close>
 8008b0c:	1c43      	adds	r3, r0, #1
 8008b0e:	d102      	bne.n	8008b16 <_close_r+0x1a>
 8008b10:	682b      	ldr	r3, [r5, #0]
 8008b12:	b103      	cbz	r3, 8008b16 <_close_r+0x1a>
 8008b14:	6023      	str	r3, [r4, #0]
 8008b16:	bd38      	pop	{r3, r4, r5, pc}
 8008b18:	20000b4c 	.word	0x20000b4c

08008b1c <_lseek_r>:
 8008b1c:	b538      	push	{r3, r4, r5, lr}
 8008b1e:	4d07      	ldr	r5, [pc, #28]	@ (8008b3c <_lseek_r+0x20>)
 8008b20:	4604      	mov	r4, r0
 8008b22:	4608      	mov	r0, r1
 8008b24:	4611      	mov	r1, r2
 8008b26:	2200      	movs	r2, #0
 8008b28:	602a      	str	r2, [r5, #0]
 8008b2a:	461a      	mov	r2, r3
 8008b2c:	f7fa fe6b 	bl	8003806 <_lseek>
 8008b30:	1c43      	adds	r3, r0, #1
 8008b32:	d102      	bne.n	8008b3a <_lseek_r+0x1e>
 8008b34:	682b      	ldr	r3, [r5, #0]
 8008b36:	b103      	cbz	r3, 8008b3a <_lseek_r+0x1e>
 8008b38:	6023      	str	r3, [r4, #0]
 8008b3a:	bd38      	pop	{r3, r4, r5, pc}
 8008b3c:	20000b4c 	.word	0x20000b4c

08008b40 <_read_r>:
 8008b40:	b538      	push	{r3, r4, r5, lr}
 8008b42:	4d07      	ldr	r5, [pc, #28]	@ (8008b60 <_read_r+0x20>)
 8008b44:	4604      	mov	r4, r0
 8008b46:	4608      	mov	r0, r1
 8008b48:	4611      	mov	r1, r2
 8008b4a:	2200      	movs	r2, #0
 8008b4c:	602a      	str	r2, [r5, #0]
 8008b4e:	461a      	mov	r2, r3
 8008b50:	f7fa fdf9 	bl	8003746 <_read>
 8008b54:	1c43      	adds	r3, r0, #1
 8008b56:	d102      	bne.n	8008b5e <_read_r+0x1e>
 8008b58:	682b      	ldr	r3, [r5, #0]
 8008b5a:	b103      	cbz	r3, 8008b5e <_read_r+0x1e>
 8008b5c:	6023      	str	r3, [r4, #0]
 8008b5e:	bd38      	pop	{r3, r4, r5, pc}
 8008b60:	20000b4c 	.word	0x20000b4c

08008b64 <_write_r>:
 8008b64:	b538      	push	{r3, r4, r5, lr}
 8008b66:	4d07      	ldr	r5, [pc, #28]	@ (8008b84 <_write_r+0x20>)
 8008b68:	4604      	mov	r4, r0
 8008b6a:	4608      	mov	r0, r1
 8008b6c:	4611      	mov	r1, r2
 8008b6e:	2200      	movs	r2, #0
 8008b70:	602a      	str	r2, [r5, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	f7fa fe04 	bl	8003780 <_write>
 8008b78:	1c43      	adds	r3, r0, #1
 8008b7a:	d102      	bne.n	8008b82 <_write_r+0x1e>
 8008b7c:	682b      	ldr	r3, [r5, #0]
 8008b7e:	b103      	cbz	r3, 8008b82 <_write_r+0x1e>
 8008b80:	6023      	str	r3, [r4, #0]
 8008b82:	bd38      	pop	{r3, r4, r5, pc}
 8008b84:	20000b4c 	.word	0x20000b4c

08008b88 <__errno>:
 8008b88:	4b01      	ldr	r3, [pc, #4]	@ (8008b90 <__errno+0x8>)
 8008b8a:	6818      	ldr	r0, [r3, #0]
 8008b8c:	4770      	bx	lr
 8008b8e:	bf00      	nop
 8008b90:	20000038 	.word	0x20000038

08008b94 <__libc_init_array>:
 8008b94:	b570      	push	{r4, r5, r6, lr}
 8008b96:	4d0d      	ldr	r5, [pc, #52]	@ (8008bcc <__libc_init_array+0x38>)
 8008b98:	4c0d      	ldr	r4, [pc, #52]	@ (8008bd0 <__libc_init_array+0x3c>)
 8008b9a:	1b64      	subs	r4, r4, r5
 8008b9c:	10a4      	asrs	r4, r4, #2
 8008b9e:	2600      	movs	r6, #0
 8008ba0:	42a6      	cmp	r6, r4
 8008ba2:	d109      	bne.n	8008bb8 <__libc_init_array+0x24>
 8008ba4:	4d0b      	ldr	r5, [pc, #44]	@ (8008bd4 <__libc_init_array+0x40>)
 8008ba6:	4c0c      	ldr	r4, [pc, #48]	@ (8008bd8 <__libc_init_array+0x44>)
 8008ba8:	f001 ffd6 	bl	800ab58 <_init>
 8008bac:	1b64      	subs	r4, r4, r5
 8008bae:	10a4      	asrs	r4, r4, #2
 8008bb0:	2600      	movs	r6, #0
 8008bb2:	42a6      	cmp	r6, r4
 8008bb4:	d105      	bne.n	8008bc2 <__libc_init_array+0x2e>
 8008bb6:	bd70      	pop	{r4, r5, r6, pc}
 8008bb8:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bbc:	4798      	blx	r3
 8008bbe:	3601      	adds	r6, #1
 8008bc0:	e7ee      	b.n	8008ba0 <__libc_init_array+0xc>
 8008bc2:	f855 3b04 	ldr.w	r3, [r5], #4
 8008bc6:	4798      	blx	r3
 8008bc8:	3601      	adds	r6, #1
 8008bca:	e7f2      	b.n	8008bb2 <__libc_init_array+0x1e>
 8008bcc:	0800bb5c 	.word	0x0800bb5c
 8008bd0:	0800bb5c 	.word	0x0800bb5c
 8008bd4:	0800bb5c 	.word	0x0800bb5c
 8008bd8:	0800bb60 	.word	0x0800bb60

08008bdc <__retarget_lock_init_recursive>:
 8008bdc:	4770      	bx	lr

08008bde <__retarget_lock_acquire_recursive>:
 8008bde:	4770      	bx	lr

08008be0 <__retarget_lock_release_recursive>:
 8008be0:	4770      	bx	lr

08008be2 <quorem>:
 8008be2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be6:	6903      	ldr	r3, [r0, #16]
 8008be8:	690c      	ldr	r4, [r1, #16]
 8008bea:	42a3      	cmp	r3, r4
 8008bec:	4607      	mov	r7, r0
 8008bee:	db7e      	blt.n	8008cee <quorem+0x10c>
 8008bf0:	3c01      	subs	r4, #1
 8008bf2:	f101 0814 	add.w	r8, r1, #20
 8008bf6:	00a3      	lsls	r3, r4, #2
 8008bf8:	f100 0514 	add.w	r5, r0, #20
 8008bfc:	9300      	str	r3, [sp, #0]
 8008bfe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008c02:	9301      	str	r3, [sp, #4]
 8008c04:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008c08:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	429a      	cmp	r2, r3
 8008c10:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008c14:	fbb2 f6f3 	udiv	r6, r2, r3
 8008c18:	d32e      	bcc.n	8008c78 <quorem+0x96>
 8008c1a:	f04f 0a00 	mov.w	sl, #0
 8008c1e:	46c4      	mov	ip, r8
 8008c20:	46ae      	mov	lr, r5
 8008c22:	46d3      	mov	fp, sl
 8008c24:	f85c 3b04 	ldr.w	r3, [ip], #4
 8008c28:	b298      	uxth	r0, r3
 8008c2a:	fb06 a000 	mla	r0, r6, r0, sl
 8008c2e:	0c02      	lsrs	r2, r0, #16
 8008c30:	0c1b      	lsrs	r3, r3, #16
 8008c32:	fb06 2303 	mla	r3, r6, r3, r2
 8008c36:	f8de 2000 	ldr.w	r2, [lr]
 8008c3a:	b280      	uxth	r0, r0
 8008c3c:	b292      	uxth	r2, r2
 8008c3e:	1a12      	subs	r2, r2, r0
 8008c40:	445a      	add	r2, fp
 8008c42:	f8de 0000 	ldr.w	r0, [lr]
 8008c46:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8008c50:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8008c54:	b292      	uxth	r2, r2
 8008c56:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8008c5a:	45e1      	cmp	r9, ip
 8008c5c:	f84e 2b04 	str.w	r2, [lr], #4
 8008c60:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8008c64:	d2de      	bcs.n	8008c24 <quorem+0x42>
 8008c66:	9b00      	ldr	r3, [sp, #0]
 8008c68:	58eb      	ldr	r3, [r5, r3]
 8008c6a:	b92b      	cbnz	r3, 8008c78 <quorem+0x96>
 8008c6c:	9b01      	ldr	r3, [sp, #4]
 8008c6e:	3b04      	subs	r3, #4
 8008c70:	429d      	cmp	r5, r3
 8008c72:	461a      	mov	r2, r3
 8008c74:	d32f      	bcc.n	8008cd6 <quorem+0xf4>
 8008c76:	613c      	str	r4, [r7, #16]
 8008c78:	4638      	mov	r0, r7
 8008c7a:	f001 f97f 	bl	8009f7c <__mcmp>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	db25      	blt.n	8008cce <quorem+0xec>
 8008c82:	4629      	mov	r1, r5
 8008c84:	2000      	movs	r0, #0
 8008c86:	f858 2b04 	ldr.w	r2, [r8], #4
 8008c8a:	f8d1 c000 	ldr.w	ip, [r1]
 8008c8e:	fa1f fe82 	uxth.w	lr, r2
 8008c92:	fa1f f38c 	uxth.w	r3, ip
 8008c96:	eba3 030e 	sub.w	r3, r3, lr
 8008c9a:	4403      	add	r3, r0
 8008c9c:	0c12      	lsrs	r2, r2, #16
 8008c9e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008ca2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008ca6:	b29b      	uxth	r3, r3
 8008ca8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008cac:	45c1      	cmp	r9, r8
 8008cae:	f841 3b04 	str.w	r3, [r1], #4
 8008cb2:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008cb6:	d2e6      	bcs.n	8008c86 <quorem+0xa4>
 8008cb8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008cbc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cc0:	b922      	cbnz	r2, 8008ccc <quorem+0xea>
 8008cc2:	3b04      	subs	r3, #4
 8008cc4:	429d      	cmp	r5, r3
 8008cc6:	461a      	mov	r2, r3
 8008cc8:	d30b      	bcc.n	8008ce2 <quorem+0x100>
 8008cca:	613c      	str	r4, [r7, #16]
 8008ccc:	3601      	adds	r6, #1
 8008cce:	4630      	mov	r0, r6
 8008cd0:	b003      	add	sp, #12
 8008cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cd6:	6812      	ldr	r2, [r2, #0]
 8008cd8:	3b04      	subs	r3, #4
 8008cda:	2a00      	cmp	r2, #0
 8008cdc:	d1cb      	bne.n	8008c76 <quorem+0x94>
 8008cde:	3c01      	subs	r4, #1
 8008ce0:	e7c6      	b.n	8008c70 <quorem+0x8e>
 8008ce2:	6812      	ldr	r2, [r2, #0]
 8008ce4:	3b04      	subs	r3, #4
 8008ce6:	2a00      	cmp	r2, #0
 8008ce8:	d1ef      	bne.n	8008cca <quorem+0xe8>
 8008cea:	3c01      	subs	r4, #1
 8008cec:	e7ea      	b.n	8008cc4 <quorem+0xe2>
 8008cee:	2000      	movs	r0, #0
 8008cf0:	e7ee      	b.n	8008cd0 <quorem+0xee>
 8008cf2:	0000      	movs	r0, r0
 8008cf4:	0000      	movs	r0, r0
	...

08008cf8 <_dtoa_r>:
 8008cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008cfc:	69c7      	ldr	r7, [r0, #28]
 8008cfe:	b097      	sub	sp, #92	@ 0x5c
 8008d00:	ed8d 0b04 	vstr	d0, [sp, #16]
 8008d04:	ec55 4b10 	vmov	r4, r5, d0
 8008d08:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008d0a:	9107      	str	r1, [sp, #28]
 8008d0c:	4681      	mov	r9, r0
 8008d0e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008d10:	9311      	str	r3, [sp, #68]	@ 0x44
 8008d12:	b97f      	cbnz	r7, 8008d34 <_dtoa_r+0x3c>
 8008d14:	2010      	movs	r0, #16
 8008d16:	f000 fe09 	bl	800992c <malloc>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	f8c9 001c 	str.w	r0, [r9, #28]
 8008d20:	b920      	cbnz	r0, 8008d2c <_dtoa_r+0x34>
 8008d22:	4ba9      	ldr	r3, [pc, #676]	@ (8008fc8 <_dtoa_r+0x2d0>)
 8008d24:	21ef      	movs	r1, #239	@ 0xef
 8008d26:	48a9      	ldr	r0, [pc, #676]	@ (8008fcc <_dtoa_r+0x2d4>)
 8008d28:	f001 fcf0 	bl	800a70c <__assert_func>
 8008d2c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8008d30:	6007      	str	r7, [r0, #0]
 8008d32:	60c7      	str	r7, [r0, #12]
 8008d34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d38:	6819      	ldr	r1, [r3, #0]
 8008d3a:	b159      	cbz	r1, 8008d54 <_dtoa_r+0x5c>
 8008d3c:	685a      	ldr	r2, [r3, #4]
 8008d3e:	604a      	str	r2, [r1, #4]
 8008d40:	2301      	movs	r3, #1
 8008d42:	4093      	lsls	r3, r2
 8008d44:	608b      	str	r3, [r1, #8]
 8008d46:	4648      	mov	r0, r9
 8008d48:	f000 fee6 	bl	8009b18 <_Bfree>
 8008d4c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008d50:	2200      	movs	r2, #0
 8008d52:	601a      	str	r2, [r3, #0]
 8008d54:	1e2b      	subs	r3, r5, #0
 8008d56:	bfb9      	ittee	lt
 8008d58:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8008d5c:	9305      	strlt	r3, [sp, #20]
 8008d5e:	2300      	movge	r3, #0
 8008d60:	6033      	strge	r3, [r6, #0]
 8008d62:	9f05      	ldr	r7, [sp, #20]
 8008d64:	4b9a      	ldr	r3, [pc, #616]	@ (8008fd0 <_dtoa_r+0x2d8>)
 8008d66:	bfbc      	itt	lt
 8008d68:	2201      	movlt	r2, #1
 8008d6a:	6032      	strlt	r2, [r6, #0]
 8008d6c:	43bb      	bics	r3, r7
 8008d6e:	d112      	bne.n	8008d96 <_dtoa_r+0x9e>
 8008d70:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008d72:	f242 730f 	movw	r3, #9999	@ 0x270f
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008d7c:	4323      	orrs	r3, r4
 8008d7e:	f000 855a 	beq.w	8009836 <_dtoa_r+0xb3e>
 8008d82:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008d84:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8008fe4 <_dtoa_r+0x2ec>
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	f000 855c 	beq.w	8009846 <_dtoa_r+0xb4e>
 8008d8e:	f10a 0303 	add.w	r3, sl, #3
 8008d92:	f000 bd56 	b.w	8009842 <_dtoa_r+0xb4a>
 8008d96:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008d9a:	2200      	movs	r2, #0
 8008d9c:	ec51 0b17 	vmov	r0, r1, d7
 8008da0:	2300      	movs	r3, #0
 8008da2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8008da6:	f7f7 fe9f 	bl	8000ae8 <__aeabi_dcmpeq>
 8008daa:	4680      	mov	r8, r0
 8008dac:	b158      	cbz	r0, 8008dc6 <_dtoa_r+0xce>
 8008dae:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008db0:	2301      	movs	r3, #1
 8008db2:	6013      	str	r3, [r2, #0]
 8008db4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008db6:	b113      	cbz	r3, 8008dbe <_dtoa_r+0xc6>
 8008db8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008dba:	4b86      	ldr	r3, [pc, #536]	@ (8008fd4 <_dtoa_r+0x2dc>)
 8008dbc:	6013      	str	r3, [r2, #0]
 8008dbe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008fe8 <_dtoa_r+0x2f0>
 8008dc2:	f000 bd40 	b.w	8009846 <_dtoa_r+0xb4e>
 8008dc6:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008dca:	aa14      	add	r2, sp, #80	@ 0x50
 8008dcc:	a915      	add	r1, sp, #84	@ 0x54
 8008dce:	4648      	mov	r0, r9
 8008dd0:	f001 f984 	bl	800a0dc <__d2b>
 8008dd4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008dd8:	9002      	str	r0, [sp, #8]
 8008dda:	2e00      	cmp	r6, #0
 8008ddc:	d078      	beq.n	8008ed0 <_dtoa_r+0x1d8>
 8008dde:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008de0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8008de4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008de8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008dec:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008df0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8008df4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008df8:	4619      	mov	r1, r3
 8008dfa:	2200      	movs	r2, #0
 8008dfc:	4b76      	ldr	r3, [pc, #472]	@ (8008fd8 <_dtoa_r+0x2e0>)
 8008dfe:	f7f7 fa53 	bl	80002a8 <__aeabi_dsub>
 8008e02:	a36b      	add	r3, pc, #428	@ (adr r3, 8008fb0 <_dtoa_r+0x2b8>)
 8008e04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e08:	f7f7 fc06 	bl	8000618 <__aeabi_dmul>
 8008e0c:	a36a      	add	r3, pc, #424	@ (adr r3, 8008fb8 <_dtoa_r+0x2c0>)
 8008e0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e12:	f7f7 fa4b 	bl	80002ac <__adddf3>
 8008e16:	4604      	mov	r4, r0
 8008e18:	4630      	mov	r0, r6
 8008e1a:	460d      	mov	r5, r1
 8008e1c:	f7f7 fb92 	bl	8000544 <__aeabi_i2d>
 8008e20:	a367      	add	r3, pc, #412	@ (adr r3, 8008fc0 <_dtoa_r+0x2c8>)
 8008e22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e26:	f7f7 fbf7 	bl	8000618 <__aeabi_dmul>
 8008e2a:	4602      	mov	r2, r0
 8008e2c:	460b      	mov	r3, r1
 8008e2e:	4620      	mov	r0, r4
 8008e30:	4629      	mov	r1, r5
 8008e32:	f7f7 fa3b 	bl	80002ac <__adddf3>
 8008e36:	4604      	mov	r4, r0
 8008e38:	460d      	mov	r5, r1
 8008e3a:	f7f7 fe9d 	bl	8000b78 <__aeabi_d2iz>
 8008e3e:	2200      	movs	r2, #0
 8008e40:	4607      	mov	r7, r0
 8008e42:	2300      	movs	r3, #0
 8008e44:	4620      	mov	r0, r4
 8008e46:	4629      	mov	r1, r5
 8008e48:	f7f7 fe58 	bl	8000afc <__aeabi_dcmplt>
 8008e4c:	b140      	cbz	r0, 8008e60 <_dtoa_r+0x168>
 8008e4e:	4638      	mov	r0, r7
 8008e50:	f7f7 fb78 	bl	8000544 <__aeabi_i2d>
 8008e54:	4622      	mov	r2, r4
 8008e56:	462b      	mov	r3, r5
 8008e58:	f7f7 fe46 	bl	8000ae8 <__aeabi_dcmpeq>
 8008e5c:	b900      	cbnz	r0, 8008e60 <_dtoa_r+0x168>
 8008e5e:	3f01      	subs	r7, #1
 8008e60:	2f16      	cmp	r7, #22
 8008e62:	d852      	bhi.n	8008f0a <_dtoa_r+0x212>
 8008e64:	4b5d      	ldr	r3, [pc, #372]	@ (8008fdc <_dtoa_r+0x2e4>)
 8008e66:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008e72:	f7f7 fe43 	bl	8000afc <__aeabi_dcmplt>
 8008e76:	2800      	cmp	r0, #0
 8008e78:	d049      	beq.n	8008f0e <_dtoa_r+0x216>
 8008e7a:	3f01      	subs	r7, #1
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	9310      	str	r3, [sp, #64]	@ 0x40
 8008e80:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008e82:	1b9b      	subs	r3, r3, r6
 8008e84:	1e5a      	subs	r2, r3, #1
 8008e86:	bf45      	ittet	mi
 8008e88:	f1c3 0301 	rsbmi	r3, r3, #1
 8008e8c:	9300      	strmi	r3, [sp, #0]
 8008e8e:	2300      	movpl	r3, #0
 8008e90:	2300      	movmi	r3, #0
 8008e92:	9206      	str	r2, [sp, #24]
 8008e94:	bf54      	ite	pl
 8008e96:	9300      	strpl	r3, [sp, #0]
 8008e98:	9306      	strmi	r3, [sp, #24]
 8008e9a:	2f00      	cmp	r7, #0
 8008e9c:	db39      	blt.n	8008f12 <_dtoa_r+0x21a>
 8008e9e:	9b06      	ldr	r3, [sp, #24]
 8008ea0:	970d      	str	r7, [sp, #52]	@ 0x34
 8008ea2:	443b      	add	r3, r7
 8008ea4:	9306      	str	r3, [sp, #24]
 8008ea6:	2300      	movs	r3, #0
 8008ea8:	9308      	str	r3, [sp, #32]
 8008eaa:	9b07      	ldr	r3, [sp, #28]
 8008eac:	2b09      	cmp	r3, #9
 8008eae:	d863      	bhi.n	8008f78 <_dtoa_r+0x280>
 8008eb0:	2b05      	cmp	r3, #5
 8008eb2:	bfc4      	itt	gt
 8008eb4:	3b04      	subgt	r3, #4
 8008eb6:	9307      	strgt	r3, [sp, #28]
 8008eb8:	9b07      	ldr	r3, [sp, #28]
 8008eba:	f1a3 0302 	sub.w	r3, r3, #2
 8008ebe:	bfcc      	ite	gt
 8008ec0:	2400      	movgt	r4, #0
 8008ec2:	2401      	movle	r4, #1
 8008ec4:	2b03      	cmp	r3, #3
 8008ec6:	d863      	bhi.n	8008f90 <_dtoa_r+0x298>
 8008ec8:	e8df f003 	tbb	[pc, r3]
 8008ecc:	2b375452 	.word	0x2b375452
 8008ed0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8008ed4:	441e      	add	r6, r3
 8008ed6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008eda:	2b20      	cmp	r3, #32
 8008edc:	bfc1      	itttt	gt
 8008ede:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8008ee2:	409f      	lslgt	r7, r3
 8008ee4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008ee8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008eec:	bfd6      	itet	le
 8008eee:	f1c3 0320 	rsble	r3, r3, #32
 8008ef2:	ea47 0003 	orrgt.w	r0, r7, r3
 8008ef6:	fa04 f003 	lslle.w	r0, r4, r3
 8008efa:	f7f7 fb13 	bl	8000524 <__aeabi_ui2d>
 8008efe:	2201      	movs	r2, #1
 8008f00:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8008f04:	3e01      	subs	r6, #1
 8008f06:	9212      	str	r2, [sp, #72]	@ 0x48
 8008f08:	e776      	b.n	8008df8 <_dtoa_r+0x100>
 8008f0a:	2301      	movs	r3, #1
 8008f0c:	e7b7      	b.n	8008e7e <_dtoa_r+0x186>
 8008f0e:	9010      	str	r0, [sp, #64]	@ 0x40
 8008f10:	e7b6      	b.n	8008e80 <_dtoa_r+0x188>
 8008f12:	9b00      	ldr	r3, [sp, #0]
 8008f14:	1bdb      	subs	r3, r3, r7
 8008f16:	9300      	str	r3, [sp, #0]
 8008f18:	427b      	negs	r3, r7
 8008f1a:	9308      	str	r3, [sp, #32]
 8008f1c:	2300      	movs	r3, #0
 8008f1e:	930d      	str	r3, [sp, #52]	@ 0x34
 8008f20:	e7c3      	b.n	8008eaa <_dtoa_r+0x1b2>
 8008f22:	2301      	movs	r3, #1
 8008f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f26:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f28:	eb07 0b03 	add.w	fp, r7, r3
 8008f2c:	f10b 0301 	add.w	r3, fp, #1
 8008f30:	2b01      	cmp	r3, #1
 8008f32:	9303      	str	r3, [sp, #12]
 8008f34:	bfb8      	it	lt
 8008f36:	2301      	movlt	r3, #1
 8008f38:	e006      	b.n	8008f48 <_dtoa_r+0x250>
 8008f3a:	2301      	movs	r3, #1
 8008f3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f3e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008f40:	2b00      	cmp	r3, #0
 8008f42:	dd28      	ble.n	8008f96 <_dtoa_r+0x29e>
 8008f44:	469b      	mov	fp, r3
 8008f46:	9303      	str	r3, [sp, #12]
 8008f48:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8008f4c:	2100      	movs	r1, #0
 8008f4e:	2204      	movs	r2, #4
 8008f50:	f102 0514 	add.w	r5, r2, #20
 8008f54:	429d      	cmp	r5, r3
 8008f56:	d926      	bls.n	8008fa6 <_dtoa_r+0x2ae>
 8008f58:	6041      	str	r1, [r0, #4]
 8008f5a:	4648      	mov	r0, r9
 8008f5c:	f000 fd9c 	bl	8009a98 <_Balloc>
 8008f60:	4682      	mov	sl, r0
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d142      	bne.n	8008fec <_dtoa_r+0x2f4>
 8008f66:	4b1e      	ldr	r3, [pc, #120]	@ (8008fe0 <_dtoa_r+0x2e8>)
 8008f68:	4602      	mov	r2, r0
 8008f6a:	f240 11af 	movw	r1, #431	@ 0x1af
 8008f6e:	e6da      	b.n	8008d26 <_dtoa_r+0x2e>
 8008f70:	2300      	movs	r3, #0
 8008f72:	e7e3      	b.n	8008f3c <_dtoa_r+0x244>
 8008f74:	2300      	movs	r3, #0
 8008f76:	e7d5      	b.n	8008f24 <_dtoa_r+0x22c>
 8008f78:	2401      	movs	r4, #1
 8008f7a:	2300      	movs	r3, #0
 8008f7c:	9307      	str	r3, [sp, #28]
 8008f7e:	9409      	str	r4, [sp, #36]	@ 0x24
 8008f80:	f04f 3bff 	mov.w	fp, #4294967295
 8008f84:	2200      	movs	r2, #0
 8008f86:	f8cd b00c 	str.w	fp, [sp, #12]
 8008f8a:	2312      	movs	r3, #18
 8008f8c:	920c      	str	r2, [sp, #48]	@ 0x30
 8008f8e:	e7db      	b.n	8008f48 <_dtoa_r+0x250>
 8008f90:	2301      	movs	r3, #1
 8008f92:	9309      	str	r3, [sp, #36]	@ 0x24
 8008f94:	e7f4      	b.n	8008f80 <_dtoa_r+0x288>
 8008f96:	f04f 0b01 	mov.w	fp, #1
 8008f9a:	f8cd b00c 	str.w	fp, [sp, #12]
 8008f9e:	465b      	mov	r3, fp
 8008fa0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8008fa4:	e7d0      	b.n	8008f48 <_dtoa_r+0x250>
 8008fa6:	3101      	adds	r1, #1
 8008fa8:	0052      	lsls	r2, r2, #1
 8008faa:	e7d1      	b.n	8008f50 <_dtoa_r+0x258>
 8008fac:	f3af 8000 	nop.w
 8008fb0:	636f4361 	.word	0x636f4361
 8008fb4:	3fd287a7 	.word	0x3fd287a7
 8008fb8:	8b60c8b3 	.word	0x8b60c8b3
 8008fbc:	3fc68a28 	.word	0x3fc68a28
 8008fc0:	509f79fb 	.word	0x509f79fb
 8008fc4:	3fd34413 	.word	0x3fd34413
 8008fc8:	0800b821 	.word	0x0800b821
 8008fcc:	0800b838 	.word	0x0800b838
 8008fd0:	7ff00000 	.word	0x7ff00000
 8008fd4:	0800b7f1 	.word	0x0800b7f1
 8008fd8:	3ff80000 	.word	0x3ff80000
 8008fdc:	0800b988 	.word	0x0800b988
 8008fe0:	0800b890 	.word	0x0800b890
 8008fe4:	0800b81d 	.word	0x0800b81d
 8008fe8:	0800b7f0 	.word	0x0800b7f0
 8008fec:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008ff0:	6018      	str	r0, [r3, #0]
 8008ff2:	9b03      	ldr	r3, [sp, #12]
 8008ff4:	2b0e      	cmp	r3, #14
 8008ff6:	f200 80a1 	bhi.w	800913c <_dtoa_r+0x444>
 8008ffa:	2c00      	cmp	r4, #0
 8008ffc:	f000 809e 	beq.w	800913c <_dtoa_r+0x444>
 8009000:	2f00      	cmp	r7, #0
 8009002:	dd33      	ble.n	800906c <_dtoa_r+0x374>
 8009004:	4b9c      	ldr	r3, [pc, #624]	@ (8009278 <_dtoa_r+0x580>)
 8009006:	f007 020f 	and.w	r2, r7, #15
 800900a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800900e:	ed93 7b00 	vldr	d7, [r3]
 8009012:	05f8      	lsls	r0, r7, #23
 8009014:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8009018:	ea4f 1427 	mov.w	r4, r7, asr #4
 800901c:	d516      	bpl.n	800904c <_dtoa_r+0x354>
 800901e:	4b97      	ldr	r3, [pc, #604]	@ (800927c <_dtoa_r+0x584>)
 8009020:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009024:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009028:	f7f7 fc20 	bl	800086c <__aeabi_ddiv>
 800902c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009030:	f004 040f 	and.w	r4, r4, #15
 8009034:	2603      	movs	r6, #3
 8009036:	4d91      	ldr	r5, [pc, #580]	@ (800927c <_dtoa_r+0x584>)
 8009038:	b954      	cbnz	r4, 8009050 <_dtoa_r+0x358>
 800903a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800903e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009042:	f7f7 fc13 	bl	800086c <__aeabi_ddiv>
 8009046:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800904a:	e028      	b.n	800909e <_dtoa_r+0x3a6>
 800904c:	2602      	movs	r6, #2
 800904e:	e7f2      	b.n	8009036 <_dtoa_r+0x33e>
 8009050:	07e1      	lsls	r1, r4, #31
 8009052:	d508      	bpl.n	8009066 <_dtoa_r+0x36e>
 8009054:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009058:	e9d5 2300 	ldrd	r2, r3, [r5]
 800905c:	f7f7 fadc 	bl	8000618 <__aeabi_dmul>
 8009060:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009064:	3601      	adds	r6, #1
 8009066:	1064      	asrs	r4, r4, #1
 8009068:	3508      	adds	r5, #8
 800906a:	e7e5      	b.n	8009038 <_dtoa_r+0x340>
 800906c:	f000 80af 	beq.w	80091ce <_dtoa_r+0x4d6>
 8009070:	427c      	negs	r4, r7
 8009072:	4b81      	ldr	r3, [pc, #516]	@ (8009278 <_dtoa_r+0x580>)
 8009074:	4d81      	ldr	r5, [pc, #516]	@ (800927c <_dtoa_r+0x584>)
 8009076:	f004 020f 	and.w	r2, r4, #15
 800907a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800907e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009082:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8009086:	f7f7 fac7 	bl	8000618 <__aeabi_dmul>
 800908a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800908e:	1124      	asrs	r4, r4, #4
 8009090:	2300      	movs	r3, #0
 8009092:	2602      	movs	r6, #2
 8009094:	2c00      	cmp	r4, #0
 8009096:	f040 808f 	bne.w	80091b8 <_dtoa_r+0x4c0>
 800909a:	2b00      	cmp	r3, #0
 800909c:	d1d3      	bne.n	8009046 <_dtoa_r+0x34e>
 800909e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80090a0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	f000 8094 	beq.w	80091d2 <_dtoa_r+0x4da>
 80090aa:	4b75      	ldr	r3, [pc, #468]	@ (8009280 <_dtoa_r+0x588>)
 80090ac:	2200      	movs	r2, #0
 80090ae:	4620      	mov	r0, r4
 80090b0:	4629      	mov	r1, r5
 80090b2:	f7f7 fd23 	bl	8000afc <__aeabi_dcmplt>
 80090b6:	2800      	cmp	r0, #0
 80090b8:	f000 808b 	beq.w	80091d2 <_dtoa_r+0x4da>
 80090bc:	9b03      	ldr	r3, [sp, #12]
 80090be:	2b00      	cmp	r3, #0
 80090c0:	f000 8087 	beq.w	80091d2 <_dtoa_r+0x4da>
 80090c4:	f1bb 0f00 	cmp.w	fp, #0
 80090c8:	dd34      	ble.n	8009134 <_dtoa_r+0x43c>
 80090ca:	4620      	mov	r0, r4
 80090cc:	4b6d      	ldr	r3, [pc, #436]	@ (8009284 <_dtoa_r+0x58c>)
 80090ce:	2200      	movs	r2, #0
 80090d0:	4629      	mov	r1, r5
 80090d2:	f7f7 faa1 	bl	8000618 <__aeabi_dmul>
 80090d6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80090da:	f107 38ff 	add.w	r8, r7, #4294967295
 80090de:	3601      	adds	r6, #1
 80090e0:	465c      	mov	r4, fp
 80090e2:	4630      	mov	r0, r6
 80090e4:	f7f7 fa2e 	bl	8000544 <__aeabi_i2d>
 80090e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ec:	f7f7 fa94 	bl	8000618 <__aeabi_dmul>
 80090f0:	4b65      	ldr	r3, [pc, #404]	@ (8009288 <_dtoa_r+0x590>)
 80090f2:	2200      	movs	r2, #0
 80090f4:	f7f7 f8da 	bl	80002ac <__adddf3>
 80090f8:	4605      	mov	r5, r0
 80090fa:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80090fe:	2c00      	cmp	r4, #0
 8009100:	d16a      	bne.n	80091d8 <_dtoa_r+0x4e0>
 8009102:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009106:	4b61      	ldr	r3, [pc, #388]	@ (800928c <_dtoa_r+0x594>)
 8009108:	2200      	movs	r2, #0
 800910a:	f7f7 f8cd 	bl	80002a8 <__aeabi_dsub>
 800910e:	4602      	mov	r2, r0
 8009110:	460b      	mov	r3, r1
 8009112:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009116:	462a      	mov	r2, r5
 8009118:	4633      	mov	r3, r6
 800911a:	f7f7 fd0d 	bl	8000b38 <__aeabi_dcmpgt>
 800911e:	2800      	cmp	r0, #0
 8009120:	f040 8298 	bne.w	8009654 <_dtoa_r+0x95c>
 8009124:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009128:	462a      	mov	r2, r5
 800912a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800912e:	f7f7 fce5 	bl	8000afc <__aeabi_dcmplt>
 8009132:	bb38      	cbnz	r0, 8009184 <_dtoa_r+0x48c>
 8009134:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8009138:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800913c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800913e:	2b00      	cmp	r3, #0
 8009140:	f2c0 8157 	blt.w	80093f2 <_dtoa_r+0x6fa>
 8009144:	2f0e      	cmp	r7, #14
 8009146:	f300 8154 	bgt.w	80093f2 <_dtoa_r+0x6fa>
 800914a:	4b4b      	ldr	r3, [pc, #300]	@ (8009278 <_dtoa_r+0x580>)
 800914c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009150:	ed93 7b00 	vldr	d7, [r3]
 8009154:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009156:	2b00      	cmp	r3, #0
 8009158:	ed8d 7b00 	vstr	d7, [sp]
 800915c:	f280 80e5 	bge.w	800932a <_dtoa_r+0x632>
 8009160:	9b03      	ldr	r3, [sp, #12]
 8009162:	2b00      	cmp	r3, #0
 8009164:	f300 80e1 	bgt.w	800932a <_dtoa_r+0x632>
 8009168:	d10c      	bne.n	8009184 <_dtoa_r+0x48c>
 800916a:	4b48      	ldr	r3, [pc, #288]	@ (800928c <_dtoa_r+0x594>)
 800916c:	2200      	movs	r2, #0
 800916e:	ec51 0b17 	vmov	r0, r1, d7
 8009172:	f7f7 fa51 	bl	8000618 <__aeabi_dmul>
 8009176:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800917a:	f7f7 fcd3 	bl	8000b24 <__aeabi_dcmpge>
 800917e:	2800      	cmp	r0, #0
 8009180:	f000 8266 	beq.w	8009650 <_dtoa_r+0x958>
 8009184:	2400      	movs	r4, #0
 8009186:	4625      	mov	r5, r4
 8009188:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800918a:	4656      	mov	r6, sl
 800918c:	ea6f 0803 	mvn.w	r8, r3
 8009190:	2700      	movs	r7, #0
 8009192:	4621      	mov	r1, r4
 8009194:	4648      	mov	r0, r9
 8009196:	f000 fcbf 	bl	8009b18 <_Bfree>
 800919a:	2d00      	cmp	r5, #0
 800919c:	f000 80bd 	beq.w	800931a <_dtoa_r+0x622>
 80091a0:	b12f      	cbz	r7, 80091ae <_dtoa_r+0x4b6>
 80091a2:	42af      	cmp	r7, r5
 80091a4:	d003      	beq.n	80091ae <_dtoa_r+0x4b6>
 80091a6:	4639      	mov	r1, r7
 80091a8:	4648      	mov	r0, r9
 80091aa:	f000 fcb5 	bl	8009b18 <_Bfree>
 80091ae:	4629      	mov	r1, r5
 80091b0:	4648      	mov	r0, r9
 80091b2:	f000 fcb1 	bl	8009b18 <_Bfree>
 80091b6:	e0b0      	b.n	800931a <_dtoa_r+0x622>
 80091b8:	07e2      	lsls	r2, r4, #31
 80091ba:	d505      	bpl.n	80091c8 <_dtoa_r+0x4d0>
 80091bc:	e9d5 2300 	ldrd	r2, r3, [r5]
 80091c0:	f7f7 fa2a 	bl	8000618 <__aeabi_dmul>
 80091c4:	3601      	adds	r6, #1
 80091c6:	2301      	movs	r3, #1
 80091c8:	1064      	asrs	r4, r4, #1
 80091ca:	3508      	adds	r5, #8
 80091cc:	e762      	b.n	8009094 <_dtoa_r+0x39c>
 80091ce:	2602      	movs	r6, #2
 80091d0:	e765      	b.n	800909e <_dtoa_r+0x3a6>
 80091d2:	9c03      	ldr	r4, [sp, #12]
 80091d4:	46b8      	mov	r8, r7
 80091d6:	e784      	b.n	80090e2 <_dtoa_r+0x3ea>
 80091d8:	4b27      	ldr	r3, [pc, #156]	@ (8009278 <_dtoa_r+0x580>)
 80091da:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80091dc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80091e0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80091e4:	4454      	add	r4, sl
 80091e6:	2900      	cmp	r1, #0
 80091e8:	d054      	beq.n	8009294 <_dtoa_r+0x59c>
 80091ea:	4929      	ldr	r1, [pc, #164]	@ (8009290 <_dtoa_r+0x598>)
 80091ec:	2000      	movs	r0, #0
 80091ee:	f7f7 fb3d 	bl	800086c <__aeabi_ddiv>
 80091f2:	4633      	mov	r3, r6
 80091f4:	462a      	mov	r2, r5
 80091f6:	f7f7 f857 	bl	80002a8 <__aeabi_dsub>
 80091fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80091fe:	4656      	mov	r6, sl
 8009200:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009204:	f7f7 fcb8 	bl	8000b78 <__aeabi_d2iz>
 8009208:	4605      	mov	r5, r0
 800920a:	f7f7 f99b 	bl	8000544 <__aeabi_i2d>
 800920e:	4602      	mov	r2, r0
 8009210:	460b      	mov	r3, r1
 8009212:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009216:	f7f7 f847 	bl	80002a8 <__aeabi_dsub>
 800921a:	3530      	adds	r5, #48	@ 0x30
 800921c:	4602      	mov	r2, r0
 800921e:	460b      	mov	r3, r1
 8009220:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009224:	f806 5b01 	strb.w	r5, [r6], #1
 8009228:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800922c:	f7f7 fc66 	bl	8000afc <__aeabi_dcmplt>
 8009230:	2800      	cmp	r0, #0
 8009232:	d172      	bne.n	800931a <_dtoa_r+0x622>
 8009234:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009238:	4911      	ldr	r1, [pc, #68]	@ (8009280 <_dtoa_r+0x588>)
 800923a:	2000      	movs	r0, #0
 800923c:	f7f7 f834 	bl	80002a8 <__aeabi_dsub>
 8009240:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8009244:	f7f7 fc5a 	bl	8000afc <__aeabi_dcmplt>
 8009248:	2800      	cmp	r0, #0
 800924a:	f040 80b4 	bne.w	80093b6 <_dtoa_r+0x6be>
 800924e:	42a6      	cmp	r6, r4
 8009250:	f43f af70 	beq.w	8009134 <_dtoa_r+0x43c>
 8009254:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8009258:	4b0a      	ldr	r3, [pc, #40]	@ (8009284 <_dtoa_r+0x58c>)
 800925a:	2200      	movs	r2, #0
 800925c:	f7f7 f9dc 	bl	8000618 <__aeabi_dmul>
 8009260:	4b08      	ldr	r3, [pc, #32]	@ (8009284 <_dtoa_r+0x58c>)
 8009262:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8009266:	2200      	movs	r2, #0
 8009268:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800926c:	f7f7 f9d4 	bl	8000618 <__aeabi_dmul>
 8009270:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009274:	e7c4      	b.n	8009200 <_dtoa_r+0x508>
 8009276:	bf00      	nop
 8009278:	0800b988 	.word	0x0800b988
 800927c:	0800b960 	.word	0x0800b960
 8009280:	3ff00000 	.word	0x3ff00000
 8009284:	40240000 	.word	0x40240000
 8009288:	401c0000 	.word	0x401c0000
 800928c:	40140000 	.word	0x40140000
 8009290:	3fe00000 	.word	0x3fe00000
 8009294:	4631      	mov	r1, r6
 8009296:	4628      	mov	r0, r5
 8009298:	f7f7 f9be 	bl	8000618 <__aeabi_dmul>
 800929c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80092a0:	9413      	str	r4, [sp, #76]	@ 0x4c
 80092a2:	4656      	mov	r6, sl
 80092a4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092a8:	f7f7 fc66 	bl	8000b78 <__aeabi_d2iz>
 80092ac:	4605      	mov	r5, r0
 80092ae:	f7f7 f949 	bl	8000544 <__aeabi_i2d>
 80092b2:	4602      	mov	r2, r0
 80092b4:	460b      	mov	r3, r1
 80092b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092ba:	f7f6 fff5 	bl	80002a8 <__aeabi_dsub>
 80092be:	3530      	adds	r5, #48	@ 0x30
 80092c0:	f806 5b01 	strb.w	r5, [r6], #1
 80092c4:	4602      	mov	r2, r0
 80092c6:	460b      	mov	r3, r1
 80092c8:	42a6      	cmp	r6, r4
 80092ca:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80092ce:	f04f 0200 	mov.w	r2, #0
 80092d2:	d124      	bne.n	800931e <_dtoa_r+0x626>
 80092d4:	4baf      	ldr	r3, [pc, #700]	@ (8009594 <_dtoa_r+0x89c>)
 80092d6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80092da:	f7f6 ffe7 	bl	80002ac <__adddf3>
 80092de:	4602      	mov	r2, r0
 80092e0:	460b      	mov	r3, r1
 80092e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80092e6:	f7f7 fc27 	bl	8000b38 <__aeabi_dcmpgt>
 80092ea:	2800      	cmp	r0, #0
 80092ec:	d163      	bne.n	80093b6 <_dtoa_r+0x6be>
 80092ee:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80092f2:	49a8      	ldr	r1, [pc, #672]	@ (8009594 <_dtoa_r+0x89c>)
 80092f4:	2000      	movs	r0, #0
 80092f6:	f7f6 ffd7 	bl	80002a8 <__aeabi_dsub>
 80092fa:	4602      	mov	r2, r0
 80092fc:	460b      	mov	r3, r1
 80092fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009302:	f7f7 fbfb 	bl	8000afc <__aeabi_dcmplt>
 8009306:	2800      	cmp	r0, #0
 8009308:	f43f af14 	beq.w	8009134 <_dtoa_r+0x43c>
 800930c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800930e:	1e73      	subs	r3, r6, #1
 8009310:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009312:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009316:	2b30      	cmp	r3, #48	@ 0x30
 8009318:	d0f8      	beq.n	800930c <_dtoa_r+0x614>
 800931a:	4647      	mov	r7, r8
 800931c:	e03b      	b.n	8009396 <_dtoa_r+0x69e>
 800931e:	4b9e      	ldr	r3, [pc, #632]	@ (8009598 <_dtoa_r+0x8a0>)
 8009320:	f7f7 f97a 	bl	8000618 <__aeabi_dmul>
 8009324:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009328:	e7bc      	b.n	80092a4 <_dtoa_r+0x5ac>
 800932a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800932e:	4656      	mov	r6, sl
 8009330:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009334:	4620      	mov	r0, r4
 8009336:	4629      	mov	r1, r5
 8009338:	f7f7 fa98 	bl	800086c <__aeabi_ddiv>
 800933c:	f7f7 fc1c 	bl	8000b78 <__aeabi_d2iz>
 8009340:	4680      	mov	r8, r0
 8009342:	f7f7 f8ff 	bl	8000544 <__aeabi_i2d>
 8009346:	e9dd 2300 	ldrd	r2, r3, [sp]
 800934a:	f7f7 f965 	bl	8000618 <__aeabi_dmul>
 800934e:	4602      	mov	r2, r0
 8009350:	460b      	mov	r3, r1
 8009352:	4620      	mov	r0, r4
 8009354:	4629      	mov	r1, r5
 8009356:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800935a:	f7f6 ffa5 	bl	80002a8 <__aeabi_dsub>
 800935e:	f806 4b01 	strb.w	r4, [r6], #1
 8009362:	9d03      	ldr	r5, [sp, #12]
 8009364:	eba6 040a 	sub.w	r4, r6, sl
 8009368:	42a5      	cmp	r5, r4
 800936a:	4602      	mov	r2, r0
 800936c:	460b      	mov	r3, r1
 800936e:	d133      	bne.n	80093d8 <_dtoa_r+0x6e0>
 8009370:	f7f6 ff9c 	bl	80002ac <__adddf3>
 8009374:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009378:	4604      	mov	r4, r0
 800937a:	460d      	mov	r5, r1
 800937c:	f7f7 fbdc 	bl	8000b38 <__aeabi_dcmpgt>
 8009380:	b9c0      	cbnz	r0, 80093b4 <_dtoa_r+0x6bc>
 8009382:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009386:	4620      	mov	r0, r4
 8009388:	4629      	mov	r1, r5
 800938a:	f7f7 fbad 	bl	8000ae8 <__aeabi_dcmpeq>
 800938e:	b110      	cbz	r0, 8009396 <_dtoa_r+0x69e>
 8009390:	f018 0f01 	tst.w	r8, #1
 8009394:	d10e      	bne.n	80093b4 <_dtoa_r+0x6bc>
 8009396:	9902      	ldr	r1, [sp, #8]
 8009398:	4648      	mov	r0, r9
 800939a:	f000 fbbd 	bl	8009b18 <_Bfree>
 800939e:	2300      	movs	r3, #0
 80093a0:	7033      	strb	r3, [r6, #0]
 80093a2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80093a4:	3701      	adds	r7, #1
 80093a6:	601f      	str	r7, [r3, #0]
 80093a8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	f000 824b 	beq.w	8009846 <_dtoa_r+0xb4e>
 80093b0:	601e      	str	r6, [r3, #0]
 80093b2:	e248      	b.n	8009846 <_dtoa_r+0xb4e>
 80093b4:	46b8      	mov	r8, r7
 80093b6:	4633      	mov	r3, r6
 80093b8:	461e      	mov	r6, r3
 80093ba:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80093be:	2a39      	cmp	r2, #57	@ 0x39
 80093c0:	d106      	bne.n	80093d0 <_dtoa_r+0x6d8>
 80093c2:	459a      	cmp	sl, r3
 80093c4:	d1f8      	bne.n	80093b8 <_dtoa_r+0x6c0>
 80093c6:	2230      	movs	r2, #48	@ 0x30
 80093c8:	f108 0801 	add.w	r8, r8, #1
 80093cc:	f88a 2000 	strb.w	r2, [sl]
 80093d0:	781a      	ldrb	r2, [r3, #0]
 80093d2:	3201      	adds	r2, #1
 80093d4:	701a      	strb	r2, [r3, #0]
 80093d6:	e7a0      	b.n	800931a <_dtoa_r+0x622>
 80093d8:	4b6f      	ldr	r3, [pc, #444]	@ (8009598 <_dtoa_r+0x8a0>)
 80093da:	2200      	movs	r2, #0
 80093dc:	f7f7 f91c 	bl	8000618 <__aeabi_dmul>
 80093e0:	2200      	movs	r2, #0
 80093e2:	2300      	movs	r3, #0
 80093e4:	4604      	mov	r4, r0
 80093e6:	460d      	mov	r5, r1
 80093e8:	f7f7 fb7e 	bl	8000ae8 <__aeabi_dcmpeq>
 80093ec:	2800      	cmp	r0, #0
 80093ee:	d09f      	beq.n	8009330 <_dtoa_r+0x638>
 80093f0:	e7d1      	b.n	8009396 <_dtoa_r+0x69e>
 80093f2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80093f4:	2a00      	cmp	r2, #0
 80093f6:	f000 80ea 	beq.w	80095ce <_dtoa_r+0x8d6>
 80093fa:	9a07      	ldr	r2, [sp, #28]
 80093fc:	2a01      	cmp	r2, #1
 80093fe:	f300 80cd 	bgt.w	800959c <_dtoa_r+0x8a4>
 8009402:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009404:	2a00      	cmp	r2, #0
 8009406:	f000 80c1 	beq.w	800958c <_dtoa_r+0x894>
 800940a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800940e:	9c08      	ldr	r4, [sp, #32]
 8009410:	9e00      	ldr	r6, [sp, #0]
 8009412:	9a00      	ldr	r2, [sp, #0]
 8009414:	441a      	add	r2, r3
 8009416:	9200      	str	r2, [sp, #0]
 8009418:	9a06      	ldr	r2, [sp, #24]
 800941a:	2101      	movs	r1, #1
 800941c:	441a      	add	r2, r3
 800941e:	4648      	mov	r0, r9
 8009420:	9206      	str	r2, [sp, #24]
 8009422:	f000 fc2d 	bl	8009c80 <__i2b>
 8009426:	4605      	mov	r5, r0
 8009428:	b166      	cbz	r6, 8009444 <_dtoa_r+0x74c>
 800942a:	9b06      	ldr	r3, [sp, #24]
 800942c:	2b00      	cmp	r3, #0
 800942e:	dd09      	ble.n	8009444 <_dtoa_r+0x74c>
 8009430:	42b3      	cmp	r3, r6
 8009432:	9a00      	ldr	r2, [sp, #0]
 8009434:	bfa8      	it	ge
 8009436:	4633      	movge	r3, r6
 8009438:	1ad2      	subs	r2, r2, r3
 800943a:	9200      	str	r2, [sp, #0]
 800943c:	9a06      	ldr	r2, [sp, #24]
 800943e:	1af6      	subs	r6, r6, r3
 8009440:	1ad3      	subs	r3, r2, r3
 8009442:	9306      	str	r3, [sp, #24]
 8009444:	9b08      	ldr	r3, [sp, #32]
 8009446:	b30b      	cbz	r3, 800948c <_dtoa_r+0x794>
 8009448:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800944a:	2b00      	cmp	r3, #0
 800944c:	f000 80c6 	beq.w	80095dc <_dtoa_r+0x8e4>
 8009450:	2c00      	cmp	r4, #0
 8009452:	f000 80c0 	beq.w	80095d6 <_dtoa_r+0x8de>
 8009456:	4629      	mov	r1, r5
 8009458:	4622      	mov	r2, r4
 800945a:	4648      	mov	r0, r9
 800945c:	f000 fcc8 	bl	8009df0 <__pow5mult>
 8009460:	9a02      	ldr	r2, [sp, #8]
 8009462:	4601      	mov	r1, r0
 8009464:	4605      	mov	r5, r0
 8009466:	4648      	mov	r0, r9
 8009468:	f000 fc20 	bl	8009cac <__multiply>
 800946c:	9902      	ldr	r1, [sp, #8]
 800946e:	4680      	mov	r8, r0
 8009470:	4648      	mov	r0, r9
 8009472:	f000 fb51 	bl	8009b18 <_Bfree>
 8009476:	9b08      	ldr	r3, [sp, #32]
 8009478:	1b1b      	subs	r3, r3, r4
 800947a:	9308      	str	r3, [sp, #32]
 800947c:	f000 80b1 	beq.w	80095e2 <_dtoa_r+0x8ea>
 8009480:	9a08      	ldr	r2, [sp, #32]
 8009482:	4641      	mov	r1, r8
 8009484:	4648      	mov	r0, r9
 8009486:	f000 fcb3 	bl	8009df0 <__pow5mult>
 800948a:	9002      	str	r0, [sp, #8]
 800948c:	2101      	movs	r1, #1
 800948e:	4648      	mov	r0, r9
 8009490:	f000 fbf6 	bl	8009c80 <__i2b>
 8009494:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009496:	4604      	mov	r4, r0
 8009498:	2b00      	cmp	r3, #0
 800949a:	f000 81d8 	beq.w	800984e <_dtoa_r+0xb56>
 800949e:	461a      	mov	r2, r3
 80094a0:	4601      	mov	r1, r0
 80094a2:	4648      	mov	r0, r9
 80094a4:	f000 fca4 	bl	8009df0 <__pow5mult>
 80094a8:	9b07      	ldr	r3, [sp, #28]
 80094aa:	2b01      	cmp	r3, #1
 80094ac:	4604      	mov	r4, r0
 80094ae:	f300 809f 	bgt.w	80095f0 <_dtoa_r+0x8f8>
 80094b2:	9b04      	ldr	r3, [sp, #16]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f040 8097 	bne.w	80095e8 <_dtoa_r+0x8f0>
 80094ba:	9b05      	ldr	r3, [sp, #20]
 80094bc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f040 8093 	bne.w	80095ec <_dtoa_r+0x8f4>
 80094c6:	9b05      	ldr	r3, [sp, #20]
 80094c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80094cc:	0d1b      	lsrs	r3, r3, #20
 80094ce:	051b      	lsls	r3, r3, #20
 80094d0:	b133      	cbz	r3, 80094e0 <_dtoa_r+0x7e8>
 80094d2:	9b00      	ldr	r3, [sp, #0]
 80094d4:	3301      	adds	r3, #1
 80094d6:	9300      	str	r3, [sp, #0]
 80094d8:	9b06      	ldr	r3, [sp, #24]
 80094da:	3301      	adds	r3, #1
 80094dc:	9306      	str	r3, [sp, #24]
 80094de:	2301      	movs	r3, #1
 80094e0:	9308      	str	r3, [sp, #32]
 80094e2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	f000 81b8 	beq.w	800985a <_dtoa_r+0xb62>
 80094ea:	6923      	ldr	r3, [r4, #16]
 80094ec:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80094f0:	6918      	ldr	r0, [r3, #16]
 80094f2:	f000 fb79 	bl	8009be8 <__hi0bits>
 80094f6:	f1c0 0020 	rsb	r0, r0, #32
 80094fa:	9b06      	ldr	r3, [sp, #24]
 80094fc:	4418      	add	r0, r3
 80094fe:	f010 001f 	ands.w	r0, r0, #31
 8009502:	f000 8082 	beq.w	800960a <_dtoa_r+0x912>
 8009506:	f1c0 0320 	rsb	r3, r0, #32
 800950a:	2b04      	cmp	r3, #4
 800950c:	dd73      	ble.n	80095f6 <_dtoa_r+0x8fe>
 800950e:	9b00      	ldr	r3, [sp, #0]
 8009510:	f1c0 001c 	rsb	r0, r0, #28
 8009514:	4403      	add	r3, r0
 8009516:	9300      	str	r3, [sp, #0]
 8009518:	9b06      	ldr	r3, [sp, #24]
 800951a:	4403      	add	r3, r0
 800951c:	4406      	add	r6, r0
 800951e:	9306      	str	r3, [sp, #24]
 8009520:	9b00      	ldr	r3, [sp, #0]
 8009522:	2b00      	cmp	r3, #0
 8009524:	dd05      	ble.n	8009532 <_dtoa_r+0x83a>
 8009526:	9902      	ldr	r1, [sp, #8]
 8009528:	461a      	mov	r2, r3
 800952a:	4648      	mov	r0, r9
 800952c:	f000 fcba 	bl	8009ea4 <__lshift>
 8009530:	9002      	str	r0, [sp, #8]
 8009532:	9b06      	ldr	r3, [sp, #24]
 8009534:	2b00      	cmp	r3, #0
 8009536:	dd05      	ble.n	8009544 <_dtoa_r+0x84c>
 8009538:	4621      	mov	r1, r4
 800953a:	461a      	mov	r2, r3
 800953c:	4648      	mov	r0, r9
 800953e:	f000 fcb1 	bl	8009ea4 <__lshift>
 8009542:	4604      	mov	r4, r0
 8009544:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009546:	2b00      	cmp	r3, #0
 8009548:	d061      	beq.n	800960e <_dtoa_r+0x916>
 800954a:	9802      	ldr	r0, [sp, #8]
 800954c:	4621      	mov	r1, r4
 800954e:	f000 fd15 	bl	8009f7c <__mcmp>
 8009552:	2800      	cmp	r0, #0
 8009554:	da5b      	bge.n	800960e <_dtoa_r+0x916>
 8009556:	2300      	movs	r3, #0
 8009558:	9902      	ldr	r1, [sp, #8]
 800955a:	220a      	movs	r2, #10
 800955c:	4648      	mov	r0, r9
 800955e:	f000 fafd 	bl	8009b5c <__multadd>
 8009562:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009564:	9002      	str	r0, [sp, #8]
 8009566:	f107 38ff 	add.w	r8, r7, #4294967295
 800956a:	2b00      	cmp	r3, #0
 800956c:	f000 8177 	beq.w	800985e <_dtoa_r+0xb66>
 8009570:	4629      	mov	r1, r5
 8009572:	2300      	movs	r3, #0
 8009574:	220a      	movs	r2, #10
 8009576:	4648      	mov	r0, r9
 8009578:	f000 faf0 	bl	8009b5c <__multadd>
 800957c:	f1bb 0f00 	cmp.w	fp, #0
 8009580:	4605      	mov	r5, r0
 8009582:	dc6f      	bgt.n	8009664 <_dtoa_r+0x96c>
 8009584:	9b07      	ldr	r3, [sp, #28]
 8009586:	2b02      	cmp	r3, #2
 8009588:	dc49      	bgt.n	800961e <_dtoa_r+0x926>
 800958a:	e06b      	b.n	8009664 <_dtoa_r+0x96c>
 800958c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800958e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009592:	e73c      	b.n	800940e <_dtoa_r+0x716>
 8009594:	3fe00000 	.word	0x3fe00000
 8009598:	40240000 	.word	0x40240000
 800959c:	9b03      	ldr	r3, [sp, #12]
 800959e:	1e5c      	subs	r4, r3, #1
 80095a0:	9b08      	ldr	r3, [sp, #32]
 80095a2:	42a3      	cmp	r3, r4
 80095a4:	db09      	blt.n	80095ba <_dtoa_r+0x8c2>
 80095a6:	1b1c      	subs	r4, r3, r4
 80095a8:	9b03      	ldr	r3, [sp, #12]
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f6bf af30 	bge.w	8009410 <_dtoa_r+0x718>
 80095b0:	9b00      	ldr	r3, [sp, #0]
 80095b2:	9a03      	ldr	r2, [sp, #12]
 80095b4:	1a9e      	subs	r6, r3, r2
 80095b6:	2300      	movs	r3, #0
 80095b8:	e72b      	b.n	8009412 <_dtoa_r+0x71a>
 80095ba:	9b08      	ldr	r3, [sp, #32]
 80095bc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80095be:	9408      	str	r4, [sp, #32]
 80095c0:	1ae3      	subs	r3, r4, r3
 80095c2:	441a      	add	r2, r3
 80095c4:	9e00      	ldr	r6, [sp, #0]
 80095c6:	9b03      	ldr	r3, [sp, #12]
 80095c8:	920d      	str	r2, [sp, #52]	@ 0x34
 80095ca:	2400      	movs	r4, #0
 80095cc:	e721      	b.n	8009412 <_dtoa_r+0x71a>
 80095ce:	9c08      	ldr	r4, [sp, #32]
 80095d0:	9e00      	ldr	r6, [sp, #0]
 80095d2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80095d4:	e728      	b.n	8009428 <_dtoa_r+0x730>
 80095d6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 80095da:	e751      	b.n	8009480 <_dtoa_r+0x788>
 80095dc:	9a08      	ldr	r2, [sp, #32]
 80095de:	9902      	ldr	r1, [sp, #8]
 80095e0:	e750      	b.n	8009484 <_dtoa_r+0x78c>
 80095e2:	f8cd 8008 	str.w	r8, [sp, #8]
 80095e6:	e751      	b.n	800948c <_dtoa_r+0x794>
 80095e8:	2300      	movs	r3, #0
 80095ea:	e779      	b.n	80094e0 <_dtoa_r+0x7e8>
 80095ec:	9b04      	ldr	r3, [sp, #16]
 80095ee:	e777      	b.n	80094e0 <_dtoa_r+0x7e8>
 80095f0:	2300      	movs	r3, #0
 80095f2:	9308      	str	r3, [sp, #32]
 80095f4:	e779      	b.n	80094ea <_dtoa_r+0x7f2>
 80095f6:	d093      	beq.n	8009520 <_dtoa_r+0x828>
 80095f8:	9a00      	ldr	r2, [sp, #0]
 80095fa:	331c      	adds	r3, #28
 80095fc:	441a      	add	r2, r3
 80095fe:	9200      	str	r2, [sp, #0]
 8009600:	9a06      	ldr	r2, [sp, #24]
 8009602:	441a      	add	r2, r3
 8009604:	441e      	add	r6, r3
 8009606:	9206      	str	r2, [sp, #24]
 8009608:	e78a      	b.n	8009520 <_dtoa_r+0x828>
 800960a:	4603      	mov	r3, r0
 800960c:	e7f4      	b.n	80095f8 <_dtoa_r+0x900>
 800960e:	9b03      	ldr	r3, [sp, #12]
 8009610:	2b00      	cmp	r3, #0
 8009612:	46b8      	mov	r8, r7
 8009614:	dc20      	bgt.n	8009658 <_dtoa_r+0x960>
 8009616:	469b      	mov	fp, r3
 8009618:	9b07      	ldr	r3, [sp, #28]
 800961a:	2b02      	cmp	r3, #2
 800961c:	dd1e      	ble.n	800965c <_dtoa_r+0x964>
 800961e:	f1bb 0f00 	cmp.w	fp, #0
 8009622:	f47f adb1 	bne.w	8009188 <_dtoa_r+0x490>
 8009626:	4621      	mov	r1, r4
 8009628:	465b      	mov	r3, fp
 800962a:	2205      	movs	r2, #5
 800962c:	4648      	mov	r0, r9
 800962e:	f000 fa95 	bl	8009b5c <__multadd>
 8009632:	4601      	mov	r1, r0
 8009634:	4604      	mov	r4, r0
 8009636:	9802      	ldr	r0, [sp, #8]
 8009638:	f000 fca0 	bl	8009f7c <__mcmp>
 800963c:	2800      	cmp	r0, #0
 800963e:	f77f ada3 	ble.w	8009188 <_dtoa_r+0x490>
 8009642:	4656      	mov	r6, sl
 8009644:	2331      	movs	r3, #49	@ 0x31
 8009646:	f806 3b01 	strb.w	r3, [r6], #1
 800964a:	f108 0801 	add.w	r8, r8, #1
 800964e:	e59f      	b.n	8009190 <_dtoa_r+0x498>
 8009650:	9c03      	ldr	r4, [sp, #12]
 8009652:	46b8      	mov	r8, r7
 8009654:	4625      	mov	r5, r4
 8009656:	e7f4      	b.n	8009642 <_dtoa_r+0x94a>
 8009658:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800965c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800965e:	2b00      	cmp	r3, #0
 8009660:	f000 8101 	beq.w	8009866 <_dtoa_r+0xb6e>
 8009664:	2e00      	cmp	r6, #0
 8009666:	dd05      	ble.n	8009674 <_dtoa_r+0x97c>
 8009668:	4629      	mov	r1, r5
 800966a:	4632      	mov	r2, r6
 800966c:	4648      	mov	r0, r9
 800966e:	f000 fc19 	bl	8009ea4 <__lshift>
 8009672:	4605      	mov	r5, r0
 8009674:	9b08      	ldr	r3, [sp, #32]
 8009676:	2b00      	cmp	r3, #0
 8009678:	d05c      	beq.n	8009734 <_dtoa_r+0xa3c>
 800967a:	6869      	ldr	r1, [r5, #4]
 800967c:	4648      	mov	r0, r9
 800967e:	f000 fa0b 	bl	8009a98 <_Balloc>
 8009682:	4606      	mov	r6, r0
 8009684:	b928      	cbnz	r0, 8009692 <_dtoa_r+0x99a>
 8009686:	4b82      	ldr	r3, [pc, #520]	@ (8009890 <_dtoa_r+0xb98>)
 8009688:	4602      	mov	r2, r0
 800968a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800968e:	f7ff bb4a 	b.w	8008d26 <_dtoa_r+0x2e>
 8009692:	692a      	ldr	r2, [r5, #16]
 8009694:	3202      	adds	r2, #2
 8009696:	0092      	lsls	r2, r2, #2
 8009698:	f105 010c 	add.w	r1, r5, #12
 800969c:	300c      	adds	r0, #12
 800969e:	f001 f827 	bl	800a6f0 <memcpy>
 80096a2:	2201      	movs	r2, #1
 80096a4:	4631      	mov	r1, r6
 80096a6:	4648      	mov	r0, r9
 80096a8:	f000 fbfc 	bl	8009ea4 <__lshift>
 80096ac:	f10a 0301 	add.w	r3, sl, #1
 80096b0:	9300      	str	r3, [sp, #0]
 80096b2:	eb0a 030b 	add.w	r3, sl, fp
 80096b6:	9308      	str	r3, [sp, #32]
 80096b8:	9b04      	ldr	r3, [sp, #16]
 80096ba:	f003 0301 	and.w	r3, r3, #1
 80096be:	462f      	mov	r7, r5
 80096c0:	9306      	str	r3, [sp, #24]
 80096c2:	4605      	mov	r5, r0
 80096c4:	9b00      	ldr	r3, [sp, #0]
 80096c6:	9802      	ldr	r0, [sp, #8]
 80096c8:	4621      	mov	r1, r4
 80096ca:	f103 3bff 	add.w	fp, r3, #4294967295
 80096ce:	f7ff fa88 	bl	8008be2 <quorem>
 80096d2:	4603      	mov	r3, r0
 80096d4:	3330      	adds	r3, #48	@ 0x30
 80096d6:	9003      	str	r0, [sp, #12]
 80096d8:	4639      	mov	r1, r7
 80096da:	9802      	ldr	r0, [sp, #8]
 80096dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80096de:	f000 fc4d 	bl	8009f7c <__mcmp>
 80096e2:	462a      	mov	r2, r5
 80096e4:	9004      	str	r0, [sp, #16]
 80096e6:	4621      	mov	r1, r4
 80096e8:	4648      	mov	r0, r9
 80096ea:	f000 fc63 	bl	8009fb4 <__mdiff>
 80096ee:	68c2      	ldr	r2, [r0, #12]
 80096f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80096f2:	4606      	mov	r6, r0
 80096f4:	bb02      	cbnz	r2, 8009738 <_dtoa_r+0xa40>
 80096f6:	4601      	mov	r1, r0
 80096f8:	9802      	ldr	r0, [sp, #8]
 80096fa:	f000 fc3f 	bl	8009f7c <__mcmp>
 80096fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009700:	4602      	mov	r2, r0
 8009702:	4631      	mov	r1, r6
 8009704:	4648      	mov	r0, r9
 8009706:	920c      	str	r2, [sp, #48]	@ 0x30
 8009708:	9309      	str	r3, [sp, #36]	@ 0x24
 800970a:	f000 fa05 	bl	8009b18 <_Bfree>
 800970e:	9b07      	ldr	r3, [sp, #28]
 8009710:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009712:	9e00      	ldr	r6, [sp, #0]
 8009714:	ea42 0103 	orr.w	r1, r2, r3
 8009718:	9b06      	ldr	r3, [sp, #24]
 800971a:	4319      	orrs	r1, r3
 800971c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800971e:	d10d      	bne.n	800973c <_dtoa_r+0xa44>
 8009720:	2b39      	cmp	r3, #57	@ 0x39
 8009722:	d027      	beq.n	8009774 <_dtoa_r+0xa7c>
 8009724:	9a04      	ldr	r2, [sp, #16]
 8009726:	2a00      	cmp	r2, #0
 8009728:	dd01      	ble.n	800972e <_dtoa_r+0xa36>
 800972a:	9b03      	ldr	r3, [sp, #12]
 800972c:	3331      	adds	r3, #49	@ 0x31
 800972e:	f88b 3000 	strb.w	r3, [fp]
 8009732:	e52e      	b.n	8009192 <_dtoa_r+0x49a>
 8009734:	4628      	mov	r0, r5
 8009736:	e7b9      	b.n	80096ac <_dtoa_r+0x9b4>
 8009738:	2201      	movs	r2, #1
 800973a:	e7e2      	b.n	8009702 <_dtoa_r+0xa0a>
 800973c:	9904      	ldr	r1, [sp, #16]
 800973e:	2900      	cmp	r1, #0
 8009740:	db04      	blt.n	800974c <_dtoa_r+0xa54>
 8009742:	9807      	ldr	r0, [sp, #28]
 8009744:	4301      	orrs	r1, r0
 8009746:	9806      	ldr	r0, [sp, #24]
 8009748:	4301      	orrs	r1, r0
 800974a:	d120      	bne.n	800978e <_dtoa_r+0xa96>
 800974c:	2a00      	cmp	r2, #0
 800974e:	ddee      	ble.n	800972e <_dtoa_r+0xa36>
 8009750:	9902      	ldr	r1, [sp, #8]
 8009752:	9300      	str	r3, [sp, #0]
 8009754:	2201      	movs	r2, #1
 8009756:	4648      	mov	r0, r9
 8009758:	f000 fba4 	bl	8009ea4 <__lshift>
 800975c:	4621      	mov	r1, r4
 800975e:	9002      	str	r0, [sp, #8]
 8009760:	f000 fc0c 	bl	8009f7c <__mcmp>
 8009764:	2800      	cmp	r0, #0
 8009766:	9b00      	ldr	r3, [sp, #0]
 8009768:	dc02      	bgt.n	8009770 <_dtoa_r+0xa78>
 800976a:	d1e0      	bne.n	800972e <_dtoa_r+0xa36>
 800976c:	07da      	lsls	r2, r3, #31
 800976e:	d5de      	bpl.n	800972e <_dtoa_r+0xa36>
 8009770:	2b39      	cmp	r3, #57	@ 0x39
 8009772:	d1da      	bne.n	800972a <_dtoa_r+0xa32>
 8009774:	2339      	movs	r3, #57	@ 0x39
 8009776:	f88b 3000 	strb.w	r3, [fp]
 800977a:	4633      	mov	r3, r6
 800977c:	461e      	mov	r6, r3
 800977e:	3b01      	subs	r3, #1
 8009780:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009784:	2a39      	cmp	r2, #57	@ 0x39
 8009786:	d04e      	beq.n	8009826 <_dtoa_r+0xb2e>
 8009788:	3201      	adds	r2, #1
 800978a:	701a      	strb	r2, [r3, #0]
 800978c:	e501      	b.n	8009192 <_dtoa_r+0x49a>
 800978e:	2a00      	cmp	r2, #0
 8009790:	dd03      	ble.n	800979a <_dtoa_r+0xaa2>
 8009792:	2b39      	cmp	r3, #57	@ 0x39
 8009794:	d0ee      	beq.n	8009774 <_dtoa_r+0xa7c>
 8009796:	3301      	adds	r3, #1
 8009798:	e7c9      	b.n	800972e <_dtoa_r+0xa36>
 800979a:	9a00      	ldr	r2, [sp, #0]
 800979c:	9908      	ldr	r1, [sp, #32]
 800979e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80097a2:	428a      	cmp	r2, r1
 80097a4:	d028      	beq.n	80097f8 <_dtoa_r+0xb00>
 80097a6:	9902      	ldr	r1, [sp, #8]
 80097a8:	2300      	movs	r3, #0
 80097aa:	220a      	movs	r2, #10
 80097ac:	4648      	mov	r0, r9
 80097ae:	f000 f9d5 	bl	8009b5c <__multadd>
 80097b2:	42af      	cmp	r7, r5
 80097b4:	9002      	str	r0, [sp, #8]
 80097b6:	f04f 0300 	mov.w	r3, #0
 80097ba:	f04f 020a 	mov.w	r2, #10
 80097be:	4639      	mov	r1, r7
 80097c0:	4648      	mov	r0, r9
 80097c2:	d107      	bne.n	80097d4 <_dtoa_r+0xadc>
 80097c4:	f000 f9ca 	bl	8009b5c <__multadd>
 80097c8:	4607      	mov	r7, r0
 80097ca:	4605      	mov	r5, r0
 80097cc:	9b00      	ldr	r3, [sp, #0]
 80097ce:	3301      	adds	r3, #1
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	e777      	b.n	80096c4 <_dtoa_r+0x9cc>
 80097d4:	f000 f9c2 	bl	8009b5c <__multadd>
 80097d8:	4629      	mov	r1, r5
 80097da:	4607      	mov	r7, r0
 80097dc:	2300      	movs	r3, #0
 80097de:	220a      	movs	r2, #10
 80097e0:	4648      	mov	r0, r9
 80097e2:	f000 f9bb 	bl	8009b5c <__multadd>
 80097e6:	4605      	mov	r5, r0
 80097e8:	e7f0      	b.n	80097cc <_dtoa_r+0xad4>
 80097ea:	f1bb 0f00 	cmp.w	fp, #0
 80097ee:	bfcc      	ite	gt
 80097f0:	465e      	movgt	r6, fp
 80097f2:	2601      	movle	r6, #1
 80097f4:	4456      	add	r6, sl
 80097f6:	2700      	movs	r7, #0
 80097f8:	9902      	ldr	r1, [sp, #8]
 80097fa:	9300      	str	r3, [sp, #0]
 80097fc:	2201      	movs	r2, #1
 80097fe:	4648      	mov	r0, r9
 8009800:	f000 fb50 	bl	8009ea4 <__lshift>
 8009804:	4621      	mov	r1, r4
 8009806:	9002      	str	r0, [sp, #8]
 8009808:	f000 fbb8 	bl	8009f7c <__mcmp>
 800980c:	2800      	cmp	r0, #0
 800980e:	dcb4      	bgt.n	800977a <_dtoa_r+0xa82>
 8009810:	d102      	bne.n	8009818 <_dtoa_r+0xb20>
 8009812:	9b00      	ldr	r3, [sp, #0]
 8009814:	07db      	lsls	r3, r3, #31
 8009816:	d4b0      	bmi.n	800977a <_dtoa_r+0xa82>
 8009818:	4633      	mov	r3, r6
 800981a:	461e      	mov	r6, r3
 800981c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009820:	2a30      	cmp	r2, #48	@ 0x30
 8009822:	d0fa      	beq.n	800981a <_dtoa_r+0xb22>
 8009824:	e4b5      	b.n	8009192 <_dtoa_r+0x49a>
 8009826:	459a      	cmp	sl, r3
 8009828:	d1a8      	bne.n	800977c <_dtoa_r+0xa84>
 800982a:	2331      	movs	r3, #49	@ 0x31
 800982c:	f108 0801 	add.w	r8, r8, #1
 8009830:	f88a 3000 	strb.w	r3, [sl]
 8009834:	e4ad      	b.n	8009192 <_dtoa_r+0x49a>
 8009836:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8009838:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8009894 <_dtoa_r+0xb9c>
 800983c:	b11b      	cbz	r3, 8009846 <_dtoa_r+0xb4e>
 800983e:	f10a 0308 	add.w	r3, sl, #8
 8009842:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8009844:	6013      	str	r3, [r2, #0]
 8009846:	4650      	mov	r0, sl
 8009848:	b017      	add	sp, #92	@ 0x5c
 800984a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800984e:	9b07      	ldr	r3, [sp, #28]
 8009850:	2b01      	cmp	r3, #1
 8009852:	f77f ae2e 	ble.w	80094b2 <_dtoa_r+0x7ba>
 8009856:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009858:	9308      	str	r3, [sp, #32]
 800985a:	2001      	movs	r0, #1
 800985c:	e64d      	b.n	80094fa <_dtoa_r+0x802>
 800985e:	f1bb 0f00 	cmp.w	fp, #0
 8009862:	f77f aed9 	ble.w	8009618 <_dtoa_r+0x920>
 8009866:	4656      	mov	r6, sl
 8009868:	9802      	ldr	r0, [sp, #8]
 800986a:	4621      	mov	r1, r4
 800986c:	f7ff f9b9 	bl	8008be2 <quorem>
 8009870:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8009874:	f806 3b01 	strb.w	r3, [r6], #1
 8009878:	eba6 020a 	sub.w	r2, r6, sl
 800987c:	4593      	cmp	fp, r2
 800987e:	ddb4      	ble.n	80097ea <_dtoa_r+0xaf2>
 8009880:	9902      	ldr	r1, [sp, #8]
 8009882:	2300      	movs	r3, #0
 8009884:	220a      	movs	r2, #10
 8009886:	4648      	mov	r0, r9
 8009888:	f000 f968 	bl	8009b5c <__multadd>
 800988c:	9002      	str	r0, [sp, #8]
 800988e:	e7eb      	b.n	8009868 <_dtoa_r+0xb70>
 8009890:	0800b890 	.word	0x0800b890
 8009894:	0800b814 	.word	0x0800b814

08009898 <_free_r>:
 8009898:	b538      	push	{r3, r4, r5, lr}
 800989a:	4605      	mov	r5, r0
 800989c:	2900      	cmp	r1, #0
 800989e:	d041      	beq.n	8009924 <_free_r+0x8c>
 80098a0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098a4:	1f0c      	subs	r4, r1, #4
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	bfb8      	it	lt
 80098aa:	18e4      	addlt	r4, r4, r3
 80098ac:	f000 f8e8 	bl	8009a80 <__malloc_lock>
 80098b0:	4a1d      	ldr	r2, [pc, #116]	@ (8009928 <_free_r+0x90>)
 80098b2:	6813      	ldr	r3, [r2, #0]
 80098b4:	b933      	cbnz	r3, 80098c4 <_free_r+0x2c>
 80098b6:	6063      	str	r3, [r4, #4]
 80098b8:	6014      	str	r4, [r2, #0]
 80098ba:	4628      	mov	r0, r5
 80098bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098c0:	f000 b8e4 	b.w	8009a8c <__malloc_unlock>
 80098c4:	42a3      	cmp	r3, r4
 80098c6:	d908      	bls.n	80098da <_free_r+0x42>
 80098c8:	6820      	ldr	r0, [r4, #0]
 80098ca:	1821      	adds	r1, r4, r0
 80098cc:	428b      	cmp	r3, r1
 80098ce:	bf01      	itttt	eq
 80098d0:	6819      	ldreq	r1, [r3, #0]
 80098d2:	685b      	ldreq	r3, [r3, #4]
 80098d4:	1809      	addeq	r1, r1, r0
 80098d6:	6021      	streq	r1, [r4, #0]
 80098d8:	e7ed      	b.n	80098b6 <_free_r+0x1e>
 80098da:	461a      	mov	r2, r3
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	b10b      	cbz	r3, 80098e4 <_free_r+0x4c>
 80098e0:	42a3      	cmp	r3, r4
 80098e2:	d9fa      	bls.n	80098da <_free_r+0x42>
 80098e4:	6811      	ldr	r1, [r2, #0]
 80098e6:	1850      	adds	r0, r2, r1
 80098e8:	42a0      	cmp	r0, r4
 80098ea:	d10b      	bne.n	8009904 <_free_r+0x6c>
 80098ec:	6820      	ldr	r0, [r4, #0]
 80098ee:	4401      	add	r1, r0
 80098f0:	1850      	adds	r0, r2, r1
 80098f2:	4283      	cmp	r3, r0
 80098f4:	6011      	str	r1, [r2, #0]
 80098f6:	d1e0      	bne.n	80098ba <_free_r+0x22>
 80098f8:	6818      	ldr	r0, [r3, #0]
 80098fa:	685b      	ldr	r3, [r3, #4]
 80098fc:	6053      	str	r3, [r2, #4]
 80098fe:	4408      	add	r0, r1
 8009900:	6010      	str	r0, [r2, #0]
 8009902:	e7da      	b.n	80098ba <_free_r+0x22>
 8009904:	d902      	bls.n	800990c <_free_r+0x74>
 8009906:	230c      	movs	r3, #12
 8009908:	602b      	str	r3, [r5, #0]
 800990a:	e7d6      	b.n	80098ba <_free_r+0x22>
 800990c:	6820      	ldr	r0, [r4, #0]
 800990e:	1821      	adds	r1, r4, r0
 8009910:	428b      	cmp	r3, r1
 8009912:	bf04      	itt	eq
 8009914:	6819      	ldreq	r1, [r3, #0]
 8009916:	685b      	ldreq	r3, [r3, #4]
 8009918:	6063      	str	r3, [r4, #4]
 800991a:	bf04      	itt	eq
 800991c:	1809      	addeq	r1, r1, r0
 800991e:	6021      	streq	r1, [r4, #0]
 8009920:	6054      	str	r4, [r2, #4]
 8009922:	e7ca      	b.n	80098ba <_free_r+0x22>
 8009924:	bd38      	pop	{r3, r4, r5, pc}
 8009926:	bf00      	nop
 8009928:	20000b58 	.word	0x20000b58

0800992c <malloc>:
 800992c:	4b02      	ldr	r3, [pc, #8]	@ (8009938 <malloc+0xc>)
 800992e:	4601      	mov	r1, r0
 8009930:	6818      	ldr	r0, [r3, #0]
 8009932:	f000 b825 	b.w	8009980 <_malloc_r>
 8009936:	bf00      	nop
 8009938:	20000038 	.word	0x20000038

0800993c <sbrk_aligned>:
 800993c:	b570      	push	{r4, r5, r6, lr}
 800993e:	4e0f      	ldr	r6, [pc, #60]	@ (800997c <sbrk_aligned+0x40>)
 8009940:	460c      	mov	r4, r1
 8009942:	6831      	ldr	r1, [r6, #0]
 8009944:	4605      	mov	r5, r0
 8009946:	b911      	cbnz	r1, 800994e <sbrk_aligned+0x12>
 8009948:	f000 fec2 	bl	800a6d0 <_sbrk_r>
 800994c:	6030      	str	r0, [r6, #0]
 800994e:	4621      	mov	r1, r4
 8009950:	4628      	mov	r0, r5
 8009952:	f000 febd 	bl	800a6d0 <_sbrk_r>
 8009956:	1c43      	adds	r3, r0, #1
 8009958:	d103      	bne.n	8009962 <sbrk_aligned+0x26>
 800995a:	f04f 34ff 	mov.w	r4, #4294967295
 800995e:	4620      	mov	r0, r4
 8009960:	bd70      	pop	{r4, r5, r6, pc}
 8009962:	1cc4      	adds	r4, r0, #3
 8009964:	f024 0403 	bic.w	r4, r4, #3
 8009968:	42a0      	cmp	r0, r4
 800996a:	d0f8      	beq.n	800995e <sbrk_aligned+0x22>
 800996c:	1a21      	subs	r1, r4, r0
 800996e:	4628      	mov	r0, r5
 8009970:	f000 feae 	bl	800a6d0 <_sbrk_r>
 8009974:	3001      	adds	r0, #1
 8009976:	d1f2      	bne.n	800995e <sbrk_aligned+0x22>
 8009978:	e7ef      	b.n	800995a <sbrk_aligned+0x1e>
 800997a:	bf00      	nop
 800997c:	20000b54 	.word	0x20000b54

08009980 <_malloc_r>:
 8009980:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009984:	1ccd      	adds	r5, r1, #3
 8009986:	f025 0503 	bic.w	r5, r5, #3
 800998a:	3508      	adds	r5, #8
 800998c:	2d0c      	cmp	r5, #12
 800998e:	bf38      	it	cc
 8009990:	250c      	movcc	r5, #12
 8009992:	2d00      	cmp	r5, #0
 8009994:	4606      	mov	r6, r0
 8009996:	db01      	blt.n	800999c <_malloc_r+0x1c>
 8009998:	42a9      	cmp	r1, r5
 800999a:	d904      	bls.n	80099a6 <_malloc_r+0x26>
 800999c:	230c      	movs	r3, #12
 800999e:	6033      	str	r3, [r6, #0]
 80099a0:	2000      	movs	r0, #0
 80099a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80099a6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8009a7c <_malloc_r+0xfc>
 80099aa:	f000 f869 	bl	8009a80 <__malloc_lock>
 80099ae:	f8d8 3000 	ldr.w	r3, [r8]
 80099b2:	461c      	mov	r4, r3
 80099b4:	bb44      	cbnz	r4, 8009a08 <_malloc_r+0x88>
 80099b6:	4629      	mov	r1, r5
 80099b8:	4630      	mov	r0, r6
 80099ba:	f7ff ffbf 	bl	800993c <sbrk_aligned>
 80099be:	1c43      	adds	r3, r0, #1
 80099c0:	4604      	mov	r4, r0
 80099c2:	d158      	bne.n	8009a76 <_malloc_r+0xf6>
 80099c4:	f8d8 4000 	ldr.w	r4, [r8]
 80099c8:	4627      	mov	r7, r4
 80099ca:	2f00      	cmp	r7, #0
 80099cc:	d143      	bne.n	8009a56 <_malloc_r+0xd6>
 80099ce:	2c00      	cmp	r4, #0
 80099d0:	d04b      	beq.n	8009a6a <_malloc_r+0xea>
 80099d2:	6823      	ldr	r3, [r4, #0]
 80099d4:	4639      	mov	r1, r7
 80099d6:	4630      	mov	r0, r6
 80099d8:	eb04 0903 	add.w	r9, r4, r3
 80099dc:	f000 fe78 	bl	800a6d0 <_sbrk_r>
 80099e0:	4581      	cmp	r9, r0
 80099e2:	d142      	bne.n	8009a6a <_malloc_r+0xea>
 80099e4:	6821      	ldr	r1, [r4, #0]
 80099e6:	1a6d      	subs	r5, r5, r1
 80099e8:	4629      	mov	r1, r5
 80099ea:	4630      	mov	r0, r6
 80099ec:	f7ff ffa6 	bl	800993c <sbrk_aligned>
 80099f0:	3001      	adds	r0, #1
 80099f2:	d03a      	beq.n	8009a6a <_malloc_r+0xea>
 80099f4:	6823      	ldr	r3, [r4, #0]
 80099f6:	442b      	add	r3, r5
 80099f8:	6023      	str	r3, [r4, #0]
 80099fa:	f8d8 3000 	ldr.w	r3, [r8]
 80099fe:	685a      	ldr	r2, [r3, #4]
 8009a00:	bb62      	cbnz	r2, 8009a5c <_malloc_r+0xdc>
 8009a02:	f8c8 7000 	str.w	r7, [r8]
 8009a06:	e00f      	b.n	8009a28 <_malloc_r+0xa8>
 8009a08:	6822      	ldr	r2, [r4, #0]
 8009a0a:	1b52      	subs	r2, r2, r5
 8009a0c:	d420      	bmi.n	8009a50 <_malloc_r+0xd0>
 8009a0e:	2a0b      	cmp	r2, #11
 8009a10:	d917      	bls.n	8009a42 <_malloc_r+0xc2>
 8009a12:	1961      	adds	r1, r4, r5
 8009a14:	42a3      	cmp	r3, r4
 8009a16:	6025      	str	r5, [r4, #0]
 8009a18:	bf18      	it	ne
 8009a1a:	6059      	strne	r1, [r3, #4]
 8009a1c:	6863      	ldr	r3, [r4, #4]
 8009a1e:	bf08      	it	eq
 8009a20:	f8c8 1000 	streq.w	r1, [r8]
 8009a24:	5162      	str	r2, [r4, r5]
 8009a26:	604b      	str	r3, [r1, #4]
 8009a28:	4630      	mov	r0, r6
 8009a2a:	f000 f82f 	bl	8009a8c <__malloc_unlock>
 8009a2e:	f104 000b 	add.w	r0, r4, #11
 8009a32:	1d23      	adds	r3, r4, #4
 8009a34:	f020 0007 	bic.w	r0, r0, #7
 8009a38:	1ac2      	subs	r2, r0, r3
 8009a3a:	bf1c      	itt	ne
 8009a3c:	1a1b      	subne	r3, r3, r0
 8009a3e:	50a3      	strne	r3, [r4, r2]
 8009a40:	e7af      	b.n	80099a2 <_malloc_r+0x22>
 8009a42:	6862      	ldr	r2, [r4, #4]
 8009a44:	42a3      	cmp	r3, r4
 8009a46:	bf0c      	ite	eq
 8009a48:	f8c8 2000 	streq.w	r2, [r8]
 8009a4c:	605a      	strne	r2, [r3, #4]
 8009a4e:	e7eb      	b.n	8009a28 <_malloc_r+0xa8>
 8009a50:	4623      	mov	r3, r4
 8009a52:	6864      	ldr	r4, [r4, #4]
 8009a54:	e7ae      	b.n	80099b4 <_malloc_r+0x34>
 8009a56:	463c      	mov	r4, r7
 8009a58:	687f      	ldr	r7, [r7, #4]
 8009a5a:	e7b6      	b.n	80099ca <_malloc_r+0x4a>
 8009a5c:	461a      	mov	r2, r3
 8009a5e:	685b      	ldr	r3, [r3, #4]
 8009a60:	42a3      	cmp	r3, r4
 8009a62:	d1fb      	bne.n	8009a5c <_malloc_r+0xdc>
 8009a64:	2300      	movs	r3, #0
 8009a66:	6053      	str	r3, [r2, #4]
 8009a68:	e7de      	b.n	8009a28 <_malloc_r+0xa8>
 8009a6a:	230c      	movs	r3, #12
 8009a6c:	6033      	str	r3, [r6, #0]
 8009a6e:	4630      	mov	r0, r6
 8009a70:	f000 f80c 	bl	8009a8c <__malloc_unlock>
 8009a74:	e794      	b.n	80099a0 <_malloc_r+0x20>
 8009a76:	6005      	str	r5, [r0, #0]
 8009a78:	e7d6      	b.n	8009a28 <_malloc_r+0xa8>
 8009a7a:	bf00      	nop
 8009a7c:	20000b58 	.word	0x20000b58

08009a80 <__malloc_lock>:
 8009a80:	4801      	ldr	r0, [pc, #4]	@ (8009a88 <__malloc_lock+0x8>)
 8009a82:	f7ff b8ac 	b.w	8008bde <__retarget_lock_acquire_recursive>
 8009a86:	bf00      	nop
 8009a88:	20000b50 	.word	0x20000b50

08009a8c <__malloc_unlock>:
 8009a8c:	4801      	ldr	r0, [pc, #4]	@ (8009a94 <__malloc_unlock+0x8>)
 8009a8e:	f7ff b8a7 	b.w	8008be0 <__retarget_lock_release_recursive>
 8009a92:	bf00      	nop
 8009a94:	20000b50 	.word	0x20000b50

08009a98 <_Balloc>:
 8009a98:	b570      	push	{r4, r5, r6, lr}
 8009a9a:	69c6      	ldr	r6, [r0, #28]
 8009a9c:	4604      	mov	r4, r0
 8009a9e:	460d      	mov	r5, r1
 8009aa0:	b976      	cbnz	r6, 8009ac0 <_Balloc+0x28>
 8009aa2:	2010      	movs	r0, #16
 8009aa4:	f7ff ff42 	bl	800992c <malloc>
 8009aa8:	4602      	mov	r2, r0
 8009aaa:	61e0      	str	r0, [r4, #28]
 8009aac:	b920      	cbnz	r0, 8009ab8 <_Balloc+0x20>
 8009aae:	4b18      	ldr	r3, [pc, #96]	@ (8009b10 <_Balloc+0x78>)
 8009ab0:	4818      	ldr	r0, [pc, #96]	@ (8009b14 <_Balloc+0x7c>)
 8009ab2:	216b      	movs	r1, #107	@ 0x6b
 8009ab4:	f000 fe2a 	bl	800a70c <__assert_func>
 8009ab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009abc:	6006      	str	r6, [r0, #0]
 8009abe:	60c6      	str	r6, [r0, #12]
 8009ac0:	69e6      	ldr	r6, [r4, #28]
 8009ac2:	68f3      	ldr	r3, [r6, #12]
 8009ac4:	b183      	cbz	r3, 8009ae8 <_Balloc+0x50>
 8009ac6:	69e3      	ldr	r3, [r4, #28]
 8009ac8:	68db      	ldr	r3, [r3, #12]
 8009aca:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009ace:	b9b8      	cbnz	r0, 8009b00 <_Balloc+0x68>
 8009ad0:	2101      	movs	r1, #1
 8009ad2:	fa01 f605 	lsl.w	r6, r1, r5
 8009ad6:	1d72      	adds	r2, r6, #5
 8009ad8:	0092      	lsls	r2, r2, #2
 8009ada:	4620      	mov	r0, r4
 8009adc:	f000 fe34 	bl	800a748 <_calloc_r>
 8009ae0:	b160      	cbz	r0, 8009afc <_Balloc+0x64>
 8009ae2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009ae6:	e00e      	b.n	8009b06 <_Balloc+0x6e>
 8009ae8:	2221      	movs	r2, #33	@ 0x21
 8009aea:	2104      	movs	r1, #4
 8009aec:	4620      	mov	r0, r4
 8009aee:	f000 fe2b 	bl	800a748 <_calloc_r>
 8009af2:	69e3      	ldr	r3, [r4, #28]
 8009af4:	60f0      	str	r0, [r6, #12]
 8009af6:	68db      	ldr	r3, [r3, #12]
 8009af8:	2b00      	cmp	r3, #0
 8009afa:	d1e4      	bne.n	8009ac6 <_Balloc+0x2e>
 8009afc:	2000      	movs	r0, #0
 8009afe:	bd70      	pop	{r4, r5, r6, pc}
 8009b00:	6802      	ldr	r2, [r0, #0]
 8009b02:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009b06:	2300      	movs	r3, #0
 8009b08:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009b0c:	e7f7      	b.n	8009afe <_Balloc+0x66>
 8009b0e:	bf00      	nop
 8009b10:	0800b821 	.word	0x0800b821
 8009b14:	0800b8a1 	.word	0x0800b8a1

08009b18 <_Bfree>:
 8009b18:	b570      	push	{r4, r5, r6, lr}
 8009b1a:	69c6      	ldr	r6, [r0, #28]
 8009b1c:	4605      	mov	r5, r0
 8009b1e:	460c      	mov	r4, r1
 8009b20:	b976      	cbnz	r6, 8009b40 <_Bfree+0x28>
 8009b22:	2010      	movs	r0, #16
 8009b24:	f7ff ff02 	bl	800992c <malloc>
 8009b28:	4602      	mov	r2, r0
 8009b2a:	61e8      	str	r0, [r5, #28]
 8009b2c:	b920      	cbnz	r0, 8009b38 <_Bfree+0x20>
 8009b2e:	4b09      	ldr	r3, [pc, #36]	@ (8009b54 <_Bfree+0x3c>)
 8009b30:	4809      	ldr	r0, [pc, #36]	@ (8009b58 <_Bfree+0x40>)
 8009b32:	218f      	movs	r1, #143	@ 0x8f
 8009b34:	f000 fdea 	bl	800a70c <__assert_func>
 8009b38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009b3c:	6006      	str	r6, [r0, #0]
 8009b3e:	60c6      	str	r6, [r0, #12]
 8009b40:	b13c      	cbz	r4, 8009b52 <_Bfree+0x3a>
 8009b42:	69eb      	ldr	r3, [r5, #28]
 8009b44:	6862      	ldr	r2, [r4, #4]
 8009b46:	68db      	ldr	r3, [r3, #12]
 8009b48:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009b4c:	6021      	str	r1, [r4, #0]
 8009b4e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009b52:	bd70      	pop	{r4, r5, r6, pc}
 8009b54:	0800b821 	.word	0x0800b821
 8009b58:	0800b8a1 	.word	0x0800b8a1

08009b5c <__multadd>:
 8009b5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b60:	690d      	ldr	r5, [r1, #16]
 8009b62:	4607      	mov	r7, r0
 8009b64:	460c      	mov	r4, r1
 8009b66:	461e      	mov	r6, r3
 8009b68:	f101 0c14 	add.w	ip, r1, #20
 8009b6c:	2000      	movs	r0, #0
 8009b6e:	f8dc 3000 	ldr.w	r3, [ip]
 8009b72:	b299      	uxth	r1, r3
 8009b74:	fb02 6101 	mla	r1, r2, r1, r6
 8009b78:	0c1e      	lsrs	r6, r3, #16
 8009b7a:	0c0b      	lsrs	r3, r1, #16
 8009b7c:	fb02 3306 	mla	r3, r2, r6, r3
 8009b80:	b289      	uxth	r1, r1
 8009b82:	3001      	adds	r0, #1
 8009b84:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009b88:	4285      	cmp	r5, r0
 8009b8a:	f84c 1b04 	str.w	r1, [ip], #4
 8009b8e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8009b92:	dcec      	bgt.n	8009b6e <__multadd+0x12>
 8009b94:	b30e      	cbz	r6, 8009bda <__multadd+0x7e>
 8009b96:	68a3      	ldr	r3, [r4, #8]
 8009b98:	42ab      	cmp	r3, r5
 8009b9a:	dc19      	bgt.n	8009bd0 <__multadd+0x74>
 8009b9c:	6861      	ldr	r1, [r4, #4]
 8009b9e:	4638      	mov	r0, r7
 8009ba0:	3101      	adds	r1, #1
 8009ba2:	f7ff ff79 	bl	8009a98 <_Balloc>
 8009ba6:	4680      	mov	r8, r0
 8009ba8:	b928      	cbnz	r0, 8009bb6 <__multadd+0x5a>
 8009baa:	4602      	mov	r2, r0
 8009bac:	4b0c      	ldr	r3, [pc, #48]	@ (8009be0 <__multadd+0x84>)
 8009bae:	480d      	ldr	r0, [pc, #52]	@ (8009be4 <__multadd+0x88>)
 8009bb0:	21ba      	movs	r1, #186	@ 0xba
 8009bb2:	f000 fdab 	bl	800a70c <__assert_func>
 8009bb6:	6922      	ldr	r2, [r4, #16]
 8009bb8:	3202      	adds	r2, #2
 8009bba:	f104 010c 	add.w	r1, r4, #12
 8009bbe:	0092      	lsls	r2, r2, #2
 8009bc0:	300c      	adds	r0, #12
 8009bc2:	f000 fd95 	bl	800a6f0 <memcpy>
 8009bc6:	4621      	mov	r1, r4
 8009bc8:	4638      	mov	r0, r7
 8009bca:	f7ff ffa5 	bl	8009b18 <_Bfree>
 8009bce:	4644      	mov	r4, r8
 8009bd0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009bd4:	3501      	adds	r5, #1
 8009bd6:	615e      	str	r6, [r3, #20]
 8009bd8:	6125      	str	r5, [r4, #16]
 8009bda:	4620      	mov	r0, r4
 8009bdc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009be0:	0800b890 	.word	0x0800b890
 8009be4:	0800b8a1 	.word	0x0800b8a1

08009be8 <__hi0bits>:
 8009be8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8009bec:	4603      	mov	r3, r0
 8009bee:	bf36      	itet	cc
 8009bf0:	0403      	lslcc	r3, r0, #16
 8009bf2:	2000      	movcs	r0, #0
 8009bf4:	2010      	movcc	r0, #16
 8009bf6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009bfa:	bf3c      	itt	cc
 8009bfc:	021b      	lslcc	r3, r3, #8
 8009bfe:	3008      	addcc	r0, #8
 8009c00:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009c04:	bf3c      	itt	cc
 8009c06:	011b      	lslcc	r3, r3, #4
 8009c08:	3004      	addcc	r0, #4
 8009c0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009c0e:	bf3c      	itt	cc
 8009c10:	009b      	lslcc	r3, r3, #2
 8009c12:	3002      	addcc	r0, #2
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	db05      	blt.n	8009c24 <__hi0bits+0x3c>
 8009c18:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009c1c:	f100 0001 	add.w	r0, r0, #1
 8009c20:	bf08      	it	eq
 8009c22:	2020      	moveq	r0, #32
 8009c24:	4770      	bx	lr

08009c26 <__lo0bits>:
 8009c26:	6803      	ldr	r3, [r0, #0]
 8009c28:	4602      	mov	r2, r0
 8009c2a:	f013 0007 	ands.w	r0, r3, #7
 8009c2e:	d00b      	beq.n	8009c48 <__lo0bits+0x22>
 8009c30:	07d9      	lsls	r1, r3, #31
 8009c32:	d421      	bmi.n	8009c78 <__lo0bits+0x52>
 8009c34:	0798      	lsls	r0, r3, #30
 8009c36:	bf49      	itett	mi
 8009c38:	085b      	lsrmi	r3, r3, #1
 8009c3a:	089b      	lsrpl	r3, r3, #2
 8009c3c:	2001      	movmi	r0, #1
 8009c3e:	6013      	strmi	r3, [r2, #0]
 8009c40:	bf5c      	itt	pl
 8009c42:	6013      	strpl	r3, [r2, #0]
 8009c44:	2002      	movpl	r0, #2
 8009c46:	4770      	bx	lr
 8009c48:	b299      	uxth	r1, r3
 8009c4a:	b909      	cbnz	r1, 8009c50 <__lo0bits+0x2a>
 8009c4c:	0c1b      	lsrs	r3, r3, #16
 8009c4e:	2010      	movs	r0, #16
 8009c50:	b2d9      	uxtb	r1, r3
 8009c52:	b909      	cbnz	r1, 8009c58 <__lo0bits+0x32>
 8009c54:	3008      	adds	r0, #8
 8009c56:	0a1b      	lsrs	r3, r3, #8
 8009c58:	0719      	lsls	r1, r3, #28
 8009c5a:	bf04      	itt	eq
 8009c5c:	091b      	lsreq	r3, r3, #4
 8009c5e:	3004      	addeq	r0, #4
 8009c60:	0799      	lsls	r1, r3, #30
 8009c62:	bf04      	itt	eq
 8009c64:	089b      	lsreq	r3, r3, #2
 8009c66:	3002      	addeq	r0, #2
 8009c68:	07d9      	lsls	r1, r3, #31
 8009c6a:	d403      	bmi.n	8009c74 <__lo0bits+0x4e>
 8009c6c:	085b      	lsrs	r3, r3, #1
 8009c6e:	f100 0001 	add.w	r0, r0, #1
 8009c72:	d003      	beq.n	8009c7c <__lo0bits+0x56>
 8009c74:	6013      	str	r3, [r2, #0]
 8009c76:	4770      	bx	lr
 8009c78:	2000      	movs	r0, #0
 8009c7a:	4770      	bx	lr
 8009c7c:	2020      	movs	r0, #32
 8009c7e:	4770      	bx	lr

08009c80 <__i2b>:
 8009c80:	b510      	push	{r4, lr}
 8009c82:	460c      	mov	r4, r1
 8009c84:	2101      	movs	r1, #1
 8009c86:	f7ff ff07 	bl	8009a98 <_Balloc>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	b928      	cbnz	r0, 8009c9a <__i2b+0x1a>
 8009c8e:	4b05      	ldr	r3, [pc, #20]	@ (8009ca4 <__i2b+0x24>)
 8009c90:	4805      	ldr	r0, [pc, #20]	@ (8009ca8 <__i2b+0x28>)
 8009c92:	f240 1145 	movw	r1, #325	@ 0x145
 8009c96:	f000 fd39 	bl	800a70c <__assert_func>
 8009c9a:	2301      	movs	r3, #1
 8009c9c:	6144      	str	r4, [r0, #20]
 8009c9e:	6103      	str	r3, [r0, #16]
 8009ca0:	bd10      	pop	{r4, pc}
 8009ca2:	bf00      	nop
 8009ca4:	0800b890 	.word	0x0800b890
 8009ca8:	0800b8a1 	.word	0x0800b8a1

08009cac <__multiply>:
 8009cac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009cb0:	4617      	mov	r7, r2
 8009cb2:	690a      	ldr	r2, [r1, #16]
 8009cb4:	693b      	ldr	r3, [r7, #16]
 8009cb6:	429a      	cmp	r2, r3
 8009cb8:	bfa8      	it	ge
 8009cba:	463b      	movge	r3, r7
 8009cbc:	4689      	mov	r9, r1
 8009cbe:	bfa4      	itt	ge
 8009cc0:	460f      	movge	r7, r1
 8009cc2:	4699      	movge	r9, r3
 8009cc4:	693d      	ldr	r5, [r7, #16]
 8009cc6:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009cca:	68bb      	ldr	r3, [r7, #8]
 8009ccc:	6879      	ldr	r1, [r7, #4]
 8009cce:	eb05 060a 	add.w	r6, r5, sl
 8009cd2:	42b3      	cmp	r3, r6
 8009cd4:	b085      	sub	sp, #20
 8009cd6:	bfb8      	it	lt
 8009cd8:	3101      	addlt	r1, #1
 8009cda:	f7ff fedd 	bl	8009a98 <_Balloc>
 8009cde:	b930      	cbnz	r0, 8009cee <__multiply+0x42>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	4b41      	ldr	r3, [pc, #260]	@ (8009de8 <__multiply+0x13c>)
 8009ce4:	4841      	ldr	r0, [pc, #260]	@ (8009dec <__multiply+0x140>)
 8009ce6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8009cea:	f000 fd0f 	bl	800a70c <__assert_func>
 8009cee:	f100 0414 	add.w	r4, r0, #20
 8009cf2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009cf6:	4623      	mov	r3, r4
 8009cf8:	2200      	movs	r2, #0
 8009cfa:	4573      	cmp	r3, lr
 8009cfc:	d320      	bcc.n	8009d40 <__multiply+0x94>
 8009cfe:	f107 0814 	add.w	r8, r7, #20
 8009d02:	f109 0114 	add.w	r1, r9, #20
 8009d06:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009d0a:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8009d0e:	9302      	str	r3, [sp, #8]
 8009d10:	1beb      	subs	r3, r5, r7
 8009d12:	3b15      	subs	r3, #21
 8009d14:	f023 0303 	bic.w	r3, r3, #3
 8009d18:	3304      	adds	r3, #4
 8009d1a:	3715      	adds	r7, #21
 8009d1c:	42bd      	cmp	r5, r7
 8009d1e:	bf38      	it	cc
 8009d20:	2304      	movcc	r3, #4
 8009d22:	9301      	str	r3, [sp, #4]
 8009d24:	9b02      	ldr	r3, [sp, #8]
 8009d26:	9103      	str	r1, [sp, #12]
 8009d28:	428b      	cmp	r3, r1
 8009d2a:	d80c      	bhi.n	8009d46 <__multiply+0x9a>
 8009d2c:	2e00      	cmp	r6, #0
 8009d2e:	dd03      	ble.n	8009d38 <__multiply+0x8c>
 8009d30:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d055      	beq.n	8009de4 <__multiply+0x138>
 8009d38:	6106      	str	r6, [r0, #16]
 8009d3a:	b005      	add	sp, #20
 8009d3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d40:	f843 2b04 	str.w	r2, [r3], #4
 8009d44:	e7d9      	b.n	8009cfa <__multiply+0x4e>
 8009d46:	f8b1 a000 	ldrh.w	sl, [r1]
 8009d4a:	f1ba 0f00 	cmp.w	sl, #0
 8009d4e:	d01f      	beq.n	8009d90 <__multiply+0xe4>
 8009d50:	46c4      	mov	ip, r8
 8009d52:	46a1      	mov	r9, r4
 8009d54:	2700      	movs	r7, #0
 8009d56:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009d5a:	f8d9 3000 	ldr.w	r3, [r9]
 8009d5e:	fa1f fb82 	uxth.w	fp, r2
 8009d62:	b29b      	uxth	r3, r3
 8009d64:	fb0a 330b 	mla	r3, sl, fp, r3
 8009d68:	443b      	add	r3, r7
 8009d6a:	f8d9 7000 	ldr.w	r7, [r9]
 8009d6e:	0c12      	lsrs	r2, r2, #16
 8009d70:	0c3f      	lsrs	r7, r7, #16
 8009d72:	fb0a 7202 	mla	r2, sl, r2, r7
 8009d76:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009d7a:	b29b      	uxth	r3, r3
 8009d7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009d80:	4565      	cmp	r5, ip
 8009d82:	f849 3b04 	str.w	r3, [r9], #4
 8009d86:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009d8a:	d8e4      	bhi.n	8009d56 <__multiply+0xaa>
 8009d8c:	9b01      	ldr	r3, [sp, #4]
 8009d8e:	50e7      	str	r7, [r4, r3]
 8009d90:	9b03      	ldr	r3, [sp, #12]
 8009d92:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8009d96:	3104      	adds	r1, #4
 8009d98:	f1b9 0f00 	cmp.w	r9, #0
 8009d9c:	d020      	beq.n	8009de0 <__multiply+0x134>
 8009d9e:	6823      	ldr	r3, [r4, #0]
 8009da0:	4647      	mov	r7, r8
 8009da2:	46a4      	mov	ip, r4
 8009da4:	f04f 0a00 	mov.w	sl, #0
 8009da8:	f8b7 b000 	ldrh.w	fp, [r7]
 8009dac:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8009db0:	fb09 220b 	mla	r2, r9, fp, r2
 8009db4:	4452      	add	r2, sl
 8009db6:	b29b      	uxth	r3, r3
 8009db8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009dbc:	f84c 3b04 	str.w	r3, [ip], #4
 8009dc0:	f857 3b04 	ldr.w	r3, [r7], #4
 8009dc4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009dc8:	f8bc 3000 	ldrh.w	r3, [ip]
 8009dcc:	fb09 330a 	mla	r3, r9, sl, r3
 8009dd0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8009dd4:	42bd      	cmp	r5, r7
 8009dd6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8009dda:	d8e5      	bhi.n	8009da8 <__multiply+0xfc>
 8009ddc:	9a01      	ldr	r2, [sp, #4]
 8009dde:	50a3      	str	r3, [r4, r2]
 8009de0:	3404      	adds	r4, #4
 8009de2:	e79f      	b.n	8009d24 <__multiply+0x78>
 8009de4:	3e01      	subs	r6, #1
 8009de6:	e7a1      	b.n	8009d2c <__multiply+0x80>
 8009de8:	0800b890 	.word	0x0800b890
 8009dec:	0800b8a1 	.word	0x0800b8a1

08009df0 <__pow5mult>:
 8009df0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009df4:	4615      	mov	r5, r2
 8009df6:	f012 0203 	ands.w	r2, r2, #3
 8009dfa:	4607      	mov	r7, r0
 8009dfc:	460e      	mov	r6, r1
 8009dfe:	d007      	beq.n	8009e10 <__pow5mult+0x20>
 8009e00:	4c25      	ldr	r4, [pc, #148]	@ (8009e98 <__pow5mult+0xa8>)
 8009e02:	3a01      	subs	r2, #1
 8009e04:	2300      	movs	r3, #0
 8009e06:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009e0a:	f7ff fea7 	bl	8009b5c <__multadd>
 8009e0e:	4606      	mov	r6, r0
 8009e10:	10ad      	asrs	r5, r5, #2
 8009e12:	d03d      	beq.n	8009e90 <__pow5mult+0xa0>
 8009e14:	69fc      	ldr	r4, [r7, #28]
 8009e16:	b97c      	cbnz	r4, 8009e38 <__pow5mult+0x48>
 8009e18:	2010      	movs	r0, #16
 8009e1a:	f7ff fd87 	bl	800992c <malloc>
 8009e1e:	4602      	mov	r2, r0
 8009e20:	61f8      	str	r0, [r7, #28]
 8009e22:	b928      	cbnz	r0, 8009e30 <__pow5mult+0x40>
 8009e24:	4b1d      	ldr	r3, [pc, #116]	@ (8009e9c <__pow5mult+0xac>)
 8009e26:	481e      	ldr	r0, [pc, #120]	@ (8009ea0 <__pow5mult+0xb0>)
 8009e28:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009e2c:	f000 fc6e 	bl	800a70c <__assert_func>
 8009e30:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009e34:	6004      	str	r4, [r0, #0]
 8009e36:	60c4      	str	r4, [r0, #12]
 8009e38:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009e3c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009e40:	b94c      	cbnz	r4, 8009e56 <__pow5mult+0x66>
 8009e42:	f240 2171 	movw	r1, #625	@ 0x271
 8009e46:	4638      	mov	r0, r7
 8009e48:	f7ff ff1a 	bl	8009c80 <__i2b>
 8009e4c:	2300      	movs	r3, #0
 8009e4e:	f8c8 0008 	str.w	r0, [r8, #8]
 8009e52:	4604      	mov	r4, r0
 8009e54:	6003      	str	r3, [r0, #0]
 8009e56:	f04f 0900 	mov.w	r9, #0
 8009e5a:	07eb      	lsls	r3, r5, #31
 8009e5c:	d50a      	bpl.n	8009e74 <__pow5mult+0x84>
 8009e5e:	4631      	mov	r1, r6
 8009e60:	4622      	mov	r2, r4
 8009e62:	4638      	mov	r0, r7
 8009e64:	f7ff ff22 	bl	8009cac <__multiply>
 8009e68:	4631      	mov	r1, r6
 8009e6a:	4680      	mov	r8, r0
 8009e6c:	4638      	mov	r0, r7
 8009e6e:	f7ff fe53 	bl	8009b18 <_Bfree>
 8009e72:	4646      	mov	r6, r8
 8009e74:	106d      	asrs	r5, r5, #1
 8009e76:	d00b      	beq.n	8009e90 <__pow5mult+0xa0>
 8009e78:	6820      	ldr	r0, [r4, #0]
 8009e7a:	b938      	cbnz	r0, 8009e8c <__pow5mult+0x9c>
 8009e7c:	4622      	mov	r2, r4
 8009e7e:	4621      	mov	r1, r4
 8009e80:	4638      	mov	r0, r7
 8009e82:	f7ff ff13 	bl	8009cac <__multiply>
 8009e86:	6020      	str	r0, [r4, #0]
 8009e88:	f8c0 9000 	str.w	r9, [r0]
 8009e8c:	4604      	mov	r4, r0
 8009e8e:	e7e4      	b.n	8009e5a <__pow5mult+0x6a>
 8009e90:	4630      	mov	r0, r6
 8009e92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e96:	bf00      	nop
 8009e98:	0800b954 	.word	0x0800b954
 8009e9c:	0800b821 	.word	0x0800b821
 8009ea0:	0800b8a1 	.word	0x0800b8a1

08009ea4 <__lshift>:
 8009ea4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009ea8:	460c      	mov	r4, r1
 8009eaa:	6849      	ldr	r1, [r1, #4]
 8009eac:	6923      	ldr	r3, [r4, #16]
 8009eae:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009eb2:	68a3      	ldr	r3, [r4, #8]
 8009eb4:	4607      	mov	r7, r0
 8009eb6:	4691      	mov	r9, r2
 8009eb8:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009ebc:	f108 0601 	add.w	r6, r8, #1
 8009ec0:	42b3      	cmp	r3, r6
 8009ec2:	db0b      	blt.n	8009edc <__lshift+0x38>
 8009ec4:	4638      	mov	r0, r7
 8009ec6:	f7ff fde7 	bl	8009a98 <_Balloc>
 8009eca:	4605      	mov	r5, r0
 8009ecc:	b948      	cbnz	r0, 8009ee2 <__lshift+0x3e>
 8009ece:	4602      	mov	r2, r0
 8009ed0:	4b28      	ldr	r3, [pc, #160]	@ (8009f74 <__lshift+0xd0>)
 8009ed2:	4829      	ldr	r0, [pc, #164]	@ (8009f78 <__lshift+0xd4>)
 8009ed4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8009ed8:	f000 fc18 	bl	800a70c <__assert_func>
 8009edc:	3101      	adds	r1, #1
 8009ede:	005b      	lsls	r3, r3, #1
 8009ee0:	e7ee      	b.n	8009ec0 <__lshift+0x1c>
 8009ee2:	2300      	movs	r3, #0
 8009ee4:	f100 0114 	add.w	r1, r0, #20
 8009ee8:	f100 0210 	add.w	r2, r0, #16
 8009eec:	4618      	mov	r0, r3
 8009eee:	4553      	cmp	r3, sl
 8009ef0:	db33      	blt.n	8009f5a <__lshift+0xb6>
 8009ef2:	6920      	ldr	r0, [r4, #16]
 8009ef4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009ef8:	f104 0314 	add.w	r3, r4, #20
 8009efc:	f019 091f 	ands.w	r9, r9, #31
 8009f00:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009f04:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009f08:	d02b      	beq.n	8009f62 <__lshift+0xbe>
 8009f0a:	f1c9 0e20 	rsb	lr, r9, #32
 8009f0e:	468a      	mov	sl, r1
 8009f10:	2200      	movs	r2, #0
 8009f12:	6818      	ldr	r0, [r3, #0]
 8009f14:	fa00 f009 	lsl.w	r0, r0, r9
 8009f18:	4310      	orrs	r0, r2
 8009f1a:	f84a 0b04 	str.w	r0, [sl], #4
 8009f1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f22:	459c      	cmp	ip, r3
 8009f24:	fa22 f20e 	lsr.w	r2, r2, lr
 8009f28:	d8f3      	bhi.n	8009f12 <__lshift+0x6e>
 8009f2a:	ebac 0304 	sub.w	r3, ip, r4
 8009f2e:	3b15      	subs	r3, #21
 8009f30:	f023 0303 	bic.w	r3, r3, #3
 8009f34:	3304      	adds	r3, #4
 8009f36:	f104 0015 	add.w	r0, r4, #21
 8009f3a:	4560      	cmp	r0, ip
 8009f3c:	bf88      	it	hi
 8009f3e:	2304      	movhi	r3, #4
 8009f40:	50ca      	str	r2, [r1, r3]
 8009f42:	b10a      	cbz	r2, 8009f48 <__lshift+0xa4>
 8009f44:	f108 0602 	add.w	r6, r8, #2
 8009f48:	3e01      	subs	r6, #1
 8009f4a:	4638      	mov	r0, r7
 8009f4c:	612e      	str	r6, [r5, #16]
 8009f4e:	4621      	mov	r1, r4
 8009f50:	f7ff fde2 	bl	8009b18 <_Bfree>
 8009f54:	4628      	mov	r0, r5
 8009f56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f5a:	f842 0f04 	str.w	r0, [r2, #4]!
 8009f5e:	3301      	adds	r3, #1
 8009f60:	e7c5      	b.n	8009eee <__lshift+0x4a>
 8009f62:	3904      	subs	r1, #4
 8009f64:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f68:	f841 2f04 	str.w	r2, [r1, #4]!
 8009f6c:	459c      	cmp	ip, r3
 8009f6e:	d8f9      	bhi.n	8009f64 <__lshift+0xc0>
 8009f70:	e7ea      	b.n	8009f48 <__lshift+0xa4>
 8009f72:	bf00      	nop
 8009f74:	0800b890 	.word	0x0800b890
 8009f78:	0800b8a1 	.word	0x0800b8a1

08009f7c <__mcmp>:
 8009f7c:	690a      	ldr	r2, [r1, #16]
 8009f7e:	4603      	mov	r3, r0
 8009f80:	6900      	ldr	r0, [r0, #16]
 8009f82:	1a80      	subs	r0, r0, r2
 8009f84:	b530      	push	{r4, r5, lr}
 8009f86:	d10e      	bne.n	8009fa6 <__mcmp+0x2a>
 8009f88:	3314      	adds	r3, #20
 8009f8a:	3114      	adds	r1, #20
 8009f8c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8009f90:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8009f94:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009f98:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009f9c:	4295      	cmp	r5, r2
 8009f9e:	d003      	beq.n	8009fa8 <__mcmp+0x2c>
 8009fa0:	d205      	bcs.n	8009fae <__mcmp+0x32>
 8009fa2:	f04f 30ff 	mov.w	r0, #4294967295
 8009fa6:	bd30      	pop	{r4, r5, pc}
 8009fa8:	42a3      	cmp	r3, r4
 8009faa:	d3f3      	bcc.n	8009f94 <__mcmp+0x18>
 8009fac:	e7fb      	b.n	8009fa6 <__mcmp+0x2a>
 8009fae:	2001      	movs	r0, #1
 8009fb0:	e7f9      	b.n	8009fa6 <__mcmp+0x2a>
	...

08009fb4 <__mdiff>:
 8009fb4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fb8:	4689      	mov	r9, r1
 8009fba:	4606      	mov	r6, r0
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	4648      	mov	r0, r9
 8009fc0:	4614      	mov	r4, r2
 8009fc2:	f7ff ffdb 	bl	8009f7c <__mcmp>
 8009fc6:	1e05      	subs	r5, r0, #0
 8009fc8:	d112      	bne.n	8009ff0 <__mdiff+0x3c>
 8009fca:	4629      	mov	r1, r5
 8009fcc:	4630      	mov	r0, r6
 8009fce:	f7ff fd63 	bl	8009a98 <_Balloc>
 8009fd2:	4602      	mov	r2, r0
 8009fd4:	b928      	cbnz	r0, 8009fe2 <__mdiff+0x2e>
 8009fd6:	4b3f      	ldr	r3, [pc, #252]	@ (800a0d4 <__mdiff+0x120>)
 8009fd8:	f240 2137 	movw	r1, #567	@ 0x237
 8009fdc:	483e      	ldr	r0, [pc, #248]	@ (800a0d8 <__mdiff+0x124>)
 8009fde:	f000 fb95 	bl	800a70c <__assert_func>
 8009fe2:	2301      	movs	r3, #1
 8009fe4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009fe8:	4610      	mov	r0, r2
 8009fea:	b003      	add	sp, #12
 8009fec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff0:	bfbc      	itt	lt
 8009ff2:	464b      	movlt	r3, r9
 8009ff4:	46a1      	movlt	r9, r4
 8009ff6:	4630      	mov	r0, r6
 8009ff8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009ffc:	bfba      	itte	lt
 8009ffe:	461c      	movlt	r4, r3
 800a000:	2501      	movlt	r5, #1
 800a002:	2500      	movge	r5, #0
 800a004:	f7ff fd48 	bl	8009a98 <_Balloc>
 800a008:	4602      	mov	r2, r0
 800a00a:	b918      	cbnz	r0, 800a014 <__mdiff+0x60>
 800a00c:	4b31      	ldr	r3, [pc, #196]	@ (800a0d4 <__mdiff+0x120>)
 800a00e:	f240 2145 	movw	r1, #581	@ 0x245
 800a012:	e7e3      	b.n	8009fdc <__mdiff+0x28>
 800a014:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a018:	6926      	ldr	r6, [r4, #16]
 800a01a:	60c5      	str	r5, [r0, #12]
 800a01c:	f109 0310 	add.w	r3, r9, #16
 800a020:	f109 0514 	add.w	r5, r9, #20
 800a024:	f104 0e14 	add.w	lr, r4, #20
 800a028:	f100 0b14 	add.w	fp, r0, #20
 800a02c:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a030:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a034:	9301      	str	r3, [sp, #4]
 800a036:	46d9      	mov	r9, fp
 800a038:	f04f 0c00 	mov.w	ip, #0
 800a03c:	9b01      	ldr	r3, [sp, #4]
 800a03e:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a042:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a046:	9301      	str	r3, [sp, #4]
 800a048:	fa1f f38a 	uxth.w	r3, sl
 800a04c:	4619      	mov	r1, r3
 800a04e:	b283      	uxth	r3, r0
 800a050:	1acb      	subs	r3, r1, r3
 800a052:	0c00      	lsrs	r0, r0, #16
 800a054:	4463      	add	r3, ip
 800a056:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a05a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a05e:	b29b      	uxth	r3, r3
 800a060:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a064:	4576      	cmp	r6, lr
 800a066:	f849 3b04 	str.w	r3, [r9], #4
 800a06a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a06e:	d8e5      	bhi.n	800a03c <__mdiff+0x88>
 800a070:	1b33      	subs	r3, r6, r4
 800a072:	3b15      	subs	r3, #21
 800a074:	f023 0303 	bic.w	r3, r3, #3
 800a078:	3415      	adds	r4, #21
 800a07a:	3304      	adds	r3, #4
 800a07c:	42a6      	cmp	r6, r4
 800a07e:	bf38      	it	cc
 800a080:	2304      	movcc	r3, #4
 800a082:	441d      	add	r5, r3
 800a084:	445b      	add	r3, fp
 800a086:	461e      	mov	r6, r3
 800a088:	462c      	mov	r4, r5
 800a08a:	4544      	cmp	r4, r8
 800a08c:	d30e      	bcc.n	800a0ac <__mdiff+0xf8>
 800a08e:	f108 0103 	add.w	r1, r8, #3
 800a092:	1b49      	subs	r1, r1, r5
 800a094:	f021 0103 	bic.w	r1, r1, #3
 800a098:	3d03      	subs	r5, #3
 800a09a:	45a8      	cmp	r8, r5
 800a09c:	bf38      	it	cc
 800a09e:	2100      	movcc	r1, #0
 800a0a0:	440b      	add	r3, r1
 800a0a2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a0a6:	b191      	cbz	r1, 800a0ce <__mdiff+0x11a>
 800a0a8:	6117      	str	r7, [r2, #16]
 800a0aa:	e79d      	b.n	8009fe8 <__mdiff+0x34>
 800a0ac:	f854 1b04 	ldr.w	r1, [r4], #4
 800a0b0:	46e6      	mov	lr, ip
 800a0b2:	0c08      	lsrs	r0, r1, #16
 800a0b4:	fa1c fc81 	uxtah	ip, ip, r1
 800a0b8:	4471      	add	r1, lr
 800a0ba:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a0be:	b289      	uxth	r1, r1
 800a0c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a0c4:	f846 1b04 	str.w	r1, [r6], #4
 800a0c8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a0cc:	e7dd      	b.n	800a08a <__mdiff+0xd6>
 800a0ce:	3f01      	subs	r7, #1
 800a0d0:	e7e7      	b.n	800a0a2 <__mdiff+0xee>
 800a0d2:	bf00      	nop
 800a0d4:	0800b890 	.word	0x0800b890
 800a0d8:	0800b8a1 	.word	0x0800b8a1

0800a0dc <__d2b>:
 800a0dc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a0e0:	460f      	mov	r7, r1
 800a0e2:	2101      	movs	r1, #1
 800a0e4:	ec59 8b10 	vmov	r8, r9, d0
 800a0e8:	4616      	mov	r6, r2
 800a0ea:	f7ff fcd5 	bl	8009a98 <_Balloc>
 800a0ee:	4604      	mov	r4, r0
 800a0f0:	b930      	cbnz	r0, 800a100 <__d2b+0x24>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	4b23      	ldr	r3, [pc, #140]	@ (800a184 <__d2b+0xa8>)
 800a0f6:	4824      	ldr	r0, [pc, #144]	@ (800a188 <__d2b+0xac>)
 800a0f8:	f240 310f 	movw	r1, #783	@ 0x30f
 800a0fc:	f000 fb06 	bl	800a70c <__assert_func>
 800a100:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a104:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a108:	b10d      	cbz	r5, 800a10e <__d2b+0x32>
 800a10a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a10e:	9301      	str	r3, [sp, #4]
 800a110:	f1b8 0300 	subs.w	r3, r8, #0
 800a114:	d023      	beq.n	800a15e <__d2b+0x82>
 800a116:	4668      	mov	r0, sp
 800a118:	9300      	str	r3, [sp, #0]
 800a11a:	f7ff fd84 	bl	8009c26 <__lo0bits>
 800a11e:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a122:	b1d0      	cbz	r0, 800a15a <__d2b+0x7e>
 800a124:	f1c0 0320 	rsb	r3, r0, #32
 800a128:	fa02 f303 	lsl.w	r3, r2, r3
 800a12c:	430b      	orrs	r3, r1
 800a12e:	40c2      	lsrs	r2, r0
 800a130:	6163      	str	r3, [r4, #20]
 800a132:	9201      	str	r2, [sp, #4]
 800a134:	9b01      	ldr	r3, [sp, #4]
 800a136:	61a3      	str	r3, [r4, #24]
 800a138:	2b00      	cmp	r3, #0
 800a13a:	bf0c      	ite	eq
 800a13c:	2201      	moveq	r2, #1
 800a13e:	2202      	movne	r2, #2
 800a140:	6122      	str	r2, [r4, #16]
 800a142:	b1a5      	cbz	r5, 800a16e <__d2b+0x92>
 800a144:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a148:	4405      	add	r5, r0
 800a14a:	603d      	str	r5, [r7, #0]
 800a14c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a150:	6030      	str	r0, [r6, #0]
 800a152:	4620      	mov	r0, r4
 800a154:	b003      	add	sp, #12
 800a156:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a15a:	6161      	str	r1, [r4, #20]
 800a15c:	e7ea      	b.n	800a134 <__d2b+0x58>
 800a15e:	a801      	add	r0, sp, #4
 800a160:	f7ff fd61 	bl	8009c26 <__lo0bits>
 800a164:	9b01      	ldr	r3, [sp, #4]
 800a166:	6163      	str	r3, [r4, #20]
 800a168:	3020      	adds	r0, #32
 800a16a:	2201      	movs	r2, #1
 800a16c:	e7e8      	b.n	800a140 <__d2b+0x64>
 800a16e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a172:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a176:	6038      	str	r0, [r7, #0]
 800a178:	6918      	ldr	r0, [r3, #16]
 800a17a:	f7ff fd35 	bl	8009be8 <__hi0bits>
 800a17e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a182:	e7e5      	b.n	800a150 <__d2b+0x74>
 800a184:	0800b890 	.word	0x0800b890
 800a188:	0800b8a1 	.word	0x0800b8a1

0800a18c <__ssputs_r>:
 800a18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a190:	688e      	ldr	r6, [r1, #8]
 800a192:	461f      	mov	r7, r3
 800a194:	42be      	cmp	r6, r7
 800a196:	680b      	ldr	r3, [r1, #0]
 800a198:	4682      	mov	sl, r0
 800a19a:	460c      	mov	r4, r1
 800a19c:	4690      	mov	r8, r2
 800a19e:	d82d      	bhi.n	800a1fc <__ssputs_r+0x70>
 800a1a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a1a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a1a8:	d026      	beq.n	800a1f8 <__ssputs_r+0x6c>
 800a1aa:	6965      	ldr	r5, [r4, #20]
 800a1ac:	6909      	ldr	r1, [r1, #16]
 800a1ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a1b2:	eba3 0901 	sub.w	r9, r3, r1
 800a1b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a1ba:	1c7b      	adds	r3, r7, #1
 800a1bc:	444b      	add	r3, r9
 800a1be:	106d      	asrs	r5, r5, #1
 800a1c0:	429d      	cmp	r5, r3
 800a1c2:	bf38      	it	cc
 800a1c4:	461d      	movcc	r5, r3
 800a1c6:	0553      	lsls	r3, r2, #21
 800a1c8:	d527      	bpl.n	800a21a <__ssputs_r+0x8e>
 800a1ca:	4629      	mov	r1, r5
 800a1cc:	f7ff fbd8 	bl	8009980 <_malloc_r>
 800a1d0:	4606      	mov	r6, r0
 800a1d2:	b360      	cbz	r0, 800a22e <__ssputs_r+0xa2>
 800a1d4:	6921      	ldr	r1, [r4, #16]
 800a1d6:	464a      	mov	r2, r9
 800a1d8:	f000 fa8a 	bl	800a6f0 <memcpy>
 800a1dc:	89a3      	ldrh	r3, [r4, #12]
 800a1de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a1e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a1e6:	81a3      	strh	r3, [r4, #12]
 800a1e8:	6126      	str	r6, [r4, #16]
 800a1ea:	6165      	str	r5, [r4, #20]
 800a1ec:	444e      	add	r6, r9
 800a1ee:	eba5 0509 	sub.w	r5, r5, r9
 800a1f2:	6026      	str	r6, [r4, #0]
 800a1f4:	60a5      	str	r5, [r4, #8]
 800a1f6:	463e      	mov	r6, r7
 800a1f8:	42be      	cmp	r6, r7
 800a1fa:	d900      	bls.n	800a1fe <__ssputs_r+0x72>
 800a1fc:	463e      	mov	r6, r7
 800a1fe:	6820      	ldr	r0, [r4, #0]
 800a200:	4632      	mov	r2, r6
 800a202:	4641      	mov	r1, r8
 800a204:	f000 fa28 	bl	800a658 <memmove>
 800a208:	68a3      	ldr	r3, [r4, #8]
 800a20a:	1b9b      	subs	r3, r3, r6
 800a20c:	60a3      	str	r3, [r4, #8]
 800a20e:	6823      	ldr	r3, [r4, #0]
 800a210:	4433      	add	r3, r6
 800a212:	6023      	str	r3, [r4, #0]
 800a214:	2000      	movs	r0, #0
 800a216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a21a:	462a      	mov	r2, r5
 800a21c:	f000 faba 	bl	800a794 <_realloc_r>
 800a220:	4606      	mov	r6, r0
 800a222:	2800      	cmp	r0, #0
 800a224:	d1e0      	bne.n	800a1e8 <__ssputs_r+0x5c>
 800a226:	6921      	ldr	r1, [r4, #16]
 800a228:	4650      	mov	r0, sl
 800a22a:	f7ff fb35 	bl	8009898 <_free_r>
 800a22e:	230c      	movs	r3, #12
 800a230:	f8ca 3000 	str.w	r3, [sl]
 800a234:	89a3      	ldrh	r3, [r4, #12]
 800a236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a23a:	81a3      	strh	r3, [r4, #12]
 800a23c:	f04f 30ff 	mov.w	r0, #4294967295
 800a240:	e7e9      	b.n	800a216 <__ssputs_r+0x8a>
	...

0800a244 <_svfiprintf_r>:
 800a244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a248:	4698      	mov	r8, r3
 800a24a:	898b      	ldrh	r3, [r1, #12]
 800a24c:	061b      	lsls	r3, r3, #24
 800a24e:	b09d      	sub	sp, #116	@ 0x74
 800a250:	4607      	mov	r7, r0
 800a252:	460d      	mov	r5, r1
 800a254:	4614      	mov	r4, r2
 800a256:	d510      	bpl.n	800a27a <_svfiprintf_r+0x36>
 800a258:	690b      	ldr	r3, [r1, #16]
 800a25a:	b973      	cbnz	r3, 800a27a <_svfiprintf_r+0x36>
 800a25c:	2140      	movs	r1, #64	@ 0x40
 800a25e:	f7ff fb8f 	bl	8009980 <_malloc_r>
 800a262:	6028      	str	r0, [r5, #0]
 800a264:	6128      	str	r0, [r5, #16]
 800a266:	b930      	cbnz	r0, 800a276 <_svfiprintf_r+0x32>
 800a268:	230c      	movs	r3, #12
 800a26a:	603b      	str	r3, [r7, #0]
 800a26c:	f04f 30ff 	mov.w	r0, #4294967295
 800a270:	b01d      	add	sp, #116	@ 0x74
 800a272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a276:	2340      	movs	r3, #64	@ 0x40
 800a278:	616b      	str	r3, [r5, #20]
 800a27a:	2300      	movs	r3, #0
 800a27c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a27e:	2320      	movs	r3, #32
 800a280:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a284:	f8cd 800c 	str.w	r8, [sp, #12]
 800a288:	2330      	movs	r3, #48	@ 0x30
 800a28a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a428 <_svfiprintf_r+0x1e4>
 800a28e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a292:	f04f 0901 	mov.w	r9, #1
 800a296:	4623      	mov	r3, r4
 800a298:	469a      	mov	sl, r3
 800a29a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a29e:	b10a      	cbz	r2, 800a2a4 <_svfiprintf_r+0x60>
 800a2a0:	2a25      	cmp	r2, #37	@ 0x25
 800a2a2:	d1f9      	bne.n	800a298 <_svfiprintf_r+0x54>
 800a2a4:	ebba 0b04 	subs.w	fp, sl, r4
 800a2a8:	d00b      	beq.n	800a2c2 <_svfiprintf_r+0x7e>
 800a2aa:	465b      	mov	r3, fp
 800a2ac:	4622      	mov	r2, r4
 800a2ae:	4629      	mov	r1, r5
 800a2b0:	4638      	mov	r0, r7
 800a2b2:	f7ff ff6b 	bl	800a18c <__ssputs_r>
 800a2b6:	3001      	adds	r0, #1
 800a2b8:	f000 80a7 	beq.w	800a40a <_svfiprintf_r+0x1c6>
 800a2bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a2be:	445a      	add	r2, fp
 800a2c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a2c2:	f89a 3000 	ldrb.w	r3, [sl]
 800a2c6:	2b00      	cmp	r3, #0
 800a2c8:	f000 809f 	beq.w	800a40a <_svfiprintf_r+0x1c6>
 800a2cc:	2300      	movs	r3, #0
 800a2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800a2d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a2d6:	f10a 0a01 	add.w	sl, sl, #1
 800a2da:	9304      	str	r3, [sp, #16]
 800a2dc:	9307      	str	r3, [sp, #28]
 800a2de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a2e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a2e4:	4654      	mov	r4, sl
 800a2e6:	2205      	movs	r2, #5
 800a2e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a2ec:	484e      	ldr	r0, [pc, #312]	@ (800a428 <_svfiprintf_r+0x1e4>)
 800a2ee:	f7f5 ff7f 	bl	80001f0 <memchr>
 800a2f2:	9a04      	ldr	r2, [sp, #16]
 800a2f4:	b9d8      	cbnz	r0, 800a32e <_svfiprintf_r+0xea>
 800a2f6:	06d0      	lsls	r0, r2, #27
 800a2f8:	bf44      	itt	mi
 800a2fa:	2320      	movmi	r3, #32
 800a2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a300:	0711      	lsls	r1, r2, #28
 800a302:	bf44      	itt	mi
 800a304:	232b      	movmi	r3, #43	@ 0x2b
 800a306:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a30a:	f89a 3000 	ldrb.w	r3, [sl]
 800a30e:	2b2a      	cmp	r3, #42	@ 0x2a
 800a310:	d015      	beq.n	800a33e <_svfiprintf_r+0xfa>
 800a312:	9a07      	ldr	r2, [sp, #28]
 800a314:	4654      	mov	r4, sl
 800a316:	2000      	movs	r0, #0
 800a318:	f04f 0c0a 	mov.w	ip, #10
 800a31c:	4621      	mov	r1, r4
 800a31e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a322:	3b30      	subs	r3, #48	@ 0x30
 800a324:	2b09      	cmp	r3, #9
 800a326:	d94b      	bls.n	800a3c0 <_svfiprintf_r+0x17c>
 800a328:	b1b0      	cbz	r0, 800a358 <_svfiprintf_r+0x114>
 800a32a:	9207      	str	r2, [sp, #28]
 800a32c:	e014      	b.n	800a358 <_svfiprintf_r+0x114>
 800a32e:	eba0 0308 	sub.w	r3, r0, r8
 800a332:	fa09 f303 	lsl.w	r3, r9, r3
 800a336:	4313      	orrs	r3, r2
 800a338:	9304      	str	r3, [sp, #16]
 800a33a:	46a2      	mov	sl, r4
 800a33c:	e7d2      	b.n	800a2e4 <_svfiprintf_r+0xa0>
 800a33e:	9b03      	ldr	r3, [sp, #12]
 800a340:	1d19      	adds	r1, r3, #4
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	9103      	str	r1, [sp, #12]
 800a346:	2b00      	cmp	r3, #0
 800a348:	bfbb      	ittet	lt
 800a34a:	425b      	neglt	r3, r3
 800a34c:	f042 0202 	orrlt.w	r2, r2, #2
 800a350:	9307      	strge	r3, [sp, #28]
 800a352:	9307      	strlt	r3, [sp, #28]
 800a354:	bfb8      	it	lt
 800a356:	9204      	strlt	r2, [sp, #16]
 800a358:	7823      	ldrb	r3, [r4, #0]
 800a35a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a35c:	d10a      	bne.n	800a374 <_svfiprintf_r+0x130>
 800a35e:	7863      	ldrb	r3, [r4, #1]
 800a360:	2b2a      	cmp	r3, #42	@ 0x2a
 800a362:	d132      	bne.n	800a3ca <_svfiprintf_r+0x186>
 800a364:	9b03      	ldr	r3, [sp, #12]
 800a366:	1d1a      	adds	r2, r3, #4
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	9203      	str	r2, [sp, #12]
 800a36c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a370:	3402      	adds	r4, #2
 800a372:	9305      	str	r3, [sp, #20]
 800a374:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a438 <_svfiprintf_r+0x1f4>
 800a378:	7821      	ldrb	r1, [r4, #0]
 800a37a:	2203      	movs	r2, #3
 800a37c:	4650      	mov	r0, sl
 800a37e:	f7f5 ff37 	bl	80001f0 <memchr>
 800a382:	b138      	cbz	r0, 800a394 <_svfiprintf_r+0x150>
 800a384:	9b04      	ldr	r3, [sp, #16]
 800a386:	eba0 000a 	sub.w	r0, r0, sl
 800a38a:	2240      	movs	r2, #64	@ 0x40
 800a38c:	4082      	lsls	r2, r0
 800a38e:	4313      	orrs	r3, r2
 800a390:	3401      	adds	r4, #1
 800a392:	9304      	str	r3, [sp, #16]
 800a394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a398:	4824      	ldr	r0, [pc, #144]	@ (800a42c <_svfiprintf_r+0x1e8>)
 800a39a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a39e:	2206      	movs	r2, #6
 800a3a0:	f7f5 ff26 	bl	80001f0 <memchr>
 800a3a4:	2800      	cmp	r0, #0
 800a3a6:	d036      	beq.n	800a416 <_svfiprintf_r+0x1d2>
 800a3a8:	4b21      	ldr	r3, [pc, #132]	@ (800a430 <_svfiprintf_r+0x1ec>)
 800a3aa:	bb1b      	cbnz	r3, 800a3f4 <_svfiprintf_r+0x1b0>
 800a3ac:	9b03      	ldr	r3, [sp, #12]
 800a3ae:	3307      	adds	r3, #7
 800a3b0:	f023 0307 	bic.w	r3, r3, #7
 800a3b4:	3308      	adds	r3, #8
 800a3b6:	9303      	str	r3, [sp, #12]
 800a3b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a3ba:	4433      	add	r3, r6
 800a3bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3be:	e76a      	b.n	800a296 <_svfiprintf_r+0x52>
 800a3c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	2001      	movs	r0, #1
 800a3c8:	e7a8      	b.n	800a31c <_svfiprintf_r+0xd8>
 800a3ca:	2300      	movs	r3, #0
 800a3cc:	3401      	adds	r4, #1
 800a3ce:	9305      	str	r3, [sp, #20]
 800a3d0:	4619      	mov	r1, r3
 800a3d2:	f04f 0c0a 	mov.w	ip, #10
 800a3d6:	4620      	mov	r0, r4
 800a3d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a3dc:	3a30      	subs	r2, #48	@ 0x30
 800a3de:	2a09      	cmp	r2, #9
 800a3e0:	d903      	bls.n	800a3ea <_svfiprintf_r+0x1a6>
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d0c6      	beq.n	800a374 <_svfiprintf_r+0x130>
 800a3e6:	9105      	str	r1, [sp, #20]
 800a3e8:	e7c4      	b.n	800a374 <_svfiprintf_r+0x130>
 800a3ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800a3ee:	4604      	mov	r4, r0
 800a3f0:	2301      	movs	r3, #1
 800a3f2:	e7f0      	b.n	800a3d6 <_svfiprintf_r+0x192>
 800a3f4:	ab03      	add	r3, sp, #12
 800a3f6:	9300      	str	r3, [sp, #0]
 800a3f8:	462a      	mov	r2, r5
 800a3fa:	4b0e      	ldr	r3, [pc, #56]	@ (800a434 <_svfiprintf_r+0x1f0>)
 800a3fc:	a904      	add	r1, sp, #16
 800a3fe:	4638      	mov	r0, r7
 800a400:	f7fd fdb6 	bl	8007f70 <_printf_float>
 800a404:	1c42      	adds	r2, r0, #1
 800a406:	4606      	mov	r6, r0
 800a408:	d1d6      	bne.n	800a3b8 <_svfiprintf_r+0x174>
 800a40a:	89ab      	ldrh	r3, [r5, #12]
 800a40c:	065b      	lsls	r3, r3, #25
 800a40e:	f53f af2d 	bmi.w	800a26c <_svfiprintf_r+0x28>
 800a412:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a414:	e72c      	b.n	800a270 <_svfiprintf_r+0x2c>
 800a416:	ab03      	add	r3, sp, #12
 800a418:	9300      	str	r3, [sp, #0]
 800a41a:	462a      	mov	r2, r5
 800a41c:	4b05      	ldr	r3, [pc, #20]	@ (800a434 <_svfiprintf_r+0x1f0>)
 800a41e:	a904      	add	r1, sp, #16
 800a420:	4638      	mov	r0, r7
 800a422:	f7fe f83d 	bl	80084a0 <_printf_i>
 800a426:	e7ed      	b.n	800a404 <_svfiprintf_r+0x1c0>
 800a428:	0800b8fa 	.word	0x0800b8fa
 800a42c:	0800b904 	.word	0x0800b904
 800a430:	08007f71 	.word	0x08007f71
 800a434:	0800a18d 	.word	0x0800a18d
 800a438:	0800b900 	.word	0x0800b900

0800a43c <__sflush_r>:
 800a43c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a440:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a444:	0716      	lsls	r6, r2, #28
 800a446:	4605      	mov	r5, r0
 800a448:	460c      	mov	r4, r1
 800a44a:	d454      	bmi.n	800a4f6 <__sflush_r+0xba>
 800a44c:	684b      	ldr	r3, [r1, #4]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	dc02      	bgt.n	800a458 <__sflush_r+0x1c>
 800a452:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800a454:	2b00      	cmp	r3, #0
 800a456:	dd48      	ble.n	800a4ea <__sflush_r+0xae>
 800a458:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a45a:	2e00      	cmp	r6, #0
 800a45c:	d045      	beq.n	800a4ea <__sflush_r+0xae>
 800a45e:	2300      	movs	r3, #0
 800a460:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800a464:	682f      	ldr	r7, [r5, #0]
 800a466:	6a21      	ldr	r1, [r4, #32]
 800a468:	602b      	str	r3, [r5, #0]
 800a46a:	d030      	beq.n	800a4ce <__sflush_r+0x92>
 800a46c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800a46e:	89a3      	ldrh	r3, [r4, #12]
 800a470:	0759      	lsls	r1, r3, #29
 800a472:	d505      	bpl.n	800a480 <__sflush_r+0x44>
 800a474:	6863      	ldr	r3, [r4, #4]
 800a476:	1ad2      	subs	r2, r2, r3
 800a478:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a47a:	b10b      	cbz	r3, 800a480 <__sflush_r+0x44>
 800a47c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800a47e:	1ad2      	subs	r2, r2, r3
 800a480:	2300      	movs	r3, #0
 800a482:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800a484:	6a21      	ldr	r1, [r4, #32]
 800a486:	4628      	mov	r0, r5
 800a488:	47b0      	blx	r6
 800a48a:	1c43      	adds	r3, r0, #1
 800a48c:	89a3      	ldrh	r3, [r4, #12]
 800a48e:	d106      	bne.n	800a49e <__sflush_r+0x62>
 800a490:	6829      	ldr	r1, [r5, #0]
 800a492:	291d      	cmp	r1, #29
 800a494:	d82b      	bhi.n	800a4ee <__sflush_r+0xb2>
 800a496:	4a2a      	ldr	r2, [pc, #168]	@ (800a540 <__sflush_r+0x104>)
 800a498:	40ca      	lsrs	r2, r1
 800a49a:	07d6      	lsls	r6, r2, #31
 800a49c:	d527      	bpl.n	800a4ee <__sflush_r+0xb2>
 800a49e:	2200      	movs	r2, #0
 800a4a0:	6062      	str	r2, [r4, #4]
 800a4a2:	04d9      	lsls	r1, r3, #19
 800a4a4:	6922      	ldr	r2, [r4, #16]
 800a4a6:	6022      	str	r2, [r4, #0]
 800a4a8:	d504      	bpl.n	800a4b4 <__sflush_r+0x78>
 800a4aa:	1c42      	adds	r2, r0, #1
 800a4ac:	d101      	bne.n	800a4b2 <__sflush_r+0x76>
 800a4ae:	682b      	ldr	r3, [r5, #0]
 800a4b0:	b903      	cbnz	r3, 800a4b4 <__sflush_r+0x78>
 800a4b2:	6560      	str	r0, [r4, #84]	@ 0x54
 800a4b4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800a4b6:	602f      	str	r7, [r5, #0]
 800a4b8:	b1b9      	cbz	r1, 800a4ea <__sflush_r+0xae>
 800a4ba:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800a4be:	4299      	cmp	r1, r3
 800a4c0:	d002      	beq.n	800a4c8 <__sflush_r+0x8c>
 800a4c2:	4628      	mov	r0, r5
 800a4c4:	f7ff f9e8 	bl	8009898 <_free_r>
 800a4c8:	2300      	movs	r3, #0
 800a4ca:	6363      	str	r3, [r4, #52]	@ 0x34
 800a4cc:	e00d      	b.n	800a4ea <__sflush_r+0xae>
 800a4ce:	2301      	movs	r3, #1
 800a4d0:	4628      	mov	r0, r5
 800a4d2:	47b0      	blx	r6
 800a4d4:	4602      	mov	r2, r0
 800a4d6:	1c50      	adds	r0, r2, #1
 800a4d8:	d1c9      	bne.n	800a46e <__sflush_r+0x32>
 800a4da:	682b      	ldr	r3, [r5, #0]
 800a4dc:	2b00      	cmp	r3, #0
 800a4de:	d0c6      	beq.n	800a46e <__sflush_r+0x32>
 800a4e0:	2b1d      	cmp	r3, #29
 800a4e2:	d001      	beq.n	800a4e8 <__sflush_r+0xac>
 800a4e4:	2b16      	cmp	r3, #22
 800a4e6:	d11e      	bne.n	800a526 <__sflush_r+0xea>
 800a4e8:	602f      	str	r7, [r5, #0]
 800a4ea:	2000      	movs	r0, #0
 800a4ec:	e022      	b.n	800a534 <__sflush_r+0xf8>
 800a4ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a4f2:	b21b      	sxth	r3, r3
 800a4f4:	e01b      	b.n	800a52e <__sflush_r+0xf2>
 800a4f6:	690f      	ldr	r7, [r1, #16]
 800a4f8:	2f00      	cmp	r7, #0
 800a4fa:	d0f6      	beq.n	800a4ea <__sflush_r+0xae>
 800a4fc:	0793      	lsls	r3, r2, #30
 800a4fe:	680e      	ldr	r6, [r1, #0]
 800a500:	bf08      	it	eq
 800a502:	694b      	ldreq	r3, [r1, #20]
 800a504:	600f      	str	r7, [r1, #0]
 800a506:	bf18      	it	ne
 800a508:	2300      	movne	r3, #0
 800a50a:	eba6 0807 	sub.w	r8, r6, r7
 800a50e:	608b      	str	r3, [r1, #8]
 800a510:	f1b8 0f00 	cmp.w	r8, #0
 800a514:	dde9      	ble.n	800a4ea <__sflush_r+0xae>
 800a516:	6a21      	ldr	r1, [r4, #32]
 800a518:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a51a:	4643      	mov	r3, r8
 800a51c:	463a      	mov	r2, r7
 800a51e:	4628      	mov	r0, r5
 800a520:	47b0      	blx	r6
 800a522:	2800      	cmp	r0, #0
 800a524:	dc08      	bgt.n	800a538 <__sflush_r+0xfc>
 800a526:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a52a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a52e:	81a3      	strh	r3, [r4, #12]
 800a530:	f04f 30ff 	mov.w	r0, #4294967295
 800a534:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a538:	4407      	add	r7, r0
 800a53a:	eba8 0800 	sub.w	r8, r8, r0
 800a53e:	e7e7      	b.n	800a510 <__sflush_r+0xd4>
 800a540:	20400001 	.word	0x20400001

0800a544 <_fflush_r>:
 800a544:	b538      	push	{r3, r4, r5, lr}
 800a546:	690b      	ldr	r3, [r1, #16]
 800a548:	4605      	mov	r5, r0
 800a54a:	460c      	mov	r4, r1
 800a54c:	b913      	cbnz	r3, 800a554 <_fflush_r+0x10>
 800a54e:	2500      	movs	r5, #0
 800a550:	4628      	mov	r0, r5
 800a552:	bd38      	pop	{r3, r4, r5, pc}
 800a554:	b118      	cbz	r0, 800a55e <_fflush_r+0x1a>
 800a556:	6a03      	ldr	r3, [r0, #32]
 800a558:	b90b      	cbnz	r3, 800a55e <_fflush_r+0x1a>
 800a55a:	f7fe f94b 	bl	80087f4 <__sinit>
 800a55e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a562:	2b00      	cmp	r3, #0
 800a564:	d0f3      	beq.n	800a54e <_fflush_r+0xa>
 800a566:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a568:	07d0      	lsls	r0, r2, #31
 800a56a:	d404      	bmi.n	800a576 <_fflush_r+0x32>
 800a56c:	0599      	lsls	r1, r3, #22
 800a56e:	d402      	bmi.n	800a576 <_fflush_r+0x32>
 800a570:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a572:	f7fe fb34 	bl	8008bde <__retarget_lock_acquire_recursive>
 800a576:	4628      	mov	r0, r5
 800a578:	4621      	mov	r1, r4
 800a57a:	f7ff ff5f 	bl	800a43c <__sflush_r>
 800a57e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a580:	07da      	lsls	r2, r3, #31
 800a582:	4605      	mov	r5, r0
 800a584:	d4e4      	bmi.n	800a550 <_fflush_r+0xc>
 800a586:	89a3      	ldrh	r3, [r4, #12]
 800a588:	059b      	lsls	r3, r3, #22
 800a58a:	d4e1      	bmi.n	800a550 <_fflush_r+0xc>
 800a58c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a58e:	f7fe fb27 	bl	8008be0 <__retarget_lock_release_recursive>
 800a592:	e7dd      	b.n	800a550 <_fflush_r+0xc>

0800a594 <__swhatbuf_r>:
 800a594:	b570      	push	{r4, r5, r6, lr}
 800a596:	460c      	mov	r4, r1
 800a598:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a59c:	2900      	cmp	r1, #0
 800a59e:	b096      	sub	sp, #88	@ 0x58
 800a5a0:	4615      	mov	r5, r2
 800a5a2:	461e      	mov	r6, r3
 800a5a4:	da0d      	bge.n	800a5c2 <__swhatbuf_r+0x2e>
 800a5a6:	89a3      	ldrh	r3, [r4, #12]
 800a5a8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800a5ac:	f04f 0100 	mov.w	r1, #0
 800a5b0:	bf14      	ite	ne
 800a5b2:	2340      	movne	r3, #64	@ 0x40
 800a5b4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800a5b8:	2000      	movs	r0, #0
 800a5ba:	6031      	str	r1, [r6, #0]
 800a5bc:	602b      	str	r3, [r5, #0]
 800a5be:	b016      	add	sp, #88	@ 0x58
 800a5c0:	bd70      	pop	{r4, r5, r6, pc}
 800a5c2:	466a      	mov	r2, sp
 800a5c4:	f000 f862 	bl	800a68c <_fstat_r>
 800a5c8:	2800      	cmp	r0, #0
 800a5ca:	dbec      	blt.n	800a5a6 <__swhatbuf_r+0x12>
 800a5cc:	9901      	ldr	r1, [sp, #4]
 800a5ce:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800a5d2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800a5d6:	4259      	negs	r1, r3
 800a5d8:	4159      	adcs	r1, r3
 800a5da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800a5de:	e7eb      	b.n	800a5b8 <__swhatbuf_r+0x24>

0800a5e0 <__smakebuf_r>:
 800a5e0:	898b      	ldrh	r3, [r1, #12]
 800a5e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a5e4:	079d      	lsls	r5, r3, #30
 800a5e6:	4606      	mov	r6, r0
 800a5e8:	460c      	mov	r4, r1
 800a5ea:	d507      	bpl.n	800a5fc <__smakebuf_r+0x1c>
 800a5ec:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800a5f0:	6023      	str	r3, [r4, #0]
 800a5f2:	6123      	str	r3, [r4, #16]
 800a5f4:	2301      	movs	r3, #1
 800a5f6:	6163      	str	r3, [r4, #20]
 800a5f8:	b003      	add	sp, #12
 800a5fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a5fc:	ab01      	add	r3, sp, #4
 800a5fe:	466a      	mov	r2, sp
 800a600:	f7ff ffc8 	bl	800a594 <__swhatbuf_r>
 800a604:	9f00      	ldr	r7, [sp, #0]
 800a606:	4605      	mov	r5, r0
 800a608:	4639      	mov	r1, r7
 800a60a:	4630      	mov	r0, r6
 800a60c:	f7ff f9b8 	bl	8009980 <_malloc_r>
 800a610:	b948      	cbnz	r0, 800a626 <__smakebuf_r+0x46>
 800a612:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a616:	059a      	lsls	r2, r3, #22
 800a618:	d4ee      	bmi.n	800a5f8 <__smakebuf_r+0x18>
 800a61a:	f023 0303 	bic.w	r3, r3, #3
 800a61e:	f043 0302 	orr.w	r3, r3, #2
 800a622:	81a3      	strh	r3, [r4, #12]
 800a624:	e7e2      	b.n	800a5ec <__smakebuf_r+0xc>
 800a626:	89a3      	ldrh	r3, [r4, #12]
 800a628:	6020      	str	r0, [r4, #0]
 800a62a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a62e:	81a3      	strh	r3, [r4, #12]
 800a630:	9b01      	ldr	r3, [sp, #4]
 800a632:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800a636:	b15b      	cbz	r3, 800a650 <__smakebuf_r+0x70>
 800a638:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a63c:	4630      	mov	r0, r6
 800a63e:	f000 f837 	bl	800a6b0 <_isatty_r>
 800a642:	b128      	cbz	r0, 800a650 <__smakebuf_r+0x70>
 800a644:	89a3      	ldrh	r3, [r4, #12]
 800a646:	f023 0303 	bic.w	r3, r3, #3
 800a64a:	f043 0301 	orr.w	r3, r3, #1
 800a64e:	81a3      	strh	r3, [r4, #12]
 800a650:	89a3      	ldrh	r3, [r4, #12]
 800a652:	431d      	orrs	r5, r3
 800a654:	81a5      	strh	r5, [r4, #12]
 800a656:	e7cf      	b.n	800a5f8 <__smakebuf_r+0x18>

0800a658 <memmove>:
 800a658:	4288      	cmp	r0, r1
 800a65a:	b510      	push	{r4, lr}
 800a65c:	eb01 0402 	add.w	r4, r1, r2
 800a660:	d902      	bls.n	800a668 <memmove+0x10>
 800a662:	4284      	cmp	r4, r0
 800a664:	4623      	mov	r3, r4
 800a666:	d807      	bhi.n	800a678 <memmove+0x20>
 800a668:	1e43      	subs	r3, r0, #1
 800a66a:	42a1      	cmp	r1, r4
 800a66c:	d008      	beq.n	800a680 <memmove+0x28>
 800a66e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a672:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a676:	e7f8      	b.n	800a66a <memmove+0x12>
 800a678:	4402      	add	r2, r0
 800a67a:	4601      	mov	r1, r0
 800a67c:	428a      	cmp	r2, r1
 800a67e:	d100      	bne.n	800a682 <memmove+0x2a>
 800a680:	bd10      	pop	{r4, pc}
 800a682:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a686:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a68a:	e7f7      	b.n	800a67c <memmove+0x24>

0800a68c <_fstat_r>:
 800a68c:	b538      	push	{r3, r4, r5, lr}
 800a68e:	4d07      	ldr	r5, [pc, #28]	@ (800a6ac <_fstat_r+0x20>)
 800a690:	2300      	movs	r3, #0
 800a692:	4604      	mov	r4, r0
 800a694:	4608      	mov	r0, r1
 800a696:	4611      	mov	r1, r2
 800a698:	602b      	str	r3, [r5, #0]
 800a69a:	f7f9 f899 	bl	80037d0 <_fstat>
 800a69e:	1c43      	adds	r3, r0, #1
 800a6a0:	d102      	bne.n	800a6a8 <_fstat_r+0x1c>
 800a6a2:	682b      	ldr	r3, [r5, #0]
 800a6a4:	b103      	cbz	r3, 800a6a8 <_fstat_r+0x1c>
 800a6a6:	6023      	str	r3, [r4, #0]
 800a6a8:	bd38      	pop	{r3, r4, r5, pc}
 800a6aa:	bf00      	nop
 800a6ac:	20000b4c 	.word	0x20000b4c

0800a6b0 <_isatty_r>:
 800a6b0:	b538      	push	{r3, r4, r5, lr}
 800a6b2:	4d06      	ldr	r5, [pc, #24]	@ (800a6cc <_isatty_r+0x1c>)
 800a6b4:	2300      	movs	r3, #0
 800a6b6:	4604      	mov	r4, r0
 800a6b8:	4608      	mov	r0, r1
 800a6ba:	602b      	str	r3, [r5, #0]
 800a6bc:	f7f9 f898 	bl	80037f0 <_isatty>
 800a6c0:	1c43      	adds	r3, r0, #1
 800a6c2:	d102      	bne.n	800a6ca <_isatty_r+0x1a>
 800a6c4:	682b      	ldr	r3, [r5, #0]
 800a6c6:	b103      	cbz	r3, 800a6ca <_isatty_r+0x1a>
 800a6c8:	6023      	str	r3, [r4, #0]
 800a6ca:	bd38      	pop	{r3, r4, r5, pc}
 800a6cc:	20000b4c 	.word	0x20000b4c

0800a6d0 <_sbrk_r>:
 800a6d0:	b538      	push	{r3, r4, r5, lr}
 800a6d2:	4d06      	ldr	r5, [pc, #24]	@ (800a6ec <_sbrk_r+0x1c>)
 800a6d4:	2300      	movs	r3, #0
 800a6d6:	4604      	mov	r4, r0
 800a6d8:	4608      	mov	r0, r1
 800a6da:	602b      	str	r3, [r5, #0]
 800a6dc:	f7f9 f8a0 	bl	8003820 <_sbrk>
 800a6e0:	1c43      	adds	r3, r0, #1
 800a6e2:	d102      	bne.n	800a6ea <_sbrk_r+0x1a>
 800a6e4:	682b      	ldr	r3, [r5, #0]
 800a6e6:	b103      	cbz	r3, 800a6ea <_sbrk_r+0x1a>
 800a6e8:	6023      	str	r3, [r4, #0]
 800a6ea:	bd38      	pop	{r3, r4, r5, pc}
 800a6ec:	20000b4c 	.word	0x20000b4c

0800a6f0 <memcpy>:
 800a6f0:	440a      	add	r2, r1
 800a6f2:	4291      	cmp	r1, r2
 800a6f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800a6f8:	d100      	bne.n	800a6fc <memcpy+0xc>
 800a6fa:	4770      	bx	lr
 800a6fc:	b510      	push	{r4, lr}
 800a6fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a702:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a706:	4291      	cmp	r1, r2
 800a708:	d1f9      	bne.n	800a6fe <memcpy+0xe>
 800a70a:	bd10      	pop	{r4, pc}

0800a70c <__assert_func>:
 800a70c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a70e:	4614      	mov	r4, r2
 800a710:	461a      	mov	r2, r3
 800a712:	4b09      	ldr	r3, [pc, #36]	@ (800a738 <__assert_func+0x2c>)
 800a714:	681b      	ldr	r3, [r3, #0]
 800a716:	4605      	mov	r5, r0
 800a718:	68d8      	ldr	r0, [r3, #12]
 800a71a:	b14c      	cbz	r4, 800a730 <__assert_func+0x24>
 800a71c:	4b07      	ldr	r3, [pc, #28]	@ (800a73c <__assert_func+0x30>)
 800a71e:	9100      	str	r1, [sp, #0]
 800a720:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a724:	4906      	ldr	r1, [pc, #24]	@ (800a740 <__assert_func+0x34>)
 800a726:	462b      	mov	r3, r5
 800a728:	f000 f870 	bl	800a80c <fiprintf>
 800a72c:	f000 f880 	bl	800a830 <abort>
 800a730:	4b04      	ldr	r3, [pc, #16]	@ (800a744 <__assert_func+0x38>)
 800a732:	461c      	mov	r4, r3
 800a734:	e7f3      	b.n	800a71e <__assert_func+0x12>
 800a736:	bf00      	nop
 800a738:	20000038 	.word	0x20000038
 800a73c:	0800b915 	.word	0x0800b915
 800a740:	0800b922 	.word	0x0800b922
 800a744:	0800b950 	.word	0x0800b950

0800a748 <_calloc_r>:
 800a748:	b570      	push	{r4, r5, r6, lr}
 800a74a:	fba1 5402 	umull	r5, r4, r1, r2
 800a74e:	b934      	cbnz	r4, 800a75e <_calloc_r+0x16>
 800a750:	4629      	mov	r1, r5
 800a752:	f7ff f915 	bl	8009980 <_malloc_r>
 800a756:	4606      	mov	r6, r0
 800a758:	b928      	cbnz	r0, 800a766 <_calloc_r+0x1e>
 800a75a:	4630      	mov	r0, r6
 800a75c:	bd70      	pop	{r4, r5, r6, pc}
 800a75e:	220c      	movs	r2, #12
 800a760:	6002      	str	r2, [r0, #0]
 800a762:	2600      	movs	r6, #0
 800a764:	e7f9      	b.n	800a75a <_calloc_r+0x12>
 800a766:	462a      	mov	r2, r5
 800a768:	4621      	mov	r1, r4
 800a76a:	f7fe f9a9 	bl	8008ac0 <memset>
 800a76e:	e7f4      	b.n	800a75a <_calloc_r+0x12>

0800a770 <__ascii_mbtowc>:
 800a770:	b082      	sub	sp, #8
 800a772:	b901      	cbnz	r1, 800a776 <__ascii_mbtowc+0x6>
 800a774:	a901      	add	r1, sp, #4
 800a776:	b142      	cbz	r2, 800a78a <__ascii_mbtowc+0x1a>
 800a778:	b14b      	cbz	r3, 800a78e <__ascii_mbtowc+0x1e>
 800a77a:	7813      	ldrb	r3, [r2, #0]
 800a77c:	600b      	str	r3, [r1, #0]
 800a77e:	7812      	ldrb	r2, [r2, #0]
 800a780:	1e10      	subs	r0, r2, #0
 800a782:	bf18      	it	ne
 800a784:	2001      	movne	r0, #1
 800a786:	b002      	add	sp, #8
 800a788:	4770      	bx	lr
 800a78a:	4610      	mov	r0, r2
 800a78c:	e7fb      	b.n	800a786 <__ascii_mbtowc+0x16>
 800a78e:	f06f 0001 	mvn.w	r0, #1
 800a792:	e7f8      	b.n	800a786 <__ascii_mbtowc+0x16>

0800a794 <_realloc_r>:
 800a794:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a798:	4607      	mov	r7, r0
 800a79a:	4614      	mov	r4, r2
 800a79c:	460d      	mov	r5, r1
 800a79e:	b921      	cbnz	r1, 800a7aa <_realloc_r+0x16>
 800a7a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a7a4:	4611      	mov	r1, r2
 800a7a6:	f7ff b8eb 	b.w	8009980 <_malloc_r>
 800a7aa:	b92a      	cbnz	r2, 800a7b8 <_realloc_r+0x24>
 800a7ac:	f7ff f874 	bl	8009898 <_free_r>
 800a7b0:	4625      	mov	r5, r4
 800a7b2:	4628      	mov	r0, r5
 800a7b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a7b8:	f000 f841 	bl	800a83e <_malloc_usable_size_r>
 800a7bc:	4284      	cmp	r4, r0
 800a7be:	4606      	mov	r6, r0
 800a7c0:	d802      	bhi.n	800a7c8 <_realloc_r+0x34>
 800a7c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a7c6:	d8f4      	bhi.n	800a7b2 <_realloc_r+0x1e>
 800a7c8:	4621      	mov	r1, r4
 800a7ca:	4638      	mov	r0, r7
 800a7cc:	f7ff f8d8 	bl	8009980 <_malloc_r>
 800a7d0:	4680      	mov	r8, r0
 800a7d2:	b908      	cbnz	r0, 800a7d8 <_realloc_r+0x44>
 800a7d4:	4645      	mov	r5, r8
 800a7d6:	e7ec      	b.n	800a7b2 <_realloc_r+0x1e>
 800a7d8:	42b4      	cmp	r4, r6
 800a7da:	4622      	mov	r2, r4
 800a7dc:	4629      	mov	r1, r5
 800a7de:	bf28      	it	cs
 800a7e0:	4632      	movcs	r2, r6
 800a7e2:	f7ff ff85 	bl	800a6f0 <memcpy>
 800a7e6:	4629      	mov	r1, r5
 800a7e8:	4638      	mov	r0, r7
 800a7ea:	f7ff f855 	bl	8009898 <_free_r>
 800a7ee:	e7f1      	b.n	800a7d4 <_realloc_r+0x40>

0800a7f0 <__ascii_wctomb>:
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	4608      	mov	r0, r1
 800a7f4:	b141      	cbz	r1, 800a808 <__ascii_wctomb+0x18>
 800a7f6:	2aff      	cmp	r2, #255	@ 0xff
 800a7f8:	d904      	bls.n	800a804 <__ascii_wctomb+0x14>
 800a7fa:	228a      	movs	r2, #138	@ 0x8a
 800a7fc:	601a      	str	r2, [r3, #0]
 800a7fe:	f04f 30ff 	mov.w	r0, #4294967295
 800a802:	4770      	bx	lr
 800a804:	700a      	strb	r2, [r1, #0]
 800a806:	2001      	movs	r0, #1
 800a808:	4770      	bx	lr
	...

0800a80c <fiprintf>:
 800a80c:	b40e      	push	{r1, r2, r3}
 800a80e:	b503      	push	{r0, r1, lr}
 800a810:	4601      	mov	r1, r0
 800a812:	ab03      	add	r3, sp, #12
 800a814:	4805      	ldr	r0, [pc, #20]	@ (800a82c <fiprintf+0x20>)
 800a816:	f853 2b04 	ldr.w	r2, [r3], #4
 800a81a:	6800      	ldr	r0, [r0, #0]
 800a81c:	9301      	str	r3, [sp, #4]
 800a81e:	f000 f83f 	bl	800a8a0 <_vfiprintf_r>
 800a822:	b002      	add	sp, #8
 800a824:	f85d eb04 	ldr.w	lr, [sp], #4
 800a828:	b003      	add	sp, #12
 800a82a:	4770      	bx	lr
 800a82c:	20000038 	.word	0x20000038

0800a830 <abort>:
 800a830:	b508      	push	{r3, lr}
 800a832:	2006      	movs	r0, #6
 800a834:	f000 f974 	bl	800ab20 <raise>
 800a838:	2001      	movs	r0, #1
 800a83a:	f7f8 ff79 	bl	8003730 <_exit>

0800a83e <_malloc_usable_size_r>:
 800a83e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a842:	1f18      	subs	r0, r3, #4
 800a844:	2b00      	cmp	r3, #0
 800a846:	bfbc      	itt	lt
 800a848:	580b      	ldrlt	r3, [r1, r0]
 800a84a:	18c0      	addlt	r0, r0, r3
 800a84c:	4770      	bx	lr

0800a84e <__sfputc_r>:
 800a84e:	6893      	ldr	r3, [r2, #8]
 800a850:	3b01      	subs	r3, #1
 800a852:	2b00      	cmp	r3, #0
 800a854:	b410      	push	{r4}
 800a856:	6093      	str	r3, [r2, #8]
 800a858:	da08      	bge.n	800a86c <__sfputc_r+0x1e>
 800a85a:	6994      	ldr	r4, [r2, #24]
 800a85c:	42a3      	cmp	r3, r4
 800a85e:	db01      	blt.n	800a864 <__sfputc_r+0x16>
 800a860:	290a      	cmp	r1, #10
 800a862:	d103      	bne.n	800a86c <__sfputc_r+0x1e>
 800a864:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a868:	f7fe b895 	b.w	8008996 <__swbuf_r>
 800a86c:	6813      	ldr	r3, [r2, #0]
 800a86e:	1c58      	adds	r0, r3, #1
 800a870:	6010      	str	r0, [r2, #0]
 800a872:	7019      	strb	r1, [r3, #0]
 800a874:	4608      	mov	r0, r1
 800a876:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a87a:	4770      	bx	lr

0800a87c <__sfputs_r>:
 800a87c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a87e:	4606      	mov	r6, r0
 800a880:	460f      	mov	r7, r1
 800a882:	4614      	mov	r4, r2
 800a884:	18d5      	adds	r5, r2, r3
 800a886:	42ac      	cmp	r4, r5
 800a888:	d101      	bne.n	800a88e <__sfputs_r+0x12>
 800a88a:	2000      	movs	r0, #0
 800a88c:	e007      	b.n	800a89e <__sfputs_r+0x22>
 800a88e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a892:	463a      	mov	r2, r7
 800a894:	4630      	mov	r0, r6
 800a896:	f7ff ffda 	bl	800a84e <__sfputc_r>
 800a89a:	1c43      	adds	r3, r0, #1
 800a89c:	d1f3      	bne.n	800a886 <__sfputs_r+0xa>
 800a89e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a8a0 <_vfiprintf_r>:
 800a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8a4:	460d      	mov	r5, r1
 800a8a6:	b09d      	sub	sp, #116	@ 0x74
 800a8a8:	4614      	mov	r4, r2
 800a8aa:	4698      	mov	r8, r3
 800a8ac:	4606      	mov	r6, r0
 800a8ae:	b118      	cbz	r0, 800a8b8 <_vfiprintf_r+0x18>
 800a8b0:	6a03      	ldr	r3, [r0, #32]
 800a8b2:	b90b      	cbnz	r3, 800a8b8 <_vfiprintf_r+0x18>
 800a8b4:	f7fd ff9e 	bl	80087f4 <__sinit>
 800a8b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8ba:	07d9      	lsls	r1, r3, #31
 800a8bc:	d405      	bmi.n	800a8ca <_vfiprintf_r+0x2a>
 800a8be:	89ab      	ldrh	r3, [r5, #12]
 800a8c0:	059a      	lsls	r2, r3, #22
 800a8c2:	d402      	bmi.n	800a8ca <_vfiprintf_r+0x2a>
 800a8c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8c6:	f7fe f98a 	bl	8008bde <__retarget_lock_acquire_recursive>
 800a8ca:	89ab      	ldrh	r3, [r5, #12]
 800a8cc:	071b      	lsls	r3, r3, #28
 800a8ce:	d501      	bpl.n	800a8d4 <_vfiprintf_r+0x34>
 800a8d0:	692b      	ldr	r3, [r5, #16]
 800a8d2:	b99b      	cbnz	r3, 800a8fc <_vfiprintf_r+0x5c>
 800a8d4:	4629      	mov	r1, r5
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f7fe f89c 	bl	8008a14 <__swsetup_r>
 800a8dc:	b170      	cbz	r0, 800a8fc <_vfiprintf_r+0x5c>
 800a8de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8e0:	07dc      	lsls	r4, r3, #31
 800a8e2:	d504      	bpl.n	800a8ee <_vfiprintf_r+0x4e>
 800a8e4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e8:	b01d      	add	sp, #116	@ 0x74
 800a8ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8ee:	89ab      	ldrh	r3, [r5, #12]
 800a8f0:	0598      	lsls	r0, r3, #22
 800a8f2:	d4f7      	bmi.n	800a8e4 <_vfiprintf_r+0x44>
 800a8f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8f6:	f7fe f973 	bl	8008be0 <__retarget_lock_release_recursive>
 800a8fa:	e7f3      	b.n	800a8e4 <_vfiprintf_r+0x44>
 800a8fc:	2300      	movs	r3, #0
 800a8fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800a900:	2320      	movs	r3, #32
 800a902:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a906:	f8cd 800c 	str.w	r8, [sp, #12]
 800a90a:	2330      	movs	r3, #48	@ 0x30
 800a90c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aabc <_vfiprintf_r+0x21c>
 800a910:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a914:	f04f 0901 	mov.w	r9, #1
 800a918:	4623      	mov	r3, r4
 800a91a:	469a      	mov	sl, r3
 800a91c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a920:	b10a      	cbz	r2, 800a926 <_vfiprintf_r+0x86>
 800a922:	2a25      	cmp	r2, #37	@ 0x25
 800a924:	d1f9      	bne.n	800a91a <_vfiprintf_r+0x7a>
 800a926:	ebba 0b04 	subs.w	fp, sl, r4
 800a92a:	d00b      	beq.n	800a944 <_vfiprintf_r+0xa4>
 800a92c:	465b      	mov	r3, fp
 800a92e:	4622      	mov	r2, r4
 800a930:	4629      	mov	r1, r5
 800a932:	4630      	mov	r0, r6
 800a934:	f7ff ffa2 	bl	800a87c <__sfputs_r>
 800a938:	3001      	adds	r0, #1
 800a93a:	f000 80a7 	beq.w	800aa8c <_vfiprintf_r+0x1ec>
 800a93e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a940:	445a      	add	r2, fp
 800a942:	9209      	str	r2, [sp, #36]	@ 0x24
 800a944:	f89a 3000 	ldrb.w	r3, [sl]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	f000 809f 	beq.w	800aa8c <_vfiprintf_r+0x1ec>
 800a94e:	2300      	movs	r3, #0
 800a950:	f04f 32ff 	mov.w	r2, #4294967295
 800a954:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a958:	f10a 0a01 	add.w	sl, sl, #1
 800a95c:	9304      	str	r3, [sp, #16]
 800a95e:	9307      	str	r3, [sp, #28]
 800a960:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a964:	931a      	str	r3, [sp, #104]	@ 0x68
 800a966:	4654      	mov	r4, sl
 800a968:	2205      	movs	r2, #5
 800a96a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a96e:	4853      	ldr	r0, [pc, #332]	@ (800aabc <_vfiprintf_r+0x21c>)
 800a970:	f7f5 fc3e 	bl	80001f0 <memchr>
 800a974:	9a04      	ldr	r2, [sp, #16]
 800a976:	b9d8      	cbnz	r0, 800a9b0 <_vfiprintf_r+0x110>
 800a978:	06d1      	lsls	r1, r2, #27
 800a97a:	bf44      	itt	mi
 800a97c:	2320      	movmi	r3, #32
 800a97e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a982:	0713      	lsls	r3, r2, #28
 800a984:	bf44      	itt	mi
 800a986:	232b      	movmi	r3, #43	@ 0x2b
 800a988:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a98c:	f89a 3000 	ldrb.w	r3, [sl]
 800a990:	2b2a      	cmp	r3, #42	@ 0x2a
 800a992:	d015      	beq.n	800a9c0 <_vfiprintf_r+0x120>
 800a994:	9a07      	ldr	r2, [sp, #28]
 800a996:	4654      	mov	r4, sl
 800a998:	2000      	movs	r0, #0
 800a99a:	f04f 0c0a 	mov.w	ip, #10
 800a99e:	4621      	mov	r1, r4
 800a9a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9a4:	3b30      	subs	r3, #48	@ 0x30
 800a9a6:	2b09      	cmp	r3, #9
 800a9a8:	d94b      	bls.n	800aa42 <_vfiprintf_r+0x1a2>
 800a9aa:	b1b0      	cbz	r0, 800a9da <_vfiprintf_r+0x13a>
 800a9ac:	9207      	str	r2, [sp, #28]
 800a9ae:	e014      	b.n	800a9da <_vfiprintf_r+0x13a>
 800a9b0:	eba0 0308 	sub.w	r3, r0, r8
 800a9b4:	fa09 f303 	lsl.w	r3, r9, r3
 800a9b8:	4313      	orrs	r3, r2
 800a9ba:	9304      	str	r3, [sp, #16]
 800a9bc:	46a2      	mov	sl, r4
 800a9be:	e7d2      	b.n	800a966 <_vfiprintf_r+0xc6>
 800a9c0:	9b03      	ldr	r3, [sp, #12]
 800a9c2:	1d19      	adds	r1, r3, #4
 800a9c4:	681b      	ldr	r3, [r3, #0]
 800a9c6:	9103      	str	r1, [sp, #12]
 800a9c8:	2b00      	cmp	r3, #0
 800a9ca:	bfbb      	ittet	lt
 800a9cc:	425b      	neglt	r3, r3
 800a9ce:	f042 0202 	orrlt.w	r2, r2, #2
 800a9d2:	9307      	strge	r3, [sp, #28]
 800a9d4:	9307      	strlt	r3, [sp, #28]
 800a9d6:	bfb8      	it	lt
 800a9d8:	9204      	strlt	r2, [sp, #16]
 800a9da:	7823      	ldrb	r3, [r4, #0]
 800a9dc:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9de:	d10a      	bne.n	800a9f6 <_vfiprintf_r+0x156>
 800a9e0:	7863      	ldrb	r3, [r4, #1]
 800a9e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9e4:	d132      	bne.n	800aa4c <_vfiprintf_r+0x1ac>
 800a9e6:	9b03      	ldr	r3, [sp, #12]
 800a9e8:	1d1a      	adds	r2, r3, #4
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	9203      	str	r2, [sp, #12]
 800a9ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9f2:	3402      	adds	r4, #2
 800a9f4:	9305      	str	r3, [sp, #20]
 800a9f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aacc <_vfiprintf_r+0x22c>
 800a9fa:	7821      	ldrb	r1, [r4, #0]
 800a9fc:	2203      	movs	r2, #3
 800a9fe:	4650      	mov	r0, sl
 800aa00:	f7f5 fbf6 	bl	80001f0 <memchr>
 800aa04:	b138      	cbz	r0, 800aa16 <_vfiprintf_r+0x176>
 800aa06:	9b04      	ldr	r3, [sp, #16]
 800aa08:	eba0 000a 	sub.w	r0, r0, sl
 800aa0c:	2240      	movs	r2, #64	@ 0x40
 800aa0e:	4082      	lsls	r2, r0
 800aa10:	4313      	orrs	r3, r2
 800aa12:	3401      	adds	r4, #1
 800aa14:	9304      	str	r3, [sp, #16]
 800aa16:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa1a:	4829      	ldr	r0, [pc, #164]	@ (800aac0 <_vfiprintf_r+0x220>)
 800aa1c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa20:	2206      	movs	r2, #6
 800aa22:	f7f5 fbe5 	bl	80001f0 <memchr>
 800aa26:	2800      	cmp	r0, #0
 800aa28:	d03f      	beq.n	800aaaa <_vfiprintf_r+0x20a>
 800aa2a:	4b26      	ldr	r3, [pc, #152]	@ (800aac4 <_vfiprintf_r+0x224>)
 800aa2c:	bb1b      	cbnz	r3, 800aa76 <_vfiprintf_r+0x1d6>
 800aa2e:	9b03      	ldr	r3, [sp, #12]
 800aa30:	3307      	adds	r3, #7
 800aa32:	f023 0307 	bic.w	r3, r3, #7
 800aa36:	3308      	adds	r3, #8
 800aa38:	9303      	str	r3, [sp, #12]
 800aa3a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa3c:	443b      	add	r3, r7
 800aa3e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa40:	e76a      	b.n	800a918 <_vfiprintf_r+0x78>
 800aa42:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa46:	460c      	mov	r4, r1
 800aa48:	2001      	movs	r0, #1
 800aa4a:	e7a8      	b.n	800a99e <_vfiprintf_r+0xfe>
 800aa4c:	2300      	movs	r3, #0
 800aa4e:	3401      	adds	r4, #1
 800aa50:	9305      	str	r3, [sp, #20]
 800aa52:	4619      	mov	r1, r3
 800aa54:	f04f 0c0a 	mov.w	ip, #10
 800aa58:	4620      	mov	r0, r4
 800aa5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa5e:	3a30      	subs	r2, #48	@ 0x30
 800aa60:	2a09      	cmp	r2, #9
 800aa62:	d903      	bls.n	800aa6c <_vfiprintf_r+0x1cc>
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d0c6      	beq.n	800a9f6 <_vfiprintf_r+0x156>
 800aa68:	9105      	str	r1, [sp, #20]
 800aa6a:	e7c4      	b.n	800a9f6 <_vfiprintf_r+0x156>
 800aa6c:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa70:	4604      	mov	r4, r0
 800aa72:	2301      	movs	r3, #1
 800aa74:	e7f0      	b.n	800aa58 <_vfiprintf_r+0x1b8>
 800aa76:	ab03      	add	r3, sp, #12
 800aa78:	9300      	str	r3, [sp, #0]
 800aa7a:	462a      	mov	r2, r5
 800aa7c:	4b12      	ldr	r3, [pc, #72]	@ (800aac8 <_vfiprintf_r+0x228>)
 800aa7e:	a904      	add	r1, sp, #16
 800aa80:	4630      	mov	r0, r6
 800aa82:	f7fd fa75 	bl	8007f70 <_printf_float>
 800aa86:	4607      	mov	r7, r0
 800aa88:	1c78      	adds	r0, r7, #1
 800aa8a:	d1d6      	bne.n	800aa3a <_vfiprintf_r+0x19a>
 800aa8c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa8e:	07d9      	lsls	r1, r3, #31
 800aa90:	d405      	bmi.n	800aa9e <_vfiprintf_r+0x1fe>
 800aa92:	89ab      	ldrh	r3, [r5, #12]
 800aa94:	059a      	lsls	r2, r3, #22
 800aa96:	d402      	bmi.n	800aa9e <_vfiprintf_r+0x1fe>
 800aa98:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa9a:	f7fe f8a1 	bl	8008be0 <__retarget_lock_release_recursive>
 800aa9e:	89ab      	ldrh	r3, [r5, #12]
 800aaa0:	065b      	lsls	r3, r3, #25
 800aaa2:	f53f af1f 	bmi.w	800a8e4 <_vfiprintf_r+0x44>
 800aaa6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aaa8:	e71e      	b.n	800a8e8 <_vfiprintf_r+0x48>
 800aaaa:	ab03      	add	r3, sp, #12
 800aaac:	9300      	str	r3, [sp, #0]
 800aaae:	462a      	mov	r2, r5
 800aab0:	4b05      	ldr	r3, [pc, #20]	@ (800aac8 <_vfiprintf_r+0x228>)
 800aab2:	a904      	add	r1, sp, #16
 800aab4:	4630      	mov	r0, r6
 800aab6:	f7fd fcf3 	bl	80084a0 <_printf_i>
 800aaba:	e7e4      	b.n	800aa86 <_vfiprintf_r+0x1e6>
 800aabc:	0800b8fa 	.word	0x0800b8fa
 800aac0:	0800b904 	.word	0x0800b904
 800aac4:	08007f71 	.word	0x08007f71
 800aac8:	0800a87d 	.word	0x0800a87d
 800aacc:	0800b900 	.word	0x0800b900

0800aad0 <_raise_r>:
 800aad0:	291f      	cmp	r1, #31
 800aad2:	b538      	push	{r3, r4, r5, lr}
 800aad4:	4605      	mov	r5, r0
 800aad6:	460c      	mov	r4, r1
 800aad8:	d904      	bls.n	800aae4 <_raise_r+0x14>
 800aada:	2316      	movs	r3, #22
 800aadc:	6003      	str	r3, [r0, #0]
 800aade:	f04f 30ff 	mov.w	r0, #4294967295
 800aae2:	bd38      	pop	{r3, r4, r5, pc}
 800aae4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800aae6:	b112      	cbz	r2, 800aaee <_raise_r+0x1e>
 800aae8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800aaec:	b94b      	cbnz	r3, 800ab02 <_raise_r+0x32>
 800aaee:	4628      	mov	r0, r5
 800aaf0:	f000 f830 	bl	800ab54 <_getpid_r>
 800aaf4:	4622      	mov	r2, r4
 800aaf6:	4601      	mov	r1, r0
 800aaf8:	4628      	mov	r0, r5
 800aafa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800aafe:	f000 b817 	b.w	800ab30 <_kill_r>
 800ab02:	2b01      	cmp	r3, #1
 800ab04:	d00a      	beq.n	800ab1c <_raise_r+0x4c>
 800ab06:	1c59      	adds	r1, r3, #1
 800ab08:	d103      	bne.n	800ab12 <_raise_r+0x42>
 800ab0a:	2316      	movs	r3, #22
 800ab0c:	6003      	str	r3, [r0, #0]
 800ab0e:	2001      	movs	r0, #1
 800ab10:	e7e7      	b.n	800aae2 <_raise_r+0x12>
 800ab12:	2100      	movs	r1, #0
 800ab14:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ab18:	4620      	mov	r0, r4
 800ab1a:	4798      	blx	r3
 800ab1c:	2000      	movs	r0, #0
 800ab1e:	e7e0      	b.n	800aae2 <_raise_r+0x12>

0800ab20 <raise>:
 800ab20:	4b02      	ldr	r3, [pc, #8]	@ (800ab2c <raise+0xc>)
 800ab22:	4601      	mov	r1, r0
 800ab24:	6818      	ldr	r0, [r3, #0]
 800ab26:	f7ff bfd3 	b.w	800aad0 <_raise_r>
 800ab2a:	bf00      	nop
 800ab2c:	20000038 	.word	0x20000038

0800ab30 <_kill_r>:
 800ab30:	b538      	push	{r3, r4, r5, lr}
 800ab32:	4d07      	ldr	r5, [pc, #28]	@ (800ab50 <_kill_r+0x20>)
 800ab34:	2300      	movs	r3, #0
 800ab36:	4604      	mov	r4, r0
 800ab38:	4608      	mov	r0, r1
 800ab3a:	4611      	mov	r1, r2
 800ab3c:	602b      	str	r3, [r5, #0]
 800ab3e:	f7f8 fde7 	bl	8003710 <_kill>
 800ab42:	1c43      	adds	r3, r0, #1
 800ab44:	d102      	bne.n	800ab4c <_kill_r+0x1c>
 800ab46:	682b      	ldr	r3, [r5, #0]
 800ab48:	b103      	cbz	r3, 800ab4c <_kill_r+0x1c>
 800ab4a:	6023      	str	r3, [r4, #0]
 800ab4c:	bd38      	pop	{r3, r4, r5, pc}
 800ab4e:	bf00      	nop
 800ab50:	20000b4c 	.word	0x20000b4c

0800ab54 <_getpid_r>:
 800ab54:	f7f8 bdd4 	b.w	8003700 <_getpid>

0800ab58 <_init>:
 800ab58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5a:	bf00      	nop
 800ab5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab5e:	bc08      	pop	{r3}
 800ab60:	469e      	mov	lr, r3
 800ab62:	4770      	bx	lr

0800ab64 <_fini>:
 800ab64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab66:	bf00      	nop
 800ab68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ab6a:	bc08      	pop	{r3}
 800ab6c:	469e      	mov	lr, r3
 800ab6e:	4770      	bx	lr
