
Circuit 1 cell nfet_05v0 and Circuit 2 cell nfet_06v0 are black boxes.
Warning: Equate pins:  cell nfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell nfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: nfet_05v0                       |Circuit 2: nfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes nfet_05v0 and nfet_06v0 are equivalent.

Circuit 1 cell pfet_05v0 and Circuit 2 cell pfet_06v0 are black boxes.
Warning: Equate pins:  cell pfet_05v0 is a placeholder, treated as a black box.
Warning: Equate pins:  cell pfet_06v0 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: pfet_05v0                       |Circuit 2: pfet_06v0                       
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes pfet_05v0 and pfet_06v0 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
nfet_05v0 (8)                              |nfet_06v0 (8)                              
pfet_05v0 (8)                              |pfet_06v0 (8)                              
Number of devices: 16                      |Number of devices: 16                      
Number of nets: 15                         |Number of nets: 15                         
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__latq_1 |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__latq_1 
-------------------------------------------|-------------------------------------------
E                                          |E                                          
D                                          |D                                          
Q                                          |Q                                          
VPW                                        |VPW                                        
VNW                                        |VNW                                        
VSS                                        |VSS                                        
VDD                                        |VDD                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__latq_1 and gf180mcu_fd_sc_mcu9t5v0__latq_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
pfet_05v0 (2)                              |pfet_06v0 (2)                              
nfet_05v0 (2)                              |nfet_06v0 (2)                              
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 8                          |Number of nets: 8                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__nand2_ |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__nand2_ 
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
A2                                         |A2                                         
VPW                                        |VPW                                        
A1                                         |A1                                         
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__nand2_1 and gf180mcu_fd_sc_mcu9t5v0__nand2_1 are equivalent.

Subcircuit summary:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
pfet_05v0 (1)                              |pfet_06v0 (1)                              
nfet_05v0 (1)                              |nfet_06v0 (1)                              
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 6                          |Number of nets: 6                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: gf180mcu_fd_sc_mcu9t5v0__inv_1  |Circuit 2: gf180mcu_fd_sc_mcu9t5v0__inv_1  
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VPW                                        |VPW                                        
VDD                                        |VDD                                        
VNW                                        |VNW                                        
ZN                                         |ZN                                         
I                                          |I                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes gf180mcu_fd_sc_mcu9t5v0__inv_1 and gf180mcu_fd_sc_mcu9t5v0__inv_1 are equivalent.

Cell DFF_2phase_1 (0) disconnected node: Q
Subcircuit summary:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        |gf180mcu_fd_sc_mcu9t5v0__latq_1 (2)        
gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       |gf180mcu_fd_sc_mcu9t5v0__nand2_1 (1)       
gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         |gf180mcu_fd_sc_mcu9t5v0__inv_1 (1)         
Number of devices: 4                       |Number of devices: 4                       
Number of nets: 10                         |Number of nets: 10                         
---------------------------------------------------------------------------------------
NET mismatches: Class fragments follow (with fanout counts):
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    

---------------------------------------------------------------------------------------
Net: VSS                                   |Net: VSSd                                  
  gf180mcu_fd_sc_mcu9t5v0__latq_1/VSS = 2  |  gf180mcu_fd_sc_mcu9t5v0__latq_1/VSS = 2  
  gf180mcu_fd_sc_mcu9t5v0__latq_1/VPW = 2  |  gf180mcu_fd_sc_mcu9t5v0__latq_1/VPW = 2  
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VSS = 1 |  gf180mcu_fd_sc_mcu9t5v0__inv_1/VSS = 1   
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VPW = 1 |  gf180mcu_fd_sc_mcu9t5v0__inv_1/VPW = 1   
  gf180mcu_fd_sc_mcu9t5v0__inv_1/VSS = 1   |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VSS = 1 
  gf180mcu_fd_sc_mcu9t5v0__inv_1/VPW = 1   |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VPW = 1 
                                           |                                           
Net: VDD                                   |Net: VDDd                                  
  gf180mcu_fd_sc_mcu9t5v0__latq_1/VDD = 2  |  gf180mcu_fd_sc_mcu9t5v0__latq_1/VDD = 2  
  gf180mcu_fd_sc_mcu9t5v0__latq_1/VNW = 2  |  gf180mcu_fd_sc_mcu9t5v0__latq_1/VNW = 2  
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VDD = 1 |  gf180mcu_fd_sc_mcu9t5v0__inv_1/VDD = 1   
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VNW = 1 |  gf180mcu_fd_sc_mcu9t5v0__inv_1/VNW = 1   
  gf180mcu_fd_sc_mcu9t5v0__inv_1/VDD = 1   |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VDD = 1 
  gf180mcu_fd_sc_mcu9t5v0__inv_1/VNW = 1   |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/VNW = 1 
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: EN                                    |Net: EN                                    
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/A1 = 1  |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/A2 = 1  
---------------------------------------------------------------------------------------

---------------------------------------------------------------------------------------
Net: gf180mcu_fd_sc_mcu9t5v0__inv_1_0/I    |Net: net1                                  
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/ZN = 1  |  gf180mcu_fd_sc_mcu9t5v0__inv_1/I = 1     
  gf180mcu_fd_sc_mcu9t5v0__inv_1/I = 1     |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/ZN = 1  
                                           |                                           
Net: gf180mcu_fd_sc_mcu9t5v0__latq_1_0/Q   |Net: Q                                     
  gf180mcu_fd_sc_mcu9t5v0__latq_1/Q = 1    |  gf180mcu_fd_sc_mcu9t5v0__latq_1/Q = 1    
  gf180mcu_fd_sc_mcu9t5v0__nand2_1/A2 = 1  |  gf180mcu_fd_sc_mcu9t5v0__nand2_1/A1 = 1  
---------------------------------------------------------------------------------------
DEVICE mismatches: Class fragments follow (with node fanout counts):
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    

---------------------------------------------------------------------------------------
Instance: gf180mcu_fd_sc_mcu9t5v0__nand2_1 |Instance: gf180mcu_fd_sc_mcu9t5v0__nand2_1 
  A1 = 1                                   |  A1 = 2                                   
  A2 = 2                                   |  A2 = 1                                   
  VDD = 8                                  |  VDD = 8                                  
  VSS = 8                                  |  VSS = 8                                  
  ZN = 2                                   |  ZN = 2                                   
  VNW = 8                                  |  VNW = 8                                  
  VPW = 8                                  |  VPW = 8                                  
---------------------------------------------------------------------------------------
Netlists do not match.
Port matching may fail to disambiguate symmetries.

Subcircuit pins:
Circuit 1: DFF_2phase_1                    |Circuit 2: DFF_2phase_1                    
-------------------------------------------|-------------------------------------------
VSS                                        |VSSd **Mismatch**                          
VDD                                        |VDDd **Mismatch**                          
EN                                         |EN                                         
D                                          |D                                          
PHI_1                                      |PHI_1                                      
PHI_2                                      |PHI_2                                      
gated_control                              |gated_control                              
(no pin, node is gf180mcu_fd_sc_mcu9t5v0__ |Q                                          
Q                                          |(no matching pin)                          
---------------------------------------------------------------------------------------
Cell pin lists for DFF_2phase_1 and DFF_2phase_1 altered to match.
Device classes DFF_2phase_1 and DFF_2phase_1 are equivalent.

Final result: Top level cell failed pin matching.
