// Seed: 3733127493
module module_0;
  wire id_1;
  logic [7:0][1 : -1 'd0] id_2;
  initial id_3(id_3, -1,, id_2[1 :-1]);
endmodule
module module_1 (
    input uwire id_0,
    output supply1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri id_4,
    input wand id_5,
    input wire id_6,
    input uwire id_7,
    input wand id_8
    , id_24,
    input tri1 id_9,
    input tri1 id_10,
    input supply0 id_11,
    input uwire id_12,
    output wand id_13,
    input tri1 id_14,
    inout tri1 id_15,
    input wor id_16,
    input uwire id_17,
    input tri1 id_18,
    output supply0 id_19,
    input supply1 id_20,
    output wire id_21,
    input supply1 id_22
);
  assign id_1 = -1;
  module_0 modCall_1 ();
endmodule
