# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:08:12 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(25): near "begin": syntax error, unexpected begin.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(31): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(31): near "<=": syntax error, unexpected <=.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(31): (vlog-13205) Syntax error found in the scope following 'ns'. Is there a missing '::'?
# End time: 13:08:13 on Oct 09,2025, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:08:49 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(25): near "begin": syntax error, unexpected begin.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(31): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(31): near "<=": syntax error, unexpected <=.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(31): (vlog-13205) Syntax error found in the scope following 'ns'. Is there a missing '::'?
# End time: 13:08:49 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:10:38 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(25): near "begin": syntax error, unexpected begin.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(31): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(31): near "<=": syntax error, unexpected <=.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(31): (vlog-13205) Syntax error found in the scope following 'ns'. Is there a missing '::'?
# End time: 13:10:38 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:11:57 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(25): near "begin": syntax error, unexpected begin.
# ** Error: (vlog-13025) ** while parsing file included at tb.v(1)
# ** at assign1.v(30): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(35): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(37): near "<=": syntax error, unexpected <=.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(37): (vlog-13205) Syntax error found in the scope following 'ns'. Is there a missing '::'?
# End time: 13:11:57 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:12:57 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(25): near "begin": syntax error, unexpected begin.
# ** Error: (vlog-13025) ** while parsing file included at tb.v(1)
# ** at assign1.v(30): near ":": Syntax error. Statement labels are only allowed in SystemVerilog.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(35): A label for a block can be specified before 'begin' only in SystemVerilog.
# ** Error: (vlog-13069) ** while parsing file included at tb.v(1)
# ** at assign1.v(37): near "<=": syntax error, unexpected <=.
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(37): (vlog-13205) Syntax error found in the scope following 'ns'. Is there a missing '::'?
# End time: 13:12:57 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:14:09 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:14:09 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 13:14:09 on Oct 09,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Note: (vopt-143) Recognized 1 FSM in module "assign1(fast)".
# Loading work.tb(fast)
# Loading work.assign1(fast)
# clk_i=0 rst_i=0 pready_i=0 pselx_o=0 penable_o=0 Time=0
# clk_i=1 rst_i=0 pready_i=0 pselx_o=0 penable_o=0 Time=5
# clk_i=0 rst_i=0 pready_i=0 pselx_o=0 penable_o=0 Time=10
# clk_i=1 rst_i=0 pready_i=0 pselx_o=0 penable_o=0 Time=15
# clk_i=0 rst_i=1 pready_i=0 pselx_o=0 penable_o=0 Time=20
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=25
# clk_i=0 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=30
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=35
# clk_i=0 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=40
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=45
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=50
# clk_i=1 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=55
# clk_i=0 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=60
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=65
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=70
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=75
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=80
# clk_i=1 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=85
# clk_i=0 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=90
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=95
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=100
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=105
# clk_i=0 rst_i=1 pready_i=0 pselx_o=1 penable_o=1 Time=110
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=1 Time=115
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=120
# clk_i=1 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=125
# clk_i=0 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=130
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=135
# clk_i=0 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=140
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=145
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=150
# clk_i=1 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=155
# clk_i=0 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=160
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=165
# clk_i=0 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=170
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=175
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=180
# clk_i=1 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=185
# clk_i=0 rst_i=1 pready_i=0 pselx_o=0 penable_o=0 Time=190
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=0 Time=195
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=200
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=205
# clk_i=0 rst_i=1 pready_i=0 pselx_o=1 penable_o=1 Time=210
# clk_i=1 rst_i=1 pready_i=0 pselx_o=1 penable_o=1 Time=215
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=220
# clk_i=1 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=225
# clk_i=0 rst_i=1 pready_i=1 pselx_o=0 penable_o=0 Time=230
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=235
# clk_i=0 rst_i=1 pready_i=1 pselx_o=1 penable_o=0 Time=240
# clk_i=1 rst_i=1 pready_i=1 pselx_o=1 penable_o=1 Time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:22:10 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# ** Error: ** while parsing file included at tb.v(1)
# ** at assign1.v(34): (vlog-2730) Undefined variable: 'transer'.
# -- Compiling module tb
# End time: 13:22:10 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:24:19 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# -- Compiling module tb
# ** Error: (vlog-13069) tb.v(27): near "end": syntax error, unexpected end, expecting ';'.
# End time: 13:24:19 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/questasim64_10.7c/win64/vlog failed.
# Error in macro ./run.do line 1
# C:/questasim64_10.7c/win64/vlog failed.
#     while executing
# "vlog tb.v +acc"
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:24:40 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:24:40 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:24:41 on Oct 09,2025, Elapsed time: 0:10:32
# Errors: 8, Warnings: 0
# vsim tb 
# Start time: 13:24:41 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "assign1(fast)".
# Loading work.tb(fast)
# Loading work.assign1(fast)
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=0
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=5
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=10
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=15
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=20
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=25
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=30
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=35
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=40
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=45
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=0 penable_o=0 Time=50
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=55
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=60
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=65
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=70
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=75
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=0 penable_o=0 Time=80
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=85
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=90
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=95
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=100
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=105
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=110
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=115
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=120
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=125
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=130
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=135
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=140
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=145
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=150
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=155
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=160
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=165
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=170
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=175
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=180
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=185
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=190
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=195
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=200
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=205
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=210
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=215
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=220
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=225
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=230
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=235
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=240
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:31:26 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:31:26 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:31:27 on Oct 09,2025, Elapsed time: 0:06:46
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 13:31:27 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.assign1(fast)
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=0
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=5
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=10
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=15
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=20
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=25
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=30
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=35
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=40
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=45
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=50
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=55
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=60
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=65
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=70
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=75
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=80
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=85
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=90
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=95
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=100
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=105
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=110
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=115
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=120
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=125
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=130
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=135
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=140
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=145
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=150
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=155
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=160
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=165
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=170
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=175
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=180
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=185
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=190
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=195
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=200
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=205
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=210
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=215
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=220
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=225
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=230
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=235
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=240
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:31:42 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:31:42 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:31:43 on Oct 09,2025, Elapsed time: 0:00:16
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 13:31:43 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb(fast)
# Loading work.assign1(fast)
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=0
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=5
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=10
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=15
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=20
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=25
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=30
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=35
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=40
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=45
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=0 penable_o=0 Time=50
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=55
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=60
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=65
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=70
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=75
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=80
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=85
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=90
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=95
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=100
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=105
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=110
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=115
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=120
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=125
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=130
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=135
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=140
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=145
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=150
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=155
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=160
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=165
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=170
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=175
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=180
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=185
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=190
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=195
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=200
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=205
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=210
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=215
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=220
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=225
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=230
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=235
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=240
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=245
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 13:33:35 on Oct 09,2025
# vlog -reportprogress 300 tb.v "+acc" 
# -- Compiling module assign1
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 13:33:35 on Oct 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:33:36 on Oct 09,2025, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim tb 
# Start time: 13:33:36 on Oct 09,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Note: (vopt-143) Recognized 1 FSM in module "assign1(fast)".
# Loading work.tb(fast)
# Loading work.assign1(fast)
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=0
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=5
# clk_i=0 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=10
# clk_i=1 rst_i=0 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=15
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=20
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=25
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=0 Time=30
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=1 Time=35
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=1 Time=40
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=45
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=0 penable_o=0 Time=50
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=55
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=60
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=1 Time=65
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=1 Time=70
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=75
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=0 penable_o=0 Time=80
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=85
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=90
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=95
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=1 Time=100
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=105
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=0 penable_o=0 Time=110
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=115
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=120
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=1 Time=125
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=1 Time=130
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=135
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=140
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=145
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=1 Time=150
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=155
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=160
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=165
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=170
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=175
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=1 Time=180
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=185
# clk_i=0 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=0 Time=190
# clk_i=1 rst_i=1 pready_i=1 transfer_i=0 pselx_o=1 penable_o=1 Time=195
# clk_i=0 rst_i=1 pready_i=0 transfer_i=0 pselx_o=1 penable_o=1 Time=200
# clk_i=1 rst_i=1 pready_i=0 transfer_i=0 pselx_o=0 penable_o=0 Time=205
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=0 penable_o=0 Time=210
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=215
# clk_i=0 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=220
# clk_i=1 rst_i=1 pready_i=0 transfer_i=1 pselx_o=1 penable_o=0 Time=225
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=1 Time=230
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=235
# clk_i=0 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=0 Time=240
# clk_i=1 rst_i=1 pready_i=1 transfer_i=1 pselx_o=1 penable_o=1 Time=245
