# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../src/vlg_design.v" \
"../../../../../tb/testbench_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
