// LAMXO256C LAMXO256E LCMXO256C LCMXO256E
chip CHIP0 {
	kind machxo;
	columns {
		null, // X0
		// clock
		io_s[1, quad] + io_n[0, hex], // X1
		io_s[1, quad] + io_n[0, quad], // X2
		io_s[1, quad] + io_n[0, hex], // X3
		io_s[1, quad] + io_n[0, quad], // X4
		null, // X5
	}
	col_clk X1;
	rows {
		io, // Y0
		fplc + io_w[1, double] + io_e[0, double], // Y1
		fplc + io_w[1, double] + io_e[0, double], // Y2
		plc + io_w[1, quad] + io_e[0, quad], // Y3
		plc + io_w[1, double] + io_e[0, double], // Y4
		// clock
		plc + io_w[1, quad] + io_e[0, quad], // Y5
		plc + io_w[1, double] + io_e[0, double], // Y6
		fplc + io_w[1, quad] + io_e[0, quad], // Y7
		fplc + io_w[1, double] + io_e[0, double], // Y8
		io, // Y9
	}
	row_clk Y5;
	special_loc CONFIG = D0X5Y2;
	special_loc OSC = D0X0Y5;
	special_io CLOCK_S0 = IOB_S2_2;
	special_io CLOCK_S1 = IOB_S2_0;
	special_io CLOCK_N0 = IOB_N3_0;
	special_io CLOCK_N1 = IOB_N3_1;
	special_io GSR = IOB_W5_3;
	special_io TSALL = IOB_W4_1;
	special_io SLEEP_N = IOB_S4_1;
	io_direct IOB_W1_0 = D0X1Y2_2;
	io_direct IOB_W1_1 = D0X1Y2_3;
	io_direct IOB_W2_0 = D0X1Y2_0;
	io_direct IOB_W2_1 = D0X1Y2_1;
	io_direct IOB_W3_0 = D0X1Y3_0;
	io_direct IOB_W3_1 = D0X1Y3_1;
	io_direct IOB_W3_2 = D0X1Y3_2;
	io_direct IOB_W3_3 = D0X1Y3_3;
	io_direct IOB_W4_0 = D0X1Y4_1;
	io_direct IOB_W4_1 = D0X1Y4_2;
	io_direct IOB_W5_0 = D0X1Y5_0;
	io_direct IOB_W5_1 = D0X1Y5_1;
	io_direct IOB_W5_2 = D0X1Y5_2;
	io_direct IOB_W5_3 = D0X1Y4_0;
	io_direct IOB_W6_0 = D0X1Y6_2;
	io_direct IOB_W6_1 = D0X1Y6_3;
	io_direct IOB_W7_0 = D0X1Y7_2;
	io_direct IOB_W7_1 = D0X1Y7_3;
	io_direct IOB_W7_2 = D0X1Y6_0;
	io_direct IOB_W7_3 = D0X1Y6_1;
	io_direct IOB_W8_0 = D0X1Y7_0;
	io_direct IOB_W8_1 = D0X1Y7_1;
	io_direct IOB_E1_0 = D0X4Y2_2;
	io_direct IOB_E1_1 = D0X4Y2_3;
	io_direct IOB_E2_0 = D0X4Y2_0;
	io_direct IOB_E2_1 = D0X4Y2_1;
	io_direct IOB_E3_0 = D0X4Y3_0;
	io_direct IOB_E3_1 = D0X4Y3_1;
	io_direct IOB_E3_2 = D0X4Y3_2;
	io_direct IOB_E3_3 = D0X4Y3_3;
	io_direct IOB_E4_0 = D0X4Y4_1;
	io_direct IOB_E4_1 = D0X4Y4_2;
	io_direct IOB_E5_0 = D0X4Y5_0;
	io_direct IOB_E5_1 = D0X4Y5_1;
	io_direct IOB_E5_2 = D0X4Y5_2;
	io_direct IOB_E5_3 = D0X4Y4_0;
	io_direct IOB_E6_0 = D0X4Y6_2;
	io_direct IOB_E6_1 = D0X4Y6_3;
	io_direct IOB_E7_0 = D0X4Y7_2;
	io_direct IOB_E7_1 = D0X4Y7_3;
	io_direct IOB_E7_2 = D0X4Y6_0;
	io_direct IOB_E7_3 = D0X4Y6_1;
	io_direct IOB_E8_0 = D0X4Y7_0;
	io_direct IOB_E8_1 = D0X4Y7_1;
	io_direct IOB_S1_0 = D0X1Y1_0;
	io_direct IOB_S1_1 = D0X1Y1_1;
	io_direct IOB_S1_2 = D0X1Y1_2;
	io_direct IOB_S1_3 = D0X1Y1_3;
	io_direct IOB_S2_0 = D0X2Y1_0;
	io_direct IOB_S2_1 = D0X2Y1_1;
	io_direct IOB_S2_2 = D0X2Y1_2;
	io_direct IOB_S2_3 = D0X2Y1_3;
	io_direct IOB_S3_0 = D0X3Y1_0;
	io_direct IOB_S3_1 = D0X3Y1_1;
	io_direct IOB_S3_2 = D0X3Y1_2;
	io_direct IOB_S3_3 = D0X3Y1_3;
	io_direct IOB_S4_0 = D0X4Y1_0;
	io_direct IOB_S4_1 = D0X4Y1_1;
	io_direct IOB_S4_2 = D0X4Y1_2;
	io_direct IOB_S4_3 = D0X4Y1_3;
	io_direct IOB_N1_0 = D0X1Y8_0;
	io_direct IOB_N1_1 = D0X1Y8_1;
	io_direct IOB_N1_2 = D0X1Y8_2;
	io_direct IOB_N1_3 = D0X1Y8_3;
	io_direct IOB_N1_4 = D0X1Y8_4;
	io_direct IOB_N1_5 = D0X1Y8_5;
	io_direct IOB_N2_0 = D0X2Y8_0;
	io_direct IOB_N2_1 = D0X2Y8_1;
	io_direct IOB_N2_2 = D0X2Y8_2;
	io_direct IOB_N2_3 = D0X2Y8_3;
	io_direct IOB_N3_0 = D0X3Y8_0;
	io_direct IOB_N3_1 = D0X3Y8_1;
	io_direct IOB_N3_2 = D0X3Y8_2;
	io_direct IOB_N3_3 = D0X3Y8_3;
	io_direct IOB_N3_4 = D0X3Y8_4;
	io_direct IOB_N3_5 = D0X3Y8_5;
	io_direct IOB_N4_0 = D0X4Y8_0;
	io_direct IOB_N4_1 = D0X4Y8_1;
	io_direct IOB_N4_2 = D0X4Y8_2;
	io_direct IOB_N4_3 = D0X4Y8_3;
}

// LAMXO640C LAMXO640E LCMXO640C LCMXO640E LPTM10-12107 LPTM10-1247
chip CHIP1 {
	kind machxo;
	columns {
		null, // X0
		// clock
		io_s[2, quad] + io_n[0, hex], // X1
		io_s[2, quad] + io_n[0, hex], // X2
		io_s[2, hex] + io_n[0, hex], // X3
		io_s[2, quad] + io_n[0, quad], // X4
		io_s[2, quad] + io_n[0, quad], // X5
		io_s[2, hex] + io_n[0, hex], // X6
		io_s[2, quad] + io_n[0, quad], // X7
		io_s[2, hex] + io_n[0, hex], // X8
		null, // X9
	}
	col_clk X1;
	rows {
		io, // Y0
		fplc + io_w[3, quad] + io_e[1, quad], // Y1
		fplc + io_w[3, quad] + io_e[1, quad], // Y2
		plc + io_w[3, quad] + io_e[1, quad], // Y3
		plc + io_w[3, quad] + io_e[1, quad], // Y4
		plc + io_w[3, quad] + io_e[1, quad], // Y5
		// clock
		plc + io_w[3, quad] + io_e[1, quad], // Y6
		plc + io_w[3, quad] + io_e[1, quad], // Y7
		plc + io_w[3, quad] + io_e[1, quad], // Y8
		fplc + io_w[3, quad] + io_e[1, quad], // Y9
		fplc + io_w[3, quad] + io_e[1, quad], // Y10
		io, // Y11
	}
	row_clk Y6;
	special_loc CONFIG = D0X9Y3;
	special_loc OSC = D0X0Y6;
	special_io CLOCK_S0 = IOB_S5_1;
	special_io CLOCK_S1 = IOB_S4_1;
	special_io CLOCK_N0 = IOB_N4_1;
	special_io CLOCK_N1 = IOB_N5_1;
	special_io GSR = IOB_W7_1;
	special_io TSALL = IOB_W4_2;
	special_io SLEEP_N = IOB_S8_4;
	io_direct IOB_W1_0 = D0X1Y2_1;
	io_direct IOB_W1_1 = D0X1Y2_2;
	io_direct IOB_W1_2 = D0X1Y2_3;
	io_direct IOB_W1_3 = D0X1Y2_4;
	io_direct IOB_W2_0 = D0X1Y3_2;
	io_direct IOB_W2_1 = D0X1Y3_3;
	io_direct IOB_W2_2 = D0X1Y3_4;
	io_direct IOB_W2_3 = D0X1Y2_0;
	io_direct IOB_W3_0 = D0X1Y4_3;
	io_direct IOB_W3_1 = D0X1Y4_4;
	io_direct IOB_W3_2 = D0X1Y3_0;
	io_direct IOB_W3_3 = D0X1Y3_1;
	io_direct IOB_W4_0 = D0X1Y5_4;
	io_direct IOB_W4_1 = D0X1Y4_0;
	io_direct IOB_W4_2 = D0X1Y4_1;
	io_direct IOB_W4_3 = D0X1Y4_2;
	io_direct IOB_W5_0 = D0X1Y5_0;
	io_direct IOB_W5_1 = D0X1Y5_1;
	io_direct IOB_W5_2 = D0X1Y5_2;
	io_direct IOB_W5_3 = D0X1Y5_3;
	io_direct IOB_W6_0 = D0X1Y6_1;
	io_direct IOB_W6_1 = D0X1Y6_2;
	io_direct IOB_W6_2 = D0X1Y6_3;
	io_direct IOB_W6_3 = D0X1Y6_4;
	io_direct IOB_W7_0 = D0X1Y7_2;
	io_direct IOB_W7_1 = D0X1Y7_3;
	io_direct IOB_W7_2 = D0X1Y7_4;
	io_direct IOB_W7_3 = D0X1Y6_0;
	io_direct IOB_W8_0 = D0X1Y8_3;
	io_direct IOB_W8_1 = D0X1Y8_4;
	io_direct IOB_W8_2 = D0X1Y7_0;
	io_direct IOB_W8_3 = D0X1Y7_1;
	io_direct IOB_W9_0 = D0X1Y9_4;
	io_direct IOB_W9_1 = D0X1Y8_0;
	io_direct IOB_W9_2 = D0X1Y8_1;
	io_direct IOB_W9_3 = D0X1Y8_2;
	io_direct IOB_W10_0 = D0X1Y9_0;
	io_direct IOB_W10_1 = D0X1Y9_1;
	io_direct IOB_W10_2 = D0X1Y9_2;
	io_direct IOB_W10_3 = D0X1Y9_3;
	io_direct IOB_E1_0 = D0X8Y2_1;
	io_direct IOB_E1_1 = D0X8Y2_2;
	io_direct IOB_E1_2 = D0X8Y2_3;
	io_direct IOB_E1_3 = D0X8Y2_4;
	io_direct IOB_E2_0 = D0X8Y3_2;
	io_direct IOB_E2_1 = D0X8Y3_3;
	io_direct IOB_E2_2 = D0X8Y3_4;
	io_direct IOB_E2_3 = D0X8Y2_0;
	io_direct IOB_E3_0 = D0X8Y4_3;
	io_direct IOB_E3_1 = D0X8Y4_4;
	io_direct IOB_E3_2 = D0X8Y3_0;
	io_direct IOB_E3_3 = D0X8Y3_1;
	io_direct IOB_E4_0 = D0X8Y5_4;
	io_direct IOB_E4_1 = D0X8Y4_0;
	io_direct IOB_E4_2 = D0X8Y4_1;
	io_direct IOB_E4_3 = D0X8Y4_2;
	io_direct IOB_E5_0 = D0X8Y5_0;
	io_direct IOB_E5_1 = D0X8Y5_1;
	io_direct IOB_E5_2 = D0X8Y5_2;
	io_direct IOB_E5_3 = D0X8Y5_3;
	io_direct IOB_E6_0 = D0X8Y6_1;
	io_direct IOB_E6_1 = D0X8Y6_2;
	io_direct IOB_E6_2 = D0X8Y6_3;
	io_direct IOB_E6_3 = D0X8Y6_4;
	io_direct IOB_E7_0 = D0X8Y7_2;
	io_direct IOB_E7_1 = D0X8Y7_3;
	io_direct IOB_E7_2 = D0X8Y7_4;
	io_direct IOB_E7_3 = D0X8Y6_0;
	io_direct IOB_E8_0 = D0X8Y8_3;
	io_direct IOB_E8_1 = D0X8Y8_4;
	io_direct IOB_E8_2 = D0X8Y7_0;
	io_direct IOB_E8_3 = D0X8Y7_1;
	io_direct IOB_E9_0 = D0X8Y9_4;
	io_direct IOB_E9_1 = D0X8Y8_0;
	io_direct IOB_E9_2 = D0X8Y8_1;
	io_direct IOB_E9_3 = D0X8Y8_2;
	io_direct IOB_E10_0 = D0X8Y9_0;
	io_direct IOB_E10_1 = D0X8Y9_1;
	io_direct IOB_E10_2 = D0X8Y9_2;
	io_direct IOB_E10_3 = D0X8Y9_3;
	io_direct IOB_S1_0 = D0X1Y1_0;
	io_direct IOB_S1_1 = D0X1Y1_1;
	io_direct IOB_S1_2 = D0X1Y1_2;
	io_direct IOB_S1_3 = D0X1Y1_3;
	io_direct IOB_S2_0 = D0X2Y1_0;
	io_direct IOB_S2_1 = D0X2Y1_1;
	io_direct IOB_S2_2 = D0X2Y1_2;
	io_direct IOB_S2_3 = D0X2Y1_3;
	io_direct IOB_S3_0 = D0X3Y1_0;
	io_direct IOB_S3_1 = D0X3Y1_1;
	io_direct IOB_S3_2 = D0X3Y1_2;
	io_direct IOB_S3_3 = D0X3Y1_3;
	io_direct IOB_S3_4 = D0X3Y1_4;
	io_direct IOB_S3_5 = D0X3Y1_5;
	io_direct IOB_S4_0 = D0X4Y1_0;
	io_direct IOB_S4_1 = D0X4Y1_1;
	io_direct IOB_S4_2 = D0X4Y1_2;
	io_direct IOB_S4_3 = D0X4Y1_3;
	io_direct IOB_S5_0 = D0X5Y1_0;
	io_direct IOB_S5_1 = D0X5Y1_1;
	io_direct IOB_S5_2 = D0X5Y1_2;
	io_direct IOB_S5_3 = D0X5Y1_3;
	io_direct IOB_S6_0 = D0X6Y1_0;
	io_direct IOB_S6_1 = D0X6Y1_1;
	io_direct IOB_S6_2 = D0X6Y1_2;
	io_direct IOB_S6_3 = D0X6Y1_3;
	io_direct IOB_S6_4 = D0X6Y1_4;
	io_direct IOB_S6_5 = D0X6Y1_5;
	io_direct IOB_S7_0 = D0X7Y1_0;
	io_direct IOB_S7_1 = D0X7Y1_1;
	io_direct IOB_S7_2 = D0X7Y1_2;
	io_direct IOB_S7_3 = D0X7Y1_3;
	io_direct IOB_S8_0 = D0X8Y1_0;
	io_direct IOB_S8_1 = D0X8Y1_1;
	io_direct IOB_S8_2 = D0X8Y1_2;
	io_direct IOB_S8_3 = D0X8Y1_3;
	io_direct IOB_S8_4 = D0X8Y1_4;
	io_direct IOB_S8_5 = D0X8Y1_5;
	io_direct IOB_N1_0 = D0X1Y10_0;
	io_direct IOB_N1_1 = D0X1Y10_1;
	io_direct IOB_N1_2 = D0X1Y10_2;
	io_direct IOB_N1_3 = D0X1Y10_3;
	io_direct IOB_N1_4 = D0X1Y10_4;
	io_direct IOB_N1_5 = D0X1Y10_5;
	io_direct IOB_N2_0 = D0X2Y10_0;
	io_direct IOB_N2_1 = D0X2Y10_1;
	io_direct IOB_N2_2 = D0X2Y10_2;
	io_direct IOB_N2_3 = D0X2Y10_3;
	io_direct IOB_N2_4 = D0X2Y10_4;
	io_direct IOB_N2_5 = D0X2Y10_5;
	io_direct IOB_N3_0 = D0X3Y10_0;
	io_direct IOB_N3_1 = D0X3Y10_1;
	io_direct IOB_N3_2 = D0X3Y10_2;
	io_direct IOB_N3_3 = D0X3Y10_3;
	io_direct IOB_N3_4 = D0X3Y10_4;
	io_direct IOB_N3_5 = D0X3Y10_5;
	io_direct IOB_N4_0 = D0X4Y10_0;
	io_direct IOB_N4_1 = D0X4Y10_1;
	io_direct IOB_N4_2 = D0X4Y10_2;
	io_direct IOB_N4_3 = D0X4Y10_3;
	io_direct IOB_N5_0 = D0X5Y10_0;
	io_direct IOB_N5_1 = D0X5Y10_1;
	io_direct IOB_N5_2 = D0X5Y10_2;
	io_direct IOB_N5_3 = D0X5Y10_3;
	io_direct IOB_N6_0 = D0X6Y10_0;
	io_direct IOB_N6_1 = D0X6Y10_1;
	io_direct IOB_N6_2 = D0X6Y10_2;
	io_direct IOB_N6_3 = D0X6Y10_3;
	io_direct IOB_N6_4 = D0X6Y10_4;
	io_direct IOB_N6_5 = D0X6Y10_5;
	io_direct IOB_N7_0 = D0X7Y10_0;
	io_direct IOB_N7_1 = D0X7Y10_1;
	io_direct IOB_N7_2 = D0X7Y10_2;
	io_direct IOB_N7_3 = D0X7Y10_3;
	io_direct IOB_N8_0 = D0X8Y10_0;
	io_direct IOB_N8_1 = D0X8Y10_1;
	io_direct IOB_N8_2 = D0X8Y10_2;
	io_direct IOB_N8_3 = D0X8Y10_3;
	io_direct IOB_N8_4 = D0X8Y10_4;
	io_direct IOB_N8_5 = D0X8Y10_5;
}

// LAMXO1200E LCMXO1200C LCMXO1200E
chip CHIP2 {
	kind machxo;
	columns {
		null, // X0
		io_s[5, quad] + io_n[0, quad], // X1
		io_s[5, quad] + io_n[0, hex], // X2
		io_s[5, quad] + io_n[0, quad], // X3
		io_s[5, quad] + io_n[0, hex], // X4
		io_s[5, hex] + io_n[0, hex], // X5
		// clock
		io_s[4, hex] + io_n[1, hex], // X6
		io_s[4, hex] + io_n[1, hex], // X7
		io_s[4, hex] + io_n[1, hex], // X8
		io_s[4, hex] + io_n[1, hex], // X9
		io_s[4, quad] + io_n[1, quad], // X10
		null, // X11
	}
	col_clk X6;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, quad] + io_e[3, quad], // Y3
		fplc + io_w[6, quad] + io_e[3, quad], // Y4
		fplc + io_w[6, quad] + io_e[3, quad], // Y5
		fplc + io_w[6, quad] + io_e[3, quad], // Y6
		plc + io_w[6, quad] + io_e[3, quad], // Y7
		plc + io_w[6, quad] + io_e[3, quad], // Y8
		// clock
		plc + io_w[7, quad] + io_e[2, quad], // Y9
		plc + io_w[7, quad] + io_e[2, quad], // Y10
		plc + io_w[7, quad] + io_e[2, quad], // Y11
		fplc + io_w[7, quad] + io_e[2, quad], // Y12
		fplc + io_w[7, quad] + io_e[2, quad], // Y13
		fplc + io_w[7, quad] + io_e[2, quad], // Y14
		fplc + io_w[7, double] + io_e[2, double], // Y15
		io, // Y16
	}
	row_clk Y9;
	special_loc PLL_SW0 = D0X0Y1;
	special_loc EBR0 = D0X0Y5;
	special_loc CONFIG = D0X11Y6;
	special_loc OSC = D0X0Y9;
	special_io CLOCK_S0 = IOB_S6_5;
	special_io CLOCK_S1 = IOB_S6_1;
	special_io CLOCK_N0 = IOB_N5_5;
	special_io CLOCK_N1 = IOB_N6_3;
	special_io PLL_IN0_SW0 = IOB_W2_0;
	special_io PLL_FB_SW0 = IOB_W3_0;
	special_io GSR = IOB_W11_1;
	special_io TSALL = IOB_W6_2;
	special_io SLEEP_N = IOB_S9_4;
	io_direct IOB_W1_0 = D0X1Y2_2;
	io_direct IOB_W1_1 = D0X1Y2_3;
	io_direct IOB_W2_0 = D0X1Y2_0;
	io_direct IOB_W2_1 = D0X1Y2_1;
	io_direct IOB_W3_0 = D0X1Y3_0;
	io_direct IOB_W3_1 = D0X1Y3_1;
	io_direct IOB_W3_2 = D0X1Y3_2;
	io_direct IOB_W3_3 = D0X1Y3_3;
	io_direct IOB_W4_0 = D0X1Y4_0;
	io_direct IOB_W4_1 = D0X1Y4_1;
	io_direct IOB_W4_2 = D0X1Y4_2;
	io_direct IOB_W4_3 = D0X1Y4_3;
	io_direct IOB_W5_0 = D0X1Y5_0;
	io_direct IOB_W5_1 = D0X1Y5_1;
	io_direct IOB_W5_2 = D0X1Y5_2;
	io_direct IOB_W5_3 = D0X1Y5_3;
	io_direct IOB_W6_0 = D0X1Y6_0;
	io_direct IOB_W6_1 = D0X1Y6_1;
	io_direct IOB_W6_2 = D0X1Y6_2;
	io_direct IOB_W6_3 = D0X1Y6_3;
	io_direct IOB_W7_0 = D0X1Y7_0;
	io_direct IOB_W7_1 = D0X1Y7_1;
	io_direct IOB_W7_2 = D0X1Y7_2;
	io_direct IOB_W7_3 = D0X1Y7_3;
	io_direct IOB_W8_0 = D0X1Y8_0;
	io_direct IOB_W8_1 = D0X1Y8_1;
	io_direct IOB_W8_2 = D0X1Y8_2;
	io_direct IOB_W8_3 = D0X1Y8_3;
	io_direct IOB_W9_0 = D0X1Y9_0;
	io_direct IOB_W9_1 = D0X1Y9_1;
	io_direct IOB_W9_2 = D0X1Y9_2;
	io_direct IOB_W9_3 = D0X1Y9_3;
	io_direct IOB_W10_0 = D0X1Y10_0;
	io_direct IOB_W10_1 = D0X1Y10_1;
	io_direct IOB_W10_2 = D0X1Y10_2;
	io_direct IOB_W10_3 = D0X1Y10_3;
	io_direct IOB_W11_0 = D0X1Y11_0;
	io_direct IOB_W11_1 = D0X1Y11_1;
	io_direct IOB_W11_2 = D0X1Y11_2;
	io_direct IOB_W11_3 = D0X1Y11_3;
	io_direct IOB_W12_0 = D0X1Y12_0;
	io_direct IOB_W12_1 = D0X1Y12_1;
	io_direct IOB_W12_2 = D0X1Y12_2;
	io_direct IOB_W12_3 = D0X1Y12_3;
	io_direct IOB_W13_0 = D0X1Y13_1;
	io_direct IOB_W13_1 = D0X1Y13_2;
	io_direct IOB_W13_2 = D0X1Y13_3;
	io_direct IOB_W13_3 = D0X1Y13_4;
	io_direct IOB_W14_0 = D0X1Y14_2;
	io_direct IOB_W14_1 = D0X1Y14_3;
	io_direct IOB_W14_2 = D0X1Y14_4;
	io_direct IOB_W14_3 = D0X1Y13_0;
	io_direct IOB_W15_0 = D0X1Y14_0;
	io_direct IOB_W15_1 = D0X1Y14_1;
	io_direct IOB_E1_0 = D0X10Y2_2;
	io_direct IOB_E1_1 = D0X10Y2_3;
	io_direct IOB_E2_0 = D0X10Y2_0;
	io_direct IOB_E2_1 = D0X10Y2_1;
	io_direct IOB_E3_0 = D0X10Y3_0;
	io_direct IOB_E3_1 = D0X10Y3_1;
	io_direct IOB_E3_2 = D0X10Y3_2;
	io_direct IOB_E3_3 = D0X10Y3_3;
	io_direct IOB_E4_0 = D0X10Y4_0;
	io_direct IOB_E4_1 = D0X10Y4_1;
	io_direct IOB_E4_2 = D0X10Y4_2;
	io_direct IOB_E4_3 = D0X10Y4_3;
	io_direct IOB_E5_0 = D0X10Y5_0;
	io_direct IOB_E5_1 = D0X10Y5_1;
	io_direct IOB_E5_2 = D0X10Y5_2;
	io_direct IOB_E5_3 = D0X10Y5_3;
	io_direct IOB_E6_0 = D0X10Y6_0;
	io_direct IOB_E6_1 = D0X10Y6_1;
	io_direct IOB_E6_2 = D0X10Y6_2;
	io_direct IOB_E6_3 = D0X10Y6_3;
	io_direct IOB_E7_0 = D0X10Y7_0;
	io_direct IOB_E7_1 = D0X10Y7_1;
	io_direct IOB_E7_2 = D0X10Y7_2;
	io_direct IOB_E7_3 = D0X10Y7_3;
	io_direct IOB_E8_0 = D0X10Y8_0;
	io_direct IOB_E8_1 = D0X10Y8_1;
	io_direct IOB_E8_2 = D0X10Y8_2;
	io_direct IOB_E8_3 = D0X10Y8_3;
	io_direct IOB_E9_0 = D0X10Y9_0;
	io_direct IOB_E9_1 = D0X10Y9_1;
	io_direct IOB_E9_2 = D0X10Y9_2;
	io_direct IOB_E9_3 = D0X10Y9_3;
	io_direct IOB_E10_0 = D0X10Y10_0;
	io_direct IOB_E10_1 = D0X10Y10_1;
	io_direct IOB_E10_2 = D0X10Y10_2;
	io_direct IOB_E10_3 = D0X10Y10_3;
	io_direct IOB_E11_0 = D0X10Y11_0;
	io_direct IOB_E11_1 = D0X10Y11_1;
	io_direct IOB_E11_2 = D0X10Y11_2;
	io_direct IOB_E11_3 = D0X10Y11_3;
	io_direct IOB_E12_0 = D0X10Y12_0;
	io_direct IOB_E12_1 = D0X10Y12_1;
	io_direct IOB_E12_2 = D0X10Y12_2;
	io_direct IOB_E12_3 = D0X10Y12_3;
	io_direct IOB_E13_0 = D0X10Y13_1;
	io_direct IOB_E13_1 = D0X10Y13_2;
	io_direct IOB_E13_2 = D0X10Y13_3;
	io_direct IOB_E13_3 = D0X10Y13_4;
	io_direct IOB_E14_0 = D0X10Y14_2;
	io_direct IOB_E14_1 = D0X10Y14_3;
	io_direct IOB_E14_2 = D0X10Y14_4;
	io_direct IOB_E14_3 = D0X10Y13_0;
	io_direct IOB_E15_0 = D0X10Y14_0;
	io_direct IOB_E15_1 = D0X10Y14_1;
	io_direct IOB_S1_0 = D0X1Y1_0;
	io_direct IOB_S1_1 = D0X1Y1_1;
	io_direct IOB_S1_2 = D0X1Y1_2;
	io_direct IOB_S1_3 = D0X1Y1_3;
	io_direct IOB_S2_0 = D0X2Y1_0;
	io_direct IOB_S2_1 = D0X2Y1_1;
	io_direct IOB_S2_2 = D0X2Y1_2;
	io_direct IOB_S2_3 = D0X2Y1_3;
	io_direct IOB_S3_0 = D0X3Y1_0;
	io_direct IOB_S3_1 = D0X3Y1_1;
	io_direct IOB_S3_2 = D0X3Y1_2;
	io_direct IOB_S3_3 = D0X3Y1_3;
	io_direct IOB_S4_0 = D0X4Y1_0;
	io_direct IOB_S4_1 = D0X4Y1_1;
	io_direct IOB_S4_2 = D0X4Y1_2;
	io_direct IOB_S4_3 = D0X4Y1_3;
	io_direct IOB_S5_0 = D0X5Y1_0;
	io_direct IOB_S5_1 = D0X5Y1_1;
	io_direct IOB_S5_2 = D0X5Y1_2;
	io_direct IOB_S5_3 = D0X5Y1_3;
	io_direct IOB_S5_4 = D0X5Y1_4;
	io_direct IOB_S5_5 = D0X5Y1_5;
	io_direct IOB_S6_0 = D0X6Y1_0;
	io_direct IOB_S6_1 = D0X6Y1_1;
	io_direct IOB_S6_2 = D0X6Y1_2;
	io_direct IOB_S6_3 = D0X6Y1_3;
	io_direct IOB_S6_4 = D0X6Y1_4;
	io_direct IOB_S6_5 = D0X6Y1_5;
	io_direct IOB_S7_0 = D0X7Y1_0;
	io_direct IOB_S7_1 = D0X7Y1_1;
	io_direct IOB_S7_2 = D0X7Y1_2;
	io_direct IOB_S7_3 = D0X7Y1_3;
	io_direct IOB_S7_4 = D0X7Y1_4;
	io_direct IOB_S7_5 = D0X7Y1_5;
	io_direct IOB_S8_0 = D0X8Y1_0;
	io_direct IOB_S8_1 = D0X8Y1_1;
	io_direct IOB_S8_2 = D0X8Y1_2;
	io_direct IOB_S8_3 = D0X8Y1_3;
	io_direct IOB_S8_4 = D0X8Y1_4;
	io_direct IOB_S8_5 = D0X8Y1_5;
	io_direct IOB_S9_0 = D0X9Y1_0;
	io_direct IOB_S9_1 = D0X9Y1_1;
	io_direct IOB_S9_2 = D0X9Y1_2;
	io_direct IOB_S9_3 = D0X9Y1_3;
	io_direct IOB_S9_4 = D0X9Y1_4;
	io_direct IOB_S9_5 = D0X9Y1_5;
	io_direct IOB_S10_0 = D0X10Y1_0;
	io_direct IOB_S10_1 = D0X10Y1_1;
	io_direct IOB_S10_2 = D0X10Y1_2;
	io_direct IOB_S10_3 = D0X10Y1_3;
	io_direct IOB_N1_0 = D0X1Y15_0;
	io_direct IOB_N1_1 = D0X1Y15_1;
	io_direct IOB_N1_2 = D0X1Y15_2;
	io_direct IOB_N1_3 = D0X1Y15_3;
	io_direct IOB_N2_0 = D0X2Y15_0;
	io_direct IOB_N2_1 = D0X2Y15_1;
	io_direct IOB_N2_2 = D0X2Y15_2;
	io_direct IOB_N2_3 = D0X2Y15_3;
	io_direct IOB_N2_4 = D0X2Y15_4;
	io_direct IOB_N2_5 = D0X2Y15_5;
	io_direct IOB_N3_0 = D0X3Y15_0;
	io_direct IOB_N3_1 = D0X3Y15_1;
	io_direct IOB_N3_2 = D0X3Y15_2;
	io_direct IOB_N3_3 = D0X3Y15_3;
	io_direct IOB_N4_0 = D0X4Y15_0;
	io_direct IOB_N4_1 = D0X4Y15_1;
	io_direct IOB_N4_2 = D0X4Y15_2;
	io_direct IOB_N4_3 = D0X4Y15_3;
	io_direct IOB_N4_4 = D0X4Y15_4;
	io_direct IOB_N4_5 = D0X4Y15_5;
	io_direct IOB_N5_0 = D0X5Y15_0;
	io_direct IOB_N5_1 = D0X5Y15_1;
	io_direct IOB_N5_2 = D0X5Y15_2;
	io_direct IOB_N5_3 = D0X5Y15_3;
	io_direct IOB_N5_4 = D0X5Y15_4;
	io_direct IOB_N5_5 = D0X5Y15_5;
	io_direct IOB_N6_0 = D0X6Y15_0;
	io_direct IOB_N6_1 = D0X6Y15_1;
	io_direct IOB_N6_2 = D0X6Y15_2;
	io_direct IOB_N6_3 = D0X6Y15_3;
	io_direct IOB_N6_4 = D0X6Y15_4;
	io_direct IOB_N6_5 = D0X6Y15_5;
	io_direct IOB_N7_0 = D0X7Y15_0;
	io_direct IOB_N7_1 = D0X7Y15_1;
	io_direct IOB_N7_2 = D0X7Y15_2;
	io_direct IOB_N7_3 = D0X7Y15_3;
	io_direct IOB_N7_4 = D0X7Y15_4;
	io_direct IOB_N7_5 = D0X7Y15_5;
	io_direct IOB_N8_0 = D0X8Y15_0;
	io_direct IOB_N8_1 = D0X8Y15_1;
	io_direct IOB_N8_2 = D0X8Y15_2;
	io_direct IOB_N8_3 = D0X8Y15_3;
	io_direct IOB_N8_4 = D0X8Y15_4;
	io_direct IOB_N8_5 = D0X8Y15_5;
	io_direct IOB_N9_0 = D0X9Y15_0;
	io_direct IOB_N9_1 = D0X9Y15_1;
	io_direct IOB_N9_2 = D0X9Y15_2;
	io_direct IOB_N9_3 = D0X9Y15_3;
	io_direct IOB_N9_4 = D0X9Y15_4;
	io_direct IOB_N9_5 = D0X9Y15_5;
	io_direct IOB_N10_0 = D0X10Y15_0;
	io_direct IOB_N10_1 = D0X10Y15_1;
	io_direct IOB_N10_2 = D0X10Y15_2;
	io_direct IOB_N10_3 = D0X10Y15_3;
}

// LAMXO2280E LCMXO2280C LCMXO2280E
chip CHIP3 {
	kind machxo;
	columns {
		null, // X0
		io_s[5, quad] + io_n[0, quad], // X1
		io_s[5, quad] + io_n[0, quad], // X2
		io_s[5, quad] + io_n[0, hex_reverse], // X3
		io_s[5, quad] + io_n[0, quad], // X4
		io_s[5, quad] + io_n[0, hex_reverse], // X5
		io_s[5, quad] + io_n[0, quad], // X6
		io_s[5, hex] + io_n[0, hex], // X7
		// clock
		io_s[4, quad] + io_n[1, quad], // X8
		io_s[4, hex_reverse] + io_n[1, hex], // X9
		io_s[4, quad] + io_n[1, quad], // X10
		io_s[4, hex] + io_n[1, hex], // X11
		io_s[4, quad] + io_n[1, quad], // X12
		io_s[4, quad] + io_n[1, quad], // X13
		io_s[4, quad] + io_n[1, quad], // X14
		io_s[4, quad] + io_n[1, quad], // X15
		null, // X16
	}
	col_clk X8;
	rows {
		io, // Y0
		fplc + io_w[6, double] + io_e[3, double], // Y1
		fplc + io_w[6, double] + io_e[3, double], // Y2
		fplc + io_w[6, double] + io_e[3, double], // Y3
		fplc + io_w[6, quad] + io_e[3, quad], // Y4
		fplc + io_w[6, quad] + io_e[3, quad], // Y5
		fplc + io_w[6, quad] + io_e[3, quad], // Y6
		fplc + io_w[6, quad_reverse] + io_e[3, quad], // Y7
		fplc + io_w[6, quad] + io_e[3, quad], // Y8
		plc + io_w[6, quad] + io_e[3, quad], // Y9
		// clock
		plc + io_w[6, quad] + io_e[3, quad], // Y10
		plc + io_w[7, quad] + io_e[2, quad], // Y11
		plc + io_w[7, quad] + io_e[2, quad], // Y12
		fplc + io_w[7, quad] + io_e[2, quad], // Y13
		fplc + io_w[7, quad] + io_e[2, quad], // Y14
		fplc + io_w[7, quad] + io_e[2, quad], // Y15
		fplc + io_w[7, quad] + io_e[2, quad], // Y16
		fplc + io_w[7, quad] + io_e[2, quad], // Y17
		fplc + io_w[7, quad] + io_e[2, quad], // Y18
		fplc + io_w[7, double] + io_e[2, double], // Y19
		io, // Y20
	}
	row_clk Y10;
	special_loc PLL_SW0 = D0X0Y1;
	special_loc PLL_NW0 = D0X0Y17;
	special_loc EBR0 = D0X0Y5;
	special_loc EBR1 = D0X0Y9;
	special_loc EBR2 = D0X0Y13;
	special_loc CONFIG = D0X16Y7;
	special_loc OSC = D0X0Y10;
	special_io CLOCK_S0 = IOB_S9_1;
	special_io CLOCK_S1 = IOB_S9_5;
	special_io CLOCK_N0 = IOB_N8_1;
	special_io CLOCK_N1 = IOB_N9_1;
	special_io PLL_IN0_SW0 = IOB_W3_0;
	special_io PLL_IN0_NW0 = IOB_W18_2;
	special_io PLL_FB_SW0 = IOB_W4_0;
	special_io PLL_FB_NW0 = IOB_W19_0;
	special_io GSR = IOB_W14_1;
	special_io TSALL = IOB_W7_2;
	special_io SLEEP_N = IOB_S14_2;
	io_direct IOB_W1_0 = D0X1Y2_0;
	io_direct IOB_W1_1 = D0X1Y2_1;
	io_direct IOB_W2_0 = D0X1Y3_2;
	io_direct IOB_W2_1 = D0X1Y3_3;
	io_direct IOB_W3_0 = D0X1Y3_0;
	io_direct IOB_W3_1 = D0X1Y3_1;
	io_direct IOB_W4_0 = D0X1Y4_0;
	io_direct IOB_W4_1 = D0X1Y4_1;
	io_direct IOB_W4_2 = D0X1Y4_2;
	io_direct IOB_W4_3 = D0X1Y4_3;
	io_direct IOB_W5_0 = D0X1Y5_0;
	io_direct IOB_W5_1 = D0X1Y5_1;
	io_direct IOB_W5_2 = D0X1Y5_2;
	io_direct IOB_W5_3 = D0X1Y5_3;
	io_direct IOB_W6_0 = D0X1Y6_0;
	io_direct IOB_W6_1 = D0X1Y6_1;
	io_direct IOB_W6_2 = D0X1Y6_2;
	io_direct IOB_W6_3 = D0X1Y6_3;
	io_direct IOB_W7_0 = D0X1Y7_0;
	io_direct IOB_W7_1 = D0X1Y7_1;
	io_direct IOB_W7_2 = D0X1Y7_2;
	io_direct IOB_W7_3 = D0X1Y7_3;
	io_direct IOB_W8_0 = D0X1Y8_0;
	io_direct IOB_W8_1 = D0X1Y8_1;
	io_direct IOB_W8_2 = D0X1Y8_2;
	io_direct IOB_W8_3 = D0X1Y8_3;
	io_direct IOB_W9_0 = D0X1Y9_0;
	io_direct IOB_W9_1 = D0X1Y9_1;
	io_direct IOB_W9_2 = D0X1Y9_2;
	io_direct IOB_W9_3 = D0X1Y9_3;
	io_direct IOB_W10_0 = D0X1Y10_0;
	io_direct IOB_W10_1 = D0X1Y10_1;
	io_direct IOB_W10_2 = D0X1Y10_2;
	io_direct IOB_W10_3 = D0X1Y10_3;
	io_direct IOB_W11_0 = D0X1Y11_0;
	io_direct IOB_W11_1 = D0X1Y11_1;
	io_direct IOB_W11_2 = D0X1Y11_2;
	io_direct IOB_W11_3 = D0X1Y11_3;
	io_direct IOB_W12_0 = D0X1Y12_0;
	io_direct IOB_W12_1 = D0X1Y12_1;
	io_direct IOB_W12_2 = D0X1Y12_2;
	io_direct IOB_W12_3 = D0X1Y12_3;
	io_direct IOB_W13_0 = D0X1Y13_0;
	io_direct IOB_W13_1 = D0X1Y13_1;
	io_direct IOB_W13_2 = D0X1Y13_2;
	io_direct IOB_W13_3 = D0X1Y13_3;
	io_direct IOB_W14_0 = D0X1Y14_0;
	io_direct IOB_W14_1 = D0X1Y14_1;
	io_direct IOB_W14_2 = D0X1Y14_2;
	io_direct IOB_W14_3 = D0X1Y14_3;
	io_direct IOB_W15_0 = D0X1Y15_0;
	io_direct IOB_W15_1 = D0X1Y15_1;
	io_direct IOB_W15_2 = D0X1Y15_2;
	io_direct IOB_W15_3 = D0X1Y15_3;
	io_direct IOB_W16_0 = D0X1Y16_0;
	io_direct IOB_W16_1 = D0X1Y16_1;
	io_direct IOB_W16_2 = D0X1Y16_2;
	io_direct IOB_W16_3 = D0X1Y16_3;
	io_direct IOB_W17_0 = D0X1Y17_1;
	io_direct IOB_W17_1 = D0X1Y17_2;
	io_direct IOB_W17_2 = D0X1Y17_3;
	io_direct IOB_W17_3 = D0X1Y17_4;
	io_direct IOB_W18_0 = D0X1Y18_2;
	io_direct IOB_W18_1 = D0X1Y18_3;
	io_direct IOB_W18_2 = D0X1Y18_4;
	io_direct IOB_W18_3 = D0X1Y17_0;
	io_direct IOB_W19_0 = D0X1Y18_0;
	io_direct IOB_W19_1 = D0X1Y18_1;
	io_direct IOB_E1_0 = D0X15Y2_0;
	io_direct IOB_E1_1 = D0X15Y2_1;
	io_direct IOB_E2_0 = D0X15Y3_2;
	io_direct IOB_E2_1 = D0X15Y3_3;
	io_direct IOB_E3_0 = D0X15Y3_0;
	io_direct IOB_E3_1 = D0X15Y3_1;
	io_direct IOB_E4_0 = D0X15Y4_0;
	io_direct IOB_E4_1 = D0X15Y4_1;
	io_direct IOB_E4_2 = D0X15Y4_2;
	io_direct IOB_E4_3 = D0X15Y4_3;
	io_direct IOB_E5_0 = D0X15Y5_0;
	io_direct IOB_E5_1 = D0X15Y5_1;
	io_direct IOB_E5_2 = D0X15Y5_2;
	io_direct IOB_E5_3 = D0X15Y5_3;
	io_direct IOB_E6_0 = D0X15Y6_0;
	io_direct IOB_E6_1 = D0X15Y6_1;
	io_direct IOB_E6_2 = D0X15Y6_2;
	io_direct IOB_E6_3 = D0X15Y6_3;
	io_direct IOB_E7_0 = D0X15Y7_0;
	io_direct IOB_E7_1 = D0X15Y7_1;
	io_direct IOB_E7_2 = D0X15Y7_2;
	io_direct IOB_E7_3 = D0X15Y7_3;
	io_direct IOB_E8_0 = D0X15Y8_0;
	io_direct IOB_E8_1 = D0X15Y8_1;
	io_direct IOB_E8_2 = D0X15Y8_2;
	io_direct IOB_E8_3 = D0X15Y8_3;
	io_direct IOB_E9_0 = D0X15Y9_0;
	io_direct IOB_E9_1 = D0X15Y9_1;
	io_direct IOB_E9_2 = D0X15Y9_2;
	io_direct IOB_E9_3 = D0X15Y9_3;
	io_direct IOB_E10_0 = D0X15Y10_0;
	io_direct IOB_E10_1 = D0X15Y10_1;
	io_direct IOB_E10_2 = D0X15Y10_2;
	io_direct IOB_E10_3 = D0X15Y10_3;
	io_direct IOB_E11_0 = D0X15Y11_0;
	io_direct IOB_E11_1 = D0X15Y11_1;
	io_direct IOB_E11_2 = D0X15Y11_2;
	io_direct IOB_E11_3 = D0X15Y11_3;
	io_direct IOB_E12_0 = D0X15Y12_0;
	io_direct IOB_E12_1 = D0X15Y12_1;
	io_direct IOB_E12_2 = D0X15Y12_2;
	io_direct IOB_E12_3 = D0X15Y12_3;
	io_direct IOB_E13_0 = D0X15Y13_0;
	io_direct IOB_E13_1 = D0X15Y13_1;
	io_direct IOB_E13_2 = D0X15Y13_2;
	io_direct IOB_E13_3 = D0X15Y13_3;
	io_direct IOB_E14_0 = D0X15Y14_0;
	io_direct IOB_E14_1 = D0X15Y14_1;
	io_direct IOB_E14_2 = D0X15Y14_2;
	io_direct IOB_E14_3 = D0X15Y14_3;
	io_direct IOB_E15_0 = D0X15Y15_0;
	io_direct IOB_E15_1 = D0X15Y15_1;
	io_direct IOB_E15_2 = D0X15Y15_2;
	io_direct IOB_E15_3 = D0X15Y15_3;
	io_direct IOB_E16_0 = D0X15Y16_0;
	io_direct IOB_E16_1 = D0X15Y16_1;
	io_direct IOB_E16_2 = D0X15Y16_2;
	io_direct IOB_E16_3 = D0X15Y16_3;
	io_direct IOB_E17_0 = D0X15Y17_1;
	io_direct IOB_E17_1 = D0X15Y17_2;
	io_direct IOB_E17_2 = D0X15Y17_3;
	io_direct IOB_E17_3 = D0X15Y17_4;
	io_direct IOB_E18_0 = D0X15Y18_2;
	io_direct IOB_E18_1 = D0X15Y18_3;
	io_direct IOB_E18_2 = D0X15Y18_4;
	io_direct IOB_E18_3 = D0X15Y17_0;
	io_direct IOB_E19_0 = D0X15Y18_0;
	io_direct IOB_E19_1 = D0X15Y18_1;
	io_direct IOB_S1_0 = D0X1Y1_0;
	io_direct IOB_S1_1 = D0X1Y1_1;
	io_direct IOB_S1_2 = D0X1Y1_2;
	io_direct IOB_S1_3 = D0X1Y1_3;
	io_direct IOB_S2_0 = D0X2Y1_0;
	io_direct IOB_S2_1 = D0X2Y1_1;
	io_direct IOB_S2_2 = D0X2Y1_2;
	io_direct IOB_S2_3 = D0X2Y1_3;
	io_direct IOB_S3_0 = D0X3Y1_0;
	io_direct IOB_S3_1 = D0X3Y1_1;
	io_direct IOB_S3_2 = D0X3Y1_2;
	io_direct IOB_S3_3 = D0X3Y1_3;
	io_direct IOB_S4_0 = D0X4Y1_0;
	io_direct IOB_S4_1 = D0X4Y1_1;
	io_direct IOB_S4_2 = D0X4Y1_2;
	io_direct IOB_S4_3 = D0X4Y1_3;
	io_direct IOB_S5_0 = D0X5Y1_0;
	io_direct IOB_S5_1 = D0X5Y1_1;
	io_direct IOB_S5_2 = D0X5Y1_2;
	io_direct IOB_S5_3 = D0X5Y1_3;
	io_direct IOB_S6_0 = D0X6Y1_0;
	io_direct IOB_S6_1 = D0X6Y1_1;
	io_direct IOB_S6_2 = D0X6Y1_2;
	io_direct IOB_S6_3 = D0X6Y1_3;
	io_direct IOB_S7_0 = D0X7Y1_0;
	io_direct IOB_S7_1 = D0X7Y1_1;
	io_direct IOB_S7_2 = D0X7Y1_2;
	io_direct IOB_S7_3 = D0X7Y1_3;
	io_direct IOB_S7_4 = D0X7Y1_4;
	io_direct IOB_S7_5 = D0X7Y1_5;
	io_direct IOB_S8_0 = D0X8Y1_0;
	io_direct IOB_S8_1 = D0X8Y1_1;
	io_direct IOB_S8_2 = D0X8Y1_2;
	io_direct IOB_S8_3 = D0X8Y1_3;
	io_direct IOB_S9_0 = D0X9Y1_0;
	io_direct IOB_S9_1 = D0X9Y1_1;
	io_direct IOB_S9_2 = D0X9Y1_2;
	io_direct IOB_S9_3 = D0X9Y1_3;
	io_direct IOB_S9_4 = D0X9Y1_4;
	io_direct IOB_S9_5 = D0X9Y1_5;
	io_direct IOB_S10_0 = D0X10Y1_0;
	io_direct IOB_S10_1 = D0X10Y1_1;
	io_direct IOB_S10_2 = D0X10Y1_2;
	io_direct IOB_S10_3 = D0X10Y1_3;
	io_direct IOB_S11_0 = D0X11Y1_0;
	io_direct IOB_S11_1 = D0X11Y1_1;
	io_direct IOB_S11_2 = D0X11Y1_2;
	io_direct IOB_S11_3 = D0X11Y1_3;
	io_direct IOB_S11_4 = D0X11Y1_4;
	io_direct IOB_S11_5 = D0X11Y1_5;
	io_direct IOB_S12_0 = D0X12Y1_0;
	io_direct IOB_S12_1 = D0X12Y1_1;
	io_direct IOB_S12_2 = D0X12Y1_2;
	io_direct IOB_S12_3 = D0X12Y1_3;
	io_direct IOB_S13_0 = D0X13Y1_0;
	io_direct IOB_S13_1 = D0X13Y1_1;
	io_direct IOB_S13_2 = D0X13Y1_2;
	io_direct IOB_S13_3 = D0X13Y1_3;
	io_direct IOB_S14_0 = D0X14Y1_0;
	io_direct IOB_S14_1 = D0X14Y1_1;
	io_direct IOB_S14_2 = D0X14Y1_2;
	io_direct IOB_S14_3 = D0X14Y1_3;
	io_direct IOB_S15_0 = D0X15Y1_0;
	io_direct IOB_S15_1 = D0X15Y1_1;
	io_direct IOB_S15_2 = D0X15Y1_2;
	io_direct IOB_S15_3 = D0X15Y1_3;
	io_direct IOB_N1_0 = D0X1Y19_0;
	io_direct IOB_N1_1 = D0X1Y19_1;
	io_direct IOB_N1_2 = D0X1Y19_2;
	io_direct IOB_N1_3 = D0X1Y19_3;
	io_direct IOB_N2_0 = D0X2Y19_0;
	io_direct IOB_N2_1 = D0X2Y19_1;
	io_direct IOB_N2_2 = D0X2Y19_2;
	io_direct IOB_N2_3 = D0X2Y19_3;
	io_direct IOB_N3_0 = D0X3Y19_0;
	io_direct IOB_N3_1 = D0X3Y19_1;
	io_direct IOB_N3_2 = D0X3Y19_2;
	io_direct IOB_N3_3 = D0X3Y19_3;
	io_direct IOB_N3_4 = D0X3Y19_4;
	io_direct IOB_N3_5 = D0X3Y19_5;
	io_direct IOB_N4_0 = D0X4Y19_0;
	io_direct IOB_N4_1 = D0X4Y19_1;
	io_direct IOB_N4_2 = D0X4Y19_2;
	io_direct IOB_N4_3 = D0X4Y19_3;
	io_direct IOB_N5_0 = D0X5Y19_0;
	io_direct IOB_N5_1 = D0X5Y19_1;
	io_direct IOB_N5_2 = D0X5Y19_2;
	io_direct IOB_N5_3 = D0X5Y19_3;
	io_direct IOB_N5_4 = D0X5Y19_4;
	io_direct IOB_N5_5 = D0X5Y19_5;
	io_direct IOB_N6_0 = D0X6Y19_0;
	io_direct IOB_N6_1 = D0X6Y19_1;
	io_direct IOB_N6_2 = D0X6Y19_2;
	io_direct IOB_N6_3 = D0X6Y19_3;
	io_direct IOB_N7_0 = D0X7Y19_0;
	io_direct IOB_N7_1 = D0X7Y19_1;
	io_direct IOB_N7_2 = D0X7Y19_2;
	io_direct IOB_N7_3 = D0X7Y19_3;
	io_direct IOB_N7_4 = D0X7Y19_4;
	io_direct IOB_N7_5 = D0X7Y19_5;
	io_direct IOB_N8_0 = D0X8Y19_0;
	io_direct IOB_N8_1 = D0X8Y19_1;
	io_direct IOB_N8_2 = D0X8Y19_2;
	io_direct IOB_N8_3 = D0X8Y19_3;
	io_direct IOB_N9_0 = D0X9Y19_0;
	io_direct IOB_N9_1 = D0X9Y19_1;
	io_direct IOB_N9_2 = D0X9Y19_2;
	io_direct IOB_N9_3 = D0X9Y19_3;
	io_direct IOB_N9_4 = D0X9Y19_4;
	io_direct IOB_N9_5 = D0X9Y19_5;
	io_direct IOB_N10_0 = D0X10Y19_0;
	io_direct IOB_N10_1 = D0X10Y19_1;
	io_direct IOB_N10_2 = D0X10Y19_2;
	io_direct IOB_N10_3 = D0X10Y19_3;
	io_direct IOB_N11_0 = D0X11Y19_0;
	io_direct IOB_N11_1 = D0X11Y19_1;
	io_direct IOB_N11_2 = D0X11Y19_2;
	io_direct IOB_N11_3 = D0X11Y19_3;
	io_direct IOB_N11_4 = D0X11Y19_4;
	io_direct IOB_N11_5 = D0X11Y19_5;
	io_direct IOB_N12_0 = D0X12Y19_0;
	io_direct IOB_N12_1 = D0X12Y19_1;
	io_direct IOB_N12_2 = D0X12Y19_2;
	io_direct IOB_N12_3 = D0X12Y19_3;
	io_direct IOB_N13_0 = D0X13Y19_0;
	io_direct IOB_N13_1 = D0X13Y19_1;
	io_direct IOB_N13_2 = D0X13Y19_2;
	io_direct IOB_N13_3 = D0X13Y19_3;
	io_direct IOB_N14_0 = D0X14Y19_0;
	io_direct IOB_N14_1 = D0X14Y19_1;
	io_direct IOB_N14_2 = D0X14Y19_2;
	io_direct IOB_N14_3 = D0X14Y19_3;
	io_direct IOB_N15_0 = D0X15Y19_0;
	io_direct IOB_N15_1 = D0X15Y19_1;
	io_direct IOB_N15_2 = D0X15Y19_2;
	io_direct IOB_N15_3 = D0X15Y19_3;
}

// LAMXO256C-TQFP100 LAMXO256E-TQFP100 LCMXO256C-TQFP100 LCMXO256E-TQFP100
bond BOND0 {
	kind single;
	pin 1 = IOB_W8_0;
	pin 2 = IOB_W8_1;
	pin 3 = IOB_W7_0;
	pin 4 = IOB_W7_1;
	pin 5 = IOB_W7_2;
	pin 6 = IOB_W7_3;
	pin 7 = IOB_W6_0;
	pin 8 = IOB_W6_1;
	pin 9 = IOB_W5_0;
	pin 10 = VCCIO1;
	pin 11 = IOB_W5_1;
	pin 12 = GND;
	pin 13 = IOB_W5_2;
	pin 14 = IOB_W5_3;
	pin 15 = IOB_W4_0;
	pin 16 = IOB_W4_1;
	pin 17 = IOB_W3_0;
	pin 18 = IOB_W3_1;
	pin 19 = IOB_W3_2;
	pin 20 = IOB_W3_3;
	pin 21 = IOB_W2_0;
	pin 22 = IOB_W2_1;
	pin 23 = IOB_W1_0;
	pin 24 = VCCIO1;
	pin 25 = GND;
	pin 26 = TMS;
	pin 27 = IOB_W1_1;
	pin 28 = TCK;
	pin 29 = IOB_S1_0;
	pin 30 = IOB_S1_1;
	pin 31 = TDO;
	pin 32 = IOB_S1_2;
	pin 33 = TDI;
	pin 34 = IOB_S1_3;
	pin 35 = VCCINT;
	pin 36 = IOB_S2_0;
	pin 37 = IOB_S2_1;
	pin 38 = IOB_S2_2;
	pin 39 = IOB_S2_3;
	pin 40 = GND;
	pin 41 = VCCIO1;
	pin 42 = GND;
	pin 43 = IOB_S3_0;
	pin 44 = IOB_S3_1;
	pin 45 = IOB_S3_2;
	pin 46 = IOB_S3_3;
	pin 47 = IOB_S4_0;
	pin 48 = IOB_S4_1;
	pin 49 = IOB_S4_2;
	pin 50 = IOB_S4_3;
	pin 51 = IOB_E1_1;
	pin 52 = IOB_E1_0;
	pin 53 = IOB_E2_1;
	pin 54 = IOB_E2_0;
	pin 55 = IOB_E3_3;
	pin 56 = IOB_E3_2;
	pin 57 = IOB_E3_1;
	pin 58 = IOB_E3_0;
	pin 59 = IOB_E4_1;
	pin 60 = VCCIO0;
	pin 61 = IOB_E4_0;
	pin 62 = GND;
	pin 63 = IOB_E5_3;
	pin 64 = IOB_E5_2;
	pin 65 = IOB_E5_1;
	pin 66 = IOB_E5_0;
	pin 67 = IOB_E6_1;
	pin 68 = IOB_E6_0;
	pin 69 = IOB_E7_3;
	pin 70 = IOB_E7_2;
	pin 71 = IOB_E7_1;
	pin 72 = IOB_E7_0;
	pin 73 = IOB_E8_1;
	pin 74 = VCCIO0;
	pin 75 = GND;
	pin 76 = IOB_E8_0;
	pin 77 = IOB_N4_2;
	pin 78 = IOB_N4_1;
	pin 79 = IOB_N4_0;
	pin 80 = IOB_N3_5;
	pin 81 = IOB_N3_4;
	pin 82 = IOB_N3_3;
	pin 83 = IOB_N3_2;
	pin 84 = GND;
	pin 85 = IOB_N3_1;
	pin 86 = IOB_N3_0;
	pin 87 = IOB_N2_3;
	pin 88 = VCCAUX;
	pin 89 = IOB_N2_2;
	pin 90 = VCCINT;
	pin 91 = IOB_N2_1;
	pin 92 = VCCIO0;
	pin 93 = GND;
	pin 94 = IOB_N2_0;
	pin 95 = IOB_N1_5;
	pin 96 = IOB_N1_4;
	pin 97 = IOB_N1_3;
	pin 98 = IOB_N1_2;
	pin 99 = IOB_N1_1;
	pin 100 = IOB_N1_0;
}

// LCMXO256C-CSBGA100 LCMXO256E-CSBGA100
bond BOND1 {
	kind single;
	pin A1 = IOB_N1_1;
	pin A2 = IOB_N1_3;
	pin A3 = IOB_N1_5;
	pin A4 = GND;
	pin A5 = IOB_N2_1;
	pin A6 = IOB_N2_2;
	pin A7 = IOB_N2_3;
	pin A8 = IOB_N3_1;
	pin A9 = IOB_N3_2;
	pin A10 = IOB_N3_4;
	pin A11 = IOB_N4_0;
	pin A12 = IOB_N4_2;
	pin A13 = IOB_E8_0;
	pin A14 = VCCIO0;
	pin B1 = IOB_W8_0;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N1_4;
	pin B4 = IOB_N2_0;
	pin B5 = VCCIO0;
	pin B6 = VCCINT;
	pin B7 = VCCAUX;
	pin B8 = IOB_N3_0;
	pin B9 = GND;
	pin B10 = IOB_N3_3;
	pin B11 = IOB_N4_1;
	pin B12 = IOB_N3_5;
	pin B13 = GND;
	pin B14 = IOB_E7_0;
	pin C1 = IOB_W8_1;
	pin C2 = IOB_W7_2;
	pin C3 = IOB_N1_2;
	pin C12 = IOB_E8_1;
	pin C13 = IOB_E7_1;
	pin C14 = IOB_E7_2;
	pin D1 = IOB_W7_1;
	pin D2 = IOB_W7_0;
	pin D13 = IOB_E7_3;
	pin D14 = IOB_E6_0;
	pin E1 = IOB_W7_3;
	pin E2 = IOB_W6_0;
	pin E13 = IOB_E6_1;
	pin E14 = IOB_E5_0;
	pin F1 = IOB_W6_1;
	pin F2 = IOB_W5_0;
	pin F13 = IOB_E5_1;
	pin F14 = IOB_E5_2;
	pin G1 = VCCIO1;
	pin G2 = IOB_W5_1;
	pin G13 = IOB_E5_3;
	pin G14 = GND;
	pin H1 = GND;
	pin H2 = IOB_W5_2;
	pin H13 = IOB_E4_0;
	pin H14 = VCCIO0;
	pin J1 = IOB_W5_3;
	pin J2 = IOB_W4_0;
	pin J13 = IOB_E4_1;
	pin J14 = IOB_E3_0;
	pin K1 = IOB_W4_1;
	pin K2 = IOB_W3_0;
	pin K13 = IOB_E3_1;
	pin K14 = IOB_E3_2;
	pin L1 = IOB_W3_1;
	pin L2 = IOB_W3_2;
	pin L13 = IOB_E2_1;
	pin L14 = IOB_E2_0;
	pin M1 = IOB_W3_3;
	pin M2 = IOB_W2_0;
	pin M3 = IOB_W1_0;
	pin M12 = IOB_S4_1;
	pin M13 = IOB_E3_3;
	pin M14 = IOB_E1_0;
	pin N1 = IOB_W2_1;
	pin N2 = GND;
	pin N3 = IOB_S1_1;
	pin N4 = TCK;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S1_3;
	pin N7 = IOB_S2_0;
	pin N8 = IOB_S2_2;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = IOB_S3_1;
	pin N12 = IOB_S3_3;
	pin N13 = IOB_S4_3;
	pin N14 = IOB_E1_1;
	pin P1 = VCCIO1;
	pin P2 = TMS;
	pin P3 = IOB_W1_1;
	pin P4 = IOB_S1_0;
	pin P5 = TDO;
	pin P6 = TDI;
	pin P7 = VCCINT;
	pin P8 = IOB_S2_1;
	pin P9 = IOB_S2_3;
	pin P10 = VCCIO1;
	pin P11 = IOB_S3_0;
	pin P12 = IOB_S3_2;
	pin P13 = IOB_S4_0;
	pin P14 = IOB_S4_2;
}

// LAMXO640C-TQFP100 LAMXO640E-TQFP100 LCMXO640C-TQFP100 LCMXO640E-TQFP100
bond BOND2 {
	kind single;
	pin 1 = IOB_W10_0;
	pin 2 = IOB_W10_2;
	pin 3 = IOB_W10_1;
	pin 4 = IOB_W10_3;
	pin 5 = IOB_W9_0;
	pin 6 = IOB_W9_1;
	pin 7 = IOB_W9_2;
	pin 8 = IOB_W9_3;
	pin 9 = IOB_W8_0;
	pin 10 = VCCIO3;
	pin 11 = IOB_W8_2;
	pin 12 = GND;
	pin 13 = IOB_W8_3;
	pin 14 = IOB_W7_1;
	pin 15 = IOB_W5_1;
	pin 16 = IOB_W4_2;
	pin 17 = IOB_W4_3;
	pin 18 = IOB_W3_0;
	pin 19 = IOB_W3_2;
	pin 20 = IOB_W2_0;
	pin 21 = IOB_W2_2;
	pin 22 = IOB_W1_0;
	pin 23 = IOB_W1_2;
	pin 24 = VCCIO3;
	pin 25 = GND;
	pin 26 = TMS;
	pin 27 = IOB_S1_2;
	pin 28 = TCK;
	pin 29 = VCCIO2;
	pin 30 = GND;
	pin 31 = TDO;
	pin 32 = IOB_S3_2;
	pin 33 = TDI;
	pin 34 = IOB_S3_4;
	pin 35 = VCCINT;
	pin 36 = IOB_S4_1;
	pin 37 = IOB_S4_3;
	pin 38 = IOB_S5_1;
	pin 39 = IOB_S5_2;
	pin 40 = GND;
	pin 41 = VCCIO2;
	pin 42 = GND;
	pin 43 = IOB_S7_1;
	pin 44 = IOB_S7_2;
	pin 45 = IOB_S7_3;
	pin 46 = IOB_S8_0;
	pin 47 = IOB_S8_2;
	pin 48 = IOB_S8_4;
	pin 49 = IOB_S8_3;
	pin 50 = IOB_S8_5;
	pin 51 = IOB_E1_3;
	pin 52 = IOB_E1_1;
	pin 53 = IOB_E1_2;
	pin 54 = IOB_E1_0;
	pin 55 = IOB_E2_3;
	pin 56 = IOB_E2_2;
	pin 57 = IOB_E2_1;
	pin 58 = IOB_E2_0;
	pin 59 = IOB_E3_3;
	pin 60 = VCCIO1;
	pin 61 = IOB_E3_1;
	pin 62 = GND;
	pin 63 = IOB_E5_1;
	pin 64 = IOB_E6_2;
	pin 65 = IOB_E6_1;
	pin 66 = IOB_E7_3;
	pin 67 = IOB_E7_1;
	pin 68 = IOB_E8_3;
	pin 69 = IOB_E8_1;
	pin 70 = IOB_E9_3;
	pin 71 = IOB_E9_1;
	pin 72 = IOB_E10_3;
	pin 73 = IOB_E10_1;
	pin 74 = VCCIO1;
	pin 75 = GND;
	pin 76 = IOB_N8_5;
	pin 77 = IOB_N8_4;
	pin 78 = IOB_N8_2;
	pin 79 = IOB_N8_0;
	pin 80 = VCCIO0;
	pin 81 = GND;
	pin 82 = IOB_N6_4;
	pin 83 = IOB_N6_0;
	pin 84 = GND;
	pin 85 = IOB_N5_1;
	pin 86 = IOB_N4_1;
	pin 87 = IOB_N4_0;
	pin 88 = VCCAUX;
	pin 89 = IOB_N3_5;
	pin 90 = VCCINT;
	pin 91 = IOB_N2_5;
	pin 92 = VCCIO0;
	pin 93 = GND;
	pin 94 = IOB_N2_1;
	pin 95 = IOB_N2_0;
	pin 96 = IOB_N1_5;
	pin 97 = IOB_N1_4;
	pin 98 = IOB_N1_1;
	pin 99 = IOB_N1_2;
	pin 100 = IOB_N1_0;
}

// LAMXO640C-TQFP144 LAMXO640E-TQFP144 LCMXO640C-TQFP144 LCMXO640E-TQFP144
bond BOND3 {
	kind single;
	pin 1 = IOB_W10_0;
	pin 2 = IOB_W10_2;
	pin 3 = IOB_W10_1;
	pin 4 = IOB_W9_0;
	pin 5 = IOB_W10_3;
	pin 6 = IOB_W9_1;
	pin 7 = IOB_W9_2;
	pin 8 = IOB_W9_3;
	pin 9 = IOB_W8_0;
	pin 10 = VCCIO3;
	pin 11 = GND;
	pin 12 = IOB_W8_3;
	pin 13 = IOB_W7_0;
	pin 14 = IOB_W7_1;
	pin 15 = IOB_W7_3;
	pin 16 = GND;
	pin 17 = IOB_W6_2;
	pin 18 = IOB_W6_3;
	pin 19 = IOB_W5_0;
	pin 20 = IOB_W5_1;
	pin 21 = VCCINT;
	pin 22 = IOB_W4_0;
	pin 23 = IOB_W4_1;
	pin 24 = IOB_W4_2;
	pin 25 = IOB_W3_2;
	pin 26 = VCCIO3;
	pin 27 = GND;
	pin 28 = IOB_W3_3;
	pin 29 = IOB_W2_0;
	pin 30 = IOB_W2_1;
	pin 31 = IOB_W2_2;
	pin 32 = IOB_W1_0;
	pin 33 = IOB_W2_3;
	pin 34 = IOB_W1_2;
	pin 35 = IOB_W1_1;
	pin 36 = IOB_W1_3;
	pin 37 = GND;
	pin 38 = VCCIO2;
	pin 39 = TMS;
	pin 40 = IOB_S1_2;
	pin 41 = IOB_S2_0;
	pin 42 = TCK;
	pin 43 = IOB_S2_1;
	pin 44 = IOB_S2_2;
	pin 45 = IOB_S2_3;
	pin 46 = IOB_S3_0;
	pin 47 = TDO;
	pin 48 = IOB_S3_1;
	pin 49 = IOB_S3_2;
	pin 50 = IOB_S3_3;
	pin 51 = TDI;
	pin 52 = VCCINT;
	pin 53 = VCCAUX;
	pin 54 = IOB_S4_0;
	pin 55 = IOB_S4_1;
	pin 56 = IOB_S4_3;
	pin 57 = IOB_S5_0;
	pin 58 = IOB_S5_1;
	pin 59 = GND;
	pin 60 = IOB_S6_2;
	pin 61 = IOB_S6_4;
	pin 62 = IOB_S7_0;
	pin 63 = VCCIO2;
	pin 64 = GND;
	pin 65 = IOB_S7_2;
	pin 66 = IOB_S7_3;
	pin 67 = IOB_S8_0;
	pin 68 = IOB_S8_2;
	pin 69 = IOB_S8_1;
	pin 70 = IOB_S8_4;
	pin 71 = IOB_S8_3;
	pin 72 = IOB_S8_5;
	pin 73 = IOB_E1_3;
	pin 74 = IOB_E1_1;
	pin 75 = IOB_E1_2;
	pin 76 = IOB_E2_3;
	pin 77 = IOB_E1_0;
	pin 78 = IOB_E2_1;
	pin 79 = IOB_E2_2;
	pin 80 = IOB_E2_0;
	pin 81 = IOB_E3_3;
	pin 82 = VCCIO1;
	pin 83 = GND;
	pin 84 = IOB_E3_0;
	pin 85 = IOB_E4_2;
	pin 86 = IOB_E4_0;
	pin 87 = IOB_E5_3;
	pin 88 = GND;
	pin 89 = IOB_E5_1;
	pin 90 = IOB_E5_0;
	pin 91 = IOB_E6_3;
	pin 92 = IOB_E6_2;
	pin 93 = VCCINT;
	pin 94 = IOB_E7_3;
	pin 95 = IOB_E7_1;
	pin 96 = IOB_E8_3;
	pin 97 = IOB_E8_1;
	pin 98 = VCCIO1;
	pin 99 = GND;
	pin 100 = IOB_E8_0;
	pin 101 = IOB_E9_3;
	pin 102 = IOB_E9_2;
	pin 103 = IOB_E9_1;
	pin 104 = IOB_E10_3;
	pin 105 = IOB_E9_0;
	pin 106 = IOB_E10_1;
	pin 107 = IOB_E10_2;
	pin 108 = IOB_E10_0;
	pin 109 = IOB_N8_5;
	pin 110 = IOB_N8_3;
	pin 111 = IOB_N8_4;
	pin 112 = IOB_N8_1;
	pin 113 = IOB_N8_2;
	pin 114 = IOB_N8_0;
	pin 115 = IOB_N7_2;
	pin 116 = IOB_N7_1;
	pin 117 = VCCIO0;
	pin 118 = GND;
	pin 119 = IOB_N7_0;
	pin 120 = IOB_N6_4;
	pin 121 = IOB_N6_2;
	pin 122 = IOB_N6_0;
	pin 123 = GND;
	pin 124 = IOB_N5_1;
	pin 125 = IOB_N5_0;
	pin 126 = IOB_N4_2;
	pin 127 = IOB_N4_1;
	pin 128 = VCCAUX;
	pin 129 = VCCINT;
	pin 130 = IOB_N3_3;
	pin 131 = IOB_N3_1;
	pin 132 = IOB_N3_0;
	pin 133 = IOB_N2_5;
	pin 134 = IOB_N2_3;
	pin 135 = VCCIO0;
	pin 136 = GND;
	pin 137 = IOB_N2_1;
	pin 138 = IOB_N1_5;
	pin 139 = IOB_N2_0;
	pin 140 = IOB_N1_3;
	pin 141 = IOB_N1_4;
	pin 142 = IOB_N1_1;
	pin 143 = IOB_N1_2;
	pin 144 = IOB_N1_0;
}

// LAMXO640C-FTBGA256 LAMXO640E-FTBGA256 LCMXO640C-CABGA256 LCMXO640C-FTBGA256 LCMXO640E-CABGA256 LCMXO640E-FTBGA256
bond BOND4 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N1_0;
	pin A3 = IOB_N1_1;
	pin A4 = IOB_N2_5;
	pin A5 = IOB_N2_4;
	pin A6 = IOB_N3_2;
	pin A7 = IOB_N3_3;
	pin A8 = VCCAUX;
	pin A9 = IOB_N5_1;
	pin A10 = IOB_N5_0;
	pin A11 = IOB_N6_2;
	pin A12 = IOB_N6_3;
	pin A13 = IOB_N6_4;
	pin A14 = IOB_N6_5;
	pin A15 = NC;
	pin A16 = GND;
	pin B1 = IOB_W10_0;
	pin B2 = NC;
	pin B3 = NC;
	pin B4 = IOB_N2_0;
	pin B5 = IOB_N2_1;
	pin B6 = IOB_N3_0;
	pin B7 = IOB_N3_1;
	pin B8 = IOB_N3_4;
	pin B9 = IOB_N4_2;
	pin B10 = IOB_N4_3;
	pin B11 = IOB_N6_0;
	pin B12 = IOB_N6_1;
	pin B13 = IOB_N8_4;
	pin B14 = NC;
	pin B15 = NC;
	pin B16 = IOB_E10_0;
	pin C1 = IOB_W10_1;
	pin C2 = NC;
	pin C3 = NC;
	pin C4 = IOB_N1_4;
	pin C5 = IOB_N1_5;
	pin C6 = IOB_N2_2;
	pin C7 = IOB_N2_3;
	pin C8 = IOB_N3_5;
	pin C9 = IOB_N5_2;
	pin C10 = IOB_N5_3;
	pin C11 = IOB_N7_0;
	pin C12 = IOB_N7_1;
	pin C13 = IOB_N8_5;
	pin C14 = NC;
	pin C15 = IOB_E10_2;
	pin C16 = IOB_E10_1;
	pin D1 = IOB_W9_3;
	pin D2 = IOB_W9_2;
	pin D3 = NC;
	pin D4 = NC;
	pin D5 = IOB_N1_3;
	pin D6 = IOB_N1_2;
	pin D7 = IOB_N4_1;
	pin D8 = IOB_N4_0;
	pin D9 = IOB_N7_2;
	pin D10 = IOB_N7_3;
	pin D11 = IOB_N8_2;
	pin D12 = IOB_N8_3;
	pin D13 = NC;
	pin D14 = NC;
	pin D15 = IOB_E10_3;
	pin D16 = IOB_E9_0;
	pin E1 = IOB_W8_0;
	pin E2 = IOB_W10_3;
	pin E3 = IOB_W10_2;
	pin E4 = NC;
	pin E5 = NC;
	pin E6 = NC;
	pin E7 = NC;
	pin E8 = IOB_N8_0;
	pin E9 = IOB_N8_1;
	pin E10 = NC;
	pin E11 = NC;
	pin E12 = NC;
	pin E13 = NC;
	pin E14 = IOB_E9_2;
	pin E15 = IOB_E8_0;
	pin E16 = IOB_E9_1;
	pin F1 = IOB_W8_1;
	pin F2 = IOB_W7_0;
	pin F3 = IOB_W9_0;
	pin F4 = IOB_W9_1;
	pin F5 = NC;
	pin F6 = NC;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO0;
	pin F10 = VCCIO0;
	pin F11 = GND;
	pin F12 = NC;
	pin F13 = NC;
	pin F14 = IOB_E9_3;
	pin F15 = IOB_E8_1;
	pin F16 = IOB_E7_0;
	pin G1 = IOB_W7_2;
	pin G2 = IOB_W7_1;
	pin G3 = IOB_W8_2;
	pin G4 = NC;
	pin G5 = NC;
	pin G6 = VCCIO3;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = VCCINT;
	pin G11 = VCCIO1;
	pin G12 = IOB_E8_2;
	pin G13 = IOB_E8_3;
	pin G14 = IOB_E7_2;
	pin G15 = IOB_E6_0;
	pin G16 = IOB_E7_1;
	pin H1 = IOB_W7_3;
	pin H2 = IOB_W6_0;
	pin H3 = IOB_W8_3;
	pin H4 = NC;
	pin H5 = NC;
	pin H6 = VCCIO3;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO1;
	pin H12 = IOB_E6_2;
	pin H13 = IOB_E6_3;
	pin H14 = IOB_E7_3;
	pin H15 = IOB_E6_1;
	pin H16 = IOB_E5_0;
	pin J1 = IOB_W6_2;
	pin J2 = IOB_W6_1;
	pin J3 = IOB_W5_2;
	pin J4 = IOB_W4_0;
	pin J5 = IOB_W4_1;
	pin J6 = VCCIO3;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO1;
	pin J12 = NC;
	pin J13 = IOB_E4_2;
	pin J14 = IOB_E4_0;
	pin J15 = IOB_E5_2;
	pin J16 = IOB_E5_1;
	pin K1 = IOB_W6_3;
	pin K2 = IOB_W3_0;
	pin K3 = IOB_W5_3;
	pin K4 = NC;
	pin K5 = NC;
	pin K6 = VCCIO3;
	pin K7 = VCCINT;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = VCCIO1;
	pin K12 = NC;
	pin K13 = IOB_E4_3;
	pin K14 = IOB_E4_1;
	pin K15 = IOB_E5_3;
	pin K16 = IOB_E3_0;
	pin L1 = IOB_W5_0;
	pin L2 = IOB_W3_1;
	pin L3 = IOB_W2_0;
	pin L4 = IOB_W2_3;
	pin L5 = IOB_W2_2;
	pin L6 = GND;
	pin L7 = VCCIO2;
	pin L8 = VCCIO2;
	pin L9 = VCCIO2;
	pin L10 = VCCIO2;
	pin L11 = NC;
	pin L12 = IOB_E1_0;
	pin L13 = IOB_E1_1;
	pin L14 = IOB_E2_0;
	pin L15 = IOB_E3_2;
	pin L16 = IOB_E3_1;
	pin M1 = IOB_W5_1;
	pin M2 = IOB_W3_2;
	pin M3 = IOB_W2_1;
	pin M4 = NC;
	pin M5 = NC;
	pin M6 = TDO;
	pin M7 = NC;
	pin M8 = NC;
	pin M9 = IOB_S5_1;
	pin M10 = IOB_S5_0;
	pin M11 = NC;
	pin M12 = NC;
	pin M13 = NC;
	pin M14 = IOB_E2_1;
	pin M15 = IOB_E3_3;
	pin M16 = IOB_E2_2;
	pin N1 = IOB_W4_2;
	pin N2 = IOB_W3_3;
	pin N3 = IOB_W1_3;
	pin N4 = IOB_W1_2;
	pin N5 = NC;
	pin N6 = NC;
	pin N7 = TDI;
	pin N8 = IOB_S4_0;
	pin N9 = IOB_S4_1;
	pin N10 = NC;
	pin N11 = NC;
	pin N12 = NC;
	pin N13 = NC;
	pin N14 = IOB_E1_3;
	pin N15 = IOB_E1_2;
	pin N16 = IOB_E2_3;
	pin P1 = IOB_W4_3;
	pin P2 = NC;
	pin P3 = NC;
	pin P4 = TMS;
	pin P5 = IOB_S2_0;
	pin P6 = IOB_S2_1;
	pin P7 = IOB_S4_2;
	pin P8 = IOB_S4_3;
	pin P9 = IOB_S6_0;
	pin P10 = IOB_S6_1;
	pin P11 = IOB_S7_0;
	pin P12 = IOB_S7_1;
	pin P13 = IOB_S8_4;
	pin P14 = IOB_S8_5;
	pin P15 = NC;
	pin P16 = NC;
	pin R1 = IOB_W1_0;
	pin R2 = IOB_W1_1;
	pin R3 = TCK;
	pin R4 = IOB_S1_2;
	pin R5 = IOB_S1_3;
	pin R6 = IOB_S3_0;
	pin R7 = IOB_S3_4;
	pin R8 = IOB_S3_5;
	pin R9 = IOB_S5_2;
	pin R10 = IOB_S5_3;
	pin R11 = IOB_S6_4;
	pin R12 = IOB_S6_5;
	pin R13 = IOB_S8_0;
	pin R14 = IOB_S8_1;
	pin R15 = NC;
	pin R16 = NC;
	pin T1 = GND;
	pin T2 = IOB_S1_0;
	pin T3 = IOB_S1_1;
	pin T4 = IOB_S2_3;
	pin T5 = IOB_S2_2;
	pin T6 = IOB_S3_1;
	pin T7 = IOB_S3_3;
	pin T8 = IOB_S3_2;
	pin T9 = VCCAUX;
	pin T10 = IOB_S6_2;
	pin T11 = IOB_S6_3;
	pin T12 = IOB_S7_3;
	pin T13 = IOB_S7_2;
	pin T14 = IOB_S8_2;
	pin T15 = IOB_S8_3;
	pin T16 = GND;
}

// LCMXO640C-CSBGA100 LCMXO640E-CSBGA100
bond BOND5 {
	kind single;
	pin A1 = IOB_N1_2;
	pin A2 = IOB_N1_4;
	pin A3 = IOB_N2_0;
	pin A4 = GND;
	pin A5 = IOB_N2_5;
	pin A6 = IOB_N3_5;
	pin A7 = IOB_N4_0;
	pin A8 = IOB_N5_1;
	pin A9 = IOB_N6_0;
	pin A10 = GND;
	pin A11 = IOB_N8_0;
	pin A12 = IOB_N8_4;
	pin A13 = IOB_N8_5;
	pin A14 = VCCIO1;
	pin B1 = IOB_W10_0;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N1_5;
	pin B4 = IOB_N2_1;
	pin B5 = VCCIO0;
	pin B6 = VCCINT;
	pin B7 = VCCAUX;
	pin B8 = IOB_N4_1;
	pin B9 = GND;
	pin B10 = IOB_N6_4;
	pin B11 = IOB_N8_2;
	pin B12 = VCCIO0;
	pin B13 = GND;
	pin B14 = IOB_E10_3;
	pin C1 = IOB_W10_2;
	pin C2 = IOB_W9_0;
	pin C3 = IOB_N1_1;
	pin C12 = IOB_E10_1;
	pin C13 = IOB_E9_1;
	pin C14 = IOB_E9_3;
	pin D1 = IOB_W10_3;
	pin D2 = IOB_W10_1;
	pin D13 = IOB_E8_1;
	pin D14 = IOB_E8_3;
	pin E1 = IOB_W9_1;
	pin E2 = IOB_W9_2;
	pin E13 = IOB_E7_1;
	pin E14 = IOB_E7_3;
	pin F1 = IOB_W9_3;
	pin F2 = IOB_W8_0;
	pin F13 = IOB_E6_1;
	pin F14 = IOB_E6_2;
	pin G1 = VCCIO3;
	pin G2 = IOB_W8_2;
	pin G13 = IOB_E5_1;
	pin G14 = GND;
	pin H1 = GND;
	pin H2 = IOB_W8_3;
	pin H13 = IOB_E3_1;
	pin H14 = VCCIO1;
	pin J1 = IOB_W7_1;
	pin J2 = IOB_W5_1;
	pin J13 = IOB_E3_3;
	pin J14 = IOB_E2_0;
	pin K1 = IOB_W4_2;
	pin K2 = IOB_W4_3;
	pin K13 = IOB_E2_1;
	pin K14 = IOB_E2_2;
	pin L1 = IOB_W3_0;
	pin L2 = IOB_W3_2;
	pin L13 = IOB_E1_2;
	pin L14 = IOB_E1_0;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_2;
	pin M3 = IOB_W1_2;
	pin M12 = IOB_S8_4;
	pin M13 = IOB_E2_3;
	pin M14 = IOB_E1_1;
	pin N1 = IOB_W1_0;
	pin N2 = GND;
	pin N3 = GND;
	pin N4 = TCK;
	pin N5 = IOB_S3_2;
	pin N6 = IOB_S3_4;
	pin N7 = IOB_S4_1;
	pin N8 = IOB_S5_1;
	pin N9 = GND;
	pin N10 = GND;
	pin N11 = IOB_S7_2;
	pin N12 = IOB_S8_0;
	pin N13 = IOB_S8_5;
	pin N14 = IOB_E1_3;
	pin P1 = VCCIO3;
	pin P2 = TMS;
	pin P3 = IOB_S1_2;
	pin P4 = VCCIO2;
	pin P5 = TDO;
	pin P6 = TDI;
	pin P7 = VCCINT;
	pin P8 = IOB_S4_3;
	pin P9 = IOB_S5_2;
	pin P10 = VCCIO2;
	pin P11 = IOB_S7_1;
	pin P12 = IOB_S7_3;
	pin P13 = IOB_S8_2;
	pin P14 = IOB_S8_3;
}

// LCMXO640C-CSBGA132 LCMXO640E-CSBGA132
bond BOND6 {
	kind single;
	pin A1 = IOB_N1_0;
	pin A2 = IOB_N1_2;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N2_1;
	pin A5 = IOB_N2_3;
	pin A6 = IOB_N3_3;
	pin A7 = VCCAUX;
	pin A8 = IOB_N5_1;
	pin A9 = IOB_N6_0;
	pin A10 = GND;
	pin A11 = IOB_N8_0;
	pin A12 = IOB_N8_4;
	pin A13 = IOB_N8_5;
	pin A14 = IOB_E10_0;
	pin B1 = IOB_W10_0;
	pin B2 = IOB_W10_2;
	pin B3 = IOB_N1_1;
	pin B4 = GND;
	pin B5 = IOB_N2_4;
	pin B6 = IOB_N3_2;
	pin B7 = IOB_N4_0;
	pin B8 = IOB_N5_0;
	pin B9 = IOB_N6_1;
	pin B10 = IOB_N6_5;
	pin B11 = VCCIO0;
	pin B12 = IOB_N8_2;
	pin B13 = IOB_N8_3;
	pin B14 = IOB_E10_2;
	pin C1 = IOB_W10_1;
	pin C2 = IOB_W10_3;
	pin C3 = IOB_W9_0;
	pin C4 = IOB_N1_5;
	pin C5 = VCCIO0;
	pin C6 = IOB_N2_5;
	pin C7 = VCCINT;
	pin C8 = IOB_N4_1;
	pin C9 = GND;
	pin C10 = IOB_N6_4;
	pin C11 = IOB_N7_2;
	pin C12 = IOB_N8_1;
	pin C13 = IOB_E10_1;
	pin C14 = IOB_E10_3;
	pin D1 = IOB_W9_1;
	pin D2 = VCCIO3;
	pin D3 = IOB_W9_3;
	pin D12 = IOB_E9_2;
	pin D13 = GND;
	pin D14 = IOB_E9_3;
	pin E1 = GND;
	pin E2 = IOB_W7_0;
	pin E3 = IOB_W7_1;
	pin E12 = VCCIO1;
	pin E13 = IOB_E8_2;
	pin E14 = IOB_E8_1;
	pin F1 = GND;
	pin F2 = IOB_W7_3;
	pin F3 = IOB_W6_1;
	pin F12 = IOB_E8_3;
	pin F13 = IOB_E7_2;
	pin F14 = IOB_E7_3;
	pin G1 = IOB_W6_2;
	pin G2 = IOB_W6_3;
	pin G3 = IOB_W5_0;
	pin G12 = VCCINT;
	pin G13 = IOB_E6_2;
	pin G14 = IOB_E6_1;
	pin H1 = IOB_W5_2;
	pin H2 = IOB_W5_1;
	pin H3 = VCCINT;
	pin H12 = IOB_E6_3;
	pin H13 = IOB_E5_0;
	pin H14 = IOB_E5_1;
	pin J1 = IOB_W4_0;
	pin J2 = IOB_W4_2;
	pin J3 = IOB_W3_0;
	pin J12 = IOB_E5_2;
	pin J13 = IOB_E4_0;
	pin J14 = GND;
	pin K1 = IOB_W3_2;
	pin K2 = IOB_W3_1;
	pin K3 = VCCIO3;
	pin K12 = IOB_E4_1;
	pin K13 = IOB_E4_2;
	pin K14 = IOB_E4_3;
	pin L1 = IOB_W2_0;
	pin L2 = GND;
	pin L3 = IOB_W2_1;
	pin L12 = VCCIO1;
	pin L13 = GND;
	pin L14 = IOB_E2_0;
	pin M1 = IOB_W1_0;
	pin M2 = IOB_W1_2;
	pin M3 = IOB_S1_2;
	pin M4 = IOB_S2_1;
	pin M5 = TDI;
	pin M6 = IOB_S3_5;
	pin M7 = IOB_S4_1;
	pin M8 = IOB_S5_1;
	pin M9 = IOB_S6_1;
	pin M10 = VCCIO2;
	pin M11 = IOB_S7_3;
	pin M12 = IOB_E1_0;
	pin M13 = IOB_E2_1;
	pin M14 = IOB_E1_2;
	pin N1 = IOB_W1_1;
	pin N2 = VCCIO2;
	pin N3 = IOB_S1_3;
	pin N4 = IOB_S2_2;
	pin N5 = TDO;
	pin N6 = IOB_S3_4;
	pin N7 = IOB_S4_0;
	pin N8 = IOB_S4_3;
	pin N9 = IOB_S6_0;
	pin N10 = IOB_S6_4;
	pin N11 = GND;
	pin N12 = IOB_S8_4;
	pin N13 = IOB_E1_1;
	pin N14 = IOB_E1_3;
	pin P1 = IOB_W1_3;
	pin P2 = GND;
	pin P3 = TMS;
	pin P4 = TCK;
	pin P5 = IOB_S2_3;
	pin P6 = VCCINT;
	pin P7 = VCCAUX;
	pin P8 = IOB_S5_0;
	pin P9 = GND;
	pin P10 = IOB_S6_5;
	pin P11 = IOB_S7_2;
	pin P12 = IOB_S8_2;
	pin P13 = IOB_S8_3;
	pin P14 = IOB_S8_5;
}

// LPTM10-12107-TQFP128 LPTM10-1247-TQFP128
bond BOND7 {
	kind single;
	pin 1 = VCCIO3;
	pin 2 = OTHER;
	pin 3 = IOB_W10_1;
	pin 4 = OTHER;
	pin 5 = OTHER;
	pin 6 = IOB_W9_3;
	pin 7 = OTHER;
	pin 8 = IOB_W8_1;
	pin 9 = GND;
	pin 10 = OTHER;
	pin 11 = OTHER;
	pin 12 = OTHER;
	pin 13 = GND;
	pin 14 = OTHER;
	pin 15 = OTHER;
	pin 16 = OTHER;
	pin 17 = VCCINT;
	pin 18 = OTHER;
	pin 19 = OTHER;
	pin 20 = OTHER;
	pin 21 = IOB_W3_0;
	pin 22 = OTHER;
	pin 23 = IOB_W3_2;
	pin 24 = IOB_W2_0;
	pin 25 = OTHER;
	pin 26 = IOB_W2_2;
	pin 27 = IOB_W1_0;
	pin 28 = IOB_W1_2;
	pin 29 = OTHER;
	pin 30 = VCCIO3;
	pin 31 = OTHER;
	pin 32 = GND;
	pin 33 = VCCIO2;
	pin 34 = TMS;
	pin 35 = OTHER;
	pin 36 = OTHER;
	pin 37 = TCK;
	pin 38 = OTHER;
	pin 39 = IOB_S2_1;
	pin 40 = OTHER;
	pin 41 = OTHER;
	pin 42 = OTHER;
	pin 43 = IOB_S3_0;
	pin 44 = TDO;
	pin 45 = OTHER;
	pin 46 = TDI;
	pin 47 = OTHER;
	pin 48 = VCCINT;
	pin 49 = OTHER;
	pin 50 = VCCAUX;
	pin 51 = IOB_S4_1;
	pin 52 = OTHER;
	pin 53 = IOB_S5_1;
	pin 54 = GND;
	pin 55 = OTHER;
	pin 56 = IOB_S7_0;
	pin 57 = GND;
	pin 58 = OTHER;
	pin 59 = OTHER;
	pin 60 = IOB_S8_4;
	pin 61 = OTHER;
	pin 62 = VCCIO2;
	pin 63 = OTHER;
	pin 64 = GND;
	pin 65 = OTHER;
	pin 66 = VCCIO1;
	pin 67 = OTHER;
	pin 68 = OTHER;
	pin 69 = OTHER;
	pin 70 = OTHER;
	pin 71 = OTHER;
	pin 72 = OTHER;
	pin 73 = GND;
	pin 74 = OTHER;
	pin 75 = OTHER;
	pin 76 = OTHER;
	pin 77 = OTHER;
	pin 78 = GND;
	pin 79 = OTHER;
	pin 80 = OTHER;
	pin 81 = OTHER;
	pin 82 = VCCINT;
	pin 83 = OTHER;
	pin 84 = OTHER;
	pin 85 = IOB_E8_1;
	pin 86 = OTHER;
	pin 87 = IOB_E9_3;
	pin 88 = OTHER;
	pin 89 = IOB_E10_3;
	pin 90 = OTHER;
	pin 91 = IOB_E10_1;
	pin 92 = OTHER;
	pin 93 = VCCIO1;
	pin 94 = OTHER;
	pin 95 = GND;
	pin 96 = OTHER;
	pin 97 = VCCIO0;
	pin 98 = IOB_N8_4;
	pin 99 = OTHER;
	pin 100 = IOB_N8_2;
	pin 101 = OTHER;
	pin 102 = IOB_N8_0;
	pin 103 = OTHER;
	pin 104 = IOB_N7_2;
	pin 105 = VCCIO0;
	pin 106 = IOB_N6_4;
	pin 107 = OTHER;
	pin 108 = IOB_N6_0;
	pin 109 = GND;
	pin 110 = IOB_N5_1;
	pin 111 = OTHER;
	pin 112 = IOB_N4_1;
	pin 113 = VCCAUX;
	pin 114 = VCCINT;
	pin 115 = IOB_N2_5;
	pin 116 = OTHER;
	pin 117 = OTHER;
	pin 118 = OTHER;
	pin 119 = IOB_N2_2;
	pin 120 = OTHER;
	pin 121 = IOB_N1_5;
	pin 122 = OTHER;
	pin 123 = IOB_N1_1;
	pin 124 = OTHER;
	pin 125 = VCCIO0;
	pin 126 = OTHER;
	pin 127 = GND;
	pin 128 = OTHER;
}

// LPTM10-12107-FTBGA208 LPTM10-1247-FTBGA208
bond BOND8 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N4_1;
	pin A3 = IOB_N6_4;
	pin A4 = GND;
	pin A5 = IOB_E9_3;
	pin A6 = VCCIO1;
	pin A7 = IOB_E6_3;
	pin A8 = GND;
	pin A9 = IOB_E3_1;
	pin A10 = OTHER;
	pin A11 = OTHER;
	pin A12 = OTHER;
	pin A13 = GND;
	pin A14 = OTHER;
	pin A15 = OTHER;
	pin A16 = GND;
	pin B1 = IOB_N3_4;
	pin B2 = IOB_N4_0;
	pin B3 = IOB_N6_0;
	pin B4 = IOB_N7_0;
	pin B5 = IOB_E9_1;
	pin B6 = IOB_E10_3;
	pin B7 = IOB_E6_2;
	pin B8 = IOB_E4_2;
	pin B9 = IOB_E2_0;
	pin B10 = OTHER;
	pin B11 = OTHER;
	pin B12 = OTHER;
	pin B13 = GND;
	pin B14 = OTHER;
	pin B15 = OTHER;
	pin B16 = OTHER;
	pin C1 = VCCIO0;
	pin C2 = IOB_N3_2;
	pin C3 = IOB_N3_1;
	pin C4 = IOB_N5_2;
	pin C5 = IOB_N8_4;
	pin C6 = IOB_E10_1;
	pin C7 = IOB_E8_3;
	pin C8 = IOB_E4_0;
	pin C9 = IOB_E2_2;
	pin C10 = OTHER;
	pin C11 = OTHER;
	pin C12 = OTHER;
	pin C13 = GND;
	pin C14 = OTHER;
	pin C15 = OTHER;
	pin C16 = OTHER;
	pin D1 = IOB_N2_5;
	pin D2 = IOB_N2_4;
	pin D3 = IOB_N2_2;
	pin D4 = IOB_N5_0;
	pin D5 = IOB_N5_1;
	pin D6 = IOB_N8_0;
	pin D7 = IOB_E8_1;
	pin D8 = IOB_E5_1;
	pin D9 = IOB_E1_0;
	pin D10 = IOB_E1_2;
	pin D11 = OTHER;
	pin D12 = OTHER;
	pin D13 = GND;
	pin D14 = OTHER;
	pin D15 = OTHER;
	pin D16 = OTHER;
	pin E1 = IOB_N2_1;
	pin E2 = IOB_N1_5;
	pin E3 = IOB_N1_2;
	pin E4 = IOB_N1_4;
	pin E13 = OTHER;
	pin E14 = OTHER;
	pin E15 = OTHER;
	pin E16 = OTHER;
	pin F1 = IOB_W10_0;
	pin F2 = IOB_W10_1;
	pin F3 = IOB_W9_0;
	pin F4 = IOB_N1_1;
	pin F13 = OTHER;
	pin F14 = OTHER;
	pin F15 = OTHER;
	pin F16 = OTHER;
	pin G1 = IOB_W8_0;
	pin G2 = IOB_W9_1;
	pin G3 = IOB_W9_3;
	pin G4 = IOB_W7_0;
	pin G7 = VCCIO0;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = VCCIO1;
	pin G13 = OTHER;
	pin G14 = OTHER;
	pin G15 = OTHER;
	pin G16 = OTHER;
	pin H1 = GND;
	pin H2 = IOB_W8_3;
	pin H3 = IOB_W5_0;
	pin H4 = IOB_W7_1;
	pin H7 = VCCIO0;
	pin H8 = VCCINT;
	pin H9 = VCCINT;
	pin H10 = VCCIO1;
	pin H13 = OTHER;
	pin H14 = OTHER;
	pin H15 = OTHER;
	pin H16 = OTHER;
	pin J1 = IOB_W7_2;
	pin J2 = IOB_W6_3;
	pin J3 = IOB_W5_1;
	pin J4 = IOB_W5_3;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J13 = OTHER;
	pin J14 = OTHER;
	pin J15 = OTHER;
	pin J16 = OTHER;
	pin K1 = IOB_W7_3;
	pin K2 = IOB_W6_0;
	pin K3 = IOB_W1_0;
	pin K4 = TMS;
	pin K7 = VCCIO3;
	pin K8 = VCCIO3;
	pin K9 = VCCIO2;
	pin K10 = VCCIO2;
	pin K13 = OTHER;
	pin K14 = OTHER;
	pin K15 = OTHER;
	pin K16 = OTHER;
	pin L1 = IOB_W4_0;
	pin L2 = IOB_W4_3;
	pin L3 = IOB_W1_1;
	pin L4 = TCK;
	pin L13 = OTHER;
	pin L14 = OTHER;
	pin L15 = OTHER;
	pin L16 = OTHER;
	pin M1 = IOB_W4_2;
	pin M2 = IOB_W3_2;
	pin M3 = IOB_W1_2;
	pin M4 = TDO;
	pin M13 = OTHER;
	pin M14 = OTHER;
	pin M15 = OTHER;
	pin M16 = OTHER;
	pin N1 = VCCIO3;
	pin N2 = IOB_W3_3;
	pin N3 = IOB_W1_3;
	pin N4 = TDI;
	pin N5 = VCCAUX;
	pin N6 = IOB_S4_3;
	pin N7 = IOB_S6_2;
	pin N8 = IOB_S7_2;
	pin N9 = IOB_S8_4;
	pin N10 = IOB_S8_5;
	pin N11 = OTHER;
	pin N12 = OTHER;
	pin N13 = OTHER;
	pin N14 = OTHER;
	pin N15 = OTHER;
	pin N16 = OTHER;
	pin P1 = IOB_W2_0;
	pin P2 = IOB_W2_3;
	pin P3 = IOB_S2_1;
	pin P4 = IOB_S2_3;
	pin P5 = IOB_S4_1;
	pin P6 = IOB_S4_2;
	pin P7 = IOB_S6_4;
	pin P8 = IOB_S7_3;
	pin P9 = IOB_S8_3;
	pin P10 = OTHER;
	pin P11 = OTHER;
	pin P12 = OTHER;
	pin P13 = OTHER;
	pin P14 = OTHER;
	pin P15 = OTHER;
	pin P16 = OTHER;
	pin R1 = IOB_W2_1;
	pin R2 = IOB_S1_0;
	pin R3 = IOB_S2_2;
	pin R4 = IOB_S3_0;
	pin R5 = IOB_S3_5;
	pin R6 = IOB_S5_1;
	pin R7 = IOB_S6_1;
	pin R8 = IOB_S7_0;
	pin R9 = IOB_S8_2;
	pin R10 = OTHER;
	pin R11 = OTHER;
	pin R12 = OTHER;
	pin R13 = OTHER;
	pin R14 = OTHER;
	pin R15 = OTHER;
	pin R16 = OTHER;
	pin T1 = GND;
	pin T2 = IOB_S1_2;
	pin T3 = IOB_S1_3;
	pin T4 = GND;
	pin T5 = IOB_S3_3;
	pin T6 = IOB_S5_2;
	pin T7 = IOB_S6_0;
	pin T8 = VCCIO2;
	pin T9 = IOB_S8_0;
	pin T10 = OTHER;
	pin T11 = OTHER;
	pin T12 = OTHER;
	pin T13 = OTHER;
	pin T14 = OTHER;
	pin T15 = OTHER;
	pin T16 = GND;
}

// LAMXO1200E-TQFP100 LCMXO1200C-TQFP100 LCMXO1200E-TQFP100
bond BOND9 {
	kind single;
	pin 1 = IOB_W15_0;
	pin 2 = IOB_W15_1;
	pin 3 = IOB_W14_2;
	pin 4 = IOB_W14_3;
	pin 5 = IOB_W13_1;
	pin 6 = VCCIO7;
	pin 7 = IOB_W11_0;
	pin 8 = IOB_W11_1;
	pin 9 = GND;
	pin 10 = IOB_W10_2;
	pin 11 = IOB_W10_3;
	pin 12 = IOB_W9_2;
	pin 13 = IOB_W9_3;
	pin 14 = IOB_W8_2;
	pin 15 = IOB_W7_0;
	pin 16 = IOB_W7_1;
	pin 17 = VCCINT;
	pin 18 = IOB_W6_1;
	pin 19 = IOB_W6_2;
	pin 20 = VCCIO6;
	pin 21 = IOB_W4_2;
	pin 22 = IOB_W3_0;
	pin 23 = IOB_W3_1;
	pin 24 = IOB_W2_0;
	pin 25 = IOB_W2_1;
	pin 26 = GND;
	pin 27 = VCCIO5;
	pin 28 = TMS;
	pin 29 = TCK;
	pin 30 = IOB_S2_1;
	pin 31 = IOB_S3_0;
	pin 32 = IOB_S3_1;
	pin 33 = TDO;
	pin 34 = TDI;
	pin 35 = VCCINT;
	pin 36 = VCCAUX;
	pin 37 = IOB_S5_4;
	pin 38 = IOB_S5_5;
	pin 39 = IOB_S6_1;
	pin 40 = IOB_S6_5;
	pin 41 = GND;
	pin 42 = IOB_S8_0;
	pin 43 = IOB_S8_1;
	pin 44 = VCCIO4;
	pin 45 = IOB_S9_0;
	pin 46 = IOB_S9_1;
	pin 47 = IOB_S9_4;
	pin 48 = IOB_S10_0;
	pin 49 = IOB_S10_1;
	pin 50 = GND;
	pin 51 = IOB_E1_1;
	pin 52 = IOB_E2_1;
	pin 53 = IOB_E2_0;
	pin 54 = IOB_E3_1;
	pin 55 = IOB_E3_0;
	pin 56 = VCCIO3;
	pin 57 = IOB_E5_1;
	pin 58 = IOB_E5_0;
	pin 59 = GND;
	pin 60 = IOB_E7_1;
	pin 61 = IOB_E7_0;
	pin 62 = IOB_E8_1;
	pin 63 = IOB_E8_0;
	pin 64 = IOB_E9_1;
	pin 65 = IOB_E9_0;
	pin 66 = VCCINT;
	pin 67 = IOB_E11_2;
	pin 68 = IOB_E11_1;
	pin 69 = IOB_E11_0;
	pin 70 = VCCIO2;
	pin 71 = IOB_E13_3;
	pin 72 = IOB_E13_1;
	pin 73 = IOB_E13_0;
	pin 74 = IOB_E15_1;
	pin 75 = IOB_E15_0;
	pin 76 = GND;
	pin 77 = IOB_N10_2;
	pin 78 = IOB_N10_1;
	pin 79 = IOB_N10_0;
	pin 80 = VCCIO1;
	pin 81 = IOB_N8_4;
	pin 82 = IOB_N8_0;
	pin 83 = GND;
	pin 84 = IOB_N7_1;
	pin 85 = IOB_N7_0;
	pin 86 = IOB_N6_3;
	pin 87 = IOB_N5_5;
	pin 88 = IOB_N5_3;
	pin 89 = IOB_N5_2;
	pin 90 = VCCAUX;
	pin 91 = VCCINT;
	pin 92 = IOB_N4_1;
	pin 93 = IOB_N3_1;
	pin 94 = VCCIO0;
	pin 95 = IOB_N2_3;
	pin 96 = IOB_N2_2;
	pin 97 = IOB_N2_1;
	pin 98 = IOB_N1_1;
	pin 99 = IOB_N1_0;
	pin 100 = GND;
}

// LAMXO1200E-TQFP144 LCMXO1200C-TQFP144 LCMXO1200E-TQFP144
bond BOND10 {
	kind single;
	pin 1 = IOB_W15_0;
	pin 2 = IOB_W15_1;
	pin 3 = IOB_W14_0;
	pin 4 = IOB_W14_1;
	pin 5 = IOB_W14_2;
	pin 6 = IOB_W14_3;
	pin 7 = IOB_W13_0;
	pin 8 = IOB_W13_1;
	pin 9 = IOB_W13_2;
	pin 10 = VCCIO7;
	pin 11 = GND;
	pin 12 = IOB_W12_2;
	pin 13 = IOB_W11_0;
	pin 14 = IOB_W11_1;
	pin 15 = IOB_W11_3;
	pin 16 = GND;
	pin 17 = IOB_W10_2;
	pin 18 = IOB_W10_3;
	pin 19 = IOB_W7_0;
	pin 20 = IOB_W7_1;
	pin 21 = VCCINT;
	pin 22 = IOB_W6_0;
	pin 23 = IOB_W6_1;
	pin 24 = IOB_W6_2;
	pin 25 = IOB_W5_1;
	pin 26 = VCCIO6;
	pin 27 = GND;
	pin 28 = IOB_W4_3;
	pin 29 = IOB_W3_0;
	pin 30 = IOB_W3_1;
	pin 31 = IOB_W3_2;
	pin 32 = IOB_W3_3;
	pin 33 = IOB_W2_0;
	pin 34 = IOB_W2_1;
	pin 35 = IOB_W1_0;
	pin 36 = IOB_W1_1;
	pin 37 = GND;
	pin 38 = VCCIO5;
	pin 39 = TMS;
	pin 40 = IOB_S1_2;
	pin 41 = IOB_S1_3;
	pin 42 = TCK;
	pin 43 = IOB_S2_0;
	pin 44 = IOB_S2_1;
	pin 45 = IOB_S3_0;
	pin 46 = IOB_S3_1;
	pin 47 = TDO;
	pin 48 = IOB_S3_3;
	pin 49 = IOB_S4_0;
	pin 50 = IOB_S4_1;
	pin 51 = TDI;
	pin 52 = VCCINT;
	pin 53 = VCCAUX;
	pin 54 = IOB_S5_5;
	pin 55 = IOB_S6_1;
	pin 56 = IOB_S6_2;
	pin 57 = IOB_S6_3;
	pin 58 = IOB_S6_5;
	pin 59 = GND;
	pin 60 = IOB_S8_0;
	pin 61 = IOB_S8_1;
	pin 62 = IOB_S8_4;
	pin 63 = VCCIO4;
	pin 64 = GND;
	pin 65 = IOB_S9_0;
	pin 66 = IOB_S9_1;
	pin 67 = IOB_S9_2;
	pin 68 = IOB_S9_3;
	pin 69 = IOB_S9_5;
	pin 70 = IOB_S9_4;
	pin 71 = IOB_S10_2;
	pin 72 = IOB_S10_3;
	pin 73 = IOB_E1_1;
	pin 74 = IOB_E1_0;
	pin 75 = IOB_E2_1;
	pin 76 = IOB_E2_0;
	pin 77 = IOB_E3_3;
	pin 78 = IOB_E3_2;
	pin 79 = IOB_E3_1;
	pin 80 = IOB_E3_0;
	pin 81 = IOB_E4_3;
	pin 82 = VCCIO3;
	pin 83 = GND;
	pin 84 = IOB_E5_1;
	pin 85 = IOB_E5_0;
	pin 86 = IOB_E6_1;
	pin 87 = IOB_E6_0;
	pin 88 = GND;
	pin 89 = IOB_E7_1;
	pin 90 = IOB_E7_0;
	pin 91 = IOB_E9_1;
	pin 92 = IOB_E9_0;
	pin 93 = VCCINT;
	pin 94 = IOB_E11_1;
	pin 95 = IOB_E11_0;
	pin 96 = IOB_E12_1;
	pin 97 = IOB_E12_0;
	pin 98 = VCCIO2;
	pin 99 = GND;
	pin 100 = IOB_E13_2;
	pin 101 = IOB_E13_1;
	pin 102 = IOB_E13_0;
	pin 103 = IOB_E14_3;
	pin 104 = IOB_E14_2;
	pin 105 = IOB_E14_1;
	pin 106 = IOB_E14_0;
	pin 107 = IOB_E15_1;
	pin 108 = IOB_E15_0;
	pin 109 = IOB_N10_3;
	pin 110 = IOB_N10_2;
	pin 111 = IOB_N10_1;
	pin 112 = IOB_N10_0;
	pin 113 = IOB_N9_5;
	pin 114 = IOB_N9_4;
	pin 115 = IOB_N9_3;
	pin 116 = IOB_N9_2;
	pin 117 = VCCIO1;
	pin 118 = GND;
	pin 119 = IOB_N8_5;
	pin 120 = IOB_N8_4;
	pin 121 = IOB_N8_1;
	pin 122 = IOB_N8_0;
	pin 123 = GND;
	pin 124 = IOB_N6_3;
	pin 125 = IOB_N6_1;
	pin 126 = IOB_N6_0;
	pin 127 = IOB_N5_5;
	pin 128 = VCCAUX;
	pin 129 = VCCINT;
	pin 130 = IOB_N4_3;
	pin 131 = IOB_N4_2;
	pin 132 = IOB_N4_1;
	pin 133 = IOB_N4_0;
	pin 134 = IOB_N3_1;
	pin 135 = VCCIO0;
	pin 136 = GND;
	pin 137 = IOB_N2_3;
	pin 138 = IOB_N2_2;
	pin 139 = IOB_N2_1;
	pin 140 = IOB_N2_0;
	pin 141 = IOB_N1_3;
	pin 142 = IOB_N1_2;
	pin 143 = IOB_N1_1;
	pin 144 = IOB_N1_0;
}

// LAMXO1200E-FTBGA256 LCMXO1200C-CABGA256 LCMXO1200C-FTBGA256 LCMXO1200E-CABGA256 LCMXO1200E-FTBGA256
bond BOND11 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N4_1;
	pin A5 = IOB_N4_0;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N5_1;
	pin A8 = VCCAUX;
	pin A9 = IOB_N6_3;
	pin A10 = IOB_N6_2;
	pin A11 = IOB_N7_4;
	pin A12 = IOB_N7_5;
	pin A13 = IOB_N8_4;
	pin A14 = IOB_N8_5;
	pin A15 = IOB_N10_2;
	pin A16 = GND;
	pin B1 = IOB_W12_0;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_N1_1;
	pin B4 = IOB_N2_4;
	pin B5 = IOB_N2_5;
	pin B6 = IOB_N4_4;
	pin B7 = IOB_N4_5;
	pin B8 = IOB_N5_2;
	pin B9 = IOB_N7_2;
	pin B10 = IOB_N7_3;
	pin B11 = IOB_N8_0;
	pin B12 = IOB_N8_1;
	pin B13 = IOB_N9_4;
	pin B14 = IOB_N10_0;
	pin B15 = IOB_N10_3;
	pin B16 = IOB_E13_2;
	pin C1 = IOB_W12_1;
	pin C2 = IOB_W13_3;
	pin C3 = IOB_W13_2;
	pin C4 = IOB_N3_0;
	pin C5 = IOB_N3_1;
	pin C6 = IOB_N4_2;
	pin C7 = IOB_N4_3;
	pin C8 = IOB_N5_3;
	pin C9 = IOB_N6_4;
	pin C10 = IOB_N6_5;
	pin C11 = IOB_N8_2;
	pin C12 = IOB_N8_3;
	pin C13 = IOB_N9_5;
	pin C14 = IOB_N10_1;
	pin C15 = IOB_E12_0;
	pin C16 = IOB_E13_3;
	pin D1 = IOB_W12_3;
	pin D2 = IOB_W12_2;
	pin D3 = IOB_N1_2;
	pin D4 = IOB_N1_3;
	pin D5 = IOB_N2_3;
	pin D6 = IOB_N2_2;
	pin D7 = IOB_N5_5;
	pin D8 = IOB_N5_4;
	pin D9 = IOB_N7_0;
	pin D10 = IOB_N7_1;
	pin D11 = IOB_N9_0;
	pin D12 = IOB_N9_1;
	pin D13 = IOB_E15_1;
	pin D14 = IOB_E15_0;
	pin D15 = IOB_E12_1;
	pin D16 = IOB_E12_2;
	pin E1 = IOB_W11_2;
	pin E2 = IOB_W13_1;
	pin E3 = IOB_W13_0;
	pin E4 = IOB_W15_0;
	pin E5 = IOB_W15_1;
	pin E6 = IOB_N3_3;
	pin E7 = IOB_N3_2;
	pin E8 = IOB_N6_0;
	pin E9 = IOB_N6_1;
	pin E10 = IOB_N9_2;
	pin E11 = IOB_N9_3;
	pin E12 = IOB_E14_1;
	pin E13 = IOB_E14_0;
	pin E14 = IOB_E13_0;
	pin E15 = IOB_E11_0;
	pin E16 = IOB_E12_3;
	pin F1 = IOB_W11_3;
	pin F2 = IOB_W11_0;
	pin F3 = IOB_W14_2;
	pin F4 = IOB_W14_3;
	pin F5 = IOB_W14_0;
	pin F6 = IOB_W14_1;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = GND;
	pin F12 = IOB_E14_3;
	pin F13 = IOB_E14_2;
	pin F14 = IOB_E13_1;
	pin F15 = IOB_E11_1;
	pin F16 = IOB_E11_2;
	pin G1 = IOB_W9_2;
	pin G2 = IOB_W11_1;
	pin G3 = IOB_W10_2;
	pin G4 = IOB_W10_0;
	pin G5 = IOB_W10_1;
	pin G6 = VCCIO7;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = VCCINT;
	pin G11 = VCCIO2;
	pin G12 = IOB_E10_0;
	pin G13 = IOB_E10_1;
	pin G14 = IOB_E9_0;
	pin G15 = IOB_E9_2;
	pin G16 = IOB_E11_3;
	pin H1 = IOB_W9_3;
	pin H2 = IOB_W8_0;
	pin H3 = IOB_W10_3;
	pin H4 = IOB_W9_0;
	pin H5 = IOB_W9_1;
	pin H6 = VCCIO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E10_2;
	pin H13 = IOB_E10_3;
	pin H14 = IOB_E9_1;
	pin H15 = IOB_E9_3;
	pin H16 = IOB_E8_0;
	pin J1 = IOB_W7_0;
	pin J2 = IOB_W8_1;
	pin J3 = IOB_W8_2;
	pin J4 = IOB_W4_0;
	pin J5 = IOB_W4_1;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO3;
	pin J12 = IOB_E8_2;
	pin J13 = IOB_E6_0;
	pin J14 = IOB_E7_2;
	pin J15 = IOB_E7_0;
	pin J16 = IOB_E8_1;
	pin K1 = IOB_W7_1;
	pin K2 = IOB_W7_2;
	pin K3 = IOB_W8_3;
	pin K4 = IOB_W3_1;
	pin K5 = IOB_W3_0;
	pin K6 = VCCIO6;
	pin K7 = VCCINT;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = VCCIO3;
	pin K12 = IOB_E8_3;
	pin K13 = IOB_E6_1;
	pin K14 = IOB_E7_3;
	pin K15 = IOB_E7_1;
	pin K16 = IOB_E6_2;
	pin L1 = IOB_W6_0;
	pin L2 = IOB_W7_3;
	pin L3 = IOB_W5_0;
	pin L4 = IOB_W3_3;
	pin L5 = IOB_W3_2;
	pin L6 = GND;
	pin L7 = VCCIO5;
	pin L8 = VCCIO5;
	pin L9 = VCCIO4;
	pin L10 = VCCIO4;
	pin L11 = IOB_E1_0;
	pin L12 = IOB_E4_2;
	pin L13 = IOB_E4_3;
	pin L14 = IOB_E4_0;
	pin L15 = IOB_E5_0;
	pin L16 = IOB_E6_3;
	pin M1 = IOB_W6_1;
	pin M2 = IOB_W5_2;
	pin M3 = IOB_W5_1;
	pin M4 = IOB_W2_1;
	pin M5 = IOB_W2_0;
	pin M6 = TDO;
	pin M7 = IOB_S5_0;
	pin M8 = IOB_S5_1;
	pin M9 = IOB_S6_5;
	pin M10 = IOB_S6_4;
	pin M11 = IOB_E1_1;
	pin M12 = IOB_E3_2;
	pin M13 = IOB_E3_3;
	pin M14 = IOB_E4_1;
	pin M15 = IOB_E5_1;
	pin M16 = IOB_E5_2;
	pin N1 = IOB_W6_2;
	pin N2 = IOB_W5_3;
	pin N3 = IOB_W1_1;
	pin N4 = IOB_W1_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S1_3;
	pin N7 = TDI;
	pin N8 = IOB_S6_0;
	pin N9 = IOB_S6_1;
	pin N10 = IOB_S7_4;
	pin N11 = IOB_S7_5;
	pin N12 = IOB_E2_1;
	pin N13 = IOB_E2_0;
	pin N14 = IOB_E3_1;
	pin N15 = IOB_E3_0;
	pin N16 = IOB_E5_3;
	pin P1 = IOB_W6_3;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_1;
	pin P4 = TMS;
	pin P5 = IOB_S3_0;
	pin P6 = IOB_S3_1;
	pin P7 = IOB_S5_4;
	pin P8 = IOB_S5_5;
	pin P9 = IOB_S6_2;
	pin P10 = IOB_S6_3;
	pin P11 = IOB_S8_2;
	pin P12 = IOB_S8_3;
	pin P13 = IOB_S9_4;
	pin P14 = IOB_S9_5;
	pin P15 = IOB_S10_2;
	pin P16 = IOB_S10_3;
	pin R1 = IOB_W4_2;
	pin R2 = IOB_W4_3;
	pin R3 = TCK;
	pin R4 = IOB_S2_2;
	pin R5 = IOB_S2_3;
	pin R6 = IOB_S4_0;
	pin R7 = IOB_S5_2;
	pin R8 = IOB_S5_3;
	pin R9 = IOB_S7_0;
	pin R10 = IOB_S7_1;
	pin R11 = IOB_S8_0;
	pin R12 = IOB_S8_1;
	pin R13 = IOB_S9_0;
	pin R14 = IOB_S9_1;
	pin R15 = IOB_S10_0;
	pin R16 = IOB_S10_1;
	pin T1 = GND;
	pin T2 = IOB_S2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S3_3;
	pin T5 = IOB_S3_2;
	pin T6 = IOB_S4_1;
	pin T7 = IOB_S4_3;
	pin T8 = IOB_S4_2;
	pin T9 = VCCAUX;
	pin T10 = IOB_S7_2;
	pin T11 = IOB_S7_3;
	pin T12 = IOB_S8_5;
	pin T13 = IOB_S8_4;
	pin T14 = IOB_S9_2;
	pin T15 = IOB_S9_3;
	pin T16 = GND;
}

// LCMXO1200C-CSBGA132 LCMXO1200E-CSBGA132
bond BOND12 {
	kind single;
	pin A1 = IOB_N1_0;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N2_3;
	pin A5 = IOB_N3_1;
	pin A6 = IOB_N4_3;
	pin A7 = VCCAUX;
	pin A8 = IOB_N6_3;
	pin A9 = IOB_N8_0;
	pin A10 = GND;
	pin A11 = IOB_N9_3;
	pin A12 = IOB_N10_1;
	pin A13 = IOB_N10_3;
	pin A14 = IOB_E15_0;
	pin B1 = IOB_W15_0;
	pin B2 = IOB_W15_1;
	pin B3 = IOB_N2_0;
	pin B4 = GND;
	pin B5 = IOB_N4_0;
	pin B6 = IOB_N4_2;
	pin B7 = IOB_N5_3;
	pin B8 = IOB_N6_1;
	pin B9 = IOB_N8_1;
	pin B10 = IOB_N8_5;
	pin B11 = VCCIO1;
	pin B12 = IOB_N9_5;
	pin B13 = IOB_N10_2;
	pin B14 = IOB_E15_1;
	pin C1 = IOB_W14_2;
	pin C2 = IOB_W13_0;
	pin C3 = IOB_W14_3;
	pin C4 = IOB_N2_2;
	pin C5 = VCCIO0;
	pin C6 = IOB_N4_1;
	pin C7 = VCCINT;
	pin C8 = IOB_N5_5;
	pin C9 = GND;
	pin C10 = IOB_N8_4;
	pin C11 = IOB_N9_2;
	pin C12 = IOB_N10_0;
	pin C13 = IOB_E14_2;
	pin C14 = IOB_E14_3;
	pin D1 = IOB_W13_1;
	pin D2 = VCCIO7;
	pin D3 = IOB_W13_2;
	pin D12 = IOB_E13_0;
	pin D13 = GND;
	pin D14 = IOB_E13_1;
	pin E1 = GND;
	pin E2 = IOB_W11_0;
	pin E3 = IOB_W11_1;
	pin E12 = VCCIO2;
	pin E13 = IOB_E12_1;
	pin E14 = IOB_E12_0;
	pin F1 = GND;
	pin F2 = IOB_W11_3;
	pin F3 = IOB_W10_2;
	pin F12 = IOB_E11_0;
	pin F13 = IOB_E11_1;
	pin F14 = IOB_E11_2;
	pin G1 = IOB_W10_3;
	pin G2 = IOB_W9_2;
	pin G3 = IOB_W9_3;
	pin G12 = VCCINT;
	pin G13 = IOB_E9_1;
	pin G14 = IOB_E9_0;
	pin H1 = IOB_W7_1;
	pin H2 = IOB_W7_0;
	pin H3 = VCCINT;
	pin H12 = IOB_E8_0;
	pin H13 = IOB_E8_1;
	pin H14 = IOB_E7_0;
	pin J1 = IOB_W6_1;
	pin J2 = IOB_W6_2;
	pin J3 = IOB_W6_3;
	pin J12 = IOB_E7_1;
	pin J13 = IOB_E6_0;
	pin J14 = GND;
	pin K1 = IOB_W5_1;
	pin K2 = IOB_W5_0;
	pin K3 = VCCIO6;
	pin K12 = IOB_E6_1;
	pin K13 = IOB_E5_0;
	pin K14 = IOB_E5_1;
	pin L1 = IOB_W3_0;
	pin L2 = GND;
	pin L3 = IOB_W3_1;
	pin L12 = VCCIO3;
	pin L13 = GND;
	pin L14 = IOB_E3_0;
	pin M1 = IOB_W2_0;
	pin M2 = IOB_W2_1;
	pin M3 = IOB_S1_2;
	pin M4 = IOB_S2_1;
	pin M5 = TDI;
	pin M6 = IOB_S5_0;
	pin M7 = IOB_S6_1;
	pin M8 = IOB_S6_5;
	pin M9 = IOB_S8_1;
	pin M10 = VCCIO4;
	pin M11 = IOB_S9_1;
	pin M12 = IOB_E2_0;
	pin M13 = IOB_E3_1;
	pin M14 = IOB_E2_1;
	pin N1 = IOB_W1_0;
	pin N2 = VCCIO5;
	pin N3 = IOB_S1_3;
	pin N4 = IOB_S3_0;
	pin N5 = TDO;
	pin N6 = IOB_S4_2;
	pin N7 = IOB_S5_5;
	pin N8 = IOB_S6_2;
	pin N9 = IOB_S8_0;
	pin N10 = IOB_S8_2;
	pin N11 = GND;
	pin N12 = IOB_S9_4;
	pin N13 = IOB_E1_0;
	pin N14 = IOB_E1_1;
	pin P1 = IOB_W1_1;
	pin P2 = GND;
	pin P3 = TMS;
	pin P4 = TCK;
	pin P5 = IOB_S3_1;
	pin P6 = VCCINT;
	pin P7 = VCCAUX;
	pin P8 = IOB_S6_3;
	pin P9 = GND;
	pin P10 = IOB_S8_3;
	pin P11 = IOB_S9_0;
	pin P12 = IOB_S9_2;
	pin P13 = IOB_S10_2;
	pin P14 = IOB_S10_3;
}

// LAMXO2280E-TQFP100 LCMXO2280C-TQFP100 LCMXO2280E-TQFP100
bond BOND13 {
	kind single;
	pin 1 = IOB_W19_0;
	pin 2 = IOB_W19_1;
	pin 3 = IOB_W18_2;
	pin 4 = IOB_W18_3;
	pin 5 = IOB_W17_1;
	pin 6 = VCCIO7;
	pin 7 = IOB_W14_0;
	pin 8 = IOB_W14_1;
	pin 9 = GND;
	pin 10 = IOB_W12_2;
	pin 11 = IOB_W12_3;
	pin 12 = IOB_W11_2;
	pin 13 = IOB_W11_3;
	pin 14 = IOB_W10_2;
	pin 15 = IOB_W8_0;
	pin 16 = IOB_W8_1;
	pin 17 = VCCINT;
	pin 18 = IOB_W7_3;
	pin 19 = IOB_W7_2;
	pin 20 = VCCIO6;
	pin 21 = IOB_W5_2;
	pin 22 = IOB_W4_0;
	pin 23 = IOB_W4_1;
	pin 24 = IOB_W3_0;
	pin 25 = IOB_W3_1;
	pin 26 = GND;
	pin 27 = VCCIO5;
	pin 28 = TMS;
	pin 29 = TCK;
	pin 30 = IOB_S2_1;
	pin 31 = IOB_S3_0;
	pin 32 = IOB_S3_1;
	pin 33 = TDO;
	pin 34 = TDI;
	pin 35 = VCCINT;
	pin 36 = VCCAUX;
	pin 37 = IOB_S7_4;
	pin 38 = IOB_S7_5;
	pin 39 = IOB_S9_5;
	pin 40 = IOB_S9_1;
	pin 41 = GND;
	pin 42 = IOB_S11_0;
	pin 43 = IOB_S11_1;
	pin 44 = VCCIO4;
	pin 45 = IOB_S12_0;
	pin 46 = IOB_S12_1;
	pin 47 = IOB_S14_2;
	pin 48 = IOB_S15_0;
	pin 49 = IOB_S15_1;
	pin 50 = GND;
	pin 51 = IOB_E2_1;
	pin 52 = IOB_E3_1;
	pin 53 = IOB_E3_0;
	pin 54 = IOB_E4_1;
	pin 55 = IOB_E4_0;
	pin 56 = VCCIO3;
	pin 57 = IOB_E6_1;
	pin 58 = IOB_E6_0;
	pin 59 = GND;
	pin 60 = IOB_E8_1;
	pin 61 = IOB_E8_0;
	pin 62 = IOB_E10_1;
	pin 63 = IOB_E10_0;
	pin 64 = IOB_E11_1;
	pin 65 = IOB_E11_0;
	pin 66 = VCCINT;
	pin 67 = IOB_E13_2;
	pin 68 = IOB_E13_1;
	pin 69 = IOB_E13_0;
	pin 70 = VCCIO2;
	pin 71 = IOB_E16_3;
	pin 72 = IOB_E16_1;
	pin 73 = IOB_E16_0;
	pin 74 = IOB_E18_1;
	pin 75 = IOB_E18_0;
	pin 76 = GND;
	pin 77 = IOB_N14_2;
	pin 78 = IOB_N13_1;
	pin 79 = IOB_N13_0;
	pin 80 = VCCIO1;
	pin 81 = IOB_N11_3;
	pin 82 = IOB_N11_2;
	pin 83 = GND;
	pin 84 = IOB_N10_1;
	pin 85 = IOB_N10_0;
	pin 86 = IOB_N9_1;
	pin 87 = IOB_N8_1;
	pin 88 = IOB_N7_5;
	pin 89 = IOB_N7_4;
	pin 90 = VCCAUX;
	pin 91 = VCCINT;
	pin 92 = IOB_N5_3;
	pin 93 = IOB_N5_5;
	pin 94 = VCCIO0;
	pin 95 = IOB_N3_1;
	pin 96 = IOB_N3_0;
	pin 97 = IOB_N2_1;
	pin 98 = IOB_N1_1;
	pin 99 = IOB_N1_0;
	pin 100 = GND;
}

// LAMXO2280E-TQFP144 LCMXO2280C-TQFP144 LCMXO2280E-TQFP144
bond BOND14 {
	kind single;
	pin 1 = IOB_W19_0;
	pin 2 = IOB_W19_1;
	pin 3 = IOB_W18_0;
	pin 4 = IOB_W18_1;
	pin 5 = IOB_W18_2;
	pin 6 = IOB_W18_3;
	pin 7 = IOB_W17_0;
	pin 8 = IOB_W17_1;
	pin 9 = IOB_W17_2;
	pin 10 = VCCIO7;
	pin 11 = GND;
	pin 12 = IOB_W15_2;
	pin 13 = IOB_W14_0;
	pin 14 = IOB_W14_1;
	pin 15 = IOB_W14_3;
	pin 16 = GND;
	pin 17 = IOB_W12_2;
	pin 18 = IOB_W12_3;
	pin 19 = IOB_W8_0;
	pin 20 = IOB_W8_1;
	pin 21 = VCCINT;
	pin 22 = IOB_W8_3;
	pin 23 = IOB_W7_3;
	pin 24 = IOB_W7_2;
	pin 25 = IOB_W6_1;
	pin 26 = VCCIO6;
	pin 27 = GND;
	pin 28 = IOB_W5_3;
	pin 29 = IOB_W4_0;
	pin 30 = IOB_W4_1;
	pin 31 = IOB_W4_2;
	pin 32 = IOB_W4_3;
	pin 33 = IOB_W3_0;
	pin 34 = IOB_W3_1;
	pin 35 = IOB_W2_0;
	pin 36 = IOB_W2_1;
	pin 37 = GND;
	pin 38 = VCCIO5;
	pin 39 = TMS;
	pin 40 = IOB_S1_0;
	pin 41 = IOB_S1_1;
	pin 42 = TCK;
	pin 43 = IOB_S2_0;
	pin 44 = IOB_S2_1;
	pin 45 = IOB_S3_0;
	pin 46 = IOB_S3_1;
	pin 47 = TDO;
	pin 48 = IOB_S3_3;
	pin 49 = IOB_S4_0;
	pin 50 = IOB_S4_1;
	pin 51 = TDI;
	pin 52 = VCCINT;
	pin 53 = VCCAUX;
	pin 54 = IOB_S7_5;
	pin 55 = IOB_S9_5;
	pin 56 = IOB_S9_2;
	pin 57 = IOB_S9_3;
	pin 58 = IOB_S9_1;
	pin 59 = GND;
	pin 60 = IOB_S11_0;
	pin 61 = IOB_S11_1;
	pin 62 = IOB_S11_4;
	pin 63 = VCCIO4;
	pin 64 = GND;
	pin 65 = IOB_S12_0;
	pin 66 = IOB_S12_1;
	pin 67 = IOB_S12_2;
	pin 68 = IOB_S12_3;
	pin 69 = IOB_S13_3;
	pin 70 = IOB_S14_2;
	pin 71 = IOB_S15_2;
	pin 72 = IOB_S15_3;
	pin 73 = IOB_E1_1;
	pin 74 = IOB_E1_0;
	pin 75 = IOB_E2_1;
	pin 76 = IOB_E2_0;
	pin 77 = IOB_E4_3;
	pin 78 = IOB_E4_2;
	pin 79 = IOB_E4_1;
	pin 80 = IOB_E4_0;
	pin 81 = IOB_E5_3;
	pin 82 = VCCIO3;
	pin 83 = GND;
	pin 84 = IOB_E6_1;
	pin 85 = IOB_E6_0;
	pin 86 = IOB_E7_1;
	pin 87 = IOB_E7_0;
	pin 88 = GND;
	pin 89 = IOB_E8_1;
	pin 90 = IOB_E8_0;
	pin 91 = IOB_E11_1;
	pin 92 = IOB_E11_0;
	pin 93 = VCCINT;
	pin 94 = IOB_E13_1;
	pin 95 = IOB_E13_0;
	pin 96 = IOB_E14_1;
	pin 97 = IOB_E14_0;
	pin 98 = VCCIO2;
	pin 99 = GND;
	pin 100 = IOB_E16_2;
	pin 101 = IOB_E16_1;
	pin 102 = IOB_E16_0;
	pin 103 = IOB_E17_3;
	pin 104 = IOB_E17_2;
	pin 105 = IOB_E17_1;
	pin 106 = IOB_E17_0;
	pin 107 = IOB_E18_1;
	pin 108 = IOB_E18_0;
	pin 109 = IOB_N15_3;
	pin 110 = IOB_N15_2;
	pin 111 = IOB_N15_1;
	pin 112 = IOB_N15_0;
	pin 113 = IOB_N14_3;
	pin 114 = IOB_N14_2;
	pin 115 = IOB_N13_1;
	pin 116 = IOB_N13_0;
	pin 117 = VCCIO1;
	pin 118 = GND;
	pin 119 = IOB_N11_5;
	pin 120 = IOB_N11_4;
	pin 121 = IOB_N11_3;
	pin 122 = IOB_N11_2;
	pin 123 = GND;
	pin 124 = IOB_N9_1;
	pin 125 = IOB_N8_3;
	pin 126 = IOB_N8_2;
	pin 127 = IOB_N8_1;
	pin 128 = VCCAUX;
	pin 129 = VCCINT;
	pin 130 = IOB_N6_1;
	pin 131 = IOB_N6_0;
	pin 132 = IOB_N5_3;
	pin 133 = IOB_N5_4;
	pin 134 = IOB_N5_5;
	pin 135 = VCCIO0;
	pin 136 = GND;
	pin 137 = IOB_N3_1;
	pin 138 = IOB_N3_0;
	pin 139 = IOB_N2_1;
	pin 140 = IOB_N2_0;
	pin 141 = IOB_N1_3;
	pin 142 = IOB_N1_2;
	pin 143 = IOB_N1_1;
	pin 144 = IOB_N1_0;
}

// LAMXO2280E-FTBGA256 LCMXO2280C-CABGA256 LCMXO2280C-FTBGA256 LCMXO2280E-CABGA256 LCMXO2280E-FTBGA256
bond BOND15 {
	kind single;
	pin A1 = GND;
	pin A2 = IOB_N2_0;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N5_3;
	pin A5 = IOB_N5_2;
	pin A6 = IOB_N6_2;
	pin A7 = IOB_N6_3;
	pin A8 = VCCAUX;
	pin A9 = IOB_N9_1;
	pin A10 = IOB_N9_0;
	pin A11 = IOB_N11_0;
	pin A12 = IOB_N11_1;
	pin A13 = IOB_N13_0;
	pin A14 = IOB_N13_1;
	pin A15 = IOB_N15_2;
	pin A16 = GND;
	pin B1 = IOB_W16_0;
	pin B2 = IOB_N1_2;
	pin B3 = IOB_N1_3;
	pin B4 = IOB_N4_2;
	pin B5 = IOB_N4_3;
	pin B6 = IOB_N6_0;
	pin B7 = IOB_N6_1;
	pin B8 = IOB_N7_2;
	pin B9 = IOB_N10_0;
	pin B10 = IOB_N10_1;
	pin B11 = IOB_N11_2;
	pin B12 = IOB_N11_3;
	pin B13 = IOB_N14_2;
	pin B14 = IOB_N15_0;
	pin B15 = IOB_N15_3;
	pin B16 = IOB_E16_2;
	pin C1 = IOB_W16_1;
	pin C2 = IOB_W17_3;
	pin C3 = IOB_W17_2;
	pin C4 = IOB_N3_0;
	pin C5 = IOB_N3_1;
	pin C6 = IOB_N5_0;
	pin C7 = IOB_N5_1;
	pin C8 = IOB_N7_3;
	pin C9 = IOB_N9_2;
	pin C10 = IOB_N9_3;
	pin C11 = IOB_N12_2;
	pin C12 = IOB_N12_3;
	pin C13 = IOB_N14_3;
	pin C14 = IOB_N15_1;
	pin C15 = IOB_E15_0;
	pin C16 = IOB_E16_3;
	pin D1 = IOB_W15_3;
	pin D2 = IOB_W15_2;
	pin D3 = IOB_N2_2;
	pin D4 = IOB_N2_3;
	pin D5 = IOB_N4_1;
	pin D6 = IOB_N4_0;
	pin D7 = IOB_N8_1;
	pin D8 = IOB_N8_0;
	pin D9 = IOB_N9_4;
	pin D10 = IOB_N9_5;
	pin D11 = IOB_N13_2;
	pin D12 = IOB_N13_3;
	pin D13 = IOB_E18_1;
	pin D14 = IOB_E18_0;
	pin D15 = IOB_E15_1;
	pin D16 = IOB_E15_2;
	pin E1 = IOB_W14_2;
	pin E2 = IOB_W17_1;
	pin E3 = IOB_W17_0;
	pin E4 = IOB_W19_0;
	pin E5 = IOB_W19_1;
	pin E6 = IOB_N5_5;
	pin E7 = IOB_N5_4;
	pin E8 = IOB_N8_2;
	pin E9 = IOB_N8_3;
	pin E10 = IOB_N14_0;
	pin E11 = IOB_N14_1;
	pin E12 = IOB_E17_1;
	pin E13 = IOB_E17_0;
	pin E14 = IOB_E16_0;
	pin E15 = IOB_E14_0;
	pin E16 = IOB_E15_3;
	pin F1 = IOB_W14_3;
	pin F2 = IOB_W14_0;
	pin F3 = IOB_W18_2;
	pin F4 = IOB_W18_3;
	pin F5 = IOB_W18_0;
	pin F6 = IOB_W18_1;
	pin F7 = VCCIO0;
	pin F8 = VCCIO0;
	pin F9 = VCCIO1;
	pin F10 = VCCIO1;
	pin F11 = GND;
	pin F12 = IOB_E17_3;
	pin F13 = IOB_E17_2;
	pin F14 = IOB_E16_1;
	pin F15 = IOB_E14_1;
	pin F16 = IOB_E14_2;
	pin G1 = IOB_W11_2;
	pin G2 = IOB_W14_1;
	pin G3 = IOB_W13_2;
	pin G4 = IOB_W13_0;
	pin G5 = IOB_W13_1;
	pin G6 = VCCIO7;
	pin G7 = VCCINT;
	pin G8 = GND;
	pin G9 = GND;
	pin G10 = VCCINT;
	pin G11 = VCCIO2;
	pin G12 = IOB_E12_0;
	pin G13 = IOB_E12_1;
	pin G14 = IOB_E11_0;
	pin G15 = IOB_E11_2;
	pin G16 = IOB_E14_3;
	pin H1 = IOB_W11_3;
	pin H2 = IOB_W10_0;
	pin H3 = IOB_W13_3;
	pin H4 = IOB_W12_0;
	pin H5 = IOB_W12_1;
	pin H6 = VCCIO7;
	pin H7 = GND;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = VCCIO2;
	pin H12 = IOB_E12_2;
	pin H13 = IOB_E12_3;
	pin H14 = IOB_E11_1;
	pin H15 = IOB_E11_3;
	pin H16 = IOB_E10_0;
	pin J1 = IOB_W9_0;
	pin J2 = IOB_W10_1;
	pin J3 = IOB_W10_2;
	pin J4 = IOB_W5_0;
	pin J5 = IOB_W5_1;
	pin J6 = VCCIO6;
	pin J7 = GND;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = VCCIO3;
	pin J12 = IOB_E10_2;
	pin J13 = IOB_E7_0;
	pin J14 = IOB_E8_2;
	pin J15 = IOB_E8_0;
	pin J16 = IOB_E10_1;
	pin K1 = IOB_W9_1;
	pin K2 = IOB_W9_2;
	pin K3 = IOB_W10_3;
	pin K4 = IOB_W4_1;
	pin K5 = IOB_W4_0;
	pin K6 = VCCIO6;
	pin K7 = VCCINT;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = VCCINT;
	pin K11 = VCCIO3;
	pin K12 = IOB_E10_3;
	pin K13 = IOB_E7_1;
	pin K14 = IOB_E8_3;
	pin K15 = IOB_E8_1;
	pin K16 = IOB_E7_2;
	pin L1 = IOB_W8_0;
	pin L2 = IOB_W9_3;
	pin L3 = IOB_W6_0;
	pin L4 = IOB_W4_3;
	pin L5 = IOB_W4_2;
	pin L6 = GND;
	pin L7 = VCCIO5;
	pin L8 = VCCIO5;
	pin L9 = VCCIO4;
	pin L10 = VCCIO4;
	pin L11 = IOB_E1_0;
	pin L12 = IOB_E5_2;
	pin L13 = IOB_E5_3;
	pin L14 = IOB_E5_0;
	pin L15 = IOB_E6_0;
	pin L16 = IOB_E7_3;
	pin M1 = IOB_W8_1;
	pin M2 = IOB_W6_2;
	pin M3 = IOB_W6_1;
	pin M4 = IOB_W3_1;
	pin M5 = IOB_W3_0;
	pin M6 = TDO;
	pin M7 = IOB_S6_2;
	pin M8 = IOB_S6_3;
	pin M9 = IOB_S9_1;
	pin M10 = IOB_S9_0;
	pin M11 = IOB_E1_1;
	pin M12 = IOB_E4_2;
	pin M13 = IOB_E4_3;
	pin M14 = IOB_E5_1;
	pin M15 = IOB_E6_1;
	pin M16 = IOB_E6_2;
	pin N1 = IOB_W7_2;
	pin N2 = IOB_W6_3;
	pin N3 = IOB_W2_1;
	pin N4 = IOB_W2_0;
	pin N5 = IOB_S1_2;
	pin N6 = IOB_S1_3;
	pin N7 = TDI;
	pin N8 = IOB_S9_4;
	pin N9 = IOB_S9_5;
	pin N10 = IOB_S11_2;
	pin N11 = IOB_S11_3;
	pin N12 = IOB_E3_1;
	pin N13 = IOB_E3_0;
	pin N14 = IOB_E4_1;
	pin N15 = IOB_E4_0;
	pin N16 = IOB_E6_3;
	pin P1 = IOB_W7_3;
	pin P2 = IOB_S1_0;
	pin P3 = IOB_S1_1;
	pin P4 = TMS;
	pin P5 = IOB_S3_0;
	pin P6 = IOB_S3_1;
	pin P7 = IOB_S8_0;
	pin P8 = IOB_S8_1;
	pin P9 = IOB_S9_2;
	pin P10 = IOB_S9_3;
	pin P11 = IOB_S12_2;
	pin P12 = IOB_S12_3;
	pin P13 = IOB_S14_2;
	pin P14 = IOB_S14_3;
	pin P15 = IOB_S15_2;
	pin P16 = IOB_S15_3;
	pin R1 = IOB_W5_2;
	pin R2 = IOB_W5_3;
	pin R3 = TCK;
	pin R4 = IOB_S2_2;
	pin R5 = IOB_S2_3;
	pin R6 = IOB_S4_0;
	pin R7 = IOB_S7_2;
	pin R8 = IOB_S7_3;
	pin R9 = IOB_S10_2;
	pin R10 = IOB_S10_3;
	pin R11 = IOB_S12_0;
	pin R12 = IOB_S12_1;
	pin R13 = IOB_S13_2;
	pin R14 = IOB_S13_3;
	pin R15 = IOB_S15_0;
	pin R16 = IOB_S15_1;
	pin T1 = GND;
	pin T2 = IOB_S2_0;
	pin T3 = IOB_S2_1;
	pin T4 = IOB_S3_3;
	pin T5 = IOB_S3_2;
	pin T6 = IOB_S4_1;
	pin T7 = IOB_S5_1;
	pin T8 = IOB_S5_0;
	pin T9 = VCCAUX;
	pin T10 = IOB_S11_0;
	pin T11 = IOB_S11_1;
	pin T12 = IOB_S13_1;
	pin T13 = IOB_S13_0;
	pin T14 = IOB_S14_0;
	pin T15 = IOB_S14_1;
	pin T16 = GND;
}

// LAMXO2280E-FTBGA324 LCMXO2280C-FTBGA324 LCMXO2280E-FTBGA324
bond BOND16 {
	kind single;
	pin A1 = IOB_W17_0;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N1_3;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N4_1;
	pin A6 = IOB_N5_0;
	pin A7 = IOB_N6_1;
	pin A8 = IOB_N7_0;
	pin A9 = IOB_N7_3;
	pin A10 = IOB_N7_4;
	pin A11 = IOB_N9_0;
	pin A12 = IOB_N9_4;
	pin A13 = IOB_N11_0;
	pin A14 = IOB_N11_4;
	pin A15 = IOB_N12_0;
	pin A16 = IOB_N14_1;
	pin A17 = IOB_N14_0;
	pin A18 = IOB_N14_3;
	pin B1 = IOB_W17_1;
	pin B2 = IOB_N1_0;
	pin B3 = IOB_W18_0;
	pin B4 = IOB_N3_4;
	pin B5 = IOB_N3_0;
	pin B6 = IOB_N5_1;
	pin B7 = IOB_N6_0;
	pin B8 = IOB_N6_3;
	pin B9 = IOB_N7_1;
	pin B10 = IOB_N7_5;
	pin B11 = IOB_N9_1;
	pin B12 = IOB_N10_2;
	pin B13 = IOB_N11_1;
	pin B14 = IOB_N11_5;
	pin B15 = IOB_N12_1;
	pin B16 = IOB_N12_2;
	pin B17 = IOB_N14_2;
	pin B18 = IOB_E18_3;
	pin C1 = IOB_W15_1;
	pin C2 = IOB_W15_0;
	pin C3 = IOB_W18_1;
	pin C4 = IOB_N1_2;
	pin C5 = IOB_N3_5;
	pin C6 = IOB_N4_0;
	pin C7 = IOB_N5_4;
	pin C8 = IOB_N6_2;
	pin C9 = IOB_N7_2;
	pin C10 = IOB_N8_2;
	pin C11 = IOB_N9_5;
	pin C12 = IOB_N10_3;
	pin C13 = IOB_N12_3;
	pin C14 = IOB_N13_1;
	pin C15 = IOB_N15_2;
	pin C16 = IOB_E18_1;
	pin C17 = IOB_E19_1;
	pin C18 = IOB_E18_2;
	pin D1 = IOB_W14_1;
	pin D2 = IOB_W16_0;
	pin D3 = IOB_W16_1;
	pin D4 = IOB_W19_0;
	pin D5 = IOB_N2_0;
	pin D6 = IOB_N3_2;
	pin D7 = IOB_N4_3;
	pin D8 = IOB_N5_2;
	pin D9 = IOB_N8_1;
	pin D10 = IOB_N9_2;
	pin D11 = IOB_N10_0;
	pin D12 = IOB_N11_3;
	pin D13 = IOB_N13_3;
	pin D14 = IOB_N15_0;
	pin D15 = IOB_E19_0;
	pin D16 = IOB_E18_0;
	pin D17 = IOB_E17_1;
	pin D18 = IOB_E17_0;
	pin E1 = IOB_W13_1;
	pin E2 = IOB_W14_0;
	pin E3 = IOB_W17_3;
	pin E4 = IOB_W18_2;
	pin E5 = IOB_N2_2;
	pin E6 = IOB_N2_1;
	pin E7 = IOB_N4_2;
	pin E8 = IOB_N5_5;
	pin E9 = IOB_N8_0;
	pin E10 = IOB_N8_3;
	pin E11 = IOB_N10_1;
	pin E12 = IOB_N13_0;
	pin E13 = IOB_N15_3;
	pin E14 = GND;
	pin E15 = IOB_E17_2;
	pin E16 = IOB_E16_0;
	pin E17 = IOB_E16_1;
	pin E18 = IOB_E15_1;
	pin F1 = IOB_W11_0;
	pin F2 = IOB_W13_0;
	pin F3 = IOB_W16_3;
	pin F4 = IOB_W17_2;
	pin F5 = IOB_W19_1;
	pin F6 = IOB_N2_3;
	pin F7 = IOB_N3_3;
	pin F8 = IOB_N5_3;
	pin F9 = VCCAUX;
	pin F10 = IOB_N9_3;
	pin F11 = IOB_N11_2;
	pin F12 = IOB_N13_2;
	pin F13 = IOB_N15_1;
	pin F14 = VCCINT;
	pin F15 = IOB_E17_3;
	pin F16 = GND;
	pin F17 = IOB_E15_0;
	pin F18 = IOB_E14_0;
	pin G1 = IOB_W11_1;
	pin G2 = IOB_W10_0;
	pin G3 = IOB_W12_0;
	pin G4 = IOB_W15_3;
	pin G5 = IOB_W16_2;
	pin G6 = IOB_W18_3;
	pin G7 = VCCIO0;
	pin G8 = VCCIO0;
	pin G9 = VCCINT;
	pin G10 = VCCIO1;
	pin G11 = VCCINT;
	pin G12 = VCCIO1;
	pin G13 = IOB_E16_3;
	pin G14 = IOB_E15_3;
	pin G15 = IOB_E16_2;
	pin G16 = IOB_E15_2;
	pin G17 = IOB_E13_0;
	pin G18 = IOB_E14_1;
	pin H1 = IOB_W9_0;
	pin H2 = IOB_W10_1;
	pin H3 = IOB_W12_1;
	pin H4 = IOB_W14_3;
	pin H5 = IOB_W15_2;
	pin H6 = VCCIO7;
	pin H7 = VCCINT;
	pin H8 = GND;
	pin H9 = GND;
	pin H10 = GND;
	pin H11 = GND;
	pin H12 = VCCIO2;
	pin H13 = IOB_E14_3;
	pin H14 = IOB_E12_2;
	pin H15 = IOB_E14_2;
	pin H16 = IOB_E12_3;
	pin H17 = IOB_E13_1;
	pin H18 = IOB_E13_2;
	pin J1 = IOB_W8_2;
	pin J2 = IOB_W9_1;
	pin J3 = IOB_W13_2;
	pin J4 = GND;
	pin J5 = IOB_W13_3;
	pin J6 = IOB_W14_2;
	pin J7 = VCCIO7;
	pin J8 = GND;
	pin J9 = GND;
	pin J10 = GND;
	pin J11 = GND;
	pin J12 = VCCIO2;
	pin J13 = IOB_E11_2;
	pin J14 = IOB_E10_2;
	pin J15 = IOB_E11_3;
	pin J16 = IOB_E10_3;
	pin J17 = IOB_E13_3;
	pin J18 = IOB_E12_0;
	pin K1 = IOB_W8_1;
	pin K2 = IOB_W8_0;
	pin K3 = IOB_W12_2;
	pin K4 = IOB_W11_2;
	pin K5 = IOB_W12_3;
	pin K6 = IOB_W11_3;
	pin K7 = VCCIO6;
	pin K8 = GND;
	pin K9 = GND;
	pin K10 = GND;
	pin K11 = GND;
	pin K12 = VCCIO3;
	pin K13 = IOB_E8_2;
	pin K14 = IOB_E9_2;
	pin K15 = IOB_E8_3;
	pin K16 = IOB_E9_3;
	pin K17 = GND;
	pin K18 = IOB_E12_1;
	pin L1 = IOB_W7_1;
	pin L2 = IOB_W8_3;
	pin L3 = IOB_W10_2;
	pin L4 = IOB_W9_2;
	pin L5 = IOB_W10_3;
	pin L6 = IOB_W9_3;
	pin L7 = VCCINT;
	pin L8 = GND;
	pin L9 = GND;
	pin L10 = GND;
	pin L11 = GND;
	pin L12 = VCCIO3;
	pin L13 = IOB_E6_3;
	pin L14 = IOB_E7_3;
	pin L15 = IOB_E7_2;
	pin L16 = IOB_E9_0;
	pin L17 = IOB_E10_0;
	pin L18 = IOB_E11_0;
	pin M1 = IOB_W6_0;
	pin M2 = IOB_W7_0;
	pin M3 = IOB_W7_2;
	pin M4 = IOB_W6_3;
	pin M5 = IOB_W7_3;
	pin M6 = IOB_W6_2;
	pin M7 = VCCIO6;
	pin M8 = VCCIO5;
	pin M9 = VCCINT;
	pin M10 = VCCAUX;
	pin M11 = VCCIO4;
	pin M12 = VCCIO4;
	pin M13 = IOB_E2_0;
	pin M14 = IOB_E4_2;
	pin M15 = IOB_E6_2;
	pin M16 = IOB_E9_1;
	pin M17 = IOB_E10_1;
	pin M18 = IOB_E11_1;
	pin N1 = IOB_W6_1;
	pin N2 = GND;
	pin N3 = IOB_W5_2;
	pin N4 = IOB_W5_3;
	pin N5 = IOB_W4_3;
	pin N6 = IOB_W2_1;
	pin N7 = TCK;
	pin N8 = TDO;
	pin N9 = IOB_S5_1;
	pin N10 = IOB_S8_2;
	pin N11 = IOB_S11_3;
	pin N12 = IOB_S12_3;
	pin N13 = IOB_S15_2;
	pin N14 = IOB_E1_0;
	pin N15 = IOB_E2_1;
	pin N16 = IOB_E4_3;
	pin N17 = IOB_E8_1;
	pin N18 = IOB_E8_0;
	pin P1 = IOB_W5_0;
	pin P2 = IOB_W5_1;
	pin P3 = IOB_W4_2;
	pin P4 = IOB_W2_0;
	pin P5 = GND;
	pin P6 = TMS;
	pin P7 = IOB_S2_3;
	pin P8 = IOB_S4_2;
	pin P9 = IOB_S6_2;
	pin P10 = IOB_S9_5;
	pin P11 = IOB_S10_3;
	pin P12 = IOB_S12_1;
	pin P13 = IOB_S14_2;
	pin P14 = GND;
	pin P15 = IOB_E1_1;
	pin P16 = IOB_E5_1;
	pin P17 = IOB_E5_0;
	pin P18 = IOB_E7_0;
	pin R1 = IOB_W4_1;
	pin R2 = IOB_W3_1;
	pin R3 = IOB_W3_0;
	pin R4 = IOB_S1_3;
	pin R5 = IOB_S2_0;
	pin R6 = IOB_S2_2;
	pin R7 = GND;
	pin R8 = IOB_S5_0;
	pin R9 = VCCIO5;
	pin R10 = IOB_S8_3;
	pin R11 = IOB_S10_1;
	pin R12 = IOB_S11_2;
	pin R13 = IOB_S12_2;
	pin R14 = IOB_S15_3;
	pin R15 = IOB_E3_1;
	pin R16 = IOB_E5_2;
	pin R17 = IOB_E5_3;
	pin R18 = IOB_E7_1;
	pin T1 = IOB_W4_0;
	pin T2 = IOB_W1_1;
	pin T3 = IOB_S1_2;
	pin T4 = IOB_S2_1;
	pin T5 = IOB_S3_1;
	pin T6 = IOB_S4_0;
	pin T7 = IOB_S4_3;
	pin T8 = IOB_S6_3;
	pin T9 = IOB_S7_4;
	pin T10 = IOB_S9_4;
	pin T11 = IOB_S9_0;
	pin T12 = IOB_S10_2;
	pin T13 = IOB_S12_0;
	pin T14 = IOB_S13_3;
	pin T15 = IOB_S14_3;
	pin T16 = IOB_E3_0;
	pin T17 = IOB_E6_1;
	pin T18 = IOB_E6_0;
	pin U1 = IOB_W1_0;
	pin U2 = IOB_S1_1;
	pin U3 = IOB_S3_0;
	pin U4 = IOB_S4_1;
	pin U5 = IOB_S5_2;
	pin U6 = IOB_S6_0;
	pin U7 = IOB_S7_0;
	pin U8 = IOB_S7_2;
	pin U9 = IOB_S7_5;
	pin U10 = IOB_S9_3;
	pin U11 = IOB_S9_1;
	pin U12 = IOB_S10_0;
	pin U13 = IOB_S11_4;
	pin U14 = IOB_S13_1;
	pin U15 = IOB_S14_0;
	pin U16 = IOB_S15_0;
	pin U17 = IOB_E4_1;
	pin U18 = IOB_E4_0;
	pin V1 = IOB_S1_0;
	pin V2 = IOB_S3_2;
	pin V3 = IOB_S3_3;
	pin V4 = TDI;
	pin V5 = IOB_S5_3;
	pin V6 = IOB_S6_1;
	pin V7 = IOB_S7_1;
	pin V8 = IOB_S7_3;
	pin V9 = IOB_S8_0;
	pin V10 = IOB_S8_1;
	pin V11 = IOB_S9_2;
	pin V12 = IOB_S11_0;
	pin V13 = IOB_S11_1;
	pin V14 = IOB_S11_5;
	pin V15 = IOB_S13_0;
	pin V16 = IOB_S13_2;
	pin V17 = IOB_S14_1;
	pin V18 = IOB_S15_1;
}

// LCMXO2280C-CSBGA132 LCMXO2280E-CSBGA132
bond BOND17 {
	kind single;
	pin A1 = IOB_N1_0;
	pin A2 = IOB_N1_1;
	pin A3 = IOB_N2_1;
	pin A4 = IOB_N3_1;
	pin A5 = IOB_N5_5;
	pin A6 = IOB_N6_1;
	pin A7 = VCCAUX;
	pin A8 = IOB_N9_1;
	pin A9 = IOB_N11_2;
	pin A10 = GND;
	pin A11 = IOB_N13_1;
	pin A12 = IOB_N15_1;
	pin A13 = IOB_N15_3;
	pin A14 = IOB_E18_0;
	pin B1 = IOB_W19_0;
	pin B2 = IOB_W19_1;
	pin B3 = IOB_N2_0;
	pin B4 = GND;
	pin B5 = IOB_N5_4;
	pin B6 = IOB_N6_0;
	pin B7 = IOB_N7_3;
	pin B8 = IOB_N8_3;
	pin B9 = IOB_N11_3;
	pin B10 = IOB_N11_5;
	pin B11 = VCCIO1;
	pin B12 = IOB_N14_3;
	pin B13 = IOB_N15_2;
	pin B14 = IOB_E18_1;
	pin C1 = IOB_W18_2;
	pin C2 = IOB_W17_0;
	pin C3 = IOB_W18_3;
	pin C4 = IOB_N3_0;
	pin C5 = VCCIO0;
	pin C6 = IOB_N5_3;
	pin C7 = VCCINT;
	pin C8 = IOB_N8_1;
	pin C9 = GND;
	pin C10 = IOB_N11_4;
	pin C11 = IOB_N13_0;
	pin C12 = IOB_N15_0;
	pin C13 = IOB_E17_2;
	pin C14 = IOB_E17_3;
	pin D1 = IOB_W17_1;
	pin D2 = VCCIO7;
	pin D3 = IOB_W17_2;
	pin D12 = IOB_E16_0;
	pin D13 = GND;
	pin D14 = IOB_E16_1;
	pin E1 = GND;
	pin E2 = IOB_W14_0;
	pin E3 = IOB_W14_1;
	pin E12 = VCCIO2;
	pin E13 = IOB_E14_1;
	pin E14 = IOB_E14_0;
	pin F1 = GND;
	pin F2 = IOB_W14_3;
	pin F3 = IOB_W12_2;
	pin F12 = IOB_E13_0;
	pin F13 = IOB_E13_1;
	pin F14 = IOB_E13_2;
	pin G1 = IOB_W12_3;
	pin G2 = IOB_W11_2;
	pin G3 = IOB_W11_3;
	pin G12 = VCCINT;
	pin G13 = IOB_E11_1;
	pin G14 = IOB_E11_0;
	pin H1 = IOB_W9_1;
	pin H2 = IOB_W9_0;
	pin H3 = VCCINT;
	pin H12 = IOB_E10_0;
	pin H13 = IOB_E10_1;
	pin H14 = IOB_E8_0;
	pin J1 = IOB_W7_3;
	pin J2 = IOB_W7_2;
	pin J3 = IOB_W7_1;
	pin J12 = IOB_E8_1;
	pin J13 = IOB_E7_0;
	pin J14 = GND;
	pin K1 = IOB_W6_1;
	pin K2 = IOB_W6_0;
	pin K3 = VCCIO6;
	pin K12 = IOB_E7_1;
	pin K13 = IOB_E6_0;
	pin K14 = IOB_E6_1;
	pin L1 = IOB_W4_0;
	pin L2 = GND;
	pin L3 = IOB_W4_1;
	pin L12 = VCCIO3;
	pin L13 = GND;
	pin L14 = IOB_E4_0;
	pin M1 = IOB_W3_0;
	pin M2 = IOB_W3_1;
	pin M3 = IOB_S1_0;
	pin M4 = IOB_S2_1;
	pin M5 = TDI;
	pin M6 = IOB_S7_0;
	pin M7 = IOB_S9_5;
	pin M8 = IOB_S9_1;
	pin M9 = IOB_S11_1;
	pin M10 = VCCIO4;
	pin M11 = IOB_S12_3;
	pin M12 = IOB_E3_0;
	pin M13 = IOB_E4_1;
	pin M14 = IOB_E3_1;
	pin N1 = IOB_W2_0;
	pin N2 = VCCIO5;
	pin N3 = IOB_S1_1;
	pin N4 = IOB_S3_0;
	pin N5 = TDO;
	pin N6 = IOB_S5_2;
	pin N7 = IOB_S7_5;
	pin N8 = IOB_S9_2;
	pin N9 = IOB_S11_0;
	pin N10 = IOB_S11_2;
	pin N11 = GND;
	pin N12 = IOB_S14_2;
	pin N13 = IOB_E2_0;
	pin N14 = IOB_E2_1;
	pin P1 = IOB_W2_1;
	pin P2 = GND;
	pin P3 = TMS;
	pin P4 = TCK;
	pin P5 = IOB_S3_1;
	pin P6 = VCCINT;
	pin P7 = VCCAUX;
	pin P8 = IOB_S9_3;
	pin P9 = GND;
	pin P10 = IOB_S11_3;
	pin P11 = IOB_S12_2;
	pin P12 = IOB_S14_1;
	pin P13 = IOB_S15_2;
	pin P14 = IOB_S15_3;
}

device LAMXO256C {
	chip CHIP0;
	bond TQFP100 = BOND0;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
}

device LAMXO256E {
	chip CHIP0;
	bond TQFP100 = BOND0;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
}

device LCMXO256C {
	chip CHIP0;
	bond TQFP100 = BOND0;
	bond CSBGA100 = BOND1;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo CSBGA100 3;
	combo CSBGA100 4;
	combo CSBGA100 5;
}

device LCMXO256E {
	chip CHIP0;
	bond TQFP100 = BOND0;
	bond CSBGA100 = BOND1;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo CSBGA100 3;
	combo CSBGA100 4;
	combo CSBGA100 5;
}

device LAMXO640C {
	chip CHIP1;
	bond TQFP100 = BOND2;
	bond TQFP144 = BOND3;
	bond FTBGA256 = BOND4;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LAMXO640E {
	chip CHIP1;
	bond TQFP100 = BOND2;
	bond TQFP144 = BOND3;
	bond FTBGA256 = BOND4;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LCMXO640C {
	chip CHIP1;
	bond TQFP100 = BOND2;
	bond TQFP144 = BOND3;
	bond CSBGA100 = BOND5;
	bond CSBGA132 = BOND6;
	bond CABGA256 = BOND4;
	bond FTBGA256 = BOND4;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo CSBGA100 3;
	combo CSBGA100 4;
	combo CSBGA100 5;
	combo CSBGA132 3;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CABGA256 3;
	combo CABGA256 4;
	combo CABGA256 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LCMXO640E {
	chip CHIP1;
	bond TQFP100 = BOND2;
	bond TQFP144 = BOND3;
	bond CSBGA100 = BOND5;
	bond CSBGA132 = BOND6;
	bond CABGA256 = BOND4;
	bond FTBGA256 = BOND4;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo CSBGA100 3;
	combo CSBGA100 4;
	combo CSBGA100 5;
	combo CSBGA132 3;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CABGA256 3;
	combo CABGA256 4;
	combo CABGA256 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LPTM10-12107 {
	chip CHIP1;
	bond TQFP128 = BOND7;
	bond FTBGA208 = BOND8;
	speed 3;
	combo TQFP128 3;
	combo FTBGA208 3;
}

device LPTM10-1247 {
	chip CHIP1;
	bond TQFP128 = BOND7;
	bond FTBGA208 = BOND8;
	speed 3;
	combo TQFP128 3;
	combo FTBGA208 3;
}

device LAMXO1200E {
	chip CHIP2;
	bond TQFP100 = BOND9;
	bond TQFP144 = BOND10;
	bond FTBGA256 = BOND11;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LCMXO1200C {
	chip CHIP2;
	bond TQFP100 = BOND9;
	bond TQFP144 = BOND10;
	bond CSBGA132 = BOND12;
	bond CABGA256 = BOND11;
	bond FTBGA256 = BOND11;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo CSBGA132 3;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CABGA256 3;
	combo CABGA256 4;
	combo CABGA256 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LCMXO1200E {
	chip CHIP2;
	bond TQFP100 = BOND9;
	bond TQFP144 = BOND10;
	bond CSBGA132 = BOND12;
	bond CABGA256 = BOND11;
	bond FTBGA256 = BOND11;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo CSBGA132 3;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CABGA256 3;
	combo CABGA256 4;
	combo CABGA256 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
}

device LAMXO2280E {
	chip CHIP3;
	bond TQFP100 = BOND13;
	bond TQFP144 = BOND14;
	bond FTBGA256 = BOND15;
	bond FTBGA324 = BOND16;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA324 3;
	combo FTBGA324 4;
	combo FTBGA324 5;
}

device LCMXO2280C {
	chip CHIP3;
	bond TQFP100 = BOND13;
	bond TQFP144 = BOND14;
	bond CSBGA132 = BOND17;
	bond CABGA256 = BOND15;
	bond FTBGA256 = BOND15;
	bond FTBGA324 = BOND16;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo CSBGA132 3;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CABGA256 3;
	combo CABGA256 4;
	combo CABGA256 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA324 3;
	combo FTBGA324 4;
	combo FTBGA324 5;
}

device LCMXO2280E {
	chip CHIP3;
	bond TQFP100 = BOND13;
	bond TQFP144 = BOND14;
	bond CSBGA132 = BOND17;
	bond CABGA256 = BOND15;
	bond FTBGA256 = BOND15;
	bond FTBGA324 = BOND16;
	speed 3;
	speed 4;
	speed 5;
	combo TQFP100 3;
	combo TQFP100 4;
	combo TQFP100 5;
	combo TQFP144 3;
	combo TQFP144 4;
	combo TQFP144 5;
	combo CSBGA132 3;
	combo CSBGA132 4;
	combo CSBGA132 5;
	combo CABGA256 3;
	combo CABGA256 4;
	combo CABGA256 5;
	combo FTBGA256 3;
	combo FTBGA256 4;
	combo FTBGA256 5;
	combo FTBGA324 3;
	combo FTBGA324 4;
	combo FTBGA324 5;
}

intdb {
	region_slot PCLK0;
	region_slot PCLK1;
	region_slot PCLK2;
	region_slot PCLK3;
	region_slot SCLK0;
	region_slot SCLK1;
	region_slot SCLK2;
	region_slot SCLK3;
	region_slot VSDCLK;
	wire TIE0: tie 0;
	wire TIE1: tie 1;
	wire X0_W0: mux;
	wire X0_W1: mux;
	wire X0_W2: mux;
	wire X0_W3: mux;
	wire X0_E0: mux;
	wire X0_E1: mux;
	wire X0_E2: mux;
	wire X0_E3: mux;
	wire X0_S0: mux;
	wire X0_S1: mux;
	wire X0_S2: mux;
	wire X0_S3: mux;
	wire X0_N0: mux;
	wire X0_N1: mux;
	wire X0_N2: mux;
	wire X0_N3: mux;
	wire X1_W0_0: mux;
	wire X1_W0_1: branch E;
	wire X1_W1_0: mux;
	wire X1_W1_1: branch E;
	wire X1_E0_0: mux;
	wire X1_E0_1: branch W;
	wire X1_E1_0: mux;
	wire X1_E1_1: branch W;
	wire X1_S0_0: mux;
	wire X1_S0_1: branch N;
	wire X1_S1_0: mux;
	wire X1_S1_1: branch N;
	wire X1_N0_0: mux;
	wire X1_N0_1: branch S;
	wire X1_N1_0: mux;
	wire X1_N1_1: branch S;
	wire X2_W0_0: mux;
	wire X2_W0_1: branch E;
	wire X2_W0_2: branch E;
	wire X2_W1_0: mux;
	wire X2_W1_1: branch E;
	wire X2_W1_2: branch E;
	wire X2_W2_0: mux;
	wire X2_W2_1: branch E;
	wire X2_W2_2: branch E;
	wire X2_W3_0: mux;
	wire X2_W3_1: branch E;
	wire X2_W3_2: branch E;
	wire X2_W4_0: mux;
	wire X2_W4_1: branch E;
	wire X2_W4_2: branch E;
	wire X2_W5_0: mux;
	wire X2_W5_1: branch E;
	wire X2_W5_2: branch E;
	wire X2_W6_0: mux;
	wire X2_W6_1: branch E;
	wire X2_W6_2: branch E;
	wire X2_W7_0: mux;
	wire X2_W7_1: branch E;
	wire X2_W7_2: branch E;
	wire X2_E0_0: mux;
	wire X2_E0_1: branch W;
	wire X2_E0_2: branch W;
	wire X2_E1_0: mux;
	wire X2_E1_1: branch W;
	wire X2_E1_2: branch W;
	wire X2_E2_0: mux;
	wire X2_E2_1: branch W;
	wire X2_E2_2: branch W;
	wire X2_E3_0: mux;
	wire X2_E3_1: branch W;
	wire X2_E3_2: branch W;
	wire X2_E4_0: mux;
	wire X2_E4_1: branch W;
	wire X2_E4_2: branch W;
	wire X2_E5_0: mux;
	wire X2_E5_1: branch W;
	wire X2_E5_2: branch W;
	wire X2_E6_0: mux;
	wire X2_E6_1: branch W;
	wire X2_E6_2: branch W;
	wire X2_E7_0: mux;
	wire X2_E7_1: branch W;
	wire X2_E7_2: branch W;
	wire X2_S0_0: mux;
	wire X2_S0_1: branch N;
	wire X2_S0_2: branch N;
	wire X2_S1_0: mux;
	wire X2_S1_1: branch N;
	wire X2_S1_2: branch N;
	wire X2_S2_0: mux;
	wire X2_S2_1: branch N;
	wire X2_S2_2: branch N;
	wire X2_S3_0: mux;
	wire X2_S3_1: branch N;
	wire X2_S3_2: branch N;
	wire X2_S4_0: mux;
	wire X2_S4_1: branch N;
	wire X2_S4_2: branch N;
	wire X2_S5_0: mux;
	wire X2_S5_1: branch N;
	wire X2_S5_2: branch N;
	wire X2_S6_0: mux;
	wire X2_S6_1: branch N;
	wire X2_S6_2: branch N;
	wire X2_S7_0: mux;
	wire X2_S7_1: branch N;
	wire X2_S7_2: branch N;
	wire X2_N0_0: mux;
	wire X2_N0_1: branch S;
	wire X2_N0_2: branch S;
	wire X2_N1_0: mux;
	wire X2_N1_1: branch S;
	wire X2_N1_2: branch S;
	wire X2_N2_0: mux;
	wire X2_N2_1: branch S;
	wire X2_N2_2: branch S;
	wire X2_N3_0: mux;
	wire X2_N3_1: branch S;
	wire X2_N3_2: branch S;
	wire X2_N4_0: mux;
	wire X2_N4_1: branch S;
	wire X2_N4_2: branch S;
	wire X2_N5_0: mux;
	wire X2_N5_1: branch S;
	wire X2_N5_2: branch S;
	wire X2_N6_0: mux;
	wire X2_N6_1: branch S;
	wire X2_N6_2: branch S;
	wire X2_N7_0: mux;
	wire X2_N7_1: branch S;
	wire X2_N7_2: branch S;
	wire X6_W0_0: mux;
	wire X6_W0_1: branch E;
	wire X6_W0_2: branch E;
	wire X6_W0_3: branch E;
	wire X6_W0_4: branch E;
	wire X6_W0_5: branch E;
	wire X6_W0_6: branch E;
	wire X6_W1_0: mux;
	wire X6_W1_1: branch E;
	wire X6_W1_2: branch E;
	wire X6_W1_3: branch E;
	wire X6_W1_4: branch E;
	wire X6_W1_5: branch E;
	wire X6_W1_6: branch E;
	wire X6_W2_0: mux;
	wire X6_W2_1: branch E;
	wire X6_W2_2: branch E;
	wire X6_W2_3: branch E;
	wire X6_W2_4: branch E;
	wire X6_W2_5: branch E;
	wire X6_W2_6: branch E;
	wire X6_W3_0: mux;
	wire X6_W3_1: branch E;
	wire X6_W3_2: branch E;
	wire X6_W3_3: branch E;
	wire X6_W3_4: branch E;
	wire X6_W3_5: branch E;
	wire X6_W3_6: branch E;
	wire X6_E0_0: mux;
	wire X6_E0_1: branch W;
	wire X6_E0_2: branch W;
	wire X6_E0_3: branch W;
	wire X6_E0_4: branch W;
	wire X6_E0_5: branch W;
	wire X6_E0_6: branch W;
	wire X6_E1_0: mux;
	wire X6_E1_1: branch W;
	wire X6_E1_2: branch W;
	wire X6_E1_3: branch W;
	wire X6_E1_4: branch W;
	wire X6_E1_5: branch W;
	wire X6_E1_6: branch W;
	wire X6_E2_0: mux;
	wire X6_E2_1: branch W;
	wire X6_E2_2: branch W;
	wire X6_E2_3: branch W;
	wire X6_E2_4: branch W;
	wire X6_E2_5: branch W;
	wire X6_E2_6: branch W;
	wire X6_E3_0: mux;
	wire X6_E3_1: branch W;
	wire X6_E3_2: branch W;
	wire X6_E3_3: branch W;
	wire X6_E3_4: branch W;
	wire X6_E3_5: branch W;
	wire X6_E3_6: branch W;
	wire X6_S0_0: mux;
	wire X6_S0_1: branch N;
	wire X6_S0_2: branch N;
	wire X6_S0_3: branch N;
	wire X6_S0_4: branch N;
	wire X6_S0_5: branch N;
	wire X6_S0_6: branch N;
	wire X6_S1_0: mux;
	wire X6_S1_1: branch N;
	wire X6_S1_2: branch N;
	wire X6_S1_3: branch N;
	wire X6_S1_4: branch N;
	wire X6_S1_5: branch N;
	wire X6_S1_6: branch N;
	wire X6_S2_0: mux;
	wire X6_S2_1: branch N;
	wire X6_S2_2: branch N;
	wire X6_S2_3: branch N;
	wire X6_S2_4: branch N;
	wire X6_S2_5: branch N;
	wire X6_S2_6: branch N;
	wire X6_S3_0: mux;
	wire X6_S3_1: branch N;
	wire X6_S3_2: branch N;
	wire X6_S3_3: branch N;
	wire X6_S3_4: branch N;
	wire X6_S3_5: branch N;
	wire X6_S3_6: branch N;
	wire X6_N0_0: mux;
	wire X6_N0_1: branch S;
	wire X6_N0_2: branch S;
	wire X6_N0_3: branch S;
	wire X6_N0_4: branch S;
	wire X6_N0_5: branch S;
	wire X6_N0_6: branch S;
	wire X6_N1_0: mux;
	wire X6_N1_1: branch S;
	wire X6_N1_2: branch S;
	wire X6_N1_3: branch S;
	wire X6_N1_4: branch S;
	wire X6_N1_5: branch S;
	wire X6_N1_6: branch S;
	wire X6_N2_0: mux;
	wire X6_N2_1: branch S;
	wire X6_N2_2: branch S;
	wire X6_N2_3: branch S;
	wire X6_N2_4: branch S;
	wire X6_N2_5: branch S;
	wire X6_N2_6: branch S;
	wire X6_N3_0: mux;
	wire X6_N3_1: branch S;
	wire X6_N3_2: branch S;
	wire X6_N3_3: branch S;
	wire X6_N3_4: branch S;
	wire X6_N3_5: branch S;
	wire X6_N3_6: branch S;
	wire PCLK0: regional PCLK0;
	wire PCLK1: regional PCLK0;
	wire PCLK2: regional PCLK0;
	wire PCLK3: regional PCLK0;
	wire SCLK0: regional PCLK0;
	wire SCLK1: regional PCLK0;
	wire SCLK2: regional PCLK0;
	wire SCLK3: regional PCLK0;
	wire IMUX_A0: mux;
	wire IMUX_A1: mux;
	wire IMUX_A2: mux;
	wire IMUX_A3: mux;
	wire IMUX_A4: mux;
	wire IMUX_A5: mux;
	wire IMUX_A6: mux;
	wire IMUX_A7: mux;
	wire IMUX_B0: mux;
	wire IMUX_B1: mux;
	wire IMUX_B2: mux;
	wire IMUX_B3: mux;
	wire IMUX_B4: mux;
	wire IMUX_B5: mux;
	wire IMUX_B6: mux;
	wire IMUX_B7: mux;
	wire IMUX_C0: mux;
	wire IMUX_C1: mux;
	wire IMUX_C2: mux;
	wire IMUX_C3: mux;
	wire IMUX_C4: mux;
	wire IMUX_C5: mux;
	wire IMUX_C6: mux;
	wire IMUX_C7: mux;
	wire IMUX_D0: mux;
	wire IMUX_D1: mux;
	wire IMUX_D2: mux;
	wire IMUX_D3: mux;
	wire IMUX_D4: mux;
	wire IMUX_D5: mux;
	wire IMUX_D6: mux;
	wire IMUX_D7: mux;
	wire IMUX_M0: mux;
	wire IMUX_M1: mux;
	wire IMUX_M2: mux;
	wire IMUX_M3: mux;
	wire IMUX_M4: mux;
	wire IMUX_M5: mux;
	wire IMUX_M6: mux;
	wire IMUX_M7: mux;
	wire IMUX_CLK0: mux;
	wire IMUX_CLK1: mux;
	wire IMUX_CLK2: mux;
	wire IMUX_CLK3: mux;
	wire IMUX_LSR0: mux;
	wire IMUX_LSR1: mux;
	wire IMUX_LSR2: mux;
	wire IMUX_LSR3: mux;
	wire IMUX_CE0: mux;
	wire IMUX_CE1: mux;
	wire IMUX_CE2: mux;
	wire IMUX_CE3: mux;
	wire OUT_F0: bel;
	wire OUT_F0_W: branch E;
	wire OUT_F1: bel;
	wire OUT_F1_W: branch E;
	wire OUT_F2: bel;
	wire OUT_F2_W: branch E;
	wire OUT_F3: bel;
	wire OUT_F4: bel;
	wire OUT_F4_E: branch W;
	wire OUT_F5: bel;
	wire OUT_F5_E: branch W;
	wire OUT_F6: bel;
	wire OUT_F6_E: branch W;
	wire OUT_F7: bel;
	wire OUT_F7_E: branch W;
	wire OUT_Q0: bel;
	wire OUT_Q1: bel;
	wire OUT_Q2: bel;
	wire OUT_Q3: bel;
	wire OUT_Q4: bel;
	wire OUT_Q5: bel;
	wire OUT_Q6: bel;
	wire OUT_Q7: bel;
	wire OUT_OFX0: bel;
	wire OUT_OFX1: bel;
	wire OUT_OFX2: bel;
	wire OUT_OFX3: bel;
	wire OUT_OFX3_W: branch E;
	wire OUT_OFX4: bel;
	wire OUT_OFX5: bel;
	wire OUT_OFX6: bel;
	wire OUT_OFX7: bel;
	wire OUT_TI0: bel;
	wire OUT_TI1: bel;
	wire OUT_TI2: bel;
	wire OUT_TI3: bel;
	wire OUT_TI4: bel;
	wire OUT_TI5: bel;
	wire OUT_TI6: bel;
	wire OUT_TI7: bel;
	wire OUT_TI8: bel;
	wire OUT_TI9: bel;
	wire OUT_TI10: bel;
	wire OUT_TI11: bel;

	tile_slot INT {
		bel_slot INT: legacy;

		tile_class INT_PLC {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X1_W0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = IMUX_CLK1 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = IMUX_CLK3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = IMUX_CLK0 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = IMUX_CLK2 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_Q2 | OUT_Q3 | OUT_Q4 | OUT_Q5 | OUT_Q6 | OUT_Q7 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX5 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_W1_0 = X1_W0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_W2_0 = X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_W3_0 = X1_W0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_W4_0 = X1_S1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_W6_0 = X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_W7_0 = X1_W1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_E0_0 = X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_E1_0 = X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_E2_0 = X1_S0_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_E3_0 = X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_E4_0 = X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_E5_0 = X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_E6_0 = X1_S1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_E7_0 = X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F0 | OUT_Q0 | OUT_OFX0;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F1 | OUT_Q1 | OUT_OFX1;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_N0_6 | OUT_F2 | OUT_Q2 | OUT_OFX2;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_6 | X6_N1_6 | OUT_F3 | OUT_Q3 | OUT_OFX3;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F4 | OUT_Q4 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F5 | OUT_Q5 | OUT_OFX5;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_N2_6 | OUT_F6 | OUT_Q6 | OUT_OFX6;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_6 | X6_N3_6 | OUT_F7 | OUT_Q7 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X6_W0_6 | X6_W1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X2_W2_2 | X2_W3_2 | X6_W0_6 | X6_W1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X6_W2_6 | X6_W3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X2_W6_2 | X2_W7_2 | X6_W2_6 | X6_W3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X6_E0_6 | X6_E1_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X2_E2_2 | X2_E3_2 | X6_E0_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X6_E2_6 | X6_E3_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X2_E6_2 | X2_E7_2 | X6_E2_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q2 | OUT_Q3 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q4 | OUT_Q5 | OUT_OFX4 | OUT_OFX5;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q6 | OUT_Q7 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F7_E | OUT_Q0;
				mux IMUX_A1 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F6_E | OUT_Q2;
				mux IMUX_A3 = X0_W0 | X0_E0 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F7_E | OUT_Q3;
				mux IMUX_A4 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_Q4;
				mux IMUX_A5 = X0_W1 | X0_E1 | X0_S2 | X0_N2 | X1_S1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1 | OUT_Q5;
				mux IMUX_A6 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F5 | OUT_Q6;
				mux IMUX_A7 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_Q7;
				mux IMUX_B0 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F6_E;
				mux IMUX_B1 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7_E;
				mux IMUX_B2 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F7_E;
				mux IMUX_B3 = X0_W1 | X0_E1 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F7;
				mux IMUX_B5 = X0_W2 | X0_E2 | X0_S1 | X0_N1 | X1_W1_1 | X1_E1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F0_W | OUT_F2;
				mux IMUX_B6 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0_W | OUT_F4;
				mux IMUX_B7 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_S0_1 | X1_N0_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1_W | OUT_F5;
				mux IMUX_C0 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F4_E;
				mux IMUX_C1 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_C2 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W2 | X0_E2 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F3 | OUT_F5;
				mux IMUX_C5 = X0_W3 | X0_E3 | X0_S0 | X0_N0 | X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_F6;
				mux IMUX_C6 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_C7 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_S1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F6;
				mux IMUX_D0 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F5_E;
				mux IMUX_D1 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F6_E;
				mux IMUX_D2 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W3 | X0_E3 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F6;
				mux IMUX_D5 = X0_W0 | X0_E0 | X0_S3 | X0_N3 | X1_S0_1 | X1_N0_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_D6 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F1_W | OUT_F3;
				mux IMUX_D7 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2_W | OUT_F4;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_M4 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M5 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S2 | X0_N0 | X0_N2 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2;
				mux IMUX_M6 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_M7 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S3 | X0_N1 | X0_N3 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_CLK3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2;
				mux IMUX_LSR0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR2 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR3 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE1 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE2 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
				mux IMUX_CE3 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_SIO_S_W {
			cell CELL0;

			switchbox INT {
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_W7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_E7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux IMUX_A0 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6;
				mux IMUX_A1 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A0;
				mux IMUX_B0 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6;
				mux IMUX_B1 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B0;
				mux IMUX_C0 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6;
				mux IMUX_C1 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C0;
				mux IMUX_D0 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6;
				mux IMUX_D1 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_S_W_CLK {
			cell CELL0;

			switchbox INT {
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X1_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X1_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_W7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X2_E7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux X6_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4;
				mux IMUX_A0 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A2;
				mux IMUX_A1 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A0;
				mux IMUX_A2 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A1;
				mux IMUX_B0 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B2;
				mux IMUX_B1 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B0;
				mux IMUX_B2 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B1;
				mux IMUX_C0 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C2;
				mux IMUX_C1 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C0;
				mux IMUX_C2 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C1;
				mux IMUX_D0 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D2;
				mux IMUX_D1 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D0;
				mux IMUX_D2 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D1;
			}
		}

		tile_class INT_SIO_S_E {
			cell CELL0;

			switchbox INT {
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6;
				mux IMUX_A1 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A0;
				mux IMUX_B0 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6;
				mux IMUX_B1 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B0;
				mux IMUX_C0 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6;
				mux IMUX_C1 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C0;
				mux IMUX_D0 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6;
				mux IMUX_D1 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_S_E_CFG {
			cell CELL0;

			switchbox INT {
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A2;
				mux IMUX_A1 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A0;
				mux IMUX_A2 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A1;
				mux IMUX_B0 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B2;
				mux IMUX_B1 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B0;
				mux IMUX_B2 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B1;
				mux IMUX_C0 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C2;
				mux IMUX_C1 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C0;
				mux IMUX_C2 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C1;
				mux IMUX_D0 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6;
				mux IMUX_D1 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_S_S4 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_S_S6 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A2;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_A2 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A1;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B2;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_B2 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B1;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C2;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_C2 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C1;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D2;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
				mux IMUX_D2 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D1;
			}
		}

		tile_class INT_SIO_S_N4 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_S_N6 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A2;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_A2 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A1;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B2;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_B2 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B1;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C2;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_C2 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C1;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D2;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
				mux IMUX_D2 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D1;
			}
		}

		tile_class INT_SIO_L_W {
			cell CELL0;

			switchbox INT {
				mux X0_W0 = X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W1 = X2_S0_1 | X2_S0_2 | X2_S4_1 | X2_S4_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N5_1 | X2_N5_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W2 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S6_1 | X2_S6_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N7_1 | X2_N7_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_W3 = X2_S0_1 | X2_S0_2 | X2_S2_1 | X2_S2_2 | X2_S4_1 | X2_S4_2 | X2_N1_1 | X2_N1_2 | X2_N3_1 | X2_N3_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X0_E0 = X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X0_E1 = X2_S1_1 | X2_S1_2 | X2_S5_1 | X2_S5_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N4_1 | X2_N4_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X0_E2 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S7_1 | X2_S7_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N6_1 | X2_N6_2 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X0_E3 = X2_S1_1 | X2_S1_2 | X2_S3_1 | X2_S3_2 | X2_S5_1 | X2_S5_2 | X2_N0_1 | X2_N0_2 | X2_N2_1 | X2_N2_2 | X2_N4_1 | X2_N4_2 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X0_S0 = X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X0_S1 = X2_W0_1 | X2_W0_2 | X2_W4_1 | X2_W4_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E5_1 | X2_E5_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X0_S2 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W6_1 | X2_W6_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E7_1 | X2_E7_2 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X0_S3 = X2_W0_1 | X2_W0_2 | X2_W2_1 | X2_W2_2 | X2_W4_1 | X2_W4_2 | X2_E1_1 | X2_E1_2 | X2_E3_1 | X2_E3_2 | X2_E5_1 | X2_E5_2 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X0_N0 = X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X0_N1 = X2_W1_1 | X2_W1_2 | X2_W5_1 | X2_W5_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E4_1 | X2_E4_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X0_N2 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W7_1 | X2_W7_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E6_1 | X2_E6_2 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X0_N3 = X2_W1_1 | X2_W1_2 | X2_W3_1 | X2_W3_2 | X2_W5_1 | X2_W5_2 | X2_E0_1 | X2_E0_2 | X2_E2_1 | X2_E2_2 | X2_E4_1 | X2_E4_2 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X1_W0_0 = X6_S2_3 | X6_N2_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_W1_0 = X6_S3_3 | X6_N3_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_E0_0 = X6_S0_3 | X6_N0_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_E1_0 = X6_S1_3 | X6_N1_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_S0_0 = X6_W2_3 | X6_E2_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_S1_0 = X6_W3_3 | X6_E3_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_N0_0 = X6_W0_3 | X6_E0_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X1_N1_0 = X6_W1_3 | X6_E1_3 | OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1 | OUT_OFX2 | OUT_OFX3 | OUT_OFX4 | OUT_OFX6 | OUT_OFX7;
				mux X2_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X2_W1_0 = X1_W0_1 | X1_E0_1 | X2_W1_2 | X2_W5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q0 | OUT_Q1 | OUT_OFX1 | OUT_OFX2;
				mux X2_W2_0 = X1_S0_1 | X1_N0_1 | X2_W2_2 | X2_W6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X2_W3_0 = X1_W0_1 | X1_E0_1 | X2_W3_2 | X2_W7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F4 | OUT_Q0 | OUT_Q1 | OUT_OFX3 | OUT_OFX4;
				mux X2_W4_0 = X1_S1_1 | X1_N1_1 | X2_W0_2 | X2_W4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X2_W5_0 = X1_W1_1 | X1_E1_1 | X2_W1_2 | X2_W5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F5 | OUT_F6 | OUT_Q0 | OUT_Q1 | OUT_OFX6;
				mux X2_W6_0 = X1_S1_1 | X1_N1_1 | X2_W2_2 | X2_W6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X2_W7_0 = X1_W1_1 | X1_E1_1 | X2_W3_2 | X2_W7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX7;
				mux X2_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E4_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2 | X6_W0_6 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X2_E1_0 = X1_W0_1 | X1_E0_1 | X2_E1_2 | X2_E5_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | X6_W1_6 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q0 | OUT_Q1 | OUT_OFX1 | OUT_OFX2;
				mux X2_E2_0 = X1_S0_1 | X1_N1_1 | X2_E2_2 | X2_E6_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2 | X6_W0_6 | X6_E0_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X2_E3_0 = X1_W0_1 | X1_E0_1 | X2_E3_2 | X2_E7_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | X6_W1_6 | X6_E1_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F4 | OUT_Q0 | OUT_Q1 | OUT_OFX3 | OUT_OFX4;
				mux X2_E4_0 = X1_S0_1 | X1_N1_1 | X2_E0_2 | X2_E4_2 | X2_S4_1 | X2_S4_2 | X2_N4_1 | X2_N4_2 | X6_W2_6 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X2_E5_0 = X1_W0_1 | X1_E1_1 | X2_E1_2 | X2_E5_2 | X2_S5_1 | X2_S5_2 | X2_N5_1 | X2_N5_2 | X6_W3_6 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F5 | OUT_F6 | OUT_Q0 | OUT_Q1 | OUT_OFX6;
				mux X2_E6_0 = X1_S1_1 | X1_N1_1 | X2_E2_2 | X2_E6_2 | X2_S6_1 | X2_S6_2 | X2_N6_1 | X2_N6_2 | X6_W2_6 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X2_E7_0 = X1_W0_1 | X1_E1_1 | X2_E3_2 | X2_E7_2 | X2_S7_1 | X2_S7_2 | X2_N7_1 | X2_N7_2 | X6_W3_6 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX7;
				mux X2_S0_0 = X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_2 | X2_S4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_OFX0 | OUT_OFX1;
				mux X2_S1_0 = X1_S0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_S1_2 | X2_S5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_OFX1 | OUT_OFX2;
				mux X2_S2_0 = X1_W0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_2 | X2_S6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_OFX2 | OUT_OFX3;
				mux X2_S3_0 = X1_S0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_2 | X2_S7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F4 | OUT_Q1 | OUT_OFX3 | OUT_OFX4;
				mux X2_S4_0 = X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_S0_2 | X2_S4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_OFX4;
				mux X2_S5_0 = X1_S1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_S1_2 | X2_S5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F5 | OUT_F6 | OUT_Q1 | OUT_OFX6;
				mux X2_S6_0 = X1_W1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_S2_2 | X2_S6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_OFX6 | OUT_OFX7;
				mux X2_S7_0 = X1_S1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_OFX0 | OUT_OFX7;
				mux X2_N0_0 = X1_W0_1 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_N0_2 | X2_N4_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_OFX0 | OUT_OFX1;
				mux X2_N1_0 = X1_N0_1 | X2_W1_1 | X2_W1_2 | X2_E1_1 | X2_E1_2 | X2_N1_2 | X2_N5_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F1 | OUT_F2 | OUT_Q1 | OUT_OFX1 | OUT_OFX2;
				mux X2_N2_0 = X1_E0_1 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_N2_2 | X2_N6_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_OFX2 | OUT_OFX3;
				mux X2_N3_0 = X1_N0_1 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_N3_2 | X2_N7_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F3 | OUT_F4 | OUT_Q1 | OUT_OFX3 | OUT_OFX4;
				mux X2_N4_0 = X1_W1_1 | X2_W4_1 | X2_W4_2 | X2_E4_1 | X2_E4_2 | X2_N0_2 | X2_N4_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S0_3 | X6_S0_6 | X6_N0_3 | X6_N0_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_OFX4;
				mux X2_N5_0 = X1_N1_1 | X2_W5_1 | X2_W5_2 | X2_E5_1 | X2_E5_2 | X2_N1_2 | X2_N5_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S1_3 | X6_S1_6 | X6_N1_3 | X6_N1_6 | OUT_F5 | OUT_F6 | OUT_Q1 | OUT_OFX6;
				mux X2_N6_0 = X1_E1_1 | X2_W6_1 | X2_W6_2 | X2_E6_1 | X2_E6_2 | X2_N2_2 | X2_N6_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_3 | X6_S2_6 | X6_N2_3 | X6_N2_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_OFX6 | OUT_OFX7;
				mux X2_N7_0 = X1_N1_1 | X2_W7_1 | X2_W7_2 | X2_E7_1 | X2_E7_2 | X2_N3_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S3_3 | X6_S3_6 | X6_N3_3 | X6_N3_6 | OUT_F0 | OUT_F7 | OUT_Q1 | OUT_OFX0 | OUT_OFX7;
				mux X6_W0_0 = X1_S0_1 | X1_N0_1 | X2_W0_2 | X2_W1_2 | X2_S0_2 | X2_S4_2 | X2_N0_2 | X2_N4_2 | X6_W0_6 | X6_W1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_W1_0 = X1_W0_1 | X1_E0_1 | X1_N1_1 | X2_W2_2 | X2_W3_2 | X2_S1_2 | X2_S5_2 | X2_N1_2 | X2_N5_2 | X6_W0_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X6_W2_0 = X1_S1_1 | X1_N1_1 | X2_W4_2 | X2_W5_2 | X2_S2_2 | X2_S6_2 | X2_N2_2 | X2_N6_2 | X6_W2_6 | X6_W3_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X6_W3_0 = X1_W1_1 | X1_E1_1 | X1_N0_1 | X2_W6_2 | X2_W7_2 | X2_S3_2 | X2_S7_2 | X2_N3_2 | X2_N7_2 | X6_W2_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X6_E0_0 = X1_S0_1 | X1_N0_1 | X2_E0_2 | X2_E1_2 | X2_S0_2 | X2_S4_2 | X2_N0_2 | X2_N4_2 | X6_E0_6 | X6_E1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_E1_0 = X1_W0_1 | X1_E0_1 | X1_N1_1 | X2_E2_2 | X2_E3_2 | X2_S1_2 | X2_S5_2 | X2_N1_2 | X2_N5_2 | X6_E0_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X6_E2_0 = X1_S1_1 | X1_N1_1 | X2_E4_2 | X2_E5_2 | X2_S2_2 | X2_S6_2 | X2_N2_2 | X2_N6_2 | X6_E2_6 | X6_E3_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X6_E3_0 = X1_W1_1 | X1_E1_1 | X1_N0_1 | X2_E6_2 | X2_E7_2 | X2_S3_2 | X2_S7_2 | X2_N3_2 | X2_N7_2 | X6_E2_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X6_S0_0 = X1_S0_1 | X1_N0_1 | X2_S0_2 | X2_S1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_S0_6 | X6_S1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_S1_0 = X1_W0_1 | X1_E0_1 | X2_S2_2 | X2_S3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_S0_6 | X6_S1_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X6_S2_0 = X1_S1_1 | X1_N1_1 | X2_S4_2 | X2_S5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_S2_6 | X6_S3_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X6_S3_0 = X1_W1_1 | X1_E1_1 | X2_S6_2 | X2_S7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_S2_6 | X6_S3_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux X6_N0_0 = X1_S0_1 | X1_N0_1 | X2_N0_2 | X2_N1_2 | X6_W0_3 | X6_W0_6 | X6_E0_3 | X6_E0_6 | X6_N0_6 | X6_N1_6 | OUT_F0 | OUT_F1 | OUT_Q0 | OUT_Q1 | OUT_OFX0 | OUT_OFX1;
				mux X6_N1_0 = X1_W0_1 | X1_E0_1 | X2_N2_2 | X2_N3_2 | X6_W1_3 | X6_W1_6 | X6_E1_3 | X6_E1_6 | X6_N0_6 | X6_N1_6 | OUT_F2 | OUT_F3 | OUT_Q0 | OUT_Q1 | OUT_OFX2 | OUT_OFX3;
				mux X6_N2_0 = X1_S1_1 | X1_N1_1 | X2_N4_2 | X2_N5_2 | X6_W2_3 | X6_W2_6 | X6_E2_3 | X6_E2_6 | X6_N2_6 | X6_N3_6 | OUT_F4 | OUT_F5 | OUT_Q0 | OUT_Q1 | OUT_OFX4;
				mux X6_N3_0 = X1_W1_1 | X1_E1_1 | X2_N6_2 | X2_N7_2 | X6_W3_3 | X6_W3_6 | X6_E3_3 | X6_E3_6 | X6_N2_6 | X6_N3_6 | OUT_F6 | OUT_F7 | OUT_Q0 | OUT_Q1 | OUT_OFX6 | OUT_OFX7;
				mux IMUX_A0 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_E1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F4 | OUT_Q0;
				mux IMUX_A1 = X0_W2 | X0_E2 | X0_S2 | X0_N2 | X1_E1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_Q1;
				mux IMUX_A2 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_E1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F7;
				mux IMUX_A3 = X0_W3 | X0_E3 | X0_S2 | X0_N2 | X1_E1_1 | X1_N1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F3 | OUT_F7;
				mux IMUX_A4 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | OUT_TI0;
				mux IMUX_A5 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | OUT_TI4;
				mux IMUX_A6 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | OUT_TI8;
				mux IMUX_B0 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_W1_1 | X1_S1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F1 | OUT_F5;
				mux IMUX_B1 = X0_W3 | X0_E3 | X0_S1 | X0_N1 | X1_W1_1 | X1_S1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | OUT_F2 | OUT_F5;
				mux IMUX_B2 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_S1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F5 | OUT_F6;
				mux IMUX_B3 = X0_W0 | X0_E0 | X0_S1 | X0_N1 | X1_W1_1 | X1_S1_1 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F0 | OUT_F6;
				mux IMUX_B4 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | OUT_TI1;
				mux IMUX_B5 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | OUT_TI5;
				mux IMUX_B6 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | OUT_TI9;
				mux IMUX_C0 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_E1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F2 | OUT_F6;
				mux IMUX_C1 = X0_W0 | X0_E0 | X0_S0 | X0_N0 | X1_E1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | OUT_F3 | OUT_F6;
				mux IMUX_C2 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_E1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F1 | OUT_F3;
				mux IMUX_C3 = X0_W1 | X0_E1 | X0_S0 | X0_N0 | X1_E1_1 | X1_N1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F2 | OUT_F4;
				mux IMUX_C4 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | OUT_TI2;
				mux IMUX_C5 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | OUT_TI6;
				mux IMUX_C6 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | OUT_TI10;
				mux IMUX_D0 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_S1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F3 | OUT_F7;
				mux IMUX_D1 = X0_W1 | X0_E1 | X0_S3 | X0_N3 | X1_W1_1 | X1_S1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | OUT_F4 | OUT_F7;
				mux IMUX_D2 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_W1_1 | X1_S1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F0 | OUT_F4;
				mux IMUX_D3 = X0_W2 | X0_E2 | X0_S3 | X0_N3 | X1_W1_1 | X1_S1_1 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | OUT_F1 | OUT_F5;
				mux IMUX_D4 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | OUT_TI3;
				mux IMUX_D5 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | OUT_TI7;
				mux IMUX_D6 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | OUT_TI11;
				mux IMUX_M0 = X0_W0 | X0_W2 | X0_E0 | X0_E2 | X0_S0 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_E0_1 | X2_E0_2 | X2_S0_1 | X2_S0_2 | X2_N0_1 | X2_N0_2;
				mux IMUX_M1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_N1 | X0_N3 | X2_W2_1 | X2_W2_2 | X2_E2_1 | X2_E2_2 | X2_S2_1 | X2_S2_2 | X2_N2_1 | X2_N2_2;
				mux IMUX_CLK0 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CLK1 = X0_W1 | X0_W3 | X0_E1 | X0_E3 | X0_S1 | X0_S3 | X0_N1 | X0_N3 | X2_W3_1 | X2_W3_2 | X2_E3_1 | X2_E3_2 | X2_S3_1 | X2_S3_2 | X2_N3_1 | X2_N3_2 | PCLK0 | PCLK1 | PCLK2 | PCLK3 | SCLK0 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_LSR0 = X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK1 | SCLK2 | SCLK3;
				mux IMUX_CE0 = X0_W0 | X0_W1 | X0_W2 | X0_W3 | X0_E0 | X0_E1 | X0_E2 | X0_E3 | X0_S0 | X0_S2 | X0_N0 | X0_N2 | X2_S1_1 | X2_S1_2 | X2_N1_1 | X2_N1_2 | SCLK0 | SCLK2 | SCLK3;
			}
		}

		tile_class INT_SIO_L_E {
			cell CELL0;

			switchbox INT {
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6;
				mux IMUX_A1 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A0;
				mux IMUX_B0 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6;
				mux IMUX_B1 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B0;
				mux IMUX_C0 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6;
				mux IMUX_C1 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C0;
				mux IMUX_D0 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6;
				mux IMUX_D1 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_L_E_CFG {
			cell CELL0;

			switchbox INT {
				mux X1_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_W7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_E7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_W3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_E3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A2;
				mux IMUX_A1 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A0;
				mux IMUX_A2 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_E0_3 | X6_E0_6 | X6_E1_3 | X6_E1_6 | IMUX_A1;
				mux IMUX_B0 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B2;
				mux IMUX_B1 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B0;
				mux IMUX_B2 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_E2_3 | X6_E2_6 | X6_E3_3 | X6_E3_6 | IMUX_B1;
				mux IMUX_C0 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C2;
				mux IMUX_C1 = X1_W1_1 | X1_E1_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C0;
				mux IMUX_C2 = X1_W0_1 | X1_E0_1 | X2_W0_1 | X2_W0_2 | X2_W1_1 | X2_W1_2 | X2_W2_1 | X2_W2_2 | X2_W3_1 | X2_W3_2 | X2_E0_1 | X2_E0_2 | X2_E1_1 | X2_E1_2 | X2_E2_1 | X2_E2_2 | X2_E3_1 | X2_E3_2 | X6_W0_3 | X6_W0_6 | X6_W1_3 | X6_W1_6 | IMUX_C1;
				mux IMUX_D0 = X1_W1_1 | X1_E1_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6;
				mux IMUX_D1 = X1_W0_1 | X1_E0_1 | X2_W4_1 | X2_W4_2 | X2_W5_1 | X2_W5_2 | X2_W6_1 | X2_W6_2 | X2_W7_1 | X2_W7_2 | X2_E4_1 | X2_E4_2 | X2_E5_1 | X2_E5_2 | X2_E6_1 | X2_E6_2 | X2_E7_1 | X2_E7_2 | X6_W2_3 | X6_W2_6 | X6_W3_3 | X6_W3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_L_S4 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_L_S6 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A2;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_A2 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A1;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B2;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_B2 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B1;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C2;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_C2 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C1;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D2;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
				mux IMUX_D2 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D1;
			}
		}

		tile_class INT_SIO_L_N4 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
			}
		}

		tile_class INT_SIO_L_N6 {
			cell CELL0;

			switchbox INT {
				mux X1_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X1_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_S7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N4_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N5_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N6_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X2_N7_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_S3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N0_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N1_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N2_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux X6_N3_0 = OUT_F0 | OUT_F1 | OUT_F2 | OUT_F3 | OUT_F4 | OUT_F5;
				mux IMUX_A0 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A2;
				mux IMUX_A1 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A0;
				mux IMUX_A2 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_N0_3 | X6_N0_6 | X6_N1_3 | X6_N1_6 | IMUX_A1;
				mux IMUX_B0 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B2;
				mux IMUX_B1 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B0;
				mux IMUX_B2 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_N2_3 | X6_N2_6 | X6_N3_3 | X6_N3_6 | IMUX_B1;
				mux IMUX_C0 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C2;
				mux IMUX_C1 = X1_S1_1 | X1_N1_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C0;
				mux IMUX_C2 = X1_S0_1 | X1_N0_1 | X2_S0_1 | X2_S0_2 | X2_S1_1 | X2_S1_2 | X2_S2_1 | X2_S2_2 | X2_S3_1 | X2_S3_2 | X2_N0_1 | X2_N0_2 | X2_N1_1 | X2_N1_2 | X2_N2_1 | X2_N2_2 | X2_N3_1 | X2_N3_2 | X6_S0_3 | X6_S0_6 | X6_S1_3 | X6_S1_6 | IMUX_C1;
				mux IMUX_D0 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D2;
				mux IMUX_D1 = X1_S0_1 | X1_N0_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D0;
				mux IMUX_D2 = X1_S1_1 | X1_N1_1 | X2_S4_1 | X2_S4_2 | X2_S5_1 | X2_S5_2 | X2_S6_1 | X2_S6_2 | X2_S7_1 | X2_S7_2 | X2_N4_1 | X2_N4_2 | X2_N5_1 | X2_N5_2 | X2_N6_1 | X2_N6_2 | X2_N7_1 | X2_N7_2 | X6_S2_3 | X6_S2_6 | X6_S3_3 | X6_S3_6 | IMUX_D1;
			}
		}
	}

	tile_slot IO {
		bel_slot IO0: legacy;
		bel_slot IO1: legacy;
		bel_slot IO2: legacy;
		bel_slot IO3: legacy;
		bel_slot IO4: legacy;
		bel_slot IO5: legacy;
		bel_slot IO6: legacy;
		bel_slot IO7: legacy;
		bel_slot IO8: legacy;
		bel_slot IO9: legacy;
		bel_slot IO10: legacy;
		bel_slot IO11: legacy;
		bel_slot PICTEST0: legacy;
		bel_slot PICTEST1: legacy;
		bel_slot PICTEST2: legacy;

		tile_class SIO_S_W2 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_S_W4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_S_E2 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_S_E4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_S_S4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_S_S6 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			bel IO4 {
				input DDTD0 = IMUX_A2;
				input DDTD1 = IMUX_B2;
				output PADDI = OUT_F4;
			}

			bel IO5 {
				input DDTD0 = IMUX_C2;
				input DDTD1 = IMUX_D2;
				output PADDI = OUT_F5;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_A2                        IO4.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_B2                        IO4.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_C2                        IO5.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire IMUX_D2                        IO5.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
			// wire OUT_F4                         IO4.PADDI
			// wire OUT_F5                         IO5.PADDI
		}

		tile_class SIO_S_N4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_S_N6 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			bel IO4 {
				input DDTD0 = IMUX_A2;
				input DDTD1 = IMUX_B2;
				output PADDI = OUT_F4;
			}

			bel IO5 {
				input DDTD0 = IMUX_C2;
				input DDTD1 = IMUX_D2;
				output PADDI = OUT_F5;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_A2                        IO4.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_B2                        IO4.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_C2                        IO5.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire IMUX_D2                        IO5.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
			// wire OUT_F4                         IO4.PADDI
			// wire OUT_F5                         IO5.PADDI
		}

		tile_class SIO_L_W2 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A4;
				input DDTD1 = IMUX_B4;
				output PADDI = OUT_Q0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C4;
				input DDTD1 = IMUX_D4;
				output PADDI = OUT_Q1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A5;
				input DDTD1 = IMUX_B5;
				output PADDI = OUT_OFX6;
			}

			bel IO3 {
				input DDTD0 = IMUX_C5;
				input DDTD1 = IMUX_D5;
				output PADDI = OUT_OFX7;
			}

			// wire IMUX_A4                        IO0.DDTD0
			// wire IMUX_A5                        IO2.DDTD0
			// wire IMUX_B4                        IO0.DDTD1
			// wire IMUX_B5                        IO2.DDTD1
			// wire IMUX_C4                        IO1.DDTD0
			// wire IMUX_C5                        IO3.DDTD0
			// wire IMUX_D4                        IO1.DDTD1
			// wire IMUX_D5                        IO3.DDTD1
			// wire OUT_Q0                         IO0.PADDI
			// wire OUT_Q1                         IO1.PADDI
			// wire OUT_OFX6                       IO2.PADDI
			// wire OUT_OFX7                       IO3.PADDI
		}

		tile_class SIO_L_W4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A4;
				input DDTD1 = IMUX_B4;
				output PADDI = OUT_Q0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C4;
				input DDTD1 = IMUX_D4;
				output PADDI = OUT_Q1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A5;
				input DDTD1 = IMUX_B5;
				output PADDI = OUT_OFX6;
			}

			bel IO3 {
				input DDTD0 = IMUX_C5;
				input DDTD1 = IMUX_D5;
				output PADDI = OUT_OFX7;
			}

			// wire IMUX_A4                        IO0.DDTD0
			// wire IMUX_A5                        IO2.DDTD0
			// wire IMUX_B4                        IO0.DDTD1
			// wire IMUX_B5                        IO2.DDTD1
			// wire IMUX_C4                        IO1.DDTD0
			// wire IMUX_C5                        IO3.DDTD0
			// wire IMUX_D4                        IO1.DDTD1
			// wire IMUX_D5                        IO3.DDTD1
			// wire OUT_Q0                         IO0.PADDI
			// wire OUT_Q1                         IO1.PADDI
			// wire OUT_OFX6                       IO2.PADDI
			// wire OUT_OFX7                       IO3.PADDI
		}

		tile_class SIO_L_E2 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_L_E4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_L_S4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_L_S6 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			bel IO4 {
				input DDTD0 = IMUX_A2;
				input DDTD1 = IMUX_B2;
				output PADDI = OUT_F4;
			}

			bel IO5 {
				input DDTD0 = IMUX_C2;
				input DDTD1 = IMUX_D2;
				output PADDI = OUT_F5;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_A2                        IO4.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_B2                        IO4.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_C2                        IO5.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire IMUX_D2                        IO5.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
			// wire OUT_F4                         IO4.PADDI
			// wire OUT_F5                         IO5.PADDI
		}

		tile_class SIO_L_N4 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
		}

		tile_class SIO_L_N6 {
			cell CELL0;

			bel IO0 {
				input DDTD0 = IMUX_A0;
				input DDTD1 = IMUX_B0;
				output PADDI = OUT_F0;
			}

			bel IO1 {
				input DDTD0 = IMUX_C0;
				input DDTD1 = IMUX_D0;
				output PADDI = OUT_F1;
			}

			bel IO2 {
				input DDTD0 = IMUX_A1;
				input DDTD1 = IMUX_B1;
				output PADDI = OUT_F2;
			}

			bel IO3 {
				input DDTD0 = IMUX_C1;
				input DDTD1 = IMUX_D1;
				output PADDI = OUT_F3;
			}

			bel IO4 {
				input DDTD0 = IMUX_A2;
				input DDTD1 = IMUX_B2;
				output PADDI = OUT_F4;
			}

			bel IO5 {
				input DDTD0 = IMUX_C2;
				input DDTD1 = IMUX_D2;
				output PADDI = OUT_F5;
			}

			// wire IMUX_A0                        IO0.DDTD0
			// wire IMUX_A1                        IO2.DDTD0
			// wire IMUX_A2                        IO4.DDTD0
			// wire IMUX_B0                        IO0.DDTD1
			// wire IMUX_B1                        IO2.DDTD1
			// wire IMUX_B2                        IO4.DDTD1
			// wire IMUX_C0                        IO1.DDTD0
			// wire IMUX_C1                        IO3.DDTD0
			// wire IMUX_C2                        IO5.DDTD0
			// wire IMUX_D0                        IO1.DDTD1
			// wire IMUX_D1                        IO3.DDTD1
			// wire IMUX_D2                        IO5.DDTD1
			// wire OUT_F0                         IO0.PADDI
			// wire OUT_F1                         IO1.PADDI
			// wire OUT_F2                         IO2.PADDI
			// wire OUT_F3                         IO3.PADDI
			// wire OUT_F4                         IO4.PADDI
			// wire OUT_F5                         IO5.PADDI
		}
	}

	tile_slot BEL {
		bel_slot SLICE0: legacy;
		bel_slot SLICE1: legacy;
		bel_slot SLICE2: legacy;
		bel_slot SLICE3: legacy;
		bel_slot IO_INT: legacy;
		bel_slot DQS0: legacy;
		bel_slot DQS1: legacy;
		bel_slot DQSTEST: legacy;
		bel_slot DQSDLL: legacy;
		bel_slot DQSDLLTEST: legacy;
		bel_slot SERDES: legacy;
		bel_slot SERDES_CENTER: legacy;
		bel_slot SERDES_CORNER: legacy;
		bel_slot MACO: legacy;
		bel_slot MACO_INT: legacy;
		bel_slot MIPI: legacy;
		bel_slot CLKTEST_MIPI: legacy;
		bel_slot CIBTEST_SEL: legacy;
		bel_slot EBR0: legacy;
		bel_slot EBR1: legacy;
		bel_slot EBR2: legacy;
		bel_slot EBR3: legacy;
		bel_slot EBR_INT: legacy;
		bel_slot DSP0: legacy;
		bel_slot DSP1: legacy;
		bel_slot PLL0: legacy;
		bel_slot PLL1: legacy;
		bel_slot PLL_SMI: legacy;
		bel_slot PLLREFCS0: legacy;
		bel_slot PLLREFCS1: legacy;
		bel_slot DLL0: legacy;
		bel_slot DLL1: legacy;
		bel_slot DLL2: legacy;
		bel_slot DLL3: legacy;
		bel_slot DLL_DCNTL0: legacy;
		bel_slot DLL_DCNTL1: legacy;
		bel_slot PROMON: legacy;
		bel_slot RNET: legacy;
		bel_slot DDRDLL: legacy;
		bel_slot DTR: legacy;
		bel_slot DLLDEL0: legacy;
		bel_slot DLLDEL1: legacy;
		bel_slot DLLDEL2: legacy;
		bel_slot DLLDEL3: legacy;
		bel_slot DLLDEL4: legacy;
		bel_slot DLLDEL5: legacy;
		bel_slot DLLDEL6: legacy;
		bel_slot DLLDEL7: legacy;
		bel_slot CLKDIV0: legacy;
		bel_slot CLKDIV1: legacy;
		bel_slot CLKDIV2: legacy;
		bel_slot CLKDIV3: legacy;
		bel_slot ECLK_ALT_ROOT: legacy;
		bel_slot SPLL: legacy;
		bel_slot SYSBUS: legacy;
		bel_slot START: legacy;
		bel_slot OSC: legacy;
		bel_slot JTAG: legacy;
		bel_slot RDBK: legacy;
		bel_slot GSR: legacy;
		bel_slot TSALL: legacy;
		bel_slot SED: legacy;
		bel_slot M0: legacy;
		bel_slot M1: legacy;
		bel_slot M2: legacy;
		bel_slot M3: legacy;
		bel_slot RESETN: legacy;
		bel_slot RDCFGN: legacy;
		bel_slot CCLK: legacy;
		bel_slot TCK: legacy;
		bel_slot TMS: legacy;
		bel_slot TDI: legacy;
		bel_slot SPIM: legacy;
		bel_slot SSPI: legacy;
		bel_slot WAKEUP: legacy;
		bel_slot STF: legacy;
		bel_slot AMBOOT: legacy;
		bel_slot PERREG: legacy;
		bel_slot PCNTR: legacy;
		bel_slot EFB: legacy;
		bel_slot ESB: legacy;
		bel_slot I2C: legacy;
		bel_slot NVCMTEST: legacy;
		bel_slot PMU: legacy;
		bel_slot PMUTEST: legacy;
		bel_slot CFGTEST: legacy;
		bel_slot PVTTEST: legacy;
		bel_slot PVTCAL: legacy;
		bel_slot TESTIN: legacy;
		bel_slot TESTOUT: legacy;
		bel_slot DTS: legacy;

		tile_class CIBTEST_SEL {
			cell CELL0;

			bel CIBTEST_SEL {
				input TSEL0 = IMUX_C3;
				input TSEL1 = IMUX_D3;
			}

			// wire IMUX_C3                        CIBTEST_SEL.TSEL0
			// wire IMUX_D3                        CIBTEST_SEL.TSEL1
		}

		tile_class PLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXB = OUT_OFX3_W;
				input LSR = IMUX_LSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_CLK3                      SLICE3.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_LSR3                      SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXB
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class FPLC {
			cell CELL0;

			bel SLICE0 {
				input A0 = IMUX_A0;
				input A1 = IMUX_A1;
				input B0 = IMUX_B0;
				input B1 = IMUX_B1;
				input C0 = IMUX_C0;
				input C1 = IMUX_C1;
				input CE = IMUX_CE0;
				input CLK = IMUX_CLK0;
				input D0 = IMUX_D0;
				input D1 = IMUX_D1;
				output F0 = OUT_F0;
				output F1 = OUT_F1;
				input LSR = IMUX_LSR0;
				input M0 = IMUX_M0;
				input M1 = IMUX_M1;
				output OFX0 = OUT_OFX0;
				output OFX1 = OUT_OFX1;
				output Q0 = OUT_Q0;
				output Q1 = OUT_Q1;
			}

			bel SLICE1 {
				input A0 = IMUX_A2;
				input A1 = IMUX_A3;
				input B0 = IMUX_B2;
				input B1 = IMUX_B3;
				input C0 = IMUX_C2;
				input C1 = IMUX_C3;
				input CE = IMUX_CE1;
				input CLK = IMUX_CLK1;
				input D0 = IMUX_D2;
				input D1 = IMUX_D3;
				output F0 = OUT_F2;
				output F1 = OUT_F3;
				input LSR = IMUX_LSR1;
				input M0 = IMUX_M2;
				input M1 = IMUX_M3;
				output OFX0 = OUT_OFX2;
				output OFX1 = OUT_OFX3;
				output Q0 = OUT_Q2;
				output Q1 = OUT_Q3;
			}

			bel SLICE2 {
				input A0 = IMUX_A4;
				input A1 = IMUX_A5;
				input B0 = IMUX_B4;
				input B1 = IMUX_B5;
				input C0 = IMUX_C4;
				input C1 = IMUX_C5;
				input CE = IMUX_CE2;
				input CLK = IMUX_CLK2;
				input D0 = IMUX_D4;
				input D1 = IMUX_D5;
				output F0 = OUT_F4;
				output F1 = OUT_F5;
				input LSR = IMUX_LSR2;
				input M0 = IMUX_M4;
				input M1 = IMUX_M5;
				output OFX0 = OUT_OFX4;
				output OFX1 = OUT_OFX5;
				output Q0 = OUT_Q4;
				output Q1 = OUT_Q5;
			}

			bel SLICE3 {
				input A0 = IMUX_A6;
				input A1 = IMUX_A7;
				input B0 = IMUX_B6;
				input B1 = IMUX_B7;
				input C0 = IMUX_C6;
				input C1 = IMUX_C7;
				input CE = IMUX_CE3;
				input CLK = IMUX_CLK3;
				input D0 = IMUX_D6;
				input D1 = IMUX_D7;
				output F0 = OUT_F6;
				output F1 = OUT_F7;
				input FXB = OUT_OFX3_W;
				input LSR = IMUX_LSR3;
				input M0 = IMUX_M6;
				input M1 = IMUX_M7;
				output OFX0 = OUT_OFX6;
				output OFX1 = OUT_OFX7;
				output Q0 = OUT_Q6;
				output Q1 = OUT_Q7;
			}

			// wire IMUX_A0                        SLICE0.A0
			// wire IMUX_A1                        SLICE0.A1
			// wire IMUX_A2                        SLICE1.A0
			// wire IMUX_A3                        SLICE1.A1
			// wire IMUX_A4                        SLICE2.A0
			// wire IMUX_A5                        SLICE2.A1
			// wire IMUX_A6                        SLICE3.A0
			// wire IMUX_A7                        SLICE3.A1
			// wire IMUX_B0                        SLICE0.B0
			// wire IMUX_B1                        SLICE0.B1
			// wire IMUX_B2                        SLICE1.B0
			// wire IMUX_B3                        SLICE1.B1
			// wire IMUX_B4                        SLICE2.B0
			// wire IMUX_B5                        SLICE2.B1
			// wire IMUX_B6                        SLICE3.B0
			// wire IMUX_B7                        SLICE3.B1
			// wire IMUX_C0                        SLICE0.C0
			// wire IMUX_C1                        SLICE0.C1
			// wire IMUX_C2                        SLICE1.C0
			// wire IMUX_C3                        SLICE1.C1
			// wire IMUX_C4                        SLICE2.C0
			// wire IMUX_C5                        SLICE2.C1
			// wire IMUX_C6                        SLICE3.C0
			// wire IMUX_C7                        SLICE3.C1
			// wire IMUX_D0                        SLICE0.D0
			// wire IMUX_D1                        SLICE0.D1
			// wire IMUX_D2                        SLICE1.D0
			// wire IMUX_D3                        SLICE1.D1
			// wire IMUX_D4                        SLICE2.D0
			// wire IMUX_D5                        SLICE2.D1
			// wire IMUX_D6                        SLICE3.D0
			// wire IMUX_D7                        SLICE3.D1
			// wire IMUX_M0                        SLICE0.M0
			// wire IMUX_M1                        SLICE0.M1
			// wire IMUX_M2                        SLICE1.M0
			// wire IMUX_M3                        SLICE1.M1
			// wire IMUX_M4                        SLICE2.M0
			// wire IMUX_M5                        SLICE2.M1
			// wire IMUX_M6                        SLICE3.M0
			// wire IMUX_M7                        SLICE3.M1
			// wire IMUX_CLK0                      SLICE0.CLK
			// wire IMUX_CLK1                      SLICE1.CLK
			// wire IMUX_CLK2                      SLICE2.CLK
			// wire IMUX_CLK3                      SLICE3.CLK
			// wire IMUX_LSR0                      SLICE0.LSR
			// wire IMUX_LSR1                      SLICE1.LSR
			// wire IMUX_LSR2                      SLICE2.LSR
			// wire IMUX_LSR3                      SLICE3.LSR
			// wire IMUX_CE0                       SLICE0.CE
			// wire IMUX_CE1                       SLICE1.CE
			// wire IMUX_CE2                       SLICE2.CE
			// wire IMUX_CE3                       SLICE3.CE
			// wire OUT_F0                         SLICE0.F0
			// wire OUT_F1                         SLICE0.F1
			// wire OUT_F2                         SLICE1.F0
			// wire OUT_F3                         SLICE1.F1
			// wire OUT_F4                         SLICE2.F0
			// wire OUT_F5                         SLICE2.F1
			// wire OUT_F6                         SLICE3.F0
			// wire OUT_F7                         SLICE3.F1
			// wire OUT_Q0                         SLICE0.Q0
			// wire OUT_Q1                         SLICE0.Q1
			// wire OUT_Q2                         SLICE1.Q0
			// wire OUT_Q3                         SLICE1.Q1
			// wire OUT_Q4                         SLICE2.Q0
			// wire OUT_Q5                         SLICE2.Q1
			// wire OUT_Q6                         SLICE3.Q0
			// wire OUT_Q7                         SLICE3.Q1
			// wire OUT_OFX0                       SLICE0.OFX0
			// wire OUT_OFX1                       SLICE0.OFX1
			// wire OUT_OFX2                       SLICE1.OFX0
			// wire OUT_OFX3                       SLICE1.OFX1
			// wire OUT_OFX3_W                     SLICE3.FXB
			// wire OUT_OFX4                       SLICE2.OFX0
			// wire OUT_OFX5                       SLICE2.OFX1
			// wire OUT_OFX6                       SLICE3.OFX0
			// wire OUT_OFX7                       SLICE3.OFX1
		}

		tile_class EBR {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;

			bel EBR0 {
				input ADA0 = CELL2.IMUX_D3;
				input ADA1 = CELL2.IMUX_A2;
				input ADA10 = CELL1.IMUX_D0;
				input ADA11 = CELL1.IMUX_B1;
				input ADA12 = CELL1.IMUX_C0;
				input ADA2 = CELL0.IMUX_A2;
				input ADA3 = CELL0.IMUX_D3;
				input ADA4 = CELL0.IMUX_C3;
				input ADA5 = CELL0.IMUX_B3;
				input ADA6 = CELL0.IMUX_A3;
				input ADA7 = CELL0.IMUX_D2;
				input ADA8 = CELL0.IMUX_C2;
				input ADA9 = CELL1.IMUX_A1;
				input ADB0 = CELL3.IMUX_D3;
				input ADB1 = CELL3.IMUX_C2;
				input ADB10 = CELL2.IMUX_B2;
				input ADB11 = CELL2.IMUX_B0;
				input ADB12 = CELL2.IMUX_A0;
				input ADB2 = CELL1.IMUX_C3;
				input ADB3 = CELL0.IMUX_B1;
				input ADB4 = CELL0.IMUX_A1;
				input ADB5 = CELL1.IMUX_D3;
				input ADB6 = CELL0.IMUX_C0;
				input ADB7 = CELL1.IMUX_B3;
				input ADB8 = CELL1.IMUX_A3;
				input ADB9 = CELL2.IMUX_C3;
				output AE = CELL0.OUT_OFX1;
				output AF = CELL1.OUT_OFX1;
				input CEA = CELL0.IMUX_CE0;
				input CEB = CELL2.IMUX_CE0;
				input CLKA = CELL0.IMUX_CLK0;
				input CLKB = CELL1.IMUX_CLK0;
				input CSA0 = CELL1.IMUX_M1;
				input CSA1 = CELL2.IMUX_M0;
				input CSA2 = CELL2.IMUX_M1;
				input CSB0 = CELL0.IMUX_M1;
				input CSB1 = CELL0.IMUX_M0;
				input CSB2 = CELL3.IMUX_M1;
				input DIA0 = CELL0.IMUX_B2;
				input DIA1 = CELL0.IMUX_D1;
				input DIA10 = CELL0.IMUX_D0;
				input DIA11 = CELL0.IMUX_B0;
				input DIA12 = CELL0.IMUX_A0;
				input DIA13 = CELL2.IMUX_C1;
				input DIA14 = CELL2.IMUX_A1;
				input DIA15 = CELL2.IMUX_D0;
				input DIA16 = CELL2.IMUX_B1;
				input DIA17 = CELL2.IMUX_C0;
				input DIA2 = CELL1.IMUX_D2;
				input DIA3 = CELL1.IMUX_C2;
				input DIA4 = CELL1.IMUX_A0;
				input DIA5 = CELL2.IMUX_B3;
				input DIA6 = CELL2.IMUX_A3;
				input DIA7 = CELL2.IMUX_D2;
				input DIA8 = CELL2.IMUX_C2;
				input DIA9 = CELL0.IMUX_C1;
				input DIB0 = CELL3.IMUX_C3;
				input DIB1 = CELL3.IMUX_B3;
				input DIB10 = CELL1.IMUX_B2;
				input DIB11 = CELL1.IMUX_D1;
				input DIB12 = CELL1.IMUX_C1;
				input DIB13 = CELL3.IMUX_D1;
				input DIB14 = CELL3.IMUX_C1;
				input DIB15 = CELL3.IMUX_B1;
				input DIB16 = CELL3.IMUX_A1;
				input DIB17 = CELL3.IMUX_D0;
				input DIB2 = CELL3.IMUX_A3;
				input DIB3 = CELL3.IMUX_D2;
				input DIB4 = CELL3.IMUX_B2;
				input DIB5 = CELL3.IMUX_A2;
				input DIB6 = CELL3.IMUX_C0;
				input DIB7 = CELL3.IMUX_B0;
				input DIB8 = CELL3.IMUX_A0;
				input DIB9 = CELL1.IMUX_A2;
				output DOA0 = CELL0.OUT_F4;
				output DOA1 = CELL0.OUT_F0;
				output DOA10 = CELL0.OUT_F3;
				output DOA11 = CELL0.OUT_F6;
				output DOA12 = CELL0.OUT_F2;
				output DOA13 = CELL2.OUT_F7;
				output DOA14 = CELL2.OUT_F3;
				output DOA15 = CELL2.OUT_F6;
				output DOA16 = CELL2.OUT_F2;
				output DOA17 = CELL2.OUT_F5;
				output DOA2 = CELL0.OUT_F1;
				output DOA3 = CELL0.OUT_F5;
				output DOA4 = CELL2.OUT_F1;
				output DOA5 = CELL2.OUT_F4;
				output DOA6 = CELL2.OUT_F0;
				output DOA7 = CELL2.OUT_OFX1;
				output DOA8 = CELL3.OUT_F7;
				output DOA9 = CELL0.OUT_F7;
				output DOB0 = CELL1.OUT_F5;
				output DOB1 = CELL1.OUT_F1;
				output DOB10 = CELL1.OUT_F7;
				output DOB11 = CELL1.OUT_F6;
				output DOB12 = CELL1.OUT_F2;
				output DOB13 = CELL3.OUT_F3;
				output DOB14 = CELL2.OUT_OFX0;
				output DOB15 = CELL3.OUT_F6;
				output DOB16 = CELL3.OUT_F2;
				output DOB17 = CELL3.OUT_OFX1;
				output DOB2 = CELL1.OUT_F0;
				output DOB3 = CELL1.OUT_F4;
				output DOB4 = CELL3.OUT_F5;
				output DOB5 = CELL3.OUT_F1;
				output DOB6 = CELL3.OUT_OFX0;
				output DOB7 = CELL3.OUT_F4;
				output DOB8 = CELL3.OUT_F0;
				output DOB9 = CELL1.OUT_F3;
				output EF = CELL0.OUT_OFX0;
				output FF = CELL1.OUT_OFX0;
				input MORCLKA = CELL2.IMUX_CLK0;
				input MORCLKB = CELL3.IMUX_CLK0;
				input RSTA = CELL0.IMUX_LSR0;
				input RSTB = CELL1.IMUX_LSR0;
				input WEA = CELL1.IMUX_M0;
				input WEB = CELL3.IMUX_M0;
			}

			// wire CELL0.IMUX_A0                  EBR0.DIA12
			// wire CELL0.IMUX_A1                  EBR0.ADB4
			// wire CELL0.IMUX_A2                  EBR0.ADA2
			// wire CELL0.IMUX_A3                  EBR0.ADA6
			// wire CELL0.IMUX_B0                  EBR0.DIA11
			// wire CELL0.IMUX_B1                  EBR0.ADB3
			// wire CELL0.IMUX_B2                  EBR0.DIA0
			// wire CELL0.IMUX_B3                  EBR0.ADA5
			// wire CELL0.IMUX_C0                  EBR0.ADB6
			// wire CELL0.IMUX_C1                  EBR0.DIA9
			// wire CELL0.IMUX_C2                  EBR0.ADA8
			// wire CELL0.IMUX_C3                  EBR0.ADA4
			// wire CELL0.IMUX_D0                  EBR0.DIA10
			// wire CELL0.IMUX_D1                  EBR0.DIA1
			// wire CELL0.IMUX_D2                  EBR0.ADA7
			// wire CELL0.IMUX_D3                  EBR0.ADA3
			// wire CELL0.IMUX_M0                  EBR0.CSB1
			// wire CELL0.IMUX_M1                  EBR0.CSB0
			// wire CELL0.IMUX_CLK0                EBR0.CLKA
			// wire CELL0.IMUX_LSR0                EBR0.RSTA
			// wire CELL0.IMUX_CE0                 EBR0.CEA
			// wire CELL0.OUT_F0                   EBR0.DOA1
			// wire CELL0.OUT_F1                   EBR0.DOA2
			// wire CELL0.OUT_F2                   EBR0.DOA12
			// wire CELL0.OUT_F3                   EBR0.DOA10
			// wire CELL0.OUT_F4                   EBR0.DOA0
			// wire CELL0.OUT_F5                   EBR0.DOA3
			// wire CELL0.OUT_F6                   EBR0.DOA11
			// wire CELL0.OUT_F7                   EBR0.DOA9
			// wire CELL0.OUT_OFX0                 EBR0.EF
			// wire CELL0.OUT_OFX1                 EBR0.AE
			// wire CELL1.IMUX_A0                  EBR0.DIA4
			// wire CELL1.IMUX_A1                  EBR0.ADA9
			// wire CELL1.IMUX_A2                  EBR0.DIB9
			// wire CELL1.IMUX_A3                  EBR0.ADB8
			// wire CELL1.IMUX_B1                  EBR0.ADA11
			// wire CELL1.IMUX_B2                  EBR0.DIB10
			// wire CELL1.IMUX_B3                  EBR0.ADB7
			// wire CELL1.IMUX_C0                  EBR0.ADA12
			// wire CELL1.IMUX_C1                  EBR0.DIB12
			// wire CELL1.IMUX_C2                  EBR0.DIA3
			// wire CELL1.IMUX_C3                  EBR0.ADB2
			// wire CELL1.IMUX_D0                  EBR0.ADA10
			// wire CELL1.IMUX_D1                  EBR0.DIB11
			// wire CELL1.IMUX_D2                  EBR0.DIA2
			// wire CELL1.IMUX_D3                  EBR0.ADB5
			// wire CELL1.IMUX_M0                  EBR0.WEA
			// wire CELL1.IMUX_M1                  EBR0.CSA0
			// wire CELL1.IMUX_CLK0                EBR0.CLKB
			// wire CELL1.IMUX_LSR0                EBR0.RSTB
			// wire CELL1.OUT_F0                   EBR0.DOB2
			// wire CELL1.OUT_F1                   EBR0.DOB1
			// wire CELL1.OUT_F2                   EBR0.DOB12
			// wire CELL1.OUT_F3                   EBR0.DOB9
			// wire CELL1.OUT_F4                   EBR0.DOB3
			// wire CELL1.OUT_F5                   EBR0.DOB0
			// wire CELL1.OUT_F6                   EBR0.DOB11
			// wire CELL1.OUT_F7                   EBR0.DOB10
			// wire CELL1.OUT_OFX0                 EBR0.FF
			// wire CELL1.OUT_OFX1                 EBR0.AF
			// wire CELL2.IMUX_A0                  EBR0.ADB12
			// wire CELL2.IMUX_A1                  EBR0.DIA14
			// wire CELL2.IMUX_A2                  EBR0.ADA1
			// wire CELL2.IMUX_A3                  EBR0.DIA6
			// wire CELL2.IMUX_B0                  EBR0.ADB11
			// wire CELL2.IMUX_B1                  EBR0.DIA16
			// wire CELL2.IMUX_B2                  EBR0.ADB10
			// wire CELL2.IMUX_B3                  EBR0.DIA5
			// wire CELL2.IMUX_C0                  EBR0.DIA17
			// wire CELL2.IMUX_C1                  EBR0.DIA13
			// wire CELL2.IMUX_C2                  EBR0.DIA8
			// wire CELL2.IMUX_C3                  EBR0.ADB9
			// wire CELL2.IMUX_D0                  EBR0.DIA15
			// wire CELL2.IMUX_D2                  EBR0.DIA7
			// wire CELL2.IMUX_D3                  EBR0.ADA0
			// wire CELL2.IMUX_M0                  EBR0.CSA1
			// wire CELL2.IMUX_M1                  EBR0.CSA2
			// wire CELL2.IMUX_CLK0                EBR0.MORCLKA
			// wire CELL2.IMUX_CE0                 EBR0.CEB
			// wire CELL2.OUT_F0                   EBR0.DOA6
			// wire CELL2.OUT_F1                   EBR0.DOA4
			// wire CELL2.OUT_F2                   EBR0.DOA16
			// wire CELL2.OUT_F3                   EBR0.DOA14
			// wire CELL2.OUT_F4                   EBR0.DOA5
			// wire CELL2.OUT_F5                   EBR0.DOA17
			// wire CELL2.OUT_F6                   EBR0.DOA15
			// wire CELL2.OUT_F7                   EBR0.DOA13
			// wire CELL2.OUT_OFX0                 EBR0.DOB14
			// wire CELL2.OUT_OFX1                 EBR0.DOA7
			// wire CELL3.IMUX_A0                  EBR0.DIB8
			// wire CELL3.IMUX_A1                  EBR0.DIB16
			// wire CELL3.IMUX_A2                  EBR0.DIB5
			// wire CELL3.IMUX_A3                  EBR0.DIB2
			// wire CELL3.IMUX_B0                  EBR0.DIB7
			// wire CELL3.IMUX_B1                  EBR0.DIB15
			// wire CELL3.IMUX_B2                  EBR0.DIB4
			// wire CELL3.IMUX_B3                  EBR0.DIB1
			// wire CELL3.IMUX_C0                  EBR0.DIB6
			// wire CELL3.IMUX_C1                  EBR0.DIB14
			// wire CELL3.IMUX_C2                  EBR0.ADB1
			// wire CELL3.IMUX_C3                  EBR0.DIB0
			// wire CELL3.IMUX_D0                  EBR0.DIB17
			// wire CELL3.IMUX_D1                  EBR0.DIB13
			// wire CELL3.IMUX_D2                  EBR0.DIB3
			// wire CELL3.IMUX_D3                  EBR0.ADB0
			// wire CELL3.IMUX_M0                  EBR0.WEB
			// wire CELL3.IMUX_M1                  EBR0.CSB2
			// wire CELL3.IMUX_CLK0                EBR0.MORCLKB
			// wire CELL3.OUT_F0                   EBR0.DOB8
			// wire CELL3.OUT_F1                   EBR0.DOB5
			// wire CELL3.OUT_F2                   EBR0.DOB16
			// wire CELL3.OUT_F3                   EBR0.DOB13
			// wire CELL3.OUT_F4                   EBR0.DOB7
			// wire CELL3.OUT_F5                   EBR0.DOB4
			// wire CELL3.OUT_F6                   EBR0.DOB15
			// wire CELL3.OUT_F7                   EBR0.DOA8
			// wire CELL3.OUT_OFX0                 EBR0.DOB6
			// wire CELL3.OUT_OFX1                 EBR0.DOB17
		}

		tile_class OSC {
			cell CELL0;

			bel OSC {
				output CFGCLK = OUT_F4;
			}

			// wire OUT_F4                         OSC.CFGCLK
		}

		tile_class OSC_X {
			cell CELL0;

			bel OSC {
				output CFGCLK = OUT_OFX4;
			}

			// wire OUT_OFX4                       OSC.CFGCLK
		}

		tile_class CONFIG {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;

			bel JTAG {
				output JCE1 = CELL3.OUT_F5;
				output JCE2 = CELL4.OUT_F4;
				output JRST = CELL3.OUT_F4;
				output JRTI1 = CELL0.OUT_F4;
				output JRTI2 = CELL0.OUT_F5;
				output JSHIFT = CELL2.OUT_F4;
				output JTCK = CELL1.OUT_F5;
				output JTDI = CELL1.OUT_F4;
				input JTDO1 = CELL0.IMUX_B2;
				input JTDO2 = CELL0.IMUX_A2;
				output JUPDATE = CELL2.OUT_F5;
			}

			bel GSR {
				input GSR = CELL0.IMUX_C2;
			}

			// wire CELL0.IMUX_A2                  JTAG.JTDO2
			// wire CELL0.IMUX_B2                  JTAG.JTDO1
			// wire CELL0.IMUX_C2                  GSR.GSR
			// wire CELL0.OUT_F4                   JTAG.JRTI1
			// wire CELL0.OUT_F5                   JTAG.JRTI2
			// wire CELL1.OUT_F4                   JTAG.JTDI
			// wire CELL1.OUT_F5                   JTAG.JTCK
			// wire CELL2.OUT_F4                   JTAG.JSHIFT
			// wire CELL2.OUT_F5                   JTAG.JUPDATE
			// wire CELL3.OUT_F4                   JTAG.JRST
			// wire CELL3.OUT_F5                   JTAG.JCE1
			// wire CELL4.OUT_F4                   JTAG.JCE2
		}

		tile_class PLL_S {
			cell CELL0;

			bel PLL0 {
				input CLKFB0 = IMUX_C0;
				input CLKFB1 = IMUX_CLK1;
				input CLKI0 = IMUX_B0;
				input CLKI1 = IMUX_A0;
				input CLKI2 = IMUX_CLK0;
				output CLKOK = OUT_F7;
				output CLKOP = OUT_F5;
				output CLKOS = OUT_F6;
				input CNTRST = IMUX_D0;
				input DDAIDEL0 = IMUX_D2;
				input DDAIDEL1 = IMUX_C2;
				input DDAIDEL2 = IMUX_B2;
				input DDAILAG = IMUX_A3;
				input DDAIZR = IMUX_A2;
				input DDAMODE = IMUX_B3;
				output DDAODEL0 = OUT_F3;
				output DDAODEL1 = OUT_F2;
				output DDAODEL2 = OUT_F1;
				output DDAOLAG = OUT_F4;
				output DDAOZR = OUT_F0;
				output DNLOCK = OUT_OFX3;
				output LOCK = OUT_OFX0;
				input PWD = IMUX_C1;
				input RESETK = IMUX_B1;
				input RESETM = IMUX_A1;
				input TCLKI = IMUX_D1;
				output TESTOUT = OUT_OFX1;
				output UPLOCK = OUT_OFX2;
			}

			// wire IMUX_A0                        PLL0.CLKI1
			// wire IMUX_A1                        PLL0.RESETM
			// wire IMUX_A2                        PLL0.DDAIZR
			// wire IMUX_A3                        PLL0.DDAILAG
			// wire IMUX_B0                        PLL0.CLKI0
			// wire IMUX_B1                        PLL0.RESETK
			// wire IMUX_B2                        PLL0.DDAIDEL2
			// wire IMUX_B3                        PLL0.DDAMODE
			// wire IMUX_C0                        PLL0.CLKFB0
			// wire IMUX_C1                        PLL0.PWD
			// wire IMUX_C2                        PLL0.DDAIDEL1
			// wire IMUX_D0                        PLL0.CNTRST
			// wire IMUX_D1                        PLL0.TCLKI
			// wire IMUX_D2                        PLL0.DDAIDEL0
			// wire IMUX_CLK0                      PLL0.CLKI2
			// wire IMUX_CLK1                      PLL0.CLKFB1
			// wire OUT_F0                         PLL0.DDAOZR
			// wire OUT_F1                         PLL0.DDAODEL2
			// wire OUT_F2                         PLL0.DDAODEL1
			// wire OUT_F3                         PLL0.DDAODEL0
			// wire OUT_F4                         PLL0.DDAOLAG
			// wire OUT_F5                         PLL0.CLKOP
			// wire OUT_F6                         PLL0.CLKOS
			// wire OUT_F7                         PLL0.CLKOK
			// wire OUT_OFX0                       PLL0.LOCK
			// wire OUT_OFX1                       PLL0.TESTOUT
			// wire OUT_OFX2                       PLL0.UPLOCK
			// wire OUT_OFX3                       PLL0.DNLOCK
		}

		tile_class PLL_N {
			cell CELL0;

			bel PLL0 {
				input CLKFB0 = IMUX_C0;
				input CLKFB1 = IMUX_CLK1;
				input CLKI0 = IMUX_B0;
				input CLKI1 = IMUX_A0;
				input CLKI2 = IMUX_CLK0;
				output CLKOK = OUT_F7;
				output CLKOP = OUT_F5;
				output CLKOS = OUT_F6;
				input CNTRST = IMUX_D0;
				input DDAIDEL0 = IMUX_D2;
				input DDAIDEL1 = IMUX_C2;
				input DDAIDEL2 = IMUX_B2;
				input DDAILAG = IMUX_A3;
				input DDAIZR = IMUX_A2;
				input DDAMODE = IMUX_B3;
				output DDAODEL0 = OUT_F3;
				output DDAODEL1 = OUT_F2;
				output DDAODEL2 = OUT_F1;
				output DDAOLAG = OUT_F4;
				output DDAOZR = OUT_F0;
				output DNLOCK = OUT_OFX3;
				output LOCK = OUT_OFX0;
				input PWD = IMUX_C1;
				input RESETK = IMUX_B1;
				input RESETM = IMUX_A1;
				input TCLKI = IMUX_D1;
				output TESTOUT = OUT_OFX1;
				output UPLOCK = OUT_OFX2;
			}

			// wire IMUX_A0                        PLL0.CLKI1
			// wire IMUX_A1                        PLL0.RESETM
			// wire IMUX_A2                        PLL0.DDAIZR
			// wire IMUX_A3                        PLL0.DDAILAG
			// wire IMUX_B0                        PLL0.CLKI0
			// wire IMUX_B1                        PLL0.RESETK
			// wire IMUX_B2                        PLL0.DDAIDEL2
			// wire IMUX_B3                        PLL0.DDAMODE
			// wire IMUX_C0                        PLL0.CLKFB0
			// wire IMUX_C1                        PLL0.PWD
			// wire IMUX_C2                        PLL0.DDAIDEL1
			// wire IMUX_D0                        PLL0.CNTRST
			// wire IMUX_D1                        PLL0.TCLKI
			// wire IMUX_D2                        PLL0.DDAIDEL0
			// wire IMUX_CLK0                      PLL0.CLKI2
			// wire IMUX_CLK1                      PLL0.CLKFB1
			// wire OUT_F0                         PLL0.DDAOZR
			// wire OUT_F1                         PLL0.DDAODEL2
			// wire OUT_F2                         PLL0.DDAODEL1
			// wire OUT_F3                         PLL0.DDAODEL0
			// wire OUT_F4                         PLL0.DDAOLAG
			// wire OUT_F5                         PLL0.CLKOP
			// wire OUT_F6                         PLL0.CLKOS
			// wire OUT_F7                         PLL0.CLKOK
			// wire OUT_OFX0                       PLL0.LOCK
			// wire OUT_OFX1                       PLL0.TESTOUT
			// wire OUT_OFX2                       PLL0.UPLOCK
			// wire OUT_OFX3                       PLL0.DNLOCK
		}
	}

	tile_slot BC {
		bel_slot BCPG: legacy;
		bel_slot BCINRD: legacy;
		bel_slot BCLVDSO: legacy;
		bel_slot BCSLEWRATE: legacy;
		bel_slot BCPUSL: legacy;
		bel_slot BREFTEST: legacy;
	}

	tile_slot CLK {
		bel_slot PCSCLKDIV0: legacy;
		bel_slot PCSCLKDIV1: legacy;
		bel_slot PCSCLKDIV2: legacy;
		bel_slot PCSCLKDIV3: legacy;
		bel_slot DCC_SW0: legacy;
		bel_slot DCC_SW1: legacy;
		bel_slot DCC_SW2: legacy;
		bel_slot DCC_SW3: legacy;
		bel_slot DCC_SW4: legacy;
		bel_slot DCC_SW5: legacy;
		bel_slot DCC_SE0: legacy;
		bel_slot DCC_SE1: legacy;
		bel_slot DCC_SE2: legacy;
		bel_slot DCC_SE3: legacy;
		bel_slot DCC_SE4: legacy;
		bel_slot DCC_SE5: legacy;
		bel_slot DCC_NW0: legacy;
		bel_slot DCC_NW1: legacy;
		bel_slot DCC_NW2: legacy;
		bel_slot DCC_NW3: legacy;
		bel_slot DCC_NW4: legacy;
		bel_slot DCC_NW5: legacy;
		bel_slot DCC_NE0: legacy;
		bel_slot DCC_NE1: legacy;
		bel_slot DCC_NE2: legacy;
		bel_slot DCC_NE3: legacy;
		bel_slot DCC_NE4: legacy;
		bel_slot DCC_NE5: legacy;
		bel_slot DCS_SW0: legacy;
		bel_slot DCS_SW1: legacy;
		bel_slot DCS_SE0: legacy;
		bel_slot DCS_SE1: legacy;
		bel_slot DCS_NW0: legacy;
		bel_slot DCS_NW1: legacy;
		bel_slot DCS_NE0: legacy;
		bel_slot DCS_NE1: legacy;
		bel_slot DCC0: legacy;
		bel_slot DCC1: legacy;
		bel_slot DCC2: legacy;
		bel_slot DCC3: legacy;
		bel_slot DCC4: legacy;
		bel_slot DCC5: legacy;
		bel_slot DCC6: legacy;
		bel_slot DCC7: legacy;
		bel_slot DCC8: legacy;
		bel_slot DCC9: legacy;
		bel_slot DCC10: legacy;
		bel_slot DCC11: legacy;
		bel_slot DCC12: legacy;
		bel_slot DCC13: legacy;
		bel_slot DCC14: legacy;
		bel_slot DCC15: legacy;
		bel_slot DCM0: legacy;
		bel_slot DCM1: legacy;
		bel_slot DCS0: legacy;
		bel_slot DCS1: legacy;
		bel_slot ECLKBRIDGECS0: legacy;
		bel_slot ECLKBRIDGECS1: legacy;
		bel_slot BRGECLKSYNC0: legacy;
		bel_slot BRGECLKSYNC1: legacy;
		bel_slot CLKFBBUF0: legacy;
		bel_slot CLKFBBUF1: legacy;
		bel_slot CLK_ROOT: legacy;
		bel_slot CLK_EDGE: legacy;
		bel_slot CLKTEST: legacy;
		bel_slot ECLK_ROOT: legacy;
		bel_slot ECLKSYNC0: legacy;
		bel_slot ECLKSYNC1: legacy;
		bel_slot ECLKSYNC2: legacy;
		bel_slot ECLKSYNC3: legacy;
		bel_slot ECLKSYNC4: legacy;
		bel_slot ECLKSYNC5: legacy;
		bel_slot ECLKSYNC6: legacy;
		bel_slot ECLKSYNC7: legacy;
		bel_slot ECLKSYNC8: legacy;
		bel_slot ECLKSYNC9: legacy;
		bel_slot ECLKSYNC10: legacy;
		bel_slot ECLKSYNC11: legacy;
		bel_slot ECLKSYNC12: legacy;
		bel_slot ECLKSYNC13: legacy;
		bel_slot ECLKSYNC14: legacy;
		bel_slot ECLKSYNC15: legacy;
		bel_slot CLKTEST_ECLK: legacy;

		tile_class CLK_ROOT_0PLL {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel CLK_ROOT {
				input CIBCLK00 = CELL5.IMUX_A2;
				input CIBCLK01 = CELL5.IMUX_B2;
				input CIBCLK02 = CELL5.IMUX_C2;
				input CIBCLK03 = CELL5.IMUX_D2;
				input CIBCLK10 = CELL4.IMUX_A2;
				input CIBCLK11 = CELL4.IMUX_B2;
				input CIBCLK12 = CELL4.IMUX_C2;
				input CIBCLK13 = CELL4.IMUX_D2;
				input CIBCLK20 = CELL3.IMUX_A2;
				input CIBCLK21 = CELL3.IMUX_B2;
				input CIBCLK22 = CELL3.IMUX_C2;
				input CIBCLK23 = CELL3.IMUX_D2;
				input CIBCTL00 = CELL2.IMUX_A2;
				input CIBCTL01 = CELL2.IMUX_B2;
				input CIBCTL02 = CELL2.IMUX_C2;
				input CIBCTL03 = CELL2.IMUX_D2;
				input CIBCTL10 = CELL1.IMUX_A2;
				input CIBCTL11 = CELL1.IMUX_B2;
				input CIBCTL12 = CELL1.IMUX_C2;
				input CIBCTL13 = CELL1.IMUX_D2;
				input CIBCTL20 = CELL0.IMUX_A2;
				input CIBCTL21 = CELL0.IMUX_B2;
				input CIBCTL22 = CELL0.IMUX_C2;
				input CIBCTL23 = CELL0.IMUX_D2;
				input PCLK0 = CELL0.PCLK0;
				input PCLK1 = CELL0.PCLK1;
				input PCLK2 = CELL0.PCLK2;
				input PCLK3 = CELL0.PCLK3;
				input SCLK0 = CELL0.SCLK0;
				input SCLK1 = CELL0.SCLK1;
				input SCLK2 = CELL0.SCLK2;
				input SCLK3 = CELL0.SCLK3;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3
			// wire CELL0.SCLK0                    CLK_ROOT.SCLK0
			// wire CELL0.SCLK1                    CLK_ROOT.SCLK1
			// wire CELL0.SCLK2                    CLK_ROOT.SCLK2
			// wire CELL0.SCLK3                    CLK_ROOT.SCLK3
			// wire CELL0.IMUX_A2                  CLK_ROOT.CIBCTL20
			// wire CELL0.IMUX_B2                  CLK_ROOT.CIBCTL21
			// wire CELL0.IMUX_C2                  CLK_ROOT.CIBCTL22
			// wire CELL0.IMUX_D2                  CLK_ROOT.CIBCTL23
			// wire CELL1.IMUX_A2                  CLK_ROOT.CIBCTL10
			// wire CELL1.IMUX_B2                  CLK_ROOT.CIBCTL11
			// wire CELL1.IMUX_C2                  CLK_ROOT.CIBCTL12
			// wire CELL1.IMUX_D2                  CLK_ROOT.CIBCTL13
			// wire CELL2.IMUX_A2                  CLK_ROOT.CIBCTL00
			// wire CELL2.IMUX_B2                  CLK_ROOT.CIBCTL01
			// wire CELL2.IMUX_C2                  CLK_ROOT.CIBCTL02
			// wire CELL2.IMUX_D2                  CLK_ROOT.CIBCTL03
			// wire CELL3.IMUX_A2                  CLK_ROOT.CIBCLK20
			// wire CELL3.IMUX_B2                  CLK_ROOT.CIBCLK21
			// wire CELL3.IMUX_C2                  CLK_ROOT.CIBCLK22
			// wire CELL3.IMUX_D2                  CLK_ROOT.CIBCLK23
			// wire CELL4.IMUX_A2                  CLK_ROOT.CIBCLK10
			// wire CELL4.IMUX_B2                  CLK_ROOT.CIBCLK11
			// wire CELL4.IMUX_C2                  CLK_ROOT.CIBCLK12
			// wire CELL4.IMUX_D2                  CLK_ROOT.CIBCLK13
			// wire CELL5.IMUX_A2                  CLK_ROOT.CIBCLK00
			// wire CELL5.IMUX_B2                  CLK_ROOT.CIBCLK01
			// wire CELL5.IMUX_C2                  CLK_ROOT.CIBCLK02
			// wire CELL5.IMUX_D2                  CLK_ROOT.CIBCLK03
		}

		tile_class CLK_ROOT_1PLL {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel CLK_ROOT {
				input CIBCLK00 = CELL5.IMUX_A6;
				input CIBCLK01 = CELL5.IMUX_B6;
				input CIBCLK02 = CELL5.IMUX_C6;
				input CIBCLK10 = CELL4.IMUX_A6;
				input CIBCLK11 = CELL4.IMUX_B6;
				input CIBCLK12 = CELL4.IMUX_C6;
				input CIBCLK20 = CELL3.IMUX_A6;
				input CIBCLK21 = CELL3.IMUX_B6;
				input CIBCLK22 = CELL3.IMUX_C6;
				input CIBCTL00 = CELL2.IMUX_A6;
				input CIBCTL01 = CELL2.IMUX_B6;
				input CIBCTL02 = CELL2.IMUX_C6;
				input CIBCTL03 = CELL2.IMUX_D6;
				input CIBCTL10 = CELL1.IMUX_A6;
				input CIBCTL11 = CELL1.IMUX_B6;
				input CIBCTL12 = CELL1.IMUX_C6;
				input CIBCTL13 = CELL1.IMUX_D6;
				input CIBCTL20 = CELL0.IMUX_A6;
				input CIBCTL21 = CELL0.IMUX_B6;
				input CIBCTL22 = CELL0.IMUX_C6;
				input CIBCTL23 = CELL0.IMUX_D6;
				input PCLK0 = CELL0.PCLK0;
				input PCLK1 = CELL0.PCLK1;
				input PCLK2 = CELL0.PCLK2;
				input PCLK3 = CELL0.PCLK3;
				input SCLK0 = CELL0.SCLK0;
				input SCLK1 = CELL0.SCLK1;
				input SCLK2 = CELL0.SCLK2;
				input SCLK3 = CELL0.SCLK3;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3
			// wire CELL0.SCLK0                    CLK_ROOT.SCLK0
			// wire CELL0.SCLK1                    CLK_ROOT.SCLK1
			// wire CELL0.SCLK2                    CLK_ROOT.SCLK2
			// wire CELL0.SCLK3                    CLK_ROOT.SCLK3
			// wire CELL0.IMUX_A6                  CLK_ROOT.CIBCTL20
			// wire CELL0.IMUX_B6                  CLK_ROOT.CIBCTL21
			// wire CELL0.IMUX_C6                  CLK_ROOT.CIBCTL22
			// wire CELL0.IMUX_D6                  CLK_ROOT.CIBCTL23
			// wire CELL1.IMUX_A6                  CLK_ROOT.CIBCTL10
			// wire CELL1.IMUX_B6                  CLK_ROOT.CIBCTL11
			// wire CELL1.IMUX_C6                  CLK_ROOT.CIBCTL12
			// wire CELL1.IMUX_D6                  CLK_ROOT.CIBCTL13
			// wire CELL2.IMUX_A6                  CLK_ROOT.CIBCTL00
			// wire CELL2.IMUX_B6                  CLK_ROOT.CIBCTL01
			// wire CELL2.IMUX_C6                  CLK_ROOT.CIBCTL02
			// wire CELL2.IMUX_D6                  CLK_ROOT.CIBCTL03
			// wire CELL3.IMUX_A6                  CLK_ROOT.CIBCLK20
			// wire CELL3.IMUX_B6                  CLK_ROOT.CIBCLK21
			// wire CELL3.IMUX_C6                  CLK_ROOT.CIBCLK22
			// wire CELL4.IMUX_A6                  CLK_ROOT.CIBCLK10
			// wire CELL4.IMUX_B6                  CLK_ROOT.CIBCLK11
			// wire CELL4.IMUX_C6                  CLK_ROOT.CIBCLK12
			// wire CELL5.IMUX_A6                  CLK_ROOT.CIBCLK00
			// wire CELL5.IMUX_B6                  CLK_ROOT.CIBCLK01
			// wire CELL5.IMUX_C6                  CLK_ROOT.CIBCLK02
		}

		tile_class CLK_ROOT_2PLL {
			cell CELL0;
			cell CELL1;
			cell CELL2;
			cell CELL3;
			cell CELL4;
			cell CELL5;

			bel CLK_ROOT {
				input CIBCLK00 = CELL5.IMUX_A6;
				input CIBCLK01 = CELL5.IMUX_B6;
				input CIBCLK10 = CELL4.IMUX_A6;
				input CIBCLK11 = CELL4.IMUX_B6;
				input CIBCLK20 = CELL3.IMUX_A6;
				input CIBCLK21 = CELL3.IMUX_B6;
				input CIBCTL00 = CELL2.IMUX_A6;
				input CIBCTL01 = CELL2.IMUX_B6;
				input CIBCTL02 = CELL2.IMUX_C6;
				input CIBCTL03 = CELL2.IMUX_D6;
				input CIBCTL10 = CELL1.IMUX_A6;
				input CIBCTL11 = CELL1.IMUX_B6;
				input CIBCTL12 = CELL1.IMUX_C6;
				input CIBCTL13 = CELL1.IMUX_D6;
				input CIBCTL20 = CELL0.IMUX_A6;
				input CIBCTL21 = CELL0.IMUX_B6;
				input CIBCTL22 = CELL0.IMUX_C6;
				input CIBCTL23 = CELL0.IMUX_D6;
				input PCLK0 = CELL0.PCLK0;
				input PCLK1 = CELL0.PCLK1;
				input PCLK2 = CELL0.PCLK2;
				input PCLK3 = CELL0.PCLK3;
				input SCLK0 = CELL0.SCLK0;
				input SCLK1 = CELL0.SCLK1;
				input SCLK2 = CELL0.SCLK2;
				input SCLK3 = CELL0.SCLK3;
			}

			// wire CELL0.PCLK0                    CLK_ROOT.PCLK0
			// wire CELL0.PCLK1                    CLK_ROOT.PCLK1
			// wire CELL0.PCLK2                    CLK_ROOT.PCLK2
			// wire CELL0.PCLK3                    CLK_ROOT.PCLK3
			// wire CELL0.SCLK0                    CLK_ROOT.SCLK0
			// wire CELL0.SCLK1                    CLK_ROOT.SCLK1
			// wire CELL0.SCLK2                    CLK_ROOT.SCLK2
			// wire CELL0.SCLK3                    CLK_ROOT.SCLK3
			// wire CELL0.IMUX_A6                  CLK_ROOT.CIBCTL20
			// wire CELL0.IMUX_B6                  CLK_ROOT.CIBCTL21
			// wire CELL0.IMUX_C6                  CLK_ROOT.CIBCTL22
			// wire CELL0.IMUX_D6                  CLK_ROOT.CIBCTL23
			// wire CELL1.IMUX_A6                  CLK_ROOT.CIBCTL10
			// wire CELL1.IMUX_B6                  CLK_ROOT.CIBCTL11
			// wire CELL1.IMUX_C6                  CLK_ROOT.CIBCTL12
			// wire CELL1.IMUX_D6                  CLK_ROOT.CIBCTL13
			// wire CELL2.IMUX_A6                  CLK_ROOT.CIBCTL00
			// wire CELL2.IMUX_B6                  CLK_ROOT.CIBCTL01
			// wire CELL2.IMUX_C6                  CLK_ROOT.CIBCTL02
			// wire CELL2.IMUX_D6                  CLK_ROOT.CIBCTL03
			// wire CELL3.IMUX_A6                  CLK_ROOT.CIBCLK20
			// wire CELL3.IMUX_B6                  CLK_ROOT.CIBCLK21
			// wire CELL4.IMUX_A6                  CLK_ROOT.CIBCLK10
			// wire CELL4.IMUX_B6                  CLK_ROOT.CIBCLK11
			// wire CELL5.IMUX_A6                  CLK_ROOT.CIBCLK00
			// wire CELL5.IMUX_B6                  CLK_ROOT.CIBCLK01
		}
	}

	tile_slot SCLK_SOURCE {
		bel_slot SCLK_SOURCE: legacy;
	}

	tile_slot PCLK_SOURCE {
		bel_slot PCLK_SOURCE_W: legacy;
		bel_slot PCLK_SOURCE_E: legacy;
		bel_slot PCLK_DCC0: legacy;
		bel_slot PCLK_DCC1: legacy;
	}

	tile_slot ECLK_TAP {
		bel_slot ECLK_TAP: legacy;
	}

	tile_slot HSDCLK_SPLITTER {
		bel_slot HSDCLK_ROOT: legacy;
		bel_slot HSDCLK_SPLITTER: legacy;
	}

	connector_slot W {
		opposite E;

		connector_class PASS_W {
			pass X1_E0_1 = X1_E0_0;
			pass X1_E1_1 = X1_E1_0;
			pass X2_E0_1 = X2_E0_0;
			pass X2_E0_2 = X2_E0_1;
			pass X2_E1_1 = X2_E1_0;
			pass X2_E1_2 = X2_E1_1;
			pass X2_E2_1 = X2_E2_0;
			pass X2_E2_2 = X2_E2_1;
			pass X2_E3_1 = X2_E3_0;
			pass X2_E3_2 = X2_E3_1;
			pass X2_E4_1 = X2_E4_0;
			pass X2_E4_2 = X2_E4_1;
			pass X2_E5_1 = X2_E5_0;
			pass X2_E5_2 = X2_E5_1;
			pass X2_E6_1 = X2_E6_0;
			pass X2_E6_2 = X2_E6_1;
			pass X2_E7_1 = X2_E7_0;
			pass X2_E7_2 = X2_E7_1;
			pass X6_E0_1 = X6_E0_0;
			pass X6_E0_2 = X6_E0_1;
			pass X6_E0_3 = X6_E0_2;
			pass X6_E0_4 = X6_E0_3;
			pass X6_E0_5 = X6_E0_4;
			pass X6_E0_6 = X6_E0_5;
			pass X6_E1_1 = X6_E1_0;
			pass X6_E1_2 = X6_E1_1;
			pass X6_E1_3 = X6_E1_2;
			pass X6_E1_4 = X6_E1_3;
			pass X6_E1_5 = X6_E1_4;
			pass X6_E1_6 = X6_E1_5;
			pass X6_E2_1 = X6_E2_0;
			pass X6_E2_2 = X6_E2_1;
			pass X6_E2_3 = X6_E2_2;
			pass X6_E2_4 = X6_E2_3;
			pass X6_E2_5 = X6_E2_4;
			pass X6_E2_6 = X6_E2_5;
			pass X6_E3_1 = X6_E3_0;
			pass X6_E3_2 = X6_E3_1;
			pass X6_E3_3 = X6_E3_2;
			pass X6_E3_4 = X6_E3_3;
			pass X6_E3_5 = X6_E3_4;
			pass X6_E3_6 = X6_E3_5;
			pass OUT_F4_E = OUT_F4;
			pass OUT_F5_E = OUT_F5;
			pass OUT_F6_E = OUT_F6;
			pass OUT_F7_E = OUT_F7;
		}

		connector_class TERM_W {
			reflect X2_E0_1 = X2_W0_0;
			reflect X2_E0_2 = X2_W0_1;
			reflect X2_E1_1 = X2_W1_0;
			reflect X2_E1_2 = X2_W1_1;
			reflect X2_E2_1 = X2_W2_0;
			reflect X2_E2_2 = X2_W2_1;
			reflect X2_E3_1 = X2_W3_0;
			reflect X2_E3_2 = X2_W3_1;
			reflect X2_E4_1 = X2_W4_0;
			reflect X2_E4_2 = X2_W4_1;
			reflect X2_E5_1 = X2_W5_0;
			reflect X2_E5_2 = X2_W5_1;
			reflect X2_E6_1 = X2_W6_0;
			reflect X2_E6_2 = X2_W6_1;
			reflect X2_E7_1 = X2_W7_0;
			reflect X2_E7_2 = X2_W7_1;
			reflect X6_E0_1 = X6_W0_0;
			reflect X6_E0_2 = X6_W0_1;
			reflect X6_E0_3 = X6_W0_2;
			reflect X6_E0_4 = X6_W0_3;
			reflect X6_E0_5 = X6_W0_4;
			reflect X6_E0_6 = X6_W0_5;
			reflect X6_E1_1 = X6_W1_0;
			reflect X6_E1_2 = X6_W1_1;
			reflect X6_E1_3 = X6_W1_2;
			reflect X6_E1_4 = X6_W1_3;
			reflect X6_E1_5 = X6_W1_4;
			reflect X6_E1_6 = X6_W1_5;
			reflect X6_E2_1 = X6_W2_0;
			reflect X6_E2_2 = X6_W2_1;
			reflect X6_E2_3 = X6_W2_2;
			reflect X6_E2_4 = X6_W2_3;
			reflect X6_E2_5 = X6_W2_4;
			reflect X6_E2_6 = X6_W2_5;
			reflect X6_E3_1 = X6_W3_0;
			reflect X6_E3_2 = X6_W3_1;
			reflect X6_E3_3 = X6_W3_2;
			reflect X6_E3_4 = X6_W3_3;
			reflect X6_E3_5 = X6_W3_4;
			reflect X6_E3_6 = X6_W3_5;
		}
	}

	connector_slot E {
		opposite W;

		connector_class PASS_E {
			pass X1_W0_1 = X1_W0_0;
			pass X1_W1_1 = X1_W1_0;
			pass X2_W0_1 = X2_W0_0;
			pass X2_W0_2 = X2_W0_1;
			pass X2_W1_1 = X2_W1_0;
			pass X2_W1_2 = X2_W1_1;
			pass X2_W2_1 = X2_W2_0;
			pass X2_W2_2 = X2_W2_1;
			pass X2_W3_1 = X2_W3_0;
			pass X2_W3_2 = X2_W3_1;
			pass X2_W4_1 = X2_W4_0;
			pass X2_W4_2 = X2_W4_1;
			pass X2_W5_1 = X2_W5_0;
			pass X2_W5_2 = X2_W5_1;
			pass X2_W6_1 = X2_W6_0;
			pass X2_W6_2 = X2_W6_1;
			pass X2_W7_1 = X2_W7_0;
			pass X2_W7_2 = X2_W7_1;
			pass X6_W0_1 = X6_W0_0;
			pass X6_W0_2 = X6_W0_1;
			pass X6_W0_3 = X6_W0_2;
			pass X6_W0_4 = X6_W0_3;
			pass X6_W0_5 = X6_W0_4;
			pass X6_W0_6 = X6_W0_5;
			pass X6_W1_1 = X6_W1_0;
			pass X6_W1_2 = X6_W1_1;
			pass X6_W1_3 = X6_W1_2;
			pass X6_W1_4 = X6_W1_3;
			pass X6_W1_5 = X6_W1_4;
			pass X6_W1_6 = X6_W1_5;
			pass X6_W2_1 = X6_W2_0;
			pass X6_W2_2 = X6_W2_1;
			pass X6_W2_3 = X6_W2_2;
			pass X6_W2_4 = X6_W2_3;
			pass X6_W2_5 = X6_W2_4;
			pass X6_W2_6 = X6_W2_5;
			pass X6_W3_1 = X6_W3_0;
			pass X6_W3_2 = X6_W3_1;
			pass X6_W3_3 = X6_W3_2;
			pass X6_W3_4 = X6_W3_3;
			pass X6_W3_5 = X6_W3_4;
			pass X6_W3_6 = X6_W3_5;
			pass OUT_F0_W = OUT_F0;
			pass OUT_F1_W = OUT_F1;
			pass OUT_F2_W = OUT_F2;
			pass OUT_OFX3_W = OUT_OFX3;
		}

		connector_class TERM_E {
			reflect X2_W0_1 = X2_E0_0;
			reflect X2_W0_2 = X2_E0_1;
			reflect X2_W1_1 = X2_E1_0;
			reflect X2_W1_2 = X2_E1_1;
			reflect X2_W2_1 = X2_E2_0;
			reflect X2_W2_2 = X2_E2_1;
			reflect X2_W3_1 = X2_E3_0;
			reflect X2_W3_2 = X2_E3_1;
			reflect X2_W4_1 = X2_E4_0;
			reflect X2_W4_2 = X2_E4_1;
			reflect X2_W5_1 = X2_E5_0;
			reflect X2_W5_2 = X2_E5_1;
			reflect X2_W6_1 = X2_E6_0;
			reflect X2_W6_2 = X2_E6_1;
			reflect X2_W7_1 = X2_E7_0;
			reflect X2_W7_2 = X2_E7_1;
			reflect X6_W0_1 = X6_E0_0;
			reflect X6_W0_2 = X6_E0_1;
			reflect X6_W0_3 = X6_E0_2;
			reflect X6_W0_4 = X6_E0_3;
			reflect X6_W0_5 = X6_E0_4;
			reflect X6_W0_6 = X6_E0_5;
			reflect X6_W1_1 = X6_E1_0;
			reflect X6_W1_2 = X6_E1_1;
			reflect X6_W1_3 = X6_E1_2;
			reflect X6_W1_4 = X6_E1_3;
			reflect X6_W1_5 = X6_E1_4;
			reflect X6_W1_6 = X6_E1_5;
			reflect X6_W2_1 = X6_E2_0;
			reflect X6_W2_2 = X6_E2_1;
			reflect X6_W2_3 = X6_E2_2;
			reflect X6_W2_4 = X6_E2_3;
			reflect X6_W2_5 = X6_E2_4;
			reflect X6_W2_6 = X6_E2_5;
			reflect X6_W3_1 = X6_E3_0;
			reflect X6_W3_2 = X6_E3_1;
			reflect X6_W3_3 = X6_E3_2;
			reflect X6_W3_4 = X6_E3_3;
			reflect X6_W3_5 = X6_E3_4;
			reflect X6_W3_6 = X6_E3_5;
		}
	}

	connector_slot S {
		opposite N;

		connector_class PASS_S {
			pass X1_N0_1 = X1_N0_0;
			pass X1_N1_1 = X1_N1_0;
			pass X2_N0_1 = X2_N0_0;
			pass X2_N0_2 = X2_N0_1;
			pass X2_N1_1 = X2_N1_0;
			pass X2_N1_2 = X2_N1_1;
			pass X2_N2_1 = X2_N2_0;
			pass X2_N2_2 = X2_N2_1;
			pass X2_N3_1 = X2_N3_0;
			pass X2_N3_2 = X2_N3_1;
			pass X2_N4_1 = X2_N4_0;
			pass X2_N4_2 = X2_N4_1;
			pass X2_N5_1 = X2_N5_0;
			pass X2_N5_2 = X2_N5_1;
			pass X2_N6_1 = X2_N6_0;
			pass X2_N6_2 = X2_N6_1;
			pass X2_N7_1 = X2_N7_0;
			pass X2_N7_2 = X2_N7_1;
			pass X6_N0_1 = X6_N0_0;
			pass X6_N0_2 = X6_N0_1;
			pass X6_N0_3 = X6_N0_2;
			pass X6_N0_4 = X6_N0_3;
			pass X6_N0_5 = X6_N0_4;
			pass X6_N0_6 = X6_N0_5;
			pass X6_N1_1 = X6_N1_0;
			pass X6_N1_2 = X6_N1_1;
			pass X6_N1_3 = X6_N1_2;
			pass X6_N1_4 = X6_N1_3;
			pass X6_N1_5 = X6_N1_4;
			pass X6_N1_6 = X6_N1_5;
			pass X6_N2_1 = X6_N2_0;
			pass X6_N2_2 = X6_N2_1;
			pass X6_N2_3 = X6_N2_2;
			pass X6_N2_4 = X6_N2_3;
			pass X6_N2_5 = X6_N2_4;
			pass X6_N2_6 = X6_N2_5;
			pass X6_N3_1 = X6_N3_0;
			pass X6_N3_2 = X6_N3_1;
			pass X6_N3_3 = X6_N3_2;
			pass X6_N3_4 = X6_N3_3;
			pass X6_N3_5 = X6_N3_4;
			pass X6_N3_6 = X6_N3_5;
		}

		connector_class TERM_S {
			reflect X2_N0_1 = X2_S0_0;
			reflect X2_N0_2 = X2_S0_1;
			reflect X2_N1_1 = X2_S1_0;
			reflect X2_N1_2 = X2_S1_1;
			reflect X2_N2_1 = X2_S2_0;
			reflect X2_N2_2 = X2_S2_1;
			reflect X2_N3_1 = X2_S3_0;
			reflect X2_N3_2 = X2_S3_1;
			reflect X2_N4_1 = X2_S4_0;
			reflect X2_N4_2 = X2_S4_1;
			reflect X2_N5_1 = X2_S5_0;
			reflect X2_N5_2 = X2_S5_1;
			reflect X2_N6_1 = X2_S6_0;
			reflect X2_N6_2 = X2_S6_1;
			reflect X2_N7_1 = X2_S7_0;
			reflect X2_N7_2 = X2_S7_1;
			reflect X6_N0_1 = X6_S0_0;
			reflect X6_N0_2 = X6_S0_1;
			reflect X6_N0_3 = X6_S0_2;
			reflect X6_N0_4 = X6_S0_3;
			reflect X6_N0_5 = X6_S0_4;
			reflect X6_N0_6 = X6_S0_5;
			reflect X6_N1_1 = X6_S1_0;
			reflect X6_N1_2 = X6_S1_1;
			reflect X6_N1_3 = X6_S1_2;
			reflect X6_N1_4 = X6_S1_3;
			reflect X6_N1_5 = X6_S1_4;
			reflect X6_N1_6 = X6_S1_5;
			reflect X6_N2_1 = X6_S2_0;
			reflect X6_N2_2 = X6_S2_1;
			reflect X6_N2_3 = X6_S2_2;
			reflect X6_N2_4 = X6_S2_3;
			reflect X6_N2_5 = X6_S2_4;
			reflect X6_N2_6 = X6_S2_5;
			reflect X6_N3_1 = X6_S3_0;
			reflect X6_N3_2 = X6_S3_1;
			reflect X6_N3_3 = X6_S3_2;
			reflect X6_N3_4 = X6_S3_3;
			reflect X6_N3_5 = X6_S3_4;
			reflect X6_N3_6 = X6_S3_5;
		}
	}

	connector_slot N {
		opposite S;

		connector_class PASS_N {
			pass X1_S0_1 = X1_S0_0;
			pass X1_S1_1 = X1_S1_0;
			pass X2_S0_1 = X2_S0_0;
			pass X2_S0_2 = X2_S0_1;
			pass X2_S1_1 = X2_S1_0;
			pass X2_S1_2 = X2_S1_1;
			pass X2_S2_1 = X2_S2_0;
			pass X2_S2_2 = X2_S2_1;
			pass X2_S3_1 = X2_S3_0;
			pass X2_S3_2 = X2_S3_1;
			pass X2_S4_1 = X2_S4_0;
			pass X2_S4_2 = X2_S4_1;
			pass X2_S5_1 = X2_S5_0;
			pass X2_S5_2 = X2_S5_1;
			pass X2_S6_1 = X2_S6_0;
			pass X2_S6_2 = X2_S6_1;
			pass X2_S7_1 = X2_S7_0;
			pass X2_S7_2 = X2_S7_1;
			pass X6_S0_1 = X6_S0_0;
			pass X6_S0_2 = X6_S0_1;
			pass X6_S0_3 = X6_S0_2;
			pass X6_S0_4 = X6_S0_3;
			pass X6_S0_5 = X6_S0_4;
			pass X6_S0_6 = X6_S0_5;
			pass X6_S1_1 = X6_S1_0;
			pass X6_S1_2 = X6_S1_1;
			pass X6_S1_3 = X6_S1_2;
			pass X6_S1_4 = X6_S1_3;
			pass X6_S1_5 = X6_S1_4;
			pass X6_S1_6 = X6_S1_5;
			pass X6_S2_1 = X6_S2_0;
			pass X6_S2_2 = X6_S2_1;
			pass X6_S2_3 = X6_S2_2;
			pass X6_S2_4 = X6_S2_3;
			pass X6_S2_5 = X6_S2_4;
			pass X6_S2_6 = X6_S2_5;
			pass X6_S3_1 = X6_S3_0;
			pass X6_S3_2 = X6_S3_1;
			pass X6_S3_3 = X6_S3_2;
			pass X6_S3_4 = X6_S3_3;
			pass X6_S3_5 = X6_S3_4;
			pass X6_S3_6 = X6_S3_5;
		}

		connector_class TERM_N {
			reflect X2_S0_1 = X2_N0_0;
			reflect X2_S0_2 = X2_N0_1;
			reflect X2_S1_1 = X2_N1_0;
			reflect X2_S1_2 = X2_N1_1;
			reflect X2_S2_1 = X2_N2_0;
			reflect X2_S2_2 = X2_N2_1;
			reflect X2_S3_1 = X2_N3_0;
			reflect X2_S3_2 = X2_N3_1;
			reflect X2_S4_1 = X2_N4_0;
			reflect X2_S4_2 = X2_N4_1;
			reflect X2_S5_1 = X2_N5_0;
			reflect X2_S5_2 = X2_N5_1;
			reflect X2_S6_1 = X2_N6_0;
			reflect X2_S6_2 = X2_N6_1;
			reflect X2_S7_1 = X2_N7_0;
			reflect X2_S7_2 = X2_N7_1;
			reflect X6_S0_1 = X6_N0_0;
			reflect X6_S0_2 = X6_N0_1;
			reflect X6_S0_3 = X6_N0_2;
			reflect X6_S0_4 = X6_N0_3;
			reflect X6_S0_5 = X6_N0_4;
			reflect X6_S0_6 = X6_N0_5;
			reflect X6_S1_1 = X6_N1_0;
			reflect X6_S1_2 = X6_N1_1;
			reflect X6_S1_3 = X6_N1_2;
			reflect X6_S1_4 = X6_N1_3;
			reflect X6_S1_5 = X6_N1_4;
			reflect X6_S1_6 = X6_N1_5;
			reflect X6_S2_1 = X6_N2_0;
			reflect X6_S2_2 = X6_N2_1;
			reflect X6_S2_3 = X6_N2_2;
			reflect X6_S2_4 = X6_N2_3;
			reflect X6_S2_5 = X6_N2_4;
			reflect X6_S2_6 = X6_N2_5;
			reflect X6_S3_1 = X6_N3_0;
			reflect X6_S3_2 = X6_N3_1;
			reflect X6_S3_3 = X6_N3_2;
			reflect X6_S3_4 = X6_N3_3;
			reflect X6_S3_5 = X6_N3_4;
			reflect X6_S3_6 = X6_N3_5;
		}
	}

	connector_slot SW {
		opposite SE;

		connector_class PASS_SW {
		}
	}

	connector_slot SE {
		opposite SW;

		connector_class PASS_SE {
		}
	}

	connector_slot EBR_W {
		opposite EBR_E;
	}

	connector_slot EBR_E {
		opposite EBR_W;
	}

	connector_slot IO_W {
		opposite IO_E;
	}

	connector_slot IO_E {
		opposite IO_W;
	}
}

