{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "/home/nrs/gem5/dist/m5/system/binaries/vmlinux", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "bridge": {
            "ranges": [
                "8796093022208:18446744073709551615"
            ], 
            "slave": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "name": "bridge", 
            "req_size": 16, 
            "clk_domain": "system.clk_domain", 
            "delay": 50000, 
            "eventq_index": 0, 
            "master": {
                "peer": "system.iobus.slave[0]", 
                "role": "MASTER"
            }, 
            "cxx_class": "Bridge", 
            "path": "system.bridge", 
            "resp_size": 16, 
            "type": "Bridge"
        }, 
        "iobus": {
            "slave": {
                "peer": [
                    "system.bridge.master", 
                    "system.tsunami.ide.dma", 
                    "system.tsunami.ethernet.dma"
                ], 
                "role": "SLAVE"
            }, 
            "name": "iobus", 
            "default": {
                "peer": "system.tsunami.pciconfig.pio", 
                "role": "MASTER"
            }, 
            "forward_latency": 1, 
            "clk_domain": "system.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.tsunami.cchip.pio", 
                    "system.tsunami.pchip.pio", 
                    "system.tsunami.fake_sm_chip.pio", 
                    "system.tsunami.fake_uart1.pio", 
                    "system.tsunami.fake_uart2.pio", 
                    "system.tsunami.fake_uart3.pio", 
                    "system.tsunami.fake_uart4.pio", 
                    "system.tsunami.fake_ppc.pio", 
                    "system.tsunami.fake_OROM.pio", 
                    "system.tsunami.fake_pnp_addr.pio", 
                    "system.tsunami.fake_pnp_write.pio", 
                    "system.tsunami.fake_pnp_read0.pio", 
                    "system.tsunami.fake_pnp_read1.pio", 
                    "system.tsunami.fake_pnp_read2.pio", 
                    "system.tsunami.fake_pnp_read3.pio", 
                    "system.tsunami.fake_pnp_read4.pio", 
                    "system.tsunami.fake_pnp_read5.pio", 
                    "system.tsunami.fake_pnp_read6.pio", 
                    "system.tsunami.fake_pnp_read7.pio", 
                    "system.tsunami.fake_ata0.pio", 
                    "system.tsunami.fake_ata1.pio", 
                    "system.tsunami.fb.pio", 
                    "system.tsunami.io.pio", 
                    "system.tsunami.uart.pio", 
                    "system.tsunami.backdoor.pio", 
                    "system.tsunami.ide.pio", 
                    "system.tsunami.ide.config", 
                    "system.tsunami.ethernet.pio", 
                    "system.tsunami.ethernet.config", 
                    "system.iocache.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "cxx_class": "NoncoherentXBar", 
            "path": "system.iobus", 
            "type": "NoncoherentXBar", 
            "use_default_range": true, 
            "frontend_latency": 2
        }, 
        "work_end_exit_count": 0, 
        "symbolfile": "", 
        "readfile": "Execution/Scripts/blackscholes/blackscholes_32c_simsmall.rcS", 
        "system_type": 34, 
        "cxx_class": "LinuxAlphaSystem", 
        "load_offset": 0, 
        "terminal": {
            "name": "terminal", 
            "output": true, 
            "number": 0, 
            "intr_control": "system.intrctrl", 
            "eventq_index": 0, 
            "cxx_class": "Terminal", 
            "path": "system.terminal", 
            "type": "Terminal", 
            "port": 3456
        }, 
        "console": "/home/nrs/gem5/dist/m5/system/binaries/console", 
        "work_end_ckpt_count": 0, 
        "disk0": {
            "driveID": "master", 
            "name": "disk0", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "cxx_class": "CowDiskImage", 
                "eventq_index": 0, 
                "child": {
                    "read_only": true, 
                    "name": "child", 
                    "eventq_index": 0, 
                    "cxx_class": "RawDiskImage", 
                    "path": "system.disk0.image.child", 
                    "image_file": "/home/nrs/gem5/dist/m5/system/disks/linux-parsec-2-1-m5-with-test-inputs.img", 
                    "type": "RawDiskImage"
                }, 
                "path": "system.disk0.image", 
                "image_file": "", 
                "type": "CowDiskImage", 
                "table_size": 65536
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.disk0", 
            "type": "IdeDisk"
        }, 
        "memories": [
            "system.mem_ctrls"
        ], 
        "disk2": {
            "driveID": "master", 
            "name": "disk2", 
            "image": {
                "read_only": false, 
                "name": "image", 
                "cxx_class": "CowDiskImage", 
                "eventq_index": 0, 
                "child": {
                    "read_only": true, 
                    "name": "child", 
                    "eventq_index": 0, 
                    "cxx_class": "RawDiskImage", 
                    "path": "system.disk2.image.child", 
                    "image_file": "/home/nrs/gem5/dist/m5/system/disks/linux-bigswap2.img", 
                    "type": "RawDiskImage"
                }, 
                "path": "system.disk2.image", 
                "image_file": "", 
                "type": "CowDiskImage", 
                "table_size": 65536
            }, 
            "delay": 1000000, 
            "eventq_index": 0, 
            "cxx_class": "IdeDisk", 
            "path": "system.disk2", 
            "type": "IdeDisk"
        }, 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:536870911"
        ], 
        "membus": {
            "default": {
                "peer": "system.membus.badaddr_responder.pio", 
                "role": "MASTER"
            }, 
            "slave": {
                "peer": [
                    "system.system_port", 
                    "system.iocache.mem_side", 
                    "system.l2.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "name": "membus", 
            "badaddr_responder": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "badaddr_responder", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.membus.default", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": true, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.membus.badaddr_responder", 
                "pio_addr": 0, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "snoop_filter": null, 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "system": "system", 
            "width": 16, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.bridge.slave", 
                    "system.mem_ctrls.port"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "type": "CoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 3
        }, 
        "eventq_index": 0, 
        "switch_cpus": [
            {
                "SQEntries": 32, 
                "smtLSQThreshold": 100, 
                "fetchTrapLatency": 1, 
                "iewToRenameDelay": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "AlphaISA::TLB", 
                    "path": "system.switch_cpus.itb", 
                    "type": "AlphaTLB", 
                    "size": 48
                }, 
                "fetchWidth": 8, 
                "max_loads_all_threads": 0, 
                "cpu_id": 0, 
                "fetchToDecodeDelay": 1, 
                "renameToDecodeDelay": 1, 
                "do_quiesce": true, 
                "renameToROBDelay": 1, 
                "max_insts_all_threads": 0, 
                "decodeWidth": 8, 
                "commitToFetchDelay": 1, 
                "needsTSO": false, 
                "smtIQThreshold": 100, 
                "workload": [], 
                "name": "switch_cpus", 
                "SSITSize": 1024, 
                "activity": 0, 
                "max_loads_any_thread": 0, 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.switch_cpus.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }, 
                "decodeToFetchDelay": 1, 
                "renameWidth": 8, 
                "numThreads": 1, 
                "squashWidth": 8, 
                "function_trace": false, 
                "backComSize": 5, 
                "decodeToRenameDelay": 1, 
                "store_set_clear_period": 250000, 
                "numPhysIntRegs": 256, 
                "fuPool": {
                    "name": "fuPool", 
                    "FUList": [
                        {
                            "count": 6, 
                            "opList": [
                                {
                                    "opClass": "IntAlu", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList0.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList0", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList0", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "IntMult", 
                                    "opLat": 3, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "IntDiv", 
                                    "opLat": 20, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList1.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList1", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList1", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "FloatAdd", 
                                    "opLat": 2, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCmp", 
                                    "opLat": 2, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatCvt", 
                                    "opLat": 2, 
                                    "name": "opList2", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList2.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList2", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList2", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 2, 
                            "opList": [
                                {
                                    "opClass": "FloatMult", 
                                    "opLat": 4, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatDiv", 
                                    "opLat": 12, 
                                    "name": "opList1", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList1", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "FloatSqrt", 
                                    "opLat": 24, 
                                    "name": "opList2", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList3.opList2", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList3", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList3", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList4.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList4", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList4", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "SimdAdd", 
                                    "opLat": 1, 
                                    "name": "opList00", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList00", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAddAcc", 
                                    "opLat": 1, 
                                    "name": "opList01", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList01", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdAlu", 
                                    "opLat": 1, 
                                    "name": "opList02", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList02", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCmp", 
                                    "opLat": 1, 
                                    "name": "opList03", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList03", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdCvt", 
                                    "opLat": 1, 
                                    "name": "opList04", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList04", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMisc", 
                                    "opLat": 1, 
                                    "name": "opList05", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList05", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMult", 
                                    "opLat": 1, 
                                    "name": "opList06", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList06", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList07", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList07", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShift", 
                                    "opLat": 1, 
                                    "name": "opList08", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList08", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdShiftAcc", 
                                    "opLat": 1, 
                                    "name": "opList09", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList09", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdSqrt", 
                                    "opLat": 1, 
                                    "name": "opList10", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList10", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAdd", 
                                    "opLat": 1, 
                                    "name": "opList11", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList11", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatAlu", 
                                    "opLat": 1, 
                                    "name": "opList12", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList12", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCmp", 
                                    "opLat": 1, 
                                    "name": "opList13", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList13", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatCvt", 
                                    "opLat": 1, 
                                    "name": "opList14", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList14", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatDiv", 
                                    "opLat": 1, 
                                    "name": "opList15", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList15", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMisc", 
                                    "opLat": 1, 
                                    "name": "opList16", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList16", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMult", 
                                    "opLat": 1, 
                                    "name": "opList17", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList17", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatMultAcc", 
                                    "opLat": 1, 
                                    "name": "opList18", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList18", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "SimdFloatSqrt", 
                                    "opLat": 1, 
                                    "name": "opList19", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList5.opList19", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList5", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList5", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 0, 
                            "opList": [
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList6.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList6", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList6", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 4, 
                            "opList": [
                                {
                                    "opClass": "MemRead", 
                                    "opLat": 1, 
                                    "name": "opList0", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList0", 
                                    "type": "OpDesc"
                                }, 
                                {
                                    "opClass": "MemWrite", 
                                    "opLat": 1, 
                                    "name": "opList1", 
                                    "pipelined": true, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList7.opList1", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList7", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList7", 
                            "type": "FUDesc"
                        }, 
                        {
                            "count": 1, 
                            "opList": [
                                {
                                    "opClass": "IprAccess", 
                                    "opLat": 3, 
                                    "name": "opList", 
                                    "pipelined": false, 
                                    "eventq_index": 0, 
                                    "cxx_class": "OpDesc", 
                                    "path": "system.switch_cpus.fuPool.FUList8.opList", 
                                    "type": "OpDesc"
                                }
                            ], 
                            "name": "FUList8", 
                            "eventq_index": 0, 
                            "cxx_class": "FUDesc", 
                            "path": "system.switch_cpus.fuPool.FUList8", 
                            "type": "FUDesc"
                        }
                    ], 
                    "eventq_index": 0, 
                    "cxx_class": "FUPool", 
                    "path": "system.switch_cpus.fuPool", 
                    "type": "FUPool"
                }, 
                "socket_id": 0, 
                "renameToFetchDelay": 1, 
                "path": "system.switch_cpus", 
                "numRobs": 1, 
                "switched_out": true, 
                "smtLSQPolicy": "Partitioned", 
                "fetchBufferSize": 64, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 50000000000, 
                "smtROBThreshold": 100, 
                "numIQEntries": 64, 
                "branchPred": {
                    "choiceCtrBits": 2, 
                    "name": "branchPred", 
                    "globalCtrBits": 2, 
                    "numThreads": 1, 
                    "localHistoryTableSize": 2048, 
                    "choicePredictorSize": 8192, 
                    "instShiftAmt": 2, 
                    "localCtrBits": 2, 
                    "eventq_index": 0, 
                    "BTBTagSize": 16, 
                    "BTBEntries": 4096, 
                    "cxx_class": "TournamentBP", 
                    "path": "system.switch_cpus.branchPred", 
                    "localPredictorSize": 2048, 
                    "type": "TournamentBP", 
                    "RASSize": 16, 
                    "globalPredictorSize": 8192
                }, 
                "LFSTSize": 1024, 
                "isa": [
                    {
                        "name": "isa", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "AlphaISA::ISA", 
                        "path": "system.switch_cpus.isa", 
                        "type": "AlphaISA"
                    }
                ], 
                "smtROBPolicy": "Partitioned", 
                "iewToFetchDelay": 1, 
                "do_statistics_insts": true, 
                "dispatchWidth": 8, 
                "commitToDecodeDelay": 1, 
                "smtIQPolicy": "Partitioned", 
                "issueWidth": 8, 
                "LSQCheckLoads": true, 
                "commitToRenameDelay": 1, 
                "cachePorts": 200, 
                "system": "system", 
                "checker": null, 
                "numPhysFloatRegs": 256, 
                "eventq_index": 0, 
                "type": "DerivO3CPU", 
                "wbWidth": 8, 
                "interrupts": null, 
                "smtCommitPolicy": "RoundRobin", 
                "issueToExecuteDelay": 1, 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "AlphaISA::TLB", 
                    "path": "system.switch_cpus.dtb", 
                    "type": "AlphaTLB", 
                    "size": 64
                }, 
                "numROBEntries": 192, 
                "fetchQueueSize": 32, 
                "iewToCommitDelay": 1, 
                "smtNumFetchingThreads": 1, 
                "forwardComSize": 5, 
                "do_checkpoint_insts": true, 
                "cxx_class": "DerivO3CPU", 
                "commitToIEWDelay": 1, 
                "commitWidth": 8, 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "smtFetchPolicy": "SingleThread", 
                "profile": 0, 
                "LSQDepCheckShift": 4, 
                "trapLatency": 13, 
                "iewToDecodeDelay": 1, 
                "numPhysCCRegs": 0, 
                "renameToIEWDelay": 2, 
                "progress_interval": 0, 
                "LQEntries": 32
            }
        ], 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "system_rev": 1024, 
        "pal": "/home/nrs/gem5/dist/m5/system/binaries/ts_osfpal", 
        "boot_cpu_frequency": 500, 
        "voltage_domain": {
            "name": "voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "cache_line_size": 64, 
        "boot_osflags": "root=/dev/hda1 console=ttyS0", 
        "system_port": {
            "peer": "system.membus.slave[0]", 
            "role": "MASTER"
        }, 
        "simple_disk": {
            "name": "simple_disk", 
            "system": "system", 
            "eventq_index": 0, 
            "cxx_class": "SimpleDisk", 
            "path": "system.simple_disk", 
            "disk": {
                "read_only": true, 
                "name": "disk", 
                "eventq_index": 0, 
                "cxx_class": "RawDiskImage", 
                "path": "system.simple_disk.disk", 
                "image_file": "/home/nrs/gem5/dist/m5/system/disks/linux-parsec-2-1-m5-with-test-inputs.img", 
                "type": "RawDiskImage"
            }, 
            "type": "SimpleDisk"
        }, 
        "work_cpus_ckpt_count": 0, 
        "work_begin_exit_count": 0, 
        "path": "system", 
        "cpu_clk_domain": {
            "name": "cpu_clk_domain", 
            "clock": [
                500
            ], 
            "init_perf_level": 0, 
            "voltage_domain": "system.cpu_voltage_domain", 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.cpu_clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "tol2bus": {
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "name": "tol2bus", 
            "snoop_filter": null, 
            "forward_latency": 0, 
            "clk_domain": "system.cpu_clk_domain", 
            "system": "system", 
            "width": 32, 
            "eventq_index": 0, 
            "master": {
                "peer": [
                    "system.l2.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "path": "system.tol2bus", 
            "snoop_response_latency": 1, 
            "type": "CoherentXBar", 
            "use_default_range": false, 
            "frontend_latency": 1
        }, 
        "iocache": {
            "is_top_level": true, 
            "prefetcher": null, 
            "clk_domain": "system.clk_domain", 
            "write_buffers": 8, 
            "response_latency": 50, 
            "cxx_class": "BaseCache", 
            "size": 1024, 
            "tags": {
                "name": "tags", 
                "eventq_index": 0, 
                "hit_latency": 50, 
                "clk_domain": "system.clk_domain", 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "path": "system.iocache.tags", 
                "block_size": 64, 
                "type": "LRU", 
                "size": 1024
            }, 
            "system": "system", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "mem_side": {
                "peer": "system.membus.slave[1]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "forward_snoops": false, 
            "hit_latency": 50, 
            "demand_mshr_reserve": 1, 
            "tgts_per_mshr": 12, 
            "addr_ranges": [
                "0:536870911"
            ], 
            "assoc": 8, 
            "prefetch_on_access": false, 
            "path": "system.iocache", 
            "name": "iocache", 
            "type": "BaseCache", 
            "sequential_access": false, 
            "cpu_side": {
                "peer": "system.iobus.master[29]", 
                "role": "SLAVE"
            }
        }, 
        "mem_mode": "atomic", 
        "name": "system", 
        "init_param": 0, 
        "type": "LinuxAlphaSystem", 
        "load_addr_mask": 1099511627775, 
        "cpu": [
            {
                "do_statistics_insts": true, 
                "numThreads": 1, 
                "itb": {
                    "name": "itb", 
                    "eventq_index": 0, 
                    "cxx_class": "AlphaISA::TLB", 
                    "path": "system.cpu.itb", 
                    "type": "AlphaTLB", 
                    "size": 48
                }, 
                "simulate_data_stalls": false, 
                "function_trace": false, 
                "do_checkpoint_insts": true, 
                "cxx_class": "AtomicSimpleCPU", 
                "max_loads_all_threads": 0, 
                "system": "system", 
                "clk_domain": "system.cpu_clk_domain", 
                "function_trace_start": 0, 
                "cpu_id": 0, 
                "width": 1, 
                "checker": null, 
                "eventq_index": 0, 
                "do_quiesce": true, 
                "type": "AtomicSimpleCPU", 
                "fastmem": false, 
                "profile": 0, 
                "icache_port": {
                    "peer": "system.cpu.icache.cpu_side", 
                    "role": "MASTER"
                }, 
                "icache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 2, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu.icache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[0]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 2, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.icache", 
                    "name": "icache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu.icache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "interrupts": {
                    "eventq_index": 0, 
                    "path": "system.cpu.interrupts", 
                    "type": "AlphaInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "AlphaISA::Interrupts"
                }, 
                "dcache_port": {
                    "peer": "system.cpu.dcache.cpu_side", 
                    "role": "MASTER"
                }, 
                "socket_id": 0, 
                "max_insts_all_threads": 0, 
                "path": "system.cpu", 
                "max_loads_any_thread": 0, 
                "switched_out": false, 
                "workload": [], 
                "name": "cpu", 
                "dtb": {
                    "name": "dtb", 
                    "eventq_index": 0, 
                    "cxx_class": "AlphaISA::TLB", 
                    "path": "system.cpu.dtb", 
                    "type": "AlphaTLB", 
                    "size": 64
                }, 
                "simpoint_start_insts": [], 
                "max_insts_any_thread": 5000000000, 
                "simulate_inst_stalls": false, 
                "progress_interval": 0, 
                "branchPred": null, 
                "dcache": {
                    "is_top_level": true, 
                    "prefetcher": null, 
                    "clk_domain": "system.cpu_clk_domain", 
                    "write_buffers": 8, 
                    "response_latency": 2, 
                    "cxx_class": "BaseCache", 
                    "size": 32768, 
                    "tags": {
                        "name": "tags", 
                        "eventq_index": 0, 
                        "hit_latency": 2, 
                        "clk_domain": "system.cpu_clk_domain", 
                        "sequential_access": false, 
                        "assoc": 4, 
                        "cxx_class": "LRU", 
                        "path": "system.cpu.dcache.tags", 
                        "block_size": 64, 
                        "type": "LRU", 
                        "size": 32768
                    }, 
                    "system": "system", 
                    "max_miss_count": 0, 
                    "eventq_index": 0, 
                    "mem_side": {
                        "peer": "system.tol2bus.slave[1]", 
                        "role": "MASTER"
                    }, 
                    "mshrs": 4, 
                    "forward_snoops": true, 
                    "hit_latency": 2, 
                    "demand_mshr_reserve": 1, 
                    "tgts_per_mshr": 20, 
                    "addr_ranges": [
                        "0:18446744073709551615"
                    ], 
                    "assoc": 4, 
                    "prefetch_on_access": false, 
                    "path": "system.cpu.dcache", 
                    "name": "dcache", 
                    "type": "BaseCache", 
                    "sequential_access": false, 
                    "cpu_side": {
                        "peer": "system.cpu.dcache_port", 
                        "role": "SLAVE"
                    }
                }, 
                "isa": [
                    {
                        "name": "isa", 
                        "system": "system", 
                        "eventq_index": 0, 
                        "cxx_class": "AlphaISA::ISA", 
                        "path": "system.cpu.isa", 
                        "type": "AlphaISA"
                    }
                ], 
                "tracer": {
                    "eventq_index": 0, 
                    "path": "system.cpu.tracer", 
                    "type": "ExeTracer", 
                    "name": "tracer", 
                    "cxx_class": "Trace::ExeTracer"
                }
            }
        ], 
        "intrctrl": {
            "name": "intrctrl", 
            "sys": "system", 
            "eventq_index": 0, 
            "cxx_class": "IntrControl", 
            "path": "system.intrctrl", 
            "type": "IntrControl"
        }, 
        "tsunami": {
            "fake_uart1": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_uart1", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[3]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_uart1", 
                "pio_addr": 8804615848696, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_uart2": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_uart2", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[4]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_uart2", 
                "pio_addr": 8804615848936, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_uart3": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_uart3", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[5]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_uart3", 
                "pio_addr": 8804615848680, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_uart4": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_uart4", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[6]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_uart4", 
                "pio_addr": 8804615848944, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_ppc": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_ppc", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[7]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_ppc", 
                "pio_addr": 8804615848891, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "cchip": {
                "name": "cchip", 
                "pio": {
                    "peer": "system.iobus.master[0]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "tsunami": "system.tsunami", 
                "eventq_index": 0, 
                "cxx_class": "TsunamiCChip", 
                "path": "system.tsunami.cchip", 
                "pio_addr": 8803072344064, 
                "type": "TsunamiCChip"
            }, 
            "io": {
                "name": "io", 
                "year_is_bcd": false, 
                "time": "Thu Jan  1 00:00:00 2009", 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "tsunami": "system.tsunami", 
                "frequency": 976562500, 
                "eventq_index": 0, 
                "cxx_class": "TsunamiIO", 
                "pio": {
                    "peer": "system.iobus.master[22]", 
                    "role": "SLAVE"
                }, 
                "path": "system.tsunami.io", 
                "pio_addr": 8804615847936, 
                "type": "TsunamiIO"
            }, 
            "cxx_class": "Tsunami", 
            "pchip": {
                "name": "pchip", 
                "pio": {
                    "peer": "system.iobus.master[1]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "tsunami": "system.tsunami", 
                "eventq_index": 0, 
                "cxx_class": "TsunamiPChip", 
                "path": "system.tsunami.pchip", 
                "pio_addr": 8802535473152, 
                "type": "TsunamiPChip"
            }, 
            "fake_ata1": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_ata1", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[20]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_ata1", 
                "pio_addr": 8804615848304, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_ata0": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_ata0", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[19]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_ata0", 
                "pio_addr": 8804615848432, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "system": "system", 
            "backdoor": {
                "name": "backdoor", 
                "pio": {
                    "peer": "system.iobus.master[24]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "terminal": "system.terminal", 
                "platform": "system.tsunami", 
                "eventq_index": 0, 
                "cxx_class": "AlphaBackdoor", 
                "path": "system.tsunami.backdoor", 
                "pio_addr": 8804682956800, 
                "disk": "system.simple_disk", 
                "type": "AlphaBackdoor", 
                "cpu": "system.cpu"
            }, 
            "eventq_index": 0, 
            "fake_pnp_read3": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read3", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[14]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read3", 
                "pio_addr": 8804615848643, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read2": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read2", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[13]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read2", 
                "pio_addr": 8804615848579, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read1": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read1", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[12]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read1", 
                "pio_addr": 8804615848515, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read0": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read0", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[11]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read0", 
                "pio_addr": 8804615848451, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read7": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read7", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[18]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read7", 
                "pio_addr": 8804615848899, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read6": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read6", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[17]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read6", 
                "pio_addr": 8804615848835, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read5": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read5", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[16]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read5", 
                "pio_addr": 8804615848771, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_read4": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_read4", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[15]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_read4", 
                "pio_addr": 8804615848707, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_pnp_write": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_write", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[10]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_write", 
                "pio_addr": 8804615850617, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fb": {
                "devicename": "FrameBuffer", 
                "name": "fb", 
                "pio": {
                    "peer": "system.iobus.master[21]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "eventq_index": 0, 
                "cxx_class": "BadDevice", 
                "path": "system.tsunami.fb", 
                "pio_addr": 8804615848912, 
                "type": "BadDevice"
            }, 
            "pciconfig": {
                "name": "pciconfig", 
                "pio": {
                    "peer": "system.iobus.default", 
                    "role": "SLAVE"
                }, 
                "bus": 0, 
                "pio_latency": 30000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "platform": "system.tsunami", 
                "eventq_index": 0, 
                "cxx_class": "PciConfigAll", 
                "path": "system.tsunami.pciconfig", 
                "pio_addr": 0, 
                "type": "PciConfigAll", 
                "size": 16777216
            }, 
            "path": "system.tsunami", 
            "fake_pnp_addr": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_pnp_addr", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[9]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_pnp_addr", 
                "pio_addr": 8804615848569, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "fake_OROM": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_OROM", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[8]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 393216, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_OROM", 
                "pio_addr": 8796093677568, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "name": "tsunami", 
            "uart": {
                "name": "uart", 
                "pio": {
                    "peer": "system.iobus.master[23]", 
                    "role": "SLAVE"
                }, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "system": "system", 
                "terminal": "system.terminal", 
                "platform": "system.tsunami", 
                "eventq_index": 0, 
                "cxx_class": "Uart8250", 
                "path": "system.tsunami.uart", 
                "pio_addr": 8804615848952, 
                "type": "Uart8250"
            }, 
            "type": "Tsunami", 
            "fake_sm_chip": {
                "system": "system", 
                "ret_data8": 255, 
                "name": "fake_sm_chip", 
                "warn_access": "", 
                "pio": {
                    "peer": "system.iobus.master[2]", 
                    "role": "SLAVE"
                }, 
                "ret_bad_addr": false, 
                "pio_latency": 100000, 
                "clk_domain": "system.clk_domain", 
                "fake_mem": false, 
                "pio_size": 8, 
                "ret_data32": 4294967295, 
                "eventq_index": 0, 
                "update_data": false, 
                "ret_data64": 18446744073709551615, 
                "cxx_class": "IsaFake", 
                "path": "system.tsunami.fake_sm_chip", 
                "pio_addr": 8804615848816, 
                "type": "IsaFake", 
                "ret_data16": 65535
            }, 
            "intrctrl": "system.intrctrl", 
            "ethernet": {
                "PMCAPNextCapability": 0, 
                "InterruptPin": 1, 
                "HeaderType": 0, 
                "VendorID": 4107, 
                "MSIXMsgCtrl": 0, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "hardware_address": "<m5.params.EthernetAddr object at 0x7f6ee1836350>", 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "platform": "system.tsunami", 
                "PXCAPLinkCap": 0, 
                "CapabilityPtr": 0, 
                "MSIXCAPBaseOffset": 0, 
                "PXCAPDevCapabilities": 0, 
                "MSIXCAPCapId": 0, 
                "BAR3Size": 0, 
                "intr_delay": 10000000, 
                "PXCAPCapabilities": 0, 
                "tx_thread": false, 
                "SubsystemID": 0, 
                "PXCAPCapId": 0, 
                "BAR4": 0, 
                "BAR1": 0, 
                "BAR0": 1, 
                "BAR3": 0, 
                "BAR2": 0, 
                "BAR5": 0, 
                "PXCAPDevStatus": 0, 
                "BAR2Size": 0, 
                "MSICAPNextCapability": 0, 
                "ExpansionROM": 0, 
                "dma_no_allocate": true, 
                "MSICAPMsgCtrl": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 0, 
                "rx_thread": false, 
                "MSICAPBaseOffset": 0, 
                "MaximumLatency": 52, 
                "BAR2LegacyIO": false, 
                "rx_filter": true, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "PXCAPLinkStatus": 0, 
                "PXCAPDevCap2": 0, 
                "rx_delay": 1000000, 
                "PXCAPDevCtrl": 0, 
                "MSICAPMaskBits": 0, 
                "Command": 0, 
                "SubClassCode": 0, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 0, 
                "InterruptLine": 30, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 0, 
                "path": "system.tsunami.ethernet", 
                "MinimumGrant": 176, 
                "Status": 656, 
                "BAR0Size": 256, 
                "system": "system", 
                "name": "ethernet", 
                "PXCAPNextCapability": 0, 
                "eventq_index": 0, 
                "type": "NSGigE", 
                "tx_fifo_size": 524288, 
                "PXCAPBaseOffset": 0, 
                "DeviceID": 34, 
                "CacheLineSize": 0, 
                "rss": false, 
                "dma": {
                    "peer": "system.iobus.slave[2]", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 0, 
                "dma_read_delay": 0, 
                "dma_read_factor": 0, 
                "config_latency": 20000, 
                "BAR1Size": 4096, 
                "dma_write_factor": 0, 
                "pio": {
                    "peer": "system.iobus.master[27]", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 1, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "NSGigE", 
                "dma_data_free": false, 
                "dma_write_delay": 0, 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 0, 
                "PMCAPBaseOffset": 0, 
                "config": {
                    "peer": "system.iobus.master[28]", 
                    "role": "SLAVE"
                }, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 0, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 0, 
                "BAR0LegacyIO": false, 
                "ProgIF": 0, 
                "BAR1LegacyIO": false, 
                "PMCAPCapabilities": 0, 
                "dma_desc_free": false, 
                "ClassCode": 2, 
                "tx_delay": 1000000, 
                "rx_fifo_size": 524288
            }, 
            "ide": {
                "PMCAPNextCapability": 0, 
                "InterruptPin": 1, 
                "HeaderType": 0, 
                "VendorID": 32902, 
                "MSIXMsgCtrl": 0, 
                "MSIXCAPNextCapability": 0, 
                "PXCAPLinkCtrl": 0, 
                "Revision": 0, 
                "LegacyIOBase": 0, 
                "pio_latency": 30000, 
                "platform": "system.tsunami", 
                "PXCAPLinkCap": 0, 
                "CapabilityPtr": 0, 
                "MSIXCAPBaseOffset": 0, 
                "PXCAPDevCapabilities": 0, 
                "MSIXCAPCapId": 0, 
                "BAR3Size": 4, 
                "PXCAPCapabilities": 0, 
                "SubsystemID": 0, 
                "PXCAPCapId": 0, 
                "BAR4": 1, 
                "BAR1": 1, 
                "BAR0": 1, 
                "BAR3": 1, 
                "BAR2": 1, 
                "BAR5": 1, 
                "PXCAPDevStatus": 0, 
                "disks": [
                    "system.disk0", 
                    "system.disk2"
                ], 
                "BAR2Size": 8, 
                "MSICAPNextCapability": 0, 
                "ExpansionROM": 0, 
                "MSICAPMsgCtrl": 0, 
                "BAR5Size": 0, 
                "CardbusCIS": 0, 
                "MSIXPbaOffset": 0, 
                "MSICAPBaseOffset": 0, 
                "MaximumLatency": 0, 
                "BAR2LegacyIO": false, 
                "LatencyTimer": 0, 
                "BAR4LegacyIO": false, 
                "PXCAPLinkStatus": 0, 
                "PXCAPDevCap2": 0, 
                "PXCAPDevCtrl": 0, 
                "MSICAPMaskBits": 0, 
                "Command": 0, 
                "SubClassCode": 1, 
                "pci_func": 0, 
                "BAR5LegacyIO": false, 
                "MSICAPMsgData": 0, 
                "BIST": 0, 
                "PXCAPDevCtrl2": 0, 
                "pci_bus": 0, 
                "InterruptLine": 31, 
                "MSICAPMsgAddr": 0, 
                "BAR3LegacyIO": false, 
                "BAR4Size": 16, 
                "path": "system.tsunami.ide", 
                "MinimumGrant": 0, 
                "Status": 640, 
                "BAR0Size": 8, 
                "system": "system", 
                "name": "ide", 
                "PXCAPNextCapability": 0, 
                "eventq_index": 0, 
                "type": "IdeController", 
                "ctrl_offset": 0, 
                "PXCAPBaseOffset": 0, 
                "DeviceID": 28945, 
                "io_shift": 0, 
                "CacheLineSize": 0, 
                "dma": {
                    "peer": "system.iobus.slave[1]", 
                    "role": "MASTER"
                }, 
                "PMCAPCapId": 0, 
                "config_latency": 20000, 
                "BAR1Size": 4, 
                "pio": {
                    "peer": "system.iobus.master[25]", 
                    "role": "SLAVE"
                }, 
                "pci_dev": 0, 
                "PMCAPCtrlStatus": 0, 
                "cxx_class": "IdeController", 
                "clk_domain": "system.clk_domain", 
                "SubsystemVendorID": 0, 
                "PMCAPBaseOffset": 0, 
                "config": {
                    "peer": "system.iobus.master[26]", 
                    "role": "SLAVE"
                }, 
                "MSICAPPendingBits": 0, 
                "MSIXTableOffset": 0, 
                "MSICAPMsgUpperAddr": 0, 
                "MSICAPCapId": 0, 
                "BAR0LegacyIO": false, 
                "ProgIF": 133, 
                "BAR1LegacyIO": false, 
                "PMCAPCapabilities": 0, 
                "ClassCode": 1
            }
        }, 
        "l2": {
            "is_top_level": false, 
            "prefetcher": null, 
            "clk_domain": "system.cpu_clk_domain", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "BaseCache", 
            "size": 1048576, 
            "tags": {
                "name": "tags", 
                "eventq_index": 0, 
                "hit_latency": 20, 
                "clk_domain": "system.cpu_clk_domain", 
                "sequential_access": false, 
                "assoc": 16, 
                "cxx_class": "LRU", 
                "path": "system.l2.tags", 
                "block_size": 64, 
                "type": "LRU", 
                "size": 1048576
            }, 
            "system": "system", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "mem_side": {
                "peer": "system.membus.slave[2]", 
                "role": "MASTER"
            }, 
            "mshrs": 20, 
            "forward_snoops": true, 
            "hit_latency": 20, 
            "demand_mshr_reserve": 1, 
            "tgts_per_mshr": 12, 
            "addr_ranges": [
                "0:18446744073709551615"
            ], 
            "assoc": 16, 
            "prefetch_on_access": false, 
            "path": "system.l2", 
            "name": "l2", 
            "type": "BaseCache", 
            "sequential_access": false, 
            "cpu_side": {
                "peer": "system.tol2bus.master[0]", 
                "role": "SLAVE"
            }
        }, 
        "cpu_voltage_domain": {
            "name": "cpu_voltage_domain", 
            "eventq_index": 0, 
            "voltage": [
                "1.0"
            ], 
            "cxx_class": "VoltageDomain", 
            "path": "system.cpu_voltage_domain", 
            "type": "VoltageDomain"
        }, 
        "mem_ctrls": [
            {
                "static_frontend_latency": 10000, 
                "tRFC": 260000, 
                "activation_limit": 4, 
                "in_addr_map": true, 
                "IDD3N2": "0.0", 
                "tWTR": 7500, 
                "IDD52": "0.0", 
                "clk_domain": "system.clk_domain", 
                "channels": 1, 
                "write_buffer_size": 64, 
                "device_bus_width": 8, 
                "VDD": "1.5", 
                "write_high_thresh_perc": 85, 
                "cxx_class": "DRAMCtrl", 
                "bank_groups_per_rank": 0, 
                "IDD2N2": "0.0", 
                "port": {
                    "peer": "system.membus.master[1]", 
                    "role": "SLAVE"
                }, 
                "tCCD_L": 0, 
                "IDD2N": "0.05", 
                "null": false, 
                "IDD2P1": "0.0", 
                "eventq_index": 0, 
                "tRRD": 6000, 
                "tRTW": 2500, 
                "IDD4R": "0.187", 
                "burst_length": 8, 
                "tRTP": 7500, 
                "IDD4W": "0.165", 
                "tWR": 15000, 
                "banks_per_rank": 8, 
                "devices_per_rank": 8, 
                "IDD2P02": "0.0", 
                "IDD6": "0.0", 
                "IDD5": "0.22", 
                "tRCD": 13750, 
                "type": "DRAMCtrl", 
                "IDD3P02": "0.0", 
                "IDD0": "0.075", 
                "IDD62": "0.0", 
                "min_writes_per_switch": 16, 
                "mem_sched_policy": "frfcfs", 
                "IDD02": "0.0", 
                "IDD2P0": "0.0", 
                "ranks_per_channel": 2, 
                "page_policy": "open_adaptive", 
                "IDD4W2": "0.0", 
                "tCS": 2500, 
                "tCL": 13750, 
                "read_buffer_size": 32, 
                "conf_table_reported": true, 
                "tCK": 1250, 
                "tRAS": 35000, 
                "tRP": 13750, 
                "tBURST": 5000, 
                "path": "system.mem_ctrls", 
                "tXP": 0, 
                "tXS": 0, 
                "addr_mapping": "RoRaBaCoCh", 
                "IDD3P0": "0.0", 
                "IDD3P1": "0.0", 
                "IDD3N": "0.057", 
                "name": "mem_ctrls", 
                "tXSDLL": 0, 
                "device_size": 536870912, 
                "dll": true, 
                "tXAW": 30000, 
                "write_low_thresh_perc": 50, 
                "range": "0:536870911", 
                "VDD2": "0.0", 
                "IDD2P12": "0.0", 
                "tRRD_L": 0, 
                "tXPDLL": 0, 
                "IDD4R2": "0.0", 
                "device_rowbuffer_size": 1024, 
                "static_backend_latency": 10000, 
                "max_accesses_per_row": 16, 
                "IDD3P12": "0.0", 
                "tREFI": 7800000
            }
        ], 
        "work_begin_cpu_id_exit": -1, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": true
}