# Reading D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do processor_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/sw/Quartus/17/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:10 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/skeleton_test.v 
# -- Compiling module skeleton_test
# 
# Top level modules:
# 	skeleton_test
# End time: 11:02:10 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dffe.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:10 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dffe.v 
# -- Compiling module dffe_ref
# -- Compiling module dffe_imem
# 
# Top level modules:
# 	dffe_ref
# 	dffe_imem
# End time: 11:02:10 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:10 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/regfile.v 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:02:10 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/bitCheck.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:10 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/bitCheck.v 
# -- Compiling module bitCheck
# 
# Top level modules:
# 	bitCheck
# End time: 11:02:10 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:10 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:02:10 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/freqdiv.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:11 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/freqdiv.v 
# -- Compiling module clk_div_2
# -- Compiling module clk_div_4
# 
# Top level modules:
# 	clk_div_2
# 	clk_div_4
# End time: 11:02:11 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:11 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/processor.v 
# -- Compiling module processor
# 
# Top level modules:
# 	processor
# End time: 11:02:11 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/operchecker.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:11 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/operchecker.v 
# -- Compiling module operchecker
# 
# Top level modules:
# 	operchecker
# End time: 11:02:11 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/imem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:11 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/imem.v 
# -- Compiling module imem
# 
# Top level modules:
# 	imem
# End time: 11:02:11 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/xy/GDA/MS/ECE/550/Project\ Checkpoints/4/processor {D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dmem.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:02:11 on Nov 11,2022
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor" D:/xy/GDA/MS/ECE/550/Project Checkpoints/4/processor/dmem.v 
# -- Compiling module dmem
# 
# Top level modules:
# 	dmem
# End time: 11:02:11 on Nov 11,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
