# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1230 0.000256 4096 260 1580 66304 13.996 386.333 434.417 834.796 834.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1730 0.000512 2048 330 370 35136 3.47955 23.5779 104.761 131.859 131.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 750 0.000128 1024 205 1390 105472 14.849 6.85315 176.498 208.988 407.344 407.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1410 3.2e-05 1024 300 2090 540672 55.0162 26.88 1352.63 837.91 2272.63 2272.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 6.4e-05 512 60 230 302080 10.4941 6.72163 42.3668 239.691 299.398 299.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.000256 1024 410 610 62464 5.76819 3.40554 45.251 104.615 159.17 159.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 790 3.2e-05 2048 170 1680 475136 124.726 55.9887 2003.15 1675.65 3859.7 3859.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.000256 4096 210 1860 56704 11.5036 13.9478 423.34 418.637 867.504 867.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 580 6.4e-05 1024 180 390 155648 46.0748 13.4884 135.521 417.737 613.029 613.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 420 0.000512 512 160 530 4096 3.41786 0.830112 1.50534 43.4109 49.3509 49.4836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1230 0.000256 4096 260 1580 66312 14.0001 439.562 419.017 872.631 872.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1730 0.000512 2048 330 370 35136 3.47955 26.9494 104.769 135.238 135.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 750 0.000128 1024 205 1390 104832 14.9718 6.86675 203.848 208.791 434.638 434.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1410 3.2e-05 1024 300 2090 541440 54.9894 26.9476 1609.9 837.452 2529.48 2529.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 6.4e-05 512 60 230 302400 10.5058 6.72752 48.1673 239.095 304.628 304.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.000256 1024 410 610 62208 5.78922 3.41453 52.01 104.523 165.866 165.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 790 3.2e-05 2048 170 1680 474624 124.875 56.1191 2284.69 1675.3 4141.19 4141.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.000256 4096 210 1860 56880 11.5724 13.9758 481.16 419.115 925.899 925.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 580 6.4e-05 1024 180 390 156672 45.4364 13.3999 90.772 414.358 564.184 564.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 420 0.000512 512 160 530 2304 3.32899 0.772256 1.10522 41.6072 46.9961 47.1458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1230 0.000256 4096 260 1580 66320 14.0059 458.465 419.492 892.014 892.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1730 0.000512 2048 330 370 35120 3.4807 28.0972 104.846 136.467 136.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 750 0.000128 1024 205 1390 104960 14.9986 6.86333 212.364 209.861 444.244 444.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1410 3.2e-05 1024 300 2090 540160 55.0326 26.92 1673.18 838.613 2593.94 2594.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 6.4e-05 512 60 230 302080 10.4955 6.72563 50.2741 239.458 307.08 307.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.000256 1024 410 610 62080 5.75491 3.39078 54.2872 104.203 167.766 167.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 790 3.2e-05 2048 170 1680 476160 124.521 56.0669 2397.53 1677.65 4255.96 4256.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.000256 4096 210 1860 56640 11.5108 13.959 500.828 418.933 945.306 945.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 580 6.4e-05 1024 180 390 158720 45.7387 13.5181 96.3849 422.654 578.507 578.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 420 0.000512 512 160 530 2560 3.46032 0.8192 1.24525 42.3175 48.0226 48.1756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1230 0.000256 4096 260 1580 66240 13.9937 426.096 419.218 859.361 859.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1730 0.000512 2048 330 370 35136 3.4856 26.2785 104.907 134.714 134.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 750 0.000128 1024 205 1390 104448 14.8717 6.84442 197.514 208.46 427.842 427.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1410 3.2e-05 1024 300 2090 540672 54.7339 26.861 1557.6 837.061 2476.45 2476.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 6.4e-05 512 60 230 301824 10.447 6.71146 46.8548 238.935 303.077 303.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.000256 1024 410 610 62208 5.7504 3.4048 50.7172 104.369 164.373 164.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 790 3.2e-05 2048 170 1680 473088 124.576 55.948 2221.24 1674.91 4076.87 4077.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.000256 4096 210 1860 56640 11.4893 13.9329 466.002 419.105 910.604 910.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 580 6.4e-05 1024 180 390 153600 45.4309 13.3141 87.2064 415.541 561.712 561.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 420 0.000512 512 160 530 3072 3.27363 0.776192 1.36416 40.7117 46.3069 46.4568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1230 0.000256 4096 260 1580 66300 14.0083 432.098 419.401 865.563 865.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1730 0.000512 2048 330 370 35100 3.48006 26.5854 104.819 134.929 134.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 750 0.000128 1024 205 1390 104000 15.0314 6.87261 198.266 208.554 428.888 429.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1410 3.2e-05 1024 300 2090 540800 54.9962 26.9619 1576.45 837.573 2496.18 2496.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 6.4e-05 512 60 230 301600 10.5289 6.73248 47.3525 238.919 303.664 303.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.000256 1024 410 610 62400 5.78416 3.41699 51.3024 104.418 165.053 165.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 790 3.2e-05 2048 170 1680 473600 124.94 56.1075 2244.93 1674.98 4101.15 4101.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.000256 4096 210 1860 56800 11.5732 13.9808 474.938 419.32 919.889 919.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 580 6.4e-05 1024 180 390 153600 45.5684 13.3512 87.5206 412.522 559.168 559.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 420 0.000512 512 160 530 3200 3.43155 0.823168 1.43072 41.4003 47.2624 47.4134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1230 0.000256 4096 260 1580 66304 14.0042 443.069 419.251 876.377 876.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1730 0.000512 2048 330 370 35056 3.47846 27.4553 104.674 135.653 135.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 750 0.000128 1024 205 1390 105728 14.9078 6.86038 207.312 209.394 438.632 438.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1410 3.2e-05 1024 300 2090 537600 55.1802 26.9002 1610 836.602 2528.87 2529.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 6.4e-05 512 60 230 301952 10.4591 6.72221 49.0307 237.57 303.914 304.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.000256 1024 410 610 62720 5.78512 3.41622 53.3063 104.847 167.483 167.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 790 3.2e-05 2048 170 1680 473088 124.647 56.0547 2299.05 1673.64 4153.58 4153.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.000256 4096 210 1860 56672 11.5032 13.9482 483.561 418.922 928.008 928.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 580 6.4e-05 1024 180 390 150528 46.1381 13.3623 89.0789 416.925 565.717 565.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 10 420 0.000512 512 160 530 0 0.745472 0.004672 41.1199 41.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1230 0.000256 4096 260 1580 66240 14.0042 444.778 418.851 877.685 877.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1730 0.000512 2048 330 370 35040 3.47126 27.4309 104.632 135.577 135.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 750 0.000128 1024 205 1390 103680 15.0555 6.86656 204.434 208.845 435.361 435.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1410 3.2e-05 1024 300 2090 537600 55.0073 26.8962 1618.39 834.39 2534.88 2535.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 6.4e-05 512 60 230 301440 10.5296 6.72896 49.0709 238.465 304.924 305.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.000256 1024 410 610 62400 5.79331 3.41811 53.2684 104.581 167.193 167.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 790 3.2e-05 2048 170 1680 472320 124.75 56.015 2310.35 1668.56 4159.88 4160.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.000256 4096 210 1860 56640 11.5625 13.9736 486.221 419.089 930.92 930.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 580 6.4e-05 1024 180 390 153600 45.5731 13.3432 90.9808 412.349 562.463 562.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 420 0.000512 512 160 530 3840 3.39312 0.821472 1.68211 42.4768 48.5583 48.7213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1230 0.000256 4096 260 1580 66176 13.9998 430.134 418.474 862.664 862.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1730 0.000512 2048 330 370 35072 3.4785 26.6396 104.717 134.878 134.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 750 0.000128 1024 205 1390 104448 14.9547 6.84851 199.412 208.984 430.354 430.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1410 3.2e-05 1024 300 2090 536576 55.019 26.8227 1563.43 834.901 2480.37 2480.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 6.4e-05 512 60 230 302080 10.478 6.72256 47.6638 238.717 303.707 303.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.000256 1024 410 610 62464 5.77558 3.40835 51.607 104.66 165.579 165.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 790 3.2e-05 2048 170 1680 471040 124.838 55.9423 2229.22 1669.6 4079.79 4079.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.000256 4096 210 1860 56576 11.4805 13.9284 469.79 418.218 913.49 913.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 580 6.4e-05 1024 180 390 155648 45.942 13.4799 88.9786 417.747 566.361 566.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 10 420 0.000512 512 160 530 0 0.775648 0.00528 40.8129 41.6759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1230 0.000256 4096 260 1580 66048 13.9919 433.607 418.235 865.899 865.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1730 0.000512 2048 330 370 34944 3.46794 26.913 104.571 134.999 135.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 750 0.000128 1024 205 1390 101376 14.8955 6.81434 195.212 206.375 423.454 423.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1410 3.2e-05 1024 300 2090 534528 54.898 26.7311 1569.04 832.441 2483.31 2483.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 6.4e-05 512 60 230 301056 10.4837 6.71878 47.9474 238.124 303.403 303.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.000256 1024 410 610 61440 5.70573 3.36864 51.1805 103.392 163.782 163.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 790 3.2e-05 2048 170 1680 466944 125.019 55.688 2224.67 1664.7 4070.27 4070.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.000256 4096 210 1860 56064 11.4741 13.9182 469.459 417.302 912.231 912.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 580 6.4e-05 1024 180 390 147456 46.3278 13.32 85.4757 412.404 557.737 557.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 10 420 0.000512 512 160 530 0 0.77792 0.004288 40.682 41.5485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1230 0.000256 4096 260 1580 66200 13.9919 461.326 419.462 894.835 894.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1730 0.000512 2048 330 370 35000 3.47718 28.9459 104.839 137.307 137.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 750 0.000128 1024 205 1390 102400 14.896 6.8393 212.709 206.574 441.173 441.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1410 3.2e-05 1024 300 2090 537600 54.6158 26.8002 1694.5 833.564 2609.67 2609.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 6.4e-05 512 60 230 300800 10.5165 6.72973 51.272 238.564 307.213 307.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.000256 1024 410 610 60800 5.75357 3.37885 54.2899 103.497 167.048 167.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 790 3.2e-05 2048 170 1680 467200 125.37 55.949 2370.03 1666.95 4218.49 4218.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.000256 4096 210 1860 56400 11.5056 13.9341 503.31 417.954 946.78 946.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 580 6.4e-05 1024 180 390 153600 45.5605 13.3489 95.5092 412.798 567.428 567.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 10 420 0.000512 512 160 530 0 0.820032 0.00432 41.6295 42.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1230 0.000256 4096 260 1580 66048 14.0021 542.611 418.523 975.189 975.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1730 0.000512 2048 330 370 34816 3.46464 33.5892 104.568 141.666 141.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 750 0.000128 1024 205 1390 102400 15.1233 6.85466 245.821 209.187 477.15 477.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1410 3.2e-05 1024 300 2090 532480 55.3325 26.9965 1944.57 835.175 2862.27 2862.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 6.4e-05 512 60 230 301056 10.4594 6.7072 60.3228 236.794 314.414 314.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.000256 1024 410 610 61440 5.82963 3.41184 64.0266 104.837 178.242 178.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 790 3.2e-05 2048 170 1680 466944 125.763 56.1439 2774.54 1670.76 4627.42 4627.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.000256 4096 210 1860 56320 11.4913 13.9371 590.462 421.955 1037.92 1038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 580 6.4e-05 1024 180 390 147456 47.1737 14.7128 107.206 417.873 587.182 587.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1230 0.000256 4096 260 1590 66304 14.0124 729.506 419.22 1162.79 1162.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1730 0.000512 2048 330 375 35136 3.4792 43.8493 104.817 152.189 152.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 750 0.000128 1024 205 1395 105472 14.9457 6.83757 175.112 209.64 406.696 406.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1410 3.2e-05 1024 300 2085 540672 54.9403 26.8791 1369.6 837.865 2289.49 2289.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 6.4e-05 512 60 240 301824 10.5391 6.71539 82.612 239.617 339.62 339.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1400 0.000256 1024 410 615 62720 5.78291 3.41594 45.1427 104.918 159.387 159.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 790 3.2e-05 2048 170 1680 476160 124.54 56.1515 1956.29 1675.56 3812.75 3812.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 830 0.000256 4096 210 1860 56832 11.5457 13.9469 789.027 419.247 1233.84 1233.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 580 6.4e-05 1024 180 390 153600 46.4059 13.9575 148.15 417.698 626.431 626.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 420 0.000512 512 160 540 5120 3.34381 0.828896 1.85187 43.921 50.1263 50.2731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1230 0.000256 4096 260 1590 66280 14.0106 382.741 419.419 816.228 816.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1730 0.000512 2048 330 375 35120 3.47021 44.97 104.866 153.348 153.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 750 0.000128 1024 205 1395 105600 15.0014 6.87565 177.112 209.785 408.932 409.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1410 3.2e-05 1024 300 2085 540160 55.2284 26.9455 1386.03 838.457 2306.85 2307.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1300 6.4e-05 512 60 240 301760 10.5707 6.732 86.6799 240.342 344.456 344.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.000256 1024 410 615 62720 5.80186 3.42726 45.1166 105 159.474 159.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 790 3.2e-05 2048 170 1680 476160 124.952 56.0968 1978.71 1676.71 3836.68 3836.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.000256 4096 210 1860 56800 11.6147 13.9715 816.277 419.475 1261.41 1261.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 580 6.4e-05 1024 180 390 153600 46.688 13.5411 146.923 419.424 626.787 626.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 420 0.000512 512 160 540 3840 3.38467 0.8192 1.45616 43.4284 49.2657 49.4159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1230 0.000256 4096 260 1590 66288 14.0042 377.942 419.504 811.504 811.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1730 0.000512 2048 330 375 35136 3.48106 45.8097 104.928 154.265 154.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 750 0.000128 1024 205 1395 105216 14.9418 6.83776 175.322 209.447 406.706 406.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1410 3.2e-05 1024 300 2085 539136 55.1394 26.8879 1374.25 837.088 2293.56 2293.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1300 6.4e-05 512 60 240 301440 10.5037 6.72198 43.2315 239.31 299.898 300.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.000256 1024 410 615 62592 5.78093 3.41443 44.7588 105.459 159.543 159.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 790 3.2e-05 2048 170 1680 474624 124.634 56.0306 1960.57 1674.08 3815.52 3815.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.000256 4096 210 1860 56736 11.5184 13.9492 414.869 421.153 861.566 861.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 580 6.4e-05 1024 180 390 150528 46.5217 13.4623 130.22 416.623 607.042 607.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 420 0.000512 512 160 540 4608 3.32832 0.83904 1.70352 41.8768 47.9287 48.0666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1230 0.000256 4096 260 1590 66248 14.001 390.619 419.282 823.955 824.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1730 0.000512 2048 330 375 35112 3.4816 24.0381 104.875 132.438 132.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 750 0.000128 1024 205 1395 104832 15.0418 6.8649 179.922 209.438 411.423 411.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1410 3.2e-05 1024 300 2085 539392 55.1374 26.9228 1410.69 837.011 2329.95 2330.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 6.4e-05 512 60 240 301504 10.5321 6.73312 44.1185 239.32 300.838 300.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.000256 1024 410 615 62272 5.80979 3.41763 46.018 104.836 160.212 160.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 790 3.2e-05 2048 170 1680 474880 124.916 56.0469 2011.34 1674.48 3866.98 3867.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.000256 4096 210 1860 56784 11.5692 13.9686 425.164 419.507 870.279 870.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 580 6.4e-05 1024 180 390 154112 46.5651 13.5254 138.228 420.974 619.511 619.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 420 0.000512 512 160 540 3584 3.32547 0.799392 1.42627 41.7029 47.438 47.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1230 0.000256 4096 260 1590 66240 14.0028 398.259 419.328 831.645 831.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1730 0.000512 2048 330 375 35072 3.47654 24.713 104.799 133.031 133.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 750 0.000128 1024 205 1395 104448 14.9591 6.84538 181.138 209.131 412.233 412.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1410 3.2e-05 1024 300 2085 540672 54.8953 26.8732 1392.31 838.497 2312.78 2312.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 6.4e-05 512 60 240 301568 10.4828 6.71539 45.2682 239.458 302.051 302.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.000256 1024 410 615 62464 5.77338 3.41197 47.4214 104.686 161.418 161.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 790 3.2e-05 2048 170 1680 475136 124.646 56.0267 2058.39 1676.98 3916.23 3916.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.000256 4096 210 1860 56704 11.4889 13.9346 434.657 419.038 879.193 879.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 580 6.4e-05 1024 180 390 151552 46.5188 13.4865 80.5353 418.021 558.778 558.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 420 0.000512 512 160 540 4096 3.41654 0.832576 1.60973 43.2391 49.2734 49.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1230 0.000256 4096 260 1590 66240 13.9956 450.039 419.328 883.416 883.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1730 0.000512 2048 330 375 35064 3.47546 28.1672 104.785 136.469 136.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 750 0.000128 1024 205 1395 104832 14.9698 6.8623 208.665 208.946 439.6 439.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1410 3.2e-05 1024 300 2085 539136 55.2574 27.2012 1630.72 838.059 2551.43 2551.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 6.4e-05 512 60 240 301248 10.5339 6.72435 51.2691 239.003 307.658 307.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.000256 1024 410 615 62208 5.7865 3.41379 54.0697 104.594 167.993 168.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 790 3.2e-05 2048 170 1680 474624 124.694 56.1021 2325.29 1675.91 4182.19 4182.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.000256 4096 210 1860 56736 11.5528 13.9706 490.122 419.478 935.2 935.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 580 6.4e-05 1024 180 390 147456 46.729 13.3936 88.9563 414.553 563.846 564.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 420 0.000512 512 160 540 2304 3.3367 0.772128 1.19165 40.8401 46.3229 46.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1230 0.000256 4096 260 1590 66240 14.0034 439.095 419.368 872.52 872.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1730 0.000512 2048 330 375 35040 3.47946 27.5052 104.745 135.774 135.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 750 0.000128 1024 205 1395 104960 15.0143 6.86285 204.069 209.811 435.915 436.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1410 3.2e-05 1024 300 2085 540160 54.9889 26.921 1595.46 838.421 2515.98 2516.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 6.4e-05 512 60 240 301440 10.5099 6.72445 49.8558 239.127 306.353 306.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.000256 1024 410 615 62080 5.74467 3.38944 52.695 104.179 166.138 166.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 790 3.2e-05 2048 170 1680 476160 124.471 56.0531 2281 1676.65 4138.37 4138.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.000256 4096 210 1860 56640 11.5052 13.95 475.707 418.777 920.01 920.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 580 6.4e-05 1024 180 390 153600 46.511 13.5127 90.1354 419.398 569.769 569.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 420 0.000512 512 160 540 2560 3.45718 0.8192 1.25558 43.0277 48.7382 48.8857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1230 0.000256 4096 260 1590 66240 14.0101 467.1 419.474 900.634 900.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1730 0.000512 2048 330 375 35040 3.47366 29.4324 104.789 137.738 137.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 750 0.000128 1024 205 1395 104448 14.855 6.84096 216.745 208.463 447.063 447.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1410 3.2e-05 1024 300 2085 537600 55.0236 27.0648 1693.1 837.051 2612.43 2612.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 6.4e-05 512 60 240 301056 10.478 6.7113 53.4774 238.543 309.339 309.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.000256 1024 410 615 62208 5.7521 3.40611 56.4756 104.371 170.127 170.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 790 3.2e-05 2048 170 1680 473088 124.367 55.9492 2414.15 1673.93 4268.58 4268.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.000256 4096 210 1860 56640 11.4732 13.9332 507.188 419.166 951.835 951.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 580 6.4e-05 1024 180 390 147456 46.2504 13.3165 92.8509 412.528 565.158 565.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 420 0.000512 512 160 540 3072 3.27597 0.776192 1.48797 40.5948 46.3209 46.4712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1230 0.000256 4096 260 1590 66200 14.0001 463.149 419.255 896.459 896.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1730 0.000512 2048 330 375 35000 3.47677 29.1074 104.697 137.326 137.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 750 0.000128 1024 205 1395 104000 15.0156 6.86739 213.758 208.551 444.357 444.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1410 3.2e-05 1024 300 2085 537600 55.2835 26.9557 1683.04 837.573 2603.05 2603.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 6.4e-05 512 60 240 300800 10.529 6.73382 53.0983 239.227 309.718 309.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.000256 1024 410 615 61600 5.81213 3.41402 55.4937 104.615 169.464 169.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 790 3.2e-05 2048 170 1680 473600 124.806 56.2488 2396.01 1674.95 4252.2 4252.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.000256 4096 210 1860 56600 11.5736 13.9838 503.616 419.308 948.554 948.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 580 6.4e-05 1024 180 390 147200 46.4733 13.3495 91.7176 412.646 564.402 564.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 420 0.000512 512 160 540 3200 3.42554 0.818848 1.53734 42.4705 48.4407 48.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1230 0.000256 4096 260 1590 66192 13.9981 467.167 418.988 900.206 900.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1730 0.000512 2048 330 375 35056 3.4775 29.3925 104.798 137.71 137.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 750 0.000128 1024 205 1395 103936 15.038 6.85456 214.65 209.364 446.067 446.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1410 3.2e-05 1024 300 2085 537600 55.1251 26.9005 1691.73 836.491 2610.44 2610.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 6.4e-05 512 60 240 301056 10.4929 6.72387 53.2647 239.442 310.048 310.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.000256 1024 410 615 61824 5.8088 3.41606 55.9302 104.833 170.117 170.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 790 3.2e-05 2048 170 1680 473088 124.514 56.0663 2415.31 1672.78 4268.87 4269.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.000256 4096 210 1860 56672 11.4995 13.9481 509.44 418.836 953.797 953.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 580 6.4e-05 1024 180 390 150528 46.115 13.3618 94.8611 413.636 568.184 568.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 15 420 0.000512 512 160 540 0 0.743232 0.005536 39.9561 40.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1230 0.000256 4096 260 1590 66120 14.0007 460.024 418.942 893.021 893.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1730 0.000512 2048 330 375 35040 3.47302 28.8353 104.851 137.204 137.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 750 0.000128 1024 205 1395 103680 15.0417 6.86077 211.459 209.009 442.525 442.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1410 3.2e-05 1024 300 2085 537600 54.9134 26.8758 1663.67 835.046 2580.7 2580.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 6.4e-05 512 60 240 301440 10.5165 6.72509 52.4676 238.329 308.168 308.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.000256 1024 410 615 62400 5.79722 3.41987 55.4776 104.665 169.487 169.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 790 3.2e-05 2048 170 1680 472320 124.648 56.0353 2371.31 1670.5 4222.7 4222.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.000256 4096 210 1860 56640 11.5696 13.9755 501.898 419.425 946.947 947.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 580 6.4e-05 1024 180 390 145920 46.6391 14.0233 90.0582 415.11 566.048 566.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 420 0.000512 512 160 540 3840 3.38842 0.8192 1.82742 41.4274 47.646 47.7982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1230 0.000256 4096 260 1590 66176 14.0063 441.738 418.933 874.729 874.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1730 0.000512 2048 330 375 34944 3.46954 27.6159 104.53 135.661 135.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 750 0.000128 1024 205 1395 104448 14.9675 7.01453 204.011 209.021 435.174 435.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1410 3.2e-05 1024 300 2085 536576 55.0384 26.823 1591.2 835.211 2508.46 2508.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 6.4e-05 512 60 240 301056 10.4972 6.71354 50.1657 238.497 306.003 306.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.000256 1024 410 615 62464 5.77824 3.41229 53.2847 104.674 167.28 167.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 790 3.2e-05 2048 170 1680 471040 124.728 55.8589 2266.35 1669.9 4117.03 4117.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.000256 4096 210 1860 56576 11.4749 13.9231 480.6 418.163 924.237 924.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 580 6.4e-05 1024 180 390 147456 47.1835 13.4857 87.7565 417.707 566.347 566.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 15 420 0.000512 512 160 540 0 0.776192 0.0048 42.0514 42.9151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1230 0.000256 4096 260 1590 66048 13.9982 512.718 418.985 945.755 945.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1730 0.000512 2048 330 375 34944 3.47264 32.2446 104.802 140.563 140.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 750 0.000128 1024 205 1395 101376 14.9154 6.8232 231.351 206.55 459.794 459.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1410 3.2e-05 1024 300 2085 534528 54.8054 26.7304 1842.97 833.15 2757.85 2758.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 6.4e-05 512 60 240 301056 10.4907 6.71782 59.0372 237.729 314.103 314.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.000256 1024 410 615 61440 5.70464 3.37421 61.5426 103.481 174.237 174.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 790 3.2e-05 2048 170 1680 466944 124.977 55.6773 2610.33 1666.12 4457.31 4457.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.000256 4096 210 1860 56064 11.4719 13.9182 552.043 417.536 995.046 995.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 580 6.4e-05 1024 180 390 147456 46.3033 13.3186 102.205 412.689 574.731 574.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 15 420 0.000512 512 160 540 0 0.77824 0.005728 41.6547 42.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1230 0.000256 4096 260 1590 66000 14.0007 514.692 418.781 947.526 947.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1730 0.000512 2048 330 375 34800 3.45053 32.1211 104.437 140.052 140.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 750 0.000128 1024 205 1395 102400 14.9014 6.88576 234.858 206.569 463.37 463.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1410 3.2e-05 1024 300 2085 531200 55.392 26.796 1837.28 833.546 2753.21 2753.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 6.4e-05 512 60 240 300800 10.5162 6.72973 59.2123 237.902 314.49 314.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.000256 1024 410 615 60800 5.75491 3.37408 60.9426 103.499 173.696 173.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 790 3.2e-05 2048 170 1680 467200 125.298 55.9465 2611.08 1666.89 4459.42 4459.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.000256 4096 210 1860 56000 11.5035 13.9452 554.879 417.754 998.16 998.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 580 6.4e-05 1024 180 390 140800 47.4588 13.3481 97.9391 412.717 571.674 571.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 15 420 0.000512 512 160 540 0 0.821536 0.006144 42.6833 43.5942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1230 0.000256 4096 260 1590 66048 14.0006 472.24 419.247 905.543 905.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1730 0.000512 2048 330 375 34816 3.46851 29.2227 104.606 137.342 137.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 750 0.000128 1024 205 1395 102400 15.1179 6.8887 213.188 209.34 444.695 444.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1410 3.2e-05 1024 300 2085 532480 55.3732 26.8262 1679.78 835.816 2597.99 2598.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 6.4e-05 512 60 240 299008 10.4744 6.71325 53.7415 237.978 309.035 309.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.000256 1024 410 615 61440 5.83475 3.40803 56.1403 104.922 170.437 170.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 790 3.2e-05 2048 170 1680 466944 125.75 55.9186 2395.98 1671.48 4249.33 4249.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.000256 4096 210 1860 56320 11.4954 13.9405 510.304 421.405 957.219 957.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 580 6.4e-05 1024 180 390 147456 47.1763 13.4886 93.8869 418.194 572.961 573.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1230 0.000256 4096 260 1580 66368 14.0022 712.225 419.096 1145.37 1145.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1730 0.000512 2048 330 380 35104 3.48886 43.8292 104.923 152.286 152.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 750 0.000128 1024 205 1400 104960 14.9874 6.84054 165.902 209.597 397.487 397.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1410 3.2e-05 1024 300 2100 540672 54.9136 26.8739 1300.95 837.737 2220.67 2220.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 6.4e-05 512 60 240 302080 10.5111 6.71744 79.8071 240.109 337.279 337.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1400 0.000256 1024 410 620 62464 5.78413 3.41821 43.1586 104.897 157.387 157.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 790 3.2e-05 2048 170 1680 476160 124.467 56.0429 1859.1 1675.64 3715.44 3715.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 830 0.000256 4096 210 1860 56896 11.5618 13.9432 770.003 419.182 1214.77 1214.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 580 6.4e-05 1024 180 400 151552 46.5845 13.4881 143.192 417.626 621.109 621.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 420 0.000512 512 160 540 4096 3.41229 0.829792 1.46995 43.8174 49.7131 49.8542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1230 0.000256 4096 260 1580 66360 14.0043 401.109 419.177 834.342 834.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1730 0.000512 2048 330 380 35080 3.48365 48.0401 104.826 156.393 156.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 750 0.000128 1024 205 1400 104960 15.0375 6.84848 186.49 209.647 418.187 418.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1410 3.2e-05 1024 300 2100 541440 54.9231 26.9478 1468.1 837.908 2388.08 2388.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1300 6.4e-05 512 60 240 302080 10.5089 6.73178 46.8213 238.828 303.021 303.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.000256 1024 410 620 62400 5.81715 3.42458 48.1315 104.932 162.434 162.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 790 3.2e-05 2048 170 1680 476160 124.808 56.1211 2091.33 1676.23 3948.68 3948.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.000256 4096 210 1860 56880 11.5806 13.9777 835.361 419.182 1280.18 1280.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 580 6.4e-05 1024 180 400 153600 46.6393 13.5245 154.343 419.097 633.819 633.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 420 0.000512 512 160 540 3840 3.38634 0.819136 1.56099 43.3139 49.2628 49.4111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1230 0.000256 4096 260 1580 66336 14.002 372.716 419.009 805.781 805.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1730 0.000512 2048 330 380 35088 3.49315 42.8769 104.849 151.259 151.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 750 0.000128 1024 205 1400 104448 15.0179 6.83661 172.795 209.273 404.08 404.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1410 3.2e-05 1024 300 2100 539136 55.0814 26.9025 1361.57 836.391 2280.14 2280.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1300 6.4e-05 512 60 240 301824 10.4902 6.72154 43.1243 239.639 300.105 300.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.000256 1024 410 620 62208 5.79494 3.41133 44.9148 104.747 158.996 159.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 790 3.2e-05 2048 170 1680 474624 124.602 56.006 1940.68 1673.54 3795.03 3795.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.000256 4096 210 1860 56832 11.5282 13.9554 407.912 419.102 852.574 852.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 580 6.4e-05 1024 180 400 150528 46.5583 13.4531 124.773 416.272 601.276 601.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 420 0.000512 512 160 540 3072 3.42429 0.836704 1.24525 42.8994 48.5885 48.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1230 0.000256 4096 260 1580 66360 14.0073 381.894 419.523 815.478 815.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1730 0.000512 2048 330 380 35056 3.47901 24.1868 104.873 132.581 132.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 750 0.000128 1024 205 1400 104832 15.0288 6.8641 176.599 209.451 408.109 408.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1410 3.2e-05 1024 300 2100 539392 55.1572 26.9309 1382.88 837.094 2302.26 2302.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 6.4e-05 512 60 240 301952 10.527 6.72973 44.1169 239.636 301.135 301.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.000256 1024 410 620 62272 5.80966 3.41939 46.0433 104.847 160.249 160.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 790 3.2e-05 2048 170 1680 474880 124.857 56.0442 1968.68 1674 3823.78 3823.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.000256 4096 210 1860 56896 11.5589 13.9723 418.138 419.579 863.323 863.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 580 6.4e-05 1024 180 400 150528 46.9224 13.5975 78.1826 418.69 557.603 557.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 420 0.000512 512 160 540 3584 3.32774 0.794624 1.44659 42.411 48.1609 48.3127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1230 0.000256 4096 260 1580 66304 14.0005 384.758 419.263 818.076 818.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1730 0.000512 2048 330 380 35072 3.48762 24.4081 104.934 132.871 132.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 750 0.000128 1024 205 1400 104448 14.9667 6.85389 175.015 209.126 406.123 406.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1410 3.2e-05 1024 300 2100 540672 54.8923 26.8976 1348.41 838.469 2268.87 2269.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 6.4e-05 512 60 240 302080 10.4645 6.71734 44.3203 239.791 301.423 301.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.000256 1024 410 620 61952 5.79594 3.40992 46.1675 104.686 160.186 160.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 790 3.2e-05 2048 170 1680 475136 124.565 56.0573 2001.01 1676.76 3858.59 3858.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.000256 4096 210 1860 56704 11.4981 13.9346 421.759 418.998 866.263 866.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 580 6.4e-05 1024 180 400 151552 46.5173 13.4919 78.7952 418.007 557.022 557.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 420 0.000512 512 160 540 4096 3.41302 0.829376 1.6329 42.1718 48.2324 48.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1230 0.000256 4096 260 1580 66312 14.0005 468.643 419.011 901.709 901.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1730 0.000512 2048 330 380 35064 3.48922 30.1384 104.848 138.519 138.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 750 0.000128 1024 205 1400 103680 15.0267 6.86426 217.879 208.793 448.724 448.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1410 3.2e-05 1024 300 2100 539136 55.2225 27.0146 1718.5 837.467 2638.4 2638.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 6.4e-05 512 60 240 301824 10.5232 6.81779 54.6006 238.268 310.335 310.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.000256 1024 410 620 62208 5.79011 3.41104 57.454 104.522 171.303 171.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 790 3.2e-05 2048 170 1680 474624 124.69 56.0968 2446.74 1674.72 4302.45 4302.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.000256 4096 210 1860 56880 11.5431 13.9753 512.77 419.121 957.484 957.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 580 6.4e-05 1024 180 400 147456 46.7104 13.8378 94.7834 414.266 569.811 569.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 420 0.000512 512 160 540 2304 3.33149 0.774144 1.26605 40.7161 46.2707 46.4241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1230 0.000256 4096 260 1580 66240 14.0017 326.269 418.963 759.285 759.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1730 0.000512 2048 330 380 34992 3.49696 21.0207 105.007 129.565 129.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 750 0.000128 1024 205 1400 101376 14.9951 6.84122 148.767 207.323 378.087 378.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1410 3.2e-05 1024 300 2100 534528 55.1412 26.8338 1184.48 834.357 2101 2101.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 6.4e-05 512 60 240 301824 10.4939 6.72154 38.2475 238.727 294.319 294.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.000256 1024 410 620 61056 5.76474 3.38739 39.5485 103.835 152.662 152.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 790 3.2e-05 2048 170 1680 470016 124.84 55.9046 1679.01 1669.37 3529.31 3529.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.000256 4096 210 1860 56448 11.4778 13.9411 353.72 418.012 797.226 797.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 580 6.4e-05 1024 180 400 138240 47.1641 13.3531 127.826 408.113 596.67 596.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 20 420 0.000512 512 160 540 0 0.774048 0.024128 39.9862 40.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1230 0.000256 4096 260 1580 66320 14.0042 453.163 419.495 886.717 886.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1730 0.000512 2048 330 380 35040 3.4857 28.8859 104.903 137.317 137.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 750 0.000128 1024 205 1400 104960 15.0116 6.86362 212.546 209.861 444.44 444.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1410 3.2e-05 1024 300 2100 540160 54.9672 26.9202 1655.38 838.601 2576.06 2576.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 6.4e-05 512 60 240 302080 10.4831 6.72563 52.6003 240.432 310.365 310.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.000256 1024 410 620 61440 5.76413 3.39037 54.71 104.196 168.19 168.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 790 3.2e-05 2048 170 1680 476160 124.404 56.0378 2373.97 1677.02 4231.64 4231.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.000256 4096 210 1860 56640 11.4934 13.954 493.836 418.874 938.231 938.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 580 6.4e-05 1024 180 400 153600 46.5134 13.5147 94.8803 419.57 574.687 574.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 420 0.000512 512 160 540 2560 3.4559 0.817248 1.35066 42.1906 47.9934 48.1423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1230 0.000256 4096 260 1580 66240 14.0057 315.035 419.487 748.58 748.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1730 0.000512 2048 330 380 34880 3.46944 20.2358 104.687 128.435 128.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 750 0.000128 1024 205 1400 102400 14.8169 6.82806 145.669 206.53 373.998 374.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1410 3.2e-05 1024 300 2100 537600 55.0236 26.8881 1154.27 838.704 2075.08 2075.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 6.4e-05 512 60 240 302080 10.4803 6.71267 37.1105 239.718 294.147 294.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.000256 1024 410 620 60160 5.76106 3.37043 37.9082 103.446 150.615 150.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 790 3.2e-05 2048 170 1680 476160 123.986 56.014 1651.63 1677.22 3509.06 3509.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.000256 4096 210 1860 56320 11.4624 13.9268 341.986 418.493 785.941 786.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 580 6.4e-05 1024 180 400 143360 46.8436 13.3224 62.4479 412.693 535.523 535.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 20 420 0.000512 512 160 540 0 0.751328 0.004256 40.745 41.5832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1230 0.000256 4096 260 1580 66240 13.996 424.344 419.045 857.439 857.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1730 0.000512 2048 330 380 35040 3.4849 27.1913 104.924 135.645 135.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 750 0.000128 1024 205 1400 102912 14.982 6.84013 195.127 208.463 425.571 425.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1410 3.2e-05 1024 300 2100 537600 55.0295 26.8616 1546.96 837.046 2466.09 2466.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 6.4e-05 512 60 240 301056 10.4795 6.71155 49.2019 239.998 306.524 306.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.000256 1024 410 620 61440 5.77997 3.40541 51.2141 104.373 164.901 165.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 790 3.2e-05 2048 170 1680 473088 124.392 55.93 2209.97 1673.91 4064.41 4064.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.000256 4096 210 1860 56640 11.4749 13.9325 462.49 420.542 908.519 908.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 580 6.4e-05 1024 180 400 147456 46.2596 13.3202 85.7983 412.582 558.178 558.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 20 420 0.000512 512 160 540 0 0.776192 0.00464 40.536 41.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1230 0.000256 4096 260 1580 66048 13.9796 301.142 418.625 733.801 733.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1730 0.000512 2048 330 380 34944 3.48512 19.5049 104.946 127.978 128.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 750 0.000128 1024 205 1400 101376 14.9117 6.81984 138.541 206.571 367.001 367.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1410 3.2e-05 1024 300 2100 534528 54.8259 26.7302 1099.21 833.419 2014.38 2014.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 6.4e-05 512 60 240 301056 10.4911 6.71539 35.4459 238.627 291.408 291.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.000256 1024 410 620 59904 5.78064 3.36784 36.1248 103.497 148.895 149.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 790 3.2e-05 2048 170 1680 466944 124.837 55.6585 1552.19 1666.31 3399.2 3399.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.000256 4096 210 1860 56064 11.4638 13.9164 327.717 417.573 770.747 770.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 580 6.4e-05 1024 180 400 147456 46.3266 13.3273 61.8136 412.736 534.415 534.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 20 420 0.000512 512 160 540 0 0.774816 0.005344 40.3771 41.2383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1230 0.000256 4096 260 1580 66300 14.0058 442.431 419.174 875.665 875.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1730 0.000512 2048 330 380 35000 3.4745 28.4058 104.771 136.695 136.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 750 0.000128 1024 205 1400 104000 15.0208 6.87216 206.589 208.434 437.068 437.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1410 3.2e-05 1024 300 2100 540800 54.9497 26.9639 1626.68 837.125 2545.91 2546.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 6.4e-05 512 60 240 301600 10.5282 6.73792 51.5688 239.923 308.881 308.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.000256 1024 410 620 61600 5.82048 3.41254 53.898 104.361 167.623 167.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 790 3.2e-05 2048 170 1680 473600 124.766 56.1335 2306.7 1674.03 4161.82 4161.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.000256 4096 210 1860 56800 11.5773 13.9948 484.821 419.12 929.588 929.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 580 6.4e-05 1024 180 400 147200 46.4589 13.3571 89.5897 425.795 575.414 575.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 420 0.000512 512 160 540 3200 3.42682 0.82032 1.59219 42.6602 48.6784 48.8356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1230 0.000256 4096 260 1580 66200 13.9994 310.99 419.125 744.167 744.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1730 0.000512 2048 330 380 34800 3.47136 19.9431 104.489 127.947 128.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 750 0.000128 1024 205 1400 102400 14.8927 6.83258 143.286 206.404 371.572 371.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1410 3.2e-05 1024 300 2100 537600 54.5619 26.7997 1136.32 832.88 2050.76 2050.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 6.4e-05 512 60 240 300800 10.5329 6.7256 36.4326 238.451 292.272 292.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.000256 1024 410 620 60800 5.75837 3.37805 37.5448 103.414 150.22 150.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 790 3.2e-05 2048 170 1680 467200 125.216 55.9084 1595.01 1666.18 3442.51 3442.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.000256 4096 210 1860 56400 11.4954 13.9359 337.969 417.528 781.003 781.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 580 6.4e-05 1024 180 400 140800 47.409 13.3475 60.5883 412.388 533.948 534.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 20 420 0.000512 512 160 540 0 0.818336 0.00464 41.3367 42.2385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1230 0.000256 4096 260 1580 66304 14.0024 565.281 419.576 998.915 998.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1730 0.000512 2048 330 380 34944 3.47597 36.1351 104.733 144.388 144.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 750 0.000128 1024 205 1400 103936 15.0348 6.85693 261.873 209.561 493.483 493.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1410 3.2e-05 1024 300 2100 537600 55.0983 26.9128 2048.66 837.44 2968.3 2968.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 6.4e-05 512 60 240 301056 10.4695 6.72141 65.5716 238.983 321.874 321.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.000256 1024 410 620 61824 5.81322 3.41706 68.8747 104.936 183.172 183.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 790 3.2e-05 2048 170 1680 473088 124.532 56.0374 2925.42 1675.25 4781.45 4781.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.000256 4096 210 1860 56672 11.5023 13.9559 614.923 419.227 1059.69 1059.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 580 6.4e-05 1024 180 400 143360 47.1711 13.3677 110.909 418.15 589.812 589.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 20 420 0.000512 512 160 540 0 0.743456 0.005984 38.9363 39.7658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1230 0.000256 4096 260 1580 66080 13.9922 367.27 418.935 800.253 800.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1730 0.000512 2048 330 380 34720 3.46246 23.4416 104.423 131.368 131.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 750 0.000128 1024 205 1400 100352 15.0414 6.82883 165.405 207.283 394.716 394.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1410 3.2e-05 1024 300 2100 537600 55.0508 26.8654 1339.37 837.332 2258.81 2258.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 6.4e-05 512 60 240 301056 10.4686 6.71334 43.4542 239.033 299.796 299.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1400 0.000256 1024 410 620 60928 5.76035 3.38125 44.4896 103.867 157.623 157.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 790 3.2e-05 2048 170 1680 473088 124.309 55.9172 1907.64 1674.45 3762.51 3762.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.000256 4096 210 1860 56000 11.4504 13.9162 398.65 417.374 841.466 841.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 580 6.4e-05 1024 180 400 129024 47.756 13.5414 65.56 404.495 531.564 531.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 20 420 0.000512 512 160 540 0 0.749568 0.005696 38.9814 39.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1230 0.000256 4096 260 1580 66240 13.9948 542.876 418.889 975.814 975.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1730 0.000512 2048 330 380 34920 3.47341 34.4234 104.59 142.53 142.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 750 0.000128 1024 205 1400 103680 15.0423 6.8649 250.113 208.86 481.038 481.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1410 3.2e-05 1024 300 2100 537600 54.8956 26.8714 1964.87 834.456 2881.28 2881.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 6.4e-05 512 60 240 301440 10.5201 6.72205 63.216 238.813 319.4 319.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.000256 1024 410 620 61440 5.82902 3.41398 65.3556 104.588 179.313 179.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 790 3.2e-05 2048 170 1680 472320 124.574 55.9699 2796.12 1668.71 4645.57 4645.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.000256 4096 210 1860 56640 11.55 13.971 590.568 419.121 1035.28 1035.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 580 6.4e-05 1024 180 400 145920 46.6362 13.3448 108.262 412.263 580.721 580.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 420 0.000512 512 160 540 3840 3.39408 0.8168 2.18179 42.6699 49.2427 49.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1230 0.000256 4096 260 1580 66000 13.9872 365.926 418.638 798.602 798.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1730 0.000512 2048 330 380 34800 3.46899 23.4817 104.696 131.687 131.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 750 0.000128 1024 205 1400 99840 15.032 6.82624 163.577 206.644 392.236 392.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1410 3.2e-05 1024 300 2100 537600 54.843 26.8513 1329.45 835.392 2246.73 2246.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 6.4e-05 512 60 240 299520 10.4804 6.71101 42.5423 238.34 298.196 298.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.000256 1024 410 620 59520 5.80909 3.37331 43.3044 103.553 156.168 156.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 790 3.2e-05 2048 170 1680 468480 125.325 55.9142 1875.86 1670.62 3727.91 3728.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.000256 4096 210 1860 56160 11.4918 13.9489 396.486 418.886 840.886 840.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 580 6.4e-05 1024 180 400 138240 47.7241 13.3327 69.7627 412.813 543.844 544.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 20 420 0.000512 512 160 540 0 0.821248 0.004736 42.4429 43.3513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1230 0.000256 4096 260 1580 66176 13.9981 525.795 418.873 958.72 958.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1730 0.000512 2048 330 380 34944 3.48294 33.4419 104.751 141.719 141.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 750 0.000128 1024 205 1400 104448 14.9606 6.85094 244.38 209.185 475.534 475.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1410 3.2e-05 1024 300 2100 536576 54.9655 26.8288 1900.29 835.892 2818.18 2818.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 6.4e-05 512 60 240 302080 10.4749 6.71706 61.6337 239.346 318.302 318.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.000256 1024 410 620 61440 5.82419 3.41139 63.4577 104.756 177.575 177.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 790 3.2e-05 2048 170 1680 471040 124.624 55.9517 2713.37 1671.26 4565.41 4565.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.000256 4096 210 1860 56576 11.4749 13.9373 575.22 421.289 1022 1022.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 580 6.4e-05 1024 180 400 147456 47.1873 13.486 106.304 418.05 585.241 585.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 20 420 0.000512 512 160 540 0 0.776192 0.004096 39.9663 40.8277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1230 0.000256 4096 260 1580 66048 14.0022 354.398 418.934 787.39 787.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1730 0.000512 2048 330 380 34816 3.47747 22.8292 104.767 131.117 131.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 750 0.000128 1024 205 1400 102400 15.1269 6.84483 161.789 209.394 393.317 393.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1410 3.2e-05 1024 300 2100 532480 55.3383 26.8247 1266.63 836.006 2184.99 2185.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 6.4e-05 512 60 240 301056 10.4492 6.70954 41.2534 238.523 297.067 297.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1400 0.000256 1024 410 620 61440 5.82778 3.41309 43.1822 104.942 157.494 157.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 790 3.2e-05 2048 170 1680 466944 125.672 56.0387 1801.81 1672.49 3656.2 3656.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.000256 4096 210 1860 56320 11.4806 13.9437 384.247 419.254 828.999 829.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 580 6.4e-05 1024 180 400 147456 47.1856 13.6146 71.9462 418.28 551.24 551.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1230 0.000256 4096 260 1580 66048 13.9918 461.523 418.6 894.167 894.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1730 0.000512 2048 330 380 34944 3.48592 29.3906 104.935 137.856 137.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 750 0.000128 1024 205 1400 101376 14.9117 6.81792 208.003 206.558 436.447 436.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1410 3.2e-05 1024 300 2100 534528 54.8437 26.7319 1657.07 833.191 2572.03 2572.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 6.4e-05 512 60 240 301056 10.4989 6.71296 53.413 239.363 310.114 310.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.000256 1024 410 620 59904 5.78339 3.37075 54.1846 103.484 166.949 167.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 790 3.2e-05 2048 170 1680 466944 124.918 55.6945 2359.94 1666.19 4206.93 4207.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.000256 4096 210 1860 56064 11.4645 13.9115 497.802 427.304 950.558 950.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 580 6.4e-05 1024 180 400 147456 46.3116 13.3185 92.7137 412.708 565.265 565.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 48 20 420 0.000512 512 160 540 0 0.779136 0.005312 41.4308 42.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1230 0.000256 4096 260 1580 65664 13.9694 318.996 417.208 750.228 750.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1730 0.000512 2048 330 380 34560 3.46576 20.8159 104.332 128.657 128.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 750 0.000128 1024 205 1400 98304 15.1555 6.82598 142.329 206.637 371.109 371.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1410 3.2e-05 1024 300 2100 528384 54.3675 26.443 1153.16 824.472 2058.64 2058.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 6.4e-05 512 60 240 297984 10.4789 6.69491 37.3143 236.198 290.815 290.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.000256 1024 410 620 58368 5.86845 3.37638 37.4451 103.649 150.47 150.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 790 3.2e-05 2048 170 1680 454656 125.525 55.1035 1604.3 1648.98 3434.11 3434.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.000256 4096 210 1860 56064 11.4787 13.9305 347.617 418.212 791.321 791.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 580 6.4e-05 1024 180 400 122880 47.2475 13.1615 54.9608 396.13 511.714 511.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 48 20 420 0.000512 512 160 540 0 0.784096 0.00496 40.1105 40.9862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1230 0.000256 4096 260 1580 66200 14.0042 475.037 419.496 908.588 908.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1730 0.000512 2048 330 380 34800 3.46726 30.4613 104.581 138.553 138.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 750 0.000128 1024 205 1400 102400 14.8865 6.83507 219.843 206.591 448.314 448.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1410 3.2e-05 1024 300 2100 537600 54.5974 26.7942 1736.16 833.614 2651.36 2651.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 6.4e-05 512 60 240 300800 10.5237 6.72314 55.4564 240.61 313.443 313.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.000256 1024 410 620 60800 5.75507 3.3833 57.1814 103.503 169.948 170.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 790 3.2e-05 2048 170 1680 467200 125.361 55.8367 2427 1667.05 4275.44 4275.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.000256 4096 210 1860 56400 11.5118 13.9448 515.158 417.8 958.485 958.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 580 6.4e-05 1024 180 400 140800 47.4297 13.3502 92.1377 412.762 565.891 566.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 50 20 420 0.000512 512 160 540 0 0.821504 0.00608 42.6844 43.5989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1230 0.000256 4096 260 1580 66000 14.0042 334.716 419.453 768.226 768.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1730 0.000512 2048 330 380 34400 3.44269 21.6881 104.034 129.206 129.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 750 0.000128 1024 205 1400 102400 14.8759 6.83114 158.17 206.831 386.865 386.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1410 3.2e-05 1024 300 2100 524800 54.7576 26.4735 1218.18 825.209 2124.8 2124.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 6.4e-05 512 60 240 297600 10.4943 6.71085 39.0458 236.461 292.843 292.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.000256 1024 410 620 60800 5.7561 3.3832 40.5967 103.761 153.628 153.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 790 3.2e-05 2048 170 1680 460800 124.385 55.1516 1698.57 1650.24 3528.55 3528.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.000256 4096 210 1860 56000 11.484 13.9571 364.289 418.888 808.696 808.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 580 6.4e-05 1024 180 400 128000 49.313 13.3366 59.949 412.973 535.782 535.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1230 0.000256 4096 260 1584 66336 14.0083 686.049 418.992 1119.1 1119.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1730 0.000512 2048 330 384 35072 3.48765 42.4462 104.853 150.831 150.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 750 0.000128 1024 205 1392 105472 14.9395 6.83754 164.046 209.562 395.543 395.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1410 3.2e-05 1024 300 2088 539648 55.1673 26.8792 1284.51 837.559 2204.32 2204.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 6.4e-05 512 60 240 301824 10.5126 6.71744 77.1124 240.28 334.76 334.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1400 0.000256 1024 410 624 61952 5.81962 3.41862 42.5737 104.872 156.812 156.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 790 3.2e-05 2048 170 1680 475136 124.554 56.0014 1830.08 1674.9 3685.74 3685.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.000256 4096 210 1872 56640 11.5591 13.9592 728.612 418.973 1173.18 1173.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 580 6.4e-05 1024 180 384 149504 46.902 13.4861 132.82 417.534 610.961 611.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 420 0.000512 512 160 552 2048 3.51894 0.835584 0.918336 43.7864 49.2376 49.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1230 0.000256 4096 260 1584 66320 14.0006 373.287 419.358 806.698 806.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1730 0.000512 2048 330 384 35040 3.48422 41.9716 104.891 150.391 150.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 750 0.000128 1024 205 1392 105600 14.9935 6.91286 173.933 209.769 405.773 405.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1410 3.2e-05 1024 300 2088 538880 55.3523 26.9475 1355.82 838.389 2276.71 2276.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1300 6.4e-05 512 60 240 301760 10.5389 6.73005 43.1346 239.391 299.926 300.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.000256 1024 410 624 62080 5.83238 3.43027 44.5488 104.989 158.93 159.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 790 3.2e-05 2048 170 1680 474880 124.89 56.1214 1932.79 1676.57 3790.57 3790.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.000256 4096 210 1872 56640 11.6129 13.9735 744.698 419.564 1189.92 1190
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 580 6.4e-05 1024 180 384 151040 47.0369 13.6247 130.329 419.32 610.519 610.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 420 0.000512 512 160 552 1280 3.52486 0.81792 0.745152 41.0498 46.3208 46.4671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1230 0.000256 4096 260 1584 66336 14.0066 368.2 419.189 801.447 801.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1730 0.000512 2048 330 384 35040 3.4912 23.6278 104.839 132.001 132.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 750 0.000128 1024 205 1392 105216 14.94 6.85648 171.389 209.277 402.618 402.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1410 3.2e-05 1024 300 2088 537600 55.2278 26.8959 1333.52 836.426 2252.27 2252.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 6.4e-05 512 60 240 301440 10.4906 6.72246 41.9369 240.107 299.386 299.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.000256 1024 410 624 61824 5.81699 3.4176 44.247 104.747 158.356 158.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 790 3.2e-05 2048 170 1680 473088 124.758 56.082 1894.79 1673.26 3749.08 3749.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.000256 4096 210 1872 56640 11.5297 13.9522 403.55 419.013 848.117 848.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 580 6.4e-05 1024 180 384 147456 47.0051 13.4569 120.051 416.288 597.019 597.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 420 0.000512 512 160 552 1536 3.5081 0.817216 0.838368 41.8067 47.1692 47.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1230 0.000256 4096 260 1584 66240 13.9956 235.295 418.855 668.199 668.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1730 0.000512 2048 330 384 34944 3.47664 44.6035 104.812 152.935 152.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 750 0.000128 1024 205 1392 104448 14.8703 6.82394 109.996 208.279 340.129 340.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1410 3.2e-05 1024 300 2088 537600 55.126 26.8658 863.76 836.332 1782.28 1782.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1300 6.4e-05 512 60 240 301056 10.4776 6.716 28.3278 238.588 284.238 284.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.000256 1024 410 624 61440 5.77808 3.40259 28.6154 104.278 142.201 142.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 790 3.2e-05 2048 170 1680 473088 124.532 55.9179 1222.89 1672.49 3076.02 3076.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.000256 4096 210 1872 56448 11.5036 13.9378 759.008 419.372 1203.9 1203.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 580 6.4e-05 1024 180 384 141312 47.3145 13.5905 119.613 412.17 592.907 593.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 24 420 0.000512 512 160 552 0 0.77568 0.004768 40.3587 41.2201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1230 0.000256 4096 260 1584 66304 13.9954 429.754 419.439 863.242 863.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1730 0.000512 2048 330 384 35000 3.4775 27.5005 104.848 135.87 135.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 750 0.000128 1024 205 1392 104832 15.0223 6.86637 196.902 209.482 428.43 428.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1410 3.2e-05 1024 300 2088 537600 55.2455 26.9312 1540.66 837.299 2460.33 2460.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 6.4e-05 512 60 240 301504 10.529 6.72592 49.37 240.795 307.547 307.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.000256 1024 410 624 61824 5.82506 3.41568 51.594 104.853 165.815 165.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 790 3.2e-05 2048 170 1680 473088 124.921 56.0378 2189.95 1674.81 4045.91 4046.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.000256 4096 210 1872 56672 11.5545 13.9639 470.192 419.62 915.407 915.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 580 6.4e-05 1024 180 384 150528 46.8958 13.5229 85.1774 420.121 565.932 566.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 24 420 0.000512 512 160 552 0 0.794624 0.004896 41.5207 42.4042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1230 0.000256 4096 260 1584 66192 13.9915 269.023 419.086 702.152 702.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1730 0.000512 2048 330 384 34944 3.4752 53.7077 104.838 162.063 162.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 750 0.000128 1024 205 1392 103936 15.0415 6.83088 124.719 209.534 356.282 356.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1410 3.2e-05 1024 300 2088 537600 55.1511 26.8923 979.452 837.215 1898.9 1899.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1300 6.4e-05 512 60 240 301056 10.4833 6.72307 32.9866 239.354 289.677 289.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.000256 1024 410 624 61824 5.81357 3.4104 33.1083 104.917 147.38 147.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 790 3.2e-05 2048 170 1680 473088 124.553 56.1401 1388.96 1674.2 3244.04 3244.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.000256 4096 210 1872 56448 11.5001 13.951 297.877 419.162 742.564 742.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 580 6.4e-05 1024 180 384 143360 47.1926 13.5942 129.925 413.965 604.887 605.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1230 0.000256 4096 260 1584 66304 14.0063 413.74 419.478 847.28 847.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1730 0.000512 2048 330 384 35008 3.4793 26.7604 104.895 135.176 135.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 750 0.000128 1024 205 1392 104448 14.9471 6.85078 188.332 209.151 419.442 419.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1410 3.2e-05 1024 300 2088 538624 55.0623 26.8782 1431.48 838.574 2352.19 2352.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 6.4e-05 512 60 240 301568 10.4877 6.71488 47.8889 239.191 304.41 304.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.000256 1024 410 624 61440 5.81952 3.40848 49.4376 104.695 163.493 163.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 790 3.2e-05 2048 170 1680 475136 124.34 55.9713 2144.97 1676.99 4002.46 4002.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.000256 4096 210 1872 56448 11.4869 13.9423 452.999 420.944 899.447 899.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 580 6.4e-05 1024 180 384 147456 47.1251 13.4884 81.1764 418.059 560.064 560.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 420 0.000512 512 160 552 2048 3.52534 0.82944 1.09011 43.4574 49.0851 49.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1230 0.000256 4096 260 1584 66176 14.0083 273.763 419.144 706.966 707.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1730 0.000512 2048 330 384 34944 3.47802 18.1424 104.891 126.554 126.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 750 0.000128 1024 205 1392 104448 14.9695 6.85114 124.294 209.233 355.512 355.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1410 3.2e-05 1024 300 2088 536576 55.0111 26.8272 931.226 835.909 1849.17 1849.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 6.4e-05 512 60 240 301056 10.494 6.71744 32.3017 238.813 288.459 288.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.000256 1024 410 624 61440 5.82282 3.41171 33.3458 104.78 147.49 147.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 790 3.2e-05 2048 170 1680 471040 124.65 55.9186 1401.64 1672.1 3254.5 3254.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.000256 4096 210 1872 56320 11.4708 13.9243 301.933 418.606 746.004 746.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 580 6.4e-05 1024 180 384 147456 47.2036 13.4808 117.793 418.154 596.851 597.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 24 420 0.000512 512 160 552 0 0.776608 0.022848 40.8125 41.6854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1230 0.000256 4096 260 1584 66312 14.0042 451.738 419.354 885.147 885.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1730 0.000512 2048 330 384 34992 3.47754 29.1618 104.783 137.467 137.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 750 0.000128 1024 205 1392 104832 14.9622 6.86694 210.748 208.824 441.56 441.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1410 3.2e-05 1024 300 2088 539136 55.2311 26.9421 1644.5 837.584 2564.45 2564.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 6.4e-05 512 60 240 301248 10.5266 6.73024 51.9234 239.519 308.829 308.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.000256 1024 410 624 61632 5.81398 3.40992 54.6526 104.536 168.544 168.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 790 3.2e-05 2048 170 1680 474624 124.671 56.1172 2342.15 1675.12 4198.25 4198.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.000256 4096 210 1872 56592 11.563 13.9747 493.697 419.282 938.591 938.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 580 6.4e-05 1024 180 384 147456 46.7046 13.3982 88.3211 414.415 563.057 563.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 18 24 420 0.000512 512 160 552 0 0.776192 0.004576 40.6564 41.5217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1230 0.000256 4096 260 1584 66240 14.0043 314.424 419.467 747.948 748.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1730 0.000512 2048 330 384 34848 3.46765 20.2748 104.651 128.436 128.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 750 0.000128 1024 205 1392 103680 14.8431 6.84202 145.806 207.494 375.14 375.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1410 3.2e-05 1024 300 2088 534528 55.1524 26.837 1139.46 835.049 2056.69 2056.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 6.4e-05 512 60 240 300672 10.5034 6.72221 36.3398 238.349 292.044 292.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.000256 1024 410 624 61056 5.76371 3.3841 38.1593 103.918 151.352 151.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 790 3.2e-05 2048 170 1680 470016 124.764 55.8762 1612.02 1670.35 3463.2 3463.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.000256 4096 210 1872 56160 11.4893 13.9322 342.817 418.306 786.621 786.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 580 6.4e-05 1024 180 384 138240 47.1321 14.5229 58.2083 408.451 528.524 528.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 24 420 0.000512 512 160 552 0 0.777536 0.004672 40.9992 41.8619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1230 0.000256 4096 260 1584 66240 14.0022 427.965 418.848 860.869 860.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1730 0.000512 2048 330 384 34960 3.47341 27.4516 104.71 135.678 135.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 750 0.000128 1024 205 1392 104960 14.9955 6.86051 199.967 209.666 431.648 431.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1410 3.2e-05 1024 300 2088 537600 55.1163 26.9156 1557.94 837.848 2478.01 2478.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 6.4e-05 512 60 240 301440 10.4999 6.7273 49.1198 239.649 306.126 306.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.000256 1024 410 624 61440 5.77043 3.39533 51.7827 104.106 165.182 165.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 790 3.2e-05 2048 170 1680 473600 124.759 56.109 2221.44 1675.5 4078 4078.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.000256 4096 210 1872 56480 11.485 13.951 467.199 418.594 911.305 911.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 580 6.4e-05 1024 180 384 148480 47.2415 13.5806 84.3344 419.134 564.502 564.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 24 420 0.000512 512 160 552 0 0.817152 0.005024 43.1597 44.0635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1230 0.000256 4096 260 1584 66080 13.9981 304.817 418.473 737.34 737.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1730 0.000512 2048 330 384 34880 3.47722 19.8124 104.721 128.055 128.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 750 0.000128 1024 205 1392 102400 14.8182 6.81574 140.197 206.367 368.352 368.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1410 3.2e-05 1024 300 2088 537600 54.991 26.8923 1111.54 838.054 2031.66 2031.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 6.4e-05 512 60 240 300800 10.4879 6.71478 35.3133 239.891 292.535 292.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.000256 1024 410 624 60160 5.7585 3.36349 36.5971 103.368 149.217 149.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 790 3.2e-05 2048 170 1680 471040 125.327 56.0794 1571.88 1675.93 3429.41 3429.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.000256 4096 210 1872 56320 11.4599 13.937 333.09 418.168 776.728 776.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 580 6.4e-05 1024 180 384 143360 46.855 13.3161 58.7076 412.374 531.466 531.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1230 0.000256 4096 260 1584 66240 14.0083 548.107 419.215 981.385 981.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1730 0.000512 2048 330 384 34944 3.47648 35.27 104.776 143.567 143.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 750 0.000128 1024 205 1392 104448 14.857 6.84122 255.375 208.459 485.693 485.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1410 3.2e-05 1024 300 2088 537600 55.0295 26.8676 1994.26 837.049 2913.4 2913.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 6.4e-05 512 60 240 301056 10.4713 6.71744 63.1611 239.395 319.872 319.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.000256 1024 410 624 61440 5.78077 3.39642 66.4216 104.368 180.094 180.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 790 3.2e-05 2048 170 1680 473088 124.325 55.9797 2828.73 1674.48 4683.7 4683.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.000256 4096 210 1872 56448 11.4765 13.9328 597.412 419.037 1041.94 1042.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 580 6.4e-05 1024 180 384 141312 47.2405 13.3177 103.478 412.516 576.761 576.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 24 420 0.000512 512 160 552 0 0.775616 0.004544 41.588 42.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1230 0.000256 4096 260 1584 66048 13.9905 349.029 418.396 781.468 781.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1730 0.000512 2048 330 384 34752 3.46627 22.3191 104.444 130.272 130.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 750 0.000128 1024 205 1392 101376 14.9057 6.81798 158.536 206.377 386.796 386.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1410 3.2e-05 1024 300 2088 534528 54.8696 26.734 1262.5 832.463 2176.8 2176.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 6.4e-05 512 60 240 301056 10.4999 6.71539 41.206 236.654 295.207 295.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.000256 1024 410 624 59904 5.78218 3.3719 41.4743 103.4 154.159 154.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 790 3.2e-05 2048 170 1680 466944 124.842 55.6678 1782.15 1665.33 3628.18 3628.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.000256 4096 210 1872 56064 11.4655 13.9123 380.596 417.187 823.235 823.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 580 6.4e-05 1024 180 384 135168 48.0564 13.3186 63.3839 412.352 537.326 537.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 24 420 0.000512 512 160 552 0 0.778816 0.004128 41.3575 42.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1230 0.000256 4096 260 1584 66200 13.9914 539.896 419.027 972.971 973.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1730 0.000512 2048 330 384 35000 3.48912 34.7482 104.939 143.223 143.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 750 0.000128 1024 205 1392 104000 15.0242 6.87104 249.501 208.558 480.114 480.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1410 3.2e-05 1024 300 2088 537600 55.254 26.9574 1955.18 837.582 2875.18 2875.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 6.4e-05 512 60 240 300800 10.5467 6.73542 62.4545 238.732 318.599 318.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.000256 1024 410 624 61600 5.81197 3.41197 65.4007 104.419 179.175 179.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 790 3.2e-05 2048 170 1680 473600 124.77 56.2542 2783.99 1675 4640.22 4640.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.000256 4096 210 1872 56600 11.5653 13.99 591.156 419.316 1036.1 1036.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 580 6.4e-05 1024 180 384 147200 46.4548 13.357 105.949 412.527 578.501 578.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 24 420 0.000512 512 160 552 0 0.81952 0.005984 42.614 43.5213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1230 0.000256 4096 260 1584 66000 13.9868 365.193 418.587 797.821 797.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1730 0.000512 2048 330 384 34800 3.47491 23.7471 104.699 131.964 132.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 750 0.000128 1024 205 1392 102400 14.8916 6.83341 166.478 206.582 394.935 395.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1410 3.2e-05 1024 300 2088 531200 55.3876 26.8021 1307.3 833.614 2223.29 2223.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 6.4e-05 512 60 240 300800 10.5258 6.72973 42.2363 238.085 297.702 297.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.000256 1024 410 624 60800 5.75053 3.38019 44.1049 103.552 156.917 157.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 790 3.2e-05 2048 170 1680 467200 125.23 55.8871 1860.17 1667.24 3708.72 3708.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.000256 4096 210 1872 56000 11.4832 13.939 396.494 419.44 841.431 841.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 580 6.4e-05 1024 180 384 140800 47.4144 13.3472 68.7274 412.757 542.455 542.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 24 420 0.000512 512 160 552 0 0.82192 0.005664 42.4082 43.3183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1230 0.000256 4096 260 1584 66192 13.9967 530.193 419.144 963.391 963.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1730 0.000512 2048 330 384 34944 3.4768 34.0328 104.847 142.399 142.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 750 0.000128 1024 205 1392 103936 15.0384 6.87731 244.354 209.564 475.99 476.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1410 3.2e-05 1024 300 2088 537600 55.1194 26.8955 1910.65 837.287 2830.15 2830.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 6.4e-05 512 60 240 301056 10.4917 6.72186 61.0327 238.698 317.075 317.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.000256 1024 410 624 61824 5.81459 3.41411 64.4607 104.931 178.749 178.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 790 3.2e-05 2048 170 1680 473088 124.529 56.025 2736.25 1675.02 4592.02 4592.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.000256 4096 210 1872 56448 11.4981 13.9437 580.092 419.225 1024.83 1024.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 580 6.4e-05 1024 180 384 143360 47.165 13.3632 101.204 417.173 579.121 579.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1230 0.000256 4096 260 1584 66080 14.0029 348.887 418.818 781.765 781.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1730 0.000512 2048 330 384 34720 3.46931 22.5604 104.467 130.539 130.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 750 0.000128 1024 205 1392 100352 15.0432 6.83328 156.368 207.141 385.542 385.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1410 3.2e-05 1024 300 2088 537600 55.0314 26.8902 1267.54 836.765 2186.41 2186.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 6.4e-05 512 60 240 301056 10.4759 6.8112 40.4072 239.396 297.217 297.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.000256 1024 410 624 60928 5.75318 3.37798 42.1761 103.792 155.231 155.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 790 3.2e-05 2048 170 1680 473088 124.321 56.1541 1801.28 1673.39 3655.34 3655.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.000256 4096 210 1872 56000 11.4581 13.9162 378.81 417.085 821.34 821.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 580 6.4e-05 1024 180 384 129024 47.7785 13.2277 60.5609 404.221 526.001 526.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1230 0.000256 4096 260 1584 66240 13.994 512.805 419.04 945.896 945.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1730 0.000512 2048 330 384 34920 3.47389 33.026 104.709 141.252 141.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 750 0.000128 1024 205 1392 103680 15.0481 6.86525 237.354 208.857 468.284 468.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1410 3.2e-05 1024 300 2088 533760 55.4148 26.8606 1856.38 834.436 2773.29 2773.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 6.4e-05 512 60 240 301440 10.52 6.728 59.5845 238.232 315.197 315.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.000256 1024 410 624 61440 5.84163 3.41549 62.017 104.588 175.992 176.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 790 3.2e-05 2048 170 1680 472320 124.576 55.9862 2644.58 1668.67 4494.02 4494.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.000256 4096 210 1872 56400 11.5472 13.9703 559.697 419.123 1004.41 1004.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 580 6.4e-05 1024 180 384 145920 46.6152 13.3455 100.23 412.254 572.661 572.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 24 420 0.000512 512 160 552 0 0.822464 0.004384 42.6031 43.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1230 0.000256 4096 260 1584 66000 13.9966 330.17 418.75 762.967 763.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1730 0.000512 2048 330 384 34800 3.47667 21.6758 104.79 129.983 130.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 750 0.000128 1024 205 1392 99840 15.0278 6.83213 148.253 206.803 377.071 377.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1410 3.2e-05 1024 300 2088 529920 55.5744 26.8411 1187.74 835.28 2105.63 2105.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 6.4e-05 512 60 240 299520 10.4823 6.71366 38.4265 237.674 293.424 293.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.000256 1024 410 624 59520 5.80579 3.37683 39.4604 103.543 152.317 152.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 790 3.2e-05 2048 170 1680 468480 125.333 55.9291 1689.43 1670.38 3541.26 3541.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.000256 4096 210 1872 56160 11.4992 13.9571 358.462 418.822 802.812 802.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 580 6.4e-05 1024 180 384 138240 47.7017 13.3365 61.5516 412.754 535.553 535.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 24 420 0.000512 512 160 552 0 0.822432 0.004864 41.3823 42.2936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1230 0.000256 4096 260 1584 66176 13.9979 490.101 418.742 922.897 922.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1730 0.000512 2048 330 384 34944 3.47546 31.7353 104.786 140.042 140.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 750 0.000128 1024 205 1392 104448 14.9589 6.84643 228.404 209.041 459.404 459.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1410 3.2e-05 1024 300 2088 536576 54.9844 26.8227 1781.66 835.123 2698.79 2698.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 6.4e-05 512 60 240 301056 10.5028 6.71722 56.7976 238.609 312.751 312.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.000256 1024 410 624 61440 5.81408 3.4113 59.5719 104.677 173.599 173.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 790 3.2e-05 2048 170 1680 471040 124.657 55.9882 2519.67 1670.06 4370.57 4370.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.000256 4096 210 1872 56320 11.4726 13.9321 533.99 418.21 977.678 977.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 580 6.4e-05 1024 180 384 147456 47.1698 13.482 96.6235 417.754 575.242 575.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 24 420 0.000512 512 160 552 0 0.774816 0.005632 40.9978 41.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1230 0.000256 4096 260 1584 66048 13.996 328.925 419.043 762.017 762.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1730 0.000512 2048 330 384 34816 3.47395 21.3391 104.871 129.727 129.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 750 0.000128 1024 205 1392 102400 15.1321 6.85056 150.595 209.361 382.099 382.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1410 3.2e-05 1024 300 2088 532480 55.3287 26.8342 1188.25 835.897 2106.5 2106.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 6.4e-05 512 60 240 299008 10.475 6.71459 38.3514 239.176 294.844 294.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.000256 1024 410 624 61440 5.82874 3.40787 40.2655 104.93 154.564 154.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 790 3.2e-05 2048 170 1680 466944 125.681 55.8992 1679.61 1671.75 3533.14 3533.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.000256 4096 210 1872 56320 11.4904 13.9366 360.719 419.201 805.422 805.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 580 6.4e-05 1024 180 384 147456 47.1794 13.4858 65.2996 418.227 544.404 544.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1230 0.000256 4096 260 1600 66240 14.0141 785.938 419.208 1219.21 1219.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1730 0.000512 2048 330 375 35136 3.4775 47.4421 104.8 155.763 155.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 750 0.000128 1024 205 1400 104960 14.9826 6.83213 185.928 209.606 417.511 417.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1410 3.2e-05 1024 300 2100 539648 55.0065 26.88 1460.98 837.744 2380.81 2380.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 6.4e-05 512 60 250 301312 10.5311 6.71744 90.5706 240.631 348.586 348.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1400 0.000256 1024 410 625 61440 5.83264 3.41632 48.7317 104.895 163.008 163.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 790 3.2e-05 2048 170 1675 476160 124.377 56.0343 2072.84 1675.36 3928.82 3928.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.000256 4096 210 1875 56448 11.5343 13.9393 833.165 419.179 1277.9 1277.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 580 6.4e-05 1024 180 400 155648 45.957 14.0748 162.648 417.628 640.534 640.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 420 0.000512 512 160 550 4096 3.41386 0.831008 1.70998 42.5489 48.684 48.8321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1230 0.000256 4096 260 1600 66200 14.0021 362.484 419.431 795.972 796.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1730 0.000512 2048 330 375 35120 3.47373 39.6409 104.88 148.038 148.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 750 0.000128 1024 205 1400 104960 15.0407 7.90512 166.833 209.809 399.748 399.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1410 3.2e-05 1024 300 2100 538880 55.3573 26.9435 1309.55 838.552 2230.6 2230.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1300 6.4e-05 512 60 250 301120 10.5344 6.7297 43.0328 240.241 300.669 300.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.000256 1024 410 625 61440 5.86346 3.42835 42.9657 105.008 157.396 157.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 790 3.2e-05 2048 170 1675 476160 124.909 56.1977 1858.58 1676.92 3716.81 3716.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.000256 4096 210 1875 56480 11.6226 13.9741 710.988 438.055 1174.72 1174.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 580 6.4e-05 1024 180 400 156160 46.3337 13.5281 133.478 419.507 613.065 613.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 420 0.000512 512 160 550 3840 3.38106 0.820288 1.47846 42.2196 48.088 48.2346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1230 0.000256 4096 260 1600 66160 13.9977 672.788 419.033 1105.87 1105.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1730 0.000512 2048 330 375 35040 3.47533 39.674 104.673 147.869 147.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 750 0.000128 1024 205 1400 104960 15.0177 6.84186 108.83 209.671 340.519 340.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1410 3.2e-05 1024 300 2100 537600 55.2362 26.922 845.223 837.818 1765.39 1765.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 6.4e-05 512 60 250 300800 10.576 6.7215 78.8089 240.544 336.785 336.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1400 0.000256 1024 410 625 60800 5.80403 3.3929 28.4929 104.112 141.93 142.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 790 3.2e-05 2048 170 1675 476160 124.597 56.0663 1201.09 1676.11 3058.07 3058.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.000256 4096 210 1875 56320 11.5429 13.9448 703.255 418.479 1147.31 1147.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 580 6.4e-05 1024 180 400 153600 46.6526 13.5086 139.863 419.066 619.308 619.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 420 0.000512 512 160 550 2560 3.4584 0.817152 0.926944 43.5938 48.9778 49.1224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1230 0.000256 4096 260 1600 66192 14.0001 384.752 419.101 817.907 817.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1730 0.000512 2048 330 375 35136 3.48986 24.0106 104.864 132.409 132.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 750 0.000128 1024 205 1400 104448 15.0249 6.85901 176.573 209.311 407.926 408.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1410 3.2e-05 1024 300 2100 537600 55.2306 26.9028 1393.63 836.805 2312.77 2312.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 6.4e-05 512 60 250 301056 10.4982 6.72198 45.3823 240.381 303.114 303.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.000256 1024 410 625 61440 5.8287 3.40992 46.0717 104.768 160.206 160.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 790 3.2e-05 2048 170 1675 474624 124.543 55.996 1974.7 1672.88 3828.32 3828.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.000256 4096 210 1875 56448 11.5175 13.9595 419.678 419.357 864.583 864.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 580 6.4e-05 1024 180 400 153600 46.1867 13.4611 129.237 416.343 605.447 605.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 420 0.000512 512 160 550 3072 3.42234 0.81744 1.34618 41.8734 47.6584 47.7942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1230 0.000256 4096 260 1600 66144 14.0017 246.489 419.096 679.641 679.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1730 0.000512 2048 330 375 35040 3.47546 43.0405 104.855 151.416 151.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 750 0.000128 1024 205 1400 102912 15.0066 6.82394 112.812 208.345 343.146 343.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1410 3.2e-05 1024 300 2100 537600 55.0685 26.8636 899.461 836.583 1818.17 1818.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1300 6.4e-05 512 60 250 300288 10.4884 6.71126 30.3589 236.042 283.73 283.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.000256 1024 410 625 60672 5.81946 3.40013 29.5986 104.312 143.263 143.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 790 3.2e-05 2048 170 1675 473088 124.471 55.9288 1270.81 1672.98 3124.38 3124.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.000256 4096 210 1875 56256 11.5036 13.9325 751.917 418.795 1196.22 1196.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 580 6.4e-05 1024 180 400 147456 46.3219 13.3591 129.734 412.291 601.92 602.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 12 25 420 0.000512 512 160 550 0 0.776128 0.006112 40.3866 41.2508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1230 0.000256 4096 260 1600 66192 14.007 416.441 419.066 849.569 849.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1730 0.000512 2048 330 375 35112 3.47226 25.8783 104.798 134.192 134.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 750 0.000128 1024 205 1400 103936 15.0748 6.86077 188.259 209.284 419.638 419.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1410 3.2e-05 1024 300 2100 537600 55.2433 26.9287 1482.49 836.403 2401.26 2401.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 6.4e-05 512 60 250 301056 10.5436 6.72704 49.1849 239.288 305.868 305.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.000256 1024 410 625 61376 5.84733 3.41811 49.773 104.756 163.923 164.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 790 3.2e-05 2048 170 1675 474880 124.572 56.1136 2128.13 1672.59 3981.59 3981.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.000256 4096 210 1875 56448 11.5497 13.9735 451.992 419.226 896.818 896.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 580 6.4e-05 1024 180 400 154112 46.4601 13.5346 87.0966 418.335 565.633 565.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 420 0.000512 512 160 550 1792 3.43408 0.793504 1.00794 42.6132 48.0307 48.1841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1230 0.000256 4096 260 1600 66080 13.9933 261.646 418.774 694.466 694.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1730 0.000512 2048 330 375 35056 3.48064 50.2819 104.8 158.605 158.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 750 0.000128 1024 205 1400 103936 15.0331 6.83622 119.985 209.36 351.374 351.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1410 3.2e-05 1024 300 2100 537600 55.1378 26.896 944.591 836.477 1863.3 1863.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1300 6.4e-05 512 60 250 300160 10.4993 6.72259 32.9866 238.999 289.337 289.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.000256 1024 410 625 60928 5.85709 3.4135 31.5469 104.833 145.783 145.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 790 3.2e-05 2048 170 1675 473088 124.523 55.997 1333.68 1672.79 3187.19 3187.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.000256 4096 210 1875 56224 11.4999 13.9511 287.831 418.818 732.18 732.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 580 6.4e-05 1024 180 400 150528 46.1585 13.4223 135.77 413.618 609.185 609.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 14 25 420 0.000512 512 160 550 0 0.7656 0.005472 39.7395 40.5823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1230 0.000256 4096 260 1600 66176 14.0022 429.785 419.013 862.851 862.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1730 0.000512 2048 330 375 35072 3.47142 26.8151 104.708 135.038 135.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 750 0.000128 1024 205 1400 104448 14.9606 6.84957 196.495 208.941 427.403 427.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1410 3.2e-05 1024 300 2100 538624 55.0713 26.9433 1516.87 837.756 2436.84 2437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 6.4e-05 512 60 250 301056 10.4858 6.71539 51.1826 239.626 308.139 308.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.000256 1024 410 625 60928 5.83434 3.40992 51.458 104.593 165.426 165.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 790 3.2e-05 2048 170 1675 475136 124.334 56.047 2200.96 1675.92 4057.46 4057.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.000256 4096 210 1875 56320 11.4869 13.9278 465.638 432.31 923.772 923.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 580 6.4e-05 1024 180 400 155648 45.929 13.6918 91.6066 421.619 573.067 573.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 420 0.000512 512 160 550 4096 3.41949 0.83248 1.88547 41.3284 47.6479 47.8004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1230 0.000256 4096 260 1600 66048 14.0079 284.344 419.092 717.495 717.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1730 0.000512 2048 330 375 34944 3.47277 18.204 104.643 126.361 126.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 750 0.000128 1024 205 1400 104448 14.973 6.85056 129.051 209.243 360.276 360.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1410 3.2e-05 1024 300 2100 536576 55.0055 26.8247 973 835.924 1890.95 1891.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 6.4e-05 512 60 250 301056 10.5046 6.71517 34.611 239.349 291.306 291.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.000256 1024 410 625 60416 5.86707 3.40992 34.192 104.782 148.38 148.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 790 3.2e-05 2048 170 1675 471040 124.655 55.9431 1445.92 1671.69 3298.4 3298.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.000256 4096 210 1875 56064 11.4772 13.9317 310.292 418.685 754.458 754.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 580 6.4e-05 1024 180 400 155648 46.0211 13.5412 128.332 418.161 606.273 606.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 16 25 420 0.000512 512 160 550 0 0.77824 0.023584 39.7592 40.6327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1230 0.000256 4096 260 1600 66168 13.9976 453.833 419.428 887.309 887.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1730 0.000512 2048 330 375 35064 3.46928 28.4437 104.809 136.765 136.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 750 0.000128 1024 205 1400 103680 15.0366 6.99334 208.861 209 440.044 440.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1410 3.2e-05 1024 300 2100 539136 55.208 26.9415 1651.88 838.255 2572.47 2572.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 6.4e-05 512 60 250 301248 10.5223 6.72618 53.9958 241.304 312.68 312.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.000256 1024 410 625 61056 5.84048 3.40992 54.642 104.617 168.637 168.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 790 3.2e-05 2048 170 1675 474624 124.729 56.1737 2334.51 1676.75 4192.35 4192.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.000256 4096 210 1875 56448 11.5548 13.9715 495.179 419.622 940.399 940.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 580 6.4e-05 1024 180 400 152064 46.0623 13.398 94.5981 416.897 571.163 571.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 420 0.000512 512 160 550 2304 3.33747 0.772672 1.3592 40.7354 46.3869 46.5399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1230 0.000256 4096 260 1600 66096 14.0005 324.497 419.432 757.98 758.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1730 0.000512 2048 330 375 34992 3.47907 20.4898 104.815 128.826 128.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 750 0.000128 1024 205 1400 101376 15.0205 6.83827 147.271 207.54 376.825 376.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1410 3.2e-05 1024 300 2100 534528 55.164 26.8329 1176.45 835.25 2093.88 2094.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 6.4e-05 512 60 250 300672 10.5153 6.72176 38.8757 240.192 296.431 296.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.000256 1024 410 625 59904 5.81578 3.38355 38.7727 103.947 152.044 152.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 790 3.2e-05 2048 170 1675 470016 124.811 55.9757 1649.94 1670.4 3501.31 3501.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.000256 4096 210 1875 56160 11.4834 13.9432 353.267 418.402 797.169 797.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 580 6.4e-05 1024 180 400 147456 45.8075 13.8856 66.1943 408.555 534.654 534.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 18 25 420 0.000512 512 160 550 0 0.778688 0.005696 41.0605 41.9223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1230 0.000256 4096 260 1600 66160 14.0049 440.763 419.078 873.901 873.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1730 0.000512 2048 330 375 35040 3.4775 27.6175 104.679 135.818 135.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 750 0.000128 1024 205 1400 104960 15.0115 6.86122 205.885 209.677 437.598 437.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1410 3.2e-05 1024 300 2100 537600 55.1126 26.9169 1599.68 837.901 2519.8 2519.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 6.4e-05 512 60 250 300800 10.5051 6.7279 52.3104 240.308 309.98 310.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.000256 1024 410 625 60800 5.80429 3.39174 53.1708 104.109 166.611 166.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 790 3.2e-05 2048 170 1675 476160 124.283 56.1357 2277.27 1676.02 4133.91 4134.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.000256 4096 210 1875 56320 11.4831 13.953 479.042 418.514 923.066 923.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 580 6.4e-05 1024 180 400 153600 46.501 13.5151 92.9687 419.236 572.433 572.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 420 0.000512 512 160 550 2560 3.45715 0.817024 1.4289 43.2258 49.1128 49.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1230 0.000256 4096 260 1600 66080 13.996 309.634 419.382 743.064 743.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1730 0.000512 2048 330 375 34880 3.4616 19.5456 104.536 127.585 127.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 750 0.000128 1024 205 1400 102400 14.8193 6.82006 141.398 206.502 369.697 369.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1410 3.2e-05 1024 300 2100 537600 55.0092 26.8904 1123.66 838.596 2044.36 2044.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 6.4e-05 512 60 250 300800 10.4969 6.71168 37.007 239.698 294.041 294.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.000256 1024 410 625 60160 5.7585 3.36714 37.3048 103.436 149.995 150.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 790 3.2e-05 2048 170 1675 476160 123.954 56.0098 1596.5 1677.03 3453.68 3453.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.000256 4096 210 1875 56000 11.4654 13.928 334.37 418.445 778.281 778.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 580 6.4e-05 1024 180 400 143360 46.8393 13.3498 61.1761 412.646 534.222 534.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 20 25 420 0.000512 512 160 550 0 0.749568 0.00496 39.6748 40.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1230 0.000256 4096 260 1600 66144 14.006 539.145 419.379 972.584 972.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1730 0.000512 2048 330 375 35040 3.47955 33.5852 104.802 141.908 141.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 750 0.000128 1024 205 1400 102912 14.9892 6.84726 244.954 208.49 475.435 475.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1410 3.2e-05 1024 300 2100 537600 54.9985 26.8714 1942 837.154 2861.21 2861.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 6.4e-05 512 60 250 300288 10.4827 6.71216 64.2426 239.182 320.745 320.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.000256 1024 410 625 60672 5.82006 3.39792 64.4511 104.381 178.179 178.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 790 3.2e-05 2048 170 1675 473088 124.319 56.0172 2746.27 1674.13 4600.94 4601.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.000256 4096 210 1875 56256 11.4728 13.9388 583.885 419.079 1028.45 1028.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 580 6.4e-05 1024 180 400 147456 46.2488 13.3181 108.753 412.56 581.097 581.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 24 25 420 0.000512 512 160 550 0 0.774464 0.004704 40.5308 41.3914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1230 0.000256 4096 260 1600 66048 13.9956 359.77 419.039 792.859 792.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1730 0.000512 2048 330 375 34944 3.46675 22.6341 104.712 130.856 130.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 750 0.000128 1024 205 1400 101376 14.9141 6.81667 161.78 206.379 390.045 390.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1410 3.2e-05 1024 300 2100 534528 54.7912 26.7284 1289.98 832.585 2204.28 2204.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 6.4e-05 512 60 250 299520 10.5215 6.71347 42.8659 238.252 298.478 298.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.000256 1024 410 625 59904 5.76976 3.36896 42.747 103.394 155.408 155.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 790 3.2e-05 2048 170 1675 466944 124.838 55.6668 1813.23 1664.75 3658.68 3658.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.000256 4096 210 1875 55680 11.4658 13.9189 386.593 417.19 829.242 829.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 580 6.4e-05 1024 180 400 147456 46.3017 13.3181 72.7753 412.339 544.953 545.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 24 25 420 0.000512 512 160 550 0 0.776192 0.004096 40.3067 41.1694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1230 0.000256 4096 260 1600 66100 13.998 539.99 419.116 973.16 973.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1730 0.000512 2048 330 375 35000 3.46973 33.5662 104.691 141.77 141.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 750 0.000128 1024 205 1400 104000 15.0088 6.87718 247.089 208.55 477.679 477.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1410 3.2e-05 1024 300 2100 537600 55.2295 26.9603 1938.83 837.572 2858.79 2858.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 6.4e-05 512 60 250 300800 10.5337 6.7295 64.4885 239.313 321.194 321.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.000256 1024 410 625 60800 5.84938 3.41053 64.5552 104.415 178.359 178.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 790 3.2e-05 2048 170 1675 473600 124.744 56.1358 2753.43 1675.57 4610.07 4610.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.000256 4096 210 1875 56400 11.559 13.9878 587.286 419.312 1032.22 1032.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 580 6.4e-05 1024 180 400 147200 46.4717 13.3509 108.764 412.525 581.321 581.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 420 0.000512 512 160 550 3200 3.42877 0.8192 1.98829 42.671 49.0859 49.2363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1230 0.000256 4096 260 1600 66000 13.9968 363.708 418.868 796.627 796.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1730 0.000512 2048 330 375 34800 3.46067 22.639 104.363 130.506 130.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 750 0.000128 1024 205 1400 102400 14.9019 6.83827 163.262 206.418 391.583 391.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1410 3.2e-05 1024 300 2100 531200 55.3586 26.8027 1279.02 832.932 2194.31 2194.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 6.4e-05 512 60 250 300800 10.531 6.72653 43.1598 238.457 299.006 299.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.000256 1024 410 625 59200 5.82819 3.37824 42.5664 103.426 155.326 155.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 790 3.2e-05 2048 170 1675 467200 125.254 55.8121 1815.91 1666.34 3663.52 3663.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.000256 4096 210 1875 56000 11.5032 13.9457 392.316 417.462 835.302 835.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 580 6.4e-05 1024 180 400 140800 47.4226 13.3509 70.0497 412.417 543.452 543.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 25 420 0.000512 512 160 550 0 0.819904 0.004256 41.3368 42.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1230 0.000256 4096 260 1600 66080 13.9971 522.416 418.833 955.299 955.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1730 0.000512 2048 330 375 35056 3.4792 32.7066 104.815 141.046 141.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 750 0.000128 1024 205 1400 103936 15.0487 6.85875 240.701 209.393 472.154 472.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1410 3.2e-05 1024 300 2100 537600 55.1466 26.8966 1896.53 836.604 2815.38 2815.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 6.4e-05 512 60 250 300160 10.4947 6.72288 62.426 240.07 319.841 319.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.000256 1024 410 625 60928 5.86317 3.41565 62.4971 104.85 176.756 176.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 790 3.2e-05 2048 170 1675 473088 124.516 56.0445 2671.37 1673.15 4525.27 4525.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.000256 4096 210 1875 56224 11.5035 13.9551 565.426 418.876 1009.84 1009.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 580 6.4e-05 1024 180 400 150528 46.1255 13.3652 108.27 413.854 581.83 582.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 28 25 420 0.000512 512 160 550 0 0.74752 0.004448 41.0154 41.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1230 0.000256 4096 260 1600 65856 14.006 341.504 418.235 773.798 773.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1730 0.000512 2048 330 375 34944 3.48045 21.6266 104.812 129.963 130.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 750 0.000128 1024 205 1400 100352 15.0334 6.87293 152.759 207.135 381.956 382.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1410 3.2e-05 1024 300 2100 537600 55.0238 26.8692 1239.31 836.737 2158.13 2158.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 6.4e-05 512 60 250 299264 10.5047 6.71949 40.7621 239.933 298.044 298.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.000256 1024 410 625 59136 5.84525 3.38211 40.4601 103.798 153.613 153.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 790 3.2e-05 2048 170 1675 473088 124.294 56.0588 1747.35 1673.29 3601.19 3601.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.000256 4096 210 1875 55552 11.4443 13.9109 365.296 417.818 808.542 808.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 580 6.4e-05 1024 180 400 143360 45.7315 13.2315 67.7078 404.205 531.08 531.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 28 25 420 0.000512 512 160 550 0 0.749344 0.004096 38.9584 39.7928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1230 0.000256 4096 260 1600 66120 14.0018 504.624 419.031 937.711 937.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1730 0.000512 2048 330 375 35040 3.4697 31.7383 104.779 140.031 140.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 750 0.000128 1024 205 1400 103680 15.0428 6.8687 232.211 208.856 463.136 463.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1410 3.2e-05 1024 300 2100 533760 55.4019 26.8687 1819.4 834.412 2736.28 2736.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 6.4e-05 512 60 250 300480 10.5248 6.72563 60.3152 238.799 316.496 316.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.000256 1024 410 625 60480 5.88342 3.4177 60.6646 104.586 174.679 174.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 790 3.2e-05 2048 170 1675 472320 124.559 56.0793 2576.49 1669.29 4426.62 4426.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.000256 4096 210 1875 56400 11.55 13.9706 548.397 419.115 993.109 993.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 580 6.4e-05 1024 180 400 145920 46.6239 13.3443 100.919 414.538 575.642 575.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 420 0.000512 512 160 550 3840 3.38915 0.818912 2.27706 41.6135 48.2758 48.4287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1230 0.000256 4096 260 1600 66000 14.0001 332.923 419.346 766.325 766.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1730 0.000512 2048 330 375 34800 3.46842 20.8143 104.531 128.861 128.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 750 0.000128 1024 205 1400 99840 15.0284 7.29088 148.847 206.597 377.925 378.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1410 3.2e-05 1024 300 2100 529920 55.5767 26.8476 1195.15 835.198 2112.97 2113.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 6.4e-05 512 60 250 299520 10.4753 6.70938 40.1955 238.205 295.709 295.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.000256 1024 410 625 59520 5.8095 3.37734 40.005 103.531 152.853 152.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 790 3.2e-05 2048 170 1675 468480 125.336 56.2343 1691.28 1670.21 3543.26 3543.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.000256 4096 210 1875 56160 11.4978 13.9485 361.863 418.843 806.227 806.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 580 6.4e-05 1024 180 400 138240 47.7239 13.3378 63.7851 412.718 537.77 537.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 25 420 0.000512 512 160 550 0 0.823168 0.00528 41.383 42.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1230 0.000256 4096 260 1600 66048 14.0042 483.717 418.69 916.464 916.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1730 0.000512 2048 330 375 34944 3.46726 30.2707 104.548 138.329 138.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 750 0.000128 1024 205 1400 104448 14.9532 7.32253 223.31 209.043 454.787 454.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1410 3.2e-05 1024 300 2100 536576 54.9832 26.8247 1742.36 835.262 2659.63 2659.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 6.4e-05 512 60 250 301056 10.4985 6.71453 57.8807 239.142 314.366 314.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.000256 1024 410 625 60416 5.86666 3.40966 57.8763 104.684 171.961 172.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 790 3.2e-05 2048 170 1675 471040 124.634 56.0332 2453.84 1670.09 4304.8 4304.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.000256 4096 210 1875 56064 11.4759 13.9217 522.105 418.226 965.802 965.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 580 6.4e-05 1024 180 400 155648 45.9229 13.4799 102.91 417.76 580.286 580.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 32 25 420 0.000512 512 160 550 0 0.77632 0.00432 42.0559 42.9213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1230 0.000256 4096 260 1600 65792 13.999 340.691 418.007 772.747 772.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1730 0.000512 2048 330 375 34816 3.47136 20.9912 104.536 129.039 129.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 750 0.000128 1024 205 1400 102400 15.1267 6.84557 154.169 209.212 385.507 385.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1410 3.2e-05 1024 300 2100 532480 55.3505 26.8227 1218.99 835.296 2136.65 2136.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 6.4e-05 512 60 250 299008 10.4812 6.7136 40.7947 239.391 297.511 297.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.000256 1024 410 625 59392 5.91866 3.4111 40.3855 104.849 154.692 154.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 790 3.2e-05 2048 170 1675 466944 125.682 56.0552 1719.26 1670.94 3572.13 3572.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.000256 4096 210 1875 55808 11.4793 13.9413 369.819 418.986 814.3 814.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 580 6.4e-05 1024 180 400 147456 47.184 13.4876 69.017 419.387 549.283 549.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1230 0.000256 4096 260 1600 66240 14.008 647.916 419.189 1081.17 1081.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1730 0.000512 2048 330 384 35072 3.48765 39.34 104.878 147.751 147.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 750 0.000128 1024 205 1408 105472 14.9402 6.85264 164.181 209.589 395.725 395.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1410 3.2e-05 1024 300 2112 539648 55.1643 26.8818 1282.9 837.696 2202.84 2203.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 6.4e-05 512 60 256 300288 10.557 6.71859 76.5546 241.406 335.368 335.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1400 0.000256 1024 410 608 61952 5.8161 3.41811 42.3252 104.899 156.587 156.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 790 3.2e-05 2048 170 1696 471040 125.697 56.0151 1825.33 1675.18 3682.43 3682.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.000256 4096 210 1856 56832 11.5389 13.9454 694.087 419.062 1138.71 1138.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 580 6.4e-05 1024 180 384 135168 49.0751 13.4821 108.418 417.602 588.801 588.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 420 0.000512 512 160 544 1024 3.57565 0.83168 0.656224 42.6366 47.8862 48.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1230 0.000256 4096 260 1600 66176 13.994 643.723 419.044 1076.81 1076.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1730 0.000512 2048 330 384 35008 3.48272 39.7879 104.796 148.108 148.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 750 0.000128 1024 205 1408 104448 14.9425 7.10042 104.932 208.967 336.097 336.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1410 3.2e-05 1024 300 2112 538624 55.0842 26.8798 822.179 837.8 1742.13 1742.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 6.4e-05 512 60 256 300032 10.5882 6.7151 76.2504 242.655 336.34 336.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1400 0.000256 1024 410 608 61440 5.81274 3.40746 27.7472 104.605 141.7 141.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 790 3.2e-05 2048 170 1696 471040 125.715 55.9826 1173.33 1675.43 3030.66 3030.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 830 0.000256 4096 210 1856 56704 11.5359 13.9347 712.099 418.576 1156.22 1156.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 580 6.4e-05 1024 180 384 135168 49.1938 13.4834 114.527 417.68 595.104 595.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1230 0.000256 4096 260 1600 66200 13.9983 359.955 419.255 793.26 793.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1730 0.000512 2048 330 384 35040 3.47965 40.4804 104.827 148.834 148.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 750 0.000128 1024 205 1408 104960 15.0415 6.84442 167.551 209.644 399.24 399.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1410 3.2e-05 1024 300 2112 538880 55.3215 26.9434 1310.43 837.89 2230.77 2230.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1300 6.4e-05 512 60 256 300160 10.5675 6.73142 44.0381 242.132 303.599 303.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.000256 1024 410 608 62080 5.83645 3.42266 42.9871 104.925 157.296 157.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 790 3.2e-05 2048 170 1696 471040 126.015 56.1316 1860.13 1676.46 3718.93 3719.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.000256 4096 210 1856 56800 11.6163 13.9769 717.062 419.294 1162.02 1162.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 580 6.4e-05 1024 180 384 135680 49.2475 13.5261 106.58 419.076 588.64 588.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 32 420 0.000512 512 160 544 0 0.835072 0.006144 41.9095 42.8254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1230 0.000256 4096 260 1600 66160 14.0006 231.779 419.068 664.901 664.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1730 0.000512 2048 330 384 34960 3.48374 41.1232 104.838 149.486 149.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 750 0.000128 1024 205 1408 104960 15.0036 6.84141 107.752 209.678 339.429 339.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1410 3.2e-05 1024 300 2112 537600 55.1763 26.9106 843.346 837.887 1763.51 1763.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1300 6.4e-05 512 60 256 300160 10.5583 6.72563 79.7353 241.374 338.522 338.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.000256 1024 410 608 61440 5.7696 3.38541 27.6065 104.116 141.005 141.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 790 3.2e-05 2048 170 1696 471040 125.71 56.1091 1199.72 1675.59 3057.32 3057.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.000256 4096 210 1856 56640 11.5429 13.9507 703.456 418.51 1147.53 1147.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 580 6.4e-05 1024 180 384 133120 49.6868 13.5192 107.94 419.111 590.473 590.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 32 420 0.000512 512 160 544 0 0.818304 0.004672 43.1239 44.0286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1230 0.000256 4096 260 1600 66192 13.9963 389.164 418.972 822.184 822.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1730 0.000512 2048 330 384 35040 3.49184 25.1433 104.816 133.494 133.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 750 0.000128 1024 205 1408 105216 14.9226 6.84995 181.355 209.243 412.524 412.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1410 3.2e-05 1024 300 2112 537600 55.1738 26.8985 1408.58 836.268 2327.11 2327.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 6.4e-05 512 60 256 299904 10.5234 6.7191 46.5597 240.712 304.64 304.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.000256 1024 410 608 61824 5.81024 3.85776 46.5956 104.734 161.124 161.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 790 3.2e-05 2048 170 1696 470016 125.52 56.1207 2016.4 1673.04 3871.27 3871.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.000256 4096 210 1856 56736 11.5093 13.9516 422.18 419.079 866.794 866.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 580 6.4e-05 1024 180 384 132096 49.2395 13.4519 113.731 416.214 592.849 593.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 32 420 0.000512 512 160 544 0 0.819712 0.005664 42.9857 43.8957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1230 0.000256 4096 260 1600 66144 13.9958 248.575 419.031 681.655 681.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1730 0.000512 2048 330 384 34944 3.47955 47.0964 104.71 155.331 155.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 750 0.000128 1024 205 1408 104448 14.8763 6.82394 116.688 208.311 346.859 346.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1410 3.2e-05 1024 300 2112 537600 55.0366 26.8571 910.254 836.444 1828.8 1828.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1300 6.4e-05 512 60 256 299520 10.4928 6.7152 31.7548 239.681 288.779 288.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.000256 1024 410 608 61440 5.77427 3.40275 30.2652 104.294 143.866 143.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 790 3.2e-05 2048 170 1696 470016 125.288 56.0251 1290.43 1672.72 3144.65 3144.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.000256 4096 210 1856 56640 11.4948 13.928 803.364 419.632 1248.49 1248.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 580 6.4e-05 1024 180 384 129024 48.9938 13.3334 101.344 412.359 576.247 576.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1230 0.000256 4096 260 1600 66192 14.0124 385.63 419.429 819.124 819.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1730 0.000512 2048 330 384 35000 3.47718 24.7035 104.838 133.062 133.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 750 0.000128 1024 205 1408 104832 15.0059 6.86278 178.936 209.457 410.422 410.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1410 3.2e-05 1024 300 2112 537600 55.3003 26.9236 1395.13 837.113 2314.66 2314.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 6.4e-05 512 60 256 300160 10.5518 6.72768 46.2123 240.069 303.687 303.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.000256 1024 410 608 61824 5.82093 3.41811 46.2467 104.845 160.46 160.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 790 3.2e-05 2048 170 1696 469504 126.046 56.021 1978.75 1674.04 3835.04 3835.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.000256 4096 210 1856 56784 11.5431 13.9725 415.394 419.58 860.561 860.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 580 6.4e-05 1024 180 384 132608 49.628 13.525 68.736 418.796 550.893 551.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 32 420 0.000512 512 160 544 0 0.79328 0.004096 41.5207 42.3977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1230 0.000256 4096 260 1600 66080 14.0013 246.968 418.777 679.799 679.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1730 0.000512 2048 330 384 34944 3.47763 16.3124 104.876 124.71 124.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 750 0.000128 1024 205 1408 103936 15.0516 6.85389 113.892 209.358 345.314 345.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1410 3.2e-05 1024 300 2112 537600 55.1575 27.0889 892.176 836.634 1811.25 1811.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 6.4e-05 512 60 256 299264 10.514 6.71776 30.1363 239.727 287.225 287.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.000256 1024 410 608 61824 5.82128 3.41402 30.0079 104.835 144.204 144.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 790 3.2e-05 2048 170 1696 469504 125.781 55.9985 1266.36 1672.8 3121.15 3121.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.000256 4096 210 1856 56672 11.4964 13.9549 270.028 418.824 714.377 714.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 580 6.4e-05 1024 180 384 129024 49.3563 13.3702 97.7906 413.621 574.359 574.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1230 0.000256 4096 260 1600 66024 13.9897 204.12 418.708 636.871 636.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1730 0.000512 2048 330 384 34776 3.46608 42.8362 104.551 150.898 150.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 750 0.000128 1024 205 1408 104832 15.0248 6.84502 94.0929 209.399 325.517 325.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1410 3.2e-05 1024 300 2112 537600 55.2299 26.9251 729.289 836.428 1648.06 1648.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1300 6.4e-05 512 60 256 299712 10.5504 6.73203 26.4668 239.321 283.201 283.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.000256 1024 410 608 61824 5.8399 3.4304 24.7483 104.893 139.04 139.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 790 3.2e-05 2048 170 1696 467712 126.094 56.1992 1033.14 1673.27 2888.9 2889.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.000256 4096 210 1856 56448 11.5941 13.9799 716.096 419.181 1160.93 1161.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 580 6.4e-05 1024 180 384 129024 50.1983 13.533 96.8555 418.423 579.231 579.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 32 420 0.000512 512 160 544 0 0.819296 0.005888 42.4421 43.3422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1230 0.000256 4096 260 1600 66176 14.0104 391.321 418.937 824.322 824.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1730 0.000512 2048 330 384 35008 3.47955 25.03 104.765 133.317 133.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 750 0.000128 1024 205 1408 104448 14.9418 6.85021 178.309 208.909 409.164 409.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1410 3.2e-05 1024 300 2112 538624 55.0976 26.878 1373.69 837.591 2293.46 2293.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 6.4e-05 512 60 256 300032 10.5292 6.71949 47.1466 240.211 304.739 304.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.000256 1024 410 608 61440 5.82342 3.40816 46.4554 104.575 160.394 160.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 790 3.2e-05 2048 170 1696 471040 125.685 56.0046 2018.88 1675.14 3875.91 3876.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.000256 4096 210 1856 56704 11.4808 13.9387 423.185 418.597 867.277 867.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 580 6.4e-05 1024 180 384 135168 48.9903 13.501 71.3671 417.628 551.704 551.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1230 0.000256 4096 260 1600 66048 14.0029 262.969 418.763 695.788 695.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1730 0.000512 2048 330 384 34944 3.4775 17.3569 104.811 125.689 125.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 750 0.000128 1024 205 1408 104448 14.9655 6.85056 119.036 209.068 350.075 350.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1410 3.2e-05 1024 300 2112 536576 55.0014 26.8469 887.086 835.277 1804.4 1804.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 6.4e-05 512 60 256 300032 10.5237 6.71606 32.511 240.86 290.742 290.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.000256 1024 410 608 61440 5.82582 3.41078 31.6405 104.886 145.893 146.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 790 3.2e-05 2048 170 1696 466944 125.709 55.8642 1345.7 1670.95 3198.41 3198.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.000256 4096 210 1856 56576 11.4836 13.9275 287.334 418.288 731.107 731.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 580 6.4e-05 1024 180 384 131072 49.6089 13.4825 47.4106 417.821 528.533 528.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1230 0.000256 4096 260 1600 66048 13.9999 219.029 419.101 652.183 652.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1730 0.000512 2048 330 384 34752 3.4672 14.3211 104.584 122.415 122.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 750 0.000128 1024 205 1408 101376 14.9038 6.82166 96.7259 206.416 325.022 325.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1410 3.2e-05 1024 300 2112 534528 54.8367 26.7341 738.443 832.618 1652.82 1652.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 6.4e-05 512 60 256 299520 10.5147 6.71584 27.1632 239.064 283.585 283.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.000256 1024 410 608 59904 5.78266 3.37101 26.0382 103.415 138.738 138.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 790 3.2e-05 2048 170 1696 466944 124.894 55.7937 1113.41 1665.03 2959.32 2959.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.000256 4096 210 1856 56064 11.4485 13.9196 236.84 417.259 679.54 679.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 580 6.4e-05 1024 180 384 122880 50.1065 13.3185 84.9421 412.417 561.005 561.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1230 0.000256 4096 260 1600 66168 14.0101 553.986 418.931 986.979 987.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1730 0.000512 2048 330 384 34992 3.47546 35.3109 104.74 143.568 143.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 750 0.000128 1024 205 1408 104832 14.9365 6.86646 258.882 208.742 489.585 489.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1410 3.2e-05 1024 300 2112 539136 55.1921 26.9455 2019.45 837.252 2939.03 2939.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 6.4e-05 512 60 256 300096 10.5369 6.72973 66.2451 240.668 324.304 324.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.000256 1024 410 608 61632 5.81619 3.40934 66.6819 104.495 180.533 180.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 790 3.2e-05 2048 170 1696 470016 126.01 56.1977 2851.71 1674.32 4708.43 4708.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.000256 4096 210 1856 56736 11.5383 13.9747 596.521 419.026 1041.13 1041.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 580 6.4e-05 1024 180 384 129024 49.461 13.402 96.0026 414.15 573.222 573.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1230 0.000256 4096 260 1600 66096 14.0003 346.954 419.104 780.111 780.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1730 0.000512 2048 330 384 34848 3.476 22.1242 104.592 130.234 130.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 750 0.000128 1024 205 1408 103680 14.8496 6.84851 162.049 207.376 391.279 391.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1410 3.2e-05 1024 300 2112 534528 55.1463 26.8468 1261.76 834.57 2178.52 2178.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 6.4e-05 512 60 256 299520 10.5343 6.72563 42.9766 239.326 299.692 299.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.000256 1024 410 608 61056 5.76778 3.38944 41.8142 103.861 154.96 155.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 790 3.2e-05 2048 170 1696 465408 125.794 56.0333 1774.57 1669.61 3626.2 3626.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.000256 4096 210 1856 56448 11.4852 13.9429 377.456 418.202 821.163 821.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 580 6.4e-05 1024 180 384 119808 49.8164 13.6111 56.9633 408.225 528.829 528.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1230 0.000256 4096 260 1600 65880 13.9924 283.689 418.606 716.341 716.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1730 0.000512 2048 330 384 34776 3.46403 18.5166 104.664 126.688 126.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 750 0.000128 1024 205 1408 103680 15.0539 6.85875 134.892 209.162 366.126 366.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1410 3.2e-05 1024 300 2112 532224 55.5076 26.8742 1045.48 835.447 1963.51 1963.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 6.4e-05 512 60 256 298944 10.5014 6.72262 35.7248 238.761 291.839 291.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.000256 1024 410 608 60480 5.88979 3.42019 34.876 104.806 149.121 149.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 790 3.2e-05 2048 170 1696 463104 126.628 56.0721 1462.55 1670.33 3315.78 3315.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.000256 4096 210 1856 56160 11.5117 13.9613 308.241 419.756 753.546 753.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 580 6.4e-05 1024 180 384 124416 49.2693 13.271 49.2798 408.61 520.641 520.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1230 0.000256 4096 260 1600 66160 13.998 517.019 419.391 950.458 950.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1730 0.000512 2048 330 384 34960 3.47597 32.8622 104.793 141.173 141.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 750 0.000128 1024 205 1408 104960 15.001 6.86512 240.518 209.84 472.379 472.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1410 3.2e-05 1024 300 2112 537600 55.093 26.9251 1863.48 838.524 2784.21 2784.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 6.4e-05 512 60 256 300160 10.5266 6.72768 62.4337 241.068 320.887 320.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.000256 1024 410 608 61440 5.77037 3.38749 61.6837 104.2 175.17 175.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 790 3.2e-05 2048 170 1696 471040 125.595 56.0783 2665.47 1676.87 4524.21 4524.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.000256 4096 210 1856 56640 11.4919 13.9505 558.109 418.833 1002.46 1002.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 580 6.4e-05 1024 180 384 133120 49.5638 13.5135 92.689 419.425 575.412 575.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 32 420 0.000512 512 160 544 0 0.81712 0.006144 42.1292 43.0342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1230 0.000256 4096 260 1600 66080 14.0029 351.254 419.43 784.741 784.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1730 0.000512 2048 330 384 34880 3.4823 22.3782 104.8 130.704 130.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 750 0.000128 1024 205 1408 102400 14.8234 6.82803 158.031 206.528 386.365 386.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1410 3.2e-05 1024 300 2112 537600 54.996 26.8902 1249.71 838.701 2170.49 2170.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 6.4e-05 512 60 256 299520 10.5097 6.71197 41.7839 240.078 299.214 299.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.000256 1024 410 608 60160 5.75923 3.36819 41.2133 103.444 153.915 154.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 790 3.2e-05 2048 170 1696 471040 125.298 56.1566 1792.7 1677.56 3651.9 3652.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.000256 4096 210 1856 56320 11.4602 13.9305 374.103 418.435 818.006 818.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 580 6.4e-05 1024 180 384 122880 49.8841 13.3324 57.8631 414.395 535.684 535.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1230 0.000256 4096 260 1600 66000 13.9949 292.207 419.385 725.637 725.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1730 0.000512 2048 330 384 34800 3.48211 18.681 104.79 126.996 127.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 750 0.000128 1024 205 1408 99840 15.0352 6.82774 129.699 206.612 358.325 358.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1410 3.2e-05 1024 300 2112 529920 55.5837 26.8881 1036.2 835.272 1954.14 1954.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 6.4e-05 512 60 256 297600 10.5144 6.70867 35.1328 239.807 292.291 292.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.000256 1024 410 608 59520 5.80803 3.37715 34.0951 103.542 146.946 147.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 790 3.2e-05 2048 170 1696 468480 125.362 55.9288 1493.6 1670.57 3345.65 3345.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.000256 4096 210 1856 56160 11.4831 13.9489 312.002 418.818 756.323 756.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 580 6.4e-05 1024 180 384 122880 49.967 13.3325 48.7102 412.757 524.975 525.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 32 420 0.000512 512 160 544 0 0.821504 0.00528 42.4379 43.3459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1230 0.000256 4096 260 1600 66144 14.0037 490.084 419.431 923.571 923.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1730 0.000512 2048 330 384 34944 3.47888 31.4737 104.806 139.801 139.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 750 0.000128 1024 205 1408 104448 14.8576 6.85818 228.434 208.513 458.814 458.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1410 3.2e-05 1024 300 2112 537600 55.0044 26.8555 1783.78 837.259 2703.09 2703.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 6.4e-05 512 60 256 299520 10.4929 6.71277 59.4154 239.723 316.468 316.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 1024 410 608 61440 5.78371 3.40157 58.8463 104.395 172.553 172.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 790 3.2e-05 2048 170 1696 470016 125.267 55.98 2530.28 1674.36 4386.08 4386.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.000256 4096 210 1856 56640 11.4727 13.9325 527.974 420.763 974.213 974.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 580 6.4e-05 1024 180 384 129024 48.9752 13.4818 85.3927 412.619 560.677 560.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1230 0.000256 4096 260 1600 66048 14.0001 315.578 419.342 748.973 749.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1730 0.000512 2048 330 384 34752 3.46326 20.1768 104.524 128.206 128.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 750 0.000128 1024 205 1408 101376 14.9134 6.82326 144.55 206.533 372.98 373.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1410 3.2e-05 1024 300 2112 534528 54.7879 26.7694 1146.47 833.088 2061.31 2061.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 6.4e-05 512 60 256 299520 10.5152 6.7159 38.8672 238.944 295.173 295.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.000256 1024 410 608 59904 5.77261 3.36957 37.8197 103.469 150.558 150.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 790 3.2e-05 2048 170 1696 466944 124.883 55.6443 1625.2 1665.98 3471.9 3472.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.000256 4096 210 1856 56064 11.4475 13.9081 339.105 417.559 782.092 782.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 580 6.4e-05 1024 180 384 122880 49.9388 13.3226 53.5183 412.658 529.651 529.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1230 0.000256 4096 260 1600 65952 13.9978 277.035 419.037 710.123 710.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1730 0.000512 2048 330 384 34560 3.45027 17.9384 104.187 125.617 125.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 750 0.000128 1024 205 1408 101376 14.6986 6.80166 125.418 204.444 351.524 351.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1410 3.2e-05 1024 300 2112 525312 55.2142 26.5578 981.874 828.468 1892.31 1892.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 6.4e-05 512 60 256 297216 10.5216 6.70925 33.3118 237.773 288.448 288.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.000256 1024 410 608 59904 5.7039 3.34221 32.8843 102.49 144.552 144.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 790 3.2e-05 2048 170 1696 460800 124.804 55.3124 1397.93 1656.89 3235.14 3235.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.000256 4096 210 1856 56448 11.4716 13.9356 297.089 418.721 741.297 741.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 580 6.4e-05 1024 180 384 110592 49.1081 13.16 42.3804 396.004 500.869 501.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1230 0.000256 4096 260 1600 66100 13.9916 484.252 419.115 917.41 917.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1730 0.000512 2048 330 384 35000 3.48832 30.8515 104.944 139.328 139.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 750 0.000128 1024 205 1408 104000 15.0218 6.86483 223.463 208.555 454.058 454.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1410 3.2e-05 1024 300 2112 537600 55.244 26.9564 1750.04 837.584 2670.02 2670.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 6.4e-05 512 60 256 300000 10.556 6.73357 58.5472 239.884 315.852 315.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.000256 1024 410 608 61600 5.81216 3.41197 58.193 104.415 171.96 172.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 790 3.2e-05 2048 170 1696 470400 125.806 56.0864 2486.55 1675.61 4344.24 4344.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.000256 4096 210 1856 56600 11.5673 13.9837 519.254 419.322 964.203 964.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 580 6.4e-05 1024 180 384 128000 49.3595 13.3484 83.4994 412.512 558.934 559.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 32 420 0.000512 512 160 544 0 0.817472 0.006144 42.6122 43.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1230 0.000256 4096 260 1600 66000 13.9945 334.651 418.877 767.577 767.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1730 0.000512 2048 330 384 34800 3.47139 21.2862 104.608 129.409 129.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 750 0.000128 1024 205 1408 102400 14.9007 6.83213 153.112 206.422 381.419 381.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1410 3.2e-05 1024 300 2112 531200 55.3846 26.8021 1198.67 832.941 2114 2114.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 6.4e-05 512 60 256 299200 10.559 6.72973 40.7984 240.049 298.261 298.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.000256 1024 410 608 60800 5.75184 3.3809 40.1898 103.421 152.872 152.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 790 3.2e-05 2048 170 1696 467200 125.247 55.8756 1715.76 1666.34 3563.42 3563.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.000256 4096 210 1856 56000 11.498 13.9449 359.413 417.462 802.388 802.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 580 6.4e-05 1024 180 384 128000 49.3755 13.3472 58.4227 412.42 533.778 533.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 32 420 0.000512 512 160 544 0 0.821248 0.005504 41.3421 42.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1230 0.000256 4096 260 1600 65700 13.9827 276.518 417.741 708.291 708.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1730 0.000512 2048 330 384 34800 3.49027 18.0756 104.863 126.473 126.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 750 0.000128 1024 205 1408 100800 15.0253 6.83827 125.864 206.518 354.395 354.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1410 3.2e-05 1024 300 2112 537600 55.2539 26.9618 1012.78 837.237 1932.42 1932.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 6.4e-05 512 60 256 300000 10.5767 6.73587 34.1893 240.715 292.342 292.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.000256 1024 410 608 60000 5.81805 3.38115 33.0155 103.535 145.878 145.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 790 3.2e-05 2048 170 1696 470400 125.98 56.0994 1436.64 1674.3 3293.21 3293.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.000256 4096 210 1856 55800 11.5446 13.9284 297.564 416.862 739.971 740.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 580 6.4e-05 1024 180 384 115200 51.3696 13.357 44.5668 412.5 522.006 522.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1230 0.000256 4096 260 1600 66080 13.9972 468.639 418.84 901.527 901.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1730 0.000512 2048 330 384 34944 3.4745 30.1348 104.767 138.418 138.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 750 0.000128 1024 205 1408 103936 15.0379 6.85283 217.252 209.4 448.703 448.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1410 3.2e-05 1024 300 2112 537600 55.1014 26.9011 1699.43 836.602 2618.23 2618.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 6.4e-05 512 60 256 299264 10.5198 6.72176 56.6595 240.682 314.713 314.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.000256 1024 410 608 61824 5.81699 3.41331 56.8746 104.851 171.085 171.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 790 3.2e-05 2048 170 1696 469504 125.677 56.1911 2428.21 1673.03 4283.3 4283.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.000256 4096 210 1856 56672 11.5036 13.951 509.994 418.882 954.402 954.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 580 6.4e-05 1024 180 384 129024 49.2805 13.3752 82.0106 413.688 558.57 558.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1230 0.000256 4096 260 1600 65856 13.994 325.017 418.163 757.227 757.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1730 0.000512 2048 330 384 34720 3.47034 20.9026 104.445 128.861 128.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 750 0.000128 1024 205 1408 100352 15.0376 6.83418 146.165 207.106 375.295 375.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1410 3.2e-05 1024 300 2112 537600 55.0376 26.8683 1180.73 836.608 2099.44 2099.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 6.4e-05 512 60 256 299264 10.5179 6.71517 39.3854 239.436 296.187 296.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.000256 1024 410 608 60928 5.76582 3.49379 38.846 103.779 152.015 152.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 790 3.2e-05 2048 170 1696 465920 126.06 56.1823 1667.49 1673.03 3522.96 3523.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.000256 4096 210 1856 56000 11.4524 13.9121 349.213 417.012 791.665 791.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 580 6.4e-05 1024 180 384 114688 49.9922 13.226 50.9517 404.144 518.525 518.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1230 0.000256 4096 260 1600 65856 13.9907 267.682 419.08 700.809 700.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1730 0.000512 2048 330 384 34608 3.46822 17.6722 104.522 125.706 125.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 750 0.000128 1024 205 1408 102144 15.2206 6.86474 123.439 209.816 355.494 355.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1410 3.2e-05 1024 300 2112 537600 55.1479 26.9046 978.45 837.371 1898.07 1898.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 6.4e-05 512 60 256 298368 10.5558 6.72154 32.768 239.661 289.831 289.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.000256 1024 410 608 59136 5.68256 3.31158 31.772 101.601 142.495 142.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 790 3.2e-05 2048 170 1696 462336 127.107 56.0719 1366.21 1674.57 3224.15 3224.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.000256 4096 210 1856 55776 11.4427 13.8799 285.812 416.711 727.922 728.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 580 6.4e-05 1024 180 384 107520 51.2519 13.2347 40.5369 404.591 509.827 509.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1230 0.000256 4096 260 1600 66120 14.001 461.683 419.035 894.776 894.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1730 0.000512 2048 330 384 34920 3.48013 29.3652 104.708 137.598 137.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 750 0.000128 1024 205 1408 103680 15.0613 7.20563 210.502 208.855 441.782 441.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1410 3.2e-05 1024 300 2112 533760 55.3928 26.8752 1639.86 834.429 2556.75 2556.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 6.4e-05 512 60 256 299520 10.553 6.73171 55.4605 239.41 312.283 312.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.000256 1024 410 608 61440 5.83306 3.41645 54.6451 104.587 168.611 168.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 790 3.2e-05 2048 170 1696 468480 125.615 55.9391 2372.26 1668.71 4222.72 4222.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.000256 4096 210 1856 56640 11.5501 13.9752 502.587 420.62 948.807 948.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 580 6.4e-05 1024 180 384 130560 48.9043 13.3464 80.4481 412.264 555.179 555.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 30 32 420 0.000512 512 160 544 0 0.81952 0.004832 41.3659 42.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1230 0.000256 4096 260 1600 66000 13.9924 328.866 419.606 762.516 762.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1730 0.000512 2048 330 384 34800 3.4775 21.2306 104.802 129.554 129.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 750 0.000128 1024 205 1408 99840 15.0384 6.82794 146.677 206.635 375.335 375.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1410 3.2e-05 1024 300 2112 529920 55.6064 26.841 1175.92 835.396 2093.95 2094.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 6.4e-05 512 60 256 297600 10.5275 6.71334 39.5261 239.84 296.733 296.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.000256 1024 410 608 59520 5.8063 3.3751 38.7974 103.555 151.662 151.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 790 3.2e-05 2048 170 1696 468480 125.328 55.9119 1689.17 1671.46 3542.07 3542.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.000256 4096 210 1856 56160 11.4848 13.9592 351.651 418.873 796.039 796.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 580 6.4e-05 1024 180 384 122880 49.9571 13.3346 55.4052 412.801 531.707 531.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 30 32 420 0.000512 512 160 544 0 0.819552 0.004512 42.4374 43.3444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1230 0.000256 4096 260 1600 65880 13.9937 269.934 419.439 703.417 703.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1730 0.000512 2048 330 384 34560 3.46931 17.2973 104.484 125.292 125.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 750 0.000128 1024 205 1408 103680 15.0922 6.8641 126.812 209.378 358.302 358.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1410 3.2e-05 1024 300 2112 529920 55.7154 26.8849 974.759 835.55 1893.1 1893.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 6.4e-05 512 60 256 296640 10.588 6.71949 33.1971 239.958 290.588 290.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.000256 1024 410 608 60480 5.90208 3.42627 32.6551 105.005 147.112 147.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 790 3.2e-05 2048 170 1696 460800 127.211 56.1877 1376.62 1670.91 3231.12 3231.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.000256 4096 210 1856 56160 11.5384 13.9674 292.349 419.527 737.454 737.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 580 6.4e-05 1024 180 384 115200 49.6451 13.2304 43.8409 402.652 509.572 509.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1230 0.000256 4096 260 1600 66048 14.0049 462.103 418.699 894.86 894.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1730 0.000512 2048 330 384 34944 3.47872 29.8455 104.792 138.161 138.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 750 0.000128 1024 205 1408 104448 14.9597 7.01184 215.198 209.042 446.368 446.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1410 3.2e-05 1024 300 2112 536576 54.9888 27.2868 1677.1 835.137 2594.7 2594.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 6.4e-05 512 60 256 300032 10.5258 6.71523 55.8381 240.792 313.997 314.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.000256 1024 410 608 61440 5.81635 3.40634 55.6342 104.69 169.675 169.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 790 3.2e-05 2048 170 1696 466944 125.671 55.9655 2373.18 1670.54 4225.54 4225.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.000256 4096 210 1856 56576 11.4872 13.9284 498.593 418.228 942.31 942.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 580 6.4e-05 1024 180 384 131072 49.5833 13.4861 82.098 417.876 563.254 563.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1230 0.000256 4096 260 1600 65792 13.9946 311.366 418.394 743.806 743.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1730 0.000512 2048 330 384 34816 3.48547 19.8469 104.89 128.264 128.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 750 0.000128 1024 205 1408 102400 15.1253 6.85021 143.314 209.412 374.852 374.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1410 3.2e-05 1024 300 2112 532480 55.3128 26.8309 1127.35 836.064 2045.75 2045.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 6.4e-05 512 60 256 299008 10.4858 6.7137 37.9017 239.126 294.354 294.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.000256 1024 410 608 61440 5.83331 3.40787 37.9278 104.949 152.242 152.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 790 3.2e-05 2048 170 1696 466944 125.667 55.8572 1601.71 1671.98 3455.4 3455.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.000256 4096 210 1856 56320 11.4954 13.9382 335.653 419.471 780.63 780.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 580 6.4e-05 1024 180 384 131072 49.6062 14.7855 56.085 421.449 542.134 542.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1230 0.000256 4096 260 1600 65664 13.9925 283.877 418.006 715.928 715.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1730 0.000512 2048 330 384 34560 3.46246 18.1353 104.442 126.084 126.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 750 0.000128 1024 205 1408 98304 15.1701 6.82598 124.057 206.633 352.842 352.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1410 3.2e-05 1024 300 2112 528384 54.3827 26.4438 1005.72 824.468 1911.21 1911.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 6.4e-05 512 60 256 297984 10.4827 6.68877 34.2167 236.737 288.254 288.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.000256 1024 410 608 58368 5.87786 3.37306 32.8208 103.647 145.845 145.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 790 3.2e-05 2048 170 1696 454656 125.511 55.1567 1416.92 1648.78 3246.57 3246.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.000256 4096 210 1856 56064 11.4753 13.9351 307.081 418.216 750.785 750.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 580 6.4e-05 1024 180 384 98304 51.0784 13.1569 38.8196 396.132 499.402 499.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1230 0.000256 4096 260 1600 66240 14.0086 676.608 419.196 1109.87 1109.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1730 0.000512 2048 330 400 34880 3.48528 42.4366 104.797 150.765 150.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 750 0.000128 1024 205 1400 103936 15.044 6.83162 164.395 209.604 396.037 396.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1410 3.2e-05 1024 300 2120 539648 55.0777 26.9706 1307.18 837.723 2227.15 2227.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1300 6.4e-05 512 60 240 301312 10.536 6.71626 78.1762 240.501 336.061 336.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1400 0.000256 1024 410 640 61184 5.84454 3.4201 44.0582 104.896 158.35 158.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 790 3.2e-05 2048 170 1680 473088 125.006 55.9914 1847.72 1675.28 3704.21 3704.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.000256 4096 210 1880 56704 11.5368 13.9491 724.927 419.075 1169.57 1169.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 580 6.4e-05 1024 180 400 143360 47.8563 13.5066 121.254 417.624 600.463 600.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 420 0.000512 512 160 560 1024 3.57238 0.831488 0.721952 42.5676 47.8759 48.0236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1230 0.000256 4096 260 1600 66176 13.9919 661.489 419.04 1094.57 1094.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1730 0.000512 2048 330 400 34816 3.47779 42.4694 104.712 150.699 150.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 750 0.000128 1024 205 1400 103424 15.0181 6.82803 105.33 208.953 336.283 336.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1410 3.2e-05 1024 300 2120 538624 55.1336 26.8825 838.422 837.758 1758.38 1758.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 6.4e-05 512 60 240 301056 10.5497 6.71744 77.5057 242.54 337.44 337.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1400 0.000256 1024 410 640 60928 5.84042 3.40758 28.8827 104.6 142.858 142.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 790 3.2e-05 2048 170 1680 473088 125.035 56.0394 1186.79 1675.36 3043.41 3043.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 830 0.000256 4096 210 1880 56576 11.5242 13.9298 743.719 418.561 1187.81 1187.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 580 6.4e-05 1024 180 400 143360 47.9318 13.4837 127.948 417.667 607.243 607.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1230 0.000256 4096 260 1600 66200 13.994 409.254 418.979 842.277 842.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1730 0.000512 2048 330 400 34880 3.4944 46.3053 104.806 154.652 154.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 750 0.000128 1024 205 1400 103680 15.1075 6.84365 187.328 209.582 419.021 419.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1410 3.2e-05 1024 300 2120 540160 55.0577 26.9472 1470.3 837.632 2390.13 2390.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1300 6.4e-05 512 60 240 301120 10.5367 6.72867 49.6665 241.169 308.231 308.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.000256 1024 410 640 61120 5.87584 3.42461 49.623 104.889 163.941 164.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 790 3.2e-05 2048 170 1680 473600 125.033 56.0931 2107.52 1675.16 3964 3964.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.000256 4096 210 1880 56720 11.5937 13.9817 824.57 420.839 1271.06 1271.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 580 6.4e-05 1024 180 400 145920 47.6953 13.5274 132.974 418.957 613.374 613.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 10 40 420 0.000512 512 160 560 0 0.834496 0.004544 43.2514 44.1605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1230 0.000256 4096 260 1600 66160 14.0004 258.408 419.356 691.814 691.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1730 0.000512 2048 330 400 34800 3.4775 48.5884 104.797 156.906 156.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 750 0.000128 1024 205 1400 103680 15.069 6.84278 119.66 209.819 351.542 351.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1410 3.2e-05 1024 300 2120 540160 54.9573 26.9169 949.197 838.439 1869.7 1869.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1300 6.4e-05 512 60 240 300800 10.5073 6.72563 32.5037 241.695 291.563 291.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.000256 1024 410 640 60160 5.82979 3.38893 31.566 104.181 145.094 145.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 790 3.2e-05 2048 170 1680 473600 124.725 56.0588 1337.77 1677.29 3196.03 3196.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.000256 4096 210 1880 56480 11.5118 13.953 810.103 418.793 1254.43 1254.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 580 6.4e-05 1024 180 400 143360 47.9938 13.5188 133.994 421.466 617.184 617.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 10 40 420 0.000512 512 160 560 0 0.816032 0.004096 40.8925 41.7988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1230 0.000256 4096 260 1600 66120 14.0206 741.265 418.969 1174.31 1174.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1730 0.000512 2048 330 400 34800 3.49168 46.8254 104.804 155.164 155.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 750 0.000128 1024 205 1400 101760 15.1766 6.84851 96.9782 208.829 327.992 328.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1410 3.2e-05 1024 300 2120 537600 54.9428 27.3367 775.704 834.305 1692.48 1692.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1300 6.4e-05 512 60 240 300480 10.5712 6.72768 88.3408 240.408 346.177 346.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1400 0.000256 1024 410 640 60480 5.88253 3.4161 26.8996 104.567 140.895 141.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 790 3.2e-05 2048 170 1680 468480 125.555 55.98 1084.36 1668.41 2934.49 2934.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.000256 4096 210 1880 56640 11.5737 13.9733 796.942 419.047 1241.61 1241.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 580 6.4e-05 1024 180 400 138240 47.8903 13.4447 140.588 412.194 614.337 614.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 10 40 420 0.000512 512 160 560 0 0.8192 0.0048 41.6314 42.5356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1230 0.000256 4096 260 1600 66192 14.0025 374.853 419.02 807.93 807.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1730 0.000512 2048 330 400 34848 3.47946 24.9767 104.753 133.254 133.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 750 0.000128 1024 205 1400 103680 15.0364 6.85792 172.419 209.273 403.746 403.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1410 3.2e-05 1024 300 2120 539136 55.0404 26.8895 1371.77 836.357 2290.25 2290.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 6.4e-05 512 60 240 301056 10.5087 6.72563 44.8519 242.201 304.414 304.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.000256 1024 410 640 61056 5.83872 3.41194 45.5938 104.747 159.719 159.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 790 3.2e-05 2048 170 1680 471552 125.076 56.0572 1933.19 1672.97 3787.49 3787.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.000256 4096 210 1880 56640 11.5205 13.9536 409.762 419.114 854.427 854.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 580 6.4e-05 1024 180 400 141312 47.8743 13.4574 113.076 417.697 592.315 592.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 12 40 420 0.000512 512 160 560 0 0.817728 0.024288 41.6297 42.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1230 0.000256 4096 260 1600 66144 14.0025 245.223 419.09 678.369 678.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1730 0.000512 2048 330 400 34752 3.47331 42.2884 104.772 150.579 150.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 750 0.000128 1024 205 1400 102912 14.9883 6.8264 112.351 208.342 342.665 342.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1410 3.2e-05 1024 300 2120 537600 55.0511 26.863 892.281 836.68 1811.07 1811.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1300 6.4e-05 512 60 240 300288 10.4829 6.71821 30.1137 239.982 287.426 287.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.000256 1024 410 640 60672 5.81501 3.39968 30.0683 104.307 143.719 143.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 790 3.2e-05 2048 170 1680 470016 125.313 55.9063 1257.63 1672.97 3112.01 3112.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.000256 4096 210 1880 56448 11.4749 13.9352 267.679 419.205 712.368 712.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 580 6.4e-05 1024 180 400 135168 48.0942 13.3201 100.223 412.272 574.127 574.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1230 0.000256 4096 260 1600 66096 13.9998 199.371 419.562 632.985 633.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1730 0.000512 2048 330 400 34704 3.4728 42.7056 104.822 151.044 151.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 750 0.000128 1024 205 1400 101376 15.0139 6.94643 91.4286 207.523 321.07 321.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1410 3.2e-05 1024 300 2120 534528 55.1466 26.8431 729.484 835.164 1646.83 1646.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1300 6.4e-05 512 60 240 300672 10.515 6.72563 25.397 240.909 283.676 283.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.000256 1024 410 640 59904 5.82166 3.38998 24.4934 103.928 137.766 137.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 790 3.2e-05 2048 170 1680 470016 124.842 56.0529 1031.71 1670.76 2883.56 2883.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.000256 4096 210 1880 56160 11.522 13.9428 681.512 418.423 1125.47 1125.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 580 6.4e-05 1024 180 400 129024 48.647 13.6438 106.723 408.508 577.736 577.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1230 0.000256 4096 260 1600 66192 14.0057 535.396 419.383 968.836 968.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1730 0.000512 2048 330 400 34832 3.4761 35.9617 104.811 144.292 144.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 750 0.000128 1024 205 1400 103936 15.0753 6.86346 250.054 209.439 481.59 481.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1410 3.2e-05 1024 300 2120 537600 55.2224 26.9226 1970.88 837.037 2890.25 2890.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 6.4e-05 512 60 240 301056 10.5356 6.76806 64.1505 241.132 322.713 322.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.000256 1024 410 640 60928 5.87309 3.41402 65.7482 104.835 179.996 180.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 790 3.2e-05 2048 170 1680 471296 125.341 56.0293 2763.31 1675.6 4620.48 4620.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.000256 4096 210 1880 56672 11.5492 13.9721 585.883 419.426 1030.9 1030.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 580 6.4e-05 1024 180 400 143360 47.9486 13.5195 109.031 422.97 593.678 593.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 14 40 420 0.000512 512 160 560 0 0.79632 0.005824 41.5113 42.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1230 0.000256 4096 260 1600 66080 13.994 338.16 419.172 771.381 771.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1730 0.000512 2048 330 400 34720 3.4776 22.4676 104.688 130.677 130.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 750 0.000128 1024 205 1400 103936 15.0436 6.85408 156.49 209.557 388.101 388.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1410 3.2e-05 1024 300 2120 537600 55.1302 26.9028 1230.58 837.277 2150.08 2150.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 6.4e-05 512 60 240 300160 10.5097 6.72115 41.1798 239.918 298.455 298.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.000256 1024 410 640 60928 5.85402 3.40992 41.1912 104.937 155.52 155.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 790 3.2e-05 2048 170 1680 469504 125.582 55.9756 1724.81 1675.25 3581.81 3581.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.000256 4096 210 1880 56448 11.4947 13.9498 366.084 419.214 810.819 810.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 580 6.4e-05 1024 180 400 136192 48.1305 13.3615 146.897 414.008 622.61 622.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1230 0.000256 4096 260 1600 66024 13.9942 274.586 418.781 707.412 707.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1730 0.000512 2048 330 400 34608 3.46522 63.111 104.439 171.06 171.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 750 0.000128 1024 205 1400 102144 15.2267 6.84195 125.472 209.443 357.139 357.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1410 3.2e-05 1024 300 2120 537600 55.2208 26.9315 1002.32 836.719 1921.39 1921.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1300 6.4e-05 512 60 240 299712 10.5506 6.72842 35.2246 240.803 293.434 293.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.000256 1024 410 640 60480 5.90314 3.42787 33.8948 104.907 148.26 148.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 790 3.2e-05 2048 170 1680 467712 126.078 56.0452 1397.27 1672.93 3252.51 3252.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.000256 4096 210 1880 56448 11.5487 13.9715 299.737 419.128 744.458 744.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 580 6.4e-05 1024 180 400 139776 48.5082 13.5265 153.925 418.506 634.682 634.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 14 40 420 0.000512 512 160 560 0 0.819936 0.00448 42.3506 43.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1230 0.000256 4096 260 1600 66176 13.9962 499.542 419.314 932.906 932.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1730 0.000512 2048 330 400 34816 3.48022 33.1121 104.784 141.419 141.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 750 0.000128 1024 205 1400 103424 15.0236 6.8424 230.23 209.097 461.349 461.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1410 3.2e-05 1024 300 2120 538624 55.0118 26.8885 1811.66 838.346 2732.1 2732.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 6.4e-05 512 60 240 301056 10.4884 6.71514 60.2382 240.571 318.139 318.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.000256 1024 410 640 60928 5.83462 3.4081 61.4822 104.669 175.522 175.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 790 3.2e-05 2048 170 1680 473088 124.853 56.154 2571.88 1677.06 4430.15 4430.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.000256 4096 210 1880 56576 11.4798 13.9332 541.891 418.841 986.222 986.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 580 6.4e-05 1024 180 400 143360 47.7614 13.4902 100.959 417.946 580.365 580.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1230 0.000256 4096 260 1600 66048 14.0041 318.609 418.653 751.319 751.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1730 0.000512 2048 330 400 34688 3.46522 21.1959 104.544 129.248 129.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 750 0.000128 1024 205 1400 102400 15.1091 6.85187 143.802 209.024 374.945 375.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1410 3.2e-05 1024 300 2120 536576 54.983 26.8488 1113.93 835.071 2031.02 2031.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 6.4e-05 512 60 240 301056 10.4979 6.71392 39.189 239.862 296.395 296.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.000256 1024 410 640 60416 5.85888 3.40467 39.0524 104.679 153.122 153.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 790 3.2e-05 2048 170 1680 471040 124.569 55.9122 1630.63 1670.59 3481.89 3482.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.000256 4096 210 1880 56320 11.4765 13.9384 346.479 418.197 790.166 790.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 580 6.4e-05 1024 180 400 139264 48.3481 13.4881 62.4403 417.868 542.354 542.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1230 0.000256 4096 260 1600 66048 13.9973 257.97 419.103 691.122 691.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1730 0.000512 2048 330 400 34560 3.46522 17.365 104.544 125.416 125.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 750 0.000128 1024 205 1400 101376 14.914 6.81779 116.371 206.417 344.678 344.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1410 3.2e-05 1024 300 2120 534528 54.8359 26.7291 907.697 832.603 1822.05 1822.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 6.4e-05 512 60 240 299520 10.5148 6.7167 31.7792 240.228 289.365 289.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.000256 1024 410 640 59904 5.77997 3.37046 31.6524 103.412 144.345 144.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 790 3.2e-05 2048 170 1680 466944 124.846 55.6798 1313.8 1665.01 3159.52 3159.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.000256 4096 210 1880 56064 11.4594 13.9101 279.882 417.257 722.58 722.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 580 6.4e-05 1024 180 400 135168 48.0864 13.3335 122.793 412.414 596.839 597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1230 0.000256 4096 260 1600 66168 13.9965 509.87 419.024 942.948 943.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1730 0.000512 2048 330 400 34848 3.49558 34.0338 104.82 142.393 142.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 750 0.000128 1024 205 1400 102528 15.1175 6.86899 234.282 208.79 465.222 465.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1410 3.2e-05 1024 300 2120 539136 55.1913 27.0201 1874.23 837.447 2794.09 2794.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 6.4e-05 512 60 240 300672 10.5368 6.72669 62.1545 240.057 319.601 319.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.000256 1024 410 640 60480 5.87085 3.41373 62.3303 104.524 176.269 176.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 790 3.2e-05 2048 170 1680 472320 125.233 56.0782 2633.02 1674.69 4489.23 4489.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.000256 4096 210 1880 56592 11.5537 13.9773 556.511 419.104 1001.22 1001.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 580 6.4e-05 1024 180 400 138240 47.9892 13.3965 98.9842 414.244 574.837 575.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1230 0.000256 4096 260 1600 66096 14.0022 334.024 419.432 767.512 767.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1730 0.000512 2048 330 400 34704 3.47139 22.2269 104.729 130.47 130.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 750 0.000128 1024 205 1400 101376 15.0047 6.84128 150.714 207.538 380.254 380.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1410 3.2e-05 1024 300 2120 534528 55.1098 26.8356 1204.94 835.259 2122.34 2122.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 6.4e-05 512 60 240 300672 10.5005 6.72563 40.3566 240.939 298.646 298.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.000256 1024 410 640 59904 5.81837 3.3833 40.3318 103.947 153.608 153.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 790 3.2e-05 2048 170 1680 470016 124.735 55.894 1701.6 1670.34 3552.76 3552.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.000256 4096 210 1880 56160 11.4831 13.9429 359.076 418.393 802.97 803.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 580 6.4e-05 1024 180 400 129024 48.5328 13.2814 60.3236 408.556 530.908 531.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1230 0.000256 4096 260 1600 65880 13.9956 292.827 418.602 725.476 725.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1730 0.000512 2048 330 400 34560 3.46976 19.6309 104.524 127.667 127.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 750 0.000128 1024 205 1400 100224 15.3352 6.8649 131.332 209.165 362.857 362.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1410 3.2e-05 1024 300 2120 532224 55.5065 26.8702 1054.02 835.241 1971.83 1971.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 6.4e-05 512 60 240 298944 10.5198 6.72189 35.4056 239.137 291.913 292.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.000256 1024 410 640 60480 5.88573 3.41725 36.4239 104.802 150.658 150.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 790 3.2e-05 2048 170 1680 470016 125.081 56.0206 1498.19 1670.48 3349.97 3350.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.000256 4096 210 1880 56160 11.5261 13.9565 316.822 418.694 761.073 761.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 580 6.4e-05 1024 180 400 124416 49.26 13.3367 51.5141 408.605 522.937 523.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1230 0.000256 4096 260 1600 65952 13.9902 259.763 419.098 692.905 692.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1730 0.000512 2048 330 400 34560 3.46931 17.4288 104.647 125.588 125.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 750 0.000128 1024 205 1400 96768 15.0685 6.83613 114.334 204.483 340.889 341.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1410 3.2e-05 1024 300 2120 525312 55.2083 26.5585 930.579 828.594 1841.14 1841.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 6.4e-05 512 60 240 299520 10.4646 6.71251 31.7461 238.159 287.216 287.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.000256 1024 410 640 57600 5.81018 3.33834 31.0315 102.506 142.815 142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 790 3.2e-05 2048 170 1680 460800 124.827 55.4068 1308.01 1657.01 3145.46 3145.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.000256 4096 210 1880 55872 11.4676 13.9391 280.361 418.792 724.635 724.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 580 6.4e-05 1024 180 400 110592 49.1555 13.1762 96.342 396.06 554.952 555.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1230 0.000256 4096 260 1600 66160 13.9933 482.463 419.031 915.54 915.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1730 0.000512 2048 330 400 34800 3.48173 31.8074 104.715 140.047 140.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 750 0.000128 1024 205 1400 103680 15.0695 6.86522 221.58 209.668 453.347 453.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1410 3.2e-05 1024 300 2120 540160 54.9467 26.9597 1753.83 837.817 2673.75 2673.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 6.4e-05 512 60 240 300800 10.5011 6.72474 57.9824 240.471 315.808 315.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.000256 1024 410 640 60160 5.83299 3.38912 58.2151 104.103 171.672 171.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 790 3.2e-05 2048 170 1680 473600 124.703 56.0853 2475.5 1675.44 4331.94 4332.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.000256 4096 210 1880 56480 11.4849 13.9493 520.844 418.474 964.827 964.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 580 6.4e-05 1024 180 400 143360 47.9358 13.5142 95.7622 419.064 576.492 576.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 20 40 420 0.000512 512 160 560 0 0.81872 0.005536 43.1588 44.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1230 0.000256 4096 260 1600 66080 14.0022 324.981 419.095 758.129 758.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1730 0.000512 2048 330 400 34720 3.48547 21.4746 104.731 129.735 129.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 750 0.000128 1024 205 1400 99840 15.0035 6.81779 145.579 206.364 373.918 374.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1410 3.2e-05 1024 300 2120 537600 55.0148 26.8815 1184.6 838.04 2104.73 2104.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 6.4e-05 512 60 240 300800 10.4871 6.71366 39.834 241.354 298.517 298.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.000256 1024 410 640 58880 5.81021 3.36691 39.0818 103.366 151.756 151.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 790 3.2e-05 2048 170 1680 471040 125.326 56.0742 1669.48 1675.9 3526.98 3527.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.000256 4096 210 1880 56320 11.4668 13.9284 351.889 418.11 795.467 795.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 580 6.4e-05 1024 180 400 133120 48.4899 13.3141 60.7637 412.371 535.15 535.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1230 0.000256 4096 260 1600 66000 13.9951 272.045 419.019 705.109 705.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1730 0.000512 2048 330 400 34560 3.47562 18.353 104.498 126.371 126.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 750 0.000128 1024 205 1400 99840 15.0339 6.82189 122.496 206.436 350.942 351.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1410 3.2e-05 1024 300 2120 537600 54.8308 26.8473 998.136 834.57 1914.57 1914.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 6.4e-05 512 60 240 299520 10.4953 6.70925 33.3668 238.98 289.676 289.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.000256 1024 410 640 59520 5.8048 3.37514 33.1183 103.453 145.882 145.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 790 3.2e-05 2048 170 1680 468480 125.362 55.9298 1397.05 1669.65 3248.18 3248.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.000256 4096 210 1880 56160 11.4893 13.9526 295.633 418.466 739.62 739.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 580 6.4e-05 1024 180 400 138240 47.7232 13.3349 53.496 412.407 527.174 527.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 6 20 40 420 0.000512 512 160 560 0 0.819424 0.004672 41.3556 42.2602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1230 0.000256 4096 260 1600 65920 13.9983 271.611 419.036 704.698 704.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1730 0.000512 2048 330 400 34560 3.48144 18.3249 104.715 126.562 126.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 750 0.000128 1024 205 1400 97280 15.2347 6.81597 116.575 206.551 345.332 345.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1410 3.2e-05 1024 300 2120 532480 55.6087 26.9311 952.474 838.128 1873.34 1873.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 6.4e-05 512 60 240 296960 10.4728 6.67046 32.0016 238.721 287.992 288.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.000256 1024 410 640 58880 5.84054 3.3751 32.2715 103.564 145.176 145.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 790 3.2e-05 2048 170 1680 471040 125.527 56.022 1383.88 1676.08 3241.7 3241.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.000256 4096 210 1880 55680 11.4518 13.9117 292.052 417.332 734.823 734.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 580 6.4e-05 1024 180 400 122880 49.9678 13.3301 46.6547 412.518 522.691 522.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1230 0.000256 4096 260 1600 66144 14.0018 452.172 419.374 885.602 885.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1730 0.000512 2048 330 400 34752 3.4728 29.9593 104.716 138.19 138.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 750 0.000128 1024 205 1400 102912 14.9778 6.84486 205.794 208.482 436.26 436.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1410 3.2e-05 1024 300 2120 537600 55.0291 26.8545 1625.47 837.13 2544.67 2544.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 6.4e-05 512 60 240 300288 10.4914 6.71283 54.5756 241.144 313.052 313.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.000256 1024 410 640 60672 5.81616 3.40147 54.9755 104.385 168.706 168.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 790 3.2e-05 2048 170 1680 470016 125.244 55.932 2319.88 1674.75 4176 4176.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.000256 4096 210 1880 56448 11.4631 13.9346 492.162 419.08 936.713 936.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 580 6.4e-05 1024 180 400 135168 48.0555 13.4011 85.176 412.57 559.434 559.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1230 0.000256 4096 260 1600 66048 13.996 321.681 419.04 754.767 754.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1730 0.000512 2048 330 400 34560 3.46931 21.4365 104.375 129.324 129.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 750 0.000128 1024 205 1400 101376 14.8941 6.81779 145.753 206.381 374.002 374.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1410 3.2e-05 1024 300 2120 534528 54.8365 26.7274 1159.92 832.483 2074.16 2074.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 6.4e-05 512 60 240 299520 10.5132 6.71539 38.7952 239.149 295.305 295.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.000256 1024 410 640 59904 5.77856 3.37018 39.4039 103.397 152.08 152.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 790 3.2e-05 2048 170 1680 466944 124.877 55.6619 1638 1664.78 3483.52 3483.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.000256 4096 210 1880 56064 11.4442 13.9141 347.895 417.196 790.523 790.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 580 6.4e-05 1024 180 400 135168 48.058 13.3185 61.1008 412.356 535.047 535.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1230 0.000256 4096 260 1600 65952 13.9941 264.72 419.423 698.19 698.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1730 0.000512 2048 330 400 34560 3.4768 17.6886 104.733 125.943 126.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 750 0.000128 1024 205 1400 96768 15.0769 6.87309 116.023 204.644 342.772 342.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1410 3.2e-05 1024 300 2120 525312 55.2003 26.712 945.237 829.265 1856.6 1856.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 6.4e-05 512 60 240 299520 10.47 6.70874 32.1818 239.382 288.869 288.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.000256 1024 410 640 57600 5.81178 3.33824 31.4593 102.591 143.325 143.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 790 3.2e-05 2048 170 1680 460800 124.811 55.3626 1334.7 1659.12 3174.19 3174.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.000256 4096 210 1880 55872 11.4675 13.9332 285.186 419.121 729.783 729.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 580 6.4e-05 1024 180 400 110592 49.0939 13.1584 42.3416 396.369 501.17 501.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1230 0.000256 4096 260 1600 65664 13.9975 249.21 418.323 681.584 681.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1730 0.000512 2048 330 400 34176 3.43046 17.2892 103.939 124.703 124.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 750 0.000128 1024 205 1400 98304 15.177 6.8248 110.72 206.795 339.673 339.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1410 3.2e-05 1024 300 2120 528384 54.3948 26.4397 892.844 825.116 1798.99 1799.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 6.4e-05 512 60 240 297984 10.4827 6.69216 30.3484 238.302 285.953 286.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.000256 1024 410 640 58368 5.87613 3.37446 29.8873 103.728 142.992 143.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 790 3.2e-05 2048 170 1680 454656 125.45 55.1671 1236.87 1650.22 3067.89 3068.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.000256 4096 210 1880 56064 11.477 13.9253 269.118 418.532 713.125 713.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 580 6.4e-05 1024 180 400 122880 47.2489 13.1709 44.3928 396.429 501.454 501.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1230 0.000256 4096 260 1600 66100 13.9936 468.72 418.819 901.589 901.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1730 0.000512 2048 330 400 34800 3.47955 31.3632 104.767 139.655 139.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 750 0.000128 1024 205 1400 102400 15.1119 6.8768 214.675 208.408 445.23 445.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1410 3.2e-05 1024 300 2120 537600 55.25 26.9572 1710.22 836.993 2629.61 2629.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 6.4e-05 512 60 240 300800 10.5431 6.73088 57.0905 240.152 314.643 314.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.000256 1024 410 640 60000 5.88966 3.41197 57.0097 104.346 170.787 170.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 790 3.2e-05 2048 170 1680 470400 125.806 56.0947 2412.51 1674.41 4269.02 4269.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.000256 4096 210 1880 56600 11.5589 13.9784 512.248 419.018 956.88 956.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 580 6.4e-05 1024 180 400 140800 47.4176 13.3589 92.695 415.045 568.728 568.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 2 25 40 420 0.000512 512 160 560 0 0.82144 0.004096 40.4828 41.3913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1230 0.000256 4096 260 1600 66000 13.9943 320.481 419.169 753.695 753.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1730 0.000512 2048 330 400 34600 3.4759 21.3998 104.589 129.509 129.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 750 0.000128 1024 205 1400 99200 15.117 6.84237 141.606 206.564 370.284 370.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1410 3.2e-05 1024 300 2120 531200 55.3848 26.8022 1149.49 833.529 2065.39 2065.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 6.4e-05 512 60 240 300800 10.5273 6.72234 38.7869 239.528 295.69 295.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.000256 1024 410 640 59200 5.8369 3.3792 38.7026 103.495 151.542 151.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 790 3.2e-05 2048 170 1680 467200 125.22 55.8407 1624.24 1666.86 3472.35 3472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.000256 4096 210 1880 56000 11.4899 13.9407 343.978 417.855 787.336 787.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 580 6.4e-05 1024 180 400 140800 47.4443 13.3612 63.119 412.71 536.843 537.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 4 25 40 420 0.000512 512 160 560 0 0.821248 0.005056 41.3514 42.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1230 0.000256 4096 260 1600 65700 13.9809 278.331 417.799 710.165 710.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1730 0.000512 2048 330 400 34500 3.47955 18.3255 104.517 126.364 126.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 750 0.000128 1024 205 1400 100800 15.03 6.84192 125.48 206.556 354.07 354.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1410 3.2e-05 1024 300 2120 537600 55.2665 26.9663 1005.86 837.364 1925.66 1925.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 6.4e-05 512 60 240 300000 10.5641 6.7353 33.8518 240.073 291.357 291.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.000256 1024 410 640 57600 5.93206 3.38323 32.6534 103.56 145.662 145.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 790 3.2e-05 2048 170 1680 470400 125.993 56.1501 1423.56 1674.93 3280.84 3281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.000256 4096 210 1880 55800 11.5405 13.9357 303.373 416.924 745.853 745.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 580 6.4e-05 1024 180 400 134400 48.472 13.5311 53.5105 412.559 528.289 528.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1230 0.000256 4096 260 1600 65600 13.9803 252.021 418.096 684.151 684.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1730 0.000512 2048 330 400 34400 3.47533 17.1036 104.589 125.212 125.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 750 0.000128 1024 205 1400 96000 15.3708 6.82931 110.563 206.829 339.752 339.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1410 3.2e-05 1024 300 2120 524800 54.7841 26.4724 904.665 825.218 1811.33 1811.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 6.4e-05 512 60 240 297600 10.4958 6.70429 31.1656 237.367 285.86 285.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.000256 1024 410 640 57600 5.91062 3.38125 30.4355 103.758 143.613 143.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 790 3.2e-05 2048 170 1680 460800 124.411 55.1588 1277.54 1650.44 3107.74 3107.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.000256 4096 210 1880 56000 11.4934 13.9587 275.938 418.831 720.295 720.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 580 6.4e-05 1024 180 400 128000 49.3392 13.3441 47.2942 412.979 523.166 523.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1230 0.000256 4096 260 1584 66336 14.0028 388.242 419.435 821.735 821.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1730 0.000512 2048 330 384 35072 3.48774 45.9352 104.964 154.431 154.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 750 0.000128 1024 205 1392 104448 15.0081 6.83622 177.408 209.776 409.194 409.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1410 3.2e-05 1024 300 2112 539648 54.9155 26.878 1414.56 838.436 2334.98 2335.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1300 6.4e-05 512 60 240 301824 10.5112 6.71981 80.5723 240.999 338.933 339.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1400 0.000256 1024 410 624 60160 5.89235 3.41901 46.1994 104.985 160.626 160.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 790 3.2e-05 2048 170 1680 472064 125.004 56.1581 1966.07 1677.13 3824.56 3824.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.000256 4096 210 1872 56640 11.5196 13.9407 824.429 419.535 1269.5 1269.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 580 6.4e-05 1024 180 384 131072 49.5974 13.9284 115.231 418.052 597.029 597.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1230 0.000256 4096 260 1584 66304 14.0102 778.377 419.486 1211.93 1211.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1730 0.000512 2048 330 384 35008 3.4833 45.8548 104.892 154.274 154.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 750 0.000128 1024 205 1392 103424 15.0409 6.8247 114.59 209.161 345.771 345.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1410 3.2e-05 1024 300 2112 538624 55.0502 26.8794 904.534 838.59 1825.24 1825.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 6.4e-05 512 60 240 301568 10.522 6.71744 79.2557 240.288 336.91 337.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1400 0.000256 1024 410 624 59904 5.89149 3.4072 30.528 104.699 144.647 144.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 790 3.2e-05 2048 170 1680 471040 125.556 55.9791 1264.91 1677.78 3124.42 3124.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.000256 4096 210 1872 56448 11.5019 13.9324 807.184 418.959 1251.65 1251.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 580 6.4e-05 1024 180 384 131072 49.6755 13.5562 121.378 418.188 603.006 603.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1230 0.000256 4096 260 1584 66240 14.0072 776.921 419.22 1210.2 1210.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1730 0.000512 2048 330 384 34944 3.4775 45.6498 104.782 153.953 154.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 750 0.000128 1024 205 1392 102912 14.9967 6.82941 94.6166 208.473 325.079 325.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1410 3.2e-05 1024 300 2112 537600 55.086 26.8672 748.123 837.071 1667.35 1667.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 6.4e-05 512 60 240 301056 10.499 6.71574 80.0935 240.408 337.848 337.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1400 0.000256 1024 410 624 59136 5.89146 3.40378 25.2221 104.37 139.013 139.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 790 3.2e-05 2048 170 1680 470016 125.287 56.0356 1048 1673.97 2903.49 2903.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 830 0.000256 4096 210 1872 56448 11.4867 13.9387 846.007 419.035 1290.55 1290.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 580 6.4e-05 1024 180 384 122880 49.9771 13.4958 115.247 415.13 594.069 594.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1230 0.000256 4096 260 1584 66320 13.9981 371.54 419.624 805.217 805.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1730 0.000512 2048 330 384 35040 3.4816 39.5121 104.912 147.95 148.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 750 0.000128 1024 205 1392 104320 15.0812 6.84406 172.824 209.815 404.728 404.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1410 3.2e-05 1024 300 2112 538880 55.2648 26.953 1365.75 838.571 2286.74 2286.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1300 6.4e-05 512 60 240 301760 10.529 6.72992 43.2592 241.045 301.693 301.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.000256 1024 410 624 60160 5.92266 3.42013 44.3044 105.01 158.786 158.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 790 3.2e-05 2048 170 1680 472320 125.432 56.1827 1917.19 1676.96 3775.97 3776.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.000256 4096 210 1872 56640 11.5554 13.976 410.028 419.64 855.275 855.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 580 6.4e-05 1024 180 384 130560 50.0463 13.5237 101.884 419.525 585.194 585.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1230 0.000256 4096 260 1584 66240 14.002 242.741 419.234 676.025 676.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1730 0.000512 2048 330 384 34960 3.48195 40.8199 104.927 149.274 149.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 750 0.000128 1024 205 1392 103680 15.066 6.84435 112.892 209.862 344.825 344.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1410 3.2e-05 1024 300 2112 537600 55.1381 27.2091 889.232 838.611 1810.38 1810.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1300 6.4e-05 512 60 240 301440 10.4875 6.71962 29.0804 240.299 286.715 286.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.000256 1024 410 624 59520 5.86461 3.39184 29.091 104.205 142.681 142.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 790 3.2e-05 2048 170 1680 471040 125.606 56.0635 1249.75 1677.03 3108.65 3108.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.000256 4096 210 1872 56480 11.5325 13.955 693.441 420.534 1139.54 1139.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 580 6.4e-05 1024 180 384 128000 50.4456 13.5168 102.092 419.476 585.744 585.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1230 0.000256 4096 260 1584 66240 13.9954 198.195 419.398 631.641 631.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1730 0.000512 2048 330 384 34920 3.48416 41.2187 104.901 149.65 149.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 750 0.000128 1024 205 1392 103680 15.054 6.84461 92.5613 209.035 323.65 323.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1410 3.2e-05 1024 300 2112 533760 55.3699 26.8657 723.576 835.161 1641.16 1641.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1300 6.4e-05 512 60 240 301440 10.5598 6.73018 74.5402 239.336 331.314 331.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.000256 1024 410 624 59520 5.91965 3.41587 23.8492 104.675 137.985 138.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 790 3.2e-05 2048 170 1680 468480 125.638 56.0169 1014.19 1670.12 2866.16 2866.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.000256 4096 210 1872 56400 11.6101 13.9721 694.253 419.587 1139.51 1139.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 580 6.4e-05 1024 180 384 122880 50.2322 13.3481 95.9145 412.61 572.329 572.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1230 0.000256 4096 260 1584 66336 14.0124 512.92 419.174 946.158 946.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1730 0.000512 2048 330 384 35040 3.48886 33.4705 104.836 141.841 141.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 750 0.000128 1024 205 1392 103680 15.0406 6.8649 242.208 209.448 473.718 473.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1410 3.2e-05 1024 300 2112 537600 55.0995 26.8916 1918.13 836.388 2836.7 2836.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 6.4e-05 512 60 240 301440 10.4814 6.72563 58.6612 240.589 316.586 316.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.000256 1024 410 624 59904 5.89715 3.41466 62.2021 104.749 176.393 176.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 790 3.2e-05 2048 170 1680 471552 124.921 55.9891 2666.76 1672.8 4520.67 4520.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.000256 4096 210 1872 56640 11.5098 13.9504 564.952 418.988 1009.47 1009.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 580 6.4e-05 1024 180 384 129024 49.6275 13.5372 140.468 416.273 620.125 620.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1230 0.000256 4096 260 1584 66240 14.0199 323.312 419.258 756.64 756.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1730 0.000512 2048 330 384 34944 3.48317 61.8525 104.79 170.168 170.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 750 0.000128 1024 205 1392 102912 14.9887 6.83827 150.411 208.482 380.874 381.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1410 3.2e-05 1024 300 2112 537600 55.0187 26.8677 1196 837.142 2115.22 2115.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 6.4e-05 512 60 240 301056 10.4777 6.7137 38.0248 239.491 294.831 294.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.000256 1024 410 624 59136 5.8839 3.40378 38.6013 104.38 152.395 152.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 790 3.2e-05 2048 170 1680 470016 125.194 55.9025 1665.13 1674.11 3520.53 3520.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.000256 4096 210 1872 56448 11.4667 16.1956 353.293 419.072 800.103 800.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 580 6.4e-05 1024 180 384 122880 49.9043 13.3377 119.851 412.564 595.865 596.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1230 0.000256 4096 260 1584 66240 14.0021 259.83 419.53 693.422 693.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1730 0.000512 2048 330 384 34848 3.47018 61.5383 104.666 169.72 169.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 750 0.000128 1024 205 1392 101376 15.013 6.82413 120.701 207.519 350.21 350.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1410 3.2e-05 1024 300 2112 534528 55.1574 26.8431 964.225 835.176 1881.59 1881.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1300 6.4e-05 512 60 240 300672 10.5087 6.72595 32.4782 239.471 289.309 289.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.000256 1024 410 624 58752 5.88026 3.38474 30.9312 103.933 144.257 144.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 790 3.2e-05 2048 170 1680 470016 124.767 56.0332 1347.12 1670.72 3198.83 3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.000256 4096 210 1872 56160 11.4887 13.9407 1018.6 418.316 1462.43 1462.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 580 6.4e-05 1024 180 384 119808 49.8245 13.2936 121.525 408.511 593.362 593.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1230 0.000256 4096 260 1584 66048 13.9976 219.839 418.747 652.635 652.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1730 0.000512 2048 330 384 34752 3.46778 61.5834 104.646 169.739 169.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 750 0.000128 1024 205 1392 101376 14.9199 6.79942 101.569 206.554 329.993 330.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1410 3.2e-05 1024 300 2112 534528 54.835 26.7324 813.829 833.199 1728.78 1728.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1300 6.4e-05 512 60 240 301056 10.4897 6.7129 27.942 240.024 285.299 285.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.000256 1024 410 624 58368 5.85002 3.3713 26.6681 103.478 139.494 139.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 790 3.2e-05 2048 170 1680 466944 124.826 55.626 1130.69 1666.32 2977.65 2977.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.000256 4096 210 1872 56064 11.4746 13.9198 1014.75 417.544 1457.76 1457.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 580 6.4e-05 1024 180 384 122880 49.9704 13.3183 129.729 412.844 606.071 606.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1230 0.000256 4096 260 1584 66304 14.0017 476.504 419.038 909.599 909.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1730 0.000512 2048 330 384 35000 3.48365 30.9565 104.747 139.23 139.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 750 0.000128 1024 205 1392 103936 15.076 6.8583 224.603 209.28 455.975 456.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1410 3.2e-05 1024 300 2112 537600 55.2329 26.9183 1775.54 836.41 2694.3 2694.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 6.4e-05 512 60 240 301504 10.5187 6.7329 55.0356 239.588 312.002 312.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.000256 1024 410 624 60032 5.91334 3.41606 57.5963 104.759 171.81 171.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 790 3.2e-05 2048 170 1680 471296 125.322 56.113 2463.6 1672.6 4317.84 4317.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.000256 4096 210 1872 56672 11.5416 13.9692 522.342 422.3 970.228 970.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 580 6.4e-05 1024 180 384 129024 50.1118 13.524 85.0643 418.338 567.248 567.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1230 0.000256 4096 260 1584 66192 13.9943 301.879 418.736 734.663 734.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1730 0.000512 2048 330 384 34944 3.4831 19.8204 104.746 128.093 128.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 750 0.000128 1024 205 1392 103936 15.0427 6.97168 141.609 209.362 373.145 373.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1410 3.2e-05 1024 300 2112 537600 55.1155 26.9025 1118.15 836.47 2036.83 2037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 6.4e-05 512 60 240 301056 10.486 6.71773 36.3177 240.382 294.031 294.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.000256 1024 410 624 60032 5.89654 3.41216 36.5556 104.829 150.825 150.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 790 3.2e-05 2048 170 1680 469504 125.657 56.019 1547.88 1673.4 3403.15 3403.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.000256 4096 210 1872 56448 11.4955 13.9578 332.527 418.818 776.875 776.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 580 6.4e-05 1024 180 384 121856 50.4096 14.0997 50.6784 413.614 529.009 529.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1230 0.000256 4096 260 1584 66192 13.9994 248.705 419.396 682.154 682.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1730 0.000512 2048 330 384 34776 3.46445 16.4543 104.54 124.502 124.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 750 0.000128 1024 205 1392 102144 15.2136 6.86234 114.563 209.608 346.4 346.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1410 3.2e-05 1024 300 2112 537600 55.2357 26.9276 915.874 837.26 1835.49 1835.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 6.4e-05 512 60 240 301056 10.5233 6.73178 29.8572 239.549 286.789 286.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.000256 1024 410 624 59136 5.96237 3.42851 29.8497 104.996 144.368 144.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 790 3.2e-05 2048 170 1680 467712 126.029 56.0888 1267.86 1674.33 3124.5 3124.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.000256 4096 210 1872 56448 11.541 13.9695 272.952 419.47 718.007 718.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 580 6.4e-05 1024 180 384 129024 50.133 13.5487 121.139 418.844 603.881 604.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1230 0.000256 4096 260 1584 66080 13.994 224.638 418.644 657.328 657.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1730 0.000512 2048 330 384 34720 3.46922 55.4775 104.537 163.525 163.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 750 0.000128 1024 205 1392 100352 15.0385 6.81424 101.968 207.063 331.04 331.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1410 3.2e-05 1024 300 2112 537600 55.0317 26.925 826.149 836.448 1744.74 1744.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1300 6.4e-05 512 60 240 301056 10.4888 6.7168 28.1314 240.441 285.903 286.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.000256 1024 410 624 59136 5.84477 3.3823 26.9166 103.901 140.172 140.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 790 3.2e-05 2048 170 1680 465920 126.111 55.9882 1138.28 1672.67 2993.23 2993.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.000256 4096 210 1872 56000 11.4485 13.9055 247.1 416.918 689.444 689.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 580 6.4e-05 1024 180 384 114688 50.0312 13.2328 99.6647 404.055 567.196 567.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1230 0.000256 4096 260 1584 66304 14.0022 460.896 419.145 894.096 894.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1730 0.000512 2048 330 384 35008 3.48589 30.165 104.808 138.504 138.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 750 0.000128 1024 205 1392 103424 15.0126 6.84851 215.16 208.987 446.163 446.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1410 3.2e-05 1024 300 2112 538624 54.9961 26.88 1688.03 837.919 2608.02 2608.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 6.4e-05 512 60 240 301568 10.5005 6.71539 54.8433 241.165 313.352 313.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.000256 1024 410 624 59904 5.87763 3.40442 55.6239 104.616 169.654 169.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 790 3.2e-05 2048 170 1680 471040 125.501 55.9685 2391.84 1676.16 4249.67 4249.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.000256 4096 210 1872 56448 11.479 13.9316 505.11 418.63 949.223 949.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 580 6.4e-05 1024 180 384 131072 49.5874 13.4956 82.7791 417.741 563.819 563.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1230 0.000256 4096 260 1584 66176 14.0083 300.44 419.14 733.642 733.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1730 0.000512 2048 330 384 34944 3.4775 19.8727 104.888 128.283 128.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 750 0.000128 1024 205 1392 102400 15.1019 7.06522 137.499 209.236 369.059 369.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1410 3.2e-05 1024 300 2112 536576 54.972 26.8227 1074.36 835.915 1992.26 1992.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 6.4e-05 512 60 240 301056 10.4997 6.71744 35.2626 238.633 291.24 291.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.000256 1024 410 624 59392 5.91331 3.4103 36.0862 104.782 150.326 150.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 790 3.2e-05 2048 170 1680 466944 125.636 55.8774 1531.53 1671.65 3384.89 3385.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.000256 4096 210 1872 56320 11.4662 13.9359 327.081 418.664 771.222 771.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 580 6.4e-05 1024 180 384 131072 49.5831 13.4882 53.6806 418.158 535.124 535.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1230 0.000256 4096 260 1584 66048 14.0036 251.452 418.314 683.821 683.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1730 0.000512 2048 330 384 34752 3.46362 16.7666 104.432 124.705 124.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 750 0.000128 1024 205 1392 101376 14.9193 6.82109 113.283 206.333 341.51 341.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1410 3.2e-05 1024 300 2112 534528 54.803 26.7878 873.22 832.293 1787.3 1787.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 6.4e-05 512 60 240 301056 10.4978 6.71334 29.867 239.807 287.012 287.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.000256 1024 410 624 58368 5.85597 3.36685 30.2562 103.375 142.977 143.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 790 3.2e-05 2048 170 1680 466944 124.828 55.7061 1283.68 1664.44 3128.84 3129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.000256 4096 210 1872 56064 11.4647 13.9148 275.203 417.102 717.757 717.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 580 6.4e-05 1024 180 384 122880 49.9517 13.3207 43.099 412.265 518.843 519.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1230 0.000256 4096 260 1584 66048 13.994 222.049 419.099 655.196 655.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1730 0.000512 2048 330 384 34816 3.4775 14.544 104.985 123.049 123.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 750 0.000128 1024 205 1392 102400 15.136 6.8497 100.858 209.39 332.392 332.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1410 3.2e-05 1024 300 2112 532480 55.3331 26.8247 765.505 836.023 1683.88 1684.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 6.4e-05 512 60 240 299008 10.4933 6.71085 26.3788 239.115 282.827 282.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.000256 1024 410 624 59392 5.92461 3.41056 26.9999 104.944 141.407 141.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 790 3.2e-05 2048 170 1680 466944 125.663 55.9002 1130.68 1671.85 2984.29 2984.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.000256 4096 210 1872 56320 11.5025 13.9489 243.62 419.259 688.408 688.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 580 6.4e-05 1024 180 384 131072 49.6482 13.4859 104.164 418.289 585.802 585.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1230 0.000256 4096 260 1584 66312 14.0042 456.665 419.533 890.255 890.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1730 0.000512 2048 330 384 34992 3.47834 29.3415 104.856 137.721 137.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 750 0.000128 1024 205 1392 103680 15.0338 6.86694 210.029 208.968 441.054 441.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1410 3.2e-05 1024 300 2112 539136 55.2091 26.9421 1653.2 838.168 2573.7 2573.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 6.4e-05 512 60 240 301248 10.5274 6.72768 52.871 240.204 310.459 310.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.000256 1024 410 624 59904 5.89709 3.41299 54.4348 104.612 168.482 168.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 790 3.2e-05 2048 170 1680 472320 125.231 56.1824 2336.9 1676.36 4194.87 4195.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.000256 4096 210 1872 56592 11.5569 13.9676 498.989 419.58 944.166 944.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 580 6.4e-05 1024 180 384 129024 49.4612 13.398 78.9939 414.619 556.681 556.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1230 0.000256 4096 260 1584 66240 14.0022 316.303 419.188 749.542 749.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1730 0.000512 2048 330 384 34848 3.47341 20.5189 104.577 128.611 128.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 750 0.000128 1024 205 1392 101376 15.0094 6.84243 144.02 207.352 373.379 373.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1410 3.2e-05 1024 300 2112 534528 55.1353 26.8374 1149.97 834.486 2066.62 2066.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 6.4e-05 512 60 240 300672 10.5021 6.72762 36.5692 239.302 293.229 293.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.000256 1024 410 624 58752 5.87744 3.3872 37.2349 103.848 150.471 150.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 790 3.2e-05 2048 170 1680 470016 124.727 55.9329 1615.22 1668.78 3464.86 3465.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.000256 4096 210 1872 56160 11.481 13.9387 342.856 417.972 786.322 786.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 580 6.4e-05 1024 180 384 119808 49.8394 13.3222 51.505 408.179 523.054 523.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1230 0.000256 4096 260 1584 66096 13.9956 266.474 418.68 699.203 699.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1730 0.000512 2048 330 384 34776 3.47181 17.1315 104.552 125.199 125.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 750 0.000128 1024 205 1392 103680 15.054 6.8608 125.299 208.93 356.301 356.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1410 3.2e-05 1024 300 2112 532224 55.5108 26.8845 971.907 834.332 1888.82 1888.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 6.4e-05 512 60 240 298944 10.5243 6.72154 31.1845 238.518 287.074 287.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.000256 1024 410 624 58752 5.97731 3.41606 31.6236 104.688 145.83 145.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 790 3.2e-05 2048 170 1680 470016 125.028 55.9572 1369.19 1669.01 3219.38 3219.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.000256 4096 210 1872 56160 11.5202 13.953 290.785 418.241 734.579 734.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 580 6.4e-05 1024 180 384 124416 49.2567 13.271 46.0245 408.148 516.915 517.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1230 0.000256 4096 260 1584 65952 13.9976 266.913 418.402 699.365 699.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1730 0.000512 2048 330 384 34560 3.4536 17.9692 104.188 125.655 125.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 750 0.000128 1024 205 1392 96768 15.0505 6.79907 117.057 204.444 343.503 343.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1410 3.2e-05 1024 300 2112 525312 55.2228 26.794 957.91 828.723 1868.84 1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 6.4e-05 512 60 240 299520 10.4675 6.71488 30.9791 238.818 287.106 287.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.000256 1024 410 624 57600 5.80781 3.33846 31.7821 102.493 143.55 143.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 790 3.2e-05 2048 170 1680 460800 124.796 55.2899 1344.97 1656.8 3182.05 3182.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.000256 4096 210 1872 55872 11.4607 13.939 290.646 418.738 734.856 734.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 580 6.4e-05 1024 180 384 110592 49.0974 13.1606 41.404 396.005 499.881 500.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1230 0.000256 4096 260 1584 66240 13.9963 450.868 419.237 884.155 884.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1730 0.000512 2048 330 384 34960 3.47286 28.8786 104.773 137.167 137.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 750 0.000128 1024 205 1392 103680 15.0531 6.90013 206.974 209.793 438.877 438.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1410 3.2e-05 1024 300 2112 537600 55.1061 26.9121 1624.18 838.328 2544.72 2544.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 6.4e-05 512 60 240 301440 10.5019 6.72256 51.8573 240.213 309.42 309.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.000256 1024 410 624 59520 5.8585 3.38944 53.425 104.169 166.97 167.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 790 3.2e-05 2048 170 1680 471040 125.603 56.0497 2310.8 1676.63 4169.27 4169.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.000256 4096 210 1872 56480 11.4811 13.9489 496.201 418.844 940.549 940.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 580 6.4e-05 1024 180 384 128000 50.3268 13.5114 77.4353 419.429 560.917 561.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1230 0.000256 4096 260 1584 66080 13.9937 321.345 418.745 754.136 754.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1730 0.000512 2048 330 384 34880 3.48365 20.7998 104.789 129.117 129.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 750 0.000128 1024 205 1392 99840 15.0011 6.81958 144.134 206.506 372.618 372.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1410 3.2e-05 1024 300 2112 537600 55.0091 26.8816 1175.02 838.615 2095.71 2095.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 6.4e-05 512 60 240 300800 10.492 6.71587 37.1724 240.063 294.576 294.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.000256 1024 410 624 58880 5.81238 3.37014 38.5134 103.439 151.265 151.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 790 3.2e-05 2048 170 1680 471040 125.345 55.985 1653.35 1677.04 3511.91 3512.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.000256 4096 210 1872 56320 11.4537 13.9324 350.105 418.393 793.956 794.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 580 6.4e-05 1024 180 384 122880 49.8992 13.3204 53.9431 426.592 543.965 544.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1230 0.000256 4096 260 1584 66000 13.9962 264.317 418.773 697.141 697.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1730 0.000512 2048 330 384 34800 3.48138 17.7828 104.798 126.104 126.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 750 0.000128 1024 205 1392 99840 15.0336 6.83875 120.115 206.616 348.763 348.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1410 3.2e-05 1024 300 2112 529920 55.5948 26.8474 960.748 835.318 1878.7 1878.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 6.4e-05 512 60 240 299520 10.4708 6.71898 31.0428 238.779 287.136 287.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.000256 1024 410 624 57600 5.89795 3.37715 30.9913 103.546 143.945 144.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 790 3.2e-05 2048 170 1680 468480 125.371 55.8977 1356.57 1671.14 3209.18 3209.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.000256 4096 210 1872 56160 11.4692 13.951 288.231 418.844 732.568 732.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 580 6.4e-05 1024 180 384 122880 49.9955 13.333 45.0545 412.772 521.365 521.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1230 0.000256 4096 260 1584 65920 13.9919 247.196 418.75 679.991 680.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1730 0.000512 2048 330 384 34560 3.46317 16.0924 104.366 123.962 124.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 750 0.000128 1024 205 1392 97280 15.2403 6.82186 109.504 206.731 338.451 338.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1410 3.2e-05 1024 300 2112 532480 55.6145 26.8921 900.842 838.862 1822.4 1822.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 6.4e-05 512 60 240 296960 10.4639 6.67286 28.5381 238.515 284.322 284.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.000256 1024 410 624 58880 5.84406 3.37878 30.2532 103.652 143.251 143.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 790 3.2e-05 2048 170 1680 471040 125.521 56.0278 1274.84 1677.64 3134.21 3134.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.000256 4096 210 1872 55680 11.4479 13.9158 266.748 418.393 710.577 710.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 580 6.4e-05 1024 180 384 122880 49.9736 13.3241 42.6667 412.866 519.042 519.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1230 0.000256 4096 260 1600 66240 14.0098 409.655 419.269 842.989 843.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1730 0.000512 2048 330 400 34880 3.47978 48.2591 104.813 156.599 156.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 750 0.000128 1024 205 1400 104448 15.0049 6.83046 185.574 209.636 417.204 417.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1410 3.2e-05 1024 300 2100 536576 55.1755 26.9053 1445.79 837.875 2365.95 2366.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1300 6.4e-05 512 60 250 301312 10.5261 6.71869 84.8999 239.711 341.988 342.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1400 0.000256 1024 410 650 59392 5.9241 3.41606 49.2765 104.909 163.656 163.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 790 3.2e-05 2048 170 1700 472064 125 56.0148 2115.19 1676.17 3972.58 3972.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.000256 4096 210 1900 56256 11.5246 13.9447 833.007 419.247 1277.8 1277.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 580 6.4e-05 1024 180 400 133120 49.2939 13.4881 124.173 417.7 604.876 605.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1230 0.000256 4096 260 1600 66176 14.0063 731.471 423.062 1168.6 1168.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1730 0.000512 2048 330 400 34816 3.4816 48.3302 105.724 157.58 157.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 750 0.000128 1024 205 1400 103424 15.007 6.82608 118.988 210.966 351.941 352.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1410 3.2e-05 1024 300 2100 536576 55.242 26.8847 938.017 845.848 1866.18 1866.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1300 6.4e-05 512 60 250 301056 10.5424 6.71488 84.7594 241.503 343.644 343.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1400 0.000256 1024 410 650 58880 5.92813 3.40787 32.2926 105.605 147.362 147.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 790 3.2e-05 2048 170 1700 471040 125.557 56.0482 1339.21 1692.55 3213.56 3213.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.000256 4096 210 1900 56064 11.5058 13.9329 814.329 422.623 1262.46 1262.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 580 6.4e-05 1024 180 400 131072 49.6655 13.5175 128.453 421.741 613.597 613.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1230 0.000256 4096 260 1600 66144 13.9937 728.211 419.029 1161.29 1161.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1730 0.000512 2048 330 400 34752 3.46758 48.5945 104.628 156.732 156.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 750 0.000128 1024 205 1400 102912 14.9846 6.82394 97.8408 208.32 328.127 328.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1410 3.2e-05 1024 300 2100 534528 55.2967 26.8616 770.025 836.437 1688.81 1688.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 6.4e-05 512 60 250 300288 10.521 6.70787 84.6804 240.749 342.788 342.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1400 0.000256 1024 410 650 58368 5.92598 3.40173 26.9162 104.295 140.662 140.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 790 3.2e-05 2048 170 1700 470016 125.266 55.9186 1099.46 1672.72 2953.55 2953.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 830 0.000256 4096 210 1900 56064 11.5017 13.9334 854.019 418.737 1298.26 1298.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 580 6.4e-05 1024 180 400 129024 49.0634 13.3224 127.008 412.22 601.827 601.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1230 0.000256 4096 260 1600 66200 13.9961 376.802 419.332 810.186 810.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1730 0.000512 2048 330 400 34880 3.48941 41.2897 104.896 149.719 149.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 750 0.000128 1024 205 1400 104320 15.0928 6.84269 175.085 209.756 406.937 407.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1410 3.2e-05 1024 300 2100 536320 55.4634 26.9449 1371.27 838.346 2292.22 2292.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1300 6.4e-05 512 60 250 301120 10.5388 6.7271 45.3079 240.518 303.219 303.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.000256 1024 410 650 59200 5.97242 3.42429 45.8017 104.983 160.315 160.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 790 3.2e-05 2048 170 1700 472320 125.467 56.148 1967.3 1677.14 3826.27 3826.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.000256 4096 210 1900 56240 11.5529 13.9737 415.496 419.509 860.611 860.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 580 6.4e-05 1024 180 400 133120 49.7434 13.5264 106.2 419.31 588.99 589.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1230 0.000256 4096 260 1600 66160 14.002 241.475 419.386 674.915 674.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1730 0.000512 2048 330 400 34800 3.47802 41.6088 104.921 150.052 150.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 750 0.000128 1024 205 1400 103680 15.0773 6.88141 112.003 209.84 343.958 344.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1410 3.2e-05 1024 300 2100 535040 55.3765 27.1041 878.218 838.507 1799.4 1799.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1300 6.4e-05 512 60 250 300800 10.5125 6.72509 30.0086 239.661 287.037 287.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.000256 1024 410 650 58240 5.92122 3.39149 29.3142 104.191 142.948 143.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 790 3.2e-05 2048 170 1700 471040 125.679 56.0742 1257.89 1676.81 3116.65 3116.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.000256 4096 210 1900 56000 11.5294 13.953 701.045 418.827 1145.43 1145.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 580 6.4e-05 1024 180 400 133120 49.6978 13.5148 108.467 419.421 591.324 591.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1230 0.000256 4096 260 1600 66120 13.996 200.803 419.093 633.944 634.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1730 0.000512 2048 330 400 34800 3.49181 40.8863 104.949 149.37 149.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 750 0.000128 1024 205 1400 103680 15.0549 6.84054 93.6737 208.883 324.609 324.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1410 3.2e-05 1024 300 2100 533760 55.3727 26.8806 730.426 834.544 1647.41 1647.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1300 6.4e-05 512 60 250 300480 10.5873 6.73168 76.7476 238.638 332.834 332.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.000256 1024 410 650 58560 5.96755 3.41315 24.6647 104.607 138.78 138.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 790 3.2e-05 2048 170 1700 468480 125.593 55.9296 1042.19 1669.25 2893.16 2893.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.000256 4096 210 1900 56160 11.5978 13.9731 704.056 419.286 1148.99 1149.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 580 6.4e-05 1024 180 400 122880 50.1883 13.3468 99.3852 412.318 575.455 575.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1230 0.000256 4096 260 1600 66080 13.999 663.154 419.08 1096.29 1096.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1730 0.000512 2048 330 400 34720 3.47955 42.027 104.73 150.279 150.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 750 0.000128 1024 205 1400 99840 15.0001 6.8033 77.8017 206.365 306.125 306.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1410 3.2e-05 1024 300 2100 532480 55.5289 26.8879 627.053 838.038 1547.7 1547.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1300 6.4e-05 512 60 250 300800 10.5654 6.71805 76.0163 240.323 333.756 333.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1400 0.000256 1024 410 650 57600 5.87654 3.36896 21.868 103.369 134.609 134.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 790 3.2e-05 2048 170 1700 471040 125.362 55.9712 902.709 1675.89 2760.12 2760.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.000256 4096 210 1900 55680 11.5145 13.9254 691.944 418.095 1135.55 1135.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 580 6.4e-05 1024 180 400 122880 50.0144 13.4001 108.406 412.371 584.407 584.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1230 0.000256 4096 260 1600 66192 14.0042 509.6 419.092 942.747 942.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1730 0.000512 2048 330 400 34848 3.47683 34.2469 104.77 142.536 142.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 750 0.000128 1024 205 1400 104448 15.0088 6.8544 241.12 209.304 472.441 472.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1410 3.2e-05 1024 300 2100 534528 55.3358 26.892 1881.94 836.509 2800.86 2801.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 6.4e-05 512 60 250 301056 10.497 6.72237 60.1813 240.339 317.869 317.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.000256 1024 410 650 59136 5.93091 3.41203 63.1248 104.764 177.36 177.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 790 3.2e-05 2048 170 1700 470016 125.424 55.9719 2668.09 1672.83 4522.51 4522.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.000256 4096 210 1900 56160 11.5079 13.9469 559.937 421.592 1007.06 1007.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 580 6.4e-05 1024 180 400 132096 49.1927 13.8887 145.225 416.332 624.853 625.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1230 0.000256 4096 260 1600 66144 14.0006 319.259 419.044 752.358 752.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1730 0.000512 2048 330 400 34752 3.47024 60.8748 104.628 169.018 169.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 750 0.000128 1024 205 1400 102912 14.9927 6.82803 147.128 208.316 377.417 377.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1410 3.2e-05 1024 300 2100 534528 55.253 26.8718 1160.36 836.475 2079.15 2079.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 6.4e-05 512 60 250 300288 10.4852 6.7177 38.1903 239.822 295.345 295.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.000256 1024 410 650 58368 5.91597 3.40589 38.9713 104.298 152.714 152.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 790 3.2e-05 2048 170 1700 470016 125.244 55.9014 1653.27 1672.77 3507.38 3507.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.000256 4096 210 1900 56064 11.4587 13.9346 347.657 418.734 791.855 791.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 580 6.4e-05 1024 180 400 129024 48.9784 13.3242 125.758 412.22 600.495 600.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1230 0.000256 4096 260 1600 66096 13.9978 258.837 419.048 691.935 691.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1730 0.000512 2048 330 400 34704 3.47658 60.9733 104.632 169.125 169.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 750 0.000128 1024 205 1400 101376 15.025 6.81997 118.515 207.352 347.87 347.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1410 3.2e-05 1024 300 2100 529920 55.5591 26.84 939.341 834.478 1856.41 1856.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1300 6.4e-05 512 60 250 300672 10.509 6.72416 32.9388 239.798 290.098 290.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.000256 1024 410 650 57600 5.9193 3.3872 31.2956 103.846 144.578 144.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 790 3.2e-05 2048 170 1700 465408 125.804 55.8797 1336.38 1668.76 3187.01 3187.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.000256 4096 210 1900 55872 11.4856 13.9407 998.479 417.967 1441.95 1442.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 580 6.4e-05 1024 180 400 119808 49.8353 13.475 120.76 408.281 592.561 592.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1230 0.000256 4096 260 1600 66048 13.9962 220.049 419.339 653.435 653.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1730 0.000512 2048 330 400 34560 3.46406 60.714 104.549 168.772 168.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 750 0.000128 1024 205 1400 101376 14.9147 6.80141 101.034 206.531 329.44 329.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1410 3.2e-05 1024 300 2100 528384 55.3871 26.7327 798.767 833.08 1714.17 1714.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1300 6.4e-05 512 60 250 299520 10.517 6.71539 28.4526 238.412 284.223 284.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.000256 1024 410 650 56832 5.92058 3.37306 26.5541 103.474 139.448 139.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 790 3.2e-05 2048 170 1700 466944 124.829 55.6458 1142.16 1665.98 2988.81 2988.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.000256 4096 210 1900 55680 11.4831 13.914 989.026 417.488 1431.99 1432.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 580 6.4e-05 1024 180 400 122880 49.9773 13.3181 130.222 412.758 606.485 606.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1230 0.000256 4096 260 1600 66192 14.0028 468.685 419.143 901.886 901.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1730 0.000512 2048 330 400 34832 3.4824 31.6928 104.751 139.971 140.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 750 0.000128 1024 205 1400 103936 15.0732 6.8649 221.676 209.321 453.092 453.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1410 3.2e-05 1024 300 2100 535808 55.3308 26.923 1740.49 836.541 2659.48 2659.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 6.4e-05 512 60 250 301056 10.5303 6.72899 55.9859 239.293 312.668 312.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.000256 1024 410 650 59136 5.95642 3.41584 57.9881 104.776 172.266 172.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 790 3.2e-05 2048 170 1700 471296 125.303 56.1534 2460.86 1673.09 4315.61 4315.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.000256 4096 210 1900 56224 11.5479 13.9756 516.997 419.19 961.787 961.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 580 6.4e-05 1024 180 400 132608 49.6515 13.8163 88.7036 418.414 570.801 570.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1230 0.000256 4096 260 1600 66080 13.9928 298.487 419.149 731.678 731.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1730 0.000512 2048 330 400 34720 3.46915 20.2342 104.683 128.429 128.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 750 0.000128 1024 205 1400 103936 15.0379 6.8567 140.282 209.549 371.879 371.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1410 3.2e-05 1024 300 2100 534016 55.4038 26.9005 1093.67 837.229 2013.39 2013.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 6.4e-05 512 60 250 300160 10.5003 6.72989 37.2689 240.022 294.651 294.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.000256 1024 410 650 59136 5.93651 3.41395 36.8995 104.929 151.312 151.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 790 3.2e-05 2048 170 1700 469504 125.622 55.9999 1550.4 1674.73 3406.95 3407.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.000256 4096 210 1900 56000 11.4927 13.9577 328.1 419.2 772.827 772.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 580 6.4e-05 1024 180 400 129024 49.2532 13.375 55.0345 414.004 531.876 532.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1230 0.000256 4096 260 1600 66024 14.0023 245.475 419.064 678.597 678.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1730 0.000512 2048 330 400 34608 3.46829 16.8697 104.624 125.007 125.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 750 0.000128 1024 205 1400 102144 15.2283 6.86083 113.121 209.578 344.945 345.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1410 3.2e-05 1024 300 2100 532224 55.6889 26.9252 892.581 837.125 1812.51 1812.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 6.4e-05 512 60 250 299712 10.5596 6.7313 30.4701 239.238 287.126 287.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.000256 1024 410 650 59136 5.96307 3.42442 30.5264 104.976 145.021 145.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 790 3.2e-05 2048 170 1700 467712 126.087 56.2093 1269.99 1674.06 3126.54 3126.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.000256 4096 210 1900 56112 11.5417 13.9779 271.636 419.41 716.643 716.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 580 6.4e-05 1024 180 400 129024 50.1516 13.5312 121.372 418.78 604.045 604.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1230 0.000256 4096 260 1600 65856 13.9919 221.034 418.082 653.158 653.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1730 0.000512 2048 330 400 34496 3.46112 54.9833 104.372 162.861 162.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 750 0.000128 1024 205 1400 100352 15.0341 6.81414 100.343 207.059 329.408 329.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1410 3.2e-05 1024 300 2100 530432 55.6954 26.8698 798.96 836.439 1718.15 1718.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1300 6.4e-05 512 60 250 299264 10.519 6.71658 28.3709 238.813 284.549 284.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.000256 1024 410 650 57344 5.92976 3.3792 26.5683 103.781 139.783 139.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 790 3.2e-05 2048 170 1700 465920 126.047 55.9572 1136.45 1672.69 2991.33 2991.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.000256 4096 210 1900 55552 11.4606 13.907 241.365 416.98 683.784 683.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 580 6.4e-05 1024 180 400 114688 50.0417 15.0975 99.9757 404.061 569.388 569.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1230 0.000256 4096 260 1600 66176 14.0022 465.767 419.383 899.206 899.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1730 0.000512 2048 330 400 34816 3.47821 30.8866 104.804 139.213 139.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 750 0.000128 1024 205 1400 103424 15.0239 6.85194 215.621 209.137 446.796 446.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1410 3.2e-05 1024 300 2100 536576 55.1977 26.8873 1688.35 838.486 2609.12 2609.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 6.4e-05 512 60 250 301056 10.4979 6.71722 56.5341 238.701 312.582 312.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.000256 1024 410 650 58880 5.9265 3.40816 56.6306 104.681 170.775 170.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 790 3.2e-05 2048 170 1700 471040 125.493 56.2256 2431.25 1676.98 4290.14 4290.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.000256 4096 210 1900 56064 11.4893 13.937 510.131 420.931 956.565 956.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 580 6.4e-05 1024 180 400 131072 49.5837 13.4857 85.1491 418.03 566.46 566.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1230 0.000256 4096 260 1600 66048 13.9962 302.009 419.042 735.099 735.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1730 0.000512 2048 330 400 34688 3.46931 20.0921 104.629 128.232 128.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 750 0.000128 1024 205 1400 102400 15.1152 6.85466 137.935 209.212 369.277 369.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1410 3.2e-05 1024 300 2100 532480 55.2871 26.8233 1074.9 835.822 1993.02 1993.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 6.4e-05 512 60 250 301056 10.499 6.71363 36.8018 240.172 294.315 294.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.000256 1024 410 650 58368 5.95933 3.40848 36.8267 104.77 151.095 151.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 790 3.2e-05 2048 170 1700 466944 125.625 55.8551 1557.31 1671.48 3410.46 3410.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.000256 4096 210 1900 55808 11.4792 13.9346 329.788 418.565 773.841 773.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 580 6.4e-05 1024 180 400 131072 49.5642 13.484 55.9854 418.115 537.363 537.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1230 0.000256 4096 260 1600 66048 13.9919 256.817 419.423 690.282 690.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1730 0.000512 2048 330 400 34560 3.46387 17.6367 104.472 125.616 125.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 750 0.000128 1024 205 1400 101376 14.9044 6.81574 115.595 206.571 344.04 344.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1410 3.2e-05 1024 300 2100 528384 55.4055 26.7327 894.204 833.232 1809.76 1809.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 6.4e-05 512 60 250 299520 10.5174 6.71446 31.013 239.495 287.866 287.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.000256 1024 410 650 56832 5.92128 3.37091 30.9086 103.49 143.817 143.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 790 3.2e-05 2048 170 1700 466944 124.822 55.6444 1321.66 1666.29 3168.61 3168.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.000256 4096 210 1900 55680 11.4652 13.9148 280.287 417.577 723.316 723.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 580 6.4e-05 1024 180 400 122880 49.9336 13.3116 45.2083 412.731 521.396 521.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1230 0.000256 4096 260 1600 65792 13.9857 227.481 418.347 659.866 659.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1730 0.000512 2048 330 400 34560 3.46557 15.2325 104.739 123.48 123.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 750 0.000128 1024 205 1400 102400 15.132 6.86272 103.152 209.382 334.68 334.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1410 3.2e-05 1024 300 2100 532480 55.3254 26.8209 784.335 835.993 1702.66 1702.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 6.4e-05 512 60 250 299008 10.495 6.70509 28.0037 238.526 283.859 283.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.000256 1024 410 650 57344 6.02886 3.41197 27.3922 104.938 141.904 142.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 790 3.2e-05 2048 170 1700 466944 125.668 55.8596 1172.26 1672.49 3026.48 3026.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.000256 4096 210 1900 55808 11.4788 13.9403 250.225 419.249 694.968 695.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 580 6.4e-05 1024 180 400 131072 49.6734 15.2051 104.664 418.275 588.036 588.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1230 0.000256 4096 260 1600 66168 13.9981 479.49 419.375 912.915 912.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1730 0.000512 2048 330 400 34848 3.49558 31.6204 104.906 140.066 140.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 750 0.000128 1024 205 1400 103680 15.0451 6.86419 220.637 209.169 451.873 452.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1410 3.2e-05 1024 300 2100 534528 55.5349 26.9486 1722.09 838.151 2642.93 2643.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 6.4e-05 512 60 250 301248 10.5333 6.72563 57.0218 239.612 314.021 314.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.000256 1024 410 650 58752 5.94762 3.4097 57.7089 104.913 172.108 172.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 790 3.2e-05 2048 170 1700 470016 125.991 56.1309 2475.02 1676.3 4333.64 4333.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.000256 4096 210 1900 56160 11.5471 13.9715 524.031 419.464 969.091 969.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 580 6.4e-05 1024 180 400 129024 49.4609 13.398 85.5092 414.59 563.176 563.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1230 0.000256 4096 260 1600 66096 13.994 339.659 419.386 773.09 773.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1730 0.000512 2048 330 400 34704 3.47661 22.7389 104.718 130.976 131.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 750 0.000128 1024 205 1400 101376 15.0122 6.83574 153.907 207.513 383.427 383.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1410 3.2e-05 1024 300 2100 529920 55.5415 26.837 1215.59 835.159 2133.31 2133.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 6.4e-05 512 60 250 300672 10.5174 6.72582 40.7312 239.982 298.083 298.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.000256 1024 410 650 57600 5.92291 3.6456 40.5744 103.931 154.204 154.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 790 3.2e-05 2048 170 1700 465408 125.882 55.8878 1741.52 1670.59 3594.07 3594.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.000256 4096 210 1900 55872 11.4808 13.9469 371.348 418.371 815.217 815.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 580 6.4e-05 1024 180 400 119808 49.8155 13.2975 57.1396 408.514 528.971 529.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1230 0.000256 4096 260 1600 65880 13.9828 278.485 418.159 710.681 710.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1730 0.000512 2048 330 400 34560 3.46666 18.4566 104.409 126.373 126.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 750 0.000128 1024 205 1400 103680 15.0592 6.8649 130.678 208.943 361.699 361.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1410 3.2e-05 1024 300 2100 532224 55.4862 26.8677 1011.91 834.371 1928.82 1928.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 6.4e-05 512 60 250 298944 10.5125 6.71834 33.7055 240.096 291.162 291.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.000256 1024 410 650 58752 5.97178 3.41626 34.2334 104.69 148.438 148.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 790 3.2e-05 2048 170 1700 463104 126.647 55.9711 1427.39 1668.57 3278.77 3278.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.000256 4096 210 1900 55728 11.5309 13.9593 305.082 418.252 748.895 748.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 580 6.4e-05 1024 180 400 124416 49.2633 14.2242 49.7906 408.176 521.667 521.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1230 0.000256 4096 260 1600 65952 13.9929 266.417 419.04 699.503 699.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1730 0.000512 2048 330 400 34560 3.47482 18.5267 104.628 126.671 126.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 750 0.000128 1024 205 1400 96768 15.057 6.79914 116.113 204.452 342.576 342.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1410 3.2e-05 1024 300 2100 525312 55.1814 26.5627 947.115 828.479 1857.52 1857.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 6.4e-05 512 60 250 299520 10.4594 6.71667 31.9662 238.291 287.559 287.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.000256 1024 410 650 55296 5.92208 3.33642 31.5743 102.497 143.456 143.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 790 3.2e-05 2048 170 1700 460800 124.774 55.2998 1350.97 1657.19 3188.42 3188.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.000256 4096 210 1900 55872 11.46 13.9343 291.131 418.742 735.342 735.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 580 6.4e-05 1024 180 400 110592 49.1011 13.2094 42.3994 396.008 500.924 501.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1230 0.000256 4096 260 1600 65880 13.9972 242.516 419.418 675.979 676.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1730 0.000512 2048 330 400 34560 3.49594 16.9779 105.007 125.522 125.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 750 0.000128 1024 205 1400 103680 15.0808 6.87155 115.033 209.34 346.485 346.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1410 3.2e-05 1024 300 2100 529920 55.7137 26.8793 876.62 835.39 1794.79 1794.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 6.4e-05 512 60 250 299520 10.505 6.72858 29.7872 239.383 286.531 286.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.000256 1024 410 650 57600 6.04877 3.42547 29.8007 104.985 144.386 144.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 790 3.2e-05 2048 170 1700 460800 127.175 56.0765 1236.06 1670.79 3090.29 3090.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.000256 4096 210 1900 55440 11.5439 13.9694 264.016 419.44 709.039 709.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 580 6.4e-05 1024 180 400 115200 49.7357 13.2318 94.437 403.995 561.605 561.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1230 0.000256 4096 260 1600 66160 14.0031 462.514 419.049 895.62 895.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1730 0.000512 2048 330 400 34800 3.47571 30.7896 104.715 139.024 139.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 750 0.000128 1024 205 1400 103680 15.0688 6.85853 215.674 209.67 447.427 447.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1410 3.2e-05 1024 300 2100 535040 55.3267 26.9247 1683.34 837.831 2603.61 2603.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 6.4e-05 512 60 250 300800 10.5029 9.15862 55.8062 240.609 316.201 316.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.000256 1024 410 650 58240 5.92042 3.39142 56.0578 104.106 169.605 169.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 790 3.2e-05 2048 170 1700 471040 125.576 56.0729 2415.49 1676.15 4273.47 4273.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.000256 4096 210 1900 56000 11.4861 13.9388 506.194 418.489 950.181 950.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 580 6.4e-05 1024 180 400 133120 49.5743 13.5138 86.0324 419.085 568.415 568.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1230 0.000256 4096 260 1600 66080 13.9955 320.539 419.336 753.922 753.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1730 0.000512 2048 330 400 34720 3.47635 21.396 104.788 129.704 129.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 750 0.000128 1024 205 1400 99840 14.9994 7.43059 142.599 206.49 371.677 371.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1410 3.2e-05 1024 300 2100 532480 55.4667 26.8848 1150.89 838.518 2071.95 2072.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 6.4e-05 512 60 250 300800 10.4827 6.71402 38.1916 239.492 295.009 295.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.000256 1024 410 650 57600 5.87552 3.36534 38.2743 103.43 151.071 151.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 790 3.2e-05 2048 170 1700 471040 125.395 56.1766 1656.11 1676.86 3514.73 3514.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.000256 4096 210 1900 55680 11.459 13.9257 346.835 418.445 790.739 790.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 580 6.4e-05 1024 180 400 122880 49.9059 13.3181 54.9188 412.599 530.959 531.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1230 0.000256 4096 260 1600 66000 13.9956 270.422 419.422 703.893 703.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1730 0.000512 2048 330 400 34560 3.47168 17.7802 104.6 125.897 125.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 750 0.000128 1024 205 1400 99840 15.0342 6.82979 121.508 206.644 350.174 350.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1410 3.2e-05 1024 300 2100 529920 55.6125 26.8396 971.453 835.392 1889.49 1889.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 6.4e-05 512 60 250 299520 10.4861 6.71539 32.6363 239.302 289.268 289.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.000256 1024 410 650 57600 5.90032 3.3751 32.6763 103.558 145.636 145.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 790 3.2e-05 2048 170 1700 468480 125.366 56.0573 1399.68 1670.94 3252.24 3252.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.000256 4096 210 1900 55680 11.4872 13.9525 295.341 418.88 739.734 739.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 580 6.4e-05 1024 180 400 122880 49.9858 13.3391 46.8439 412.822 523.209 523.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1230 0.000256 4096 260 1600 65920 14.0042 248.852 419.241 682.15 682.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1730 0.000512 2048 330 400 34560 3.47546 16.727 104.715 124.962 125.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 750 0.000128 1024 205 1400 97280 15.2498 6.81949 110.253 206.548 339.03 339.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1410 3.2e-05 1024 300 2100 532480 55.6022 27.2056 901.804 838.088 1822.89 1823.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 6.4e-05 512 60 250 296960 10.4659 6.67261 29.6778 236.749 283.695 283.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.000256 1024 410 650 56320 5.95798 3.37622 29.7628 103.562 142.787 142.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 790 3.2e-05 2048 170 1700 471040 125.547 56.0613 1300.08 1676.23 3158.11 3158.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.000256 4096 210 1900 55040 11.4692 13.9162 267.934 418.625 712.02 712.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 580 6.4e-05 1024 180 400 122880 49.9649 13.3238 44.2531 412.514 520.275 520.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1230 0.000256 4096 260 1600 65600 13.9796 237.397 417.745 669.176 669.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1730 0.000512 2048 330 400 34400 3.47139 16.9089 104.616 125.04 125.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 750 0.000128 1024 205 1400 96000 15.3751 6.82934 103.988 206.655 333.002 333.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1410 3.2e-05 1024 300 2100 524800 54.7823 26.4754 849.471 824.504 1755.42 1755.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 6.4e-05 512 60 250 297600 10.5021 6.70333 28.593 236.306 282.234 282.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.000256 1024 410 650 57600 5.90995 3.37686 30.1244 103.672 143.21 143.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 790 3.2e-05 2048 170 1700 460800 124.412 55.1294 1218.24 1648.83 3046.81 3046.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.000256 4096 210 1900 55200 11.4978 13.9528 258.739 418.467 702.73 702.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 580 6.4e-05 1024 180 400 128000 49.3282 13.4559 44.0185 412.617 519.633 519.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1230 0.000256 4096 260 1620 66080 14.0104 380.307 419.216 813.587 813.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1730 0.000512 2048 330 420 34688 3.4929 45.0782 104.856 153.469 153.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 750 0.000128 1024 205 1440 102400 15.1593 6.83654 172.527 209.637 404.318 404.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1410 3.2e-05 1024 300 2100 537600 55.0739 26.8754 1356.54 837.897 2276.57 2276.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1300 6.4e-05 512 60 240 299520 10.5632 6.7175 76.8047 240.318 334.534 334.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.000256 1024 410 660 61952 5.80301 3.42048 47.1964 104.918 161.47 161.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 790 3.2e-05 2048 170 1680 467968 126.002 55.9628 1916.71 1675.69 3774.57 3774.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.000256 4096 210 1860 56640 11.5443 13.9424 708.451 419.285 1153.29 1153.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 580 6.4e-05 1024 180 420 118784 51.6353 13.8927 106.568 417.799 590.113 590.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1230 0.000256 4096 260 1620 66048 14.0106 665.109 419.523 1098.7 1098.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1730 0.000512 2048 330 420 34624 3.47952 44.8919 104.852 153.268 153.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 750 0.000128 1024 205 1440 101376 15.1734 6.83142 112.539 209.152 343.854 343.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1410 3.2e-05 1024 300 2100 536576 55.2507 26.8836 885.546 838.573 1806.45 1806.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1300 6.4e-05 512 60 240 299520 10.5864 6.72102 76.6429 239.838 333.921 334.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1400 0.000256 1024 410 660 61440 5.81366 3.41197 31.6068 104.705 145.668 145.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 790 3.2e-05 2048 170 1680 466944 126.326 55.9923 1251.43 1676.95 3110.9 3111.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.000256 4096 210 1860 56448 11.5384 13.9387 693.153 419.002 1137.71 1137.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 580 6.4e-05 1024 180 420 118784 51.722 13.4978 112.986 418.055 596.481 596.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1230 0.000256 4096 260 1620 65952 13.9925 662.316 418.814 1095.18 1095.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1730 0.000512 2048 330 420 34560 3.47955 44.6785 104.672 152.873 152.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 750 0.000128 1024 205 1440 101376 15.0952 6.83258 91.6587 208.315 322.054 322.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1410 3.2e-05 1024 300 2100 534528 55.2686 26.8605 719.237 836.483 1638.04 1638.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 6.4e-05 512 60 240 298752 10.5657 6.71344 76.475 240.854 334.741 334.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1400 0.000256 1024 410 660 61440 5.78237 3.40099 26.1722 104.3 139.779 139.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 790 3.2e-05 2048 170 1680 466944 125.94 55.9595 1016.45 1672.78 2871.33 2871.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 830 0.000256 4096 210 1860 56448 11.5149 13.9348 723.503 418.745 1167.77 1167.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 580 6.4e-05 1024 180 420 110592 52.0405 13.3151 104.791 412.239 582.604 582.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1230 0.000256 4096 260 1620 65920 13.9969 662.243 418.818 1095.11 1095.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1730 0.000512 2048 330 420 34560 3.47677 44.5905 104.757 152.867 152.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 750 0.000128 1024 205 1440 100352 15.2981 6.82435 78.675 209.049 309.997 310.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1410 3.2e-05 1024 300 2100 532480 55.3224 26.8206 617.601 835.154 1535.09 1535.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 6.4e-05 512 60 240 299008 10.6073 6.71744 76.5036 241.004 334.969 335.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1400 0.000256 1024 410 660 61440 5.8577 3.40787 64.9664 104.691 179.05 179.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 790 3.2e-05 2048 170 1680 462848 126.71 55.9506 872.565 1670.7 2726.11 2726.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 830 0.000256 4096 210 1860 56320 11.5302 13.9259 721.324 418.225 1165.08 1165.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 580 6.4e-05 1024 180 420 114688 52.3878 13.5192 109.058 417.781 592.961 593.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1230 0.000256 4096 260 1620 66080 14.0153 515.977 419.489 949.533 949.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1730 0.000512 2048 330 420 34680 3.48314 64.9361 104.918 173.382 173.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 750 0.000128 1024 205 1440 102400 15.2174 6.86531 241.503 209.759 473.505 473.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1410 3.2e-05 1024 300 2100 537600 55.1852 26.9476 1893.39 838.359 2814.06 2814.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1300 6.4e-05 512 60 240 299520 10.5658 6.72982 61.9969 240.733 320.151 320.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.000256 1024 410 660 61760 5.85082 3.42426 65.9808 104.985 180.366 180.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 790 3.2e-05 2048 170 1680 468480 126.166 56.1035 2648.12 1676.54 4507.12 4507.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.000256 4096 210 1860 56640 11.5466 13.9739 555.743 419.426 1000.76 1000.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 580 6.4e-05 1024 180 420 117760 52.0831 14.0109 142.587 419.312 628.205 628.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1230 0.000256 4096 260 1620 66000 13.9975 322.542 419.359 755.951 756.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1730 0.000512 2048 330 420 34640 3.49194 64.7553 104.937 173.227 173.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 750 0.000128 1024 205 1440 102400 15.1799 6.84365 149.484 209.859 381.523 381.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1410 3.2e-05 1024 300 2100 537600 55.0988 26.919 1167.31 838.6 2088.12 2088.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1300 6.4e-05 512 60 240 299520 10.5341 6.71971 40.772 239.492 297.65 297.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.000256 1024 410 660 60800 5.80349 3.39168 40.2435 104.199 153.767 153.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 790 3.2e-05 2048 170 1680 468480 125.903 56.0629 1641.32 1677.02 3500.5 3500.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.000256 4096 210 1860 56480 11.4978 13.9557 992.36 419.742 1437.63 1437.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 580 6.4e-05 1024 180 420 117760 52.0348 13.5148 130.115 419.456 615.33 615.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1230 0.000256 4096 260 1620 66000 14.0064 262.677 419.242 695.978 696.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1730 0.000512 2048 330 420 34560 3.4823 56.4795 104.751 164.757 164.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 750 0.000128 1024 205 1440 101760 15.1855 6.84406 121.465 208.884 352.533 352.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1410 3.2e-05 1024 300 2100 533760 55.3477 26.8735 947.106 834.547 1864.07 1864.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1300 6.4e-05 512 60 240 298560 10.5713 6.73254 33.8961 238.632 289.956 290.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.000256 1024 410 660 61440 5.83766 3.41574 33.3724 104.603 147.361 147.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 790 3.2e-05 2048 170 1680 464640 126.317 55.935 1328.47 1669.73 3180.64 3180.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.000256 4096 210 1860 56400 11.5561 13.9707 986.121 419.18 1430.9 1430.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 580 6.4e-05 1024 180 420 107520 52.705 13.3468 129.002 412.411 607.68 607.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1230 0.000256 4096 260 1620 65920 14.0042 221.975 419.377 655.408 655.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1730 0.000512 2048 330 420 34560 3.49411 64.6902 105.037 173.265 173.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 750 0.000128 1024 205 1440 99840 14.9991 6.80141 101.673 206.533 330.161 330.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1410 3.2e-05 1024 300 2100 537600 55.0109 26.8867 812.183 838.715 1732.98 1733.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1300 6.4e-05 512 60 240 299520 10.5315 6.71258 104.571 239.8 361.742 361.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1400 0.000256 1024 410 660 60160 5.76093 3.37005 28.6754 103.449 141.383 141.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 790 3.2e-05 2048 170 1680 465920 126.276 55.9659 1132.3 1677.24 2991.97 2992.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.000256 4096 210 1860 56320 11.479 13.9289 980.82 419.336 1425.64 1425.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 580 6.4e-05 1024 180 420 112640 51.6292 13.3137 130.072 412.811 608.045 608.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1230 0.000256 4096 260 1620 66048 14.0134 472.396 418.988 905.451 905.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1730 0.000512 2048 330 420 34656 3.47539 32.8886 104.778 141.186 141.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 750 0.000128 1024 205 1440 102144 15.1759 6.85645 221.366 209.241 452.798 452.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1410 3.2e-05 1024 300 2100 536064 55.1807 26.8904 1740.49 836.274 2659.04 2659.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 6.4e-05 512 60 240 299520 10.5306 6.72154 55.6734 239.144 312.198 312.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.000256 1024 410 660 61824 5.80602 3.41293 60.6606 104.729 174.738 174.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 790 3.2e-05 2048 170 1680 466944 126.07 56.0574 2427 1672.35 4281.68 4281.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.000256 4096 210 1860 56544 11.5098 13.9533 507.63 418.926 952.089 952.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 580 6.4e-05 1024 180 420 116736 51.674 13.6069 122.634 416.209 604.34 604.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1230 0.000256 4096 260 1620 65952 13.9975 296.64 419.142 729.831 729.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1730 0.000512 2048 330 420 34560 3.48064 21.1164 104.759 129.401 129.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 750 0.000128 1024 205 1440 101376 15.1061 6.84442 137.806 208.482 368.401 368.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1410 3.2e-05 1024 300 2100 534528 55.2691 26.865 1084.54 837.156 2004.02 2004.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 6.4e-05 512 60 240 298752 10.5229 6.71418 36.984 237.954 292.312 292.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.000256 1024 410 660 61440 5.77626 3.40243 37.9862 104.38 151.676 151.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 790 3.2e-05 2048 170 1680 466944 125.856 55.9496 1518.05 1674.15 3374.21 3374.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.000256 4096 210 1860 56448 11.4691 13.9428 318.847 419.075 763.408 763.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 580 6.4e-05 1024 180 420 110592 51.944 13.4308 103.833 415.476 584.907 585.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1230 0.000256 4096 260 1620 65952 14.0123 244.019 419.064 677.147 677.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1730 0.000512 2048 330 420 34560 3.47955 56.5106 104.905 164.939 164.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 750 0.000128 1024 205 1440 99072 15.2068 6.82598 110.474 207.346 340.008 340.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1410 3.2e-05 1024 300 2100 534528 55.1286 26.855 885.983 834.677 1802.83 1802.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1300 6.4e-05 512 60 240 299520 10.5214 6.71846 31.611 238.761 287.741 287.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.000256 1024 410 660 61056 5.76394 3.38739 30.9571 103.845 144.081 144.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 790 3.2e-05 2048 170 1680 465408 125.863 55.9063 1241.88 1668.78 3092.61 3092.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.000256 4096 210 1860 56160 11.4678 13.9485 261.21 417.967 704.668 704.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 580 6.4e-05 1024 180 420 110592 51.4256 14.1496 105.729 408.175 579.692 579.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1230 0.000256 4096 260 1620 65856 13.9964 220.559 418.831 653.436 653.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1730 0.000512 2048 330 420 34368 3.4648 56.2198 104.528 164.256 164.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 750 0.000128 1024 205 1440 98304 15.1364 6.7999 98.8795 206.393 327.368 327.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1410 3.2e-05 1024 300 2100 528384 55.3925 26.7331 787.954 832.53 1702.8 1702.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1300 6.4e-05 512 60 240 297984 10.5597 6.70998 28.3252 238.269 283.993 284.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.000256 1024 410 660 59904 5.78371 3.36915 27.7887 103.403 140.472 140.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 790 3.2e-05 2048 170 1680 460800 126.286 55.6308 1111.35 1665.39 2958.84 2959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.000256 4096 210 1860 56064 11.4699 13.9062 844.232 417.22 1286.9 1286.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 580 6.4e-05 1024 180 420 110592 52.0054 13.3181 100.847 422.143 588.537 588.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1230 0.000256 4096 260 1620 65760 13.9972 190.074 418.855 622.979 623.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1730 0.000512 2048 330 420 34320 3.46317 56.1723 104.583 164.263 164.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 750 0.000128 1024 205 1440 99840 15.0572 6.80579 86.8302 206.588 315.437 315.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1410 3.2e-05 1024 300 2100 529920 55.6124 26.842 687.241 835.203 1605.09 1605.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1300 6.4e-05 512 60 240 297600 10.5185 6.71283 24.851 238.21 280.419 280.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.000256 1024 410 660 59520 5.8112 3.37504 24.2235 103.542 137.084 137.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 790 3.2e-05 2048 170 1680 460800 126.936 55.9739 961.793 1670.23 2815.12 2815.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.000256 4096 210 1860 56160 11.5058 13.9531 843.024 418.79 1287.35 1287.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 580 6.4e-05 1024 180 420 107520 52.636 13.3336 115.061 414.426 595.672 595.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1230 0.000256 4096 260 1620 66024 13.9975 454.3 418.965 887.316 887.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1730 0.000512 2048 330 420 34664 3.48576 31.3892 104.837 139.756 139.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 750 0.000128 1024 205 1440 102144 15.2149 6.86083 210.065 209.288 441.585 441.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1410 3.2e-05 1024 300 2100 535808 55.3392 27.1231 1645.65 836.384 2564.69 2564.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 6.4e-05 512 60 240 299264 10.5784 6.73053 54.9051 240.287 312.63 312.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.000256 1024 410 660 61824 5.8295 3.41843 57.9562 104.753 172.084 172.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 790 3.2e-05 2048 170 1680 465920 126.537 56.0737 2308.16 1672.67 4163.63 4163.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.000256 4096 210 1860 56560 11.5528 13.9683 487.965 419.119 932.68 932.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 580 6.4e-05 1024 180 420 118272 51.9173 13.5328 80.2203 418.355 564.234 564.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1230 0.000256 4096 260 1620 65968 14.0002 289.902 419.325 723.281 723.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1730 0.000512 2048 330 420 34608 3.4936 20.0747 104.928 128.539 128.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 750 0.000128 1024 205 1440 102144 15.1819 6.8567 133.569 209.536 365.308 365.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1410 3.2e-05 1024 300 2100 534016 55.4028 26.8984 1039.14 837.192 1958.83 1959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 6.4e-05 512 60 240 298368 10.5394 6.71661 35.3478 238.964 291.701 291.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.000256 1024 410 660 61824 5.82038 3.41402 37.3988 104.93 151.696 151.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 790 3.2e-05 2048 170 1680 465920 126.203 55.9916 1462.79 1674.18 3319.36 3319.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.000256 4096 210 1860 56448 11.4954 13.9556 310.165 419.182 754.876 754.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 580 6.4e-05 1024 180 420 114688 51.5626 13.3612 50.2974 413.975 529.403 529.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1230 0.000256 4096 260 1620 65856 13.9981 242.87 418.67 675.591 675.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1730 0.000512 2048 330 420 34440 3.47373 17.4779 104.547 125.543 125.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 750 0.000128 1024 205 1440 102144 15.2354 6.85875 112.442 209.437 344.128 344.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1410 3.2e-05 1024 300 2100 532224 55.6627 26.9304 870.006 836.565 1789.35 1789.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 6.4e-05 512 60 240 298368 10.5757 6.72768 30.4047 238.834 286.674 286.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.000256 1024 410 660 61824 5.84205 3.42518 31.0934 104.913 145.405 145.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 790 3.2e-05 2048 170 1680 462336 127.19 56.0742 1217.51 1673.55 3074.52 3074.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.000256 4096 210 1860 56448 11.5343 13.9775 262.949 419.113 707.649 707.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 580 6.4e-05 1024 180 420 118272 52.0096 13.5332 104.83 418.494 589.093 589.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1230 0.000256 4096 260 1620 65856 14.0022 213.205 419.364 646.625 646.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1730 0.000512 2048 330 420 34496 3.49603 14.9586 105.036 123.534 123.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 750 0.000128 1024 205 1440 100352 15.0534 6.83987 96.7986 207.306 326.154 326.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1410 3.2e-05 1024 300 2100 530432 55.6864 26.8718 761.142 837.42 1681.31 1681.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 6.4e-05 512 60 240 297472 10.5658 6.71552 26.3692 239.058 282.837 282.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.000256 1024 410 660 60928 5.76576 3.38742 26.6304 103.872 139.787 139.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 790 3.2e-05 2048 170 1680 465920 126.09 55.9613 1079.23 1675 2936.47 2936.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.000256 4096 210 1860 56000 11.4406 13.9058 229.473 417.408 672.3 672.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 580 6.4e-05 1024 180 420 100352 52.4253 13.4408 84.4656 404.536 555.081 555.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1230 0.000256 4096 260 1620 65800 14.0059 189.837 419.046 622.941 623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1730 0.000512 2048 330 420 34440 3.48634 51.1734 104.961 159.668 159.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 750 0.000128 1024 205 1440 98560 15.0035 6.79763 84.4373 204.816 311.212 311.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1410 3.2e-05 1024 300 2100 528640 55.1785 26.6609 671.309 829.638 1582.98 1583.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1300 6.4e-05 512 60 240 297920 10.5645 6.73165 24.892 237.625 279.942 280.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.000256 1024 410 660 58240 5.81994 3.35053 23.3191 102.681 135.298 135.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 790 3.2e-05 2048 170 1680 456960 126.7 55.5827 935.176 1659.08 2776.73 2776.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.000256 4096 210 1860 56000 11.5429 13.9836 205.962 419.304 650.87 650.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 580 6.4e-05 1024 180 420 107520 52.0895 13.5104 93.7247 409.113 568.653 568.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1230 0.000256 4096 260 1620 66048 14.0098 429.595 419.153 862.813 862.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1730 0.000512 2048 330 420 34624 3.4823 29.818 104.753 138.095 138.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 750 0.000128 1024 205 1440 101376 15.1717 6.84902 198.227 208.959 429.362 429.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1410 3.2e-05 1024 300 2100 536576 55.2051 26.8839 1539.91 837.797 2459.99 2460.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 6.4e-05 512 60 240 299520 10.5254 6.71744 53.2869 240.571 311.231 311.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.000256 1024 410 660 61440 5.80813 3.40864 54.6495 104.597 168.594 168.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 790 3.2e-05 2048 170 1680 466944 126.265 55.9963 2201.26 1675.4 4059.13 4059.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.000256 4096 210 1860 56448 11.4769 13.9454 461.788 418.6 905.886 905.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 580 6.4e-05 1024 180 420 118784 51.5566 13.4862 77.0882 428.636 570.981 571.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1230 0.000256 4096 260 1620 65920 13.994 293.831 418.698 726.578 726.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1730 0.000512 2048 330 420 34560 3.4801 20.3592 104.726 128.608 128.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 750 0.000128 1024 205 1440 100352 15.2886 6.84851 131.67 209.188 363.154 363.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1410 3.2e-05 1024 300 2100 532480 55.302 26.8286 1006.39 834.929 1923.64 1923.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 6.4e-05 512 60 240 299008 10.5508 6.71664 36.1127 238.897 292.404 292.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.000256 1024 410 660 61440 5.8271 3.41053 37.2327 104.658 151.259 151.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 790 3.2e-05 2048 170 1680 462848 126.633 55.9895 1480.84 1670.05 3333.72 3333.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.000256 4096 210 1860 56320 11.4746 13.9349 317.287 418.179 760.954 761.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 580 6.4e-05 1024 180 420 114688 52.2612 13.4817 51.2158 417.658 534.83 535.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1230 0.000256 4096 260 1620 65856 14.0026 244.823 418.809 677.687 677.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1730 0.000512 2048 330 420 34368 3.46787 17.2351 117.529 138.274 138.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 750 0.000128 1024 205 1440 98304 15.1412 6.81779 107.502 206.383 336.001 336.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1410 3.2e-05 1024 300 2100 528384 55.4154 26.7817 829.81 832.482 1744.68 1744.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 6.4e-05 512 60 240 297984 10.5619 6.71264 29.8839 238.264 285.556 285.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.000256 1024 410 660 59904 5.78246 3.37101 30.7354 103.401 143.417 143.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 790 3.2e-05 2048 170 1680 460800 126.266 55.672 1226.11 1664.79 3073.03 3073.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.000256 4096 210 1860 56064 11.4652 13.9098 261.893 418.337 705.683 705.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 580 6.4e-05 1024 180 420 110592 51.9812 13.3236 41.7875 412.358 519.666 519.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1230 0.000256 4096 260 1620 65792 13.9966 227.755 418.863 660.667 660.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1730 0.000512 2048 330 420 34304 3.46509 15.8638 104.526 123.9 123.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 750 0.000128 1024 205 1440 98304 15.4745 6.84442 98.9454 209.243 330.661 330.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1410 3.2e-05 1024 300 2100 532480 55.3332 26.8227 754.384 835.428 1672.16 1672.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 6.4e-05 512 60 240 296960 10.547 6.70595 27.9949 238.38 283.755 283.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.000256 1024 410 660 61440 5.83312 3.40966 29.3729 104.869 143.61 143.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 790 3.2e-05 2048 170 1680 458752 127.447 55.9309 1129.26 1670.66 2983.49 2983.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.000256 4096 210 1860 56320 11.4954 13.9346 246.193 418.962 690.656 690.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 580 6.4e-05 1024 180 420 114688 52.2391 13.6187 40.4912 417.987 524.545 524.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1230 0.000256 4096 260 1620 65600 14.0015 207.102 418.455 639.613 639.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1730 0.000512 2048 330 420 34240 3.46112 15.2801 104.603 123.386 123.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 750 0.000128 1024 205 1440 97280 15.2436 6.82189 89.8162 206.721 318.757 318.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1410 3.2e-05 1024 300 2100 532480 55.6048 26.8882 693.062 838.842 1614.58 1614.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 6.4e-05 512 60 240 296960 10.4604 6.67427 25.3097 237.97 280.539 280.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.000256 1024 410 660 58880 5.8472 3.37306 25.9606 103.665 138.973 139.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 790 3.2e-05 2048 170 1680 460800 127.662 56.1375 1035.38 1678.28 2897.65 2897.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.000256 4096 210 1860 55680 11.4667 13.919 221.939 417.55 664.947 665.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 580 6.4e-05 1024 180 420 102400 53.3852 13.7713 81.6909 412.865 561.925 562.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1230 0.000256 4096 260 1600 66240 14.0145 370.719 419.275 804.061 804.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1730 0.000512 2048 330 384 35072 3.49414 38.9669 104.895 147.399 147.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 750 0.000128 1024 205 1408 104448 15.0028 6.83158 171.94 209.629 403.557 403.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1410 3.2e-05 1024 300 2112 536576 55.2269 26.8802 1337.69 837.868 2257.86 2258.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1300 6.4e-05 512 60 256 298752 10.5944 6.71827 79.8795 241.273 338.595 338.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.000256 1024 410 640 61184 5.83994 3.41651 45.8693 104.919 160.175 160.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 790 3.2e-05 2048 170 1728 467968 126.035 56.0067 1914.33 1675.75 3772.3 3772.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.000256 4096 210 1856 56384 11.5302 13.9489 693.976 419.243 1138.77 1138.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 580 6.4e-05 1024 180 384 108544 53.3268 13.4881 88.7963 417.793 573.617 573.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1230 0.000256 4096 260 1600 66176 14.0007 649.399 419.435 1082.89 1082.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1730 0.000512 2048 330 384 35008 3.47869 39.0799 104.89 147.491 147.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 750 0.000128 1024 205 1408 103424 15.033 6.93443 110.306 209.148 341.578 341.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1410 3.2e-05 1024 300 2112 536576 55.2516 26.9168 859.499 838.597 1780.46 1780.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1300 6.4e-05 512 60 256 298496 10.6344 6.71798 79.3196 240.961 337.767 337.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1400 0.000256 1024 410 640 60928 5.83725 3.40992 30.0451 104.7 144.12 144.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 790 3.2e-05 2048 170 1728 466944 126.241 56.0292 1226.87 1677.59 3086.93 3087.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.000256 4096 210 1856 56192 11.51 13.9343 677.62 418.966 1122.1 1122.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 580 6.4e-05 1024 180 384 106496 53.659 13.4902 90.9201 418.072 576.354 576.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1230 0.000256 4096 260 1600 66144 14.004 649.601 418.996 1082.65 1082.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1730 0.000512 2048 330 384 34944 3.47558 39.0069 104.699 147.225 147.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 750 0.000128 1024 205 1408 102912 14.9867 6.82394 90.9587 208.3 321.223 321.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1410 3.2e-05 1024 300 2112 534528 55.2787 26.8677 710.066 836.398 1628.8 1628.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 6.4e-05 512 60 256 297984 10.5956 6.71792 78.9991 240.24 336.686 336.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1400 0.000256 1024 410 640 60672 5.82093 3.39971 25.2345 104.294 138.873 138.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 790 3.2e-05 2048 170 1728 466944 125.884 55.937 1013.44 1672.62 2868.07 2868.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 830 0.000256 4096 210 1856 56256 11.5159 13.9284 712.801 418.707 1157.03 1157.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 580 6.4e-05 1024 180 384 104448 53.1124 13.3308 90.276 413.918 570.854 571.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1230 0.000256 4096 260 1600 66048 13.9981 650.101 419.05 1083.2 1083.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1730 0.000512 2048 330 384 34944 3.4775 39.0178 104.884 147.421 147.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 750 0.000128 1024 205 1408 102400 15.1168 6.82922 78.8578 209.215 310.175 310.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1410 3.2e-05 1024 300 2112 532480 55.3538 26.9271 611.037 835.85 1529.35 1529.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 6.4e-05 512 60 256 297984 10.638 6.71693 78.9347 241.783 338.2 338.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1400 0.000256 1024 410 640 60416 5.86704 3.40867 21.9084 104.774 136.087 136.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 790 3.2e-05 2048 170 1728 462848 126.735 55.8841 871.03 1671.75 2725.59 2725.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 830 0.000256 4096 210 1856 56064 11.5242 13.9222 709.995 418.652 1154.17 1154.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 580 6.4e-05 1024 180 384 106496 53.6724 13.4861 89.857 418.119 575.344 575.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1230 0.000256 4096 260 1600 66200 13.9967 494.199 419.17 927.423 927.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1730 0.000512 2048 330 384 35040 3.48365 54.153 104.797 162.48 162.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 750 0.000128 1024 205 1408 104320 15.0852 6.8425 233.946 209.584 465.616 465.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1410 3.2e-05 1024 300 2112 536320 55.3662 26.9435 1808.06 837.657 2728.22 2728.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1300 6.4e-05 512 60 256 298560 10.5966 6.72858 63.3107 240.05 320.813 320.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.000256 1024 410 640 61120 5.88131 3.7335 62.0177 104.894 176.654 176.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 790 3.2e-05 2048 170 1728 467200 126.488 56.0988 2571.5 1675.15 4429.43 4429.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.000256 4096 210 1856 56400 11.5446 13.9699 534.112 419.079 978.781 978.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 580 6.4e-05 1024 180 384 107520 53.5938 13.5238 116.226 418.971 602.53 602.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1230 0.000256 4096 260 1600 66160 13.9997 302.033 419.373 735.461 735.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1730 0.000512 2048 330 384 34960 3.47789 56.7931 104.79 165.105 165.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 750 0.000128 1024 205 1408 103680 15.0627 6.84131 142.808 209.831 374.706 374.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1410 3.2e-05 1024 300 2112 535040 55.3548 26.923 1104.26 838.496 2025.23 2025.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1300 6.4e-05 512 60 256 298240 10.5725 6.7225 41.5217 240.01 298.959 299.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.000256 1024 410 640 60160 5.83421 3.392 37.7881 104.188 151.331 151.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 790 3.2e-05 2048 170 1728 465920 126.443 56.1357 1562.68 1676.95 3422.41 3422.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.000256 4096 210 1856 56160 11.5077 13.9469 926.746 418.816 1371.09 1371.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 580 6.4e-05 1024 180 384 107520 53.5375 13.5138 104.829 421.462 593.559 593.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1230 0.000256 4096 260 1600 66120 13.9981 249.199 419.391 682.643 682.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1730 0.000512 2048 330 384 34920 3.48163 56.6945 104.803 165.022 165.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 750 0.000128 1024 205 1408 103680 15.0442 6.84371 117.083 209.034 348.164 348.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1410 3.2e-05 1024 300 2112 533760 55.3486 26.8681 905.49 835.151 1823.05 1823.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1300 6.4e-05 512 60 256 297600 10.6018 6.72768 34.133 239.341 290.932 291.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.000256 1024 410 640 60480 5.87894 3.4168 31.3051 104.678 145.404 145.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 790 3.2e-05 2048 170 1728 464640 126.354 55.9618 1288.3 1670.11 3140.91 3141.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.000256 4096 210 1856 56160 11.5704 13.9745 901.687 419.476 1346.78 1346.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 580 6.4e-05 1024 180 384 99840 53.9094 13.3485 108.042 412.61 588.126 588.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1230 0.000256 4096 260 1600 66080 14.0038 214.401 419.005 647.463 647.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1730 0.000512 2048 330 384 34880 3.47955 56.8095 104.806 165.139 165.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 750 0.000128 1024 205 1408 99840 15.0005 6.80141 97.5427 206.325 325.828 325.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1410 3.2e-05 1024 300 2112 532480 55.509 26.9455 776.872 837.864 1697.38 1697.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1300 6.4e-05 512 60 256 298240 10.5726 6.71168 106.665 239.885 363.967 364.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.000256 1024 410 640 58880 5.8191 3.36858 26.333 103.348 138.997 139.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 790 3.2e-05 2048 170 1728 465920 126.232 56.0831 1108.01 1675.77 2966.29 2966.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.000256 4096 210 1856 56000 11.4749 13.9319 922.616 418.018 1366.12 1366.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 580 6.4e-05 1024 180 384 102400 53.3084 13.3302 105.936 412.334 585.125 585.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1230 0.000256 4096 260 1600 66000 14.0016 895.559 418.822 1328.44 1328.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1730 0.000512 2048 330 384 34800 3.47341 54.247 104.599 162.361 162.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 750 0.000128 1024 205 1408 99200 15.1282 6.81626 89.2971 206.387 317.787 317.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1410 3.2e-05 1024 300 2112 531200 55.3995 26.8042 711.842 833.011 1627.25 1627.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1300 6.4e-05 512 60 256 297600 10.61 6.73382 114.001 240.951 372.422 372.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1400 0.000256 1024 410 640 59200 5.83069 3.3792 25.0658 103.411 137.814 137.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 790 3.2e-05 2048 170 1728 460800 126.762 55.8172 1009.1 1665.46 2857.33 2857.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.000256 4096 210 1856 55600 11.5229 13.9342 888.024 417.398 1330.96 1331.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 580 6.4e-05 1024 180 384 102400 53.4592 13.3511 126.851 412.441 606.315 606.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1230 0.000256 4096 260 1600 66192 14.0005 451.316 419.381 884.751 884.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1730 0.000512 2048 330 384 35040 3.49184 29.4329 104.918 137.884 137.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 750 0.000128 1024 205 1408 104448 14.9948 6.86285 216.721 209.452 448.192 448.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1410 3.2e-05 1024 300 2112 534528 55.3534 26.8963 1675.28 837.09 2594.81 2594.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 6.4e-05 512 60 256 298368 10.5599 6.72368 57.2111 241.011 315.635 315.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.000256 1024 410 640 61056 5.84026 3.41146 57.6702 104.832 171.88 171.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 790 3.2e-05 2048 170 1728 466944 126.109 56.1526 2374.08 1673.99 4230.53 4230.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.000256 4096 210 1856 56352 11.5135 13.9556 489.644 419.343 934.536 934.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 580 6.4e-05 1024 180 384 107520 53.1478 13.4509 100.527 416.728 584.073 584.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1230 0.000256 4096 260 1600 66144 13.9919 281.424 423.143 718.613 718.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1730 0.000512 2048 330 384 34944 3.47082 18.8027 105.728 128.046 128.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 750 0.000128 1024 205 1408 102912 14.9863 6.84362 133.965 210.357 366.312 366.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1410 3.2e-05 1024 300 2112 534528 55.2395 26.8602 1048.61 844.666 1975.58 1975.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 6.4e-05 512 60 256 297984 10.54 6.71139 38.0145 241.345 296.742 296.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.000256 1024 410 640 60672 5.8193 3.40032 35.9351 105.32 150.605 150.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 790 3.2e-05 2048 170 1728 466944 125.88 55.9002 1480.93 1689.13 3352.05 3352.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.000256 4096 210 1856 56256 11.4686 13.9305 306.736 422.841 755.053 755.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 580 6.4e-05 1024 180 384 104448 52.9891 13.3235 86.8571 417.79 571.177 571.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1230 0.000256 4096 260 1600 66096 13.9999 232.573 419.395 666.021 666.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1730 0.000512 2048 330 384 34848 3.47091 49.9419 104.774 158.234 158.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 750 0.000128 1024 205 1408 101376 15.0204 6.82189 108.337 207.518 337.851 337.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1410 3.2e-05 1024 300 2112 529920 55.5521 26.8412 846.63 835.417 1764.63 1764.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1300 6.4e-05 512 60 256 298368 10.5764 6.72358 32.2324 239.479 289.139 289.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.000256 1024 410 640 59904 5.81142 3.38944 29.3513 103.931 142.609 142.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 790 3.2e-05 2048 170 1728 465408 125.831 55.892 1212.59 1670.18 3064.67 3064.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.000256 4096 210 1856 55872 11.4764 13.9474 252.242 418.312 696.053 696.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 580 6.4e-05 1024 180 384 101376 52.8946 13.5353 85.7222 408.518 560.891 561.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1230 0.000256 4096 260 1600 66048 13.9919 208.932 419.039 642.014 642.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1730 0.000512 2048 330 384 34752 3.47136 49.9958 104.558 158.067 158.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 750 0.000128 1024 205 1408 101376 14.9161 6.79466 95.8908 206.38 324.134 324.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1410 3.2e-05 1024 300 2112 528384 55.366 26.7327 746.729 832.654 1661.67 1661.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1300 6.4e-05 512 60 256 297984 10.5494 6.71181 28.6287 239.843 285.86 285.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.000256 1024 410 640 59904 5.78061 3.37101 26.0798 103.395 138.756 138.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 790 3.2e-05 2048 170 1728 460800 126.3 55.6793 1067.15 1664.76 2914.08 2914.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.000256 4096 210 1856 55680 11.4844 13.9099 796.774 417.186 1239.43 1239.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 580 6.4e-05 1024 180 384 98304 53.9396 13.5649 78.2524 412.483 558.451 558.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1230 0.000256 4096 260 1600 66000 13.9983 182.026 419.357 615.432 615.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1730 0.000512 2048 330 384 34800 3.4753 49.6791 104.87 158.066 158.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 750 0.000128 1024 205 1408 99840 15.0318 6.80925 82.9238 206.594 311.513 311.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1410 3.2e-05 1024 300 2112 529920 55.6014 26.8473 661.43 835.22 1579.28 1579.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1300 6.4e-05 512 60 256 295680 10.5646 6.7113 25.5012 238.774 281.679 281.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.000256 1024 410 640 59520 5.81376 3.37533 23.0489 103.543 135.91 136.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 790 3.2e-05 2048 170 1728 460800 126.938 55.9555 938.628 1670.27 2791.98 2792.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.000256 4096 210 1856 55680 11.5077 13.9527 791.506 418.801 1235.84 1235.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 580 6.4e-05 1024 180 384 92160 54.8941 13.3353 88.2788 412.85 569.573 569.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1230 0.000256 4096 260 1600 66192 14.0109 428.829 419.067 861.96 862.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1730 0.000512 2048 330 384 35000 3.47645 27.7593 104.745 136.026 136.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 750 0.000128 1024 205 1408 103936 15.0754 6.8649 201.898 209.281 433.284 433.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1410 3.2e-05 1024 300 2112 535808 55.3553 26.9212 1563.79 836.384 2482.65 2482.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 6.4e-05 512 60 256 298368 10.6036 6.72944 55.765 239.777 313.006 313.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.000256 1024 410 640 60928 5.87226 3.41626 53.2624 104.758 167.44 167.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 790 3.2e-05 2048 170 1728 465920 126.511 56.0701 2220.4 1673.19 4076.38 4076.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.000256 4096 210 1856 56336 11.5536 13.9653 461.65 419.108 906.358 906.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 580 6.4e-05 1024 180 384 107520 53.5346 13.5227 65.7553 418.339 551.371 551.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1230 0.000256 4096 260 1600 66080 13.9984 272.387 418.757 705.195 705.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1730 0.000512 2048 330 384 34944 3.48461 17.8993 104.743 126.172 126.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 750 0.000128 1024 205 1408 103936 15.0371 6.85245 128.404 209.354 359.805 359.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1410 3.2e-05 1024 300 2112 534016 55.4165 26.8969 988.4 836.433 1907.34 1907.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 6.4e-05 512 60 256 297472 10.575 6.72563 36.3316 239.529 293.292 293.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.000256 1024 410 640 60928 5.86128 3.41549 34.054 104.827 148.288 148.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 790 3.2e-05 2048 170 1728 465920 126.231 56.104 1411.25 1672.72 3266.5 3266.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.000256 4096 210 1856 56224 11.4932 13.9553 296.701 418.798 741.021 741.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 580 6.4e-05 1024 180 384 100352 53.7933 13.5227 39.8903 413.6 521.02 521.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1230 0.000256 4096 260 1600 66024 13.996 229.966 419.178 663.191 663.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1730 0.000512 2048 330 384 34776 3.46624 15.3671 104.648 123.526 123.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 750 0.000128 1024 205 1408 102144 15.2309 6.8608 107.361 209.637 339.242 339.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1410 3.2e-05 1024 300 2112 532224 55.6725 26.9396 838.345 837.538 1758.69 1758.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 6.4e-05 512 60 256 297024 10.6264 6.73178 30.2814 240.798 288.563 288.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.000256 1024 410 640 60480 5.89818 3.4225 29.0617 105.005 143.515 143.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 790 3.2e-05 2048 170 1728 462336 127.204 56.0591 1188.35 1674.53 3046.33 3046.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.000256 4096 210 1856 56112 11.5473 13.9812 251.03 419.524 696.155 696.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 580 6.4e-05 1024 180 384 107520 53.5022 13.5229 36.6806 418.903 522.817 522.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1230 0.000256 4096 260 1600 65856 13.9829 203.212 418.484 635.728 635.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1730 0.000512 2048 330 384 34720 3.46525 13.3939 104.625 121.528 121.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 750 0.000128 1024 205 1408 100352 15.0378 6.83421 92.3486 207.261 321.635 321.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1410 3.2e-05 1024 300 2112 530432 55.6915 26.8677 730.213 837.244 1650.2 1650.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 6.4e-05 512 60 256 297472 10.5559 6.71738 27.0404 240.636 285.076 285.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.000256 1024 410 640 59136 5.84416 3.38704 24.8244 103.864 138.047 138.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 790 3.2e-05 2048 170 1728 465920 126.039 56.2033 1046.7 1674.29 2903.42 2903.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.000256 4096 210 1856 55552 11.4504 13.908 218.848 417.321 661.602 661.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 580 6.4e-05 1024 180 384 86016 54.6856 13.2353 64.7918 404.451 537.377 537.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1230 0.000256 4096 260 1600 65800 13.9981 181.267 418.175 613.494 613.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1730 0.000512 2048 330 384 34720 3.47136 43.4063 104.698 151.619 151.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 750 0.000128 1024 205 1408 98560 15.0093 6.80141 79.7767 204.785 306.527 306.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1410 3.2e-05 1024 300 2112 528640 55.2106 26.6704 645.425 829.503 1556.99 1557.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1300 6.4e-05 512 60 256 295680 10.6055 6.72755 25.5353 238.145 281.142 281.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.000256 1024 410 640 58240 5.81584 3.35005 22.3546 102.654 134.304 134.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 790 3.2e-05 2048 170 1728 456960 126.746 55.5254 911.95 1659.43 2758.14 2758.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.000256 4096 210 1856 56000 11.5446 13.9819 199.473 419.126 644.201 644.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 580 6.4e-05 1024 180 384 89600 55.009 13.2897 69.8402 409.037 547.393 547.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1230 0.000256 4096 260 1600 66176 13.9997 421.575 419.424 855.051 855.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1730 0.000512 2048 330 384 35008 3.48102 27.585 104.888 135.999 136.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 750 0.000128 1024 205 1408 103424 15.0124 6.84442 197.722 209.154 428.892 429.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1410 3.2e-05 1024 300 2112 536576 55.1989 26.8894 1517.8 838.586 2438.66 2438.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 6.4e-05 512 60 256 298496 10.5651 6.71968 56.0722 241.343 314.829 314.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.000256 1024 410 640 60928 5.83709 3.40531 53.3286 104.898 167.594 167.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 790 3.2e-05 2048 170 1728 466944 126.222 56.0251 2205.17 1676.98 4064.59 4064.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.000256 4096 210 1856 56192 11.4751 13.9314 458.698 418.956 903.135 903.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 580 6.4e-05 1024 180 384 106496 53.4733 13.4936 64.5528 418.168 549.901 550.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1230 0.000256 4096 260 1600 66048 14.0001 286.48 418.758 719.295 719.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1730 0.000512 2048 330 384 34944 3.48362 18.9741 104.805 127.306 127.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 750 0.000128 1024 205 1408 102400 15.1093 6.85715 130.549 209.074 361.744 361.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1410 3.2e-05 1024 300 2112 532480 55.3171 26.8191 982.502 835.253 1900.08 1900.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 6.4e-05 512 60 256 297984 10.5697 6.71459 37.6904 239.513 294.617 294.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.000256 1024 410 640 60416 5.8623 3.40765 35.5866 104.698 149.68 149.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 790 3.2e-05 2048 170 1728 462848 126.661 55.9337 1468.71 1671.08 3322.58 3322.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.000256 4096 210 1856 56064 11.4735 13.9346 310.295 418.284 754.06 754.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 580 6.4e-05 1024 180 384 106496 53.4634 13.4881 44.4839 417.833 529.478 529.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1230 0.000256 4096 260 1600 66048 13.9951 236.498 419.384 669.926 669.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1730 0.000512 2048 330 384 34752 3.46678 15.2904 104.638 123.438 123.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 750 0.000128 1024 205 1408 101376 14.9129 6.81984 107.092 206.552 335.533 335.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1410 3.2e-05 1024 300 2112 528384 55.395 26.7311 806.324 833.166 1721.8 1721.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 6.4e-05 512 60 256 297984 10.5615 6.71334 31.0986 238.987 287.49 287.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.000256 1024 410 640 59904 5.78749 3.37056 29.6765 103.48 142.44 142.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 790 3.2e-05 2048 170 1728 460800 126.315 55.6409 1212.38 1666.16 3060.69 3060.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.000256 4096 210 1856 55680 11.4668 13.9156 254.501 417.537 697.494 697.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 580 6.4e-05 1024 180 384 98304 53.8885 13.3196 34.1308 412.691 514.243 514.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1230 0.000256 4096 260 1600 65792 13.9915 217.475 418.355 649.873 649.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1730 0.000512 2048 330 384 34816 3.4775 14.1953 104.983 122.7 122.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 750 0.000128 1024 205 1408 102400 15.1422 6.84682 99.2596 209.393 330.801 330.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1410 3.2e-05 1024 300 2112 532480 55.3082 26.8269 735.365 836.021 1653.71 1653.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 6.4e-05 512 60 256 296960 10.5486 6.70934 28.8763 239.109 285.368 285.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.000256 1024 410 640 59392 5.92323 3.4112 27.3783 104.94 141.776 141.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 790 3.2e-05 2048 170 1728 458752 127.463 56.005 1108.19 1672.46 2964.3 2964.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.000256 4096 210 1856 55808 11.4942 13.938 237.535 419.259 682.302 682.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 580 6.4e-05 1024 180 384 98304 54.7763 13.4861 31.8192 418.283 518.571 518.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1230 0.000256 4096 260 1600 65920 13.9961 200.572 419.099 633.719 633.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1730 0.000512 2048 330 384 34560 3.46506 13.5185 104.4 121.427 121.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 750 0.000128 1024 205 1408 97280 15.2411 6.82198 87.4473 206.579 316.245 316.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1410 3.2e-05 1024 300 2112 532480 55.6154 26.886 674.593 838.25 1595.53 1595.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 6.4e-05 512 60 256 294400 10.5203 6.67642 26.3986 238.669 282.392 282.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.000256 1024 410 640 58880 5.84752 3.37306 25.671 103.594 138.614 138.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 790 3.2e-05 2048 170 1728 460800 127.639 56.0101 1028.16 1676.3 2888.31 2888.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.000256 4096 210 1856 55680 11.4606 13.9113 218.81 417.249 661.505 661.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 580 6.4e-05 1024 180 384 102400 53.4516 13.3222 72.0036 412.58 551.575 551.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1230 0.000256 4096 260 1600 65664 13.9933 189.342 418.413 621.804 621.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1730 0.000512 2048 330 384 34560 3.46726 41.3446 104.786 150.102 150.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 750 0.000128 1024 205 1408 98304 15.176 6.80739 82.7579 206.836 311.726 311.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1410 3.2e-05 1024 300 2112 516096 55.7095 26.4401 608.454 825.289 1516.08 1516.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1300 6.4e-05 512 60 256 294912 10.561 6.69082 26.549 236.945 280.872 280.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.000256 1024 410 640 58368 5.87219 3.37478 23.9453 103.755 137.076 137.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 790 3.2e-05 2048 170 1728 454656 125.528 55.1608 961.071 1651.53 2793.48 2793.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.000256 4096 210 1856 55296 11.4789 13.9325 206.698 418.635 650.817 650.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 580 6.4e-05 1024 180 384 73728 55.1883 13.1604 53.195 396.517 518.274 518.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1230 0.000256 4096 260 1664 65776 14.0064 732.641 419.524 1166.23 1166.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1730 0.000512 2048 330 384 35088 3.48794 40.1956 104.964 148.692 148.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 750 0.000128 1024 205 1408 103680 15.0724 6.83914 179.245 209.761 411.075 411.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1410 3.2e-05 1024 300 2176 535040 55.4056 26.9128 1358.71 838.433 2279.66 2279.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 6.4e-05 512 60 256 293760 10.7547 6.72576 81.9376 242.343 341.898 342.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1400 0.000256 1024 410 640 56064 6.13405 3.42038 70.1388 104.964 184.787 184.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 790 3.2e-05 2048 170 1792 459776 128.961 56.0415 3460.72 1676.72 5322.66 5322.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 830 0.000256 4096 210 1920 54944 11.55 13.9548 835.167 419.347 1280.1 1280.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 580 6.4e-05 1024 180 384 88064 56.7969 13.5131 86.066 419.331 575.926 576.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1230 0.000256 4096 260 1664 65760 14.0124 423.319 419.114 856.497 856.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1730 0.000512 2048 330 384 35072 3.48432 41.728 104.86 150.118 150.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 750 0.000128 1024 205 1408 103424 15.0581 6.83898 193.968 209.568 425.592 425.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1410 3.2e-05 1024 300 2176 534528 55.2566 26.921 1540.76 837.619 2460.75 2460.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1300 6.4e-05 512 60 256 293632 10.7083 6.70925 83.0577 241.83 342.44 342.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.000256 1024 410 640 56064 6.09811 3.41952 48.9751 104.88 163.502 163.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 790 3.2e-05 2048 170 1792 459776 127.765 56.0768 2156.56 1675.04 4015.64 4015.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.000256 4096 210 1920 54912 11.52 13.9469 735.471 419.066 1180.08 1180.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 580 6.4e-05 1024 180 384 86016 56.6838 13.4861 76.7796 417.572 564.736 564.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1230 0.000256 4096 260 1664 65728 14.0085 273.732 419.453 707.248 707.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1730 0.000512 2048 330 384 35008 3.47955 41.9082 104.858 150.291 150.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 750 0.000128 1024 205 1408 102400 15.1062 6.83222 125.027 209.092 356.222 356.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1410 3.2e-05 1024 300 2176 534528 55.3399 26.888 997.284 838.339 1918.04 1918.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1300 6.4e-05 512 60 256 293376 10.7389 6.71539 82.2134 242.923 342.72 342.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1400 0.000256 1024 410 640 55808 6.08854 3.40989 32.4511 104.667 146.744 146.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 790 3.2e-05 2048 170 1792 458752 128.085 56.0665 1386.99 1676.51 3247.84 3248.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.000256 4096 210 1920 54784 11.5235 13.9387 714.115 418.842 1158.49 1158.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 580 6.4e-05 1024 180 384 86016 56.7936 13.4875 74.8666 418.006 563.371 563.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1230 0.000256 4096 260 1664 65664 13.997 707.177 419.298 1140.53 1140.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1730 0.000512 2048 330 384 34944 3.47568 41.7833 104.78 150.085 150.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 750 0.000128 1024 205 1408 101376 15.114 6.82614 101.689 208.464 332.255 332.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1410 3.2e-05 1024 300 2176 531456 55.5611 26.8657 812.289 837.046 1731.96 1732.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1300 6.4e-05 512 60 256 292608 10.7067 6.71555 82.3938 242.319 342.272 342.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1400 0.000256 1024 410 640 55296 6.08678 3.40173 27.1127 104.37 141.1 141.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 790 3.2e-05 2048 170 1792 457728 127.984 55.8959 1137.26 1674.74 2996.07 2996.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.000256 4096 210 1920 54720 11.5037 13.9351 711.681 419.038 1156.23 1156.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 580 6.4e-05 1024 180 384 79872 56.8012 13.3172 70.5289 412.586 553.451 553.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1230 0.000256 4096 260 1664 65664 14.0022 702.72 419.178 1135.95 1136.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1730 0.000512 2048 330 384 34944 3.48355 42.1643 104.79 150.48 150.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 750 0.000128 1024 205 1408 102400 15.1271 6.82675 91.7491 209.142 323.001 323.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1410 3.2e-05 1024 300 2176 532480 55.3332 26.8229 727.182 835.13 1644.66 1644.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1300 6.4e-05 512 60 256 292864 10.7261 6.71827 82.0586 243.403 343.037 343.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1400 0.000256 1024 410 640 55296 6.12854 3.41104 24.1388 104.68 138.487 138.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 790 3.2e-05 2048 170 1792 454656 128.587 55.851 1013.65 1670.09 2868.37 2868.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.000256 4096 210 1920 54528 11.5127 13.9324 703.683 418.218 1147.42 1147.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 580 6.4e-05 1024 180 384 81920 57.3069 13.5987 78.6971 419.536 569.352 569.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1230 0.000256 4096 260 1664 65600 13.9945 702.495 419.004 1135.55 1135.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1730 0.000512 2048 330 384 34880 3.47616 41.825 104.704 150.05 150.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 750 0.000128 1024 205 1408 99840 15.0058 6.80403 82.2076 206.342 310.515 310.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1410 3.2e-05 1024 300 2176 532480 55.5556 26.8896 668.089 837.918 1588.64 1588.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 6.4e-05 512 60 256 293120 10.7092 6.71725 82.7453 243.851 344.151 344.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1400 0.000256 1024 410 640 53760 6.07981 3.36858 21.6461 103.351 134.572 134.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 790 3.2e-05 2048 170 1792 455680 128.838 55.9893 931.279 1675.66 2791.95 2792.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.000256 4096 210 1920 54400 11.5057 13.9274 704.108 418.051 1147.67 1147.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 580 6.4e-05 1024 180 384 81920 56.5667 13.3249 79.82 412.308 562.238 562.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1230 0.000256 4096 260 1664 65472 13.9926 702.155 418.761 1134.96 1135.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1730 0.000512 2048 330 384 34752 3.46627 41.4566 104.517 149.481 149.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 750 0.000128 1024 205 1408 98304 15.1488 6.79206 74.5278 206.524 303.148 303.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1410 3.2e-05 1024 300 2176 528384 55.4108 26.7327 607.729 832.994 1523.06 1523.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 6.4e-05 512 60 256 291840 10.7487 6.71504 81.8918 241.881 341.366 341.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1400 0.000256 1024 410 640 53760 6.08157 3.36947 20.9038 103.462 133.945 134.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 790 3.2e-05 2048 170 1792 454656 127.536 55.6407 852.847 1666.28 2702.5 2702.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 830 0.000256 4096 210 1920 54144 11.5026 13.9184 745.275 417.454 1188.23 1188.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 580 6.4e-05 1024 180 384 73728 57.6359 13.3177 70.8701 412.619 554.663 554.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1230 0.000256 4096 260 1664 65408 13.994 699.732 418.378 1132.16 1132.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1730 0.000512 2048 330 384 34720 3.46294 41.5718 104.464 149.543 149.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 750 0.000128 1024 205 1408 100352 15.0452 6.81062 73.2028 207.424 302.641 302.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1410 3.2e-05 1024 300 2176 530432 55.7564 26.8711 576.902 836.742 1496.46 1496.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 6.4e-05 512 60 256 292096 10.7276 6.7175 82.128 242.326 342.028 342.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1400 0.000256 1024 410 640 53760 6.11453 3.38358 19.3674 103.795 132.792 132.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 790 3.2e-05 2048 170 1792 458752 127.81 55.978 812.776 1673.32 2670.08 2670.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 830 0.000256 4096 210 1920 54208 11.4898 13.9188 746.854 417.078 1189.42 1189.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 580 6.4e-05 1024 180 384 71680 56.7221 13.2327 69.568 404.22 543.959 544.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1230 0.000256 4096 260 1664 65536 14.0022 701.407 419.182 1134.65 1134.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1730 0.000512 2048 330 384 34816 3.48448 42.1315 104.789 150.451 150.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 750 0.000128 1024 205 1408 102400 15.137 6.83418 70.1548 209.315 301.598 301.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1410 3.2e-05 1024 300 2176 532480 55.3524 26.8269 550.726 835.774 1468.87 1469.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 6.4e-05 512 60 256 290816 10.7204 6.71482 81.4932 242.855 341.911 342.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1400 0.000256 1024 410 640 55296 6.17008 3.4112 57.9087 104.857 172.479 172.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 790 3.2e-05 2048 170 1792 450560 129.482 55.8826 761.279 1670.46 2617.3 2617.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 830 0.000256 4096 210 1920 54272 11.5302 13.9444 745.984 418.91 1190.45 1190.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 580 6.4e-05 1024 180 384 81920 57.3446 13.6074 78.8617 417.938 567.972 568.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1230 0.000256 4096 260 1620 65856 14.0001 660.781 418.977 1093.81 1093.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1730 0.000512 2048 330 420 34496 3.48979 44.4597 104.841 152.835 152.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 750 0.000128 1024 205 1440 100352 15.034 6.8137 65.7098 207.115 294.833 294.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1410 3.2e-05 1024 300 2100 530432 55.6798 26.8786 512.264 836.651 1431.67 1431.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 6.4e-05 512 60 240 297472 10.6012 6.71581 76.0268 238.87 332.346 332.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1400 0.000256 1024 410 660 60928 5.78045 3.38163 77.1238 103.784 190.201 190.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 790 3.2e-05 2048 170 1680 465920 127.051 56.1317 3179.51 1673.64 5036.52 5036.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 830 0.000256 4096 210 1860 56000 11.4993 13.9061 720.272 417.021 1162.77 1162.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 580 6.4e-05 1024 180 420 100352 52.5044 13.8847 94.8473 404.17 565.627 565.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1230 0.000256 4096 260 1600 65856 13.985 646.542 418.791 1079.37 1079.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1730 0.000512 2048 330 384 34720 3.46461 38.9836 104.544 147.037 147.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 750 0.000128 1024 205 1408 100352 15.0439 6.81184 64.0836 207.304 293.4 293.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1410 3.2e-05 1024 300 2112 530432 55.7349 26.8684 501.597 837.409 1421.8 1421.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 6.4e-05 512 60 256 297472 10.6132 6.71674 79.022 239.647 336.132 336.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1400 0.000256 1024 410 640 59136 5.86528 3.37978 71.3554 103.88 184.612 184.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 790 3.2e-05 2048 170 1728 465920 127.241 55.9716 3126.48 1675.48 4985.37 4985.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 830 0.000256 4096 210 1856 55552 11.4972 13.912 705.021 417.409 1147.92 1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 580 6.4e-05 1024 180 384 86016 54.766 13.2915 73.642 404.538 546.455 546.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1230 0.000256 4096 260 1600 65800 13.9889 659.458 418.531 1092.04 1092.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1730 0.000512 2048 330 400 34440 3.45907 41.3292 104.378 149.209 149.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 750 0.000128 1024 205 1400 98560 15.0166 6.81869 64.1996 204.958 291.151 291.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1410 3.2e-05 1024 300 2100 528640 55.2163 26.6691 516.163 830.221 1428.46 1428.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 6.4e-05 512 60 250 300160 10.5865 6.72624 76.7909 237.898 332.132 332.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1400 0.000256 1024 410 650 56000 5.95859 3.34899 72.7096 102.75 184.895 185.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 790 3.2e-05 2048 170 1700 465920 125.59 55.4851 3286.23 1661.03 5128.53 5128.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 830 0.000256 4096 210 1900 56000 11.603 13.9695 739.449 419.6 1184.7 1184.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 580 6.4e-05 1024 180 400 125440 49.3187 13.2854 112.202 409.499 584.527 584.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1230 0.000256 4096 260 1584 66080 13.9981 659.292 419.05 1092.4 1092.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1730 0.000512 2048 330 384 34720 3.47136 40.2396 104.604 148.357 148.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 750 0.000128 1024 205 1392 98560 15.0103 6.79834 63.314 204.786 290.059 290.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1410 3.2e-05 1024 300 2112 528640 55.2088 26.6641 509.869 829.503 1421.43 1421.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 6.4e-05 512 60 240 300160 10.5726 6.72358 74.7555 239.202 331.381 331.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1400 0.000256 1024 410 624 58240 5.8433 3.34826 72.9359 102.656 184.91 185.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 790 3.2e-05 2048 170 1680 465920 125.681 55.5013 3272.84 1659.48 5113.7 5113.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 830 0.000256 4096 210 1872 56000 11.5972 13.9769 723.099 419.129 1167.88 1167.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 580 6.4e-05 1024 180 384 107520 52.159 13.2813 93.1765 409.047 567.874 568.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1230 0.000256 4096 260 1600 66048 14.0002 638.724 418.596 1071.38 1071.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1730 0.000512 2048 330 384 34944 3.48202 39.5135 104.766 147.805 147.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 750 0.000128 1024 205 1408 104448 14.9683 6.82778 76.3479 208.988 307.287 307.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1410 3.2e-05 1024 300 2112 536576 55.016 27.0336 594.105 834.929 1511.27 1511.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 6.4e-05 512 60 256 300032 10.5984 6.71373 76.4301 239.61 333.481 333.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1400 0.000256 1024 410 608 61440 5.86166 3.40963 73.2711 104.657 187.33 187.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 790 3.2e-05 2048 170 1696 466944 126.663 55.8774 3210.23 1670.46 5063.42 5063.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 830 0.000256 4096 210 1856 56576 11.5468 13.925 711.437 421.22 1158.2 1158.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 580 6.4e-05 1024 180 384 131072 49.7526 13.8099 110.775 417.663 592.214 592.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1230 0.000256 4096 260 1600 65760 13.9952 920.629 419.104 1353.78 1353.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1730 0.000512 2048 330 384 34560 3.47798 57.9246 104.719 166.167 166.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 750 0.000128 1024 205 1408 99840 15.0526 6.80125 111.571 206.8 340.383 340.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1410 3.2e-05 1024 300 2112 522240 55.0749 26.4462 874.88 824.775 1781.36 1781.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 6.4e-05 512 60 256 295680 10.5543 6.7113 102.635 238.526 358.554 358.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1400 0.000256 1024 410 608 57600 5.91702 3.3792 76.6453 103.799 189.868 189.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 790 3.2e-05 2048 170 1696 460800 124.251 55.1363 2061.48 1649.96 3891.02 3891.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 830 0.000256 4096 210 1856 54720 11.3944 13.822 965.022 414.849 1405.16 1405.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 580 6.4e-05 1024 180 384 122880 49.9612 13.3249 143.101 412.805 619.405 619.563
