// Seed: 2957719695
module module_0;
  assign id_1 = 1 - 1;
  reg id_2 = id_1, id_3, id_4, id_5;
  reg id_6;
  always id_3 = id_3;
  assign id_2 = id_4;
  initial begin : LABEL_0
    id_1 <= 1;
    begin : LABEL_0
      @(posedge 1 <= id_4) id_6 <= id_1;
      id_3 <= (1);
    end
  end
  wire id_7;
  wire id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = 1;
  assign id_2 = id_2;
  assign id_5 = 1;
  wire id_6;
  module_0 modCall_1 ();
endmodule
