{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1575295179666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1575295179668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 02 14:59:39 2019 " "Processing started: Mon Dec 02 14:59:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1575295179668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1575295179668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off phase_calculator -c phase_calculator " "Command: quartus_map --read_settings_files=on --write_settings_files=off phase_calculator -c phase_calculator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1575295179668 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1575295180040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/src/constants.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/src/constants.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constants " "Found design unit 1: constants" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/constants.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295180412 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 constants-body " "Found design unit 2: constants-body" {  } { { "../../src/constants.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/constants.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295180412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295180412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/src/phase_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/holge/onedrive/aau - elektronik og it/5. semester/p5/p5-track-n-point/src/phase_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 phase_calculator-Behavioral " "Found design unit 1: phase_calculator-Behavioral" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/phase_calculator.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295180418 ""} { "Info" "ISGN_ENTITY_NAME" "1 phase_calculator " "Found entity 1: phase_calculator" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/phase_calculator.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295180418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295180418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-SYN " "Found design unit 1: divider-SYN" {  } { { "divider.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/divider.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295180423 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "divider.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/divider.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295180423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295180423 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "phase_calculator " "Elaborating entity \"phase_calculator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1575295180474 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_remain_sig phase_calculator.vhd(32) " "Verilog HDL or VHDL warning at phase_calculator.vhd(32): object \"w_remain_sig\" assigned a value but never read" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/phase_calculator.vhd" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1575295180479 "|phase_calculator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:divider_inst " "Elaborating entity \"divider\" for hierarchy \"divider:divider_inst\"" {  } { { "../../src/phase_calculator.vhd" "divider_inst" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/phase_calculator.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295180522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide divider:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "LPM_DIVIDE_component" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/divider.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295180965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "divider:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "divider.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/divider.vhd" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575295181000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "divider:divider_inst\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 18 " "Parameter \"lpm_widthd\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181001 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 18 " "Parameter \"lpm_widthn\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181001 ""}  } { { "divider.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/divider.vhd" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1575295181001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sop.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sop.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sop " "Found entity 1: lpm_divide_sop" {  } { { "db/lpm_divide_sop.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/lpm_divide_sop.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295181098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295181098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_sop divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated " "Elaborating entity \"lpm_divide_sop\" for hierarchy \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_b9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_b9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_b9h " "Found entity 1: sign_div_unsign_b9h" {  } { { "db/sign_div_unsign_b9h.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/sign_div_unsign_b9h.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295181128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295181128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_b9h divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider " "Elaborating entity \"sign_div_unsign_b9h\" for hierarchy \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\"" {  } { { "db/lpm_divide_sop.tdf" "divider" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/lpm_divide_sop.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_gef.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_gef.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_gef " "Found entity 1: alt_u_div_gef" {  } { { "db/alt_u_div_gef.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/alt_u_div_gef.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295181209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295181209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_gef divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\|alt_u_div_gef:divider " "Elaborating entity \"alt_u_div_gef\" for hierarchy \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\|alt_u_div_gef:divider\"" {  } { { "db/sign_div_unsign_b9h.tdf" "divider" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/sign_div_unsign_b9h.tdf" 32 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_1tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_1tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_1tc " "Found entity 1: add_sub_1tc" {  } { { "db/add_sub_1tc.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/add_sub_1tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295181543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295181543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_1tc divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\|alt_u_div_gef:divider\|add_sub_1tc:add_sub_0 " "Elaborating entity \"add_sub_1tc\" for hierarchy \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\|alt_u_div_gef:divider\|add_sub_1tc:add_sub_0\"" {  } { { "db/alt_u_div_gef.tdf" "add_sub_0" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/alt_u_div_gef.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_2tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_2tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_2tc " "Found entity 1: add_sub_2tc" {  } { { "db/add_sub_2tc.tdf" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/add_sub_2tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1575295181621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1575295181621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_2tc divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\|alt_u_div_gef:divider\|add_sub_2tc:add_sub_1 " "Elaborating entity \"add_sub_2tc\" for hierarchy \"divider:divider_inst\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_sop:auto_generated\|sign_div_unsign_b9h:divider\|alt_u_div_gef:divider\|add_sub_2tc:add_sub_1\"" {  } { { "db/alt_u_div_gef.tdf" "add_sub_1" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/quartus/phase_calculator/db/alt_u_div_gef.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1575295181623 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1575295182707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1575295183274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575295183274 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/phase_calculator.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575295183423 "|phase_calculator|i_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RESET " "No output dependent on input pin \"i_RESET\"" {  } { { "../../src/phase_calculator.vhd" "" { Text "C:/Users/holge/OneDrive/AAU - Elektronik og IT/5. semester/P5/P5-Track-n-Point/src/phase_calculator.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1575295183423 "|phase_calculator|i_RESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1575295183423 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "504 " "Implemented 504 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1575295183425 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1575295183425 ""} { "Info" "ICUT_CUT_TM_LCELLS" "448 " "Implemented 448 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1575295183425 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1575295183425 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1575295183493 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 02 14:59:43 2019 " "Processing ended: Mon Dec 02 14:59:43 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1575295183493 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1575295183493 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1575295183493 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1575295183493 ""}
