	component monitor is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			reset_reset_n         : in    std_logic                     := 'X';             -- reset_n
			led_export            : out   std_logic_vector(1 downto 0);                     -- export
			pio_in_export         : in    std_logic_vector(31 downto 0) := (others => 'X'); -- export
			pio_out_export        : out   std_logic_vector(31 downto 0);                    -- export
			power_temp_scl_export : out   std_logic;                                        -- export
			power_temp_sda_export : inout std_logic                     := 'X'              -- export
		);
	end component monitor;

