// Seed: 1314032200
module module_0 (
    input tri0 id_0,
    output supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    output tri1 id_4,
    input supply0 id_5,
    input tri1 id_6,
    output supply0 id_7
);
  logic id_9;
  wire  id_10;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    input wire id_0,
    output supply1 id_1,
    input wire id_2,
    output tri1 id_3,
    output tri1 id_4,
    output wor id_5,
    output wor id_6,
    input uwire id_7,
    input tri1 id_8,
    input wire id_9,
    input uwire id_10,
    output tri0 id_11,
    input supply1 id_12,
    input wor id_13
);
  assign id_5 = id_7 - 1 | -1 | -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_12,
      id_9,
      id_5,
      id_9,
      id_13,
      id_5
  );
endmodule
