
*** Running vivado
    with args -log AES_Encrypt.vds -m64 -mode batch -messageDb vivado.pb -notrace -source AES_Encrypt.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source AES_Encrypt.tcl -notrace
Command: synth_design -top AES_Encrypt -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11608 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 271.676 ; gain = 65.355
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.v:12]
	Parameter ap_ST_st1_fsm_0 bound to: 23'b00000000000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 23'b00000000000000000000010 
	Parameter ap_ST_pp0_stg0_fsm_2 bound to: 23'b00000000000000000000100 
	Parameter ap_ST_st6_fsm_3 bound to: 23'b00000000000000000001000 
	Parameter ap_ST_st7_fsm_4 bound to: 23'b00000000000000000010000 
	Parameter ap_ST_st8_fsm_5 bound to: 23'b00000000000000000100000 
	Parameter ap_ST_st9_fsm_6 bound to: 23'b00000000000000001000000 
	Parameter ap_ST_st10_fsm_7 bound to: 23'b00000000000000010000000 
	Parameter ap_ST_st11_fsm_8 bound to: 23'b00000000000000100000000 
	Parameter ap_ST_st12_fsm_9 bound to: 23'b00000000000001000000000 
	Parameter ap_ST_st13_fsm_10 bound to: 23'b00000000000010000000000 
	Parameter ap_ST_st14_fsm_11 bound to: 23'b00000000000100000000000 
	Parameter ap_ST_st15_fsm_12 bound to: 23'b00000000001000000000000 
	Parameter ap_ST_st16_fsm_13 bound to: 23'b00000000010000000000000 
	Parameter ap_ST_st17_fsm_14 bound to: 23'b00000000100000000000000 
	Parameter ap_ST_st18_fsm_15 bound to: 23'b00000001000000000000000 
	Parameter ap_ST_st19_fsm_16 bound to: 23'b00000010000000000000000 
	Parameter ap_ST_st20_fsm_17 bound to: 23'b00000100000000000000000 
	Parameter ap_ST_st21_fsm_18 bound to: 23'b00001000000000000000000 
	Parameter ap_ST_st22_fsm_19 bound to: 23'b00010000000000000000000 
	Parameter ap_ST_st23_fsm_20 bound to: 23'b00100000000000000000000 
	Parameter ap_ST_pp1_stg0_fsm_21 bound to: 23'b01000000000000000000000 
	Parameter ap_ST_st27_fsm_22 bound to: 23'b10000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter C_S_AXI_CRTLSC_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_int64_8 bound to: 8 - type: integer 
	Parameter C_S_AXI_CRTLSC_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv4_A bound to: 4'b1010 
	Parameter ap_const_lv4_1 bound to: 4'b0001 
	Parameter ap_const_lv4_9 bound to: 4'b1001 
	Parameter ap_const_lv8_10 bound to: 8'b00010000 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv8_0 bound to: 8'b00000000 
	Parameter C_S_AXI_CRTLSC_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.v:165]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_MixColumns_cipher' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:84]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 768 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_MixColumns_cipher_rom' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 768 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:30]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:31]
INFO: [Synth 8-3876] $readmem data file './AES_Encrypt_MixColumns_cipher_rom.dat' is read successfully [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:34]
INFO: [Synth 8-3876] $readmem data file './AES_Encrypt_MixColumns_cipher_rom.dat' is read successfully [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:35]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_MixColumns_cipher_rom' (1#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:9]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_MixColumns_cipher' (2#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns_cipher.v:84]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_CRTLSc_s_axi' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:9]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_AP_CTRL bound to: 10'b0000000000 
	Parameter ADDR_GIE bound to: 10'b0000000100 
	Parameter ADDR_IER bound to: 10'b0000001000 
	Parameter ADDR_ISR bound to: 10'b0000001100 
	Parameter ADDR_NR_DATA_0 bound to: 10'b1000000000 
	Parameter ADDR_NR_CTRL bound to: 10'b1000000100 
	Parameter ADDR_NEWSTATE_BASE bound to: 10'b0000010000 
	Parameter ADDR_NEWSTATE_HIGH bound to: 10'b0000011111 
	Parameter ADDR_EXPANDEDKEY_BASE bound to: 10'b0100000000 
	Parameter ADDR_EXPANDEDKEY_HIGH bound to: 10'b0111111111 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter ADDR_BITS bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_CRTLSc_s_axi_ram' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:510]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_CRTLSc_s_axi_ram' (3#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:510]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_CRTLSc_s_axi_ram__parameterized0' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:510]
	Parameter BYTES bound to: 4 - type: integer 
	Parameter DEPTH bound to: 44 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_CRTLSc_s_axi_ram__parameterized0' (3#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:510]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:288]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_CRTLSc_s_axi' (4#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_CRTLSc_s_axi.v:9]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_state' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_state.v:58]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_state_ram' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_state.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_state.v:25]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_state_ram' (5#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_state.v:9]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_state' (6#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_state.v:58]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_MixColumns' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns.v:10]
	Parameter ap_ST_st1_fsm_0 bound to: 16'b0000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 16'b0000000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 16'b0000000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 16'b0000000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 16'b0000000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 16'b0000000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 16'b0000000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 16'b0000000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 16'b0000000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 16'b0000001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 16'b0000010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 16'b0000100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 16'b0001000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 16'b0010000000000000 
	Parameter ap_ST_st15_fsm_14 bound to: 16'b0100000000000000 
	Parameter ap_ST_st16_fsm_15 bound to: 16'b1000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv64_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_const_lv64_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_const_lv64_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter ap_const_lv64_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_const_lv64_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter ap_const_lv64_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000110 
	Parameter ap_const_lv64_7 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000111 
	Parameter ap_const_lv64_8 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_const_lv64_9 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001001 
	Parameter ap_const_lv64_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000001010 
	Parameter ap_const_lv64_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000001011 
	Parameter ap_const_lv64_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter ap_const_lv64_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000001101 
	Parameter ap_const_lv64_E bound to: 64'b0000000000000000000000000000000000000000000000000000000000001110 
	Parameter ap_const_lv64_F bound to: 64'b0000000000000000000000000000000000000000000000000000000000001111 
	Parameter ap_const_lv56_1 bound to: 56'b00000000000000000000000000000000000000000000000000000001 
	Parameter ap_const_lv56_2 bound to: 56'b00000000000000000000000000000000000000000000000000000010 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns.v:105]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_ShiftRows_tmp_state' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows_tmp_state.v:62]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_ShiftRows_tmp_state_ram' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows_tmp_state.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows_tmp_state.v:26]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_ShiftRows_tmp_state_ram' (7#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows_tmp_state.v:9]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_ShiftRows_tmp_state' (8#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows_tmp_state.v:62]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_MixColumns' (9#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns.v:10]
INFO: [Synth 8-638] synthesizing module 'AES_Encrypt_ShiftRows' [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows.v:10]
	Parameter ap_ST_st1_fsm_0 bound to: 13'b0000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 13'b0000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 13'b0000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 13'b0000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 13'b0000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 13'b0000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 13'b0000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 13'b0000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 13'b0000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 13'b0001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 13'b0010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 13'b0100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 13'b1000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv64_0 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv64_5 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000101 
	Parameter ap_const_lv64_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000001010 
	Parameter ap_const_lv64_F bound to: 64'b0000000000000000000000000000000000000000000000000000000000001111 
	Parameter ap_const_lv64_1 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_const_lv64_4 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_const_lv64_9 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001001 
	Parameter ap_const_lv64_2 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_const_lv64_3 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000011 
	Parameter ap_const_lv64_E bound to: 64'b0000000000000000000000000000000000000000000000000000000000001110 
	Parameter ap_const_lv64_8 bound to: 64'b0000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_const_lv64_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000001101 
	Parameter ap_const_lv64_6 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000110 
	Parameter ap_const_lv64_7 bound to: 64'b0000000000000000000000000000000000000000000000000000000000000111 
	Parameter ap_const_lv64_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000001100 
	Parameter ap_const_lv64_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000001011 
	Parameter ap_const_lv5_10 bound to: 5'b10000 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows.v:97]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt_ShiftRows' (10#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows.v:10]
INFO: [Synth 8-256] done synthesizing module 'AES_Encrypt' (11#1) [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.v:12]
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_rsp_read driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[31] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[30] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[29] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[28] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[27] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[26] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[25] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[24] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[23] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[22] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[21] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[20] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[19] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[18] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[17] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[16] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[15] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[14] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[13] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[12] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[11] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[10] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[9] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[8] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[7] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[6] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[5] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[4] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_address[0] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[31] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[30] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[29] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[28] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[27] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[26] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[25] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[24] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[23] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[22] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[21] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[20] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[19] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[18] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[17] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[16] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[15] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[14] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[13] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[12] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[11] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[10] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[9] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[8] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[7] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[6] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[5] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[4] driven by constant 1
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port ciphertext_size[0] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_req_din driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[31] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[30] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[29] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[28] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[27] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[26] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[25] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[24] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[23] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[22] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[21] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[20] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[19] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[18] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[17] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[16] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[15] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[14] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[13] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[12] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[11] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[10] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[9] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[8] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[7] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[6] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[5] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[4] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[3] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[2] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[1] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_address[0] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_dataout[7] driven by constant 0
WARNING: [Synth 8-3917] design AES_Encrypt has port iv_dataout[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design AES_Encrypt_ShiftRows_tmp_state has unconnected port reset
WARNING: [Synth 8-3331] design AES_Encrypt_MixColumns_cipher has unconnected port reset
WARNING: [Synth 8-3331] design AES_Encrypt_state has unconnected port reset
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_rsp_empty_n
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[7]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[6]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[5]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[4]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[3]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[2]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[1]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[0]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port iv_req_full_n
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 310.676 ; gain = 104.355
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 310.676 ; gain = 104.355
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.xdc]
Finished Parsing XDC File [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 651.586 ; gain = 0.059
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:35 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram0" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
INFO: [Synth 8-5547] Trying to map ROM "ram1" into Block RAM due to explicit "ram_style" or "rom_style" specification
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_16_reg_1421_reg' and it is trimmed from '5' to '4' bits. [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_MixColumns.v:372]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_1126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_1126_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_state_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_reg_475_reg' and it is trimmed from '5' to '4' bits. [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt_ShiftRows.v:196]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_370_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_state_address1" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'ap_reg_ppstg_indvar_reg_215_pp0_iter1_reg' and it is trimmed from '5' to '4' bits. [D:/Dr.R.N.Biswas_Project_Files/Major_Project1/project/New/AES_HLS/aes_full/full/impl/verilog/AES_Encrypt.v:614]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_fu_322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_339_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_357_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i3_fu_369_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_21_fu_391_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i2_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_442_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_0iter_fu_483_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_322_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i1_fu_339_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "exitcond_fu_357_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i3_fu_369_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_21_fu_391_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_i2_fu_411_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_i_fu_442_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond8_fu_466_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "is_0iter_fu_483_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
	   3 Input      8 Bit         XORs := 10    
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 5     
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 38    
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 11    
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 26    
+---RAMs : 
	               1K Bit         RAMs := 1     
	              128 Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 8     
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 33    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AES_Encrypt 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 6     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               23 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                5 Bit    Registers := 11    
	                4 Bit    Registers := 9     
	                1 Bit    Registers := 15    
+---Muxes : 
	   3 Input     23 Bit        Muxes := 1     
	  24 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 22    
Module AES_Encrypt_MixColumns_cipher_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 4     
+---ROMs : 
	                              ROMs := 4     
Module AES_Encrypt_CRTLSc_s_axi_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module AES_Encrypt_CRTLSc_s_axi_ram__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module AES_Encrypt_CRTLSc_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module AES_Encrypt_state_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module AES_Encrypt_ShiftRows_tmp_state_ram 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---RAMs : 
	              128 Bit         RAMs := 1     
Module AES_Encrypt_MixColumns 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      8 Bit         XORs := 2     
	   3 Input      8 Bit         XORs := 10    
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  17 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   8 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module AES_Encrypt_ShiftRows 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               13 Bit    Registers := 1     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	  14 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   8 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_rsp_empty_n
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[7]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[6]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[5]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[4]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[3]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[2]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[1]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port ciphertext_datain[0]
WARNING: [Synth 8-3331] design AES_Encrypt has unconnected port iv_req_full_n
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:36 ; elapsed = 00:00:40 . Memory (MB): peak = 651.586 ; gain = 445.266

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
INFO: [Synth 8-3971] The signal AES_Encrypt_CRTLSc_s_axi_U/int_newState/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal AES_Encrypt_CRTLSc_s_axi_U/int_expandedKey/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_AES_Encrypt_MixColumns_fu_294/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal grp_AES_Encrypt_ShiftRows_fu_301/tmp_state_U/AES_Encrypt_ShiftRows_tmp_state_ram_U/ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+----------------------------------+-----------------------------------------------------+---------------+----------------+
|Module Name                       | RTL Object                                          | Depth x Width | Implemented As | 
+----------------------------------+-----------------------------------------------------+---------------+----------------+
|AES_Encrypt_MixColumns_cipher_rom | q0_reg                                              | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns_cipher_rom | q1_reg                                              | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns_cipher_rom | q2_reg                                              | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns_cipher_rom | q3_reg                                              | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns            | cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q0_reg | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns            | cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q1_reg | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns            | cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg | 1024x8        | Block RAM      | 
|AES_Encrypt_MixColumns            | cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q3_reg | 1024x8        | Block RAM      | 
|AES_Encrypt                       | cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q0_reg | 1024x8        | Block RAM      | 
+----------------------------------+-----------------------------------------------------+---------------+----------------+


Block RAM: Preliminary Mapping  Report (see note below)
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                         | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|AES_Encrypt_CRTLSc_s_axi_ram        | gen_write[1].mem_reg | 4 x 32(READ_FIRST)     | W | R | 4 x 32(READ_FIRST)     | W | R | Port A and B     | 0      | 1      | 
|AES_Encrypt_CRTLSc_s_axi_ram        | gen_write[1].mem_reg | 64 x 32(READ_FIRST)    | W | R | 64 x 32(READ_FIRST)    | W | R | Port A and B     | 0      | 1      | 
|AES_Encrypt_ShiftRows_tmp_state_ram | ram_reg              | 16 x 8(WRITE_FIRST)    | W | R | 16 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 
|AES_Encrypt_ShiftRows_tmp_state_ram | ram_reg              | 16 x 8(WRITE_FIRST)    | W | R | 16 x 8(READ_FIRST)     | W |   | Port A and B     | 1      | 0      | 
+------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------+----------------+----------------------+----------------+
|Module Name | RTL Object                              | Inference      | Size (Depth x Width) | Primitives     | 
+------------+-----------------------------------------+----------------+----------------------+----------------+
|AES_Encrypt | state_U/AES_Encrypt_state_ram_U/ram_reg | User Attribute | 16 x 8               | RAM16X1D x 8   | 
+------------+-----------------------------------------+----------------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'tmp_24_reg_556_reg[0]' (FD) to 'tmp_24_reg_556_reg[1]'
INFO: [Synth 8-3886] merging instance 'tmp_24_reg_556_reg[1]' (FD) to 'tmp_24_reg_556_reg[2]'
INFO: [Synth 8-3886] merging instance 'tmp_24_reg_556_reg[2]' (FD) to 'tmp_24_reg_556_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_24_reg_556_reg[3] )
WARNING: [Synth 8-3332] Sequential element (tmp_24_reg_556_reg[3]) is unused and will be removed from module AES_Encrypt.
WARNING: [Synth 8-3332] Sequential element (tmp_24_reg_556_reg[2]) is unused and will be removed from module AES_Encrypt.
WARNING: [Synth 8-3332] Sequential element (tmp_24_reg_556_reg[1]) is unused and will be removed from module AES_Encrypt.
WARNING: [Synth 8-3332] Sequential element (tmp_24_reg_556_reg[0]) is unused and will be removed from module AES_Encrypt.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:40 ; elapsed = 00:00:45 . Memory (MB): peak = 651.586 ; gain = 445.266

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:58 ; elapsed = 00:01:03 . Memory (MB): peak = 651.586 ; gain = 445.266
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance AES_Encrypt_CRTLSc_s_axi_U/int_newState/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance AES_Encrypt_CRTLSc_s_axi_U/int_newState/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance AES_Encrypt_CRTLSc_s_axi_U/int_expandedKey/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance AES_Encrypt_CRTLSc_s_axi_U/int_expandedKey/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q0_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance grp_AES_Encrypt_MixColumns_fu_294/cipher_U/AES_Encrypt_MixColumns_cipher_rom_U/q2_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 684.730 ; gain = 478.410

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:05 ; elapsed = 00:01:10 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:06 ; elapsed = 00:01:11 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:06 ; elapsed = 00:01:12 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     1|
|2     |CARRY4     |     1|
|3     |LUT1       |    14|
|4     |LUT2       |    55|
|5     |LUT3       |   120|
|6     |LUT4       |   157|
|7     |LUT5       |   106|
|8     |LUT6       |   258|
|9     |MUXF7      |     1|
|10    |RAM16X1D   |     8|
|11    |RAMB18E1   |     2|
|12    |RAMB18E1_1 |     3|
|13    |RAMB36E1   |     2|
|14    |FDRE       |   588|
|15    |FDSE       |     3|
|16    |IBUF       |    73|
|17    |OBUF       |   192|
+------+-----------+------+

Report Instance Areas: 
+------+--------------------------------------------+---------------------------------------------+------+
|      |Instance                                    |Module                                       |Cells |
+------+--------------------------------------------+---------------------------------------------+------+
|1     |top                                         |                                             |  1584|
|2     |  AES_Encrypt_CRTLSc_s_axi_U                |AES_Encrypt_CRTLSc_s_axi                     |   297|
|3     |    int_expandedKey                         |AES_Encrypt_CRTLSc_s_axi_ram__parameterized0 |    73|
|4     |    int_newState                            |AES_Encrypt_CRTLSc_s_axi_ram                 |    77|
|5     |  cipher_U                                  |AES_Encrypt_MixColumns_cipher                |    17|
|6     |    AES_Encrypt_MixColumns_cipher_rom_U     |AES_Encrypt_MixColumns_cipher_rom_3          |    17|
|7     |  grp_AES_Encrypt_MixColumns_fu_294         |AES_Encrypt_MixColumns                       |   443|
|8     |    cipher_U                                |AES_Encrypt_MixColumns_cipher_0              |   170|
|9     |      AES_Encrypt_MixColumns_cipher_rom_U   |AES_Encrypt_MixColumns_cipher_rom            |   170|
|10    |    tmp_state_U                             |AES_Encrypt_ShiftRows_tmp_state_1            |    57|
|11    |      AES_Encrypt_ShiftRows_tmp_state_ram_U |AES_Encrypt_ShiftRows_tmp_state_ram_2        |    57|
|12    |  grp_AES_Encrypt_ShiftRows_fu_301          |AES_Encrypt_ShiftRows                        |   117|
|13    |    tmp_state_U                             |AES_Encrypt_ShiftRows_tmp_state              |    37|
|14    |      AES_Encrypt_ShiftRows_tmp_state_ram_U |AES_Encrypt_ShiftRows_tmp_state_ram          |    37|
|15    |  state_U                                   |AES_Encrypt_state                            |    61|
|16    |    AES_Encrypt_state_ram_U                 |AES_Encrypt_state_ram                        |    61|
+------+--------------------------------------------+---------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 684.730 ; gain = 478.410
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 155 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:54 . Memory (MB): peak = 684.730 ; gain = 137.500
Synthesis Optimization Complete : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 684.730 ; gain = 478.410
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
110 Infos, 130 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:07 ; elapsed = 00:01:10 . Memory (MB): peak = 684.730 ; gain = 478.410
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.064 . Memory (MB): peak = 684.730 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 22:22:52 2019...
