arch                                  	circuit        	script_params                           	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_revision                   	vpr_status               	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_netlist   	0.25                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	3      	5     	0           	0       	v8.0.0-rc1-429-g7f407f26e-dirty	success                  	19344      	5                 	3                  	12                 	15                   	2                 	10                  	11                    	5           	5            	25               	clb                      	auto       	0.01     	20                   	0.02      	0.708653      	-3.63331            	-0.708653           	20            	33               	1                                     	323364                	161682               	21003.5                          	840.140                             	0.01                     	34                         	2                                	9                          	9                                 	346                        	175                      	1.20399            	-4.74242 	-1.20399 	0       	0       	27621.7                     	1104.87                        	0.00                
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_aggregated	0.25                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	3      	5     	0           	0       	v8.0.0-rc1-429-g7f407f26e-dirty	success                  	19444      	5                 	3                  	12                 	15                   	2                 	10                  	11                    	5           	5            	25               	clb                      	auto       	0.01     	20                   	0.02      	0.708653      	-3.63331            	-0.708653           	20            	33               	1                                     	323364                	161682               	21003.5                          	840.140                             	0.01                     	34                         	2                                	9                          	9                                 	346                        	175                      	1.20399            	-4.74242 	-1.20399 	0       	0       	27621.7                     	1104.87                        	0.00                
k6_frac_N10_frac_chain_mem32K_40nm.xml	multiclock.blif	common_--timing_report_detail_detailed  	0.04                 	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	-1    	-1          	-1      	v8.0.0-rc1-429-g7f407f26e-dirty	exited with return code 1	8740       	-1                	-1                 	-1                 	-1                   	-1                	-1                  	-1                    	-1          	-1           	-1               	-1                       	-1         	-1       	-1                   	-1        	-1            	-1                  	-1                  	-1            	-1               	-1                                    	-1                    	-1                   	-1                               	-1                                  	-1                       	-1                         	-1                               	-1                         	-1                                	-1                         	-1                       	-1                 	-1       	-1       	-1      	-1      	-1                          	-1                             	-1                  
