// Seed: 3062668484
module module_0 (
    input supply1 id_0
);
  supply1 id_2, id_3, id_4, id_5;
  wire id_6;
  supply0 id_7, id_8, id_9;
  id_10(
      1, id_4, 1
  );
  assign id_7 = id_3;
  assign module_1.id_0 = 0;
  wire id_11, id_12;
  assign id_8  = id_8 == id_7;
  assign id_12 = id_4;
endmodule
module module_1 (
    input tri0 id_0
);
  wire id_2;
  logic [7:0] id_3, id_4 = id_3;
  assign id_2 = id_2;
  wire id_5;
  module_0 modCall_1 (id_0);
  assign id_4[1] = 1'b0;
endmodule
