#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x568f258a2610 .scope module, "microc_tb" "microc_tb" 2 2;
 .timescale -9 -11;
v0x568f258f9880_0 .var "Op", 2 0;
v0x568f258f9990_0 .net "Opcode", 5 0, L_0x568f2590ba60;  1 drivers
v0x568f258f9a60_0 .var "clk", 0 0;
v0x568f258f9b30_0 .var "reset", 0 0;
v0x568f258f9bd0_0 .var "s_inc", 0 0;
v0x568f258f9cc0_0 .var "s_inm", 0 0;
v0x568f258f9db0_0 .var "we3", 0 0;
v0x568f258f9ea0_0 .var "wez", 0 0;
v0x568f258f9f90_0 .net "z", 0 0, v0x568f258f65c0_0;  1 drivers
S_0x568f258a43a0 .scope module, "cpu" "microc" 2 18, 3 1 0, S_0x568f258a2610;
 .timescale 0 0;
    .port_info 0 /OUTPUT 6 "Opcode";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "reset";
    .port_info 4 /INPUT 1 "s_inc";
    .port_info 5 /INPUT 1 "s_inm";
    .port_info 6 /INPUT 1 "we3";
    .port_info 7 /INPUT 1 "wez";
    .port_info 8 /INPUT 3 "Op";
v0x568f258f8480_0 .net "Op", 2 0, v0x568f258f9880_0;  1 drivers
v0x568f258f8560_0 .net "Opcode", 5 0, L_0x568f2590ba60;  alias, 1 drivers
v0x568f258f8640_0 .net "RA1", 3 0, L_0x568f2590a720;  1 drivers
v0x568f258f8740_0 .net "RA2", 3 0, L_0x568f2590a8a0;  1 drivers
v0x568f258f8810_0 .net "RD1", 7 0, L_0x568f2590af00;  1 drivers
v0x568f258f8950_0 .net "RD2", 7 0, L_0x568f2590b600;  1 drivers
v0x568f258f8a60_0 .net "WA3", 3 0, L_0x568f2590a940;  1 drivers
v0x568f258f8b20_0 .net "WD3", 7 0, L_0x568f2590b9c0;  1 drivers
v0x568f258f8c10_0 .net "clk", 0 0, v0x568f258f9a60_0;  1 drivers
v0x568f258f8cb0_0 .net "dir_salto", 9 0, L_0x568f258fa360;  1 drivers
v0x568f258f8d70_0 .net "flag_zero", 0 0, v0x568f258f3f90_0;  1 drivers
v0x568f258f8e10_0 .net "inmediato", 7 0, L_0x568f2590b890;  1 drivers
v0x568f258f8eb0_0 .net "nuevo_pc", 9 0, L_0x568f258fa470;  1 drivers
v0x568f258f8f50_0 .net "op_alu", 2 0, L_0x568f2590b750;  1 drivers
v0x568f258f9010_0 .net "pc_actual", 9 0, v0x568f258f4500_0;  1 drivers
v0x568f258f90b0_0 .net "reset", 0 0, v0x568f258f9b30_0;  1 drivers
v0x568f258f91a0_0 .net "s_inc", 0 0, v0x568f258f9bd0_0;  1 drivers
v0x568f258f9240_0 .net "s_inm", 0 0, v0x568f258f9cc0_0;  1 drivers
v0x568f258f92e0_0 .net "salida_alu", 7 0, v0x568f258f3eb0_0;  1 drivers
v0x568f258f93d0_0 .net "salida_mem_programa", 15 0, L_0x568f258fa250;  1 drivers
v0x568f258f9470_0 .net "salida_sumador", 9 0, L_0x568f258fa550;  1 drivers
v0x568f258f9560_0 .net "we3", 0 0, v0x568f258f9db0_0;  1 drivers
v0x568f258f9600_0 .net "wez", 0 0, v0x568f258f9ea0_0;  1 drivers
v0x568f258f96a0_0 .net "z", 0 0, v0x568f258f65c0_0;  alias, 1 drivers
L_0x568f258fa360 .part L_0x568f258fa250, 0, 10;
L_0x568f2590a720 .part L_0x568f258fa250, 8, 4;
L_0x568f2590a8a0 .part L_0x568f258fa250, 4, 4;
L_0x568f2590a940 .part L_0x568f258fa250, 0, 4;
L_0x568f2590b750 .part L_0x568f2590ba60, 0, 3;
L_0x568f2590b890 .part L_0x568f258fa250, 4, 8;
L_0x568f2590ba60 .part L_0x568f258fa250, 10, 6;
S_0x568f258c79c0 .scope module, "Alu" "alu" 3 31, 4 1 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "S";
    .port_info 1 /OUTPUT 1 "zero";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "Op";
v0x568f258d1f30_0 .net "A", 7 0, L_0x568f2590af00;  alias, 1 drivers
v0x568f258d1fd0_0 .net "B", 7 0, L_0x568f2590b600;  alias, 1 drivers
v0x568f258f3df0_0 .net "Op", 2 0, L_0x568f2590b750;  alias, 1 drivers
v0x568f258f3eb0_0 .var "S", 7 0;
v0x568f258f3f90_0 .var "zero", 0 0;
E_0x568f258cc450 .event anyedge, v0x568f258f3df0_0, v0x568f258d1fd0_0, v0x568f258d1f30_0;
S_0x568f258f4140 .scope module, "PC" "registro" 3 6, 5 35 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Q";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 10 "D";
P_0x568f258f4340 .param/l "WIDTH" 0 5 35, +C4<00000000000000000000000000001010>;
v0x568f258f4400_0 .net "D", 9 0, L_0x568f258fa470;  alias, 1 drivers
v0x568f258f4500_0 .var "Q", 9 0;
v0x568f258f45e0_0 .net "clk", 0 0, v0x568f258f9a60_0;  alias, 1 drivers
v0x568f258f4680_0 .net "reset", 0 0, v0x568f258f9b30_0;  alias, 1 drivers
E_0x568f258cc8c0 .event posedge, v0x568f258f4680_0, v0x568f258f45e0_0;
S_0x568f258f47c0 .scope module, "banco_registros" "regfile" 3 25, 5 4 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "RD1";
    .port_info 1 /OUTPUT 8 "RD2";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we3";
    .port_info 4 /INPUT 4 "RA1";
    .port_info 5 /INPUT 4 "RA2";
    .port_info 6 /INPUT 4 "WA3";
    .port_info 7 /INPUT 8 "WD3";
v0x568f258f4ae0 .array "R", 15 0, 7 0;
v0x568f258f4bc0_0 .net "RA1", 3 0, L_0x568f2590a720;  alias, 1 drivers
v0x568f258f4ca0_0 .net "RA2", 3 0, L_0x568f2590a8a0;  alias, 1 drivers
v0x568f258f4d90_0 .net "RD1", 7 0, L_0x568f2590af00;  alias, 1 drivers
v0x568f258f4e80_0 .net "RD2", 7 0, L_0x568f2590b600;  alias, 1 drivers
v0x568f258f4f70_0 .net "WA3", 3 0, L_0x568f2590a940;  alias, 1 drivers
v0x568f258f5030_0 .net "WD3", 7 0, L_0x568f2590b9c0;  alias, 1 drivers
v0x568f258f5110_0 .net *"_ivl_0", 31 0, L_0x568f2590aa30;  1 drivers
v0x568f258f51f0_0 .net *"_ivl_10", 5 0, L_0x568f2590ad00;  1 drivers
L_0x7801fddb7138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x568f258f52d0_0 .net *"_ivl_13", 1 0, L_0x7801fddb7138;  1 drivers
L_0x7801fddb7180 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x568f258f53b0_0 .net/2u *"_ivl_14", 7 0, L_0x7801fddb7180;  1 drivers
v0x568f258f5490_0 .net *"_ivl_18", 31 0, L_0x568f2590b090;  1 drivers
L_0x7801fddb71c8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x568f258f5570_0 .net *"_ivl_21", 27 0, L_0x7801fddb71c8;  1 drivers
L_0x7801fddb7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x568f258f5650_0 .net/2u *"_ivl_22", 31 0, L_0x7801fddb7210;  1 drivers
v0x568f258f5730_0 .net *"_ivl_24", 0 0, L_0x568f2590b1c0;  1 drivers
v0x568f258f57f0_0 .net *"_ivl_26", 7 0, L_0x568f2590b300;  1 drivers
v0x568f258f58d0_0 .net *"_ivl_28", 5 0, L_0x568f2590b3f0;  1 drivers
L_0x7801fddb70a8 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x568f258f59b0_0 .net *"_ivl_3", 27 0, L_0x7801fddb70a8;  1 drivers
L_0x7801fddb7258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x568f258f5a90_0 .net *"_ivl_31", 1 0, L_0x7801fddb7258;  1 drivers
L_0x7801fddb72a0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x568f258f5b70_0 .net/2u *"_ivl_32", 7 0, L_0x7801fddb72a0;  1 drivers
L_0x7801fddb70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x568f258f5c50_0 .net/2u *"_ivl_4", 31 0, L_0x7801fddb70f0;  1 drivers
v0x568f258f5d30_0 .net *"_ivl_6", 0 0, L_0x568f2590ab20;  1 drivers
v0x568f258f5df0_0 .net *"_ivl_8", 7 0, L_0x568f2590ac60;  1 drivers
v0x568f258f5ed0_0 .net "clk", 0 0, v0x568f258f9a60_0;  alias, 1 drivers
v0x568f258f5fa0_0 .net "we3", 0 0, v0x568f258f9db0_0;  alias, 1 drivers
E_0x568f258cba20 .event posedge, v0x568f258f45e0_0;
L_0x568f2590aa30 .concat [ 4 28 0 0], L_0x568f2590a720, L_0x7801fddb70a8;
L_0x568f2590ab20 .cmp/ne 32, L_0x568f2590aa30, L_0x7801fddb70f0;
L_0x568f2590ac60 .array/port v0x568f258f4ae0, L_0x568f2590ad00;
L_0x568f2590ad00 .concat [ 4 2 0 0], L_0x568f2590a720, L_0x7801fddb7138;
L_0x568f2590af00 .functor MUXZ 8, L_0x7801fddb7180, L_0x568f2590ac60, L_0x568f2590ab20, C4<>;
L_0x568f2590b090 .concat [ 4 28 0 0], L_0x568f2590a8a0, L_0x7801fddb71c8;
L_0x568f2590b1c0 .cmp/ne 32, L_0x568f2590b090, L_0x7801fddb7210;
L_0x568f2590b300 .array/port v0x568f258f4ae0, L_0x568f2590b3f0;
L_0x568f2590b3f0 .concat [ 4 2 0 0], L_0x568f2590a8a0, L_0x7801fddb7258;
L_0x568f2590b600 .functor MUXZ 8, L_0x7801fddb72a0, L_0x568f2590b300, L_0x568f2590b1c0, C4<>;
S_0x568f258f6140 .scope module, "ffz" "ffd" 3 39, 5 56 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "d";
    .port_info 3 /INPUT 1 "carga";
    .port_info 4 /OUTPUT 1 "q";
v0x568f258f6300_0 .net "carga", 0 0, v0x568f258f9ea0_0;  alias, 1 drivers
v0x568f258f63e0_0 .net "clk", 0 0, v0x568f258f9a60_0;  alias, 1 drivers
v0x568f258f64f0_0 .net "d", 0 0, v0x568f258f3f90_0;  alias, 1 drivers
v0x568f258f65c0_0 .var "q", 0 0;
v0x568f258f6660_0 .net "reset", 0 0, v0x568f258f9b30_0;  alias, 1 drivers
S_0x568f258f67c0 .scope module, "memoria_programa" "memprog" 3 10, 6 3 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 16 "Data";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 10 "Address";
L_0x568f258fa250 .functor BUFZ 16, L_0x568f258fa030, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x568f258f6a60_0 .net "Address", 9 0, v0x568f258f4500_0;  alias, 1 drivers
v0x568f258f6b40_0 .net "Data", 15 0, L_0x568f258fa250;  alias, 1 drivers
v0x568f258f6c00 .array "Mem", 1023 0, 15 0;
v0x568f258f6ca0_0 .net *"_ivl_0", 15 0, L_0x568f258fa030;  1 drivers
v0x568f258f6d80_0 .net *"_ivl_2", 11 0, L_0x568f258fa0d0;  1 drivers
L_0x7801fddb7018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x568f258f6eb0_0 .net *"_ivl_5", 1 0, L_0x7801fddb7018;  1 drivers
v0x568f258f6f90_0 .net "clk", 0 0, v0x568f258f9a60_0;  alias, 1 drivers
L_0x568f258fa030 .array/port v0x568f258f6c00, L_0x568f258fa0d0;
L_0x568f258fa0d0 .concat [ 10 2 0 0], v0x568f258f4500_0, L_0x7801fddb7018;
S_0x568f258f70b0 .scope module, "multiplexor_derecha" "mux2" 3 36, 5 46 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 8 "Y";
    .port_info 1 /INPUT 8 "D0";
    .port_info 2 /INPUT 8 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x568f258f7290 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001000>;
v0x568f258f73d0_0 .net "D0", 7 0, L_0x568f2590b890;  alias, 1 drivers
v0x568f258f74b0_0 .net "D1", 7 0, v0x568f258f3eb0_0;  alias, 1 drivers
v0x568f258f75a0_0 .net "Y", 7 0, L_0x568f2590b9c0;  alias, 1 drivers
v0x568f258f76a0_0 .net "s", 0 0, v0x568f258f9cc0_0;  alias, 1 drivers
L_0x568f2590b9c0 .functor MUXZ 8, L_0x568f2590b890, v0x568f258f3eb0_0, v0x568f258f9cc0_0, C4<>;
S_0x568f258f77d0 .scope module, "mux_nuevo_pc" "mux2" 3 15, 5 46 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "D0";
    .port_info 2 /INPUT 10 "D1";
    .port_info 3 /INPUT 1 "s";
P_0x568f258f79b0 .param/l "WIDTH" 0 5 46, +C4<00000000000000000000000000001010>;
v0x568f258f7af0_0 .net "D0", 9 0, L_0x568f258fa360;  alias, 1 drivers
v0x568f258f7bf0_0 .net "D1", 9 0, L_0x568f258fa550;  alias, 1 drivers
v0x568f258f7cd0_0 .net "Y", 9 0, L_0x568f258fa470;  alias, 1 drivers
v0x568f258f7dd0_0 .net "s", 0 0, v0x568f258f9bd0_0;  alias, 1 drivers
L_0x568f258fa470 .functor MUXZ 10, L_0x568f258fa360, L_0x568f258fa550, v0x568f258f9bd0_0, C4<>;
S_0x568f258f7f20 .scope module, "sumador" "sum" 3 18, 5 28 0, S_0x568f258a43a0;
 .timescale -9 -11;
    .port_info 0 /OUTPUT 10 "Y";
    .port_info 1 /INPUT 10 "A";
    .port_info 2 /INPUT 10 "B";
v0x568f258f8170_0 .net "A", 9 0, v0x568f258f4500_0;  alias, 1 drivers
L_0x7801fddb7060 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x568f258f82a0_0 .net "B", 9 0, L_0x7801fddb7060;  1 drivers
v0x568f258f8380_0 .net "Y", 9 0, L_0x568f258fa550;  alias, 1 drivers
L_0x568f258fa550 .arith/sum 10, v0x568f258f4500_0, L_0x7801fddb7060;
    .scope S_0x568f258f4140;
T_0 ;
    %wait E_0x568f258cc8c0;
    %load/vec4 v0x568f258f4680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x568f258f4500_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x568f258f4400_0;
    %assign/vec4 v0x568f258f4500_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x568f258f67c0;
T_1 ;
    %vpi_call 6 11 "$readmemb", "progfile.dat", v0x568f258f6c00 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x568f258f47c0;
T_2 ;
    %vpi_call 5 14 "$readmemb", "regfile.dat", v0x568f258f4ae0 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x568f258f47c0;
T_3 ;
    %wait E_0x568f258cba20;
    %load/vec4 v0x568f258f5fa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x568f258f5030_0;
    %load/vec4 v0x568f258f4f70_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x568f258f4ae0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x568f258c79c0;
T_4 ;
    %wait E_0x568f258cc450;
    %load/vec4 v0x568f258f3df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x568f258d1f30_0;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x568f258d1f30_0;
    %inv;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x568f258d1f30_0;
    %load/vec4 v0x568f258d1fd0_0;
    %add;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x568f258d1f30_0;
    %load/vec4 v0x568f258d1fd0_0;
    %sub;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x568f258d1f30_0;
    %load/vec4 v0x568f258d1fd0_0;
    %and;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x568f258d1f30_0;
    %load/vec4 v0x568f258d1fd0_0;
    %or;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x568f258d1f30_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x568f258d1fd0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x568f258f3eb0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %load/vec4 v0x568f258f3eb0_0;
    %or/r;
    %inv;
    %store/vec4 v0x568f258f3f90_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x568f258f6140;
T_5 ;
    %wait E_0x568f258cc8c0;
    %load/vec4 v0x568f258f6660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x568f258f65c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x568f258f6300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x568f258f64f0_0;
    %assign/vec4 v0x568f258f65c0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x568f258a2610;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9a60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x568f258a2610;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9a60_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9a60_0, 0, 1;
    %delay 1000, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0x568f258a2610;
T_8 ;
    %vpi_call 2 32 "$dumpfile", "microc_tb.vcd" {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x568f258a43a0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9b30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1500, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9b30_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x568f258a2610;
T_9 ;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9db0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x568f258f9ea0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x568f258f9880_0, 0, 3;
    %delay 1000, 0;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "microc_tb.v";
    "microc.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
