// Seed: 2478275934
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    input  wire id_2,
    output tri0 id_3,
    output tri1 id_4
);
endmodule
module module_1 (
    input wor id_0,
    output wand id_1,
    input wire id_2,
    input supply1 id_3,
    input wor id_4,
    input wor id_5,
    input tri1 id_6,
    output wire id_7,
    input uwire id_8,
    input wand id_9,
    input wire id_10,
    output wire id_11
);
  assign id_1 = -1;
  assign id_1 = -1 ? -1'b0 : 1 - 1;
  assign id_7 = id_5 == id_3;
  wire id_13;
  assign id_11 = id_13;
  assign id_1  = $unsigned(77);
  ;
  assign id_1 = -1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_8,
      id_7,
      id_11
  );
  localparam id_14 = -1;
  logic id_15;
  logic id_16;
  ;
endmodule
