{
  "author": {
    "email": "brunosmmm@gmail.com",
    "name": "Bruno Morais"
  },
  "data": {
    "complexity_factors": null,
    "perceived_complexity": 0.55,
    "priority": "high",
    "tags": [
      "testing",
      "validation",
      "trace",
      "golden-model"
    ],
    "text": "Golden model trace comparison: design trace format and implement VHDL trace writer for comparing pipeline simulation against C++ simulator output",
    "type": "work"
  },
  "entity_id": "ann_161152_3e7cky348c40",
  "lamport_clock": 106,
  "operation_id": "op_20260206_161152_4a87a5cc",
  "operation_type": "annotation_create",
  "parent_operation": null,
  "timestamp": "2026-02-06T16:11:52.094035+00:00"
}