
icc2_shell> set design uart
uart
icc2_shell> 
icc2_shell> sh rm -rf $design
icc2_shell> 
icc2_shell> #lappend search_path /home/ICer/Desktop/NangateOpenCellLibrary_PDKv1_3_v2010_12/lib/Front_End/Liberty/NLDM
icc2_shell> lappend search_path /home/ICer/saed32nm_lib/ref/DBs
. /home/ICer/saed32nm_lib/ref/DBs
icc2_shell> lappend search_path /home/ICer/Baraka/uart_8bit/rtl/UART_with_FIFO
. /home/ICer/saed32nm_lib/ref/DBs /home/ICer/Baraka/uart_8bit/rtl/UART_with_FIFO
icc2_shell> lappend search_path /home/ICer/Baraka/uart_8bit/syn
. /home/ICer/saed32nm_lib/ref/DBs /home/ICer/Baraka/uart_8bit/rtl/UART_with_FIFO /home/ICer/Baraka/uart_8bit/syn
icc2_shell> 
icc2_shell> 
icc2_shell> set link_library   "* saed32hvt_ss0p75v125c.db saed32lvt_ff1p16vn40c.db"
* saed32hvt_ss0p75v125c.db saed32lvt_ff1p16vn40c.db
icc2_shell> set target_library "saed32hvt_ss0p75v125c.db saed32lvt_ff1p16vn40c.db"
saed32hvt_ss0p75v125c.db saed32lvt_ff1p16vn40c.db
icc2_shell> 
icc2_shell> #set reference_lib "/home/ICer/saed32nm_lib/ref/CLIBs/saed32_hvt.ndm"
icc2_shell> set reference_lib [join " /home/ICer/saed32nm_lib/ref/CLIBs/saed32_hvt.ndm /home/ICer/saed32nm_lib/ref/CLIBs/saed32_lvt.ndm"]
/home/ICer/saed32nm_lib/ref/CLIBs/saed32_hvt.ndm /home/ICer/saed32nm_lib/ref/CLIBs/saed32_lvt.ndm
icc2_shell> 
icc2_shell> set tech_file "/home/ICer/saed32nm_lib/ref/tech/saed32nm_1p9m.tf"
/home/ICer/saed32nm_lib/ref/tech/saed32nm_1p9m.tf
icc2_shell> 
icc2_shell> create_lib UART -technology $tech_file -ref_libs $reference_lib
Information: Loading technology file '/home/ICer/saed32nm_lib/ref/tech/saed32nm_1p9m.tf' (FILE-007)
Information: db files specified in link_library already covered by full NDM reference libraries, the auto reference library creation will be disabled. (LIB-097)
{UART}
icc2_shell> 
icc2_shell> 
icc2_shell> set tlupmax "/home/ICer/library/tech/tluplus/saed32nm_1p9m_Cmax.tluplus"
/home/ICer/library/tech/tluplus/saed32nm_1p9m_Cmax.tluplus
icc2_shell> set tlupmin "/home/ICer/library/tech/tluplus/saed32nm_1p9m_Cmin.tluplus"
/home/ICer/library/tech/tluplus/saed32nm_1p9m_Cmin.tluplus
icc2_shell> set tech2itf "/home/ICer/saed32nm_lib/ref/tech/saed32nm_tf_itf_tluplus.map"
/home/ICer/saed32nm_lib/ref/tech/saed32nm_tf_itf_tluplus.map
icc2_shell> 
icc2_shell> read_parasitic_tech -tlup "$tlupmax $tlupmin"  -layermap $tech2itf
1
icc2_shell> 
icc2_shell> read_verilog  /home/ICer/Baraka/uart_8bit/Syn/uart_netlist.v
Loading verilog file '/home/ICer/Baraka/uart_8bit/Syn/uart_netlist.v'
Information: Reading Verilog into new design 'uart' in library 'UART'. (VR-012)
Number of modules read: 17
Top level ports: 24
Total ports in all modules: 88
Total nets in all modules: 505
Total instances in all modules: 413
Elapsed = 00:00:00.01, CPU = 00:00:00.00
1
icc2_shell> 
icc2_shell> source /home/ICer/Baraka/uart_8bit/Syn/cons/cons.sdc
Using libraries: UART saed32_hvt saed32_lvt
Linking block UART:uart.design
Information: User units loaded from library 'saed32_hvt|saed32_hvt_std' (LNK-040)
Design 'uart' was successfully linked.
Warning: The 'set_wire_load_model' command is not supported in this program.  The command will be ignored. (CSTR-011)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
1
icc2_shell> 
icc2_shell> save_block -as setup
Information: Saving 'UART:uart.design' to 'UART:setup.design'. (DES-028)
1
icc2_shell> save_lib
Saving library 'UART'
1
icc2_shell> 
icc2_shell> 
icc2_shell> set_ignored_layers -min_routing_layer M1 -max_routing_layer M7
1
icc2_shell> 
icc2_shell> set_attribute [get_layers M1] routing_direction horizontal
Information: The design specific attribute override for layer 'M1' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M1}
icc2_shell> set_attribute [get_layers M2] routing_direction vertical
Information: The design specific attribute override for layer 'M2' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M2}
icc2_shell> set_attribute [get_layers M3] routing_direction horizontal
Information: The design specific attribute override for layer 'M3' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M3}
icc2_shell> set_attribute [get_layers M4] routing_direction vertical
Information: The design specific attribute override for layer 'M4' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M4}
icc2_shell> set_attribute [get_layers M5] routing_direction horizontal
Information: The design specific attribute override for layer 'M5' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M5}
icc2_shell> set_attribute [get_layers M6] routing_direction vertical
Information: The design specific attribute override for layer 'M6' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M6}
icc2_shell> set_attribute [get_layers M7] routing_direction horizontal
Information: The design specific attribute override for layer 'M7' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M7}
icc2_shell> set_attribute [get_layers M8] routing_direction vertical
Information: The design specific attribute override for layer 'M8' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M8}
icc2_shell> set_attribute [get_layers M9] routing_direction horizontal
Information: The design specific attribute override for layer 'M9' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{M9}
icc2_shell> set_attribute [get_layers MRDL] routing_direction vertical
Information: The design specific attribute override for layer 'MRDL' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
{MRDL}
icc2_shell> initialize_floorplan -core_utilization 0.3 -core_offset {5.016  6.08}
Removing existing floorplan objects
Creating core...
Core utilization ratio = 30.22%
Unplacing all cells...
Creating site array...
Creating routing tracks...
Initializing floorplan completed.
icc2_shell> 
icc2_shell> place_pins -port [get_ports *]

Min routing layer: M1
Max routing layer: M7


Number of block ports: 24
Number of block pin locations assigned from router: 0
Number of PG ports on blocks: 0
Number of pins created: 24
CPU Time for Pin Placement: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
Total Pin Placement CPU Time: 00:00:00.00u 00:00:00.00s 00:00:00.00e: 
1
icc2_shell> #set_block_pin_constraints -sides {2} -allowed_layers {M2}
icc2_shell> #set_individual_pin_constraints -sides {2} -allowed_layers [get_layers {M2 M3}]
icc2_shell> 
icc2_shell> save_block -as floorplan
Information: Saving 'UART:uart.design' to 'UART:floorplan.design'. (DES-028)
1
icc2_shell> ###### power plan
icc2_shell> create_net -power  VDD
{VDD}
icc2_shell> create_net -ground VSS
{VSS}
icc2_shell> 
icc2_shell> set power  "VDD"
VDD
icc2_shell> set ground  "VSS"
VSS
icc2_shell> 
icc2_shell> set_attribute -objects [get_nets VDD] -name net_type -value power
{VDD}
icc2_shell> set_attribute -objects [get_nets VSS] -name net_type -value ground
{VSS}
icc2_shell> 
icc2_shell> connect_pg_net -net VDD [get_pins -physical_context */VDD]
icc2_shell> connect_pg_net -net VSS [get_pins -physical_context */VSS]
icc2_shell> 
icc2_shell> remove_pg_via_master_rules -all
No via def rule is found.
icc2_shell> remove_pg_patterns -all
No pattern is found.
icc2_shell> remove_pg_strategies -all
All strategies have been removed.
icc2_shell> remove_pg_strategy_via -all
All strategy via rules have been removed.
icc2_shell> 
icc2_shell> 
icc2_shell> create_pg_std_cell_conn_pattern std_pattern_1 -layers {M1} -rail_width {0.3 0.3}
Successfully create standard cell rail pattern std_pattern_1.
icc2_shell> 
icc2_shell> set_pg_strategy M1_rail_power -core -pattern {{name: std_pattern_1} {nets: VDD}}
Successfully set PG strategy M1_rail_power.
icc2_shell> set_pg_strategy M1_rail_grong -core -pattern {{name: std_pattern_1} {nets: VSS}}
Successfully set PG strategy M1_rail_grong.
icc2_shell> 
icc2_shell> 
icc2_shell> compile_pg -strategies M1_rail_power -ignore_drc
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy M1_rail_power.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rail_power.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 22 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> compile_pg -strategies M1_rail_grong -ignore_drc
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
DRC checking and fixing will be skipped for created shapes.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy M1_rail_grong.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating standard cell rails.
Creating standard cell rails for strategy M1_rail_grong.
Creating via connection between strategies and existing shapes.
via connection runtime: 0 seconds.
Commiting wires and vias.
Committed 21 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> 
icc2_shell> save_block -as powerplan
Information: Saving 'UART:uart.design' to 'UART:powerplan.design'. (DES-028)
1
icc2_shell> 
icc2_shell> #vertical mesh
icc2_shell> create_pg_mesh_pattern Top_Mesh_Vertical -layers  {{vertical_layer: M8} {width: 0.1} {spacing: interleaving} {pitch: 4} {offset: 0.5} {trim : true} }
Successfully create mesh pattern Top_Mesh_Vertical.
1
icc2_shell> 
icc2_shell> 
? ? ? 
icc2_shell> set_pg_strategy VDD_VSS_Top_Mesh_Vertical -core -pattern  { {name: Top_Mesh_Vertical} {nets:{VDD VSS}} } -extension { {{stop: design | boundary_and_generate_pin}} }
Successfully set PG strategy VDD_VSS_Top_Mesh_Vertical.
icc2_shell> 
icc2_shell> compile_pg -strategies {VDD_VSS_Top_Mesh_Vertical} -show_phantom
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy VDD_VSS_Top_Mesh_Vertical.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies VDD_VSS_Top_Mesh_Vertical .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies VDD_VSS_Top_Mesh_Vertical .
Check and fix DRC for 35 wires for strategy VDD_VSS_Top_Mesh_Vertical.
Checking DRC for 35 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 35 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies VDD_VSS_Top_Mesh_Vertical .
Working on strategy VDD_VSS_Top_Mesh_Vertical.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy VDD_VSS_Top_Mesh_Vertical: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Check and fix DRCs for 753 stacked vias.
Checking DRC for 753 stacked vias:0% 5% 10% 15% 20% 25% 30% 35% 40% 45% 50% 55% 60% 65% 70% 75% 80% 85% 90% 95% 100%
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias between strategies and existing shapes.
Checking 753 stacked vias:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Finish removing all dangling or floating wires and vias.
Number of phantom wires: 0 
Number of phantom vias: 717 
Commiting wires and vias.
Committed 35 wires.
Committing wires takes 0.00 seconds.
Committed 969 vias.
Committed 216 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> 
icc2_shell> #horizontal mesh
icc2_shell> create_pg_mesh_pattern Top_Mesh_horizontal -layers  {{vertical_layer: M9} {width: 0.1} {spacing: interleaving} {pitch: 4} {offset: 0.5} {trim : true} }
Successfully create mesh pattern Top_Mesh_horizontal.
1
icc2_shell> 
icc2_shell> 
? ? ? 
icc2_shell> set_pg_strategy VDD_VSS_Top_Mesh_horizontal -core -pattern  { {name: Top_Mesh_horizontal} {nets:{VDD VSS}} } -extension { {{stop: design | boundary_and_generate_pin}} }
Successfully set PG strategy VDD_VSS_Top_Mesh_horizontal.
icc2_shell> 
icc2_shell> compile_pg -strategies {VDD_VSS_Top_Mesh_horizontal} -show_phantom
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Updating PG strategies.
Updating strategy VDD_VSS_Top_Mesh_horizontal.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating straps and vias in power plan.
Creating wire shapes for strategies VDD_VSS_Top_Mesh_horizontal .
Creating wire shapes runtime: 0 seconds
Blockage cutting and DRC fixing for wire shapes for strategies VDD_VSS_Top_Mesh_horizontal .
Check and fix DRC for 35 wires for strategy VDD_VSS_Top_Mesh_horizontal.
Checking DRC for 35 wires:0% 10% 20% 30% 40% 50% 60% 70% 80% 90% 100%
Creating 0 wires after DRC fixing.
Wire DRC checking runtime 0.00 seconds.
Creating via shapes for strategies VDD_VSS_Top_Mesh_horizontal .
Working on strategy VDD_VSS_Top_Mesh_horizontal.
Number of detected intersections: 0
Total runtime of via shapes creation: 0 seconds
Runtime of via DRC checking for strategy VDD_VSS_Top_Mesh_horizontal: 0.00 seconds.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Finish removing all dangling or floating wires and vias.
Number of phantom wires: 35 
Number of phantom vias: 0 
Commiting wires and vias.
Committed 0 wires.
Committing wires takes 0.00 seconds.
Committed 0 vias.
Committed 0 wires for via creation.
Warning: There is no wire or via being created. (PGR-599)
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> 
icc2_shell> 
icc2_shell> save_block -as power_mesh
Information: Saving 'UART:uart.design' to 'UART:power_mesh.design'. (DES-028)
1
icc2_shell> 
icc2_shell> #ring creation
icc2_shell> 
? ? ? ? 
icc2_shell> create_pg_ring_pattern ring_pattern -horizontal_layer M9  -vertical_layer M8 -horizontal_width 1   -vertical_width 1 -horizontal_spacing 3 -vertical_spacing 3
Successfully create PG ring pattern ring_pattern.
icc2_shell> 
icc2_shell> set_pg_strategy RING -core -pattern {{ name: ring_pattern} { nets: "VDD VSS" }}
Successfully set PG strategy RING.
icc2_shell> compile_pg -strategies RING
Sanity check for inputs.
No strategy-level via rule is specified, the default rule will be applied.
Automatic PG net connection through connect_pg_net is disabled.
Loading library and design information.
Updating PG strategies.
Updating strategy RING.
Number of Standard Cells: 0
Number of Hard Macros: 0
Number of Pads: 0
Creating rings.
Creating via connection between strategies and existing shapes.
Via DRC checking runtime 0.00 seconds.
via connection runtime: 0 seconds.
Removing dangling/floating wire/vias after DRC check.
Start iteration 1:
Checking potential dangling/floating power plan wires.
Checking dangling/floating vias inside strategy RING.
Checking 8 stacked vias:0% 10% 20% 30% 50% 60% 70% 80% 100%
Finish removing all dangling or floating wires and vias.
Commiting wires and vias.
Committed 8 wires.
Committing wires takes 0.00 seconds.
Committed 8 vias.
Committed 0 wires for via creation.
Committing vias takes 0.00 seconds.
Overall PG creation runtime: 0 seconds.
Successfully compiled PG.
Overall runtime: 0 seconds.
1
icc2_shell> #set_app_options -list {plan.pgroute.honor signal route drc true}
icc2_shell> 
icc2_shell> check_pg_connectivity -nets "VDD VSS"
Loading cell instances...
Number of Standard Cells: 397
Number of Macro Cells: 0
Number of IO Pad Cells: 0
Number of Blocks: 0
Loading P/G wires and vias...
Number of VDD Wires: 260
Number of VDD Vias: 616
Number of VDD Terminals: 0
Number of VSS Wires: 42
Number of VSS Vias: 361
Number of VSS Terminals: 0
**************Verify net VDD connectivity*****************
  Number of floating wires: 24
  Number of floating vias: 4
  Number of floating std cells: 397
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
**************Verify net VSS connectivity*****************
  Number of floating wires: 41
  Number of floating vias: 340
  Number of floating std cells: 397
  Number of floating hard macros: 0
  Number of floating I/O pads: 0
  Number of floating terminals: 0
  Number of floating hierarchical blocks: 0
************************************************************
Overall runtime: 0 seconds.
{PATH_27_1 PATH_25_35 PATH_27_0 PATH_25_36 PATH_11_1 PATH_11_2 PATH_11_3 PATH_11_4 PATH_11_5 PATH_11_6 PATH_11_7 PATH_11_8 PATH_11_9 PATH_11_10 PATH_11_11 PATH_11_12 PATH_11_13 PATH_11_14 PATH_11_15 PATH_11_16 PATH_11_17 PATH_11_18 PATH_11_19 PATH_11_20 PATH_25_1 PATH_25_3 PATH_25_5 PATH_25_7 PATH_25_9 PATH_25_11 PATH_25_13 PATH_25_15 PATH_25_19 PATH_25_21 PATH_25_23 PATH_25_25 PATH_25_27 PATH_25_29 PATH_25_31 PATH_25_17 PATH_27_3 PATH_25_37 PATH_27_2 PATH_25_38 PATH_11_22 PATH_11_23 PATH_11_24 PATH_11_25 PATH_11_26 PATH_11_27 PATH_11_28 PATH_11_29 PATH_11_30 PATH_11_31 PATH_11_32 PATH_11_33 PATH_11_34 PATH_11_35 PATH_11_36 PATH_11_37 PATH_11_38 PATH_11_39 PATH_11_40 PATH_11_41 PATH_11_42 VIA_SA_20 VIA_SA_21 VIA_SA_22 VIA_SA_23 VIA_SA_24 VIA_SA_25 VIA_SA_26 VIA_SA_27 VIA_SA_28 VIA_SA_29 VIA_SA_30 VIA_SA_31 VIA_SA_32 VIA_SA_33 VIA_SA_34 VIA_SA_35 VIA_SA_36 VIA_SA_37 VIA_SA_38 VIA_SA_39 VIA_SA_40 VIA_SA_61 VIA_SA_62 VIA_SA_63 VIA_SA_64 VIA_SA_65 VIA_SA_66 VIA_SA_67 VIA_SA_68 VIA_SA_69 VIA_SA_70 VIA_SA_71 VIA_SA_72 VIA_SA_73 VIA_SA_74 ...}
icc2_shell> check_pg_drc
Command check_pg_drc started  at Fri Dec  1 17:25:12 2023
Command check_pg_drc finished at Fri Dec  1 17:25:12 2023
CPU usage for check_pg_drc: 0.01 seconds ( 0.00 hours)
Elapsed time for check_pg_drc: 0.01 seconds ( 0.00 hours)
No errors found.
icc2_shell> check_pg_missing_vias
Check net VDD vias...
Number of missing vias: 0
Checking net VDD vias took 0 seconds.
Check net VSS vias...
Number of missing vias: 0
Checking net VSS vias took 0 seconds.
Overall runtime: 0 seconds.
icc2_shell> 
icc2_shell> save_block -as power_ring
Information: Saving 'UART:uart.design' to 'UART:power_ring.design'. (DES-028)
1
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> set_app_options -name time.disable_recovery_removal_checks -value false
time.disable_recovery_removal_checks false
icc2_shell> set_app_options -name time.disable_case_analysis -value false
time.disable_case_analysis false
icc2_shell> set_app_options -name place.coarse.continue_on_missing_scandef -value true
place.coarse.continue_on_missing_scandef true
icc2_shell> 
icc2_shell> #Place Optimization
icc2_shell> 
icc2_shell> source /home/ICer/Baraka/uart_8bit/pnr/mmmc.tcl
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: Process label saed32lvt_ff1p16vn40c is not used by any reference library. (CSTR-040)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: Process label saed32hvt_ss0p75v125c is not used by any reference library. (CSTR-040)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: Redefining clock 'clk'.  
 Previously defined at: /home/ICer/Baraka/uart_8bit/Syn/cons/cons.sdc, line 49; /home/ICer/Baraka/uart_8bit/Syn/cons/cons.sdc, line 50 (UIC-034)
1
icc2_shell> 
icc2_shell> merge_clock_gates

================= MCG (merge_clock_gates) =================
MCG merge mode: no user setting, use default
Setting all modes active.
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.


MCG (merge_clock_gates) Statistics: ICG
    ICG                           16
    Attempt                       0
    Survivor                      0
    Removed                       0
    Skipped                       16
        reason: unique            16
    Total ICG at the end          16

Clearing enable all modes setting.

MCG (merge_clock_gates) Statistics: Total
    ICG                           16
    Attempt                       0
    Survivor                      0
    Removed                       0
    Skipped                       16
        reason: unique            16
    Total ICG at the end          16

1
icc2_shell> 
icc2_shell> set_app_options -name place.coarse.fix_hard_macros -value true
place.coarse.fix_hard_macros true
icc2_shell> set_app_options -name plan.place.auto_generate_blockages -value false
plan.place.auto_generate_blockages false
icc2_shell> set_app_options -name place.coarse.cong_restruct -value on
place.coarse.cong_restruct on
icc2_shell> #create placement -timing driven -buffering_aware_timing_driven -effort high
icc2_shell> ##set_app_options -name place opt.flow.optimize_icgs -value true
icc2_shell> set_app_options -name place_opt.initial_drc.global_route_based -value 1
place_opt.initial_drc.global_route_based 1
icc2_shell> set_app_options -name place_opt.flow.do_path_opt -value true
place_opt.flow.do_path_opt true
icc2_shell> #set_app_options -name place_opt.flow.enable_multibit_banking -value true
icc2_shell> set_app_options -name place.legalize.optimize_orientations -value true
place.legalize.optimize_orientations true
icc2_shell> set_app_options -name place.legalize.optimize_pin_access_using_cell_spacing -value true
place.legalize.optimize_pin_access_using_cell_spacing true
icc2_shell> set_app_options -name opt.buffering.enable_mv_rebuffering -value true
opt.buffering.enable_mv_rebuffering true
icc2_shell> set_app_options -name opt.buffering.enable_rebuffering -value true
opt.buffering.enable_rebuffering true
icc2_shell> place_opt
Use advanced legalizer engine : 0

Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.793907 ohm/um, via_r = 0.510552 ohm/cut, c = 0.065019 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.069943 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Running merge clock gates
merge_clock_gates already run, skip in place_opt.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Running initial placement
----------------------------------------------------------------
running create_placement
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 440, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 0, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Info: embedded eLpp will optimize for scenario func_fast
Info: embedded eLpp will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
Info: e-eLpp used with low effort

Placement Options:
Effort:                        high_effort         
Timing Driven:                 true                
Buffering Aware Timing Driven: true                
Seed locs:                     false               
Incremental:                   false               
Congestion:                    false               

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_hard_macros                            :        true                

Start transferring placement data.
e-eLpp: of 976 nets, 498 have non-zero toggle rates, with a max toggle rate of 0.400
Restructuring in 17 hierarchies
CGRW: importing permutable pins & pairs, size 8 and above
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.20, congestion_driven_max_util 0.87. (PLACE-027)
Running precluster optimization.
coarse place 0% done.
coarse place 13% done.
coarse place 25% done.
coarse place 38% done.
coarse place 50% done.
e-eLpp: of 976 nets, 498 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 63% done.
e-eLpp: of 976 nets, 498 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 75% done.
e-eLpp: of 976 nets, 498 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 88% done.
e-eLpp: of 976 nets, 498 have non-zero toggle rates, with a max toggle rate of 0.400
e-eLpp: of 976 nets, 498 have non-zero toggle rates, with a max toggle rate of 0.400
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 8.18312e+07
----------------------------------------------------------------

Running initial HFS and DRC step.
Use advanced legalizer engine : 0
Information: Current block utilization is '0.30220', effective utilization is '0.30219'. (OPT-055)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792409 ohm/um, via_r = 0.508595 ohm/cut, c = 0.069831 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.077461 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 440, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.746661, TNS = 6.190122, NVP = 19

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:57     0.747     6.190  1496.654     2.595    64.839         0        29         0     0.000       384 

APSINFO: No multi-Vth libcells found, turning off percentage LVT optimization flow
START_FUNC: psynopt_delay_opto CPU:     18 s ( 0.00 hr) ELAPSE:     59 s ( 0.02 hr) MEM-PEAK:   443 Mb Fri Dec  1 17:25:29 2023

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%
INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified
Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.746661, TNS = 6.190122, NVP = 19

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:58     0.747     6.190  1496.654     2.595    64.839         0        29         0     0.000       454 

END_FUNC: psynopt_delay_opto   CPU:     18 s ( 0.00 hr) ELAPSE:     59 s ( 0.02 hr) MEM-PEAK:   454 Mb Fri Dec  1 17:25:29 2023

    Scenario func_fast  WNS = 0.668113, TNS = 4.922235, NVP = 17
    Scenario func_slow  WNS = 0.746661, TNS = 6.190122, NVP = 19
    Scenario func_fast  WNHS = 0.244087, TNHS = 10.598944, NHVP = 60
    Scenario func_slow  WNHS = 0.251227, TNHS = 10.838559, NHVP = 58

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK     MIN DELAY 
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY       COST   
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- -----------
      0:00:58     0.747     6.190  1496.654     2.595    64.839         0        29         0     0.000       456    -0.251

ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Collecting Drivers ...  
Design max_transition = inf
Design max_capacitance = inf
Found 46 buffer-tree drivers

Roi-HfsDrc SN: 3403505 (1486.091553)

Processing Buffer Trees  (ROI) ... 

Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792409 ohm/um, via_r = 0.508595 ohm/cut, c = 0.069831 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.077461 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Zbuf-MEM : build 56 GrOptoHierNets
Turning on OPTO and Buffer Aware modes.
Deterministic global route multithread mode is set.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1542 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.effort_level                                     :        ultra               
global.force_full_effort                                :        true                
global.macro_boundary_track_utilization                 :        65                  
global.macro_corner_track_utilization                   :        65                  
global.num_iterations                                   :        1                   
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   77  Alloctr   77  Proc   63 
[End of Read DB] Total (MB): Used   82  Alloctr   83  Proc 1606 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   82  Alloctr   83  Proc 1606 
Net statistics:
Total number of nets     = 499
Number of nets to route  = 440
3 nets are fully connected,
 of which 3 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   82  Alloctr   83  Proc 1606 
Average gCell capacity  6.04     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   82  Alloctr   83  Proc 1607 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   82  Alloctr   83  Proc 1607 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    2 
[End of Blocked Pin Detection] Total (MB): Used   82  Alloctr   83  Proc 1609 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
10% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
20% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
30% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
40% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
50% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
60% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
70% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
80% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
90% of nets complete Elapsed cpu time: 0:00:00 Elapsed real time: 0:00:00
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   83  Alloctr   84  Proc 1610 
Initial. Routing result:
Initial. Both Dirs: Overflow =     6 Max = 1 GRCs =    10 (0.21%)
Initial. H routing: Overflow =     6 Max = 1 (GRCs = 10) GRCs =    10 (0.42%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     6 Max = 1 (GRCs =  8) GRCs =     8 (0.33%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6757.21
Initial. Layer M1 wire length = 593.66
Initial. Layer M2 wire length = 3526.18
Initial. Layer M3 wire length = 2565.09
Initial. Layer M4 wire length = 65.59
Initial. Layer M5 wire length = 6.69
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2349
Initial. Via VIA12SQ_C count = 1358
Initial. Via VIA23SQ_C count = 980
Initial. Via VIA34SQ_C count = 9
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    3 
[End of Whole Chip Routing] Total (MB): Used   83  Alloctr   84  Proc 1610 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  9.08 %
Peak    vertical track utilization   = 63.16 %
Average horizontal track utilization =  8.17 %
Peak    horizontal track utilization = 75.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   82  Alloctr   83  Proc 1610 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   77  Alloctr   78  Proc   67 
[GR: Done] Total (MB): Used   82  Alloctr   83  Proc 1610 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc   67 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1610 
Wrote topologies for 56 nets.
    [5]  10% ...
    [10]  20% ...
    [15]  30% ...
    [20]  40% ...
    [25]  50% ...
    [30]  60% ...
    [35]  70% ...
    [40]  80% ...
    [45]  90% ...
    [46] 100%  Done

                  Deleted        Added
------------ ------------ ------------
    Buffers:            0           11
  Inverters:           10           18
------------ ------------ ------------
      Total:           10           29
------------ ------------ ------------

Number of Drivers Sized: 6 [13.04%]

ZBuf-MEM(max-mem) = total 556720 K / inuse 470248 K
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792334 ohm/um, via_r = 0.508497 ohm/cut, c = 0.069852 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.077487 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 459, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.472178, TNS = 1.367931, NVP = 5

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.472     1.368  1549.770     0.148    38.578        11        37         0     0.000       543 


    Scenario func_slow  WNS = 0.472178, TNS = 1.367931, NVP = 5

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.472     1.368  1549.770     0.148    38.578        11        37         0     0.000       543 


Running initial optimization step.
START_FUNC: psynopt_delay_opto CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:30 2023

    Processing cells .....10%..Use advanced legalizer engine : 0
...20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1549.770     0.148    38.578        11        37         0     0.000       543 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1549.770     0.148    38.578        11        37         0     0.000       543 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1549.770     0.148    38.578        11        37         0     0.000       543 


    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1549.770     0.148    38.578        11        37         0     0.000       543 

END_FUNC: psynopt_delay_opto   CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:30 2023
START_FUNC: psynopt_delay_opto CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:30 2023
Drc Mode Option: auto
ABF: Best buffer=NBUFFX16_LVT: best inverter=INVX32_LVT: useInverter=true: effort=low: 1.448: func_slow: 0
ABF: Core Area = 10 X 10 ()

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1549.770     0.148    38.578        11        37         0     0.000       543 


    Processing cells 
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1549.770     0.148    38.578        11        37         0     0.000       543 

END_FUNC: psynopt_delay_opto   CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:30 2023
START_FUNC: psynopt_delay_opto CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:30 2023

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1518.765     0.148    38.612         2        29         0     0.000       543 

END_FUNC: psynopt_delay_opto   CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:31 2023
START_FUNC: psynopt_delay_opto CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:31 2023

    Processing cells .....10%.....20%.....30%.....40%.....50%.....60%.....70%.....80%.....90%.....100%

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1518.765     0.148    38.612         2        29         0     0.000       543 

END_FUNC: psynopt_delay_opto   CPU:     19 s ( 0.01 hr) ELAPSE:     60 s ( 0.02 hr) MEM-PEAK:   543 Mb Fri Dec  1 17:25:31 2023
Information: The net parasitics of block uart are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792372 ohm/um, via_r = 0.508546 ohm/cut, c = 0.069849 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.077478 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:00:59     0.000     0.000  1518.765     0.148    38.632         2        29         0     0.000       543 


INFO: sweep stats: 0 gates / 0 nets gobbled, 0 gates (0 seq) simplified

Running final (timing-driven) placement step.
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.30670', effective utilization is '0.30665'. (OPT-055)
chip utilization before DTDP: 0.31
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_hard_macros                            :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Snapped 387 standard cells to the nearest  cellrow to improve the accuracy of congestion analysis.
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1610 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.deterministic                                    :        on                  
global.effort_level                                     :        medium              
global.force_full_effort                                :        false               
global.macro_boundary_track_utilization                 :        100                 
global.macro_corner_track_utilization                   :        100                 
global.num_iterations                                   :        13                  
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   77  Alloctr   77  Proc    0 
[End of Read DB] Total (MB): Used   82  Alloctr   83  Proc 1610 
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   82  Alloctr   83  Proc 1610 
Net statistics:
Total number of nets     = 445
Number of nets to route  = 441
4 nets are fully connected,
 of which 4 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   82  Alloctr   83  Proc 1610 
Average gCell capacity  6.69     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   82  Alloctr   83  Proc 1610 
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   82  Alloctr   83  Proc 1610 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   82  Alloctr   83  Proc 1610 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   83  Alloctr   84  Proc 1610 
Initial. Routing result:
Initial. Both Dirs: Overflow =     2 Max = 1 GRCs =     6 (0.12%)
Initial. H routing: Overflow =     2 Max = 1 (GRCs =  6) GRCs =     6 (0.25%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.21%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 6793.72
Initial. Layer M1 wire length = 386.81
Initial. Layer M2 wire length = 3575.55
Initial. Layer M3 wire length = 2826.13
Initial. Layer M4 wire length = 5.22
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2440
Initial. Via VIA12SQ_C count = 1400
Initial. Via VIA23SQ_C count = 1038
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   83  Alloctr   84  Proc 1610 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.02%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 6793.72
phase1. Layer M1 wire length = 395.36
phase1. Layer M2 wire length = 3575.55
phase1. Layer M3 wire length = 2817.59
phase1. Layer M4 wire length = 5.22
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2430
phase1. Via VIA12SQ_C count = 1398
phase1. Via VIA23SQ_C count = 1030
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   83  Alloctr   84  Proc 1610 
phase2. Routing result:
phase2. Both Dirs: Overflow =     1 Max = 1 GRCs =     1 (0.02%)
phase2. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 6793.72
phase2. Layer M1 wire length = 395.36
phase2. Layer M2 wire length = 3575.55
phase2. Layer M3 wire length = 2817.59
phase2. Layer M4 wire length = 5.22
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2430
phase2. Via VIA12SQ_C count = 1398
phase2. Via VIA23SQ_C count = 1030
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   83  Alloctr   84  Proc 1610 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  6.51 %
Peak    vertical track utilization   = 40.00 %
Average horizontal track utilization =  6.20 %
Peak    horizontal track utilization = 55.56 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   82  Alloctr   83  Proc 1610 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   77  Alloctr   78  Proc    0 
[GR: Done] Total (MB): Used   82  Alloctr   83  Proc 1610 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -77  Alloctr  -78  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1610 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1610 
Information: 0.33% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 26.8% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.31. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 7.07456e+07
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 4, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'fast' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_fast (POW-052)
Scenario func_fast, iteration 1: expecting at least 5
Scenario func_fast, iteration 2: expecting at least 6
Scenario func_fast, iteration 3: expecting at least 6
Scenario func_fast, iteration 4: expecting at least 6
Scenario func_fast, iteration 5: expecting at least 6
Scenario func_fast, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_slow identical to that on func_fast (POW-006)
eLpp: of 442 nets, 217 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 442 nets with range (0.9000 - 2.9546)
Start transferring placement data.
Information: using 442 net weights with range (0.9 - 2.95458)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.70, congestion_driven_max_util 0.90. (PLACE-027)
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 5.63824e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 399 out of 399 cells, ratio = 1.000000
Total displacement = 2506.781494(um)
Max displacement = 28.692699(um), HFSBUF_10763_0 (58.976002, 7.752000, 4) => (63.703300, 31.717400, 2)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Use advanced legalizer engine : 0
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 43 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 977 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76          399        Yes DEFAULT_VA

Warning: max_legality_failures=5000 ignored.
        To use it, set limit_legality_checks to true.
Warning: max_legality_check_range=500 ignored.
        To use it, set limit_legality_checks to true.
Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    399
number of references:                57
number of site rows:                 42
number of locations attempted:     9994
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         399 (5976 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.493 um ( 0.29 row height)
rms weighted cell displacement:   0.493 um ( 0.29 row height)
max cell displacement:            1.028 um ( 0.61 row height)
avg cell displacement:            0.438 um ( 0.26 row height)
avg weighted cell displacement:   0.438 um ( 0.26 row height)
number of cells moved:              399
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U296 (NAND3X0_LVT)
  Input location: (64.3052,27.1716)
  Legal location: (64.296,26.144)
  Displacement:   1.028 um ( 0.61 row height)
Cell: U242 (INVX1_HVT)
  Input location: (18.4089,22.0981)
  Legal location: (18.392,21.128)
  Displacement:   0.970 um ( 0.58 row height)
Cell: U270 (NAND2X0_LVT)
  Input location: (50.8612,57)
  Legal location: (50.768,57.912)
  Displacement:   0.917 um ( 0.55 row height)
Cell: U367 (AO22X1_LVT)
  Input location: (25.0689,65.6196)
  Legal location: (25.688,66.272)
  Displacement:   0.899 um ( 0.54 row height)
Cell: U317 (AND2X1_LVT)
  Input location: (21.3683,22.0026)
  Legal location: (21.432,21.128)
  Displacement:   0.877 um ( 0.52 row height)
Cell: U331 (OR2X1_HVT)
  Input location: (12.1965,35.2722)
  Legal location: (12.616,34.504)
  Displacement:   0.875 um ( 0.52 row height)
Cell: U266 (NAND2X0_LVT)
  Input location: (58.3743,26.9603)
  Legal location: (58.368,27.816)
  Displacement:   0.856 um ( 0.51 row height)
Cell: U377 (AND2X1_LVT)
  Input location: (15.4978,11.9415)
  Legal location: (15.504,11.096)
  Displacement:   0.846 um ( 0.51 row height)
Cell: U378 (AND2X1_LVT)
  Input location: (12.751,20.0041)
  Legal location: (13.376,19.456)
  Displacement:   0.831 um ( 0.50 row height)
Cell: HFSINV_873_20 (INVX8_LVT)
  Input location: (24.9779,57.0858)
  Legal location: (24.928,57.912)
  Displacement:   0.828 um ( 0.50 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 399 out of 399 cells, ratio = 1.000000
Total displacement = 476.252594(um)
Max displacement = 2.943500(um), U367 (26.588900, 65.619598, 6) => (27.208000, 67.944000, 2)
Displacement histogram:
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792372 ohm/um, via_r = 0.508546 ohm/cut, c = 0.068170 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075461 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 3, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:00     0.000     0.000  1518.765     0.000    24.301         2        29         0     0.000       543 


Information: The net parasitics of block uart are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792372 ohm/um, via_r = 0.508546 ohm/cut, c = 0.068170 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075461 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Information: Current block utilization is '0.30670', effective utilization is '0.30665'. (OPT-055)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 442, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_fast  WNS = 0.000000, TNS = 0.000000, NVP = 0
    Scenario func_slow  WNS = 0.000000, TNS = 0.000000, NVP = 0

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:01     0.000     0.000  1518.765     0.000    24.301         2        29         0     0.000       543 

Running final optimization step.

Isolated 0 ports, skipped 0 ports
Already Isolated 0 ports, Deleted 0 existing Isolation cells 


npo-place-opt timing update complete          CPU:     4 s (  0.00 hr )  ELAPSE:    61 s (  0.02 hr )  MEM-PEAK:   543 MB

npo-place-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0        -          -      -
    1   2   0.0000     0.0000      0        -          -      -
    1   3   0.0000     0.0000      0        -          -      -
    1   4   0.0000     0.0000      0        -          -      -
    1   5   0.0000     0.0000      0        -          -      -
    1   6   0.0000     0.0000      0        -          -      -
    1   7   0.0000     0.0000      0        -          -      -
    2   1   0.0000     0.0000      0        -          -      -
    2   2   0.0000     0.0000      0        -          -      -
    2   3   0.0000     0.0000      0        -          -      -
    2   4   0.0000     0.0000      0        -          -      -
    2   5   0.0000     0.0000      0        -          -      -
    2   6   0.0000     0.0000      0        -          -      -
    2   7   0.0000     0.0000      0        -          -      -
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0        -          -      -        0     0.0000        8 84153928.0
    2   *   0.0000     0.0000      0        -          -      -        0     0.0000        9 84153928.0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        9 84153928.0      1518.76        399          2         29
--------------------------------------------------------------------------------------------------------------------

npo-place-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt initial QoR Summary    0.0000     0.0000      0   0.0000     0.0000      0        0        9 84153928.0      1518.76        399
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
npo-place-opt initialization complete         CPU:     5 s (  0.00 hr )  ELAPSE:    63 s (  0.02 hr )  MEM-PEAK:   543 MB
Use advanced legalizer engine : 0
npo-place-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)

Use advanced legalizer engine : 0
npo-place-opt optimization Phase 8 Iter  1          0.00      0.00         9       0.002  84153928.00           0.018
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-place-opt optimization Phase 8 Iter  2          0.00      0.00         9       0.002  84153928.00           0.018
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-place-opt optimization Phase 8 Iter  3          0.00      0.00         1       0.002  83575152.00           0.018

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
npo-place-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.002  83575152.00           0.018
npo-place-opt optimization Phase 9 Iter  2          0.00      0.00         0       0.002  83575152.00           0.018
npo-place-opt optimization Phase 9 Iter  3          0.00      0.00         0       0.002  83575152.00           0.018
npo-place-opt optimization Phase 9 Iter  4          0.00      0.00         0       0.002  83575152.00           0.018
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  5          0.00      0.00         0       0.002  83575152.00           0.018
npo-place-opt optimization Phase 9 Iter  6          0.00      0.00         0       0.002  83575152.00           0.018
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 9 Iter  7          0.00      0.00         0       0.002  83575152.00           0.018

npo-place-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.002  83575152.00           0.018

Use advanced legalizer engine : 0
npo-place-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.002  83575152.00           0.018
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.002  83575152.00           0.018

Use advanced legalizer engine : 0
npo-place-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018
npo-place-opt optimization Phase 13 Iter  2         0.00      0.00         0       0.002  79623824.00           0.018
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018

npo-place-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018

npo-place-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018
npo-place-opt optimization Phase 17 Iter  2         0.00      0.00         0       0.002  79623824.00           0.018
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018

npo-place-opt optimization Phase 19 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-place-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018

npo-place-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block uart are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 43 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 977 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76          399        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    399
number of references:                54
number of site rows:                 42
number of locations attempted:     9042
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         399 (5916 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.009 um ( 0.01 row height)
rms weighted cell displacement:   0.009 um ( 0.01 row height)
max cell displacement:            0.152 um ( 0.09 row height)
avg cell displacement:            0.001 um ( 0.00 row height)
avg weighted cell displacement:   0.001 um ( 0.00 row height)
number of cells moved:                3
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U326 (AND2X1_LVT)
  Input location: (54.112,41.192)
  Legal location: (54.264,41.192)
  Displacement:   0.152 um ( 0.09 row height)
Cell: HFSINV_710_19 (INVX2_LVT)
  Input location: (20.976,56.24)
  Legal location: (20.824,56.24)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U314 (OR2X1_LVT)
  Input location: (21.888,56.24)
  Legal location: (21.736,56.24)
  Displacement:   0.152 um ( 0.09 row height)
Cell: U352 (AND2X1_HVT)
  Input location: (21.888,14.44)
  Legal location: (21.888,14.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U351 (AND2X1_HVT)
  Input location: (25.84,11.096)
  Legal location: (25.84,11.096)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U347 (AND2X1_HVT)
  Input location: (47.88,26.144)
  Legal location: (47.88,26.144)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U354 (AND2X1_HVT)
  Input location: (51.224,19.456)
  Legal location: (51.224,19.456)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U346 (AND2X1_HVT)
  Input location: (25.84,17.784)
  Legal location: (25.84,17.784)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U343 (AND2X1_HVT)
  Input location: (52.592,36.176)
  Legal location: (52.592,36.176)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U341 (AND2X1_HVT)
  Input location: (57.912,21.128)
  Legal location: (57.912,21.128)
  Displacement:   0.000 um ( 0.00 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
Legalization succeeded.
Total Legalizer CPU: 0.077
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792409 ohm/um, via_r = 0.508595 ohm/cut, c = 0.068166 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075451 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 442, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Warning: Cell contains tie connections which are not connected to real PG. (ZRT-511)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Skipping 1 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Use advanced legalizer engine : 0
npo-place-opt optimization Phase 22 Iter  1         0.00      0.00         1       0.002  79623824.00           0.018
npo-place-opt optimization Phase 22 Iter  2         0.00      0.00         0       0.002  79623824.00           0.018
npo-place-opt optimization Phase 22 Iter  3         0.00      0.00         0       0.002  79623824.00           0.018
npo-place-opt optimization Phase 22 Iter  4         0.00      0.00         0       0.002  79623824.00           0.018
PBO-INFO:  LR disabled
npo-place-opt optimization Phase 22 Iter  5         0.00      0.00         0       0.002  79623824.00           0.018

Use advanced legalizer engine : 0
npo-place-opt optimization Phase 23 Iter  1         0.00      0.00         0       0.002  79623824.00           0.018
npo-place-opt optimization Phase 23 Iter  2         0.00      0.00         0       0.002  79623824.00           0.018
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 24 Iter  1         0.00      0.00         0       0.002  79623824.00           0.019
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-place-opt optimization Phase 24 Iter  2         0.00      0.00         0       0.002  79623824.00           0.019
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-place-opt optimization Phase 25 Iter  1         0.00      0.00         0       0.002  79623824.00           0.019
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block uart are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 43 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 977 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76          399        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    399
number of references:                54
number of site rows:                 42
number of locations attempted:     9026
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         399 (5916 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.000 um ( 0.00 row height)
rms weighted cell displacement:   0.000 um ( 0.00 row height)
max cell displacement:            0.000 um ( 0.00 row height)
avg cell displacement:            0.000 um ( 0.00 row height)
avg weighted cell displacement:   0.000 um ( 0.00 row height)
number of cells moved:                0
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U352 (AND2X1_HVT)
  Input location: (21.888,14.44)
  Legal location: (21.888,14.44)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U351 (AND2X1_HVT)
  Input location: (25.84,11.096)
  Legal location: (25.84,11.096)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U347 (AND2X1_HVT)
  Input location: (47.88,26.144)
  Legal location: (47.88,26.144)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U346 (AND2X1_HVT)
  Input location: (25.84,17.784)
  Legal location: (25.84,17.784)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U216 (AND2X1_HVT)
  Input location: (51.376,36.176)
  Legal location: (51.376,36.176)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U343 (AND2X1_HVT)
  Input location: (52.592,36.176)
  Legal location: (52.592,36.176)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U341 (AND2X1_HVT)
  Input location: (57.912,21.128)
  Legal location: (57.912,21.128)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U325 (AND2X1_HVT)
  Input location: (50.312,34.504)
  Legal location: (50.312,34.504)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U221 (AND2X1_HVT)
  Input location: (65.36,26.144)
  Legal location: (65.36,26.144)
  Displacement:   0.000 um ( 0.00 row height)
Cell: U354 (AND2X1_HVT)
  Input location: (51.224,19.456)
  Legal location: (51.224,19.456)
  Displacement:   0.000 um ( 0.00 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
Legalization succeeded.
Total Legalizer CPU: 0.074
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792409 ohm/um, via_r = 0.508595 ohm/cut, c = 0.068166 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075451 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 442, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-place-opt optimization Phase 26 Iter  1         0.00      0.00         1       0.002  79623824.00           0.019

npo-place-opt optimization Phase 27 Iter  1         0.00      0.00         1       0.002  79623824.00           0.019
Enable dominated scenarios

npo-place-opt optimization complete                 0.00      0.00         0       0.002  79623824.00           0.019
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921117863  7.422229305874  3.104721676386  9.863468409851  6.078123164085  2.744200241123
8.318115604907  9.699225026083  2.464623950064  1.382370221226  9.387184029619  3.142429406669  0.968752789964  6.613180723294  4.146578893224  5.123863118112  2.191287309422  0.963763041094  2.700148643881  3.840452964440
3.750206053169  7.663458842299  6.212201167950  7.759678473967  7.862243056717  0.402387977150  0.032845095897  0.596111512371  4.701287496892  5.552640712169  8.278403594094  1.183754090997  3.334436608244  5.867601631622
7.173894385364  9.669819999761  7.591487347087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270137326  5.307965694780  2.403070379467  6.139881444054  4.100210266110  1.274710489655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474122495  8.860161996621  5.027622814398  6.119842346103  6.181472512107  1.581677265776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149344452  9.962486451691  9.095495258166  2.197070609512  0.915900267443  5.466094208426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772737652  8.021241932707  4.529096907749  3.090908309795  5.580726336993  1.131399663510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142522527  4.273438182104  0.823669492105  0.356190186693  8.022019769284  2.603134485844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373212548  9.898183455033  8.671544475702  4.212334216610  9.007627470112  3.308109078452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303441418  0.217657555650  9.437059144189  9.136731542545  9.020209408464  9.978473395117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407359547  4.121645408696  3.367553454261  7.093670415702  7.411336356476  6.944248876650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353417956  2.795066956721  4.754637530922  4.387490556592  1.217863101793  7.505876210467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619414242  6.368941496875  2.789014912895  0.723223314657  8.793224987635  8.918114119113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717140238  4.839432403284  5.095947300198  1.512300370128  7.396892920513  5.512161727835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  1.140912587880  5.817078674584  2.343568022627  0.037326905045  0.494782140392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377360982  0.514116462614  2.538724989644  6.652948818747  4.022495251365  6.796623402757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345047245  5.864781736848  4.394044730298  1.549059586014  9.244452400010  4.051693809534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888817343  0.670892393956  2.708423612262  2.772612794677  2.637652316996  9.532709352994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269682673  7.745624834938  3.292585372108  6.918346861214  2.422527931115  6.782106982351
9.141628035616  1.286693802201  9.569284260313  2.585844502480  2.551363135935  9.521353540756  3.451201280412  3.477518126530  0.052200141776  7.275815583387  2.465131995332  7.737117384837  3.112548493680  1.055035767149
4.124225421230  5.316610900762  7.270112330810  7.178452560747  1.109985851474  3.640423276467  6.979434932421  6.938770155119  9.989997330050  5.164907475468  5.030229447629  1.411625178130  3.341418535537  5.155652843790

npo-place-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.0000     0.0000      0
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0000     0.0000      0   0.0000     0.0000      0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        0 79623824.0
    2   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        1 79623824.0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0000     0.0000      0   0.0000     0.0000      0        0     0.0000        1 79623824.0      1503.52        399          2         29
--------------------------------------------------------------------------------------------------------------------

npo-place-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-place-opt final QoR Summary      0.0000     0.0000      0   0.0000     0.0000      0        0        1 79623824.0      1503.52        399

npo-place-opt command complete                CPU:     7 s (  0.00 hr )  ELAPSE:    67 s (  0.02 hr )  MEM-PEAK:   570 MB
npo-place-opt command statistics  CPU=3 sec (0.00 hr) ELAPSED=6 sec (0.00 hr) MEM-PEAK=0.557 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> 
icc2_shell> #set_app_options -name limit legality checks -value true
icc2_shell> #legalize | placement
icc2_shell> check_legality

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 43 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 977 total vias.

check_legality for block design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design uart succeeded!


check_legality succeeded.

**************************

1
icc2_shell> 
icc2_shell> save_block -as placement
Information: Saving 'UART:uart.design' to 'UART:placement.design'. (DES-028)
1
icc2_shell> ###### CTS
icc2_shell> check_legality -verbose

************************

running check_legality

Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 43 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 977 total vias.

check_legality for block design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
Design has no advanced rules
Checking legality
Checking cell legality:
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Sorting rows.
Checking spacing rule legality.
0%....10%....20%....30%....40%....50%....60%....70%....80%....90%....100%
Checking packing rule legality.


****************************************
  Report : Legality
****************************************

VIOLATIONS BY CATEGORY:
   MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION
         0          0          0  Two objects overlap.
         0          0          0  A cell violates a pnet.
         0          0          0  A cell is illegal at a site.
         0          0          0  A cell is not aligned with a site.
         0          0          0  A cell has an illegal orientation.
         0          0          0  A cell spacing rule is violated.
         0          0          0  A layer rule is violated.
         0          0          0  A cell is in the wrong region.
         0          0          0  Two cells violate cts margins.
         0          0          0  Two cells violate coloring.

         0          0          0  TOTAL

TOTAL 0 Violations.

VIOLATIONS BY SUBCATEGORY:
     MOVABLE  APP-FIXED USER-FIXED  DESCRIPTION

         0          0          0    Two objects overlap.
           0          0          0    Two cells overlap.
           0          0          0    Two cells have overlapping keepout margins.
           0          0          0    A cell overlaps a blockage.
           0          0          0    A cell keepout margin overlaps a blockage.

         0          0          0    A cell violates a pnet.

         0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates pin-track alignment rules.
           0          0          0    A cell is illegal at a site.
           0          0          0    A cell violates legal index rule.
           0          0          0    A cell has the wrong variant for its location.

         0          0          0    A cell is not aligned with a site.
           0          0          0    A cell is not aligned with the base site.
           0          0          0    A cell is not aligned with an overlaid site.

         0          0          0    A cell has an illegal orientation.

         0          0          0    A cell spacing rule is violated.
           0          0          0    A spacing rule is violated in a row.
           0          0          0    A spacing rule is violated between adjacent rows.
           0          0          0    A cell violates vertical abutment rule.
           0          0          0    A cell violates metal spacing rule.

         0          0          0    A layer rule is violated.
           0          0          0    A layer VTH rule is violated.
           0          0          0    A layer OD rule is violated.
           0          0          0    A layer OD max-width rule is violated.
           0          0          0    A layer ALL_OD corner rule is violated.
           0          0          0    A layer max-vertical-length rule is violated.
           0          0          0    A layer TPO rule is violated.
           0          0          0    Filler cell insertion cannot satisfy layer rules.

         0          0          0    A cell is in the wrong region.
           0          0          0    A cell is outside its hard bound.
           0          0          0    A cell is in the wrong voltage area.
           0          0          0    A cell violates an exclusive movebound.

         0          0          0    Two cells violate cts margins.

         0          0          0    Two cells violate coloring.


check_legality for block design uart succeeded!


check_legality succeeded.

**************************

1
icc2_shell> check_clock_trees
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   No CTS related app option is set.

****************************************
Report : check_clock_tree
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:25:38 2023
****************************************

=================================================
Summary
=================================================

Tag           Count     Solution  Description
--------------------------------------------------------------------------------

---------------------------------------------
       Clock Definitions & Propagation
---------------------------------------------
CTS-002       0         None      There are active CTS scenarios with no clock definition.
CTS-004       0         None      There are generated clocks that cannot be reached by their master clock.
CTS-005       0         None      Generated clocks defined on bidirectional pins
CTS-019       0         None      Clocks propagate to output ports
CTS-905       0         None      There are clocks with no sinks
CTS-906       0         None      There are sinks with no clock
CTS-907       0         None      There are disabled timing arcs in the clock network

---------------------------------------------
               Reference Cells
---------------------------------------------
CTS-007       0         None      Failed to specify any clock buffers or inverters for CTS
CTS-008       0         None      Clock reference cells have dont_touch or dont_use
CTS-903       0         None      Cells instantiated in the clock network are not in the clock reference list
CTS-904       0         None      Some clock reference cells have no LEQ cell specified for resizing

---------------------------------------------
               Skew Balancing
---------------------------------------------
CTS-006       0         None      Balancing conflicts exist between different clocks
CTS-009       12        None      Cell instances in the clock tree have multiple conditional delay arcs between the same pins
CTS-908       0         None      Large phase delay in abstracted sub-blocks
CTS-910       0         None      Balance point constraints are defined downstream of another balance point or ignore point constraint
CTS-911       0         None      Clock pins downstream of a balance point or ignore point have been added to a skew group
CTS-913       0         None      Explicit ignore points have been added to a skew group, and will not be balanced
CTS-917       0         None      Implicit ignore points have been added to a skew group, and will be balanced

---------------------------------------------
                Multi-Voltage
---------------------------------------------
CTS-901       0         None      Clock nets have MV violations
CTS-902       0         None      No AON (always-on) buffers or inverters available for CTS
CTS-918       0         None      Voltage area blocked for buffering.

---------------------------------------------
    Capacitance & Transition Constraints
---------------------------------------------
CTS-909       0         None      set_load constraints detected in the clock tree
CTS-912       0         None      set_load constraints on output clock ports exceed the max capacitance limit
CTS-914       0         None      set_input_transition on clock ports exceeds the max transition limit
CTS-915       0         None      Excessively small max capacitance constraints in the clock network
CTS-916       0         None      Excessively small max transition constraints in the clock network

---------------------------------------------
                Other issues
---------------------------------------------
CTS-012       0         None      Nets in the clock network have a dont_touch constraint
CTS-013       0         None      Cells in the clock network have a dont_touch constraint
CTS-015       0         None      set_max_delay or set_min_delay constraints are defined in the clock network
CTS-900       0         None      Clock routing rules are outside of allowable layers
=================================================
                     Details
=================================================
1
icc2_shell> 
icc2_shell> set_app_options -name cts.compile.enable_cell_relocation -value all
cts.compile.enable_cell_relocation all
icc2_shell> set_app_options -name cts.compile.size_pre_existing_cell_to_cts_references -value true
cts.compile.size_pre_existing_cell_to_cts_references true
icc2_shell> 
icc2_shell> set_clock_tree_options -clocks [all_clocks] -target_skew 0.2
1
icc2_shell> #set_clock_latency 0.8 [get_clocks clk_i]
icc2_shell> 
icc2_shell> set_lib_cell_purpose -include cts {saed32hvt_ss0p75v125c/INV* saed32hvt_ss0p75v125c/TNBUFF*}
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX0_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX16_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX1_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX2_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX32_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX4_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:INVX8_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX16_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX1_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX2_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX32_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX4_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
Information: The design specific attribute override for lib_cell 'saed32_hvt|saed32_hvt_std:TNBUFFX8_HVT.timing' is set in the current block 'uart', because the actual library setting may not be overwritten. (ATTR-12)
1
icc2_shell> 
icc2_shell> #set_clock_uncertainty 0.1 [all_clocks]
icc2_shell> 
icc2_shell> create_routing_rule CLK_SPACING -spacings {M5 0.2 M6 0.2 M7 0.2}
{CLK_SPACING}
icc2_shell> set_clock_routing_rules -rules CLK_SPACING -min_routing_layer M5 -max_routing_layer M7
1
icc2_shell> 
icc2_shell> report_clock_settings
****************************************
 Report : clock settings
 Design : uart
 Date   : Fri Dec  1 17:25:38 2023
****************************************


======================================
Configurations 
======================================

##Global
  Corner = fast
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified

##clk
  Corner = fast
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0 (default)
    Target latency: Not specified
  Corner = slow
    Max transition: 0.500
    Max capacitance: 600.000
    Target skew: 0.200
    Target latency: Not specified


======================================
Routing Rules 
======================================

##Global
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: CLK_SPACING  Min Layer:M5 Max Layer:M7
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified

##clk
Routing rule for sink nets: Not specified
Routing rule for internal nets: Not specified
Routing rule for root nets: Not specified
Routing rule for all nets: Not specified
Net-based routing rules (by set_clock_routing_rule): Not specified
Net-based routing rules (by set_routing_rule): Not specified


======================================
Buffers and Inverters 
======================================

##Buffers
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
                                      5.083               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
                                      6.608               1.024         16.000
saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
                                      9.657               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
                                      6.099               1.024         82.000
saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
                                      2.033               1.024         16.000
saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
                                     10.674               1.024        168.000
saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
                                      2.541               1.024         32.000
saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
                                      3.812               1.024         64.000
saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
                                      5.083               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
                                      6.608               1.024         16.000
saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
                                      9.657               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
                                      6.099               1.024         82.000
saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
                                      2.033               1.024         16.000
saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
                                     10.674               1.024        168.000
saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
                                      2.541               1.024         32.000
saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
                                      3.812               1.024         64.000
saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
                                      7.624               1.024         16.000
saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
                                      8.641               1.024         32.000
saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
                                      8.133               1.024         16.000
saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
                                      8.133               1.024         32.000

##Inverters
Name                                   Area      Max Transition       Max Load
------------------------------------------------------------------------------
saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
                                      6.608               1.024         82.000
saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
                                      2.541               1.024         16.000
saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
                                     11.691               1.024        168.000
saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
                                      3.050               1.024         32.000
saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
                                      4.320               1.024         64.000
saed32_hvt|saed32_hvt_std/INVX0_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX16_HVT
                                      5.083               1.024         82.000
saed32_hvt|saed32_hvt_std/INVX1_HVT
                                      1.271               1.024          8.000
saed32_hvt|saed32_hvt_std/INVX2_HVT
                                      1.525               1.024         16.000
saed32_hvt|saed32_hvt_std/INVX32_HVT
                                      9.149               1.024        168.000
saed32_hvt|saed32_hvt_std/INVX4_HVT
                                      2.033               1.024         32.000
saed32_hvt|saed32_hvt_std/INVX8_HVT
                                      3.050               1.024         64.000
saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
                                      6.608               1.024         82.000
saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
                                      2.541               1.024         16.000
saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
                                     11.691               1.024        168.000
saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
                                      3.050               1.024         32.000
saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
                                      4.320               1.024         64.000
saed32_lvt|saed32_lvt_std/INVX0_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX16_LVT
                                      5.083               1.024         82.000
saed32_lvt|saed32_lvt_std/INVX1_LVT
                                      1.271               1.024          8.000
saed32_lvt|saed32_lvt_std/INVX2_LVT
                                      1.525               1.024         16.000
saed32_lvt|saed32_lvt_std/INVX32_LVT
                                      9.149               1.024        168.000
saed32_lvt|saed32_lvt_std/INVX4_LVT
                                      2.033               1.024         32.000
saed32_lvt|saed32_lvt_std/INVX8_LVT
                                      3.050               1.024         64.000
saed32_hvt|saed32_hvt_std/AOINVX1_HVT
                                      7.116               1.024          8.000
saed32_hvt|saed32_hvt_std/AOINVX2_HVT
                                      8.133               1.024         16.000
saed32_hvt|saed32_hvt_std/AOINVX4_HVT
                                      9.149               1.024         32.000
saed32_lvt|saed32_lvt_std/AOINVX1_LVT
                                      7.624               1.024          8.000
saed32_lvt|saed32_lvt_std/AOINVX2_LVT
                                      7.624               1.024         16.000
saed32_lvt|saed32_lvt_std/AOINVX4_LVT
                                      8.641               1.024         32.000


======================================
Spacing Rules 
======================================

##By design
No by design spacing rule is specified

##By clock
No by clock spacing rule is specified

##By libcell
No by libcell spacing rule is specified

##By clock and libcell
No by clock and libcell spacing rule is specified
1
icc2_shell> 
icc2_shell> source /home/ICer/Baraka/uart_8bit/pnr/mmmc.tcl
Information: The net parasitics of block uart are cleared. (TIM-123)
Created scenario func_fast for mode func and corner fast
All analysis types are activated.
Created scenario func_slow for mode func and corner slow
All analysis types are activated.
Warning: Process label saed32lvt_ff1p16vn40c is not used by any reference library. (CSTR-040)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
************************************************************
Timer Settings:
Delay Calculation Style:                   auto
Signal Integrity Analysis:                 disabled
Timing Window Analysis:                    disabled
Advanced Waveform Propagation:             disabled
Variation Type:                            fixed_derate
Clock Reconvergence Pessimism Removal:     disabled
Advanced Receiver Model:                   disabled
************************************************************
Warning: Process label saed32hvt_ss0p75v125c is not used by any reference library. (CSTR-040)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: The -library option of set_driving_cell is not supported. (CSTR-022)
Warning: Redefining clock 'clk'.  
 Previously defined at: /home/ICer/Baraka/uart_8bit/Syn/cons/cons.sdc, line 49; /home/ICer/Baraka/uart_8bit/Syn/cons/cons.sdc, line 50 (UIC-034)
1
icc2_shell> 
icc2_shell> compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792409 ohm/um, via_r = 0.508595 ohm/cut, c = 0.068166 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075451 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: The RC mode used is VR for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          No          --      --      --      --   --

1
icc2_shell> save_block -as cts_setup
Information: Saving 'UART:uart.design' to 'UART:cts_setup.design'. (DES-028)
1
icc2_shell> 
icc2_shell> clock_opt -from build_clock -to build_clock
Use advanced legalizer engine : 0
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock synthesis step.

Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
remove buffers/inverters in clock clk:
  no buffer or inverter has been removed

No buffer or inverter has been removed.
Remove clock trees finished successfully
synthesize_clock_trees
************************************************************
* CTS STEP: Design Initialization for Clock Synthesis
************************************************************
Information: All clock objects will be converted from ideal to propagated clock during CTS. (CTS-105)
Information: CTS will work on the following scenarios. (CTS-101)
   func_fast    (Mode: func; Corner: fast)
   func_slow    (Mode: func; Corner: slow)
Information: CTS will work on all clocks in active scenarios, including 1 master clocks and 0 generated clocks. (CTS-107)
Information: Clock derating is disabled

CTS related app options set by user:
   cts.compile.enable_cell_relocation = all
   cts.compile.size_pre_existing_cell_to_cts_references = true

Buffer/Inverter reference list for clock tree synthesis:
   saed32_hvt|saed32_hvt_std/DELLN1X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN2X2_HVT
   saed32_hvt|saed32_hvt_std/DELLN3X2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/NBUFFX8_HVT
   saed32_lvt|saed32_lvt_std/DELLN1X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN2X2_LVT
   saed32_lvt|saed32_lvt_std/DELLN3X2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/NBUFFX8_LVT
   saed32_hvt|saed32_hvt_std/AOBUFX1_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX2_HVT
   saed32_hvt|saed32_hvt_std/AOBUFX4_HVT
   saed32_lvt|saed32_lvt_std/AOBUFX1_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX2_LVT
   saed32_lvt|saed32_lvt_std/AOBUFX4_LVT
   saed32_hvt|saed32_hvt_std/IBUFFX16_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX2_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX32_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX4_HVT
   saed32_hvt|saed32_hvt_std/IBUFFX8_HVT
   saed32_hvt|saed32_hvt_std/INVX0_HVT
   saed32_hvt|saed32_hvt_std/INVX16_HVT
   saed32_hvt|saed32_hvt_std/INVX1_HVT
   saed32_hvt|saed32_hvt_std/INVX2_HVT
   saed32_hvt|saed32_hvt_std/INVX32_HVT
   saed32_hvt|saed32_hvt_std/INVX4_HVT
   saed32_hvt|saed32_hvt_std/INVX8_HVT
   saed32_lvt|saed32_lvt_std/IBUFFX16_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX2_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX32_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX4_LVT
   saed32_lvt|saed32_lvt_std/IBUFFX8_LVT
   saed32_lvt|saed32_lvt_std/INVX0_LVT
   saed32_lvt|saed32_lvt_std/INVX16_LVT
   saed32_lvt|saed32_lvt_std/INVX1_LVT
   saed32_lvt|saed32_lvt_std/INVX2_LVT
   saed32_lvt|saed32_lvt_std/INVX32_LVT
   saed32_lvt|saed32_lvt_std/INVX4_LVT
   saed32_lvt|saed32_lvt_std/INVX8_LVT
   saed32_hvt|saed32_hvt_std/AOINVX1_HVT
   saed32_hvt|saed32_hvt_std/AOINVX2_HVT
   saed32_hvt|saed32_hvt_std/AOINVX4_HVT
   saed32_lvt|saed32_lvt_std/AOINVX1_LVT
   saed32_lvt|saed32_lvt_std/AOINVX2_LVT
   saed32_lvt|saed32_lvt_std/AOINVX4_LVT

ICG reference list:
   saed32_hvt|saed32_hvt_std/CGLNPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPRX8_LVT
   saed32_hvt|saed32_hvt_std/CGLNPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLNPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLNPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLNPSX8_LVT
   saed32_hvt|saed32_hvt_std/CGLPPRX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPRX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPRX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPRX8_LVT
   saed32_hvt|saed32_hvt_std/CGLPPSX16_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX2_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX4_HVT
   saed32_hvt|saed32_hvt_std/CGLPPSX8_HVT
   saed32_lvt|saed32_lvt_std/CGLPPSX16_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX2_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX4_LVT
   saed32_lvt|saed32_lvt_std/CGLPPSX8_LVT

Information: 'slow' is identified as primary corner for initial clock tree building. (CTS-103)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Warning: No clock routing rule is specified. (CTS-038)

Clock cell spacing rule list:
   No clock cell spacing rule is found.
Information: The run time for design initialization is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Existing Clock Tree Removal
************************************************************

No buffer or inverter has been removed.
Information: The run time for existing clock tree removal is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Clock Tree Initialization
************************************************************
Use advanced legalizer engine : 0
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 43 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 977 total vias.
Information: Legalizer's PDC rule check is enabled
Information: Legalizer's advanced rule check is enabled

Start Auto-Exception Derivations...
 No internal pin was found.
 No conflict pin was found.
 No macro pin was found for clock balance point settings.
 No macro pin was found for disabling self arcs.
Information: The run time for clock tree initialization is 0 hr : 0 min : 0.03 sec, cpu time is 0 hr : 0 min : 0.03 sec. (CTS-104)
Drc Mode Option: auto
Enable multi-thread Tasks, number of thread is 1
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 442, routed nets = 0, across physical hierarchy nets = 0, parasitics cached nets = 1, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Clock Cell Relocation
************************************************************
Information: Relocated the clock cell 'uart_rx_unit/clk_gate_s_reg_reg/latch' from (30.70, 17.78) to (16.72, 14.44). (CTS-106)
Information: Relocated the clock cell 'uart_rx_unit/clk_gate_b_reg_reg/latch' from (28.88, 27.82) to (15.35, 41.19). (CTS-106)
Information: Relocated the clock cell 'uart_rx_unit/clk_gate_n_reg_reg/latch' from (34.20, 17.78) to (24.32, 14.44). (CTS-106)
Information: Relocated the clock cell 'fifo_rx_unit/clk_gate_full_reg_reg/latch' from (31.62, 44.54) to (30.25, 51.22). (CTS-106)
Information: Relocated the clock cell 'fifo_rx_unit/clk_gate_array_reg_reg[0]/latch' from (33.14, 41.19) to (20.82, 54.57). (CTS-106)
Information: Relocated the clock cell 'fifo_rx_unit/clk_gate_array_reg_reg[1]/latch' from (28.88, 34.50) to (20.06, 51.22). (CTS-106)
Information: Relocated the clock cell 'fifo_rx_unit/clk_gate_array_reg_reg[2]/latch' from (27.97, 37.85) to (18.70, 54.57). (CTS-106)
Information: Relocated the clock cell 'fifo_rx_unit/clk_gate_array_reg_reg[3]/latch' from (29.79, 41.19) to (20.98, 57.91). (CTS-106)
Information: Relocated the clock cell 'uart_tx_unit/clk_gate_n_reg_reg/latch' from (58.22, 34.50) to (67.79, 27.82). (CTS-106)
Information: Relocated the clock cell 'uart_tx_unit/clk_gate_s_reg_reg/latch' from (56.39, 17.78) to (64.45, 17.78). (CTS-106)
Information: Relocated the clock cell 'uart_tx_unit/clk_gate_b_reg_reg/latch' from (58.52, 37.85) to (56.85, 54.57). (CTS-106)
Information: Relocated the clock cell 'fifo_tx_unit/clk_gate_full_reg_reg/latch' from (37.39, 24.47) to (41.50, 31.16). (CTS-106)
Information: Relocated the clock cell 'fifo_tx_unit/clk_gate_array_reg_reg[0]/latch' from (55.48, 41.19) to (58.06, 57.91). (CTS-106)
Information: Relocated the clock cell 'fifo_tx_unit/clk_gate_array_reg_reg[1]/latch' from (55.48, 41.19) to (60.34, 54.57). (CTS-106)
Information: Relocated the clock cell 'fifo_tx_unit/clk_gate_array_reg_reg[2]/latch' from (53.81, 34.50) to (59.13, 61.26). (CTS-106)
Information: Relocated the clock cell 'fifo_tx_unit/clk_gate_array_reg_reg[3]/latch' from (54.87, 37.85) to (56.24, 57.91). (CTS-106)
A total of 16 clock cells have been relocated
Information: The run time for clock cell relocation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
Information: The run time for enable resynthesis is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
************************************************************
* CTS STEP: Gate-By-Gate Clock Tree Synthesis
************************************************************
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = uart_rx_unit/clk_gate_s_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
Information: The RC mode used is VR for design 'uart'. (NEX-022)
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = uart_rx_unit/clk_gate_b_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = uart_rx_unit/clk_gate_n_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_rx_unit/clk_gate_full_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_rx_unit/clk_gate_array_reg_reg[0]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_rx_unit/clk_gate_array_reg_reg[1]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_rx_unit/clk_gate_array_reg_reg[2]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_rx_unit/clk_gate_array_reg_reg[3]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = uart_tx_unit/clk_gate_n_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 3
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = uart_tx_unit/clk_gate_s_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 4
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = uart_tx_unit/clk_gate_b_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_tx_unit/clk_gate_full_reg_reg/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 6
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_tx_unit/clk_gate_array_reg_reg[0]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_tx_unit/clk_gate_array_reg_reg[1]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_tx_unit/clk_gate_array_reg_reg[2]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 2 clock tree synthesis
 driving pin = fifo_tx_unit/clk_gate_array_reg_reg[3]/latch/GCLK
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 8
 Number of ignore points = 0
-------------------------------------------------------------
 Gate level 1 clock tree synthesis
 driving pin = clk
 Clocks:
     clk (func)
 Design rule constraints:
     max transition  = 0.500000
     max capacitance = 600.000000
 Number of load sinks = 13
 Number of ignore points = 0
 Number of gates with existing phase delay = 16
    1. Phase delay = (max r/f: 0.274658/__ min r/f: 0.274563/__) : skew = 0.000095 : fifo_tx_unit/clk_gate_array_reg_reg[1]/latch/CLK
    2. Phase delay = (max r/f: 0.273914/__ min r/f: 0.273838/__) : skew = 0.000076 : fifo_tx_unit/clk_gate_array_reg_reg[2]/latch/CLK
    3. Phase delay = (max r/f: 0.273628/__ min r/f: 0.273514/__) : skew = 0.000114 : fifo_rx_unit/clk_gate_array_reg_reg[2]/latch/CLK
    4. Phase delay = (max r/f: 0.273457/__ min r/f: 0.273380/__) : skew = 0.000076 : fifo_rx_unit/clk_gate_array_reg_reg[1]/latch/CLK
    5. Phase delay = (max r/f: 0.272923/__ min r/f: 0.272865/__) : skew = 0.000057 : fifo_tx_unit/clk_gate_array_reg_reg[3]/latch/CLK
    6. Phase delay = (max r/f: 0.272732/__ min r/f: 0.272655/__) : skew = 0.000076 : fifo_rx_unit/clk_gate_array_reg_reg[0]/latch/CLK
    7. Phase delay = (max r/f: 0.272331/__ min r/f: 0.272160/__) : skew = 0.000172 : fifo_rx_unit/clk_gate_array_reg_reg[3]/latch/CLK
    8. Phase delay = (max r/f: 0.272064/__ min r/f: 0.272026/__) : skew = 0.000038 : uart_rx_unit/clk_gate_b_reg_reg/latch/CLK
    9. Phase delay = (max r/f: 0.268974/__ min r/f: 0.268898/__) : skew = 0.000076 : fifo_tx_unit/clk_gate_array_reg_reg[0]/latch/CLK
   10. Phase delay = (max r/f: 0.268803/__ min r/f: 0.268745/__) : skew = 0.000057 : uart_tx_unit/clk_gate_b_reg_reg/latch/CLK
 Added 6 Repeaters. Built 4 Repeater Levels
Information: The RC mode used is VR for design 'uart'. (NEX-022)
 Phase delay: clk : (0.325 0.241) : skew = 0.084
Information: The run time for gate-by-gate clock tree synthesis is 0 hr : 0 min : 0.34 sec, cpu time is 0 hr : 0 min : 0.34 sec. (CTS-104)
************************************************************
* CTS STEP: DRC Fixing Beyond Exceptions
************************************************************
Information: The run time for DRC fixing beyond exceptions is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
There are 0 buffers and 6 inverters added (total area 37.61) by Clock Tree Synthesis.
************************************************************
* CTS STEP: Clock Net Global Routing
************************************************************
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Performing initial clock net global routing ...
Loading parastics information to the router ...
parastics information loaded to the router.
Information: The net parasitics of block uart are cleared. (TIM-123)
Total number of global routed clock nets: 23
Information: The run time for clock net global routing is 0 hr : 0 min : 0.11 sec, cpu time is 0 hr : 0 min : 0.11 sec. (CTS-104)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 450 nets, 23 global routed, 0 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 448, routed nets = 23, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
************************************************************
* CTS STEP: Pre-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk

Clock QoR Before Fixing Clock Tree DRC Violation ...
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0795; ID = 0.3264; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/1.2173; ClockBufArea = 37.6133; ClockCellArea = 131.1383; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Initial DRC Fixing: GlobalSkew = 0.0803; ID = 0.3307; NetsWithDRC = 1; Worst Tran/Cap cost = 0.0000/2.0706; ClockBufArea = 37.6133; ClockCellArea = 131.1383; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Starting fixing clock tree DRC Violation ...
Resized 1 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 1 time(s) for 2 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Pre-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1547; ID = 0.3264; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 38.1216; ClockCellArea = 131.6466; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Initial DRC Fixing: GlobalSkew = 0.1579; ID = 0.3307; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 38.1216; ClockCellArea = 131.6466; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec.
Information: The run time for pre-optimization DRC fixing is 0 hr : 0 min : 0.05 sec, cpu time is 0 hr : 0 min : 0.05 sec. (CTS-104)
************************************************************
* CTS STEP: Skew Latency Optimization and Area Recovery
************************************************************
-------------------------------------------------------------
Optimizing clock tree
clock: clk mode: func root: clk
Clock QoR Before Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1547; ID = 0.3264; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 38.1216; ClockCellArea = 131.6466; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Pre Optimization: GlobalSkew = 0.1579; ID = 0.3307; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 38.1216; ClockCellArea = 131.6466; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Network Flow Based Optimization:
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792372 ohm/um, via_r = 0.508546 ohm/cut, c = 0.068498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075922 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Default network flow optimizer made 4 successful improvements out of 10 iterations
Resized 1, relocated 2, deleted 2, inserted 0, sizeUp Relocated 0 cells
The elapsed time for network flow optimization is 0 hr : 0 min : 0.70 sec, cpu time is 0 hr : 0 min : 0.70 sec.
Ran incremental ZGR 10 time(s) for 22 net(s) and restored ZGR 5 time(s) for 10 net(s)
Clock Qor After Network Flow Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Optimization: GlobalSkew = 0.0380; ID = 0.2863; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0400; ID = 0.2903; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Layer Optimization:

Beginning layer optimization ...
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
All clocks: total net count: 20
All clocks: total committed/restored net count: 20/0
All clocks: total count of nets with two layers: 0 (skipped)
All clocks: total count of nets with unchanged layers: 0

Ending layer optimization ...

The elapsed time for layer optimization is 0 hr : 0 min : 0.13 sec, cpu time is 0 hr : 0 min : 0.13 sec.
Ran incremental ZGR 8 time(s) for 8 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock Qor After Layer Optimization:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Optimization: GlobalSkew = 0.0380; ID = 0.2862; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Optimization: GlobalSkew = 0.0400; ID = 0.2903; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Area Recovery Buffer Removal:
AR: deleted 0 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Removal:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0380; ID = 0.2862; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0400; ID = 0.2903; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)

Begin Area Recovery Resizing:
AR: resized 0 out of 20 cell(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Area Recovery Resizing:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0380; ID = 0.2862; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Area Recovery: GlobalSkew = 0.0400; ID = 0.2903; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for area recovery is 0 hr : 0 min : 0.02 sec, cpu time is 0 hr : 0 min : 0.02 sec.
The elapsed time for optimization of clock tree is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.85 sec.
Information: The run time for skew latency optimization is 0 hr : 0 min : 0.85 sec, cpu time is 0 hr : 0 min : 0.85 sec. (CTS-104)
************************************************************
* CTS STEP: Post-Optimization DRC Fixing
************************************************************
-------------------------------------------------------------
Fixing clock: clk mode: func root: clk
Resized 0 cell(s), relocated 0 cell(s), cloned 0 cell(s) and inserted 0 buffer(s)/inverter(s)
Cloned 0 non-repeater gate(s)
Ran incremental ZGR 0 time(s) for 0 net(s) and restored ZGR 0 time(s) for 0 net(s)
Clock QoR After Fixing Post-Opt DRC Violation:
Clock: clk, Mode: func, Root: clk
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0380; ID = 0.2862; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = fast; ClockRoot = clk. (CTS-037)
Information: CTS QoR Post Final DRC Fixing: GlobalSkew = 0.0400; ID = 0.2903; NetsWithDRC = 0; Worst Tran/Cap cost = 0.0000/0.0000; ClockBufArea = 23.8895; ClockCellArea = 117.4145; Clock = clk; Mode = func; Corner = slow; ClockRoot = clk. (CTS-037)
The elapsed time for fixing DRC violation is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec.
Information: The run time for post-optimization DRC fixing is 0 hr : 0 min : 0.00 sec, cpu time is 0 hr : 0 min : 0.00 sec. (CTS-104)
All together, ran incremental ZGR 19 time(s) for 32 net(s) and restoring ZGR invoked 5 time(s) for 10 net(s)
There are 0 buffers added and 2 inverters reduced by Clock Tree Optimization.
************************************************************
* CTS STEP: Postlude
************************************************************
Mark clock trees...
Marking clock synthesized attributes

nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 108 total shapes.
Layer M2: cached 36 shapes out of 36 total shapes.
Cached 72 vias out of 1475 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76          403        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    403
number of references:                57
number of site rows:                 42
number of locations attempted:     5635
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         264 (2342 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.391 um ( 0.23 row height)
rms weighted cell displacement:   0.391 um ( 0.23 row height)
max cell displacement:            2.706 um ( 1.62 row height)
avg cell displacement:            0.101 um ( 0.06 row height)
avg weighted cell displacement:   0.101 um ( 0.06 row height)
number of cells moved:               25
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U461 (NAND4X0_LVT)
  Input location: (57.608,54.568)
  Legal location: (55.48,52.896)
  Displacement:   2.706 um ( 1.62 row height)
Cell: U332 (OR2X1_HVT)
  Input location: (17.936,42.864)
  Legal location: (18.848,41.192)
  Displacement:   1.905 um ( 1.14 row height)
Cell: HFSINV_710_19 (INVX2_LVT)
  Input location: (20.824,56.24)
  Legal location: (20.064,57.912)
  Displacement:   1.837 um ( 1.10 row height)
Cell: U273 (NAND2X0_LVT)
  Input location: (62.32,54.568)
  Legal location: (62.928,52.896)
  Displacement:   1.779 um ( 1.06 row height)
Cell: U244 (NAND2X0_LVT)
  Input location: (60.952,56.24)
  Legal location: (61.56,57.912)
  Displacement:   1.779 um ( 1.06 row height)
Cell: U272 (NAND2X0_LVT)
  Input location: (59.736,56.24)
  Legal location: (59.432,54.568)
  Displacement:   1.699 um ( 1.02 row height)
Cell: U290 (OA21X1_LVT)
  Input location: (32.832,51.224)
  Legal location: (32.528,49.552)
  Displacement:   1.699 um ( 1.02 row height)
Cell: U275 (NAND2X0_LVT)
  Input location: (61.408,54.568)
  Legal location: (61.104,52.896)
  Displacement:   1.699 um ( 1.02 row height)
Cell: U313 (XOR2X1_LVT)
  Input location: (21.584,51.224)
  Legal location: (21.736,52.896)
  Displacement:   1.679 um ( 1.00 row height)
Cell: U406 (AO22X1_LVT)
  Input location: (26.144,14.44)
  Legal location: (27.816,14.44)
  Displacement:   1.672 um ( 1.00 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
 Successfully legalize placement.
Information: The run time for postlude is 0 hr : 0 min : 0.09 sec, cpu time is 0 hr : 0 min : 0.09 sec. (CTS-104)
************************************************************
* CTS STEP: Summary report
************************************************************
There are 21 flat clock tree nets.
There are 20 non-sink instances (total area 117.41) on clock trees including 0 instances dont_touch.
Clock tree synthesize and optimization added 0 buffers and 4 inverters (total area 23.89).
 Compilation of clock trees finished successfully
 Run time for cts 00:00:00.88u 00:00:00.72s 00:00:01.60e: 

Summary of messages during CTS:
===============================================================
  Tag   Count  Type           Description
---------------------------------------------------------------
CTS-038    1  Warning  No clock routing rule is specified.
1

No clock balance group was found, so skip the balance
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Use advanced legalizer engine : 0
Information: Current block utilization is '0.30840', effective utilization is '0.30839'. (OPT-055)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 446, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

    Scenario func_slow  WNS = 0.018532, TNS = 0.018532, NVP = 1

     ELAPSED  WORST NEG TOTAL NEG              MAX       MAX     BUFFER    INVERTER   LVTH      LVTH      PEAK   
      TIME      SLACK     SLACK     AREA    TRAN COST CAP COST    COUNT     COUNT     COUNT    PERCENT   MEMORY  
    --------- --------- --------- --------- --------- --------- --------- --------- --------- --------- ---------
      0:01:09     0.019     0.019  1527.405     0.009     0.247         2        33         0     0.000       576 



Information: Running auto PG connection. (NDM-099)
1
icc2_shell> compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 446, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0619  0.0619  0.2827  0.2827   fast
clk          Yes     0.0627  0.0627  0.2865  0.2865   slow

1
icc2_shell> save_block -as cts_mid
Information: Saving 'UART:uart.design' to 'UART:cts_mid.design'. (DES-028)
1
icc2_shell> 
icc2_shell> clock_opt -from route_clock -to route_clock
Use advanced legalizer engine : 0
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Running clock routing step.
set_app_options -as_user_default -list {route.global.global_route_topology_style 1}
route.global.global_route_topology_style 1
route_group -all_clock_nets -reuse_existing_global_route true
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   82  Alloctr   84  Proc 1643 
GR will route in ATREE-style.
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.global_route_topology_style                      :        1                   
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   85  Proc 1643 
Net statistics:
Total number of nets     = 448
Number of nets to route  = 21
22 nets are fully connected,
 of which 1 are detail routed and 21 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   83  Alloctr   85  Proc 1643 
Average gCell capacity  6.67     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   83  Alloctr   85  Proc 1643 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   83  Alloctr   85  Proc 1643 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   83  Alloctr   85  Proc 1643 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   83  Alloctr   85  Proc 1643 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 1076.71
Initial. Layer M1 wire length = 38.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 447.88
Initial. Layer M4 wire length = 565.37
Initial. Layer M5 wire length = 25.46
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 498
Initial. Via VIA12SQ_C count = 158
Initial. Via VIA23SQ_C count = 159
Initial. Via VIA34SQ_C count = 179
Initial. Via VIA45SQ_C count = 2
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   83  Alloctr   85  Proc 1643 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 1076.71
phase1. Layer M1 wire length = 38.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 447.88
phase1. Layer M4 wire length = 565.37
phase1. Layer M5 wire length = 25.46
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 498
phase1. Via VIA12SQ_C count = 158
phase1. Via VIA23SQ_C count = 159
phase1. Via VIA34SQ_C count = 179
phase1. Via VIA45SQ_C count = 2
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   83  Alloctr   85  Proc 1643 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 1076.71
phase2. Layer M1 wire length = 38.00
phase2. Layer M2 wire length = 0.00
phase2. Layer M3 wire length = 447.88
phase2. Layer M4 wire length = 565.37
phase2. Layer M5 wire length = 25.46
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 498
phase2. Via VIA12SQ_C count = 158
phase2. Via VIA23SQ_C count = 159
phase2. Via VIA34SQ_C count = 179
phase2. Via VIA45SQ_C count = 2
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   83  Alloctr   85  Proc 1643 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.14 %
Peak    vertical track utilization   = 15.79 %
Average horizontal track utilization =  1.12 %
Peak    horizontal track utilization = 33.33 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   83  Alloctr   85  Proc 1643 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   83  Alloctr   85  Proc 1643 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   82  Alloctr   84  Proc 1643 

Start track assignment

Warning: Found 1 glinks either patially or fully outside the congestion map
Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   78  Alloctr   80  Proc 1643 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 26 of 496


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   79  Alloctr   80  Proc 1643 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   79  Alloctr   80  Proc 1643 

Number of wires with overlap after iteration 1 = 1 of 434


Wire length and via report:
---------------------------
Number of M1 wires: 2             : 0
Number of M2 wires: 134                  VIA12SQ_C: 159
Number of M3 wires: 184                  VIA23SQ_C: 160
Number of M4 wires: 113                  VIA34SQ_C: 166
Number of M5 wires: 1            VIA45SQ_C: 2
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 434               vias: 487

Total M1 wire length: 0.2
Total M2 wire length: 27.3
Total M3 wire length: 453.7
Total M4 wire length: 548.1
Total M5 wire length: 26.1
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 1055.5

Longest M1 wire length: 0.1
Longest M2 wire length: 1.4
Longest M3 wire length: 23.7
Longest M4 wire length: 26.4
Longest M5 wire length: 26.1
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   78  Alloctr   80  Proc 1643 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   84  Alloctr   86  Proc 1643 
Total number of nets = 448, of which 0 are not extracted
Total number of open nets = 426, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   6
Routed  2/25 Partitions, Violations =   12
Routed  3/25 Partitions, Violations =   17
Routed  4/25 Partitions, Violations =   15
Routed  5/25 Partitions, Violations =   16
Routed  6/25 Partitions, Violations =   17
Routed  7/25 Partitions, Violations =   19
Routed  8/25 Partitions, Violations =   23
Routed  9/25 Partitions, Violations =   21
Routed  10/25 Partitions, Violations =  24
Routed  11/25 Partitions, Violations =  23
Routed  12/25 Partitions, Violations =  30
Routed  13/25 Partitions, Violations =  33
Routed  14/25 Partitions, Violations =  49
Routed  15/25 Partitions, Violations =  50
Routed  16/25 Partitions, Violations =  52
Routed  17/25 Partitions, Violations =  56
Routed  18/25 Partitions, Violations =  57
Routed  19/25 Partitions, Violations =  58
Routed  20/25 Partitions, Violations =  55
Routed  21/25 Partitions, Violations =  63
Routed  22/25 Partitions, Violations =  63
Routed  23/25 Partitions, Violations =  63
Routed  24/25 Partitions, Violations =  63
Routed  25/25 Partitions, Violations =  63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Diff net spacing : 9
        Less than minimum area : 3
        Less than minimum width : 1
        Same net spacing : 1
        Short : 49

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 0 with 25 parts

Start DR iteration 1: non-uniform partition
Routed  1/10 Partitions, Violations =   76
Routed  2/10 Partitions, Violations =   74
Routed  3/10 Partitions, Violations =   68
Routed  4/10 Partitions, Violations =   68
Routed  5/10 Partitions, Violations =   67
Routed  6/10 Partitions, Violations =   63
Routed  7/10 Partitions, Violations =   64
Routed  8/10 Partitions, Violations =   64
Routed  9/10 Partitions, Violations =   66
Routed  10/10 Partitions, Violations =  64

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      64
        Diff net spacing : 10
        Less than minimum width : 1
        Short : 53

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 1 with 10 parts

Start DR iteration 2: non-uniform partition
Routed  1/7 Partitions, Violations =    58
Routed  2/7 Partitions, Violations =    54
Routed  3/7 Partitions, Violations =    55
Routed  4/7 Partitions, Violations =    54
Routed  5/7 Partitions, Violations =    55
Routed  6/7 Partitions, Violations =    55
Routed  7/7 Partitions, Violations =    57

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      57
        Diff net spacing : 6
        Less than minimum width : 1
        Short : 50

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 2] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 2 with 7 parts

Start DR iteration 3: non-uniform partition
Routed  1/9 Partitions, Violations =    56
Routed  2/9 Partitions, Violations =    45
Routed  3/9 Partitions, Violations =    42
Routed  4/9 Partitions, Violations =    35
Routed  5/9 Partitions, Violations =    36
Routed  6/9 Partitions, Violations =    35
Routed  7/9 Partitions, Violations =    39
Routed  8/9 Partitions, Violations =    43
Routed  9/9 Partitions, Violations =    43

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      43
        Diff net spacing : 3
        Short : 40

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 3] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed  1/7 Partitions, Violations =    42
Routed  2/7 Partitions, Violations =    45
Routed  3/7 Partitions, Violations =    45
Routed  4/7 Partitions, Violations =    41
Routed  5/7 Partitions, Violations =    44
Routed  6/7 Partitions, Violations =    52
Routed  7/7 Partitions, Violations =    54

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      54
        Diff net spacing : 3
        Short : 51

[Iter 4] Elapsed real time: 0:00:01 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 4] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 4 with 7 parts

Start DR iteration 5: non-uniform partition
Routed  1/8 Partitions, Violations =    50
Routed  2/8 Partitions, Violations =    49
Routed  3/8 Partitions, Violations =    49
Routed  4/8 Partitions, Violations =    49
Routed  5/8 Partitions, Violations =    49
Routed  6/8 Partitions, Violations =    41
Routed  7/8 Partitions, Violations =    46
Routed  8/8 Partitions, Violations =    46

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      46
        Diff net spacing : 3
        Same net spacing : 1
        Short : 42

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[Iter 5] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 5] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 5 with 8 parts

Start DR iteration 6: non-uniform partition
Routed  1/7 Partitions, Violations =    46
Routed  2/7 Partitions, Violations =    42
Routed  3/7 Partitions, Violations =    41
Routed  4/7 Partitions, Violations =    37
Routed  5/7 Partitions, Violations =    39
Routed  6/7 Partitions, Violations =    33
Routed  7/7 Partitions, Violations =    34

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      34
        Diff net spacing : 3
        Short : 31

[Iter 6] Elapsed real time: 0:00:02 
[Iter 6] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:02
[Iter 6] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 6] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 6 with 7 parts

Start DR iteration 7: non-uniform partition
Routed  1/6 Partitions, Violations =    40
Routed  2/6 Partitions, Violations =    39
Routed  3/6 Partitions, Violations =    39
Routed  4/6 Partitions, Violations =    38
Routed  5/6 Partitions, Violations =    47
Routed  6/6 Partitions, Violations =    51

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      51
        Diff net spacing : 15
        Less than minimum width : 1
        Short : 35

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:01 usr=0:00:01 total=0:00:03
[Iter 7] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 7] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 7 with 6 parts

Start DR iteration 8: non-uniform partition
Routed  1/7 Partitions, Violations =    45
Routed  2/7 Partitions, Violations =    54
Routed  3/7 Partitions, Violations =    56
Routed  4/7 Partitions, Violations =    52
Routed  5/7 Partitions, Violations =    48
Routed  6/7 Partitions, Violations =    44
Routed  7/7 Partitions, Violations =    44

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      44
        Diff net spacing : 3
        Same net spacing : 2
        Short : 39

[Iter 8] Elapsed real time: 0:00:04 
[Iter 8] Elapsed cpu  time: sys=0:00:01 usr=0:00:02 total=0:00:04
[Iter 8] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 8] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 8 with 7 parts

Start DR iteration 9: non-uniform partition
Routed  1/7 Partitions, Violations =    40
Routed  2/7 Partitions, Violations =    31
Routed  3/7 Partitions, Violations =    33
Routed  4/7 Partitions, Violations =    33
Routed  5/7 Partitions, Violations =    37
Routed  6/7 Partitions, Violations =    39
Routed  7/7 Partitions, Violations =    39

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        Diff net spacing : 5
        Same net via-cut spacing : 1
        Short : 33

[Iter 9] Elapsed real time: 0:00:05 
[Iter 9] Elapsed cpu  time: sys=0:00:02 usr=0:00:02 total=0:00:05
[Iter 9] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 9] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 9 with 7 parts

Start DR iteration 10: non-uniform partition
Routed  1/7 Partitions, Violations =    32
Routed  2/7 Partitions, Violations =    30
Routed  3/7 Partitions, Violations =    33
Routed  4/7 Partitions, Violations =    33
Routed  5/7 Partitions, Violations =    33
Routed  6/7 Partitions, Violations =    37
Routed  7/7 Partitions, Violations =    39

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        Diff net spacing : 7
        Less than minimum width : 1
        Same net via-cut spacing : 1
        Short : 30

[Iter 10] Elapsed real time: 0:00:05 
[Iter 10] Elapsed cpu  time: sys=0:00:02 usr=0:00:03 total=0:00:05
[Iter 10] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 10] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 10 with 7 parts

Start DR iteration 11: non-uniform partition
Routed  1/7 Partitions, Violations =    37
Routed  2/7 Partitions, Violations =    33
Routed  3/7 Partitions, Violations =    36
Routed  4/7 Partitions, Violations =    34
Routed  5/7 Partitions, Violations =    33
Routed  6/7 Partitions, Violations =    36
Routed  7/7 Partitions, Violations =    39

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      39
        Diff net spacing : 5
        Short : 34

[Iter 11] Elapsed real time: 0:00:06 
[Iter 11] Elapsed cpu  time: sys=0:00:03 usr=0:00:03 total=0:00:06
[Iter 11] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 11] Total (MB): Used   93  Alloctr   95  Proc 1643 

End DR iteration 11 with 7 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:06 
[DR] Elapsed cpu  time: sys=0:00:03 usr=0:00:03 total=0:00:06
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   78  Alloctr   80  Proc 1643 
[DR: Done] Elapsed real time: 0:00:06 
[DR: Done] Elapsed cpu  time: sys=0:00:03 usr=0:00:03 total=0:00:06
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   78  Alloctr   80  Proc 1643 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 11 aligned/redundant DRCs. (ZRT-305)

DR finished with 28 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      28
        Diff net spacing : 4
        Short : 24



Total Wire Length =                    1073 micron
Total Number of Contacts =             419
Total Number of Wires =                494
Total Number of PtConns =              75
Total Number of Routed Wires =       494
Total Routed Wire Length =           1063 micron
Total Number of Routed Contacts =       419
        Layer             M1 :          6 micron
        Layer             M2 :        181 micron
        Layer             M3 :        437 micron
        Layer             M4 :        422 micron
        Layer             M5 :         26 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          2
        Via        VIA34SQ_C :        116
        Via   VIA23SQ_C(rot) :        142
        Via        VIA12SQ_C :        159

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 419 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA2       =  0.00% (0      / 142     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (142     vias)
    Layer VIA3       =  0.00% (0      / 116     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (116     vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 419 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
    Layer VIA2       =  0.00% (0      / 142     vias)
    Layer VIA3       =  0.00% (0      / 116     vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 419 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA2       =  0.00% (0      / 142     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (142     vias)
    Layer VIA3       =  0.00% (0      / 116     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (116     vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 448
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 28
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block uart are cleared. (TIM-123)
set_app_options -as_user_default -list {route.global.global_route_topology_style 0}
route.global.global_route_topology_style 0
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Information: Design uart has 448 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 446, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0621  0.0621  0.2838  0.2838   fast
clk          Yes     0.0629  0.0629  0.2877  0.2877   slow


Information: Running auto PG connection. (NDM-099)
1
icc2_shell> 
icc2_shell> compute_clock_latency
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 446, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

Mode:func             Latency(early)   Latency(late)
Clock        Updated   rise    fall    rise    fall   Corner
------------------------------------------------------------
clk          Yes     0.0621  0.0621  0.2838  0.2838   fast
clk          Yes     0.0629  0.0629  0.2877  0.2877   slow

1
icc2_shell> clock_opt -from final_opto -to final_opto
Use advanced legalizer engine : 0
INFO: Total Power Aware Optimization Enabled (Dynamic + Leakage)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Information: The net parasitics of block uart are cleared. (TIM-123)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 448 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792372 ohm/um, via_r = 0.508546 ohm/cut, c = 0.068498 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.075922 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 446, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 446, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
npo-clock-opt command begin                   CPU:    12 s (  0.00 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:   576 MB
Information: Removed 0 routing shapes from 441 signal nets

npo-clock-opt timing update complete          CPU:    12 s (  0.00 hr )  ELAPSE:    77 s (  0.02 hr )  MEM-PEAK:   576 MB
INFO: Propagating Switching Activities
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
INFO: Switching Activity propagation took     0.00002 sec

npo-clock-opt initial QoR
_________________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0008     0.0008      1   0.3955    29.7725    123
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0225     0.0225      1   0.4010    30.0278    123
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0008     0.0008      1   0.3955    29.7725    123        0     0.0000        0 90955440.0
    2   *   0.0225     0.0225      1   0.4010    30.0278    123        1     0.0071        2 90955440.0
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0225     0.0225      1   0.4010    30.0400    123        1     0.0071        2 90955440.0      1527.41        403          2         33
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt initial QoR Summary       WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt initial QoR Summary    0.0225     0.0225      1   0.4010    30.0400    123        1        2 90955440.0      1527.41        403
Information: The netlist and extraction change observers are disabled for further incremental timing updates during on-route optimization. (TIM-119)
INFO: using 1 threads
npo-clock-opt initialization complete         CPU:    13 s (  0.00 hr )  ELAPSE:    79 s (  0.02 hr )  MEM-PEAK:   576 MB
Use advanced legalizer engine : 0
npo-clock-opt optimization summary            SETUP-COST HOLD-COST LDRC-COST        AREA       POWER     ELAPSE (hr)
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2
Information: The netlist and extraction change observers are enabled for further incremental timing updates. (TIM-120)
Use advanced legalizer engine : 0

Running post-clock optimization step.
Turning on CRPR.

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 2 Iter  1          0.02      0.00         3       0.002  90955440.00           0.022
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 2 Iter  2          0.02      0.00         3       0.002  90955440.00           0.023
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 2 Iter  3          0.02      0.00         0       0.002  90985152.00           0.023
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 2 Iter  4          0.02      0.00         0       0.002  90985152.00           0.023

npo-clock-opt optimization Phase 3 Iter  1          0.02      0.00         0       0.002  90985152.00           0.023
Running post-clock timing-driven placement.
Information: Current block utilization is '0.31060', effective utilization is '0.31055'. (OPT-055)
----------------------------------------------------------------
Running congestion-aware direct-timing-driven placement
Information: Current block utilization is '0.31060', effective utilization is '0.31055'. (OPT-055)
chip utilization before DTDP: 0.31
Start Timing-driven placement

Placement Options:
Effort:                        medium_effort       
Timing Driven:                 true                
Buffering Aware Timing Driven: false               
Seed locs:                     true                
Incremental:                   false               
Congestion:                    true                
Congestion Effort:             medium              

Printing options for 'place.coarse.*' (non-default only)
place.coarse.cong_restruct                              :        on                  
place.coarse.continue_on_missing_scandef                :        true                
place.coarse.fix_hard_macros                            :        true                

Start transferring placement data.
Completed transferring placement data.
Use advanced legalizer engine : 0
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1643 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   77  Alloctr   79  Proc    0 
[End of Read DB] Total (MB): Used   82  Alloctr   84  Proc 1643 
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   85  Proc 1643 
Net statistics:
Total number of nets     = 453
Number of nets to route  = 431
22 nets are fully connected,
 of which 22 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   83  Alloctr   85  Proc 1643 
Average gCell capacity  6.68     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   83  Alloctr   85  Proc 1643 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Data] Total (MB): Used   83  Alloctr   85  Proc 1643 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   83  Alloctr   85  Proc 1643 
Information: Using 1 threads for routing. (ZRT-444)
placement fast mode ON
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   84  Alloctr   85  Proc 1643 
Initial. Routing result:
Initial. Both Dirs: Overflow =     5 Max = 1 GRCs =    11 (0.23%)
Initial. H routing: Overflow =     5 Max = 1 (GRCs =  9) GRCs =     9 (0.38%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
Initial. M1         Overflow =     3 Max = 1 (GRCs =  3) GRCs =     3 (0.12%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
Initial. M3         Overflow =     2 Max = 1 (GRCs =  6) GRCs =     6 (0.25%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 4485.03
Initial. Layer M1 wire length = 216.33
Initial. Layer M2 wire length = 2488.67
Initial. Layer M3 wire length = 1770.00
Initial. Layer M4 wire length = 10.03
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 2217
Initial. Via VIA12SQ_C count = 1263
Initial. Via VIA23SQ_C count = 952
Initial. Via VIA34SQ_C count = 2
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   84  Alloctr   85  Proc 1643 
phase1. Routing result:
phase1. Both Dirs: Overflow =     1 Max = 1 GRCs =     3 (0.06%)
phase1. H routing: Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase1. M1         Overflow =     1 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 4491.41
phase1. Layer M1 wire length = 223.99
phase1. Layer M2 wire length = 2492.87
phase1. Layer M3 wire length = 1764.52
phase1. Layer M4 wire length = 10.03
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 2218
phase1. Via VIA12SQ_C count = 1266
phase1. Via VIA23SQ_C count = 950
phase1. Via VIA34SQ_C count = 2
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   84  Alloctr   85  Proc 1643 
phase2. Routing result:
phase2. Both Dirs: Overflow =     0 Max = 0 GRCs =     0 (0.00%)
phase2. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase2. Total Wire Length = 4491.41
phase2. Layer M1 wire length = 222.26
phase2. Layer M2 wire length = 2492.87
phase2. Layer M3 wire length = 1766.24
phase2. Layer M4 wire length = 10.03
phase2. Layer M5 wire length = 0.00
phase2. Layer M6 wire length = 0.00
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 2220
phase2. Via VIA12SQ_C count = 1266
phase2. Via VIA23SQ_C count = 952
phase2. Via VIA34SQ_C count = 2
phase2. Via VIA45SQ_C count = 0
phase2. Via VIA56SQ_C count = 0
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    0  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   84  Alloctr   85  Proc 1643 

Information: Global Routing terminated early: false (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  6.06 %
Peak    vertical track utilization   = 47.62 %
Average horizontal track utilization =  5.26 %
Peak    horizontal track utilization = 62.50 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   83  Alloctr   85  Proc 1643 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   78  Alloctr   79  Proc    0 
[GR: Done] Total (MB): Used   83  Alloctr   85  Proc 1643 
Writing out congestion map...
Updating congestion ...
Updating congestion ...
[DBOUT] Elapsed real time: 0:00:00 
[DBOUT] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DBOUT] Stage (MB): Used  -78  Alloctr  -79  Proc    0 
[DBOUT] Total (MB): Used    4  Alloctr    5  Proc 1643 
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1643 
Information: 0.54% of design has horizontal routing density above target_routing_density of 0.80.
Information: 0.00% of design has vertical routing density above target_routing_density of 0.80.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 100% done.
Information: Reducing cell density for 68.6% of the movable cells to alleviate congestion. This changes the average cell density in non-congested areas from 0.31 to 0.44. (PLACE-030)
Information: Coarse placer weighted wire length estimate = 5.77567e+07
eLpp: using low effort
eLpp: will optimize for scenario func_fast
eLpp: will optimize for scenario func_slow
Information: Doing activity propagation for mode 'func' and corner 'slow' with effort level 'medium'. (POW-024)
Information: Timer-derived activity data is cached on scenario func_slow (POW-052)
Scenario func_slow, iteration 1: expecting at least 5
Scenario func_slow, iteration 2: expecting at least 6
Scenario func_slow, iteration 3: expecting at least 6
Scenario func_slow, iteration 4: expecting at least 6
Scenario func_slow, iteration 5: expecting at least 6
Scenario func_slow, iteration 6: expecting at least 6
Information: Propagated activity on scenario func_fast identical to that on func_slow (POW-006)
eLpp: of 452 nets, 230 have non-zero toggle rates, with a max toggle rate of 0.400
eLpp: created weights for 452 nets with range (0.9000 - 2.0372)
Start transferring placement data.
Information: using 451 net weights with range (0.9 - 2.03725)
Information: Automatic timing control is enabled.
DTDP placement: scenario=func_slow
Completed transferring placement data.
Running placement using 1 thread(s)
Information: Automatic density control has selected the following settings: max_density 0.80, congestion_driven_max_util 0.93. (PLACE-027)
coarse place 50% done.
coarse place 75% done.
coarse place 100% done.
Information: Coarse placer weighted wire length estimate = 6.84323e+07
Completed Timing-driven placement, Elapsed time =   0: 0: 0 
Moved 269 out of 408 cells, ratio = 0.659314
Total displacement = 1101.135864(um)
Max displacement = 12.490300(um), U217 (62.015999, 61.256001, 6) => (66.822800, 68.939499, 0)
Displacement histogram:
----------------------------------------------------------------
Fixing logic constant
----------------------------------------------------------------
Running legalize_placement
Use advanced legalizer engine : 0
Start Legalization
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 178 total shapes.
Layer M2: cached 36 shapes out of 218 total shapes.
Cached 72 vias out of 1396 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76          408        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                    408
number of references:                59
number of site rows:                 42
number of locations attempted:     8665
number of locations failed:           0  (0.0%)

Legality of references at locations:
0 references had failures.

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:         388 (5590 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.311 um ( 0.19 row height)
rms weighted cell displacement:   0.311 um ( 0.19 row height)
max cell displacement:            1.119 um ( 0.67 row height)
avg cell displacement:            0.176 um ( 0.11 row height)
avg weighted cell displacement:   0.176 um ( 0.11 row height)
number of cells moved:              270
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U473 (INVX0_HVT)
  Input location: (52.7673,17.2307)
  Legal location: (52.744,16.112)
  Displacement:   1.119 um ( 0.67 row height)
Cell: ZBUF_inst_791 (NBUFFX2_HVT)
  Input location: (55.1393,43.6759)
  Legal location: (55.176,44.536)
  Displacement:   0.861 um ( 0.51 row height)
Cell: U411 (INVX0_HVT)
  Input location: (22.0208,26.9769)
  Legal location: (22.04,26.144)
  Displacement:   0.833 um ( 0.50 row height)
Cell: U403 (OR2X1_HVT)
  Input location: (9.4519,16.9549)
  Legal location: (9.424,17.784)
  Displacement:   0.830 um ( 0.50 row height)
Cell: U326 (AND2X1_LVT)
  Input location: (55.3538,40.3466)
  Legal location: (55.328,39.52)
  Displacement:   0.827 um ( 0.49 row height)
Cell: U239 (NAND2X0_LVT)
  Input location: (66.2526,48.7286)
  Legal location: (66.272,49.552)
  Displacement:   0.824 um ( 0.49 row height)
Cell: U277 (XOR2X1_LVT)
  Input location: (48.8968,35.3585)
  Legal location: (48.944,36.176)
  Displacement:   0.819 um ( 0.49 row height)
Cell: U414 (NAND2X0_LVT)
  Input location: (32.3521,18.6405)
  Legal location: (32.376,19.456)
  Displacement:   0.816 um ( 0.49 row height)
Cell: HFSINV_371_16 (INVX1_LVT)
  Input location: (26.1361,8.5649)
  Legal location: (26.144,7.752)
  Displacement:   0.813 um ( 0.49 row height)
Cell: U445 (NAND3X0_LVT)
  Input location: (62.1043,26.9498)
  Legal location: (62.168,26.144)
  Displacement:   0.808 um ( 0.48 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
Completed Legalization, Elapsed time =   0: 0: 0 
Moved 270 out of 408 cells, ratio = 0.661765
Total displacement = 263.518707(um)
Max displacement = 2.643400(um), U372 (23.929300, 46.940701, 2) => (24.167999, 44.535999, 6)
Displacement histogram:
Legalization succeeded.
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 453 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.792372 ohm/um, via_r = 0.508546 ohm/cut, c = 0.069023 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.076480 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 451, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 451, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Done with post-clock timing-driven placement.


npo-clock-opt optimization Phase 5 Iter  1          0.00      0.00         3       0.002  90985152.00           0.023
Running final optimization step.
Number of Site types in the design = 1
Setting up Chip Core
Chip Core shape: (50160 60800) (755440 763040)
Number of unique PDs = 1
Number of Power Domains = 1
Number of Voltage Areas = 1
Number of supply Nets = 2
Number of used supplies = 2

Use advanced legalizer engine : 0
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 6 Iter  1          0.00      0.00         3       0.002  90985152.00           0.023
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 6 Iter  2          0.00      0.00         3       0.002  90985152.00           0.023
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 6 Iter  3          0.00      0.00         1       0.002  90995704.00           0.024
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 6 Iter  4          0.00      0.00         1       0.002  90995704.00           0.024
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
npo-clock-opt optimization Phase 7 Iter  1          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  2          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  3          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  4          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  5          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  6          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  7          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  8          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter  9          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 10          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 11          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 12          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 13          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 14          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 15          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 16          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 17          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 18          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 19          0.00      0.00         0       0.002  90995704.00           0.024
npo-clock-opt optimization Phase 7 Iter 20          0.00      0.00         0       0.002  90995704.00           0.024

npo-clock-opt optimization Phase 8 Iter  1          0.00      0.00         0       0.002  90995704.00           0.024
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 9 Iter  1          0.00      0.00         0       0.002  90968104.00           0.024

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 10 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 10 Iter  2         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 10 Iter  3         0.00      0.00         0       0.002  92193600.00           0.024

npo-clock-opt optimization Phase 11 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 12 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter  2         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter  3         0.00      0.00         0       0.002  92193600.00           0.024
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 12 Iter  4         0.00      0.00         0       0.002  92193600.00           0.024
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 12 Iter  5         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter  6         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter  7         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter  8         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter  9         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter 10         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter 11         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter 12         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter 13         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 12 Iter 14         0.00      0.00         0       0.002  92193600.00           0.024
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 12 Iter 15         0.00      0.00         0       0.002  92193600.00           0.024
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 12 Iter 16         0.00      0.00         0       0.002  92193600.00           0.024

npo-clock-opt optimization Phase 13 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 14 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024

npo-clock-opt optimization Phase 15 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024

npo-clock-opt optimization Phase 16 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 17 Iter  1         0.00      0.00         0       0.002  92193600.00           0.024
npo-clock-opt optimization Phase 17 Iter  2         0.00      0.00         0       0.002  90505480.00           0.024
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 18 Iter  1         0.00      0.00         0       0.002  88994864.00           0.024
npo-clock-opt optimization Phase 18 Iter  2         0.00      0.00         0       0.002  88994864.00           0.024
npo-clock-opt optimization Phase 18 Iter  3         0.00      0.00         0       0.002  88994864.00           0.024

npo-clock-opt optimization Phase 19 Iter  1         0.00     30.32         0       0.002  88994864.00           0.024
npo-clock-opt optimization Phase 19 Iter  2         0.00     30.32         0       0.002  88994864.00           0.024
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 19 Iter  3         0.00     19.47         0       0.003  95488968.00           0.027
npo-clock-opt optimization Phase 19 Iter  4         0.00     11.88         0       0.005  356391584.00           0.030

npo-clock-opt optimization Phase 20 Iter  1         0.00      0.00         0       0.005  356391584.00           0.030
Warning: No tie cell is available for constant fixing. (OPT-200)

npo-clock-opt optimization Phase 21 Iter  1         0.00      0.00         0       0.005  356391584.00           0.030

npo-clock-opt optimization Phase 22 Iter  1         0.00      0.00         0       0.005  356391584.00           0.030
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block uart are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 178 total shapes.
Layer M2: cached 36 shapes out of 218 total shapes.
Cached 72 vias out of 1396 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76         1408        Yes DEFAULT_VA

Starting legalizer.
Warning: Density is 95.3%
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
Warning: Density is 95.3%
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (1 sec)
Legalization complete (1 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1408
number of references:                83
number of site rows:                 42
number of locations attempted:   204159
number of locations failed:          41  (0.0%)

Legality of references at locations:
3 references had failures.

Worst 3 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    63       8503        20 (  0.2%)         87         2 (  2.3%)  DFFX1_HVT
    15       4776        10 (  0.2%)         40         2 (  5.0%)  DFFARX1_LVT
    36       7181         5 (  0.1%)         23         2 (  8.7%)  DFFARX1_HVT

Worst 3 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    63       8503        20 (  0.2%)         87         2 (  2.3%)  DFFX1_HVT
    15       4776        10 (  0.2%)         40         2 (  5.0%)  DFFARX1_LVT
    36       7181         5 (  0.1%)         23         2 (  8.7%)  DFFARX1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1388 (18130 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            3.564 um ( 2.13 row height)
rms weighted cell displacement:   3.564 um ( 2.13 row height)
max cell displacement:           16.855 um (10.08 row height)
avg cell displacement:            3.051 um ( 1.82 row height)
avg weighted cell displacement:   3.051 um ( 1.82 row height)
number of cells moved:             1383
number of large displacements:      268
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U237 (NAND2X0_LVT)
  Input location: (59.888,22.8)
  Legal location: (57.76,39.52)
  Displacement:  16.855 um (10.08 row height)
Cell: U233 (NAND3X0_LVT)
  Input location: (70.984,26.144)
  Legal location: (72.96,39.52)
  Displacement:  13.521 um ( 8.09 row height)
Cell: U302 (INVX0_HVT)
  Input location: (61.864,29.488)
  Legal location: (62.016,42.864)
  Displacement:  13.377 um ( 8.00 row height)
Cell: copt_h_inst_1207 (NBUFFX4_HVT)
  Input location: (42.971,38.365)
  Legal location: (44.84,49.552)
  Displacement:  11.342 um ( 6.78 row height)
Cell: copt_h_inst_1333 (NBUFFX2_HVT)
  Input location: (54.591,46.8645)
  Legal location: (52.592,57.912)
  Displacement:  11.227 um ( 6.71 row height)
Cell: copt_h_inst_1021 (NBUFFX4_HVT)
  Input location: (40.5876,56.6918)
  Legal location: (34.808,64.6)
  Displacement:   9.795 um ( 5.86 row height)
Cell: U353 (AND2X1_LVT)
  Input location: (11.248,14.44)
  Legal location: (7.448,6.08)
  Displacement:   9.183 um ( 5.49 row height)
Cell: copt_h_inst_1808 (NBUFFX2_LVT)
  Input location: (47.652,67.716)
  Legal location: (40.28,72.96)
  Displacement:   9.047 um ( 5.41 row height)
Cell: U314 (OR2X1_LVT)
  Input location: (27.36,52.896)
  Legal location: (24.472,61.256)
  Displacement:   8.845 um ( 5.29 row height)
Cell: U474 (NAND2X0_HVT)
  Input location: (58.824,31.16)
  Legal location: (56.848,39.52)
  Displacement:   8.590 um ( 5.14 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
Legalization succeeded.
Total Legalizer CPU: 0.865
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 1453 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.789154 ohm/um, via_r = 0.504385 ohm/cut, c = 0.073303 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.083783 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1451, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 1451, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Use advanced legalizer engine : 0

CCL: Total Usage Adjustment : 1
route.global.debug_compact_coef 4
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading parastics information to the router ...
parastics information loaded to the router.
Information: RC layer preference is turned on for this design. (ZRT-613)
Updating congestion ...
Updating congestion ...
route.global.debug_compact_coef 1
INFO: Derive row count 3 from GR congestion map (13/4)
INFO: Derive col count 3 from GR congestion map (13/4)
Use advanced legalizer engine : 0
npo-clock-opt optimization Phase 23 Iter  1         7.96      0.00         2       0.005  356391584.00           0.030
npo-clock-opt optimization Phase 23 Iter  2         7.48      0.00         1       0.005  357876256.00           0.030
npo-clock-opt optimization Phase 23 Iter  3         7.48      0.00         1       0.005  357876256.00           0.030
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 23 Iter  4         7.48      0.00         1       0.005  357876256.00           0.030
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 23 Iter  5         0.32      0.00         1       0.004  272869120.00           0.030
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
npo-clock-opt optimization Phase 23 Iter  6         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter  7         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter  8         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter  9         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 10         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 11         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 12         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 13         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 14         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 15         0.00      0.00         1       0.004  271842400.00           0.030
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 23 Iter 16         0.00      0.00         1       0.004  271842400.00           0.030
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
PBO-INFO:  LR disabled
npo-clock-opt optimization Phase 23 Iter 17         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 23 Iter 18         0.00      0.00         1       0.004  271842400.00           0.030

npo-clock-opt optimization Phase 24 Iter  1         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 24 Iter  2         0.00      0.00         1       0.004  271842400.00           0.030
npo-clock-opt optimization Phase 24 Iter  3         0.00      0.00         1       0.004  271842400.00           0.030

npo-clock-opt optimization Phase 25 Iter  1         0.00      0.00         1       0.004  271842400.00           0.030
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 25 Iter  2         0.00      0.00         1       0.004  271842400.00           0.031
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
npo-clock-opt optimization Phase 25 Iter  3         0.00      0.00         1       0.004  271842400.00           0.031
ORB: timingScenario func_slow timingCorner slow
INFO: Using corner slow for worst leakage corner
ORB: Nominal = 0.052485  Design MT = inf  Target = 0.243177 (4.633 nominal)  MaxRC = 0.168325
Begin building search trees for block UART:SCRATCH_DESIGN_2147483648.design
Done building search trees for block UART:SCRATCH_DESIGN_2147483648.design (time 0s)

npo-clock-opt optimization Phase 26 Iter  1         0.00      0.00         1       0.004  271842400.00           0.031
----------------------------------------------------------------
running legalize_placement
Information: The net parasitics of block uart are cleared. (TIM-123)
nplDplc2Placer::setParam(effort,1)
nplDplc2Placer::setParam(debug,0)
nplDplc2Placer::setParam(site_check,2)
nplDplc2Placer::setParam(app_firm_wgt,0)
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)
PDC app_options settings =========
        place.legalize.enable_prerouted_net_check: 1
        place.legalize.num_tracks_for_access_check: 1
        place.legalize.use_eol_spacing_for_access_check: 0
        place.legalize.allow_touch_track_for_access_check: 1
        place.legalize.reduce_conservatism_in_eol_check: 0
        place.legalize.preroute_shape_merge_distance: 0.0
        place.legalize.enable_non_preferred_direction_span_check: 0

Layer M1: cached 0 shapes out of 178 total shapes.
Layer M2: cached 36 shapes out of 218 total shapes.
Cached 72 vias out of 1396 total vias.

Legalizing Top Level Design uart ... 
Warning: Routing direction of metal layer PO is neither "horizontal" nor "vertical".  PDC checks will not be performed on this layer. (PDC-003)

Bounds/Regions In This Design:
        Area    Num Cells  Exclusive Name
 (square um)
     4952.76         1128        Yes DEFAULT_VA

Starting legalizer.
Warning: Exclusive bound 'DEFAULT' has no cells.
Optimizing Exclusive Bound 'DEFAULT_VA' (2/2)
    Done Exclusive Bound 'DEFAULT_VA' (2/2) (0 sec)
Legalization complete (0 total sec)

****************************************
  Report : Placement Attempts
  Site   : unit
****************************************

number of cells:                   1128
number of references:                81
number of site rows:                 42
number of locations attempted:    18845
number of locations failed:           2  (0.0%)

Legality of references at locations:
1 references had failures.

Worst 1 references by total failures:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    36        535         2 (  0.4%)          0         0 (  0.0%)  DFFARX1_HVT

Worst 1 references by failure rate:
 CELLS       UNFLIPPED                       FLIPPED                REFERENCE NAME
         ATTEMPTS  FAILURES            ATTEMPTS  FAILURES           
    36        535         2 (  0.4%)          0         0 (  0.0%)  DFFARX1_HVT

Legality of references in rows:
0 references had row failures.

****************************************
  Report : Cell Displacements
****************************************

number of cells aggregated:        1108 (14714 total sites)
avg row height over cells:        1.672 um
rms cell displacement:            0.276 um ( 0.17 row height)
rms weighted cell displacement:   0.276 um ( 0.17 row height)
max cell displacement:            2.160 um ( 1.29 row height)
avg cell displacement:            0.085 um ( 0.05 row height)
avg weighted cell displacement:   0.085 um ( 0.05 row height)
number of cells moved:              203
number of large displacements:        0
large displacement threshold:     3.000 row height

Displacements of worst 10 cells:
Cell: U262 (INVX0_LVT)
  Input location: (50.008,32.832)
  Legal location: (51.376,34.504)
  Displacement:   2.160 um ( 1.29 row height)
Cell: U428 (NAND2X0_LVT)
  Input location: (65.664,22.8)
  Legal location: (64.904,21.128)
  Displacement:   1.837 um ( 1.10 row height)
Cell: copt_d_inst_1879 (INVX2_HVT)
  Input location: (20.52,7.752)
  Legal location: (19.76,9.424)
  Displacement:   1.837 um ( 1.10 row height)
Cell: copt_d_inst_1889 (NBUFFX2_HVT)
  Input location: (17.632,51.224)
  Legal location: (18.392,52.896)
  Displacement:   1.837 um ( 1.10 row height)
Cell: copt_d_inst_1861 (INVX1_HVT)
  Input location: (61.408,7.752)
  Legal location: (60.8,9.424)
  Displacement:   1.779 um ( 1.06 row height)
Cell: copt_h_inst_891 (NBUFFX2_HVT)
  Input location: (49.248,31.16)
  Legal location: (49.856,32.832)
  Displacement:   1.779 um ( 1.06 row height)
Cell: copt_d_inst_1901 (NBUFFX2_LVT)
  Input location: (73.416,14.44)
  Legal location: (72.808,12.768)
  Displacement:   1.779 um ( 1.06 row height)
Cell: U292 (AND2X1_LVT)
  Input location: (26.6,31.16)
  Legal location: (26.144,32.832)
  Displacement:   1.733 um ( 1.04 row height)
Cell: copt_h_inst_1314 (NBUFFX4_HVT)
  Input location: (27.816,31.16)
  Legal location: (27.36,32.832)
  Displacement:   1.733 um ( 1.04 row height)
Cell: copt_d_inst_1888 (NBUFFX4_HVT)
  Input location: (12.008,37.848)
  Legal location: (12.312,39.52)
  Displacement:   1.699 um ( 1.02 row height)

Pin access optimization did not move any cells.
Pin access optimization cpu time: 0.00 sec
Legalization succeeded.
Total Legalizer CPU: 0.155
----------------------------------------------------------------
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 1173 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.790006 ohm/um, via_r = 0.505482 ohm/cut, c = 0.072524 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.082664 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1171, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 1171, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 27 Iter  1         0.00      0.00         1       0.004  271842400.00           0.031

npo-clock-opt optimization Phase 28 Iter  1         0.00      0.00         0       0.004  271842400.00           0.031
route_group -all_clock_nets
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   83  Alloctr   85  Proc 1720 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.debug_compact_coef                               :        1                   
global.placement_timing_driven_mode                     :        false               
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   85  Proc 1720 
Net statistics:
Total number of nets     = 1173
Number of nets to route  = 21
17 nets are partially connected,
 of which 17 are detail routed and 0 are global routed.
5 nets are fully connected,
 of which 5 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   84  Alloctr   86  Proc 1720 
Average gCell capacity  3.94     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   84  Alloctr   86  Proc 1720 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   86  Proc 1720 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   84  Alloctr   86  Proc 1720 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   84  Alloctr   86  Proc 1720 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.02%)
Initial. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
Initial. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 237.39
Initial. Layer M1 wire length = 6.65
Initial. Layer M2 wire length = 121.33
Initial. Layer M3 wire length = 109.17
Initial. Layer M4 wire length = 0.25
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 192
Initial. Via VIA12SQ_C count = 101
Initial. Via VIA23SQ_C count = 87
Initial. Via VIA34SQ_C count = 4
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   84  Alloctr   86  Proc 1720 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     1 (0.02%)
phase1. H routing: Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. V routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M1         Overflow =     0 Max = 1 (GRCs =  1) GRCs =     1 (0.04%)
phase1. M2         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 237.39
phase1. Layer M1 wire length = 6.65
phase1. Layer M2 wire length = 121.33
phase1. Layer M3 wire length = 109.17
phase1. Layer M4 wire length = 0.25
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 192
phase1. Via VIA12SQ_C count = 101
phase1. Via VIA23SQ_C count = 87
phase1. Via VIA34SQ_C count = 4
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   84  Alloctr   86  Proc 1720 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.39 %
Peak    vertical track utilization   = 25.00 %
Average horizontal track utilization =  1.45 %
Peak    horizontal track utilization = 44.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   84  Alloctr   86  Proc 1720 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   84  Alloctr   86  Proc 1720 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   83  Alloctr   85  Proc 1720 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   79  Alloctr   81  Proc 1720 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 50 of 318


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   80  Alloctr   82  Proc 1720 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used    1  Alloctr    0  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   80  Alloctr   82  Proc 1720 

Number of wires with overlap after iteration 1 = 37 of 269


Wire length and via report:
---------------------------
Number of M1 wires: 4             : 0
Number of M2 wires: 168                  VIA12SQ_C: 132
Number of M3 wires: 93           VIA23SQ_C: 132
Number of M4 wires: 4            VIA34SQ_C: 4
Number of M5 wires: 0            VIA45SQ_C: 0
Number of M6 wires: 0            VIA56SQ_C: 0
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 269               vias: 268

Total M1 wire length: 3.8
Total M2 wire length: 151.8
Total M3 wire length: 139.4
Total M4 wire length: 1.8
Total M5 wire length: 0.0
Total M6 wire length: 0.0
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 296.8

Longest M1 wire length: 3.5
Longest M2 wire length: 6.5
Longest M3 wire length: 5.3
Longest M4 wire length: 0.5
Longest M5 wire length: 0.0
Longest M6 wire length: 0.0
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0


[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used   79  Alloctr   81  Proc 1720 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 1151, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   5
Routed  2/25 Partitions, Violations =   10
Routed  3/25 Partitions, Violations =   12
Routed  4/25 Partitions, Violations =   12
Routed  5/25 Partitions, Violations =   11
Routed  6/25 Partitions, Violations =   16
Routed  7/25 Partitions, Violations =   16
Routed  8/25 Partitions, Violations =   18
Routed  9/25 Partitions, Violations =   18
Routed  10/25 Partitions, Violations =  18
Routed  11/25 Partitions, Violations =  18
Routed  12/25 Partitions, Violations =  22
Routed  13/25 Partitions, Violations =  22
Routed  14/25 Partitions, Violations =  35
Routed  15/25 Partitions, Violations =  35
Routed  16/25 Partitions, Violations =  32
Routed  17/25 Partitions, Violations =  32
Routed  18/25 Partitions, Violations =  32
Routed  19/25 Partitions, Violations =  33
Routed  20/25 Partitions, Violations =  33
Routed  21/25 Partitions, Violations =  54
Routed  22/25 Partitions, Violations =  54
Routed  23/25 Partitions, Violations =  52
Routed  24/25 Partitions, Violations =  52
Routed  25/25 Partitions, Violations =  52

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      52
        Diff net spacing : 4
        Short : 46
        Internal-only types : 2

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Start DR iteration 1: non-uniform partition
Routed  1/9 Partitions, Violations =    47
Routed  2/9 Partitions, Violations =    40
Routed  3/9 Partitions, Violations =    46
Routed  4/9 Partitions, Violations =    45
Routed  5/9 Partitions, Violations =    41
Routed  6/9 Partitions, Violations =    44
Routed  7/9 Partitions, Violations =    44
Routed  8/9 Partitions, Violations =    44
Routed  9/9 Partitions, Violations =    43

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      43
        Diff net spacing : 1
        Short : 42

[Iter 1] Elapsed real time: 0:00:01 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 1] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed  1/8 Partitions, Violations =    48
Routed  2/8 Partitions, Violations =    44
Routed  3/8 Partitions, Violations =    48
Routed  4/8 Partitions, Violations =    45
Routed  5/8 Partitions, Violations =    45
Routed  6/8 Partitions, Violations =    45
Routed  7/8 Partitions, Violations =    45
Routed  8/8 Partitions, Violations =    46

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      46
        Diff net spacing : 6
        Short : 40

[Iter 2] Elapsed real time: 0:00:01 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:01
[Iter 2] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 2 with 8 parts

Start DR iteration 3: non-uniform partition
Routed  1/7 Partitions, Violations =    45
Routed  2/7 Partitions, Violations =    38
Routed  3/7 Partitions, Violations =    39
Routed  4/7 Partitions, Violations =    39
Routed  5/7 Partitions, Violations =    42
Routed  6/7 Partitions, Violations =    46
Routed  7/7 Partitions, Violations =    50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        Diff net spacing : 1
        Less than minimum width : 1
        Short : 48

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 3 with 7 parts

Start DR iteration 4: non-uniform partition
Routed  1/8 Partitions, Violations =    50
Routed  2/8 Partitions, Violations =    49
Routed  3/8 Partitions, Violations =    49
Routed  4/8 Partitions, Violations =    45
Routed  5/8 Partitions, Violations =    45
Routed  6/8 Partitions, Violations =    49
Routed  7/8 Partitions, Violations =    59
Routed  8/8 Partitions, Violations =    63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Diff net spacing : 13
        Less than minimum width : 1
        Short : 49

[Iter 4] Elapsed real time: 0:00:01 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 4] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 4 with 8 parts

Start DR iteration 5: non-uniform partition
Routed  1/8 Partitions, Violations =    63
Routed  2/8 Partitions, Violations =    65
Routed  3/8 Partitions, Violations =    64
Routed  4/8 Partitions, Violations =    64
Routed  5/8 Partitions, Violations =    64
Routed  6/8 Partitions, Violations =    64
Routed  7/8 Partitions, Violations =    61
Routed  8/8 Partitions, Violations =    61

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      61
        Diff net spacing : 10
        Less than minimum width : 1
        Short : 50

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 5] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 5] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 5 with 8 parts

Start DR iteration 6: non-uniform partition
Routed  1/8 Partitions, Violations =    45
Routed  2/8 Partitions, Violations =    50
Routed  3/8 Partitions, Violations =    50
Routed  4/8 Partitions, Violations =    46
Routed  5/8 Partitions, Violations =    46
Routed  6/8 Partitions, Violations =    41
Routed  7/8 Partitions, Violations =    47
Routed  8/8 Partitions, Violations =    51

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      51
        Diff net spacing : 10
        Less than minimum width : 2
        Short : 39

[Iter 6] Elapsed real time: 0:00:02 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 6] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 6] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 6 with 8 parts

Start DR iteration 7: non-uniform partition
Routed  1/8 Partitions, Violations =    48
Routed  2/8 Partitions, Violations =    47
Routed  3/8 Partitions, Violations =    43
Routed  4/8 Partitions, Violations =    39
Routed  5/8 Partitions, Violations =    41
Routed  6/8 Partitions, Violations =    41
Routed  7/8 Partitions, Violations =    51
Routed  8/8 Partitions, Violations =    51

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      51
        Diff net spacing : 6
        Less than minimum width : 1
        Short : 44

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 7] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 7] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 7 with 8 parts

Start DR iteration 8: non-uniform partition
Routed  1/6 Partitions, Violations =    51
Routed  2/6 Partitions, Violations =    46
Routed  3/6 Partitions, Violations =    41
Routed  4/6 Partitions, Violations =    42
Routed  5/6 Partitions, Violations =    45
Routed  6/6 Partitions, Violations =    46

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      46
        Diff net spacing : 8
        Less than minimum width : 1
        Short : 37

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 8] Stage (MB): Used   14  Alloctr   15  Proc    0 
[Iter 8] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 8 with 6 parts

Start DR iteration 9: non-uniform partition
Routed  1/7 Partitions, Violations =    40
Routed  2/7 Partitions, Violations =    43
Routed  3/7 Partitions, Violations =    43
Routed  4/7 Partitions, Violations =    51
Routed  5/7 Partitions, Violations =    51
Routed  6/7 Partitions, Violations =    50
Routed  7/7 Partitions, Violations =    50

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      50
        Diff net spacing : 7
        Less than minimum width : 1
        Short : 42

[Iter 9] Elapsed real time: 0:00:04 
[Iter 9] Elapsed cpu  time: sys=0:00:01 usr=0:00:03 total=0:00:04
[Iter 9] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 9] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 9 with 7 parts

Start DR iteration 10: non-uniform partition
Routed  1/6 Partitions, Violations =    56
Routed  2/6 Partitions, Violations =    60
Routed  3/6 Partitions, Violations =    65
Routed  4/6 Partitions, Violations =    70
Routed  5/6 Partitions, Violations =    67
Routed  6/6 Partitions, Violations =    67

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      67
        Diff net spacing : 11
        Short : 56

[Iter 10] Elapsed real time: 0:00:05 
[Iter 10] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[Iter 10] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 10] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 10 with 6 parts

Stop DR since not converging

Information: Detail Routing terminated early because DRCs were not converging: true (ZRT-312)
[DR] Elapsed real time: 0:00:05 
[DR] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   79  Alloctr   81  Proc 1720 
[DR: Done] Elapsed real time: 0:00:05 
[DR: Done] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   81  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 36 aligned/redundant DRCs. (ZRT-305)

DR finished with 31 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      31
        Diff net spacing : 7
        Short : 24



Total Wire Length =                    1240 micron
Total Number of Contacts =             423
Total Number of Wires =                557
Total Number of PtConns =              45
Total Number of Routed Wires =       557
Total Routed Wire Length =           1234 micron
Total Number of Routed Contacts =       423
        Layer             M1 :          9 micron
        Layer             M2 :        276 micron
        Layer             M3 :        523 micron
        Layer             M4 :        407 micron
        Layer             M5 :         26 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          2
        Via        VIA34SQ_C :         99
        Via   VIA23SQ_C(rot) :        163
        Via        VIA12SQ_C :        159

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 423 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA2       =  0.00% (0      / 163     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (163     vias)
    Layer VIA3       =  0.00% (0      / 99      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (99      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 423 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
    Layer VIA2       =  0.00% (0      / 163     vias)
    Layer VIA3       =  0.00% (0      / 99      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 423 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA2       =  0.00% (0      / 163     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (163     vias)
    Layer VIA3       =  0.00% (0      / 99      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (99      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 31
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block uart are cleared. (TIM-123)
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 1173 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.790006 ohm/um, via_r = 0.505482 ohm/cut, c = 0.072524 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.082664 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1171, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 1171, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)

npo-clock-opt optimization Phase 29 Iter  1         0.06     25.71         1       0.004  271842400.00           0.032
Enable dominated scenarios

npo-clock-opt optimization complete                 0.06     25.71         0       0.004  271842400.00           0.032
Co-efficient Ratio Summary:
4.193421605155  6.578038173730  2.479639287277  7.744187540401  0.485050000353  3.179565833784  5.567214754587  2.894454387461  6.565921317863  6.979219905874  3.104720151410  9.863468409851  6.078123164085  2.744200241123
8.318115606146  9.699225028222  2.464623050064  1.382370261215  9.387187023611  3.142431706669  0.968752889964  6.613180723907  4.146578993224  6.861892918112  2.191287843136  0.963774441094  2.700148643881  3.840453364440
3.750206055308  7.663458844438  6.212201267950  7.759678473967  7.862243056717  0.402387977150  0.032845195897  0.596111512084  4.701287596892  6.290679512169  8.278403038708  1.183765490997  3.334436608244  5.867602031622
7.173894387503  9.669819991900  7.591487447087  7.632106393266  7.679078063326  9.831314288630  1.878805817928  3.230072343539  1.226270037326  6.048965694780  2.403071970578  6.139892344054  4.100210766110  1.274711889655
4.570746653063  5.624878808820  7.826857253678  4.759133418263  5.409027926377  2.609823652834  0.626142538674  6.381676652919  9.187474322495  9.501161996621  5.027623415409  6.119853246103  6.181472012107  1.581678665776
7.486041822107  9.584562469756  2.041727387119  3.921160867338  0.650488682345  9.472458902409  3.368484394994  4.897111549020  6.860149544452  1.098619251691  9.095498704526  2.197081509512  0.915900767443  5.466095608426
8.142690055883  4.607193265224  8.244463794567  3.504870705451  1.682716012888  7.173433718510  9.939562708373  3.617852772683  8.946772737652  0.158439932707  4.529090470786  3.090910709795  5.580727336993  1.131390063510
0.721709625254  7.515947417690  0.649322209371  1.017031043513  5.811519666269  5.826730883342  4.349383292435  0.216216918317  9.612142522527  6.300626182104  0.823663965142  0.356102586693  8.022010769284  2.603135885844
5.024802551363  1.359359521353  5.407563451201  2.804123477518  1.265300052200  0.417760313533  1.833872465081  6.448557737188  4.848373212548  1.922611455033  8.671547084652  4.212345216610  9.007627070112  3.308100478452
5.607471109985  8.514743640423  2.764676979434  9.324216938770  1.551199989997  2.300508202625  0.754685030179  1.961421411696  2.781303441418  2.564635155650  9.437052753039  9.136742542545  9.020209008464  9.978474795117
7.467457734047  3.171274721421  9.815920740044  4.331414637138  0.413524984361  3.309910198619  7.452798206103  1.902827924529  5.623407359547  6.478623008696  3.367556063111  7.093681415702  7.411336956476  6.944249276650
5.239565921087  4.802189647382  3.894401463832  4.531610419342  1.605155657803  8.173730247963  9.287277774418  7.540401048505  0.000353417956  4.042044556721  4.754630149872  4.387401556592  1.217863701793  7.505877610467
0.800933986343  9.509851607812  3.964085274420  8.341123831811  5.604907969922  5.026083246462  3.950064138237  0.221226938718  4.029619414242  8.615929096875  2.789017521745  0.723234314657  8.793224587635  8.918115519113
5.103696096373  4.141094270014  8.443881384045  0.064440375020  6.053169766345  8.842299621220  1.167950775967  8.473967786224  3.056717140238  6.186410003284  5.095940919048  1.512311370128  7.396892520513  5.512162127835
1.398268118372  5.190997333443  6.408244586760  9.731622717389  4.385364966981  9.999761759148  7.347087763210  6.393266767907  8.063326083131  3.497990187880  5.817071283434  2.343579022627  0.037326505045  0.494783540392
8.173631613985  2.544054410021  0.066110127471  8.589655457074  6.653063562487  8.808820782685  7.253678475913  3.418263540902  7.926377360982  2.861194062614  2.538727598594  6.652959818747  4.022495851365  6.796624802757
0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756204172  7.387119392116  0.867338065048  8.682345047245  7.111769336848  4.394047349148  1.549060586014  9.244452000010  4.051694209534
5.907689219704  1.709512091590  0.067443546609  2.308426814269  0.055883460719  3.265224824446  3.794567350487  0.705451168271  6.012888817343  1.507996393956  2.708429356914  2.772623794677  2.637652916996  9.532700752994
6.656262309097  9.409795558072  6.136993113139  7.763510072170  9.625254751594  7.417690064932  2.209371101703  1.043513581151  9.666269682673  8.672728834938  3.292581016850  6.918357861214  2.422527531115  6.782107382351
9.141628035616  1.286693802201  9.569284260313  2.585844543338  2.551366166503  9.521365840756  3.451201280412  3.477518126530  0.052200141776  8.102919583387  2.465137639084  7.737128384837  3.112548093680  1.055036167149
4.124225422554  5.316610902491  7.270112830810  7.178452583505  1.109986939473  3.640433176467  6.979434932421  6.938770155119  9.989997330050  17.655308154685  0.301163465962  4.116002581303  3.414283055375  1.556502737909
8.936029137026  6.425459022938  2.084649478471  4.951177467457  7.340473171274  7.214219815920  7.400444331414  6.371380413524  9.843613409910  44.490022927982  0.610781522710  2.452096034072  5.954872393630  0.869636974031
0.378470937739  1.570274115090  5.647669942469  7.665052395659  2.108748021896  4.738238944014  6.383245316104  1.934216051556  5.780381837302  72.592076127777  4.418126544645  8.505140835331  7.956683078455  6.721478758728
9.445438769719  6.592121472583  1.793762787431  0.467080093398  6.343950985160  7.812396408527  4.420834112383  1.811560490796  9.922502808324  99.252008464138  2.370693720479  7.184169419314  2.429506369096  8.752782264661
3.180723294414  6.578793224787  6.358918212219  1.135103696096  3.734141094270  0.148443881384  0.450064440375  0.206053169766  3.458842499621  49.195819507759  6.784014255702  2.430679970402  3.879743700032  8.450951770596
1.115123714701  2.873968927205  1.355121798278  3.513982681183  7.251909973334  4.364082445867  6.097316227173  8.943853649669  8.199997817591  65.818948776321  0.639601254630  7.806444498313  1.428835218788  0.581795632300
7.234353912262  7.003732670504  5.049478124039  2.817363161398  5.254405441002  1.006611012747  1.858965545707  4.665306356248  7.880882278268  74.337818475913  3.418548128842  7.926489060982  3.652806262614  2.538677438167
6.652919918747  4.022495051365  6.796621502757  0.618562611981  3.446103618147  2.312107158167  5.365776748604  1.822107958456  2.469756304172  90.955333921160  8.673665238328  6.823561272458  9.024065568484  3.949947697111
5.490206860149  2.444522000104  0.516919095345  9.076892197041  7.095120915900  0.674435466092  3.084268142690  0.558834607193  2.652248344463  96.530975048707  0.545491405000  1.288983534337  1.851061595627  0.837339978527
7.268389468114  3.765211694515  3.270746299466  5.626230940335  0.979557378457  3.699323313977  6.351007217096  2.525475159474  1.769006593222  26.455341703104  3.513866739806  6.269694473088  3.342406138329  2.435024421691
8.317961215630  2.527731110598  2.104083351914  1.628035657769  6.693804772142  9.284272313258  5.844502480255  1.363135935952  1.353540856345  39.196044123477  5.181540988992  2.000529560313  5.331805072465  0.816441357737

npo-clock-opt final QoR
_______________________
Scenario Mapping Table
1: func_fast
2: func_slow

Pathgroup Mapping Table
1: **default**
2: **async_default**
3: **clock_gating_default**
4: **in2reg_default**
5: **reg2out_default**
6: **in2out_default**
7: clk

-----------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV
    1   1   0.0000     0.0000      0   0.0000     0.0000      0
    1   2   0.0000     0.0000      0   0.0000     0.0000      0
    1   3   0.0000     0.0000      0   0.0000     0.0000      0
    1   4   0.0000     0.0000      0   0.0000     0.0000      0
    1   5   0.0000     0.0000      0   0.0000     0.0000      0
    1   6   0.0000     0.0000      0   0.0000     0.0000      0
    1   7   0.0000     0.0000      0   0.4088    25.3830    120
    2   1   0.0000     0.0000      0   0.0000     0.0000      0
    2   2   0.0000     0.0000      0   0.0000     0.0000      0
    2   3   0.0000     0.0000      0   0.0000     0.0000      0
    2   4   0.0000     0.0000      0   0.0000     0.0000      0
    2   5   0.0000     0.0000      0   0.0000     0.0000      0
    2   6   0.0000     0.0000      0   0.0000     0.0000      0
    2   7   0.0150     0.0592     10   0.4164    25.6820    120
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage
    1   *   0.0000     0.0000      0   0.4088    25.3830    120        0     0.0000        0  271842400
    2   *   0.0150     0.0592     10   0.4164    25.6820    120        0     0.0000        1  271842400
--------------------------------------------------------------------------------------------------------------------
Scene  PG      WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV   MaxTranC  MaxCapV    Leakage         Area    InstCnt     BufCnt     InvCnt
    *   *   0.0150     0.0592     10   0.4164    25.7130    120        0     0.0000        1  271842400      3856.89       1128        722         38
--------------------------------------------------------------------------------------------------------------------

npo-clock-opt final QoR Summary         WNS        TNS    NSV      WHV        THV    NHV  MaxTrnV  MaxCapV    Leakage         Area    InstCnt
npo-clock-opt final QoR Summary      0.0150     0.0592     10   0.4164    25.7130    120        0        1  271842400      3856.89       1128

npo-clock-opt command complete                CPU:    39 s (  0.01 hr )  ELAPSE:   117 s (  0.03 hr )  MEM-PEAK:   653 MB
npo-clock-opt command statistics  CPU=27 sec (0.01 hr) ELAPSED=39 sec (0.01 hr) MEM-PEAK=0.638 GB
Information: Running auto PG connection. (NDM-099)
1
icc2_shell> 
icc2_shell> report_clock_qor
 Info: Initializing timer in CLOCK_SYN_MODE
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1171, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 21, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
****************************************
Report : clock qor
        -type summary
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:26:27 2023
****************************************

Attributes
===========
M Master Clock
G Generated Clock
& Internal Generated Clock
U User Defined Skew Group
D Default Skew Group
* Generated Clock Balanced Separately

===========================================
==== Summary Reporting for Corner fast ====
===========================================

================================================== Summary Table for Corner fast ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_fast
clk                                     M,D       119      4        4     23.89    117.41      0.30      0.05         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        119      4        4     23.89    117.41      0.30      0.05         0         0


===========================================
==== Summary Reporting for Corner slow ====
===========================================

================================================== Summary Table for Corner slow ===================================================
Clock /                               Attrs     Sinks Levels    Clock     Clock     Clock       Max    Global  Trans DRC  Cap DRC
Skew Group                                                   Repeater  Repeater   Stdcell   Latency      Skew     Count     Count
                                                                Count      Area      Area
------------------------------------------------------------------------------------------------------------------------------------
### Mode: func, Scenario: func_slow
clk                                     M,D       119      4        4     23.89    117.41      0.30      0.05         0         0
------------------------------------------------------------------------------------------------------------------------------------
All Clocks                                        119      4        4     23.89    117.41      0.30      0.05         0         0


1
icc2_shell> report_qor
****************************************
Report : qor
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:26:27 2023
****************************************
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1171, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)


Scenario           'func_fast'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              3.50
Critical Path Slack:               0.01
Critical Path Clk Period:          5.00
Total Negative Slack:              0.00
No. of Violating Paths:               0
Worst Hold Violation:             -0.41
Total Hold Violation:            -25.38
No. of Hold Violations:             120
----------------------------------------

Scenario           'func_slow'
Timing Path Group  'clk'
----------------------------------------
Levels of Logic:                      6
Critical Path Length:              3.52
Critical Path Slack:              -0.01
Critical Path Clk Period:          5.00
Total Negative Slack:             -0.06
No. of Violating Paths:              10
Worst Hold Violation:             -0.42
Total Hold Violation:            -25.68
No. of Hold Violations:             120
----------------------------------------


Cell Count
----------------------------------------
Hierarchical Cell Count:             16
Hierarchical Port Count:             96
Leaf Cell Count:                   1128
Buf/Inv Cell Count:                 760
Buf Cell Count:                     722
Inv Cell Count:                      38
CT Buf/Inv Cell Count:                0
Combinational Cell Count:           993
Sequential Cell Count:              135
Macro Count:                          0
----------------------------------------


Area
----------------------------------------
Combinational Area:             2948.58
Noncombinational Area:           908.31
Buf/Inv Area:                   2377.77
Total Buffer Area:              2288.82
Total Inverter Area:              88.95
Macro/Black Box Area:              0.00
Net Area:                             0
Net XLength:                       0.00
Net YLength:                       0.00
----------------------------------------
Cell Area (netlist):                           3856.89
Cell Area (netlist and physical only):         3856.89
Net Length:                        0.00


Design Rules
----------------------------------------
Total Number of Nets:              1173
Nets with Violations:                 0
Max Trans Violations:                 0
Max Cap Violations:                   0
----------------------------------------

1
icc2_shell> 
icc2_shell> save_block -as cts_final
Information: Saving 'UART:uart.design' to 'UART:cts_final.design'. (DES-028)
1
icc2_shell> 
icc2_shell> check_routability
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                

Printing options for 'route.auto_via_ladder.*'


============================================
==  Check for overlap of standard cells   ==
============================================

>>>>>> No overlap of standard cells found

============================================
==     Check for min-grid violations      ==
============================================

>>>>>> No min-grid violations found


============================================
==    Check for out-of-boundary ports     ==
============================================

>>>>>> No out-of-boundary error found

============================================
==        Check for blocked ports         ==
============================================

>>>>>> Port might be blocked by layer constraints - min/max and freeze layer settings

>>>>>> Port might be blocked by check port access
>>> Port uart_rx_unit/s_reg_reg[1] RSTB at (10.3870 7.5350)_(11.5170 7.6640) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port uart_rx_unit/n_reg_reg[0] RSTB at (17.0750 7.8400)_(18.2050 7.9590) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_703).
>>> Port U408 A3 at (18.1370 7.5350)_(18.2950 7.6640) on layer M1 might be blocked (reference=AO22X1_LVT, net=n220).
>>> Port U406 A3 at (28.8250 7.8400)_(28.9830 7.9690) on layer M1 might be blocked (reference=AO22X1_LVT, net=copt_net_221).
>>> Port U407 A3 at (27.2430 7.8490)_(27.4150 7.9590) on layer M1 might be blocked (reference=AO21X1_LVT, net=HFSNET_16).
>>> Port uart_rx_unit/s_reg_reg[2] RSTB at (9.4750 17.8720)_(10.6050 18.0010) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port uart_rx_unit/clk_gate_s_reg_reg/latch CLK at (17.4250 14.5290)_(17.5970 14.6470) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_rx_unit/n_reg_reg[2] RSTB at (16.3150 17.5670)_(17.4450 17.6960) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port uart_rx_unit/s_reg_reg[0] RSTB at (13.5790 11.1840)_(14.7090 11.3130) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port uart_rx_unit/s_reg_reg[3] RSTB at (17.0750 17.8720)_(18.2050 18.0010) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port U399 A3 at (16.7550 21.2250)_(16.9270 21.3350) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_285).
>>> Port U405 A3 at (17.4250 11.1840)_(17.5830 11.3130) on layer M1 might be blocked (reference=AO22X1_LVT, net=copt_net_1027).
>>> Port U410 A3 at (20.2510 17.8810)_(20.4230 17.9910) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_952).
>>> Port uart_rx_unit/clk_gate_n_reg_reg/latch CLK at (25.0250 14.5290)_(25.1970 14.6470) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_rx_unit/n_reg_reg[1] RSTB at (27.4110 14.2230)_(28.5410 14.3520) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port baud_gen_unit/r_reg_reg[2] RSTB at (34.7070 17.5770)_(35.8370 17.6960) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_703).
>>> Port U416 A3 at (22.5930 20.9110)_(22.7510 21.0400) on layer M1 might be blocked (reference=AO22X1_LVT, net=copt_net_195).
>>> Port baud_gen_unit/r_reg_reg[0] RSTB at (37.1390 21.2160)_(38.2690 21.3450) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port baud_gen_unit/r_reg_reg[1] RSTB at (42.1550 20.9110)_(43.2850 21.0400) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port baud_gen_unit/r_reg_reg[3] RSTB at (37.5950 14.5280)_(38.7250 14.6570) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port baud_gen_unit/r_reg_reg[4] RSTB at (45.3470 17.8720)_(46.4770 18.0010) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_705).
>>> Port baud_gen_unit/r_reg_reg[7] RSTB at (55.6830 20.9110)_(56.8130 21.0400) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port baud_gen_unit/r_reg_reg[6] RSTB at (57.9630 14.2230)_(59.0930 14.3520) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_51).
>>> Port baud_gen_unit/r_reg_reg[5] RSTB at (53.5550 17.8720)_(54.6850 17.9910) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port uart_tx_unit/clk_gate_s_reg_reg/latch CLK at (65.1530 17.8730)_(65.3250 17.9910) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_tx_unit/s_reg_reg[0] RSTB at (61.9150 11.1840)_(63.0450 11.3130) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_59).
>>> Port uart_tx_unit/s_reg_reg[1] RSTB at (71.4910 14.5280)_(72.6210 14.6570) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_66).
>>> Port uart_tx_unit/s_reg_reg[2] RSTB at (62.9790 14.5280)_(64.1090 14.6570) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_67).
>>> Port uart_tx_unit/s_reg_reg[3] RSTB at (69.9710 17.5670)_(71.1010 17.6960) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_60).
>>> Port uart_tx_unit/n_reg_reg[0] RSTB at (67.5390 21.2160)_(68.6690 21.3450) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_62).
>>> Port U219 A3 at (74.5770 17.8810)_(74.7490 17.9910) on layer M1 might be blocked (reference=AO21X1_HVT, net=copt_net_1048).
>>> Port uart_rx_unit/b_reg_reg[7] RSTB at (16.1630 27.9040)_(17.2930 28.0330) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port uart_rx_unit/b_reg_reg[0] RSTB at (14.0350 30.9430)_(15.1650 31.0720) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_703).
>>> Port U419 A3 at (18.7450 24.5600)_(18.9030 24.6890) on layer M1 might be blocked (reference=AO22X1_LVT, net=copt_net_285).
>>> Port U420 A3 at (9.9770 24.2650)_(10.1490 24.3750) on layer M1 might be blocked (reference=AO21X1_LVT, net=n235).
>>> Port uart_rx_unit/state_reg_reg[1] RSTB at (26.3470 27.6090)_(27.4770 27.7280) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_703).
>>> Port uart_rx_unit/state_reg_reg[0] RSTB at (29.3870 24.2650)_(30.5170 24.3840) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_703).
>>> Port U376 A3 at (22.2410 34.2870)_(22.3990 34.4160) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port fifo_tx_unit/clk_gate_full_reg_reg/latch CLK at (42.2010 31.2490)_(42.3730 31.3670) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port fifo_tx_unit/full_reg_reg RSTB at (40.6350 27.6090)_(41.7650 27.7280) on layer M1 might be blocked (reference=DFFARX2_LVT, net=copt_net_48).
>>> Port fifo_tx_unit/w_ptr_reg_reg[0] RSTB at (37.7470 31.2480)_(38.8770 31.3670) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_48).
>>> Port U287 A3 at (34.8430 27.9130)_(35.0150 28.0230) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_452).
>>> Port uart_tx_unit/state_reg_reg[0] RSTB at (53.2510 24.2650)_(54.3810 24.3840) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port uart_tx_unit/state_reg_reg[1] RSTB at (52.7950 27.6090)_(53.9250 27.7280) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port U251 A3 at (53.6010 34.2970)_(53.7730 34.4070) on layer M1 might be blocked (reference=AOI21X1_HVT, net=copt_net_1014).
>>> Port U318 A3 at (47.4730 24.2550)_(47.6310 24.3840) on layer M1 might be blocked (reference=AO22X1_LVT, net=n289).
>>> Port U327 A3 at (50.1950 30.9530)_(50.3670 31.0630) on layer M1 might be blocked (reference=AO21X1_HVT, net=copt_net_1039).
>>> Port U342 A2 at (51.4730 32.9290)_(51.6450 33.0440) on layer M1 might be blocked (reference=OAI22X1_LVT, net=n351).
>>> Port U444 A3 at (47.7770 27.5990)_(47.9350 27.7280) on layer M1 might be blocked (reference=AO22X1_LVT, net=copt_net_562).
>>> Port uart_tx_unit/clk_gate_n_reg_reg/latch CLK at (68.4970 27.9050)_(68.6690 28.0230) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_tx_unit/n_reg_reg[2] RSTB at (64.8030 31.2480)_(65.9330 31.3770) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_61).
>>> Port uart_tx_unit/n_reg_reg[1] RSTB at (67.8430 30.9530)_(68.9730 31.0720) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port uart_rx_unit/b_reg_reg[1] RSTB at (10.0830 37.9360)_(11.2130 38.0650) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port U375 A3 at (9.3210 34.5920)_(9.4790 34.7210) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port uart_rx_unit/clk_gate_b_reg_reg/latch CLK at (16.0570 41.2810)_(16.2290 41.3990) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port U361 A3 at (14.5370 40.9750)_(14.6950 41.1040) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port U362 A3 at (20.7210 41.2800)_(20.8790 41.4090) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port U371 A3 at (10.2810 40.9750)_(10.4390 41.1040) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port fifo_rx_unit/w_ptr_reg_reg[1] RSTB at (26.6510 44.6240)_(27.7810 44.7530) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port U289 A3 at (31.4990 41.2890)_(31.6710 41.3990) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_199).
>>> Port U427 A2 at (28.6110 39.6170)_(28.7840 39.7320) on layer M1 might be blocked (reference=OA21X1_LVT, net=n352).
>>> Port fifo_tx_unit/r_ptr_reg_reg[0] RSTB at (38.5070 37.6410)_(39.6370 37.7600) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port fifo_tx_unit/r_ptr_reg_reg[1] RSTB at (39.1150 41.2800)_(40.2450 41.3990) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port fifo_tx_unit/w_ptr_reg_reg[1] RSTB at (36.9870 34.5920)_(38.1170 34.7110) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port U441 A3 at (45.3930 34.6010)_(45.5650 34.7110) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_560).
>>> Port U282 A3 at (47.9150 34.6010)_(48.0870 34.7110) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_1016).
>>> Port U299 A2 at (58.8590 35.9640)_(59.0320 36.0790) on layer M1 might be blocked (reference=OAI21X1_LVT, net=copt_net_272).
>>> Port U438 A3 at (65.5610 34.5920)_(65.7190 34.7210) on layer M1 might be blocked (reference=AO22X1_LVT, net=copt_net_402).
>>> Port U465 A3 at (69.2090 41.2890)_(69.3670 41.3990) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_1012).
>>> Port U468 A3 at (63.4810 44.3290)_(63.6390 44.4390) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_1012).
>>> Port uart_rx_unit/b_reg_reg[4] RSTB at (10.2350 51.0070)_(11.3650 51.1360) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port uart_rx_unit/b_reg_reg[3] RSTB at (9.9310 54.3510)_(11.0610 54.4800) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port uart_rx_unit/b_reg_reg[2] RSTB at (6.8910 47.6630)_(8.0210 47.7920) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port fifo_rx_unit/clk_gate_array_reg_reg[0]/latch CLK at (21.5290 54.6570)_(21.7010 54.7750) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port fifo_rx_unit/clk_gate_array_reg_reg[1]/latch CLK at (20.7690 51.3130)_(20.9410 51.4310) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port fifo_rx_unit/clk_gate_array_reg_reg[2]/latch CLK at (19.4010 57.7050)_(19.5730 57.8230) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_rx_unit/b_reg_reg[6] RSTB at (16.9230 54.6560)_(18.0530 54.7850) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port uart_rx_unit/b_reg_reg[5] RSTB at (15.7070 51.0070)_(16.8370 51.1360) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port fifo_rx_unit/clk_gate_full_reg_reg/latch CLK at (30.9530 51.3130)_(31.1250 51.4310) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port fifo_rx_unit/w_ptr_reg_reg[0] RSTB at (25.1310 47.9680)_(26.2610 48.0970) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port fifo_rx_unit/r_ptr_reg_reg[0] RSTB at (23.9150 51.0170)_(25.0450 51.1360) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_973).
>>> Port U316 A3 at (33.2330 54.6650)_(33.4050 54.7750) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_104).
>>> Port U372 A3 at (23.1530 47.6630)_(23.3110 47.7920) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port U422 A3 at (29.4330 51.0170)_(29.6050 51.1270) on layer M1 might be blocked (reference=AO21X1_LVT, net=copt_net_208).
>>> Port U425 A3 at (30.0410 47.6730)_(30.2130 47.7830) on layer M1 might be blocked (reference=AO21X1_LVT, net=HFSNET_17).
>>> Port fifo_rx_unit/full_reg_reg RSTB at (35.3150 47.6630)_(36.4450 47.7920) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_973).
>>> Port uart_tx_unit/b_reg_reg[7] RSTB at (46.7150 57.6950)_(47.8450 57.8240) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port U290 A2 at (37.7310 52.6840)_(37.9040 52.7990) on layer M1 might be blocked (reference=OA21X1_LVT, net=n248).
>>> Port U319 A3 at (37.4410 54.6560)_(37.5990 54.7850) on layer M1 might be blocked (reference=AO22X1_LVT, net=n255).
>>> Port uart_tx_unit/clk_gate_b_reg_reg/latch CLK at (56.6410 54.6570)_(56.8130 54.7750) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port fifo_tx_unit/clk_gate_array_reg_reg[3]/latch CLK at (56.9450 57.7050)_(57.1170 57.8230) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port U451 A3 at (48.6890 51.3210)_(48.8470 51.4310) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_945).
>>> Port U459 A3 at (51.0170 47.6730)_(51.1750 47.7830) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_1012).
>>> Port U460 A3 at (52.9450 54.3610)_(53.1030 54.4710) on layer M1 might be blocked (reference=AOI22X1_LVT, net=n331).
>>> Port U466 A3 at (56.7930 47.6730)_(56.9510 47.7830) on layer M1 might be blocked (reference=AOI22X1_LVT, net=ZBUF_4).
>>> Port fifo_tx_unit/clk_gate_array_reg_reg[1]/latch CLK at (61.0490 54.6570)_(61.2210 54.7750) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_tx_unit/b_reg_reg[4] RSTB at (61.4590 57.7050)_(62.5890 57.8240) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_1008).
>>> Port uart_tx_unit/b_reg_reg[3] RSTB at (65.5630 54.6560)_(66.6930 54.7850) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port uart_tx_unit/b_reg_reg[2] RSTB at (64.8030 51.0070)_(65.9330 51.1360) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port uart_tx_unit/b_reg_reg[1] RSTB at (65.1070 54.3510)_(66.2370 54.4800) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port U469 A3 at (65.6090 47.6730)_(65.7670 47.7830) on layer M1 might be blocked (reference=AOI22X1_LVT, net=ZBUF_4).
>>> Port U363 A3 at (8.5610 64.6880)_(8.7190 64.8170) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port fifo_rx_unit/clk_gate_array_reg_reg[3]/latch CLK at (21.6810 58.0010)_(21.8530 58.1190) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port U364 A3 at (15.5530 61.3440)_(15.7110 61.4730) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port U365 A3 at (11.6010 64.6880)_(11.7590 64.8170) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port U366 A3 at (10.0810 61.3440)_(10.2390 61.4730) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port U369 A3 at (18.5930 64.6880)_(18.7510 64.8170) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port U373 A3 at (14.3850 64.6880)_(14.5430 64.8170) on layer M1 might be blocked (reference=AO22X1_LVT, net=HFSNET_19).
>>> Port fifo_rx_unit/r_ptr_reg_reg[1] RSTB at (24.8270 61.0490)_(25.9570 61.1680) on layer M1 might be blocked (reference=DFFARX1_LVT, net=copt_net_973).
>>> Port U367 A3 at (24.8250 68.0320)_(24.9830 68.1610) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port U370 A3 at (26.3930 68.0320)_(26.5510 68.1610) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port uart_tx_unit/b_reg_reg[6] RSTB at (46.5630 58.0000)_(47.6930 58.1290) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port uart_tx_unit/b_reg_reg[5] RSTB at (55.5310 58.0000)_(56.6610 58.1290) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port U449 A3 at (50.3610 61.3530)_(50.5190 61.4630) on layer M1 might be blocked (reference=AOI22X1_LVT, net=ZBUF_2).
>>> Port U453 A3 at (51.6250 64.6970)_(51.7830 64.8070) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_946).
>>> Port U454 A3 at (56.7450 67.7370)_(56.9030 67.8470) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_920).
>>> Port U456 A3 at (51.2730 58.0090)_(51.4310 58.1190) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_944).
>>> Port fifo_tx_unit/clk_gate_array_reg_reg[0]/latch CLK at (58.7690 58.0010)_(58.9410 58.1190) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port fifo_tx_unit/clk_gate_array_reg_reg[2]/latch CLK at (59.8330 61.0490)_(60.0050 61.1670) on layer M1 might be blocked (reference=CGLPPRX2_LVT, net=ctsbuf_net_54).
>>> Port uart_tx_unit/b_reg_reg[0] RSTB at (63.2830 58.0000)_(64.4130 58.1290) on layer M1 might be blocked (reference=DFFARX1_HVT, net=copt_net_1008).
>>> Port U457 A3 at (62.5210 64.6970)_(62.6790 64.8070) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_918).
>>> Port U463 A3 at (63.4810 67.7370)_(63.6390 67.8470) on layer M1 might be blocked (reference=AOI22X1_LVT, net=ZBUF_3).
>>> Port U462 A3 at (74.5290 61.0490)_(74.6870 61.1590) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_1012).
>>> Port U471 A3 at (73.4650 61.3530)_(73.6230 61.4630) on layer M1 might be blocked (reference=AOI22X1_LVT, net=copt_net_1012).
>>> Port U374 A3 at (30.3450 71.3760)_(30.5030 71.5050) on layer M1 might be blocked (reference=AO22X1_LVT, net=n189).
>>> Port U217 A3 at (65.9130 71.3850)_(66.0710 71.4950) on layer M1 might be blocked (reference=AOI22X1_HVT, net=copt_net_919).

>>>>>> The design might not be cleanly routed because it has 126 possibly blocked ports

>>>>>> Net blocked by layer constraints - min/max and freeze layer settings

>>>>>> No blocked nets found

============================================
==     Check for shielding violations     ==
============================================

>>>>>> The following Non-PG net has a shape with shape_use shield_route

>>> No non-PG net has a shape with shape_use shield_route.

>>>>>> The following PG net has shape with shape_use detail_route and shape length is too long.

>>> No PG net has shape with shape_use detail_route and shape length is too long.

>>>>>> The following nets with shield non-default rule has no internal data representation in Zroute.

>>> No nets with shield non-default rule has no internal data representation in Zroute.

============================================
==     Check for via cut blockage violation   ==
============================================

>>>>>> The following via cut blockages are wrongly treated as real vias.

>>> No via cut blockage is wrongly treated as real via.

============================================
==     Check for custom via definition    ==
============================================

>>> No custom via definition has too many cuts

============================================
==          Check for via master          ==
============================================

>>> The total number of via master definition is 296

===============================================
==     Check non-default rule setting        ==
===============================================

>>> No NDR width is larger than signalRouteMaxWidth

>>> No NDR shield width is larger than signalRouteMaxWidth

End of check_routability
icc2_shell> 
icc2_shell> route_group -all_clock_nets -max_detail_route_iterations 10
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used   83  Alloctr   85  Proc 1720 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.timing_driven                                    :        false               

Begin global routing.
Loading parastics information to the router ...
parastics information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   83  Alloctr   86  Proc 1720 
Net statistics:
Total number of nets     = 1173
Number of nets to route  = 21
22 nets are fully connected,
 of which 22 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   84  Alloctr   86  Proc 1720 
Average gCell capacity  3.94     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   84  Alloctr   86  Proc 1720 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   86  Proc 1720 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   84  Alloctr   86  Proc 1720 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   84  Alloctr   86  Proc 1720 
Initial. Routing result:
Initial. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.04%)
Initial. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
Initial. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
Initial. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

Initial. Total Wire Length = 0.00
Initial. Layer M1 wire length = 0.00
Initial. Layer M2 wire length = 0.00
Initial. Layer M3 wire length = 0.00
Initial. Layer M4 wire length = 0.00
Initial. Layer M5 wire length = 0.00
Initial. Layer M6 wire length = 0.00
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 0
Initial. Via VIA12SQ_C count = 0
Initial. Via VIA23SQ_C count = 0
Initial. Via VIA34SQ_C count = 0
Initial. Via VIA45SQ_C count = 0
Initial. Via VIA56SQ_C count = 0
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   84  Alloctr   86  Proc 1720 
phase1. Routing result:
phase1. Both Dirs: Overflow =     0 Max = 1 GRCs =     2 (0.04%)
phase1. H routing: Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. V routing: Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase1. M1         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M2         Overflow =     0 Max = 1 (GRCs =  2) GRCs =     2 (0.08%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)

phase1. Total Wire Length = 0.00
phase1. Layer M1 wire length = 0.00
phase1. Layer M2 wire length = 0.00
phase1. Layer M3 wire length = 0.00
phase1. Layer M4 wire length = 0.00
phase1. Layer M5 wire length = 0.00
phase1. Layer M6 wire length = 0.00
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 0
phase1. Via VIA12SQ_C count = 0
phase1. Via VIA23SQ_C count = 0
phase1. Via VIA34SQ_C count = 0
phase1. Via VIA45SQ_C count = 0
phase1. Via VIA56SQ_C count = 0
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   84  Alloctr   86  Proc 1720 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   =  1.20 %
Peak    vertical track utilization   = 68.42 %
Average horizontal track utilization =  1.42 %
Peak    horizontal track utilization = 44.44 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   84  Alloctr   86  Proc 1720 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    1  Alloctr    1  Proc    0 
[GR: Done] Total (MB): Used   84  Alloctr   86  Proc 1720 
Updating congestion ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used   83  Alloctr   85  Proc 1720 

Start track assignment

Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.timing_driven                                     :        false               

Information: Using 1 threads for routing. (ZRT-444)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Read routes] Total (MB): Used   79  Alloctr   81  Proc 1720 
Printing options for 'route.common.*'

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        false               

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 1151, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   1
Routed  2/25 Partitions, Violations =   6
Routed  3/25 Partitions, Violations =   6
Routed  4/25 Partitions, Violations =   6
Routed  5/25 Partitions, Violations =   6
Routed  6/25 Partitions, Violations =   11
Routed  7/25 Partitions, Violations =   11
Routed  8/25 Partitions, Violations =   12
Routed  9/25 Partitions, Violations =   12
Routed  10/25 Partitions, Violations =  12
Routed  11/25 Partitions, Violations =  12
Routed  12/25 Partitions, Violations =  23
Routed  13/25 Partitions, Violations =  23
Routed  14/25 Partitions, Violations =  44
Routed  15/25 Partitions, Violations =  44
Routed  16/25 Partitions, Violations =  43
Routed  17/25 Partitions, Violations =  43
Routed  18/25 Partitions, Violations =  43
Routed  19/25 Partitions, Violations =  43
Routed  20/25 Partitions, Violations =  43
Routed  21/25 Partitions, Violations =  63
Routed  22/25 Partitions, Violations =  63
Routed  23/25 Partitions, Violations =  63
Routed  24/25 Partitions, Violations =  63
Routed  25/25 Partitions, Violations =  63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Diff net spacing : 6
        Short : 57

[Iter 0] Elapsed real time: 0:00:00 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Start DR iteration 1: non-uniform partition
Routed  1/9 Partitions, Violations =    63
Routed  2/9 Partitions, Violations =    63
Routed  3/9 Partitions, Violations =    63
Routed  4/9 Partitions, Violations =    62
Routed  5/9 Partitions, Violations =    62
Routed  6/9 Partitions, Violations =    55
Routed  7/9 Partitions, Violations =    55
Routed  8/9 Partitions, Violations =    55
Routed  9/9 Partitions, Violations =    55

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      55
        Diff net spacing : 7
        Less than minimum width : 1
        Short : 47

[Iter 1] Elapsed real time: 0:00:00 
[Iter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 1 with 9 parts

Start DR iteration 2: non-uniform partition
Routed  1/8 Partitions, Violations =    58
Routed  2/8 Partitions, Violations =    60
Routed  3/8 Partitions, Violations =    61
Routed  4/8 Partitions, Violations =    60
Routed  5/8 Partitions, Violations =    60
Routed  6/8 Partitions, Violations =    60
Routed  7/8 Partitions, Violations =    59
Routed  8/8 Partitions, Violations =    62

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      62
        Diff net spacing : 5
        Short : 57

[Iter 2] Elapsed real time: 0:00:00 
[Iter 2] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Iter 2] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 2 with 8 parts

Start DR iteration 3: non-uniform partition
Routed  1/9 Partitions, Violations =    65
Routed  2/9 Partitions, Violations =    64
Routed  3/9 Partitions, Violations =    60
Routed  4/9 Partitions, Violations =    61
Routed  5/9 Partitions, Violations =    64
Routed  6/9 Partitions, Violations =    65
Routed  7/9 Partitions, Violations =    65
Routed  8/9 Partitions, Violations =    66
Routed  9/9 Partitions, Violations =    71

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      71
        Diff net spacing : 19
        Less than minimum width : 2
        Short : 50

[Iter 3] Elapsed real time: 0:00:01 
[Iter 3] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 3] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 3 with 9 parts

Start DR iteration 4: non-uniform partition
Routed  1/8 Partitions, Violations =    69
Routed  2/8 Partitions, Violations =    63
Routed  3/8 Partitions, Violations =    60
Routed  4/8 Partitions, Violations =    56
Routed  5/8 Partitions, Violations =    59
Routed  6/8 Partitions, Violations =    59
Routed  7/8 Partitions, Violations =    60
Routed  8/8 Partitions, Violations =    64

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      64
        Diff net spacing : 5
        Short : 59

[Iter 4] Elapsed real time: 0:00:01 
[Iter 4] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 4] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 4 with 8 parts

Start DR iteration 5: non-uniform partition
Routed  1/8 Partitions, Violations =    58
Routed  2/8 Partitions, Violations =    59
Routed  3/8 Partitions, Violations =    59
Routed  4/8 Partitions, Violations =    59
Routed  5/8 Partitions, Violations =    58
Routed  6/8 Partitions, Violations =    64
Routed  7/8 Partitions, Violations =    62
Routed  8/8 Partitions, Violations =    65

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      65
        Diff net spacing : 11
        Less than minimum width : 1
        Short : 53

[Iter 5] Elapsed real time: 0:00:02 
[Iter 5] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 5] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 5] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 5 with 8 parts

Start DR iteration 6: non-uniform partition
Routed  1/6 Partitions, Violations =    68
Routed  2/6 Partitions, Violations =    63
Routed  3/6 Partitions, Violations =    67
Routed  4/6 Partitions, Violations =    67
Routed  5/6 Partitions, Violations =    67
Routed  6/6 Partitions, Violations =    63

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      63
        Diff net spacing : 10
        Less than minimum width : 1
        Short : 52

[Iter 6] Elapsed real time: 0:00:02 
[Iter 6] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 6] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 6] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 6 with 6 parts

Start DR iteration 7: non-uniform partition
Routed  1/7 Partitions, Violations =    67
Routed  2/7 Partitions, Violations =    61
Routed  3/7 Partitions, Violations =    62
Routed  4/7 Partitions, Violations =    62
Routed  5/7 Partitions, Violations =    58
Routed  6/7 Partitions, Violations =    53
Routed  7/7 Partitions, Violations =    56

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      56
        Diff net spacing : 3
        Short : 53

[Iter 7] Elapsed real time: 0:00:03 
[Iter 7] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 7] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 7] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 7 with 7 parts

Start DR iteration 8: non-uniform partition
Routed  1/7 Partitions, Violations =    56
Routed  2/7 Partitions, Violations =    59
Routed  3/7 Partitions, Violations =    58
Routed  4/7 Partitions, Violations =    54
Routed  5/7 Partitions, Violations =    57
Routed  6/7 Partitions, Violations =    61
Routed  7/7 Partitions, Violations =    65

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      65
        Diff net spacing : 6
        Less than minimum width : 1
        Short : 58

[Iter 8] Elapsed real time: 0:00:03 
[Iter 8] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:03
[Iter 8] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 8] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 8 with 7 parts

Start DR iteration 9: non-uniform partition
Routed  1/7 Partitions, Violations =    65
Routed  2/7 Partitions, Violations =    57
Routed  3/7 Partitions, Violations =    58
Routed  4/7 Partitions, Violations =    55
Routed  5/7 Partitions, Violations =    52
Routed  6/7 Partitions, Violations =    56
Routed  7/7 Partitions, Violations =    60

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      60
        Diff net spacing : 5
        Short : 55

[Iter 9] Elapsed real time: 0:00:03 
[Iter 9] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[Iter 9] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 9] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 9 with 7 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:03 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   79  Alloctr   81  Proc 1720 
[DR: Done] Elapsed real time: 0:00:03 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:03
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   81  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 31 aligned/redundant DRCs. (ZRT-305)

DR finished with 29 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      29
        Diff net spacing : 4
        Short : 25



Total Wire Length =                    1240 micron
Total Number of Contacts =             424
Total Number of Wires =                555
Total Number of PtConns =              45
Total Number of Routed Wires =       555
Total Routed Wire Length =           1234 micron
Total Number of Routed Contacts =       424
        Layer             M1 :          8 micron
        Layer             M2 :        275 micron
        Layer             M3 :        524 micron
        Layer             M4 :        407 micron
        Layer             M5 :         26 micron
        Layer             M6 :          0 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via   VIA45SQ_C(rot) :          2
        Via        VIA34SQ_C :         99
        Via   VIA23SQ_C(rot) :        164
        Via        VIA12SQ_C :        159

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.00% (0 / 424 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA2       =  0.00% (0      / 164     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (164     vias)
    Layer VIA3       =  0.00% (0      / 99      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (99      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 
  Total double via conversion rate    =  0.00% (0 / 424 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
    Layer VIA2       =  0.00% (0      / 164     vias)
    Layer VIA3       =  0.00% (0      / 99      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
 
  The optimized via conversion rate based on total routed via count =  0.00% (0 / 424 vias)
 
    Layer VIA1       =  0.00% (0      / 159     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (159     vias)
    Layer VIA2       =  0.00% (0      / 164     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (164     vias)
    Layer VIA3       =  0.00% (0      / 99      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (99      vias)
    Layer VIA4       =  0.00% (0      / 2       vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2       vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 29
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
Information: The net parasitics of block uart are cleared. (TIM-123)
icc2_shell> 
icc2_shell> set_app_option -name route.global.timing_driven -value true
route.global.timing_driven true
icc2_shell> set_app_option -name route.global.timing_driven_effort_level -value high
route.global.timing_driven_effort_level high
icc2_shell> 
icc2_shell> route_global -effort_level medium
Generating Timing information  
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 1173 nets, 0 global routed, 21 detail routed. (NEX-024)
Information: The RC mode used is CTO for design 'uart'. (NEX-022)
Information: Design Average RC for design uart  (NEX-011)
Information: r = 1.790006 ohm/um, via_r = 0.505482 ohm/cut, c = 0.072524 ff/um, cc = 0.000000 ff/um (X dir) (NEX-017)
Information: r = 1.785715 ohm/um, via_r = 0.623288 ohm/cut, c = 0.082664 ff/um, cc = 0.000000 ff/um (Y dir) (NEX-017)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1171, routed nets = 21, across physical hierarchy nets = 0, parasitics cached nets = 23, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Design  Scenario func_slow (Mode func Corner slow)
Estimated unitRes/unitCap :
Layer M1 : Res  2 ohm/um Cap  0.149908 ff/um
Layer M2 : Res  1.78571 ohm/um Cap  0.152807 ff/um
Layer M3 : Res  1.78571 ohm/um Cap  0.10377 ff/um
Layer M4 : Res  1.78571 ohm/um Cap  0.10376 ff/um
Layer M5 : Res  1.78571 ohm/um Cap  0.090434 ff/um
Layer M6 : Res  1.78571 ohm/um Cap  0.0904285 ff/um
Layer M7 : Res  1.78571 ohm/um Cap  0.0888719 ff/um
Layer M8 : Res  1.78571 ohm/um Cap  0.0880677 ff/um
Layer M9 : Res  1.75 ohm/um Cap  0.102767 ff/um
Layer MRDL : Res  0.175 ohm/um Cap  0.107256 ff/um
Generating Timing information  ... Done
Information: The net parasitics of block uart are cleared. (TIM-123)
Start Global Route ... 
[Init] Elapsed real time: 0:00:00 
[Init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Init] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Init] Total (MB): Used    5  Alloctr    5  Proc 1720 
Printing options for 'route.common.*'

Printing options for 'route.global.*'
global.crosstalk_driven                                 :        false               
global.timing_driven                                    :        true                
global.timing_driven_effort_level                       :        high                

Begin global routing.
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Current Stage stats:
[End of Read DB] Elapsed real time: 0:00:00 
[End of Read DB] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Read DB] Stage (MB): Used   78  Alloctr   79  Proc    0 
[End of Read DB] Total (MB): Used   83  Alloctr   85  Proc 1720 
Loading timing information to the router from design
Timing information loaded to the router.
Constructing data structure ...
Design statistics:
Design Bounding Box (0.00,0.00,80.56,82.38)
Number of routing layers = 10
layer M1, dir Hor, min width = 0.05, min space = 0.05 pitch = 0.15
layer M2, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.15
layer M3, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.30
layer M4, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.30
layer M5, dir Hor, min width = 0.06, min space = 0.06 pitch = 0.61
layer M6, dir Ver, min width = 0.06, min space = 0.06 pitch = 0.61
layer M7, dir Hor, min width = 0.06, min space = 0.06 pitch = 1.22
layer M8, dir Ver, min width = 0.06, min space = 0.06 pitch = 1.22
layer M9, dir Hor, min width = 0.16, min space = 0.16 pitch = 2.43
layer MRDL, dir Ver, min width = 2.00, min space = 2.00 pitch = 4.86
Current Stage stats:
[End of Build Tech Data] Elapsed real time: 0:00:00 
[End of Build Tech Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Tech Data] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Tech Data] Total (MB): Used   84  Alloctr   86  Proc 1720 
Net statistics:
Total number of nets     = 1173
Number of nets to route  = 1151
22 nets are fully connected,
 of which 22 are detail routed and 0 are global routed.
Current Stage stats:
[End of Build All Nets] Elapsed real time: 0:00:00 
[End of Build All Nets] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build All Nets] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build All Nets] Total (MB): Used   84  Alloctr   86  Proc 1720 
Average gCell capacity  3.94     on layer (1)    M1
Average gCell capacity  10.98    on layer (2)    M2
Average gCell capacity  5.38     on layer (3)    M3
Average gCell capacity  5.49     on layer (4)    M4
Average gCell capacity  2.67     on layer (5)    M5
Average gCell capacity  2.72     on layer (6)    M6
Average gCell capacity  1.22     on layer (7)    M7
Average gCell capacity  1.18     on layer (8)    M8
Average gCell capacity  0.00     on layer (9)    M9
Average gCell capacity  0.00     on layer (10)   MRDL
Average number of tracks per gCell 10.86         on layer (1)    M1
Average number of tracks per gCell 11.06         on layer (2)    M2
Average number of tracks per gCell 5.44  on layer (3)    M3
Average number of tracks per gCell 5.56  on layer (4)    M4
Average number of tracks per gCell 2.74  on layer (5)    M5
Average number of tracks per gCell 2.81  on layer (6)    M6
Average number of tracks per gCell 1.38  on layer (7)    M7
Average number of tracks per gCell 1.44  on layer (8)    M8
Average number of tracks per gCell 0.72  on layer (9)    M9
Average number of tracks per gCell 0.35  on layer (10)   MRDL
Number of gCells = 24000
Current Stage stats:
[End of Build Congestion map] Elapsed real time: 0:00:00 
[End of Build Congestion map] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Congestion map] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Build Congestion map] Total (MB): Used   84  Alloctr   86  Proc 1720 
Information: RC layer preference is turned on for this design. (ZRT-613)
Total stats:
[End of Build Data] Elapsed real time: 0:00:00 
[End of Build Data] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Build Data] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Build Data] Total (MB): Used   84  Alloctr   86  Proc 1720 
Current Stage stats:
[End of Blocked Pin Detection] Elapsed real time: 0:00:00 
[End of Blocked Pin Detection] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Blocked Pin Detection] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Blocked Pin Detection] Total (MB): Used   84  Alloctr   86  Proc 1720 
Information: Using 1 threads for routing. (ZRT-444)
multi gcell levels ON

Start GR phase 0
Current Stage stats:
[End of Initial Routing] Elapsed real time: 0:00:00 
[End of Initial Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Initial Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Initial Routing] Total (MB): Used   85  Alloctr   87  Proc 1720 
Initial. Routing result:
Initial. Both Dirs: Overflow =    10 Max = 3 GRCs =    12 (0.25%)
Initial. H routing: Overflow =     3 Max = 1 (GRCs =  8) GRCs =     8 (0.33%)
Initial. V routing: Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.17%)
Initial. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.12%)
Initial. M2         Overflow =     6 Max = 3 (GRCs =  1) GRCs =     4 (0.17%)
Initial. M3         Overflow =     1 Max = 1 (GRCs =  5) GRCs =     5 (0.21%)
Initial. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
Initial. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.5 4.12 0.08 0.08 0.00 0.08 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.04
M2       42.3 15.7 15.4 12.0 7.67 3.71 1.92 0.67 0.21 0.04 0.12 0.04 0.00 0.00
M3       28.1 13.7 0.00 20.8 0.00 10.7 16.7 0.00 8.62 0.00 1.12 0.04 0.00 0.00
M4       69.2 24.0 0.04 5.50 0.00 0.75 0.33 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       87.1 0.00 0.00 12.5 0.00 0.25 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       96.3 0.00 0.00 3.42 0.00 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    79.1 6.64 1.80 6.28 0.88 1.81 2.19 0.08 1.02 0.00 0.15 0.01 0.00 0.00


Initial. Total Wire Length = 11868.81
Initial. Layer M1 wire length = 169.66
Initial. Layer M2 wire length = 5259.90
Initial. Layer M3 wire length = 4958.38
Initial. Layer M4 wire length = 913.75
Initial. Layer M5 wire length = 429.23
Initial. Layer M6 wire length = 137.90
Initial. Layer M7 wire length = 0.00
Initial. Layer M8 wire length = 0.00
Initial. Layer M9 wire length = 0.00
Initial. Layer MRDL wire length = 0.00
Initial. Total Number of Contacts = 5084
Initial. Via VIA12SQ_C count = 2629
Initial. Via VIA23SQ_C count = 2218
Initial. Via VIA34SQ_C count = 160
Initial. Via VIA45SQ_C count = 62
Initial. Via VIA56SQ_C count = 15
Initial. Via VIA67SQ_C count = 0
Initial. Via VIA78SQ_C count = 0
Initial. Via VIA89_C count = 0
Initial. Via VIA9RDL count = 0
Initial. completed.

Start GR phase 1
Current Stage stats:
[End of Phase1 Routing] Elapsed real time: 0:00:00 
[End of Phase1 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase1 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase1 Routing] Total (MB): Used   85  Alloctr   87  Proc 1720 
phase1. Routing result:
phase1. Both Dirs: Overflow =     7 Max = 3 GRCs =     7 (0.15%)
phase1. H routing: Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.12%)
phase1. V routing: Overflow =     5 Max = 3 (GRCs =  1) GRCs =     4 (0.17%)
phase1. M1         Overflow =     2 Max = 1 (GRCs =  3) GRCs =     3 (0.12%)
phase1. M2         Overflow =     5 Max = 3 (GRCs =  1) GRCs =     4 (0.17%)
phase1. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase1. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.5 4.04 0.17 0.08 0.00 0.08 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.04
M2       42.2 15.8 15.5 12.0 7.71 3.67 1.96 0.67 0.21 0.00 0.12 0.04 0.00 0.00
M3       27.1 15.0 0.00 20.7 0.00 10.8 16.9 0.00 8.29 0.00 1.00 0.00 0.00 0.00
M4       68.3 24.8 0.04 5.88 0.00 0.71 0.17 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       86.6 0.00 0.00 13.0 0.00 0.25 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       96.3 0.00 0.00 3.42 0.00 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.8 6.89 1.81 6.35 0.89 1.82 2.20 0.08 0.98 0.00 0.14 0.00 0.00 0.00


phase1. Total Wire Length = 11886.51
phase1. Layer M1 wire length = 170.69
phase1. Layer M2 wire length = 5253.18
phase1. Layer M3 wire length = 4944.99
phase1. Layer M4 wire length = 935.14
phase1. Layer M5 wire length = 444.61
phase1. Layer M6 wire length = 137.90
phase1. Layer M7 wire length = 0.00
phase1. Layer M8 wire length = 0.00
phase1. Layer M9 wire length = 0.00
phase1. Layer MRDL wire length = 0.00
phase1. Total Number of Contacts = 5093
phase1. Via VIA12SQ_C count = 2631
phase1. Via VIA23SQ_C count = 2216
phase1. Via VIA34SQ_C count = 167
phase1. Via VIA45SQ_C count = 64
phase1. Via VIA56SQ_C count = 15
phase1. Via VIA67SQ_C count = 0
phase1. Via VIA78SQ_C count = 0
phase1. Via VIA89_C count = 0
phase1. Via VIA9RDL count = 0
phase1. completed.

Start GR phase 2
Current Stage stats:
[End of Phase2 Routing] Elapsed real time: 0:00:00 
[End of Phase2 Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Phase2 Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Phase2 Routing] Total (MB): Used   85  Alloctr   87  Proc 1720 
phase2. Routing result:
phase2. Both Dirs: Overflow =     7 Max = 3 GRCs =     8 (0.17%)
phase2. H routing: Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.17%)
phase2. V routing: Overflow =     5 Max = 3 (GRCs =  1) GRCs =     4 (0.17%)
phase2. M1         Overflow =     2 Max = 1 (GRCs =  4) GRCs =     4 (0.17%)
phase2. M2         Overflow =     5 Max = 3 (GRCs =  1) GRCs =     4 (0.17%)
phase2. M3         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M4         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M5         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M6         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M7         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M8         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. M9         Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)
phase2. MRDL       Overflow =     0 Max = 0 (GRCs =  0) GRCs =     0 (0.00%)


Density distribution:
Layer    0.0  0.1  0.2  0.3  0.4  0.5  0.6  0.7  0.8  0.9  1.0  1.1  1.2  > 1.2 
M1       95.5 4.04 0.17 0.08 0.00 0.08 0.00 0.00 0.00 0.00 0.08 0.00 0.00 0.04
M2       43.2 17.5 16.4 13.0 6.75 2.25 0.58 0.00 0.00 0.00 0.12 0.04 0.00 0.00
M3       27.1 15.0 0.00 20.7 0.00 10.8 16.9 0.00 8.25 0.00 1.04 0.00 0.00 0.00
M4       68.3 24.8 0.04 5.88 0.00 0.71 0.17 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M5       86.6 0.00 0.00 13.0 0.00 0.25 0.04 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M6       96.3 0.00 0.00 3.42 0.00 0.25 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M7       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M8       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
M9       100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
MRDL     100. 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00 0.00
Total    78.9 7.07 1.92 6.47 0.78 1.66 2.04 0.00 0.95 0.00 0.14 0.00 0.00 0.00


phase2. Total Wire Length = 11886.51
phase2. Layer M1 wire length = 170.69
phase2. Layer M2 wire length = 5253.18
phase2. Layer M3 wire length = 4944.99
phase2. Layer M4 wire length = 935.14
phase2. Layer M5 wire length = 444.61
phase2. Layer M6 wire length = 137.90
phase2. Layer M7 wire length = 0.00
phase2. Layer M8 wire length = 0.00
phase2. Layer M9 wire length = 0.00
phase2. Layer MRDL wire length = 0.00
phase2. Total Number of Contacts = 5093
phase2. Via VIA12SQ_C count = 2631
phase2. Via VIA23SQ_C count = 2216
phase2. Via VIA34SQ_C count = 167
phase2. Via VIA45SQ_C count = 64
phase2. Via VIA56SQ_C count = 15
phase2. Via VIA67SQ_C count = 0
phase2. Via VIA78SQ_C count = 0
phase2. Via VIA89_C count = 0
phase2. Via VIA9RDL count = 0
phase2. completed.
[End of Whole Chip Routing] Elapsed real time: 0:00:00 
[End of Whole Chip Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Whole Chip Routing] Stage (MB): Used    1  Alloctr    1  Proc    0 
[End of Whole Chip Routing] Total (MB): Used   85  Alloctr   87  Proc 1720 

Information: Global Routing terminated early: true (ZRT-103)

Congestion utilization per direction:
Average vertical track utilization   = 13.93 %
Peak    vertical track utilization   = 73.68 %
Average horizontal track utilization = 15.76 %
Peak    horizontal track utilization = 70.00 %

Current Stage stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[GR: Done] Total (MB): Used   84  Alloctr   87  Proc 1720 
GR Total stats:
[GR: Done] Elapsed real time: 0:00:00 
[GR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[GR: Done] Stage (MB): Used   79  Alloctr   81  Proc    0 
[GR: Done] Total (MB): Used   84  Alloctr   87  Proc 1720 
Updating the database ...
Updating congestion ...
Final total stats:
[End of Global Routing] Elapsed real time: 0:00:00 
[End of Global Routing] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[End of Global Routing] Stage (MB): Used    0  Alloctr    0  Proc    0 
[End of Global Routing] Total (MB): Used    4  Alloctr    5  Proc 1720 
icc2_shell> save_block -as route_stage_1
Information: Saving 'UART:uart.design' to 'UART:route_stage_1.design'. (DES-028)
1
icc2_shell> 
icc2_shell> set_app_option -name route.track.timing_driven -value true
route.track.timing_driven true
icc2_shell> route_track
Start track assignment

Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Printing options for 'route.common.*'

Printing options for 'route.track.*'
track.crosstalk_driven                                  :        false               
track.timing_driven                                     :        true                

Loading timing information to the router from design
Timing information loaded to the router.
Information: Using 1 threads for routing. (ZRT-444)
Information: RC layer preference is turned on for this design. (ZRT-613)

[Track Assign: Read routes] Elapsed real time: 0:00:00 
[Track Assign: Read routes] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Read routes] Stage (MB): Used   78  Alloctr   80  Proc    0 
[Track Assign: Read routes] Total (MB): Used   79  Alloctr   82  Proc 1720 

Start initial assignment

Assign Horizontal partitions, iteration 0
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 0
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

Number of wires with overlap after iteration 0 = 1384 of 5757


[Track Assign: Iteration 0] Elapsed real time: 0:00:00 
[Track Assign: Iteration 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 0] Stage (MB): Used   79  Alloctr   80  Proc    0 
[Track Assign: Iteration 0] Total (MB): Used   80  Alloctr   82  Proc 1720 

Reroute to fix overlaps

Assign Horizontal partitions, iteration 1
Routed partition 1/10      
Routed partition 2/10      
Routed partition 3/10      
Routed partition 4/10      
Routed partition 5/10      
Routed partition 6/10      
Routed partition 7/10      
Routed partition 8/10      
Routed partition 9/10      
Routed partition 10/10     

Assign Vertical partitions, iteration 1
Routed partition 1/12      
Routed partition 2/12      
Routed partition 3/12      
Routed partition 4/12      
Routed partition 5/12      
Routed partition 6/12      
Routed partition 7/12      
Routed partition 8/12      
Routed partition 9/12      
Routed partition 10/12     
Routed partition 11/12     
Routed partition 12/12     

[Track Assign: Iteration 1] Elapsed real time: 0:00:00 
[Track Assign: Iteration 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Iteration 1] Stage (MB): Used   79  Alloctr   80  Proc    0 
[Track Assign: Iteration 1] Total (MB): Used   80  Alloctr   82  Proc 1720 

Number of wires with overlap after iteration 1 = 559 of 4433


Wire length and via report:
---------------------------
Number of M1 wires: 344                   : 0
Number of M2 wires: 2476                 VIA12SQ_C: 2721
Number of M3 wires: 1454                 VIA23SQ_C: 2568
Number of M4 wires: 115                  VIA34SQ_C: 188
Number of M5 wires: 36           VIA45SQ_C: 68
Number of M6 wires: 8            VIA56SQ_C: 15
Number of M7 wires: 0            VIA67SQ_C: 0
Number of M8 wires: 0            VIA78SQ_C: 0
Number of M9 wires: 0            VIA89_C: 0
Number of MRDL wires: 0                  VIA9RDL: 0
Total number of wires: 4433              vias: 5560

Total M1 wire length: 162.6
Total M2 wire length: 5336.9
Total M3 wire length: 5080.7
Total M4 wire length: 963.1
Total M5 wire length: 445.3
Total M6 wire length: 134.1
Total M7 wire length: 0.0
Total M8 wire length: 0.0
Total M9 wire length: 0.0
Total MRDL wire length: 0.0
Total wire length: 12122.7

Longest M1 wire length: 10.2
Longest M2 wire length: 37.7
Longest M3 wire length: 37.7
Longest M4 wire length: 62.3
Longest M5 wire length: 44.4
Longest M6 wire length: 44.4
Longest M7 wire length: 0.0
Longest M8 wire length: 0.0
Longest M9 wire length: 0.0
Longest MRDL wire length: 0.0

Updating the database ...

[Track Assign: Done] Elapsed real time: 0:00:00 
[Track Assign: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Track Assign: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[Track Assign: Done] Total (MB): Used    0  Alloctr    0  Proc 1720 
icc2_shell> 
icc2_shell> set_app_option -name route.detail.timing_driven -value true
route.detail.timing_driven true
icc2_shell> set_app_option -name route.common.rc_driven_setup_effort_level -value high
route.common.rc_driven_setup_effort_level high
icc2_shell> save_block -as route_stage_2
Information: Saving 'UART:uart.design' to 'UART:route_stage_2.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   9
Routed  2/25 Partitions, Violations =   20
Routed  3/25 Partitions, Violations =   37
Routed  4/25 Partitions, Violations =   45
Routed  5/25 Partitions, Violations =   61
Routed  6/25 Partitions, Violations =   75
Routed  7/25 Partitions, Violations =   88
Routed  8/25 Partitions, Violations =   113
Routed  9/25 Partitions, Violations =   130
Routed  10/25 Partitions, Violations =  140
Routed  11/25 Partitions, Violations =  141
Routed  12/25 Partitions, Violations =  155
Routed  13/25 Partitions, Violations =  166
Routed  14/25 Partitions, Violations =  183
Routed  15/25 Partitions, Violations =  183
Routed  16/25 Partitions, Violations =  187
Routed  17/25 Partitions, Violations =  193
Routed  18/25 Partitions, Violations =  210
Routed  19/25 Partitions, Violations =  210
Routed  20/25 Partitions, Violations =  211
Routed  21/25 Partitions, Violations =  239
Routed  22/25 Partitions, Violations =  237
Routed  23/25 Partitions, Violations =  233
Routed  24/25 Partitions, Violations =  235
Routed  25/25 Partitions, Violations =  234

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      234
        Diff net spacing : 35
        Less than minimum width : 1
        Same net spacing : 10
        Short : 188

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   81  Proc 1720 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   81  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 55 aligned/redundant DRCs. (ZRT-305)

DR finished with 179 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      179
        Diff net spacing : 27
        Less than minimum width : 1
        Same net spacing : 9
        Short : 142



Total Wire Length =                    13519 micron
Total Number of Contacts =             5860
Total Number of Wires =                5195
Total Number of PtConns =              897
Total Number of Routed Wires =       5195
Total Routed Wire Length =           13400 micron
Total Number of Routed Contacts =       5860
        Layer             M1 :        225 micron
        Layer             M2 :       5772 micron
        Layer             M3 :       5597 micron
        Layer             M4 :       1355 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2668
        Via        VIA12SQ_C :       2690
        Via   VIA12SQ_C(rot) :        119
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         16
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (17 / 5860 vias)
 
    Layer VIA1       =  0.60% (17     / 2845    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2828    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.29% (17 / 5860 vias)
 
    Layer VIA1       =  0.60% (17     / 2845    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (17 / 5860 vias)
 
    Layer VIA1       =  0.60% (17     / 2845    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2828    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 179
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_0
Information: Saving 'UART:uart.design' to 'UART:DR_iter_0.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   13
Routed  2/25 Partitions, Violations =   26
Routed  3/25 Partitions, Violations =   35
Routed  4/25 Partitions, Violations =   37
Routed  5/25 Partitions, Violations =   52
Routed  6/25 Partitions, Violations =   65
Routed  7/25 Partitions, Violations =   71
Routed  8/25 Partitions, Violations =   88
Routed  9/25 Partitions, Violations =   103
Routed  10/25 Partitions, Violations =  110
Routed  11/25 Partitions, Violations =  117
Routed  12/25 Partitions, Violations =  150
Routed  13/25 Partitions, Violations =  161
Routed  14/25 Partitions, Violations =  180
Routed  15/25 Partitions, Violations =  180
Routed  16/25 Partitions, Violations =  176
Routed  17/25 Partitions, Violations =  180
Routed  18/25 Partitions, Violations =  189
Routed  19/25 Partitions, Violations =  189
Routed  20/25 Partitions, Violations =  189
Routed  21/25 Partitions, Violations =  220
Routed  22/25 Partitions, Violations =  220
Routed  23/25 Partitions, Violations =  221
Routed  24/25 Partitions, Violations =  220
Routed  25/25 Partitions, Violations =  220

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      220
        Diff net spacing : 26
        Less than minimum width : 1
        Same net spacing : 10
        Short : 183

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 52 aligned/redundant DRCs. (ZRT-305)

DR finished with 168 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      168
        Diff net spacing : 17
        Less than minimum width : 1
        Same net spacing : 9
        Short : 141



Total Wire Length =                    13522 micron
Total Number of Contacts =             5861
Total Number of Wires =                5193
Total Number of PtConns =              898
Total Number of Routed Wires =       5193
Total Routed Wire Length =           13403 micron
Total Number of Routed Contacts =       5861
        Layer             M1 :        225 micron
        Layer             M2 :       5770 micron
        Layer             M3 :       5598 micron
        Layer             M4 :       1359 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2668
        Via        VIA12SQ_C :       2691
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         15
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.27% (16 / 5861 vias)
 
    Layer VIA1       =  0.56% (16     / 2846    vias)
        Weight 1     =  0.56% (16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.44% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.27% (16 / 5861 vias)
 
    Layer VIA1       =  0.56% (16     / 2846    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.27% (16 / 5861 vias)
 
    Layer VIA1       =  0.56% (16     / 2846    vias)
        Weight 1     =  0.56% (16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.44% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 168
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_1
Information: Saving 'UART:uart.design' to 'UART:DR_iter_1.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   20
Routed  2/25 Partitions, Violations =   36
Routed  3/25 Partitions, Violations =   45
Routed  4/25 Partitions, Violations =   47
Routed  5/25 Partitions, Violations =   62
Routed  6/25 Partitions, Violations =   75
Routed  7/25 Partitions, Violations =   83
Routed  8/25 Partitions, Violations =   98
Routed  9/25 Partitions, Violations =   111
Routed  10/25 Partitions, Violations =  113
Routed  11/25 Partitions, Violations =  117
Routed  12/25 Partitions, Violations =  150
Routed  13/25 Partitions, Violations =  167
Routed  14/25 Partitions, Violations =  190
Routed  15/25 Partitions, Violations =  190
Routed  16/25 Partitions, Violations =  184
Routed  17/25 Partitions, Violations =  185
Routed  18/25 Partitions, Violations =  194
Routed  19/25 Partitions, Violations =  194
Routed  20/25 Partitions, Violations =  194
Routed  21/25 Partitions, Violations =  227
Routed  22/25 Partitions, Violations =  227
Routed  23/25 Partitions, Violations =  228
Routed  24/25 Partitions, Violations =  228
Routed  25/25 Partitions, Violations =  228

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      228
        Diff net spacing : 28
        Same net spacing : 10
        Short : 190

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 60 aligned/redundant DRCs. (ZRT-305)

DR finished with 168 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      168
        Diff net spacing : 19
        Same net spacing : 9
        Short : 140



Total Wire Length =                    13522 micron
Total Number of Contacts =             5860
Total Number of Wires =                5202
Total Number of PtConns =              901
Total Number of Routed Wires =       5202
Total Routed Wire Length =           13403 micron
Total Number of Routed Contacts =       5860
        Layer             M1 :        228 micron
        Layer             M2 :       5766 micron
        Layer             M3 :       5599 micron
        Layer             M4 :       1360 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        270
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2668
        Via        VIA12SQ_C :       2690
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         14
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.26% (15 / 5860 vias)
 
    Layer VIA1       =  0.53% (15     / 2844    vias)
        Weight 1     =  0.53% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.47% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.26% (15 / 5860 vias)
 
    Layer VIA1       =  0.53% (15     / 2844    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.26% (15 / 5860 vias)
 
    Layer VIA1       =  0.53% (15     / 2844    vias)
        Weight 1     =  0.53% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.47% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 168
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_2
Information: Saving 'UART:uart.design' to 'UART:DR_iter_2.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   16
Routed  2/25 Partitions, Violations =   28
Routed  3/25 Partitions, Violations =   39
Routed  4/25 Partitions, Violations =   41
Routed  5/25 Partitions, Violations =   48
Routed  6/25 Partitions, Violations =   60
Routed  7/25 Partitions, Violations =   66
Routed  8/25 Partitions, Violations =   80
Routed  9/25 Partitions, Violations =   90
Routed  10/25 Partitions, Violations =  100
Routed  11/25 Partitions, Violations =  104
Routed  12/25 Partitions, Violations =  128
Routed  13/25 Partitions, Violations =  140
Routed  14/25 Partitions, Violations =  167
Routed  15/25 Partitions, Violations =  167
Routed  16/25 Partitions, Violations =  172
Routed  17/25 Partitions, Violations =  175
Routed  18/25 Partitions, Violations =  186
Routed  19/25 Partitions, Violations =  186
Routed  20/25 Partitions, Violations =  186
Routed  21/25 Partitions, Violations =  225
Routed  22/25 Partitions, Violations =  225
Routed  23/25 Partitions, Violations =  226
Routed  24/25 Partitions, Violations =  226
Routed  25/25 Partitions, Violations =  226

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      226
        Diff net spacing : 21
        Less than minimum width : 1
        Same net spacing : 10
        Short : 194

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:02 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:02 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 62 aligned/redundant DRCs. (ZRT-305)

DR finished with 164 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      164
        Diff net spacing : 15
        Less than minimum width : 1
        Same net spacing : 9
        Short : 139



Total Wire Length =                    13523 micron
Total Number of Contacts =             5860
Total Number of Wires =                5197
Total Number of PtConns =              900
Total Number of Routed Wires =       5197
Total Routed Wire Length =           13403 micron
Total Number of Routed Contacts =       5860
        Layer             M1 :        227 micron
        Layer             M2 :       5773 micron
        Layer             M3 :       5598 micron
        Layer             M4 :       1355 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2666
        Via        VIA12SQ_C :       2691
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         16
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (17 / 5860 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2670    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2670    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.29% (17 / 5860 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
    Layer VIA2       =  0.00% (0      / 2670    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (17 / 5860 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2670    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2670    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 164
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_3
Information: Saving 'UART:uart.design' to 'UART:DR_iter_3.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   13
Routed  2/25 Partitions, Violations =   26
Routed  3/25 Partitions, Violations =   40
Routed  4/25 Partitions, Violations =   42
Routed  5/25 Partitions, Violations =   46
Routed  6/25 Partitions, Violations =   61
Routed  7/25 Partitions, Violations =   69
Routed  8/25 Partitions, Violations =   85
Routed  9/25 Partitions, Violations =   98
Routed  10/25 Partitions, Violations =  104
Routed  11/25 Partitions, Violations =  108
Routed  12/25 Partitions, Violations =  142
Routed  13/25 Partitions, Violations =  155
Routed  14/25 Partitions, Violations =  179
Routed  15/25 Partitions, Violations =  179
Routed  16/25 Partitions, Violations =  174
Routed  17/25 Partitions, Violations =  179
Routed  18/25 Partitions, Violations =  187
Routed  19/25 Partitions, Violations =  187
Routed  20/25 Partitions, Violations =  187
Routed  21/25 Partitions, Violations =  223
Routed  22/25 Partitions, Violations =  223
Routed  23/25 Partitions, Violations =  224
Routed  24/25 Partitions, Violations =  224
Routed  25/25 Partitions, Violations =  224

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      224
        Diff net spacing : 20
        Less than minimum width : 2
        Same net spacing : 6
        Short : 196

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   96  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 68 aligned/redundant DRCs. (ZRT-305)

DR finished with 156 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      156
        Diff net spacing : 14
        Less than minimum width : 2
        Same net spacing : 6
        Short : 134



Total Wire Length =                    13521 micron
Total Number of Contacts =             5861
Total Number of Wires =                5191
Total Number of PtConns =              900
Total Number of Routed Wires =       5191
Total Routed Wire Length =           13402 micron
Total Number of Routed Contacts =       5861
        Layer             M1 :        227 micron
        Layer             M2 :       5764 micron
        Layer             M3 :       5599 micron
        Layer             M4 :       1361 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        270
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2668
        Via        VIA12SQ_C :       2690
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         15
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.27% (16 / 5861 vias)
 
    Layer VIA1       =  0.56% (16     / 2845    vias)
        Weight 1     =  0.56% (16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.44% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.27% (16 / 5861 vias)
 
    Layer VIA1       =  0.56% (16     / 2845    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.27% (16 / 5861 vias)
 
    Layer VIA1       =  0.56% (16     / 2845    vias)
        Weight 1     =  0.56% (16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.44% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2672    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2672    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 156
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_4
Information: Saving 'UART:uart.design' to 'UART:DR_iter_4.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   24
Routed  2/25 Partitions, Violations =   33
Routed  3/25 Partitions, Violations =   40
Routed  4/25 Partitions, Violations =   42
Routed  5/25 Partitions, Violations =   46
Routed  6/25 Partitions, Violations =   61
Routed  7/25 Partitions, Violations =   67
Routed  8/25 Partitions, Violations =   85
Routed  9/25 Partitions, Violations =   96
Routed  10/25 Partitions, Violations =  97
Routed  11/25 Partitions, Violations =  101
Routed  12/25 Partitions, Violations =  130
Routed  13/25 Partitions, Violations =  137
Routed  14/25 Partitions, Violations =  164
Routed  15/25 Partitions, Violations =  164
Routed  16/25 Partitions, Violations =  165
Routed  17/25 Partitions, Violations =  163
Routed  18/25 Partitions, Violations =  176
Routed  19/25 Partitions, Violations =  176
Routed  20/25 Partitions, Violations =  176
Routed  21/25 Partitions, Violations =  205
Routed  22/25 Partitions, Violations =  205
Routed  23/25 Partitions, Violations =  206
Routed  24/25 Partitions, Violations =  206
Routed  25/25 Partitions, Violations =  206

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      206
        Diff net spacing : 14
        Less than minimum width : 2
        Same net spacing : 9
        Short : 181

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 57 aligned/redundant DRCs. (ZRT-305)

DR finished with 149 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      149
        Diff net spacing : 10
        Less than minimum width : 1
        Same net spacing : 6
        Short : 132



Total Wire Length =                    13523 micron
Total Number of Contacts =             5862
Total Number of Wires =                5185
Total Number of PtConns =              903
Total Number of Routed Wires =       5185
Total Routed Wire Length =           13403 micron
Total Number of Routed Contacts =       5862
        Layer             M1 :        225 micron
        Layer             M2 :       5765 micron
        Layer             M3 :       5601 micron
        Layer             M4 :       1362 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2670
        Via        VIA12SQ_C :       2690
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         15
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.27% (16 / 5862 vias)
 
    Layer VIA1       =  0.56% (16     / 2845    vias)
        Weight 1     =  0.56% (16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.44% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2674    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2674    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.27% (16 / 5862 vias)
 
    Layer VIA1       =  0.56% (16     / 2845    vias)
    Layer VIA2       =  0.00% (0      / 2674    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.27% (16 / 5862 vias)
 
    Layer VIA1       =  0.56% (16     / 2845    vias)
        Weight 1     =  0.56% (16      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.44% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2674    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2674    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 149
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_5
Information: Saving 'UART:uart.design' to 'UART:DR_iter_5.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   14
Routed  2/25 Partitions, Violations =   22
Routed  3/25 Partitions, Violations =   33
Routed  4/25 Partitions, Violations =   35
Routed  5/25 Partitions, Violations =   39
Routed  6/25 Partitions, Violations =   54
Routed  7/25 Partitions, Violations =   61
Routed  8/25 Partitions, Violations =   77
Routed  9/25 Partitions, Violations =   87
Routed  10/25 Partitions, Violations =  97
Routed  11/25 Partitions, Violations =  101
Routed  12/25 Partitions, Violations =  128
Routed  13/25 Partitions, Violations =  136
Routed  14/25 Partitions, Violations =  168
Routed  15/25 Partitions, Violations =  168
Routed  16/25 Partitions, Violations =  170
Routed  17/25 Partitions, Violations =  173
Routed  18/25 Partitions, Violations =  185
Routed  19/25 Partitions, Violations =  185
Routed  20/25 Partitions, Violations =  185
Routed  21/25 Partitions, Violations =  216
Routed  22/25 Partitions, Violations =  216
Routed  23/25 Partitions, Violations =  216
Routed  24/25 Partitions, Violations =  216
Routed  25/25 Partitions, Violations =  216

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      216
        Diff net spacing : 24
        Less than minimum width : 1
        Same net spacing : 7
        Short : 184

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 63 aligned/redundant DRCs. (ZRT-305)

DR finished with 153 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      153
        Diff net spacing : 15
        Less than minimum width : 1
        Same net spacing : 7
        Short : 130



Total Wire Length =                    13523 micron
Total Number of Contacts =             5865
Total Number of Wires =                5199
Total Number of PtConns =              903
Total Number of Routed Wires =       5199
Total Routed Wire Length =           13404 micron
Total Number of Routed Contacts =       5865
        Layer             M1 :        226 micron
        Layer             M2 :       5767 micron
        Layer             M3 :       5599 micron
        Layer             M4 :       1361 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        270
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2670
        Via        VIA12SQ_C :       2691
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         16
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (17 / 5865 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2674    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2674    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.29% (17 / 5865 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
    Layer VIA2       =  0.00% (0      / 2674    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (17 / 5865 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2674    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2674    vias)
    Layer VIA3       =  0.00% (0      / 270     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (270     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 153
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_6
Information: Saving 'UART:uart.design' to 'UART:DR_iter_6.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   10
Routed  2/25 Partitions, Violations =   22
Routed  3/25 Partitions, Violations =   30
Routed  4/25 Partitions, Violations =   32
Routed  5/25 Partitions, Violations =   36
Routed  6/25 Partitions, Violations =   49
Routed  7/25 Partitions, Violations =   55
Routed  8/25 Partitions, Violations =   72
Routed  9/25 Partitions, Violations =   84
Routed  10/25 Partitions, Violations =  92
Routed  11/25 Partitions, Violations =  98
Routed  12/25 Partitions, Violations =  121
Routed  13/25 Partitions, Violations =  130
Routed  14/25 Partitions, Violations =  144
Routed  15/25 Partitions, Violations =  144
Routed  16/25 Partitions, Violations =  140
Routed  17/25 Partitions, Violations =  143
Routed  18/25 Partitions, Violations =  151
Routed  19/25 Partitions, Violations =  151
Routed  20/25 Partitions, Violations =  151
Routed  21/25 Partitions, Violations =  176
Routed  22/25 Partitions, Violations =  176
Routed  23/25 Partitions, Violations =  176
Routed  24/25 Partitions, Violations =  176
Routed  25/25 Partitions, Violations =  176

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      176
        Diff net spacing : 19
        Same net spacing : 4
        Short : 153

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 38 aligned/redundant DRCs. (ZRT-305)

DR finished with 138 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      138
        Diff net spacing : 16
        Same net spacing : 4
        Short : 118



Total Wire Length =                    13516 micron
Total Number of Contacts =             5856
Total Number of Wires =                5173
Total Number of PtConns =              905
Total Number of Routed Wires =       5173
Total Routed Wire Length =           13396 micron
Total Number of Routed Contacts =       5856
        Layer             M1 :        224 micron
        Layer             M2 :       5764 micron
        Layer             M3 :       5596 micron
        Layer             M4 :       1362 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2667
        Via        VIA12SQ_C :       2689
        Via   VIA12SQ_C(rot) :        119
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         14
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.26% (15 / 5856 vias)
 
    Layer VIA1       =  0.53% (15     / 2842    vias)
        Weight 1     =  0.53% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.47% (2827    vias)
    Layer VIA2       =  0.00% (0      / 2671    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2671    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.26% (15 / 5856 vias)
 
    Layer VIA1       =  0.53% (15     / 2842    vias)
    Layer VIA2       =  0.00% (0      / 2671    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.26% (15 / 5856 vias)
 
    Layer VIA1       =  0.53% (15     / 2842    vias)
        Weight 1     =  0.53% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.47% (2827    vias)
    Layer VIA2       =  0.00% (0      / 2671    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2671    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 138
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_7
Information: Saving 'UART:uart.design' to 'UART:DR_iter_7.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   15
Routed  2/25 Partitions, Violations =   28
Routed  3/25 Partitions, Violations =   31
Routed  4/25 Partitions, Violations =   32
Routed  5/25 Partitions, Violations =   36
Routed  6/25 Partitions, Violations =   53
Routed  7/25 Partitions, Violations =   62
Routed  8/25 Partitions, Violations =   77
Routed  9/25 Partitions, Violations =   86
Routed  10/25 Partitions, Violations =  94
Routed  11/25 Partitions, Violations =  98
Routed  12/25 Partitions, Violations =  122
Routed  13/25 Partitions, Violations =  127
Routed  14/25 Partitions, Violations =  155
Routed  15/25 Partitions, Violations =  155
Routed  16/25 Partitions, Violations =  151
Routed  17/25 Partitions, Violations =  154
Routed  18/25 Partitions, Violations =  161
Routed  19/25 Partitions, Violations =  161
Routed  20/25 Partitions, Violations =  161
Routed  21/25 Partitions, Violations =  194
Routed  22/25 Partitions, Violations =  194
Routed  23/25 Partitions, Violations =  194
Routed  24/25 Partitions, Violations =  194
Routed  25/25 Partitions, Violations =  194

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      194
        Diff net spacing : 17
        Same net spacing : 3
        Short : 174

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 53 aligned/redundant DRCs. (ZRT-305)

DR finished with 141 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      141
        Diff net spacing : 13
        Same net spacing : 3
        Short : 125



Total Wire Length =                    13520 micron
Total Number of Contacts =             5861
Total Number of Wires =                5185
Total Number of PtConns =              905
Total Number of Routed Wires =       5185
Total Routed Wire Length =           13401 micron
Total Number of Routed Contacts =       5861
        Layer             M1 :        224 micron
        Layer             M2 :       5767 micron
        Layer             M3 :       5598 micron
        Layer             M4 :       1360 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2666
        Via        VIA12SQ_C :       2692
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         16
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (17 / 5861 vias)
 
    Layer VIA1       =  0.60% (17     / 2848    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2831    vias)
    Layer VIA2       =  0.00% (0      / 2670    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2670    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.29% (17 / 5861 vias)
 
    Layer VIA1       =  0.60% (17     / 2848    vias)
    Layer VIA2       =  0.00% (0      / 2670    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (17 / 5861 vias)
 
    Layer VIA1       =  0.60% (17     / 2848    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2831    vias)
    Layer VIA2       =  0.00% (0      / 2670    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2670    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 141
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_8
Information: Saving 'UART:uart.design' to 'UART:DR_iter_8.design'. (DES-028)
1
icc2_shell> 
icc2_shell> route_detail -max_number_iterations 1
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used   84  Alloctr   86  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   12
Routed  2/25 Partitions, Violations =   26
Routed  3/25 Partitions, Violations =   29
Routed  4/25 Partitions, Violations =   31
Routed  5/25 Partitions, Violations =   35
Routed  6/25 Partitions, Violations =   47
Routed  7/25 Partitions, Violations =   53
Routed  8/25 Partitions, Violations =   69
Routed  9/25 Partitions, Violations =   81
Routed  10/25 Partitions, Violations =  82
Routed  11/25 Partitions, Violations =  86
Routed  12/25 Partitions, Violations =  112
Routed  13/25 Partitions, Violations =  122
Routed  14/25 Partitions, Violations =  147
Routed  15/25 Partitions, Violations =  147
Routed  16/25 Partitions, Violations =  147
Routed  17/25 Partitions, Violations =  150
Routed  18/25 Partitions, Violations =  160
Routed  19/25 Partitions, Violations =  160
Routed  20/25 Partitions, Violations =  160
Routed  21/25 Partitions, Violations =  195
Routed  22/25 Partitions, Violations =  195
Routed  23/25 Partitions, Violations =  195
Routed  24/25 Partitions, Violations =  195
Routed  25/25 Partitions, Violations =  195

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      195
        Diff net spacing : 21
        Less than minimum width : 1
        Same net spacing : 8
        Short : 165

[Iter 0] Elapsed real time: 0:00:01 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[Iter 0] Stage (MB): Used   93  Alloctr   95  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 25 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:01 
[DR] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:01 
[DR: Done] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:01
[DR: Done] Stage (MB): Used   78  Alloctr   80  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 53 aligned/redundant DRCs. (ZRT-305)

DR finished with 142 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      142
        Diff net spacing : 12
        Less than minimum width : 1
        Same net spacing : 7
        Short : 122



Total Wire Length =                    13516 micron
Total Number of Contacts =             5858
Total Number of Wires =                5183
Total Number of PtConns =              903
Total Number of Routed Wires =       5183
Total Routed Wire Length =           13397 micron
Total Number of Routed Contacts =       5858
        Layer             M1 :        224 micron
        Layer             M2 :       5764 micron
        Layer             M3 :       5597 micron
        Layer             M4 :       1360 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        269
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2667
        Via        VIA12SQ_C :       2690
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         14
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.26% (15 / 5858 vias)
 
    Layer VIA1       =  0.53% (15     / 2844    vias)
        Weight 1     =  0.53% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.47% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2671    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2671    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.26% (15 / 5858 vias)
 
    Layer VIA1       =  0.53% (15     / 2844    vias)
    Layer VIA2       =  0.00% (0      / 2671    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.26% (15 / 5858 vias)
 
    Layer VIA1       =  0.53% (15     / 2844    vias)
        Weight 1     =  0.53% (15      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.47% (2829    vias)
    Layer VIA2       =  0.00% (0      / 2671    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2671    vias)
    Layer VIA3       =  0.00% (0      / 269     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (269     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 142
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Topology ECO not run, no qualifying violations or in frozen nets.
Updating the database ...
icc2_shell> save_block -as DR_iter_9
Information: Saving 'UART:uart.design' to 'UART:DR_iter_9.design'. (DES-028)
1
icc2_shell> 
icc2_shell> remove_redundant_shapes -report_changed_nets true
Information: Using 1 threads for routing. (ZRT-444)
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Updating the database ...
icc2_shell> optimize_routability -route
Total DRC Err: 0
Total Cells w/ DRC Err: 0
Total PinDensity DRC Err: 0
Total Cells w/ PinD DRC Err: 0
There are 0 cells with pin density DRC err.
Set keepout on 0 cells
There are no cells that met requirement to set keepout margins.
icc2_shell> optimize_routes -max_detail_route_iterations 5
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)
Loading timing information to the router from design
Timing information loaded to the router.
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'

Information: RC layer preference is turned on for this design. (ZRT-613)
[Dr init] Elapsed real time: 0:00:00 
[Dr init] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[Dr init] Stage (MB): Used    6  Alloctr    6  Proc    0 
[Dr init] Total (MB): Used   85  Alloctr   87  Proc 1720 
Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Information: Using 1 threads for routing. (ZRT-444)
Start DR iteration 0: uniform partition
Routed  1/25 Partitions, Violations =   12
Routed  2/25 Partitions, Violations =   26
Routed  3/25 Partitions, Violations =   29
Routed  4/25 Partitions, Violations =   31
Routed  5/25 Partitions, Violations =   35
Routed  6/25 Partitions, Violations =   44
Routed  7/25 Partitions, Violations =   50
Routed  8/25 Partitions, Violations =   65
Routed  9/25 Partitions, Violations =   77
Routed  10/25 Partitions, Violations =  81
Routed  11/25 Partitions, Violations =  85
Routed  12/25 Partitions, Violations =  112
Routed  13/25 Partitions, Violations =  122
Routed  14/25 Partitions, Violations =  147
Routed  15/25 Partitions, Violations =  147
Routed  16/25 Partitions, Violations =  147
Routed  17/25 Partitions, Violations =  150
Routed  18/25 Partitions, Violations =  160
Routed  19/25 Partitions, Violations =  160
Routed  20/25 Partitions, Violations =  160
Routed  21/25 Partitions, Violations =  195
Routed  22/25 Partitions, Violations =  195
Routed  23/25 Partitions, Violations =  195
Routed  24/25 Partitions, Violations =  195
Routed  25/25 Partitions, Violations =  195

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      195
        Diff net spacing : 21
        Less than minimum width : 1
        Same net spacing : 8
        Short : 165

[OptimzeIter 0] Elapsed real time: 0:00:00 
[OptimzeIter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[OptimzeIter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[OptimzeIter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 
Start DR iteration 0: non-uniform partition
Routed  1/32 Partitions, Violations =   187
Routed  2/32 Partitions, Violations =   188
Routed  3/32 Partitions, Violations =   186
Routed  4/32 Partitions, Violations =   184
Routed  5/32 Partitions, Violations =   184
Routed  6/32 Partitions, Violations =   184
Routed  7/32 Partitions, Violations =   180
Routed  8/32 Partitions, Violations =   180
Routed  9/32 Partitions, Violations =   179
Routed  10/32 Partitions, Violations =  176
Routed  11/32 Partitions, Violations =  174
Routed  12/32 Partitions, Violations =  178
Routed  13/32 Partitions, Violations =  182
Routed  14/32 Partitions, Violations =  179
Routed  15/32 Partitions, Violations =  179
Routed  16/32 Partitions, Violations =  179
Routed  17/32 Partitions, Violations =  179
Routed  18/32 Partitions, Violations =  179
Routed  19/32 Partitions, Violations =  179
Routed  20/32 Partitions, Violations =  179
Routed  21/32 Partitions, Violations =  182
Routed  22/32 Partitions, Violations =  184
Routed  23/32 Partitions, Violations =  184
Routed  24/32 Partitions, Violations =  184
Routed  25/32 Partitions, Violations =  185
Routed  26/32 Partitions, Violations =  184
Routed  27/32 Partitions, Violations =  188
Routed  28/32 Partitions, Violations =  188
Routed  29/32 Partitions, Violations =  188
Routed  30/32 Partitions, Violations =  191
Routed  31/32 Partitions, Violations =  187
Routed  32/32 Partitions, Violations =  187

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      187
        Diff net spacing : 9
        Same net spacing : 4
        Short : 174

[Iter 0] Elapsed real time: 0:00:02 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:01 total=0:00:02
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 32 parts

Start DR iteration 1: uniform partition
Routed  1/36 Partitions, Violations =   190
Routed  2/36 Partitions, Violations =   193
Routed  3/36 Partitions, Violations =   187
Routed  4/36 Partitions, Violations =   187
Routed  5/36 Partitions, Violations =   187
Routed  6/36 Partitions, Violations =   187
Routed  7/36 Partitions, Violations =   187
Routed  8/36 Partitions, Violations =   187
Routed  9/36 Partitions, Violations =   187
Routed  10/36 Partitions, Violations =  187
Routed  11/36 Partitions, Violations =  187
Routed  12/36 Partitions, Violations =  187
Routed  13/36 Partitions, Violations =  187
Routed  14/36 Partitions, Violations =  187
Routed  15/36 Partitions, Violations =  187
Routed  16/36 Partitions, Violations =  187
Routed  17/36 Partitions, Violations =  187
Routed  18/36 Partitions, Violations =  187
Routed  19/36 Partitions, Violations =  187
Routed  20/36 Partitions, Violations =  187
Routed  21/36 Partitions, Violations =  187
Routed  22/36 Partitions, Violations =  187
Routed  23/36 Partitions, Violations =  187
Routed  24/36 Partitions, Violations =  187
Routed  25/36 Partitions, Violations =  187
Routed  26/36 Partitions, Violations =  187
Routed  27/36 Partitions, Violations =  187
Routed  28/36 Partitions, Violations =  188
Routed  29/36 Partitions, Violations =  190
Routed  30/36 Partitions, Violations =  190
Routed  31/36 Partitions, Violations =  190
Routed  32/36 Partitions, Violations =  191
Routed  33/36 Partitions, Violations =  191
Routed  34/36 Partitions, Violations =  191
Routed  35/36 Partitions, Violations =  191
Routed  36/36 Partitions, Violations =  191

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      191
        Diff net spacing : 9
        Same net spacing : 4
        Short : 178

[OptimzeIter 1] Elapsed real time: 0:00:02 
[OptimzeIter 1] Elapsed cpu  time: sys=0:00:00 usr=0:00:02 total=0:00:02
[OptimzeIter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[OptimzeIter 1] Total (MB): Used   94  Alloctr   97  Proc 1720 
Start DR iteration 0: non-uniform partition
Routed  1/21 Partitions, Violations =   190
Routed  2/21 Partitions, Violations =   188
Routed  3/21 Partitions, Violations =   182
Routed  4/21 Partitions, Violations =   179
Routed  5/21 Partitions, Violations =   178
Routed  6/21 Partitions, Violations =   176
Routed  7/21 Partitions, Violations =   178
Routed  8/21 Partitions, Violations =   179
Routed  9/21 Partitions, Violations =   181
Routed  10/21 Partitions, Violations =  182
Routed  11/21 Partitions, Violations =  181
Routed  12/21 Partitions, Violations =  184
Routed  13/21 Partitions, Violations =  184
Routed  14/21 Partitions, Violations =  187
Routed  15/21 Partitions, Violations =  193
Routed  16/21 Partitions, Violations =  195
Routed  17/21 Partitions, Violations =  195
Routed  18/21 Partitions, Violations =  190
Routed  19/21 Partitions, Violations =  190
Routed  20/21 Partitions, Violations =  192
Routed  21/21 Partitions, Violations =  197

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      197
        Diff net spacing : 14
        Same net spacing : 5
        Short : 178

[Iter 0] Elapsed real time: 0:00:04 
[Iter 0] Elapsed cpu  time: sys=0:00:00 usr=0:00:03 total=0:00:04
[Iter 0] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 0] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 0 with 21 parts

Start DR iteration 1: non-uniform partition
Routed  1/21 Partitions, Violations =   199
Routed  2/21 Partitions, Violations =   198
Routed  3/21 Partitions, Violations =   200
Routed  4/21 Partitions, Violations =   198
Routed  5/21 Partitions, Violations =   188
Routed  6/21 Partitions, Violations =   189
Routed  7/21 Partitions, Violations =   189
Routed  8/21 Partitions, Violations =   189
Routed  9/21 Partitions, Violations =   192
Routed  10/21 Partitions, Violations =  190
Routed  11/21 Partitions, Violations =  191
Routed  12/21 Partitions, Violations =  191
Routed  13/21 Partitions, Violations =  191
Routed  14/21 Partitions, Violations =  187
Routed  15/21 Partitions, Violations =  187
Routed  16/21 Partitions, Violations =  189
Routed  17/21 Partitions, Violations =  191
Routed  18/21 Partitions, Violations =  189
Routed  19/21 Partitions, Violations =  189
Routed  20/21 Partitions, Violations =  191
Routed  21/21 Partitions, Violations =  192

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      192
        Diff net spacing : 12
        Same net spacing : 4
        Short : 176

[Iter 1] Elapsed real time: 0:00:05 
[Iter 1] Elapsed cpu  time: sys=0:00:01 usr=0:00:04 total=0:00:05
[Iter 1] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 1] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 1 with 21 parts

Start DR iteration 2: non-uniform partition
Routed  1/18 Partitions, Violations =   184
Routed  2/18 Partitions, Violations =   181
Routed  3/18 Partitions, Violations =   178
Routed  4/18 Partitions, Violations =   169
Routed  5/18 Partitions, Violations =   172
Routed  6/18 Partitions, Violations =   167
Routed  7/18 Partitions, Violations =   164
Routed  8/18 Partitions, Violations =   163
Routed  9/18 Partitions, Violations =   163
Routed  10/18 Partitions, Violations =  166
Routed  11/18 Partitions, Violations =  167
Routed  12/18 Partitions, Violations =  169
Routed  13/18 Partitions, Violations =  171
Routed  14/18 Partitions, Violations =  174
Routed  15/18 Partitions, Violations =  174
Routed  16/18 Partitions, Violations =  175
Routed  17/18 Partitions, Violations =  175
Routed  18/18 Partitions, Violations =  178

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      178
        Diff net spacing : 11
        Same net spacing : 4
        Short : 163

[Iter 2] Elapsed real time: 0:00:07 
[Iter 2] Elapsed cpu  time: sys=0:00:01 usr=0:00:06 total=0:00:07
[Iter 2] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 2] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 2 with 18 parts

Start DR iteration 3: non-uniform partition
Routed  1/19 Partitions, Violations =   175
Routed  2/19 Partitions, Violations =   170
Routed  3/19 Partitions, Violations =   167
Routed  4/19 Partitions, Violations =   159
Routed  5/19 Partitions, Violations =   157
Routed  6/19 Partitions, Violations =   158
Routed  7/19 Partitions, Violations =   154
Routed  8/19 Partitions, Violations =   155
Routed  9/19 Partitions, Violations =   154
Routed  10/19 Partitions, Violations =  159
Routed  11/19 Partitions, Violations =  162
Routed  12/19 Partitions, Violations =  162
Routed  13/19 Partitions, Violations =  161
Routed  14/19 Partitions, Violations =  161
Routed  15/19 Partitions, Violations =  159
Routed  16/19 Partitions, Violations =  170
Routed  17/19 Partitions, Violations =  171
Routed  18/19 Partitions, Violations =  175
Routed  19/19 Partitions, Violations =  176

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      176
        Diff net spacing : 18
        Same net spacing : 4
        Short : 154

[Iter 3] Elapsed real time: 0:00:10 
[Iter 3] Elapsed cpu  time: sys=0:00:01 usr=0:00:08 total=0:00:10
[Iter 3] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 3] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 3 with 19 parts

Start DR iteration 4: non-uniform partition
Routed  1/18 Partitions, Violations =   172
Routed  2/18 Partitions, Violations =   166
Routed  3/18 Partitions, Violations =   165
Routed  4/18 Partitions, Violations =   174
Routed  5/18 Partitions, Violations =   170
Routed  6/18 Partitions, Violations =   169
Routed  7/18 Partitions, Violations =   168
Routed  8/18 Partitions, Violations =   164
Routed  9/18 Partitions, Violations =   167
Routed  10/18 Partitions, Violations =  167
Routed  11/18 Partitions, Violations =  157
Routed  12/18 Partitions, Violations =  160
Routed  13/18 Partitions, Violations =  160
Routed  14/18 Partitions, Violations =  160
Routed  15/18 Partitions, Violations =  163
Routed  16/18 Partitions, Violations =  166
Routed  17/18 Partitions, Violations =  159
Routed  18/18 Partitions, Violations =  159

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      159
        Diff net spacing : 17
        Less than minimum width : 1
        Same net spacing : 3
        Short : 138

[Iter 4] Elapsed real time: 0:00:12 
[Iter 4] Elapsed cpu  time: sys=0:00:02 usr=0:00:10 total=0:00:12
[Iter 4] Stage (MB): Used   15  Alloctr   15  Proc    0 
[Iter 4] Total (MB): Used   94  Alloctr   97  Proc 1720 

End DR iteration 4 with 18 parts

Stop DR since reached max number of iterations

Information: Detail Routing terminated early because DRCs were not converging: false (ZRT-312)
[DR] Elapsed real time: 0:00:12 
[DR] Elapsed cpu  time: sys=0:00:02 usr=0:00:10 total=0:00:12
[DR] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR] Total (MB): Used   79  Alloctr   82  Proc 1720 
[DR: Done] Elapsed real time: 0:00:12 
[DR: Done] Elapsed cpu  time: sys=0:00:02 usr=0:00:10 total=0:00:12
[DR: Done] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DR: Done] Total (MB): Used   79  Alloctr   82  Proc 1720 

DR finished with 0 open nets, of which 0 are frozen
Information: Merged away 30 aligned/redundant DRCs. (ZRT-305)

DR finished with 129 violations

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      129
        Diff net spacing : 15
        Less than minimum width : 1
        Same net spacing : 3
        Short : 110



Total Wire Length =                    13505 micron
Total Number of Contacts =             5795
Total Number of Wires =                5134
Total Number of PtConns =              895
Total Number of Routed Wires =       5134
Total Routed Wire Length =           13386 micron
Total Number of Routed Contacts =       5795
        Layer             M1 :        226 micron
        Layer             M2 :       5779 micron
        Layer             M3 :       5573 micron
        Layer             M4 :       1357 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        271
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2599
        Via        VIA12SQ_C :       2691
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         16
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (17 / 5795 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2603    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2603    vias)
    Layer VIA3       =  0.00% (0      / 271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (271     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.29% (17 / 5795 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
    Layer VIA2       =  0.00% (0      / 2603    vias)
    Layer VIA3       =  0.00% (0      / 271     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (17 / 5795 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2603    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2603    vias)
    Layer VIA3       =  0.00% (0      / 271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (271     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 

Total number of nets = 1173
0 open nets, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 129
Total number of antenna violations = antenna checking not active
Information: Routes in non-preferred voltage areas = 0 (ZRT-559)

Updating the database ...
icc2_shell> 
icc2_shell> save_block -as route_end
Information: Saving 'UART:uart.design' to 'UART:route_end.design'. (DES-028)
1
icc2_shell> ###### check results
icc2_shell> check_routes
Turn off antenna since no rule is specified
Cell Min-Routing-Layer = M1
Cell Max-Routing-Layer = M7
Warning: Cannot find a default contact code for layer CO. (ZRT-022)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: There is no constraint to limit maximum number of secondary power and ground (PG) pins in a cluster. (ZRT-536)
Warning: Ignore 2 top cell ports with no pins. (ZRT-027)
Skipping 4 internal pins that are not physical. Set route.common.verbose_level to > 0 and run routing command to get skipped pin names.
Info: number of net_type_blockage: 0 
Warning: Standard cell pin AOBUFX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOBUFX4_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_HVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX1_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX2_LVT/VDDG has no valid via regions. (ZRT-044)
Warning: Standard cell pin AOINVX4_LVT/VDDG has no valid via regions. (ZRT-044)


Start checking for open nets ... 

Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen

Check 1173 nets, 0 have Errors

[CHECK OPEN NETS] Elapsed real time: 0:00:00 
[CHECK OPEN NETS] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[CHECK OPEN NETS] Stage (MB): Used    0  Alloctr    0  Proc    0 
[CHECK OPEN NETS] Total (MB): Used   79  Alloctr   81  Proc 1720 
Printing options for 'route.common.*'
common.rc_driven_setup_effort_level                     :        high                

Printing options for 'route.detail.*'
detail.force_end_on_preferred_grid                      :        true                
detail.timing_driven                                    :        true                

Printing options for 'route.auto_via_ladder.*'


Begin full DRC check ...

Information: Using 1 threads for routing. (ZRT-444)
Checked 1/4 Partitions, Violations =    140
Checked 2/4 Partitions, Violations =    153
Checked 3/4 Partitions, Violations =    153
Checked 4/4 Partitions, Violations =    153
[DRC CHECK] Elapsed real time: 0:00:00 
[DRC CHECK] Elapsed cpu  time: sys=0:00:00 usr=0:00:00 total=0:00:00
[DRC CHECK] Stage (MB): Used    0  Alloctr    0  Proc    0 
[DRC CHECK] Total (MB): Used   94  Alloctr   96  Proc 1720 
Warning: No antenna rules defined, Skip antenna analysis. (ZRT-309)
Information: Merged away 24 aligned/redundant DRCs. (ZRT-305)

DRC-SUMMARY:
        @@@@@@@ TOTAL VIOLATIONS =      129
        Diff net spacing : 15
        Less than minimum width : 1
        Same net spacing : 3
        Short : 110


Total Wire Length =                    13505 micron
Total Number of Contacts =             5795
Total Number of Wires =                5134
Total Number of PtConns =              895
Total Number of Routed Wires =       5134
Total Routed Wire Length =           13387 micron
Total Number of Routed Contacts =       5795
        Layer             M1 :        226 micron
        Layer             M2 :       5779 micron
        Layer             M3 :       5573 micron
        Layer             M4 :       1357 micron
        Layer             M5 :        455 micron
        Layer             M6 :        115 micron
        Layer             M7 :          0 micron
        Layer             M8 :          0 micron
        Layer             M9 :          0 micron
        Layer           MRDL :          0 micron
        Via        VIA56SQ_C :         11
        Via   VIA45SQ_C(rot) :         63
        Via        VIA34SQ_C :        271
        Via        VIA23SQ_C :          4
        Via   VIA23SQ_C(rot) :       2599
        Via        VIA12SQ_C :       2691
        Via   VIA12SQ_C(rot) :        120
        Via       VIA12BAR_C :         19
        Via    VIA12SQ_C_2x1 :         16
        Via      VIA12SQ_2x1 :          1

 
Redundant via conversion report:
--------------------------------

  Total optimized via conversion rate =  0.29% (17 / 5795 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2603    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2603    vias)
    Layer VIA3       =  0.00% (0      / 271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (271     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 
  Total double via conversion rate    =  0.29% (17 / 5795 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
    Layer VIA2       =  0.00% (0      / 2603    vias)
    Layer VIA3       =  0.00% (0      / 271     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
 
  The optimized via conversion rate based on total routed via count =  0.29% (17 / 5795 vias)
 
    Layer VIA1       =  0.60% (17     / 2847    vias)
        Weight 1     =  0.60% (17      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 99.40% (2830    vias)
    Layer VIA2       =  0.00% (0      / 2603    vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (2603    vias)
    Layer VIA3       =  0.00% (0      / 271     vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (271     vias)
    Layer VIA4       =  0.00% (0      / 63      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (63      vias)
    Layer VIA5       =  0.00% (0      / 11      vias)
        Un-optimized =  0.00% (0       vias)
        Un-mapped    = 100.00% (11      vias)
 


Verify Summary:

Total number of nets = 1173, of which 0 are not extracted
Total number of open nets = 0, of which 0 are frozen
Total number of excluded ports = 0 ports of 0 unplaced cells connected to 0 nets
                                 0 ports without pins of 0 cells connected to 0 nets
                                 0 ports of 0 cover cells connected to 0 non-pg nets
Total number of DRCs = 129
Total number of antenna violations = no antenna rules defined
Total number of tie to rail violations = not checked
Total number of tie to rail directly violations = not checked


icc2_shell> check_lvs -max_errors 0
Information: Using 1 threads for LVS
Begin building search trees for block UART:uart.design
Done building search trees for block UART:uart.design (time 0s)
[Check Short] Stage 1   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 1-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 2   Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected short violation. Net1: VDD. Net2: n156. BBox: (6.3590 6.2080)(6.4090 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ZBUF_5. BBox: (58.9510 29.3380)(59.3050 29.3650). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_374. BBox: (57.1270 29.5960)(57.7850 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_370. BBox: (55.9110 29.5960)(56.2650 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_343. BBox: (55.6070 29.3380)(56.2650 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_109. BBox: (54.6950 29.5960)(55.0490 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_108. BBox: (54.3910 29.3380)(54.7450 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n141. BBox: (53.3270 29.3380)(53.3770 29.3750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_102. BBox: (51.6550 29.5960)(52.3130 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n351. BBox: (52.8710 29.5990)(52.9210 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_94. BBox: (51.0470 29.3380)(51.7050 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_99. BBox: (48.9190 29.5960)(49.2730 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_92. BBox: (48.6150 29.3380)(48.9690 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_91. BBox: (49.8310 29.3380)(50.1850 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n272. BBox: (49.8310 29.6060)(49.8810 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_97. BBox: (47.7030 29.5960)(48.0570 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n339. BBox: (46.9430 29.3380)(46.9930 29.3770). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_37. BBox: (45.2710 29.5960)(45.6250 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1037. BBox: (45.1190 29.3380)(45.4730 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_93. BBox: (43.9030 29.3380)(44.2570 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/N38. BBox: (44.0550 29.6090)(44.4090 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_35. BBox: (40.8630 29.3380)(41.5210 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_231. BBox: (38.1270 29.5960)(38.4810 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n283. BBox: (37.6710 29.3380)(37.7210 29.3750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_452. BBox: (36.9110 29.5960)(37.2650 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_451. BBox: (35.6950 29.5960)(36.0490 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_233. BBox: (36.3030 29.3380)(36.9610 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_867. BBox: (34.4790 29.5960)(34.8330 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n282. BBox: (34.4790 29.3380)(34.5290 29.3700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_43. BBox: (32.5030 29.3380)(32.8570 29.3650). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (33.6270 29.5880)(33.9610 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n162. BBox: (29.7670 29.3380)(29.8170 29.3600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_509. BBox: (28.3990 29.5960)(29.0570 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_45. BBox: (28.0950 29.3380)(28.4490 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_507. BBox: (27.1830 29.5960)(27.5370 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_44. BBox: (26.8790 29.3380)(27.2330 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_537. BBox: (25.6630 29.5960)(26.3210 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_284. BBox: (25.6630 29.3380)(26.0170 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_517. BBox: (24.1430 29.3380)(24.8010 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_485. BBox: (22.6230 29.3380)(23.2810 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_577. BBox: (21.1030 29.3380)(21.7610 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n222. BBox: (21.7110 29.6160)(21.7610 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_16. BBox: (19.8870 29.5960)(20.5450 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1027. BBox: (18.9750 29.3380)(20.2410 29.3810). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ZBUF_1. BBox: (18.0630 29.5960)(18.7210 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (18.3670 29.3380)(18.4170 29.3620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[7]. BBox: (18.0630 29.3380)(18.1130 29.3620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (16.2390 29.6140)(16.2890 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[0]. BBox: (15.9350 29.6140)(15.9850 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (14.9930 29.3380)(15.1650 29.3920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_708. BBox: (13.8070 29.3380)(14.1610 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_988. BBox: (12.5910 29.3380)(12.9450 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_980. BBox: (11.6790 29.5960)(12.0330 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (12.8650 29.5840)(13.0370 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_979. BBox: (11.0710 29.3380)(11.7290 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_977. BBox: (10.1590 29.5960)(10.8170 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_978. BBox: (9.5510 29.3380)(10.2090 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N54. BBox: (9.2470 29.6100)(9.2970 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_473. BBox: (8.0310 29.3380)(8.6890 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_472. BBox: (6.8150 29.3380)(7.1690 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_274. BBox: (74.9110 27.6660)(75.2650 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_10. BBox: (74.6070 27.9320)(75.2650 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_796. BBox: (71.8710 27.9320)(72.2250 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_242. BBox: (72.1750 27.6660)(72.8330 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_241. BBox: (70.9590 27.6660)(71.3130 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (68.3750 27.9650)(68.4250 28.1480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (68.3750 27.9650)(68.4250 28.0150). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n290. BBox: (67.9190 27.6660)(67.9690 27.6990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (68.4970 27.9050)(68.6690 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (68.3750 27.9650)(68.4250 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (68.3750 27.9650)(68.5770 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_742. BBox: (67.1590 27.9320)(67.5130 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_359. BBox: (65.6390 27.9320)(66.2970 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_358. BBox: (64.1190 27.9320)(64.7770 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n295. BBox: (63.5110 27.6660)(63.5610 27.6990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n293. BBox: (64.1190 27.6660)(64.1690 27.7100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_404. BBox: (62.5990 27.9320)(63.2570 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_341. BBox: (61.6870 27.6660)(62.3450 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_340. BBox: (60.1670 27.6660)(60.8250 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_149. BBox: (61.0790 27.9320)(61.7370 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n297. BBox: (59.8630 27.9220)(59.9130 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_339. BBox: (58.6470 27.6660)(59.3050 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_5. BBox: (58.9510 27.9470)(59.3050 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_336. BBox: (57.4310 27.6660)(57.7850 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_343. BBox: (55.6070 27.9320)(56.2650 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_108. BBox: (54.3910 27.9320)(54.7450 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n141. BBox: (53.3270 27.9400)(53.3770 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/state_reg[1]. BBox: (54.6950 27.6660)(54.7450 27.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (52.8610 27.4790)(52.9110 27.5290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (52.7950 27.6660)(53.9250 27.7280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_94. BBox: (51.0470 27.9320)(51.7050 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n279. BBox: (50.1350 27.6660)(50.1850 27.6990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_92. BBox: (48.6150 27.9320)(48.9690 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_91. BBox: (49.8310 27.9320)(50.1850 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n401. BBox: (47.3990 27.6660)(47.4490 27.6710). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_562. BBox: (47.7770 27.6660)(47.9350 27.7280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n339. BBox: (46.9430 27.9500)(46.9930 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_554. BBox: (46.1830 27.6660)(46.8410 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1037. BBox: (45.1190 27.9320)(45.4730 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_93. BBox: (43.9030 27.9320)(44.2570 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n281. BBox: (44.9670 27.6660)(45.0170 27.7100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n384. BBox: (42.9910 27.6660)(43.3750 27.7190). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: aps_rename_1_. BBox: (42.6870 27.6660)(42.7370 27.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_48. BBox: (40.6800 27.4790)(40.7300 27.5290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_35. BBox: (40.8630 27.9320)(41.5210 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_48. BBox: (40.6350 27.6660)(41.7650 27.7280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_48. BBox: (40.6800 27.6660)(40.7300 27.6890). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n283. BBox: (37.6710 27.9400)(37.7210 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_233. BBox: (36.3030 27.9320)(36.9610 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_868. BBox: (35.2390 27.6660)(35.5930 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n282. BBox: (34.4790 27.9500)(34.5290 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_452. BBox: (34.8430 27.9130)(35.0150 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_43. BBox: (32.5030 27.9470)(32.8570 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_508. BBox: (30.9830 27.6660)(31.6410 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_299. BBox: (29.4630 27.6660)(30.1210 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n162. BBox: (29.7670 27.9370)(29.8170 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_45. BBox: (28.0950 27.9320)(28.4490 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/state_reg[1]. BBox: (28.2470 27.6660)(28.2970 27.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (26.4230 27.4790)(26.4730 27.5290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_44. BBox: (26.8790 27.9320)(27.2330 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (26.3470 27.6660)(27.4770 27.7280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (26.4230 27.6660)(26.4730 27.6890). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_284. BBox: (25.6630 27.9320)(26.0170 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_517. BBox: (24.1430 27.9320)(24.8010 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_485. BBox: (22.6230 27.9320)(23.2810 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_577. BBox: (21.1030 27.9320)(21.7610 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_484. BBox: (22.1670 27.6660)(22.8250 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_516. BBox: (20.6470 27.6660)(21.3050 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_285. BBox: (19.4310 27.6660)(19.7850 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1027. BBox: (18.9750 27.9320)(20.2410 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n234. BBox: (17.7590 27.6660)(17.8090 27.6990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[7]. BBox: (18.0630 27.9640)(18.1130 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (16.2120 28.1030)(16.2620 28.1530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (16.1630 27.9040)(17.2930 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (16.2120 27.9430)(16.2620 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_708. BBox: (13.8070 27.9320)(14.1610 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_661. BBox: (13.9590 27.6660)(14.6170 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_988. BBox: (12.5910 27.9320)(12.9450 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_802. BBox: (12.4390 27.6660)(13.0970 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_979. BBox: (11.0710 27.9320)(11.7290 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_885. BBox: (11.2230 27.6660)(11.5770 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_803. BBox: (10.0070 27.6660)(10.3610 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_978. BBox: (9.5510 27.9320)(10.2090 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_849. BBox: (8.7910 27.6660)(9.1450 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_848. BBox: (7.2710 27.6660)(7.9290 27.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_473. BBox: (8.0310 27.9320)(8.6890 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_472. BBox: (6.8150 27.9320)(7.1690 27.9660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n235. BBox: (6.3590 27.6660)(6.4090 27.6850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_274. BBox: (74.9110 26.2520)(75.2650 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1014. BBox: (74.9110 25.9940)(75.2650 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_489. BBox: (73.6950 25.9940)(74.0490 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_360. BBox: (71.2630 25.9940)(71.6170 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_348. BBox: (72.4790 25.9940)(72.8330 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_242. BBox: (72.1750 26.2520)(72.8330 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_241. BBox: (70.9590 26.2520)(71.3130 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (70.4110 25.9940)(70.7450 26.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n290. BBox: (67.9190 26.2570)(67.9690 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_512. BBox: (66.0950 25.9940)(66.4490 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_361. BBox: (67.3110 25.9940)(67.6650 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_356. BBox: (64.8790 25.9940)(65.2330 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n295. BBox: (63.5110 26.2570)(63.5610 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n293. BBox: (64.1190 26.2650)(64.4730 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_341. BBox: (61.6870 26.2520)(62.3450 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (64.0270 25.9940)(64.3610 26.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_340. BBox: (60.1670 26.2520)(60.8250 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_339. BBox: (58.6470 26.2520)(59.3050 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_177. BBox: (58.7990 25.9940)(59.4570 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_336. BBox: (57.4310 26.2520)(57.7850 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n362. BBox: (54.9990 26.2700)(55.0490 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n348. BBox: (53.7830 25.9940)(53.8330 26.0220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n296. BBox: (54.3910 25.9940)(54.7450 26.0230). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/state_reg[1]. BBox: (54.6950 26.2700)(54.7450 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (51.6250 26.2400)(51.7970 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_107. BBox: (51.5030 25.9940)(51.8570 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_106. BBox: (50.2870 25.9940)(50.6410 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n279. BBox: (50.1350 26.2570)(50.1850 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n401. BBox: (47.3990 26.2790)(47.4490 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n289. BBox: (48.4630 25.9940)(48.5130 26.0330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_429. BBox: (47.2470 25.9940)(47.9050 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_554. BBox: (46.1830 26.2520)(46.8410 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_428. BBox: (46.0310 25.9940)(46.3850 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_546. BBox: (43.5990 25.9940)(43.9530 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_32. BBox: (44.8150 25.9940)(45.1690 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n281. BBox: (44.9670 26.2650)(45.3210 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_520. BBox: (42.0790 25.9940)(42.7370 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n384. BBox: (42.9910 26.2700)(43.0410 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: aps_rename_1_. BBox: (42.6870 26.2700)(42.7370 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_174. BBox: (40.5590 25.9940)(41.2170 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_335. BBox: (39.0390 25.9940)(39.6970 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (39.4650 26.2400)(39.6370 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/r_next[1]. BBox: (37.5190 25.9940)(37.5690 26.0310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_394. BBox: (36.6070 25.9940)(36.9610 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_868. BBox: (35.2390 26.2520)(35.5930 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n357. BBox: (33.8710 25.9940)(33.9210 26.0310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_572. BBox: (32.9590 25.9940)(33.3130 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (34.3870 26.2440)(34.7210 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_508. BBox: (30.9830 26.2520)(31.6410 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_294. BBox: (31.4390 25.9940)(32.0970 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_299. BBox: (29.4630 26.2520)(30.1210 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_293. BBox: (29.9190 25.9940)(30.5770 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_296. BBox: (28.3990 25.9940)(29.0570 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n369. BBox: (28.5510 26.2700)(28.6010 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/state_reg[1]. BBox: (28.2470 26.2700)(28.2970 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_292. BBox: (26.8790 25.9940)(27.5370 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_42. BBox: (25.6630 25.9940)(26.0170 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (25.1770 26.2400)(25.3490 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_515. BBox: (22.6230 25.9940)(23.2810 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_535. BBox: (21.4070 25.9940)(21.7610 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_484. BBox: (22.1670 26.2520)(22.8250 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_516. BBox: (20.6470 26.2520)(21.3050 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_514. BBox: (20.1910 25.9940)(20.5450 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_285. BBox: (19.4310 26.2520)(19.7850 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n149. BBox: (18.3670 25.9940)(18.4170 26.0090). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n234. BBox: (17.7590 26.2570)(17.8090 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N61. BBox: (16.5430 26.2660)(16.5930 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_884. BBox: (12.8950 25.9940)(17.8090 26.0370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_661. BBox: (13.9590 26.2520)(14.6170 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_802. BBox: (12.4390 26.2520)(13.0970 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_885. BBox: (11.2230 26.2520)(11.5770 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_803. BBox: (10.0070 26.2520)(10.3610 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_525. BBox: (10.7670 25.9940)(11.4250 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_873. BBox: (9.5510 25.9940)(9.9050 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_850. BBox: (8.3350 25.9940)(8.6890 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_849. BBox: (8.7910 26.2520)(9.1450 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_848. BBox: (7.2710 26.2520)(7.9290 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_847. BBox: (6.8150 25.9940)(7.4730 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_994. BBox: (5.5990 25.9940)(5.9530 26.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n235. BBox: (6.3590 26.2640)(6.4090 26.2940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1014. BBox: (74.9110 24.5880)(75.2650 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_489. BBox: (73.6950 24.5880)(74.0490 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_360. BBox: (71.2630 24.5880)(71.6170 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_348. BBox: (72.4790 24.5880)(72.8330 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n270. BBox: (72.4790 24.3220)(72.5290 24.3380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_62. BBox: (70.3510 24.3220)(71.0090 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_512. BBox: (66.0950 24.5880)(66.4490 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_361. BBox: (67.3110 24.5880)(67.6650 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1046. BBox: (66.2470 24.3220)(66.6010 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n194. BBox: (67.4630 24.3220)(67.5130 24.3660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_356. BBox: (64.8790 24.5880)(65.2330 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n333. BBox: (65.0310 24.3220)(65.3850 24.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_344. BBox: (63.3590 24.3220)(64.0170 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_338. BBox: (61.8390 24.3220)(62.4970 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_337. BBox: (60.3190 24.3220)(60.9770 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_177. BBox: (58.7990 24.5880)(59.4570 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_126. BBox: (58.7990 24.3220)(59.4570 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_127. BBox: (57.5830 24.3220)(57.9370 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_342. BBox: (56.3670 24.3220)(56.7210 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/state_reg[0]. BBox: (55.1510 24.3220)(55.2010 24.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (53.3110 24.1350)(53.3610 24.1850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n296. BBox: (54.3910 24.5780)(54.4410 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (53.2510 24.3220)(54.3810 24.3840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (53.3110 24.3220)(53.3610 24.3450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_107. BBox: (51.5030 24.5880)(51.8570 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_106. BBox: (50.2870 24.5880)(50.6410 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[7]. BBox: (50.5910 24.3220)(50.6410 24.3550). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n288. BBox: (49.3750 24.3220)(49.4250 24.3550). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_21. Net2: VSS. BBox: (48.7670 24.3220)(48.8170 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n289. BBox: (47.4730 24.3220)(47.6310 24.3840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n289. BBox: (48.4630 24.6060)(48.5130 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_429. BBox: (47.2470 24.5880)(47.9050 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n137. BBox: (47.0950 24.3220)(47.1450 24.3270). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_428. BBox: (46.0310 24.5880)(46.3850 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_33. BBox: (45.8790 24.3220)(46.5370 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_546. BBox: (43.5990 24.5880)(43.9530 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_34. BBox: (44.3590 24.3220)(45.0170 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_32. BBox: (44.8150 24.5880)(45.1690 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_520. BBox: (42.0790 24.5880)(42.7370 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: tx_empty. BBox: (43.1430 24.3220)(43.1930 24.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_174. BBox: (40.5590 24.5880)(41.2170 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_335. BBox: (39.0390 24.5880)(39.6970 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_333. BBox: (38.5830 24.3220)(39.2410 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_331. BBox: (37.3670 24.3220)(37.7210 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[1]. BBox: (37.5190 24.5890)(37.5690 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_396. BBox: (36.1510 24.3220)(36.5050 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_394. BBox: (36.6070 24.5880)(36.9610 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n163. BBox: (34.9350 24.3220)(34.9850 24.3660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_300. BBox: (33.7190 24.3220)(34.3770 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n357. BBox: (33.8710 24.5970)(33.9210 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_573. BBox: (32.5030 24.3220)(32.8570 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_572. BBox: (32.9590 24.5880)(33.3130 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_294. BBox: (31.4390 24.5880)(32.0970 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/state_reg[0]. BBox: (31.2870 24.3220)(31.3370 24.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (29.4630 24.1350)(29.5130 24.1850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_293. BBox: (29.9190 24.5880)(30.5770 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (29.3870 24.3220)(30.5170 24.3840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (29.4630 24.3220)(29.5130 24.3450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_296. BBox: (28.3990 24.5880)(29.0570 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_292. BBox: (26.8790 24.5880)(27.5370 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n230. BBox: (27.1830 24.3220)(27.2330 24.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_477. BBox: (24.9030 24.3220)(25.5610 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_42. BBox: (25.6630 24.5880)(26.0170 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_538. BBox: (23.6870 24.3220)(24.0410 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_515. BBox: (22.6230 24.5880)(23.2810 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_535. BBox: (21.4070 24.5880)(21.7610 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_514. BBox: (20.1910 24.5880)(20.5450 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n149. BBox: (18.3670 24.6170)(18.4170 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_285. BBox: (18.7450 24.5600)(18.9030 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n210. BBox: (15.3270 24.3220)(20.2410 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_884. BBox: (12.8950 24.5880)(17.8090 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_662. BBox: (12.8950 24.3220)(13.2490 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_526. BBox: (11.3750 24.3220)(12.0330 24.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_525. BBox: (10.7670 24.5880)(11.4250 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n238. BBox: (10.4630 24.3220)(10.5130 24.3380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n235. BBox: (9.9770 24.3220)(10.1490 24.3750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_873. BBox: (9.5510 24.5880)(9.9050 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_850. BBox: (8.3350 24.5880)(8.6890 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_847. BBox: (6.8150 24.5880)(7.4730 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_994. BBox: (5.5990 24.5880)(5.9530 24.6220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1012. BBox: (73.8470 22.6500)(74.5050 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n270. BBox: (72.4790 22.9110)(72.5290 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1050. BBox: (70.6550 22.6500)(71.3130 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_62. BBox: (70.3510 22.9080)(71.0090 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n372. BBox: (69.7430 22.6500)(69.7930 22.6740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/n_reg[0]. BBox: (69.4390 22.6500)(69.4890 22.6740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n392. BBox: (68.0710 22.9220)(68.1210 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1046. BBox: (66.2470 22.9080)(66.6010 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n194. BBox: (67.1590 22.9210)(67.5130 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net725. BBox: (66.3690 22.6500)(66.5410 22.7040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n298. BBox: (65.1830 22.6500)(65.5370 22.6790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n333. BBox: (65.0310 22.9280)(65.3850 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_344. BBox: (63.3590 22.9080)(64.0170 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_338. BBox: (61.8390 22.9080)(62.4970 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n140. BBox: (62.4470 22.6500)(62.4970 22.6780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_337. BBox: (60.3190 22.9080)(60.9770 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1051. BBox: (58.4950 22.6500)(59.1530 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_126. BBox: (58.7990 22.9080)(59.4570 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_127. BBox: (57.5830 22.9080)(57.9370 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n159. BBox: (57.5830 22.6500)(57.6330 22.6870). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_342. BBox: (56.3670 22.9080)(56.7210 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_121. BBox: (55.1510 22.6500)(55.8090 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n366. BBox: (55.4550 22.9260)(55.5050 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/state_reg[0]. BBox: (55.1510 22.9260)(55.2010 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_135. BBox: (53.9350 22.6500)(54.2890 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/r_next[5]. BBox: (52.4150 22.6500)(52.4650 22.6870). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (52.0810 22.8960)(52.2530 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_580. BBox: (51.1990 22.6500)(51.8570 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/r_next[7]. BBox: (50.5910 22.9130)(50.6410 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_579. BBox: (49.6790 22.6500)(50.3370 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n288. BBox: (49.3750 22.9130)(49.4250 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_21. Net2: VDD. BBox: (48.7670 22.9080)(48.8170 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_568. BBox: (48.1590 22.6500)(48.8170 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n137. BBox: (47.0950 22.9350)(47.1450 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n195. BBox: (46.9430 22.6500)(47.2970 22.6790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_656. BBox: (45.7270 22.6500)(46.3850 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_33. BBox: (45.8790 22.9080)(46.5370 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1049. BBox: (44.5110 22.6500)(44.8650 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_34. BBox: (44.3590 22.9080)(45.0170 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_454. BBox: (42.9910 22.6500)(43.6490 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n368. BBox: (43.4470 22.9260)(43.4970 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: tx_empty. BBox: (43.1430 22.9260)(43.1930 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_519. BBox: (41.7750 22.6500)(42.1290 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_334. BBox: (40.2550 22.6500)(40.6090 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (40.0730 22.8960)(40.2450 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n382. BBox: (39.3430 22.6500)(39.3930 22.6740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n8. BBox: (39.0390 22.6500)(39.0890 22.6740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_333. BBox: (38.5830 22.9080)(39.2410 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_331. BBox: (37.3670 22.9080)(37.7210 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_396. BBox: (36.1510 22.9080)(36.5050 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (35.9690 22.6500)(36.1410 22.7040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_298. BBox: (34.4790 22.6500)(35.1370 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n163. BBox: (34.9350 22.9210)(35.2890 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_574. BBox: (33.2630 22.6500)(33.6170 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_300. BBox: (33.7190 22.9080)(34.3770 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_573. BBox: (32.5030 22.9080)(32.8570 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_295. BBox: (32.0470 22.6500)(32.4010 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_152. BBox: (30.8310 22.6500)(31.1850 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n363. BBox: (31.5910 22.9260)(31.6410 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/state_reg[0]. BBox: (31.2870 22.9260)(31.3370 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (28.2170 22.8960)(28.3890 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_476. BBox: (26.5750 22.6500)(27.2330 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n230. BBox: (27.1830 22.9130)(27.2330 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_477. BBox: (24.9030 22.9080)(25.5610 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_291. BBox: (25.3590 22.6500)(25.7130 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n233. BBox: (24.4470 22.6500)(24.4970 22.6870). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_538. BBox: (23.6870 22.9080)(24.0410 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_479. BBox: (20.6470 22.6500)(21.3050 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_474. BBox: (19.4310 22.6500)(19.7850 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n227. BBox: (18.5190 22.6500)(18.5690 22.6870). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n237. BBox: (16.3910 22.6500)(16.4410 22.6820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_422. BBox: (15.1750 22.6500)(15.8330 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n210. BBox: (15.3270 22.9070)(20.2410 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_801. BBox: (13.9590 22.6500)(14.3130 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_662. BBox: (12.8950 22.9080)(13.2490 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_800. BBox: (12.7430 22.6500)(13.0970 22.6920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_526. BBox: (11.3750 22.9080)(12.0330 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n238. BBox: (10.4630 22.9180)(10.5130 22.9500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_528. BBox: (74.6070 20.9780)(75.2650 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1012. BBox: (73.8470 21.2440)(74.5050 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1050. BBox: (70.6550 21.2440)(71.3130 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/n_reg[0]. BBox: (69.4390 21.2760)(69.4890 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1011. BBox: (68.8310 20.9780)(69.1850 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_62. BBox: (67.5960 21.4150)(67.6460 21.4650). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_62. BBox: (67.5390 21.2160)(68.6690 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_62. BBox: (67.5960 21.2550)(67.6460 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_545. BBox: (66.3990 20.9780)(66.7530 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n292. BBox: (67.3110 20.9780)(67.3610 21.0110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_67. BBox: (64.8790 20.9780)(65.5370 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n298. BBox: (65.1830 21.2340)(65.2330 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n264. BBox: (63.9670 20.9780)(64.0170 21.0220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_14. Net2: VSS. BBox: (62.7510 20.9780)(63.1050 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1051. BBox: (58.4950 21.2440)(59.1530 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n159. BBox: (57.5830 21.2450)(57.6330 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n1. BBox: (57.5830 20.9780)(57.6330 20.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (55.7100 20.7910)(55.7600 20.8410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_121. BBox: (55.1510 21.2440)(55.8090 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (55.6830 20.9780)(56.8130 21.0400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (55.7100 20.9780)(55.7600 21.0010). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_135. BBox: (53.9350 21.2440)(54.2890 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_345. BBox: (52.5670 20.9780)(52.9210 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[5]. BBox: (52.4150 21.2450)(52.4650 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_580. BBox: (51.1990 21.2440)(51.8570 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_397. BBox: (51.0470 20.9780)(51.7050 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_579. BBox: (49.6790 21.2440)(50.3370 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_332. BBox: (49.8310 20.9780)(50.1850 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_568. BBox: (48.1590 21.2440)(48.8170 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n195. BBox: (46.9430 21.2340)(46.9930 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_656. BBox: (45.7270 21.2440)(46.3850 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1049. BBox: (44.5110 21.2440)(44.8650 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n7. BBox: (44.0550 20.9780)(44.1050 20.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (42.2210 20.7910)(42.2710 20.8410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_454. BBox: (42.9910 21.2440)(43.6490 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (42.1550 20.9780)(43.2850 21.0400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (42.2210 20.9780)(42.2710 21.0010). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_519. BBox: (41.7750 21.2440)(42.1290 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_334. BBox: (40.2550 21.2440)(40.6090 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n8. BBox: (39.0390 21.2760)(39.0890 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (37.2150 21.4150)(37.2650 21.4650). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (37.1390 21.2160)(38.2690 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (37.2150 21.2550)(37.2650 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[0]. BBox: (37.5190 20.9780)(37.5690 21.0110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n203. BBox: (38.7110 20.9780)(38.8010 20.9900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_28. BBox: (36.6070 20.9780)(36.9610 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_298. BBox: (34.4790 21.2440)(35.1370 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_297. BBox: (34.1750 20.9780)(34.5290 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_27. BBox: (35.3910 20.9780)(35.7450 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_574. BBox: (33.2630 21.2440)(33.6170 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_536. BBox: (32.9590 20.9780)(33.3130 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_295. BBox: (32.0470 21.2440)(32.4010 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_152. BBox: (30.8310 21.2440)(31.1850 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n148. BBox: (29.6150 20.9780)(29.6650 21.0220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n231. BBox: (28.5510 20.9780)(28.6010 20.9940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_478. BBox: (26.4230 20.9780)(27.0810 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_476. BBox: (26.5750 21.2440)(27.2330 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_475. BBox: (25.2070 20.9780)(25.5610 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_291. BBox: (25.3590 21.2440)(25.7130 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n233. BBox: (24.4470 21.2530)(24.4970 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n358. BBox: (24.2950 20.9780)(24.3450 21.0110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n228. BBox: (23.0790 20.9780)(23.1290 20.9830). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_195. BBox: (22.5930 20.9780)(22.7510 21.0400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_479. BBox: (20.6470 21.2440)(21.3050 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_474. BBox: (19.4310 21.2440)(19.7850 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_21. BBox: (18.6710 20.9780)(19.3290 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n227. BBox: (18.5190 21.2450)(18.5690 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_20. BBox: (17.1510 20.9780)(17.8090 21.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n237. BBox: (16.3910 21.2620)(16.4410 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_285. BBox: (16.7550 21.2250)(16.9270 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_422. BBox: (15.1750 21.2440)(15.8330 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n154. BBox: (15.0230 20.9780)(15.0730 21.0110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_801. BBox: (13.9590 21.2440)(14.3130 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_800. BBox: (12.7430 21.2440)(13.0970 21.2780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_528. BBox: (74.6070 19.5640)(75.2650 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n267. BBox: (75.0630 19.3060)(75.1130 19.3380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_60. BBox: (72.9350 19.3060)(73.5930 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n150. BBox: (71.7190 19.3060)(71.7690 19.3280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_756. BBox: (69.7430 19.3060)(70.4010 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1048. BBox: (68.5270 19.3060)(68.8810 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1011. BBox: (68.8310 19.5640)(69.1850 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_545. BBox: (66.3990 19.5640)(66.7530 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n292. BBox: (67.3110 19.5690)(67.3610 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net720. BBox: (67.4630 19.3060)(67.5130 19.3450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_67. BBox: (64.8790 19.5640)(65.5370 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n264. BBox: (63.6630 19.5770)(64.0170 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_14. Net2: VDD. BBox: (62.7510 19.5640)(63.1050 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n151. BBox: (57.5830 19.3060)(57.6330 19.3280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (57.8870 19.5820)(57.9370 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n1. BBox: (57.5830 19.5820)(57.6330 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (55.7590 19.3060)(55.8090 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n3. BBox: (55.4550 19.3060)(55.5050 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (54.5130 19.5520)(54.6850 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_345. BBox: (52.5670 19.5640)(52.9210 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (52.3850 19.3060)(52.5570 19.3600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_397. BBox: (51.0470 19.5640)(51.7050 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_395. BBox: (51.1990 19.3060)(51.5530 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_332. BBox: (49.8310 19.5640)(50.1850 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (50.3470 19.3060)(50.6810 19.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (47.5510 19.3060)(47.6010 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n4. BBox: (47.2470 19.3060)(47.2970 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (48.9790 19.5560)(49.3130 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (44.1770 19.3060)(44.3490 19.3600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (44.3590 19.5820)(44.4090 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n7. BBox: (44.0550 19.5820)(44.1050 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_576. BBox: (42.9910 19.3060)(43.3450 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (40.9850 19.5520)(41.1570 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (42.1390 19.3060)(42.4730 19.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_26. BBox: (37.2150 19.3060)(37.5690 19.3330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/r_next[0]. BBox: (37.5190 19.5690)(37.5690 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_28. BBox: (36.6070 19.5640)(36.9610 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_297. BBox: (34.1750 19.5640)(34.5290 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_27. BBox: (35.3910 19.5640)(35.7450 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/r_next[2]. BBox: (33.8710 19.3060)(33.9210 19.3430). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_536. BBox: (32.9590 19.5640)(33.3130 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n232. BBox: (32.3510 19.3060)(32.4010 19.3450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_195. BBox: (29.0070 19.3060)(29.3610 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n148. BBox: (29.3110 19.5770)(29.6650 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n231. BBox: (28.5510 19.5670)(28.6010 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_478. BBox: (26.4230 19.5640)(27.0810 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_475. BBox: (25.2070 19.5640)(25.5610 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n358. BBox: (24.2950 19.5690)(24.3450 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (28.1550 19.3060)(28.4890 19.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n228. BBox: (23.0790 19.5910)(23.1290 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_569. BBox: (21.7110 19.3060)(22.0650 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n388. BBox: (19.8870 19.3060)(19.9370 19.3380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_21. BBox: (18.6710 19.5640)(19.3290 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (19.2790 19.3060)(19.3290 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/s_reg[3]. BBox: (18.9750 19.3060)(19.0250 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_20. BBox: (17.1510 19.5640)(17.8090 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n154. BBox: (15.0230 19.5690)(15.0730 19.6060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net829. BBox: (15.9050 19.3060)(16.0770 19.3600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n193. BBox: (14.2630 19.3060)(14.9210 19.3280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1033. BBox: (12.5910 19.3060)(13.2490 19.3480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (11.6790 19.3060)(11.7290 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/s_reg[2]. BBox: (11.3750 19.3060)(11.4250 19.3300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net829. BBox: (8.3050 19.3060)(8.4770 19.3600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_493. BBox: (74.6070 17.6340)(75.2650 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n267. BBox: (75.0630 17.9180)(75.1130 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1048. BBox: (74.5770 17.8810)(74.7490 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_544. BBox: (73.0870 17.6340)(73.7450 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_60. BBox: (72.9350 17.9000)(73.5930 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n150. BBox: (71.7190 17.9050)(71.7690 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/s_reg[3]. BBox: (71.8710 17.6340)(71.9210 17.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_60. BBox: (69.9870 17.4470)(70.0370 17.4970). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_756. BBox: (69.7430 17.9000)(70.4010 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_60. BBox: (69.9710 17.6340)(71.1010 17.6960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_60. BBox: (69.9870 17.6340)(70.0370 17.6570). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1048. BBox: (68.5270 17.9000)(68.8810 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_754. BBox: (67.3110 17.6340)(67.9690 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n266. BBox: (66.3990 17.6340)(66.4490 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_57. BBox: (65.0310 17.6340)(65.6890 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (65.1530 17.8730)(65.3250 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (65.1530 17.9060)(65.2630 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_54. BBox: (62.2950 17.6340)(62.9530 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_581. BBox: (61.0790 17.6340)(61.4330 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_64. BBox: (59.5590 17.6340)(60.2170 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_522. BBox: (56.5190 17.6340)(57.1770 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n151. BBox: (57.5830 17.9050)(57.6330 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n3. BBox: (55.4550 17.9320)(55.5050 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (53.6290 18.0710)(53.6790 18.1210). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (53.5550 17.8720)(54.6850 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (53.6290 17.9110)(53.6790 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n208. BBox: (53.6310 17.6340)(53.6810 17.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n346. BBox: (52.4150 17.6340)(52.4650 17.6670). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_395. BBox: (51.1990 17.9000)(51.5530 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (49.3750 17.6340)(51.8570 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_48. BBox: (47.5510 17.6340)(48.2090 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n4. BBox: (47.2470 17.9320)(47.2970 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_663. BBox: (46.3350 17.6340)(46.6890 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_705. BBox: (45.3470 17.8720)(46.4770 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_705. BBox: (46.0010 17.9060)(46.1110 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_78. BBox: (43.5990 17.6340)(43.9530 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_644. BBox: (42.3830 17.6340)(42.7370 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_576. BBox: (42.9910 17.9000)(43.3450 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_26. BBox: (37.2150 17.9150)(37.5690 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n6. BBox: (36.6070 17.6340)(36.6570 17.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (34.7830 17.4470)(34.8330 17.4970). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (34.7070 17.6340)(35.8370 17.6960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (34.7830 17.6340)(34.8330 17.6570). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[2]. BBox: (33.8710 17.9010)(33.9210 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_539. BBox: (32.0470 17.6340)(32.7050 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n232. BBox: (32.3510 17.9180)(32.4010 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_570. BBox: (30.5270 17.6340)(31.1850 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_195. BBox: (29.0070 17.9000)(29.3610 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_569. BBox: (21.7110 17.9000)(22.0650 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n388. BBox: (19.8870 17.9180)(19.9370 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_952. BBox: (20.2510 17.8810)(20.4230 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/s_reg[3]. BBox: (18.9750 17.9320)(19.0250 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/n_reg[2]. BBox: (18.2150 17.6340)(18.2650 17.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.1090 17.7540)(17.1590 17.8140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.1090 17.7540)(17.1590 17.8140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.0750 17.8720)(18.2050 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (16.3150 17.6340)(17.4450 17.6960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.1090 17.6460)(17.1590 17.9220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (16.5130 17.6340)(16.6230 17.6620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n193. BBox: (14.2630 17.9140)(14.9210 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_864. BBox: (11.5270 17.6340)(11.8810 17.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1033. BBox: (12.5910 17.9000)(13.2490 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/s_reg[2]. BBox: (11.3750 17.9320)(11.4250 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (10.4330 17.8670)(10.5430 17.9270). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (9.4750 17.8720)(10.6050 17.9340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_493. BBox: (74.6070 16.2200)(75.2650 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_52. BBox: (74.6070 15.9620)(75.2650 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_544. BBox: (73.0870 16.2200)(73.7450 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (73.6950 15.9620)(73.7450 15.9860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/s_reg[1]. BBox: (73.3910 15.9620)(73.4410 15.9860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (72.1750 16.2380)(72.2250 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/s_reg[3]. BBox: (71.8710 16.2380)(71.9210 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net720. BBox: (70.3210 15.9620)(70.4930 16.0160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net720. BBox: (68.8010 16.2080)(68.9730 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_754. BBox: (67.3110 16.2200)(67.9690 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_65. BBox: (67.3110 15.9620)(67.9690 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n263. BBox: (66.3990 15.9620)(66.4490 15.9990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n266. BBox: (66.3990 16.2200)(66.4490 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_57. BBox: (65.0310 16.2200)(65.6890 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (65.1830 15.9620)(65.2330 15.9860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/s_reg[2]. BBox: (64.8790 15.9620)(64.9290 15.9860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_54. BBox: (62.2950 16.2200)(62.9530 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net720. BBox: (61.8090 15.9620)(61.9810 16.0160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_581. BBox: (61.0790 16.2200)(61.4330 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_56. BBox: (60.3190 15.9620)(60.9770 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_64. BBox: (59.5590 16.2200)(60.2170 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n262. BBox: (59.4070 15.9620)(59.4570 15.9840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_882. BBox: (57.8870 15.9620)(58.2410 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_522. BBox: (56.5190 16.2200)(57.1770 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_134. BBox: (56.6710 15.9620)(57.0250 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n208. BBox: (53.6310 16.2380)(53.6810 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n346. BBox: (52.4150 16.2250)(52.4650 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (55.8190 15.9620)(56.1530 16.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_703. BBox: (49.3750 16.2190)(51.8570 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_48. BBox: (47.5510 16.2200)(48.2090 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_663. BBox: (46.3350 16.2200)(46.6890 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_78. BBox: (43.5990 16.2200)(43.9530 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_644. BBox: (42.3830 16.2200)(42.7370 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_562. BBox: (41.9270 15.9620)(42.2810 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_365. BBox: (40.7110 15.9620)(41.0650 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (39.7990 15.9620)(39.8490 15.9860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n5. BBox: (39.4950 15.9620)(39.5450 15.9860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (41.5310 16.2120)(41.8650 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (36.9110 16.2380)(36.9610 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n6. BBox: (36.6070 16.2380)(36.6570 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (36.4250 15.9620)(36.5970 16.0160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_176. BBox: (34.9350 15.9620)(35.5930 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (33.5370 16.2080)(33.7090 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_320. BBox: (32.6550 15.9620)(33.3130 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_952. BBox: (31.1350 15.9620)(31.7930 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_539. BBox: (32.0470 16.2200)(32.7050 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_570. BBox: (30.5270 16.2200)(31.1850 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_312. BBox: (29.6150 15.9620)(30.2730 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n158. BBox: (28.0950 15.9620)(28.1450 15.9990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net818. BBox: (27.3350 15.9620)(27.3850 16.0010). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_200. BBox: (20.9510 15.9620)(21.3050 16.0040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net829. BBox: (19.7350 15.9620)(19.7850 16.0010). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n375. BBox: (18.5190 16.2380)(18.5690 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/n_reg[2]. BBox: (18.2150 16.2380)(18.2650 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n215. BBox: (16.0870 15.9620)(16.4410 15.9910). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net818. BBox: (15.1450 16.2080)(15.3170 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_864. BBox: (11.5270 16.2200)(11.8810 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n155. BBox: (9.7030 15.9620)(9.7530 15.9840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n214. BBox: (6.0550 16.2400)(6.1050 16.2620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_494. BBox: (74.6070 14.2900)(75.2650 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_52. BBox: (74.6070 14.5560)(75.2650 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1047. BBox: (73.3910 14.2900)(73.7450 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/s_reg[1]. BBox: (73.3910 14.5880)(73.4410 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_66. BBox: (71.5670 14.7270)(71.6170 14.7770). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_58. BBox: (71.8710 14.2900)(72.5290 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_66. BBox: (71.4910 14.5280)(72.6210 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_66. BBox: (71.5670 14.5670)(71.6170 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_583. BBox: (70.6550 14.2900)(71.0090 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_65. BBox: (67.3110 14.5560)(67.9690 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_59. BBox: (66.0950 14.2900)(66.7530 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n263. BBox: (66.3990 14.5570)(66.4490 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_723. BBox: (64.8790 14.2900)(65.2330 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/s_reg[2]. BBox: (64.8790 14.5880)(64.9290 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_67. BBox: (62.9790 14.5280)(64.1090 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_53. BBox: (63.3590 14.2900)(64.0170 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_67. BBox: (63.7850 14.5620)(63.8950 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_56. BBox: (60.3190 14.5560)(60.9770 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_51. BBox: (61.0790 14.2900)(61.7370 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n2. BBox: (59.8630 14.2900)(59.9130 14.2920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_51. BBox: (58.0390 14.1030)(58.0890 14.1530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_51. BBox: (58.0390 14.2900)(58.0890 14.3130). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_882. BBox: (57.8870 14.5560)(58.2410 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_134. BBox: (56.6710 14.5560)(57.0250 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_51. BBox: (57.9630 14.2900)(59.0930 14.3520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_880. BBox: (55.3030 14.2900)(55.9610 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1013. BBox: (54.0870 14.2900)(54.4410 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_658. BBox: (51.6550 14.2900)(52.0090 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_496. BBox: (52.8710 14.2900)(53.2250 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_657. BBox: (50.1350 14.2900)(50.7930 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_916. BBox: (48.6150 14.2900)(48.9690 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n355. BBox: (44.8150 14.2900)(44.8650 14.3200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_562. BBox: (41.9270 14.5560)(42.2810 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n204. BBox: (42.8150 14.5780)(42.9050 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_365. BBox: (40.7110 14.5560)(41.0650 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_364. BBox: (41.1670 14.2900)(41.5210 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_888. BBox: (39.6470 14.2900)(40.3050 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/n5. BBox: (39.4950 14.5880)(39.5450 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (37.6710 14.7270)(37.7210 14.7770). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_175. BBox: (38.4310 14.2900)(38.7850 14.3090). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (37.5950 14.5280)(38.7250 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (37.6710 14.5670)(37.7210 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_911. BBox: (35.0870 14.2900)(35.7450 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_176. BBox: (34.9350 14.5560)(35.5930 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_313. BBox: (33.5670 14.2900)(34.2250 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_320. BBox: (32.6550 14.5560)(33.3130 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_952. BBox: (31.1350 14.5560)(31.7930 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_220. BBox: (32.0470 14.2900)(32.7050 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_312. BBox: (29.6150 14.5560)(30.2730 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_311. BBox: (30.5270 14.2900)(31.1850 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/n_reg[1]. BBox: (29.3110 14.2900)(29.3610 14.2920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (27.4980 14.1030)(27.5480 14.1530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n158. BBox: (28.0950 14.5570)(28.1450 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (27.4110 14.2900)(28.5410 14.3520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (27.4980 14.2900)(27.5480 14.3130). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (24.9030 14.6190)(24.9530 14.7720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (24.9030 14.6190)(24.9530 14.6690). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n221. BBox: (24.7510 14.2900)(24.8010 14.3230). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (25.0250 14.5290)(25.1970 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_200. BBox: (20.9510 14.5560)(21.3050 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (17.4250 14.5290)(17.5970 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (17.3860 14.5620)(17.4960 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n215. BBox: (16.0870 14.5460)(16.1370 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_774. BBox: (9.8550 14.2900)(10.2090 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n155. BBox: (9.7030 14.5610)(9.7530 14.5900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_900. BBox: (7.1190 14.2900)(7.7770 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_901. BBox: (5.5990 14.2900)(6.2570 14.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_494. BBox: (74.6070 12.8760)(75.2650 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n265. BBox: (74.6070 12.6180)(74.6570 12.6400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_553. BBox: (73.3910 12.6180)(74.0490 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1047. BBox: (73.3910 12.8760)(73.7450 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_66. BBox: (71.8710 12.6180)(72.5290 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_58. BBox: (71.8710 12.8760)(72.5290 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_583. BBox: (70.6550 12.8760)(71.0090 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_721. BBox: (66.8550 12.6180)(69.3370 12.6610). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_59. BBox: (66.0950 12.8760)(66.7530 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_723. BBox: (64.8790 12.8760)(65.2330 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1045. BBox: (65.0310 12.6180)(65.6890 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_53. BBox: (63.3590 12.8760)(64.0170 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n380. BBox: (64.1190 12.6180)(64.1690 12.6420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/s_reg[0]. BBox: (63.8150 12.6180)(63.8650 12.6420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_51. BBox: (61.0790 12.8760)(61.7370 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net720. BBox: (60.7450 12.6180)(60.9170 12.6720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (60.1670 12.8940)(60.2170 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: baud_gen_unit/n2. BBox: (59.8630 12.8940)(59.9130 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_877. BBox: (56.6710 12.6180)(59.1530 12.6610). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (56.7930 12.8640)(56.9650 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_880. BBox: (55.3030 12.8760)(55.9610 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_795. BBox: (55.1510 12.6180)(55.5050 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_705. BBox: (53.9350 12.6180)(54.2890 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1013. BBox: (54.0870 12.8760)(54.4410 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_891. BBox: (52.7190 12.6180)(53.0730 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_658. BBox: (51.6550 12.8760)(52.0090 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_496. BBox: (52.8710 12.8760)(53.2250 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_657. BBox: (50.1350 12.8760)(50.7930 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_487. BBox: (51.5030 12.6180)(51.8570 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_916. BBox: (48.6150 12.8760)(48.9690 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_913. BBox: (46.0310 12.6180)(46.6890 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_915. BBox: (44.5110 12.6180)(45.1690 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n355. BBox: (44.8150 12.8760)(44.8650 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_914. BBox: (42.9910 12.6180)(43.6490 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_364. BBox: (41.1670 12.8760)(41.5210 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n197. BBox: (40.8630 12.6180)(40.9130 12.6480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_888. BBox: (39.6470 12.8760)(40.3050 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_363. BBox: (39.0390 12.6180)(39.3930 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_221. BBox: (37.8230 12.6180)(38.1770 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_175. BBox: (38.4310 12.8910)(38.7850 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_911. BBox: (35.0870 12.8760)(35.7450 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_313. BBox: (33.5670 12.8760)(34.2250 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (36.9710 12.6180)(37.3050 12.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_567. BBox: (31.2870 12.6180)(31.9450 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_220. BBox: (32.0470 12.8760)(32.7050 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_311. BBox: (30.5270 12.8760)(31.1850 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_247. BBox: (29.7670 12.6180)(30.4250 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n376. BBox: (29.6150 12.8940)(29.6650 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/n_reg[1]. BBox: (29.3110 12.8940)(29.3610 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1036. BBox: (28.5510 12.6180)(28.9050 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_140. BBox: (27.3350 12.6180)(27.6890 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net818. BBox: (26.2410 12.8640)(26.4130 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n221. BBox: (24.7510 12.8810)(24.8010 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_571. BBox: (21.5590 12.6180)(21.9130 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (26.4830 12.6180)(26.8170 12.6680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_77. BBox: (20.0390 12.6180)(20.6970 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_288. BBox: (18.8230 12.6180)(19.1770 12.6600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n216. BBox: (17.9110 12.6180)(17.9610 12.6330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n379. BBox: (15.7830 12.6180)(15.8330 12.6420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/s_reg[0]. BBox: (15.4790 12.6180)(15.5290 12.6420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net829. BBox: (12.4090 12.6180)(12.5810 12.6720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_774. BBox: (9.8550 12.8760)(10.2090 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_900. BBox: (7.1190 12.8760)(7.7770 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_901. BBox: (5.5990 12.8760)(6.2570 12.9180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_553. BBox: (73.3910 11.2120)(74.0490 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_66. BBox: (71.8710 11.2120)(72.5290 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_65. BBox: (70.3510 10.9460)(75.2650 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_90. BBox: (68.2230 10.9460)(68.5770 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_721. BBox: (66.8550 11.2120)(69.3370 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1045. BBox: (65.0310 11.2120)(65.6890 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/s_reg[0]. BBox: (63.8150 11.2440)(63.8650 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_59. BBox: (61.8390 11.3830)(61.8890 11.4330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_59. BBox: (61.9150 11.1840)(63.0450 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_59. BBox: (61.8390 11.2230)(61.9150 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_59. BBox: (61.8390 11.2230)(61.8890 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_722. BBox: (62.1430 10.9460)(62.8010 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1007. BBox: (61.0790 10.9460)(61.1290 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_877. BBox: (56.6710 11.2120)(59.1530 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_876. BBox: (57.1270 10.9460)(57.4810 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_795. BBox: (55.1510 11.2120)(55.5050 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_705. BBox: (53.9350 11.2120)(54.2890 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_891. BBox: (52.7190 11.2120)(53.0730 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_807. BBox: (51.3510 10.9460)(56.2650 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_487. BBox: (51.5030 11.2120)(51.8570 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[6]. BBox: (50.5750 11.2340)(50.6650 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n199. BBox: (48.5990 11.2340)(48.6890 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_704. BBox: (49.5270 10.9460)(49.8810 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_913. BBox: (46.0310 11.2120)(46.6890 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_875. BBox: (46.1830 10.9460)(48.6650 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_915. BBox: (44.5110 11.2120)(45.1690 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_806. BBox: (44.3590 10.9460)(45.0170 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_914. BBox: (42.9910 11.2120)(43.6490 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n196. BBox: (42.3830 10.9460)(42.4330 10.9680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n197. BBox: (40.8630 11.2270)(40.9130 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_649. BBox: (40.2550 10.9460)(40.6090 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_645. BBox: (38.7350 10.9460)(39.3930 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_363. BBox: (39.0390 11.2120)(39.3930 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_890. BBox: (37.5190 10.9460)(37.8730 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_221. BBox: (37.8230 11.2120)(38.1770 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_246. BBox: (34.9350 10.9460)(35.2890 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_567. BBox: (31.2870 11.2120)(31.9450 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_247. BBox: (29.7670 11.2120)(30.4250 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_142. BBox: (29.1590 10.9460)(29.5130 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_310. BBox: (27.9430 10.9460)(28.2970 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1036. BBox: (28.5510 11.2120)(28.9050 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_418. BBox: (26.7270 10.9460)(27.0810 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_140. BBox: (27.3350 11.2120)(27.6890 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_251. BBox: (25.2070 10.9460)(25.8650 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_322. BBox: (23.9910 10.9460)(24.3450 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_571. BBox: (21.5590 11.2120)(21.9130 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_77. BBox: (20.0390 11.2120)(20.6970 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1025. BBox: (20.0390 10.9460)(20.3930 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_706. BBox: (19.1270 10.9460)(19.4810 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_288. BBox: (18.8230 11.2120)(19.1770 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n216. BBox: (17.9110 11.2410)(17.9610 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1027. BBox: (17.4250 11.1840)(17.5830 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/s_reg[0]. BBox: (15.4790 11.2440)(15.5290 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (13.6150 11.3830)(13.6650 11.4330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (13.5790 11.1840)(14.7090 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (13.6150 11.2230)(13.6650 11.2460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n213. BBox: (13.1990 10.9460)(13.2490 10.9790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n209. BBox: (11.9830 10.9460)(12.0330 10.9790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_551. BBox: (8.9430 10.9460)(11.4250 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_550. BBox: (7.1190 10.9460)(7.7770 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_549. BBox: (5.5990 10.9460)(6.2570 10.9800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_747. BBox: (74.9110 9.2740)(75.2650 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_739. BBox: (70.6550 9.2740)(71.3130 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_65. BBox: (70.3510 9.5310)(75.2650 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_21. BBox: (69.4390 9.2740)(69.7930 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_755. BBox: (67.9190 9.2740)(68.2730 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_90. BBox: (68.2230 9.5320)(68.5770 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n258. BBox: (69.1350 9.5520)(69.1850 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n152. BBox: (66.2470 9.2740)(66.2970 9.2960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_566. BBox: (65.0310 9.2740)(65.6890 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_438. BBox: (63.8150 9.2740)(64.1690 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (67.3710 9.5240)(67.7050 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_722. BBox: (62.1430 9.5320)(62.8010 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_236. BBox: (62.5990 9.2740)(62.9530 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1009. BBox: (61.0790 9.2740)(61.7370 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1007. BBox: (61.0790 9.5320)(61.1290 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_6. BBox: (59.8630 9.2740)(60.2170 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_876. BBox: (57.1270 9.5320)(57.4810 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_881. BBox: (54.9990 9.2740)(55.6570 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1002. BBox: (53.4790 9.2740)(54.1370 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1003. BBox: (51.9590 9.2740)(52.6170 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_807. BBox: (51.3510 9.5310)(56.2650 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_757. BBox: (50.4390 9.2740)(51.0970 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_908. BBox: (49.2230 9.2740)(49.5770 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_704. BBox: (49.5270 9.5320)(49.8810 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_875. BBox: (46.1830 9.5310)(48.6650 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (48.3710 9.2740)(48.7050 9.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_806. BBox: (44.3590 9.5320)(45.0170 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_728. BBox: (43.4470 9.2740)(43.8010 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n196. BBox: (42.3830 9.5470)(42.4330 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_649. BBox: (40.2550 9.5320)(40.6090 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_645. BBox: (38.7350 9.5320)(39.3930 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_890. BBox: (37.5190 9.5320)(37.8730 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (42.5950 9.2740)(42.9290 9.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1001. BBox: (35.6950 9.2740)(36.0490 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_970. BBox: (34.1750 9.2740)(34.8330 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_246. BBox: (34.9350 9.5320)(35.2890 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_248. BBox: (32.6550 9.2740)(33.3130 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n217. BBox: (31.1350 9.2740)(31.1850 9.3110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (34.0830 9.5240)(34.4170 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_142. BBox: (29.1590 9.5320)(29.5130 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_141. BBox: (30.2230 9.2740)(30.5770 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n386. BBox: (29.3110 9.2740)(29.3610 9.2890). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_310. BBox: (27.9430 9.5320)(28.2970 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_418. BBox: (26.7270 9.5320)(27.0810 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_76. BBox: (25.9670 9.2740)(26.3210 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n220. BBox: (26.8790 9.2740)(26.9290 9.3060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_251. BBox: (25.2070 9.5320)(25.8650 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_322. BBox: (23.9910 9.5320)(24.3450 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (23.1390 9.5240)(23.4730 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (25.1150 9.2740)(25.4490 9.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1025. BBox: (20.0390 9.5320)(20.3930 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n219. BBox: (19.8870 9.2740)(19.9370 9.3110). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_706. BBox: (19.1270 9.5320)(19.4810 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n373. BBox: (19.2790 9.2740)(19.3290 9.2980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/n_reg[0]. BBox: (18.9750 9.2740)(19.0250 9.2980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net818. BBox: (15.9050 9.2740)(16.0770 9.3280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_969. BBox: (14.4150 9.2740)(15.0730 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_324. BBox: (13.1990 9.2740)(13.5530 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n211. BBox: (14.4150 9.5520)(14.4650 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n213. BBox: (13.1990 9.5370)(13.2490 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n209. BBox: (11.9830 9.5370)(12.0330 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_551. BBox: (8.9430 9.5310)(11.4250 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_550. BBox: (7.1190 9.5320)(7.7770 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (12.3470 9.2740)(12.6810 9.3240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_552. BBox: (5.9030 9.2740)(6.5610 9.3160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_549. BBox: (5.5990 9.5320)(6.2570 9.5740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_747. BBox: (74.9110 7.8680)(75.2650 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_739. BBox: (70.6550 7.8680)(71.3130 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (70.3510 7.6020)(75.2650 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_21. BBox: (69.4390 7.8680)(69.7930 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_755. BBox: (67.9190 7.8680)(68.2730 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_743. BBox: (67.9190 7.6020)(68.2730 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n152. BBox: (66.2470 7.8730)(66.2970 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n260. BBox: (66.3990 7.6020)(66.4490 7.6350). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_718. BBox: (65.4870 7.6020)(65.8410 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_566. BBox: (65.0310 7.8680)(65.6890 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_438. BBox: (63.8150 7.8680)(64.1690 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_393. BBox: (63.9670 7.6020)(64.6250 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_237. BBox: (62.7510 7.6020)(63.1050 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_236. BBox: (62.5990 7.8680)(62.9530 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1009. BBox: (61.0790 7.8680)(61.7370 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_6. BBox: (59.8630 7.8680)(60.2170 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n153. BBox: (61.2310 7.6020)(61.2810 7.6350). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_881. BBox: (54.9990 7.8680)(55.6570 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1002. BBox: (53.4790 7.8680)(54.1370 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_999. BBox: (54.2390 7.6020)(54.5930 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1003. BBox: (51.9590 7.8680)(52.6170 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_757. BBox: (50.4390 7.8680)(51.0970 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_926. BBox: (48.7670 7.6020)(49.4250 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_908. BBox: (49.2230 7.8680)(49.5770 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_910. BBox: (47.5510 7.6020)(47.9050 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_909. BBox: (46.0310 7.6020)(46.6890 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_378. BBox: (44.5110 7.6020)(45.1690 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[4]. BBox: (43.5830 7.6020)(43.6730 7.6140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_728. BBox: (43.4470 7.8680)(43.8010 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_889. BBox: (38.2790 7.6020)(38.9370 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1001. BBox: (35.6950 7.8680)(36.0490 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_971. BBox: (36.7590 7.6020)(37.4170 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: baud_gen_unit/r_next[3]. BBox: (36.5830 7.8900)(36.6730 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_970. BBox: (34.1750 7.8680)(34.8330 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_828. BBox: (35.2390 7.6020)(35.8970 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_248. BBox: (32.6550 7.8680)(33.3130 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_421. BBox: (31.5910 7.6020)(31.9450 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n217. BBox: (31.1350 7.8690)(31.1850 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_141. BBox: (30.2230 7.8680)(30.5770 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n386. BBox: (29.3110 7.8970)(29.3610 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_16. Net2: VSS. BBox: (30.0710 7.6020)(30.7290 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_419. BBox: (28.5510 7.6020)(28.9050 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_221. BBox: (28.8250 7.8400)(28.9830 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_377. BBox: (27.3350 7.6020)(27.6890 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_76. BBox: (25.9670 7.8680)(26.3210 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n220. BBox: (26.8790 7.8860)(26.9290 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_16. Net2: VSS. BBox: (27.2430 7.8490)(27.4150 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_420. BBox: (24.7510 7.6020)(25.1050 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n225. BBox: (25.6630 7.6020)(25.7130 7.6310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_709. BBox: (19.5830 7.6020)(19.9370 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1026. BBox: (20.4950 7.6020)(21.1530 7.6360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n219. BBox: (19.8870 7.8690)(19.9370 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n220. BBox: (18.1370 7.6020)(18.2950 7.6640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/n_reg[0]. BBox: (18.9750 7.9000)(19.0250 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.1380 8.0390)(17.1880 8.0890). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n387. BBox: (17.7590 7.6020)(17.8090 7.6070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.0750 7.8400)(18.2050 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (17.1380 7.8790)(17.1880 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_969. BBox: (14.4150 7.8680)(15.0730 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_324. BBox: (13.1990 7.8680)(13.5530 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_rx_unit/s_reg[1]. BBox: (12.2870 7.6020)(12.3370 7.6040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (11.3450 7.6090)(11.4550 7.6690). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (10.3870 7.6020)(11.5170 7.6640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n157. BBox: (8.3350 7.6020)(8.3850 7.6350). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_552. BBox: (5.9030 7.8680)(6.5610 7.9020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n156. BBox: (6.3590 7.6020)(6.4090 7.6310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_54. BBox: (70.3510 6.1870)(75.2650 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_743. BBox: (67.9190 6.1880)(68.2730 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n260. BBox: (66.3990 6.1930)(66.4490 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_718. BBox: (65.4870 6.1880)(65.8410 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_718. BBox: (65.4870 6.1880)(65.5370 6.2100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_393. BBox: (63.9670 6.1880)(64.6250 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_237. BBox: (62.7510 6.1880)(63.1050 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n153. BBox: (61.2310 6.1930)(61.2810 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_999. BBox: (54.2390 6.1880)(54.5930 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_926. BBox: (48.7670 6.1880)(49.4250 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_910. BBox: (47.5510 6.1880)(47.9050 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_909. BBox: (46.0310 6.1880)(46.6890 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_378. BBox: (44.5110 6.1880)(45.1690 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_889. BBox: (38.2790 6.1880)(38.9370 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_971. BBox: (36.7590 6.1880)(37.4170 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_828. BBox: (35.2390 6.1880)(35.8970 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_421. BBox: (31.5910 6.1880)(31.9450 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_16. Net2: VDD. BBox: (30.0710 6.1880)(30.7290 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_419. BBox: (28.5510 6.1880)(28.9050 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_377. BBox: (27.3350 6.1880)(27.6890 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_420. BBox: (24.7510 6.1880)(25.1050 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n225. BBox: (25.6630 6.2080)(25.7130 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (23.8990 6.1800)(24.2330 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_709. BBox: (19.5830 6.1880)(19.9370 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1026. BBox: (20.4950 6.1880)(21.1530 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n387. BBox: (17.7590 6.2150)(17.8090 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (12.5910 6.2060)(12.6410 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/s_reg[1]. BBox: (12.2870 6.2060)(12.3370 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n157. BBox: (8.3350 6.1930)(8.3850 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net829. BBox: (9.2170 6.1760)(9.3890 6.2300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_357. BBox: (58.6470 29.5960)(59.3050 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n190. BBox: (24.5990 54.6980)(24.9530 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (21.5290 54.6570)(21.7010 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (21.5290 54.7030)(21.6390 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1038. BBox: (20.0390 54.6840)(20.3930 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_622. BBox: (17.7590 54.4180)(18.1130 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1035. BBox: (18.9750 54.4180)(19.3290 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[6]. BBox: (18.8230 54.7160)(18.8730 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (16.9830 54.8550)(17.0330 54.9050). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (16.9230 54.6560)(18.0530 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (16.9830 54.6950)(17.0330 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_634. BBox: (14.5670 54.4180)(14.9210 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_676. BBox: (13.0470 54.4180)(13.7050 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[3]. BBox: (11.8310 54.4180)(11.8810 54.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (9.9310 54.4180)(11.0610 54.4800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.2810 54.4180)(10.3910 54.4460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_784. BBox: (74.6070 52.7460)(75.2650 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_171. BBox: (74.9110 53.0040)(75.2650 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_169. BBox: (73.3910 52.7460)(73.7450 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (74.0590 52.9960)(74.3930 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (72.5390 52.7460)(72.8730 52.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n395. BBox: (67.9190 53.0170)(68.5770 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n319. BBox: (69.1350 53.0170)(69.4890 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n323. BBox: (66.7030 52.7460)(67.0570 52.7750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n320. BBox: (67.6150 52.7460)(67.9690 52.7750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (67.3110 53.0220)(67.3610 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[1]. BBox: (67.0070 53.0220)(67.0570 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.1070 54.2310)(65.1570 54.2810). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_170. BBox: (64.8790 52.7460)(65.2330 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n327. BBox: (65.7910 52.7460)(66.1450 52.7750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n394. BBox: (63.3590 52.7460)(64.0170 52.7750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (63.9370 52.9920)(64.1090 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_269. BBox: (62.2950 52.7460)(62.6490 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n315. BBox: (61.6870 53.0030)(62.3450 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_112. BBox: (60.7750 53.0040)(61.1290 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n397. BBox: (60.7750 52.7460)(61.4330 52.7750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1018. BBox: (59.8630 52.7460)(60.2170 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_511. BBox: (59.5590 53.0040)(59.9130 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (58.6470 53.0220)(58.6970 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][7]. BBox: (58.3430 53.0220)(58.3930 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (58.9510 52.7460)(59.0010 52.7700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][4]. BBox: (58.6470 52.7460)(58.6970 52.7700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (55.5770 52.9920)(55.7490 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (55.8810 52.7460)(56.0530 52.8000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_328. BBox: (54.3910 53.0040)(54.7450 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_211. BBox: (54.6950 52.7460)(55.0490 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (53.8430 52.7460)(54.1770 52.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (49.2230 53.0220)(49.2730 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][7]. BBox: (48.9190 53.0220)(48.9690 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (47.3990 52.7460)(47.4490 52.7700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][7]. BBox: (47.0950 52.7460)(47.1450 52.7700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (46.1530 52.9920)(46.3250 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n303. BBox: (44.9670 53.0170)(45.3210 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (44.3290 52.7460)(44.5010 52.8000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_315. BBox: (43.1430 52.7460)(43.4970 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_130. BBox: (42.5350 53.0190)(42.8890 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_147. BBox: (41.6230 52.7460)(42.2810 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_146. BBox: (40.1030 52.7460)(40.7610 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_129. BBox: (38.8870 52.7460)(39.2410 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n256. BBox: (39.4950 53.0170)(39.8490 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n383. BBox: (38.8870 53.0220)(38.9370 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n248. BBox: (37.7310 52.7460)(37.9040 52.7990). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_empty. BBox: (38.5830 53.0220)(38.6330 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_199. BBox: (35.8470 52.7460)(36.5050 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (35.5130 52.9920)(35.6850 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_207. BBox: (34.3270 53.0040)(34.6810 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_198. BBox: (34.3270 52.7460)(34.9850 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (33.2630 52.7460)(33.3130 52.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_208. BBox: (29.6150 52.7460)(29.9690 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (33.4750 52.9960)(33.8090 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_282. BBox: (27.4870 53.0040)(28.1450 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/N19. BBox: (27.9430 52.7460)(27.9930 52.7680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_105. BBox: (25.9670 53.0040)(26.6250 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_103. BBox: (24.7510 53.0040)(25.1050 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n143. BBox: (25.3590 52.7460)(25.4090 52.7700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_431. BBox: (24.1430 52.7460)(24.8010 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (23.0790 52.7460)(23.1290 52.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N59. BBox: (19.7350 52.7460)(19.7850 52.7740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_622. BBox: (17.7590 53.0040)(18.1130 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1035. BBox: (18.9750 53.0040)(19.3290 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_675. BBox: (17.4550 52.7460)(17.8090 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_634. BBox: (14.5670 53.0040)(14.9210 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N60. BBox: (15.4790 53.0180)(15.5290 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_676. BBox: (13.0470 53.0040)(13.7050 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (16.6030 52.7460)(16.9370 52.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1031. BBox: (11.6790 52.7460)(12.0330 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (12.1350 53.0220)(12.1850 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[3]. BBox: (11.8310 53.0220)(11.8810 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_619. BBox: (10.1590 52.7460)(10.8170 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_615. BBox: (8.9430 52.7460)(9.2970 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (8.7610 52.9920)(8.9330 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_698. BBox: (7.4230 52.7460)(8.0810 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_680. BBox: (6.2070 52.7460)(6.5610 52.7880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N57. BBox: (6.5110 53.0180)(6.5610 53.0460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_784. BBox: (74.6070 51.3400)(75.2650 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_169. BBox: (73.3910 51.3400)(73.7450 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n323. BBox: (67.0070 51.3300)(67.0570 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n320. BBox: (67.9190 51.3300)(67.9690 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_170. BBox: (64.8790 51.3400)(65.2330 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n327. BBox: (65.7910 51.3300)(65.8410 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n394. BBox: (63.3590 51.3450)(63.4090 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_269. BBox: (62.2950 51.3400)(62.6490 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n397. BBox: (61.3830 51.3450)(61.4330 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1018. BBox: (59.8630 51.3400)(60.2170 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][4]. BBox: (58.6470 51.3720)(58.6970 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_211. BBox: (54.6950 51.3400)(55.0490 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_945. BBox: (48.6890 51.3210)(48.8470 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n301. BBox: (48.0070 51.3590)(48.0570 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][7]. BBox: (47.0950 51.3720)(47.1450 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_315. BBox: (43.1430 51.3400)(43.4970 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_147. BBox: (41.6230 51.3400)(42.2810 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_146. BBox: (40.1030 51.3400)(40.7610 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_129. BBox: (38.8870 51.3400)(39.2410 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_199. BBox: (35.8470 51.3400)(36.5050 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_198. BBox: (34.3270 51.3400)(34.9850 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (30.9530 51.3130)(31.1250 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (30.9530 51.3460)(31.0630 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_208. BBox: (29.6150 51.3400)(29.9690 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/N19. BBox: (27.9430 51.3450)(27.9930 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n143. BBox: (25.3590 51.3720)(25.4090 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_431. BBox: (24.1430 51.3400)(24.8010 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (20.7690 51.3130)(20.9410 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (20.7690 51.3460)(20.8790 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_675. BBox: (17.4550 51.3400)(17.8090 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1031. BBox: (11.6790 51.3400)(12.0330 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_619. BBox: (10.1590 51.3400)(10.8170 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_615. BBox: (8.9430 51.3400)(9.2970 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_698. BBox: (7.4230 51.3400)(8.0810 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_680. BBox: (6.2070 51.3400)(6.5610 51.3740). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_840. BBox: (74.9110 51.0740)(75.2650 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_840. BBox: (74.9110 49.6600)(75.2650 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (74.0590 49.6520)(74.3930 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_772. BBox: (67.9190 51.0740)(68.2730 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_772. BBox: (67.9190 49.6600)(68.2730 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[2]. BBox: (66.7030 51.0740)(66.7530 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (67.0070 49.6780)(67.0570 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[2]. BBox: (66.7030 49.6780)(66.7530 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (64.8450 50.8870)(64.8950 50.9370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (64.8030 51.0740)(65.9330 51.1360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (64.8450 51.0740)(64.8950 51.0970). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (63.6330 49.6480)(63.8050 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][2]. BBox: (62.4470 51.0740)(62.4970 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (62.7510 49.6780)(62.8010 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][2]. BBox: (62.4470 49.6780)(62.4970 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (59.6810 49.6480)(59.8530 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_518. BBox: (58.4950 51.0740)(58.8490 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_518. BBox: (58.4950 49.6600)(58.8490 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_533. BBox: (57.2790 51.0740)(57.6330 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_533. BBox: (57.2790 49.6600)(57.6330 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_413. BBox: (56.0630 51.0740)(56.4170 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][4]. BBox: (54.8470 51.0740)(54.8970 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_413. BBox: (56.0630 49.6600)(56.4170 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (55.1510 49.6780)(55.2010 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][4]. BBox: (54.8470 49.6780)(54.8970 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (52.0810 49.6480)(52.2530 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_308. BBox: (50.8950 51.0740)(51.2490 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_308. BBox: (50.8950 49.6600)(51.2490 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (49.9830 49.6780)(50.0330 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][7]. BBox: (49.6790 51.0740)(49.7290 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][7]. BBox: (49.6790 49.6780)(49.7290 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (46.9130 49.6480)(47.0850 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_416. BBox: (45.4230 51.0740)(46.0810 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_416. BBox: (45.4230 49.6600)(46.0810 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_145. BBox: (44.2070 51.0740)(44.5610 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_145. BBox: (44.2070 49.6600)(44.5610 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (43.3550 49.6520)(43.6890 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_144. BBox: (38.4310 51.0740)(38.7850 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_144. BBox: (38.4310 49.6600)(38.7850 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n246. BBox: (37.0630 51.0740)(37.1130 51.1180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n246. BBox: (37.0630 49.6730)(37.4170 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_84. BBox: (35.3910 51.0740)(35.7450 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_84. BBox: (35.3910 49.6600)(35.7450 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n244. BBox: (29.9190 51.0740)(29.9690 51.0900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_208. BBox: (29.4330 51.0740)(29.6050 51.1270). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (34.5390 49.6520)(34.8730 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n244. BBox: (29.9190 49.6700)(29.9690 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n245. BBox: (28.3990 51.0740)(28.4490 51.1180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n245. BBox: (28.0950 49.6730)(28.4490 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_280. BBox: (27.0310 51.0740)(27.3850 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/r_ptr_reg[0]. BBox: (25.8150 51.0740)(25.8650 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_280. BBox: (27.0310 49.6600)(27.3850 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n361. BBox: (26.1190 49.6780)(26.1690 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/r_ptr_reg[0]. BBox: (25.8150 49.6780)(25.8650 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (24.8730 51.0740)(24.9830 51.1020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (23.9150 51.0740)(25.0450 51.1360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (22.7450 49.6480)(22.9170 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_432. BBox: (21.5590 51.0740)(21.9130 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_432. BBox: (21.5590 49.6600)(21.9130 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_616. BBox: (20.0390 51.0740)(20.6970 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_616. BBox: (20.0390 49.6600)(20.6970 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_632. BBox: (18.8230 51.0740)(19.1770 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_632. BBox: (18.8230 49.6600)(19.1770 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (17.9110 49.6780)(17.9610 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[5]. BBox: (17.6070 51.0740)(17.6570 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[5]. BBox: (17.6070 49.6780)(17.6570 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (15.7830 50.8870)(15.8330 50.9370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (15.7070 51.0740)(16.8370 51.1360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (15.7820 51.0730)(15.8340 51.0750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (14.5370 49.6480)(14.7090 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_625. BBox: (13.3510 51.0740)(13.7050 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_625. BBox: (13.3510 49.6600)(13.7050 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[4]. BBox: (12.1350 51.0740)(12.1850 51.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (12.4390 49.6780)(12.4890 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[4]. BBox: (12.1350 49.6780)(12.1850 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.3080 50.8870)(10.3580 50.9370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.2350 51.0740)(11.3650 51.1360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.3080 51.0740)(10.3580 51.0970). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (9.0650 49.6480)(9.2370 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N56. BBox: (6.8150 49.6740)(6.8650 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_677. BBox: (5.9030 51.0740)(6.2570 51.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_677. BBox: (5.9030 49.6600)(6.2570 49.7020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_861. BBox: (73.6950 47.9960)(74.0490 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_861. BBox: (73.6950 49.4020)(74.0490 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_239. BBox: (72.4790 47.9960)(72.8330 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_239. BBox: (72.4790 49.4020)(72.8330 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_116. BBox: (66.7030 47.9960)(67.0570 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (71.6270 49.4020)(71.9610 49.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_116. BBox: (66.7030 49.4020)(67.0570 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (65.8510 49.4020)(66.1850 49.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_439. BBox: (59.7110 47.9960)(60.0650 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_326. BBox: (60.9270 47.9960)(61.2810 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_439. BBox: (59.7110 49.4020)(60.0650 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_326. BBox: (60.9270 49.4020)(61.2810 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_7. BBox: (58.4950 47.9960)(58.8490 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ZBUF_7. BBox: (58.4950 49.4020)(58.8490 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_443. BBox: (55.7590 47.9960)(56.1130 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_443. BBox: (55.7590 49.4020)(56.1130 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_309. BBox: (54.5430 47.9960)(54.8970 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_157. BBox: (53.3270 47.9960)(53.6810 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_309. BBox: (54.5430 49.4020)(54.8970 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_157. BBox: (53.3270 49.4020)(53.6810 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_196. BBox: (52.1110 47.9960)(52.4650 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_196. BBox: (52.1110 49.4020)(52.4650 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][4]. BBox: (50.8950 48.0280)(50.9450 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (51.1990 49.4020)(51.2490 49.4260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][4]. BBox: (50.8950 49.4020)(50.9450 49.4260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (48.1290 49.4020)(48.3010 49.4560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_725. BBox: (46.1830 47.9960)(46.5370 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_725. BBox: (46.1830 49.4020)(46.5370 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_314. BBox: (40.4070 47.9960)(40.7610 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (45.3310 49.4020)(45.6650 49.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_314. BBox: (40.4070 49.4020)(40.7610 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_89. BBox: (38.8870 47.9960)(39.5450 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_89. BBox: (38.8870 49.4020)(39.5450 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1022. BBox: (37.6710 47.9960)(38.0250 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1022. BBox: (37.6710 49.4020)(38.0250 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n389. BBox: (36.1510 47.9860)(36.2010 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n389. BBox: (36.1510 49.4020)(36.5050 49.4310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_783. BBox: (34.0230 47.9960)(34.3770 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_143. BBox: (35.2390 47.9960)(35.5930 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_783. BBox: (34.0230 49.4020)(34.3770 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_143. BBox: (35.2390 49.4020)(35.5930 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_197. BBox: (32.8070 47.9960)(33.1610 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_197. BBox: (32.8070 49.4020)(33.1610 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (31.9550 49.4020)(32.2890 49.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/w_ptr_reg[0]. BBox: (27.0310 48.0280)(27.0810 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n364. BBox: (27.3350 49.4020)(27.3850 49.4260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/w_ptr_reg[0]. BBox: (27.0310 49.4020)(27.0810 49.4260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (25.2070 48.1670)(25.2570 48.2170). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (25.1310 47.9680)(26.2610 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (25.2070 48.0070)(25.2570 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_612. BBox: (22.7750 47.9960)(23.1290 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_612. BBox: (22.7750 49.4020)(23.1290 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (23.9610 49.4020)(24.1330 49.4560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (21.9230 49.4020)(22.2570 49.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_696. BBox: (13.5030 47.9960)(13.8570 48.0300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_696. BBox: (13.5030 49.4020)(13.8570 49.4440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N58. BBox: (14.4150 49.4020)(14.4650 49.4300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (12.6510 49.4020)(12.9850 49.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_862. BBox: (74.6070 47.7300)(75.2650 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_862. BBox: (74.6070 46.3160)(75.2650 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_201. BBox: (71.8710 47.7300)(72.2250 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_201. BBox: (71.8710 46.3160)(72.2250 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n325. BBox: (66.3990 47.7300)(66.4490 47.7450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (71.0190 46.3080)(71.3530 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_4. BBox: (65.6090 47.7300)(65.7670 47.7830). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_302. BBox: (63.0550 47.7300)(63.4090 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_279. BBox: (64.2710 47.7300)(64.6250 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_302. BBox: (63.0550 46.3160)(63.4090 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_279. BBox: (64.2710 46.3160)(64.6250 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n321. BBox: (57.5830 47.7300)(57.6330 47.7450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_4. BBox: (56.7930 47.7300)(56.9510 47.7830). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (62.2030 46.3080)(62.5370 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_445. BBox: (55.4550 47.7300)(55.8090 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_445. BBox: (55.4550 46.3160)(55.8090 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_369. BBox: (52.7190 47.7300)(53.0730 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n314. BBox: (51.8070 47.7300)(51.8570 47.7450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_369. BBox: (52.7190 46.3160)(53.0730 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1012. BBox: (51.0170 47.7300)(51.1750 47.7830). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (49.9830 46.3340)(50.0330 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][4]. BBox: (49.6790 47.7300)(49.7290 47.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][4]. BBox: (49.6790 46.3340)(49.7290 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (46.9130 46.3040)(47.0850 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_724. BBox: (45.7270 47.7300)(46.0810 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_724. BBox: (45.7270 46.3160)(46.0810 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (44.8750 46.3080)(45.2090 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/n1. BBox: (37.2150 47.7300)(37.2650 47.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n381. BBox: (37.5190 46.3340)(37.5690 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/n1. BBox: (37.2150 46.3340)(37.2650 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (35.3680 47.5430)(35.4180 47.5930). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (35.3150 47.7300)(36.4450 47.7920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (35.3680 47.7300)(35.4180 47.7530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (34.1450 46.3040)(34.3170 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_781. BBox: (32.9590 47.7300)(33.3130 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_781. BBox: (32.9590 46.3160)(33.3130 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_779. BBox: (31.4390 47.7300)(32.0970 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_779. BBox: (31.4390 46.3160)(32.0970 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n247. BBox: (30.5270 47.7300)(30.5770 47.7460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_17. Net2: VSS. BBox: (30.0410 47.7300)(30.2130 47.7830). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n247. BBox: (30.5270 46.3260)(30.5770 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_281. BBox: (28.7030 47.7300)(29.0570 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_281. BBox: (28.7030 46.3160)(29.0570 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_290. BBox: (25.8150 47.7300)(26.4730 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/N17. BBox: (27.0310 47.7300)(27.0810 47.7590). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_290. BBox: (25.8150 46.3160)(26.4730 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/N17. BBox: (27.0310 46.3360)(27.0810 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_317. BBox: (24.5990 47.7300)(24.9530 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_317. BBox: (24.5990 46.3160)(24.9530 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n183. BBox: (22.7750 47.7300)(22.8250 47.7350). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (23.1530 47.7300)(23.3110 47.7920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n183. BBox: (22.7750 46.3430)(22.8250 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_611. BBox: (21.8630 47.7300)(22.2170 47.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_611. BBox: (21.8630 46.3160)(22.2170 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (21.0110 46.3080)(21.3450 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[2]. BBox: (8.7910 47.7300)(8.8410 47.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (9.0950 46.3340)(9.1450 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[2]. BBox: (8.7910 46.3340)(8.8410 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (6.8980 47.5430)(6.9480 47.5930). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (6.8910 47.7300)(8.0210 47.7920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (6.8980 47.7300)(6.9480 47.7530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (5.7210 46.3040)(5.8930 46.3580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_249. BBox: (74.9110 44.6520)(75.2650 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_249. BBox: (74.9110 46.0580)(75.2650 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (74.0590 46.0580)(74.3930 46.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_113. BBox: (69.1350 44.6520)(69.4890 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_113. BBox: (69.1350 46.0580)(69.4890 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (68.2830 46.0580)(68.6170 46.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][1]. BBox: (59.7110 44.6840)(59.7610 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (60.0150 46.0580)(60.0650 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][1]. BBox: (59.7110 46.0580)(59.7610 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (56.9450 46.0580)(57.1170 46.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][2]. BBox: (55.7590 44.6840)(55.8090 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (56.0630 46.0580)(56.1130 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][2]. BBox: (55.7590 46.0580)(55.8090 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_4. BBox: (51.8070 44.6520)(52.1610 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ZBUF_4. BBox: (51.8070 46.0580)(52.1610 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (52.9930 46.0580)(53.1650 46.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_444. BBox: (49.0710 44.6520)(49.4250 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_444. BBox: (49.0710 46.0580)(49.4250 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_355. BBox: (47.5510 44.6520)(48.2090 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_355. BBox: (47.5510 46.0580)(48.2090 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_354. BBox: (46.0310 44.6520)(46.6890 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_354. BBox: (46.0310 46.0580)(46.6890 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_159. BBox: (44.8150 44.6520)(45.1690 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_159. BBox: (44.8150 46.0580)(45.1690 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_436. BBox: (43.2950 44.6520)(43.9530 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_435. BBox: (42.0790 44.6520)(42.4330 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_436. BBox: (43.2950 46.0580)(43.9530 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_435. BBox: (42.0790 46.0580)(42.4330 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_253. BBox: (40.5590 44.6520)(41.2170 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_253. BBox: (40.5590 46.0580)(41.2170 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_238. BBox: (36.6070 44.6520)(36.9610 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_238. BBox: (36.6070 46.0580)(36.9610 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_780. BBox: (33.5670 44.6520)(34.2250 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_780. BBox: (33.5670 46.0580)(34.2250 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_805. BBox: (31.2870 44.6520)(31.6410 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n249. BBox: (32.1990 44.6420)(32.2490 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_805. BBox: (31.2870 46.0580)(31.6410 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n249. BBox: (32.1990 46.0580)(32.5530 46.0870). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_804. BBox: (29.7670 44.6520)(30.4250 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_804. BBox: (29.7670 46.0580)(30.4250 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/w_ptr_reg[1]. BBox: (28.5510 44.6840)(28.6010 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n378. BBox: (28.8550 46.0580)(28.9050 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/w_ptr_reg[1]. BBox: (28.5510 46.0580)(28.6010 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (26.6510 44.6240)(27.7810 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (27.0010 44.6580)(27.1110 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_86. BBox: (24.2950 44.6520)(24.6490 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_86. BBox: (24.2950 46.0580)(24.6490 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (25.4810 46.0580)(25.6530 46.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][2]. BBox: (23.0790 44.6840)(23.1290 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (23.3830 46.0580)(23.4330 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][2]. BBox: (23.0790 46.0580)(23.1290 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (20.3130 46.0580)(20.4850 46.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (19.4310 46.0580)(19.4810 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][2]. BBox: (19.1270 44.6840)(19.1770 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][2]. BBox: (19.1270 46.0580)(19.1770 46.0820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (16.3610 46.0580)(16.5330 46.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1024. BBox: (12.4390 44.6520)(13.0970 44.6860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1024. BBox: (12.4390 46.0580)(13.0970 46.1000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_277. BBox: (74.9110 44.3860)(75.2650 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_277. BBox: (74.9110 42.9720)(75.2650 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (74.0590 42.9640)(74.3930 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (69.4390 42.9900)(69.4890 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][2]. BBox: (69.1350 44.3860)(69.1850 44.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][2]. BBox: (69.1350 42.9900)(69.1850 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (66.3690 42.9600)(66.5410 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_307. BBox: (65.1830 44.3860)(65.5370 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_307. BBox: (65.1830 42.9720)(65.5370 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n326. BBox: (64.2710 44.3860)(64.3210 44.4010). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1012. BBox: (63.4810 44.3860)(63.6390 44.4390). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n332. BBox: (55.9110 44.3860)(55.9610 44.4190). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n332. BBox: (55.9110 42.9770)(55.9610 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_558. BBox: (51.0470 44.3860)(51.7050 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_558. BBox: (51.0470 42.9720)(51.7050 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n330. BBox: (49.8310 44.3860)(50.1850 44.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n330. BBox: (49.8310 42.9920)(50.1850 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_411. BBox: (48.1590 44.3860)(48.8170 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_411. BBox: (48.1590 42.9720)(48.8170 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_160. BBox: (45.1190 44.3860)(45.7770 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_160. BBox: (45.1190 42.9720)(45.7770 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_161. BBox: (43.5990 44.3860)(44.2570 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_161. BBox: (43.5990 42.9720)(44.2570 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_352. BBox: (42.0790 44.3860)(42.7370 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_352. BBox: (42.0790 42.9720)(42.7370 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_254. BBox: (40.5590 44.3860)(41.2170 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_254. BBox: (40.5590 42.9720)(41.2170 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_124. BBox: (39.0390 44.3860)(39.6970 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_124. BBox: (39.0390 42.9720)(39.6970 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_123. BBox: (37.5190 44.3860)(38.1770 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_123. BBox: (37.5190 42.9720)(38.1770 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_564. BBox: (36.3030 44.3860)(36.6570 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_564. BBox: (36.3030 42.9720)(36.6570 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n198. BBox: (35.0870 44.3860)(35.1370 44.4300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n198. BBox: (35.0870 42.9850)(35.4410 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_972. BBox: (32.0470 44.3860)(34.5290 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_972. BBox: (32.0470 42.9710)(34.5290 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_778. BBox: (30.2230 44.3860)(30.8810 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_778. BBox: (30.2230 42.9720)(30.8810 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_83. BBox: (28.0950 44.3860)(28.4490 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/N38. BBox: (29.0070 44.3860)(29.0570 44.4300). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_83. BBox: (28.0950 42.9720)(28.4490 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/N38. BBox: (29.0070 42.9850)(29.3610 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (27.2430 42.9640)(27.5770 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_685. BBox: (22.3190 44.3860)(22.6730 44.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_685. BBox: (22.3190 42.9720)(22.6730 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][1]. BBox: (16.5430 44.3860)(16.5930 44.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (21.4670 42.9640)(21.8010 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (16.8470 42.9900)(16.8970 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][1]. BBox: (16.5430 42.9900)(16.5930 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (13.7770 42.9600)(13.9490 43.0140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_857. BBox: (74.9110 41.3080)(75.2650 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_857. BBox: (74.9110 42.7140)(75.2650 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (74.0590 42.7140)(74.3930 42.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_859. BBox: (70.6550 41.3080)(71.3130 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_859. BBox: (70.6550 42.7140)(71.3130 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n322. BBox: (68.5270 41.3270)(68.5770 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1012. BBox: (69.2090 41.2890)(69.3670 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_306. BBox: (66.0950 41.3080)(66.4490 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_306. BBox: (66.0950 42.7140)(66.4490 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][1]. BBox: (64.8790 41.3400)(64.9290 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (65.1830 42.7140)(65.2330 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][1]. BBox: (64.8790 42.7140)(64.9290 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (62.1130 42.7140)(62.2850 42.7680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_836. BBox: (60.9270 41.3080)(61.2810 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_836. BBox: (60.9270 42.7140)(61.2810 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_853. BBox: (56.6710 41.3080)(57.3290 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_853. BBox: (56.6710 42.7140)(57.3290 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (60.0750 42.7140)(60.4090 42.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1028. BBox: (52.5670 41.3080)(53.2250 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1028. BBox: (52.5670 42.7140)(53.2250 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_351. BBox: (51.3510 41.3080)(51.7050 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_351. BBox: (51.3510 42.7140)(51.7050 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_410. BBox: (49.8310 41.3080)(50.4890 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_410. BBox: (49.8310 42.7140)(50.4890 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_69. BBox: (44.2070 41.3080)(44.5610 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_69. BBox: (44.2070 42.7140)(44.5610 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/r_ptr_reg[1]. BBox: (41.0150 41.3400)(41.0650 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n138. BBox: (41.9270 42.7140)(41.9770 42.7420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n365. BBox: (41.3190 42.7140)(41.3690 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/r_ptr_reg[1]. BBox: (41.0150 42.7140)(41.0650 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (39.1870 41.4790)(39.2370 41.5290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (39.1150 41.2800)(40.2450 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (39.1870 41.3190)(39.2370 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (37.9450 42.7140)(38.1170 42.7680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_125. BBox: (36.4550 41.3080)(37.1130 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_125. BBox: (36.4550 42.7140)(37.1130 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n250. BBox: (31.1350 41.3260)(31.1850 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_199. BBox: (31.4990 41.2890)(31.6710 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n250. BBox: (31.1350 42.7140)(31.1850 42.7460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_782. BBox: (30.2230 41.3080)(30.5770 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_782. BBox: (30.2230 42.7140)(30.5770 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_433. BBox: (28.7030 41.3080)(29.3610 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_433. BBox: (28.7030 42.7140)(29.3610 42.7560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/N20. BBox: (24.4470 41.3130)(24.4970 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/N18. BBox: (25.8150 41.3130)(25.8650 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/N20. BBox: (24.4470 42.7140)(24.4970 42.7360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/N18. BBox: (25.8150 42.7140)(25.8650 42.7360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n145. BBox: (23.8390 41.3400)(23.8890 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n145. BBox: (23.8390 42.7140)(23.8890 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n173. BBox: (20.3430 41.3370)(20.3930 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (20.7210 41.2800)(20.8790 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n173. BBox: (20.3430 42.7140)(20.3930 42.7290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[2]. BBox: (19.1270 42.7140)(19.1770 42.7360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (18.3670 42.7140)(18.4170 42.7530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (15.9350 41.3190)(15.9850 41.5240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (15.9350 41.3190)(15.9850 41.3690). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][2]. BBox: (14.7190 41.3400)(14.7690 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (16.0570 41.2810)(16.2290 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (15.9350 41.3190)(15.9850 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (15.9350 41.3190)(16.0870 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (15.0230 42.7140)(15.0730 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][2]. BBox: (14.7190 42.7140)(14.7690 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (11.9530 42.7140)(12.1250 42.7680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][2]. BBox: (8.3350 41.3400)(8.3850 41.3420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (8.6390 42.7140)(8.6890 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][2]. BBox: (8.3350 42.7140)(8.3850 42.7380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (5.5690 42.7140)(5.7410 42.7680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_858. BBox: (74.6070 41.0420)(75.2650 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_858. BBox: (74.6070 39.6280)(75.2650 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n391. BBox: (73.2390 41.0420)(73.2890 41.0860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n391. BBox: (73.2390 39.6410)(73.5930 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (72.6310 39.6460)(72.6810 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][2]. BBox: (72.3270 41.0420)(72.3770 41.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][2]. BBox: (72.3270 39.6460)(72.3770 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (69.5610 39.6160)(69.7330 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][1]. BBox: (68.3750 41.0420)(68.4250 41.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (68.6790 39.6460)(68.7290 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][1]. BBox: (68.3750 39.6460)(68.4250 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (65.6090 39.6160)(65.7810 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_866. BBox: (59.8630 41.0420)(64.7770 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_866. BBox: (59.8630 39.6270)(64.7770 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n350. BBox: (57.4310 41.0420)(57.4810 41.0860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n294. BBox: (58.0390 41.0420)(58.0890 41.0860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n350. BBox: (57.1270 39.6410)(57.4810 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n294. BBox: (58.0390 39.6410)(58.3930 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n331. BBox: (54.9990 41.0420)(55.0490 41.0750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n331. BBox: (54.9990 39.6330)(55.0490 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n172. BBox: (53.4790 41.0420)(53.5290 41.0860). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n172. BBox: (53.4790 39.6410)(53.8330 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n329. BBox: (52.5670 41.0420)(52.9210 41.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n329. BBox: (52.5670 39.6480)(52.9210 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_72. BBox: (49.9830 41.0420)(50.3370 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n342. BBox: (51.5030 41.0420)(51.5530 41.0750). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_72. BBox: (49.9830 39.6280)(50.3370 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n342. BBox: (51.5030 39.6330)(51.5530 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_353. BBox: (47.2470 41.0420)(47.6010 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_353. BBox: (47.2470 39.6280)(47.6010 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_68. BBox: (46.0310 41.0420)(46.3850 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_68. BBox: (46.0310 39.6280)(46.3850 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_30. BBox: (44.8150 41.0420)(45.1690 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_30. BBox: (44.8150 39.6280)(45.1690 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_415. BBox: (40.7110 41.0420)(41.3690 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n139. BBox: (41.9270 41.0420)(41.9770 41.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_415. BBox: (40.7110 39.6280)(41.3690 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n139. BBox: (41.9270 39.6460)(41.9770 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_417. BBox: (39.4950 41.0420)(39.8490 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_417. BBox: (39.4950 39.6280)(39.8490 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_286. BBox: (37.9750 41.0420)(38.6330 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_286. BBox: (37.9750 39.6280)(38.6330 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_287. BBox: (36.4550 41.0420)(37.1130 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_287. BBox: (36.4550 39.6280)(37.1130 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_255. BBox: (34.9350 41.0420)(35.5930 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_255. BBox: (34.9350 39.6280)(35.5930 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_886. BBox: (32.1990 41.0420)(32.8570 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_692. BBox: (30.9830 41.0420)(31.3370 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_886. BBox: (32.1990 39.6280)(32.8570 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_692. BBox: (30.9830 39.6280)(31.3370 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_693. BBox: (29.7670 41.0420)(30.1210 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_693. BBox: (29.7670 39.6280)(30.1210 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n352. BBox: (28.6110 39.6170)(28.7840 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_689. BBox: (27.0310 41.0420)(27.3850 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_606. BBox: (25.8150 41.0420)(26.1690 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_689. BBox: (27.0310 39.6280)(27.3850 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_606. BBox: (25.8150 39.6280)(26.1690 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][1]. BBox: (24.5990 41.0420)(24.6490 41.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (24.9030 39.6460)(24.9530 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][1]. BBox: (24.5990 39.6460)(24.6490 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (21.8330 39.6160)(22.0050 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_598. BBox: (20.6470 41.0420)(21.0010 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_598. BBox: (20.6470 39.6280)(21.0010 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n174. BBox: (15.0230 41.0420)(15.0730 41.0470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (14.5370 41.0420)(14.6950 41.1040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n174. BBox: (15.0230 39.6550)(15.0730 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1034. BBox: (12.8950 41.0420)(13.5530 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1034. BBox: (12.8950 39.6280)(13.5530 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_982. BBox: (11.6790 41.0420)(12.0330 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_982. BBox: (11.6790 39.6280)(12.0330 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n184. BBox: (10.7670 41.0420)(10.8170 41.0470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (10.2810 41.0420)(10.4390 41.1040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n184. BBox: (10.7670 39.6550)(10.8170 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_720. BBox: (8.9430 41.0420)(9.2970 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_720. BBox: (8.9430 39.6280)(9.2970 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_719. BBox: (7.4230 41.0420)(8.0810 41.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_719. BBox: (7.4230 39.6280)(8.0810 39.6700). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_424. BBox: (74.9110 37.9640)(75.2650 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_424. BBox: (74.9110 39.3700)(75.2650 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_388. BBox: (73.6950 37.9640)(74.0490 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_388. BBox: (73.6950 39.3700)(74.0490 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_860. BBox: (72.1750 37.9640)(72.8330 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_860. BBox: (72.1750 39.3700)(72.8330 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_813. BBox: (70.6550 37.9640)(71.3130 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_402. BBox: (69.4390 37.9640)(69.7930 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_813. BBox: (70.6550 39.3700)(71.3130 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_402. BBox: (69.4390 39.3700)(69.7930 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_846. BBox: (67.9190 37.9640)(68.5770 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_846. BBox: (67.9190 39.3700)(68.5770 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_323. BBox: (66.7030 37.9640)(67.0570 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_323. BBox: (66.7030 39.3700)(67.0570 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_375. BBox: (65.1830 37.9640)(65.8410 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_375. BBox: (65.1830 39.3700)(65.8410 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_865. BBox: (63.9670 37.9640)(64.3210 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_865. BBox: (63.9670 39.3700)(64.3210 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_851. BBox: (58.1910 37.9640)(58.5450 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (63.1150 39.3700)(63.4490 39.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_851. BBox: (58.1910 39.3700)(58.5450 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (57.3390 39.3700)(57.6730 39.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/N17. BBox: (53.3270 37.9650)(53.3770 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/N17. BBox: (53.3270 39.3700)(53.3770 39.4070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/N18. BBox: (52.1110 37.9650)(52.1610 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/N18. BBox: (52.1110 39.3700)(52.1610 39.4070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/N20. BBox: (50.8950 37.9650)(50.9450 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/N20. BBox: (50.8950 39.3700)(50.9450 39.4070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n275. BBox: (47.7030 37.9960)(47.7530 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n284. BBox: (47.0950 37.9960)(47.1450 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n275. BBox: (47.7030 39.3700)(47.7530 39.3940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n284. BBox: (47.0950 39.3700)(47.1450 39.3940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_557. BBox: (43.9030 37.9640)(44.5610 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_557. BBox: (43.9030 39.3700)(44.5610 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_427. BBox: (42.6870 37.9640)(43.0410 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_427. BBox: (42.6870 39.3700)(43.0410 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_560. BBox: (41.4710 37.9640)(41.8250 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_560. BBox: (41.4710 39.3700)(41.8250 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_426. BBox: (40.2550 37.9640)(40.6090 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_414. BBox: (39.0390 37.9640)(39.3930 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_426. BBox: (40.2550 39.3700)(40.6090 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_414. BBox: (39.0390 39.3700)(39.3930 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_257. BBox: (37.5190 37.9640)(38.1770 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_257. BBox: (37.5190 39.3700)(38.1770 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_256. BBox: (35.9990 37.9640)(36.6570 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_256. BBox: (35.9990 39.3700)(36.6570 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_904. BBox: (34.4790 37.9640)(35.1370 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_904. BBox: (34.4790 39.3700)(35.1370 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_878. BBox: (32.9590 37.9640)(33.6170 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_878. BBox: (32.9590 39.3700)(33.6170 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_837. BBox: (30.2230 37.9640)(30.5770 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_712. BBox: (29.0070 37.9640)(29.3610 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_837. BBox: (30.2230 39.3700)(30.5770 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_712. BBox: (29.0070 39.3700)(29.3610 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_691. BBox: (27.7910 37.9640)(28.1450 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_691. BBox: (27.7910 39.3700)(28.1450 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_603. BBox: (26.2710 37.9640)(26.9290 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_603. BBox: (26.2710 39.3700)(26.9290 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_595. BBox: (25.0550 37.9640)(25.4090 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_595. BBox: (25.0550 39.3700)(25.4090 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (24.2030 39.3700)(24.5370 39.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_683. BBox: (17.7590 37.9640)(18.1130 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_602. BBox: (18.9750 37.9640)(19.6330 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_683. BBox: (17.7590 39.3700)(18.1130 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_602. BBox: (18.9750 39.3700)(19.6330 39.4120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[1]. BBox: (11.9830 37.9960)(12.0330 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (16.9070 39.3700)(17.2410 39.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (12.2870 39.3700)(12.3370 39.3940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[1]. BBox: (11.9830 39.3700)(12.0330 39.3940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.1590 38.1350)(10.2090 38.1850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.0830 37.9360)(11.2130 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (10.1590 37.9750)(10.2090 37.9980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (8.9130 39.3700)(9.0850 39.4240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[1]. BBox: (7.4230 39.3700)(7.4730 39.3920). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/N55. BBox: (5.4470 39.3700)(5.4970 39.3980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_808. BBox: (74.6070 37.6980)(75.2650 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_808. BBox: (74.6070 36.2840)(75.2650 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_471. BBox: (73.3910 37.6980)(73.7450 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_471. BBox: (73.3910 36.2840)(73.7450 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_824. BBox: (72.1750 37.6980)(72.5290 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_824. BBox: (72.1750 36.2840)(72.5290 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_833. BBox: (66.3990 37.6980)(66.7530 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_833. BBox: (66.3990 36.2840)(66.7530 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (71.3230 36.2760)(71.6570 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_373. BBox: (65.1830 37.6980)(65.5370 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_373. BBox: (65.1830 36.2840)(65.5370 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_852. BBox: (63.9670 37.6980)(64.3210 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_852. BBox: (63.9670 36.2840)(64.3210 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_869. BBox: (58.1910 37.6980)(58.5450 37.7170). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_869. BBox: (58.1910 36.2990)(58.5450 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (63.1150 36.2760)(63.4490 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n299. BBox: (54.5430 37.6980)(54.5930 37.7170). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n299. BBox: (54.5430 36.2960)(54.5930 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/N19. BBox: (52.4150 37.6980)(52.4650 37.7310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/N19. BBox: (52.4150 36.2890)(52.4650 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n340. BBox: (51.1990 37.6980)(51.2490 37.7310). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n286. BBox: (49.9830 37.6980)(50.0330 37.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n340. BBox: (51.1990 36.2890)(51.2490 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n286. BBox: (49.9830 36.3020)(50.0330 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_31. BBox: (46.7910 37.6980)(47.4490 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_31. BBox: (46.7910 36.2840)(47.4490 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_29. BBox: (45.5750 37.6980)(45.9290 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_29. BBox: (45.5750 36.2840)(45.9290 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_556. BBox: (44.0550 37.6980)(44.7130 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_556. BBox: (44.0550 36.2840)(44.7130 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_555. BBox: (42.8390 37.6980)(43.1930 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_555. BBox: (42.8390 36.2840)(43.1930 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_434. BBox: (41.6230 37.6980)(41.9770 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/r_ptr_reg[0]. BBox: (40.4070 37.6980)(40.4570 37.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_434. BBox: (41.6230 36.2840)(41.9770 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n370. BBox: (40.7110 36.3020)(40.7610 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/r_ptr_reg[0]. BBox: (40.4070 36.3020)(40.4570 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (38.5300 37.5110)(38.5800 37.5610). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (38.5070 37.6980)(39.6370 37.7600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (38.5300 37.6980)(38.5800 37.7210). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (37.3370 36.2720)(37.5090 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n134. BBox: (36.4550 37.6980)(36.5050 37.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n134. BBox: (36.4550 36.3020)(36.5050 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (29.0070 37.6980)(33.9210 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_973. BBox: (29.0070 36.2830)(33.9210 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_711. BBox: (26.1190 37.6980)(26.7770 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_17. Net2: VSS. BBox: (27.3350 37.6980)(27.3850 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_711. BBox: (26.1190 36.2840)(26.7770 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_17. Net2: VDD. BBox: (27.3350 36.2840)(27.3850 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][0]. BBox: (24.9030 37.6980)(24.9530 37.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (25.2070 36.3020)(25.2570 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][0]. BBox: (24.9030 36.3020)(24.9530 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (22.1370 36.2720)(22.3090 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_607. BBox: (20.6470 37.6980)(21.3050 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_599. BBox: (19.4310 37.6980)(19.7850 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_607. BBox: (20.6470 36.2840)(21.3050 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_599. BBox: (19.4310 36.2840)(19.7850 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][1]. BBox: (18.2150 37.6980)(18.2650 37.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (18.5190 36.3020)(18.5690 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][1]. BBox: (18.2150 36.3020)(18.2650 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (15.4490 36.2720)(15.6210 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_686. BBox: (14.2630 37.6980)(14.6170 37.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_686. BBox: (14.2630 36.2840)(14.6170 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][1]. BBox: (8.4870 37.6980)(8.5370 37.7000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (13.4110 36.2760)(13.7450 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (8.7910 36.3020)(8.8410 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][1]. BBox: (8.4870 36.3020)(8.5370 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (5.7210 36.2720)(5.8930 36.3260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_825. BBox: (72.7830 34.6200)(75.2650 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_825. BBox: (72.7830 36.0260)(75.2650 36.0690). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_815. BBox: (70.0470 34.6200)(70.4010 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_815. BBox: (70.0470 36.0260)(70.4010 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_814. BBox: (68.5270 34.6200)(69.1850 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_814. BBox: (68.5270 36.0260)(69.1850 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n390. BBox: (65.1830 34.6490)(65.2330 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n390. BBox: (65.1830 36.0260)(65.2330 36.0410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_775. BBox: (63.9670 34.6200)(64.6250 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_775. BBox: (63.9670 36.0260)(64.6250 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (63.0550 36.0260)(63.1050 36.0500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][1]. BBox: (62.7510 34.6520)(62.8010 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][1]. BBox: (62.7510 36.0260)(62.8010 36.0500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (59.9850 36.0260)(60.1570 36.0800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_272. BBox: (58.8590 36.0260)(59.0320 36.0790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_272. BBox: (58.9510 36.0260)(59.0010 36.0360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_47. BBox: (56.6710 34.6200)(57.3290 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_47. BBox: (56.6710 36.0260)(57.3290 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n300. BBox: (53.6310 34.6210)(53.6810 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n300. BBox: (53.6310 36.0260)(53.6810 36.0630). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_405. BBox: (52.7190 34.6200)(53.0730 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_405. BBox: (52.7190 36.0260)(53.0730 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n285. BBox: (49.0710 34.6520)(49.1210 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n285. BBox: (49.0710 36.0260)(49.1210 36.0500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n276. BBox: (47.5510 34.6380)(47.6010 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n276. BBox: (47.5510 36.0260)(47.6010 36.0580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n278. BBox: (46.4870 34.6100)(46.5370 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n277. BBox: (45.8790 34.6380)(45.9290 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n278. BBox: (46.4870 36.0260)(46.8410 36.0550). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n277. BBox: (45.8790 36.0260)(45.9290 36.0580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_25. BBox: (43.7510 34.6200)(44.4090 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_25. BBox: (43.7510 36.0260)(44.4090 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_24. BBox: (42.5350 34.6200)(42.8890 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_24. BBox: (42.5350 36.0260)(42.8890 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1016. BBox: (41.3190 34.6200)(41.6730 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1016. BBox: (41.3190 36.0260)(41.6730 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_563. BBox: (40.1030 34.6200)(40.4570 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/w_ptr_reg[1]. BBox: (38.8870 34.6520)(38.9370 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_563. BBox: (40.1030 36.0260)(40.4570 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n374. BBox: (39.1910 36.0260)(39.2410 36.0500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/w_ptr_reg[1]. BBox: (38.8870 36.0260)(38.9370 36.0500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (37.0580 34.7910)(37.1080 34.8410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (37.0580 34.6310)(37.1080 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (35.8170 36.0260)(35.9890 36.0800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_758. BBox: (34.6310 34.6350)(34.9850 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_758. BBox: (34.6310 36.0260)(34.9850 36.0530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: tx_full. BBox: (31.2870 34.6200)(31.9450 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: tx_full. BBox: (31.2870 36.0260)(31.9450 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_902. BBox: (29.7670 34.6200)(30.4250 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_902. BBox: (29.7670 36.0260)(30.4250 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_897. BBox: (28.2470 34.6200)(28.9050 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_897. BBox: (28.2470 36.0260)(28.9050 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_799. BBox: (25.0550 34.6200)(25.4090 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_799. BBox: (25.0550 36.0260)(25.4090 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_594. BBox: (23.8390 34.6200)(24.1930 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_594. BBox: (23.8390 36.0260)(24.1930 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (22.9870 36.0260)(23.3210 36.0760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n192. BBox: (8.9430 34.6490)(8.9930 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n192. BBox: (8.9430 36.0260)(8.9930 36.0410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_604. BBox: (6.8150 34.6200)(7.1690 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_604. BBox: (6.8150 36.0260)(7.1690 36.0680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[0]. BBox: (5.2950 36.0260)(5.3450 36.0480). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_492. BBox: (74.6070 34.3540)(75.2650 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_809. BBox: (73.3910 34.3540)(73.7450 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_741. BBox: (70.3510 34.3540)(71.0090 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_744. BBox: (69.1350 34.3540)(69.4890 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_740. BBox: (67.6150 34.3540)(68.2730 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_732. BBox: (66.0950 34.3540)(66.7530 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_402. BBox: (65.5610 34.5920)(65.7190 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_389. BBox: (64.8790 34.3540)(65.2330 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_530. BBox: (63.6630 34.3540)(64.0170 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n269. BBox: (61.9910 34.3540)(62.0410 34.3980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_773. BBox: (60.4710 34.3540)(60.8250 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_798. BBox: (56.5190 34.3540)(56.8730 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_529. BBox: (55.3030 34.3540)(55.6570 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n160. BBox: (54.3910 34.3540)(54.4410 34.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1014. BBox: (53.6010 34.3540)(53.7730 34.4070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_100. BBox: (50.4390 34.3540)(50.7930 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1016. BBox: (47.9150 34.6010)(48.0870 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n287. BBox: (48.4630 34.3540)(48.5130 34.3790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_560. BBox: (45.3930 34.6010)(45.5650 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_167. BBox: (46.4870 34.3540)(47.1450 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_168. BBox: (44.9670 34.3540)(45.6250 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_166. BBox: (43.4470 34.3540)(44.1050 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_164. BBox: (42.2310 34.3540)(42.5850 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_136. BBox: (41.0150 34.3540)(41.3690 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_425. BBox: (39.7990 34.3540)(40.1530 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_235. BBox: (38.2790 34.3540)(38.9370 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (36.9870 34.5920)(38.1170 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_234. BBox: (36.7590 34.3540)(37.4170 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_23. BBox: (35.5430 34.3540)(35.8970 34.3730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_23. BBox: (35.5430 32.9550)(35.8970 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_879. BBox: (30.9830 34.3540)(31.3370 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_816. BBox: (32.1990 34.3540)(32.8570 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_524. BBox: (29.4630 34.3540)(30.1210 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_523. BBox: (27.9430 34.3540)(28.6010 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n248. BBox: (27.0310 34.3540)(27.0810 34.3870). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_18. BBox: (25.2070 34.3540)(25.8650 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_17. BBox: (23.6870 34.3540)(24.3450 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n191. BBox: (21.8630 34.3540)(21.9130 34.3590). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (22.2410 34.3540)(22.3990 34.4160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][0]. BBox: (20.9510 34.3540)(21.0010 34.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n191. BBox: (21.8630 32.9670)(21.9130 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (21.2550 32.9580)(21.3050 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][0]. BBox: (20.9510 32.9580)(21.0010 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][0]. BBox: (14.7190 34.3540)(14.7690 34.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (15.0230 32.9580)(15.0730 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][0]. BBox: (14.7190 32.9580)(14.7690 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][0]. BBox: (10.7670 34.3540)(10.8170 34.3560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (11.0710 32.9580)(11.1210 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][0]. BBox: (10.7670 32.9580)(10.8170 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (9.3210 34.5920)(9.4790 34.6540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_600. BBox: (6.8150 34.3540)(7.1690 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_605. BBox: (5.5990 34.3540)(5.9530 34.3880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_492. BBox: (74.6070 32.9400)(75.2650 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_809. BBox: (73.3910 32.9400)(73.7450 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_488. BBox: (72.1750 32.6820)(72.5290 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_826. BBox: (69.4390 32.6820)(69.7930 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_741. BBox: (70.3510 32.9400)(71.0090 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_470. BBox: (70.6550 32.6820)(71.3130 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_744. BBox: (69.1350 32.9400)(69.4890 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_403. BBox: (67.9190 32.6820)(68.5770 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/n_reg[2]. BBox: (66.7030 31.3080)(66.7530 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_740. BBox: (67.6150 32.9400)(68.2730 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_732. BBox: (66.0950 32.9400)(66.7530 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (67.0070 32.6820)(67.0570 32.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/n_reg[2]. BBox: (66.7030 32.6820)(66.7530 32.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_389. BBox: (64.8790 32.9400)(65.2330 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_530. BBox: (63.6630 32.9400)(64.0170 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net725. BBox: (63.6330 32.6820)(63.8050 32.7360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1021. BBox: (62.4470 32.6820)(62.8010 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n269. BBox: (61.9910 32.9530)(62.3450 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1017. BBox: (61.3830 32.6820)(61.4330 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_797. BBox: (60.1670 32.6820)(60.8250 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_773. BBox: (60.4710 32.9400)(60.8250 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_151. BBox: (58.6470 32.6820)(59.3050 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_798. BBox: (56.5190 32.9400)(56.8730 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (59.6190 32.9320)(59.9530 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n345. BBox: (57.7350 32.6820)(57.7850 32.7040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: tx. BBox: (55.9110 31.3080)(55.9610 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_529. BBox: (55.3030 32.9400)(55.6570 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (56.2150 32.6820)(56.2650 32.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: tx. BBox: (55.9110 32.6820)(55.9610 32.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n160. BBox: (54.3910 32.9500)(54.4410 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (52.8410 32.6820)(53.0130 32.7350). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_101. BBox: (51.3510 32.6820)(52.0090 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_100. BBox: (50.4390 32.9400)(50.7930 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n351. BBox: (51.4730 32.9290)(51.6450 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_98. BBox: (48.6150 32.6820)(48.9690 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1039. BBox: (49.8310 32.6820)(50.4890 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n280. BBox: (47.7030 32.6820)(47.7530 32.7210). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n287. BBox: (48.4630 32.9450)(48.5130 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_167. BBox: (46.4870 32.9400)(47.1450 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_165. BBox: (45.5750 32.6820)(46.2330 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_168. BBox: (44.9670 32.9400)(45.6250 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (44.5110 32.6820)(44.5610 32.7210). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_166. BBox: (43.4470 32.9400)(44.1050 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_164. BBox: (42.2310 32.9400)(42.5850 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_561. BBox: (40.8630 32.6820)(41.2170 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_136. BBox: (41.0150 32.9400)(41.3690 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/w_ptr_reg[0]. BBox: (39.6470 31.3080)(39.6970 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_425. BBox: (39.7990 32.9400)(40.1530 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n367. BBox: (39.9510 32.6820)(40.0010 32.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/w_ptr_reg[0]. BBox: (39.6470 32.6820)(39.6970 32.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_235. BBox: (38.2790 32.9400)(38.9370 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_234. BBox: (36.7590 32.9400)(37.4170 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net763. BBox: (36.5770 32.6820)(36.7490 32.7360). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_232. BBox: (35.3910 32.6820)(35.7450 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n135. BBox: (34.4790 32.6820)(34.5290 32.7190). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_817. BBox: (32.9590 32.6820)(33.3130 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_879. BBox: (30.9830 32.9400)(31.3370 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_816. BBox: (32.1990 32.9400)(32.8570 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_524. BBox: (29.4630 32.9400)(30.1210 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1030. BBox: (29.9190 32.6820)(30.2730 32.7090). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_523. BBox: (27.9430 32.9400)(28.6010 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1023. BBox: (26.5750 32.6820)(27.2330 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n248. BBox: (27.0310 32.9450)(27.0810 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_18. BBox: (25.2070 32.9400)(25.8650 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n360. BBox: (25.6630 32.6820)(25.7130 32.7100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_17. BBox: (23.6870 32.9400)(24.3450 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (18.1850 32.9280)(18.3570 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1042. BBox: (16.6950 32.6820)(17.0490 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_710. BBox: (15.4790 32.6820)(15.8330 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_590. BBox: (14.2630 32.6820)(14.6170 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (11.9530 32.9280)(12.1250 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_707. BBox: (8.4870 32.6820)(8.8410 32.7240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (13.4110 32.6820)(13.7450 32.7320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_600. BBox: (6.8150 32.9400)(7.1690 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (8.0010 32.9280)(8.1730 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_605. BBox: (5.5990 32.9400)(5.9530 32.9820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_488. BBox: (72.1750 31.2760)(72.5290 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_826. BBox: (69.4390 31.2760)(69.7930 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_470. BBox: (70.6550 31.2760)(71.3130 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n268. BBox: (70.6550 31.0100)(71.3130 31.0450). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/n_reg[1]. BBox: (69.7430 31.0100)(69.7930 31.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (67.8560 30.8230)(67.9060 30.8730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_403. BBox: (67.9190 31.2760)(68.5770 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (67.8430 31.0100)(68.9730 31.0720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (67.8560 31.0100)(67.9060 31.0330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_61. BBox: (65.4870 31.1300)(65.5370 31.1900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_61. BBox: (65.4870 31.1300)(65.5370 31.1900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_61. BBox: (64.8030 31.2480)(65.9330 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_61. BBox: (65.1830 31.0100)(65.8410 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_61. BBox: (65.4870 31.0100)(65.5370 31.2980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n291. BBox: (64.2710 31.0100)(64.3210 31.0540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_150. BBox: (61.3830 31.0100)(61.7370 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1021. BBox: (62.4470 31.2760)(62.8010 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1017. BBox: (61.3830 31.2760)(61.4330 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_797. BBox: (60.1670 31.2760)(60.8250 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_148. BBox: (60.1670 31.0100)(60.5210 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_357. BBox: (58.6470 31.0100)(59.3050 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_151. BBox: (58.6470 31.2760)(59.3050 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_374. BBox: (57.1270 31.0100)(57.7850 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_370. BBox: (55.9110 31.0100)(56.2650 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_109. BBox: (54.6950 31.0100)(55.0490 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_102. BBox: (51.6550 31.0100)(52.3130 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n351. BBox: (52.8710 31.0100)(52.9210 31.0260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_101. BBox: (51.3510 31.2760)(52.0090 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1039. BBox: (50.1950 31.0100)(50.3670 31.0630). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_99. BBox: (48.9190 31.0100)(49.2730 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_98. BBox: (48.6150 31.2760)(48.9690 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1039. BBox: (49.8310 31.2760)(50.4890 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n272. BBox: (49.8310 31.0100)(49.8810 31.0260). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_97. BBox: (47.7030 31.0100)(48.0570 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n280. BBox: (47.7030 31.2940)(47.7530 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_165. BBox: (45.5750 31.2760)(46.2330 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_37. BBox: (45.2710 31.0100)(45.6250 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/N38. BBox: (44.0550 31.0100)(44.1050 31.0540). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (42.2010 31.2490)(42.3730 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (42.2010 31.2820)(42.3110 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_561. BBox: (40.8630 31.2760)(41.2170 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_48. BBox: (37.7470 31.2480)(38.8770 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_231. BBox: (38.1270 31.0100)(38.4810 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_48. BBox: (38.0970 31.2820)(38.2070 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_452. BBox: (36.9110 31.0100)(37.2650 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_451. BBox: (35.6950 31.0100)(36.0490 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_867. BBox: (34.4790 31.0100)(34.8330 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_232. BBox: (35.3910 31.2760)(35.7450 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n135. BBox: (34.4790 31.2770)(34.5290 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_817. BBox: (32.9590 31.2760)(33.3130 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1030. BBox: (29.9190 31.2910)(30.2730 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_509. BBox: (28.3990 31.0100)(29.0570 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_507. BBox: (27.1830 31.0100)(27.5370 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1023. BBox: (26.5750 31.2760)(27.2330 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_537. BBox: (25.6630 31.0100)(26.3210 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_16. BBox: (19.8870 31.0100)(20.5450 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_1. BBox: (18.0630 31.0100)(18.7210 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1042. BBox: (16.6950 31.2760)(17.0490 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_710. BBox: (15.4790 31.2760)(15.8330 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_data_out[0]. BBox: (15.9350 31.0100)(15.9850 31.0120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (14.1110 30.8230)(14.1610 30.8730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_590. BBox: (14.2630 31.2760)(14.6170 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (14.0350 31.0100)(15.1650 31.0720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_703. BBox: (14.1110 31.0100)(14.1610 31.0330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_980. BBox: (11.6790 31.0100)(12.0330 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_977. BBox: (10.1590 31.0100)(10.8170 31.0440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_707. BBox: (8.4870 31.2760)(8.8410 31.3100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ctsbuf_net_10. BBox: (74.6070 29.3380)(75.2650 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_796. BBox: (71.8710 29.3380)(72.2250 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n268. BBox: (70.6550 29.5950)(71.3130 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n377. BBox: (70.0470 29.6140)(70.0970 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/n_reg[1]. BBox: (69.7430 29.6140)(69.7930 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net725. BBox: (70.8070 29.3380)(70.8570 29.3770). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_742. BBox: (67.1590 29.3380)(67.5130 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net725. BBox: (66.6730 29.5840)(66.8450 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_359. BBox: (65.6390 29.3380)(66.2970 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_61. BBox: (65.1830 29.5960)(65.8410 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_358. BBox: (64.1190 29.3380)(64.7770 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n291. BBox: (63.9670 29.6090)(64.3210 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_404. BBox: (62.5990 29.3380)(63.2570 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_150. BBox: (61.3830 29.5960)(61.7370 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_149. BBox: (61.0790 29.3380)(61.7370 29.3800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_148. BBox: (60.1670 29.5960)(60.5210 29.6380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n297. BBox: (59.8630 29.3380)(60.2170 29.3670). Layer: M1. (RT-586)
[Check Short] Stage 2-2 Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] Stage 3   Elapsed =    0:00:00, CPU =    0:00:00
[Check Short] End       Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] Init        Elapsed =    0:00:00, CPU =    0:00:00
Warning: Port VSS have no valid pin shapes. Skip this port. (RT-203)
Warning: Port VDD have no valid pin shapes. Skip this port. (RT-203)
[Check Net] 10%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 20%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 30%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 40%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 50%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 60%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 70%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 80%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] 90%         Elapsed =    0:00:00, CPU =    0:00:00
[Check Net] All nets are submitted.
[Check Net] 100%        Elapsed =    0:00:00, CPU =    0:00:00
Information: Detected short violation. Net1: VSS. Net2: copt_net_103. BBox: (24.7510 54.4180)(25.1050 54.4520). Layer: M1. (RT-586)
Information: Detected open violation for Net VDD. BBox: (4.0160 5.0800)(76.5440 77.3040). (RT-585)
Information: Detected floating route violation for Net VDD. BBox: (4.0160 5.0800)(76.5440 77.3040). (RT-587)
Information: Detected open violation for Net VSS. BBox: (0.0160 1.0800)(80.5440 81.3040). (RT-585)
Information: Detected floating route violation for Net VSS. BBox: (67.4610 6.0800)(67.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (71.4610 6.0800)(71.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (51.4610 6.0800)(51.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (55.4610 6.0800)(55.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (59.4610 6.0800)(59.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (63.4610 6.0800)(63.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (35.4610 6.0800)(35.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (39.4610 6.0800)(39.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (43.4610 6.0800)(43.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (47.4610 6.0800)(47.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (19.4610 6.0800)(19.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (23.4610 6.0800)(23.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (27.4610 6.0800)(27.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (31.4610 6.0800)(31.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (7.4610 6.0800)(7.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (11.4610 6.0800)(11.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (15.4610 6.0800)(15.5710 76.3040). (RT-587)
Information: Detected floating route violation for Net VSS. BBox: (0.0160 1.0800)(80.5440 81.3040). (RT-587)
Information: Detected short violation. Net1: VDD. Net2: copt_net_965. BBox: (73.3910 76.1540)(74.0490 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_763. BBox: (71.8710 76.1540)(72.5290 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_964. BBox: (70.3510 76.1540)(71.0090 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_963. BBox: (67.9190 76.1540)(68.2730 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_664. BBox: (66.3990 76.1540)(67.0570 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_665. BBox: (64.8790 76.1540)(65.5370 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_665. BBox: (65.4870 76.1740)(65.5370 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_928. BBox: (63.6630 76.1540)(64.0170 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (62.8110 76.1540)(63.1450 76.2040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_920. BBox: (57.8870 76.1540)(58.2410 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (57.0350 76.1540)(57.3690 76.2040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_917. BBox: (51.8070 76.1540)(52.4650 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_961. BBox: (50.5910 76.1540)(50.9450 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (49.7390 76.1540)(50.0730 76.2040). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_962. BBox: (44.8150 76.1540)(45.1690 76.1810). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1010. BBox: (41.7750 76.1540)(42.1290 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1005. BBox: (30.2230 76.1540)(30.8810 76.1960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_965. BBox: (73.3910 74.7480)(74.0490 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_40. BBox: (73.6950 74.4820)(74.0490 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_763. BBox: (71.8710 74.7480)(72.5290 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_964. BBox: (70.3510 74.7480)(71.0090 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_764. BBox: (69.7430 74.4820)(70.0970 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_963. BBox: (67.9190 74.7480)(68.2730 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_506. BBox: (68.2230 74.4820)(68.8810 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_664. BBox: (66.3990 74.7480)(67.0570 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_41. BBox: (67.0070 74.4820)(67.3610 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_667. BBox: (65.7910 74.4820)(66.1450 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_666. BBox: (64.5750 74.4820)(64.9290 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_665. BBox: (64.8790 74.7480)(65.5370 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_928. BBox: (63.6630 74.7480)(64.0170 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_766. BBox: (58.7990 74.4820)(63.7130 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_920. BBox: (57.8870 74.7480)(58.2410 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_838. BBox: (56.6710 74.4820)(57.3290 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_899. BBox: (55.4550 74.4820)(55.8090 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_917. BBox: (51.8070 74.7480)(52.4650 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_961. BBox: (50.5910 74.7480)(50.9450 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_947. BBox: (45.4230 74.4820)(47.9050 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_962. BBox: (44.8150 74.7630)(45.1690 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_948. BBox: (43.5990 74.4820)(44.2570 74.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1010. BBox: (41.7750 74.7480)(42.1290 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1005. BBox: (30.2230 74.7480)(30.8810 74.7820). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_730. BBox: (74.6070 72.8100)(75.2650 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_731. BBox: (73.0870 72.8100)(73.7450 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_40. BBox: (73.6950 73.0680)(74.0490 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_921. BBox: (71.5670 72.8100)(72.2250 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_907. BBox: (70.3510 72.8100)(70.7050 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_764. BBox: (69.7430 73.0680)(70.0970 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (72.8430 73.0600)(73.1770 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_918. BBox: (69.1350 72.8100)(69.4890 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_506. BBox: (68.2230 73.0680)(68.8810 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1043. BBox: (67.9190 72.8100)(68.2730 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_41. BBox: (67.0070 73.0680)(67.3610 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_667. BBox: (65.7910 73.0680)(66.1450 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_666. BBox: (64.5750 73.0680)(64.9290 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_240. BBox: (63.3590 72.8100)(64.0170 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_922. BBox: (62.1430 72.8100)(62.4970 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_839. BBox: (58.1910 72.8100)(58.5450 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_766. BBox: (58.7990 73.0670)(63.7130 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_838. BBox: (56.6710 73.0680)(57.3290 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_727. BBox: (56.9750 72.8100)(57.3290 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_899. BBox: (55.4550 73.0680)(55.8090 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (54.6030 73.0600)(54.9370 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (56.1230 72.8100)(56.4570 72.8600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_947. BBox: (45.4230 73.0670)(47.9050 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_929. BBox: (45.4230 72.8100)(45.7770 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_948. BBox: (43.5990 73.0680)(44.2570 73.1100). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (44.5710 72.8100)(44.9050 72.8600). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_951. BBox: (41.1670 72.8100)(41.8250 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_810. BBox: (37.5190 72.8100)(37.8730 72.8520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n185. BBox: (30.8310 72.8100)(30.8810 72.8250). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (29.3110 72.8100)(29.3610 72.8340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][6]. BBox: (29.0070 72.8100)(29.0570 72.8340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (26.2410 72.8100)(26.4130 72.8640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1008. BBox: (15.4790 72.8100)(16.7450 72.8530). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_730. BBox: (74.6070 71.4040)(75.2650 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_441. BBox: (74.9110 71.1380)(75.2650 71.1720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_731. BBox: (73.0870 71.4040)(73.7450 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_921. BBox: (71.5670 71.4040)(72.2250 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_907. BBox: (70.3510 71.4040)(70.7050 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_918. BBox: (69.1350 71.4040)(69.4890 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1043. BBox: (67.9190 71.4040)(68.2730 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n393. BBox: (67.3110 71.1380)(67.3610 71.1670). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n335. BBox: (66.7030 71.4230)(66.7530 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_919. BBox: (65.9130 71.3850)(66.0710 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][0]. BBox: (65.1830 71.1380)(65.2330 71.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_240. BBox: (63.3590 71.4040)(64.0170 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_922. BBox: (62.1430 71.4040)(62.4970 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_839. BBox: (58.1910 71.4040)(58.5450 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][6]. BBox: (58.7990 71.1380)(58.8490 71.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_727. BBox: (56.9750 71.4040)(57.3290 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_726. BBox: (54.8470 71.1380)(55.2010 71.1720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][6]. BBox: (49.0710 71.1380)(49.1210 71.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_929. BBox: (45.4230 71.4040)(45.7770 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_931. BBox: (44.8150 71.1380)(45.4730 71.1720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_946. BBox: (43.2950 71.1380)(43.9530 71.1720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_951. BBox: (41.1670 71.4040)(41.8250 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_932. BBox: (41.7750 71.1380)(42.4330 71.1720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_810. BBox: (37.5190 71.4040)(37.8730 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][5]. BBox: (32.5030 71.1380)(32.5530 71.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n185. BBox: (30.8310 71.4330)(30.8810 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (30.3450 71.3760)(30.5030 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][6]. BBox: (29.0070 71.4360)(29.0570 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][6]. BBox: (28.5510 71.1380)(28.6010 71.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][6]. BBox: (21.2550 71.1380)(21.3050 71.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (15.4790 71.4040)(16.7450 71.4380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_729. BBox: (74.9110 69.4660)(75.2650 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_441. BBox: (74.9110 69.7240)(75.2650 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (74.0590 69.4660)(74.3930 69.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_305. BBox: (69.4390 69.4660)(69.7930 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_303. BBox: (67.0070 69.4660)(67.3610 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n393. BBox: (67.3110 69.7370)(67.9690 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (65.4870 69.7420)(65.5370 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][0]. BBox: (65.1830 69.7420)(65.2330 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_430. BBox: (61.2310 69.4660)(61.5850 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (66.1550 69.4660)(66.4890 69.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (62.4170 69.7120)(62.5890 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (60.3190 69.4660)(60.3690 69.4900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][5]. BBox: (60.0150 69.4660)(60.0650 69.4900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (59.1030 69.7420)(59.1530 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][6]. BBox: (58.7990 69.7420)(58.8490 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (57.2490 69.4660)(57.4210 69.5200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_898. BBox: (54.8470 69.4660)(55.2010 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_726. BBox: (54.8470 69.7240)(55.2010 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_376. BBox: (56.0630 69.4660)(56.4170 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (56.0330 69.7120)(56.2050 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (53.9950 69.4660)(54.3290 69.5160). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (53.9950 69.7160)(54.3290 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_250. BBox: (49.0710 69.4660)(49.4250 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (49.3750 69.7420)(49.4250 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][6]. BBox: (49.0710 69.7420)(49.1210 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (46.3050 69.7120)(46.4770 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_931. BBox: (44.8150 69.7240)(45.4730 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_946. BBox: (43.2950 69.7240)(43.9530 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_944. BBox: (40.5590 69.4660)(40.9130 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_932. BBox: (41.7750 69.7240)(42.4330 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_442. BBox: (32.8070 69.4660)(33.4650 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (32.8070 69.7420)(32.8570 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][5]. BBox: (32.5030 69.7420)(32.5530 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (30.8310 69.4660)(30.8810 69.4900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][5]. BBox: (30.5270 69.4660)(30.5770 69.4900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (29.7370 69.7120)(29.9090 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (27.7610 69.4660)(27.9330 69.5200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (28.8550 69.7420)(28.9050 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][6]. BBox: (28.5510 69.7420)(28.6010 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n181. BBox: (26.8790 69.4660)(26.9290 69.4810). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (25.7850 69.7120)(25.9570 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n179. BBox: (24.4470 69.4660)(24.4970 69.4810). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_844. BBox: (23.2310 69.4660)(23.8890 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[5]. BBox: (22.6230 69.7440)(22.6730 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n180. BBox: (22.3190 69.4660)(22.3690 69.4810). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (21.5590 69.7420)(21.6090 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][6]. BBox: (21.2550 69.7420)(21.3050 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[7]. BBox: (20.1910 69.4660)(20.2410 69.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (18.4890 69.7120)(18.6610 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[6]. BBox: (16.9990 69.7440)(17.0490 69.7660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (17.1510 69.4660)(17.2010 69.4900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][4]. BBox: (16.8470 69.4660)(16.8970 69.4900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_678. BBox: (12.8950 69.4660)(13.2490 69.5080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (14.0810 69.4660)(14.2530 69.5200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_729. BBox: (74.9110 68.0600)(75.2650 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_163. BBox: (74.9110 67.7940)(75.2650 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_423. BBox: (73.6950 67.7940)(74.0490 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_923. BBox: (70.0470 67.7940)(70.4010 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_305. BBox: (69.4390 68.0600)(69.7930 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_303. BBox: (67.0070 68.0600)(67.3610 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_3. BBox: (65.7910 67.7940)(66.1450 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n316. BBox: (65.1830 67.7940)(65.2330 67.8380). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n317. BBox: (64.2710 67.7940)(64.3210 67.8090). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_3. BBox: (63.4810 67.7940)(63.6390 67.8470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_430. BBox: (61.2310 68.0600)(61.5850 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][0]. BBox: (62.1430 67.7940)(62.1930 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][5]. BBox: (60.0150 68.0920)(60.0650 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_920. BBox: (56.7450 67.7940)(56.9030 67.8470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_919. BBox: (55.1510 67.7940)(55.5050 67.8130). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_898. BBox: (54.8470 68.0600)(55.2010 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_376. BBox: (56.0630 68.0600)(56.4170 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n305. BBox: (56.0630 67.7940)(56.1130 67.8090). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][5]. BBox: (52.1110 67.7940)(52.1610 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_250. BBox: (49.0710 68.0600)(49.4250 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_390. BBox: (48.1590 67.7940)(48.5130 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_930. BBox: (46.6390 67.7940)(47.2970 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][6]. BBox: (45.4230 67.7940)(45.4730 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_944. BBox: (40.5590 68.0600)(40.9130 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n399. BBox: (41.1670 67.7940)(41.2170 67.8230). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_937. BBox: (38.4310 67.7940)(39.0890 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_575. BBox: (33.8710 67.7940)(34.5290 67.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_442. BBox: (32.8070 68.0600)(33.4650 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][7]. BBox: (32.6550 67.7940)(32.7050 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][5]. BBox: (30.5270 68.0920)(30.5770 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n181. BBox: (26.8790 68.0890)(26.9290 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (26.3930 68.0320)(26.5510 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n179. BBox: (24.4470 68.0890)(24.4970 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (24.8250 68.0320)(24.9830 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_844. BBox: (23.2310 68.0600)(23.8890 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][5]. BBox: (22.9270 67.7940)(22.9770 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n180. BBox: (22.3190 68.0890)(22.3690 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (21.8330 68.0410)(21.9910 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][6]. BBox: (18.9750 67.7940)(19.0250 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][4]. BBox: (16.8470 68.0920)(16.8970 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][4]. BBox: (15.0230 67.7940)(15.0730 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_678. BBox: (12.8950 68.0600)(13.2490 68.0940). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][3]. BBox: (11.0710 67.7940)(11.1210 67.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_163. BBox: (74.9110 66.3800)(75.2650 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_423. BBox: (73.6950 66.3800)(74.0490 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_219. BBox: (71.8710 66.1220)(72.2250 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (70.9590 66.1220)(71.0090 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_923. BBox: (70.0470 66.3800)(70.4010 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][0]. BBox: (70.6550 66.1220)(70.7050 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (67.8890 66.1220)(68.0610 66.1760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (69.1950 66.3720)(69.5290 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (67.0070 66.1220)(67.0570 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[3][3]. BBox: (66.7030 66.1220)(66.7530 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ZBUF_3. BBox: (65.7910 66.3800)(66.1450 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n316. BBox: (64.8790 66.3930)(65.2330 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (63.9370 66.1220)(64.1090 66.1760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (62.4470 66.3980)(62.4970 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][0]. BBox: (62.1430 66.3980)(62.1930 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_215. BBox: (58.4950 66.1220)(58.8490 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (59.3770 66.3680)(59.5490 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (57.5830 66.1220)(57.6330 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][6]. BBox: (57.2790 66.1220)(57.3290 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_919. BBox: (55.1510 66.3950)(55.5050 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_278. BBox: (53.3270 66.1220)(53.6810 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (54.5130 66.1220)(54.6850 66.1760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (52.4150 66.3980)(52.4650 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][5]. BBox: (52.1110 66.3980)(52.1610 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (49.3450 66.3680)(49.5170 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_390. BBox: (48.1590 66.3800)(48.5130 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_930. BBox: (46.6390 66.3800)(47.2970 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (45.7270 66.3980)(45.7770 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][6]. BBox: (45.4230 66.3980)(45.4730 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (44.8150 66.1220)(44.8650 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][5]. BBox: (44.5110 66.1220)(44.5610 66.1460). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (42.6570 66.3680)(42.8290 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n399. BBox: (41.1670 66.3930)(41.8250 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (41.7450 66.1220)(41.9170 66.1760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n307. BBox: (39.3430 66.1220)(39.6970 66.1510). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_937. BBox: (38.4310 66.3800)(39.0890 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_935. BBox: (38.1270 66.1220)(38.7850 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_958. BBox: (36.9110 66.1220)(37.2650 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_575. BBox: (33.8710 66.3800)(34.5290 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_230. BBox: (35.3910 66.1220)(36.0490 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_85. BBox: (34.1750 66.1220)(34.5290 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (32.9590 66.3980)(33.0090 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][7]. BBox: (32.6550 66.3980)(32.7050 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_543. BBox: (31.4390 66.1220)(31.7930 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n251. BBox: (30.3750 66.1220)(30.4250 66.1560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (29.8890 66.3680)(30.0610 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_449. BBox: (28.5510 66.1220)(28.9050 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_668. BBox: (27.0310 66.1220)(27.6890 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_700. BBox: (24.5990 66.1220)(24.9530 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (23.2310 66.3980)(23.2810 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][5]. BBox: (22.9270 66.3980)(22.9770 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (23.7470 66.1220)(24.0810 66.1720). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (20.1610 66.3680)(20.3330 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (19.2790 66.3980)(19.3290 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n182. BBox: (18.2150 66.1220)(18.2650 66.1370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][6]. BBox: (18.9750 66.3980)(19.0250 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (16.2090 66.3680)(16.3810 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_843. BBox: (15.7830 66.1220)(16.1370 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n186. BBox: (14.8710 66.1220)(14.9210 66.1370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (15.3270 66.3980)(15.3770 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][4]. BBox: (15.0230 66.3980)(15.0730 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_682. BBox: (13.0470 66.1220)(13.4010 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (12.2570 66.3680)(12.4290 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (11.3750 66.3980)(11.4250 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_679. BBox: (10.0070 66.1220)(10.6650 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n178. BBox: (11.2230 66.1220)(11.2730 66.1370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][3]. BBox: (11.0710 66.3980)(11.1210 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n176. BBox: (8.1830 66.1220)(8.2330 66.1370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (8.3050 66.3680)(8.4770 66.4220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_681. BBox: (7.2710 66.1220)(7.6250 66.1640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][0]. BBox: (74.9110 64.4500)(74.9610 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_219. BBox: (71.8710 64.7160)(72.2250 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_158. BBox: (70.9590 64.4500)(71.3130 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][0]. BBox: (70.6550 64.7480)(70.7050 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[3][3]. BBox: (66.7030 64.7480)(66.7530 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][3]. BBox: (63.9670 64.4500)(64.0170 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n309. BBox: (61.8390 64.7350)(61.8890 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_918. BBox: (62.5210 64.6970)(62.6790 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n312. BBox: (60.3190 64.4500)(60.3690 64.4660). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_215. BBox: (58.4950 64.7160)(58.8490 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][5]. BBox: (58.4950 64.4500)(58.5450 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][6]. BBox: (57.2790 64.7480)(57.3290 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_283. BBox: (53.3270 64.4500)(53.6810 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_278. BBox: (53.3270 64.7160)(53.6810 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n398. BBox: (54.8470 64.4500)(54.8970 64.4790). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_437. BBox: (52.1110 64.4500)(52.4650 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n306. BBox: (52.4150 64.7350)(52.4650 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_946. BBox: (51.6250 64.6970)(51.7830 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_301. BBox: (49.3750 64.4500)(49.7290 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_216. BBox: (43.5990 64.4500)(43.9530 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][5]. BBox: (44.5110 64.7480)(44.5610 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n307. BBox: (39.3430 64.7060)(39.3930 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_943. BBox: (37.5190 64.4500)(38.1770 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_935. BBox: (38.1270 64.7160)(38.7850 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_958. BBox: (36.9110 64.7160)(37.2650 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_460. BBox: (35.9990 64.4500)(36.6570 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_230. BBox: (35.3910 64.7160)(36.0490 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_229. BBox: (34.4790 64.4500)(35.1370 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_85. BBox: (34.1750 64.7160)(34.5290 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_228. BBox: (32.9590 64.4500)(33.6170 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_543. BBox: (31.4390 64.7160)(31.7930 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_330. BBox: (31.7430 64.4500)(32.0970 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_448. BBox: (30.2230 64.4500)(30.8810 64.4840). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n251. BBox: (30.3750 64.7200)(30.4250 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_449. BBox: (28.5510 64.7160)(28.9050 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][7]. BBox: (27.7910 64.4500)(27.8410 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_668. BBox: (27.0310 64.7160)(27.6890 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_700. BBox: (24.5990 64.7160)(24.9530 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][7]. BBox: (23.8390 64.4500)(23.8890 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n182. BBox: (18.2150 64.7450)(18.2650 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (18.5930 64.6880)(18.7510 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][7]. BBox: (18.6710 64.4500)(18.7210 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_843. BBox: (15.7830 64.7160)(16.1370 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n186. BBox: (14.8710 64.7450)(14.9210 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[1][3]. BBox: (14.7190 64.4500)(14.7690 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_682. BBox: (13.0470 64.7160)(13.4010 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (14.3850 64.6880)(14.5430 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (11.6010 64.6880)(11.7590 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_679. BBox: (10.0070 64.7160)(10.6650 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n178. BBox: (11.2230 64.7450)(11.2730 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][4]. BBox: (10.7670 64.4500)(10.8170 64.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n176. BBox: (8.1830 64.7450)(8.2330 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (8.5610 64.6880)(8.7190 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_681. BBox: (7.2710 64.7160)(7.6250 64.7500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (75.2150 63.0540)(75.2650 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][0]. BBox: (74.9110 63.0540)(74.9610 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_304. BBox: (71.8710 62.7780)(72.2250 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_158. BBox: (70.9590 63.0360)(71.3130 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (70.9590 62.7780)(71.0090 62.8020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (72.1450 63.0240)(72.3170 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[2][3]. BBox: (70.6550 62.7780)(70.7050 62.8020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (67.8890 62.7780)(68.0610 62.8320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_263. BBox: (66.7030 62.7780)(67.0570 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (70.1070 63.0280)(70.4410 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_213. BBox: (64.2710 62.7780)(64.6250 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (64.2710 63.0540)(64.3210 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][3]. BBox: (63.9670 63.0540)(64.0170 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n312. BBox: (60.3190 63.0390)(60.3690 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (61.2010 63.0240)(61.3730 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (63.4190 62.7780)(63.7530 62.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (58.7990 63.0540)(58.8490 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[0][5]. BBox: (58.4950 63.0540)(58.5450 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n311. BBox: (57.2790 62.7780)(57.6330 62.8070). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_245. BBox: (56.3670 62.7780)(56.7210 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (55.7290 63.0240)(55.9010 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_283. BBox: (53.3270 63.0360)(53.6810 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n398. BBox: (54.2390 63.0490)(54.8970 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_437. BBox: (52.1110 63.0360)(52.4650 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (55.5150 62.7780)(55.8490 62.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_325. BBox: (48.7670 62.7780)(49.1210 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_301. BBox: (49.3750 63.0360)(49.7290 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (47.9150 62.7780)(48.2490 62.8280). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (48.5230 63.0280)(48.8570 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_216. BBox: (43.5990 63.0360)(43.9530 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1019. BBox: (42.9910 62.7780)(43.3450 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_933. BBox: (41.4710 62.7780)(42.1290 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_945. BBox: (40.2550 62.7780)(40.6090 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_943. BBox: (37.5190 63.0360)(38.1770 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (42.7470 63.0280)(43.0810 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_460. BBox: (35.9990 63.0360)(36.6570 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_459. BBox: (36.4550 62.7780)(37.1130 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_229. BBox: (34.4790 63.0360)(35.1370 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_133. BBox: (35.2390 62.7780)(35.5930 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n252. BBox: (34.3270 62.7780)(34.3770 62.8020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_228. BBox: (32.9590 63.0360)(33.6170 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_330. BBox: (31.7430 63.0360)(32.0970 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1032. BBox: (31.4390 62.7780)(31.7930 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_448. BBox: (30.2230 63.0360)(30.8810 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n142. BBox: (30.0710 62.7780)(30.1210 62.8060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n239. BBox: (28.7030 63.0560)(28.7530 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (28.0950 63.0540)(28.1450 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][7]. BBox: (27.7910 63.0540)(27.8410 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_202. BBox: (26.2710 62.7780)(26.6250 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n240. BBox: (25.3590 62.7780)(25.4090 62.8000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (25.0250 63.0240)(25.1970 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_20. Net2: VDD. BBox: (22.9270 62.7780)(23.5850 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (24.1430 63.0540)(24.1930 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][7]. BBox: (23.8390 63.0540)(23.8890 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (21.0730 63.0240)(21.2450 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (20.7990 62.7780)(20.8490 62.8020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[2][5]. BBox: (20.4950 62.7780)(20.5450 62.8020). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (17.7290 62.7780)(17.9010 62.8320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (18.9750 63.0540)(19.0250 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][7]. BBox: (18.6710 63.0540)(18.7210 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n175. BBox: (15.1750 62.7780)(15.2250 62.7930). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (15.9050 63.0240)(16.0770 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (15.0230 63.0540)(15.0730 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[1][3]. BBox: (14.7190 63.0540)(14.7690 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_992. BBox: (14.2630 62.7780)(14.6170 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1006. BBox: (13.0470 62.7780)(13.4010 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_638. BBox: (11.5270 62.7780)(12.1850 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net791. BBox: (11.9530 63.0240)(12.1250 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (11.0710 63.0540)(11.1210 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][4]. BBox: (10.7670 63.0540)(10.8170 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_984. BBox: (8.7910 62.7780)(9.1450 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n177. BBox: (9.7030 62.7780)(9.7530 62.7930). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_995. BBox: (7.5750 62.7780)(7.9290 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (8.0010 63.0240)(8.1730 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_835. BBox: (6.0550 62.7780)(6.7130 62.8200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[4]. BBox: (6.5110 63.0560)(6.5610 63.0780). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1012. BBox: (74.5290 61.1060)(74.6870 61.1590). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_777. BBox: (72.6310 61.1060)(73.2890 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n336. BBox: (72.7830 61.3910)(72.8330 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1012. BBox: (73.4650 61.3530)(73.6230 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n318. BBox: (73.8470 61.1060)(73.8970 61.1210). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_304. BBox: (71.8710 61.3720)(72.2250 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_244. BBox: (71.4150 61.1060)(71.7690 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_80. BBox: (70.1990 61.1060)(70.5530 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][3]. BBox: (70.6550 61.4040)(70.7050 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_263. BBox: (66.7030 61.3720)(67.0570 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_213. BBox: (64.2710 61.3720)(64.6250 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_82. BBox: (64.4230 61.1060)(64.7770 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_81. BBox: (63.2070 61.1060)(63.5610 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (59.8330 61.1060)(60.0050 61.1670). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (59.8330 61.1060)(59.9430 61.1270). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n311. BBox: (57.2790 61.3620)(57.3290 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_245. BBox: (56.3670 61.3720)(56.7210 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n304. BBox: (52.1110 61.1060)(52.1610 61.1500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n308. BBox: (53.0230 61.1060)(53.0730 61.1500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_2. BBox: (50.3610 61.3530)(50.5190 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_325. BBox: (48.7670 61.3720)(49.1210 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n302. BBox: (49.6790 61.3910)(49.7290 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_957. BBox: (46.9430 61.1060)(47.2970 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1019. BBox: (42.9910 61.3720)(43.3450 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_933. BBox: (41.4710 61.3720)(42.1290 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_458. BBox: (40.8630 61.1060)(41.5210 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_945. BBox: (40.2550 61.3720)(40.6090 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_500. BBox: (39.6470 61.1060)(40.0010 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_501. BBox: (38.4310 61.1060)(38.7850 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_459. BBox: (36.4550 61.3720)(37.1130 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_457. BBox: (36.9110 61.1060)(37.5690 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n255. BBox: (35.9990 61.1060)(36.0490 61.1220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_133. BBox: (35.2390 61.3720)(35.5930 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n252. BBox: (34.3270 61.4040)(34.3770 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n254. BBox: (34.4790 61.1060)(34.5290 61.1500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_227. BBox: (33.1110 61.1060)(33.4650 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_111. BBox: (31.8950 61.1060)(32.2490 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1032. BBox: (31.4390 61.3720)(31.7930 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_203. BBox: (29.1590 61.1060)(29.5130 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_202. BBox: (26.2710 61.3720)(26.6250 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/r_ptr_reg[1]. BBox: (26.7270 61.1060)(26.7770 61.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (24.8270 61.1060)(25.9570 61.1680). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_973. BBox: (24.8730 61.1130)(24.9830 61.1730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_20. Net2: VSS. BBox: (22.9270 61.3720)(23.5850 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[2][5]. BBox: (20.4950 61.4040)(20.5450 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[3][3]. BBox: (16.6950 61.1060)(16.7450 61.1080). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n175. BBox: (15.1750 61.4010)(15.2250 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (15.5530 61.3440)(15.7110 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_992. BBox: (14.2630 61.3720)(14.6170 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1006. BBox: (13.0470 61.3720)(13.4010 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_983. BBox: (11.5270 61.1060)(11.8810 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_638. BBox: (11.5270 61.3720)(12.1850 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (10.0810 61.3440)(10.2390 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_984. BBox: (8.7910 61.3720)(9.1450 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n177. BBox: (9.7030 61.4010)(9.7530 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_995. BBox: (7.5750 61.3720)(7.9290 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_835. BBox: (6.0550 61.3720)(6.7130 61.4060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_834. BBox: (5.7510 61.1060)(6.1050 61.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (75.2150 59.4340)(75.2650 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/array_reg[1][3]. BBox: (74.9110 59.4340)(74.9610 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_777. BBox: (72.6310 59.6920)(73.2890 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_863. BBox: (70.9590 59.4340)(71.3130 59.4610). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_244. BBox: (71.4150 59.6920)(71.7690 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (72.1450 59.4340)(72.3170 59.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_80. BBox: (70.1990 59.6920)(70.5530 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_272. BBox: (66.3990 59.4340)(67.0570 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n396. BBox: (67.6150 59.4340)(68.2730 59.4630). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (69.3470 59.6840)(69.6810 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (65.4870 59.4340)(65.5370 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[0]. BBox: (65.1830 59.4340)(65.2330 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_82. BBox: (64.4230 59.6920)(64.7770 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_81. BBox: (63.2070 59.6920)(63.5610 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (62.1130 59.4340)(62.2850 59.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net748. BBox: (62.1430 59.6950)(62.1930 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net758. BBox: (61.0790 59.4340)(61.1290 59.4730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (57.7350 59.4340)(57.7850 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[5]. BBox: (57.4310 59.4340)(57.4810 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (54.3610 59.4340)(54.5330 59.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: ZBUF_2. BBox: (52.4150 59.4340)(52.7690 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n304. BBox: (51.8070 59.7050)(52.1610 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n308. BBox: (52.7190 59.7050)(53.0730 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1015. BBox: (49.6790 59.4340)(50.0330 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (48.7670 59.4340)(48.8170 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[6]. BBox: (48.4630 59.4340)(48.5130 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_957. BBox: (46.9430 59.6920)(47.2970 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (45.3930 59.4340)(45.5650 59.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n400. BBox: (42.2310 59.4340)(42.5850 59.4630). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (46.0910 59.6840)(46.4250 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_503. BBox: (40.8630 59.4340)(41.5210 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_458. BBox: (40.8630 59.6920)(41.5210 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_500. BBox: (39.6470 59.6920)(40.0010 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_499. BBox: (39.6470 59.4340)(40.0010 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_502. BBox: (38.4310 59.4340)(38.7850 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_501. BBox: (38.4310 59.6920)(38.7850 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_132. BBox: (37.2150 59.4340)(37.5690 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_457. BBox: (36.9110 59.6920)(37.5690 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_191. BBox: (35.9990 59.4340)(36.3530 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n255. BBox: (35.9990 59.6950)(36.0490 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_87. BBox: (34.7830 59.4340)(35.1370 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n253. BBox: (33.8710 59.4340)(33.9210 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n254. BBox: (34.1750 59.7050)(34.5290 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_227. BBox: (33.1110 59.6920)(33.4650 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_111. BBox: (31.8950 59.6920)(32.2490 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_110. BBox: (30.6790 59.4340)(31.3370 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_204. BBox: (29.4630 59.4340)(29.8170 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_203. BBox: (29.1590 59.6920)(29.5130 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n189. BBox: (27.7910 59.4340)(28.1450 59.4560). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_189. BBox: (26.5750 59.4340)(27.2330 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n371. BBox: (27.0310 59.7100)(27.0810 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/r_ptr_reg[1]. BBox: (26.7270 59.7100)(26.7770 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net801. BBox: (23.6570 59.6800)(23.8290 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (23.9910 59.4340)(24.0410 59.4730). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VDD. BBox: (19.4310 59.4340)(20.0890 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (16.9990 59.7100)(17.0490 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[3][3]. BBox: (16.6950 59.7100)(16.7450 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (15.7830 59.4340)(15.8330 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][3]. BBox: (15.4790 59.4340)(15.5290 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net780. BBox: (13.9290 59.6800)(14.1010 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_983. BBox: (11.5270 59.6920)(11.8810 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (12.7130 59.4340)(12.8850 59.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_637. BBox: (11.2230 59.4340)(11.8810 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_636. BBox: (9.7030 59.4340)(10.3610 59.4760). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (8.7910 59.4340)(8.8410 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/array_reg[0][4]. BBox: (8.4870 59.4340)(8.5370 59.4580). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (10.6750 59.6840)(11.0090 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_834. BBox: (5.7510 59.6920)(6.1050 59.7340). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (5.7210 59.4340)(5.8930 59.4880). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_206. BBox: (74.9110 57.7620)(75.2650 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[1][3]. BBox: (74.9110 58.0600)(74.9610 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_173. BBox: (73.3910 57.7620)(74.0490 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_863. BBox: (70.9590 58.0430)(71.3130 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n334. BBox: (72.4790 57.7620)(72.5290 57.8060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_521. BBox: (67.9190 57.7620)(68.5770 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_272. BBox: (66.3990 58.0280)(67.0570 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_271. BBox: (66.7030 57.7620)(67.0570 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n396. BBox: (68.2230 58.0330)(68.2730 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_79. BBox: (64.5750 57.7620)(64.9290 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n337. BBox: (65.7910 57.7620)(65.8410 57.8060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[0]. BBox: (65.1830 58.0600)(65.2330 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (63.3590 58.1990)(63.4090 58.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (63.2830 58.0000)(64.4130 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[4]. BBox: (63.3590 57.7620)(63.4090 57.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (61.4590 57.7620)(62.5890 57.8240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (61.5350 57.7620)(61.5850 57.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (58.7690 58.0010)(58.9410 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (58.7400 58.0340)(58.8500 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[5]. BBox: (57.4310 58.0600)(57.4810 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (56.9450 57.7620)(57.1170 57.8230). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (57.0190 57.7620)(57.1290 57.7900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (55.6070 58.1990)(55.6570 58.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (55.5310 58.0000)(56.6610 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (55.6070 58.0390)(55.6570 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_542. BBox: (53.1750 57.7620)(53.5290 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ZBUF_2. BBox: (52.4150 58.0280)(52.7690 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n310. BBox: (50.5910 58.0470)(50.6410 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_944. BBox: (51.2730 58.0090)(51.4310 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1015. BBox: (49.6790 58.0280)(50.0330 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[6]. BBox: (48.4630 58.0600)(48.5130 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[7]. BBox: (48.6150 57.7620)(48.6650 57.7640). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (47.6210 57.8820)(47.6710 57.9420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (47.6210 57.8820)(47.6710 57.9420). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (47.6210 57.7740)(47.6710 58.0500). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (46.6390 58.1990)(46.6890 58.2490). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (46.5630 58.0000)(47.6930 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (46.6390 58.0390)(46.6890 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (46.7150 57.7620)(47.8450 57.8240). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_262. BBox: (44.3590 57.7620)(44.7130 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_399. BBox: (42.8390 57.7620)(43.4970 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n400. BBox: (42.5350 58.0180)(42.5850 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_503. BBox: (40.8630 58.0280)(41.5210 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_398. BBox: (41.6230 57.7620)(41.9770 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_131. BBox: (40.4070 57.7620)(40.7610 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_499. BBox: (39.6470 58.0280)(40.0010 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_193. BBox: (39.1910 57.7620)(39.5450 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_502. BBox: (38.4310 58.0280)(38.7850 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_192. BBox: (37.9750 57.7620)(38.3290 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_132. BBox: (37.2150 58.0280)(37.5690 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_456. BBox: (36.7590 57.7620)(37.1130 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_191. BBox: (35.9990 58.0280)(36.3530 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_187. BBox: (35.2390 57.7620)(35.8970 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_87. BBox: (34.7830 58.0280)(35.1370 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n253. BBox: (33.8710 58.0600)(33.9210 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_510. BBox: (33.7190 57.7620)(34.3770 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_184. BBox: (32.5030 57.7620)(32.8570 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_534. BBox: (31.2870 57.7620)(31.6410 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_110. BBox: (30.6790 58.0280)(31.3370 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_204. BBox: (29.4630 58.0280)(29.8170 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_182. BBox: (30.0710 57.7620)(30.4250 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n189. BBox: (27.7910 58.0420)(28.1450 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_189. BBox: (26.5750 58.0280)(27.2330 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (21.6810 58.0010)(21.8530 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (21.6810 58.0210)(21.7910 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (19.4010 57.7620)(19.5730 57.8230). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (19.2790 57.7350)(19.3290 57.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: HFSNET_19. Net2: VSS. BBox: (19.4310 58.0280)(20.0890 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (19.2790 57.7620)(19.3290 57.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (19.2790 57.7620)(19.4810 57.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_674. BBox: (18.0630 57.7620)(18.4170 57.7960). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][3]. BBox: (15.4790 58.0600)(15.5290 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_637. BBox: (11.2230 58.0280)(11.8810 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_636. BBox: (9.7030 58.0280)(10.3610 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_rx_unit/array_reg[0][4]. BBox: (8.4870 58.0600)(8.5370 58.0620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_206. BBox: (74.9110 56.3480)(75.2650 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_205. BBox: (74.7590 56.0900)(75.1130 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_173. BBox: (73.3910 56.3480)(74.0490 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n334. BBox: (72.1750 56.3610)(72.5290 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (73.9070 56.0900)(74.2410 56.1400). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_521. BBox: (67.9190 56.3480)(68.5770 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_172. BBox: (68.6790 56.0900)(69.3370 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (67.7670 56.0900)(67.8170 56.1140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_271. BBox: (66.7030 56.3480)(67.0570 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[3]. BBox: (67.4630 56.0900)(67.5130 56.1140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_79. BBox: (64.5750 56.3480)(64.9290 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n337. BBox: (65.4870 56.3610)(65.8410 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (64.3930 56.0900)(64.5650 56.1440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (63.6630 56.3660)(63.7130 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[4]. BBox: (63.3590 56.3660)(63.4090 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net753. BBox: (63.3590 56.0900)(63.4090 56.1290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (61.5350 57.5750)(61.5850 57.6250). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n324. BBox: (59.7110 56.0900)(60.0650 56.1190). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (60.2890 56.3360)(60.4610 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_tx_unit/net742. BBox: (59.2550 56.3510)(59.3050 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (58.9510 56.0900)(59.0010 56.1290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_542. BBox: (53.1750 56.3480)(53.5290 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (48.9190 56.3660)(48.9690 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/b_reg[7]. BBox: (48.6150 56.3660)(48.6650 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_tx_unit/net714. BBox: (45.5450 56.3360)(45.7170 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_262. BBox: (44.3590 56.3480)(44.7130 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_401. BBox: (41.9270 56.0900)(42.5850 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_399. BBox: (42.8390 56.3480)(43.4970 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_400. BBox: (40.4070 56.0900)(41.0650 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_398. BBox: (41.6230 56.3480)(41.9770 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_131. BBox: (40.4070 56.3480)(40.7610 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_193. BBox: (39.1910 56.3480)(39.5450 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_88. BBox: (38.8870 56.0900)(39.5450 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_192. BBox: (37.9750 56.3480)(38.3290 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_456. BBox: (36.7590 56.3480)(37.1130 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_190. BBox: (35.8470 56.0900)(36.5050 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n144. BBox: (37.0630 56.0900)(37.1130 56.1050). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_187. BBox: (35.2390 56.3480)(35.8970 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_104. BBox: (34.6310 56.0900)(34.9850 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_510. BBox: (33.7190 56.3480)(34.3770 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n243. BBox: (33.7190 56.0900)(33.7690 56.1220). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_184. BBox: (32.5030 56.3480)(32.8570 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_534. BBox: (31.2870 56.3480)(31.6410 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_210. BBox: (31.5910 56.0900)(32.2490 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_209. BBox: (30.0710 56.0900)(30.7290 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_182. BBox: (30.0710 56.3480)(30.4250 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n241. BBox: (29.1590 56.0900)(29.2090 56.1140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_180. BBox: (26.2710 56.0900)(26.6250 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: n190. BBox: (24.5990 56.0900)(24.9530 56.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net796. BBox: (23.8390 56.0900)(23.8890 56.1290). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: fifo_rx_unit/net786. BBox: (21.7110 56.3510)(21.7610 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_1038. BBox: (20.0390 56.0900)(20.3930 56.1320). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (19.2790 57.5800)(19.3290 57.7850). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: copt_net_674. BBox: (18.0630 56.3480)(18.4170 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: <Null>. Net2: VDD. BBox: (19.1270 56.0900)(19.1770 56.1140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: rx_data_out[6]. BBox: (18.8230 56.0900)(18.8730 56.1140). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: uart_rx_unit/net824. BBox: (15.7530 56.0900)(15.9250 56.1440). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: VSS. BBox: (17.2110 56.3400)(17.5450 56.3900). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VDD. Net2: r_data[3]. BBox: (5.5990 56.0900)(5.6490 56.1120). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_205. BBox: (74.7590 54.6840)(75.1130 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_171. BBox: (74.9110 54.4180)(75.2650 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_172. BBox: (68.6790 54.6840)(69.3370 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n395. BBox: (67.9190 54.4180)(67.9690 54.4470). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n319. BBox: (69.1350 54.4180)(69.1850 54.4620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[1]. BBox: (67.0070 54.4180)(67.0570 54.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: uart_tx_unit/b_reg[3]. BBox: (67.4630 54.7160)(67.5130 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.6390 54.5380)(65.6890 54.5980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.6390 54.5380)(65.6890 54.5980). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.5630 54.6560)(66.6930 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.1070 54.4180)(66.2370 54.4800). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.1070 54.4180)(65.1570 54.4410). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_1008. BBox: (65.6390 54.4300)(65.6890 54.7060). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n315. BBox: (61.6870 54.4180)(62.3450 54.4370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (61.0790 54.8500)(61.1290 54.9000). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_112. BBox: (60.7750 54.4180)(61.1290 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n324. BBox: (59.7110 54.6740)(59.7610 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (61.0490 54.6570)(61.2210 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (61.0790 54.7170)(61.1290 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_511. BBox: (59.5590 54.4180)(59.9130 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[0][7]. BBox: (58.3430 54.4180)(58.3930 54.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: ctsbuf_net_54. BBox: (56.6410 54.6570)(56.8130 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_328. BBox: (54.3910 54.4180)(54.7450 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n313. BBox: (52.2630 54.4180)(52.3130 54.4330). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n331. BBox: (52.9450 54.4180)(53.1030 54.4710). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: fifo_tx_unit/array_reg[2][7]. BBox: (48.9190 54.4180)(48.9690 54.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n303. BBox: (44.9670 54.4180)(45.0170 54.4620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_401. BBox: (41.9270 54.6840)(42.5850 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_130. BBox: (42.5350 54.4180)(42.8890 54.4370). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_400. BBox: (40.4070 54.6840)(41.0650 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_88. BBox: (38.8870 54.6840)(39.5450 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n256. BBox: (39.7990 54.4180)(39.8490 54.4620). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n255. BBox: (37.4410 54.6560)(37.5990 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: rx_empty. BBox: (38.5830 54.4180)(38.6330 54.4200). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_190. BBox: (35.8470 54.6840)(36.5050 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n144. BBox: (37.0630 54.7130)(37.1130 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_207. BBox: (34.3270 54.4180)(34.6810 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_104. BBox: (34.6310 54.6840)(34.9850 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n243. BBox: (33.7190 54.7020)(33.7690 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_104. BBox: (33.2330 54.6650)(33.4050 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_104. BBox: (33.3550 54.7140)(33.4650 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_104. BBox: (33.4150 54.7140)(33.4650 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_210. BBox: (31.5910 54.6840)(32.2490 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_209. BBox: (30.0710 54.6840)(30.7290 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: n241. BBox: (29.1590 54.7160)(29.2090 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_282. BBox: (27.4870 54.4180)(28.1450 54.4520). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_180. BBox: (26.2710 54.6840)(26.6250 54.7180). Layer: M1. (RT-586)
Information: Detected short violation. Net1: VSS. Net2: copt_net_105. BBox: (25.9670 54.4180)(26.6250 54.4520). Layer: M1. (RT-586)
Total number of input nets is 1173.
Total number of short violations is 2714.
Total number of open nets is 2.
Open nets are VDD VSS 
Total number of floating route violations is 19.

Elapsed =    0:00:01, CPU =    0:00:01
1
icc2_shell> 
icc2_shell> report_congestion
****************************************
Report : congestion
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:27:37 2023
****************************************

Layer     |    overflow     |              # GRCs has
Name      |  total  |  max  | overflow (%)      | max overflow
---------------------------------------------------------------
Both Dirs |      11 |     3 |       8  ( 0.17%) |       1
H routing |       4 |     1 |       4  ( 0.17%) |       4
V routing |       7 |     3 |       4  ( 0.17%) |       1

1
icc2_shell> report_timing -delay_type max -corners slow
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
Information: Design uart has 1173 nets, 0 global routed, 1171 detail routed. (NEX-024)
Information: The RC mode used is DR for design 'uart'. (NEX-022)
---extraction options---
Corner: slow
 late_cap_scale                : 1.
 late_res_scale                : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
Corner: fast
 late_cap_scale                : 1.
 late_res_scale                : 1.
 early_cap_scale               : 1.
 early_res_scale               : 1.
Global options:
 reference_direction       : use_from_tluplus
 real_metalfill_extraction : none
 virtual_shield_extraction : true
---app options---
 host.max_cores                   : 1
 extract.connect_open           : true
 extract.incremental_extraction : true
 extract.enable_coupling_cap    : false
Extracting design: uart 
Information: coupling capacitance is lumped to ground. (NEX-030)
Information: 1171 nets are successfully extracted. (NEX-028)
Information: Advanced receiver model has not been enabled for detailed routed design. (TIM-204)
Information: Update timing completed net estimation for all the timing graph nets (TIM-111)
Information: Net estimation statistics: timing graph nets = 1171, routed nets = 1171, across physical hierarchy nets = 0, parasitics cached nets = 1171, delay annotated nets = 0, parasitics annotated nets = 0, multi-voltage nets = 0. (TIM-112)
Information: Freeing timing information from routing. (ZRT-574)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by design
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:27:37 2023
****************************************

  Startpoint: uart_rx_unit/b_reg_reg[3] (rising edge-triggered flip-flop clocked by clk)
  Endpoint: fifo_rx_unit/array_reg_reg[3][3] (rising edge-triggered flip-flop clocked by clk)
  Mode: func
  Corner: slow
  Scenario: func_slow
  Path Group: clk
  Path Type: max

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.28      0.28

  uart_rx_unit/b_reg_reg[3]/CLK (DFFARX1_HVT)      0.00      0.28 r
  uart_rx_unit/b_reg_reg[3]/Q (DFFARX1_HVT)        2.13      2.41 r
  copt_h_inst_1525/Y (NBUFFX2_LVT)                 0.06      2.47 r
  copt_h_inst_1522/Y (NBUFFX2_LVT)                 0.06      2.53 r
  copt_h_inst_1520/Y (DELLN3X2_LVT)                0.51      3.04 r
  copt_h_inst_1521/Y (NBUFFX4_HVT)                 0.13      3.17 r
  copt_h_inst_1519/Y (DELLN3X2_LVT)                0.53      3.70 r
  copt_h_inst_1524/Y (NBUFFX4_LVT)                 0.06      3.76 r
  copt_h_inst_1523/Y (NBUFFX2_LVT)                 0.05      3.82 r
  copt_h_inst_1527/Y (NBUFFX2_LVT)                 0.05      3.87 r
  fifo_rx_unit/array_reg_reg[3][3]/D (DFFX1_HVT)   0.00      3.87 r
  data arrival time                                          3.87

  clock clk (rise edge)                            5.00      5.00
  clock network delay (propagated)                 0.06      5.06
  fifo_rx_unit/array_reg_reg[3][3]/CLK (DFFX1_HVT)
                                                   0.00      5.06 r
  library setup time                              -1.18      3.88
  data required time                                         3.88
  ------------------------------------------------------------------------
  data required time                                         3.88
  data arrival time                                         -3.87
  ------------------------------------------------------------------------
  slack (MET)                                                0.01


1
icc2_shell> report_timing -delay_type min -corners fast
****************************************
Report : timing
        -path_type full
        -delay_type min
        -max_paths 1
        -report_by design
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:27:37 2023
****************************************

  Startpoint: reset (input port clocked by clk)
  Endpoint: uart_tx_unit/b_reg_reg[6] (removal check against rising-edge clock clocked by clk)
  Mode: func
  Corner: fast
  Scenario: func_fast
  Path Group: clk
  Path Type: min

  Point                                            Incr      Path  
  ------------------------------------------------------------------------
  clock clk (rise edge)                            0.00      0.00
  clock network delay (ideal)                      0.06      0.06
  input external delay                             1.00      1.06

  reset (in)                                       0.00      1.06 f
  copt_h_inst_797/Y (NBUFFX2_HVT)                  0.02      1.08 f
  copt_d_inst_1863/Y (NBUFFX4_HVT)                 0.02      1.10 f
  copt_d_inst_1862/Y (INVX8_HVT)                   0.02      1.12 r
  uart_tx_unit/b_reg_reg[6]/RSTB (DFFARX1_HVT)     0.00      1.12 r
  data arrival time                                          1.12

  clock clk (rise edge)                            0.00      0.00
  clock network delay (propagated)                 0.27      0.27
  uart_tx_unit/b_reg_reg[6]/CLK (DFFARX1_HVT)      0.00      0.27 r
  library hold time                                1.25      1.52
  data required time                                         1.52
  ------------------------------------------------------------------------
  data required time                                         1.52
  data arrival time                                         -1.12
  ------------------------------------------------------------------------
  slack (VIOLATED)                                          -0.40


1
icc2_shell> report_constraints -all_violators
****************************************
Report : constraint
        -all_violators
Design : uart
Version: O-2018.06-SP1
Date   : Fri Dec  1 17:27:39 2023
****************************************

   late_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
No paths.

   early_timing
   -----------

Endpoint                         Path Delay     Path Required       CRP    Slack Group    Scenario
----------------------------------------------------------------------------------------------------------
uart_tx_unit/b_reg_reg[7]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
uart_tx_unit/b_reg_reg[6]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
uart_tx_unit/b_reg_reg[5]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
uart_tx_unit/b_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
uart_tx_unit/b_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
uart_tx_unit/b_reg_reg[3]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
uart_tx_unit/b_reg_reg[2]/RSTB (DFFARX1_HVT)
                                   1.12 r         1.53           0.00    -0.40   clk      func_slow
baud_gen_unit/r_reg_reg[7]/RSTB (DFFARX1_HVT)
                                   1.13 r         1.51           0.00    -0.38   clk      func_slow
uart_rx_unit/b_reg_reg[6]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.47           0.00    -0.32   clk      func_slow
uart_rx_unit/b_reg_reg[2]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.47           0.00    -0.32   clk      func_slow
uart_rx_unit/b_reg_reg[3]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.47           0.00    -0.32   clk      func_slow
uart_rx_unit/b_reg_reg[4]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.47           0.00    -0.32   clk      func_slow
uart_rx_unit/b_reg_reg[5]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.47           0.00    -0.32   clk      func_slow
fifo_rx_unit/array_reg_reg[2][2]/D (DFFX1_HVT)
                                   0.16 f         0.48           0.00    -0.32   clk      func_slow
uart_rx_unit/b_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.47           0.00    -0.32   clk      func_slow
fifo_rx_unit/array_reg_reg[1][2]/D (DFFX1_HVT)
                                   0.16 f         0.48           0.00    -0.31   clk      func_slow
fifo_rx_unit/array_reg_reg[1][1]/D (DFFX1_HVT)
                                   0.15 f         0.45           0.00    -0.30   clk      func_slow
fifo_rx_unit/full_reg_reg/RSTB (DFFARX1_HVT)
                                   1.16 r         1.46           0.00    -0.30   clk      func_slow
fifo_rx_unit/w_ptr_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.46           0.00    -0.30   clk      func_slow
fifo_rx_unit/w_ptr_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.46           0.00    -0.30   clk      func_slow
uart_rx_unit/b_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.48           0.00    -0.30   clk      func_slow
uart_rx_unit/b_reg_reg[7]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.48           0.00    -0.30   clk      func_slow
baud_gen_unit/r_reg_reg[6]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.45           0.00    -0.29   clk      func_slow
uart_rx_unit/b_reg_reg[1]/D (DFFARX1_HVT)
                                   0.18 f         0.47           0.00    -0.29   clk      func_slow
uart_rx_unit/s_reg_reg[0]/D (DFFARX1_HVT)
                                   0.12 f         0.41           0.00    -0.29   clk      func_slow
uart_rx_unit/n_reg_reg[1]/D (DFFARX1_HVT)
                                   0.14 f         0.42           0.00    -0.28   clk      func_slow
uart_tx_unit/s_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.16 r         1.43           0.00    -0.27   clk      func_slow
baud_gen_unit/r_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.45           0.00    -0.27   clk      func_slow
baud_gen_unit/r_reg_reg[3]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.45           0.00    -0.27   clk      func_slow
baud_gen_unit/r_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.45           0.00    -0.27   clk      func_slow
uart_rx_unit/b_reg_reg[5]/D (DFFARX1_HVT)
                                   0.19 f         0.45           0.00    -0.26   clk      func_slow
uart_tx_unit/b_reg_reg[5]/D (DFFARX1_HVT)
                                   0.15 f         0.41           0.00    -0.26   clk      func_slow
baud_gen_unit/r_reg_reg[4]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.44           0.00    -0.26   clk      func_slow
uart_rx_unit/b_reg_reg[6]/D (DFFARX1_HVT)
                                   0.18 f         0.44           0.00    -0.26   clk      func_slow
uart_tx_unit/s_reg_reg[3]/RSTB (DFFARX1_HVT)
                                   1.17 r         1.43           0.00    -0.26   clk      func_slow
uart_rx_unit/s_reg_reg[3]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.44           0.00    -0.26   clk      func_slow
uart_rx_unit/s_reg_reg[2]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.44           0.00    -0.26   clk      func_slow
uart_rx_unit/s_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.44           0.00    -0.26   clk      func_slow
uart_rx_unit/s_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.44           0.00    -0.26   clk      func_slow
uart_tx_unit/b_reg_reg[7]/D (DFFARX1_HVT)
                                   0.16 f         0.41           0.00    -0.26   clk      func_slow
fifo_rx_unit/w_ptr_reg_reg[0]/D (DFFARX1_HVT)
                                   0.20 f         0.45           0.00    -0.26   clk      func_slow
uart_tx_unit/n_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.17 r         1.42           0.00    -0.25   clk      func_slow
uart_tx_unit/n_reg_reg[2]/RSTB (DFFARX1_HVT)
                                   1.17 r         1.42           0.00    -0.25   clk      func_slow
fifo_rx_unit/w_ptr_reg_reg[1]/D (DFFARX1_HVT)
                                   0.19 f         0.44           0.00    -0.25   clk      func_slow
uart_tx_unit/b_reg_reg[0]/D (DFFARX1_HVT)
                                   0.23 f         0.48           0.00    -0.25   clk      func_slow
uart_rx_unit/s_reg_reg[2]/D (DFFARX1_HVT)
                                   0.17 f         0.43           0.00    -0.25   clk      func_slow
uart_tx_unit/s_reg_reg[2]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.43           0.00    -0.25   clk      func_slow
uart_tx_unit/s_reg_reg[0]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.43           0.00    -0.25   clk      func_slow
baud_gen_unit/r_reg_reg[4]/D (DFFARX1_HVT)
                                   0.20 f         0.44           0.00    -0.25   clk      func_slow
uart_rx_unit/b_reg_reg[4]/D (DFFARX1_HVT)
                                   0.21 f         0.46           0.00    -0.25   clk      func_slow
uart_rx_unit/n_reg_reg[1]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.42           0.00    -0.24   clk      func_slow
uart_rx_unit/n_reg_reg[2]/RSTB (DFFARX1_HVT)
                                   1.18 r         1.42           0.00    -0.24   clk      func_slow
uart_rx_unit/b_reg_reg[2]/D (DFFARX1_HVT)
                                   0.21 f         0.46           0.00    -0.24   clk      func_slow
uart_tx_unit/s_reg_reg[1]/D (DFFARX1_HVT)
                                   0.17 f         0.41           0.00    -0.24   clk      func_slow
baud_gen_unit/r_reg_reg[1]/D (DFFARX1_HVT)
                                   0.19 f         0.43           0.00    -0.24   clk      func_slow
uart_rx_unit/b_reg_reg[3]/D (DFFARX1_HVT)
                                   0.23 f         0.47           0.00    -0.24   clk      func_slow
baud_gen_unit/r_reg_reg[6]/D (DFFARX1_HVT)
                                   0.22 f         0.45           0.00    -0.23   clk      func_slow
fifo_rx_unit/array_reg_reg[2][5]/D (DFFX1_HVT)
                                   0.29 f         0.51           0.00    -0.23   clk      func_slow
fifo_rx_unit/array_reg_reg[0][7]/D (DFFX1_HVT)
                                   0.24 f         0.47           0.00    -0.22   clk      func_slow
fifo_rx_unit/array_reg_reg[2][7]/D (DFFX1_HVT)
                                   0.24 f         0.46           0.00    -0.22   clk      func_slow
fifo_rx_unit/array_reg_reg[2][1]/D (DFFX1_HVT)
                                   0.29 f         0.51           0.00    -0.22   clk      func_slow
fifo_rx_unit/array_reg_reg[1][7]/D (DFFX1_HVT)
                                   0.24 f         0.46           0.00    -0.22   clk      func_slow
uart_tx_unit/b_reg_reg[3]/D (DFFARX1_HVT)
                                   0.18 f         0.40           0.00    -0.22   clk      func_slow
fifo_rx_unit/full_reg_reg/D (DFFARX1_HVT)
                                   0.21 f         0.42           0.00    -0.22   clk      func_slow
uart_rx_unit/n_reg_reg[2]/D (DFFARX1_HVT)
                                   0.22 f         0.43           0.00    -0.22   clk      func_slow
fifo_rx_unit/array_reg_reg[3][7]/D (DFFX1_HVT)
                                   0.24 f         0.46           0.00    -0.22   clk      func_slow
uart_tx_unit/s_reg_reg[2]/D (DFFARX1_HVT)
                                   0.19 f         0.40           0.00    -0.21   clk      func_slow
uart_tx_unit/b_reg_reg[6]/D (DFFARX1_HVT)
                                   0.21 f         0.42           0.00    -0.21   clk      func_slow
uart_tx_unit/s_reg_reg[3]/D (DFFARX1_HVT)
                                   0.20 f         0.41           0.00    -0.21   clk      func_slow
baud_gen_unit/r_reg_reg[7]/D (DFFARX1_HVT)
                                   0.23 f         0.44           0.00    -0.21   clk      func_slow
fifo_rx_unit/array_reg_reg[2][0]/D (DFFX1_HVT)
                                   0.31 f         0.52           0.00    -0.21   clk      func_slow
fifo_rx_unit/array_reg_reg[0][0]/D (DFFX1_HVT)
                                   0.31 f         0.52           0.00    -0.21   clk      func_slow
uart_rx_unit/b_reg_reg[7]/D (DFFARX1_HVT)
                                   0.26 f         0.47           0.00    -0.21   clk      func_slow
fifo_rx_unit/array_reg_reg[3][0]/D (DFFX1_HVT)
                                   0.31 f         0.51           0.00    -0.20   clk      func_slow
uart_tx_unit/b_reg_reg[1]/D (DFFARX1_HVT)
                                   0.24 f         0.44           0.00    -0.20   clk      func_slow
baud_gen_unit/r_reg_reg[0]/D (DFFARX1_HVT)
                                   0.24 f         0.44           0.00    -0.20   clk      func_slow
uart_tx_unit/n_reg_reg[2]/D (DFFARX1_HVT)
                                   0.21 f         0.41           0.00    -0.19   clk      func_slow
uart_rx_unit/b_reg_reg[0]/D (DFFARX1_HVT)
                                   0.29 f         0.47           0.00    -0.19   clk      func_slow
uart_rx_unit/s_reg_reg[3]/D (DFFARX1_HVT)
                                   0.24 f         0.43           0.00    -0.18   clk      func_slow
uart_tx_unit/b_reg_reg[2]/D (DFFARX1_HVT)
                                   0.25 f         0.43           0.00    -0.18   clk      func_slow
uart_rx_unit/s_reg_reg[1]/D (DFFARX1_HVT)
                                   0.24 f         0.42           0.00    -0.18   clk      func_slow
uart_tx_unit/s_reg_reg[0]/D (DFFARX1_HVT)
                                   0.26 f         0.42           0.00    -0.16   clk      func_slow
fifo_rx_unit/array_reg_reg[1][0]/D (DFFX1_HVT)
                                   0.15 f         0.31           0.00    -0.16   clk      func_slow
uart_tx_unit/n_reg_reg[0]/D (DFFARX1_HVT)
                                   0.21 f         0.36           0.00    -0.16   clk      func_slow
fifo_rx_unit/array_reg_reg[0][5]/D (DFFX1_HVT)
                                   0.16 f         0.30           0.00    -0.14   clk      func_slow
fifo_rx_unit/array_reg_reg[1][5]/D (DFFX1_HVT)
                                   0.16 f         0.30           0.00    -0.14   clk      func_slow
fifo_rx_unit/array_reg_reg[3][5]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[0][4]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[2][4]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[1][4]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[0][6]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[3][4]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[2][6]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[0][1]/D (DFFX1_HVT)
                                   0.38 f         0.51           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[1][6]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.13   clk      func_slow
fifo_rx_unit/array_reg_reg[3][6]/D (DFFX1_HVT)
                                   0.16 f         0.29           0.00    -0.12   clk      func_slow
baud_gen_unit/r_reg_reg[3]/D (DFFARX1_HVT)
                                   0.33 f         0.43           0.00    -0.11   clk      func_slow
fifo_rx_unit/array_reg_reg[0][2]/D (DFFX1_HVT)
                                   0.42 f         0.51           0.00    -0.10   clk      func_slow
fifo_tx_unit/w_ptr_reg_reg[1]/D (DFFARX1_LVT)
                                   0.18 r         0.28           0.00    -0.09   clk      func_slow
fifo_rx_unit/array_reg_reg[0][3]/D (DFFX1_HVT)
                                   0.42 f         0.51           0.00    -0.09   clk      func_slow
fifo_rx_unit/array_reg_reg[3][2]/D (DFFX1_HVT)
                                   0.42 f         0.50           0.00    -0.09   clk      func_slow
fifo_rx_unit/array_reg_reg[3][1]/D (DFFX1_HVT)
                                   0.43 f         0.51           0.00    -0.08   clk      func_slow
uart_rx_unit/state_reg_reg[1]/D (DFFARX1_LVT)
                                   0.18 f         0.26           0.00    -0.08   clk      func_slow
uart_tx_unit/n_reg_reg[1]/D (DFFARX1_LVT)
                                   0.18 r         0.26           0.00    -0.08   clk      func_slow
fifo_tx_unit/w_ptr_reg_reg[0]/D (DFFARX1_LVT)
                                   0.21 r         0.28           0.00    -0.07   clk      func_slow
fifo_rx_unit/array_reg_reg[2][3]/D (DFFX1_HVT)
                                   0.46 f         0.52           0.00    -0.06   clk      func_slow
fifo_rx_unit/array_reg_reg[1][3]/D (DFFX1_HVT)
                                   0.46 f         0.51           0.00    -0.06   clk      func_slow
uart_tx_unit/tx_reg_reg/D (DFFASX1_HVT)
                                   0.20 r         0.26           0.00    -0.05   clk      func_slow
fifo_rx_unit/array_reg_reg[3][3]/D (DFFX1_HVT)
                                   0.46 f         0.51           0.00    -0.05   clk      func_slow
uart_rx_unit/state_reg_reg[0]/D (DFFARX1_LVT)
                                   0.22 r         0.26           0.00    -0.05   clk      func_slow
fifo_tx_unit/full_reg_reg/D (DFFARX2_LVT)
                                   0.23 f         0.28           0.00    -0.04   clk      func_slow
uart_tx_unit/state_reg_reg[1]/D (DFFARX1_LVT)
                                   0.23 r         0.26           0.00    -0.04   clk      func_slow
fifo_tx_unit/empty_reg_reg/D (DFFASX1_LVT)
                                   0.26 r         0.29           0.00    -0.03   clk      func_slow
uart_rx_unit/n_reg_reg[0]/D (DFFARX1_LVT)
                                   0.24 r         0.26           0.00    -0.02   clk      func_slow
uart_tx_unit/state_reg_reg[0]/D (DFFARX1_LVT)
                                   0.24 f         0.26           0.00    -0.02   clk      func_slow
fifo_rx_unit/empty_reg_reg/D (DFFASX1_LVT)
                                   0.28 r         0.29           0.00    -0.01   clk      func_slow
uart_tx_unit/b_reg_reg[4]/D (DFFARX1_LVT)
                                   0.27 r         0.28           0.00    -0.01   clk      func_slow
fifo_rx_unit/r_ptr_reg_reg[1]/D (DFFARX1_LVT)
                                   0.27 f         0.27           0.00    -0.01   clk      func_slow
fifo_rx_unit/r_ptr_reg_reg[0]/D (DFFARX1_LVT)
                                   0.28 r         0.28           0.00    -0.00   clk      func_slow

   Mode: func Corner: slow
   Scenario: func_slow
   max_transition                                                              
                             Required        Actual                            
   Net                      Transition     Transition        Slack  Violation  
  ---------------------------------------------------------------------------
   fifo_tx_unit/net753          0.14           0.11           0.02  (MET)      

  ---------------------------------------------------------------------------
   Number of max_transition violation(s): 0

   Mode: func Corner: slow
   Scenario: func_slow
   max_capacitance                                                             
                             Required        Actual                            
   Net                      Capacitance    Capacitance       Slack  Violation  
  ---------------------------------------------------------------------------
   n332                         8.00           7.22           0.78  (MET)      

  ---------------------------------------------------------------------------
   Number of max_capacitance violation(s): 0


   Mode: func Corner: slow
   Scenario: func_slow
  ---------------------------------------------------------------------------
   Number of min_capacitance violation(s): 0

   Total number of violation(s): 0
1
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> define_name_rules  no_case -case_insensitive
1
icc2_shell> change_names -rule no_case -hierarchy
 Information: Using name rules 'no_case'.
 Information: no objects changed in design 'uart'.
1
icc2_shell> change_names -rule verilog -hierarchy
 Information: Using name rules 'verilog'.
 Information: 296 objects (0 ports, 0 bus ports, 135 cells, 149 nets & 12 bus nets) changed in design 'uart'.
1
icc2_shell> set verilogout_no_tri true
true
icc2_shell> set verilogout_equation  false
false
icc2_shell> 
icc2_shell> write_verilog uart.v
1
icc2_shell> 
icc2_shell> write_sdc -output uart.sdc
1
icc2_shell> write_sdc -output uart.tcl
1
icc2_shell> 
icc2_shell> ###### write_parasitics
icc2_shell> write_parasitics -format spef -output para
Information: Design uart has 1173 nets, 0 global routed, 1171 detail routed. (NEX-024)
NEX: extract design uart
Information: batch extract takes 0.00 seconds, elapse 0.00 seconds (NEX-015)
NEX: write corner ID 0 parasitics to para.tlup_max_125.spef 
spefName para.tlup_max_125.spef, corner name slow 
NEX: write corner ID 1 parasitics to para.tlup_max_-40.spef 
spefName para.tlup_max_-40.spef, corner name slow 
NEX: write corner ID 2 parasitics to para.tlup_min_125.spef 
spefName para.tlup_min_125.spef, corner name fast 
NEX: write corner ID 3 parasitics to para.tlup_min_-40.spef 
spefName para.tlup_min_-40.spef, corner name fast 
Information: The stitching and editing of coupling caps is turned OFF for design 'UART:uart.design'. (TIM-125)
icc2_shell> 
icc2_shell> 
icc2_shell> 
icc2_shell> 