============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Nov 08 2025  10:44:48 pm
  Module:                 cabbage_pipelined
  Operating conditions:   PVT_1P2V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (284 ps) Setup Check with Pin ctrl_reg[26]/CLK->D
           View: view_1p2_25
          Group: clock1
     Startpoint: (R) c1_pipe_reg[10][1]/CLK
          Clock: (R) clock1
       Endpoint: (R) ctrl_reg[26]/D
          Clock: (R) clock1

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     104                  
       Uncertainty:-       0                  
     Required Time:=    1896                  
      Launch Clock:-       0                  
         Data Path:-    1612                  
             Slack:=     284                  

Launch clock path:
#-----------------------------------------------------------------------------------------------
#     Timing Point       Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                             (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------------
  clk                    (i)     -     R     (arrival)    469  0.0     1     0       0    (-,-) 
  clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  clk                    -       -     -     (net)          -    -     -     -       -    (-,-) 
  c1_pipe_reg[10][1]/CLK <<<     -     R     dffrq_1x     469    -     1     0       0    (-,-) 
#-----------------------------------------------------------------------------------------------

#------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                              (fF)  (ps)  (ps)   (ps)  Location 
#------------------------------------------------------------------------------------------------
  c1_pipe_reg[10][1]/CLK -       -      R     (arrival)    469    -     1     0       0    (-,-) 
  c1_pipe_reg[10][1]/Q   -       CLK->Q R     dffrq_1x      17 53.7   254   316     316    (-,-) 
  c1_pipe[10][1]         -       -      -     (net)          -    -     -     -       -    (-,-) 
  g705833/X              -       A->X   F     nor2_1x        2  6.7   102   109     424    (-,-) 
  n_62446                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g705293/X              -       A->X   R     nor3_1x        1  3.7    95    81     505    (-,-) 
  n_62450                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g704871/X              -       A->X   F     oai21_1x       1  3.6    88    48     553    (-,-) 
  n_62454                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g704588/X              -       A1->X  F     ao22_1x        5 16.2    64   121     674    (-,-) 
  n_62456                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g704527/X              -       A->X   R     inv_1x         4 13.1    70    64     738    (-,-) 
  n_62457                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g704164/X              -       A0->X  F     aoi22_1x       5 16.2   130   100     838    (-,-) 
  n_62579                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702846/X              -       C->X   F     oa21_1x        1  3.6    28    74     911    (-,-) 
  n_63895                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702837/X              -       C->X   F     ao21_1x        2  7.0    38    89    1000    (-,-) 
  n_63896                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702804/X              -       A->X   F     oa21_1x        1  3.6    28    70    1070    (-,-) 
  n_63910                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702788/X              -       C->X   F     ao21_1x        1  3.6    29    78    1148    (-,-) 
  n_63911                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702759/X              -       C->X   F     oa21_1x        1  3.6    32    53    1202    (-,-) 
  n_63912                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702725/X              -       C->X   R     aoi21_1x       1  4.9    94    66    1267    (-,-) 
  n_63913                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702663/X              -       S->X   F     mux2_1x       10 32.1   126   228    1495    (-,-) 
  n_63914                -       -      -     (net)          -    -     -     -       -    (-,-) 
  g702651/X              -       A->X   R     inv_1x         8 24.6   129   117    1612    (-,-) 
  n_64248                -       -      -     (net)          -    -     -     -       -    (-,-) 
  ctrl_reg[26]/D         <<<     -      R     dffrq_1x       8    -     -     0    1612    (-,-) 
#------------------------------------------------------------------------------------------------

Capture clock path:
#-----------------------------------------------------------------------------------------
#  Timing Point    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                       (fF)  (ps)  (ps)   (ps)  Location 
#-----------------------------------------------------------------------------------------
  clk              (i)     -     R     (arrival)    469  0.0     1     0    2000    (-,-) 
  clk              -       -     -     (net)          -    -     -     -       -    (-,-) 
  clk              -       -     -     (net)          -    -     -     -       -    (-,-) 
  ctrl_reg[26]/CLK <<<     -     R     dffrq_1x     469    -     1     0    2000    (-,-) 
#-----------------------------------------------------------------------------------------


