// Seed: 2394441493
module module_0 (
    input tri0 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    input wor id_4,
    input wand id_5,
    input tri1 id_6,
    input uwire id_7,
    input uwire id_8#(1, 1, 1, 1),
    input tri id_9,
    input tri0 id_10
    , id_13,
    input wand id_11
);
endmodule
program module_1 (
    output tri id_0,
    output wor id_1,
    input tri1 id_2,
    output tri1 id_3,
    output wire id_4,
    input tri1 id_5,
    input uwire id_6,
    output wand id_7,
    input wand id_8,
    output wire id_9,
    input tri1 id_10,
    input wire id_11,
    input tri1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply0 id_15,
    input uwire id_16,
    input wire id_17,
    output tri1 id_18,
    input wand id_19,
    input wor id_20,
    output tri1 id_21,
    input supply1 id_22,
    output supply0 id_23,
    input tri0 id_24,
    output wand id_25,
    output wire id_26,
    input tri0 id_27
    , id_43,
    output wor id_28,
    output tri1 id_29,
    output tri0 id_30,
    output tri1 id_31,
    output supply1 id_32,
    inout tri0 id_33,
    input wand id_34,
    input wor id_35,
    input tri0 id_36,
    output supply1 id_37,
    input wire id_38,
    input supply0 id_39,
    input tri1 id_40,
    output wand id_41
);
  assign id_32 = 1;
  module_0(
      id_40, id_40, id_33, id_36, id_34, id_15, id_27, id_39, id_5, id_5, id_36, id_22
  );
  wire id_44 = id_44;
  xnor (
      id_29,
      id_36,
      id_40,
      id_5,
      id_15,
      id_17,
      id_12,
      id_33,
      id_14,
      id_24,
      id_6,
      id_2,
      id_10,
      id_19,
      id_38,
      id_13,
      id_8,
      id_20,
      id_34,
      id_27,
      id_16,
      id_39,
      id_35,
      id_11
  );
endprogram
