<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ProgettoTD_Traccia9_Canzolino_Gianluca.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Parcheggio.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Parcheggio.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_IBS" xil_pn:name="Parcheggio.ibs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Parcheggio.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Parcheggio.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Parcheggio.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Parcheggio.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Parcheggio.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Parcheggio.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Parcheggio.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Parcheggio.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Parcheggio.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Parcheggio.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Parcheggio.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Parcheggio.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Parcheggio.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Parcheggio.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Parcheggio.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Parcheggio.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Parcheggio.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Parcheggio.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parcheggio_envsettings.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="Parcheggio_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Parcheggio_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Parcheggio_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Parcheggio_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Parcheggio_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Parcheggio_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parcheggio_map.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="Parcheggio_map_fpga_editor.log"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parcheggio_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Parcheggio_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Parcheggio_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parcheggio_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Parcheggio_preroute.twr" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Parcheggio_preroute.twx" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Parcheggio_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Parcheggio_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Parcheggio_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Parcheggio_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="contatore_auto.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="contatore_auto.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="contatore_auto.tfi"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/par/Parcheggio_timesim.nlf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_SDF" xil_pn:name="netgen/par/Parcheggio_timesim.sdf"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_VHDL" xil_pn:name="netgen/par/Parcheggio_timesim.vhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="parcheggio.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="parcheggio.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parcheggio_TB_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parcheggio_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="parcheggio_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="parcheggio_tb_isim_beh.wdb"/>
    <file xil_pn:branch="PostRouteSimulation" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="parcheggio_tb_isim_par.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="parcheggio_tb_isim_par.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parcheggio_tb_par.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="parcheggio_tb_stx_par.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini">
      <branch xil_pn:name="BehavioralSim"/>
      <branch xil_pn:name="PostRouteSimulation"/>
    </file>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1580724295" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1580724295">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580815305" xil_pn:in_ck="4771688366426659774" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1580815305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parcheggio.vhd"/>
      <outfile xil_pn:name="contatore_auto.vhd"/>
      <outfile xil_pn:name="parcheggio_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580815308" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2535493068792294684" xil_pn:start_ts="1580815308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580815308" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-7669293894011834526" xil_pn:start_ts="1580815308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580815308" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-3127299713986383383" xil_pn:start_ts="1580815308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580815308" xil_pn:in_ck="4771688366426659774" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1580815308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parcheggio.vhd"/>
      <outfile xil_pn:name="contatore_auto.vhd"/>
      <outfile xil_pn:name="parcheggio_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580815314" xil_pn:in_ck="4771688366426659774" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-8093032185286555288" xil_pn:start_ts="1580815308">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="parcheggio_tb_beh.prj"/>
      <outfile xil_pn:name="parcheggio_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580815314" xil_pn:in_ck="-5270664050820838979" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7294505703566175339" xil_pn:start_ts="1580815314">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="parcheggio_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1580724422" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1580724422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580812844" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-9029436855865116294" xil_pn:start_ts="1580812844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580812844" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-3127299713986383383" xil_pn:start_ts="1580812844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580724422" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1580724422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580812844" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="2194643124137467772" xil_pn:start_ts="1580812844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580724422" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="250970745955965653" xil_pn:start_ts="1580724422">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580812844" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="560437602420337075" xil_pn:start_ts="1580812844">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580815404" xil_pn:in_ck="7018723068604196000" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-2324219529253958398" xil_pn:start_ts="1580815389">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parcheggio.lso"/>
      <outfile xil_pn:name="Parcheggio.ngc"/>
      <outfile xil_pn:name="Parcheggio.ngr"/>
      <outfile xil_pn:name="Parcheggio.prj"/>
      <outfile xil_pn:name="Parcheggio.stx"/>
      <outfile xil_pn:name="Parcheggio.syr"/>
      <outfile xil_pn:name="Parcheggio.xst"/>
      <outfile xil_pn:name="Parcheggio_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="parcheggio_TB_stx_beh.prj"/>
      <outfile xil_pn:name="parcheggio_tb_beh.prj"/>
      <outfile xil_pn:name="parcheggio_tb_par.prj"/>
      <outfile xil_pn:name="parcheggio_tb_stx_par.prj"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1580746224" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1457583112371706929" xil_pn:start_ts="1580746224">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1580815412" xil_pn:in_ck="-3860528022931222145" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="4456840029441984852" xil_pn:start_ts="1580815404">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Parcheggio.bld"/>
      <outfile xil_pn:name="Parcheggio.ngd"/>
      <outfile xil_pn:name="Parcheggio_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580815421" xil_pn:in_ck="-3860528022931222144" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1448924893915930207" xil_pn:start_ts="1580815412">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parcheggio.pcf"/>
      <outfile xil_pn:name="Parcheggio_map.map"/>
      <outfile xil_pn:name="Parcheggio_map.mrp"/>
      <outfile xil_pn:name="Parcheggio_map.ncd"/>
      <outfile xil_pn:name="Parcheggio_map.ngm"/>
      <outfile xil_pn:name="Parcheggio_map.xrpt"/>
      <outfile xil_pn:name="Parcheggio_summary.xml"/>
      <outfile xil_pn:name="Parcheggio_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580815438" xil_pn:in_ck="-2288570631196778343" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="93661965788626211" xil_pn:start_ts="1580815421">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parcheggio.ncd"/>
      <outfile xil_pn:name="Parcheggio.pad"/>
      <outfile xil_pn:name="Parcheggio.par"/>
      <outfile xil_pn:name="Parcheggio.ptwx"/>
      <outfile xil_pn:name="Parcheggio.unroutes"/>
      <outfile xil_pn:name="Parcheggio.xpi"/>
      <outfile xil_pn:name="Parcheggio_pad.csv"/>
      <outfile xil_pn:name="Parcheggio_pad.txt"/>
      <outfile xil_pn:name="Parcheggio_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580740757" xil_pn:in_ck="-3860528022931222276" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="396117104113915555" xil_pn:start_ts="1580740751">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1580806947" xil_pn:in_ck="-3860528022931222276" xil_pn:name="TRANEXT_createIBISModel_spartan6" xil_pn:prop_ck="122747534386497338" xil_pn:start_ts="1580806939">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Parcheggio.ibs"/>
    </transform>
    <transform xil_pn:end_ts="1580808630" xil_pn:in_ck="-3860528022931222276" xil_pn:name="TRAN_fpgaFloorplanPostPAR" xil_pn:start_ts="1580808628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1580815465" xil_pn:in_ck="-3860528022931222276" xil_pn:name="TRAN_postParSimModel" xil_pn:prop_ck="1091897107770534898" xil_pn:start_ts="1580815457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/par/Parcheggio_timesim.nlf"/>
      <outfile xil_pn:name="netgen/par/Parcheggio_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Parcheggio_timesim.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580837387" xil_pn:in_ck="-7887282366791909091" xil_pn:name="TRAN_copyPost-ParAbstractToPreSimulation" xil_pn:start_ts="1580837387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="netgen/par/Parcheggio_timesim.sdf"/>
      <outfile xil_pn:name="netgen/par/Parcheggio_timesim.vhd"/>
      <outfile xil_pn:name="parcheggio_tb.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1580837396" xil_pn:in_ck="-6732602316456963008" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModelRunFuse" xil_pn:prop_ck="-2930391846094108920" xil_pn:start_ts="1580837387">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="parcheggio_tb_isim_par.exe"/>
      <outfile xil_pn:name="parcheggio_tb_par.prj"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1580837396" xil_pn:in_ck="-5270664032884969775" xil_pn:name="TRAN_ISimulatePostPlace&amp;RouteModel" xil_pn:prop_ck="6048424824802408629" xil_pn:start_ts="1580837396">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="parcheggio_tb_isim_par.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1580815438" xil_pn:in_ck="-3860528022931222276" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416184" xil_pn:start_ts="1580815431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Parcheggio.twr"/>
      <outfile xil_pn:name="Parcheggio.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1580740614" xil_pn:in_ck="-2288570631196778343" xil_pn:name="TRAN_preRouteTrce" xil_pn:prop_ck="722859607460791352" xil_pn:start_ts="1580740609">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
