<profile>

<section name = "Vitis HLS Report for 'append_payload_64_s'" level="0">
<item name = "Date">Tue Aug 15 18:30:18 2023
</item>
<item name = "Version">2022.2 (Build 3670227 on Oct 13 2022)</item>
<item name = "Project">rocev2_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtex7</item>
<item name = "Target device">xc7vx690t-ffg1761-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.40 ns, 3.704 ns, 1.73 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1, 1, 6.400 ns, 6.400 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 60, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 139, -</column>
<column name="Register">-, -, 508, -, -</column>
<specialColumn name="Available">2940, 3600, 866400, 433200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_condition_111">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_257">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_274">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_278">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_292">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_299">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_304">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_308">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_314">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op102_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op103_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op105_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op108_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op109_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op35_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op44_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op60_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op78_read_state1">and, 0, 0, 2, 1, 1</column>
<column name="ap_predicate_op98_write_state2">and, 0, 0, 2, 1, 1</column>
<column name="tmp_265_i_nbreadreq_fu_128_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_266_i_nbreadreq_fu_100_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_267_i_nbreadreq_fu_86_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_268_nbreadreq_fu_114_p3">and, 0, 0, 2, 1, 0</column>
<column name="tmp_i_nbreadreq_fu_142_p3">and, 0, 0, 2, 1, 0</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state1_pp0_stage0_iter0">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1410_fu_349_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_phi_mux_storemerge_i_phi_fu_166_p4">13, 3, 2, 6</column>
<column name="ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174">13, 3, 64, 192</column>
<column name="state_6">25, 6, 3, 18</column>
<column name="tx_aethShift2payFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_exh2payFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_exh2shiftFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_exh2shiftFifo_din">25, 6, 128, 768</column>
<column name="tx_packetInfoFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_rawPayFifo_blk_n">9, 2, 1, 2</column>
<column name="tx_rethShift2payFifo_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_phi_reg_pp0_iter1_sendWord_data_V_16_reg_174">64, 0, 64, 0</column>
<column name="firstPayload">1, 0, 1, 0</column>
<column name="info_hasPayload">1, 0, 1, 0</column>
<column name="info_hasPayload_load_reg_396">1, 0, 1, 0</column>
<column name="info_isAETH">1, 0, 1, 0</column>
<column name="info_isAETH_load_reg_392">1, 0, 1, 0</column>
<column name="prevWord_data_V_3">32, 0, 32, 0</column>
<column name="state_6">3, 0, 3, 0</column>
<column name="state_6_load_reg_385">3, 0, 3, 0</column>
<column name="tmp_265_i_reg_448">1, 0, 1, 0</column>
<column name="tmp_266_i_reg_412">1, 0, 1, 0</column>
<column name="tmp_267_i_reg_400">1, 0, 1, 0</column>
<column name="tmp_89_reg_444">1, 0, 1, 0</column>
<column name="tmp_i_268_reg_434">1, 0, 1, 0</column>
<column name="tmp_reg_429">9, 0, 9, 0</column>
<column name="tx_exh2payFifo_read_reg_438">128, 0, 128, 0</column>
<column name="tx_rawPayFifo_read_reg_452">128, 0, 128, 0</column>
<column name="tx_rethShift2payFifo_read_reg_404">128, 0, 128, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, append_payload&lt;64&gt;, return value</column>
<column name="tx_rethShift2payFifo_dout">in, 128, ap_fifo, tx_rethShift2payFifo, pointer</column>
<column name="tx_rethShift2payFifo_num_data_valid">in, 2, ap_fifo, tx_rethShift2payFifo, pointer</column>
<column name="tx_rethShift2payFifo_fifo_cap">in, 2, ap_fifo, tx_rethShift2payFifo, pointer</column>
<column name="tx_rethShift2payFifo_empty_n">in, 1, ap_fifo, tx_rethShift2payFifo, pointer</column>
<column name="tx_rethShift2payFifo_read">out, 1, ap_fifo, tx_rethShift2payFifo, pointer</column>
<column name="tx_aethShift2payFifo_dout">in, 128, ap_fifo, tx_aethShift2payFifo, pointer</column>
<column name="tx_aethShift2payFifo_num_data_valid">in, 2, ap_fifo, tx_aethShift2payFifo, pointer</column>
<column name="tx_aethShift2payFifo_fifo_cap">in, 2, ap_fifo, tx_aethShift2payFifo, pointer</column>
<column name="tx_aethShift2payFifo_empty_n">in, 1, ap_fifo, tx_aethShift2payFifo, pointer</column>
<column name="tx_aethShift2payFifo_read">out, 1, ap_fifo, tx_aethShift2payFifo, pointer</column>
<column name="tx_exh2payFifo_dout">in, 128, ap_fifo, tx_exh2payFifo, pointer</column>
<column name="tx_exh2payFifo_num_data_valid">in, 3, ap_fifo, tx_exh2payFifo, pointer</column>
<column name="tx_exh2payFifo_fifo_cap">in, 3, ap_fifo, tx_exh2payFifo, pointer</column>
<column name="tx_exh2payFifo_empty_n">in, 1, ap_fifo, tx_exh2payFifo, pointer</column>
<column name="tx_exh2payFifo_read">out, 1, ap_fifo, tx_exh2payFifo, pointer</column>
<column name="tx_rawPayFifo_dout">in, 128, ap_fifo, tx_rawPayFifo, pointer</column>
<column name="tx_rawPayFifo_num_data_valid">in, 3, ap_fifo, tx_rawPayFifo, pointer</column>
<column name="tx_rawPayFifo_fifo_cap">in, 3, ap_fifo, tx_rawPayFifo, pointer</column>
<column name="tx_rawPayFifo_empty_n">in, 1, ap_fifo, tx_rawPayFifo, pointer</column>
<column name="tx_rawPayFifo_read">out, 1, ap_fifo, tx_rawPayFifo, pointer</column>
<column name="tx_packetInfoFifo_dout">in, 3, ap_fifo, tx_packetInfoFifo, pointer</column>
<column name="tx_packetInfoFifo_num_data_valid">in, 2, ap_fifo, tx_packetInfoFifo, pointer</column>
<column name="tx_packetInfoFifo_fifo_cap">in, 2, ap_fifo, tx_packetInfoFifo, pointer</column>
<column name="tx_packetInfoFifo_empty_n">in, 1, ap_fifo, tx_packetInfoFifo, pointer</column>
<column name="tx_packetInfoFifo_read">out, 1, ap_fifo, tx_packetInfoFifo, pointer</column>
<column name="tx_exh2shiftFifo_din">out, 128, ap_fifo, tx_exh2shiftFifo, pointer</column>
<column name="tx_exh2shiftFifo_num_data_valid">in, 2, ap_fifo, tx_exh2shiftFifo, pointer</column>
<column name="tx_exh2shiftFifo_fifo_cap">in, 2, ap_fifo, tx_exh2shiftFifo, pointer</column>
<column name="tx_exh2shiftFifo_full_n">in, 1, ap_fifo, tx_exh2shiftFifo, pointer</column>
<column name="tx_exh2shiftFifo_write">out, 1, ap_fifo, tx_exh2shiftFifo, pointer</column>
</table>
</item>
</section>
</profile>
