// Seed: 4043843721
module module_0 (
    output tri id_0,
    input tri1 id_1
    , id_11,
    input supply0 id_2,
    input tri id_3,
    input wor id_4,
    output wire id_5,
    output tri id_6,
    input supply0 id_7,
    input tri0 id_8,
    input wire id_9
);
  assign id_6 = id_11[-1 :-1];
  uwire id_12 = 1'b0;
  assign module_1.id_1 = 0;
  uwire id_13 = id_1 == 1;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input tri0 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  always begin : LABEL_0
    id_1 = 1;
  end
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_0,
      id_0,
      id_3,
      id_3,
      id_0,
      id_0,
      id_2
  );
endmodule
