

================================================================
== Vitis HLS Report for 'SpMV_Pipeline_spmv_loop_internal5'
================================================================
* Date:           Wed Jan  8 20:12:16 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        hls_component
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- spmv_loop_internal  |        ?|        ?|        15|          1|          1|     ?|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    260|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     365|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     365|    373|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln37_fu_181_p2                  |         +|   0|  0|  71|          64|           1|
    |add_ln44_fu_213_p2                  |         +|   0|  0|  71|          64|          64|
    |sum_5_fu_247_p2                     |         +|   0|  0|  39|          32|          32|
    |icmp_ln37_fu_176_p2                 |      icmp|   0|  0|  71|          64|          64|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state13_pp0_stage0_iter12  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 260|         228|         166|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |gmem0_blk_n_R            |   9|          2|    1|          2|
    |gmem1_blk_n_R            |   9|          2|    1|          2|
    |gmem3_blk_n_AR           |   9|          2|    1|          2|
    |gmem3_blk_n_R            |   9|          2|    1|          2|
    |j_fu_84                  |   9|          2|   64|        128|
    |sum_fu_80                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         18|  103|        206|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |gmem3_addr_reg_305                 |  64|   0|   64|          0|
    |icmp_ln37_reg_296                  |   1|   0|    1|          0|
    |j_fu_84                            |  64|   0|   64|          0|
    |matrix_value_reg_311               |  32|   0|   32|          0|
    |sum_fu_80                          |  32|   0|   32|          0|
    |temp_reg_321                       |  32|   0|   32|          0|
    |trunc_ln44_reg_300                 |   5|   0|    5|          0|
    |vector_value_reg_316               |  32|   0|   32|          0|
    |zext_ln37_11_cast_reg_291          |   9|   0|   64|         55|
    |icmp_ln37_reg_296                  |  64|  32|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 365|  32|  357|         55|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+----------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|grp_fu_3354_p_din0    |  out|   32|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|grp_fu_3354_p_din1    |  out|   32|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|grp_fu_3354_p_dout0   |   in|   32|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|grp_fu_3354_p_ce      |  out|    1|  ap_ctrl_hs|  SpMV_Pipeline_spmv_loop_internal5|  return value|
|m_axi_gmem1_AWVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_AWUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WVALID    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WREADY    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WDATA     |  out|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WSTRB     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WLAST     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WID       |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_WUSER     |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARVALID   |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREADY   |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARADDR    |  out|   64|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARID      |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLEN     |  out|   32|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARSIZE    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARBURST   |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARLOCK    |  out|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARCACHE   |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARPROT    |  out|    3|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARQOS     |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARREGION  |  out|    4|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_ARUSER    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RDATA     |   in|    8|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RLAST     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RFIFONUM  |   in|   11|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_RRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BVALID    |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BREADY    |  out|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BRESP     |   in|    2|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BID       |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem1_BUSER     |   in|    1|       m_axi|                              gmem1|       pointer|
|m_axi_gmem3_AWVALID   |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREADY   |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWADDR    |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWID      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLEN     |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWSIZE    |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWBURST   |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWLOCK    |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWCACHE   |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWPROT    |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWQOS     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWREGION  |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_AWUSER    |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WVALID    |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WREADY    |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WDATA     |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WSTRB     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WLAST     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WID       |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_WUSER     |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARVALID   |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREADY   |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARADDR    |  out|   64|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARID      |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLEN     |  out|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARSIZE    |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARBURST   |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARLOCK    |  out|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARCACHE   |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARPROT    |  out|    3|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARQOS     |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARREGION  |  out|    4|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_ARUSER    |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RVALID    |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RREADY    |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RDATA     |   in|   32|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RLAST     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RID       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RFIFONUM  |   in|    9|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RUSER     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_RRESP     |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BVALID    |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BREADY    |  out|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BRESP     |   in|    2|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BID       |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem3_BUSER     |   in|    1|       m_axi|                              gmem3|       pointer|
|m_axi_gmem0_AWVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_AWUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WVALID    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WREADY    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WDATA     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WSTRB     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WLAST     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WID       |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_WUSER     |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARVALID   |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREADY   |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARADDR    |  out|   64|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARID      |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLEN     |  out|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARSIZE    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARBURST   |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARLOCK    |  out|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARCACHE   |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARPROT    |  out|    3|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARQOS     |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARREGION  |  out|    4|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_ARUSER    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RDATA     |   in|   32|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RLAST     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RFIFONUM  |   in|    9|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_RRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BVALID    |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BREADY    |  out|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BRESP     |   in|    2|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BID       |   in|    1|       m_axi|                              gmem0|       pointer|
|m_axi_gmem0_BUSER     |   in|    1|       m_axi|                              gmem0|       pointer|
|zext_ln37_10          |   in|    9|     ap_none|                       zext_ln37_10|        scalar|
|zext_ln37_11          |   in|    9|     ap_none|                       zext_ln37_11|        scalar|
|sext_ln37_11          |   in|   62|     ap_none|                       sext_ln37_11|        scalar|
|add_ln37_21           |   in|   64|     ap_none|                        add_ln37_21|        scalar|
|vector                |   in|   64|     ap_none|                             vector|        scalar|
|sum_15_out            |  out|   32|      ap_vld|                         sum_15_out|       pointer|
|sum_15_out_ap_vld     |  out|    1|      ap_vld|                         sum_15_out|       pointer|
+----------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 16


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 1
  Pipeline-0 : II = 1, D = 16, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sum = alloca i32 1" [SpMV.cpp:33]   --->   Operation 18 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [SpMV.cpp:37]   --->   Operation 19 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%vector_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vector"   --->   Operation 20 'read' 'vector_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%add_ln37_21_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln37_21"   --->   Operation 21 'read' 'add_ln37_21_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln37_11_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln37_11"   --->   Operation 22 'read' 'sext_ln37_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln37_11_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln37_11"   --->   Operation 23 'read' 'zext_ln37_11_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln37_10_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln37_10"   --->   Operation 24 'read' 'zext_ln37_10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln37_11_cast = sext i62 %sext_ln37_11_read"   --->   Operation 25 'sext' 'sext_ln37_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln37_11_cast = zext i9 %zext_ln37_11_read"   --->   Operation 26 'zext' 'zext_ln37_11_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln37_10_cast = zext i9 %zext_ln37_10_read"   --->   Operation 27 'zext' 'zext_ln37_10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 10, void @empty_5, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem1, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_3, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 100, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %zext_ln37_10_cast, i64 %j" [SpMV.cpp:37]   --->   Operation 31 'store' 'store_ln37' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 0, i32 %sum" [SpMV.cpp:33]   --->   Operation 32 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.cond4.5"   --->   Operation 33 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.10>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%j_5 = load i64 %j" [SpMV.cpp:37]   --->   Operation 34 'load' 'j_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %gmem1"   --->   Operation 36 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.52ns)   --->   "%icmp_ln37 = icmp_ult  i64 %j_5, i64 %zext_ln37_11_cast" [SpMV.cpp:37]   --->   Operation 38 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %for.inc19.5.loopexit.exitStub, void %for.inc.5" [SpMV.cpp:37]   --->   Operation 39 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.52ns)   --->   "%add_ln37 = add i64 %j_5, i64 1" [SpMV.cpp:37]   --->   Operation 40 'add' 'add_ln37' <Predicate = (icmp_ln37)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln37 = store i64 %add_ln37, i64 %j" [SpMV.cpp:37]   --->   Operation 41 'store' 'store_ln37' <Predicate = (icmp_ln37)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%gmem1_addr = getelementptr i8 %gmem1, i64 %add_ln37_21_read" [SpMV.cpp:37]   --->   Operation 42 'getelementptr' 'gmem1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (7.30ns)   --->   "%gmem1_addr_read = read i8 @_ssdm_op_Read.m_axi.p1i8, i64 %gmem1_addr" [SpMV.cpp:42]   --->   Operation 43 'read' 'gmem1_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln44 = trunc i8 %gmem1_addr_read" [SpMV.cpp:44]   --->   Operation 44 'trunc' 'trunc_ln44' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.52>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln44_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln44, i2 0" [SpMV.cpp:44]   --->   Operation 45 'bitconcatenate' 'shl_ln44_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i7 %shl_ln44_5" [SpMV.cpp:44]   --->   Operation 46 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.52ns)   --->   "%add_ln44 = add i64 %zext_ln44, i64 %vector_read" [SpMV.cpp:44]   --->   Operation 47 'add' 'add_ln44' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln44_5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln44, i32 2, i32 63" [SpMV.cpp:44]   --->   Operation 48 'partselect' 'trunc_ln44_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln44 = sext i62 %trunc_ln44_5" [SpMV.cpp:44]   --->   Operation 49 'sext' 'sext_ln44' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln44" [SpMV.cpp:44]   --->   Operation 50 'getelementptr' 'gmem3_addr' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 51 [8/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 51 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 52 [7/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 52 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 53 [6/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 53 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 54 [5/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 54 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 55 [4/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 55 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 56 [3/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 56 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 57 [2/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 57 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 58 [1/8] (7.30ns)   --->   "%vector_value_5_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i64 %gmem3_addr, i64 1" [SpMV.cpp:44]   --->   Operation 58 'readreq' 'vector_value_5_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 59 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln37_11_cast" [SpMV.cpp:37]   --->   Operation 59 'getelementptr' 'gmem0_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 60 [1/1] (7.30ns)   --->   "%matrix_value = read i32 @_ssdm_op_Read.m_axi.p1i32, i64 %gmem0_addr" [SpMV.cpp:40]   --->   Operation 60 'read' 'matrix_value' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 61 [1/1] (7.30ns)   --->   "%vector_value = read i32 @_ssdm_op_Read.m_axi.i32P1A, i64 %gmem3_addr" [SpMV.cpp:44]   --->   Operation 61 'read' 'vector_value' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 111 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 6.91>
ST_14 : Operation 62 [2/2] (6.91ns)   --->   "%temp = mul i32 %vector_value, i32 %matrix_value" [SpMV.cpp:46]   --->   Operation 62 'mul' 'temp' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.91>
ST_15 : Operation 63 [1/2] (6.91ns)   --->   "%temp = mul i32 %vector_value, i32 %matrix_value" [SpMV.cpp:46]   --->   Operation 63 'mul' 'temp' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 70 [1/1] (0.00ns)   --->   "%sum_load_5 = load i32 %sum"   --->   Operation 70 'load' 'sum_load_5' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_15_out, i32 %sum_load_5"   --->   Operation 71 'write' 'write_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_15 : Operation 72 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 72 'ret' 'ret_ln0' <Predicate = (!icmp_ln37)> <Delay = 1.58>

State 16 <SV = 15> <Delay = 4.14>
ST_16 : Operation 64 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [SpMV.cpp:47]   --->   Operation 64 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 65 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [SpMV.cpp:38]   --->   Operation 65 'specpipeline' 'specpipeline_ln38' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln37 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [SpMV.cpp:37]   --->   Operation 66 'specloopname' 'specloopname_ln37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (2.55ns)   --->   "%sum_5 = add i32 %temp, i32 %sum_load" [SpMV.cpp:47]   --->   Operation 67 'add' 'sum_5' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln33 = store i32 %sum_5, i32 %sum" [SpMV.cpp:33]   --->   Operation 68 'store' 'store_ln33' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln37 = br void %for.cond4.5" [SpMV.cpp:37]   --->   Operation 69 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ zext_ln37_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ gmem3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln37_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sext_ln37_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln37_21]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ vector]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sum_15_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sum                (alloca        ) [ 01111111111111111]
j                  (alloca        ) [ 01100000000000000]
vector_read        (read          ) [ 01111000000000000]
add_ln37_21_read   (read          ) [ 01110000000000000]
sext_ln37_11_read  (read          ) [ 00000000000000000]
zext_ln37_11_read  (read          ) [ 00000000000000000]
zext_ln37_10_read  (read          ) [ 00000000000000000]
sext_ln37_11_cast  (sext          ) [ 01111111111111000]
zext_ln37_11_cast  (zext          ) [ 01100000000000000]
zext_ln37_10_cast  (zext          ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
specinterface_ln0  (specinterface ) [ 00000000000000000]
store_ln37         (store         ) [ 00000000000000000]
store_ln33         (store         ) [ 00000000000000000]
br_ln0             (br            ) [ 00000000000000000]
j_5                (load          ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 00000000000000000]
icmp_ln37          (icmp          ) [ 01111111111111110]
br_ln37            (br            ) [ 00000000000000000]
add_ln37           (add           ) [ 00000000000000000]
store_ln37         (store         ) [ 00000000000000000]
gmem1_addr         (getelementptr ) [ 00000000000000000]
gmem1_addr_read    (read          ) [ 00000000000000000]
trunc_ln44         (trunc         ) [ 01001000000000000]
shl_ln44_5         (bitconcatenate) [ 00000000000000000]
zext_ln44          (zext          ) [ 00000000000000000]
add_ln44           (add           ) [ 00000000000000000]
trunc_ln44_5       (partselect    ) [ 00000000000000000]
sext_ln44          (sext          ) [ 00000000000000000]
gmem3_addr         (getelementptr ) [ 01000111111111000]
vector_value_5_req (readreq       ) [ 00000000000000000]
gmem0_addr         (getelementptr ) [ 00000000000000000]
matrix_value       (read          ) [ 01000000000000110]
vector_value       (read          ) [ 01000000000000110]
temp               (mul           ) [ 01000000000000001]
sum_load           (load          ) [ 00000000000000000]
specpipeline_ln38  (specpipeline  ) [ 00000000000000000]
specloopname_ln37  (specloopname  ) [ 00000000000000000]
sum_5              (add           ) [ 00000000000000000]
store_ln33         (store         ) [ 00000000000000000]
br_ln37            (br            ) [ 00000000000000000]
sum_load_5         (load          ) [ 00000000000000000]
write_ln0          (write         ) [ 00000000000000000]
ret_ln0            (ret           ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="zext_ln37_10">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln37_10"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="gmem1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="gmem0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln37_11">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln37_11"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sext_ln37_11">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln37_11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="add_ln37_21">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln37_21"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vector">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vector"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sum_15_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sum_15_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i9"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i8"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="sum_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="j_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="vector_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="64" slack="0"/>
<pin id="90" dir="0" index="1" bw="64" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="add_ln37_21_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="64" slack="0"/>
<pin id="96" dir="0" index="1" bw="64" slack="0"/>
<pin id="97" dir="1" index="2" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln37_21_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="sext_ln37_11_read_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="62" slack="0"/>
<pin id="102" dir="0" index="1" bw="62" slack="0"/>
<pin id="103" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln37_11_read/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="zext_ln37_11_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="9" slack="0"/>
<pin id="108" dir="0" index="1" bw="9" slack="0"/>
<pin id="109" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln37_11_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="zext_ln37_10_read_read_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="0"/>
<pin id="114" dir="0" index="1" bw="9" slack="0"/>
<pin id="115" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln37_10_read/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="gmem1_addr_read_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="8" slack="0"/>
<pin id="120" dir="0" index="1" bw="8" slack="0"/>
<pin id="121" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem1_addr_read/3 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_readreq_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="32" slack="1"/>
<pin id="126" dir="0" index="2" bw="1" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="vector_value_5_req/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="matrix_value_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="32" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="matrix_value/13 "/>
</bind>
</comp>

<comp id="135" class="1004" name="vector_value_read_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="32" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="9"/>
<pin id="138" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vector_value/13 "/>
</bind>
</comp>

<comp id="140" class="1004" name="write_ln0_write_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="0" slack="0"/>
<pin id="142" dir="0" index="1" bw="32" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/15 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="1"/>
<pin id="149" dir="0" index="1" bw="32" slack="1"/>
<pin id="150" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="temp/14 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sext_ln37_11_cast_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="62" slack="0"/>
<pin id="153" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln37_11_cast/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="zext_ln37_11_cast_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="9" slack="0"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_11_cast/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="zext_ln37_10_cast_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37_10_cast/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln37_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="9" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="store_ln33_store_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="j_5_load_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="1"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_5/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="icmp_ln37_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="0" index="1" bw="64" slack="1"/>
<pin id="179" dir="1" index="2" bw="1" slack="13"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln37_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="64" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln37_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="gmem1_addr_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="2"/>
<pin id="195" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem1_addr/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="trunc_ln44_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln44/3 "/>
</bind>
</comp>

<comp id="202" class="1004" name="shl_ln44_5_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="7" slack="0"/>
<pin id="204" dir="0" index="1" bw="5" slack="1"/>
<pin id="205" dir="0" index="2" bw="1" slack="0"/>
<pin id="206" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln44_5/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="zext_ln44_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/4 "/>
</bind>
</comp>

<comp id="213" class="1004" name="add_ln44_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="3"/>
<pin id="216" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/4 "/>
</bind>
</comp>

<comp id="218" class="1004" name="trunc_ln44_5_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="62" slack="0"/>
<pin id="220" dir="0" index="1" bw="64" slack="0"/>
<pin id="221" dir="0" index="2" bw="3" slack="0"/>
<pin id="222" dir="0" index="3" bw="7" slack="0"/>
<pin id="223" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln44_5/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="sext_ln44_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="62" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln44/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="gmem3_addr_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="64" slack="0"/>
<pin id="234" dir="0" index="1" bw="64" slack="0"/>
<pin id="235" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem3_addr/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="gmem0_addr_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="64" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="12"/>
<pin id="241" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/13 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sum_load_load_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="15"/>
<pin id="246" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load/16 "/>
</bind>
</comp>

<comp id="247" class="1004" name="sum_5_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="1"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_5/16 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln33_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="32" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="15"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/16 "/>
</bind>
</comp>

<comp id="257" class="1004" name="sum_load_5_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="14"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_load_5/15 "/>
</bind>
</comp>

<comp id="261" class="1005" name="sum_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="269" class="1005" name="j_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="276" class="1005" name="vector_read_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="3"/>
<pin id="278" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="vector_read "/>
</bind>
</comp>

<comp id="281" class="1005" name="add_ln37_21_read_reg_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="2"/>
<pin id="283" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="add_ln37_21_read "/>
</bind>
</comp>

<comp id="286" class="1005" name="sext_ln37_11_cast_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="64" slack="12"/>
<pin id="288" dir="1" index="1" bw="64" slack="12"/>
</pin_list>
<bind>
<opset="sext_ln37_11_cast "/>
</bind>
</comp>

<comp id="291" class="1005" name="zext_ln37_11_cast_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="64" slack="1"/>
<pin id="293" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln37_11_cast "/>
</bind>
</comp>

<comp id="296" class="1005" name="icmp_ln37_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="13"/>
<pin id="298" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="300" class="1005" name="trunc_ln44_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="1"/>
<pin id="302" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln44 "/>
</bind>
</comp>

<comp id="305" class="1005" name="gmem3_addr_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="1"/>
<pin id="307" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem3_addr "/>
</bind>
</comp>

<comp id="311" class="1005" name="matrix_value_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="32" slack="1"/>
<pin id="313" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="matrix_value "/>
</bind>
</comp>

<comp id="316" class="1005" name="vector_value_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="1"/>
<pin id="318" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vector_value "/>
</bind>
</comp>

<comp id="321" class="1005" name="temp_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="1"/>
<pin id="323" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="18" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="20" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="12" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="116"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="122"><net_src comp="54" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="66" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="52" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="134"><net_src comp="68" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="70" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="145"><net_src comp="78" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="154"><net_src comp="100" pin="2"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="106" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="162"><net_src comp="112" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="172"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="173" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="185"><net_src comp="173" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="52" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="181" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="4" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="192" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="201"><net_src comp="118" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="56" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="58" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="202" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="217"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="225"><net_src comp="213" pin="2"/><net_sink comp="218" pin=1"/></net>

<net id="226"><net_src comp="62" pin="0"/><net_sink comp="218" pin=2"/></net>

<net id="227"><net_src comp="64" pin="0"/><net_sink comp="218" pin=3"/></net>

<net id="231"><net_src comp="218" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="6" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="238" pin="2"/><net_sink comp="130" pin=1"/></net>

<net id="251"><net_src comp="244" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="247" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="264"><net_src comp="80" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="272"><net_src comp="84" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="274"><net_src comp="269" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="275"><net_src comp="269" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="279"><net_src comp="88" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="284"><net_src comp="94" pin="2"/><net_sink comp="281" pin=0"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="289"><net_src comp="151" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="294"><net_src comp="155" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="299"><net_src comp="176" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="303"><net_src comp="198" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="308"><net_src comp="232" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="314"><net_src comp="130" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="319"><net_src comp="135" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="324"><net_src comp="147" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="247" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem3 | {}
	Port: gmem1 | {}
	Port: gmem0 | {}
	Port: sum_15_out | {15 }
 - Input state : 
	Port: SpMV_Pipeline_spmv_loop_internal5 : zext_ln37_10 | {1 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : gmem3 | {5 6 7 8 9 10 11 12 13 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : gmem1 | {3 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : gmem0 | {13 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : zext_ln37_11 | {1 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : sext_ln37_11 | {1 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : add_ln37_21 | {1 }
	Port: SpMV_Pipeline_spmv_loop_internal5 : vector | {1 }
  - Chain level:
	State 1
		store_ln37 : 1
		store_ln33 : 1
	State 2
		icmp_ln37 : 1
		br_ln37 : 2
		add_ln37 : 1
		store_ln37 : 2
	State 3
		gmem1_addr_read : 1
		trunc_ln44 : 1
	State 4
		zext_ln44 : 1
		add_ln44 : 2
		trunc_ln44_5 : 3
		sext_ln44 : 4
		gmem3_addr : 5
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
		matrix_value : 1
	State 14
	State 15
		write_ln0 : 1
	State 16
		sum_5 : 1
		store_ln33 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |           grp_fu_147          |    3    |   165   |    50   |
|----------|-------------------------------|---------|---------|---------|
|          |        add_ln37_fu_181        |    0    |    0    |    71   |
|    add   |        add_ln44_fu_213        |    0    |    0    |    71   |
|          |          sum_5_fu_247         |    0    |    0    |    39   |
|----------|-------------------------------|---------|---------|---------|
|   icmp   |        icmp_ln37_fu_176       |    0    |    0    |    71   |
|----------|-------------------------------|---------|---------|---------|
|          |     vector_read_read_fu_88    |    0    |    0    |    0    |
|          |  add_ln37_21_read_read_fu_94  |    0    |    0    |    0    |
|          | sext_ln37_11_read_read_fu_100 |    0    |    0    |    0    |
|   read   | zext_ln37_11_read_read_fu_106 |    0    |    0    |    0    |
|          | zext_ln37_10_read_read_fu_112 |    0    |    0    |    0    |
|          |  gmem1_addr_read_read_fu_118  |    0    |    0    |    0    |
|          |    matrix_value_read_fu_130   |    0    |    0    |    0    |
|          |    vector_value_read_fu_135   |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|  readreq |       grp_readreq_fu_123      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   write  |     write_ln0_write_fu_140    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   sext   |    sext_ln37_11_cast_fu_151   |    0    |    0    |    0    |
|          |        sext_ln44_fu_228       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |    zext_ln37_11_cast_fu_155   |    0    |    0    |    0    |
|   zext   |    zext_ln37_10_cast_fu_159   |    0    |    0    |    0    |
|          |        zext_ln44_fu_209       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |       trunc_ln44_fu_198       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|       shl_ln44_5_fu_202       |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|partselect|      trunc_ln44_5_fu_218      |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    3    |   165   |   302   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
| add_ln37_21_read_reg_281|   64   |
|    gmem3_addr_reg_305   |   32   |
|    icmp_ln37_reg_296    |    1   |
|        j_reg_269        |   64   |
|   matrix_value_reg_311  |   32   |
|sext_ln37_11_cast_reg_286|   64   |
|       sum_reg_261       |   32   |
|       temp_reg_321      |   32   |
|    trunc_ln44_reg_300   |    5   |
|   vector_read_reg_276   |   64   |
|   vector_value_reg_316  |   32   |
|zext_ln37_11_cast_reg_291|   64   |
+-------------------------+--------+
|          Total          |   486  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    3   |   165  |   302  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   486  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   651  |   302  |
+-----------+--------+--------+--------+
