/home/ubuntu/Desktop/OpenFPGA/build/yosys/bin/yosys -p read_blif and2_latch.blif; write_verilog and2_latch_output_verilog.v

 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.45+148 (git sha1 1bf908dea, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)

-- Running command `read_blif and2_latch.blif; write_verilog and2_latch_output_verilog.v' --

1. Executing BLIF frontend.

2. Executing Verilog backend.

2.1. Executing BMUXMAP pass.

2.2. Executing DEMUXMAP pass.
Dumping module `\and2_latch'.

End of script. Logfile hash: 36cdb457e4, CPU: user 0.00s system 0.00s, MEM: 22.07 MB peak
Yosys 0.45+148 (git sha1 1bf908dea, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
Time spent: 41% 1x clean_zerowidth (0 sec), 33% 2x read_blif (0 sec), ...
0