--------------------------------------------------------------------------------
Release 13.1 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

F:\Xilinx\13.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MipsCPU.twx MipsCPU.ncd -o MipsCPU.twr MipsCPU.pcf -ucf
MipsCPU.ucf

Design file:              MipsCPU.ncd
Physical constraint file: MipsCPU.pcf
Device,package,speed:     xc6slx100,fgg676,C,-3 (PRODUCTION 1.17 2011-02-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_init
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
RxD         |    2.780(R)|      SLOW  |   -1.575(R)|      FAST  |clk_serial        |   0.000|
rst_init    |    4.303(R)|      SLOW  |   -2.270(R)|      FAST  |clk               |   0.000|
usb_rxd     |    2.015(R)|      SLOW  |   -0.994(R)|      FAST  |clk_serial        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk_init to Pad
----------------+-----------------+------------+-----------------+------------+------------------+--------+
                |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination     |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
----------------+-----------------+------------+-----------------+------------+------------------+--------+
baseram_addr<0> |        11.036(R)|      SLOW  |         5.373(R)|      FAST  |clk               |   0.000|
baseram_addr<1> |        10.727(R)|      SLOW  |         5.534(R)|      FAST  |clk               |   0.000|
baseram_addr<2> |        10.616(R)|      SLOW  |         5.381(R)|      FAST  |clk               |   0.000|
baseram_addr<3> |        10.645(R)|      SLOW  |         5.390(R)|      FAST  |clk               |   0.000|
baseram_addr<4> |        12.447(R)|      SLOW  |         5.971(R)|      FAST  |clk               |   0.000|
baseram_addr<5> |        16.330(R)|      SLOW  |         8.097(R)|      FAST  |clk               |   0.000|
baseram_addr<6> |        17.013(R)|      SLOW  |         8.975(R)|      FAST  |clk               |   0.000|
baseram_addr<7> |        18.809(R)|      SLOW  |         9.997(R)|      FAST  |clk               |   0.000|
baseram_addr<8> |        18.469(R)|      SLOW  |         9.473(R)|      FAST  |clk               |   0.000|
baseram_addr<9> |        19.834(R)|      SLOW  |        10.764(R)|      FAST  |clk               |   0.000|
baseram_addr<10>|        31.483(R)|      SLOW  |        10.576(R)|      FAST  |clk               |   0.000|
baseram_addr<11>|        31.486(R)|      SLOW  |        10.817(R)|      FAST  |clk               |   0.000|
baseram_addr<12>|        33.723(R)|      SLOW  |        12.872(R)|      FAST  |clk               |   0.000|
baseram_addr<13>|        28.489(R)|      SLOW  |         9.814(R)|      FAST  |clk               |   0.000|
baseram_addr<14>|        32.703(R)|      SLOW  |        12.054(R)|      FAST  |clk               |   0.000|
baseram_addr<15>|        30.158(R)|      SLOW  |        10.788(R)|      FAST  |clk               |   0.000|
baseram_addr<16>|        30.311(R)|      SLOW  |        10.206(R)|      FAST  |clk               |   0.000|
baseram_addr<17>|        25.585(R)|      SLOW  |         7.612(R)|      FAST  |clk               |   0.000|
baseram_addr<18>|        28.513(R)|      SLOW  |        10.109(R)|      FAST  |clk               |   0.000|
baseram_addr<19>|        22.532(R)|      SLOW  |         6.616(R)|      FAST  |clk               |   0.000|
baseram_ce      |        24.934(R)|      SLOW  |         7.349(R)|      FAST  |clk               |   0.000|
baseram_data<0> |        25.980(R)|      SLOW  |         7.901(R)|      FAST  |clk               |   0.000|
baseram_data<1> |        26.344(R)|      SLOW  |         8.130(R)|      FAST  |clk               |   0.000|
baseram_data<2> |        25.919(R)|      SLOW  |         7.870(R)|      FAST  |clk               |   0.000|
baseram_data<3> |        26.152(R)|      SLOW  |         8.040(R)|      FAST  |clk               |   0.000|
baseram_data<4> |        26.414(R)|      SLOW  |         8.162(R)|      FAST  |clk               |   0.000|
baseram_data<5> |        25.717(R)|      SLOW  |         7.739(R)|      FAST  |clk               |   0.000|
baseram_data<6> |        27.065(R)|      SLOW  |         8.548(R)|      FAST  |clk               |   0.000|
baseram_data<7> |        25.985(R)|      SLOW  |         7.911(R)|      FAST  |clk               |   0.000|
baseram_data<8> |        29.167(R)|      SLOW  |         9.871(R)|      FAST  |clk               |   0.000|
baseram_data<9> |        29.920(R)|      SLOW  |        10.335(R)|      FAST  |clk               |   0.000|
baseram_data<10>|        29.425(R)|      SLOW  |        10.044(R)|      FAST  |clk               |   0.000|
baseram_data<11>|        30.616(R)|      SLOW  |        10.794(R)|      FAST  |clk               |   0.000|
baseram_data<12>|        30.616(R)|      SLOW  |        10.794(R)|      FAST  |clk               |   0.000|
baseram_data<13>|        29.686(R)|      SLOW  |        10.239(R)|      FAST  |clk               |   0.000|
baseram_data<14>|        29.686(R)|      SLOW  |        10.239(R)|      FAST  |clk               |   0.000|
baseram_data<15>|        29.534(R)|      SLOW  |        10.180(R)|      FAST  |clk               |   0.000|
baseram_data<16>|        27.439(R)|      SLOW  |         8.782(R)|      FAST  |clk               |   0.000|
baseram_data<17>|        27.439(R)|      SLOW  |         8.782(R)|      FAST  |clk               |   0.000|
baseram_data<18>|        26.383(R)|      SLOW  |         8.152(R)|      FAST  |clk               |   0.000|
baseram_data<19>|        26.383(R)|      SLOW  |         8.152(R)|      FAST  |clk               |   0.000|
baseram_data<20>|        26.011(R)|      SLOW  |         7.953(R)|      FAST  |clk               |   0.000|
baseram_data<21>|        26.011(R)|      SLOW  |         7.953(R)|      FAST  |clk               |   0.000|
baseram_data<22>|        26.344(R)|      SLOW  |         8.130(R)|      FAST  |clk               |   0.000|
baseram_data<23>|        25.919(R)|      SLOW  |         7.870(R)|      FAST  |clk               |   0.000|
baseram_data<24>|        29.450(R)|      SLOW  |        10.126(R)|      FAST  |clk               |   0.000|
baseram_data<25>|        29.450(R)|      SLOW  |        10.126(R)|      FAST  |clk               |   0.000|
baseram_data<26>|        29.636(R)|      SLOW  |        10.162(R)|      FAST  |clk               |   0.000|
baseram_data<27>|        30.118(R)|      SLOW  |        10.462(R)|      FAST  |clk               |   0.000|
baseram_data<28>|        30.112(R)|      SLOW  |        10.497(R)|      FAST  |clk               |   0.000|
baseram_data<29>|        30.019(R)|      SLOW  |        10.386(R)|      FAST  |clk               |   0.000|
baseram_data<30>|        29.926(R)|      SLOW  |        10.366(R)|      FAST  |clk               |   0.000|
baseram_data<31>|        29.997(R)|      SLOW  |        10.386(R)|      FAST  |clk               |   0.000|
baseram_oe      |        27.737(R)|      SLOW  |         8.966(R)|      FAST  |clk               |   0.000|
extram_addr<0>  |        14.804(R)|      SLOW  |         7.598(R)|      FAST  |clk               |   0.000|
extram_addr<1>  |        11.248(R)|      SLOW  |         5.839(R)|      FAST  |clk               |   0.000|
extram_addr<2>  |        15.411(R)|      SLOW  |         8.228(R)|      FAST  |clk               |   0.000|
extram_addr<3>  |        14.588(R)|      SLOW  |         7.842(R)|      FAST  |clk               |   0.000|
extram_addr<4>  |        15.627(R)|      SLOW  |         7.824(R)|      FAST  |clk               |   0.000|
extram_addr<5>  |        14.647(R)|      SLOW  |         7.053(R)|      FAST  |clk               |   0.000|
extram_addr<6>  |        15.089(R)|      SLOW  |         7.693(R)|      FAST  |clk               |   0.000|
extram_addr<7>  |        15.260(R)|      SLOW  |         7.662(R)|      FAST  |clk               |   0.000|
extram_addr<8>  |        15.491(R)|      SLOW  |         7.528(R)|      FAST  |clk               |   0.000|
extram_addr<9>  |        15.652(R)|      SLOW  |         8.014(R)|      FAST  |clk               |   0.000|
extram_addr<10> |        27.182(R)|      SLOW  |         7.700(R)|      FAST  |clk               |   0.000|
extram_addr<11> |        26.702(R)|      SLOW  |         7.753(R)|      FAST  |clk               |   0.000|
extram_addr<12> |        26.221(R)|      SLOW  |         8.074(R)|      FAST  |clk               |   0.000|
extram_addr<13> |        25.740(R)|      SLOW  |         7.818(R)|      FAST  |clk               |   0.000|
extram_addr<14> |        26.806(R)|      SLOW  |         8.168(R)|      FAST  |clk               |   0.000|
extram_addr<15> |        25.953(R)|      SLOW  |         7.956(R)|      FAST  |clk               |   0.000|
extram_addr<16> |        24.625(R)|      SLOW  |         6.464(R)|      FAST  |clk               |   0.000|
extram_addr<17> |        26.312(R)|      SLOW  |         7.822(R)|      FAST  |clk               |   0.000|
extram_addr<18> |        23.902(R)|      SLOW  |         7.043(R)|      FAST  |clk               |   0.000|
extram_addr<19> |        25.214(R)|      SLOW  |         8.121(R)|      FAST  |clk               |   0.000|
extram_ce       |        24.348(R)|      SLOW  |         6.881(R)|      FAST  |clk               |   0.000|
extram_data<0>  |        30.221(R)|      SLOW  |        10.495(R)|      FAST  |clk               |   0.000|
extram_data<1>  |        30.221(R)|      SLOW  |        10.495(R)|      FAST  |clk               |   0.000|
extram_data<2>  |        30.227(R)|      SLOW  |        10.531(R)|      FAST  |clk               |   0.000|
extram_data<3>  |        30.227(R)|      SLOW  |        10.531(R)|      FAST  |clk               |   0.000|
extram_data<4>  |        30.033(R)|      SLOW  |        10.439(R)|      FAST  |clk               |   0.000|
extram_data<5>  |        29.847(R)|      SLOW  |        10.323(R)|      FAST  |clk               |   0.000|
extram_data<6>  |        29.923(R)|      SLOW  |        10.354(R)|      FAST  |clk               |   0.000|
extram_data<7>  |        29.613(R)|      SLOW  |        10.147(R)|      FAST  |clk               |   0.000|
extram_data<8>  |        26.422(R)|      SLOW  |         8.083(R)|      FAST  |clk               |   0.000|
extram_data<9>  |        26.416(R)|      SLOW  |         8.051(R)|      FAST  |clk               |   0.000|
extram_data<10> |        28.091(R)|      SLOW  |         9.173(R)|      FAST  |clk               |   0.000|
extram_data<11> |        28.258(R)|      SLOW  |         9.302(R)|      FAST  |clk               |   0.000|
extram_data<12> |        26.643(R)|      SLOW  |         8.263(R)|      FAST  |clk               |   0.000|
extram_data<13> |        27.843(R)|      SLOW  |         9.010(R)|      FAST  |clk               |   0.000|
extram_data<14> |        26.619(R)|      SLOW  |         8.227(R)|      FAST  |clk               |   0.000|
extram_data<15> |        26.399(R)|      SLOW  |         8.048(R)|      FAST  |clk               |   0.000|
extram_data<16> |        25.349(R)|      SLOW  |         7.562(R)|      FAST  |clk               |   0.000|
extram_data<17> |        25.349(R)|      SLOW  |         7.562(R)|      FAST  |clk               |   0.000|
extram_data<18> |        24.623(R)|      SLOW  |         7.116(R)|      FAST  |clk               |   0.000|
extram_data<19> |        24.988(R)|      SLOW  |         7.341(R)|      FAST  |clk               |   0.000|
extram_data<20> |        24.988(R)|      SLOW  |         7.341(R)|      FAST  |clk               |   0.000|
extram_data<21> |        25.168(R)|      SLOW  |         7.483(R)|      FAST  |clk               |   0.000|
extram_data<22> |        25.703(R)|      SLOW  |         7.776(R)|      FAST  |clk               |   0.000|
extram_data<23> |        25.703(R)|      SLOW  |         7.776(R)|      FAST  |clk               |   0.000|
extram_data<24> |        29.435(R)|      SLOW  |        10.039(R)|      FAST  |clk               |   0.000|
extram_data<25> |        29.352(R)|      SLOW  |         9.962(R)|      FAST  |clk               |   0.000|
extram_data<26> |        28.683(R)|      SLOW  |         9.566(R)|      FAST  |clk               |   0.000|
extram_data<27> |        28.572(R)|      SLOW  |         9.496(R)|      FAST  |clk               |   0.000|
extram_data<28> |        28.662(R)|      SLOW  |         9.530(R)|      FAST  |clk               |   0.000|
extram_data<29> |        28.474(R)|      SLOW  |         9.421(R)|      FAST  |clk               |   0.000|
extram_data<30> |        28.474(R)|      SLOW  |         9.421(R)|      FAST  |clk               |   0.000|
extram_data<31> |        26.643(R)|      SLOW  |         8.263(R)|      FAST  |clk               |   0.000|
extram_oe       |        26.513(R)|      SLOW  |         8.137(R)|      FAST  |clk               |   0.000|
flash_addr<1>   |        14.501(R)|      SLOW  |         7.359(R)|      FAST  |clk               |   0.000|
flash_addr<2>   |        14.655(R)|      SLOW  |         7.798(R)|      FAST  |clk               |   0.000|
flash_addr<3>   |        15.010(R)|      SLOW  |         7.908(R)|      FAST  |clk               |   0.000|
flash_addr<4>   |        14.893(R)|      SLOW  |         7.859(R)|      FAST  |clk               |   0.000|
flash_addr<5>   |        15.681(R)|      SLOW  |         7.853(R)|      FAST  |clk               |   0.000|
flash_addr<6>   |        15.131(R)|      SLOW  |         7.458(R)|      FAST  |clk               |   0.000|
flash_addr<7>   |        14.727(R)|      SLOW  |         7.436(R)|      FAST  |clk               |   0.000|
flash_addr<8>   |        14.690(R)|      SLOW  |         7.333(R)|      FAST  |clk               |   0.000|
flash_addr<9>   |        14.932(R)|      SLOW  |         7.181(R)|      FAST  |clk               |   0.000|
flash_addr<10>  |        14.878(R)|      SLOW  |         7.516(R)|      FAST  |clk               |   0.000|
flash_addr<11>  |        26.456(R)|      SLOW  |         7.266(R)|      FAST  |clk               |   0.000|
flash_addr<12>  |        26.548(R)|      SLOW  |         7.689(R)|      FAST  |clk               |   0.000|
flash_addr<13>  |        25.793(R)|      SLOW  |         7.885(R)|      FAST  |clk               |   0.000|
flash_addr<14>  |        25.168(R)|      SLOW  |         7.510(R)|      FAST  |clk               |   0.000|
flash_addr<15>  |        26.021(R)|      SLOW  |         7.704(R)|      FAST  |clk               |   0.000|
flash_addr<16>  |        26.683(R)|      SLOW  |         8.383(R)|      FAST  |clk               |   0.000|
flash_addr<17>  |        27.373(R)|      SLOW  |         8.071(R)|      FAST  |clk               |   0.000|
flash_addr<18>  |        27.063(R)|      SLOW  |         8.300(R)|      FAST  |clk               |   0.000|
flash_addr<19>  |        25.160(R)|      SLOW  |         7.742(R)|      FAST  |clk               |   0.000|
flash_addr<20>  |        25.501(R)|      SLOW  |         8.249(R)|      FAST  |clk               |   0.000|
flash_addr<21>  |        25.890(R)|      SLOW  |         7.813(R)|      FAST  |clk               |   0.000|
flash_addr<22>  |        27.694(R)|      SLOW  |         8.901(R)|      FAST  |clk               |   0.000|
led_pc<0>       |         8.269(R)|      SLOW  |         5.214(R)|      FAST  |clk               |   0.000|
led_pc<1>       |         7.984(R)|      SLOW  |         5.022(R)|      FAST  |clk               |   0.000|
led_pc<2>       |         7.959(R)|      SLOW  |         5.033(R)|      FAST  |clk               |   0.000|
led_pc<3>       |         8.025(R)|      SLOW  |         5.077(R)|      FAST  |clk               |   0.000|
led_pc<4>       |         7.999(R)|      SLOW  |         5.075(R)|      FAST  |clk               |   0.000|
led_pc<5>       |         8.005(R)|      SLOW  |         5.073(R)|      FAST  |clk               |   0.000|
led_pc<6>       |        10.023(R)|      SLOW  |         6.328(R)|      FAST  |clk               |   0.000|
led_pc<7>       |         8.472(R)|      SLOW  |         5.355(R)|      FAST  |clk               |   0.000|
led_pc<8>       |         6.949(R)|      SLOW  |         4.447(R)|      FAST  |clk               |   0.000|
led_pc<9>       |         7.990(R)|      SLOW  |         5.090(R)|      FAST  |clk               |   0.000|
led_pc<10>      |         6.252(R)|      SLOW  |         4.021(R)|      FAST  |clk               |   0.000|
led_pc<11>      |         7.574(R)|      SLOW  |         4.794(R)|      FAST  |clk               |   0.000|
led_pc<12>      |         7.596(R)|      SLOW  |         4.838(R)|      FAST  |clk               |   0.000|
led_pc<13>      |         7.590(R)|      SLOW  |         4.832(R)|      FAST  |clk               |   0.000|
led_pc<14>      |         7.291(R)|      SLOW  |         4.630(R)|      FAST  |clk               |   0.000|
led_pc<15>      |         7.169(R)|      SLOW  |         4.571(R)|      FAST  |clk               |   0.000|
usb_txd         |         6.956(R)|      SLOW  |         3.607(R)|      FAST  |clk_serial        |   0.000|
----------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk_init
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_init       |   20.769|    3.435|   32.456|         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jul 25 20:22:06 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 495 MB



