<stg><name>softmax_stable<array,array<ap_fixed<8,4,5,3,0>,10u>,softmax_config21></name>


<trans_list>

<trans id="344" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="345" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="346" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="347" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="348" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="349" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="10" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="210" op_0_bw="210" op_1_bw="210">
<![CDATA[
fpga_resource_limit_hint.entry.9:2 %layer19_out_read = read i210 @_ssdm_op_Read.ap_fifo.volatile.i210P0A, i210 %layer19_out

]]></Node>
<StgValue><ssdm name="layer19_out_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="21" op_0_bw="210">
<![CDATA[
fpga_resource_limit_hint.entry.9:3 %data_array = trunc i210 %layer19_out_read

]]></Node>
<StgValue><ssdm name="data_array"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:4 %data_array_1 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 21, i32 41

]]></Node>
<StgValue><ssdm name="data_array_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:5 %data_array_2 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 42, i32 62

]]></Node>
<StgValue><ssdm name="data_array_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:6 %data_array_3 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 63, i32 83

]]></Node>
<StgValue><ssdm name="data_array_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:7 %data_array_4 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 84, i32 104

]]></Node>
<StgValue><ssdm name="data_array_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:8 %data_array_5 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 105, i32 125

]]></Node>
<StgValue><ssdm name="data_array_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:9 %data_array_6 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 126, i32 146

]]></Node>
<StgValue><ssdm name="data_array_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:10 %data_array_7 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 147, i32 167

]]></Node>
<StgValue><ssdm name="data_array_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:11 %data_array_8 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 168, i32 188

]]></Node>
<StgValue><ssdm name="data_array_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="21" op_0_bw="21" op_1_bw="210" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:12 %data_array_9 = partselect i21 @_ssdm_op_PartSelect.i21.i210.i32.i32, i210 %layer19_out_read, i32 189, i32 209

]]></Node>
<StgValue><ssdm name="data_array_9"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:13 %icmp_ln66 = icmp_slt  i21 %data_array, i21 %data_array_1

]]></Node>
<StgValue><ssdm name="icmp_ln66"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:14 %xor_ln66 = xor i1 %icmp_ln66, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:15 %select_ln66 = select i1 %xor_ln66, i21 %data_array, i21 %data_array_1

]]></Node>
<StgValue><ssdm name="select_ln66"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:16 %icmp_ln66_1 = icmp_slt  i21 %data_array_2, i21 %data_array_3

]]></Node>
<StgValue><ssdm name="icmp_ln66_1"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:17 %xor_ln66_1 = xor i1 %icmp_ln66_1, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:18 %select_ln66_1 = select i1 %xor_ln66_1, i21 %data_array_2, i21 %data_array_3

]]></Node>
<StgValue><ssdm name="select_ln66_1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:22 %icmp_ln66_3 = icmp_slt  i21 %data_array_4, i21 %data_array_5

]]></Node>
<StgValue><ssdm name="icmp_ln66_3"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:23 %xor_ln66_3 = xor i1 %icmp_ln66_3, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_3"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:24 %select_ln66_3 = select i1 %xor_ln66_3, i21 %data_array_4, i21 %data_array_5

]]></Node>
<StgValue><ssdm name="select_ln66_3"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:25 %icmp_ln66_4 = icmp_slt  i21 %data_array_6, i21 %data_array_7

]]></Node>
<StgValue><ssdm name="icmp_ln66_4"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:26 %xor_ln66_4 = xor i1 %icmp_ln66_4, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_4"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:27 %select_ln66_4 = select i1 %xor_ln66_4, i21 %data_array_6, i21 %data_array_7

]]></Node>
<StgValue><ssdm name="select_ln66_4"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="33" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:19 %icmp_ln66_2 = icmp_slt  i21 %select_ln66, i21 %select_ln66_1

]]></Node>
<StgValue><ssdm name="icmp_ln66_2"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:20 %xor_ln66_2 = xor i1 %icmp_ln66_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_2"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:21 %select_ln66_2 = select i1 %xor_ln66_2, i21 %select_ln66, i21 %select_ln66_1

]]></Node>
<StgValue><ssdm name="select_ln66_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:28 %icmp_ln66_5 = icmp_slt  i21 %select_ln66_3, i21 %select_ln66_4

]]></Node>
<StgValue><ssdm name="icmp_ln66_5"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:29 %xor_ln66_5 = xor i1 %icmp_ln66_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_5"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:30 %select_ln66_5 = select i1 %xor_ln66_5, i21 %select_ln66_3, i21 %select_ln66_4

]]></Node>
<StgValue><ssdm name="select_ln66_5"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:31 %icmp_ln66_6 = icmp_slt  i21 %select_ln66_2, i21 %select_ln66_5

]]></Node>
<StgValue><ssdm name="icmp_ln66_6"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:32 %xor_ln66_6 = xor i1 %icmp_ln66_6, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_6"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:33 %select_ln66_6 = select i1 %xor_ln66_6, i21 %select_ln66_2, i21 %select_ln66_5

]]></Node>
<StgValue><ssdm name="select_ln66_6"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:34 %icmp_ln66_7 = icmp_slt  i21 %data_array_8, i21 %data_array_9

]]></Node>
<StgValue><ssdm name="icmp_ln66_7"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:35 %xor_ln66_7 = xor i1 %icmp_ln66_7, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_7"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:36 %select_ln66_7 = select i1 %xor_ln66_7, i21 %data_array_8, i21 %data_array_9

]]></Node>
<StgValue><ssdm name="select_ln66_7"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:37 %icmp_ln66_8 = icmp_slt  i21 %select_ln66_6, i21 %select_ln66_7

]]></Node>
<StgValue><ssdm name="icmp_ln66_8"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="46" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:38 %xor_ln66_8 = xor i1 %icmp_ln66_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln66_8"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="21" op_0_bw="1" op_1_bw="21" op_2_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:39 %x_max = select i1 %xor_ln66_8, i21 %select_ln66_6, i21 %select_ln66_7

]]></Node>
<StgValue><ssdm name="x_max"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:40 %sext_ln215 = sext i21 %data_array

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:41 %sext_ln215_1 = sext i21 %x_max

]]></Node>
<StgValue><ssdm name="sext_ln215_1"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:42 %sub_ln215 = sub i22 %sext_ln215, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:43 %tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215, i32 21

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:44 %tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215, i32 20

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:45 %xor_ln215 = xor i1 %tmp_10, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:46 %and_ln215 = and i1 %tmp_11, i1 %xor_ln215

]]></Node>
<StgValue><ssdm name="and_ln215"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:47 %xor_ln215_1 = xor i1 %tmp_10, i1 %tmp_11

]]></Node>
<StgValue><ssdm name="xor_ln215_1"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:48 %sext_ln215_2 = sext i21 %data_array_1

]]></Node>
<StgValue><ssdm name="sext_ln215_2"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:49 %sub_ln215_1 = sub i22 %sext_ln215_2, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:50 %tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_1, i32 21

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:51 %tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_1, i32 20

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:52 %xor_ln215_2 = xor i1 %tmp_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_2"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:53 %and_ln215_1 = and i1 %tmp_13, i1 %xor_ln215_2

]]></Node>
<StgValue><ssdm name="and_ln215_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:54 %xor_ln215_3 = xor i1 %tmp_12, i1 %tmp_13

]]></Node>
<StgValue><ssdm name="xor_ln215_3"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:55 %sext_ln215_3 = sext i21 %data_array_2

]]></Node>
<StgValue><ssdm name="sext_ln215_3"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:56 %sub_ln215_2 = sub i22 %sext_ln215_3, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_2"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:57 %tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_2, i32 21

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:58 %tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_2, i32 20

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:59 %xor_ln215_4 = xor i1 %tmp_14, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_4"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:60 %and_ln215_2 = and i1 %tmp_15, i1 %xor_ln215_4

]]></Node>
<StgValue><ssdm name="and_ln215_2"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:61 %xor_ln215_5 = xor i1 %tmp_14, i1 %tmp_15

]]></Node>
<StgValue><ssdm name="xor_ln215_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:62 %sext_ln215_4 = sext i21 %data_array_3

]]></Node>
<StgValue><ssdm name="sext_ln215_4"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:63 %sub_ln215_3 = sub i22 %sext_ln215_4, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_3"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:64 %tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_3, i32 21

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:65 %tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_3, i32 20

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:66 %xor_ln215_6 = xor i1 %tmp_16, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_6"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:67 %and_ln215_3 = and i1 %tmp_17, i1 %xor_ln215_6

]]></Node>
<StgValue><ssdm name="and_ln215_3"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:68 %xor_ln215_7 = xor i1 %tmp_16, i1 %tmp_17

]]></Node>
<StgValue><ssdm name="xor_ln215_7"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:69 %sext_ln215_5 = sext i21 %data_array_4

]]></Node>
<StgValue><ssdm name="sext_ln215_5"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:70 %sub_ln215_4 = sub i22 %sext_ln215_5, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_4"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:71 %tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_4, i32 21

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:72 %tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_4, i32 20

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:73 %xor_ln215_8 = xor i1 %tmp_18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_8"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:74 %and_ln215_4 = and i1 %tmp_19, i1 %xor_ln215_8

]]></Node>
<StgValue><ssdm name="and_ln215_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:75 %xor_ln215_9 = xor i1 %tmp_18, i1 %tmp_19

]]></Node>
<StgValue><ssdm name="xor_ln215_9"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:76 %sext_ln215_6 = sext i21 %data_array_5

]]></Node>
<StgValue><ssdm name="sext_ln215_6"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:77 %sub_ln215_5 = sub i22 %sext_ln215_6, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_5"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:78 %tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_5, i32 21

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:79 %tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_5, i32 20

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:80 %xor_ln215_10 = xor i1 %tmp_20, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_10"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:81 %and_ln215_5 = and i1 %tmp_21, i1 %xor_ln215_10

]]></Node>
<StgValue><ssdm name="and_ln215_5"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:82 %xor_ln215_11 = xor i1 %tmp_20, i1 %tmp_21

]]></Node>
<StgValue><ssdm name="xor_ln215_11"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:83 %sext_ln215_7 = sext i21 %data_array_6

]]></Node>
<StgValue><ssdm name="sext_ln215_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:84 %sub_ln215_6 = sub i22 %sext_ln215_7, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_6"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:85 %tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_6, i32 21

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:86 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_6, i32 20

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:87 %xor_ln215_12 = xor i1 %tmp_22, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_12"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:88 %and_ln215_6 = and i1 %tmp_23, i1 %xor_ln215_12

]]></Node>
<StgValue><ssdm name="and_ln215_6"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:89 %xor_ln215_13 = xor i1 %tmp_22, i1 %tmp_23

]]></Node>
<StgValue><ssdm name="xor_ln215_13"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:90 %sext_ln215_8 = sext i21 %data_array_7

]]></Node>
<StgValue><ssdm name="sext_ln215_8"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:91 %sub_ln215_7 = sub i22 %sext_ln215_8, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_7"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:92 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_7, i32 21

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:93 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_7, i32 20

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:94 %xor_ln215_14 = xor i1 %tmp_24, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_14"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:95 %and_ln215_7 = and i1 %tmp_25, i1 %xor_ln215_14

]]></Node>
<StgValue><ssdm name="and_ln215_7"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:96 %xor_ln215_15 = xor i1 %tmp_24, i1 %tmp_25

]]></Node>
<StgValue><ssdm name="xor_ln215_15"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:97 %sext_ln215_9 = sext i21 %data_array_8

]]></Node>
<StgValue><ssdm name="sext_ln215_9"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:98 %sub_ln215_8 = sub i22 %sext_ln215_9, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_8"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:99 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_8, i32 21

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:100 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_8, i32 20

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:101 %xor_ln215_16 = xor i1 %tmp_26, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_16"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:102 %and_ln215_8 = and i1 %tmp_27, i1 %xor_ln215_16

]]></Node>
<StgValue><ssdm name="and_ln215_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:103 %xor_ln215_17 = xor i1 %tmp_26, i1 %tmp_27

]]></Node>
<StgValue><ssdm name="xor_ln215_17"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="22" op_0_bw="21">
<![CDATA[
fpga_resource_limit_hint.entry.9:104 %sext_ln215_10 = sext i21 %data_array_9

]]></Node>
<StgValue><ssdm name="sext_ln215_10"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_limit_hint.entry.9:105 %sub_ln215_9 = sub i22 %sext_ln215_10, i22 %sext_ln215_1

]]></Node>
<StgValue><ssdm name="sub_ln215_9"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:106 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_9, i32 21

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="1" op_0_bw="1" op_1_bw="22" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:107 %tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %sub_ln215_9, i32 20

]]></Node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:108 %xor_ln215_18 = xor i1 %tmp_28, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln215_18"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:109 %and_ln215_9 = and i1 %tmp_29, i1 %xor_ln215_18

]]></Node>
<StgValue><ssdm name="and_ln215_9"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:110 %xor_ln215_19 = xor i1 %tmp_28, i1 %tmp_29

]]></Node>
<StgValue><ssdm name="xor_ln215_19"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:111 %select_ln215 = select i1 %and_ln215, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:112 %tmp = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:113 %select_ln215_1 = select i1 %xor_ln215_1, i10 %select_ln215, i10 %tmp

]]></Node>
<StgValue><ssdm name="select_ln215_1"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:114 %zext_ln225 = zext i10 %select_ln215_1

]]></Node>
<StgValue><ssdm name="zext_ln225"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:115 %exp_table_addr = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225

]]></Node>
<StgValue><ssdm name="exp_table_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:116 %exp_res = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_res"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:117 %select_ln215_2 = select i1 %and_ln215_1, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_2"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:118 %tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_1, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:119 %select_ln215_3 = select i1 %xor_ln215_3, i10 %select_ln215_2, i10 %tmp_1

]]></Node>
<StgValue><ssdm name="select_ln215_3"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:120 %zext_ln225_1 = zext i10 %select_ln215_3

]]></Node>
<StgValue><ssdm name="zext_ln225_1"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:121 %exp_table_addr_1 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_1

]]></Node>
<StgValue><ssdm name="exp_table_addr_1"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:122 %exp_res_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_res_1"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:123 %select_ln215_4 = select i1 %and_ln215_2, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_4"/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:124 %tmp_2 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_2, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:125 %select_ln215_5 = select i1 %xor_ln215_5, i10 %select_ln215_4, i10 %tmp_2

]]></Node>
<StgValue><ssdm name="select_ln215_5"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:126 %zext_ln225_2 = zext i10 %select_ln215_5

]]></Node>
<StgValue><ssdm name="zext_ln225_2"/></StgValue>
</operation>

<operation id="135" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:127 %exp_table_addr_2 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_2

]]></Node>
<StgValue><ssdm name="exp_table_addr_2"/></StgValue>
</operation>

<operation id="136" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:128 %exp_res_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_res_2"/></StgValue>
</operation>

<operation id="137" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:129 %select_ln215_6 = select i1 %and_ln215_3, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_6"/></StgValue>
</operation>

<operation id="138" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:130 %tmp_3 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_3, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="139" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:131 %select_ln215_7 = select i1 %xor_ln215_7, i10 %select_ln215_6, i10 %tmp_3

]]></Node>
<StgValue><ssdm name="select_ln215_7"/></StgValue>
</operation>

<operation id="140" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:132 %zext_ln225_3 = zext i10 %select_ln215_7

]]></Node>
<StgValue><ssdm name="zext_ln225_3"/></StgValue>
</operation>

<operation id="141" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:133 %exp_table_addr_3 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_3

]]></Node>
<StgValue><ssdm name="exp_table_addr_3"/></StgValue>
</operation>

<operation id="142" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:134 %exp_res_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_res_3"/></StgValue>
</operation>

<operation id="143" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:135 %select_ln215_8 = select i1 %and_ln215_4, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_8"/></StgValue>
</operation>

<operation id="144" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:136 %tmp_4 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_4, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="145" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:137 %select_ln215_9 = select i1 %xor_ln215_9, i10 %select_ln215_8, i10 %tmp_4

]]></Node>
<StgValue><ssdm name="select_ln215_9"/></StgValue>
</operation>

<operation id="146" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:138 %zext_ln225_4 = zext i10 %select_ln215_9

]]></Node>
<StgValue><ssdm name="zext_ln225_4"/></StgValue>
</operation>

<operation id="147" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:139 %exp_table_addr_4 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_4

]]></Node>
<StgValue><ssdm name="exp_table_addr_4"/></StgValue>
</operation>

<operation id="148" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:140 %exp_res_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_res_4"/></StgValue>
</operation>

<operation id="149" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:141 %select_ln215_10 = select i1 %and_ln215_5, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_10"/></StgValue>
</operation>

<operation id="150" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:142 %tmp_5 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_5, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="151" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:143 %select_ln215_11 = select i1 %xor_ln215_11, i10 %select_ln215_10, i10 %tmp_5

]]></Node>
<StgValue><ssdm name="select_ln215_11"/></StgValue>
</operation>

<operation id="152" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:144 %zext_ln225_5 = zext i10 %select_ln215_11

]]></Node>
<StgValue><ssdm name="zext_ln225_5"/></StgValue>
</operation>

<operation id="153" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:145 %exp_table_addr_5 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_5

]]></Node>
<StgValue><ssdm name="exp_table_addr_5"/></StgValue>
</operation>

<operation id="154" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:146 %exp_res_5 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_res_5"/></StgValue>
</operation>

<operation id="155" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:147 %select_ln215_12 = select i1 %and_ln215_6, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_12"/></StgValue>
</operation>

<operation id="156" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:148 %tmp_6 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_6, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="157" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:149 %select_ln215_13 = select i1 %xor_ln215_13, i10 %select_ln215_12, i10 %tmp_6

]]></Node>
<StgValue><ssdm name="select_ln215_13"/></StgValue>
</operation>

<operation id="158" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:150 %zext_ln225_6 = zext i10 %select_ln215_13

]]></Node>
<StgValue><ssdm name="zext_ln225_6"/></StgValue>
</operation>

<operation id="159" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:151 %exp_table_addr_6 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_6

]]></Node>
<StgValue><ssdm name="exp_table_addr_6"/></StgValue>
</operation>

<operation id="160" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:152 %exp_res_6 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_res_6"/></StgValue>
</operation>

<operation id="161" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:153 %select_ln215_14 = select i1 %and_ln215_7, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_14"/></StgValue>
</operation>

<operation id="162" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:154 %tmp_7 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_7, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="163" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:155 %select_ln215_15 = select i1 %xor_ln215_15, i10 %select_ln215_14, i10 %tmp_7

]]></Node>
<StgValue><ssdm name="select_ln215_15"/></StgValue>
</operation>

<operation id="164" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:156 %zext_ln225_7 = zext i10 %select_ln215_15

]]></Node>
<StgValue><ssdm name="zext_ln225_7"/></StgValue>
</operation>

<operation id="165" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:157 %exp_table_addr_7 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_7

]]></Node>
<StgValue><ssdm name="exp_table_addr_7"/></StgValue>
</operation>

<operation id="166" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:158 %exp_res_7 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_res_7"/></StgValue>
</operation>

<operation id="167" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:159 %select_ln215_16 = select i1 %and_ln215_8, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_16"/></StgValue>
</operation>

<operation id="168" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:160 %tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_8, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="169" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:161 %select_ln215_17 = select i1 %xor_ln215_17, i10 %select_ln215_16, i10 %tmp_8

]]></Node>
<StgValue><ssdm name="select_ln215_17"/></StgValue>
</operation>

<operation id="170" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:165 %select_ln215_18 = select i1 %and_ln215_9, i10 511, i10 512

]]></Node>
<StgValue><ssdm name="select_ln215_18"/></StgValue>
</operation>

<operation id="171" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="10" op_0_bw="10" op_1_bw="22" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:166 %tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i22.i32.i32, i22 %sub_ln215_9, i32 11, i32 20

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="172" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:167 %select_ln215_19 = select i1 %xor_ln215_19, i10 %select_ln215_18, i10 %tmp_s

]]></Node>
<StgValue><ssdm name="select_ln215_19"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="173" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:116 %exp_res = load i10 %exp_table_addr

]]></Node>
<StgValue><ssdm name="exp_res"/></StgValue>
</operation>

<operation id="174" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:122 %exp_res_1 = load i10 %exp_table_addr_1

]]></Node>
<StgValue><ssdm name="exp_res_1"/></StgValue>
</operation>

<operation id="175" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:128 %exp_res_2 = load i10 %exp_table_addr_2

]]></Node>
<StgValue><ssdm name="exp_res_2"/></StgValue>
</operation>

<operation id="176" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:134 %exp_res_3 = load i10 %exp_table_addr_3

]]></Node>
<StgValue><ssdm name="exp_res_3"/></StgValue>
</operation>

<operation id="177" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:140 %exp_res_4 = load i10 %exp_table_addr_4

]]></Node>
<StgValue><ssdm name="exp_res_4"/></StgValue>
</operation>

<operation id="178" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:146 %exp_res_5 = load i10 %exp_table_addr_5

]]></Node>
<StgValue><ssdm name="exp_res_5"/></StgValue>
</operation>

<operation id="179" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:152 %exp_res_6 = load i10 %exp_table_addr_6

]]></Node>
<StgValue><ssdm name="exp_res_6"/></StgValue>
</operation>

<operation id="180" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:158 %exp_res_7 = load i10 %exp_table_addr_7

]]></Node>
<StgValue><ssdm name="exp_res_7"/></StgValue>
</operation>

<operation id="181" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:162 %zext_ln225_8 = zext i10 %select_ln215_17

]]></Node>
<StgValue><ssdm name="zext_ln225_8"/></StgValue>
</operation>

<operation id="182" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:163 %exp_table_addr_8 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_8

]]></Node>
<StgValue><ssdm name="exp_table_addr_8"/></StgValue>
</operation>

<operation id="183" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:164 %exp_res_8 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_res_8"/></StgValue>
</operation>

<operation id="184" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:168 %zext_ln225_9 = zext i10 %select_ln215_19

]]></Node>
<StgValue><ssdm name="zext_ln225_9"/></StgValue>
</operation>

<operation id="185" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="17" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:169 %exp_table_addr_9 = getelementptr i17 %exp_table, i64 0, i64 %zext_ln225_9

]]></Node>
<StgValue><ssdm name="exp_table_addr_9"/></StgValue>
</operation>

<operation id="186" st_id="4" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:170 %exp_res_9 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_res_9"/></StgValue>
</operation>

<operation id="187" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:171 %zext_ln51_2 = zext i17 %exp_res

]]></Node>
<StgValue><ssdm name="zext_ln51_2"/></StgValue>
</operation>

<operation id="188" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:172 %zext_ln51_3 = zext i17 %exp_res_1

]]></Node>
<StgValue><ssdm name="zext_ln51_3"/></StgValue>
</operation>

<operation id="189" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:173 %add_ln51_3 = add i18 %zext_ln51_3, i18 %zext_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_3"/></StgValue>
</operation>

<operation id="190" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:174 %tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_3, i32 17

]]></Node>
<StgValue><ssdm name="tmp_30"/></StgValue>
</operation>

<operation id="191" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:175 %select_ln51_3 = select i1 %tmp_30, i18 131071, i18 %add_ln51_3

]]></Node>
<StgValue><ssdm name="select_ln51_3"/></StgValue>
</operation>

<operation id="192" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:176 %zext_ln51_4 = zext i17 %exp_res_2

]]></Node>
<StgValue><ssdm name="zext_ln51_4"/></StgValue>
</operation>

<operation id="193" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:177 %zext_ln51_5 = zext i17 %exp_res_3

]]></Node>
<StgValue><ssdm name="zext_ln51_5"/></StgValue>
</operation>

<operation id="194" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:178 %add_ln51_4 = add i18 %zext_ln51_5, i18 %zext_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_4"/></StgValue>
</operation>

<operation id="195" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:179 %tmp_31 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_4, i32 17

]]></Node>
<StgValue><ssdm name="tmp_31"/></StgValue>
</operation>

<operation id="196" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:180 %select_ln51_4 = select i1 %tmp_31, i18 131071, i18 %add_ln51_4

]]></Node>
<StgValue><ssdm name="select_ln51_4"/></StgValue>
</operation>

<operation id="197" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:181 %sext_ln51_4 = sext i18 %select_ln51_3

]]></Node>
<StgValue><ssdm name="sext_ln51_4"/></StgValue>
</operation>

<operation id="198" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:182 %sext_ln51_5 = sext i18 %select_ln51_4

]]></Node>
<StgValue><ssdm name="sext_ln51_5"/></StgValue>
</operation>

<operation id="199" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:183 %add_ln51_10 = add i18 %select_ln51_4, i18 %select_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_10"/></StgValue>
</operation>

<operation id="200" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:184 %add_ln51_5 = add i19 %sext_ln51_5, i19 %sext_ln51_4

]]></Node>
<StgValue><ssdm name="add_ln51_5"/></StgValue>
</operation>

<operation id="201" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:185 %tmp_32 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_5, i32 18

]]></Node>
<StgValue><ssdm name="tmp_32"/></StgValue>
</operation>

<operation id="202" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:186 %tmp_33 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_10, i32 17

]]></Node>
<StgValue><ssdm name="tmp_33"/></StgValue>
</operation>

<operation id="203" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:197 %zext_ln51_6 = zext i17 %exp_res_4

]]></Node>
<StgValue><ssdm name="zext_ln51_6"/></StgValue>
</operation>

<operation id="204" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:198 %zext_ln51_7 = zext i17 %exp_res_5

]]></Node>
<StgValue><ssdm name="zext_ln51_7"/></StgValue>
</operation>

<operation id="205" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:199 %add_ln51_6 = add i18 %zext_ln51_7, i18 %zext_ln51_6

]]></Node>
<StgValue><ssdm name="add_ln51_6"/></StgValue>
</operation>

<operation id="206" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:200 %tmp_34 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_6, i32 17

]]></Node>
<StgValue><ssdm name="tmp_34"/></StgValue>
</operation>

<operation id="207" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:201 %select_ln51_8 = select i1 %tmp_34, i18 131071, i18 %add_ln51_6

]]></Node>
<StgValue><ssdm name="select_ln51_8"/></StgValue>
</operation>

<operation id="208" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:202 %zext_ln51_8 = zext i17 %exp_res_6

]]></Node>
<StgValue><ssdm name="zext_ln51_8"/></StgValue>
</operation>

<operation id="209" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:203 %zext_ln51_9 = zext i17 %exp_res_7

]]></Node>
<StgValue><ssdm name="zext_ln51_9"/></StgValue>
</operation>

<operation id="210" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:204 %add_ln51_7 = add i18 %zext_ln51_9, i18 %zext_ln51_8

]]></Node>
<StgValue><ssdm name="add_ln51_7"/></StgValue>
</operation>

<operation id="211" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:205 %tmp_35 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_7, i32 17

]]></Node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="212" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:206 %select_ln51_9 = select i1 %tmp_35, i18 131071, i18 %add_ln51_7

]]></Node>
<StgValue><ssdm name="select_ln51_9"/></StgValue>
</operation>

<operation id="213" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:207 %sext_ln51_6 = sext i18 %select_ln51_8

]]></Node>
<StgValue><ssdm name="sext_ln51_6"/></StgValue>
</operation>

<operation id="214" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:208 %sext_ln51_7 = sext i18 %select_ln51_9

]]></Node>
<StgValue><ssdm name="sext_ln51_7"/></StgValue>
</operation>

<operation id="215" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:209 %add_ln51_11 = add i18 %select_ln51_9, i18 %select_ln51_8

]]></Node>
<StgValue><ssdm name="add_ln51_11"/></StgValue>
</operation>

<operation id="216" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:210 %add_ln51_8 = add i19 %sext_ln51_7, i19 %sext_ln51_6

]]></Node>
<StgValue><ssdm name="add_ln51_8"/></StgValue>
</operation>

<operation id="217" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:211 %tmp_36 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_8, i32 18

]]></Node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="218" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:212 %tmp_37 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_11, i32 17

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="219" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:164 %exp_res_8 = load i10 %exp_table_addr_8

]]></Node>
<StgValue><ssdm name="exp_res_8"/></StgValue>
</operation>

<operation id="220" st_id="5" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="17" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:170 %exp_res_9 = load i10 %exp_table_addr_9

]]></Node>
<StgValue><ssdm name="exp_res_9"/></StgValue>
</operation>

<operation id="221" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:187 %xor_ln51_2 = xor i1 %tmp_32, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_2"/></StgValue>
</operation>

<operation id="222" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:188 %and_ln51_3 = and i1 %tmp_33, i1 %xor_ln51_2

]]></Node>
<StgValue><ssdm name="and_ln51_3"/></StgValue>
</operation>

<operation id="223" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:189 %xor_ln51_7 = xor i1 %tmp_33, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_7"/></StgValue>
</operation>

<operation id="224" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:190 %and_ln51_4 = and i1 %tmp_32, i1 %xor_ln51_7

]]></Node>
<StgValue><ssdm name="and_ln51_4"/></StgValue>
</operation>

<operation id="225" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:191 %xor_ln51_8 = xor i1 %tmp_32, i1 %tmp_33

]]></Node>
<StgValue><ssdm name="xor_ln51_8"/></StgValue>
</operation>

<operation id="226" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:192 %xor_ln51_9 = xor i1 %xor_ln51_8, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_9"/></StgValue>
</operation>

<operation id="227" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:193 %or_ln51_1 = or i1 %and_ln51_3, i1 %xor_ln51_9

]]></Node>
<StgValue><ssdm name="or_ln51_1"/></StgValue>
</operation>

<operation id="228" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:194 %select_ln51_5 = select i1 %xor_ln51_8, i18 131071, i18 %add_ln51_10

]]></Node>
<StgValue><ssdm name="select_ln51_5"/></StgValue>
</operation>

<operation id="229" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:195 %select_ln51_6 = select i1 %and_ln51_4, i18 131072, i18 %add_ln51_10

]]></Node>
<StgValue><ssdm name="select_ln51_6"/></StgValue>
</operation>

<operation id="230" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:196 %select_ln51_7 = select i1 %or_ln51_1, i18 %select_ln51_5, i18 %select_ln51_6

]]></Node>
<StgValue><ssdm name="select_ln51_7"/></StgValue>
</operation>

<operation id="231" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:213 %xor_ln51_10 = xor i1 %tmp_36, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_10"/></StgValue>
</operation>

<operation id="232" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:214 %and_ln51_5 = and i1 %tmp_37, i1 %xor_ln51_10

]]></Node>
<StgValue><ssdm name="and_ln51_5"/></StgValue>
</operation>

<operation id="233" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:215 %xor_ln51_11 = xor i1 %tmp_37, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_11"/></StgValue>
</operation>

<operation id="234" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:216 %and_ln51_6 = and i1 %tmp_36, i1 %xor_ln51_11

]]></Node>
<StgValue><ssdm name="and_ln51_6"/></StgValue>
</operation>

<operation id="235" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:217 %xor_ln51_12 = xor i1 %tmp_36, i1 %tmp_37

]]></Node>
<StgValue><ssdm name="xor_ln51_12"/></StgValue>
</operation>

<operation id="236" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:218 %xor_ln51_13 = xor i1 %xor_ln51_12, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_13"/></StgValue>
</operation>

<operation id="237" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:219 %or_ln51_2 = or i1 %and_ln51_5, i1 %xor_ln51_13

]]></Node>
<StgValue><ssdm name="or_ln51_2"/></StgValue>
</operation>

<operation id="238" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:220 %select_ln51_10 = select i1 %xor_ln51_12, i18 131071, i18 %add_ln51_11

]]></Node>
<StgValue><ssdm name="select_ln51_10"/></StgValue>
</operation>

<operation id="239" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:221 %select_ln51_11 = select i1 %and_ln51_6, i18 131072, i18 %add_ln51_11

]]></Node>
<StgValue><ssdm name="select_ln51_11"/></StgValue>
</operation>

<operation id="240" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:222 %select_ln51_12 = select i1 %or_ln51_2, i18 %select_ln51_10, i18 %select_ln51_11

]]></Node>
<StgValue><ssdm name="select_ln51_12"/></StgValue>
</operation>

<operation id="241" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:223 %sext_ln51 = sext i18 %select_ln51_7

]]></Node>
<StgValue><ssdm name="sext_ln51"/></StgValue>
</operation>

<operation id="242" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:224 %sext_ln51_1 = sext i18 %select_ln51_12

]]></Node>
<StgValue><ssdm name="sext_ln51_1"/></StgValue>
</operation>

<operation id="243" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:225 %add_ln51_12 = add i18 %select_ln51_7, i18 %select_ln51_12

]]></Node>
<StgValue><ssdm name="add_ln51_12"/></StgValue>
</operation>

<operation id="244" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:226 %add_ln51 = add i19 %sext_ln51, i19 %sext_ln51_1

]]></Node>
<StgValue><ssdm name="add_ln51"/></StgValue>
</operation>

<operation id="245" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:227 %tmp_38 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51, i32 18

]]></Node>
<StgValue><ssdm name="tmp_38"/></StgValue>
</operation>

<operation id="246" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:228 %tmp_39 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_12, i32 17

]]></Node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="247" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:229 %xor_ln51 = xor i1 %tmp_38, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51"/></StgValue>
</operation>

<operation id="248" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:230 %and_ln51 = and i1 %tmp_39, i1 %xor_ln51

]]></Node>
<StgValue><ssdm name="and_ln51"/></StgValue>
</operation>

<operation id="249" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:231 %xor_ln51_1 = xor i1 %tmp_38, i1 %tmp_39

]]></Node>
<StgValue><ssdm name="xor_ln51_1"/></StgValue>
</operation>

<operation id="250" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:232 %select_ln51 = select i1 %and_ln51, i18 131071, i18 131072

]]></Node>
<StgValue><ssdm name="select_ln51"/></StgValue>
</operation>

<operation id="251" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:233 %select_ln51_1 = select i1 %xor_ln51_1, i18 %select_ln51, i18 %add_ln51_12

]]></Node>
<StgValue><ssdm name="select_ln51_1"/></StgValue>
</operation>

<operation id="252" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:234 %zext_ln51 = zext i17 %exp_res_8

]]></Node>
<StgValue><ssdm name="zext_ln51"/></StgValue>
</operation>

<operation id="253" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="18" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:235 %zext_ln51_1 = zext i17 %exp_res_9

]]></Node>
<StgValue><ssdm name="zext_ln51_1"/></StgValue>
</operation>

<operation id="254" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:236 %add_ln51_1 = add i18 %zext_ln51_1, i18 %zext_ln51

]]></Node>
<StgValue><ssdm name="add_ln51_1"/></StgValue>
</operation>

<operation id="255" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:237 %tmp_40 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_1, i32 17

]]></Node>
<StgValue><ssdm name="tmp_40"/></StgValue>
</operation>

<operation id="256" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="18" op_0_bw="1" op_1_bw="18" op_2_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:238 %select_ln51_2 = select i1 %tmp_40, i18 131071, i18 %add_ln51_1

]]></Node>
<StgValue><ssdm name="select_ln51_2"/></StgValue>
</operation>

<operation id="257" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:239 %sext_ln51_2 = sext i18 %select_ln51_1

]]></Node>
<StgValue><ssdm name="sext_ln51_2"/></StgValue>
</operation>

<operation id="258" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:240 %sext_ln51_3 = sext i18 %select_ln51_2

]]></Node>
<StgValue><ssdm name="sext_ln51_3"/></StgValue>
</operation>

<operation id="259" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:241 %add_ln51_9 = add i18 %select_ln51_1, i18 %select_ln51_2

]]></Node>
<StgValue><ssdm name="add_ln51_9"/></StgValue>
</operation>

<operation id="260" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_limit_hint.entry.9:242 %add_ln51_2 = add i19 %sext_ln51_2, i19 %sext_ln51_3

]]></Node>
<StgValue><ssdm name="add_ln51_2"/></StgValue>
</operation>

<operation id="261" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="1" op_1_bw="19" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:243 %tmp_41 = bitselect i1 @_ssdm_op_BitSelect.i1.i19.i32, i19 %add_ln51_2, i32 18

]]></Node>
<StgValue><ssdm name="tmp_41"/></StgValue>
</operation>

<operation id="262" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="1" op_0_bw="1" op_1_bw="18" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:244 %tmp_42 = bitselect i1 @_ssdm_op_BitSelect.i1.i18.i32, i18 %add_ln51_9, i32 17

]]></Node>
<StgValue><ssdm name="tmp_42"/></StgValue>
</operation>

<operation id="263" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="10" op_0_bw="10" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:252 %tmp_9 = partselect i10 @_ssdm_op_PartSelect.i10.i18.i32.i32, i18 %add_ln51_9, i32 8, i32 17

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="264" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:245 %xor_ln51_3 = xor i1 %tmp_41, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_3"/></StgValue>
</operation>

<operation id="265" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:246 %and_ln51_1 = and i1 %tmp_42, i1 %xor_ln51_3

]]></Node>
<StgValue><ssdm name="and_ln51_1"/></StgValue>
</operation>

<operation id="266" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:247 %xor_ln51_4 = xor i1 %tmp_42, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_4"/></StgValue>
</operation>

<operation id="267" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:248 %and_ln51_2 = and i1 %tmp_41, i1 %xor_ln51_4

]]></Node>
<StgValue><ssdm name="and_ln51_2"/></StgValue>
</operation>

<operation id="268" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:249 %xor_ln51_5 = xor i1 %tmp_41, i1 %tmp_42

]]></Node>
<StgValue><ssdm name="xor_ln51_5"/></StgValue>
</operation>

<operation id="269" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:250 %xor_ln51_6 = xor i1 %xor_ln51_5, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln51_6"/></StgValue>
</operation>

<operation id="270" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
fpga_resource_limit_hint.entry.9:251 %or_ln51 = or i1 %and_ln51_1, i1 %xor_ln51_6

]]></Node>
<StgValue><ssdm name="or_ln51"/></StgValue>
</operation>

<operation id="271" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:253 %select_ln51_13 = select i1 %xor_ln51_5, i10 511, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln51_13"/></StgValue>
</operation>

<operation id="272" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:254 %select_ln51_14 = select i1 %and_ln51_2, i10 512, i10 %tmp_9

]]></Node>
<StgValue><ssdm name="select_ln51_14"/></StgValue>
</operation>

<operation id="273" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:255 %select_ln51_15 = select i1 %or_ln51, i10 %select_ln51_13, i10 %select_ln51_14

]]></Node>
<StgValue><ssdm name="select_ln51_15"/></StgValue>
</operation>

<operation id="274" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="64" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:256 %zext_ln235 = zext i10 %select_ln51_15

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="275" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="18" op_1_bw="64" op_2_bw="64">
<![CDATA[
fpga_resource_limit_hint.entry.9:257 %invert_table_addr = getelementptr i18 %invert_table, i64 0, i64 %zext_ln235

]]></Node>
<StgValue><ssdm name="invert_table_addr"/></StgValue>
</operation>

<operation id="276" st_id="6" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:258 %inv_exp_sum = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="277" st_id="7" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_limit_hint.entry.9:258 %inv_exp_sum = load i10 %invert_table_addr

]]></Node>
<StgValue><ssdm name="inv_exp_sum"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="278" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="24" op_0_bw="18">
<![CDATA[
fpga_resource_limit_hint.entry.9:260 %sext_ln244 = sext i18 %inv_exp_sum

]]></Node>
<StgValue><ssdm name="sext_ln244"/></StgValue>
</operation>

<operation id="279" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:261 %zext_ln244 = zext i17 %exp_res

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="280" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:262 %mul_ln244 = mul i24 %sext_ln244, i24 %zext_ln244

]]></Node>
<StgValue><ssdm name="mul_ln244"/></StgValue>
</operation>

<operation id="281" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:263 %trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="282" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:267 %zext_ln244_1 = zext i17 %exp_res_1

]]></Node>
<StgValue><ssdm name="zext_ln244_1"/></StgValue>
</operation>

<operation id="283" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:268 %mul_ln244_1 = mul i24 %sext_ln244, i24 %zext_ln244_1

]]></Node>
<StgValue><ssdm name="mul_ln244_1"/></StgValue>
</operation>

<operation id="284" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:269 %trunc_ln244_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_1, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_1"/></StgValue>
</operation>

<operation id="285" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:273 %zext_ln244_2 = zext i17 %exp_res_2

]]></Node>
<StgValue><ssdm name="zext_ln244_2"/></StgValue>
</operation>

<operation id="286" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:274 %mul_ln244_2 = mul i24 %sext_ln244, i24 %zext_ln244_2

]]></Node>
<StgValue><ssdm name="mul_ln244_2"/></StgValue>
</operation>

<operation id="287" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:275 %trunc_ln244_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_2, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_2"/></StgValue>
</operation>

<operation id="288" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:279 %zext_ln244_3 = zext i17 %exp_res_3

]]></Node>
<StgValue><ssdm name="zext_ln244_3"/></StgValue>
</operation>

<operation id="289" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:280 %mul_ln244_3 = mul i24 %sext_ln244, i24 %zext_ln244_3

]]></Node>
<StgValue><ssdm name="mul_ln244_3"/></StgValue>
</operation>

<operation id="290" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:281 %trunc_ln244_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_3, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_3"/></StgValue>
</operation>

<operation id="291" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:285 %zext_ln244_4 = zext i17 %exp_res_4

]]></Node>
<StgValue><ssdm name="zext_ln244_4"/></StgValue>
</operation>

<operation id="292" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:286 %mul_ln244_4 = mul i24 %sext_ln244, i24 %zext_ln244_4

]]></Node>
<StgValue><ssdm name="mul_ln244_4"/></StgValue>
</operation>

<operation id="293" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:287 %trunc_ln244_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_4, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_4"/></StgValue>
</operation>

<operation id="294" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:291 %zext_ln244_5 = zext i17 %exp_res_5

]]></Node>
<StgValue><ssdm name="zext_ln244_5"/></StgValue>
</operation>

<operation id="295" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:292 %mul_ln244_5 = mul i24 %sext_ln244, i24 %zext_ln244_5

]]></Node>
<StgValue><ssdm name="mul_ln244_5"/></StgValue>
</operation>

<operation id="296" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:293 %trunc_ln244_5 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_5, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_5"/></StgValue>
</operation>

<operation id="297" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:297 %zext_ln244_6 = zext i17 %exp_res_6

]]></Node>
<StgValue><ssdm name="zext_ln244_6"/></StgValue>
</operation>

<operation id="298" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:298 %mul_ln244_6 = mul i24 %sext_ln244, i24 %zext_ln244_6

]]></Node>
<StgValue><ssdm name="mul_ln244_6"/></StgValue>
</operation>

<operation id="299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:299 %trunc_ln244_6 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_6, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_6"/></StgValue>
</operation>

<operation id="300" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:303 %zext_ln244_7 = zext i17 %exp_res_7

]]></Node>
<StgValue><ssdm name="zext_ln244_7"/></StgValue>
</operation>

<operation id="301" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:304 %mul_ln244_7 = mul i24 %sext_ln244, i24 %zext_ln244_7

]]></Node>
<StgValue><ssdm name="mul_ln244_7"/></StgValue>
</operation>

<operation id="302" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:305 %trunc_ln244_7 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_7, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_7"/></StgValue>
</operation>

<operation id="303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:309 %zext_ln244_8 = zext i17 %exp_res_8

]]></Node>
<StgValue><ssdm name="zext_ln244_8"/></StgValue>
</operation>

<operation id="304" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:310 %mul_ln244_8 = mul i24 %sext_ln244, i24 %zext_ln244_8

]]></Node>
<StgValue><ssdm name="mul_ln244_8"/></StgValue>
</operation>

<operation id="305" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:311 %trunc_ln244_8 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_8, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_8"/></StgValue>
</operation>

<operation id="306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="24" op_0_bw="17">
<![CDATA[
fpga_resource_limit_hint.entry.9:315 %zext_ln244_9 = zext i17 %exp_res_9

]]></Node>
<StgValue><ssdm name="zext_ln244_9"/></StgValue>
</operation>

<operation id="307" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_limit_hint.entry.9:316 %mul_ln244_9 = mul i24 %sext_ln244, i24 %zext_ln244_9

]]></Node>
<StgValue><ssdm name="mul_ln244_9"/></StgValue>
</operation>

<operation id="308" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:317 %trunc_ln244_9 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %mul_ln244_9, i32 16, i32 23

]]></Node>
<StgValue><ssdm name="trunc_ln244_9"/></StgValue>
</operation>

<operation id="309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="80" op_0_bw="80" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
fpga_resource_limit_hint.entry.9:320 %p_0 = bitconcatenate i80 @_ssdm_op_BitConcatenate.i80.i8.i8.i8.i8.i8.i8.i8.i8.i8.i8, i8 %trunc_ln244_9, i8 %trunc_ln244_8, i8 %trunc_ln244_7, i8 %trunc_ln244_6, i8 %trunc_ln244_5, i8 %trunc_ln244_4, i8 %trunc_ln244_3, i8 %trunc_ln244_2, i8 %trunc_ln244_1, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="310" st_id="8" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="80">
<![CDATA[
fpga_resource_limit_hint.entry.9:321 %write_ln246 = write void @_ssdm_op_Write.axis.volatile.i80P128A, i80 %layer21_out, i80 %p_0

]]></Node>
<StgValue><ssdm name="write_ln246"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="311" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="80" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i80 %layer21_out, void @empty_15, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="210" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i210 %layer19_out, void @empty_9, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="313" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:259 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="314" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:264 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="315" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:265 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="316" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:266 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="317" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:270 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="318" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:271 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="319" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:272 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="320" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:276 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="321" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:277 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="322" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:278 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="323" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:282 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="324" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:283 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="325" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:284 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="326" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:288 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:289 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="328" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:290 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:294 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="330" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:295 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="331" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:296 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="332" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:300 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:301 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="334" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:302 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:306 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="336" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:307 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="337" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:308 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="338" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:312 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="339" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:313 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="340" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:314 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="341" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:318 %specresourcelimit_ln245 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 10, void @empty_2, void @empty_1, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln245"/></StgValue>
</operation>

<operation id="342" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_limit_hint.entry.9:319 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="343" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="0">
<![CDATA[
fpga_resource_limit_hint.entry.9:322 %ret_ln248 = ret

]]></Node>
<StgValue><ssdm name="ret_ln248"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
