# FPGA-binarized-neural-network-implementation
This is a low power hardware neural network. <br>
Up to the 1/3/2020 it has been built in an ASIC way i.e. it's not programable. <br>

This is just one layer of the network. It has input memory which is 32 by 32 and output memory which is 32 by 32. The kernel size is 5 by 5.
