m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/simulation/modelsim
vdFlipFlop
Z1 !s110 1699455215
!i10b 1
!s100 ^1=dGHBX=YHfWnVdUYV]I0
I6`o<ace`QDHg_;D7ZOeY50
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699454686
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699455215.000000
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlop.v|
!i113 1
Z5 o-vlog01compat -work work
Z6 !s92 -vlog01compat -work work +incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop
Z7 tCvgOpt 0
nd@flip@flop
vdFlipFlopTestbench
R1
!i10b 1
!s100 _;Z<>8=GXIdHHTOgCNbi;2
IoO1K_=654ERBFLNY1lZU10
R2
R0
w1699455148
8C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlopTestbench.v
FC:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlopTestbench.v
L0 1
R3
r1
!s85 0
31
R4
!s107 C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlopTestbench.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop|C:/Users/hiaru/Documents/GitHub/verilog_ld_lab/Assg4/dFlipFlop/dFlipFlopTestbench.v|
!i113 1
R5
R6
R7
nd@flip@flop@testbench
