<dec f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='233' type='llvm::RecVec'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='266' u='m' c='_ZNK4llvm16CodeGenProcModel18hasInstrSchedModelEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1205' u='m' c='_ZN4llvm18CodeGenSchedModels17collectProcItinRWEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='1248' c='_ZN4llvm18CodeGenSchedModels18inferFromItinClassEPNS_6RecordEj'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='2046' u='m' c='_ZN4llvm18CodeGenSchedModels24collectItinProcResourcesEPNS_6RecordE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenSchedule.cpp' l='2046' u='m' c='_ZN4llvm18CodeGenSchedModels24collectItinProcResourcesEPNS_6RecordE'/>
<offset>640</offset>
<doc f='llvm/llvm/utils/TableGen/CodeGenSchedule.h' l='231'>// Map itinerary classes to per-operand resources.
  // This list is empty if no ItinRW refers to this Processor.</doc>
<use f='llvm/llvm/utils/TableGen/SubtargetEmitter.cpp' l='1046' c='_ZN12_GLOBAL__N_116SubtargetEmitter19GenSchedClassTablesERKN4llvm16CodeGenProcModelERNS0_16SchedClassTablesE'/>
