{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1600782509999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1600782510000 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 22 10:48:09 2020 " "Processing started: Tue Sep 22 10:48:09 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1600782510000 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782510000 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula07_UC -c Aula07_UC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula07_UC -c Aula07_UC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782510000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1600782510422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/ULA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519224 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-arch_name " "Found design unit 1: Unidade_Controle-arch_name" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Unidade_Controle.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519226 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Unidade_Controle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519228 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519229 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador_aula07.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador_aula07.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processador_Aula07-arch_name " "Found design unit 1: Processador_Aula07-arch_name" {  } { { "Processador_Aula07.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Processador_Aula07.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519231 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processador_Aula07 " "Found entity 1: Processador_Aula07" {  } { { "Processador_Aula07.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Processador_Aula07.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/muxGenerico2x1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519232 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/memoriaROM.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519234 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/memoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/memoriaRAM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519235 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/memoriaRAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Fluxo_Dados-arch_name " "Found design unit 1: Fluxo_Dados-arch_name" {  } { { "Fluxo_Dados.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519237 ""} { "Info" "ISGN_ENTITY_NAME" "1 Fluxo_Dados " "Found entity 1: Fluxo_Dados" {  } { { "Fluxo_Dados.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendesinalgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendesinalgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519239 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula07_uc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula07_uc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula07_UC-arch_name " "Found design unit 1: Aula07_UC-arch_name" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519240 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula07_UC " "Found entity 1: Aula07_UC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1600782519240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782519240 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula07_UC " "Elaborating entity \"Aula07_UC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1600782519284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processador_Aula07 Processador_Aula07:CPU " "Elaborating entity \"Processador_Aula07\" for hierarchy \"Processador_Aula07:CPU\"" {  } { { "Aula07_UC.vhd" "CPU" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fluxo_Dados Processador_Aula07:CPU\|Fluxo_Dados:FD " "Elaborating entity \"Fluxo_Dados\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\"" {  } { { "Processador_Aula07.vhd" "FD" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Processador_Aula07.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador_Aula07:CPU\|Fluxo_Dados:FD\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|registradorGenerico:PC\"" {  } { { "Fluxo_Dados.vhd" "PC" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador_Aula07:CPU\|Fluxo_Dados:FD\|muxGenerico2x1:MuxProxPC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|muxGenerico2x1:MuxProxPC\"" {  } { { "Fluxo_Dados.vhd" "MuxProxPC" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 Processador_Aula07:CPU\|Fluxo_Dados:FD\|muxGenerico2x1:muxULA_Imediato " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|muxGenerico2x1:muxULA_Imediato\"" {  } { { "Fluxo_Dados.vhd" "muxULA_Imediato" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante Processador_Aula07:CPU\|Fluxo_Dados:FD\|somaConstante:somaUm " "Elaborating entity \"somaConstante\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|somaConstante:somaUm\"" {  } { { "Fluxo_Dados.vhd" "somaUm" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM Processador_Aula07:CPU\|Fluxo_Dados:FD\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|memoriaROM:ROM\"" {  } { { "Fluxo_Dados.vhd" "ROM" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM Processador_Aula07:CPU\|Fluxo_Dados:FD\|memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|memoriaRAM:RAM\"" {  } { { "Fluxo_Dados.vhd" "RAM" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico Processador_Aula07:CPU\|Fluxo_Dados:FD\|registradorGenerico:Acumulador " "Elaborating entity \"registradorGenerico\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|registradorGenerico:Acumulador\"" {  } { { "Fluxo_Dados.vhd" "Acumulador" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA Processador_Aula07:CPU\|Fluxo_Dados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|ULA:ULA\"" {  } { { "Fluxo_Dados.vhd" "ULA" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico Processador_Aula07:CPU\|Fluxo_Dados:FD\|estendeSinalGenerico:estendeSinal " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|estendeSinalGenerico:estendeSinal\"" {  } { { "Fluxo_Dados.vhd" "estendeSinal" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Fluxo_Dados.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle Processador_Aula07:CPU\|Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"Processador_Aula07:CPU\|Unidade_Controle:UC\"" {  } { { "Processador_Aula07.vhd" "UC" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Processador_Aula07.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782519571 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "palavraControle Unidade_Controle.vhd(17) " "VHDL Signal Declaration warning at Unidade_Controle.vhd(17): used implicit default value for signal \"palavraControle\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Unidade_Controle.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1600782519572 "|Aula07_UC|Processador_Aula07:CPU|Unidade_Controle:UC"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Processador_Aula07:CPU\|Fluxo_Dados:FD\|memoriaRAM:RAM\|ram " "RAM logic \"Processador_Aula07:CPU\|Fluxo_Dados:FD\|memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/memoriaRAM.vhd" 26 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1600782519880 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1600782519880 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[0\] GND " "Pin \"programCounter\[0\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[1\] GND " "Pin \"programCounter\[1\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[2\] GND " "Pin \"programCounter\[2\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[3\] GND " "Pin \"programCounter\[3\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[4\] GND " "Pin \"programCounter\[4\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[5\] GND " "Pin \"programCounter\[5\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[6\] GND " "Pin \"programCounter\[6\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[7\] GND " "Pin \"programCounter\[7\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[8\] GND " "Pin \"programCounter\[8\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[9\] GND " "Pin \"programCounter\[9\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[10\] GND " "Pin \"programCounter\[10\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "programCounter\[11\] GND " "Pin \"programCounter\[11\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|programCounter[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[0\] GND " "Pin \"saidaAcumulador\[0\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[1\] VCC " "Pin \"saidaAcumulador\[1\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[2\] GND " "Pin \"saidaAcumulador\[2\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[3\] VCC " "Pin \"saidaAcumulador\[3\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[4\] GND " "Pin \"saidaAcumulador\[4\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[5\] VCC " "Pin \"saidaAcumulador\[5\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[6\] GND " "Pin \"saidaAcumulador\[6\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[7\] VCC " "Pin \"saidaAcumulador\[7\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[8\] GND " "Pin \"saidaAcumulador\[8\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[9\] VCC " "Pin \"saidaAcumulador\[9\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[10\] GND " "Pin \"saidaAcumulador\[10\]\" is stuck at GND" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[11\] VCC " "Pin \"saidaAcumulador\[11\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[12\] VCC " "Pin \"saidaAcumulador\[12\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[13\] VCC " "Pin \"saidaAcumulador\[13\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[14\] VCC " "Pin \"saidaAcumulador\[14\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidaAcumulador\[15\] VCC " "Pin \"saidaAcumulador\[15\]\" is stuck at VCC" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1600782520089 "|Aula07_UC|saidaAcumulador[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1600782520089 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1600782520256 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1600782520256 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Aula07_UC.vhd" "" { Text "C:/Users/emanu/Desktop/Insper/DesignComputadores/aula7/Aula07_UC_restored/Aula07_UC.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1600782520335 "|Aula07_UC|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1600782520335 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "29 " "Implemented 29 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1600782520335 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1600782520335 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1600782520335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4864 " "Peak virtual memory: 4864 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1600782520379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 22 10:48:40 2020 " "Processing ended: Tue Sep 22 10:48:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1600782520379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:31 " "Elapsed time: 00:00:31" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1600782520379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1600782520379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1600782520379 ""}
