0.7
2020.1
May 27 2020
20:09:33
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sim_1/new/register_testbench.sv,1603384744,systemVerilog,,,,register_testbench,,,,,,,,
C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sources_1/new/register.sv,1603383876,systemVerilog,,C:/Users/spencer_stinson1/Documents/GitHub/Lab09/Lab_09/Lab_09.srcs/sim_1/new/register_testbench.sv,,register,,,,,,,,
