// Seed: 1082655640
module module_0 (
    input supply1 id_0,
    input wand id_1
);
  wire id_3 = 1, id_4;
  assign id_4 = id_1;
  parameter id_5 = 1;
endmodule
module module_1 #(
    parameter id_17 = 32'd60
) (
    input tri id_0,
    input wand id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    output uwire id_5,
    input tri1 id_6,
    input tri0 id_7
    , id_16 = 1,
    output supply1 id_8,
    output supply0 id_9,
    output tri id_10,
    input uwire id_11,
    input supply0 id_12,
    input supply1 id_13,
    input uwire id_14
);
  assign id_10 = 1'd0;
  wire _id_17, id_18;
  always force id_5[id_17] = id_11;
  assign id_16 = -1;
  logic id_19;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  assign modCall_1.id_0 = 0;
endmodule
