// Seed: 3561567656
module module_0 (
    output logic id_0,
    output logic id_1,
    input  logic id_2
    , id_4,
    output reg   id_3
);
  defparam id_5.id_6 = 1;
  assign id_6 = id_4 ? 1 : 1 ? SystemTFIdentifier : id_5;
  always @(posedge id_5 or negedge 1 + 1) begin
    id_3 <= id_6;
    id_3 = id_6;
  end
endmodule
