Warning (10268): Verilog HDL information at LuongMarcoFinal.v(47): always construct contains both blocking and non-blocking assignments File: C:/Users/serpe/Documents/uni/Y2/EECS3201/3201Final/LuongMarcoFinal.v Line: 47
