==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.4
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xc7z010clg400-1'
@I [HLS-10] Analyzing design file 'matmul.c' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 92.852 ; gain = 43.641
@I [HLS-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 92.934 ; gain = 43.723
@I [HLS-10] Starting code transformations ...
@I [HLS-111] Finished Standard Transforms Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 94.563 ; gain = 45.352
@I [HLS-10] Checking synthesizability ...
@I [HLS-111] Finished Checking Synthesizability Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 94.781 ; gain = 45.570
@I [XFORM-502] Unrolling all sub-loops inside loop 'CL1' (matmul.c:12) in function 'matmul' for pipelining.
@I [XFORM-501] Unrolling loop 'CL2' (matmul.c:16) in function 'matmul' completely.
@I [XFORM-101] Partitioning array 'b' (matmul.c:4) in dimension 1 with a block factor 2.
@I [XFORM-101] Partitioning array 'a' (matmul.c:4) in dimension 2 with a block factor 2.
@I [HLS-111] Finished Pre-synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 115.414 ; gain = 66.203
@I [XFORM-541] Flattening a loop nest 'CL0' (matmul.c:10:2) in function 'matmul'.
@I [HLS-111] Finished Architecture Synthesis Time (s): cpu = 00:00:01 ; elapsed = 00:00:03 . Memory (MB): peak = 115.414 ; gain = 66.203
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'matmul' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Implementing module 'matmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'CL0_CL1'.
@W [SCHED-69] Unable to schedule 'load' operation ('a_0_load_1', matmul.c:17) on array 'a_0' due to limited memory ports.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 7, Depth: 127.
@I [SCHED-11] Finished scheduling.
@I [HLS-111]  Elapsed time: 3.274 seconds; current allocated memory: 75.215 MB.
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] After resource sharing, estimated clock period (5.52ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns).
@I [BIND-100] The critical path consists of the following:
	'fmul' operation ('tmp1', matmul.c:17) (5.52 ns)
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111]  Elapsed time: 0.119 seconds; current allocated memory: 75.440 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'matmul' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'matmul/a_0' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmul/a_1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmul/b_0' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmul/b_1' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'matmul/c' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'matmul' to 'ap_ctrl_hs'.
@I [SYN-210] Renamed object name 'matmul_fadd_32ns_32ns_32_9_full_dsp' to 'matmul_fadd_32ns_bkb' due to the length limit 20
@I [SYN-210] Renamed object name 'matmul_fmul_32ns_32ns_32_5_max_dsp' to 'matmul_fmul_32ns_cud' due to the length limit 20
@I [SYN-210] Renamed object name 'matmul_mac_muladd_4ns_5ns_4ns_8_3' to 'matmul_mac_muladddEe' due to the length limit 20
@I [RTGEN-100] Generating core module 'matmul_fadd_32ns_bkb': 2 instance(s).
@I [RTGEN-100] Generating core module 'matmul_fmul_32ns_cud': 2 instance(s).
@I [RTGEN-100] Generating core module 'matmul_mac_muladddEe': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'matmul'.
@I [HLS-111]  Elapsed time: 0.178 seconds; current allocated memory: 76.787 MB.
@I [HLS-111] Finished generating all RTL models Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 118.828 ; gain = 69.617
@I [SYSC-301] Generating SystemC RTL for matmul.
@I [VHDL-304] Generating VHDL RTL for matmul.
@I [VLOG-307] Generating Verilog RTL for matmul.
@I [HLS-112] Total elapsed time: 4.48 seconds; peak allocated memory: 76.787 MB.
