TimeQuest Timing Analyzer report for DE2_CCD
Fri Apr 28 15:32:42 2017
Quartus II 64-Bit Version 15.0.0 Build 145 04/22/2015 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 15. Slow 1200mV 85C Model Setup: 'GPIO[10]'
 16. Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 18. Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 19. Slow 1200mV 85C Model Hold: 'GPIO[10]'
 20. Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'
 21. Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 22. Slow 1200mV 85C Model Recovery: 'GPIO[10]'
 23. Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 24. Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'GPIO[10]'
 26. Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'
 27. Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO[10]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 33. Setup Times
 34. Hold Times
 35. Clock to Output Times
 36. Minimum Clock to Output Times
 37. Propagation Delay
 38. Minimum Propagation Delay
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Summary
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 51. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 52. Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 53. Slow 1200mV 0C Model Setup: 'GPIO[10]'
 54. Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 56. Slow 1200mV 0C Model Hold: 'GPIO[10]'
 57. Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 58. Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 59. Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 60. Slow 1200mV 0C Model Recovery: 'GPIO[10]'
 61. Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 62. Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 63. Slow 1200mV 0C Model Removal: 'GPIO[10]'
 64. Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
 65. Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 66. Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'
 67. Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 71. Setup Times
 72. Hold Times
 73. Clock to Output Times
 74. Minimum Clock to Output Times
 75. Propagation Delay
 76. Minimum Propagation Delay
 77. Output Enable Times
 78. Minimum Output Enable Times
 79. Output Disable Times
 80. Minimum Output Disable Times
 81. Slow 1200mV 0C Model Metastability Summary
 82. Fast 1200mV 0C Model Setup Summary
 83. Fast 1200mV 0C Model Hold Summary
 84. Fast 1200mV 0C Model Recovery Summary
 85. Fast 1200mV 0C Model Removal Summary
 86. Fast 1200mV 0C Model Minimum Pulse Width Summary
 87. Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'
 88. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 89. Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 90. Fast 1200mV 0C Model Setup: 'GPIO[10]'
 91. Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 92. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 93. Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
 94. Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'
 95. Fast 1200mV 0C Model Hold: 'GPIO[10]'
 96. Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
 97. Fast 1200mV 0C Model Recovery: 'GPIO[10]'
 98. Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'
 99. Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
100. Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'
101. Fast 1200mV 0C Model Removal: 'GPIO[10]'
102. Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
103. Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'
104. Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'
105. Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
108. Setup Times
109. Hold Times
110. Clock to Output Times
111. Minimum Clock to Output Times
112. Propagation Delay
113. Minimum Propagation Delay
114. Output Enable Times
115. Minimum Output Enable Times
116. Output Disable Times
117. Minimum Output Disable Times
118. Fast 1200mV 0C Model Metastability Summary
119. Multicorner Timing Analysis Summary
120. Setup Times
121. Hold Times
122. Clock to Output Times
123. Minimum Clock to Output Times
124. Propagation Delay
125. Minimum Propagation Delay
126. Board Trace Model Assignments
127. Input Transition Times
128. Signal Integrity Metrics (Slow 1200mv 0c Model)
129. Signal Integrity Metrics (Slow 1200mv 85c Model)
130. Signal Integrity Metrics (Fast 1200mv 0c Model)
131. Setup Transfers
132. Hold Transfers
133. Recovery Transfers
134. Removal Transfers
135. Report TCCS
136. Report RSKM
137. Unconstrained Paths
138. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                       ;
+--------------------+----------------------------------------------------+
; Quartus II Version ; Version 15.0.0 Build 145 04/22/2015 SJ Web Edition ;
; Revision Name      ; DE2_CCD                                            ;
; Device Family      ; Cyclone IV E                                       ;
; Device Name        ; EP4CE115F29C7                                      ;
; Timing Models      ; Final                                              ;
; Delay Model        ; Combined                                           ;
; Rise/Fall Delays   ; Enabled                                            ;
+--------------------+----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                              ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; Clock Name                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                      ; Targets                                       ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+
; CCD_MCLK~_Duplicate_2                     ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CCD_MCLK~_Duplicate_2 }                     ;
; CLOCK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { CLOCK_50 }                                  ;
; GPIO[10]                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { GPIO[10] }                                  ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                             ; { I2C_CCD_Config:u7|mI2C_CTRL_CLK }           ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[0] } ;
; u6|sdram_pll1|altpll_component|pll|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; -3.000 ; 2.000  ; 50.00      ; 1         ; 2           ; -108.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|sdram_pll1|altpll_component|pll|inclk[0] ; { u6|sdram_pll1|altpll_component|pll|clk[1] } ;
+-------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+---------------------------------------------+-----------------------------------------------+


+---------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                              ;
+------------+-----------------+-------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note ;
+------------+-----------------+-------------------------------------------+------+
; 120.38 MHz ; 120.38 MHz      ; CLOCK_50                                  ;      ;
; 147.43 MHz ; 147.43 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;      ;
; 172.44 MHz ; 172.44 MHz      ; CCD_MCLK~_Duplicate_2                     ;      ;
; 216.92 MHz ; 216.92 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;      ;
; 236.63 MHz ; 236.63 MHz      ; GPIO[10]                                  ;      ;
+------------+-----------------+-------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CCD_MCLK~_Duplicate_2                     ; -4.799 ; -285.879      ;
; CLOCK_50                                  ; -4.008 ; -224.795      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.610 ; -102.242      ;
; GPIO[10]                                  ; -3.226 ; -393.411      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.893  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.793 ; -6.422        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.356  ; 0.000         ;
; GPIO[10]                                  ; 0.371  ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.403  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.403  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                             ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -2.320 ; -264.713      ;
; CCD_MCLK~_Duplicate_2                     ; -1.418 ; -161.156      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.100  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                             ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO[10]                                  ; 0.871 ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.943 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.541 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -381.086      ;
; CCD_MCLK~_Duplicate_2                     ; -2.693 ; -215.223      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -62.965       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.707  ; 0.000         ;
; CLOCK_50                                  ; 9.658  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                   ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.799 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.583      ;
; -4.795 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.579      ;
; -4.662 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 5.447      ;
; -4.661 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 5.446      ;
; -4.610 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.394      ;
; -4.562 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.346      ;
; -4.559 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 5.344      ;
; -4.485 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.269      ;
; -4.463 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 5.351      ;
; -4.455 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.239      ;
; -4.451 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 5.236      ;
; -4.443 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 5.331      ;
; -4.429 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.213      ;
; -4.390 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 5.175      ;
; -4.356 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 5.141      ;
; -4.341 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 5.229      ;
; -4.327 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.111      ;
; -4.310 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 5.094      ;
; -4.175 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.099     ; 4.959      ;
; -4.167 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 4.952      ;
; -4.164 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 5.052      ;
; -4.160 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 5.048      ;
; -4.088 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.116     ; 4.855      ;
; -4.073 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 4.858      ;
; -4.069 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 4.957      ;
; -3.964 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 4.852      ;
; -3.923 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 4.811      ;
; -3.901 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 4.788      ;
; -3.897 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.116     ; 4.664      ;
; -3.841 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 4.626      ;
; -3.840 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.110     ; 4.728      ;
; -3.768 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.116     ; 4.535      ;
; -3.684 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.116     ; 4.451      ;
; -3.674 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 4.561      ;
; -3.605 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.103     ; 4.385      ;
; -3.590 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.116     ; 4.357      ;
; -3.563 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 4.450      ;
; -3.411 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.089     ; 4.320      ;
; -3.373 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.292      ;
; -3.371 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.290      ;
; -3.358 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.092     ; 4.264      ;
; -3.341 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.260      ;
; -3.339 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.258      ;
; -3.282 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.186      ;
; -3.282 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.186      ;
; -3.282 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.186      ;
; -3.282 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.186      ;
; -3.251 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.170      ;
; -3.232 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.089     ; 4.141      ;
; -3.229 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.089     ; 4.138      ;
; -3.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.145      ;
; -3.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.106      ;
; -3.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.104      ;
; -3.186 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.101      ;
; -3.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.099      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.201      ; 4.303      ;
; -3.176 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 4.063      ;
; -3.162 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.077      ;
; -3.162 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.077      ;
; -3.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.075      ;
; -3.160 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 4.075      ;
; -3.118 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 4.005      ;
; -3.088 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.007      ;
; -3.086 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 3.973      ;
; -3.086 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 4.005      ;
; -3.076 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.991      ;
; -3.064 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.979      ;
; -3.053 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.207      ; 4.298      ;
; -3.047 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.962      ;
; -3.045 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.960      ;
; -3.029 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.089     ; 3.938      ;
; -3.024 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 3.911      ;
; -3.018 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.933      ;
; -3.016 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.931      ;
; -3.005 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.924      ;
; -3.002 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.917      ;
; -3.000 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.915      ;
; -2.998 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.917      ;
; -2.996 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.915      ;
; -2.995 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.084     ; 3.909      ;
; -2.993 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.084     ; 3.907      ;
; -2.985 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.111     ; 3.872      ;
; -2.982 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.092     ; 3.888      ;
; -2.978 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.897      ;
; -2.966 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.079     ; 3.885      ;
; -2.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.206      ; 4.093      ;
; -2.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.206      ; 4.093      ;
; -2.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.206      ; 4.093      ;
; -2.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.206      ; 4.093      ;
; -2.965 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.206      ; 4.093      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -4.008 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.512      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.999 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.504      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.948 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.453      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.888 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.393      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.882 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.386      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.873 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.383      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.867 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.376      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.847 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.351      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.844 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.484     ; 3.348      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.803 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.313      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.781 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.483     ; 3.286      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.762 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.478     ; 3.272      ;
; -3.759 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Gout[2]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.200     ; 4.547      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
; -3.756 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.479     ; 3.265      ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.610 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 4.399      ;
; -3.380 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 4.171      ;
; -3.363 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 4.154      ;
; -3.316 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 4.105      ;
; -3.198 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 3.987      ;
; -3.151 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 3.940      ;
; -3.096 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.887      ;
; -3.033 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.824      ;
; -3.017 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.094     ; 3.806      ;
; -2.944 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.735      ;
; -2.928 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.719      ;
; -2.893 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.684      ;
; -2.797 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.588      ;
; -2.722 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.513      ;
; -2.689 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.480      ;
; -2.584 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.375      ;
; -2.569 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.475      ;
; -2.563 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.354      ;
; -2.467 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.386      ;
; -2.344 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.250      ;
; -2.330 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.121      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.286 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 3.203      ;
; -2.237 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.158      ;
; -2.219 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.077     ; 3.140      ;
; -2.185 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.091      ;
; -2.172 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.091      ;
; -2.166 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.072      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.146 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.065      ;
; -2.118 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 3.037      ;
; -2.070 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.000      ;
; -2.070 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.000      ;
; -2.070 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.000      ;
; -2.070 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 3.000      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.063 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.982      ;
; -2.055 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.974      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.053 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.970      ;
; -2.035 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.954      ;
; -2.035 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.954      ;
; -2.035 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.954      ;
; -2.035 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.954      ;
; -2.035 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.954      ;
; -2.008 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.079     ; 2.927      ;
; -1.987 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.917      ;
; -1.987 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.917      ;
; -1.987 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.917      ;
; -1.987 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.068     ; 2.917      ;
; -1.979 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.905      ;
; -1.967 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 2.877      ;
; -1.967 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 2.877      ;
; -1.967 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 2.877      ;
; -1.967 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 2.877      ;
; -1.967 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.088     ; 2.877      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.213     ; 4.071      ;
; -3.226 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.213     ; 4.071      ;
; -3.225 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.207     ; 4.076      ;
; -3.224 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.805      ;
; -3.224 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.805      ;
; -3.223 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.471     ; 3.810      ;
; -3.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.798      ;
; -3.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.798      ;
; -3.216 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.471     ; 3.803      ;
; -3.158 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.781      ;
; -3.158 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.781      ;
; -3.157 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.429     ; 3.786      ;
; -3.154 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.777      ;
; -3.154 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.777      ;
; -3.153 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.429     ; 3.782      ;
; -3.078 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.775      ;
; -3.078 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.775      ;
; -3.078 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.775      ;
; -3.078 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.775      ;
; -3.077 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.213     ; 3.922      ;
; -3.077 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.213     ; 3.922      ;
; -3.076 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.509      ;
; -3.076 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.509      ;
; -3.076 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.509      ;
; -3.076 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.509      ;
; -3.076 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.207     ; 3.927      ;
; -3.069 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.502      ;
; -3.069 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.502      ;
; -3.069 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.502      ;
; -3.069 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.502      ;
; -3.055 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.013     ; 4.100      ;
; -3.055 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.013     ; 4.100      ;
; -3.054 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.007     ; 4.105      ;
; -3.052 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.013     ; 4.097      ;
; -3.052 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.013     ; 4.097      ;
; -3.051 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.007     ; 4.102      ;
; -3.037 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.618      ;
; -3.037 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.618      ;
; -3.035 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.471     ; 3.622      ;
; -3.010 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.485      ;
; -3.010 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.485      ;
; -3.010 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.485      ;
; -3.010 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.485      ;
; -3.006 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.481      ;
; -3.006 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.481      ;
; -3.006 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.481      ;
; -3.006 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.543     ; 3.481      ;
; -2.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.626      ;
; -2.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.626      ;
; -2.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.626      ;
; -2.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.321     ; 3.626      ;
; -2.900 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.201     ; 3.757      ;
; -2.900 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.201     ; 3.757      ;
; -2.898 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.195     ; 3.761      ;
; -2.891 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.472      ;
; -2.891 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.472      ;
; -2.890 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.471     ; 3.477      ;
; -2.890 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.471      ;
; -2.890 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.471      ;
; -2.889 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.471     ; 3.476      ;
; -2.887 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.201     ; 3.744      ;
; -2.887 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.201     ; 3.744      ;
; -2.885 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.195     ; 3.748      ;
; -2.870 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.303      ;
; -2.870 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.303      ;
; -2.870 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.303      ;
; -2.870 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.585     ; 3.303      ;
; -2.863 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.444      ;
; -2.863 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.477     ; 3.444      ;
; -2.861 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.471     ; 3.448      ;
; -2.841 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.170     ; 3.729      ;
; -2.841 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.170     ; 3.729      ;
; -2.839 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.164     ; 3.733      ;
; -2.837 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.804      ;
; -2.837 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.804      ;
; -2.837 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.804      ;
; -2.837 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.804      ;
; -2.834 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.801      ;
; -2.834 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.801      ;
; -2.834 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.801      ;
; -2.834 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.051     ; 3.801      ;
; -2.833 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.159     ; 3.732      ;
; -2.833 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.159     ; 3.732      ;
; -2.831 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.153     ; 3.736      ;
; -2.830 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.213     ; 3.675      ;
; -2.830 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.213     ; 3.675      ;
; -2.829 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.207     ; 3.680      ;
; -2.826 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.170     ; 3.714      ;
; -2.826 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.170     ; 3.714      ;
; -2.824 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.164     ; 3.718      ;
; -2.822 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.065     ; 3.775      ;
; -2.795 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; 0.031      ; 3.844      ;
; -2.786 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.409      ;
; -2.786 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.409      ;
; -2.784 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.429     ; 3.413      ;
; -2.776 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.399      ;
; -2.776 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.435     ; 3.399      ;
; -2.774 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.429     ; 3.403      ;
; -2.751 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.075     ; 3.694      ;
; -2.750 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.075     ; 3.693      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                       ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.893 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.283     ; 5.772      ;
; 0.907 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.743      ;
; 0.907 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.743      ;
; 0.907 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.743      ;
; 0.946 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.704      ;
; 0.946 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.704      ;
; 0.946 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.704      ;
; 0.951 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.695      ;
; 0.951 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.695      ;
; 0.951 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.695      ;
; 0.951 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 5.695      ;
; 1.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.528      ;
; 1.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.528      ;
; 1.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.528      ;
; 1.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.528      ;
; 1.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.528      ;
; 1.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.296     ; 5.528      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.155 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.304     ; 5.489      ;
; 1.164 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.484      ;
; 1.164 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.484      ;
; 1.164 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.484      ;
; 1.164 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.484      ;
; 1.164 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.300     ; 5.484      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.329 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.298     ; 5.321      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 1.544 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.305     ; 5.099      ;
; 3.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.681      ;
; 3.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.681      ;
; 3.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.681      ;
; 3.217 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.681      ;
; 3.218 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 6.684      ;
; 3.218 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 6.684      ;
; 3.218 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 6.684      ;
; 3.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 6.653      ;
; 3.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 6.653      ;
; 3.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.096     ; 6.653      ;
; 3.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 6.603      ;
; 3.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 6.603      ;
; 3.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 6.603      ;
; 3.303 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.092     ; 6.603      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 6.606      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 6.606      ;
; 3.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.088     ; 6.606      ;
; 3.332 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.566      ;
; 3.332 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.100     ; 6.566      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                    ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.793 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 3.021      ; 0.676      ;
; -2.792 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.042      ; 0.698      ;
; -2.316 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.042      ; 0.674      ;
; -2.300 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 3.021      ; 0.669      ;
; -0.489 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.015      ; 2.898      ;
; -0.348 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 3.006      ; 3.030      ;
; -0.057 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.015      ; 2.830      ;
; 0.275  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 3.006      ; 3.153      ;
; 0.402  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.402  ; State_Control:sc1|state.RUN        ; State_Control:sc1|state.RUN        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.407  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.443  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.710      ;
; 0.452  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.719      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.873      ;
; 0.636  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.901      ;
; 0.639  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.639  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.906      ;
; 0.640  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.640  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.907      ;
; 0.641  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.641  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.908      ;
; 0.643  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.644  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.645  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.645  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.912      ;
; 0.646  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.646  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.913      ;
; 0.648  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.915      ;
; 0.657  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.657  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.922      ;
; 0.658  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.923      ;
; 0.659  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.926      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.659  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.924      ;
; 0.660  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.927      ;
; 0.660  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.660  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.925      ;
; 0.661  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.928      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.662  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.927      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.663  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 0.928      ;
; 0.680  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 0.947      ;
; 0.916  ; RAW2RGB:u4|mCCD_R[6]               ; Detection:d1|Rout[6]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.032      ; 1.164      ;
; 0.921  ; Reset_Delay:u2|oRST_2              ; Reset_Delay:u2|oRST_2              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.186      ;
; 0.953  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.218      ;
; 0.957  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.224      ;
; 0.957  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.224      ;
; 0.958  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.958  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.225      ;
; 0.959  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.226      ;
; 0.960  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.961  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.228      ;
; 0.962  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.229      ;
; 0.966  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.231      ;
; 0.970  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.970  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.971  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.238      ;
; 0.971  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.236      ;
; 0.972  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.239      ;
; 0.973  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.973  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.240      ;
; 0.975  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.975  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.975  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.240      ;
; 0.976  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.243      ;
; 0.976  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.977  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.244      ;
; 0.977  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.977  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.242      ;
; 0.978  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.978  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.245      ;
; 0.980  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.247      ;
; 0.986  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.253      ;
; 0.986  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.251      ;
; 0.987  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.081      ; 1.254      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.989  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.254      ;
; 0.990  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
; 0.990  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.079      ; 1.255      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.447      ; 1.025      ;
; 0.376 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.033      ;
; 0.378 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.383      ; 0.983      ;
; 0.379 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.035      ;
; 0.389 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.045      ;
; 0.393 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.447      ; 1.062      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.447      ; 1.068      ;
; 0.400 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.435      ; 1.057      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.408 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.408 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.419 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.081      ; 0.686      ;
; 0.422 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.688      ;
; 0.425 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.379      ; 1.026      ;
; 0.426 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.082      ;
; 0.426 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.434      ; 1.082      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.694      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.693      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.377      ; 1.028      ;
; 0.429 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.695      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.695      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.432 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.698      ;
; 0.433 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.698      ;
; 0.438 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.703      ;
; 0.439 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.704      ;
; 0.439 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.078      ; 0.703      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.433      ; 1.097      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.708      ;
; 0.442 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.383      ; 1.047      ;
; 0.444 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.709      ;
; 0.449 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.714      ;
; 0.449 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.080      ; 0.715      ;
; 0.450 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.079      ; 0.715      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.371 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.642      ; 1.199      ;
; 0.414 ; Detection:d1|Bout[0]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.445      ;
; 0.432 ; Detection:d1|Bout[8]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.463      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.440 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.669      ;
; 0.443 ; Detection:d1|Bout[5]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.778      ; 1.473      ;
; 0.445 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.674      ;
; 0.447 ; Detection:d1|Bout[2]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.478      ;
; 0.448 ; Detection:d1|Bout[9]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.479      ;
; 0.449 ; Detection:d1|Bout[1]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.480      ;
; 0.454 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.048      ; 0.688      ;
; 0.457 ; Detection:d1|Gout[8]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 1.493      ;
; 0.458 ; Detection:d1|Bout[3]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.489      ;
; 0.458 ; Detection:d1|Bout[4]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.778      ; 1.488      ;
; 0.459 ; Detection:d1|Bout[6]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.778      ; 1.489      ;
; 0.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.710      ;
; 0.479 ; Detection:d1|Bout[7]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.779      ; 1.510      ;
; 0.497 ; Detection:d1|Gout[5]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.780      ; 1.529      ;
; 0.497 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.730      ;
; 0.499 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.636      ; 1.321      ;
; 0.509 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.642      ; 1.337      ;
; 0.512 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.185      ; 0.883      ;
; 0.512 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.185      ; 0.883      ;
; 0.571 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.633      ; 1.390      ;
; 0.572 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.247      ; 1.041      ;
; 0.573 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.050      ; 0.809      ;
; 0.574 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.809      ;
; 0.576 ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.900      ; 2.662      ;
; 0.578 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.272      ; 1.072      ;
; 0.590 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.103      ; 0.879      ;
; 0.594 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.247      ; 1.063      ;
; 0.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.861      ;
; 0.602 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.835      ;
; 0.603 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.888      ;
; 0.616 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.849      ;
; 0.618 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.879      ;
; 0.619 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.880      ;
; 0.622 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.213      ; 1.057      ;
; 0.625 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.886      ;
; 0.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.272      ; 1.085      ;
; 0.629 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.075      ; 0.890      ;
; 0.656 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.301      ; 1.143      ;
; 0.657 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.301      ; 1.144      ;
; 0.661 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.194      ; 1.041      ;
; 0.663 ; Detection:d1|Rout[5]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.335      ; 1.250      ;
; 0.666 ; Detection:d1|Gout[4]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.340      ; 1.258      ;
; 0.667 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.044      ; 0.897      ;
; 0.667 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.272      ; 1.125      ;
; 0.667 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.050      ; 0.903      ;
; 0.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.044      ; 0.898      ;
; 0.669 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.904      ;
; 0.672 ; Detection:d1|Gout[7]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 1.708      ;
; 0.672 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.907      ;
; 0.676 ; Detection:d1|Rout[2]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.335      ; 1.263      ;
; 0.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; -0.004     ; 0.860      ;
; 0.680 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.909      ;
; 0.681 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.910      ;
; 0.681 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.910      ;
; 0.681 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.910      ;
; 0.681 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.910      ;
; 0.682 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.911      ;
; 0.682 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.911      ;
; 0.684 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.895      ;
; 0.685 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.914      ;
; 0.686 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.915      ;
; 0.696 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.925      ;
; 0.699 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.928      ;
; 0.700 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.929      ;
; 0.701 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.930      ;
; 0.702 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.935      ;
; 0.703 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.050      ; 0.939      ;
; 0.703 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.932      ;
; 0.703 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.932      ;
; 0.704 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.937      ;
; 0.705 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.050      ; 0.941      ;
; 0.705 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.934      ;
; 0.705 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                             ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.934      ;
; 0.706 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.935      ;
; 0.706 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.108      ; 1.036      ;
; 0.708 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.941      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.669      ;
; 0.431 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.696      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.696      ;
; 0.432 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.696      ;
; 0.434 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.698      ;
; 0.445 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.711      ;
; 0.457 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.722      ;
; 0.459 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.723      ;
; 0.460 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.726      ;
; 0.462 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.726      ;
; 0.463 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.729      ;
; 0.466 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.731      ;
; 0.466 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.732      ;
; 0.468 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.733      ;
; 0.543 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.809      ;
; 0.575 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.841      ;
; 0.580 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.844      ;
; 0.580 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.846      ;
; 0.589 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.855      ;
; 0.592 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 0.854      ;
; 0.593 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.857      ;
; 0.602 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.866      ;
; 0.603 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.868      ;
; 0.604 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.868      ;
; 0.615 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.880      ;
; 0.626 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.891      ;
; 0.632 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.898      ;
; 0.633 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.897      ;
; 0.637 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.902      ;
; 0.640 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.906      ;
; 0.642 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.907      ;
; 0.650 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.916      ;
; 0.665 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.930      ;
; 0.670 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.935      ;
; 0.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.943      ;
; 0.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.942      ;
; 0.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.944      ;
; 0.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.943      ;
; 0.680 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.944      ;
; 0.684 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.948      ;
; 0.685 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.951      ;
; 0.686 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.952      ;
; 0.686 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.952      ;
; 0.686 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.950      ;
; 0.693 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.958      ;
; 0.693 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.957      ;
; 0.694 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 0.959      ;
; 0.695 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.959      ;
; 0.696 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.962      ;
; 0.696 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.962      ;
; 0.697 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.961      ;
; 0.699 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.965      ;
; 0.699 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.963      ;
; 0.699 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.078      ; 0.963      ;
; 0.700 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.966      ;
; 0.706 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 0.972      ;
; 0.716 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.374      ; 1.312      ;
; 0.727 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.361      ; 1.310      ;
; 0.736 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.361      ; 1.319      ;
; 0.746 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.076      ; 1.008      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.365      ; 1.336      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.361      ; 1.335      ;
; 0.756 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.369      ; 1.347      ;
; 0.767 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 1.033      ;
; 0.770 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.035      ;
; 0.772 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 1.038      ;
; 0.777 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.365      ; 1.364      ;
; 0.781 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.369      ; 1.372      ;
; 0.784 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.049      ;
; 0.785 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.369      ; 1.376      ;
; 0.790 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.361      ; 1.373      ;
; 0.833 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 1.099      ;
; 0.834 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.099      ;
; 0.834 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.099      ;
; 0.838 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.103      ;
; 0.838 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.103      ;
; 0.838 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.103      ;
; 0.839 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.079      ; 1.104      ;
; 0.840 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.080      ; 1.106      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                    ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.078      ; 0.669      ;
; 0.443 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.708      ;
; 0.474 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.739      ;
; 0.476 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.741      ;
; 0.478 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.743      ;
; 0.485 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.750      ;
; 0.583 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.850      ;
; 0.592 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.859      ;
; 0.611 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.878      ;
; 0.661 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.926      ;
; 0.663 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.928      ;
; 0.665 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.930      ;
; 0.668 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.933      ;
; 0.669 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.934      ;
; 0.669 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.934      ;
; 0.670 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.935      ;
; 0.671 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.936      ;
; 0.671 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.936      ;
; 0.673 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.938      ;
; 0.674 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.940      ;
; 0.676 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.941      ;
; 0.683 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.949      ;
; 0.687 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.953      ;
; 0.688 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.953      ;
; 0.688 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.953      ;
; 0.693 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.958      ;
; 0.693 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.958      ;
; 0.695 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.960      ;
; 0.696 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.961      ;
; 0.696 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.962      ;
; 0.700 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 0.966      ;
; 0.701 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.966      ;
; 0.707 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.088      ; 0.981      ;
; 0.707 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.088      ; 0.981      ;
; 0.714 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.979      ;
; 0.723 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.988      ;
; 0.723 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.988      ;
; 0.731 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 0.996      ;
; 0.741 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.006      ;
; 0.748 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.014      ;
; 0.754 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.021      ;
; 0.754 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.019      ;
; 0.755 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.020      ;
; 0.755 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.020      ;
; 0.757 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.022      ;
; 0.765 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.032      ;
; 0.771 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.038      ;
; 0.820 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.076      ;
; 0.832 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.088      ; 1.106      ;
; 0.848 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.113      ;
; 0.855 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.113      ;
; 0.862 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.127      ;
; 0.865 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.132      ;
; 0.869 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.087      ; 1.142      ;
; 0.877 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.142      ;
; 0.879 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.087      ; 1.152      ;
; 0.879 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.087      ; 1.152      ;
; 0.879 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.087      ; 1.152      ;
; 0.883 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.148      ;
; 0.886 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.087      ; 1.159      ;
; 0.936 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.202      ;
; 0.936 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.202      ;
; 0.937 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.193      ;
; 0.954 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.221      ;
; 0.968 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.235      ;
; 1.006 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.271      ;
; 1.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.275      ;
; 1.014 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.279      ;
; 1.019 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.284      ;
; 1.020 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.285      ;
; 1.023 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.288      ;
; 1.024 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.289      ;
; 1.025 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.290      ;
; 1.028 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.293      ;
; 1.038 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.303      ;
; 1.044 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.302      ;
; 1.051 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.317      ;
; 1.051 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.080      ; 1.317      ;
; 1.054 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.310      ;
; 1.054 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.310      ;
; 1.054 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.070      ; 1.310      ;
; 1.073 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.338      ;
; 1.074 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.088      ; 1.348      ;
; 1.087 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.088      ; 1.361      ;
; 1.106 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.087      ; 1.379      ;
; 1.127 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.392      ;
; 1.131 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.396      ;
; 1.132 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.397      ;
; 1.136 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.401      ;
; 1.140 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.405      ;
; 1.141 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.406      ;
; 1.145 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.410      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                          ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.008     ; 3.300      ;
; -2.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.008     ; 3.300      ;
; -2.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.008     ; 3.300      ;
; -2.320 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.008     ; 3.300      ;
; -2.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 3.300      ;
; -2.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 3.300      ;
; -2.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 3.300      ;
; -2.127 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.185      ; 3.300      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.398      ; 3.312      ;
; -1.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.454      ; 3.355      ;
; -1.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.454      ; 3.355      ;
; -1.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.454      ; 3.355      ;
; -1.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.454      ; 3.355      ;
; -1.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.454      ; 3.355      ;
; -1.913 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.454      ; 3.355      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.439      ; 3.312      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.826 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.541      ; 3.355      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.815 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 3.354      ;
; -1.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.511      ; 3.313      ;
; -1.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.511      ; 3.313      ;
; -1.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.511      ; 3.313      ;
; -1.814 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.511      ; 3.313      ;
; -1.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.487      ; 3.287      ;
; -1.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.487      ; 3.287      ;
; -1.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.487      ; 3.287      ;
; -1.812 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.487      ; 3.287      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.493      ; 3.291      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.493      ; 3.291      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.484      ; 3.282      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.493      ; 3.291      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.493      ; 3.291      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.493      ; 3.291      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.493      ; 3.291      ;
; -1.810 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.484      ; 3.282      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.792 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.533      ; 3.313      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.785 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.581      ; 3.354      ;
; -1.777 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.539      ; 3.304      ;
; -1.777 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.539      ; 3.304      ;
; -1.777 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.539      ; 3.304      ;
; -1.777 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.539      ; 3.304      ;
; -1.777 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.539      ; 3.304      ;
; -1.777 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.539      ; 3.304      ;
; -1.772 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.590      ; 3.350      ;
; -1.772 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.590      ; 3.350      ;
; -1.772 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.590      ; 3.350      ;
; -1.772 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.590      ; 3.350      ;
; -1.772 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.590      ; 3.350      ;
; -1.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.591      ; 3.343      ;
; -1.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.591      ; 3.343      ;
; -1.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.591      ; 3.343      ;
; -1.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.591      ; 3.343      ;
; -1.764 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.591      ; 3.343      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.758 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.609      ; 3.355      ;
; -1.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.562      ; 3.300      ;
; -1.750 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.562      ; 3.300      ;
; -1.730 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 3.311      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.418 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.460      ; 3.790      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.445      ; 3.774      ;
; -1.343 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.451      ; 3.822      ;
; -1.342 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.466      ; 3.836      ;
; -1.209 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.214      ; 3.296      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.178      ; 3.360      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.175      ; 3.357      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.178      ; 3.360      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.177      ; 3.359      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.178      ; 3.360      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.179      ; 3.361      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.166      ; 3.348      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.166      ; 3.348      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.166      ; 3.348      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.165      ; 3.347      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.166      ; 3.348      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.166      ; 3.348      ;
; -1.194 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.166      ; 3.348      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.155      ; 3.336      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.155      ; 3.336      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.155      ; 3.336      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.155      ; 3.336      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.155      ; 3.336      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.155      ; 3.336      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.152      ; 3.333      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.164      ; 3.345      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.164      ; 3.345      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.164      ; 3.345      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.164      ; 3.345      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
; -1.193 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.150      ; 3.331      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                     ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.100 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.985     ; 3.787      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.102 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.020     ; 3.750      ;
; 3.176 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.979     ; 3.833      ;
; 3.177 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.014     ; 3.797      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.299 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.360      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.358      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.300 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.289     ; 3.359      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 3.345      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 3.345      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 3.345      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.302     ; 3.345      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.301 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.290     ; 3.357      ;
; 3.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.303     ; 3.343      ;
; 3.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.303     ; 3.343      ;
; 3.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.303     ; 3.343      ;
; 3.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.303     ; 3.343      ;
; 3.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.303     ; 3.343      ;
; 3.302 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -3.303     ; 3.343      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                          ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.871 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 1.871      ;
; 0.871 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.784      ; 1.871      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.909 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.177      ; 1.302      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 0.928 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.404      ; 1.548      ;
; 1.341 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.254      ; 1.811      ;
; 1.341 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.254      ; 1.811      ;
; 1.341 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.254      ; 1.811      ;
; 1.341 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.254      ; 1.811      ;
; 1.341 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.254      ; 1.811      ;
; 1.341 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.254      ; 1.811      ;
; 1.376 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.247      ; 1.839      ;
; 1.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.187      ; 1.796      ;
; 1.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.187      ; 1.796      ;
; 1.393 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.187      ; 1.796      ;
; 1.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.834      ;
; 1.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.834      ;
; 1.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.834      ;
; 1.413 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.205      ; 1.834      ;
; 1.418 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.199      ; 1.833      ;
; 1.418 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.199      ; 1.833      ;
; 1.418 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.199      ; 1.833      ;
; 1.418 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.199      ; 1.833      ;
; 1.418 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.199      ; 1.833      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.465 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.196      ; 1.877      ;
; 1.470 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.174      ; 1.860      ;
; 1.470 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.174      ; 1.860      ;
; 1.470 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.174      ; 1.860      ;
; 1.470 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.174      ; 1.860      ;
; 1.470 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.174      ; 1.860      ;
; 1.470 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.174      ; 1.860      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 1.564 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.102      ; 1.882      ;
; 2.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.927      ; 3.148      ;
; 2.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.927      ; 3.148      ;
; 2.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.927      ; 3.148      ;
; 2.005 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.927      ; 3.148      ;
; 2.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.851      ; 3.117      ;
; 2.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.851      ; 3.117      ;
; 2.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.851      ; 3.117      ;
; 2.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.851      ; 3.117      ;
; 2.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.851      ; 3.117      ;
; 2.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.819      ; 3.104      ;
; 2.069 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.819      ; 3.104      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.076 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.868      ; 3.160      ;
; 2.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.849      ; 3.148      ;
; 2.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.849      ; 3.148      ;
; 2.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.849      ; 3.148      ;
; 2.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.849      ; 3.148      ;
; 2.083 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.849      ; 3.148      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.943 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.533      ; 2.692      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 0.947 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.532      ; 2.695      ;
; 1.142 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.518      ; 2.800      ;
; 1.272 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.537      ; 3.025      ;
; 1.272 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.537      ; 3.025      ;
; 1.389 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.526      ; 3.131      ;
; 1.453 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.501      ; 3.094      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.487      ; 3.164      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.489      ; 3.166      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.487      ; 3.164      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.487      ; 3.164      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.461 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.488      ; 3.165      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.473      ; 3.151      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.473      ; 3.151      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.484      ; 3.162      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.473      ; 3.151      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.486      ; 3.164      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.473      ; 3.151      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.474      ; 3.152      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.474      ; 3.152      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.474      ; 3.152      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.473      ; 3.151      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.474      ; 3.152      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.474      ; 3.152      ;
; 1.462 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.474      ; 3.152      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.463      ; 3.142      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.463      ; 3.142      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.463      ; 3.142      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.463      ; 3.142      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.463      ; 3.142      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.463      ; 3.142      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.460      ; 3.139      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
; 1.463 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.458      ; 3.137      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                       ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.541 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.677     ; 3.150      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.675     ; 3.154      ;
; 5.543 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.155      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.682     ; 3.148      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.681     ; 3.149      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.674     ; 3.156      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.719     ; 3.111      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.706     ; 3.124      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.707     ; 3.123      ;
; 5.544 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.705     ; 3.125      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~porta_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~porta_datain_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~portb_address_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mSTART                                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; -2.693 ; 1.000        ; 3.693          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                    ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.266  ; 0.424        ; 0.158          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; 0.281  ; 0.469        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.281  ; 0.469        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.281  ; 0.469        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; 0.282  ; 0.470        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.288  ; 0.476        ; 0.188          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.300  ; 0.520        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.306  ; 0.526        ; 0.220          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                           ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                             ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                           ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                            ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                      ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                  ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                     ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                   ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                               ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                 ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                           ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                          ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                  ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]                                                                                              ;
; 4.708 ; 4.928        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                              ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ;
; 4.709 ; 4.929        ; 0.220          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+
; 9.658 ; 9.816        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK                           ;
; 9.659 ; 9.817        ; 0.158          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1              ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[4]               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[6]               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[7]               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[8]               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[9]               ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]            ;
; 9.681 ; 9.869        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0              ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2              ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]            ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]             ;
; 9.682 ; 9.870        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1              ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[0]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[1]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[2]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[3]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[4]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[5]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[6]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[7]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[8]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[9]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[0]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[1]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[2]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[3]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[5]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[0]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[1]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[2]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[3]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[5]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[6]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[7]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[8]               ;
; 9.683 ; 9.871        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[9]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[1]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[2]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[4]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[6]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[7]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[8]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[9]               ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2              ;
; 9.685 ; 9.873        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; State_Control:sc1|state.RUN        ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[4]               ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[0]               ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[3]               ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[5]               ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[0]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[1]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[2]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[3]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[4]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[5]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[6]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[7]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[8]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[9]              ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[0]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[1]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[2]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[3]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[4]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[5]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[6]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[7]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[8]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[9]                ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ;
; 9.686 ; 9.874        ; 0.188          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; 2.447  ; 2.951  ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; 2.447  ; 2.951  ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; 2.052  ; 2.428  ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; 3.824  ; 4.234  ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; 3.824  ; 4.234  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; -0.802 ; -0.624 ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -1.165 ; -0.987 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -1.583 ; -1.405 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -1.165 ; -0.987 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -0.835 ; -0.657 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -1.137 ; -0.959 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -0.825 ; -0.647 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -1.127 ; -0.949 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -1.468 ; -1.290 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -1.583 ; -1.405 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -1.563 ; -1.385 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.802 ; -0.624 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -1.553 ; -1.375 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 2.195  ; 2.644  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 2.195  ; 2.644  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.290  ; 1.786  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.290  ; 1.786  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.316  ; 4.794  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.316  ; 4.794  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 1.363  ; 1.542  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 1.378  ; 1.557  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 1.353  ; 1.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 1.377  ; 1.556  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 1.387  ; 1.566  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 1.357  ; 1.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 1.371  ; 1.550  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 1.381  ; 1.560  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 1.380  ; 1.559  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 1.408  ; 1.587  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; -1.567 ; -1.939 ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; -1.970 ; -2.455 ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; -1.567 ; -1.939 ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; -2.998 ; -3.328 ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; -2.998 ; -3.328 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; 1.830  ; 1.652  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 1.395  ; 1.217  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 1.830  ; 1.652  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 1.395  ; 1.217  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 1.051  ; 0.873  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 1.365  ; 1.187  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 1.041  ; 0.863  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 1.355  ; 1.177  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 1.712  ; 1.534  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 1.830  ; 1.652  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 1.810  ; 1.632  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 1.017  ; 0.839  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 1.800  ; 1.622  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -1.696 ; -2.137 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -1.696 ; -2.137 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.301 ; -0.706 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.301 ; -0.706 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.520 ; -3.963 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.520 ; -3.963 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.718 ; -0.897 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.728 ; -0.907 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.743 ; -0.922 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.718 ; -0.897 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.741 ; -0.920 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.751 ; -0.930 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.722 ; -0.901 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -0.736 ; -0.915 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -0.746 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.764 ; -0.943 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.767 ; -0.946 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.744 ; -0.923 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.792 ; -0.971 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.774 ; -0.953 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 17.850 ; 17.481 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 16.469 ; 16.044 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 15.856 ; 15.526 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 17.774 ; 17.395 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 16.019 ; 15.667 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 15.282 ; 14.944 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 16.390 ; 16.074 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 17.850 ; 17.481 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 17.419 ; 17.057 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 13.810 ; 13.797 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 18.027 ; 17.653 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 17.949 ; 17.533 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 17.060 ; 16.665 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 17.877 ; 17.459 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 16.847 ; 16.511 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 16.489 ; 16.194 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 17.958 ; 17.611 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 17.634 ; 17.330 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 18.027 ; 17.653 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.261  ; 7.163  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 17.667 ; 17.245 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 16.403 ; 16.004 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 16.496 ; 16.087 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 16.519 ; 16.115 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 16.300 ; 15.974 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 16.900 ; 16.541 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 16.226 ; 15.837 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 17.227 ; 16.853 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 17.667 ; 17.245 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.328  ; 7.230  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 16.130 ; 15.904 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 14.749 ; 14.467 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 14.136 ; 13.949 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 16.054 ; 15.818 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 14.299 ; 14.090 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 13.562 ; 13.367 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 14.670 ; 14.497 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 16.130 ; 15.904 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 15.699 ; 15.480 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.927  ; 5.829  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 16.307 ; 16.076 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 16.229 ; 15.956 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 15.340 ; 15.088 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 16.157 ; 15.882 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 15.127 ; 14.934 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 14.769 ; 14.617 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 16.238 ; 16.034 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 15.914 ; 15.753 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 16.307 ; 16.076 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 15.947 ; 15.668 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 14.683 ; 14.427 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 14.776 ; 14.510 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 14.799 ; 14.538 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 14.580 ; 14.397 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 15.180 ; 14.964 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 14.506 ; 14.260 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 15.507 ; 15.276 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 15.947 ; 15.668 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.265 ; 10.152 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.265 ; 10.152 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.647  ; 6.549  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.495  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.495  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.189  ; 3.091  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.036  ; 2.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.199  ; 3.101  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.214  ; 3.116  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.072  ; 2.980  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.097  ; 3.005  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.217  ; 3.119  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.212  ; 3.114  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 3.109  ; 3.017  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.240  ; 3.142  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 3.046  ; 2.954  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.205  ; 3.107  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 3.264  ; 3.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 10.548 ; 10.478 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 10.377 ; 10.478 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.607  ; 7.614  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 8.291  ; 8.267  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 10.154 ; 10.220 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 8.713  ; 8.772  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 9.247  ; 9.107  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 8.596  ; 8.471  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 8.921  ; 8.915  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.996  ; 9.823  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 10.295 ; 10.116 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 8.665  ; 8.667  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 10.381 ; 10.190 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 8.395  ; 8.289  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 10.548 ; 10.306 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 8.338  ; 8.333  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 8.220  ; 8.229  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 3.215  ; 3.117  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 3.233  ; 3.135  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.201  ; 3.103  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.345 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.424 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 10.278 ; 10.201 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 11.167 ; 10.958 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 10.485 ; 10.372 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 12.482 ; 12.335 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 10.728 ; 10.607 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 10.278 ; 10.201 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 10.698 ; 10.602 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 12.308 ; 12.142 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 12.340 ; 12.232 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 13.252 ; 13.183 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 11.078 ; 10.994 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 12.750 ; 12.605 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 11.676 ; 11.496 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 12.507 ; 12.297 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 11.810 ; 11.679 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 11.078 ; 10.994 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 12.539 ; 12.398 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 12.803 ; 12.748 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 12.596 ; 12.434 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.067  ; 6.969  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 10.797 ; 10.686 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 10.991 ; 10.854 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 11.260 ; 11.118 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 11.144 ; 11.004 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 11.039 ; 10.936 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 11.480 ; 11.385 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 10.797 ; 10.686 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 11.910 ; 11.752 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 12.196 ; 12.043 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.134  ; 7.036  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.815  ; 5.717  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.815  ; 5.717  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 12.976 ; 12.793 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 14.116 ; 13.849 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 13.614 ; 13.430 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 15.454 ; 15.224 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 13.771 ; 13.565 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 12.976 ; 12.793 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 14.050 ; 13.873 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 15.450 ; 15.223 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 15.027 ; 14.820 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.816  ; 5.718  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 14.145 ; 13.989 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 15.535 ; 15.276 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 14.681 ; 14.443 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 15.466 ; 15.206 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 14.476 ; 14.295 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 14.145 ; 13.989 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 15.555 ; 15.350 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 15.232 ; 15.082 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 15.621 ; 15.390 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 13.880 ; 13.649 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 14.051 ; 13.808 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 14.226 ; 13.965 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 14.162 ; 13.916 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 14.038 ; 13.856 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 14.527 ; 14.325 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 13.880 ; 13.649 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 14.841 ; 14.623 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 15.262 ; 15.000 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.479  ; 4.116  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 8.114  ; 4.116  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.479  ; 6.381  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.341  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.341  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.553  ; 2.462  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.759  ; 2.662  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.706  ; 2.609  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.553  ; 2.462  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.782  ; 2.685  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.716  ; 2.619  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.730  ; 2.633  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.588  ; 2.497  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.612  ; 2.521  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.733  ; 2.636  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.728  ; 2.631  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.623  ; 2.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.755  ; 2.658  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 2.563  ; 2.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 2.563  ; 2.472  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 2.758  ; 2.661  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.722  ; 2.625  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.778  ; 2.681  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 5.852  ; 5.807  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 8.661  ; 8.684  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 5.852  ; 5.807  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 6.450  ; 6.419  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 8.343  ; 8.352  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.022  ; 6.998  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 7.024  ; 6.905  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 6.488  ; 6.368  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 7.187  ; 7.101  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 8.174  ; 7.909  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 8.472  ; 8.202  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.860  ; 6.770  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 8.493  ; 8.216  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 5.997  ; 5.924  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.700  ; 8.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 6.554  ; 6.458  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 6.280  ; 6.205  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 2.732  ; 2.635  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 2.795  ; 2.698  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 2.732  ; 2.635  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.748  ; 2.651  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.718  ; 2.621  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.804 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.884 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[1]      ; VGA_B[0]    ; 13.580 ;    ;    ; 13.749 ;
; SW[1]      ; VGA_B[1]    ; 12.967 ;    ;    ; 13.231 ;
; SW[1]      ; VGA_B[2]    ; 14.885 ;    ;    ; 15.100 ;
; SW[1]      ; VGA_B[3]    ; 13.130 ;    ;    ; 13.372 ;
; SW[1]      ; VGA_B[4]    ; 12.393 ;    ;    ; 12.649 ;
; SW[1]      ; VGA_B[5]    ; 13.501 ;    ;    ; 13.779 ;
; SW[1]      ; VGA_B[6]    ; 14.961 ;    ;    ; 15.186 ;
; SW[1]      ; VGA_B[7]    ; 14.530 ;    ;    ; 14.762 ;
; SW[1]      ; VGA_G[0]    ; 15.060 ;    ;    ; 15.238 ;
; SW[1]      ; VGA_G[1]    ; 14.171 ;    ;    ; 14.370 ;
; SW[1]      ; VGA_G[2]    ; 14.988 ;    ;    ; 15.164 ;
; SW[1]      ; VGA_G[3]    ; 13.958 ;    ;    ; 14.216 ;
; SW[1]      ; VGA_G[4]    ; 13.600 ;    ;    ; 13.899 ;
; SW[1]      ; VGA_G[5]    ; 15.069 ;    ;    ; 15.316 ;
; SW[1]      ; VGA_G[6]    ; 14.745 ;    ;    ; 15.035 ;
; SW[1]      ; VGA_G[7]    ; 15.138 ;    ;    ; 15.358 ;
; SW[1]      ; VGA_R[0]    ; 13.514 ;    ;    ; 13.709 ;
; SW[1]      ; VGA_R[1]    ; 13.607 ;    ;    ; 13.792 ;
; SW[1]      ; VGA_R[2]    ; 13.630 ;    ;    ; 13.820 ;
; SW[1]      ; VGA_R[3]    ; 13.411 ;    ;    ; 13.679 ;
; SW[1]      ; VGA_R[4]    ; 14.011 ;    ;    ; 14.246 ;
; SW[1]      ; VGA_R[5]    ; 13.337 ;    ;    ; 13.542 ;
; SW[1]      ; VGA_R[6]    ; 14.338 ;    ;    ; 14.558 ;
; SW[1]      ; VGA_R[7]    ; 14.778 ;    ;    ; 14.950 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[1]      ; VGA_B[0]    ; 12.923 ;    ;    ; 13.078 ;
; SW[1]      ; VGA_B[1]    ; 12.421 ;    ;    ; 12.659 ;
; SW[1]      ; VGA_B[2]    ; 14.261 ;    ;    ; 14.453 ;
; SW[1]      ; VGA_B[3]    ; 12.578 ;    ;    ; 12.794 ;
; SW[1]      ; VGA_B[4]    ; 11.783 ;    ;    ; 12.022 ;
; SW[1]      ; VGA_B[5]    ; 12.857 ;    ;    ; 13.102 ;
; SW[1]      ; VGA_B[6]    ; 14.257 ;    ;    ; 14.452 ;
; SW[1]      ; VGA_B[7]    ; 13.834 ;    ;    ; 14.049 ;
; SW[1]      ; VGA_G[0]    ; 14.342 ;    ;    ; 14.505 ;
; SW[1]      ; VGA_G[1]    ; 13.488 ;    ;    ; 13.672 ;
; SW[1]      ; VGA_G[2]    ; 14.273 ;    ;    ; 14.435 ;
; SW[1]      ; VGA_G[3]    ; 13.283 ;    ;    ; 13.524 ;
; SW[1]      ; VGA_G[4]    ; 12.952 ;    ;    ; 13.218 ;
; SW[1]      ; VGA_G[5]    ; 14.362 ;    ;    ; 14.579 ;
; SW[1]      ; VGA_G[6]    ; 14.039 ;    ;    ; 14.311 ;
; SW[1]      ; VGA_G[7]    ; 14.428 ;    ;    ; 14.619 ;
; SW[1]      ; VGA_R[0]    ; 12.858 ;    ;    ; 13.037 ;
; SW[1]      ; VGA_R[1]    ; 13.033 ;    ;    ; 13.194 ;
; SW[1]      ; VGA_R[2]    ; 12.969 ;    ;    ; 13.145 ;
; SW[1]      ; VGA_R[3]    ; 12.845 ;    ;    ; 13.085 ;
; SW[1]      ; VGA_R[4]    ; 13.334 ;    ;    ; 13.554 ;
; SW[1]      ; VGA_R[5]    ; 12.687 ;    ;    ; 12.878 ;
; SW[1]      ; VGA_R[6]    ; 13.648 ;    ;    ; 13.852 ;
; SW[1]      ; VGA_R[7]    ; 14.069 ;    ;    ; 14.229 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.847 ; 3.702 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.946 ; 4.801 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.239 ; 4.094 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.592 ; 4.447 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.231 ; 4.086 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.592 ; 4.447 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.579 ; 4.434 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.579 ; 4.434 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.939 ; 4.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.215 ; 4.070 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.215 ; 4.070 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.224 ; 4.079 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.217 ; 4.072 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.224 ; 4.079 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.847 ; 3.702 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.098 ; 3.960 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.215 ; 4.070 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.259 ; 3.114 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.313 ; 4.168 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.635 ; 3.490 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.974 ; 3.829 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.627 ; 3.482 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.974 ; 3.829 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.961 ; 3.816 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.961 ; 3.816 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.306 ; 4.161 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.611 ; 3.466 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.611 ; 3.466 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.620 ; 3.475 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.613 ; 3.468 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.620 ; 3.475 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.259 ; 3.114 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.493 ; 3.355 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.611 ; 3.466 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.748     ; 3.893     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.843     ; 4.988     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.139     ; 4.284     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.491     ; 4.636     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.130     ; 4.275     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.491     ; 4.636     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.476     ; 4.621     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.476     ; 4.621     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.834     ; 4.979     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.111     ; 4.256     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.111     ; 4.256     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.124     ; 4.269     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.117     ; 4.262     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.124     ; 4.269     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.748     ; 3.893     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.008     ; 4.146     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.111     ; 4.256     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.157     ; 3.302     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.208     ; 4.353     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.533     ; 3.678     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.871     ; 4.016     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.524     ; 3.669     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.871     ; 4.016     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.856     ; 4.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.856     ; 4.001     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.200     ; 4.345     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.506     ; 3.651     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.506     ; 3.651     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.519     ; 3.664     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.512     ; 3.657     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.519     ; 3.664     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.157     ; 3.302     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.402     ; 3.540     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.506     ; 3.651     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                        ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                ; Note                                                          ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
; 130.24 MHz ; 130.24 MHz      ; CLOCK_50                                  ;                                                               ;
; 162.05 MHz ; 162.05 MHz      ; u6|sdram_pll1|altpll_component|pll|clk[0] ;                                                               ;
; 188.57 MHz ; 188.57 MHz      ; CCD_MCLK~_Duplicate_2                     ;                                                               ;
; 235.57 MHz ; 235.57 MHz      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;                                                               ;
; 256.87 MHz ; 237.53 MHz      ; GPIO[10]                                  ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+-------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CCD_MCLK~_Duplicate_2                     ; -4.303 ; -252.783      ;
; CLOCK_50                                  ; -3.612 ; -202.919      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.245 ; -89.210       ;
; GPIO[10]                                  ; -2.893 ; -340.859      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 1.851  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -2.547 ; -5.711        ;
; GPIO[10]                                  ; 0.289  ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.350  ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.354  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.354  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -1.853 ; -196.833      ;
; CCD_MCLK~_Duplicate_2                     ; -1.142 ; -125.950      ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 3.889  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; GPIO[10]                                  ; 0.676 ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.870 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.885 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.210 ; -379.099      ;
; CCD_MCLK~_Duplicate_2                     ; -2.649 ; -214.079      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.285 ; -62.965       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.708  ; 0.000         ;
; CLOCK_50                                  ; 9.665  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                   ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -4.303 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 5.096      ;
; -4.298 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 5.091      ;
; -4.222 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 5.016      ;
; -4.207 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 5.001      ;
; -4.138 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.931      ;
; -4.110 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.904      ;
; -4.103 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.896      ;
; -4.003 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.796      ;
; -3.984 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.777      ;
; -3.982 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.775      ;
; -3.978 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.876      ;
; -3.970 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.764      ;
; -3.963 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.861      ;
; -3.939 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.733      ;
; -3.888 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.681      ;
; -3.879 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.673      ;
; -3.866 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.764      ;
; -3.825 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.618      ;
; -3.796 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.694      ;
; -3.770 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.564      ;
; -3.705 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.603      ;
; -3.703 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.094     ; 4.496      ;
; -3.695 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.593      ;
; -3.658 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.452      ;
; -3.616 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 4.394      ;
; -3.594 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.492      ;
; -3.550 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.448      ;
; -3.463 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 4.360      ;
; -3.459 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 4.237      ;
; -3.420 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.093     ; 4.214      ;
; -3.414 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.101     ; 4.312      ;
; -3.337 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 4.115      ;
; -3.263 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 4.160      ;
; -3.240 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 4.018      ;
; -3.176 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.098     ; 3.965      ;
; -3.163 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 4.060      ;
; -3.149 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.109     ; 3.927      ;
; -3.051 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.978      ;
; -3.049 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.976      ;
; -3.037 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.953      ;
; -3.019 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.946      ;
; -3.017 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.944      ;
; -3.009 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.086     ; 3.922      ;
; -2.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.859      ;
; -2.927 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.088     ; 3.838      ;
; -2.927 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.088     ; 3.838      ;
; -2.927 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.088     ; 3.838      ;
; -2.927 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.088     ; 3.838      ;
; -2.900 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.827      ;
; -2.858 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.781      ;
; -2.856 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.779      ;
; -2.855 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.778      ;
; -2.853 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.776      ;
; -2.849 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.765      ;
; -2.847 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.763      ;
; -2.837 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.760      ;
; -2.835 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.758      ;
; -2.835 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.758      ;
; -2.833 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.756      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.804 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.174      ; 3.909      ;
; -2.797 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.724      ;
; -2.795 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.722      ;
; -2.760 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 3.657      ;
; -2.759 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 3.656      ;
; -2.758 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 3.655      ;
; -2.739 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.662      ;
; -2.736 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.659      ;
; -2.718 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.641      ;
; -2.716 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.639      ;
; -2.713 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.640      ;
; -2.712 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.639      ;
; -2.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.638      ;
; -2.706 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.179      ; 3.915      ;
; -2.705 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.083     ; 3.621      ;
; -2.681 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.077     ; 3.603      ;
; -2.680 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.607      ;
; -2.679 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.077     ; 3.601      ;
; -2.678 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.072     ; 3.605      ;
; -2.677 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.086     ; 3.590      ;
; -2.669 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.592      ;
; -2.667 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.076     ; 3.590      ;
; -2.652 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.102     ; 3.549      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
; -2.651 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.178      ; 3.760      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.612 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.248      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.582 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.219      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.536 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.173      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.499 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.348     ; 3.140      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.477 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.114      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.472 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.108      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.469 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.111      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.454 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.090      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.441 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.353     ; 3.077      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.423 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.065      ;
; -3.418 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Gout[2]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.132      ;
; -3.416 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Gout[5]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.130      ;
; -3.416 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Gout[0]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.130      ;
; -3.414 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Gout[3]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.128      ;
; -3.408 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Gout[1]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.122      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.391 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.352     ; 3.028      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.364 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -1.347     ; 3.006      ;
; -3.363 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Rout[8]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.077      ;
; -3.363 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Rout[4]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.284     ; 4.068      ;
; -3.362 ; RAW2RGB:u4|mCCD_R[0]        ; Detection:d1|Bout[1]  ; GPIO[10]              ; CLOCK_50    ; 1.000        ; -0.275     ; 4.076      ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -3.245 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 4.040      ;
; -3.032 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.829      ;
; -3.020 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.817      ;
; -2.965 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.760      ;
; -2.863 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.658      ;
; -2.818 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.613      ;
; -2.737 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.092     ; 3.532      ;
; -2.724 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.521      ;
; -2.709 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.506      ;
; -2.636 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.433      ;
; -2.629 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.426      ;
; -2.543 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.340      ;
; -2.518 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.315      ;
; -2.426 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.223      ;
; -2.419 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.216      ;
; -2.303 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.100      ;
; -2.303 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 3.100      ;
; -2.219 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 3.133      ;
; -2.171 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 3.098      ;
; -2.087 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.090     ; 2.884      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.030 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.955      ;
; -2.010 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 2.924      ;
; -1.958 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.887      ;
; -1.946 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.070     ; 2.875      ;
; -1.891 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.818      ;
; -1.877 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 2.791      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.868 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.795      ;
; -1.860 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.085     ; 2.774      ;
; -1.839 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.766      ;
; -1.839 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.766      ;
; -1.839 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.766      ;
; -1.839 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.766      ;
; -1.839 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.766      ;
; -1.798 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.736      ;
; -1.798 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.736      ;
; -1.798 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.736      ;
; -1.798 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.736      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.796 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.723      ;
; -1.789 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.716      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.780 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.074     ; 2.705      ;
; -1.767 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.694      ;
; -1.767 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.694      ;
; -1.767 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.694      ;
; -1.767 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.694      ;
; -1.767 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.694      ;
; -1.744 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.072     ; 2.671      ;
; -1.726 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.664      ;
; -1.726 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.664      ;
; -1.726 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.664      ;
; -1.726 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.061     ; 2.664      ;
; -1.722 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.640      ;
; -1.722 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.640      ;
; -1.722 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.640      ;
; -1.722 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.640      ;
; -1.722 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.640      ;
; -1.722 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.081     ; 2.640      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.893 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.214     ; 3.729      ;
; -2.893 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.209     ; 3.734      ;
; -2.893 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.214     ; 3.729      ;
; -2.891 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.462      ;
; -2.891 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.462      ;
; -2.891 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.474     ; 3.467      ;
; -2.885 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.456      ;
; -2.885 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.456      ;
; -2.885 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.474     ; 3.461      ;
; -2.827 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.439      ;
; -2.827 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.444      ;
; -2.827 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.439      ;
; -2.825 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.437      ;
; -2.825 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.442      ;
; -2.825 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.437      ;
; -2.761 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.488      ;
; -2.761 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.488      ;
; -2.761 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.488      ;
; -2.761 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.488      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.221      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.221      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.221      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.221      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.214     ; 3.595      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.209     ; 3.600      ;
; -2.759 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.214     ; 3.595      ;
; -2.753 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.215      ;
; -2.753 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.215      ;
; -2.753 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.215      ;
; -2.753 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 3.215      ;
; -2.736 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.034     ; 3.752      ;
; -2.736 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.034     ; 3.752      ;
; -2.736 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.029     ; 3.757      ;
; -2.735 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.034     ; 3.751      ;
; -2.735 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.034     ; 3.751      ;
; -2.735 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.029     ; 3.756      ;
; -2.695 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.198      ;
; -2.695 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.198      ;
; -2.695 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.198      ;
; -2.695 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.198      ;
; -2.693 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.196      ;
; -2.693 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.196      ;
; -2.693 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.196      ;
; -2.693 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.516     ; 3.196      ;
; -2.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.239      ;
; -2.668 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.239      ;
; -2.666 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.474     ; 3.242      ;
; -2.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.354      ;
; -2.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.354      ;
; -2.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.354      ;
; -2.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.292     ; 3.354      ;
; -2.596 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.167      ;
; -2.596 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.167      ;
; -2.596 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.474     ; 3.172      ;
; -2.595 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.166      ;
; -2.595 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.166      ;
; -2.595 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.474     ; 3.171      ;
; -2.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.214     ; 3.374      ;
; -2.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.209     ; 3.379      ;
; -2.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.214     ; 3.374      ;
; -2.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 3.380      ;
; -2.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 3.380      ;
; -2.538 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.203     ; 3.385      ;
; -2.537 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.511      ;
; -2.537 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.511      ;
; -2.537 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.511      ;
; -2.537 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.511      ;
; -2.536 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.510      ;
; -2.536 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.510      ;
; -2.536 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.510      ;
; -2.536 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.045     ; 3.510      ;
; -2.533 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 3.375      ;
; -2.533 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 3.375      ;
; -2.531 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.203     ; 3.378      ;
; -2.523 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 2.985      ;
; -2.523 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 2.985      ;
; -2.523 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 2.985      ;
; -2.523 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 2.985      ;
; -2.521 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.092      ;
; -2.521 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.479     ; 3.092      ;
; -2.519 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.474     ; 3.095      ;
; -2.511 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.185     ; 3.376      ;
; -2.511 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.185     ; 3.376      ;
; -2.511 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.180     ; 3.381      ;
; -2.490 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.178     ; 3.362      ;
; -2.490 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.173     ; 3.367      ;
; -2.490 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.178     ; 3.362      ;
; -2.478 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.083     ; 3.414      ;
; -2.478 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.083     ; 3.414      ;
; -2.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.178     ; 3.349      ;
; -2.477 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.178     ; 3.349      ;
; -2.475 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.173     ; 3.352      ;
; -2.471 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.083      ;
; -2.471 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.088      ;
; -2.471 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.083      ;
; -2.469 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.081      ;
; -2.469 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.433     ; 3.086      ;
; -2.469 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.438     ; 3.081      ;
; -2.464 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 2.926      ;
; -2.464 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.557     ; 2.926      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.851 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.874     ; 5.224      ;
; 1.866 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 5.194      ;
; 1.866 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 5.194      ;
; 1.866 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 5.194      ;
; 1.899 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 5.161      ;
; 1.899 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 5.161      ;
; 1.899 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 5.161      ;
; 1.906 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 5.150      ;
; 1.906 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 5.150      ;
; 1.906 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 5.150      ;
; 1.906 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 5.150      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.996      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.996      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.996      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.996      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.996      ;
; 2.066 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.887     ; 4.996      ;
; 2.100 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.958      ;
; 2.100 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.958      ;
; 2.100 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.958      ;
; 2.100 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.958      ;
; 2.100 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.891     ; 4.958      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.116 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.895     ; 4.938      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.251 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.889     ; 4.809      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 2.425 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.894     ; 4.630      ;
; 3.829 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.092      ;
; 3.829 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.092      ;
; 3.829 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.092      ;
; 3.862 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.059      ;
; 3.862 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.059      ;
; 3.862 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.078     ; 6.059      ;
; 3.875 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.082     ; 6.042      ;
; 3.875 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.082     ; 6.042      ;
; 3.875 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.082     ; 6.042      ;
; 3.875 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.082     ; 6.042      ;
; 3.881 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 6.027      ;
; 3.881 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 6.027      ;
; 3.881 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 6.027      ;
; 3.881 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.091     ; 6.027      ;
; 3.901 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 6.011      ;
; 3.901 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 6.011      ;
; 3.901 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 6.011      ;
; 3.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 5.980      ;
; 3.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.087     ; 5.980      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -2.547 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.758      ; 0.625      ;
; -2.536 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 2.734      ; 0.612      ;
; -2.064 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.758      ; 0.608      ;
; -2.051 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 2.734      ; 0.597      ;
; -0.381 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.728      ; 2.687      ;
; -0.247 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 2.717      ; 2.810      ;
; -0.029 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.728      ; 2.539      ;
; 0.283  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 2.717      ; 2.840      ;
; 0.354  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.354  ; State_Control:sc1|state.RUN        ; State_Control:sc1|state.RUN        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.597      ;
; 0.365  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.401  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.644      ;
; 0.416  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.659      ;
; 0.560  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.073      ; 0.804      ;
; 0.582  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.824      ;
; 0.584  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.584  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.827      ;
; 0.585  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.828      ;
; 0.586  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.586  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.829      ;
; 0.587  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.589  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.589  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.590  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.591  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.591  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.834      ;
; 0.592  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.835      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.600  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.842      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.601  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.843      ;
; 0.602  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.844      ;
; 0.603  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.846      ;
; 0.604  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.847      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.604  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.846      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.605  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.847      ;
; 0.606  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.849      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.606  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 0.848      ;
; 0.608  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.851      ;
; 0.623  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 0.866      ;
; 0.847  ; Reset_Delay:u2|oRST_2              ; Reset_Delay:u2|oRST_2              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.089      ;
; 0.869  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.111      ;
; 0.870  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.870  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.113      ;
; 0.871  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.114      ;
; 0.872  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.872  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.115      ;
; 0.872  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.114      ;
; 0.874  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.117      ;
; 0.876  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.876  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.877  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.877  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.120      ;
; 0.878  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.878  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.121      ;
; 0.879  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.879  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.122      ;
; 0.880  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.123      ;
; 0.883  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.125      ;
; 0.886  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.886  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.128      ;
; 0.887  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.130      ;
; 0.887  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.129      ;
; 0.888  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.888  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.131      ;
; 0.889  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.889  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.132      ;
; 0.890  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.890  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.132      ;
; 0.891  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.134      ;
; 0.891  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.891  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.133      ;
; 0.892  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.072      ; 1.135      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.893  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.135      ;
; 0.894  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.894  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.894  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.136      ;
; 0.901  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.071      ; 1.143      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.289 ; Detection:d1|Bout[0]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.315      ;
; 0.300 ; Detection:d1|Bout[8]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.326      ;
; 0.311 ; Detection:d1|Bout[2]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.337      ;
; 0.311 ; Detection:d1|Bout[5]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.794      ; 1.336      ;
; 0.312 ; Detection:d1|Bout[9]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.338      ;
; 0.317 ; Detection:d1|Bout[1]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.343      ;
; 0.322 ; Detection:d1|Bout[3]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.348      ;
; 0.322 ; Detection:d1|Bout[4]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.794      ; 1.347      ;
; 0.324 ; Detection:d1|Bout[6]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.794      ; 1.349      ;
; 0.327 ; Detection:d1|Gout[8]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 1.356      ;
; 0.330 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.593      ; 1.094      ;
; 0.339 ; Detection:d1|Bout[7]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.365      ;
; 0.357 ; Detection:d1|Gout[5]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.795      ; 1.383      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CCD_Capture:u3|mSTART                                                                                                                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.597      ;
; 0.398 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.608      ;
; 0.411 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.625      ;
; 0.433 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.040      ; 0.644      ;
; 0.452 ; rCCD_DATA[2]                                                                                                                                                 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 1.766      ; 2.389      ;
; 0.454 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.040      ; 0.665      ;
; 0.468 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.587      ; 1.226      ;
; 0.479 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.593      ; 1.243      ;
; 0.485 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.156      ; 0.812      ;
; 0.486 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.156      ; 0.813      ;
; 0.490 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.591      ; 1.252      ;
; 0.517 ; Detection:d1|Gout[7]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 1.546      ;
; 0.517 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.735      ;
; 0.521 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.735      ;
; 0.529 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.111      ; 0.811      ;
; 0.535 ; Detection:d1|Rout[5]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.152      ;
; 0.537 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.791      ;
; 0.539 ; Detection:d1|Gout[4]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.389      ; 1.159      ;
; 0.544 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.095      ; 0.810      ;
; 0.547 ; Detection:d1|Rout[2]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.164      ;
; 0.547 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.040      ; 0.758      ;
; 0.555 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.809      ;
; 0.557 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.811      ;
; 0.558 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.812      ;
; 0.561 ; Detection:d1|Gout[9]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 1.590      ;
; 0.561 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.212      ; 0.974      ;
; 0.562 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.040      ; 0.773      ;
; 0.563 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.238      ; 1.002      ;
; 0.570 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.083      ; 0.824      ;
; 0.582 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.212      ; 0.995      ;
; 0.585 ; Detection:d1|Gout[6]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.798      ; 1.614      ;
; 0.589 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.241      ; 1.001      ;
; 0.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.052      ; 0.823      ;
; 0.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.052      ; 0.823      ;
; 0.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.182      ; 0.983      ;
; 0.607 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.047      ; 0.825      ;
; 0.612 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.826      ;
; 0.616 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.270      ; 1.057      ;
; 0.616 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.043      ; 0.830      ;
; 0.617 ; Detection:d1|Gout[2]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.234      ;
; 0.618 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.002      ; 0.791      ;
; 0.619 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.270      ; 1.060      ;
; 0.620 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.830      ;
; 0.620 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.830      ;
; 0.622 ; Detection:d1|Gout[3]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.239      ;
; 0.622 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.832      ;
; 0.622 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.832      ;
; 0.622 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.832      ;
; 0.623 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.833      ;
; 0.623 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.241      ; 1.035      ;
; 0.624 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.817      ;
; 0.625 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.835      ;
; 0.626 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.836      ;
; 0.629 ; Detection:d1|Rout[9]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.246      ;
; 0.629 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.165      ; 0.965      ;
; 0.632 ; Detection:d1|Rout[3]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.249      ;
; 0.636 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.846      ;
; 0.638 ; Detection:d1|Gout[0]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.255      ;
; 0.638 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.848      ;
; 0.640 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.044      ; 0.855      ;
; 0.640 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.044      ; 0.855      ;
; 0.640 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.850      ;
; 0.640 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.039      ; 0.850      ;
; 0.642 ; Detection:d1|Rout[0]                                                                                                                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.386      ; 1.259      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.350 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 0.952      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.356 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.597      ;
; 0.366 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.366 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.608      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.969      ;
; 0.381 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.623      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.341      ; 0.924      ;
; 0.382 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.625      ;
; 0.387 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.628      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.385      ; 0.974      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 0.990      ;
; 0.388 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.630      ;
; 0.390 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.401      ; 0.992      ;
; 0.395 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.385      ; 0.983      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.639      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.641      ;
; 0.399 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.640      ;
; 0.400 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.642      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.642      ;
; 0.401 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.642      ;
; 0.403 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.645      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.387      ; 0.993      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.647      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.646      ;
; 0.405 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.407 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.649      ;
; 0.407 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.650      ;
; 0.409 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.070      ; 0.650      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.656      ;
; 0.414 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.072      ; 0.657      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.071      ; 0.658      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.597      ;
; 0.396 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.639      ;
; 0.398 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.640      ;
; 0.399 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.641      ;
; 0.404 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.647      ;
; 0.412 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.655      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.658      ;
; 0.418 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.662      ;
; 0.419 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.661      ;
; 0.421 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.664      ;
; 0.430 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.673      ;
; 0.492 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.735      ;
; 0.521 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.764      ;
; 0.524 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.766      ;
; 0.535 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.778      ;
; 0.536 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.778      ;
; 0.536 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.779      ;
; 0.548 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.788      ;
; 0.548 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.790      ;
; 0.549 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.792      ;
; 0.569 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.811      ;
; 0.577 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.819      ;
; 0.577 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.820      ;
; 0.580 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.822      ;
; 0.582 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.825      ;
; 0.585 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.828      ;
; 0.594 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.836      ;
; 0.595 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.838      ;
; 0.608 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.850      ;
; 0.612 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.854      ;
; 0.617 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.860      ;
; 0.619 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.861      ;
; 0.619 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.861      ;
; 0.620 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.863      ;
; 0.621 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.863      ;
; 0.623 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.865      ;
; 0.625 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.867      ;
; 0.626 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.869      ;
; 0.626 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.868      ;
; 0.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.870      ;
; 0.627 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.870      ;
; 0.631 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.873      ;
; 0.632 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.874      ;
; 0.634 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.876      ;
; 0.634 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.877      ;
; 0.635 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.878      ;
; 0.635 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.877      ;
; 0.637 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.880      ;
; 0.639 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.881      ;
; 0.640 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.882      ;
; 0.641 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.883      ;
; 0.643 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.886      ;
; 0.645 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 0.888      ;
; 0.689 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.333      ; 1.223      ;
; 0.693 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.069      ; 0.933      ;
; 0.699 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.317      ; 1.217      ;
; 0.701 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.317      ; 1.219      ;
; 0.711 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.955      ;
; 0.713 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.955      ;
; 0.715 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 0.959      ;
; 0.716 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.317      ; 1.234      ;
; 0.727 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.250      ;
; 0.728 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.328      ; 1.257      ;
; 0.732 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 0.974      ;
; 0.747 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.328      ; 1.276      ;
; 0.749 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.322      ; 1.272      ;
; 0.752 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.328      ; 1.281      ;
; 0.767 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.317      ; 1.285      ;
; 0.769 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.073      ; 1.013      ;
; 0.771 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 1.014      ;
; 0.772 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 1.015      ;
; 0.774 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 1.017      ;
; 0.775 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 1.018      ;
; 0.776 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 1.019      ;
; 0.777 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.071      ; 1.019      ;
; 0.777 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.072      ; 1.020      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.071      ; 0.597      ;
; 0.399 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.642      ;
; 0.427 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.670      ;
; 0.429 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.672      ;
; 0.431 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.674      ;
; 0.445 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.688      ;
; 0.536 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.781      ;
; 0.548 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.793      ;
; 0.559 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.804      ;
; 0.594 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.837      ;
; 0.598 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.841      ;
; 0.599 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.842      ;
; 0.602 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.849      ;
; 0.607 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.850      ;
; 0.613 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.856      ;
; 0.617 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.860      ;
; 0.621 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.864      ;
; 0.627 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.870      ;
; 0.629 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.872      ;
; 0.630 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.873      ;
; 0.631 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.874      ;
; 0.632 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.875      ;
; 0.633 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.876      ;
; 0.635 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.878      ;
; 0.636 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.879      ;
; 0.637 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.880      ;
; 0.640 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.883      ;
; 0.648 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.900      ;
; 0.648 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 0.900      ;
; 0.658 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.901      ;
; 0.659 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.902      ;
; 0.661 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.904      ;
; 0.661 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.904      ;
; 0.676 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.919      ;
; 0.681 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.924      ;
; 0.685 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.928      ;
; 0.691 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.934      ;
; 0.693 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.936      ;
; 0.697 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.942      ;
; 0.697 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 0.940      ;
; 0.709 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.954      ;
; 0.714 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 0.959      ;
; 0.755 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 0.989      ;
; 0.760 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.012      ;
; 0.768 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.004      ;
; 0.782 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.025      ;
; 0.787 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.032      ;
; 0.793 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.036      ;
; 0.798 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.041      ;
; 0.799 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.049      ;
; 0.800 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.050      ;
; 0.800 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.050      ;
; 0.808 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.051      ;
; 0.813 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.063      ;
; 0.824 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.074      ;
; 0.844 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.087      ;
; 0.844 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.087      ;
; 0.858 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.092      ;
; 0.865 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.110      ;
; 0.888 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.074      ; 1.133      ;
; 0.913 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.156      ;
; 0.916 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.159      ;
; 0.918 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.161      ;
; 0.919 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.162      ;
; 0.922 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.165      ;
; 0.924 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.167      ;
; 0.929 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.172      ;
; 0.930 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.173      ;
; 0.933 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.176      ;
; 0.942 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.185      ;
; 0.950 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.193      ;
; 0.950 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.193      ;
; 0.970 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.065      ; 1.206      ;
; 0.971 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.214      ;
; 0.978 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.212      ;
; 0.978 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.212      ;
; 0.978 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.063      ; 1.212      ;
; 0.980 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.232      ;
; 1.009 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.081      ; 1.261      ;
; 1.015 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.258      ;
; 1.017 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.260      ;
; 1.023 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.266      ;
; 1.026 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.269      ;
; 1.028 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.271      ;
; 1.029 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.079      ; 1.279      ;
; 1.032 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.275      ;
; 1.034 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.072      ; 1.277      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 2.930      ;
; -1.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 2.930      ;
; -1.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 2.930      ;
; -1.853 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.088      ; 2.930      ;
; -1.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.262      ; 2.930      ;
; -1.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.262      ; 2.930      ;
; -1.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.262      ; 2.930      ;
; -1.679 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.262      ; 2.930      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.479 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.476      ; 2.944      ;
; -1.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.527      ; 2.987      ;
; -1.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.527      ; 2.987      ;
; -1.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.527      ; 2.987      ;
; -1.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.527      ; 2.987      ;
; -1.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.527      ; 2.987      ;
; -1.471 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.527      ; 2.987      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.439 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.516      ; 2.944      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.392 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.605      ; 2.986      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.570      ; 2.945      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.570      ; 2.945      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.570      ; 2.945      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.570      ; 2.945      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.386 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.612      ; 2.987      ;
; -1.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 2.923      ;
; -1.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 2.923      ;
; -1.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 2.923      ;
; -1.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 2.923      ;
; -1.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 2.923      ;
; -1.383 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.551      ; 2.923      ;
; -1.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.545      ; 2.915      ;
; -1.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.545      ; 2.915      ;
; -1.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.545      ; 2.915      ;
; -1.381 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.545      ; 2.915      ;
; -1.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.549      ; 2.911      ;
; -1.373 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.549      ; 2.911      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.634      ; 2.986      ;
; -1.363 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.593      ; 2.945      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.643      ; 2.984      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.643      ; 2.984      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.643      ; 2.984      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.643      ; 2.984      ;
; -1.352 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.643      ; 2.984      ;
; -1.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.636      ; 2.976      ;
; -1.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.636      ; 2.976      ;
; -1.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.636      ; 2.976      ;
; -1.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.636      ; 2.976      ;
; -1.351 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.636      ; 2.976      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.602      ; 2.937      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.602      ; 2.937      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.602      ; 2.937      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.602      ; 2.937      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.602      ; 2.937      ;
; -1.346 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.602      ; 2.937      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.337 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.662      ; 2.988      ;
; -1.318 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.622      ; 2.929      ;
; -1.318 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.622      ; 2.929      ;
; -1.311 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.644      ; 2.944      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.323      ; 3.386      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.141 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.309      ; 3.371      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.314      ; 3.406      ;
; -1.072 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.328      ; 3.420      ;
; -0.984 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.108      ; 2.969      ;
; -0.961 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.115      ; 3.065      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.076      ; 2.992      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.994      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.073      ; 2.989      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.076      ; 2.992      ;
; -0.927 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.076      ; 2.992      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.052      ; 2.967      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.052      ; 2.967      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.052      ; 2.967      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.052      ; 2.967      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.052      ; 2.967      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.052      ; 2.967      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.061      ; 2.976      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.061      ; 2.976      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.061      ; 2.976      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.076      ; 2.991      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.061      ; 2.976      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.078      ; 2.993      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.049      ; 2.964      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.047      ; 2.962      ;
; -0.926 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 1.064      ; 2.979      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.889 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.607     ; 3.385      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.891 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.643     ; 3.347      ;
; 3.958 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.602     ; 3.420      ;
; 3.961 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.638     ; 3.381      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.080 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.992      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 2.976      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 2.976      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.893     ; 2.975      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 2.976      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.892     ; 2.976      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.879     ; 2.989      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.081 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.878     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.876     ; 2.991      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.876     ; 2.991      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.876     ; 2.991      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.876     ; 2.991      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
; 4.082 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -2.877     ; 2.990      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.676 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.822      ; 1.699      ;
; 0.676 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.822      ; 1.699      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.730 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.252      ; 1.183      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 0.757 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.464      ; 1.422      ;
; 1.121 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.324      ; 1.646      ;
; 1.121 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.324      ; 1.646      ;
; 1.121 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.324      ; 1.646      ;
; 1.121 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.324      ; 1.646      ;
; 1.121 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.324      ; 1.646      ;
; 1.121 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.324      ; 1.646      ;
; 1.160 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.628      ;
; 1.160 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.628      ;
; 1.160 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.628      ;
; 1.163 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.321      ; 1.685      ;
; 1.196 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.279      ; 1.676      ;
; 1.196 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.279      ; 1.676      ;
; 1.196 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.279      ; 1.676      ;
; 1.196 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.279      ; 1.676      ;
; 1.199 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.277      ; 1.677      ;
; 1.199 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.277      ; 1.677      ;
; 1.199 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.277      ; 1.677      ;
; 1.199 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.277      ; 1.677      ;
; 1.199 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.277      ; 1.677      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.253      ; 1.696      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.253      ; 1.696      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.253      ; 1.696      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.253      ; 1.696      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.253      ; 1.696      ;
; 1.242 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.253      ; 1.696      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.257 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.268      ; 1.726      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.337 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.185      ; 1.723      ;
; 1.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.950      ; 2.818      ;
; 1.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.950      ; 2.818      ;
; 1.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.950      ; 2.818      ;
; 1.667 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.950      ; 2.818      ;
; 1.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.878      ; 2.788      ;
; 1.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.878      ; 2.788      ;
; 1.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.878      ; 2.788      ;
; 1.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.878      ; 2.788      ;
; 1.709 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.878      ; 2.788      ;
; 1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.855      ; 2.774      ;
; 1.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.855      ; 2.774      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.897      ; 2.830      ;
; 1.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.835      ; 2.782      ;
; 1.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.835      ; 2.782      ;
; 1.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.835      ; 2.782      ;
; 1.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.835      ; 2.782      ;
; 1.746 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.835      ; 2.782      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.870 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.401      ; 2.472      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 0.875 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.400      ; 2.476      ;
; 1.085 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.381      ; 2.593      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.405      ; 2.760      ;
; 1.154 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.405      ; 2.760      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.339      ; 2.819      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.339      ; 2.819      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.354      ; 2.834      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.356      ; 2.836      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.351      ; 2.831      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.354      ; 2.834      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.339      ; 2.819      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.354      ; 2.834      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.354      ; 2.834      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.339      ; 2.819      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.355      ; 2.835      ;
; 1.279 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.340      ; 2.820      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.329      ; 2.810      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.329      ; 2.810      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.329      ; 2.810      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.329      ; 2.810      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.329      ; 2.810      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.329      ; 2.810      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.341      ; 2.822      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.326      ; 2.807      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.324      ; 2.805      ;
; 1.280 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 1.341      ; 2.822      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.331     ; 2.825      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.335     ; 2.821      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.337     ; 2.819      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.336     ; 2.820      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.330     ; 2.826      ;
; 4.885 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.329     ; 2.827      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 2.776      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.384     ; 2.774      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.384     ; 2.774      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 2.776      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.378     ; 2.780      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.364     ; 2.794      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 2.776      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.382     ; 2.776      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.384     ; 2.774      ;
; 4.887 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -2.380     ; 2.778      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                     ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.210 ; 1.000        ; 4.210          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                          ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                           ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~porta_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~porta_datain_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~portb_address_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; GPIO[10] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mSTART                                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                       ;
+--------+--------------+----------------+------------+----------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; -2.649 ; 1.000        ; 3.649          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                     ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.239  ; 0.457        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; 0.242  ; 0.460        ; 0.218          ; High Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.330  ; 0.486        ; 0.156          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; 0.351  ; 0.537        ; 0.186          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.351  ; 0.537        ; 0.186          ; Low Pulse Width  ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
+--------+--------------+----------------+------------------+---------------------------------+------------+------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                            ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; 4.708 ; 4.926        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                   ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE                                                                                                  ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                             ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]                                                                                              ;
; 4.709 ; 4.927        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                              ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ;
; 4.710 ; 4.928        ; 0.218          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+
; 9.665 ; 9.821        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_1              ;
; 9.671 ; 9.827        ; 0.156          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK                           ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]            ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]             ;
; 9.688 ; 9.874        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0              ;
; 9.690 ; 9.876        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2              ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[0]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[1]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[2]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[3]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[4]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[5]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[6]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[7]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[8]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[9]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[0]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[1]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[2]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[3]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[5]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[6]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[7]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[8]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[9]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[1]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[2]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[4]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[6]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[7]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[8]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[9]               ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ;
; 9.691 ; 9.877        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; State_Control:sc1|state.RUN        ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[0]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[1]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[2]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[3]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[5]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[4]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[0]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[3]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[5]               ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[0]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[1]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[2]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[3]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[4]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[5]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[6]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[7]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[8]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[9]              ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[0]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[1]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[2]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[3]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[4]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[5]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[6]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[7]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[8]                ;
; 9.692 ; 9.878        ; 0.186          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[9]                ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; 2.186  ; 2.543  ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; 2.186  ; 2.543  ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; 1.806  ; 2.049  ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; 3.438  ; 3.690  ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; 3.438  ; 3.690  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; -0.757 ; -0.587 ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -1.093 ; -0.923 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -1.484 ; -1.314 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -1.093 ; -0.923 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -0.787 ; -0.617 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -1.065 ; -0.895 ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -0.777 ; -0.607 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -1.055 ; -0.885 ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -1.377 ; -1.207 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -1.484 ; -1.314 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -1.464 ; -1.294 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.757 ; -0.587 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -1.454 ; -1.284 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 1.853  ; 2.152  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 1.853  ; 2.152  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.102  ; 1.473  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.102  ; 1.473  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.941  ; 4.166  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.941  ; 4.166  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 1.246  ; 1.417  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 1.183  ; 1.354  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 1.196  ; 1.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 1.173  ; 1.344  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 1.196  ; 1.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 1.206  ; 1.377  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 1.175  ; 1.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 1.191  ; 1.362  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 1.201  ; 1.372  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 1.219  ; 1.390  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 1.221  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 1.199  ; 1.370  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 1.246  ; 1.417  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 1.228  ; 1.399  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; -1.376 ; -1.615 ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; -1.762 ; -2.103 ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; -1.376 ; -1.615 ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; -2.699 ; -2.872 ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; -2.699 ; -2.872 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; 1.713  ; 1.543  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 1.305  ; 1.135  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 1.713  ; 1.543  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 1.305  ; 1.135  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 0.986  ; 0.816  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 1.276  ; 1.106  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 0.976  ; 0.806  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 1.266  ; 1.096  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 1.602  ; 1.432  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 1.713  ; 1.543  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 1.693  ; 1.523  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 0.955  ; 0.785  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 1.683  ; 1.513  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -1.406 ; -1.698 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -1.406 ; -1.698 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.207 ; -0.500 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.207 ; -0.500 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.207 ; -3.429 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -3.207 ; -3.429 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.605 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.615 ; -0.786 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.628 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.605 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.628 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.638 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.606 ; -0.777 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -0.623 ; -0.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -0.633 ; -0.804 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.651 ; -0.822 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.654 ; -0.825 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.631 ; -0.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.678 ; -0.849 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.661 ; -0.832 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 16.349 ; 15.843 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 15.051 ; 14.557 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 14.498 ; 14.101 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 16.277 ; 15.788 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 14.650 ; 14.217 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 13.941 ; 13.552 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 14.976 ; 14.577 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 16.349 ; 15.843 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 15.926 ; 15.447 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 12.689 ; 12.451 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 16.510 ; 16.015 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 16.455 ; 15.889 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 15.601 ; 15.092 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 16.390 ; 15.819 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 15.403 ; 14.947 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 15.075 ; 14.687 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 16.431 ; 15.984 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 16.138 ; 15.703 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 16.510 ; 16.015 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.536  ; 6.453  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 16.171 ; 15.629 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 14.990 ; 14.510 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 15.103 ; 14.586 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 15.099 ; 14.613 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 14.909 ; 14.486 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 15.453 ; 14.988 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 14.807 ; 14.364 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 15.756 ; 15.287 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 16.171 ; 15.629 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 6.601  ; 6.518  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.322  ; 5.239  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.322  ; 5.239  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 14.706 ; 14.475 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 13.408 ; 13.189 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 12.855 ; 12.733 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 14.634 ; 14.420 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 13.007 ; 12.849 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 12.298 ; 12.184 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 13.333 ; 13.209 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 14.706 ; 14.475 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 14.283 ; 14.079 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.321  ; 5.238  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 14.867 ; 14.647 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 14.812 ; 14.521 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 13.958 ; 13.724 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 14.747 ; 14.451 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 13.760 ; 13.579 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 13.432 ; 13.319 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 14.788 ; 14.616 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 14.495 ; 14.335 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 14.867 ; 14.647 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 14.528 ; 14.261 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 13.347 ; 13.142 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 13.460 ; 13.218 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 13.456 ; 13.245 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 13.266 ; 13.118 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 13.810 ; 13.620 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 13.164 ; 12.996 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 14.113 ; 13.919 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 14.528 ; 14.261 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.371  ; 9.143  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 9.371  ; 9.143  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.980  ; 5.897  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.074  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.074  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.973  ; 2.864  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.950  ; 2.841  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.892  ; 2.783  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.792  ; 2.714  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.973  ; 2.864  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.902  ; 2.793  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.918  ; 2.809  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.829  ; 2.751  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.855  ; 2.777  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.922  ; 2.813  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.915  ; 2.806  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.865  ; 2.787  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.943  ; 2.834  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 2.949  ; 2.840  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 2.802  ; 2.724  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 2.949  ; 2.840  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.909  ; 2.800  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.969  ; 2.860  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 9.802  ; 9.422  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 9.533  ; 9.422  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.037  ; 6.835  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 7.712  ; 7.437  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 9.344  ; 9.185  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 7.976  ; 7.895  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 8.617  ; 8.168  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 7.898  ; 7.675  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 8.172  ; 8.030  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.250  ; 8.826  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 9.528  ; 9.086  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 7.934  ; 7.807  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 9.625  ; 9.144  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 7.691  ; 7.540  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 9.802  ; 9.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 7.679  ; 7.565  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 7.502  ; 7.411  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 2.984  ; 2.875  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 2.984  ; 2.875  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 2.919  ; 2.810  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.938  ; 2.829  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.905  ; 2.796  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 9.344  ; 9.165  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 10.185 ; 9.862  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 9.549  ; 9.337  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 11.394 ; 11.096 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 9.771  ; 9.530  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 9.344  ; 9.165  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 9.745  ; 9.522  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 11.258 ; 10.904 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 11.260 ; 10.984 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 12.152 ; 11.875 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 10.107 ; 9.879  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 11.673 ; 11.333 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 10.659 ; 10.325 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 11.456 ; 11.058 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 10.789 ; 10.486 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 10.107 ; 9.879  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 11.445 ; 11.162 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 11.701 ; 11.462 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 11.519 ; 11.193 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 6.360  ; 6.277  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 9.815  ; 9.604  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 10.016 ; 9.751  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 10.273 ; 9.990  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 10.158 ; 9.889  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 10.055 ; 9.816  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 10.472 ; 10.226 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 9.815  ; 9.604  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 10.877 ; 10.579 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 11.140 ; 10.824 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 6.425  ; 6.342  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.224  ; 5.141  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.224  ; 5.141  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 11.752 ; 11.652 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 12.816 ; 12.617 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 12.365 ; 12.244 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 14.072 ; 13.862 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 12.510 ; 12.355 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 11.752 ; 11.652 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 12.752 ; 12.632 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 14.069 ; 13.846 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 13.656 ; 13.470 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.223  ; 5.140  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 12.848 ; 12.738 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 14.164 ; 13.894 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 13.343 ; 13.129 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 14.102 ; 13.827 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 13.153 ; 12.989 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 12.848 ; 12.738 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 14.150 ; 13.984 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 13.859 ; 13.715 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 14.225 ; 14.013 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 12.582 ; 12.430 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 12.757 ; 12.568 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 12.943 ; 12.706 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 12.863 ; 12.670 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 12.757 ; 12.612 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 13.201 ; 13.029 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 12.582 ; 12.430 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 13.493 ; 13.315 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 13.891 ; 13.644 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.828  ; 3.683  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 7.344  ; 3.683  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.828  ; 5.745  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.918  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.918  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 2.364  ; 2.285  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 2.520  ; 2.410  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 2.464  ; 2.354  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 2.364  ; 2.285  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 2.544  ; 2.434  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 2.474  ; 2.364  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 2.489  ; 2.379  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 2.400  ; 2.321  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 2.425  ; 2.346  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 2.493  ; 2.383  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 2.487  ; 2.377  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 2.435  ; 2.356  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 2.514  ; 2.404  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 2.374  ; 2.295  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 2.374  ; 2.295  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 2.519  ; 2.409  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 2.481  ; 2.371  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 2.539  ; 2.429  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 5.418  ; 5.214  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 8.025  ; 7.798  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 5.418  ; 5.214  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 5.985  ; 5.766  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 7.747  ; 7.495  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 6.498  ; 6.282  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 6.540  ; 6.195  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 6.029  ; 5.717  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 6.668  ; 6.379  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 7.666  ; 7.088  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 7.940  ; 7.344  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 6.368  ; 6.081  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 7.978  ; 7.351  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 5.558  ; 5.325  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 8.193  ; 7.487  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 6.133  ; 5.857  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 5.824  ; 5.575  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 2.491  ; 2.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 2.554  ; 2.444  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 2.491  ; 2.381  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 2.509  ; 2.399  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 2.477  ; 2.367  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.702 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.778 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[1]      ; VGA_B[0]    ; 12.286 ;    ;    ; 12.353 ;
; SW[1]      ; VGA_B[1]    ; 11.733 ;    ;    ; 11.897 ;
; SW[1]      ; VGA_B[2]    ; 13.512 ;    ;    ; 13.584 ;
; SW[1]      ; VGA_B[3]    ; 11.885 ;    ;    ; 12.013 ;
; SW[1]      ; VGA_B[4]    ; 11.176 ;    ;    ; 11.348 ;
; SW[1]      ; VGA_B[5]    ; 12.211 ;    ;    ; 12.373 ;
; SW[1]      ; VGA_B[6]    ; 13.584 ;    ;    ; 13.639 ;
; SW[1]      ; VGA_B[7]    ; 13.161 ;    ;    ; 13.243 ;
; SW[1]      ; VGA_G[0]    ; 13.690 ;    ;    ; 13.685 ;
; SW[1]      ; VGA_G[1]    ; 12.836 ;    ;    ; 12.888 ;
; SW[1]      ; VGA_G[2]    ; 13.625 ;    ;    ; 13.615 ;
; SW[1]      ; VGA_G[3]    ; 12.638 ;    ;    ; 12.743 ;
; SW[1]      ; VGA_G[4]    ; 12.310 ;    ;    ; 12.483 ;
; SW[1]      ; VGA_G[5]    ; 13.666 ;    ;    ; 13.780 ;
; SW[1]      ; VGA_G[6]    ; 13.373 ;    ;    ; 13.499 ;
; SW[1]      ; VGA_G[7]    ; 13.745 ;    ;    ; 13.811 ;
; SW[1]      ; VGA_R[0]    ; 12.225 ;    ;    ; 12.306 ;
; SW[1]      ; VGA_R[1]    ; 12.338 ;    ;    ; 12.382 ;
; SW[1]      ; VGA_R[2]    ; 12.334 ;    ;    ; 12.409 ;
; SW[1]      ; VGA_R[3]    ; 12.144 ;    ;    ; 12.282 ;
; SW[1]      ; VGA_R[4]    ; 12.688 ;    ;    ; 12.784 ;
; SW[1]      ; VGA_R[5]    ; 12.042 ;    ;    ; 12.160 ;
; SW[1]      ; VGA_R[6]    ; 12.991 ;    ;    ; 13.083 ;
; SW[1]      ; VGA_R[7]    ; 13.406 ;    ;    ; 13.425 ;
+------------+-------------+--------+----+----+--------+


+------------------------------------------------------+
; Minimum Propagation Delay                            ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[1]      ; VGA_B[0]    ; 11.681 ;    ;    ; 11.741 ;
; SW[1]      ; VGA_B[1]    ; 11.230 ;    ;    ; 11.368 ;
; SW[1]      ; VGA_B[2]    ; 12.937 ;    ;    ; 12.986 ;
; SW[1]      ; VGA_B[3]    ; 11.375 ;    ;    ; 11.479 ;
; SW[1]      ; VGA_B[4]    ; 10.617 ;    ;    ; 10.776 ;
; SW[1]      ; VGA_B[5]    ; 11.617 ;    ;    ; 11.756 ;
; SW[1]      ; VGA_B[6]    ; 12.934 ;    ;    ; 12.970 ;
; SW[1]      ; VGA_B[7]    ; 12.521 ;    ;    ; 12.594 ;
; SW[1]      ; VGA_G[0]    ; 13.029 ;    ;    ; 13.018 ;
; SW[1]      ; VGA_G[1]    ; 12.208 ;    ;    ; 12.253 ;
; SW[1]      ; VGA_G[2]    ; 12.967 ;    ;    ; 12.951 ;
; SW[1]      ; VGA_G[3]    ; 12.018 ;    ;    ; 12.113 ;
; SW[1]      ; VGA_G[4]    ; 11.713 ;    ;    ; 11.862 ;
; SW[1]      ; VGA_G[5]    ; 13.015 ;    ;    ; 13.108 ;
; SW[1]      ; VGA_G[6]    ; 12.724 ;    ;    ; 12.839 ;
; SW[1]      ; VGA_G[7]    ; 13.090 ;    ;    ; 13.137 ;
; SW[1]      ; VGA_R[0]    ; 11.622 ;    ;    ; 11.692 ;
; SW[1]      ; VGA_R[1]    ; 11.808 ;    ;    ; 11.830 ;
; SW[1]      ; VGA_R[2]    ; 11.728 ;    ;    ; 11.794 ;
; SW[1]      ; VGA_R[3]    ; 11.622 ;    ;    ; 11.736 ;
; SW[1]      ; VGA_R[4]    ; 12.066 ;    ;    ; 12.153 ;
; SW[1]      ; VGA_R[5]    ; 11.447 ;    ;    ; 11.554 ;
; SW[1]      ; VGA_R[6]    ; 12.358 ;    ;    ; 12.439 ;
; SW[1]      ; VGA_R[7]    ; 12.756 ;    ;    ; 12.768 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.512 ; 3.347 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.536 ; 4.371 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.876 ; 3.711 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.204 ; 4.039 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.868 ; 3.703 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.204 ; 4.039 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.191 ; 4.026 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.191 ; 4.026 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.528 ; 4.363 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.851 ; 3.686 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.851 ; 3.686 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.862 ; 3.697 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.855 ; 3.690 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.862 ; 3.697 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.512 ; 3.347 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.783 ; 3.653 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.851 ; 3.686 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.989 ; 2.824 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.971 ; 3.806 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.338 ; 3.173 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.653 ; 3.488 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.330 ; 3.165 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.653 ; 3.488 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.640 ; 3.475 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.640 ; 3.475 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.964 ; 3.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.314 ; 3.149 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.314 ; 3.149 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.324 ; 3.159 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.318 ; 3.153 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.324 ; 3.159 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.989 ; 2.824 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.245 ; 3.115 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.314 ; 3.149 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.371     ; 3.536     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.362     ; 4.527     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.725     ; 3.890     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.044     ; 4.209     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.716     ; 3.881     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.044     ; 4.209     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.029     ; 4.194     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.029     ; 4.194     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.353     ; 4.518     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.699     ; 3.864     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.699     ; 3.864     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.712     ; 3.877     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.706     ; 3.871     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.712     ; 3.877     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.371     ; 3.536     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.669     ; 3.799     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.699     ; 3.864     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.846     ; 3.011     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.798     ; 3.963     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.186     ; 3.351     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.492     ; 3.657     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.178     ; 3.343     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.492     ; 3.657     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.479     ; 3.644     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.479     ; 3.644     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.789     ; 3.954     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.161     ; 3.326     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.161     ; 3.326     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.174     ; 3.339     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.168     ; 3.333     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.174     ; 3.339     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.846     ; 3.011     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.131     ; 3.261     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.161     ; 3.326     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                 ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CCD_MCLK~_Duplicate_2                     ; -1.949 ; -88.758       ;
; CLOCK_50                                  ; -1.562 ; -80.733       ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.200 ; -25.202       ;
; GPIO[10]                                  ; -1.051 ; -92.495       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 5.098  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; CLOCK_50                                  ; -1.446 ; -3.454        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.145  ; 0.000         ;
; CCD_MCLK~_Duplicate_2                     ; 0.180  ; 0.000         ;
; GPIO[10]                                  ; 0.181  ; 0.000         ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 0.182  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                              ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -0.877 ; -81.804       ;
; CCD_MCLK~_Duplicate_2                     ; -0.266 ; -23.613       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 6.268  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                              ;
+-------------------------------------------+-------+---------------+
; Clock                                     ; Slack ; End Point TNS ;
+-------------------------------------------+-------+---------------+
; CCD_MCLK~_Duplicate_2                     ; 0.350 ; 0.000         ;
; GPIO[10]                                  ; 0.514 ; 0.000         ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 2.935 ; 0.000         ;
+-------------------------------------------+-------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                   ;
+-------------------------------------------+--------+---------------+
; Clock                                     ; Slack  ; End Point TNS ;
+-------------------------------------------+--------+---------------+
; GPIO[10]                                  ; -3.000 ; -408.694      ;
; CCD_MCLK~_Duplicate_2                     ; -1.000 ; -139.000      ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -1.000 ; -49.000       ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; 4.753  ; 0.000         ;
; CLOCK_50                                  ; 9.265  ; 0.000         ;
+-------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                   ; To Node                                                                                                                                                   ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; -1.949 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.832      ;
; -1.942 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.825      ;
; -1.914 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.799      ;
; -1.912 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.797      ;
; -1.859 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.744      ;
; -1.855 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.738      ;
; -1.840 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.723      ;
; -1.809 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.692      ;
; -1.790 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.673      ;
; -1.781 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.666      ;
; -1.768 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.651      ;
; -1.757 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.678      ;
; -1.746 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.667      ;
; -1.741 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.626      ;
; -1.717 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.600      ;
; -1.702 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.585      ;
; -1.701 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.586      ;
; -1.699 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.620      ;
; -1.695 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.580      ;
; -1.670 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.591      ;
; -1.657 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 2.531      ;
; -1.643 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.526      ;
; -1.642 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.527      ;
; -1.625 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.546      ;
; -1.623 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.544      ;
; -1.605 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.526      ;
; -1.590 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.511      ;
; -1.550 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.469      ;
; -1.550 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 2.424      ;
; -1.532 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.054     ; 2.417      ;
; -1.491 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 2.365      ;
; -1.470 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.066     ; 2.391      ;
; -1.466 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 2.340      ;
; -1.441 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.360      ;
; -1.416 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.065     ; 2.290      ;
; -1.403 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                             ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.062     ; 2.280      ;
; -1.391 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.310      ;
; -1.243 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.162      ;
; -1.211 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 2.147      ;
; -1.199 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 2.143      ;
; -1.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 2.140      ;
; -1.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 2.133      ;
; -1.186 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 2.130      ;
; -1.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 2.111      ;
; -1.174 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.093      ;
; -1.159 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.078      ;
; -1.152 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.071      ;
; -1.143 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 2.087      ;
; -1.133 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 2.077      ;
; -1.131 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 2.061      ;
; -1.131 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 2.061      ;
; -1.131 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 2.061      ;
; -1.131 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.057     ; 2.061      ;
; -1.100 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 2.036      ;
; -1.097 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 2.016      ;
; -1.097 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 2.033      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.080 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.131      ;
; -1.078 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.018      ;
; -1.075 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.015      ;
; -1.072 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.012      ;
; -1.069 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.009      ;
; -1.065 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.005      ;
; -1.062 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.002      ;
; -1.062 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 2.002      ;
; -1.059 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.096      ; 2.164      ;
; -1.059 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.999      ;
; -1.053 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|oRequest                                                                                                                                ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.068     ; 1.972      ;
; -1.046 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.990      ;
; -1.043 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.987      ;
; -1.025 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.051     ; 1.961      ;
; -1.022 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.962      ;
; -1.021 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.965      ;
; -1.020 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.964      ;
; -1.017 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.961      ;
; -1.016 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.956      ;
; -1.011 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.955      ;
; -1.009 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.949      ;
; -1.006 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.946      ;
; -0.994 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.056     ; 1.925      ;
; -0.994 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.048     ; 1.933      ;
; -0.993 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.933      ;
; -0.991 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.048     ; 1.930      ;
; -0.990 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.047     ; 1.930      ;
; -0.990 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; -0.043     ; 1.934      ;
; -0.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.098      ; 2.039      ;
; -0.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.098      ; 2.039      ;
; -0.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.098      ; 2.039      ;
; -0.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.098      ; 2.039      ;
; -0.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.098      ; 2.039      ;
; -0.986 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.098      ; 2.039      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                   ; To Node               ; Launch Clock          ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.562 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.743      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.518 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.701      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.490 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.673      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.478 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.659      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.471 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.657      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.427 ; VGA_Controller:u1|V_Cont[8] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.615      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.423 ; VGA_Controller:u1|V_Cont[7] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.606      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.419 ; VGA_Controller:u1|H_Cont[0] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.600      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.416 ; VGA_Controller:u1|H_Cont[9] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.597      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.399 ; VGA_Controller:u1|V_Cont[5] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.789     ; 1.587      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.395 ; VGA_Controller:u1|H_Cont[6] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.796     ; 1.576      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[2]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[1]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[7]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[9]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[6]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[8]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.394 ; VGA_Controller:u1|V_Cont[3] ; Detection:d1|blue[4]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.794     ; 1.577      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|green[0] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|green[1] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|green[2] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|green[5] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|green[8] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|green[9] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[3]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[0]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.387 ; VGA_Controller:u1|H_Cont[7] ; Detection:d1|blue[5]  ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.791     ; 1.573      ;
; -1.372 ; VGA_Controller:u1|H_Cont[8] ; Detection:d1|green[3] ; CCD_MCLK~_Duplicate_2 ; CLOCK_50    ; 1.000        ; -0.790     ; 1.559      ;
+--------+-----------------------------+-----------------------+-----------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.200 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 2.091      ;
; -1.100 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.993      ;
; -1.081 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.972      ;
; -1.075 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.968      ;
; -0.970 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.861      ;
; -0.964 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.855      ;
; -0.956 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.849      ;
; -0.917 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.048     ; 1.808      ;
; -0.901 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.794      ;
; -0.861 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.754      ;
; -0.853 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.746      ;
; -0.849 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.742      ;
; -0.798 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.691      ;
; -0.783 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 1.720      ;
; -0.752 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.645      ;
; -0.751 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.644      ;
; -0.703 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.596      ;
; -0.685 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.631      ;
; -0.682 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.575      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.652 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.596      ;
; -0.649 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 1.586      ;
; -0.585 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 1.522      ;
; -0.585 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.533      ;
; -0.581 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.046     ; 1.474      ;
; -0.566 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.512      ;
; -0.560 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.039     ; 1.508      ;
; -0.533 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.050     ; 1.470      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.528 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.472      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.522 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.468      ;
; -0.509 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.455      ;
; -0.509 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.455      ;
; -0.509 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.455      ;
; -0.509 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.455      ;
; -0.509 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.455      ;
; -0.498 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.037     ; 1.448      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.489 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.435      ;
; -0.477 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.431      ;
; -0.477 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.431      ;
; -0.477 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.431      ;
; -0.477 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.033     ; 1.431      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.043     ; 1.420      ;
; -0.476 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.422      ;
; -0.476 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.422      ;
; -0.476 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.000        ; -0.041     ; 1.422      ;
+--------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                    ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.051 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.089     ; 1.991      ;
; -1.051 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.089     ; 1.991      ;
; -1.049 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.086     ; 1.992      ;
; -1.023 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 2.027      ;
; -1.023 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 2.027      ;
; -1.021 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.022     ; 2.028      ;
; -1.020 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.841      ;
; -1.020 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.841      ;
; -1.018 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.205     ; 1.842      ;
; -1.017 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.838      ;
; -1.017 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.838      ;
; -1.015 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.205     ; 1.839      ;
; -0.994 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.190     ; 1.833      ;
; -0.994 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.190     ; 1.833      ;
; -0.993 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.997      ;
; -0.993 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.997      ;
; -0.992 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.187     ; 1.834      ;
; -0.991 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.089     ; 1.931      ;
; -0.991 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.089     ; 1.931      ;
; -0.991 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.022     ; 1.998      ;
; -0.989 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.086     ; 1.932      ;
; -0.984 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.190     ; 1.823      ;
; -0.984 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.190     ; 1.823      ;
; -0.982 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.187     ; 1.824      ;
; -0.972 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.066     ; 1.913      ;
; -0.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.845      ;
; -0.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.845      ;
; -0.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.845      ;
; -0.963 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.845      ;
; -0.956 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.777      ;
; -0.956 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.777      ;
; -0.954 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.205     ; 1.778      ;
; -0.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.695      ;
; -0.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.695      ;
; -0.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.695      ;
; -0.932 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.695      ;
; -0.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.692      ;
; -0.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.692      ;
; -0.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.692      ;
; -0.929 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.692      ;
; -0.908 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.066     ; 1.849      ;
; -0.906 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.687      ;
; -0.906 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.687      ;
; -0.906 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.687      ;
; -0.906 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.687      ;
; -0.904 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.066     ; 1.845      ;
; -0.903 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.785      ;
; -0.903 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.785      ;
; -0.903 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.785      ;
; -0.903 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.125     ; 1.785      ;
; -0.899 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.881      ;
; -0.899 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.881      ;
; -0.899 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.881      ;
; -0.899 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.881      ;
; -0.896 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.677      ;
; -0.896 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.677      ;
; -0.896 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.677      ;
; -0.896 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.226     ; 1.677      ;
; -0.895 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.018     ; 1.884      ;
; -0.882 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                             ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.044     ; 1.845      ;
; -0.880 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.089     ; 1.820      ;
; -0.880 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.089     ; 1.820      ;
; -0.878 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.086     ; 1.821      ;
; -0.874 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.018     ; 1.863      ;
; -0.869 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.851      ;
; -0.869 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.851      ;
; -0.869 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.851      ;
; -0.869 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.851      ;
; -0.868 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.631      ;
; -0.868 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.631      ;
; -0.868 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.631      ;
; -0.868 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.244     ; 1.631      ;
; -0.867 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.688      ;
; -0.867 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.688      ;
; -0.865 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.205     ; 1.689      ;
; -0.863 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.684      ;
; -0.863 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.684      ;
; -0.861 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.682      ;
; -0.861 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.208     ; 1.682      ;
; -0.861 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.205     ; 1.685      ;
; -0.861 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.081     ; 1.809      ;
; -0.861 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.081     ; 1.809      ;
; -0.859 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.205     ; 1.683      ;
; -0.859 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.078     ; 1.810      ;
; -0.851 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.044     ; 1.814      ;
; -0.850 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.081     ; 1.798      ;
; -0.850 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.081     ; 1.798      ;
; -0.848 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.078     ; 1.799      ;
; -0.848 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.071     ; 1.806      ;
; -0.848 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.071     ; 1.806      ;
; -0.846 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.068     ; 1.807      ;
; -0.842 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.049     ; 1.800      ;
; -0.842 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.049     ; 1.800      ;
; -0.841 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.845      ;
; -0.841 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.025     ; 1.845      ;
; -0.840 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.066     ; 1.781      ;
; -0.839 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.022     ; 1.846      ;
; -0.837 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                            ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.078     ; 1.766      ;
; -0.836 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                            ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.066     ; 1.777      ;
; -0.832 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_we_reg       ; GPIO[10]     ; GPIO[10]    ; 1.000        ; -0.067     ; 1.794      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                        ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                      ; To Node                              ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.098 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.822     ; 3.017      ;
; 5.102 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mWR           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 2.998      ;
; 5.102 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 2.998      ;
; 5.102 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|WR_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 2.998      ;
; 5.105 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[19]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 2.991      ;
; 5.105 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[20]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 2.991      ;
; 5.105 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[21]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 2.991      ;
; 5.105 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[22]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.841     ; 2.991      ;
; 5.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mRD           ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 2.976      ;
; 5.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[0]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 2.976      ;
; 5.124 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|RD_MASK[1]    ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.837     ; 2.976      ;
; 5.201 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[8]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 2.901      ;
; 5.201 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[9]      ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 2.901      ;
; 5.201 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[10]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 2.901      ;
; 5.201 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[11]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 2.901      ;
; 5.201 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[14]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 2.901      ;
; 5.201 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[18]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.835     ; 2.901      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.211 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.883      ;
; 5.223 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[12]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.875      ;
; 5.223 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[13]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.875      ;
; 5.223 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[15]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.875      ;
; 5.223 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[16]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.875      ;
; 5.223 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|mADDR[17]     ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.875      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.286 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.839     ; 2.812      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[8]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[12] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[9]  ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[10] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[11] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[14] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[13] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[15] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[17] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[16] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[18] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[20] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[19] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[21] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 5.407 ; Reset_Delay:u2|oRST_0                                                                                                          ; Sdram_Control_4Port:u6|rWR2_ADDR[22] ; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.843     ; 2.687      ;
; 6.544 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.054     ; 3.389      ;
; 6.544 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.054     ; 3.389      ;
; 6.544 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.054     ; 3.389      ;
; 6.544 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.054     ; 3.389      ;
; 6.547 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.050     ; 3.390      ;
; 6.547 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.050     ; 3.390      ;
; 6.547 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.050     ; 3.390      ;
; 6.562 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.050     ; 3.375      ;
; 6.562 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|RD_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.050     ; 3.375      ;
; 6.562 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1] ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.050     ; 3.375      ;
; 6.582 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[19]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.053     ; 3.352      ;
; 6.582 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[20]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.053     ; 3.352      ;
; 6.582 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[21]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.053     ; 3.352      ;
; 6.582 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mADDR[22]     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.053     ; 3.352      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mWR           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.353      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|WR_MASK[1]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.353      ;
; 6.585 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|WR_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.353      ;
; 6.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|mRD           ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.338      ;
; 6.600 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]  ; Sdram_Control_4Port:u6|RD_MASK[0]    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -0.049     ; 3.338      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                     ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+
; -1.446 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.550      ; 0.323      ;
; -1.440 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; 0.000        ; 1.528      ; 0.307      ;
; -0.955 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.550      ; 0.314      ;
; -0.933 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; CLOCK_50    ; -0.500       ; 1.528      ; 0.314      ;
; -0.341 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.536      ; 1.386      ;
; -0.227 ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; 0.000        ; 1.531      ; 1.495      ;
; 0.181  ; Reset_Delay:u2|oRST_0              ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.182  ; State_Control:sc1|state.RUN        ; State_Control:sc1|state.RUN        ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.041      ; 0.307      ;
; 0.188  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[0]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.314      ;
; 0.200  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.326      ;
; 0.201  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.327      ;
; 0.268  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CTRL_CLK    ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.394      ;
; 0.275  ; RAW2RGB:u4|mCCD_R[6]               ; Detection:d1|Rout[6]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.139      ; 0.528      ;
; 0.279  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK                           ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.536      ; 1.506      ;
; 0.290  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.416      ;
; 0.290  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.414      ;
; 0.291  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[8]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[12]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.291  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.417      ;
; 0.292  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.292  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.418      ;
; 0.293  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.293  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.419      ;
; 0.294  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.294  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.420      ;
; 0.299  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.425      ;
; 0.300  ; Reset_Delay:u2|Cont[11]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[1]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.426      ;
; 0.300  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.424      ;
; 0.301  ; Reset_Delay:u2|Cont[7]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.427      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.301  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.425      ;
; 0.302  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.428      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.302  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.426      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.303  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.427      ;
; 0.304  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.304  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.428      ;
; 0.310  ; Reset_Delay:u2|Cont[21]            ; Reset_Delay:u2|oRST_0              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.436      ;
; 0.330  ; RAW2RGB:u4|mCCD_R[9]               ; Detection:d1|Rout[9]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.160      ; 0.604      ;
; 0.366  ; RAW2RGB:u4|mCCD_R[5]               ; Detection:d1|Rout[5]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.141      ; 0.621      ;
; 0.367  ; RAW2RGB:u4|mCCD_B[1]               ; Detection:d1|Bout[1]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.150      ; 0.631      ;
; 0.378  ; RAW2RGB:u4|mCCD_B[5]               ; Detection:d1|Bout[5]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.109      ; 0.601      ;
; 0.385  ; RAW2RGB:u4|mCCD_B[6]               ; Detection:d1|Bout[6]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.109      ; 0.608      ;
; 0.393  ; RAW2RGB:u4|mCCD_B[7]               ; Detection:d1|Bout[7]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.108      ; 0.615      ;
; 0.408  ; RAW2RGB:u4|mCCD_G[7]               ; Detection:d1|Gout[6]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.584      ;
; 0.413  ; Reset_Delay:u2|oRST_2              ; Reset_Delay:u2|oRST_2              ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.537      ;
; 0.420  ; RAW2RGB:u4|mCCD_B[0]               ; Detection:d1|Bout[0]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.150      ; 0.684      ;
; 0.435  ; RAW2RGB:u4|mCCD_G[8]               ; Detection:d1|Gout[7]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.611      ;
; 0.435  ; RAW2RGB:u4|mCCD_B[9]               ; Detection:d1|Bout[9]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.162      ; 0.711      ;
; 0.436  ; RAW2RGB:u4|mCCD_G[10]              ; Detection:d1|Gout[9]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.612      ;
; 0.439  ; Reset_Delay:u2|Cont[10]            ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.565      ;
; 0.439  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.563      ;
; 0.440  ; Reset_Delay:u2|Cont[8]             ; Reset_Delay:u2|Cont[9]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.440  ; Reset_Delay:u2|Cont[12]            ; Reset_Delay:u2|Cont[13]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.440  ; Reset_Delay:u2|Cont[16]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.566      ;
; 0.441  ; Reset_Delay:u2|Cont[4]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441  ; Reset_Delay:u2|Cont[14]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.441  ; Reset_Delay:u2|Cont[6]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.567      ;
; 0.442  ; Reset_Delay:u2|Cont[2]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.442  ; Reset_Delay:u2|Cont[18]            ; Reset_Delay:u2|Cont[19]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.568      ;
; 0.446  ; RAW2RGB:u4|mCCD_G[9]               ; Detection:d1|Gout[8]               ; GPIO[10]                        ; CLOCK_50    ; 0.000        ; 0.062      ; 0.622      ;
; 0.448  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.572      ;
; 0.448  ; CCD_MCLK~_Duplicate_2              ; CCD_MCLK~_Duplicate_1              ; CCD_MCLK~_Duplicate_2           ; CLOCK_50    ; -0.500       ; 1.531      ; 1.670      ;
; 0.450  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[10]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.576      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.450  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.451  ; Reset_Delay:u2|Cont[20]            ; Reset_Delay:u2|Cont[21]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[4]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[14]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.577      ;
; 0.451  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.451  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.451  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.040      ; 0.575      ;
; 0.452  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[16]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[6]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[17]            ; Reset_Delay:u2|Cont[18]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.452  ; Reset_Delay:u2|Cont[19]            ; Reset_Delay:u2|Cont[20]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.578      ;
; 0.453  ; Reset_Delay:u2|Cont[9]             ; Reset_Delay:u2|Cont[11]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.453  ; Reset_Delay:u2|Cont[0]             ; Reset_Delay:u2|Cont[2]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.579      ;
; 0.454  ; Reset_Delay:u2|Cont[3]             ; Reset_Delay:u2|Cont[5]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454  ; Reset_Delay:u2|Cont[13]            ; Reset_Delay:u2|Cont[15]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.454  ; Reset_Delay:u2|Cont[1]             ; Reset_Delay:u2|Cont[3]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.580      ;
; 0.455  ; Reset_Delay:u2|Cont[15]            ; Reset_Delay:u2|Cont[17]            ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
; 0.455  ; Reset_Delay:u2|Cont[5]             ; Reset_Delay:u2|Cont[7]             ; CLOCK_50                        ; CLOCK_50    ; 0.000        ; 0.042      ; 0.581      ;
+--------+------------------------------------+------------------------------------+---------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                    ; To Node                                                                                                                                                      ; Launch Clock                              ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+
; 0.145 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.235      ; 0.484      ;
; 0.152 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.455      ;
; 0.158 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.235      ; 0.497      ;
; 0.161 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.486      ;
; 0.162 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.235      ; 0.501      ;
; 0.165 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.491      ;
; 0.167 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.222      ; 0.494      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.507      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                       ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; Sdram_Control_4Port:u6|Read                                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                             ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                              ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.307      ;
; 0.186 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.221      ; 0.511      ;
; 0.186 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.195      ; 0.485      ;
; 0.187 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                          ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3]  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                  ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                               ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                             ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.191 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.314      ;
; 0.193 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.317      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.317      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.199      ; 0.497      ;
; 0.194 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.317      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.040      ; 0.319      ;
; 0.195 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.039      ; 0.318      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0    ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.219      ; 0.519      ;
; 0.196 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.189      ; 0.489      ;
; 0.199 ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                         ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                 ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.195      ; 0.499      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                                ; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------+-------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                   ; To Node                                                                                                                                                     ; Launch Clock          ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.314      ;
; 0.188 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.316      ;
; 0.203 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.329      ;
; 0.205 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.332      ;
; 0.208 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.335      ;
; 0.209 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.334      ;
; 0.210 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.336      ;
; 0.211 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.337      ;
; 0.211 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.337      ;
; 0.212 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.337      ;
; 0.213 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.339      ;
; 0.246 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.372      ;
; 0.252 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.380      ;
; 0.260 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.384      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.386      ;
; 0.262 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.389      ;
; 0.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.388      ;
; 0.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.390      ;
; 0.272 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.397      ;
; 0.273 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.398      ;
; 0.274 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.399      ;
; 0.274 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.400      ;
; 0.279 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.404      ;
; 0.279 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.405      ;
; 0.281 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.408      ;
; 0.286 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.411      ;
; 0.289 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.415      ;
; 0.291 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.417      ;
; 0.305 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.430      ;
; 0.306 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.431      ;
; 0.310 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.437      ;
; 0.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.436      ;
; 0.312 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.439      ;
; 0.314 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.439      ;
; 0.314 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.439      ;
; 0.314 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.439      ;
; 0.315 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.442      ;
; 0.317 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.442      ;
; 0.318 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.444      ;
; 0.318 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.444      ;
; 0.319 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.446      ;
; 0.320 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.446      ;
; 0.321 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.447      ;
; 0.323 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.449      ;
; 0.324 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.450      ;
; 0.326 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.193      ; 0.623      ;
; 0.326 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.452      ;
; 0.328 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.040      ; 0.452      ;
; 0.329 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.456      ;
; 0.330 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.176      ; 0.610      ;
; 0.331 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.044      ; 0.459      ;
; 0.333 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.460      ;
; 0.335 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.176      ; 0.615      ;
; 0.339 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.176      ; 0.619      ;
; 0.345 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.041      ; 0.470      ;
; 0.348 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.182      ; 0.634      ;
; 0.352 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.187      ; 0.643      ;
; 0.361 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.187      ; 0.652      ;
; 0.362 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.187      ; 0.653      ;
; 0.362 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.182      ; 0.648      ;
; 0.373 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.499      ;
; 0.373 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.499      ;
; 0.374 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.500      ;
; 0.374 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.500      ;
; 0.374 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.501      ;
; 0.375 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.176      ; 0.655      ;
; 0.376 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.043      ; 0.503      ;
; 0.377 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.503      ;
; 0.377 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CCD_MCLK~_Duplicate_2 ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.042      ; 0.503      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+-----------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'GPIO[10]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.279      ; 0.544      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CCD_Capture:u3|mSTART                                                                                                                         ; CCD_Capture:u3|mSTART                                                                                                                                      ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                      ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.314      ;
; 0.211 ; CCD_Capture:u3|Pre_FVAL                                                                                                                       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.319      ;
; 0.219 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.327      ;
; 0.231 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.339      ;
; 0.233 ; rCCD_DATA[2]                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.988      ; 1.305      ;
; 0.234 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.400      ;
; 0.237 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.082      ; 0.403      ;
; 0.245 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.392      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.382      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.278      ; 0.611      ;
; 0.249 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.279      ; 0.612      ;
; 0.251 ; Detection:d1|Bout[0]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.676      ;
; 0.252 ; Detection:d1|Bout[8]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.677      ;
; 0.259 ; Detection:d1|Bout[9]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.684      ;
; 0.259 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.392      ;
; 0.260 ; Detection:d1|Bout[2]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.685      ;
; 0.260 ; Detection:d1|Bout[5]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.289      ; 0.683      ;
; 0.261 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.394      ;
; 0.262 ; Detection:d1|Bout[1]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.687      ;
; 0.263 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.396      ;
; 0.263 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.131      ; 0.498      ;
; 0.264 ; Detection:d1|Bout[4]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.289      ; 0.687      ;
; 0.264 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.117      ; 0.485      ;
; 0.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.372      ;
; 0.264 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.372      ;
; 0.265 ; Detection:d1|Bout[6]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.289      ; 0.688      ;
; 0.266 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.292      ; 0.642      ;
; 0.267 ; Detection:d1|Bout[3]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.692      ;
; 0.267 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.400      ;
; 0.268 ; Detection:d1|Gout[8]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.294      ; 0.696      ;
; 0.269 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.045      ; 0.398      ;
; 0.272 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.117      ; 0.493      ;
; 0.274 ; Detection:d1|Bout[7]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.291      ; 0.699      ;
; 0.278 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.386      ;
; 0.280 ; Detection:d1|Gout[5]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.292      ; 0.706      ;
; 0.282 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.116      ; 0.482      ;
; 0.288 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.396      ;
; 0.289 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.094      ; 0.467      ;
; 0.290 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.099      ; 0.493      ;
; 0.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.130      ; 0.518      ;
; 0.304 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.015      ; 0.403      ;
; 0.306 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.414      ;
; 0.307 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.415      ;
; 0.308 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.130      ; 0.522      ;
; 0.309 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.074      ; 0.487      ;
; 0.309 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.417      ;
; 0.311 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.116      ; 0.511      ;
; 0.312 ; CCD_Capture:u3|X_Cont[2]                                                                                                                      ; CCD_Capture:u3|X_Cont[2]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.418      ;
; 0.313 ; CCD_Capture:u3|X_Cont[1]                                                                                                                      ; CCD_Capture:u3|X_Cont[1]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; CCD_Capture:u3|X_Cont[3]                                                                                                                      ; CCD_Capture:u3|X_Cont[3]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; CCD_Capture:u3|X_Cont[5]                                                                                                                      ; CCD_Capture:u3|X_Cont[5]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; CCD_Capture:u3|X_Cont[8]                                                                                                                      ; CCD_Capture:u3|X_Cont[8]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; CCD_Capture:u3|X_Cont[9]                                                                                                                      ; CCD_Capture:u3|X_Cont[9]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; CCD_Capture:u3|X_Cont[10]                                                                                                                     ; CCD_Capture:u3|X_Cont[10]                                                                                                                                  ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.419      ;
; 0.314 ; CCD_Capture:u3|X_Cont[4]                                                                                                                      ; CCD_Capture:u3|X_Cont[4]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; CCD_Capture:u3|X_Cont[6]                                                                                                                      ; CCD_Capture:u3|X_Cont[6]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.420      ;
; 0.315 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_datain_reg0   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.191      ; 0.610      ;
; 0.317 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.065      ; 0.486      ;
; 0.318 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.155      ; 0.557      ;
; 0.318 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.065      ; 0.487      ;
; 0.321 ; CCD_Capture:u3|X_Cont[7]                                                                                                                      ; CCD_Capture:u3|X_Cont[7]                                                                                                                                   ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.399      ;
; 0.322 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.049      ; 0.455      ;
; 0.323 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~porta_address_reg0 ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.065      ; 0.492      ;
; 0.324 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.433      ;
; 0.324 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                           ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                ; GPIO[10]     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.402      ;
; 0.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.025      ; 0.434      ;
; 0.325 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                            ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                        ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.155      ; 0.564      ;
; 0.326 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; GPIO[10]     ; GPIO[10]    ; 0.000        ; 0.024      ; 0.434      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                                                                                                     ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                                            ; To Node                                              ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.307      ;
; 0.199 ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.324      ;
; 0.216 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.341      ;
; 0.219 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.344      ;
; 0.219 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.344      ;
; 0.220 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.345      ;
; 0.251 ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.378      ;
; 0.257 ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.384      ;
; 0.262 ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.389      ;
; 0.305 ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.430      ;
; 0.309 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.434      ;
; 0.311 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.436      ;
; 0.311 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.436      ;
; 0.315 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.440      ;
; 0.315 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.440      ;
; 0.316 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.441      ;
; 0.318 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.443      ;
; 0.318 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.443      ;
; 0.319 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.444      ;
; 0.319 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.444      ;
; 0.320 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.445      ;
; 0.320 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.445      ;
; 0.321 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.321 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.321 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.451      ;
; 0.321 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.321 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.321 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.446      ;
; 0.322 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.447      ;
; 0.322 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.447      ;
; 0.322 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.447      ;
; 0.324 ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.451      ;
; 0.325 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.455      ;
; 0.328 ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.455      ;
; 0.331 ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.458      ;
; 0.332 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.457      ;
; 0.336 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.461      ;
; 0.336 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.461      ;
; 0.340 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.465      ;
; 0.340 ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.465      ;
; 0.346 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.471      ;
; 0.348 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.473      ;
; 0.351 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.476      ;
; 0.355 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.480      ;
; 0.357 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.040      ; 0.481      ;
; 0.373 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.492      ;
; 0.380 ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.037      ; 0.501      ;
; 0.383 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.508      ;
; 0.386 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.516      ;
; 0.388 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.513      ;
; 0.391 ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.518      ;
; 0.393 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.518      ;
; 0.393 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.518      ;
; 0.396 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mI2C_GO                            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.525      ;
; 0.397 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0001                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.526      ;
; 0.397 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.526      ;
; 0.400 ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.529      ;
; 0.410 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.539      ;
; 0.417 ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.544      ;
; 0.417 ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.043      ; 0.544      ;
; 0.425 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.544      ;
; 0.440 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.565      ;
; 0.440 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.565      ;
; 0.462 ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.037      ; 0.583      ;
; 0.469 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.594      ;
; 0.469 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.594      ;
; 0.472 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.591      ;
; 0.472 ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.035      ; 0.591      ;
; 0.474 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.599      ;
; 0.475 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.600      ;
; 0.476 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.601      ;
; 0.478 ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.603      ;
; 0.479 ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.604      ;
; 0.480 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.605      ;
; 0.483 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.608      ;
; 0.485 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.610      ;
; 0.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0000                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.616      ;
; 0.491 ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mSetup_ST.0010                     ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.616      ;
; 0.495 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.625      ;
; 0.504 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.629      ;
; 0.509 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.638      ;
; 0.509 ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.046      ; 0.639      ;
; 0.524 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.649      ;
; 0.531 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.656      ;
; 0.532 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.657      ;
; 0.532 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.657      ;
; 0.535 ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.660      ;
; 0.535 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.041      ; 0.660      ;
; 0.541 ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.000        ; 0.045      ; 0.670      ;
+-------+------------------------------------------------------+------------------------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'GPIO[10]'                                                                                                                                                                                                                           ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.128     ; 1.726      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.128     ; 1.726      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.128     ; 1.726      ;
; -0.877 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.128     ; 1.726      ;
; -0.816 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.067     ; 1.726      ;
; -0.816 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.067     ; 1.726      ;
; -0.816 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.067     ; 1.726      ;
; -0.816 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; -0.067     ; 1.726      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.732 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.030      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.714 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.048      ; 1.739      ;
; -0.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 1.783      ;
; -0.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 1.783      ;
; -0.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 1.783      ;
; -0.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 1.783      ;
; -0.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 1.783      ;
; -0.704 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.102      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.674 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.132      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[6]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[7]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.670 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.136      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.719      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.719      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.145      ; 1.783      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.719      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.719      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.719      ;
; -0.661 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.081      ; 1.719      ;
; -0.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.080      ; 1.712      ;
; -0.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.080      ; 1.712      ;
; -0.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.080      ; 1.712      ;
; -0.655 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.080      ; 1.712      ;
; -0.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.113      ; 1.740      ;
; -0.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.113      ; 1.740      ;
; -0.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.113      ; 1.740      ;
; -0.650 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.113      ; 1.740      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.648 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.159      ; 1.784      ;
; -0.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.157      ; 1.779      ;
; -0.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.157      ; 1.779      ;
; -0.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.157      ; 1.779      ;
; -0.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.157      ; 1.779      ;
; -0.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[6]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.157      ; 1.779      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.123      ; 1.740      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.093      ; 1.708      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.161      ; 1.776      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.161      ; 1.776      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.161      ; 1.776      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.161      ; 1.776      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.161      ; 1.776      ;
; -0.638 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.093      ; 1.708      ;
; -0.625 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.141      ; 1.743      ;
; -0.625 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.141      ; 1.743      ;
; -0.625 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.141      ; 1.743      ;
; -0.625 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.141      ; 1.743      ;
; -0.625 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.141      ; 1.743      ;
; -0.622 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.133      ; 1.732      ;
; -0.622 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.133      ; 1.732      ;
; -0.622 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.133      ; 1.732      ;
; -0.622 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 1.000        ; 0.133      ; 1.732      ;
+--------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.959      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.266 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.972      ;
; -0.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.748      ; 1.977      ;
; -0.230 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.761      ; 1.990      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.623      ; 1.786      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.620      ; 1.783      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.623      ; 1.786      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.622      ; 1.785      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.623      ; 1.786      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.624      ; 1.787      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.773      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.773      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.773      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.609      ; 1.772      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.773      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.773      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.610      ; 1.773      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.186 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.596      ; 1.759      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.609      ; 1.771      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.609      ; 1.771      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.626      ; 1.788      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.609      ; 1.771      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.609      ; 1.771      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
; -0.185 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 1.000        ; 0.595      ; 1.757      ;
+--------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.268 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.974      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                            ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.271 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                           ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.934      ;
; 6.304 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.663     ; 1.992      ;
; 6.307 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.700     ; 1.952      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[3]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.332 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.786      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.771      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.771      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.771      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.771      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe17a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.821     ; 1.783      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.333 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.820     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[9]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[8]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.819     ; 1.784      ;
; 6.334 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:ws_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.818     ; 1.785      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.769      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.769      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.769      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.769      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.769      ;
; 6.335 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|wrptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 10.000       ; -1.833     ; 1.769      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                                                       ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                     ; Launch Clock ; Latch Clock           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.350 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.837      ; 1.301      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.355 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.835      ; 1.304      ;
; 0.442 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.826      ; 1.354      ;
; 0.507 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.843      ; 1.464      ;
; 0.507 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC~_Duplicate_1                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.843      ; 1.464      ;
; 0.578 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.825      ; 1.517      ;
; 0.612 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                               ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.817      ; 1.515      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.773      ; 1.623      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.773      ; 1.623      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.787      ; 1.637      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.790      ; 1.640      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.785      ; 1.635      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.787      ; 1.637      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.773      ; 1.623      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.787      ; 1.637      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.787      ; 1.637      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.773      ; 1.623      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.736 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.789      ; 1.639      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.615      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.615      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.615      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.615      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.615      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.764      ; 1.615      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.774      ; 1.625      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.760      ; 1.611      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
; 0.737 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; CCD_MCLK~_Duplicate_2 ; 0.000        ; 0.758      ; 1.609      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-----------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'GPIO[10]'                                                                                                                                                                                                                           ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.514 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.261      ; 0.889      ;
; 0.514 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.261      ; 0.889      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.539 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.034     ; 0.619      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[4]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.547 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[1]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.063      ; 0.724      ;
; 0.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.019      ; 0.844      ;
; 0.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.019      ; 0.844      ;
; 0.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.019      ; 0.844      ;
; 0.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.019      ; 0.844      ;
; 0.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.019      ; 0.844      ;
; 0.711 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.019      ; 0.844      ;
; 0.741 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.018      ; 0.873      ;
; 0.752 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.024     ; 0.842      ;
; 0.752 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.024     ; 0.842      ;
; 0.752 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.024     ; 0.842      ;
; 0.763 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.012     ; 0.865      ;
; 0.763 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.012     ; 0.865      ;
; 0.763 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.012     ; 0.865      ;
; 0.763 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.012     ; 0.865      ;
; 0.764 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.015     ; 0.863      ;
; 0.764 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.015     ; 0.863      ;
; 0.764 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[8]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.015     ; 0.863      ;
; 0.764 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.015     ; 0.863      ;
; 0.764 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.015     ; 0.863      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                  ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|mSTART                                                                                                                                        ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.778 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|Pre_FVAL                                                                                                                                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.007     ; 0.885      ;
; 0.786 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                         ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.036     ; 0.864      ;
; 0.786 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.036     ; 0.864      ;
; 0.786 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[2]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.036     ; 0.864      ;
; 0.786 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_1[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.036     ; 0.864      ;
; 0.786 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                       ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.036     ; 0.864      ;
; 0.786 ; Reset_Delay:u2|oRST_1 ; RAW2RGB:u4|mDVAL                                                                                                                                             ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.036     ; 0.864      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[0]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[10]                                                                                                                                    ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[9]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[8]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[7]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[6]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[5]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[4]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[3]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[2]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 0.851 ; Reset_Delay:u2|oRST_1 ; CCD_Capture:u3|X_Cont[1]                                                                                                                                     ; CLOCK_50     ; GPIO[10]    ; 0.000        ; -0.077     ; 0.888      ;
; 1.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[7] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.322      ; 1.626      ;
; 1.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[1]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.322      ; 1.626      ;
; 1.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.322      ; 1.626      ;
; 1.190 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[2]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.322      ; 1.626      ;
; 1.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.265      ; 1.579      ;
; 1.200 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[4]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.265      ; 1.579      ;
; 1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.585      ;
; 1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.585      ;
; 1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.585      ;
; 1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.585      ;
; 1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.585      ;
; 1.204 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.267      ; 1.585      ;
; 1.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[1] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.275      ; 1.595      ;
; 1.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[3] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.275      ; 1.595      ;
; 1.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[2] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.275      ; 1.595      ;
; 1.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[0] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.275      ; 1.595      ;
; 1.206 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[7]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.275      ; 1.595      ;
; 1.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[9] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.296      ; 1.627      ;
; 1.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[5] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.296      ; 1.627      ;
; 1.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_3md:ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a[4] ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.296      ; 1.627      ;
; 1.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[0]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.296      ; 1.627      ;
; 1.217 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|delayed_wrptr_g[5]                                          ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.296      ; 1.627      ;
; 1.222 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; CLOCK_50     ; GPIO[10]    ; 0.000        ; 0.257      ; 1.593      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                                                        ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                      ; Launch Clock ; Latch Clock                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.492     ; 1.627      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.935 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.489     ; 1.630      ;
; 2.936 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.520     ; 1.600      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.495     ; 1.626      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[0]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[1]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[2]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[3]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[4]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[5]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[6]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_brp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[7]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.522     ; 1.599      ;
; 2.937 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|dffpipe_oe9:rs_bwp|dffe11a[8]                               ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.523     ; 1.598      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.540     ; 1.582      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.536     ; 1.586      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.536     ; 1.586      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.536     ; 1.586      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.536     ; 1.586      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.542     ; 1.580      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.542     ; 1.580      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.538     ; 1.584      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.538     ; 1.584      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.538     ; 1.584      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.538     ; 1.584      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.538     ; 1.584      ;
; 2.938 ; Reset_Delay:u2|oRST_0 ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; CLOCK_50     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000        ; -1.538     ; 1.584      ;
+-------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'GPIO[10]'                                                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock    ; Clock Edge ; Target                                                                                                                                                    ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; GPIO[10] ; Rise       ; GPIO[10]                                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Pre_FVAL                                                                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[10]                                                                                                                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[1]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[2]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[3]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[4]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[5]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[6]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[7]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[8]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|X_Cont[9]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[1]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[5]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[6]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[8]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; CCD_Capture:u3|mSTART                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[11]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[12]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[13]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[14]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[15]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[16]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[17]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[18]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[19]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|q_b[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a1~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a3~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a5~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|altsyncram_mq81:altsyncram2|ram_block3a7~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_2pn:auto_generated|cntr_lvf:cntr1|counter_reg_bit[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[1]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[2]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[3]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[4]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; GPIO[10] ; Rise       ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                      ;
+--------+--------------+----------------+------------+----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CCD_MCLK~_Duplicate_2'                                                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                 ; Clock Edge ; Target                                                                                                                                                      ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~portb_address_reg0   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[0]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[1]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[2]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[3]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[4]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[5]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[6]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[7]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[8]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|rdptr_g[9]                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[7] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[8] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|alt_synch_pipe_2md:rs_dgwp|dffpipe_pe9:dffpipe12|dffe14a[9] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; CCD_MCLK~_Duplicate_2 ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                             ;
+--------+--------------+----------------+------------+-----------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'                                                                                    ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                           ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|END              ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~_Duplicate_1 ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[12]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]           ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]            ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]    ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[0]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[1]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[2]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[3]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[4]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|LUT_INDEX[5]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[0]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[10]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[11]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[12]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[13]                      ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[1]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[3]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[4]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[5]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[6]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[7]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[8]                       ;
; 0.200  ; 0.384        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_DATA[9]                       ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1             ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2             ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3             ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mI2C_GO                            ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0000                     ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0001                     ;
; 0.201  ; 0.385        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|mSetup_ST.0010                     ;
; 0.203  ; 0.387        ; 0.184          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK             ;
; 0.204  ; 0.359        ; 0.155          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO              ;
; 0.373  ; 0.373        ; 0.000          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|u0|SDO|clk                                        ;
; 0.380  ; 0.380        ; 0.000          ; Low Pulse Width ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; Rise       ; u7|LUT_INDEX[0]|clk                                  ;
+--------+--------------+----------------+-----------------+---------------------------------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|sdram_pll1|altpll_component|pll|clk[0]'                                                                                                                                                                                          ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                     ; Clock Edge ; Target                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_address_reg0  ;
; 4.753 ; 4.983        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_we_reg        ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.754 ; 4.984        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a2~porta_datain_reg0   ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.778 ; 5.008        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|PM_STOP                                                                                                                             ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[0]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[10]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[11]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[12]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[13]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[14]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[15]                          ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[1]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[2]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[3]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[4]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[5]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[6]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[7]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[8]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|q_b[9]                           ;
; 4.779 ; 5.009        ; 0.230          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|altsyncram_mf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                            ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|RAS_N                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                             ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[5]                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                               ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_initial                                                                                                         ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                              ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                            ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                        ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                        ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                ;
; 4.779 ; 4.995        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                     ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                     ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                     ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]               ;
; 4.780 ; 4.996        ; 0.216          ; High Pulse Width ; u6|sdram_pll1|altpll_component|pll|clk[0] ; Rise       ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_87o1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]               ;
+-------+--------------+----------------+------------------+-------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                 ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[4]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[5]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[6]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[0]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[1]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[2]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[3]               ;
; 9.265 ; 9.449        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[5]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; CCD_MCLK~_Duplicate_2              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[0]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[1]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[2]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[3]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[7]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[8]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Bout[9]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[4]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[6]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[7]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[8]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Gout[9]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[0]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[1]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[2]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[3]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[5]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[6]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[7]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[8]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[9]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[1]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[2]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[4]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[6]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[7]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[8]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[9]               ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]            ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]             ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1              ;
; 9.266 ; 9.450        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|Rout[4]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[0]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[3]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|blue[5]               ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[0]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[1]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[2]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[3]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[4]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[5]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[6]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[7]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[8]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|green[9]              ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[0]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[1]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[2]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[3]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[4]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[5]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[6]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[7]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[8]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Detection:d1|red[9]                ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15] ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]  ;
; 9.267 ; 9.451        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]  ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; 1.216  ; 1.916  ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; 1.216  ; 1.916  ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; 1.039  ; 1.678  ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; 1.953  ; 2.594  ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; 1.953  ; 2.594  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -0.563 ; -0.014 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -0.564 ; -0.015 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -0.387 ; 0.162  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -0.538 ; 0.011  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -0.377 ; 0.172  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -0.528 ; 0.021  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -0.689 ; -0.140 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -0.765 ; -0.216 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -0.755 ; -0.206 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 1.245  ; 1.917  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 1.245  ; 1.917  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.525  ; 1.336  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 0.525  ; 1.336  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.067  ; 2.873  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.067  ; 2.873  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 0.769  ; 1.320  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 0.706  ; 1.257  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 0.722  ; 1.273  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 0.696  ; 1.247  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 0.718  ; 1.269  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 0.728  ; 1.279  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 0.697  ; 1.248  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 0.715  ; 1.266  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 0.725  ; 1.276  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 0.742  ; 1.293  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 0.743  ; 1.294  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 0.722  ; 1.273  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 0.769  ; 1.320  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 0.749  ; 1.300  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; -0.794 ; -1.431 ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; -0.976 ; -1.665 ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; -0.794 ; -1.431 ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; -1.521 ; -2.154 ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; -1.521 ; -2.154 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; 0.899  ; 0.350  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 0.667  ; 0.118  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 0.899  ; 0.350  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 0.668  ; 0.119  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 0.484  ; -0.065 ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 0.642  ; 0.093  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 0.474  ; -0.075 ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 0.632  ; 0.083  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 0.799  ; 0.250  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 0.899  ; 0.350  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 0.879  ; 0.330  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 0.459  ; -0.090 ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 0.869  ; 0.320  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -0.995 ; -1.663 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -0.995 ; -1.663 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.058 ; -0.805 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.058 ; -0.805 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.676 ; -2.439 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.676 ; -2.439 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.374 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.384 ; -0.935 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.401 ; -0.952 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.374 ; -0.925 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.396 ; -0.947 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.406 ; -0.957 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.375 ; -0.926 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -0.394 ; -0.945 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -0.404 ; -0.955 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.421 ; -0.972 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.423 ; -0.974 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.401 ; -0.952 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.448 ; -0.999 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.429 ; -0.980 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 9.172  ; 9.282  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 8.515  ; 8.514  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 8.230  ; 8.226  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 9.147  ; 9.282  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 8.281  ; 8.275  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 7.925  ; 7.868  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 8.454  ; 8.456  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 9.172  ; 9.262  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 8.956  ; 9.038  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 7.211  ; 7.598  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 9.296  ; 9.397  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 9.230  ; 9.338  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 8.744  ; 8.807  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 9.198  ; 9.299  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 8.661  ; 8.717  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 8.525  ; 8.544  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 9.279  ; 9.386  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 9.091  ; 9.217  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 9.296  ; 9.397  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.942  ; 3.887  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 9.069  ; 9.166  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 8.454  ; 8.462  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 8.491  ; 8.531  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 8.530  ; 8.540  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 8.397  ; 8.428  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 8.697  ; 8.748  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 8.362  ; 8.369  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 8.893  ; 8.967  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 9.069  ; 9.166  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 4.001  ; 3.946  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.249  ; 3.194  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.249  ; 3.194  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 8.400  ; 8.345  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 7.743  ; 7.577  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 7.458  ; 7.289  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 8.375  ; 8.345  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 7.509  ; 7.338  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 7.153  ; 6.931  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 7.682  ; 7.519  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 8.400  ; 8.325  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 8.184  ; 8.101  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.254  ; 3.199  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 8.524  ; 8.460  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 8.458  ; 8.401  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 7.972  ; 7.870  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 8.426  ; 8.362  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 7.889  ; 7.780  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 7.753  ; 7.607  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 8.507  ; 8.449  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 8.319  ; 8.280  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 8.524  ; 8.460  ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 8.297  ; 8.229  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 7.682  ; 7.525  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 7.719  ; 7.594  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 7.758  ; 7.603  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 7.625  ; 7.491  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 7.925  ; 7.811  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 7.590  ; 7.432  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 8.121  ; 8.030  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 8.297  ; 8.229  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.317  ; 5.441  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 5.317  ; 5.441  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.653  ; 3.598  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.481  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.481  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.776  ; 1.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.749  ; 1.677  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.691  ; 1.619  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.603  ; 1.552  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.776  ; 1.704  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.701  ; 1.629  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.716  ; 1.644  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.641  ; 1.590  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.666  ; 1.615  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.721  ; 1.649  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.715  ; 1.643  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.676  ; 1.625  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.740  ; 1.668  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 1.748  ; 1.676  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 1.613  ; 1.562  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 1.748  ; 1.676  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.708  ; 1.636  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.768  ; 1.696  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 5.420  ; 5.712  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 5.416  ; 5.712  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.914  ; 4.082  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 4.337  ; 4.479  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 5.301  ; 5.565  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 4.590  ; 4.755  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 4.627  ; 4.919  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 4.488  ; 4.565  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 4.687  ; 4.851  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 5.163  ; 5.342  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 5.292  ; 5.494  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 4.570  ; 4.718  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 5.341  ; 5.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 4.403  ; 4.446  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 5.420  ; 5.610  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 4.389  ; 4.534  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 4.377  ; 4.476  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 1.782  ; 1.710  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 1.782  ; 1.710  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 1.718  ; 1.646  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.733  ; 1.661  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.703  ; 1.631  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.647 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.700 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 5.408  ; 5.536  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 5.854  ; 6.005  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 5.530  ; 5.657  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 6.474  ; 6.760  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 5.620  ; 5.760  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 5.408  ; 5.536  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 5.588  ; 5.736  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 6.365  ; 6.607  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 6.392  ; 6.657  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 6.924  ; 7.272  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 5.798  ; 5.977  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 6.604  ; 6.886  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 6.037  ; 6.242  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 6.488  ; 6.735  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 6.135  ; 6.354  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 5.798  ; 5.977  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 6.542  ; 6.812  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 6.664  ; 6.975  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 6.559  ; 6.823  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.842  ; 3.787  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 5.624  ; 5.791  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 5.721  ; 5.882  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 5.862  ; 6.038  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 5.812  ; 5.986  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 5.732  ; 5.915  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 5.963  ; 6.167  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 5.624  ; 5.791  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 6.217  ; 6.445  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 6.309  ; 6.561  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.901  ; 3.846  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 6.847  ; 6.639  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 7.413  ; 7.259  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 7.188  ; 7.024  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 8.068  ; 8.037  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 7.237  ; 7.070  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 6.847  ; 6.639  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 7.362  ; 7.201  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 8.050  ; 7.974  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 7.835  ; 7.762  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.195  ; 3.140  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 7.430  ; 7.285  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 8.099  ; 8.049  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 7.631  ; 7.539  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 8.068  ; 8.011  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 7.550  ; 7.452  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 7.430  ; 7.285  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 8.154  ; 8.095  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 7.964  ; 7.933  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 8.170  ; 8.105  ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 7.264  ; 7.119  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 7.354  ; 7.207  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 7.437  ; 7.313  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 7.426  ; 7.284  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 7.346  ; 7.215  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 7.587  ; 7.482  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 7.264  ; 7.119  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 7.774  ; 7.692  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 7.943  ; 7.884  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.568  ; 2.336  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.341  ; 2.336  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.568  ; 3.513  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.406  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.406  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.492  ; 1.421  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.436  ; 1.365  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.519  ; 1.448  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.446  ; 1.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.385  ; 1.335  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.410  ; 1.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.465  ; 1.394  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.419  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.484  ; 1.413  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 1.491  ; 1.420  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.453  ; 1.382  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.511  ; 1.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.005  ; 3.115  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 4.388  ; 4.725  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.005  ; 3.115  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.306  ; 3.474  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 4.235  ; 4.537  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.557  ; 3.775  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 3.570  ; 3.735  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 3.302  ; 3.453  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.642  ; 3.851  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 4.055  ; 4.277  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 4.187  ; 4.431  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 3.480  ; 3.664  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 4.212  ; 4.442  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 3.069  ; 3.195  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 4.304  ; 4.533  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 3.303  ; 3.488  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 3.200  ; 3.351  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 1.525  ; 1.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.477  ; 1.406  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.449  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+----------------------------------------------------+
; Propagation Delay                                  ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; VGA_B[0]    ; 7.250 ;    ;    ; 7.811 ;
; SW[1]      ; VGA_B[1]    ; 6.965 ;    ;    ; 7.523 ;
; SW[1]      ; VGA_B[2]    ; 7.882 ;    ;    ; 8.579 ;
; SW[1]      ; VGA_B[3]    ; 7.016 ;    ;    ; 7.572 ;
; SW[1]      ; VGA_B[4]    ; 6.660 ;    ;    ; 7.165 ;
; SW[1]      ; VGA_B[5]    ; 7.189 ;    ;    ; 7.753 ;
; SW[1]      ; VGA_B[6]    ; 7.907 ;    ;    ; 8.559 ;
; SW[1]      ; VGA_B[7]    ; 7.691 ;    ;    ; 8.335 ;
; SW[1]      ; VGA_G[0]    ; 7.965 ;    ;    ; 8.635 ;
; SW[1]      ; VGA_G[1]    ; 7.479 ;    ;    ; 8.104 ;
; SW[1]      ; VGA_G[2]    ; 7.933 ;    ;    ; 8.596 ;
; SW[1]      ; VGA_G[3]    ; 7.396 ;    ;    ; 8.014 ;
; SW[1]      ; VGA_G[4]    ; 7.260 ;    ;    ; 7.841 ;
; SW[1]      ; VGA_G[5]    ; 8.014 ;    ;    ; 8.683 ;
; SW[1]      ; VGA_G[6]    ; 7.826 ;    ;    ; 8.514 ;
; SW[1]      ; VGA_G[7]    ; 8.031 ;    ;    ; 8.694 ;
; SW[1]      ; VGA_R[0]    ; 7.189 ;    ;    ; 7.759 ;
; SW[1]      ; VGA_R[1]    ; 7.226 ;    ;    ; 7.828 ;
; SW[1]      ; VGA_R[2]    ; 7.265 ;    ;    ; 7.837 ;
; SW[1]      ; VGA_R[3]    ; 7.132 ;    ;    ; 7.725 ;
; SW[1]      ; VGA_R[4]    ; 7.432 ;    ;    ; 8.045 ;
; SW[1]      ; VGA_R[5]    ; 7.097 ;    ;    ; 7.666 ;
; SW[1]      ; VGA_R[6]    ; 7.628 ;    ;    ; 8.264 ;
; SW[1]      ; VGA_R[7]    ; 7.804 ;    ;    ; 8.463 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; VGA_B[0]    ; 6.901 ;    ;    ; 7.454 ;
; SW[1]      ; VGA_B[1]    ; 6.676 ;    ;    ; 7.219 ;
; SW[1]      ; VGA_B[2]    ; 7.556 ;    ;    ; 8.232 ;
; SW[1]      ; VGA_B[3]    ; 6.725 ;    ;    ; 7.265 ;
; SW[1]      ; VGA_B[4]    ; 6.335 ;    ;    ; 6.834 ;
; SW[1]      ; VGA_B[5]    ; 6.850 ;    ;    ; 7.396 ;
; SW[1]      ; VGA_B[6]    ; 7.538 ;    ;    ; 8.169 ;
; SW[1]      ; VGA_B[7]    ; 7.323 ;    ;    ; 7.957 ;
; SW[1]      ; VGA_G[0]    ; 7.587 ;    ;    ; 8.244 ;
; SW[1]      ; VGA_G[1]    ; 7.119 ;    ;    ; 7.734 ;
; SW[1]      ; VGA_G[2]    ; 7.556 ;    ;    ; 8.206 ;
; SW[1]      ; VGA_G[3]    ; 7.038 ;    ;    ; 7.647 ;
; SW[1]      ; VGA_G[4]    ; 6.918 ;    ;    ; 7.480 ;
; SW[1]      ; VGA_G[5]    ; 7.642 ;    ;    ; 8.290 ;
; SW[1]      ; VGA_G[6]    ; 7.452 ;    ;    ; 8.128 ;
; SW[1]      ; VGA_G[7]    ; 7.658 ;    ;    ; 8.300 ;
; SW[1]      ; VGA_R[0]    ; 6.842 ;    ;    ; 7.402 ;
; SW[1]      ; VGA_R[1]    ; 6.925 ;    ;    ; 7.508 ;
; SW[1]      ; VGA_R[2]    ; 6.914 ;    ;    ; 7.479 ;
; SW[1]      ; VGA_R[3]    ; 6.834 ;    ;    ; 7.410 ;
; SW[1]      ; VGA_R[4]    ; 7.075 ;    ;    ; 7.677 ;
; SW[1]      ; VGA_R[5]    ; 6.752 ;    ;    ; 7.314 ;
; SW[1]      ; VGA_R[6]    ; 7.262 ;    ;    ; 7.887 ;
; SW[1]      ; VGA_R[7]    ; 7.431 ;    ;    ; 8.079 ;
+------------+-------------+-------+----+----+-------+


+----------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.022 ; 1.929 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.579 ; 2.486 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.223 ; 2.130 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.400 ; 2.307 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.215 ; 2.122 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.400 ; 2.307 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.388 ; 2.295 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.388 ; 2.295 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.578 ; 2.485 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.200 ; 2.107 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.200 ; 2.107 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.215 ; 2.122 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.211 ; 2.118 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.215 ; 2.122 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.022 ; 1.929 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.135 ; 2.070 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.200 ; 2.107 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                        ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-------+-------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.253 ; 2.160 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.911 ; 1.818 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.081 ; 1.988 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.903 ; 1.810 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.081 ; 1.988 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.070 ; 1.977 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.070 ; 1.977 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.252 ; 2.159 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.889 ; 1.796 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.889 ; 1.796 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.904 ; 1.811 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.900 ; 1.807 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.904 ; 1.811 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.824 ; 1.759 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.889 ; 1.796 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-------+-------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                       ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.974     ; 2.067     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.609     ; 2.702     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.204     ; 2.297     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.406     ; 2.499     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.196     ; 2.289     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.406     ; 2.499     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.392     ; 2.485     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.392     ; 2.485     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.605     ; 2.698     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.179     ; 2.272     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.179     ; 2.272     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.198     ; 2.291     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.193     ; 2.286     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.198     ; 2.291     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.974     ; 2.067     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.150     ; 2.215     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.179     ; 2.272     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                               ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                           ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.668     ; 1.761     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.278     ; 2.371     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.890     ; 1.983     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.083     ; 2.176     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.881     ; 1.974     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.083     ; 2.176     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.070     ; 2.163     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.070     ; 2.163     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.274     ; 2.367     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.865     ; 1.958     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.865     ; 1.958     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.883     ; 1.976     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.879     ; 1.972     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.883     ; 1.976     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.668     ; 1.761     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.835     ; 1.900     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.865     ; 1.958     ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+------------+-----------+-----------+------------+-------------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                        ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+
; Clock                                      ; Setup     ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+
; Worst-case Slack                           ; -4.799    ; -2.793 ; -2.320   ; 0.350   ; -3.210              ;
;  CCD_MCLK~_Duplicate_2                     ; -4.799    ; 0.180  ; -1.418   ; 0.350   ; -2.693              ;
;  CLOCK_50                                  ; -4.008    ; -2.793 ; N/A      ; N/A     ; 9.265               ;
;  GPIO[10]                                  ; -3.226    ; 0.181  ; -2.320   ; 0.514   ; -3.210              ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -3.610    ; 0.182  ; N/A      ; N/A     ; -1.285              ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.893     ; 0.145  ; 3.100    ; 2.935   ; 4.707               ;
; Design-wide TNS                            ; -1006.327 ; -6.422 ; -425.869 ; 0.0     ; -659.274            ;
;  CCD_MCLK~_Duplicate_2                     ; -285.879  ; 0.000  ; -161.156 ; 0.000   ; -215.223            ;
;  CLOCK_50                                  ; -224.795  ; -6.422 ; N/A      ; N/A     ; 0.000               ;
;  GPIO[10]                                  ; -393.411  ; 0.000  ; -264.713 ; 0.000   ; -408.694            ;
;  I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; -102.242  ; 0.000  ; N/A      ; N/A     ; -62.965             ;
;  u6|sdram_pll1|altpll_component|pll|clk[0] ; 0.000     ; 0.000  ; 0.000    ; 0.000   ; 0.000               ;
+--------------------------------------------+-----------+--------+----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                               ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; 2.447  ; 2.951  ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; 2.447  ; 2.951  ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; 2.052  ; 2.428  ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; 3.824  ; 4.234  ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; 3.824  ; 4.234  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; -0.563 ; -0.014 ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; -0.564 ; -0.015 ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; -0.387 ; 0.162  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; -0.538 ; 0.011  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; -0.377 ; 0.172  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; -0.528 ; 0.021  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; -0.689 ; -0.140 ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; -0.785 ; -0.236 ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; -0.765 ; -0.216 ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; -0.363 ; 0.186  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; -0.755 ; -0.206 ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; 2.195  ; 2.644  ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; 2.195  ; 2.644  ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.290  ; 1.786  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 1.290  ; 1.786  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.316  ; 4.794  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.316  ; 4.794  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; 1.363  ; 1.542  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; 1.378  ; 1.557  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; 1.353  ; 1.532  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; 1.377  ; 1.556  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; 1.387  ; 1.566  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; 1.357  ; 1.536  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; 1.371  ; 1.550  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; 1.381  ; 1.560  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; 1.400  ; 1.579  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; 1.380  ; 1.559  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; 1.426  ; 1.605  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; 1.408  ; 1.587  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port    ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; KEY[*]       ; CLOCK_50                        ; -0.794 ; -1.431 ; Rise       ; CLOCK_50                                  ;
;  KEY[0]      ; CLOCK_50                        ; -0.976 ; -1.665 ; Rise       ; CLOCK_50                                  ;
;  KEY[2]      ; CLOCK_50                        ; -0.794 ; -1.431 ; Rise       ; CLOCK_50                                  ;
; SW[*]        ; CLOCK_50                        ; -1.521 ; -2.154 ; Rise       ; CLOCK_50                                  ;
;  SW[2]       ; CLOCK_50                        ; -1.521 ; -2.154 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]      ; GPIO[10]                        ; 1.830  ; 1.652  ; Rise       ; GPIO[10]                                  ;
;  GPIO[0]     ; GPIO[10]                        ; 1.395  ; 1.217  ; Rise       ; GPIO[10]                                  ;
;  GPIO[1]     ; GPIO[10]                        ; 1.830  ; 1.652  ; Rise       ; GPIO[10]                                  ;
;  GPIO[2]     ; GPIO[10]                        ; 1.395  ; 1.217  ; Rise       ; GPIO[10]                                  ;
;  GPIO[3]     ; GPIO[10]                        ; 1.051  ; 0.873  ; Rise       ; GPIO[10]                                  ;
;  GPIO[4]     ; GPIO[10]                        ; 1.365  ; 1.187  ; Rise       ; GPIO[10]                                  ;
;  GPIO[5]     ; GPIO[10]                        ; 1.041  ; 0.863  ; Rise       ; GPIO[10]                                  ;
;  GPIO[6]     ; GPIO[10]                        ; 1.355  ; 1.177  ; Rise       ; GPIO[10]                                  ;
;  GPIO[7]     ; GPIO[10]                        ; 1.712  ; 1.534  ; Rise       ; GPIO[10]                                  ;
;  GPIO[8]     ; GPIO[10]                        ; 1.830  ; 1.652  ; Rise       ; GPIO[10]                                  ;
;  GPIO[9]     ; GPIO[10]                        ; 1.810  ; 1.632  ; Rise       ; GPIO[10]                                  ;
;  GPIO[12]    ; GPIO[10]                        ; 1.017  ; 0.839  ; Rise       ; GPIO[10]                                  ;
;  GPIO[13]    ; GPIO[10]                        ; 1.800  ; 1.622  ; Rise       ; GPIO[10]                                  ;
; KEY[*]       ; GPIO[10]                        ; -0.995 ; -1.663 ; Rise       ; GPIO[10]                                  ;
;  KEY[3]      ; GPIO[10]                        ; -0.995 ; -1.663 ; Rise       ; GPIO[10]                                  ;
; GPIO[*]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.058 ; -0.500 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]    ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -0.058 ; -0.500 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; KEY[*]       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.676 ; -2.439 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  KEY[1]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; -1.676 ; -2.439 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_DQ[*]   ; CLOCK_50                        ; -0.374 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50                        ; -0.384 ; -0.786 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50                        ; -0.401 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50                        ; -0.374 ; -0.776 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50                        ; -0.396 ; -0.799 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50                        ; -0.406 ; -0.809 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50                        ; -0.375 ; -0.777 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50                        ; -0.394 ; -0.794 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50                        ; -0.404 ; -0.804 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50                        ; -0.421 ; -0.822 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50                        ; -0.423 ; -0.825 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50                        ; -0.401 ; -0.802 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50                        ; -0.448 ; -0.849 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50                        ; -0.429 ; -0.832 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
+--------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                       ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 17.850 ; 17.481 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 16.469 ; 16.044 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 15.856 ; 15.526 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 17.774 ; 17.395 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 16.019 ; 15.667 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 15.282 ; 14.944 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 16.390 ; 16.074 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 17.850 ; 17.481 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 17.419 ; 17.057 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 13.810 ; 13.797 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 18.027 ; 17.653 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 17.949 ; 17.533 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 17.060 ; 16.665 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 17.877 ; 17.459 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 16.847 ; 16.511 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 16.489 ; 16.194 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 17.958 ; 17.611 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 17.634 ; 17.330 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 18.027 ; 17.653 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 7.261  ; 7.163  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 17.667 ; 17.245 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 16.403 ; 16.004 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 16.496 ; 16.087 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 16.519 ; 16.115 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 16.300 ; 15.974 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 16.900 ; 16.541 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 16.226 ; 15.837 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 17.227 ; 16.853 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 17.667 ; 17.245 ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 7.328  ; 7.230  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 5.926  ; 5.828  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 16.130 ; 15.904 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 14.749 ; 14.467 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 14.136 ; 13.949 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 16.054 ; 15.818 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 14.299 ; 14.090 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 13.562 ; 13.367 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 14.670 ; 14.497 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 16.130 ; 15.904 ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 15.699 ; 15.480 ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 5.927  ; 5.829  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 16.307 ; 16.076 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 16.229 ; 15.956 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 15.340 ; 15.088 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 16.157 ; 15.882 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 15.127 ; 14.934 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 14.769 ; 14.617 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 16.238 ; 16.034 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 15.914 ; 15.753 ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 16.307 ; 16.076 ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 15.947 ; 15.668 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 14.683 ; 14.427 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 14.776 ; 14.510 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 14.799 ; 14.538 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 14.580 ; 14.397 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 15.180 ; 14.964 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 14.506 ; 14.260 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 15.507 ; 15.276 ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 15.947 ; 15.668 ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.265 ; 10.152 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 10.265 ; 10.152 ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 6.647  ; 6.549  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.495  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.495  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 3.189  ; 3.091  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 3.036  ; 2.944  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 3.267  ; 3.169  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 3.199  ; 3.101  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 3.214  ; 3.116  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 3.072  ; 2.980  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 3.097  ; 3.005  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 3.217  ; 3.119  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 3.212  ; 3.114  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 3.109  ; 3.017  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 3.240  ; 3.142  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 3.046  ; 2.954  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 3.244  ; 3.146  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 3.205  ; 3.107  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 3.264  ; 3.166  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 10.548 ; 10.478 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 10.377 ; 10.478 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 7.607  ; 7.614  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 8.291  ; 8.267  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 10.154 ; 10.220 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 8.713  ; 8.772  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 9.247  ; 9.107  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 8.596  ; 8.471  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 8.921  ; 8.915  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 9.996  ; 9.823  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 10.295 ; 10.116 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 8.665  ; 8.667  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 10.381 ; 10.190 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 8.395  ; 8.289  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 10.548 ; 10.306 ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 8.338  ; 8.333  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 8.220  ; 8.229  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 3.281  ; 3.183  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 3.215  ; 3.117  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 3.233  ; 3.135  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 3.201  ; 3.103  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.277 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.352 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; Data Port      ; Clock Port                      ; Rise   ; Fall   ; Clock Edge ; Clock Reference                           ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+
; VGA_B[*]       ; CCD_MCLK~_Duplicate_2           ; 5.408  ; 5.536  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[0]      ; CCD_MCLK~_Duplicate_2           ; 5.854  ; 6.005  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[1]      ; CCD_MCLK~_Duplicate_2           ; 5.530  ; 5.657  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[2]      ; CCD_MCLK~_Duplicate_2           ; 6.474  ; 6.760  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[3]      ; CCD_MCLK~_Duplicate_2           ; 5.620  ; 5.760  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[4]      ; CCD_MCLK~_Duplicate_2           ; 5.408  ; 5.536  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[5]      ; CCD_MCLK~_Duplicate_2           ; 5.588  ; 5.736  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[6]      ; CCD_MCLK~_Duplicate_2           ; 6.365  ; 6.607  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_B[7]      ; CCD_MCLK~_Duplicate_2           ; 6.392  ; 6.657  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_BLANK_N    ; CCD_MCLK~_Duplicate_2           ; 6.924  ; 7.272  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_G[*]       ; CCD_MCLK~_Duplicate_2           ; 5.798  ; 5.977  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[0]      ; CCD_MCLK~_Duplicate_2           ; 6.604  ; 6.886  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[1]      ; CCD_MCLK~_Duplicate_2           ; 6.037  ; 6.242  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[2]      ; CCD_MCLK~_Duplicate_2           ; 6.488  ; 6.735  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[3]      ; CCD_MCLK~_Duplicate_2           ; 6.135  ; 6.354  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[4]      ; CCD_MCLK~_Duplicate_2           ; 5.798  ; 5.977  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[5]      ; CCD_MCLK~_Duplicate_2           ; 6.542  ; 6.812  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[6]      ; CCD_MCLK~_Duplicate_2           ; 6.664  ; 6.975  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_G[7]      ; CCD_MCLK~_Duplicate_2           ; 6.559  ; 6.823  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_HS         ; CCD_MCLK~_Duplicate_2           ; 3.842  ; 3.787  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_R[*]       ; CCD_MCLK~_Duplicate_2           ; 5.624  ; 5.791  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[0]      ; CCD_MCLK~_Duplicate_2           ; 5.721  ; 5.882  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[1]      ; CCD_MCLK~_Duplicate_2           ; 5.862  ; 6.038  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[2]      ; CCD_MCLK~_Duplicate_2           ; 5.812  ; 5.986  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[3]      ; CCD_MCLK~_Duplicate_2           ; 5.732  ; 5.915  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[4]      ; CCD_MCLK~_Duplicate_2           ; 5.963  ; 6.167  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[5]      ; CCD_MCLK~_Duplicate_2           ; 5.624  ; 5.791  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[6]      ; CCD_MCLK~_Duplicate_2           ; 6.217  ; 6.445  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
;  VGA_R[7]      ; CCD_MCLK~_Duplicate_2           ; 6.309  ; 6.561  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; VGA_VS         ; CCD_MCLK~_Duplicate_2           ; 3.901  ; 3.846  ; Rise       ; CCD_MCLK~_Duplicate_2                     ;
; GPIO[*]        ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
;  GPIO[11]      ; CLOCK_50                        ; 3.190  ; 3.135  ; Rise       ; CLOCK_50                                  ;
; VGA_B[*]       ; CLOCK_50                        ; 6.847  ; 6.639  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[0]      ; CLOCK_50                        ; 7.413  ; 7.259  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[1]      ; CLOCK_50                        ; 7.188  ; 7.024  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[2]      ; CLOCK_50                        ; 8.068  ; 8.037  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[3]      ; CLOCK_50                        ; 7.237  ; 7.070  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[4]      ; CLOCK_50                        ; 6.847  ; 6.639  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[5]      ; CLOCK_50                        ; 7.362  ; 7.201  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[6]      ; CLOCK_50                        ; 8.050  ; 7.974  ; Rise       ; CLOCK_50                                  ;
;  VGA_B[7]      ; CLOCK_50                        ; 7.835  ; 7.762  ; Rise       ; CLOCK_50                                  ;
; VGA_CLK        ; CLOCK_50                        ; 3.195  ; 3.140  ; Rise       ; CLOCK_50                                  ;
; VGA_G[*]       ; CLOCK_50                        ; 7.430  ; 7.285  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[0]      ; CLOCK_50                        ; 8.099  ; 8.049  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[1]      ; CLOCK_50                        ; 7.631  ; 7.539  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[2]      ; CLOCK_50                        ; 8.068  ; 8.011  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[3]      ; CLOCK_50                        ; 7.550  ; 7.452  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[4]      ; CLOCK_50                        ; 7.430  ; 7.285  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[5]      ; CLOCK_50                        ; 8.154  ; 8.095  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[6]      ; CLOCK_50                        ; 7.964  ; 7.933  ; Rise       ; CLOCK_50                                  ;
;  VGA_G[7]      ; CLOCK_50                        ; 8.170  ; 8.105  ; Rise       ; CLOCK_50                                  ;
; VGA_R[*]       ; CLOCK_50                        ; 7.264  ; 7.119  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[0]      ; CLOCK_50                        ; 7.354  ; 7.207  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[1]      ; CLOCK_50                        ; 7.437  ; 7.313  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[2]      ; CLOCK_50                        ; 7.426  ; 7.284  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[3]      ; CLOCK_50                        ; 7.346  ; 7.215  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[4]      ; CLOCK_50                        ; 7.587  ; 7.482  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[5]      ; CLOCK_50                        ; 7.264  ; 7.119  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[6]      ; CLOCK_50                        ; 7.774  ; 7.692  ; Rise       ; CLOCK_50                                  ;
;  VGA_R[7]      ; CLOCK_50                        ; 7.943  ; 7.884  ; Rise       ; CLOCK_50                                  ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.568  ; 2.336  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 4.341  ; 2.336  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[15]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 3.568  ; 3.513  ; Rise       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; GPIO[*]        ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.406  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
;  GPIO[14]      ; I2C_CCD_Config:u7|mI2C_CTRL_CLK ; 2.406  ;        ; Fall       ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ;
; DRAM_ADDR[*]   ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50                        ; 1.492  ; 1.421  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50                        ; 1.436  ; 1.365  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50                        ; 1.349  ; 1.299  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50                        ; 1.519  ; 1.448  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50                        ; 1.446  ; 1.375  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50                        ; 1.385  ; 1.335  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50                        ; 1.410  ; 1.360  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50                        ; 1.465  ; 1.394  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50                        ; 1.460  ; 1.389  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50                        ; 1.419  ; 1.369  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50                        ; 1.484  ; 1.413  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50                        ; 1.359  ; 1.309  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50                        ; 1.491  ; 1.420  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50                        ; 1.453  ; 1.382  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CS_N      ; CLOCK_50                        ; 1.511  ; 1.440  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50                        ; 3.005  ; 3.115  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50                        ; 4.388  ; 4.725  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50                        ; 3.005  ; 3.115  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50                        ; 3.306  ; 3.474  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50                        ; 4.235  ; 4.537  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50                        ; 3.557  ; 3.775  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50                        ; 3.570  ; 3.735  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50                        ; 3.302  ; 3.453  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50                        ; 3.642  ; 3.851  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50                        ; 4.055  ; 4.277  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50                        ; 4.187  ; 4.431  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50                        ; 3.480  ; 3.664  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50                        ; 4.212  ; 4.442  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50                        ; 3.069  ; 3.195  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50                        ; 4.304  ; 4.533  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50                        ; 3.303  ; 3.488  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50                        ; 3.200  ; 3.351  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50                        ; 1.525  ; 1.454  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50                        ; 1.463  ; 1.392  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50                        ; 1.477  ; 1.406  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_WE_N      ; CLOCK_50                        ; 1.449  ; 1.378  ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[0] ;
; DRAM_CLK       ; CLOCK_50                        ; -2.887 ;        ; Rise       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
; DRAM_CLK       ; CLOCK_50                        ;        ; -2.941 ; Fall       ; u6|sdram_pll1|altpll_component|pll|clk[1] ;
+----------------+---------------------------------+--------+--------+------------+-------------------------------------------+


+------------------------------------------------------+
; Propagation Delay                                    ;
+------------+-------------+--------+----+----+--------+
; Input Port ; Output Port ; RR     ; RF ; FR ; FF     ;
+------------+-------------+--------+----+----+--------+
; SW[1]      ; VGA_B[0]    ; 13.580 ;    ;    ; 13.749 ;
; SW[1]      ; VGA_B[1]    ; 12.967 ;    ;    ; 13.231 ;
; SW[1]      ; VGA_B[2]    ; 14.885 ;    ;    ; 15.100 ;
; SW[1]      ; VGA_B[3]    ; 13.130 ;    ;    ; 13.372 ;
; SW[1]      ; VGA_B[4]    ; 12.393 ;    ;    ; 12.649 ;
; SW[1]      ; VGA_B[5]    ; 13.501 ;    ;    ; 13.779 ;
; SW[1]      ; VGA_B[6]    ; 14.961 ;    ;    ; 15.186 ;
; SW[1]      ; VGA_B[7]    ; 14.530 ;    ;    ; 14.762 ;
; SW[1]      ; VGA_G[0]    ; 15.060 ;    ;    ; 15.238 ;
; SW[1]      ; VGA_G[1]    ; 14.171 ;    ;    ; 14.370 ;
; SW[1]      ; VGA_G[2]    ; 14.988 ;    ;    ; 15.164 ;
; SW[1]      ; VGA_G[3]    ; 13.958 ;    ;    ; 14.216 ;
; SW[1]      ; VGA_G[4]    ; 13.600 ;    ;    ; 13.899 ;
; SW[1]      ; VGA_G[5]    ; 15.069 ;    ;    ; 15.316 ;
; SW[1]      ; VGA_G[6]    ; 14.745 ;    ;    ; 15.035 ;
; SW[1]      ; VGA_G[7]    ; 15.138 ;    ;    ; 15.358 ;
; SW[1]      ; VGA_R[0]    ; 13.514 ;    ;    ; 13.709 ;
; SW[1]      ; VGA_R[1]    ; 13.607 ;    ;    ; 13.792 ;
; SW[1]      ; VGA_R[2]    ; 13.630 ;    ;    ; 13.820 ;
; SW[1]      ; VGA_R[3]    ; 13.411 ;    ;    ; 13.679 ;
; SW[1]      ; VGA_R[4]    ; 14.011 ;    ;    ; 14.246 ;
; SW[1]      ; VGA_R[5]    ; 13.337 ;    ;    ; 13.542 ;
; SW[1]      ; VGA_R[6]    ; 14.338 ;    ;    ; 14.558 ;
; SW[1]      ; VGA_R[7]    ; 14.778 ;    ;    ; 14.950 ;
+------------+-------------+--------+----+----+--------+


+----------------------------------------------------+
; Minimum Propagation Delay                          ;
+------------+-------------+-------+----+----+-------+
; Input Port ; Output Port ; RR    ; RF ; FR ; FF    ;
+------------+-------------+-------+----+----+-------+
; SW[1]      ; VGA_B[0]    ; 6.901 ;    ;    ; 7.454 ;
; SW[1]      ; VGA_B[1]    ; 6.676 ;    ;    ; 7.219 ;
; SW[1]      ; VGA_B[2]    ; 7.556 ;    ;    ; 8.232 ;
; SW[1]      ; VGA_B[3]    ; 6.725 ;    ;    ; 7.265 ;
; SW[1]      ; VGA_B[4]    ; 6.335 ;    ;    ; 6.834 ;
; SW[1]      ; VGA_B[5]    ; 6.850 ;    ;    ; 7.396 ;
; SW[1]      ; VGA_B[6]    ; 7.538 ;    ;    ; 8.169 ;
; SW[1]      ; VGA_B[7]    ; 7.323 ;    ;    ; 7.957 ;
; SW[1]      ; VGA_G[0]    ; 7.587 ;    ;    ; 8.244 ;
; SW[1]      ; VGA_G[1]    ; 7.119 ;    ;    ; 7.734 ;
; SW[1]      ; VGA_G[2]    ; 7.556 ;    ;    ; 8.206 ;
; SW[1]      ; VGA_G[3]    ; 7.038 ;    ;    ; 7.647 ;
; SW[1]      ; VGA_G[4]    ; 6.918 ;    ;    ; 7.480 ;
; SW[1]      ; VGA_G[5]    ; 7.642 ;    ;    ; 8.290 ;
; SW[1]      ; VGA_G[6]    ; 7.452 ;    ;    ; 8.128 ;
; SW[1]      ; VGA_G[7]    ; 7.658 ;    ;    ; 8.300 ;
; SW[1]      ; VGA_R[0]    ; 6.842 ;    ;    ; 7.402 ;
; SW[1]      ; VGA_R[1]    ; 6.925 ;    ;    ; 7.508 ;
; SW[1]      ; VGA_R[2]    ; 6.914 ;    ;    ; 7.479 ;
; SW[1]      ; VGA_R[3]    ; 6.834 ;    ;    ; 7.410 ;
; SW[1]      ; VGA_R[4]    ; 7.075 ;    ;    ; 7.677 ;
; SW[1]      ; VGA_R[5]    ; 6.752 ;    ;    ; 7.314 ;
; SW[1]      ; VGA_R[6]    ; 7.262 ;    ;    ; 7.887 ;
; SW[1]      ; VGA_R[7]    ; 7.431 ;    ;    ; 8.079 ;
+------------+-------------+-------+----+----+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; EXT_CLOCK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.09 V              ; -0.012 V            ; 0.232 V                              ; 0.268 V                              ; 4.75e-09 s                  ; 3.5e-09 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.09 V             ; -0.012 V           ; 0.232 V                             ; 0.268 V                             ; 4.75e-09 s                 ; 3.5e-09 s                  ; Yes                       ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.14 V              ; -0.118 V            ; 0.311 V                              ; 0.245 V                              ; 5.04e-10 s                  ; 4.36e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.14 V             ; -0.118 V           ; 0.311 V                             ; 0.245 V                             ; 5.04e-10 s                 ; 4.36e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.11e-08 V                   ; 3.13 V              ; -0.0798 V           ; 0.192 V                              ; 0.22 V                               ; 8.68e-10 s                  ; 6.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.11e-08 V                  ; 3.13 V             ; -0.0798 V          ; 0.192 V                             ; 0.22 V                              ; 8.68e-10 s                 ; 6.46e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.73e-09 V                   ; 3.19 V              ; -0.173 V            ; 0.149 V                              ; 0.259 V                              ; 2.79e-10 s                  ; 2.42e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.73e-09 V                  ; 3.19 V             ; -0.173 V           ; 0.149 V                             ; 0.259 V                             ; 2.79e-10 s                 ; 2.42e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.08 V              ; -0.00581 V          ; 0.138 V                              ; 0.22 V                               ; 5.55e-09 s                  ; 4.38e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.9e-06 V                   ; 3.08 V             ; -0.00581 V         ; 0.138 V                             ; 0.22 V                              ; 5.55e-09 s                 ; 4.38e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.12 V              ; -0.0722 V           ; 0.214 V                              ; 0.171 V                              ; 6.67e-10 s                  ; 6.2e-10 s                   ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.12 V             ; -0.0722 V          ; 0.214 V                             ; 0.171 V                             ; 6.67e-10 s                 ; 6.2e-10 s                  ; Yes                       ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.28e-06 V                   ; 3.11 V              ; -0.0528 V           ; 0.302 V                              ; 0.199 V                              ; 9.51e-10 s                  ; 8.47e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.28e-06 V                  ; 3.11 V             ; -0.0528 V          ; 0.302 V                             ; 0.199 V                             ; 9.51e-10 s                 ; 8.47e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.54e-07 V                   ; 3.14 V              ; -0.115 V            ; 0.146 V                              ; 0.141 V                              ; 3.07e-10 s                  ; 3.96e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 6.54e-07 V                  ; 3.14 V             ; -0.115 V           ; 0.146 V                             ; 0.141 V                             ; 3.07e-10 s                 ; 3.96e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LEDG[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CKE      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CS_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                   ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 2229     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 603      ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 27521    ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; CLOCK_50                                  ; 1860     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; GPIO[10]                                  ; 30       ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 2888     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20       ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 580      ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11709    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                    ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock                                ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
; CCD_MCLK~_Duplicate_2                     ; CCD_MCLK~_Duplicate_2                     ; 2229     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; CCD_MCLK~_Duplicate_2                     ; 20       ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; CLOCK_50                                  ; 603      ; 3        ; 0        ; 0        ;
; CLOCK_50                                  ; CLOCK_50                                  ; 27521    ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; CLOCK_50                                  ; 1860     ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; CLOCK_50                                  ; 1        ; 1        ; 0        ; 0        ;
; CLOCK_50                                  ; GPIO[10]                                  ; 30       ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; GPIO[10]                                  ; 2888     ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; GPIO[10]                                  ; 20       ; 0        ; 0        ; 0        ;
; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; I2C_CCD_Config:u7|mI2C_CTRL_CLK           ; 580      ; 0        ; 0        ; 0        ;
; CCD_MCLK~_Duplicate_2                     ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; CLOCK_50                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 141      ; 0        ; 0        ; 0        ;
; GPIO[10]                                  ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u6|sdram_pll1|altpll_component|pll|clk[0] ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 11709    ; 0        ; 0        ; 0        ;
+-------------------------------------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                 ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 139      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 185      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                  ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CCD_MCLK~_Duplicate_2                     ; 139      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; GPIO[10]                                  ; 185      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|sdram_pll1|altpll_component|pll|clk[0] ; 302      ; 0        ; 0        ; 0        ;
+------------+-------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 32    ; 32   ;
; Unconstrained Input Port Paths  ; 176   ; 176  ;
; Unconstrained Output Ports      ; 68    ; 68   ;
; Unconstrained Output Port Paths ; 652   ; 652  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.0 Build 145 04/22/2015 SJ Web Edition
    Info: Processing started: Fri Apr 28 15:32:35 2017
Info: Command: quartus_sta DE2_CCD -c DE2_CCD
Info: qsta_default_script.tcl version: #11
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_87o1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DE2_CCD.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[0]} {u6|sdram_pll1|altpll_component|pll|clk[0]}
    Info (332110): create_generated_clock -source {u6|sdram_pll1|altpll_component|pll|inclk[0]} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name {u6|sdram_pll1|altpll_component|pll|clk[1]} {u6|sdram_pll1|altpll_component|pll|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CCD_MCLK~_Duplicate_2 CCD_MCLK~_Duplicate_2
    Info (332105): create_clock -period 1.000 -name GPIO[10] GPIO[10]
    Info (332105): create_clock -period 1.000 -name I2C_CCD_Config:u7|mI2C_CTRL_CLK I2C_CCD_Config:u7|mI2C_CTRL_CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.799
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.799            -285.879 CCD_MCLK~_Duplicate_2 
    Info (332119):    -4.008            -224.795 CLOCK_50 
    Info (332119):    -3.610            -102.242 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -3.226            -393.411 GPIO[10] 
    Info (332119):     0.893               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.793              -6.422 CLOCK_50 
    Info (332119):     0.356               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.371               0.000 GPIO[10] 
    Info (332119):     0.403               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.403               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -2.320
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.320            -264.713 GPIO[10] 
    Info (332119):    -1.418            -161.156 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.100               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.871
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.871               0.000 GPIO[10] 
    Info (332119):     0.943               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     5.541               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -381.086 GPIO[10] 
    Info (332119):    -2.693            -215.223 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -62.965 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.707               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.658               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.303
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.303            -252.783 CCD_MCLK~_Duplicate_2 
    Info (332119):    -3.612            -202.919 CLOCK_50 
    Info (332119):    -3.245             -89.210 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -2.893            -340.859 GPIO[10] 
    Info (332119):     1.851               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -2.547
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.547              -5.711 CLOCK_50 
    Info (332119):     0.289               0.000 GPIO[10] 
    Info (332119):     0.350               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.354               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.354               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -1.853
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.853            -196.833 GPIO[10] 
    Info (332119):    -1.142            -125.950 CCD_MCLK~_Duplicate_2 
    Info (332119):     3.889               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.676
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.676               0.000 GPIO[10] 
    Info (332119):     0.870               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     4.885               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.210
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.210            -379.099 GPIO[10] 
    Info (332119):    -2.649            -214.079 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.285             -62.965 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.708               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.665               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.949             -88.758 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.562             -80.733 CLOCK_50 
    Info (332119):    -1.200             -25.202 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):    -1.051             -92.495 GPIO[10] 
    Info (332119):     5.098               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -1.446
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.446              -3.454 CLOCK_50 
    Info (332119):     0.145               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     0.180               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.181               0.000 GPIO[10] 
    Info (332119):     0.182               0.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
Info (332146): Worst-case recovery slack is -0.877
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.877             -81.804 GPIO[10] 
    Info (332119):    -0.266             -23.613 CCD_MCLK~_Duplicate_2 
    Info (332119):     6.268               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case removal slack is 0.350
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.350               0.000 CCD_MCLK~_Duplicate_2 
    Info (332119):     0.514               0.000 GPIO[10] 
    Info (332119):     2.935               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -408.694 GPIO[10] 
    Info (332119):    -1.000            -139.000 CCD_MCLK~_Duplicate_2 
    Info (332119):    -1.000             -49.000 I2C_CCD_Config:u7|mI2C_CTRL_CLK 
    Info (332119):     4.753               0.000 u6|sdram_pll1|altpll_component|pll|clk[0] 
    Info (332119):     9.265               0.000 CLOCK_50 
Info (332114): Report Metastability: Found 80 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 834 megabytes
    Info: Processing ended: Fri Apr 28 15:32:42 2017
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:07


