INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/KY 5/Digital Design/Mux2_1/Mux2_1.srcs/sources_1/new/code_Mux2_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_Mux2_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Electronic and Telecomunication/KY 5/Digital Design/Mux2_1/Mux2_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
