Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_module_behav xil_defaultlib.top_module xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=500,FREQ_OUTPUT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" Line 40. Module drv_mcp3202 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=500) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=500,FREQ_OUTPUT=1) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2000000) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=9600) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/clock_div.v" Line 11. Module clock_div(FREQ_INPUT=12000000,FREQ_OUTPUT=2) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "D:/SUTD/Term 8/DSL/Projects/DSL_group_03/Lab_3/T03_CmodA7_Uart_ADC/p2_cmoda7_MP3202_Demo.srcs/sources_1/new/drv_mcp3202.v" Line 40. Module drv_mcp3202 doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=500,FREQ_OU...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.clock_div(FREQ_INPUT=12000000,FR...
Compiling module xil_defaultlib.drv_segment
Compiling module xil_defaultlib.drv_mcp3202
Compiling module xil_defaultlib.drv_uart_tx
Compiling module xil_defaultlib.top_module
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_module_behav
