{"vcs1":{"timestamp_begin":1681692842.574250062, "rt":0.74, "ut":0.21, "st":0.14}}
{"vcselab":{"timestamp_begin":1681692843.351685914, "rt":1.00, "ut":0.21, "st":0.12}}
{"link":{"timestamp_begin":1681692844.377680127, "rt":0.73, "ut":0.07, "st":0.40}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681692842.278890786}
{"VCS_COMP_START_TIME": 1681692842.278890786}
{"VCS_COMP_END_TIME": 1681692845.652737254}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340620}}
{"stitch_vcselab": {"peak_mem": 222604}}
