<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<HTML><HEAD>
<META http-equiv=Content-Type content="text/html; charset=iso-8859-1">
<STYLE type=text/css>
<!--
.blink {text-decoration:blink}
.ms  {font-size: 9pt; font-family: monospace; font-weight: normal}
.msb {font-size: 9pt; font-family: monospace; font-weight: bold  }
-->
</STYLE>
<META content="MSHTML 6.00.2900.2180" name=GENERATOR></HEAD>
<BODY><B>
</B>
<BR><PRE><A name="Report Header"></A>
--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.0.396.4
Thu Oct 24 00:58:30 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Design file:     top
Device,speed:    LCMXO2-7000HE,M
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------



</A><A name="FREQUENCY NET 'osc_clk' 88.670000 MH"></A>================================================================================
Preference: FREQUENCY NET "osc_clk" 88.670000 MHz ;
            10 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_640">CIC1Cos/d9[0]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_740">CIC1Cos/d_d9[0]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_640 to CIC1Cos/SLICE_740 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R22C5B.CLK,R22C5B.Q0,CIC1Cos/SLICE_640:ROUTE, 0.154,R22C5B.Q0,R22C5A.M0,CIC1Cos/d10_1">Data path</A> CIC1Cos/SLICE_640 to CIC1Cos/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133     R22C5B.CLK to      R22C5B.Q0 <A href="#@comp:CIC1Cos/SLICE_640">CIC1Cos/SLICE_640</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d10_1:R22C5B.Q0:R22C5A.M0:0.154">      R22C5B.Q0 to R22C5A.M0     </A> <A href="#@net:CIC1Cos/d10_1">CIC1Cos/d10_1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.876,OSC.OSC,R22C5B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_640:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876<A href="#@net:osc_clk:OSC.OSC:R22C5B.CLK:0.876">        OSC.OSC to R22C5B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.876,OSC.OSC,R22C5A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_740:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876<A href="#@net:osc_clk:OSC.OSC:R22C5A.CLK:0.876">        OSC.OSC to R22C5A.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_608">CIC1Sin/d1[0]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_608">CIC1Sin/d1[0]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_608 to CIC1Sin/SLICE_608 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R15C13C.CLK,R15C13C.Q1,CIC1Sin/SLICE_608:ROUTE, 0.154,R15C13C.Q1,R15C13C.M1,CIC1Sin/d1_1">Data path</A> CIC1Sin/SLICE_608 to CIC1Sin/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C13C.CLK to     R15C13C.Q1 <A href="#@comp:CIC1Sin/SLICE_608">CIC1Sin/SLICE_608</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     0.154<A href="#@net:CIC1Sin/d1_1:R15C13C.Q1:R15C13C.M1:0.154">     R15C13C.Q1 to R15C13C.M1    </A> <A href="#@net:CIC1Sin/d1_1">CIC1Sin/d1_1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R15C13C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R15C13C.CLK:0.894">        OSC.OSC to R15C13C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R15C13C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_608:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R15C13C.CLK:0.894">        OSC.OSC to R15C13C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_1026">CIC1Cos/d_tmp[13]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_1156">CIC1Cos/d_d_tmp[13]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_1026 to CIC1Cos/SLICE_1156 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R16C16B.CLK,R16C16B.Q0,CIC1Cos/SLICE_1026:ROUTE, 0.154,R16C16B.Q0,R16C16D.M0,CIC1Cos/d_tmp[13]">Data path</A> CIC1Cos/SLICE_1026 to CIC1Cos/SLICE_1156:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R16C16B.CLK to     R16C16B.Q0 <A href="#@comp:CIC1Cos/SLICE_1026">CIC1Cos/SLICE_1026</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d_tmp[13]:R16C16B.Q0:R16C16D.M0:0.154">     R16C16B.Q0 to R16C16D.M0    </A> <A href="#@net:CIC1Cos/d_tmp[13]">CIC1Cos/d_tmp[13]</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R16C16B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1026:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R16C16B.CLK:0.894">        OSC.OSC to R16C16B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R16C16D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_1156:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R16C16D.CLK:0.894">        OSC.OSC to R16C16D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_126">CIC1Cos/d6[55]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_124">CIC1Cos/d_d6[55]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_126 to CIC1Cos/SLICE_124 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R18C22A.CLK,R18C22A.Q0,CIC1Cos/SLICE_126:ROUTE, 0.154,R18C22A.Q0,R18C22C.M1,CIC1Cos/d6[55]">Data path</A> CIC1Cos/SLICE_126 to CIC1Cos/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R18C22A.CLK to     R18C22A.Q0 <A href="#@comp:CIC1Cos/SLICE_126">CIC1Cos/SLICE_126</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.154<A href="#@net:CIC1Cos/d6[55]:R18C22A.Q0:R18C22C.M1:0.154">     R18C22A.Q0 to R18C22C.M1    </A> <A href="#@net:CIC1Cos/d6[55]">CIC1Cos/d6[55]</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R18C22A.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R18C22A.CLK:0.894">        OSC.OSC to R18C22A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R18C22C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_124:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R18C22C.CLK:0.894">        OSC.OSC to R18C22C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Cos/SLICE_279">CIC1Cos/d1[0]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Cos/SLICE_279">CIC1Cos/d1[0]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Cos/SLICE_279 to CIC1Cos/SLICE_279 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R24C33C.CLK,R24C33C.Q1,CIC1Cos/SLICE_279:ROUTE, 0.154,R24C33C.Q1,R24C33C.M1,CIC1Cos/d1_1">Data path</A> CIC1Cos/SLICE_279 to CIC1Cos/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R24C33C.CLK to     R24C33C.Q1 <A href="#@comp:CIC1Cos/SLICE_279">CIC1Cos/SLICE_279</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         4     0.154<A href="#@net:CIC1Cos/d1_1:R24C33C.Q1:R24C33C.M1:0.154">     R24C33C.Q1 to R24C33C.M1    </A> <A href="#@net:CIC1Cos/d1_1">CIC1Cos/d1_1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.876,OSC.OSC,R24C33C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Cos/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876<A href="#@net:osc_clk:OSC.OSC:R24C33C.CLK:0.876">        OSC.OSC to R24C33C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.876,OSC.OSC,R24C33C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Cos/SLICE_279:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876<A href="#@net:osc_clk:OSC.OSC:R24C33C.CLK:0.876">        OSC.OSC to R24C33C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.306ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_841">CIC1Sin/d8[0]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_902">CIC1Sin/d_d8[0]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.287ns  (46.3% logic, 53.7% route), 1 logic levels.

 Constraint Details:

      0.287ns physical path delay CIC1Sin/SLICE_841 to CIC1Sin/SLICE_902 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.306ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R11C14D.CLK,R11C14D.Q0,CIC1Sin/SLICE_841:ROUTE, 0.154,R11C14D.Q0,R11C14A.M0,CIC1Sin/d9_1">Data path</A> CIC1Sin/SLICE_841 to CIC1Sin/SLICE_902:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C14D.CLK to     R11C14D.Q0 <A href="#@comp:CIC1Sin/SLICE_841">CIC1Sin/SLICE_841</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.154<A href="#@net:CIC1Sin/d9_1:R11C14D.Q0:R11C14A.M0:0.154">     R11C14D.Q0 to R11C14A.M0    </A> <A href="#@net:CIC1Sin/d9_1">CIC1Sin/d9_1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.287   (46.3% logic, 53.7% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R11C14D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_841:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R11C14D.CLK:0.894">        OSC.OSC to R11C14D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R11C14A.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_902:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R11C14A.CLK:0.894">        OSC.OSC to R11C14A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.307ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_837">CIC1Sin/d5[0]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:SLICE_1021">CIC1Sin/d_tmp[0]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.288ns  (46.2% logic, 53.8% route), 1 logic levels.

 Constraint Details:

      0.288ns physical path delay CIC1Sin/SLICE_837 to SLICE_1021 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.307ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R23C16A.CLK,R23C16A.Q0,CIC1Sin/SLICE_837:ROUTE, 0.155,R23C16A.Q0,R23C16D.M1,CIC1Sin/d5_1">Data path</A> CIC1Sin/SLICE_837 to SLICE_1021:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R23C16A.CLK to     R23C16A.Q0 <A href="#@comp:CIC1Sin/SLICE_837">CIC1Sin/SLICE_837</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         3     0.155<A href="#@net:CIC1Sin/d5_1:R23C16A.Q0:R23C16D.M1:0.155">     R23C16A.Q0 to R23C16D.M1    </A> <A href="#@net:CIC1Sin/d5_1">CIC1Sin/d5_1</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.288   (46.2% logic, 53.8% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.876,OSC.OSC,R23C16A.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_837:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876<A href="#@net:osc_clk:OSC.OSC:R23C16A.CLK:0.876">        OSC.OSC to R23C16A.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.876,OSC.OSC,R23C16D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to SLICE_1021:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.876<A href="#@net:osc_clk:OSC.OSC:R23C16D.CLK:0.876">        OSC.OSC to R23C16D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.876   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_401">CIC1Sin/d8[21]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_913">CIC1Sin/d_d8[21]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Sin/SLICE_401 to CIC1Sin/SLICE_913 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R10C18D.CLK,R10C18D.Q0,CIC1Sin/SLICE_401:ROUTE, 0.156,R10C18D.Q0,R9C18D.M1,CIC1Sin/d8[21]">Data path</A> CIC1Sin/SLICE_401 to CIC1Sin/SLICE_913:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C18D.CLK to     R10C18D.Q0 <A href="#@comp:CIC1Sin/SLICE_401">CIC1Sin/SLICE_401</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1Sin/d8[21]:R10C18D.Q0:R9C18D.M1:0.156">     R10C18D.Q0 to R9C18D.M1     </A> <A href="#@net:CIC1Sin/d8[21]">CIC1Sin/d8[21]</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R10C18D.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_401:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R10C18D.CLK:0.894">        OSC.OSC to R10C18D.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R9C18D.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_913:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R9C18D.CLK:0.894">        OSC.OSC to R9C18D.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_406">CIC1Sin/d8[11]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_1274">CIC1Sin/d_d8[11]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Sin/SLICE_406 to CIC1Sin/SLICE_1274 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R10C17C.CLK,R10C17C.Q0,CIC1Sin/SLICE_406:ROUTE, 0.156,R10C17C.Q0,R9C17C.M0,CIC1Sin/d8[11]">Data path</A> CIC1Sin/SLICE_406 to CIC1Sin/SLICE_1274:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C17C.CLK to     R10C17C.Q0 <A href="#@comp:CIC1Sin/SLICE_406">CIC1Sin/SLICE_406</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1Sin/d8[11]:R10C17C.Q0:R9C17C.M0:0.156">     R10C17C.Q0 to R9C17C.M0     </A> <A href="#@net:CIC1Sin/d8[11]">CIC1Sin/d8[11]</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R10C17C.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_406:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R10C17C.CLK:0.894">        OSC.OSC to R10C17C.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R9C17C.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_1274:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R9C17C.CLK:0.894">        OSC.OSC to R9C17C.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.
<font color=#000000> 

Passed: The following path meets requirements by 0.308ns
 </font>
 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              <A href="#@comp:CIC1Sin/SLICE_403">CIC1Sin/d8[17]</A>  (from <A href="#@net:osc_clk">osc_clk</A> +)
   Destination:    FF         Data in        <A href="#@comp:CIC1Sin/SLICE_1277">CIC1Sin/d_d8[17]</A>  (to <A href="#@net:osc_clk">osc_clk</A> +)

   Delay:               0.289ns  (46.0% logic, 54.0% route), 1 logic levels.

 Constraint Details:

      0.289ns physical path delay CIC1Sin/SLICE_403 to CIC1Sin/SLICE_1277 meets
     -0.019ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.019ns) by 0.308ns

 Physical Path Details:

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:REG_DEL, 0.133,R10C18B.CLK,R10C18B.Q0,CIC1Sin/SLICE_403:ROUTE, 0.156,R10C18B.Q0,R9C18B.M0,CIC1Sin/d8[17]">Data path</A> CIC1Sin/SLICE_403 to CIC1Sin/SLICE_1277:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R10C18B.CLK to     R10C18B.Q0 <A href="#@comp:CIC1Sin/SLICE_403">CIC1Sin/SLICE_403</A> (from <A href="#@net:osc_clk">osc_clk</A>)
ROUTE         2     0.156<A href="#@net:CIC1Sin/d8[17]:R10C18B.Q0:R9C18B.M0:0.156">     R10C18B.Q0 to R9C18B.M0     </A> <A href="#@net:CIC1Sin/d8[17]">CIC1Sin/d8[17]</A> (to <A href="#@net:osc_clk">osc_clk</A>)
                  --------
                    0.289   (46.0% logic, 54.0% route), 1 logic levels.

 Clock Skew Details: 

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R10C18B.CLK,osc_clk">Source Clock Path</A> OSCH_inst to CIC1Sin/SLICE_403:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R10C18B.CLK:0.894">        OSC.OSC to R10C18B.CLK   </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

      <A href="#@path:FREQUENCY NET 'osc_clk' 88.670000 MHz ;:ROUTE, 0.894,OSC.OSC,R9C18B.CLK,osc_clk">Destination Clock Path</A> OSCH_inst to CIC1Sin/SLICE_1277:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       932     0.894<A href="#@net:osc_clk:OSC.OSC:R9C18B.CLK:0.894">        OSC.OSC to R9C18B.CLK    </A> <A href="#@net:osc_clk">osc_clk</A>
                  --------
                    0.894   (0.0% logic, 100.0% route), 0 logic levels.

<A name="Report Summary"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "osc_clk" 88.670000 MHz ; |     0.000 ns|     0.306 ns|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="Clock Domains Analysis"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 1 clocks:

Clock Domain: <A href="#@net:osc_clk">osc_clk</A>   Source: OSCH_inst.OSC   Loads: 932
   Covered under: FREQUENCY NET "osc_clk" 88.670000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 65022 paths, 1 nets, and 6413 connections (100.00% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
