Constraint-Programmed Initial Sizing of Analog Operational Amplifiers.	Inga Abel,Maximilian Neuner,Helmut Graeb	10.1109/ICCD46524.2019.00065
CSM-NN: Current Source Model Based Logic Circuit Simulation - A Neural Network Approach.	Mohammad Saeed Abrishami,Massoud Pedram,Shahin Nazarian	10.1109/ICCD46524.2019.00061
A Memetic Algorithm Based PVT Variation-Aware Robust Transistor Sizing Scheme for Power-Delay Optimal Digital Standard Cell Design.	Mohammed Salman Ahmed 0001,Zia Abbas	10.1109/ICCD46524.2019.00060
Efficient Linear System Solution Techniques in the Simulation of Large Dense Mutually Inductive Circuits.	Charalampos Antoniadis,Milan Mihajlovic,Nestor E. Evmorfopoulos,Georgios I. Stamoulis,Vasilis F. Pavlidis	10.1109/ICCD46524.2019.00063
Fine-Grained Management of Thread Blocks for Irregular Applications.	Jonathan Beaumont,Trevor N. Mudge	10.1109/ICCD46524.2019.00042
Advances and Challenges of Rank Metric Cryptography Implementations.	Emanuele Bellini 0002,Florian Caullery,Rusydi H. Makarim,Marc Manzano,Chiara Marcolla,Víctor Mateu	10.1109/ICCD46524.2019.00051
Revisiting Capacitor-Based Trojan Design.	Mohammad-Mahdi Bidmeshki,Kiruba Sankaran Subramani,Yiorgos Makris	10.1109/ICCD46524.2019.00047
A Buffer and Splitter Insertion Framework for Adiabatic Quantum-Flux-Parametron Superconducting Circuits.	Ruizhe Cai,Olivia Chen,Ao Ren,Ning Liu 0007,Nobuyuki Yoshikawa,Yanzhi Wang	10.1109/ICCD46524.2019.00067
Bridging The Gap: Data Exfiltration In Highly Secured Environments Using Bluetooth IoTs.	Eleonore Carpentier,Corentin Thomasset,Jérémy Briffaut	10.1109/ICCD46524.2019.00044
Cyclic Beneš Network Based Logic Encryption for Mitigating SAT-Based Attacks.	Saranyu Chattopadhyay,Rajat Subhra Chakraborty	10.1109/ICCD46524.2019.00083
Bandwidth-Aware Last-Level Caching: Efficiently Coordinating Off-Chip Read and Write Bandwidth.	Mainak Chaudhuri,Jayesh Gaur,Sreenivas Subramoney	10.1109/ICCD46524.2019.00022
Imbalance-Aware Scheduler for Fast and Secure Ring ORAM Data Retrieval.	Yuezhi Che,Yuan Hong,Rujia Wang	10.1109/ICCD46524.2019.00087
PlaidML-HE: Acceleration of Deep Learning Kernels to Compute on Encrypted Data.	Huili Chen,Rosario Cammarota,Felipe Valencia,Francesco Regazzoni 0001	10.1109/ICCD46524.2019.00053
Hardware Acceleration of Multilayer Perceptron Based on Inter-Layer Optimization.	Shenggang Chen,Zhonghai Lu	10.1109/ICCD46524.2019.00028
Low Power Design through Frequency-Optimized Runtime Micro-Architectural Adaptation.	Jianqi Chen,Benjamin Carrión Schäfer	10.1109/ICCD46524.2019.00057
Exploiting the Benefits of High-Level Synthesis for Thermal-Aware VLSI Design.	Jianqi Chen,Benjamin Carrión Schäfer	10.1109/ICCD46524.2019.00062
Freeflow Core: Enhancing Performance of In-Order Cores with Energy Efficiency.	Raj Kumar Choudhary,Newton Singh,Harideep Nair,Rishabh Rawat,Virendra Singh	10.1109/ICCD46524.2019.00103
Soft Error Resilience in Chip Multiprocessor Cache using a Markov Model Based Re-usability Predictor.	Avishek Choudhury,Biplab K. Sikdar	10.1109/ICCD46524.2019.00072
Covert Data Exfiltration Using Light and Power Channels.	Patrick Cronin,Charles Gouert,Dimitris Mouris,Nektarios Georgios Tsoutsos,Chengmo Yang	10.1109/ICCD46524.2019.00045
Ebird: Elastic Batch for Improving Responsiveness and Throughput of Deep Learning Services.	Weihao Cui,Mengze Wei,Quan Chen 0002,Xiaoxin Tang,Jingwen Leng,Li Li 0012,Mingyi Guo	10.1109/ICCD46524.2019.00075
VaLLR: Threshold Voltage Distribution Aware LLR Optimization to Improve LDPC Decoding Performance for 3D TLC NAND Flash.	Lanlan Cui,Fei Wu 0005,Xiaojian Liu,Meng Zhang 0014,Changsheng Xie	10.1109/ICCD46524.2019.00096
NR-MPA: Non-Recovery Compression Based Multi-Path Packet-Connected-Circuit Architecture of Convolution Neural Networks Accelerator.	Gaoming Du,Zhenwen Yang,Zhenmin Li,Duoli Zhang,Yongsheng Yin,Zhonghai Lu	10.1109/ICCD46524.2019.00029
Astraea: Self-Balancing Federated Learning for Improving Classification Accuracy of Mobile Deep Learning Applications.	Moming Duan,Duo Liu,Xianzhang Chen,Yujuan Tan,Jinting Ren,Lei Qiao,Liang Liang 0002	10.1109/ICCD46524.2019.00038
HiNUMA: NUMA-Aware Data Placement and Migration in Hybrid Memory Systems.	Zhuohui Duan,Haikun Liu,Xiaofei Liao,Hai Jin 0001,Wenbin Jiang,Yu Zhang 0027	10.1109/ICCD46524.2019.00058
Dynamic Optimization of Battery Health in IoT Networks.	Kazim Ergun,Raid Ayoub,Pietro Mercati,Tajana Rosing	10.1109/ICCD46524.2019.00093
A Comparative Analysis on the Impact of Bank Contention in STT-MRAM and SRAM Based LLCs.	Timon Evenblij,Christian Tenllado,Manu Perumkunnil,Francky Catthoor,Sushil Sakhare,Peter Debacker,Gouri Sankar Kar,Arnaud Furnémont,Nicolas Bueno,José Ignacio Gómez Pérez	10.1109/ICCD46524.2019.00039
HBUNN - Hybrid Binary-Unary Neural Network: Realizing a Complete CNN on an FPGA.	Sayed Abdolrasouol Faraji,Gaurav Singh,Kia Bazargan	10.1109/ICCD46524.2019.00027
AdapTimer: Hardware/Software Collaborative Timer Resistant to Flush-Based Cache Attacks on ARM-FPGA Embedded SoC.	Jingquan Ge,Neng Gao,Chenyang Tu,Ji Xiang,Zeyi Liu	10.1109/ICCD46524.2019.00085
Reading Between the Dies: Cross-SLR Covert Channels on Multi-Tenant Cloud FPGAs.	Ilias Giechaskiel,Kasper Rasmussen,Jakub Szefer	10.1109/ICCD46524.2019.00010
AccUDNN: A GPU Memory Efficient Accelerator for Training Ultra-Deep Neural Networks.	Jinrong Guo,Wantao Liu,Wang Wang,Chunrong Yao,Jizhong Han,Ruixuan Li 0001,Yijun Lu,Songlin Hu	10.1109/ICCD46524.2019.00017
Integrating Cyber-Attack Defense Techniques into Real-Time Cyber-Physical Systems.	Xiaochen Hao,Mingsong Lv,Jiesheng Zheng,Zhengkui Zhang,Wang Yi 0001	10.1109/ICCD46524.2019.00037
Architectural and Cost Implications of the 5G Edge NFV Systems.	Yang Hu 0001,Jianda Wang	10.1109/ICCD46524.2019.00086
IPSA: Integer Programming via Sparse Approximation for Efficient Test-Chip Design.	Qicheng Huang,Chenlei Fang,Zeye Liu 0001,Ruizhou Ding,R. D. Shawn Blanton	10.1109/ICCD46524.2019.00011
Lifelong Disk Failure Prediction via GAN-Based Anomaly Detection.	Tianming Jiang,Jiangfeng Zeng,Ke Zhou 0001,Ping Huang 0001,Tianming Yang	10.1109/ICCD46524.2019.00033
System-Level Optimization of Network-on-Chips for Heterogeneous 3D System-on-Chips.	Jan Moritz Joseph,Dominik Ermel,Lennart Bamberg,Alberto García Ortiz,Thilo Pionteck	10.1109/ICCD46524.2019.00064
WiXI: An Inter-Chip Wireless Bus Interface for Shape-Changeable Chiplet-Based Computers.	Junichiro Kadomoto,Hidetsugu Irie,Shuichi Sakai	10.1109/ICCD46524.2019.00021
Value Speculation through Equality Prediction.	Kleovoulos Kalaitzidis,André Seznec	10.1109/ICCD46524.2019.00101
A Novel Convolutional Neural Network Accelerator That Enables Fully-Pipelined Execution of Layers.	Donghyun Kang,Jintaek Kang,Hyungdal Kwon,Hyunsik Park,Soonhoi Ha	10.1109/ICCD46524.2019.00102
FPGA Energy Efficiency by Leveraging Thermal Margin.	Behnam Khaleghi,Sahand Salamat,Mohsen Imani,Tajana Rosing	10.1109/ICCD46524.2019.00059
Static Function Prefetching for Efficient Code Management on Scratchpad Memory.	Youngbin Kim,Kyoungwoo Lee,Aviral Shrivastava	10.1109/ICCD46524.2019.00056
Stealthy Rootkits in Smart Grid Controllers.	Prashanth Krishnamurthy,Hossein Salehghaffari,Shiva Duraisamy,Ramesh Karri,Farshad Khorrami	10.1109/ICCD46524.2019.00012
Adaptive Write Interference Management with Efficient Mapping for Shingled Recording Disks.	Ming-Chang Lee,Li-Pin Chang,Sung-Ming Wu,Wei-Shang Yui	10.1109/ICCD46524.2019.00031
A High-Performance Processing-in-Memory Accelerator for Inline Data Deduplication.	Young Seo Lee,Kyung Min Kim,Ji Heon Lee,Jeong Hwan Choi,Sung Woo Chung	10.1109/ICCD46524.2019.00077
Efficient Scalable Three Operand Multiplier Over GF(2m) Based on Novel Decomposition Strategy.	Chiou-Yng Lee,Jiafeng Xie	10.1109/ICCD46524.2019.00013
A Learning-Based Framework for Automatic Parameterized Verification.	Yongjian Li,Jialun Cao,Jun Pang 0001	10.1109/ICCD46524.2019.00070
Characterizing On-Chip Traffic Patterns in General-Purpose GPUs: A Deep Learning Approach.	Yunfan Li 0002,Drew Penney,Abhishek Ramamurthy,Lizhong Chen	10.1109/ICCD46524.2019.00016
RRAMedy: Protecting ReRAM-Based Neural Network from Permanent and Soft Faults During Its Lifetime.	Wen Li,Ying Wang 0001,Huawei Li 0001,Xiaowei Li 0001	10.1109/ICCD46524.2019.00020
Security-Driven Codesign with Weakly-Hard Constraints for Real-Time Embedded Systems.	Hengyi Liang,Zhilu Wang,Debayan Roy,Soumyajit Dey,Samarjit Chakraborty,Qi Zhu 0002	10.1109/ICCD46524.2019.00035
VNet: A Versatile Network for Efficient Real-Time Semantic Segmentation.	Ning Lin,Hang Lu,Jingliang Gao,Shunjie Qiao,Xiaowei Li 0001	10.1109/ICCD46524.2019.00090
When Deep Learning Meets the Edge: Auto-Masking Deep Neural Networks for Efficient Machine Learning on Edge Devices.	Ning Lin,Hang Lu,Xing Hu 0001,Jingliang Gao,Mingzhe Zhang,Xiaowei Li 0001	10.1109/ICCD46524.2019.00076
An Efficient and Flexible Metadata Management Layer for Local File Systems.	Yubo Liu,Hongbo Li 0007,Yutong Lu,Zhiguang Chen,Ming Zhao	10.1109/ICCD46524.2019.00034
Process Variation Mitigation on Convolutional Neural Network Accelerator Architecture.	Maodi Ma,Jingweijia Tan,Xiaohui Wei,Kaige Yan	10.1109/ICCD46524.2019.00015
An FPGA Implementation of Stochastic Computing-Based LSTM.	Guy Maor,Xiaoming Zeng,Zhendong Wang,Yang Hu 0001	10.1109/ICCD46524.2019.00014
Adaptive Masking: a Dynamic Trade-off between Energy Consumption and Hardware Security.	Maxime Montoya,Thomas Hiscock,Simone Bacles-Min,Anca Molnos,Jacques Fournier	10.1109/ICCD46524.2019.00082
qCG: A Low-Power Multi-Domain SFQ Logic Design and Verification Framework.	Shahin Nazarian,Arash Fayyazi,Massoud Pedram	10.1109/ICCD46524.2019.00069
Flexible NTT Accelerators for RLWE Lattice-Based Cryptography.	Hamid Nejatollahi,Rosario Cammarota,Nikil D. Dutt	10.1109/ICCD46524.2019.00052
TiLA: Twin-in-the-Loop Architecture for Cyber-Physical Production Systems.	HeeJong Park 0001,Arvind Easwaran,Sidharta Andalam	10.1109/ICCD46524.2019.00019
Applying Swarm Intelligence to Distributed On-Chip Power Management.	Divya Pathak,Ioannis Savidis	10.1109/ICCD46524.2019.00079
PUF-RLA: A PUF-Based Reliable and Lightweight Authentication Protocol Employing Binary String Shuffling.	Mahmood Azhar Qureshi,Arslan Munir	10.1109/ICCD46524.2019.00084
Archivist: A Machine Learning Assisted Data Placement Mechanism for Hybrid Storage Systems.	Jinting Ren,Xianzhang Chen,Yujuan Tan,Duo Liu,Moming Duan,Liang Liang 0002,Lei Qiao	10.1109/ICCD46524.2019.00098
NVDL-Cache: Narrow-Width Value Aware Variable Delay Low-Power Data Cache.	Nezam Rohbani,Tapas Kumar Maiti,Dondee Navarro,Mitiko Miura-Mattausch,Hans Jürgen Mattausch,Hirotaka Takatsuka	10.1109/ICCD46524.2019.00040
SaberX4: High-Throughput Software Implementation of Saber Key Encapsulation Mechanism.	Sujoy Sinha Roy	10.1109/ICCD46524.2019.00050
Post-Model Validation of Victim DRAM Caches.	Debiprasanna Sahoo,Shivani Tripathy,Manoranjan Satpathy,Madhu Mutyam	10.1109/ICCD46524.2019.00046
A New Traffic Offloading Method with Slow Switching Optical Device in Exascale Computer.	En Shao,Guangming Tan,Zhan Wang,Guojun Yuan,Ninghui Sun	10.1109/ICCD46524.2019.00025
Power Management of Wireless Sensor Nodes with Coordinated Distributed Reinforcement Learning.	Shaswot Shresthamali,Masaaki Kondo,Hiroshi Nakamura	10.1109/ICCD46524.2019.00092
Forecast-Based Sample Preparation Algorithm for Unbalanced Splitting Correction on DMFBs.	Ling-Yen Song,Yi-Ling Chen 0005,Yung-Chun Lei,Juinn-Dar Huang	10.1109/ICCD46524.2019.00066
A Case for Software-Based Adaptive Routing in NUMA Systems.	WonJun Song,John Kim	10.1109/ICCD46524.2019.00100
A Memory-Access-Efficient Adaptive Implementation of kNN on FPGA through HLS.	Xiaojia Song,Tao Xie 0004,Stephen Fischer	10.1109/ICCD46524.2019.00030
Power, Area, Speed, and Security (PASS) Trade-Offs of NIST PQC Signature Candidates Using a C to ASIC Design Flow.	Deepraj Soni,Mohammed Nabeel 0001,Kanad Basu,Ramesh Karri	10.1109/ICCD46524.2019.00054
Learning-Based Diversity Estimation: Leveraging the Power of High-Level Synthesis to Mitigate Common-Mode Failure.	Farah Naz Taher,Anjana Balachandran,Benjamin Carrión Schäfer	10.1109/ICCD46524.2019.00071
PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks.	Cheng Tan 0002,Yanghui Ou,Shunning Jiang,Peitian Pan,Christopher Torng,Shady Agwa,Christopher Batten	10.1109/ICCD46524.2019.00068
Formal Modeling and Verification of NAND Flash Memory Supporting Advanced Operations.	Shivani Tripathy,Debiprasanna Sahoo,Manoranjan Satpathy,Srinivas Pinisetty	10.1109/ICCD46524.2019.00048
BRASIL: A High-Integrity GPGPU Toolchain for Automotive Systems.	Matina Maria Trompouki,Leonidas Kosmidis	10.1109/ICCD46524.2019.00094
Energy Prediction for Cache Tuning in Embedded Systems.	Ruben Vazquez,Ann Gordon-Ross,Greg Stitt	10.1109/ICCD46524.2019.00091
Software Timing Analysis for Complex Hardware with Survivability and Risk Analysis.	Sergi Vilardell,Isabel Serra,Jaume Abella 0001,Joan del Castillo,Francisco J. Cazorla	10.1109/ICCD46524.2019.00036
Red Teaming a Multi-Colored Bluetooth Bulb.	Ryan Vrecenar,Michael Hall,Joshua Zshiesche,Mahesh Naidu,Jeyavijayan Rajendran,Stavros Kalafatis	10.1109/ICCD46524.2019.00043
Threshold Logic in a Flash.	Ankit Wagle,Gian Singh,Jinghua Yang,Sunil P. Khatri,Sarma B. K. Vrudhula	10.1109/ICCD46524.2019.00081
Reinforce Memory Error Protection by Breaking DRAM Disturbance Correlation Within ECC Words.	Yicheng Wang,Yang Liu 0114,Peiyun Wu,Zhao Zhang 0008	10.1109/ICCD46524.2019.00097
ReNEW: Enhancing Lifetime for ReRAM Crossbar Based Neural Network Accelerators.	Wen Wen,Youtao Zhang,Jun Yang 0002	10.1109/ICCD46524.2019.00074
ReRAM Crossbar-Based Analog Computing Architecture for Naive Bayesian Engine.	Bing Wu 0001,Dan Feng 0001,Wei Tong 0001,Jingning Liu,Chengning Wang,Wei Zhao 0034,Mengye Peng	10.1109/ICCD46524.2019.00026
Low Power Design of Runtime Reconfigurable FPGAs through Contexts Approximations.	Siyuan Xu,Benjamin Carrión Schäfer	10.1109/ICCD46524.2019.00078
SpecLock: Speculative Lock Forwarding.	Pooria M. Yaghini,George Michelogiannakis,Paul V. Gratz	10.1109/ICCD46524.2019.00041
A Distributed Scheme for Accelerating Semantic Video Segmentation on An Embedded Cluster.	Hsuan-Kung Yang,Tsu-Jui Fu,Po-Han Chiang,Kuan-Wei Ho,Chun-Yi Lee	10.1109/ICCD46524.2019.00018
TicToc: Enabling Bandwidth-Efficient DRAM Caching for Both Hits and Misses in Hybrid Memory Systems.	Vinson Young,Zeshan A. Chishti,Moinuddin K. Qureshi	10.1109/ICCD46524.2019.00055
To Update or Not To Update?: Bandwidth-Efficient Intelligent Replacement Policies for DRAM Caches.	Vinson Young,Moinuddin K. Qureshi	10.1109/ICCD46524.2019.00023
Compiler-Assisted Selection of Hardware Acceleration Candidates from Application Source Code.	Georgios Zacharopoulos,Lorenzo Ferretti,Giovanni Ansaloni,Giuseppe Di Guglielmo,Luca P. Carloni,Laura Pozzi	10.1109/ICCD46524.2019.00024
FeMAT: Exploring In-Memory Processing in Multifunctional FeFET-Based Memory Array.	Xiaoyu Zhang 0002,Xiaoming Chen 0003,Yinhe Han 0001	10.1109/ICCD46524.2019.00080
SPA-SSD: Exploit Heterogeneity and Parallelism of 3D SLC-TLC Hybrid SSD to Improve Write Performance.	Wenhui Zhang 0005,Qiang Cao 0001,Hong Jiang 0001,Jie Yao,Yuanyuan Dong,Puyuan Yang	10.1109/ICCD46524.2019.00088
Detecting and Predicting Performance Degradation Caused by Impaired Cache Isolation.	Yi Zhang 0056,Zhanwei Ling,Ran Cui,Mingsong Lv,Nan Guan,Qingxu Deng	10.1109/ICCD46524.2019.00099
Mitigating Application Diversity for Allocating a Unified ACC-Rich Platform.	Jinghan Zhang,Hamed Tabkhi,Gunar Schirner	10.1109/ICCD46524.2019.00089
Balancing Performance and Energy Efficiency of ONoC by Using Adaptive Bandwidth.	Mingzhe Zhang,Lunkai Zhang,Frederic T. Chong,Zhiyong Liu 0002	10.1109/ICCD46524.2019.00095
RepEC-Duet: Ensure High Reliability and Performance for Deduplicated and Delta-Compressed Storage Systems.	Chunxue Zuo,Fang Wang 0001,Ping Huang,Yuchong Hu,Dan Feng 0001	10.1109/ICCD46524.2019.00032
37th IEEE International Conference on Computer Design, ICCD 2019, Abu Dhabi, United Arab Emirates, November 17-20, 2019		
