
---------- Begin Simulation Statistics ----------
final_tick                                23685822000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 508490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 745352                       # Number of bytes of host memory used
host_op_rate                                   951198                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     9.83                       # Real time elapsed on the host
host_tick_rate                             2408758519                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5000001                       # Number of instructions simulated
sim_ops                                       9353296                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023686                       # Number of seconds simulated
sim_ticks                                 23685822000                       # Number of ticks simulated
system.cpu.Branches                           1126759                       # Number of branches fetched
system.cpu.committedInsts                     5000001                       # Number of instructions committed
system.cpu.committedOps                       9353296                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                     1204265                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           116                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      670718                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           116                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     6481317                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                         23685822                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                   23685822                       # Number of busy cycles
system.cpu.num_cc_register_reads              5672553                       # number of times the CC registers were read
system.cpu.num_cc_register_writes             3094082                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts       839193                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  84807                       # Number of float alu accesses
system.cpu.num_fp_insts                         84807                       # number of float instructions
system.cpu.num_fp_register_reads               135761                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               67483                       # number of times the floating registers were written
system.cpu.num_func_calls                      180970                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses               9268018                       # Number of integer alu accesses
system.cpu.num_int_insts                      9268018                       # number of integer instructions
system.cpu.num_int_register_reads            18288173                       # number of times the integer registers were read
system.cpu.num_int_register_writes            7468938                       # number of times the integer registers were written
system.cpu.num_load_insts                     1203255                       # Number of load instructions
system.cpu.num_mem_refs                       1873664                       # number of memory refs
system.cpu.num_store_insts                     670409                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 28279      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                   7384501     78.95%     79.25% # Class of executed instruction
system.cpu.op_class::IntMult                      733      0.01%     79.26% # Class of executed instruction
system.cpu.op_class::IntDiv                       609      0.01%     79.27% # Class of executed instruction
system.cpu.op_class::FloatAdd                     335      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::SimdAdd                       16      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.27% # Class of executed instruction
system.cpu.op_class::SimdAlu                    30580      0.33%     79.60% # Class of executed instruction
system.cpu.op_class::SimdCmp                      480      0.01%     79.60% # Class of executed instruction
system.cpu.op_class::SimdCvt                    16630      0.18%     79.78% # Class of executed instruction
system.cpu.op_class::SimdMisc                   17348      0.19%     79.97% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                 175      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.97% # Class of executed instruction
system.cpu.op_class::MemRead                  1186802     12.69%     92.66% # Class of executed instruction
system.cpu.op_class::MemWrite                  668830      7.15%     99.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16453      0.18%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite               1579      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                    9353350                       # Class of executed instruction
system.cpu.workload.numSyscalls                    13                       # Number of system calls
system.l2bar.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bar.snoop_filter.hit_single_requests        78973                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.hit_single_snoops         6631                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bar.snoop_filter.tot_requests         158789                       # Total number of requests made to the snoop filter.
system.l2bar.snoop_filter.tot_snoops             6631                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          248                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6741                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2866                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           16                       # Transaction distribution
system.membus.trans_dist::CleanEvict              232                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3627                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3627                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2866                       # Transaction distribution
system.membus.pkt_count_system.DynamicCache.mem_side::system.mem_delay-slave        13234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.DynamicCache.mem_side::total        13234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::system.mem_delay-slave       416576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.DynamicCache.mem_side::total       416576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  416576                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6493                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6493    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6493                       # Request fanout histogram
system.membus.reqLayer0.occupancy             6805000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           34886750                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.icache.demand_hits::.cpu.inst          6430496                       # number of demand (read+write) hits
system.icache.demand_hits::total              6430496                       # number of demand (read+write) hits
system.icache.overall_hits::.cpu.inst         6430496                       # number of overall hits
system.icache.overall_hits::total             6430496                       # number of overall hits
system.icache.demand_misses::.cpu.inst          50821                       # number of demand (read+write) misses
system.icache.demand_misses::total              50821                       # number of demand (read+write) misses
system.icache.overall_misses::.cpu.inst         50821                       # number of overall misses
system.icache.overall_misses::total             50821                       # number of overall misses
system.icache.demand_miss_latency::.cpu.inst   3286594000                       # number of demand (read+write) miss cycles
system.icache.demand_miss_latency::total   3286594000                       # number of demand (read+write) miss cycles
system.icache.overall_miss_latency::.cpu.inst   3286594000                       # number of overall miss cycles
system.icache.overall_miss_latency::total   3286594000                       # number of overall miss cycles
system.icache.demand_accesses::.cpu.inst      6481317                       # number of demand (read+write) accesses
system.icache.demand_accesses::total          6481317                       # number of demand (read+write) accesses
system.icache.overall_accesses::.cpu.inst      6481317                       # number of overall (read+write) accesses
system.icache.overall_accesses::total         6481317                       # number of overall (read+write) accesses
system.icache.demand_miss_rate::.cpu.inst     0.007841                       # miss rate for demand accesses
system.icache.demand_miss_rate::total        0.007841                       # miss rate for demand accesses
system.icache.overall_miss_rate::.cpu.inst     0.007841                       # miss rate for overall accesses
system.icache.overall_miss_rate::total       0.007841                       # miss rate for overall accesses
system.icache.demand_avg_miss_latency::.cpu.inst 64669.998623                       # average overall miss latency
system.icache.demand_avg_miss_latency::total 64669.998623                       # average overall miss latency
system.icache.overall_avg_miss_latency::.cpu.inst 64669.998623                       # average overall miss latency
system.icache.overall_avg_miss_latency::total 64669.998623                       # average overall miss latency
system.icache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.icache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.icache.blocked::no_targets                   0                       # number of cycles access was blocked
system.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.icache.demand_mshr_misses::.cpu.inst        50821                       # number of demand (read+write) MSHR misses
system.icache.demand_mshr_misses::total         50821                       # number of demand (read+write) MSHR misses
system.icache.overall_mshr_misses::.cpu.inst        50821                       # number of overall MSHR misses
system.icache.overall_mshr_misses::total        50821                       # number of overall MSHR misses
system.icache.demand_mshr_miss_latency::.cpu.inst   3184952000                       # number of demand (read+write) MSHR miss cycles
system.icache.demand_mshr_miss_latency::total   3184952000                       # number of demand (read+write) MSHR miss cycles
system.icache.overall_mshr_miss_latency::.cpu.inst   3184952000                       # number of overall MSHR miss cycles
system.icache.overall_mshr_miss_latency::total   3184952000                       # number of overall MSHR miss cycles
system.icache.demand_mshr_miss_rate::.cpu.inst     0.007841                       # mshr miss rate for demand accesses
system.icache.demand_mshr_miss_rate::total     0.007841                       # mshr miss rate for demand accesses
system.icache.overall_mshr_miss_rate::.cpu.inst     0.007841                       # mshr miss rate for overall accesses
system.icache.overall_mshr_miss_rate::total     0.007841                       # mshr miss rate for overall accesses
system.icache.demand_avg_mshr_miss_latency::.cpu.inst 62669.998623                       # average overall mshr miss latency
system.icache.demand_avg_mshr_miss_latency::total 62669.998623                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::.cpu.inst 62669.998623                       # average overall mshr miss latency
system.icache.overall_avg_mshr_miss_latency::total 62669.998623                       # average overall mshr miss latency
system.icache.replacements                      50309                       # number of replacements
system.icache.ReadReq_hits::.cpu.inst         6430496                       # number of ReadReq hits
system.icache.ReadReq_hits::total             6430496                       # number of ReadReq hits
system.icache.ReadReq_misses::.cpu.inst         50821                       # number of ReadReq misses
system.icache.ReadReq_misses::total             50821                       # number of ReadReq misses
system.icache.ReadReq_miss_latency::.cpu.inst   3286594000                       # number of ReadReq miss cycles
system.icache.ReadReq_miss_latency::total   3286594000                       # number of ReadReq miss cycles
system.icache.ReadReq_accesses::.cpu.inst      6481317                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_accesses::total         6481317                       # number of ReadReq accesses(hits+misses)
system.icache.ReadReq_miss_rate::.cpu.inst     0.007841                       # miss rate for ReadReq accesses
system.icache.ReadReq_miss_rate::total       0.007841                       # miss rate for ReadReq accesses
system.icache.ReadReq_avg_miss_latency::.cpu.inst 64669.998623                       # average ReadReq miss latency
system.icache.ReadReq_avg_miss_latency::total 64669.998623                       # average ReadReq miss latency
system.icache.ReadReq_mshr_misses::.cpu.inst        50821                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_misses::total        50821                       # number of ReadReq MSHR misses
system.icache.ReadReq_mshr_miss_latency::.cpu.inst   3184952000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_latency::total   3184952000                       # number of ReadReq MSHR miss cycles
system.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007841                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_mshr_miss_rate::total     0.007841                       # mshr miss rate for ReadReq accesses
system.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 62669.998623                       # average ReadReq mshr miss latency
system.icache.ReadReq_avg_mshr_miss_latency::total 62669.998623                       # average ReadReq mshr miss latency
system.icache.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.icache.tags.tagsinuse               493.151089                       # Cycle average of tags in use
system.icache.tags.total_refs                 6481317                       # Total number of references to valid blocks.
system.icache.tags.sampled_refs                 50821                       # Sample count of references to valid blocks.
system.icache.tags.avg_refs                127.532260                       # Average number of references to valid blocks.
system.icache.tags.warmup_cycle                729000                       # Cycle when the warmup percentage was hit.
system.icache.tags.occ_blocks::.cpu.inst   493.151089                       # Average occupied blocks per requestor
system.icache.tags.occ_percent::.cpu.inst     0.963186                       # Average percentage of cache occupancy
system.icache.tags.occ_percent::total        0.963186                       # Average percentage of cache occupancy
system.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::3          200                       # Occupied blocks per task id
system.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.icache.tags.tag_accesses               6532138                       # Number of tag accesses
system.icache.tags.data_accesses              6532138                       # Number of data accesses
system.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.mem_delay.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          143616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          271936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              415552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       143616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         143616                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         1024                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             1024                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             2244                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             4249                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 6493                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            16                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  16                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            6063374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           11480961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total               17544335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       6063374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           6063374                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           43233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 43233                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           43233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           6063374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          11480961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total              17587568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.writebacks::samples        16.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.inst::samples      2244.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples      4247.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000000574000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                19079                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         6493                       # Number of read requests accepted
system.mem_ctrl.writeReqs                          16                       # Number of write requests accepted
system.mem_ctrl.readBursts                       6493                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                        16                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.servicedByWrQ                       2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                728                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                576                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                614                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                480                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                305                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                234                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                308                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                262                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                275                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                349                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               238                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11               330                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               319                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               352                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14               470                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15               651                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        7.47                       # Average write queue length when enqueuing
system.mem_ctrl.totQLat                      73429000                       # Total ticks spent queuing
system.mem_ctrl.totBusLat                    32455000                       # Total ticks spent in databus transfers
system.mem_ctrl.totMemAccLat                195135250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.avgQLat                      11312.43                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 30062.43                       # Average memory access latency per DRAM burst
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.readRowHits                      3351                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  51.63                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                  0.00                       # Row buffer hit rate for writes
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   6493                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                    16                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     6483                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                        8                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       1                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples         3140                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     132.300637                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    109.163785                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev     94.824336                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::64-127         1511     48.12%     48.12% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-191          787     25.06%     73.18% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::192-255          447     14.24%     87.42% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-319          172      5.48%     92.90% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::320-383           85      2.71%     95.61% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-447           65      2.07%     97.68% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::448-511           47      1.50%     99.17% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-575            9      0.29%     99.46% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::576-639           10      0.32%     99.78% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-703            6      0.19%     99.97% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::704-767            1      0.03%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total          3140                       # Bytes accessed per row activation
system.mem_ctrl.bytesReadDRAM                  415424                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                      128                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   415552                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                  1024                       # Total written bytes from the system interface side
system.mem_ctrl.avgRdBW                         17.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                      17.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.04                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.14                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.14                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.totGap                    23640059000                       # Total gap between requests
system.mem_ctrl.avgGap                     3631903.36                       # Average gap between requests
system.mem_ctrl.masterReadBytes::.cpu.inst       143616                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data       271808                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 6063374.114691903815                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 11475556.980880798772                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         2244                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data         4249                       # Per-master read serviced memory accesses
system.mem_ctrl.masterWriteAccesses::.writebacks           16                       # Per-master write serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     68220500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data    126914750                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     30401.29                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     29869.32                       # Per-master read average memory access latency
system.mem_ctrl.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrl.pageHitRate                     51.50                       # Row buffer hit rate, read and write combined
system.mem_ctrl.rank1.actEnergy              10324440                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank1.preEnergy               5487570                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank1.readEnergy             21305760                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank1.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank1.refreshEnergy      1869734880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank1.actBackEnergy        3045752820                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank1.preBackEnergy        6530586720                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank1.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank1.totalEnergy         11483192190                       # Total energy per rank (pJ)
system.mem_ctrl.rank1.averagePower         484.812906                       # Core power per rank (mW)
system.mem_ctrl.rank1.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank1.memoryStateTime::IDLE  16948705250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::REF    790709500                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT   5946407250                       # Time in different power states
system.mem_ctrl.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.actEnergy              12095160                       # Energy for activate commands per rank (pJ)
system.mem_ctrl.rank0.preEnergy               6428730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl.rank0.readEnergy             25039980                       # Energy for read commands per rank (pJ)
system.mem_ctrl.rank0.writeEnergy                   0                       # Energy for write commands per rank (pJ)
system.mem_ctrl.rank0.refreshEnergy      1869734880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl.rank0.actBackEnergy        3156811050                       # Energy for active background per rank (pJ)
system.mem_ctrl.rank0.preBackEnergy        6437064000                       # Energy for precharge background per rank (pJ)
system.mem_ctrl.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrl.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl.rank0.selfRefreshEnergy             0                       # Energy for self refresh per rank (pJ)
system.mem_ctrl.rank0.totalEnergy         11507173800                       # Total energy per rank (pJ)
system.mem_ctrl.rank0.averagePower         485.825394                       # Core power per rank (mW)
system.mem_ctrl.rank0.totalIdleTime                 0                       # Total Idle time Per DRAM Rank
system.mem_ctrl.rank0.memoryStateTime::IDLE  16703292250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::REF    790709500                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT   6191820250                       # Time in different power states
system.mem_ctrl.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           45510                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           23768                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               69278                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          45510                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          23768                       # number of overall hits
system.l2cache.overall_hits::total              69278                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          5311                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          5227                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             10538                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         5311                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         5227                       # number of overall misses
system.l2cache.overall_misses::total            10538                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst   2076433000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data   3194712000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total   5271145000                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst   2076433000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data   3194712000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total   5271145000                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        50821                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        28995                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           79816                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        50821                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        28995                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          79816                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.104504                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.180272                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.132029                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.104504                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.180272                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.132029                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 390968.367539                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 611194.184044                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 500203.549061                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 390968.367539                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 611194.184044                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 500203.549061                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1437                       # number of writebacks
system.l2cache.writebacks::total                 1437                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst         5311                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         5227                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        10538                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         5311                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         5227                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        10538                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst   1970213000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data   3090172000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total   5060385000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst   1970213000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data   3090172000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total   5060385000                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.104504                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.180272                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.132029                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.104504                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.180272                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.132029                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 370968.367539                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 591194.184044                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 480203.549061                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 370968.367539                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 591194.184044                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 480203.549061                       # average overall mshr miss latency
system.l2cache.replacements                      8067                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks        23895                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        23895                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks        23895                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        23895                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks         2803                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total         2803                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.UpgradeReq_hits::.cpu.data          175                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_hits::total             175                       # number of UpgradeReq hits
system.l2cache.UpgradeReq_misses::.cpu.data            6                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_misses::total             6                       # number of UpgradeReq misses
system.l2cache.UpgradeReq_miss_latency::.cpu.data        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_miss_latency::total        92000                       # number of UpgradeReq miss cycles
system.l2cache.UpgradeReq_accesses::.cpu.data          181                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_accesses::total          181                       # number of UpgradeReq accesses(hits+misses)
system.l2cache.UpgradeReq_miss_rate::.cpu.data     0.033149                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_miss_rate::total     0.033149                       # miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_miss_latency::.cpu.data 15333.333333                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_avg_miss_latency::total 15333.333333                       # average UpgradeReq miss latency
system.l2cache.UpgradeReq_mshr_misses::.cpu.data            6                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_misses::total            6                       # number of UpgradeReq MSHR misses
system.l2cache.UpgradeReq_mshr_miss_latency::.cpu.data       432000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_latency::total       432000                       # number of UpgradeReq MSHR miss cycles
system.l2cache.UpgradeReq_mshr_miss_rate::.cpu.data     0.033149                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_mshr_miss_rate::total     0.033149                       # mshr miss rate for UpgradeReq accesses
system.l2cache.UpgradeReq_avg_mshr_miss_latency::.cpu.data        72000                       # average UpgradeReq mshr miss latency
system.l2cache.UpgradeReq_avg_mshr_miss_latency::total        72000                       # average UpgradeReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data         3992                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             3992                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         3731                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           3731                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data   2629020000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total   2629020000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         7723                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         7723                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.483102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.483102                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 704642.187081                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 704642.187081                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data         3731                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         3731                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data   2554400000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total   2554400000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.483102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.483102                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 684642.187081                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 684642.187081                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        45510                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data        19776                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        65286                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         5311                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         1496                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         6807                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst   2076433000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    565692000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total   2642125000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        50821                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        21272                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        72093                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.104504                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.070327                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.094420                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 390968.367539                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 378136.363636                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 388148.229763                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         5311                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         1496                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         6807                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1970213000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    535772000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total   2505985000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.104504                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.070327                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.094420                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 370968.367539                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 358136.363636                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 368148.229763                       # average ReadSharedReq mshr miss latency
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             2794.559374                       # Cycle average of tags in use
system.l2cache.tags.total_refs                 155981                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                11870                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                13.140775                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle               708000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks   130.941404                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   868.824187                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1794.793782                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.031968                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.212115                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.438182                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.682265                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         3803                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          189                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         1409                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4         2159                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.928467                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               170659                       # Number of tag accesses
system.l2cache.tags.data_accesses              170659                       # Number of data accesses
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.l3Dram.demand_hits::.cpu.inst             2127                       # number of demand (read+write) hits
system.l3Dram.demand_hits::.cpu.data              803                       # number of demand (read+write) hits
system.l3Dram.demand_hits::total                 2930                       # number of demand (read+write) hits
system.l3Dram.overall_hits::.cpu.inst            2127                       # number of overall hits
system.l3Dram.overall_hits::.cpu.data             803                       # number of overall hits
system.l3Dram.overall_hits::total                2930                       # number of overall hits
system.l3Dram.demand_misses::.cpu.inst           3184                       # number of demand (read+write) misses
system.l3Dram.demand_misses::.cpu.data           4424                       # number of demand (read+write) misses
system.l3Dram.demand_misses::total               7608                       # number of demand (read+write) misses
system.l3Dram.overall_misses::.cpu.inst          3184                       # number of overall misses
system.l3Dram.overall_misses::.cpu.data          4424                       # number of overall misses
system.l3Dram.overall_misses::total              7608                       # number of overall misses
system.l3Dram.demand_miss_latency::.cpu.inst   1750205000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::.cpu.data   2939452000                       # number of demand (read+write) miss cycles
system.l3Dram.demand_miss_latency::total   4689657000                       # number of demand (read+write) miss cycles
system.l3Dram.overall_miss_latency::.cpu.inst   1750205000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::.cpu.data   2939452000                       # number of overall miss cycles
system.l3Dram.overall_miss_latency::total   4689657000                       # number of overall miss cycles
system.l3Dram.demand_accesses::.cpu.inst         5311                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::.cpu.data         5227                       # number of demand (read+write) accesses
system.l3Dram.demand_accesses::total            10538                       # number of demand (read+write) accesses
system.l3Dram.overall_accesses::.cpu.inst         5311                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::.cpu.data         5227                       # number of overall (read+write) accesses
system.l3Dram.overall_accesses::total           10538                       # number of overall (read+write) accesses
system.l3Dram.demand_miss_rate::.cpu.inst     0.599510                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::.cpu.data     0.846375                       # miss rate for demand accesses
system.l3Dram.demand_miss_rate::total        0.721959                       # miss rate for demand accesses
system.l3Dram.overall_miss_rate::.cpu.inst     0.599510                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::.cpu.data     0.846375                       # miss rate for overall accesses
system.l3Dram.overall_miss_rate::total       0.721959                       # miss rate for overall accesses
system.l3Dram.demand_avg_miss_latency::.cpu.inst 549687.500000                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::.cpu.data 664433.092224                       # average overall miss latency
system.l3Dram.demand_avg_miss_latency::total 616411.277603                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.inst 549687.500000                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::.cpu.data 664433.092224                       # average overall miss latency
system.l3Dram.overall_avg_miss_latency::total 616411.277603                       # average overall miss latency
system.l3Dram.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.l3Dram.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3Dram.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.l3Dram.blocked::no_targets                   0                       # number of cycles access was blocked
system.l3Dram.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3Dram.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3Dram.writebacks::.writebacks              89                       # number of writebacks
system.l3Dram.writebacks::total                    89                       # number of writebacks
system.l3Dram.demand_mshr_misses::.cpu.inst         3184                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::.cpu.data         4424                       # number of demand (read+write) MSHR misses
system.l3Dram.demand_mshr_misses::total          7608                       # number of demand (read+write) MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.inst         3184                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::.cpu.data         4424                       # number of overall MSHR misses
system.l3Dram.overall_mshr_misses::total         7608                       # number of overall MSHR misses
system.l3Dram.demand_mshr_miss_latency::.cpu.inst   1587821000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::.cpu.data   2713828000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.demand_mshr_miss_latency::total   4301649000                       # number of demand (read+write) MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.inst   1587821000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::.cpu.data   2713828000                       # number of overall MSHR miss cycles
system.l3Dram.overall_mshr_miss_latency::total   4301649000                       # number of overall MSHR miss cycles
system.l3Dram.demand_mshr_miss_rate::.cpu.inst     0.599510                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::.cpu.data     0.846375                       # mshr miss rate for demand accesses
system.l3Dram.demand_mshr_miss_rate::total     0.721959                       # mshr miss rate for demand accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.inst     0.599510                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::.cpu.data     0.846375                       # mshr miss rate for overall accesses
system.l3Dram.overall_mshr_miss_rate::total     0.721959                       # mshr miss rate for overall accesses
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.inst 498687.500000                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::.cpu.data 613433.092224                       # average overall mshr miss latency
system.l3Dram.demand_avg_mshr_miss_latency::total 565411.277603                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.inst 498687.500000                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::.cpu.data 613433.092224                       # average overall mshr miss latency
system.l3Dram.overall_avg_mshr_miss_latency::total 565411.277603                       # average overall mshr miss latency
system.l3Dram.replacements                       3859                       # number of replacements
system.l3Dram.WritebackDirty_hits::.writebacks         1437                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_hits::total         1437                       # number of WritebackDirty hits
system.l3Dram.WritebackDirty_accesses::.writebacks         1437                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.WritebackDirty_accesses::total         1437                       # number of WritebackDirty accesses(hits+misses)
system.l3Dram.CleanEvict_mshr_misses::.writebacks         1849                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_misses::total         1849                       # number of CleanEvict MSHR misses
system.l3Dram.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3Dram.UpgradeReq_hits::.cpu.data            6                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_hits::total                6                       # number of UpgradeReq hits
system.l3Dram.UpgradeReq_accesses::.cpu.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.UpgradeReq_accesses::total            6                       # number of UpgradeReq accesses(hits+misses)
system.l3Dram.ReadExReq_hits::.cpu.data           104                       # number of ReadExReq hits
system.l3Dram.ReadExReq_hits::total               104                       # number of ReadExReq hits
system.l3Dram.ReadExReq_misses::.cpu.data         3627                       # number of ReadExReq misses
system.l3Dram.ReadExReq_misses::total            3627                       # number of ReadExReq misses
system.l3Dram.ReadExReq_miss_latency::.cpu.data   2470745000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_miss_latency::total   2470745000                       # number of ReadExReq miss cycles
system.l3Dram.ReadExReq_accesses::.cpu.data         3731                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_accesses::total          3731                       # number of ReadExReq accesses(hits+misses)
system.l3Dram.ReadExReq_miss_rate::.cpu.data     0.972125                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_miss_rate::total     0.972125                       # miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_miss_latency::.cpu.data 681208.988144                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_avg_miss_latency::total 681208.988144                       # average ReadExReq miss latency
system.l3Dram.ReadExReq_mshr_misses::.cpu.data         3627                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_misses::total         3627                       # number of ReadExReq MSHR misses
system.l3Dram.ReadExReq_mshr_miss_latency::.cpu.data   2285768000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_latency::total   2285768000                       # number of ReadExReq MSHR miss cycles
system.l3Dram.ReadExReq_mshr_miss_rate::.cpu.data     0.972125                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_mshr_miss_rate::total     0.972125                       # mshr miss rate for ReadExReq accesses
system.l3Dram.ReadExReq_avg_mshr_miss_latency::.cpu.data 630208.988144                       # average ReadExReq mshr miss latency
system.l3Dram.ReadExReq_avg_mshr_miss_latency::total 630208.988144                       # average ReadExReq mshr miss latency
system.l3Dram.ReadSharedReq_hits::.cpu.inst         2127                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::.cpu.data          699                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_hits::total          2826                       # number of ReadSharedReq hits
system.l3Dram.ReadSharedReq_misses::.cpu.inst         3184                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::.cpu.data          797                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_misses::total         3981                       # number of ReadSharedReq misses
system.l3Dram.ReadSharedReq_miss_latency::.cpu.inst   1750205000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::.cpu.data    468707000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_miss_latency::total   2218912000                       # number of ReadSharedReq miss cycles
system.l3Dram.ReadSharedReq_accesses::.cpu.inst         5311                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::.cpu.data         1496                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_accesses::total         6807                       # number of ReadSharedReq accesses(hits+misses)
system.l3Dram.ReadSharedReq_miss_rate::.cpu.inst     0.599510                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::.cpu.data     0.532754                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_miss_rate::total     0.584839                       # miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.inst 549687.500000                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::.cpu.data 588089.084065                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_avg_miss_latency::total 557375.533785                       # average ReadSharedReq miss latency
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.inst         3184                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::.cpu.data          797                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_misses::total         3981                       # number of ReadSharedReq MSHR misses
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.inst   1587821000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::.cpu.data    428060000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_latency::total   2015881000                       # number of ReadSharedReq MSHR miss cycles
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.599510                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::.cpu.data     0.532754                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_mshr_miss_rate::total     0.584839                       # mshr miss rate for ReadSharedReq accesses
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 498687.500000                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 537089.084065                       # average ReadSharedReq mshr miss latency
system.l3Dram.ReadSharedReq_avg_mshr_miss_latency::total 506375.533785                       # average ReadSharedReq mshr miss latency
system.l3Dram.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.l3Dram.tags.tagsinuse              3326.767219                       # Cycle average of tags in use
system.l3Dram.tags.total_refs                   15267                       # Total number of references to valid blocks.
system.l3Dram.tags.sampled_refs                  8617                       # Sample count of references to valid blocks.
system.l3Dram.tags.avg_refs                  1.771730                       # Average number of references to valid blocks.
system.l3Dram.tags.warmup_cycle                657000                       # Cycle when the warmup percentage was hit.
system.l3Dram.tags.occ_blocks::.writebacks   183.789798                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.inst  1001.839687                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_blocks::.cpu.data  2141.137734                       # Average occupied blocks per requestor
system.l3Dram.tags.occ_percent::.writebacks     0.022435                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.inst     0.122295                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::.cpu.data     0.261369                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_percent::total        0.406100                       # Average percentage of cache occupancy
system.l3Dram.tags.occ_task_id_blocks::1024         4758                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::2          197                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::3         1469                       # Occupied blocks per task id
system.l3Dram.tags.age_task_id_blocks_1024::4         3065                       # Occupied blocks per task id
system.l3Dram.tags.occ_task_id_percent::1024     0.580811                       # Percentage of cache occupancy per task id
system.l3Dram.tags.tag_accesses                 25733                       # Number of tag accesses
system.l3Dram.tags.data_accesses                25733                       # Number of data accesses
system.l3Dram.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.dcache.demand_hits::.cpu.data          1845678                       # number of demand (read+write) hits
system.dcache.demand_hits::total              1845678                       # number of demand (read+write) hits
system.dcache.overall_hits::.cpu.data         1845753                       # number of overall hits
system.dcache.overall_hits::total             1845753                       # number of overall hits
system.dcache.demand_misses::.cpu.data          29176                       # number of demand (read+write) misses
system.dcache.demand_misses::total              29176                       # number of demand (read+write) misses
system.dcache.overall_misses::.cpu.data         29176                       # number of overall misses
system.dcache.overall_misses::total             29176                       # number of overall misses
system.dcache.demand_miss_latency::.cpu.data   3855080000                       # number of demand (read+write) miss cycles
system.dcache.demand_miss_latency::total   3855080000                       # number of demand (read+write) miss cycles
system.dcache.overall_miss_latency::.cpu.data   3855080000                       # number of overall miss cycles
system.dcache.overall_miss_latency::total   3855080000                       # number of overall miss cycles
system.dcache.demand_accesses::.cpu.data      1874854                       # number of demand (read+write) accesses
system.dcache.demand_accesses::total          1874854                       # number of demand (read+write) accesses
system.dcache.overall_accesses::.cpu.data      1874929                       # number of overall (read+write) accesses
system.dcache.overall_accesses::total         1874929                       # number of overall (read+write) accesses
system.dcache.demand_miss_rate::.cpu.data     0.015562                       # miss rate for demand accesses
system.dcache.demand_miss_rate::total        0.015562                       # miss rate for demand accesses
system.dcache.overall_miss_rate::.cpu.data     0.015561                       # miss rate for overall accesses
system.dcache.overall_miss_rate::total       0.015561                       # miss rate for overall accesses
system.dcache.demand_avg_miss_latency::.cpu.data 132131.889224                       # average overall miss latency
system.dcache.demand_avg_miss_latency::total 132131.889224                       # average overall miss latency
system.dcache.overall_avg_miss_latency::.cpu.data 132131.889224                       # average overall miss latency
system.dcache.overall_avg_miss_latency::total 132131.889224                       # average overall miss latency
system.dcache.blocked_cycles::no_mshrs              0                       # number of cycles access was blocked
system.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.dcache.blocked::no_mshrs                     0                       # number of cycles access was blocked
system.dcache.blocked::no_targets                   0                       # number of cycles access was blocked
system.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.dcache.writebacks::.writebacks           23895                       # number of writebacks
system.dcache.writebacks::total                 23895                       # number of writebacks
system.dcache.demand_mshr_misses::.cpu.data        29176                       # number of demand (read+write) MSHR misses
system.dcache.demand_mshr_misses::total         29176                       # number of demand (read+write) MSHR misses
system.dcache.overall_mshr_misses::.cpu.data        29176                       # number of overall MSHR misses
system.dcache.overall_mshr_misses::total        29176                       # number of overall MSHR misses
system.dcache.demand_mshr_miss_latency::.cpu.data   3796728000                       # number of demand (read+write) MSHR miss cycles
system.dcache.demand_mshr_miss_latency::total   3796728000                       # number of demand (read+write) MSHR miss cycles
system.dcache.overall_mshr_miss_latency::.cpu.data   3796728000                       # number of overall MSHR miss cycles
system.dcache.overall_mshr_miss_latency::total   3796728000                       # number of overall MSHR miss cycles
system.dcache.demand_mshr_miss_rate::.cpu.data     0.015562                       # mshr miss rate for demand accesses
system.dcache.demand_mshr_miss_rate::total     0.015562                       # mshr miss rate for demand accesses
system.dcache.overall_mshr_miss_rate::.cpu.data     0.015561                       # mshr miss rate for overall accesses
system.dcache.overall_mshr_miss_rate::total     0.015561                       # mshr miss rate for overall accesses
system.dcache.demand_avg_mshr_miss_latency::.cpu.data 130131.889224                       # average overall mshr miss latency
system.dcache.demand_avg_mshr_miss_latency::total 130131.889224                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::.cpu.data 130131.889224                       # average overall mshr miss latency
system.dcache.overall_avg_mshr_miss_latency::total 130131.889224                       # average overall mshr miss latency
system.dcache.replacements                      28483                       # number of replacements
system.dcache.ReadReq_hits::.cpu.data         1182918                       # number of ReadReq hits
system.dcache.ReadReq_hits::total             1182918                       # number of ReadReq hits
system.dcache.ReadReq_misses::.cpu.data         21272                       # number of ReadReq misses
system.dcache.ReadReq_misses::total             21272                       # number of ReadReq misses
system.dcache.ReadReq_miss_latency::.cpu.data   1095684000                       # number of ReadReq miss cycles
system.dcache.ReadReq_miss_latency::total   1095684000                       # number of ReadReq miss cycles
system.dcache.ReadReq_accesses::.cpu.data      1204190                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_accesses::total         1204190                       # number of ReadReq accesses(hits+misses)
system.dcache.ReadReq_miss_rate::.cpu.data     0.017665                       # miss rate for ReadReq accesses
system.dcache.ReadReq_miss_rate::total       0.017665                       # miss rate for ReadReq accesses
system.dcache.ReadReq_avg_miss_latency::.cpu.data 51508.273787                       # average ReadReq miss latency
system.dcache.ReadReq_avg_miss_latency::total 51508.273787                       # average ReadReq miss latency
system.dcache.ReadReq_mshr_misses::.cpu.data        21272                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_misses::total        21272                       # number of ReadReq MSHR misses
system.dcache.ReadReq_mshr_miss_latency::.cpu.data   1053140000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_latency::total   1053140000                       # number of ReadReq MSHR miss cycles
system.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.017665                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_mshr_miss_rate::total     0.017665                       # mshr miss rate for ReadReq accesses
system.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 49508.273787                       # average ReadReq mshr miss latency
system.dcache.ReadReq_avg_mshr_miss_latency::total 49508.273787                       # average ReadReq mshr miss latency
system.dcache.WriteReq_hits::.cpu.data         662760                       # number of WriteReq hits
system.dcache.WriteReq_hits::total             662760                       # number of WriteReq hits
system.dcache.WriteReq_misses::.cpu.data         7904                       # number of WriteReq misses
system.dcache.WriteReq_misses::total             7904                       # number of WriteReq misses
system.dcache.WriteReq_miss_latency::.cpu.data   2759396000                       # number of WriteReq miss cycles
system.dcache.WriteReq_miss_latency::total   2759396000                       # number of WriteReq miss cycles
system.dcache.WriteReq_accesses::.cpu.data       670664                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_accesses::total         670664                       # number of WriteReq accesses(hits+misses)
system.dcache.WriteReq_miss_rate::.cpu.data     0.011785                       # miss rate for WriteReq accesses
system.dcache.WriteReq_miss_rate::total      0.011785                       # miss rate for WriteReq accesses
system.dcache.WriteReq_avg_miss_latency::.cpu.data 349113.866397                       # average WriteReq miss latency
system.dcache.WriteReq_avg_miss_latency::total 349113.866397                       # average WriteReq miss latency
system.dcache.WriteReq_mshr_misses::.cpu.data         7904                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_misses::total         7904                       # number of WriteReq MSHR misses
system.dcache.WriteReq_mshr_miss_latency::.cpu.data   2743588000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_latency::total   2743588000                       # number of WriteReq MSHR miss cycles
system.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011785                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_mshr_miss_rate::total     0.011785                       # mshr miss rate for WriteReq accesses
system.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 347113.866397                       # average WriteReq mshr miss latency
system.dcache.WriteReq_avg_mshr_miss_latency::total 347113.866397                       # average WriteReq mshr miss latency
system.dcache.SoftPFReq_hits::.cpu.data            75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_hits::total                75                       # number of SoftPFReq hits
system.dcache.SoftPFReq_accesses::.cpu.data           75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.SoftPFReq_accesses::total            75                       # number of SoftPFReq accesses(hits+misses)
system.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.dcache.tags.tagsinuse               491.197511                       # Cycle average of tags in use
system.dcache.tags.total_refs                 1874929                       # Total number of references to valid blocks.
system.dcache.tags.sampled_refs                 28995                       # Sample count of references to valid blocks.
system.dcache.tags.avg_refs                 64.663873                       # Average number of references to valid blocks.
system.dcache.tags.warmup_cycle               1464000                       # Cycle when the warmup percentage was hit.
system.dcache.tags.occ_blocks::.cpu.data   491.197511                       # Average occupied blocks per requestor
system.dcache.tags.occ_percent::.cpu.data     0.959370                       # Average percentage of cache occupancy
system.dcache.tags.occ_percent::total        0.959370                       # Average percentage of cache occupancy
system.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.dcache.tags.age_task_id_blocks_1024::3          314                       # Occupied blocks per task id
system.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.dcache.tags.tag_accesses               1903924                       # Number of tag accesses
system.dcache.tags.data_accesses              1903924                       # Number of data accesses
system.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.demand_hits::.cpu.inst          940                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::.cpu.data          175                       # number of demand (read+write) hits
system.DynamicCache.demand_hits::total           1115                       # number of demand (read+write) hits
system.DynamicCache.overall_hits::.cpu.inst          940                       # number of overall hits
system.DynamicCache.overall_hits::.cpu.data          175                       # number of overall hits
system.DynamicCache.overall_hits::total          1115                       # number of overall hits
system.DynamicCache.demand_misses::.cpu.inst         2244                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::.cpu.data         4249                       # number of demand (read+write) misses
system.DynamicCache.demand_misses::total         6493                       # number of demand (read+write) misses
system.DynamicCache.overall_misses::.cpu.inst         2244                       # number of overall misses
system.DynamicCache.overall_misses::.cpu.data         4249                       # number of overall misses
system.DynamicCache.overall_misses::total         6493                       # number of overall misses
system.DynamicCache.demand_miss_latency::.cpu.inst   1303237000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::.cpu.data   2465454000                       # number of demand (read+write) miss cycles
system.DynamicCache.demand_miss_latency::total   3768691000                       # number of demand (read+write) miss cycles
system.DynamicCache.overall_miss_latency::.cpu.inst   1303237000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::.cpu.data   2465454000                       # number of overall miss cycles
system.DynamicCache.overall_miss_latency::total   3768691000                       # number of overall miss cycles
system.DynamicCache.demand_accesses::.cpu.inst         3184                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::.cpu.data         4424                       # number of demand (read+write) accesses
system.DynamicCache.demand_accesses::total         7608                       # number of demand (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.inst         3184                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::.cpu.data         4424                       # number of overall (read+write) accesses
system.DynamicCache.overall_accesses::total         7608                       # number of overall (read+write) accesses
system.DynamicCache.demand_miss_rate::.cpu.inst     0.704774                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::.cpu.data     0.960443                       # miss rate for demand accesses
system.DynamicCache.demand_miss_rate::total     0.853444                       # miss rate for demand accesses
system.DynamicCache.overall_miss_rate::.cpu.inst     0.704774                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::.cpu.data     0.960443                       # miss rate for overall accesses
system.DynamicCache.overall_miss_rate::total     0.853444                       # miss rate for overall accesses
system.DynamicCache.demand_avg_miss_latency::.cpu.inst 580765.151515                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::.cpu.data 580243.351377                       # average overall miss latency
system.DynamicCache.demand_avg_miss_latency::total 580423.687048                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.inst 580765.151515                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::.cpu.data 580243.351377                       # average overall miss latency
system.DynamicCache.overall_avg_miss_latency::total 580423.687048                       # average overall miss latency
system.DynamicCache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.DynamicCache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.DynamicCache.blocked::no_targets             0                       # number of cycles access was blocked
system.DynamicCache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.DynamicCache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.DynamicCache.writebacks::.writebacks           16                       # number of writebacks
system.DynamicCache.writebacks::total              16                       # number of writebacks
system.DynamicCache.demand_mshr_misses::.cpu.inst         2244                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::.cpu.data         4249                       # number of demand (read+write) MSHR misses
system.DynamicCache.demand_mshr_misses::total         6493                       # number of demand (read+write) MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.inst         2244                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::.cpu.data         4249                       # number of overall MSHR misses
system.DynamicCache.overall_mshr_misses::total         6493                       # number of overall MSHR misses
system.DynamicCache.demand_mshr_miss_latency::.cpu.inst   1011517000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::.cpu.data   1913084000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.demand_mshr_miss_latency::total   2924601000                       # number of demand (read+write) MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.inst   1011517000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::.cpu.data   1913084000                       # number of overall MSHR miss cycles
system.DynamicCache.overall_mshr_miss_latency::total   2924601000                       # number of overall MSHR miss cycles
system.DynamicCache.demand_mshr_miss_rate::.cpu.inst     0.704774                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::.cpu.data     0.960443                       # mshr miss rate for demand accesses
system.DynamicCache.demand_mshr_miss_rate::total     0.853444                       # mshr miss rate for demand accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.inst     0.704774                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::.cpu.data     0.960443                       # mshr miss rate for overall accesses
system.DynamicCache.overall_mshr_miss_rate::total     0.853444                       # mshr miss rate for overall accesses
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.inst 450765.151515                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::.cpu.data 450243.351377                       # average overall mshr miss latency
system.DynamicCache.demand_avg_mshr_miss_latency::total 450423.687048                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.inst 450765.151515                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::.cpu.data 450243.351377                       # average overall mshr miss latency
system.DynamicCache.overall_avg_mshr_miss_latency::total 450423.687048                       # average overall mshr miss latency
system.DynamicCache.replacements                  386                       # number of replacements
system.DynamicCache.WritebackDirty_hits::.writebacks           89                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_hits::total           89                       # number of WritebackDirty hits
system.DynamicCache.WritebackDirty_accesses::.writebacks           89                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.WritebackDirty_accesses::total           89                       # number of WritebackDirty accesses(hits+misses)
system.DynamicCache.CleanEvict_mshr_misses::.writebacks          201                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_misses::total          201                       # number of CleanEvict MSHR misses
system.DynamicCache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.DynamicCache.ReadExReq_misses::.cpu.data         3627                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_misses::total         3627                       # number of ReadExReq misses
system.DynamicCache.ReadExReq_miss_latency::.cpu.data   2100791000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_miss_latency::total   2100791000                       # number of ReadExReq miss cycles
system.DynamicCache.ReadExReq_accesses::.cpu.data         3627                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_accesses::total         3627                       # number of ReadExReq accesses(hits+misses)
system.DynamicCache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_miss_latency::.cpu.data 579208.988144                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_avg_miss_latency::total 579208.988144                       # average ReadExReq miss latency
system.DynamicCache.ReadExReq_mshr_misses::.cpu.data         3627                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_misses::total         3627                       # number of ReadExReq MSHR misses
system.DynamicCache.ReadExReq_mshr_miss_latency::.cpu.data   1629281000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_latency::total   1629281000                       # number of ReadExReq MSHR miss cycles
system.DynamicCache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::.cpu.data 449208.988144                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadExReq_avg_mshr_miss_latency::total 449208.988144                       # average ReadExReq mshr miss latency
system.DynamicCache.ReadSharedReq_hits::.cpu.inst          940                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::.cpu.data          175                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_hits::total         1115                       # number of ReadSharedReq hits
system.DynamicCache.ReadSharedReq_misses::.cpu.inst         2244                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::.cpu.data          622                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_misses::total         2866                       # number of ReadSharedReq misses
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.inst   1303237000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::.cpu.data    364663000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_miss_latency::total   1667900000                       # number of ReadSharedReq miss cycles
system.DynamicCache.ReadSharedReq_accesses::.cpu.inst         3184                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::.cpu.data          797                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_accesses::total         3981                       # number of ReadSharedReq accesses(hits+misses)
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.inst     0.704774                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::.cpu.data     0.780427                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_miss_rate::total     0.719920                       # miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.inst 580765.151515                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::.cpu.data 586274.919614                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_avg_miss_latency::total 581960.921144                       # average ReadSharedReq miss latency
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.inst         2244                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::.cpu.data          622                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_misses::total         2866                       # number of ReadSharedReq MSHR misses
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.inst   1011517000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::.cpu.data    283803000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_latency::total   1295320000                       # number of ReadSharedReq MSHR miss cycles
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.704774                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.780427                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_mshr_miss_rate::total     0.719920                       # mshr miss rate for ReadSharedReq accesses
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 450765.151515                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 456274.919614                       # average ReadSharedReq mshr miss latency
system.DynamicCache.ReadSharedReq_avg_mshr_miss_latency::total 451960.921144                       # average ReadSharedReq mshr miss latency
system.DynamicCache.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.DynamicCache.tags.tagsinuse        4152.027447                       # Cycle average of tags in use
system.DynamicCache.tags.total_refs              9642                       # Total number of references to valid blocks.
system.DynamicCache.tags.sampled_refs            6545                       # Sample count of references to valid blocks.
system.DynamicCache.tags.avg_refs            1.473186                       # Average number of references to valid blocks.
system.DynamicCache.tags.warmup_cycle          527000                       # Cycle when the warmup percentage was hit.
system.DynamicCache.tags.occ_blocks::.writebacks    17.995835                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.inst  1699.141760                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_blocks::.cpu.data  2434.889852                       # Average occupied blocks per requestor
system.DynamicCache.tags.occ_percent::.writebacks     0.002197                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.inst     0.207415                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::.cpu.data     0.297228                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_percent::total     0.506839                       # Average percentage of cache occupancy
system.DynamicCache.tags.occ_task_id_blocks::1024         6159                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::2          153                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::3         1463                       # Occupied blocks per task id
system.DynamicCache.tags.age_task_id_blocks_1024::4         4528                       # Occupied blocks per task id
system.DynamicCache.tags.occ_task_id_percent::1024     0.751831                       # Percentage of cache occupancy per task id
system.DynamicCache.tags.tag_accesses           16388                       # Number of tag accesses
system.DynamicCache.tags.data_accesses          16388                       # Number of data accesses
system.DynamicCache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.l2bar.trans_dist::ReadResp               72093                       # Transaction distribution
system.l2bar.trans_dist::WritebackDirty         25437                       # Transaction distribution
system.l2bar.trans_dist::CleanEvict             65667                       # Transaction distribution
system.l2bar.trans_dist::UpgradeReq               181                       # Transaction distribution
system.l2bar.trans_dist::UpgradeResp              181                       # Transaction distribution
system.l2bar.trans_dist::ReadExReq               7723                       # Transaction distribution
system.l2bar.trans_dist::ReadExResp              7723                       # Transaction distribution
system.l2bar.trans_dist::ReadSharedReq          72093                       # Transaction distribution
system.l2bar.pkt_count_system.dcache.mem_side::system.l2cache.cpu_side        86835                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count_system.icache.mem_side::system.l2cache.cpu_side       151951                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_count::total                  238786                       # Packet count per connected master and slave (bytes)
system.l2bar.pkt_size_system.dcache.mem_side::system.l2cache.cpu_side      3384960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size_system.icache.mem_side::system.l2cache.cpu_side      3252544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.pkt_size::total                  6637504                       # Cumulative packet size per connected master and slave (bytes)
system.l2bar.snoops                             12312                       # Total snoops (count)
system.l2bar.snoopTraffic                       98688                       # Total snoop traffic (bytes)
system.l2bar.snoop_fanout::samples              92309                       # Request fanout histogram
system.l2bar.snoop_fanout::mean              0.071835                       # Request fanout histogram
system.l2bar.snoop_fanout::stdev             0.258216                       # Request fanout histogram
system.l2bar.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bar.snoop_fanout::0                    85678     92.82%     92.82% # Request fanout histogram
system.l2bar.snoop_fanout::1                     6631      7.18%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bar.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bar.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bar.snoop_fanout::total                92309                       # Request fanout histogram
system.l2bar.reqLayer0.occupancy            206579000                       # Layer occupancy (ticks)
system.l2bar.reqLayer0.utilization                0.9                       # Layer utilization (%)
system.l2bar.respLayer1.occupancy           152463000                       # Layer occupancy (ticks)
system.l2bar.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bar.respLayer0.occupancy            87166000                       # Layer occupancy (ticks)
system.l2bar.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l2bar.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  23685822000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON  23685822000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
