
*** Running vivado
    with args -log xcv_hdmi.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source xcv_hdmi.tcl



****** Vivado v2025.2 (64-bit)
  **** SW Build 6299465 on Fri Nov 14 19:35:11 GMT 2025
  **** IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
  **** SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
  **** Start of session at: Sat Jan 17 04:24:48 2026
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source xcv_hdmi.tcl -notrace
create_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 546.062 ; gain = 221.480
Command: synth_design -top xcv_hdmi -part xczu5ev-fbvb900-2-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu5ev'
INFO: [Device 21-403] Loading part xczu5ev-fbvb900-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20216
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1852.016 ; gain = 208.879
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'xcv_hdmi' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.v:53]
INFO: [Synth 8-6157] synthesizing module 'xcv_hdmi_gtwizard_top' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gtwizard_top.v:173]
INFO: [Synth 8-6157] synthesizing module 'xcv_hdmi_gtwizard_gthe4' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gtwizard_gthe4.v:141]
INFO: [Synth 8-6157] synthesizing module 'xcv_hdmi_gthe4_common_wrapper' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gthe4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_common' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/gtwizard_ultrascale_v1_7_gthe4_common.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_COMMON' [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:55036]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_COMMON' (0#1) [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:55036]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_common' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/gtwizard_ultrascale_v1_7_gthe4_common.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xcv_hdmi_gthe4_common_wrapper' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gthe4_common_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'xcv_hdmi_gthe4_channel_wrapper' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_channel' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:53]
INFO: [Synth 8-6157] synthesizing module 'GTHE4_CHANNEL' [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:53844]
INFO: [Synth 8-6155] done synthesizing module 'GTHE4_CHANNEL' (0#1) [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:53844]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_channel' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/gtwizard_ultrascale_v1_7_gthe4_channel.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xcv_hdmi_gthe4_channel_wrapper' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gthe4_channel_wrapper.v:56]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_reset_synchronizer' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_reset_synchronizer' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_reset_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_bit_synchronizer' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_bit_synchronizer' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_bit_sync.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'BUFG_GT' [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2855]
INFO: [Synth 8-6155] done synthesizing module 'BUFG_GT' (0#1) [C:/AMDDesignTools/2025.2/Vivado/scripts/rt/data/unisim_comp.v:2855]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_freq_counter' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_freq_counter' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gte4_drp_arb' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gte4_drp_arb' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gte4_drp_arb.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_delay_powergood' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:53]
INFO: [Synth 8-226] default block is never used [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:136]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gthe4_delay_powergood' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_delay_powergood.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userclk_tx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userclk_tx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userclk_rx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userclk_rx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userclk_rx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_buffbypass_tx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_reset_inv_synchronizer' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_reset_inv_synchronizer' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_reset_inv_sync.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_buffbypass_tx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_buffbypass_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:162]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_reset.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userdata_tx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userdata_tx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_tx.v:53]
INFO: [Synth 8-6157] synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx' [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gtwiz_userdata_rx.v:53]
INFO: [Synth 8-6155] done synthesizing module 'xcv_hdmi_gtwizard_gthe4' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gtwizard_gthe4.v:141]
INFO: [Synth 8-6155] done synthesizing module 'xcv_hdmi_gtwizard_top' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_gtwizard_top.v:173]
INFO: [Synth 8-6155] done synthesizing module 'xcv_hdmi' (0#1) [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.v:53]
WARNING: [Synth 8-7137] Register freq_cnt_o_reg in module gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_freq_counter has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cal_freqcnt.v:188]
WARNING: [Synth 8-6014] Unused sequential element mask_reg was removed.  [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:1077]
WARNING: [Synth 8-6014] Unused sequential element gen_cal_rx_en.mask_reg was removed.  [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_rx.v:1000]
INFO: [Synth 8-7129] Port rxdata_in[511] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[510] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[509] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[508] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[507] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[506] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[505] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[504] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[503] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[502] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[501] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[500] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[499] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[498] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[497] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[496] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[495] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[494] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[493] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[492] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[491] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[490] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[489] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[488] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[487] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[486] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[485] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[484] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[483] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[482] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[481] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[480] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[479] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[478] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[477] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[476] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[475] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[474] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[473] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[472] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[471] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[470] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[469] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[468] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[467] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[466] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[465] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[464] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[463] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[462] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[461] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[460] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[459] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[458] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[457] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[456] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[455] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[454] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[453] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[452] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[451] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[450] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[449] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[448] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[447] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[446] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[445] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[444] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[443] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[442] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[441] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[440] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[439] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[438] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[437] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[436] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[435] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[434] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[433] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[432] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[431] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[430] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[429] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[428] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[427] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[426] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[425] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[424] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[423] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[422] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[421] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[420] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[419] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[418] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[417] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[416] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[415] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[414] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[413] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Synth 8-7129] Port rxdata_in[412] in module gtwizard_ultrascale_v1_7_22_gtwiz_userdata_rx is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2023.684 ; gain = 380.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2023.684 ; gain = 380.547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2023.684 ; gain = 380.547
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.684 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 2095.984 ; gain = 0.523
Finished Parsing XDC File [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi_ooc.xdc] for cell 'inst'
Parsing XDC File [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/xcv_hdmi_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/xcv_hdmi_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.runs/xcv_hdmi_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.runs/xcv_hdmi_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2096.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.310 . Memory (MB): peak = 2096.992 ; gain = 0.000
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 2096.992 ; gain = 453.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu5ev-fbvb900-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:18 . Memory (MB): peak = 2096.992 ; gain = 453.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:19 . Memory (MB): peak = 2096.992 ; gain = 453.855
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'progclk_sel_store_reg' and it is trimmed from '16' to '15' bits. [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:705]
WARNING: [Synth 8-3936] Found unconnected internal register 'x0e1_store_reg' and it is trimmed from '16' to '15' bits. [c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/hdl/gtwizard_ultrascale_v1_7_gthe4_cpll_cal_tx.v:778]
INFO: [Synth 8-802] inferred FSM for state register 'arb_state_reg' in module 'gtwizard_ultrascale_v1_7_22_gte4_drp_arb'
INFO: [Synth 8-802] inferred FSM for state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_buffbypass_tx'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_all_reg' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_tx_reg' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset'
INFO: [Synth 8-802] inferred FSM for state register 'sm_reset_rx_reg' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               ARB_START |                             0001 |                             0001
                ARB_WAIT |                             0010 |                             0010
              ARB_REPORT |                             0100 |                             0100
                 ARB_INC |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'arb_state_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_22_gte4_drp_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               00
*
ST_BUFFBYPASS_TX_DEASSERT_TXDLYSRESET |                             0010 |                               01
ST_BUFFBYPASS_TX_WAIT_TXSYNCDONE |                             0100 |                               10
   ST_BUFFBYPASS_TX_DONE |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg' using encoding 'one-hot' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_buffbypass_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_TX_BRANCH |                              000 |                              000
         ST_RESET_TX_PLL |                              001 |                              001
    ST_RESET_TX_DATAPATH |                              010 |                              010
   ST_RESET_TX_WAIT_LOCK |                              011 |                              011
ST_RESET_TX_WAIT_USERRDY |                              100 |                              100
ST_RESET_TX_WAIT_RESETDONE |                              101 |                              101
        ST_RESET_TX_IDLE |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_tx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
      ST_RESET_RX_BRANCH |                              000 |                              000
         ST_RESET_RX_PLL |                              001 |                              001
    ST_RESET_RX_DATAPATH |                              010 |                              010
   ST_RESET_RX_WAIT_LOCK |                              011 |                              011
    ST_RESET_RX_WAIT_CDR |                              100 |                              100
ST_RESET_RX_WAIT_USERRDY |                              101 |                              101
ST_RESET_RX_WAIT_RESETDONE |                              110 |                              110
        ST_RESET_RX_IDLE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_rx_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
       ST_RESET_ALL_INIT |                              000 |                              000
     ST_RESET_ALL_BRANCH |                              001 |                              001
     ST_RESET_ALL_TX_PLL |                              010 |                              010
ST_RESET_ALL_TX_PLL_WAIT |                              011 |                              011
      ST_RESET_ALL_RX_DP |                              100 |                              100
     ST_RESET_ALL_RX_PLL |                              101 |                              101
    ST_RESET_ALL_RX_WAIT |                              110 |                              110
                  iSTATE |                              111 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sm_reset_all_reg' using encoding 'sequential' in module 'gtwizard_ultrascale_v1_7_22_gtwiz_reset'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:04 ; elapsed = 00:02:21 . Memory (MB): peak = 2096.992 ; gain = 453.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 8     
	   2 Input   18 Bit       Adders := 8     
	   3 Input   18 Bit       Adders := 8     
	   2 Input   16 Bit       Adders := 8     
	   2 Input   10 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 4     
	   2 Input    6 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 8     
	   2 Input    3 Bit       Adders := 3     
	   2 Input    2 Bit       Adders := 4     
+---Registers : 
	               48 Bit    Registers := 8     
	               32 Bit    Registers := 8     
	               30 Bit    Registers := 4     
	               25 Bit    Registers := 8     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 44    
	               15 Bit    Registers := 8     
	               10 Bit    Registers := 10    
	                9 Bit    Registers := 8     
	                8 Bit    Registers := 8     
	                7 Bit    Registers := 12    
	                6 Bit    Registers := 8     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 27    
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 647   
+---Muxes : 
	   4 Input   48 Bit        Muxes := 4     
	   2 Input   48 Bit        Muxes := 8     
	  33 Input   32 Bit        Muxes := 4     
	   3 Input   32 Bit        Muxes := 4     
	  29 Input   32 Bit        Muxes := 4     
	   2 Input   30 Bit        Muxes := 12    
	   2 Input   28 Bit        Muxes := 4     
	   3 Input   28 Bit        Muxes := 4     
	   2 Input   27 Bit        Muxes := 4     
	   2 Input   26 Bit        Muxes := 8     
	  33 Input   25 Bit        Muxes := 4     
	   2 Input   25 Bit        Muxes := 8     
	  29 Input   25 Bit        Muxes := 4     
	   2 Input   24 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 8     
	   4 Input   22 Bit        Muxes := 4     
	   2 Input   22 Bit        Muxes := 4     
	   2 Input   21 Bit        Muxes := 4     
	   4 Input   21 Bit        Muxes := 4     
	   2 Input   20 Bit        Muxes := 8     
	   2 Input   19 Bit        Muxes := 8     
	   2 Input   18 Bit        Muxes := 12    
	   2 Input   17 Bit        Muxes := 8     
	   2 Input   16 Bit        Muxes := 24    
	  33 Input   16 Bit        Muxes := 8     
	  29 Input   16 Bit        Muxes := 8     
	   4 Input   16 Bit        Muxes := 4     
	   2 Input   15 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 4     
	   2 Input   13 Bit        Muxes := 8     
	   2 Input   12 Bit        Muxes := 8     
	   2 Input   11 Bit        Muxes := 8     
	   2 Input   10 Bit        Muxes := 24    
	   4 Input   10 Bit        Muxes := 4     
	   2 Input    9 Bit        Muxes := 8     
	   3 Input    9 Bit        Muxes := 4     
	   5 Input    8 Bit        Muxes := 4     
	   8 Input    7 Bit        Muxes := 8     
	   2 Input    7 Bit        Muxes := 24    
	   3 Input    7 Bit        Muxes := 8     
	   2 Input    6 Bit        Muxes := 16    
	   6 Input    5 Bit        Muxes := 8     
	   3 Input    5 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 8     
	   2 Input    4 Bit        Muxes := 17    
	  33 Input    4 Bit        Muxes := 4     
	  29 Input    4 Bit        Muxes := 4     
	   4 Input    4 Bit        Muxes := 6     
	   2 Input    3 Bit        Muxes := 55    
	   4 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 2     
	   8 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 28    
	  33 Input    1 Bit        Muxes := 72    
	   2 Input    1 Bit        Muxes := 58    
	   5 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 50    
	  29 Input    1 Bit        Muxes := 72    
	   4 Input    1 Bit        Muxes := 20    
	   7 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_tx_inst/FSM_onehot_gen_gtwiz_buffbypass_tx_main.gen_auto_mode.sm_buffbypass_tx_reg[0]) is unused and will be removed from module xcv_hdmi_gtwizard_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:37 . Memory (MB): peak = 2098.480 ; gain = 455.344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 78 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:78]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 78 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:78]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 115 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:115]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 115 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:115]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 152 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:152]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 152 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:152]
WARNING: [Synth 8-3321] set_false_path : Empty from list for constraint at line 189 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:189]
WARNING: [Synth 8-3321] set_false_path : Empty to list for constraint at line 189 of {c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}. [{c:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.gen/sources_1/ip/xcv_hdmi/synth/xcv_hdmi.xdc}:189]
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:35 ; elapsed = 00:02:53 . Memory (MB): peak = 2762.055 ; gain = 1118.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:35 ; elapsed = 00:02:54 . Memory (MB): peak = 2785.027 ; gain = 1141.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:37 ; elapsed = 00:02:55 . Memory (MB): peak = 2808.719 ; gain = 1165.582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:44 ; elapsed = 00:03:02 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:44 ; elapsed = 00:03:02 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:44 ; elapsed = 00:03:03 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:44 ; elapsed = 00:03:03 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:44 ; elapsed = 00:03:03 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:44 ; elapsed = 00:03:03 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |BUFG_GT       |    10|
|2     |CARRY8        |    56|
|3     |GTHE4_CHANNEL |     4|
|4     |GTHE4_COMMON  |     1|
|5     |LUT1          |    82|
|6     |LUT2          |   247|
|7     |LUT3          |   157|
|8     |LUT4          |   199|
|9     |LUT5          |   132|
|10    |LUT6          |   246|
|11    |FDCE          |   143|
|12    |FDPE          |   120|
|13    |FDRE          |  1685|
|14    |FDSE          |    51|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:44 ; elapsed = 00:03:03 . Memory (MB): peak = 3025.824 ; gain = 1382.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:55 ; elapsed = 00:01:28 . Memory (MB): peak = 3025.824 ; gain = 1309.379
Synthesis Optimization Complete : Time (s): cpu = 00:02:45 ; elapsed = 00:03:03 . Memory (MB): peak = 3025.824 ; gain = 1382.688
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.107 . Memory (MB): peak = 3025.824 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_1 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_2 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_3 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_4 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_5 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[2].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_6 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_rx_i/gen_cal_rx_en.bufg_gt_rxoutclkmon_inst
INFO: [Opt 31-441] Inserted BUFG_GT_SYNC inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[0].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/BUFG_GT_SYNC_7 for BUFG_GT inst/gen_gtwizard_gthe4_top.xcv_hdmi_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[3].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_22_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 3025.824 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 94cc0074
INFO: [Common 17-83] Releasing license: Synthesis
189 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:59 ; elapsed = 00:03:36 . Memory (MB): peak = 3025.824 ; gain = 2421.691
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3025.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.runs/xcv_hdmi_synth_1/xcv_hdmi.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP xcv_hdmi, cache-ID = 93f24cd21e9cd1ad
INFO: [Coretcl 2-1174] Renamed 121 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3025.824 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Hiba Tantawi/Desktop/fpga/uOttaHack_FPGA/fpga_top/fpga_top.runs/xcv_hdmi_synth_1/xcv_hdmi.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file xcv_hdmi_utilization_synth.rpt -pb xcv_hdmi_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan 17 04:28:54 2026...
