

================================================================
== Vivado HLS Report for 'top_net'
================================================================
* Date:           Mon May 13 18:06:53 2024

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        c_cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  50.00|    43.750|        6.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  486577|  486577|  486577|  486577|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +--------------------------+---------------+--------+--------+--------+--------+---------+
        |                          |               |     Latency     |     Interval    | Pipeline|
        |         Instance         |     Module    |   min  |   max  |   min  |   max  |   Type  |
        +--------------------------+---------------+--------+--------+--------+--------+---------+
        |grp_conv_1_fu_212         |conv_1         |  174049|  174049|  174049|  174049|   none  |
        |grp_conv_2_fu_225         |conv_2         |  246401|  246401|  246401|  246401|   none  |
        |grp_conv_3_fu_235         |conv_3         |   48481|   48481|   48481|   48481|   none  |
        |grp_conv_4_fu_245         |conv_4         |   10417|   10417|   10417|   10417|   none  |
        |grp_conv_5_fu_255         |conv_5         |     881|     881|     881|     881|   none  |
        |grp_max_pool_2D_1_fu_265  |max_pool_2D_1  |    4706|    4706|    4706|    4706|   none  |
        |grp_max_pool_2D_fu_271    |max_pool_2D    |    1602|    1602|    1602|    1602|   none  |
        +--------------------------+---------------+--------+--------+--------+--------+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   18|   18|         2|          -|          -|     9|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     88|
|FIFO             |        -|      -|       -|      -|
|Instance         |      175|     25|    4191|  10041|
|Memory           |       27|      -|      64|      5|
|Multiplexer      |        -|      -|       -|    504|
|Register         |        -|      -|     199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      202|     25|    4454|  10638|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       72|     11|       4|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +--------------------------+------------------------+---------+-------+------+------+
    |         Instance         |         Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +--------------------------+------------------------+---------+-------+------+------+
    |grp_conv_1_fu_212         |conv_1                  |        1|      5|  1181|  1981|
    |grp_conv_2_fu_225         |conv_2                  |        8|      5|   532|  1644|
    |grp_conv_3_fu_235         |conv_3                  |      129|      5|   447|  1478|
    |grp_conv_4_fu_245         |conv_4                  |       33|      5|   450|  1155|
    |grp_conv_5_fu_255         |conv_5                  |        2|      5|   466|  1125|
    |grp_max_pool_2D_fu_271    |max_pool_2D             |        0|      0|   209|   812|
    |grp_max_pool_2D_1_fu_265  |max_pool_2D_1           |        0|      0|   216|   859|
    |top_net_AXILiteS_s_axi_U  |top_net_AXILiteS_s_axi  |        0|      0|   112|   168|
    |top_net_fcmp_32nsdEe_U41  |top_net_fcmp_32nsdEe    |        0|      0|    66|   239|
    |top_net_gmem_m_axi_U      |top_net_gmem_m_axi      |        2|      0|   512|   580|
    +--------------------------+------------------------+---------+-------+------+------+
    |Total                     |                        |      175|     25|  4191| 10041|
    +--------------------------+------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+
    |    Memory   |       Module      | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+
    |c1_output_U  |top_net_c1_output  |       16|   0|   0|  4704|   32|     1|       150528|
    |c2_output_U  |top_net_c2_output  |        4|   0|   0|  1600|   32|     1|        51200|
    |c3_output_U  |top_net_c3_output  |        1|   0|   0|   120|   32|     1|         3840|
    |c4_output_U  |top_net_c4_output  |        1|   0|   0|    84|   32|     1|         2688|
    |c5_output_U  |top_net_c5_output  |        0|  64|   5|    10|   32|     1|          320|
    |p1_output_U  |top_net_p1_output  |        4|   0|   0|  1176|   32|     1|        37632|
    |p2_output_U  |top_net_p2_output  |        1|   0|   0|   400|   32|     1|        12800|
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+
    |Total        |                   |       27|  64|   5|  8094|  224|     7|       259008|
    +-------------+-------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |i_fu_328_p2            |     +    |      0|  0|  13|           4|           1|
    |ap_block_state17_io    |    and   |      0|  0|   2|           1|           1|
    |exitcond_i_fu_317_p2   |   icmp   |      0|  0|   9|           4|           4|
    |max_index_1_fu_334_p3  |  select  |      0|  0|  32|           1|          32|
    |max_value_2_fu_341_p3  |  select  |      0|  0|  32|           1|          32|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0|  88|          11|          70|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+-----+-----------+-----+-----------+
    |             Name            | LUT | Input Size| Bits| Total Bits|
    +-----------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                    |  117|         25|    1|         25|
    |ap_sig_ioackin_gmem_AWREADY  |    9|          2|    1|          2|
    |ap_sig_ioackin_gmem_WREADY   |    9|          2|    1|          2|
    |c1_output_address0           |   15|          3|   13|         39|
    |c1_output_ce0                |   15|          3|    1|          3|
    |c1_output_ce1                |    9|          2|    1|          2|
    |c1_output_we0                |    9|          2|    1|          2|
    |c2_output_address0           |   15|          3|   11|         33|
    |c2_output_ce0                |   15|          3|    1|          3|
    |c2_output_ce1                |    9|          2|    1|          2|
    |c2_output_we0                |    9|          2|    1|          2|
    |c3_output_address0           |   15|          3|    7|         21|
    |c3_output_ce0                |   15|          3|    1|          3|
    |c3_output_we0                |    9|          2|    1|          2|
    |c4_output_address0           |   15|          3|    7|         21|
    |c4_output_ce0                |   15|          3|    1|          3|
    |c4_output_we0                |    9|          2|    1|          2|
    |c5_output_address0           |   21|          4|    4|         16|
    |c5_output_ce0                |   15|          3|    1|          3|
    |c5_output_we0                |    9|          2|    1|          2|
    |gmem_ARVALID                 |    9|          2|    1|          2|
    |gmem_RREADY                  |    9|          2|    1|          2|
    |gmem_blk_n_AW                |    9|          2|    1|          2|
    |gmem_blk_n_B                 |    9|          2|    1|          2|
    |gmem_blk_n_W                 |    9|          2|    1|          2|
    |max_index_i_reg_178          |    9|          2|   32|         64|
    |max_index_reg_201            |    9|          2|    4|          8|
    |max_value1_i_reg_191         |    9|          2|   32|         64|
    |p1_output_address0           |   15|          3|   11|         33|
    |p1_output_ce0                |   15|          3|    1|          3|
    |p1_output_we0                |    9|          2|    1|          2|
    |p2_output_address0           |   15|          3|    9|         27|
    |p2_output_ce0                |   15|          3|    1|          3|
    |p2_output_we0                |    9|          2|    1|          2|
    +-----------------------------+-----+-----------+-----+-----------+
    |Total                        |  504|        106|  154|        404|
    +-----------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                              |  24|   0|   24|          0|
    |ap_reg_ioackin_gmem_AWREADY            |   1|   0|    1|          0|
    |ap_reg_ioackin_gmem_WREADY             |   1|   0|    1|          0|
    |gmem_addr_reg_364                      |  30|   0|   32|          2|
    |grp_conv_1_fu_212_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_2_fu_225_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_3_fu_235_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_4_fu_245_ap_start_reg         |   1|   0|    1|          0|
    |grp_conv_5_fu_255_ap_start_reg         |   1|   0|    1|          0|
    |grp_max_pool_2D_1_fu_265_ap_start_reg  |   1|   0|    1|          0|
    |grp_max_pool_2D_fu_271_ap_start_reg    |   1|   0|    1|          0|
    |i_reg_388                              |   4|   0|    4|          0|
    |in1_reg_354                            |  30|   0|   30|          0|
    |max_index_cast1_reg_375                |   4|   0|   32|         28|
    |max_index_i_reg_178                    |  32|   0|   32|          0|
    |max_index_reg_201                      |   4|   0|    4|          0|
    |max_value1_i_reg_191                   |  32|   0|   32|          0|
    |result3_reg_349                        |  30|   0|   30|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 199|   0|  229|         30|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------------+-----+-----+------------+--------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    5|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |   AXILiteS   |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |   AXILiteS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |    top_net   | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |    top_net   | return value |
|interrupt               | out |    1| ap_ctrl_hs |    top_net   | return value |
|m_axi_gmem_AWVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_AWUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WVALID       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WREADY       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WDATA        | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WSTRB        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WLAST        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WID          | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_WUSER        | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARVALID      | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREADY      |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARADDR       | out |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARID         | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLEN        | out |    8|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARSIZE       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARBURST      | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARLOCK       | out |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARCACHE      | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARPROT       | out |    3|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARQOS        | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARREGION     | out |    4|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_ARUSER       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RDATA        |  in |   32|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RLAST        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_RRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BVALID       |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BREADY       | out |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BRESP        |  in |    2|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BID          |  in |    1|    m_axi   |     gmem     |    pointer   |
|m_axi_gmem_BUSER        |  in |    1|    m_axi   |     gmem     |    pointer   |
+------------------------+-----+-----+------------+--------------+--------------+

