m255
K4
z2
Z0 !s99 nomlopt
R0
!s11e vcom 2021.2 2021.04, Apr 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/simulation/questa
T_opt
!s110 1697760563
VBac66JLdiMnjNiB9=Y>AG1
04 12 12 work top_level_tb test_fixture 1
=1-d0509975fd67-6531c532-336-c1c
!s124 OEM10U19 
o-quiet -auto_acc_if_foreign -work work -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work +acc
tCvgOpt 0
n@_opt
OL;O;2021.2;73
Ering_oscillator
Z2 w1697745912
Z3 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z4 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z5 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
R1
Z8 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd
Z9 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd
l0
L9 1
VVeLcEgNzOBFJ_bc[ZdDn:3
!s100 aDLLz[LT2B[8[^H:8bf2D0
Z10 OL;C;2021.2;73
31
Z11 !s110 1697760561
!i10b 1
Z12 !s108 1697760561.000000
Z13 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd|
Z14 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ring_oscillator.vhd|
!i113 0
Z15 o-93 -work work
Z16 tExplicit 1 CvgOpt 0
Artl
R3
R4
R5
R6
R7
Z17 DEx4 work 15 ring_oscillator 0 22 VeLcEgNzOBFJ_bc[ZdDn:3
!i122 0
l36
L27 39
Vk_Z6`f;f5Pk]6gW1G1l@]3
!s100 U:322ILY1ldHD]nEhW[m10
R10
31
R11
!i10b 1
R12
R13
R14
!i113 0
R15
R16
Ero_puf
Z18 w1697754198
R3
R4
R5
R6
R7
!i122 1
R1
Z19 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd
Z20 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd
l0
L23 1
V?iYf20<go@^n2R:FzO7<O0
!s100 TbM<>diX`dDR8RRSl]a5@0
R10
31
R11
!i10b 1
R12
Z21 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd|
Z22 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/ro_puf.vhd|
!i113 0
R15
R16
Artl
R17
R3
R4
R5
R6
R7
Z23 DEx4 work 6 ro_puf 0 22 ?iYf20<go@^n2R:FzO7<O0
!i122 1
l61
L46 74
V_>U8296]I`b`;oi<k803=3
!s100 MVbQkIJB>B]eKB8XK]@6Y1
R10
31
R11
!i10b 1
R12
R21
R22
!i113 0
R15
R16
Etop_level
Z24 w1697759907
R3
R4
R5
R6
R7
!i122 2
R1
Z25 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd
Z26 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd
l0
Z27 L11 1
VMFkH6Tg6PhEK[3`nlEmfP3
!s100 91:Mch]fWY`RL=o_3P]lA2
R10
31
R11
!i10b 1
R12
Z28 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd|
Z29 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level.vhd|
!i113 0
R15
R16
Artl
R23
R3
R4
R5
R6
R7
Z30 DEx4 work 9 top_level 0 22 MFkH6Tg6PhEK[3`nlEmfP3
!i122 2
l48
L31 103
V>Cgz97YWRo5jGkij24Dzg0
!s100 H8amF>IFXmMTGc7SkAiE62
R10
31
R11
!i10b 1
R12
R28
R29
!i113 0
R15
R16
Etop_level_tb
Z31 w1697760528
R3
R4
R5
R6
R7
!i122 3
R1
Z32 8C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd
Z33 FC:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd
l0
R27
V<UUdJ;P[<5Pcze==E@oRS0
!s100 ENORcN131h4PG=8U25M3D0
R10
31
R11
!i10b 1
R12
Z34 !s90 -reportprogress|300|-93|-work|work|C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd|
Z35 !s107 C:/FPGA/2023/from_git/ADSD_2023/projects/1_proj/2_part/top_level/top_level_tb.vhd|
!i113 0
R15
R16
Atest_fixture
R30
R3
R4
R5
R6
R7
DEx4 work 12 top_level_tb 0 22 <UUdJ;P[<5Pcze==E@oRS0
!i122 3
l33
L20 59
V7YOGHYRG16^KWnYYjUlna0
!s100 EYfz:E`=QCn?I:l5?jY>Q1
R10
31
R11
!i10b 1
R12
R34
R35
!i113 0
R15
R16
