CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rwport_16_11_1728_11_gen