<html>

<head>
  <title>Trimaran Newsletter</title>
  <link rel="stylesheet" href="style.css" type="text/css">
</head>

<!--#include virtual="header.inc"-->

  <center>
    <font size=+3><b>Papers that Cite Trimaran</b></font><br>
  </center>
  <br>
  <br>
  <hr align=center>
  <br>
Processor-based system: A Trimaran based framework for exploring the<br>
design space of VLIW ASIPs with coarse grain functional units<br>
Bhuvan Middha, Anup Gangwar, Anshul Kumar, M. Balakrishnan, Paolo Ienne<br>
October 2002<br>
Proceedings of the 15th international symposium on System Synthesis<br>
<br>
Meta optimization: improving compiler heuristics with machine learning<br>
Mark Stephenson, Saman Amarasinghe, Martin Martin, Una-May O'Reilly<br>
May 2003<br>
ACM SIGPLAN Notices , Proceedings of the ACM SIGPLAN 2003 conference<br>
on Programming language design and implementation,  Volume 38 Issue 5<br>
<br>
Power Management: The emerging power crisis in embedded processors:<br>
what can a poor compiler do?<br>
L. N. Chakrapani, P. Korkmaz, V. J. Mooney, K. V. Palem, K.<br>
Puttaswamy, W. F. Wong<br>
November 2001<br>
Proceedings of the 2001 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
MetaCores: design and optimization techniques<br>
Seapahn Meguerdichian, Farinaz Koushanfar, Advait Morge, Dusan<br>
Petranovic, Miodrag Potkonjak<br>
June 2001<br>
Proceedings of the 38th conference on Design automation<br>
<br>
Novel ideas: A design space evaluation of grid processor architectures<br>
Ramadass Nagarajan, Karthikeyan Sankaralingam, Doug Burger, Stephen W.<br>
Keckler<br>
December 2001<br>
Proceedings of the 34th annual ACM/IEEE international symposium on<br>
Microarchitecture<br>
<br>
Departments: Toolkit: Intel's Heavy-Duty Dev Tools<br>
Alexander Wolfe<br>
April 2004<br>
Queue,  Volume 2 Issue 2<br>
<br>
Adapting instruction level parallelism for optimizing leakage in VLIW<br>
architectures<br>
H. S.<br>
1998<br>
3rd CGC Workshop on Geometric Computing, 1998<br>
<br>
Kim, N. Vijaykrishnan, M. Kandemir, M. J. Irwin<br>
June 2003<br>
ACM SIGPLAN Notices , Proceedings of the 2003 ACM SIGPLAN conference<br>
on Language, compiler, and tool for embedded systems,  Volume 38 Issue<br>
7<br>
<br>
Programming languages and object technologies: Evaluating the use of<br>
profiling by a region-based register allocator<br>
Kameswari V. Garigipati, Cindy Norris<br>
March 2002<br>
Proceedings of the 2002 ACM symposium on Applied computing<br>
<br>
Modeling and validation of pipeline specifications<br>
Prabhat Mishra, Nikil Dutt<br>
February 2004<br>
ACM Transactions on Embedded Computing Systems (TECS),  Volume 3 Issue 1<br>
<br>
Technical correspondence: A study of compiler techniques for multiple<br>
targets in compiler infrastructures<br>
Dai Guilan, Zhang Suqing, Tian Jinlan, Jiang Weidu<br>
June 2002<br>
ACM SIGPLAN Notices,  Volume 37 Issue 6<br>
<br>
Caches and Memory Systems: Heterogeneous memory management for embedded<br>
systems<br>
Oren Avissar, Rajeev Barua, Dave Stewart<br>
November 2001<br>
Proceedings of the 2001 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
Computation techniques for FPGAs: An FPGA-based VLIW processor with<br>
custom hardware execution<br>
Alex K. Jones, Raymond Hoare, Dara Kusic, Joshua Fazekas, John Foster<br>
February 2005<br>
Proceedings of the 2005 ACM/SIGDA 13th international symposium on<br>
Field-programmable gate arrays<br>
<br>
Reducing instruction cache energy consumption using a compiler-based<br>
strategy W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N.<br>
Vijaykrishnan, M. J. Irwin<br>
March 2004<br>
ACM Transactions on Architecture and Code Optimization (TACO),  Volume 1<br>
Issue 1<br>
<br>
Energy efficient memory systems: Compiler-directed instruction cache<br>
leakage optimization W. Zhang, J. S. Hu, V. Degalahal, M. Kandemir, N.<br>
Vijaykrishnan, M. J. Irwin<br>
November 2002<br>
Proceedings of the 35th annual ACM/IEEE international symposium on<br>
Microarchitecture<br>
<br>
An optimal memory allocation scheme for scratch-pad-based embedded systems<br>
Oren Avissar, Rajeev Barua, Dave Stewart<br>
November 2002<br>
ACM Transactions on Embedded Computing Systems (TECS),  Volume 1 Issue 1<br>
<br>
Automatic and efficient evaluation of memory hierarchies for embedded<br>
systems<br>
Santosh G. Abraham, Scott A. Mahlke<br>
November 1999<br>
Proceedings of the 32nd annual ACM/IEEE international symposium on<br>
Microarchitecture<br>
<br>
<br>
Design space optimization of embedded memory systems via data remapping<br>
Krishna V. Palem, Rodric M. Rabbah, Vincent J. Mooney, Pinar Korkmaz,<br>
Kiran Puttaswamy<br>
June 2002<br>
ACM SIGPLAN Notices , Proceedings of the joint conference on<br>
Languages, compilers and tools for embedded systems: software and<br>
compilers for embedded systems,  Volume 37 Issue 7<br>
<br>
Region-based hierarchical operation partitioning for multicluster<br>
processors Michael Chu, Kevin Fan, Scott Mahlke<br>
May 2003<br>
ACM SIGPLAN Notices , Proceedings of the ACM SIGPLAN 2003 conference<br>
on Programming language design and implementation,  Volume 38 Issue 5<br>
<br>
Session S4.2: program transformation: Cost effective memory<br>
disambiguation for multimedia codes Esther Salamí, Jesús Corbal,<br>
Carlos Álvarez, Mateo Valero<br>
October 2002 Proceedings of the 2002 international conference on<br>
Compilers, architecture, and synthesis for embedded systems<br>
<br>
Energy efficient architectures: Exploiting VLIW schedule slacks for<br>
dynamic and leakage energy reduction<br>
W. Zhang, N. Vijaykrishnan, M. Kandemir, M. J. Irwin, D. Duarte, Y-F. Tsai<br>
December 2001<br>
Proceedings of the 34th annual ACM/IEEE international symposium on<br>
Microarchitecture<br>
<br>
Embedded system architectures: Instruction buffering exploration for<br>
low energy VLIWs with instruction clusters<br>
Tom Vander Aa, Murali Jayapala, Francisco Barat, Geert Deconinck, Rudy<br>
Lauwereins, Francky Catthoor, Henk Corporaal<br>
January 2004<br>
<br>
Value prediction in VLIW machines<br>
Tarun Nakra, Rajiv Gupta, Mary Lou Soffa<br>
May 1999<br>
ACM SIGARCH Computer Architecture News , Proceedings of the 26th<br>
annual international symposium on Computer architecture,  Volume 27<br>
Issue 2<br>
<br>
Application specific compiler/architecture codesign: a case study<br>
Oliver Wahlen, Tilman Glökler, Achim Nohl, Andreas Hoffmann, Rainer<br>
Leupers, Heinrich Meyr<br>
June 2002<br>
ACM SIGPLAN Notices , Proceedings of the joint conference on<br>
Languages, compilers and tools for embedded systems: software and<br>
compilers for embedded systems,  Volume 37 Issue 7<br>
<br>
An integrated approach to accelerate data and predicate computations<br>
in hyperblocks<br>
Alexandre Eichenberger, Waleed Meleis, Suman Maradani<br>
December 2000<br>
Proceedings of the 33rd annual ACM/IEEE international symposium on<br>
Microarchitecture<br>
<br>
Processor-memory coexploration using an architecture description language<br>
Prabhat Mishra, Mahesh Mamidipaka, Nikil Dutt<br>
February 2004<br>
ACM Transactions on Embedded Computing Systems (TECS),  Volume 3 Issue 1<br>
<br>
Architecture exploration of parameterizable EPIC SOS architectures<br>
(poster paper)<br>
Ashok Halambi, Radu Cornea, Peter Grun, Nikil Dutt, Alex Nicolau<br>
January 2000<br>
Proceedings of the conference on Design, automation and test in Europe<br>
<br>
Compiler orchestrated prefetching via speculation and predication<br>
Rodric M. Rabbah, Hariharan Sandanagobalane, Mongkol Ekpanyapong, Weng-Fai<br>
Wong<br>
October 2004<br>
Proceedings of the 11th international conference on Architectural<br>
support for programming languages and operating<br>
<br>
Load-reuse analysis: design and evaluation<br>
Rastislav Bodík, Rajiv Gupta, Mary Lou Soffa<br>
May 1999<br>
ACM SIGPLAN Notices , Proceedings of the ACM SIGPLAN 1999 conference<br>
on Programming language design and implementation,  Volume 34 Issue 5<br>
<br>
Software and hardware techniques for performance optimisation of<br>
embedded applications: Operation tables for scheduling in the presence<br>
of incomplete bypassing<br>
Aviral Shrivastava, Eugene Earlie, Nikil Dutt, Alex Nicolau<br>
September 2004<br>
Proceedings of the 2nd IEEE/ACM/IFIP international conference on<br>
Hardware/software codesign and system synthesis<br>
<br>
Scalable selective re-execution for EDGE architectures<br>
Rajagopalan Desikan, Simha Sethumadhavan, Doug Burger, Stephen W. Keckler<br>
October 2004<br>
Proceedings of the 11th international conference on Architectural<br>
support for programming languages and operating systems,  Volume 39 ,<br>
32 , 38 Issue 11 , 5 , 5<br>
<br>
Microprocessor architecture: Increasing the number of effective<br>
registers in a low-power processor using a windowed register file<br>
Rajiv A. Ravindran, Robert M. Senger, Eric D. Marsman, Ganesh S.<br>
Dasika, Matthew R. Guthaus, Scott A. Mahlke, Richard B. Brown<br>
October 2003<br>
Proceedings of the 2003 international conference on Compilers,<br>
architecture and synthesis for embedded systems<br>
<br>
Embedded systems: applications, solutions and techniques (EMBS): L0<br>
buffer energy optimization through scheduling and exploration<br>
Murali Jayapala, Tom Vander Aa, Francisco Barat, Geert Deconinck,<br>
Francky Catthoor, Henk Corporaal<br>
March 2004<br>
Proceedings of the 2004 ACM symposium on Applied computing<br>
<br>
Architectural design for embedded systems: VL-CDRAM: variable line<br>
sized cached DRAMs<br>
Ananth Hegde, N. Vijaykrishnan, Mahmut Kandemir, Mary Jane Irwin<br>
October 2003<br>
Proceedings of the 1st IEEE/ACM/IFIP international conference on<br>
Hardware/software codesign and system synthesis<br>
<br>
Code scheduling: Predicate-aware scheduling: a technique for reducing<br>
resource constraints<br>
Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, Hsien-Hsin S. Lee<br>
March 2003<br>
Proceedings of the international symposium on Code generation and<br>
optimization: feedback-directed and runtime optimization<br>
<br>
Architecture 2: Using predicate path information in hardware to<br>
determine true dependences<br>
Lori Carter, Brad Calder<br>
June 2002<br>
Proceedings of the 16th international conference on Supercomputing<br>
<br>
Embedded tutorial: Code generation for embedded processors<br>
Rainer Leupers<br>
September 2000<br>
Proceedings of the 13th international symposium on System synthesis<br>
<br>
Memory aware compilation through accurate timing extraction<br>
Peter Grun, Nikil Dutt, Alex Nicolau<br>
June 2000<br>
Proceedings of the 37th conference on Design automation<br>
<br>
Low power processors: Loop-based leakage control for branch predictors<br>
Wei Zhang, Bramha Allu<br>
September 2004<br>
Proceedings of the 2004 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
Low power processors: Static next sub-bank prediction for drowsy<br>
instruction cache<br>
Bramha Allu, Wei Zhang<br>
September 2004<br>
Proceedings of the 2004 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
Data remapping for design space optimization of embedded memory systems<br>
Rodric M. Rabbah, Krishna V. Palem<br>
May 2003<br>
ACM Transactions on Embedded Computing Systems (TECS),  Volume 2 Issue 2<br>
<br>
Session 10B: VLIW exploration and deisgn synthesis: Power exploration<br>
for embedded VLIW architectures<br>
Mariagiovanna Sami, Donatella Sciuto, Cristina Silvano, Vittorio Zaccaria<br>
November 2000<br>
Proceedings of the 2000 IEEE/ACM international conference on<br>
Computer-aided design<br>
<br>
Timestamped whole program path representation and its applications<br>
Youtao Zhang, Rajiv Gupta<br>
May 2001<br>
ACM SIGPLAN Notices , Proceedings of the ACM SIGPLAN 2001 conference<br>
on Programming language design and implementation,  Volume 36 Issue 5<br>
<br>
Instruction-level power estimation for embedded VLIW cores<br>
M. Sami, D. Sciuto, C. Silvano, V. Zaccaria<br>
May 2000<br>
Proceedings of the eighth international workshop on Hardware/software<br>
codesign<br>
<br>
Efficient Forward Computation of Dynamic Slices Using Reduced Ordered<br>
Binary Decision Diagrams<br>
Xiangyu Zhang, Rajiv Gupta, Youtao Zhang<br>
May 2004<br>
Proceedings of the 26th International Conference on Software<br>
Engineering - Volume 00<br>
<br>
EMBARC: an efficient memory bank assignment algorithm for retargetable<br>
compilers<br>
Jason D. Hiser, Jack W. Davidson<br>
June 2004<br>
ACM SIGPLAN Notices , Proceedings of the 2004 ACM SIGPLAN/SIGBED<br>
conference on Languages, compilers, and tools,  Volume 39 Issue 7<br>
<br>
Probabilistic Predicate-Aware Modulo Scheduling<br>
Mikhail Smelyanskiy, Scott Mahlke, Edward S. Davidson<br>
March 2004<br>
Proceedings of the international symposium on Code generation and<br>
optimization: feedback-directed and runtime optimization<br>
<br>
Processor Acceleration Through Automated Instruction Set Customization<br>
Nathan Clark, Hongtao Zhong, Scott Mahlke<br>
December 2003<br>
Proceedings of the 36th Annual IEEE/ACM International Symposium on<br>
Microarchitecture<br>
<br>
Session 2: embedded system techniques (1): Efficient<br>
architecture/compiler co-exploration for ASIPs<br>
Dirk Fischer, Jürgen Teich, Michael Thies, Ralph Weper<br>
October 2002<br>
Proceedings of the 2002 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
Synthesis and Design Tools: Design space characterization for<br>
architecture/compiler co-exploration<br>
Dirk Fischer, Jürgen Teich, Ralph Weper, Uwe Kastens, Michael Thies<br>
November 2001<br>
Proceedings of the 2001 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
EXPRESSION: a language for architecture exploration through<br>
compiler/simulator retargetability<br>
Ashok Halambi, Peter Grun, Vijay Ganesh, Asheesh Khare, Nikil Dutt, Alex<br>
Nicolau<br>
January 1999<br>
Proceedings of the conference on Design, automation and test in Europe<br>
<br>
Cost effective dynamic program slicing<br>
Xiangyu Zhang, Rajiv Gupta<br>
June 2004<br>
ACM SIGPLAN Notices , Proceedings of the ACM SIGPLAN 2004 conference<br>
on Programming language design and implementation,  Volume 39 Issue 6<br>
<br>
TRIPS: A polymorphous architecture for exploiting ILP, TLP, and DLP<br>
Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu<br>
Kim, Jaehyuk Huh, Nitya Ranganathan, Doug Burger, Stephen W. Keckler,<br>
Robert G. McDonald, Charles R. Moore<br>
March 2004<br>
ACM Transactions on Architecture and Code Optimization (TACO),  Volume 1<br>
Issue 1<br>
<br>
Extending Path Profiling across Loop Backedges and Procedure Boundaries<br>
Sriraman Tallam, Xiangyu Zhang, Rajiv Gupta<br>
March 2004<br>
Proceedings of the international symposium on Code generation and<br>
optimization: feedback-directed and runtime optimization<br>
<br>
Modeling methodology for integrated simulation of embedded systems<br>
Akos Ledeczi, James Davis, Sandeep Neema, Aditya Agrawal<br>
January 2003<br>
ACM Transactions on Modeling and Computer Simulation (TOMACS),  Volume<br>
13 Issue 1<br>
<br>
Scheduling techniques for embedded systems: Scheduler-based DRAM<br>
energy management<br>
V. Delaluz, A. Sivasubramaniam, M. Kandemir, N. Vijaykrishnan, M. J. Irwin<br>
June 2002<br>
Proceedings of the 39th conference on Design automation<br>
<br>
Software and hardware techniques for performance optimisation of<br>
embedded applications: Optimizing the memory bandwidth with loop<br>
fusion<br>
Paul Marchal, José Ignacio Gómez, Francky Catthoor<br>
September 2004<br>
Proceedings of the 2nd IEEE/ACM/IFIP international conference on<br>
Hardware/software codesign and system synthesis<br>
<br>
Profile-Based Dynamic Voltage Scheduling Using Program Checkpoints<br>
A. Azevedo, I. Issenin, R. Cornea, R. Gupta, N. Dutt, A. Veidenbaum, A.<br>
Nicolau<br>
March 2002<br>
Proceedings of the conference on Design, automation and test in Europe<br>
<br>
The era of embedded computing<br>
B. Ramakrishna Rau<br>
November 2000<br>
Proceedings of the 2000 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
Scheduling of Soft Real-Time Systems for Context-Aware Applications<br>
Jennifer L. Wong, Weiping Liao, Fei Li, Lei He, Miodrag Potkonjak<br>
March 2005<br>
Proceedings of the conference on Design, Automation and Test in Europe<br>
- Volume 1<br>
<br>
Register allocation by priority-based coloring<br>
Fred Chow, John Hennessy<br>
April 2004<br>
ACM SIGPLAN Notices,  Volume 39 Issue 4<br>
<br>
Customisable EPIC Processor: Architecture and Tools<br>
W. W. S. Chu, R. G. Dimond, S. Perrott, S. P. Seng, W. Luk<br>
February 2004<br>
Proceedings of the conference on Design, automation and test in Europe<br>
- Volume 3<br>
<br>
WaveScalar<br>
Steven Swanson, Ken Michelson, Andrew Schwerin, Mark Oskin<br>
December 2003<br>
Proceedings of the 36th Annual IEEE/ACM International Symposium on<br>
Microarchitecture<br>
<br>
Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecture<br>
Karthikeyan Sankaralingam, Ramadass Nagarajan, Haiming Liu, Changkyu<br>
Kim, Jaehyuk Huh, Doug Burger, Stephen W. Keckler, Charles R. Moore<br>
May 2003<br>
ACM SIGARCH Computer Architecture News , Proceedings of the 30th<br>
annual international symposium on Computer architecture,  Volume 31<br>
Issue 2<br>
<br>
Automatic Modeling and Validation of Pipeline Specifications driven by<br>
an Architecture Description Language<br>
Prabhat Mishra, Ashok Halambi, Peter Grun, Nikil Dutt, Alex Nicolau,<br>
Hiroyuki Tomiyama<br>
January 2002<br>
Proceedings of the 2002 conference on Asia South Pacific design<br>
automation/VLSI Design<br>
<br>
Technical papers: program analysis: Precise dynamic slicing algorithms<br>
Xiangyu Zhang, Rajiv Gupta, Youtao Zhang<br>
May 2003<br>
Proceedings of the 25th International Conference on Software Engineering<br>
<br>
Static resource models for code-size efficient embedded processors<br>
Qin Zhao, Bart Mesman, Twan Basten<br>
May 2003<br>
ACM Transactions on Embedded Computing Systems (TECS),  Volume 2 Issue 2<br>
<br>
Session S9.1: software transformation: Validating software pipelining<br>
optimizations<br>
Raya Leviathan, Amir Pnueli<br>
October 2002<br>
Proceedings of the 2002 international conference on Compilers,<br>
architecture, and synthesis for embedded systems<br>
<br>
Quick piping: a fast, high-level model for describing processor pipelines<br>
Christopher W. Milner, Jack W. Davidson<br>
June 2002<br>
ACM SIGPLAN Notices , Proceedings of the joint conference on<br>
Languages, compilers and tools for embedded systems: software and<br>
compilers for embedded systems,  Volume 37 Issue 7<br>
<br>
New directions in compiler technology for embedded systems (embedded<br>
tutorial)<br>
Nikil Dutt, Alex Nicolau, Hiroyuki Tomiyama, Ashok Halambi<br>
January 2001<br>
Proceedings of the 2001 conference on Asia South Pacific design automation<br>
<br>
Towards an integrated, web-executable parallel programming tool environment<br>
Insung Park, Nirav H. Kapadia, Renato J. Figueiredo, Rudolf Eigenmann,<br>
José A. B. Fortes<br>
November 2000<br>
Proceedings of the 2000 ACM/IEEE conference on Supercomputing (CDROM)<br>
<br>
Function unit specialization through code analysis<br>
Daniel Benyamin, William H. Mangione-Smith<br>
November 1999<br>
Proceedings of the 1999 IEEE/ACM international conference on<br>
Computer-aided design<br>
<br>
A methodology for accurate performance evaluation in architecture<br>
exploration<br>
George Hadjiyiannis, Pietro Russo, Srinivas Devadas<br>
June 1999<br>
Proceedings of the 36th ACM/IEEE conference on Design automation<br>
<br>
Automatic Validation of Pipeline Specifications  ####citeseer start<br>
Prabhat Mishra, Nikil Dutt, Alex Nicolau<br>
2001<br>
Proceedings of the Sixth IEEE International High-Level Design<br>
Validation and Test Workshop (HLDVT'01)<br>
<br>
A Framework for Memory Subsystem Exploration<br>
Mishra, Mamidipaka, Dutt<br>
2002<br>
<br>
Automatic Modeling and Validation of Pipeline Specifications driven by<br>
an Architecture Description Language<br>
 Prabhat Mishra, Hiroyuki Tomiyama, Ashok Halambi, Peter Grun, Nikil<br>
Dutt, Alex Nicolau<br>
2002<br>
Proceedings of the 2002 conference on Asia South Pacific design<br>
automation/VLSI Design<br>
<br>
SIMPRESS: A Simulator Generation Environment for System-on-Chip Exploration<br>
Asheesh Khare<br>
1999<br>
Masters Thesis, UCI-ICS 1999<br>
<br>
V-SAT: A Visual Specification and Analysis Tool for System-On-Chip<br>
Exploration<br>
Asheesh Khare, Nicolae Savoiu, Ashok Halambi, Peter Grun, Nikil Dutt,<br>
Alex Nicolau<br>
1999<br>
Proceeding of EUROMICRO, 1999. 26<br>
<br>
Automatic Software Toolkit Generation for Embedded Systems-on-Chip<br>
Ashok Halambi, Peter Grun, Hiroyuki Tomiyama, Nikil Dutt, Alex Nicolau<br>
1999<br>
Proceedings of ICVC-99<br>
<br>
RTGEN: An Algorithm for Automatic Generation of Reservation Tables<br>
from Architectural Descriptions<br>
Peter Grun, Ashok Halambi, Nikil Dutt, Alex Nicolau<br>
1999<br>
ISSS 44-50<br>
<br>
ReXSim: A Retargetable Framework for Instruction-Set Architecture Simulation<br>
Mehrdad Reshadi, Prabhat Mishra, Nikhil Bansal, Nikil Dutt<br>
2003<br>
<br>
Memory Subsystem Description in EXPRESSION<br>
Prabhat Mishra, Peter Grun, Nikil Dutt, Alex Nicolau<br>
2000<br>
Technical Report UCI-ICS<br>
<br>
A Practical Framework for Redundancy Elimination on EPIC Processors<br>
Jean-Francois Collard and Ivan Djelic<br>
<br>
GEMS: A New Model Of Parallelism In PC Workstations For Multimedia<br>
Applications<br>
Eric Debes, Fulvio Moschetti<br>
2000<br>
IEEE International Conference on Multimedia and Expo (II)<br>
<br>
Path Analysis and Renaming for Predicated Instruction Scheduling<br>
Lori Carter, Beth Simon, Brad Calder, Larry Carter, Jeanne Ferrante<br>
2000<br>
International Journal of Parallel Programming, volume 28,number 6<br>
<br>
Loop Shifting for Loop Compaction<br>
Alain Darte, Guillaume Huard<br>
1999<br>
Languages and Compilers for Parallel Computing, pages 415-431, 1999.<br>
<br>
Predicated Static Single Assignment<br>
Lori Carter, Beth Simon, Brad Calder, Larry Carter, Jeanne Ferrante<br>
1999<br>
IEEE PACT pages = 245-255 1999.<br>
<br>
Compiler and Hardware Predicated Dependency Analysis abd Scheduling.<br>
Lorinda Carter<br>
2002<br>
Ph.D Thesis, University of California, San Diego<br>
<br>
Turning Predicate information to Advantage to Improve Compiler<br>
Scheduling and Branch Prediction<br>
Elizabeth A. Simon<br>
2002<br>
Ph.D Thesis, University of California, San Diego.<br>
<br>
Region Formation Analysis with Demand-Driven Inlining for Region-Based<br>
Optimization<br>
Tom Way and Ben Breech and Lori L. Pollock<br>
2000<br>
IEEE PACT pages 24-26 2000.<br>
<br>
Automatic Topology-Based Identification  of Instruction-Set Extensions<br>
for Embedded Processors<br>
Laura Pozzi, Miljan Vuletic and Paolo Ienne<br>
December 2001<br>
Technical Report CS01/377 Swiss Federal Institute of Technology Laussane<br>
<br>
Exploring the Interaction between Java's Runtime Exceptions and<br>
Instruction Scheduling<br>
Matthew Arnold, Michael Hsiao, Ulrich Kremer, Barbara Ryder<br>
<br>
Instruction Scheduling in the Presence of Java's Runtime Exceptions<br>
Matthew Arnold, Michael Hsiao, Ulrich Kremer, Barbara Ryder<br>
1999<br>
Proceedings of the 12th International Workshop on Languages and<br>
Compilers for Parallel Computing,  Pages: 18 - 34, 1999<br>
<br>
Applying Predication to Efficiently Handle Runtime Class Testing<br>
Chris Sadler, Sandeep K. S Gupta, Rohit Bhatia<br>
2000<br>
4th Annual Workshop on Interaction Between Compilers and Computer<br>
Architecture (INTERACT-4)<br>
<br>
Adaptive Explicitly Parallel Instruction Computing<br>
Surendranath Talla<br>
2000<br>
Ph.D Thesis, New York University<br>
<br>
Path-Sensitive Value-Flow Optimizations of Programs<br>
R. Bodik<br>
1999<br>
PhD thesis, University of Pittsburgh, 1999.<br>
<br>
Procedure Cloning and Integration for Converting Parallelism From<br>
Coarse to Fine Grain<br>
Won So, Alex Dean<br>
2003<br>
Interaction between Compilers and Computer Architectures, 2003<br>
<br>
Combining Data Remapping and Voltage/Frequency Scaling of Second Level<br>
Memory for Energy Reduction in Embedded Systems<br>
Sudarshan K. Srinivasan, Jun Cheol Park, Vincent J. Mooney, III<br>
2002<br>
<br>
Region-based Register Allocation for EPIC Architectures<br>
Hansoo Kim<br>
2000<br>
<br>
Impact of Inter-cluster Communication Mechanisms on ILP in Clustered<br>
VLIW Architectures<br>
Anup Gangwar, M. Balakrishnan, Anshul Kumar<br>
2004<br>
2nd Workshop on Application Specific Processors (WASP-2), in<br>
conjunction with 36th Annual International Symposium on<br>
Microarchitecture, Dec, 2003<br>
<br>
<br>
Analysis of the Influence of Register File Size on Energy Consumption,<br>
Code Size and Execution Time<br>
L. Wehmeyer, M.K. Jain, S. Steinke, P. Marwedel, M. Balakrishnan<br>
2001<br>
<br>
Data Prefetching Using Offline Learning<br>
2001<br>
Technical Report 01-005, Georgia Inst. of Technology.<br>
<br>
Architectural and Compiler Strategies for Dynamic Power Management in<br>
the COPPER Project<br>
Ana Azevedo, Radu Cornea, Ilya Issenin, Rajesh Gupta, Nikil Dutt, Alex<br>
Nicolau, Alex Veidenbaum<br>
2001<br>
Proceedings of the Innovative Architecture for Future Generation<br>
High-Performance Processors and Systems (IWIA'01)<br>
<br>
Using the SGI Pro64 Open Source Compiler Infra-Structure for Teaching<br>
and Research<br>
Jose Nelson Amaral, Christopher Barton, Andrew C. Macdonell, Matthew<br>
McNaughton<br>
2001<br>
<br>
EXPRESSION: An ADL for system level design exploration<br>
P. Grun, A. Halambi, A. Khare, V. Ganesh, N. Dutt, and A. Nicolau<br>
1998<br>
Technical Report TR 98-29, University Of California, Irvine, 1998.<br>
<br>
New Number Core for Robust Numerical and Geometric Libraries<br>
Chee K. Yap<br>
1998<br>
3rd CGC Workshop on Geometric Computing, 1998<br>
<br>
Register Allocation in Hyper-block for EPIC Processors<br>
Hansoo Kim, Kanchi Gopinath, Vinod Kathail<br>
1999<br>
Parallel Computing: Fundamentals & Applications, Proceedings of the<br>
International Conference ParCo'99, 17-20 August 1999<br>
<br>
A section cache system designed for VLIW architectures<br>
Won-Kee Hong and Shin-Dug Kim<br>
2000<br>
Journal of Systems Architecture, Volume 46, Issue 14, 1 December 2000,<br>
Pages 1293-1308<br>
<br>
A 64-way VLIW/SIMD FPGA architecture and design flow<br>
Jones, A.K.; Hoare, R.; Kourtev, I.S.; Fazekas, J.; Kusic, D.; Foster,<br>
J.; Boddie, S.; Muaydh, A.;<br>
2004<br>
ICECS 2004<br>
<br>
A framework for energy estimation of VLIW architecture<br>
Kim, H.S.; Vijaykrishnan, N.; Kandemir, M.; Irwin, M.J.;<br>
2001<br>
ICCD 2001<br>
<br>
A semi-folded instruction format for VLIW architecture<br>
Won-Kee Hong; Seung-Yup Lee; Shin-Dug Kim;<br>
1999<br>
AP-ASIC '99<br>
<br>
Compiler-based frame formation for static optimization<br>
Feng Shi; Almukhaizim, S.; Pey-Chang Lin; Makris, Y.;<br>
2004<br>
Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004<br>
<br>
Efficient backtracking instruction schedulers<br>
Abraham, S.G.; Meleis, W.M.; Baev, I.D.;<br>
2000<br>
Parallel Architectures and Compilation Techniques, 2000.<br>
<br>
Hybrid predication model for instruction level parallelism<br>
Ashmawy, A.M.M.; Ismail, H.F.; Fahmy, A.H.;<br>
2002<br>
Parallel and Distributed Processing Symposium., Proceedings<br>
International, IPDPS 2002<br>
<br>
Compiling for EPIC architectures<br>
Kathail, V.; Schlansker, M.S.; Rau, B.R.;<br>
2001<br>
Proceedings of the IEEE Volume 89,  Issue 11,  Nov. 2001<br>
<br>
Static placement, dynamic issue (SPDI) scheduling for EDGE architectures<br>
Ramadass Nagarajan; Kushwaha, S.K.; Burger, D.; McKinley, K.S.; Lin,<br>
C.; Keckler, S.W.;<br>
2004<br>
Parallel Architecture and Compilation Techniques, 2004. PACT 2004.<br>
Proceedings.<br>
<br>
Evaluation of Bus Based Interconnect Mechanisms in Clustered VLIW<br>
Architectures<br>
Gangwar, A.; Balakrishnan, M.; Panda, P.R.; Kumar, A.;<br>
2005<br>
Design, Automation and Test in Europe, 2005<br>
<br>
A software methodology for detecting hardware faults in VLIW data paths<br>
Bolchini, C.;<br>
2003<br>
Reliability, IEEE Transactions on Volume 52,  Issue 4,  Dec. 2003<br>
<br>
A co-simulation study of adaptive EPIC computing<br>
Gheorghita, V.S.; Weng-Fai Wong; Mitra, T.; Talla, S.;<br>
2002<br>
Field-Programmable Technology, 2002. (FPT). Proceedings. 2002<br>
<br>
Scalability of scheduled data flow architecture (SDF) with register contexts<br>
Arul, J.M.; Kavi, K.M.;<br>
2002<br>
Algorithms and Architectures for Parallel Processing, 2002. Proceedings.<br>
<br>
Multiobjective optimization of a parameterized VLIW architecture<br>
Ascia, G.; Catania, V.; Palesi, M.; Patti, D.;<br>
2004<br>
Evolvable Hardware, 2004. Proceedings. 2004<br>
<br>
Optimizing the memory bandwidth with loop morphing<br>
Gomez, J.I.; Marchal, P.; Verdoorlaege, S.; Pinuel, L.; Catthoor, L.;<br>
2004<br>
Application-Specific Systems, Architectures and Processors, 2004.<br>
<br>
PD-XML: extensible markup language for processor description<br>
Seng, S.P.; Palem, K.V.; Rabbah, R.M.; Wong, W.F.; Luk, W.; Cheung, P.Y.K.;<br>
2002<br>
Field-Programmable Technology, 2002. (FPT). Proceedings.<br>
<br>
Bitwidth cognizant architecture synthesis of custom hardware accelerators<br>
Mahlke, S.; Ravindran, R.; Schlansker, M.; Schreiber, R.; Sherwood, T.;<br>
2001<br>
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions<br>
on<br>
Volume 20,  Issue 11,  Nov. 2001<br>
<br>
Performance Comparison of Path Matching Algorithms over Compressed<br>
Control Flow Traces<br>
Yongjing Lin; Youtao Zhang;<br>
2005<br>
Data Compression Conference, 2005. Proceedings. DCC 2005<br>
<br>
Compiler Managed Dynamic Instruction Placement in a Low-Power Code Cache<br>
Ravindran, R.A.; Nagarkar, P.D.; Dasika, G.S.; Marsman, E.D.; Senger,<br>
R.M.; Mahlke, S.A.; Brown, R.B.;<br>
2005<br>
Code Generation and Optimization, 2005. CGO 2005<br>
<br>
PPIM-SIM: an efficient simulator for a parallel processor in memory<br>
Rangan, K.K.; Pisolkar, N.; Abu-Ghazaleh, N.B.; Wilsey, P.A.;<br>
April 2001<br>
Simulation Symposium, 2001. Proceedings.<br>
<br>
A framework for data prefetching using off-line training of Markovian<br>
predictors<br>
Jinwoo Kim; Palem, K.V.; Weng-Fai Wong;<br>
2002<br>
Computer Design: VLSI in Computers and Processors, 2002. Proceedings.<br>
<br>
Software bubbles: using predication to compensate for aliasing in<br>
software pipelines<br>
Goldberg, B.; Crutcher, E.; Huneycutt, C.; Palem, K.;<br>
2002<br>
Parallel Architectures and Compilation Techniques, 2002. Proceedings<br>
<br>
Design Style Case Study for Embedded Multi Media Compute Nodes<br>
Lambrechts, A.; Vander Aa, T.; Jayapala, M.; Talavera, G.; Leroy, A.;<br>
Shickova, A.; Barat, F.; Bingfeng Mei; Catthoor, F.; Verkest, D.;<br>
Deconinck, G.; Corporaal, H.; Robert, F.; Bordoll, J.C.;<br>
2004<br>
Real-Time Systems Symposium, 2004. Proceedings.<br>
<br>
A methodology and tool suite for C compiler generation from ADL processor<br>
models<br>
Hohenauer, M.; Scharwaechter, H.; Karuri, K.; Wahlen, O.; Kogel, T.;<br>
Leupers, R.; Ascheid, G.; Meyr, H.; Braun, G.; van Someren, H.;<br>
2004<br>
Design, Automation and Test in Europe Conference and Exhibition, 2004.<br>
Proceedings<br>
<br>
A new generation of DSP architectures<br>
Ackland, B.; D'Arcy, P.;<br>
1999<br>
Custom Integrated Circuits, 1999. Proceedings of the IEEE 1999<br>
<br>
A Multiobjective Genetic Approach for System-Level Exploration in<br>
Parameterized Systems-on-a-Chip<br>
Ascia, G.; Catania, V.; Palesi, M.;<br>
2005<br>
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions<br>
on<br>
Volume 24,  Issue 4,  April 2005<br>
<br>
An efficient technique for exploring register file size in ASIP design<br>
Jain, M.K.; Balakrishnan, M.; Kumar, A.;<br>
2004<br>
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions<br>
on<br>
Volume 23,  Issue 12,  Dec. 2004<br>
<br>
A GA-based design space exploration framework for parameterized<br>
system-on-a-chip platforms<br>
Ascia, G.; Catania, V.; Palesi, M.;<br>
2004<br>
Evolutionary Computation, IEEE Transactions on<br>
Volume 8,  Issue 4,  Aug. 2004<br>
<br>
Cost-sensitive partitioning in an architecture synthesis system for<br>
multicluster processors<br>
Chu, M.L.; Fan, K.C.; Ravindran, R.A.; Mahlke, S.A.;<br>
2004<br>
Micro, IEEE<br>
Volume 24,  Issue 3,  May-June 2004<br>
<br>
Optimizing designs using the addition of deflection operations<br>
Wong, J.L.; Potkonjak, M.; Dey, S.;<br>
2004<br>
Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions<br>
on<br>
Volume 23,  Issue 1,  Jan. 2004<br>
<br>
Design of a cycle-efficient 64-b/32-b integer divisor using a<br>
table-sharing algorithm<br>
Chua-Chin Wang; Po-Ming Lee; Jun-Jie Wang; Chenn-Jung Huang;<br>
2003<br>
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on<br>
Volume 11,  Issue 4,  Aug. 2003<br>
<br>
Techniques for accurate performance evaluation in architecture exploration<br>
Hadjiyiannis, G.; Devadas, S.;<br>
Very Large Scale Integration (VLSI) Systems, IEEE Transactions on<br>
2003<br>
Volume 11,  Issue 4,  Aug. 2003<br>
<br>
Compiler design issues for embedded processors<br>
Leupers, R.;<br>
2002<br>
Design & Test of Computers, IEEE<br>
Volume 19,  Issue 4,  July-Aug. 2002<br>
<br>
Power-Aware Register Renaming in High-Performance Processors<br>
Power-Aware Register Renaming in High-Performance Processors<br>
Ayala, A.; Lopez-Vallejo, M.; Veidenbaum, A.;<br>
2004<br>
Innovative Architecture for Future Generation High-Performance<br>
Processors and Systems, 2004. Proceedings<br>
12-14 Jan. 2004<br>
<br>
Automatic synthesis of customized local memories for multicluster<br>
application accelerators<br>
Kudlur, M.; Fan, K.; Chu, M.; Mahlke, S.;<br>
2004<br>
Application-Specific Systems, Architectures and Processors, 2004.<br>
Proceedings. 15th IEEE International Conference on<br>
27-29 Sept. 2004<br>
<br>
Compiler-Directed Instruction Duplication for Soft Error Detection<br>
Hu, J.S.; Feihui Li; Degalahal, V.; Kandemir, M.; Vijayk<br>
rishnan, N.; Irwin, M.J.;<br>
2005<br>
Design, Automation and Test in Europe, 2005. Proceedings<br>
<br>
Automatic software toolkit generation for embedded systems-on-chip<br>
Halambi, A.; Grun, P.; Tomiyama, H.; Dutt, N.; Nicolau, A.;<br>
1999<br>
VLSI and CAD, 1999. ICVC '99. 6th International Conference on<br>
26-27 Oct. 1999<br>
<br>
<!--#include virtual="footer.inc"-->
