{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596581060373 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596581060378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 16:44:20 2020 " "Processing started: Tue Aug 04 16:44:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596581060378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581060378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581060379 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596581060767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596581060767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "Modules/controller.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "Modules/condlogic.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "Modules/condcheck.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Modules/mux1a2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "Tests/overflow_flag_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "Tests/corrimiento_circular_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Tests/unidad_logico_aritmetica_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Modules/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067393 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(33) " "Verilog HDL warning at decoder.sv(33): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 33 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596581067394 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(54) " "Verilog HDL warning at decoder.sv(54): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 54 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596581067394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "Tests/chipset_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/top.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "Modules/top.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "Modules/flopenr.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Modules/datapath.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "Modules/dmem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "Modules/flopr.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "Modules/mux2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "Modules/regfile.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "Modules/adder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "Modules/extend.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "Tests/testbench.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/testbench.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/circular_shift_ext.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/circular_shift_ext.sv" { { "Info" "ISGN_ENTITY_NAME" "1 circular_shift_ext " "Found entity 1: circular_shift_ext" {  } { { "Modules/circular_shift_ext.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/circular_shift_ext.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ram.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067424 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596581067478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador restador:restaRom " "Elaborating entity \"restador\" for hierarchy \"restador:restaRom\"" {  } { { "Modules/top.sv" "restaRom" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm arm:arm " "Elaborating entity \"arm\" for hierarchy \"arm:arm\"" {  } { { "Modules/top.sv" "arm" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"arm:arm\|controller:c\|decoder:dec\"" {  } { { "Modules/controller.sv" "dec" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\"" {  } { { "Modules/controller.sv" "cl" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "Modules/condlogic.sv" "flagreg1" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "Modules/condlogic.sv" "cc" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "Modules/datapath.sv" "pcmux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "Modules/datapath.sv" "pcreg" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "Modules/datapath.sv" "pcadd1" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "Modules/datapath.sv" "ra1mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "Modules/datapath.sv" "rf" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\"" {  } { { "Modules/datapath.sv" "ext" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "circular_shift_ext arm:arm\|datapath:dp\|extend:ext\|circular_shift_ext:circ_s " "Elaborating entity \"circular_shift_ext\" for hierarchy \"arm:arm\|datapath:dp\|extend:ext\|circular_shift_ext:circ_s\"" {  } { { "Modules/extend.sv" "circ_s" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extend.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logico_aritmetica arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu " "Elaborating entity \"unidad_logico_aritmetica\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\"" {  } { { "Modules/datapath.sv" "alu" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Add" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Xor" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_circular arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift " "Elaborating entity \"corrimiento_circular\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "CirShift" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3a8 arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux " "Elaborating entity \"mux3a8\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Fnegativo" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCero" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FOverflow" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCarry" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:imem " "Elaborating entity \"imem\" for hierarchy \"imem:imem\"" {  } { { "Modules/top.sv" "imem" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067510 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "55 0 256 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (55) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1596581067510 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596581067510 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596581067510 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "Modules/imem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1596581067511 "|testbench|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chipset chipset:chipset " "Elaborating entity \"chipset\" for hierarchy \"chipset:chipset\"" {  } { { "Modules/top.sv" "chipset" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:rom " "Elaborating entity \"rom\" for hierarchy \"rom:rom\"" {  } { { "Modules/top.sv" "rom" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "altsyncram_component" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/rom.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067551 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:rom\|altsyncram:altsyncram_component\"" {  } { { "rom.v" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/rom.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067552 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Modules/romMemory.mif " "Parameter \"init_file\" = \"./Modules/romMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067552 ""}  } { { "rom.v" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/rom.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596581067552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_slg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_slg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_slg1 " "Found entity 1: altsyncram_slg1" {  } { { "db/altsyncram_slg1.tdf" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/altsyncram_slg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_slg1 rom:rom\|altsyncram:altsyncram_component\|altsyncram_slg1:auto_generated " "Elaborating entity \"altsyncram_slg1\" for hierarchy \"rom:rom\|altsyncram:altsyncram_component\|altsyncram_slg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "Modules/top.sv" "ram" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ram.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ram.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Modules/dataMemory.mif " "Parameter \"init_file\" = \"./Modules/dataMemory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1596581067610 ""}  } { { "ram.v" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ram.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1596581067610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o0p1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o0p1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o0p1 " "Found entity 1: altsyncram_o0p1" {  } { { "db/altsyncram_o0p1.tdf" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/altsyncram_o0p1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596581067650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581067650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o0p1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated " "Elaborating entity \"altsyncram_o0p1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register register:register " "Elaborating entity \"register\" for hierarchy \"register:register\"" {  } { { "Modules/top.sv" "register" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a4 mux2a4:Mux " "Elaborating entity \"mux2a4\" for hierarchy \"mux2a4:Mux\"" {  } { { "Modules/top.sv" "Mux" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/top.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581067653 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "arm:arm\|datapath:dp\|regfile:rf\|rf " "RAM logic \"arm:arm\|datapath:dp\|regfile:rf\|rf\" is uninferred due to asynchronous read logic" {  } { { "Modules/regfile.sv" "rf" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/regfile.sv" 7 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1596581067980 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1596581067980 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "512 257 C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif " "Memory depth (512) in the design file differs from memory depth (257) in the Memory Initialization File \"C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1596581067983 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/db/arm.ram0_imem_37c714.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1596581067986 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[5\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[5\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[4\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[4\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[3\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[3\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[2\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[2\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[1\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[1\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[0\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[0\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[6\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[6\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[7\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[7\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[8\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[8\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[9\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[9\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[10\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[10\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[11\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[11\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[12\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[12\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[13\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[13\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[14\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[14\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[15\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[15\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[16\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[16\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[17\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[17\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[18\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[18\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[19\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[19\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[20\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[20\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[21\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[21\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[22\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[22\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[23\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[23\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[24\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[24\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[25\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[25\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[26\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[26\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[27\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[27\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[28\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[28\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[29\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[29\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[30\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[30\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux2a4:Mux\|out\[31\] " "Converted tri-state buffer \"mux2a4:Mux\|out\[31\]\" feeding internal logic into a wire" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "chipset:chipset\|select\[0\] " "Converted tri-state buffer \"chipset:chipset\|select\[0\]\" feeding internal logic into a wire" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "chipset:chipset\|select\[1\] " "Converted tri-state buffer \"chipset:chipset\|select\[1\]\" feeding internal logic into a wire" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "chipset:chipset\|WEram " "Converted tri-state buffer \"chipset:chipset\|WEram\" feeding internal logic into a wire" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "chipset:chipset\|WEFF " "Converted tri-state buffer \"chipset:chipset\|WEFF\" feeding internal logic into a wire" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 3 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1596581067991 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1596581067991 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1596581068516 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[0\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[0\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[1\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[1\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[2\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[2\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[3\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[3\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[4\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[4\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[5\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[5\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[6\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[6\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[7\] ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[7\]\" to the node \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_o0p1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[8\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[8\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[9\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[9\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[10\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[10\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[11\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[11\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[12\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[12\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[13\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[13\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[14\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[14\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[15\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[15\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[16\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[16\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[17\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[17\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[18\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[18\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[19\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[19\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[20\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[20\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[21\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[21\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[22\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[22\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[23\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[23\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[24\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[24\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[25\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[25\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[26\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[26\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[27\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[27\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[28\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[28\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[29\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[29\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[30\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[30\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[31\] arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output " "Converted the fan-out from the tri-state buffer \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux3a8:Mux\|out\[31\]\" to the node \"arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\|zero_output\" into an OR gate" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 3 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1596581068533 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1596581068533 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "register:register\|Q\[0\] register:register\|Q\[0\]~_emulated register:register\|Q\[0\]~1 " "Register \"register:register\|Q\[0\]\" is converted into an equivalent circuit using register \"register:register\|Q\[0\]~_emulated\" and latch \"register:register\|Q\[0\]~1\"" {  } { { "Modules/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/register.sv" 8 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1596581068540 "|top|register:register|Q[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1596581068540 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596581069236 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1596581070518 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581070605 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596581070779 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596581070779 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1489 " "Implemented 1489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596581070905 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596581070905 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1405 " "Implemented 1405 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596581070905 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1596581070905 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596581070905 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 80 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 80 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596581070947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 16:44:30 2020 " "Processing ended: Tue Aug 04 16:44:30 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596581070947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596581070947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596581070947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596581070947 ""}
