// Seed: 3997686744
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18
);
  output wire id_18;
  input wire id_17;
  input wire id_16;
  input wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_19;
  ;
endmodule
module module_1 #(
    parameter id_12 = 32'd87
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  input wire id_13;
  output wire _id_12;
  input wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  module_0 modCall_1 (
      id_11,
      id_3,
      id_9,
      id_3,
      id_6,
      id_5,
      id_5,
      id_3,
      id_3,
      id_1,
      id_9,
      id_3,
      id_10,
      id_7,
      id_11,
      id_5,
      id_5,
      id_8
  );
  output wire id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  inout wire id_3;
  output tri1 id_2;
  output wire id_1;
  assign id_2 = -1;
endmodule
