{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1706047899009 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1706047899010 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 23 19:11:38 2024 " "Processing started: Tue Jan 23 19:11:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1706047899010 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1706047899010 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu_nuevo -c cpu_nuevo " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu_nuevo -c cpu_nuevo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1706047899010 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1706047899441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a uader/d cuarto año/i diseño de sistemas digitales/proyects/registro8b/registro8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /a uader/d cuarto año/i diseño de sistemas digitales/proyects/registro8b/registro8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registro8b-estructural " "Found design unit 1: registro8b-estructural" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047899919 ""} { "Info" "ISGN_ENTITY_NAME" "1 registro8b " "Found entity 1: registro8b" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047899919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706047899919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a uader/d cuarto año/i diseño de sistemas digitales/proyects/memoria8b/memoria8b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /a uader/d cuarto año/i diseño de sistemas digitales/proyects/memoria8b/memoria8b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoria8b-estructural " "Found design unit 1: memoria8b-estructural" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047899941 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoria8b " "Found entity 1: memoria8b" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047899941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706047899941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_nuevo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_nuevo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_nuevo-cpu " "Found design unit 1: cpu_nuevo-cpu" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047899973 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu_nuevo " "Found entity 1: cpu_nuevo" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047899973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706047899973 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu_nuevo " "Elaborating entity \"cpu_nuevo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1706047900092 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_op1 cpu_nuevo.vhd(24) " "Verilog HDL or VHDL warning at cpu_nuevo.vhd(24): object \"out_op1\" assigned a value but never read" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1706047900094 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_salida cpu_nuevo.vhd(24) " "VHDL Signal Declaration warning at cpu_nuevo.vhd(24): used implicit default value for signal \"in_salida\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1706047900094 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_salida cpu_nuevo.vhd(25) " "Verilog HDL or VHDL warning at cpu_nuevo.vhd(25): object \"out_salida\" assigned a value but never read" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1706047900094 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_pc cpu_nuevo.vhd(146) " "VHDL Process Statement warning at cpu_nuevo.vhd(146): signal \"en_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900096 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_pc cpu_nuevo.vhd(147) " "VHDL Process Statement warning at cpu_nuevo.vhd(147): signal \"wr_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900096 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_ram cpu_nuevo.vhd(148) " "VHDL Process Statement warning at cpu_nuevo.vhd(148): signal \"en_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 148 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900096 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ram cpu_nuevo.vhd(149) " "VHDL Process Statement warning at cpu_nuevo.vhd(149): signal \"wr_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 149 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900099 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_ri cpu_nuevo.vhd(150) " "VHDL Process Statement warning at cpu_nuevo.vhd(150): signal \"en_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 150 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900099 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_ri cpu_nuevo.vhd(151) " "VHDL Process Statement warning at cpu_nuevo.vhd(151): signal \"wr_ri\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900099 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_salida cpu_nuevo.vhd(152) " "VHDL Process Statement warning at cpu_nuevo.vhd(152): signal \"en_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 152 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900099 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_salida cpu_nuevo.vhd(153) " "VHDL Process Statement warning at cpu_nuevo.vhd(153): signal \"wr_salida\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900099 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "en_op1 cpu_nuevo.vhd(156) " "VHDL Process Statement warning at cpu_nuevo.vhd(156): signal \"en_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900099 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "wr_op1 cpu_nuevo.vhd(157) " "VHDL Process Statement warning at cpu_nuevo.vhd(157): signal \"wr_op1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900100 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(192) " "VHDL Process Statement warning at cpu_nuevo.vhd(192): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 192 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900102 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(193) " "VHDL Process Statement warning at cpu_nuevo.vhd(193): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 193 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900102 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "data_in cpu_nuevo.vhd(198) " "VHDL Process Statement warning at cpu_nuevo.vhd(198): signal \"data_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 198 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900102 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(202) " "VHDL Process Statement warning at cpu_nuevo.vhd(202): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 202 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900102 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(226) " "VHDL Process Statement warning at cpu_nuevo.vhd(226): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 226 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900103 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(236) " "VHDL Process Statement warning at cpu_nuevo.vhd(236): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 236 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900103 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_ram cpu_nuevo.vhd(246) " "VHDL Process Statement warning at cpu_nuevo.vhd(246): signal \"out_ram\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 246 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900107 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "out_pc cpu_nuevo.vhd(252) " "VHDL Process Statement warning at cpu_nuevo.vhd(252): signal \"out_pc\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 252 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900108 "|cpu_nuevo"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "posicion_actual cpu_nuevo.vhd(297) " "VHDL Process Statement warning at cpu_nuevo.vhd(297): signal \"posicion_actual\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1706047900108 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ri_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"en_ri_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900108 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_ri_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"wr_ri_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900109 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_salida_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"en_salida_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900109 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_salida_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"wr_salida_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900111 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_pc_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"en_pc_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900111 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_pc_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"wr_pc_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900111 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_ram_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"en_ram_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900111 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_ram_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"wr_ram_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900111 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "en_op1_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"en_op1_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900112 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "wr_op1_v cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"wr_op1_v\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900112 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicion_ram cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"posicion_ram\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900114 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "posicion_actual cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"posicion_actual\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900114 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_ram cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"in_ram\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900115 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_ri cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"in_ri\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900115 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_op1 cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"in_op1\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900115 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "salida cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"salida\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900115 "|cpu_nuevo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "in_pc cpu_nuevo.vhd(145) " "VHDL Process Statement warning at cpu_nuevo.vhd(145): inferring latch(es) for signal or variable \"in_pc\", which holds its previous value in one or more paths through the process" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1706047900117 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_pc\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_pc\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900119 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900121 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900121 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900121 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900121 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "salida\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"salida\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900122 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900124 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_op1\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_op1\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900125 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ri\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ri\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900128 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900129 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900129 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "in_ram\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"in_ram\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900129 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900131 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_actual\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_actual\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[0\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[0\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[1\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[1\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900132 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[2\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[2\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900136 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[3\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[3\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900136 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[4\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[4\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900136 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[5\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[5\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900136 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[6\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[6\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900136 "|cpu_nuevo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "posicion_ram\[7\] cpu_nuevo.vhd(145) " "Inferred latch for \"posicion_ram\[7\]\" at cpu_nuevo.vhd(145)" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1706047900137 "|cpu_nuevo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registro8b registro8b:r_operador1 " "Elaborating entity \"registro8b\" for hierarchy \"registro8b:r_operador1\"" {  } { { "cpu_nuevo.vhd" "r_operador1" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria8b memoria8b:r_ram " "Elaborating entity \"memoria8b\" for hierarchy \"memoria8b:r_ram\"" {  } { { "cpu_nuevo.vhd" "r_ram" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900276 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[0\]~0 " "Converted tri-state buffer \"in_ram\[0\]~0\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[1\]~1 " "Converted tri-state buffer \"in_ram\[1\]~1\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[2\]~2 " "Converted tri-state buffer \"in_ram\[2\]~2\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[3\]~3 " "Converted tri-state buffer \"in_ram\[3\]~3\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[4\]~4 " "Converted tri-state buffer \"in_ram\[4\]~4\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[5\]~5 " "Converted tri-state buffer \"in_ram\[5\]~5\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[6\]~6 " "Converted tri-state buffer \"in_ram\[6\]~6\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "in_ram\[7\]~7 " "Converted tri-state buffer \"in_ram\[7\]~7\" feeding internal logic into a wire" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[0\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[1\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[2\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[3\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[4\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[5\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[6\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "memoria8b:r_ram\|data_out\[7\] " "Converted tri-state buffer \"memoria8b:r_ram\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../memoria8b/memoria8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/memoria8b/memoria8b.vhd" 20 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_pc\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_pc\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[0\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[1\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[2\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[3\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[4\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[5\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[6\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "registro8b:r_ri\|data_out\[7\] " "Converted tri-state buffer \"registro8b:r_ri\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "../registro8b/registro8b.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/registro8b/registro8b.vhd" 18 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1706047900699 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1706047900699 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "memoria8b:r_ram\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"memoria8b:r_ram\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif " "Parameter INIT_FILE set to db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1706047900813 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1706047900813 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1706047900813 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memoria8b:r_ram\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"memoria8b:r_ram\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memoria8b:r_ram\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"memoria8b:r_ram\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif " "Parameter \"INIT_FILE\" = \"db/cpu_nuevo.ram0_memoria8b_e2bb252e.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1706047900904 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1706047900904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/db/altsyncram_kml1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1706047900997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1706047900997 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[0\] " "Latch in_pc\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901395 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[1\] " "Latch in_pc\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901395 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[2\] " "Latch in_pc\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901395 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901395 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[3\] " "Latch in_pc\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901396 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[4\] " "Latch in_pc\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901399 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_pc\[5\] " "Latch in_pc\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.incrementar_pc " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.incrementar_pc" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901399 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[7\] " "Latch in_ri\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901399 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[6\] " "Latch in_ri\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901399 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[5\] " "Latch in_ri\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901399 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901399 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[4\] " "Latch in_ri\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901403 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[3\] " "Latch in_ri\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901403 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[2\] " "Latch in_ri\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901403 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901403 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[1\] " "Latch in_ri\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901404 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901404 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "in_ri\[0\] " "Latch in_ri\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA estadoSiguiente.cargar_op1 " "Ports D and ENA on the latch are fed by the same signal estadoSiguiente.cargar_op1" {  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 17 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1706047901404 ""}  } { { "cpu_nuevo.vhd" "" { Text "D:/a UADER/d Cuarto año/i Diseño de Sistemas Digitales/proyects/cpu_nuevo (0 elemotos logicos)/cpu_nuevo.vhd" 145 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1706047901404 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "28 " "28 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1706047901541 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1706047902145 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1706047902145 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "149 " "Implemented 149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1706047902497 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1706047902497 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1706047902497 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1706047902497 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1706047902497 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 101 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 101 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1706047902728 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 23 19:11:42 2024 " "Processing ended: Tue Jan 23 19:11:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1706047902728 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1706047902728 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1706047902728 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1706047902728 ""}
