# do ADC.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_clk
# 
# Top level modules:
# 	div_clk
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module div_clk_vlg_sample_tst
# -- Compiling module div_clk_vlg_check_tst
# -- Compiling module div_clk_vlg_vec_tst
# 
# Top level modules:
# 	div_clk_vlg_vec_tst
# vsim -L maxii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.div_clk_vlg_vec_tst 
# Loading work.div_clk_vlg_vec_tst
# Loading work.div_clk
# Loading maxii_ver.maxii_io
# Loading maxii_ver.maxii_lcell
# Loading maxii_ver.maxii_asynch_lcell
# Loading maxii_ver.maxii_lcell_register
# Loading work.div_clk_vlg_sample_tst
# Loading work.div_clk_vlg_check_tst
# Simulation passed !
# ** Note: $finish    : Waveform.vwf.vt(148)
#    Time: 1 us  Iteration: 0  Instance: /div_clk_vlg_vec_tst/tb_out
