{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 14 03:37:48 2015 " "Info: Processing started: Tue Apr 14 03:37:48 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off NS3_HWrev3_2 -c HW3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register WIN_Counter:inst68\|WINcnt\[9\] register WIN_Counter:inst68\|WINcnt\[9\] 1.167 ns " "Info: Slack time is 1.167 ns for clock \"IN_CLK\" between source register \"WIN_Counter:inst68\|WINcnt\[9\]\" and destination register \"WIN_Counter:inst68\|WINcnt\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "94.37 MHz 10.597 ns " "Info: Fmax is 94.37 MHz (period= 10.597 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.055 ns + Largest register register " "Info: + Largest register to register requirement is 11.055 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "11.764 ns + " "Info: + Setup relationship between source and destination is 11.764 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 11.764 ns " "Info: + Latch edge is 11.764 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns WIN_Counter:inst68\|WINcnt\[9\] 2 REG LC_X12_Y3_N0 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns WIN_Counter:inst68\|WINcnt\[9\] 2 REG LC_X12_Y3_N0 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.888 ns - Longest register register " "Info: - Longest register to register delay is 9.888 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns WIN_Counter:inst68\|WINcnt\[9\] 1 REG LC_X12_Y3_N0 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.050 ns) + CELL(0.914 ns) 2.964 ns WIN_Counter:inst68\|Equal0~6 2 COMB LC_X11_Y2_N4 1 " "Info: 2: + IC(2.050 ns) + CELL(0.914 ns) = 2.964 ns; Loc. = LC_X11_Y2_N4; Fanout = 1; COMB Node = 'WIN_Counter:inst68\|Equal0~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.964 ns" { WIN_Counter:inst68|WINcnt[9] WIN_Counter:inst68|Equal0~6 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.914 ns) 4.580 ns WIN_Counter:inst68\|Equal0~10 3 COMB LC_X11_Y2_N0 1 " "Info: 3: + IC(0.702 ns) + CELL(0.914 ns) = 4.580 ns; Loc. = LC_X11_Y2_N0; Fanout = 1; COMB Node = 'WIN_Counter:inst68\|Equal0~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.616 ns" { WIN_Counter:inst68|Equal0~6 WIN_Counter:inst68|Equal0~10 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.794 ns) + CELL(0.511 ns) 6.885 ns WIN_Counter:inst68\|Equal0~11 4 COMB LC_X11_Y3_N0 19 " "Info: 4: + IC(1.794 ns) + CELL(0.511 ns) = 6.885 ns; Loc. = LC_X11_Y3_N0; Fanout = 19; COMB Node = 'WIN_Counter:inst68\|Equal0~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.305 ns" { WIN_Counter:inst68|Equal0~10 WIN_Counter:inst68|Equal0~11 } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.095 ns) + CELL(1.908 ns) 9.888 ns WIN_Counter:inst68\|WINcnt\[9\] 5 REG LC_X12_Y3_N0 6 " "Info: 5: + IC(1.095 ns) + CELL(1.908 ns) = 9.888 ns; Loc. = LC_X12_Y3_N0; Fanout = 6; REG Node = 'WIN_Counter:inst68\|WINcnt\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.003 ns" { WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "WIN_Counter.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/WIN_Counter.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.247 ns ( 42.95 % ) " "Info: Total cell delay = 4.247 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.641 ns ( 57.05 % ) " "Info: Total interconnect delay = 5.641 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] WIN_Counter:inst68|Equal0~6 WIN_Counter:inst68|Equal0~10 WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] {} WIN_Counter:inst68|Equal0~6 {} WIN_Counter:inst68|Equal0~10 {} WIN_Counter:inst68|Equal0~11 {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 2.050ns 0.702ns 1.794ns 1.095ns } { 0.000ns 0.914ns 0.914ns 0.511ns 1.908ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] WIN_Counter:inst68|Equal0~6 WIN_Counter:inst68|Equal0~10 WIN_Counter:inst68|Equal0~11 WIN_Counter:inst68|WINcnt[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.888 ns" { WIN_Counter:inst68|WINcnt[9] {} WIN_Counter:inst68|Equal0~6 {} WIN_Counter:inst68|Equal0~10 {} WIN_Counter:inst68|Equal0~11 {} WIN_Counter:inst68|WINcnt[9] {} } { 0.000ns 2.050ns 0.702ns 1.794ns 1.095ns } { 0.000ns 0.914ns 0.914ns 0.511ns 1.908ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "RD " "Info: No valid register-to-register data paths exist for clock \"RD\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "RS register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\] register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\] 93.457 ns " "Info: Slack time is 93.457 ns for clock \"RS\" between source register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\]\" and destination register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "152.84 MHz 6.543 ns " "Info: Fmax is 152.84 MHz (period= 6.543 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "99.291 ns + Largest register register " "Info: + Largest register to register requirement is 99.291 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "100.000 ns + " "Info: + Setup relationship between source and destination is 100.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 100.000 ns " "Info: + Latch edge is 100.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Largest " "Info: + Largest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS destination 6.213 ns + Shortest register " "Info: + Shortest clock path from clock \"RS\" to destination register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\] 2 REG LC_X12_Y1_N0 4 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X12_Y1_N0; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS source 6.213 ns - Longest register " "Info: - Longest clock path from clock \"RS\" to source register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\] 2 REG LC_X11_Y1_N1 4 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X11_Y1_N1; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.834 ns - Longest register register " "Info: - Longest register to register delay is 5.834 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\] 1 REG LC_X11_Y1_N1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X11_Y1_N1; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.374 ns) + CELL(0.978 ns) 3.352 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella0~COUT 2 COMB LC_X11_Y1_N1 2 " "Info: 2: + IC(2.374 ns) + CELL(0.978 ns) = 3.352 ns; Loc. = LC_X11_Y1_N1; Fanout = 2; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.352 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.475 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella1~COUT 3 COMB LC_X11_Y1_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.475 ns; Loc. = LC_X11_Y1_N2; Fanout = 2; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.598 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella2~COUT 4 COMB LC_X11_Y1_N3 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.598 ns; Loc. = LC_X11_Y1_N3; Fanout = 2; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 50 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.261 ns) 3.859 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella3~COUT 5 COMB LC_X11_Y1_N4 6 " "Info: 5: + IC(0.000 ns) + CELL(0.261 ns) = 3.859 ns; Loc. = LC_X11_Y1_N4; Fanout = 6; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.261 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 58 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.208 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella8~COUT 6 COMB LC_X11_Y1_N9 6 " "Info: 6: + IC(0.000 ns) + CELL(0.349 ns) = 4.208 ns; Loc. = LC_X11_Y1_N9; Fanout = 6; COMB Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|counter_cella8~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 98 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.626 ns) 5.834 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\] 7 REG LC_X12_Y1_N0 4 " "Info: 7: + IC(0.000 ns) + CELL(1.626 ns) = 5.834 ns; Loc. = LC_X12_Y1_N0; Fanout = 4; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[9\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.626 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.460 ns ( 59.31 % ) " "Info: Total cell delay = 3.460 ns ( 59.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.374 ns ( 40.69 % ) " "Info: Total interconnect delay = 2.374 ns ( 40.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 2.374ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.834 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[0] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella0~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella1~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella2~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella3~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|counter_cella8~COUT {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[9] {} } { 0.000ns 2.374ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.978ns 0.123ns 0.123ns 0.261ns 0.349ns 1.626ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SRAM_CLK " "Info: No valid register-to-register data paths exist for clock \"SRAM_CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\] register MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\] 1.377 ns " "Info: Minimum slack time is 1.377 ns for clock \"IN_CLK\" between source register \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\]\" and destination register \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.222 ns + Shortest register register " "Info: + Shortest register to register delay is 1.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\] 1 REG LC_X8_Y6_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.942 ns) + CELL(0.280 ns) 1.222 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\] 2 REG LC_X8_Y6_N9 1 " "Info: 2: + IC(0.942 ns) + CELL(0.280 ns) = 1.222 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.280 ns ( 22.91 % ) " "Info: Total cell delay = 0.280 ns ( 22.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.942 ns ( 77.09 % ) " "Info: Total interconnect delay = 0.942 ns ( 77.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.942ns } { 0.000ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\] 2 REG LC_X8_Y6_N9 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y6_N9; Fanout = 1; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|SRAM_TMP_OUT_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\] 2 REG LC_X8_Y6_N4 3 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X8_Y6_N4; Fanout = 3; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|MAX_DATA_IN_A\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.222 ns" { MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.942ns } { 0.000ns 0.280ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|SRAM_TMP_OUT_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|MAX_DATA_IN_A[1] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "RS register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] register Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 1.649 ns " "Info: Minimum slack time is 1.649 ns for clock \"RS\" between source register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]\" and destination register \"Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.494 ns + Shortest register register " "Info: + Shortest register to register delay is 1.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 1 REG LC_X12_Y1_N8 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.591 ns) 1.494 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 2 REG LC_X12_Y1_N8 2 " "Info: 2: + IC(0.903 ns) + CELL(0.591 ns) = 1.494 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.591 ns ( 39.56 % ) " "Info: Total cell delay = 0.591 ns ( 39.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.903 ns ( 60.44 % ) " "Info: Total interconnect delay = 0.903 ns ( 60.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.903ns } { 0.000ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-0.155 ns - Smallest register register " "Info: - Smallest register to register requirement is -0.155 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source RS 100.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"RS\" is 100.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS destination 6.213 ns + Longest register " "Info: + Longest clock path from clock \"RS\" to destination register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 2 REG LC_X12_Y1_N8 2 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "RS source 6.213 ns - Shortest register " "Info: - Shortest clock path from clock \"RS\" to source register is 6.213 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.163 ns) + CELL(0.918 ns) 6.213 ns Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\] 2 REG LC_X12_Y1_N8 2 " "Info: 2: + IC(4.163 ns) + CELL(0.918 ns) = 6.213 ns; Loc. = LC_X12_Y1_N8; Fanout = 2; REG Node = 'Read_counter:inst2\|lpm_counter:lpm_counter_component\|cntr_lkh:auto_generated\|safe_q\[17\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.081 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 33.00 % ) " "Info: Total cell delay = 2.050 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 67.00 % ) " "Info: Total interconnect delay = 4.163 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns - " "Info: - Micro clock to output delay of source is 0.376 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "db/cntr_lkh.tdf" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/db/cntr_lkh.tdf" 182 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "1.494 ns" { Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.903ns } { 0.000ns 0.591ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.213 ns" { RS Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.213 ns" { RS {} RS~combout {} Read_counter:inst2|lpm_counter:lpm_counter_component|cntr_lkh:auto_generated|safe_q[17] {} } { 0.000ns 0.000ns 4.163ns } { 0.000ns 1.132ns 0.918ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\] ADC_DATA_A\[7\] IN_CLK 4.232 ns register " "Info: tsu for register \"MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\]\" (data pin = \"ADC_DATA_A\[7\]\", clock pin = \"IN_CLK\") is 4.232 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.580 ns + Longest pin register " "Info: + Longest pin to register delay is 7.580 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns ADC_DATA_A\[7\] 1 PIN PIN_118 1 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_118; Fanout = 1; PIN Node = 'ADC_DATA_A\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADC_DATA_A[7] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1648 -944 -776 -1632 "ADC_DATA_A\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.644 ns) + CELL(0.804 ns) 7.580 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\] 2 REG LC_X2_Y6_N4 6 " "Info: 2: + IC(5.644 ns) + CELL(0.804 ns) = 7.580 ns; Loc. = LC_X2_Y6_N4; Fanout = 6; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.448 ns" { ADC_DATA_A[7] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 25.54 % ) " "Info: Total cell delay = 1.936 ns ( 25.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.644 ns ( 74.46 % ) " "Info: Total interconnect delay = 5.644 ns ( 74.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { ADC_DATA_A[7] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { ADC_DATA_A[7] {} ADC_DATA_A[7]~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 5.644ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns - Shortest register " "Info: - Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\] 2 REG LC_X2_Y6_N4 6 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X2_Y6_N4; Fanout = 6; REG Node = 'MIN_MAX_RLE:inst65\|MIN_MAX:MIN_MAX_1\|IN_DATA_A\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "MIN_MAX.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.580 ns" { ADC_DATA_A[7] MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.580 ns" { ADC_DATA_A[7] {} ADC_DATA_A[7]~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 5.644ns } { 0.000ns 1.132ns 0.804ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|MIN_MAX:MIN_MAX_1|IN_DATA_A[7] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IN_CLK SRAM_ADRES\[12\] lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\] 12.231 ns register " "Info: tco from clock \"IN_CLK\" to destination pin \"SRAM_ADRES\[12\]\" through register \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\]\" is 12.231 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\] 2 REG LC_X10_Y3_N2 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y3_N2; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.174 ns + Longest register pin " "Info: + Longest register to pin delay is 8.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\] 1 REG LC_X10_Y3_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y3_N2; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.852 ns) + CELL(2.322 ns) 8.174 ns SRAM_ADRES\[12\] 2 PIN PIN_39 0 " "Info: 2: + IC(5.852 ns) + CELL(2.322 ns) = 8.174 ns; Loc. = PIN_39; Fanout = 0; PIN Node = 'SRAM_ADRES\[12\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] SRAM_ADRES[12] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1112 776 952 -1096 "SRAM_ADRES\[17..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 28.41 % ) " "Info: Total cell delay = 2.322 ns ( 28.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.852 ns ( 71.59 % ) " "Info: Total interconnect delay = 5.852 ns ( 71.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] SRAM_ADRES[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} SRAM_ADRES[12] {} } { 0.000ns 5.852ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] SRAM_ADRES[12] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.174 ns" { lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[12] {} SRAM_ADRES[12] {} } { 0.000ns 5.852ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RS MCU_DATA\[0\] 18.731 ns Longest " "Info: Longest tpd from source pin \"RS\" to destination pin \"MCU_DATA\[0\]\" is 18.731 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns RS 1 CLK PIN_107 36 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_107; Fanout = 36; CLK Node = 'RS'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RS } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -976 -904 -736 -960 "RS" "" } { -1648 528 648 -1632 "RS" "" } { -968 192 256 -952 "RS" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.036 ns) + CELL(0.511 ns) 7.679 ns Registers:inst\|Mux7~9 2 COMB LC_X10_Y3_N1 1 " "Info: 2: + IC(6.036 ns) + CELL(0.511 ns) = 7.679 ns; Loc. = LC_X10_Y3_N1; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.547 ns" { RS Registers:inst|Mux7~9 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.740 ns) 10.898 ns Registers:inst\|Mux7~11 3 COMB LC_X12_Y5_N0 1 " "Info: 3: + IC(2.479 ns) + CELL(0.740 ns) = 10.898 ns; Loc. = LC_X12_Y5_N0; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.219 ns" { Registers:inst|Mux7~9 Registers:inst|Mux7~11 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.696 ns) + CELL(0.914 ns) 13.508 ns Registers:inst\|Mux7~12 4 COMB LC_X12_Y6_N8 1 " "Info: 4: + IC(1.696 ns) + CELL(0.914 ns) = 13.508 ns; Loc. = LC_X12_Y6_N8; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~12'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.610 ns" { Registers:inst|Mux7~11 Registers:inst|Mux7~12 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.200 ns) 14.013 ns Registers:inst\|Mux7~13 5 COMB LC_X12_Y6_N9 1 " "Info: 5: + IC(0.305 ns) + CELL(0.200 ns) = 14.013 ns; Loc. = LC_X12_Y6_N9; Fanout = 1; COMB Node = 'Registers:inst\|Mux7~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.505 ns" { Registers:inst|Mux7~12 Registers:inst|Mux7~13 } "NODE_NAME" } } { "Registers.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/Registers.v" 143 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.396 ns) + CELL(2.322 ns) 18.731 ns MCU_DATA\[0\] 6 PIN PIN_101 0 " "Info: 6: + IC(2.396 ns) + CELL(2.322 ns) = 18.731 ns; Loc. = PIN_101; Fanout = 0; PIN Node = 'MCU_DATA\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.718 ns" { Registers:inst|Mux7~13 MCU_DATA[0] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1488 720 896 -1472 "MCU_DATA\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.819 ns ( 31.07 % ) " "Info: Total cell delay = 5.819 ns ( 31.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.912 ns ( 68.93 % ) " "Info: Total interconnect delay = 12.912 ns ( 68.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "18.731 ns" { RS Registers:inst|Mux7~9 Registers:inst|Mux7~11 Registers:inst|Mux7~12 Registers:inst|Mux7~13 MCU_DATA[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "18.731 ns" { RS {} RS~combout {} Registers:inst|Mux7~9 {} Registers:inst|Mux7~11 {} Registers:inst|Mux7~12 {} Registers:inst|Mux7~13 {} MCU_DATA[0] {} } { 0.000ns 0.000ns 6.036ns 2.479ns 1.696ns 0.305ns 2.396ns } { 0.000ns 1.132ns 0.511ns 0.740ns 0.914ns 0.200ns 2.322ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MIN_MAX_RLE:inst65\|la_data\[5\] LA_DATA_IN\[5\] IN_CLK -0.774 ns register " "Info: th for register \"MIN_MAX_RLE:inst65\|la_data\[5\]\" (data pin = \"LA_DATA_IN\[5\]\", clock pin = \"IN_CLK\") is -0.774 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns MIN_MAX_RLE:inst65\|la_data\[5\] 2 REG LC_X1_Y5_N8 2 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y5_N8; Fanout = 2; REG Node = 'MIN_MAX_RLE:inst65\|la_data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 33 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.676 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns LA_DATA_IN\[5\] 1 PIN PIN_18 1 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 1; PIN Node = 'LA_DATA_IN\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LA_DATA_IN[5] } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1864 -944 -776 -1848 "LA_DATA_IN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.922 ns) + CELL(0.591 ns) 4.676 ns MIN_MAX_RLE:inst65\|la_data\[5\] 2 REG LC_X1_Y5_N8 2 " "Info: 2: + IC(2.922 ns) + CELL(0.591 ns) = 4.676 ns; Loc. = LC_X1_Y5_N8; Fanout = 2; REG Node = 'MIN_MAX_RLE:inst65\|la_data\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.513 ns" { LA_DATA_IN[5] MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "MIN_MAX_RLE.v" "" { Text "C:/Projects/Altera/NS3_HWrev3_2/MIN_MAX_RLE.v" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.754 ns ( 37.51 % ) " "Info: Total cell delay = 1.754 ns ( 37.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.922 ns ( 62.49 % ) " "Info: Total interconnect delay = 2.922 ns ( 62.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { LA_DATA_IN[5] MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { LA_DATA_IN[5] {} LA_DATA_IN[5]~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 2.922ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { IN_CLK {} IN_CLK~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.676 ns" { LA_DATA_IN[5] MIN_MAX_RLE:inst65|la_data[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.676 ns" { LA_DATA_IN[5] {} LA_DATA_IN[5]~combout {} MIN_MAX_RLE:inst65|la_data[5] {} } { 0.000ns 0.000ns 2.922ns } { 0.000ns 1.163ns 0.591ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IN_CLK register inst37 register lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\] 3.816 ns " "Info: Slack time is 3.816 ns for clock \"IN_CLK\" between source register \"inst37\" and destination register \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "recovery " "Info: Requirement is of type recovery" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "11.296 ns - " "Info: - Data arrival time is 11.296 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst37 2 REG LC_X12_Y2_N0 61 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.239 ns + Longest register register " "Info: + Longest register to register delay is 7.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst37 1 REG LC_X12_Y2_N0 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.011 ns) + CELL(2.228 ns) 7.239 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LC_X12_Y4_N4 1 " "Info: 2: + IC(5.011 ns) + CELL(2.228 ns) = 7.239 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 30.78 % ) " "Info: Total cell delay = 2.228 ns ( 30.78 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.011 ns ( 69.22 % ) " "Info: Total interconnect delay = 5.011 ns ( 69.22 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "15.112 ns + " "Info: + Data required time is 15.112 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 11.764 ns " "Info: + Latch edge is 11.764 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\] 2 REG LC_X12_Y4_N4 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y4_N4; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns - " "Info: - Micro setup delay of destination is 0.333 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.239 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IN_CLK register inst37 register lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 7.341 ns " "Info: Minimum slack time is 7.341 ns for clock \"IN_CLK\" between source register \"inst37\" and destination register \"lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]\"" { { "Info" "ITDB_REQUIREMENT_TYPE" "removal " "Info: Requirement is of type removal" {  } {  } 0 0 "Requirement is of type %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_ARRIVAL_DATA_TIME" "11.243 ns + " "Info: + Data arrival time is 11.243 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Launch 0.000 ns " "Info: + Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK source 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"IN_CLK\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns inst37 2 REG LC_X12_Y2_N0 61 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.186 ns + Shortest register register " "Info: + Shortest register to register delay is 7.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst37 1 REG LC_X12_Y2_N0 61 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y2_N0; Fanout = 61; REG Node = 'inst37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst37 } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1008 480 560 -944 "inst37" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.958 ns) + CELL(2.228 ns) 7.186 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X10_Y1_N5 1 " "Info: 2: + IC(4.958 ns) + CELL(2.228 ns) = 7.186 ns; Loc. = LC_X10_Y1_N5; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.228 ns ( 31.00 % ) " "Info: Total cell delay = 2.228 ns ( 31.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.958 ns ( 69.00 % ) " "Info: Total interconnect delay = 4.958 ns ( 69.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "%2!c! Data arrival time is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_REQUIRED_DATA_TIME" "3.902 ns - " "Info: - Data required time is 3.902 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IN_CLK 11.764 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IN_CLK\" is 11.764 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IN_CLK destination 3.681 ns + Longest register " "Info: + Longest clock path from clock \"IN_CLK\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns IN_CLK 1 CLK PIN_20 227 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 227; CLK Node = 'IN_CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { IN_CLK } "NODE_NAME" } } { "NS3.bdf" "" { Schematic "C:/Projects/Altera/NS3_HWrev3_2/NS3.bdf" { { -1736 -944 -776 -1720 "IN_CLK" "" } { -1384 480 640 -1368 "IN_CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\] 2 REG LC_X10_Y1_N5 1 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y1_N5; Fanout = 1; REG Node = 'lpm_dff3:inst6\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } }  } 0 0 "%2!c! Data required time is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { inst37 lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK lpm_dff3:inst6|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { IN_CLK inst37 } "NODE_NAME" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "151 " "Info: Peak virtual memory: 151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 14 03:37:52 2015 " "Info: Processing ended: Tue Apr 14 03:37:52 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
