#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Nov 13 09:57:55 2020
# Process ID: 10644
# Current directory: E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_pl_bram_ctrl_0_0_synth_1
# Command line: vivado.exe -log design_1_pl_bram_ctrl_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_pl_bram_ctrl_0_0.tcl
# Log file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_pl_bram_ctrl_0_0_synth_1/design_1_pl_bram_ctrl_0_0.vds
# Journal file: E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_pl_bram_ctrl_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_pl_bram_ctrl_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 1044.410 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/XilinxVitis/Vivado/2020.1/data/ip'.
update_ip_catalog: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1044.410 ; gain = 0.000
Command: synth_design -top design_1_pl_bram_ctrl_0_0 -part xczu2cg-sfvc784-1-i -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu2cg'
INFO: [Device 21-403] Loading part xczu2cg-sfvc784-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 11640
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1461.953 ; gain = 75.594
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_pl_bram_ctrl_0_0' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_pl_bram_ctrl_0_0/synth/design_1_pl_bram_ctrl_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'pl_bram_ctrl_v1_0' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/hdl/pl_bram_ctrl_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'pl_bram_ctrl_v1_0_S00_AXI' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/hdl/pl_bram_ctrl_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/hdl/pl_bram_ctrl_v1_0_S00_AXI.v:239]
INFO: [Synth 8-226] default block is never used [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/hdl/pl_bram_ctrl_v1_0_S00_AXI.v:382]
INFO: [Synth 8-6157] synthesizing module 'ram_read_write' [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/src/ram_read_write.v:32]
	Parameter IDLE bound to: 3'b000 
	Parameter READ_RAM bound to: 3'b001 
	Parameter READ_END bound to: 3'b010 
	Parameter WRITE_RAM bound to: 3'b011 
	Parameter WRITE_END bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'ram_read_write' (1#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/src/ram_read_write.v:32]
INFO: [Synth 8-6155] done synthesizing module 'pl_bram_ctrl_v1_0_S00_AXI' (2#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/hdl/pl_bram_ctrl_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'pl_bram_ctrl_v1_0' (3#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ipshared/e3ed/hdl/pl_bram_ctrl_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_pl_bram_ctrl_0_0' (4#1) [e:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.srcs/sources_1/bd/design_1/ip/design_1_pl_bram_ctrl_0_0/synth/design_1_pl_bram_ctrl_0_0.v:57]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1524.008 ; gain = 137.648
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.875 ; gain = 156.516
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1542.875 ; gain = 156.516
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1542.875 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1642.594 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.789 . Memory (MB): peak = 1663.449 ; gain = 20.855
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1663.449 ; gain = 277.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu2cg-sfvc784-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1663.449 ; gain = 277.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1663.449 ; gain = 277.090
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ram_read_write'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              000
                READ_RAM |                              001 |                              001
                READ_END |                              010 |                              010
               WRITE_RAM |                              011 |                              011
               WRITE_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ram_read_write'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 1663.449 ; gain = 277.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 3     
	   3 Input   32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 6     
	   5 Input   32 Bit        Muxes := 2     
	   4 Input   32 Bit        Muxes := 5     
	   5 Input    4 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 11    
	   2 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:72)
BRAMs: 300 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1663.449 ; gain = 277.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2249.188 ; gain = 862.828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 2249.688 ; gain = 863.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:31 . Memory (MB): peak = 2270.680 ; gain = 884.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |    18|
|2     |LUT1   |    32|
|3     |LUT2   |    34|
|4     |LUT3   |     3|
|5     |LUT4   |    55|
|6     |LUT5   |     5|
|7     |LUT6   |    78|
|8     |FDCE   |   135|
|9     |FDRE   |   169|
|10    |FDSE   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 2276.469 ; gain = 769.535
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2276.469 ; gain = 890.109
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2288.523 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2303.965 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:01 . Memory (MB): peak = 2303.965 ; gain = 1259.555
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_pl_bram_ctrl_0_0_synth_1/design_1_pl_bram_ctrl_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_pl_bram_ctrl_0_0, cache-ID = acb9df019c0334d5
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/XilinxPrj/AXU2CG/course_64b/course_s2/16_bram_test/vivado/bram_test.runs/design_1_pl_bram_ctrl_0_0_synth_1/design_1_pl_bram_ctrl_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_pl_bram_ctrl_0_0_utilization_synth.rpt -pb design_1_pl_bram_ctrl_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 13 10:00:37 2020...
