-- generated by newgenasym Tue Jul 19 10:01:53 2011

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity at25df321a_sh_b is
    port (    
	\cs#\:     INOUT  STD_LOGIC;    
	GND:       INOUT  STD_LOGIC;    
	\hold#\:   INOUT  STD_LOGIC;    
	SCK:       INOUT  STD_LOGIC;    
	\si/sio\:  INOUT  STD_LOGIC;    
	\so/soi\:  INOUT  STD_LOGIC;    
	VCC:       INOUT  STD_LOGIC;    
	\wp#\:     INOUT  STD_LOGIC);
end at25df321a_sh_b;
