# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel MegaCore Function License Agreement, or other 
# applicable license agreement, including, without limitation, 
# that your use is for the sole purpose of programming logic 
# devices manufactured by Intel and sold by Intel or its 
# authorized distributors.  Please refer to the applicable 
# agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
# Date created = 17:11:29  May 04, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		prfx1_test03_rx_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name DEVICE EP4CE22E22C8
set_global_assignment -name TOP_LEVEL_ENTITY prfx1_test03_rx
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.0.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "17:11:29  MAY 04, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION "17.0.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top


set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to clk16m
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led2
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to led3
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to sw1
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to sw2

set_location_assignment PIN_23 -to clk16m
set_location_assignment PIN_31 -to sw1
set_location_assignment PIN_30 -to sw2
set_location_assignment PIN_69 -to led1
set_location_assignment PIN_71 -to led2
set_location_assignment PIN_72 -to led3

set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[11]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[10]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[9]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[8]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[7]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[6]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[5]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[4]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[3]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[2]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[1]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc[0]
set_instance_assignment -name IO_STANDARD "3.3-V LVCMOS" -to adc_clk

set_location_assignment PIN_76 -to adc[11]
set_location_assignment PIN_77 -to adc[10]
set_location_assignment PIN_80 -to adc[9]
set_location_assignment PIN_85 -to adc[7]
set_location_assignment PIN_83 -to adc[8]
set_location_assignment PIN_86 -to adc[6]
set_location_assignment PIN_87 -to adc[5]
set_location_assignment PIN_98 -to adc[4]
set_location_assignment PIN_99 -to adc[3]
set_location_assignment PIN_100 -to adc[2]
set_location_assignment PIN_101 -to adc[1]
set_location_assignment PIN_103 -to adc[0]
set_location_assignment PIN_112 -to adc_clk

# need this for pin_101 conflicts.
set_global_assignment -name CYCLONEII_RESERVE_NCEO_AFTER_CONFIGURATION "USE AS REGULAR IO"

set_global_assignment -name VHDL_FILE prfx1_test03_rx.vhd
set_global_assignment -name SDC_FILE prfx1_test03_rx.sdc
set_global_assignment -name QIP_FILE pll.qip
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top