
****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/run.tcl
# read_verilog -sv /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.sv
# read_xdc /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.xdc
# synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Command: synth_design -top dotprod -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3598058
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3037.266 ; gain = 239.832 ; free physical = 90606 ; free virtual = 201081
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.485; parent = 2372.394; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4013.320; parent = 3040.238; children = 973.082
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dotprod' [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.sv:3]
INFO: [Synth 8-6155] done synthesizing module 'dotprod' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3128.203 ; gain = 330.770 ; free physical = 90720 ; free virtual = 201196
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.485; parent = 2372.394; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4101.289; parent = 3128.207; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3146.016 ; gain = 348.582 ; free physical = 90728 ; free virtual = 201204
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.485; parent = 2372.394; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.102; parent = 3146.020; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3146.016 ; gain = 348.582 ; free physical = 90728 ; free virtual = 201204
Synthesis current peak Physical Memory [PSS] (MB): peak = 2626.485; parent = 2372.394; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4119.102; parent = 3146.020; children = 973.082
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3146.016 ; gain = 0.000 ; free physical = 90728 ; free virtual = 201204
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3309.734 ; gain = 0.000 ; free physical = 90684 ; free virtual = 201160
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3309.734 ; gain = 0.000 ; free physical = 90682 ; free virtual = 201158
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.734 ; gain = 512.301 ; free physical = 90741 ; free virtual = 201217
Synthesis current peak Physical Memory [PSS] (MB): peak = 2672.212; parent = 2418.120; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.820; parent = 3309.738; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.734 ; gain = 512.301 ; free physical = 90736 ; free virtual = 201212
Synthesis current peak Physical Memory [PSS] (MB): peak = 2672.212; parent = 2418.120; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.820; parent = 3309.738; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 3309.734 ; gain = 512.301 ; free physical = 90752 ; free virtual = 201228
Synthesis current peak Physical Memory [PSS] (MB): peak = 2672.212; parent = 2418.120; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.820; parent = 3309.738; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3309.734 ; gain = 512.301 ; free physical = 90818 ; free virtual = 201295
Synthesis current peak Physical Memory [PSS] (MB): peak = 2672.212; parent = 2418.120; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.820; parent = 3309.738; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   26 Bit       Adders := 124   
+---Registers : 
	               26 Bit    Registers := 124   
	               19 Bit    Registers := 127   
	                1 Bit    Registers := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 3309.734 ; gain = 512.301 ; free physical = 90867 ; free virtual = 201356
Synthesis current peak Physical Memory [PSS] (MB): peak = 2674.688; parent = 2420.628; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4282.820; parent = 3309.738; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:38 ; elapsed = 00:00:46 . Memory (MB): peak = 3728.969 ; gain = 931.535 ; free physical = 90332 ; free virtual = 200821
Synthesis current peak Physical Memory [PSS] (MB): peak = 3265.017; parent = 3010.956; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.055; parent = 3728.973; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 3770.109 ; gain = 972.676 ; free physical = 90296 ; free virtual = 200785
Synthesis current peak Physical Memory [PSS] (MB): peak = 3299.228; parent = 3045.167; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4743.195; parent = 3770.113; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90007 ; free virtual = 200497
Synthesis current peak Physical Memory [PSS] (MB): peak = 3325.263; parent = 3071.202; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90032 ; free virtual = 200521
Synthesis current peak Physical Memory [PSS] (MB): peak = 3327.985; parent = 3073.925; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90041 ; free virtual = 200531
Synthesis current peak Physical Memory [PSS] (MB): peak = 3327.985; parent = 3073.925; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90056 ; free virtual = 200546
Synthesis current peak Physical Memory [PSS] (MB): peak = 3329.935; parent = 3075.874; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:50 ; elapsed = 00:00:59 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90057 ; free virtual = 200547
Synthesis current peak Physical Memory [PSS] (MB): peak = 3329.974; parent = 3075.913; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90057 ; free virtual = 200548
Synthesis current peak Physical Memory [PSS] (MB): peak = 3330.528; parent = 3076.468; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90057 ; free virtual = 200548
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.032; parent = 3076.972; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2750|
|3     |LUT2   | 11973|
|4     |LUT3   |  1750|
|5     |LUT4   |  5625|
|6     |LUT5   |   250|
|7     |LUT6   | 11250|
|8     |FDRE   |  5020|
|9     |IBUF   |  4503|
|10    |OBUF   |    27|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4089.805 ; gain = 1292.371 ; free physical = 90057 ; free virtual = 200548
Synthesis current peak Physical Memory [PSS] (MB): peak = 3331.048; parent = 3076.987; children = 254.092
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5062.891; parent = 4089.809; children = 973.082
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:56 . Memory (MB): peak = 4089.805 ; gain = 1128.652 ; free physical = 90099 ; free virtual = 200590
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:01:00 . Memory (MB): peak = 4089.812 ; gain = 1292.371 ; free physical = 90101 ; free virtual = 200591
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4089.812 ; gain = 0.000 ; free physical = 90207 ; free virtual = 200697
INFO: [Netlist 29-17] Analyzing 7254 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'dotprod' is not ideal for floorplanning, since the cellview 'dotprod' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/design.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4113.816 ; gain = 0.000 ; free physical = 90259 ; free virtual = 200749
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 4503 instances

Synth Design complete, checksum: dd857922
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:05 ; elapsed = 00:01:15 . Memory (MB): peak = 4113.816 ; gain = 2409.203 ; free physical = 90507 ; free virtual = 200998
# report_utilization -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/util.rpt
# report_timing_summary -file /mnt/vault1/mfaroo19/reduction_tree/dot_product/runs/M250_W9_N9/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 4683.008 ; gain = 569.191 ; free physical = 89824 ; free virtual = 200316
# exit
INFO: [Common 17-206] Exiting Vivado at Thu Nov  6 19:39:33 2025...
