Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Dec 11 14:37:32 2017
| Host         : THINKPAD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file final_project_timing_summary_routed.rpt -rpx final_project_timing_summary_routed.rpx
| Design       : final_project
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 5567 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.624        0.000                      0                15038        0.041        0.000                      0                15038        3.000        0.000                       0                  5571  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK100MHZ                 {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager    {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager    {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager    {0.000 5.000}      10.000          100.000         
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_manager_1  {0.000 20.000}     40.000          25.000          
  clk_out2_clk_manager_1  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_manager_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out1_clk_manager         28.533        0.000                      0                 3757        0.148        0.000                      0                 3757       19.230        0.000                       0                  1101  
  clk_out2_clk_manager          2.963        0.000                      0                11183        0.116        0.000                      0                11183        3.950        0.000                       0                  4466  
  clkfbout_clk_manager                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_manager_1       28.537        0.000                      0                 3757        0.148        0.000                      0                 3757       19.230        0.000                       0                  1101  
  clk_out2_clk_manager_1        2.964        0.000                      0                11183        0.116        0.000                      0                11183        3.950        0.000                       0                  4466  
  clkfbout_clk_manager_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_manager    clk_out1_clk_manager          1.624        0.000                      0                 1656        0.109        0.000                      0                 1656  
clk_out1_clk_manager_1  clk_out1_clk_manager         28.533        0.000                      0                 3757        0.054        0.000                      0                 3757  
clk_out2_clk_manager_1  clk_out1_clk_manager          1.624        0.000                      0                 1656        0.109        0.000                      0                 1656  
clk_out1_clk_manager    clk_out2_clk_manager          2.062        0.000                      0                  223        0.157        0.000                      0                  223  
clk_out1_clk_manager_1  clk_out2_clk_manager          2.065        0.000                      0                  223        0.160        0.000                      0                  223  
clk_out2_clk_manager_1  clk_out2_clk_manager          2.963        0.000                      0                11183        0.041        0.000                      0                11183  
clk_out1_clk_manager    clk_out1_clk_manager_1       28.533        0.000                      0                 3757        0.054        0.000                      0                 3757  
clk_out2_clk_manager    clk_out1_clk_manager_1        1.627        0.000                      0                 1656        0.112        0.000                      0                 1656  
clk_out2_clk_manager_1  clk_out1_clk_manager_1        1.627        0.000                      0                 1656        0.112        0.000                      0                 1656  
clk_out1_clk_manager    clk_out2_clk_manager_1        2.062        0.000                      0                  223        0.157        0.000                      0                  223  
clk_out2_clk_manager    clk_out2_clk_manager_1        2.963        0.000                      0                11183        0.041        0.000                      0                11183  
clk_out1_clk_manager_1  clk_out2_clk_manager_1        2.065        0.000                      0                  223        0.160        0.000                      0                  223  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       28.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[4]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[6]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 2.076ns (19.209%)  route 8.731ns (80.791%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.589    10.631    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.416    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.416    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                 28.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.772%)  route 0.058ns (31.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.411    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.025    -0.559    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.050    -0.381    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[8]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[8]
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.091    -0.491    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.349    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.071    -0.510    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[8]
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.838    -0.835    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.075    -0.506    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.353    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[2]
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.063    -0.516    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/p_1_out[3]
    SLICE_X37Y58         LUT1 (Prop_lut1_I0_O)        0.045    -0.301 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[0]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.301    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[0]
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092    -0.466    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.570    -0.594    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.375    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[9]
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.841    -0.832    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.053    -0.541    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.566    -0.598    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[2]
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.070    -0.511    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.628%)  route 0.064ns (20.372%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.568    -0.596    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.391    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[1]_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.281 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.281    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]_1[2]
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.134    -0.449    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.323%)  route 0.114ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.342    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[3]
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.837    -0.836    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.070    -0.514    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y11     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y11     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y6      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y6      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y7      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y7      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y37     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_46_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.341ns (5.132%)  route 6.304ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 9.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.304     6.245    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/ce_w2c
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.201     9.297    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/aclk
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.346     9.643    
                         clock uncertainty           -0.074     9.568    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     9.208    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.341ns (5.217%)  route 6.195ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.195     6.136    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.122     9.218    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/C
                         clock pessimism              0.346     9.564    
                         clock uncertainty           -0.074     9.489    
    SLICE_X9Y123         FDRE (Setup_fdre_C_CE)      -0.150     9.339    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X29Y108        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/Q
                         net (fo=1, routed)           0.124    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[9]
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.839    -0.834    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism              0.275    -0.559    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.450    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X13Y106        FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.357    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[4]
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.477    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X32Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=2, routed)           0.100    -0.361    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[2]
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.483    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.410%)  route 0.071ns (27.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.652    -0.512    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/CLK
    SLICE_X13Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/Q
                         net (fo=6, routed)           0.071    -0.300    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw_re[1]
    SLICE_X12Y150        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br_i_1__1/O
                         net (fo=1, routed)           0.000    -0.255    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[3]
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.927    -0.746    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/C
                         clock pessimism              0.247    -0.499    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.121    -0.378    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X14Y144        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/Q
                         net (fo=1, routed)           0.097    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[8]
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.462    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.097%)  route 0.102ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.554    -0.610    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X36Y122        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/Q
                         net (fo=1, routed)           0.102    -0.367    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16][1]
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.822    -0.851    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X34Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.495    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X14Y136        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.338    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.835    -0.838    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X12Y135        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.469    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X31Y135        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.419    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[5]
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.252    -0.590    
    SLICE_X30Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.550    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X35Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.350    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[4]
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.252    -0.590    
    SLICE_X34Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.481    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.530%)  route 0.127ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.559    -0.605    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X9Y127         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/Q
                         net (fo=2, routed)           0.127    -0.337    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/gated_incr_regs[7].ff[1]
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.828    -0.845    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X10Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.468    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X0Y46     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X0Y46     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y47     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y47     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y45     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y45     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   clocker/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y56      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y44      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y48      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y137     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y137     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager
  To Clock:  clkfbout_clk_manager

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       28.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.148ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.537ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.091    39.568    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.254    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.537    

Slack (MET) :             28.537ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.091    39.568    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.254    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.537    

Slack (MET) :             28.537ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.091    39.568    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.254    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.254    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.537    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.091    39.569    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.255    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.255    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.091    39.569    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.255    box/separate/edge_addr_write_reg[4]
  -------------------------------------------------------------------
                         required time                         39.255    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.648ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.091    39.569    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.255    box/separate/edge_addr_write_reg[6]
  -------------------------------------------------------------------
                         required time                         39.255    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.648    

Slack (MET) :             28.666ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.091    39.568    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.418    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.418    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.666    

Slack (MET) :             28.666ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.091    39.568    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.418    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.418    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.666    

Slack (MET) :             28.666ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.091    39.568    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.418    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.418    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.666    

Slack (MET) :             28.788ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 2.076ns (19.209%)  route 8.731ns (80.791%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.589    10.631    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.091    39.569    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.419    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.419    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                 28.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.772%)  route 0.058ns (31.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.411    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.250    -0.584    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.025    -0.559    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.559    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.050    -0.381    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[8]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[8]
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.582    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.091    -0.491    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.349    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.071    -0.510    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[8]
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.838    -0.835    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.581    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.075    -0.506    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.353    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[2]
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.254    -0.579    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.063    -0.516    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/p_1_out[3]
    SLICE_X37Y58         LUT1 (Prop_lut1_I0_O)        0.045    -0.301 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[0]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.301    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[0]
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.558    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092    -0.466    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.570    -0.594    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.375    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[9]
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.841    -0.832    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.238    -0.594    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.053    -0.541    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.566    -0.598    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[2]
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.070    -0.511    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.628%)  route 0.064ns (20.372%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.568    -0.596    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.391    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[1]_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.281 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.281    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]_1[2]
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.251    -0.583    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.134    -0.449    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.323%)  route 0.114ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.342    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[3]
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.837    -0.836    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.070    -0.514    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.172    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_manager_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y11     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y11     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y4      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y5      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y6      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y6      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y7      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.141         40.000      37.859     RAMB36_X0Y7      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X31Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.770         20.000      19.230     SLICE_X30Y52     box/separate/your_instance_name/U0/i_synth/i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]_srl12/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X13Y37     xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_39_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y20      xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_46_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X35Y61     box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].divisor_gen.divisor_dc1.del_divisor_msbs/opt_has_pipe.first_q_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.964ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.964ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.341ns (5.132%)  route 6.304ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 9.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.304     6.245    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/ce_w2c
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.201     9.297    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/aclk
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.346     9.643    
                         clock uncertainty           -0.074     9.569    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     9.209    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.209    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.964    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.172ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.491    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.341    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.172    

Slack (MET) :             3.205ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.341ns (5.217%)  route 6.195ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.195     6.136    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.122     9.218    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/C
                         clock pessimism              0.346     9.564    
                         clock uncertainty           -0.074     9.490    
    SLICE_X9Y123         FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  3.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X29Y108        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/Q
                         net (fo=1, routed)           0.124    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[9]
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.839    -0.834    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism              0.275    -0.559    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.450    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X13Y106        FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.357    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[4]
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X14Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.477    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X32Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=2, routed)           0.100    -0.361    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[2]
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.585    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.483    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.483    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.410%)  route 0.071ns (27.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.652    -0.512    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/CLK
    SLICE_X13Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/Q
                         net (fo=6, routed)           0.071    -0.300    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw_re[1]
    SLICE_X12Y150        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br_i_1__1/O
                         net (fo=1, routed)           0.000    -0.255    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[3]
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.927    -0.746    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/C
                         clock pessimism              0.247    -0.499    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.121    -0.378    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X14Y144        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/Q
                         net (fo=1, routed)           0.097    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[8]
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.579    
    SLICE_X12Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.462    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.097%)  route 0.102ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.554    -0.610    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X36Y122        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/Q
                         net (fo=1, routed)           0.102    -0.367    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16][1]
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.822    -0.851    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.254    -0.597    
    SLICE_X34Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.495    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X14Y136        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.338    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.835    -0.838    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.584    
    SLICE_X12Y135        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.469    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X31Y135        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.419    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[5]
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.252    -0.590    
    SLICE_X30Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.550    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X35Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.350    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[4]
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.252    -0.590    
    SLICE_X34Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.481    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.530%)  route 0.127ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.559    -0.605    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X9Y127         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/Q
                         net (fo=2, routed)           0.127    -0.337    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/gated_incr_regs[7].ff[1]
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.828    -0.845    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.275    -0.570    
    SLICE_X10Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.468    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB18_X0Y46     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB18_X0Y46     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18_36x512/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y47     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y47     audio_stuff/filter_bram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y45     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X0Y45     fft_amplitude_buffer/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   clocker/inst/clkout2_buf/I
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y56      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y44      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult3_preadder_d_minus_a.mult3/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.590         10.000      8.410      DSP48_X0Y48      audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X10Y125    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_2_2/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y125     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_6_6/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X6Y122     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_1_1/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y123     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_255_3_3/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y137     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_0_0/SP/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.050         5.000       3.950      SLICE_X8Y137     audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/dist_ram.first_quarter_table_reg_0_63_1_1/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_manager_1
  To Clock:  clkfbout_clk_manager_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_manager_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y18   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        7.278ns  (logic 0.438ns (6.018%)  route 6.840ns (93.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 39.242 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.333    37.040    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.146    39.242    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.462    
                         clock uncertainty           -0.215    39.248    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.664    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                         -37.040    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.998ns  (logic 0.438ns (6.259%)  route 6.560ns (93.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.053    36.760    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.215    39.242    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.658    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -36.760    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.826ns  (logic 0.438ns (6.417%)  route 6.388ns (93.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 39.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.672    36.588    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.154    39.250    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.470    
                         clock uncertainty           -0.215    39.256    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.672    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -36.588    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.438ns (6.520%)  route 6.280ns (93.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.773    36.480    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.145    39.241    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.461    
                         clock uncertainty           -0.215    39.247    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.663    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -36.480    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.727ns  (logic 0.438ns (6.511%)  route 6.289ns (93.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 39.306 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.782    36.489    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.210    39.306    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.526    
                         clock uncertainty           -0.215    39.312    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.728    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -36.489    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.879ns  (logic 0.535ns (7.778%)  route 6.344ns (92.222%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.501    36.310    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y127        LUT5 (Prop_lut5_I1_O)        0.097    36.407 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.235    36.642    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.215    39.242    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.894    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.894    
                         arrival time                         -36.642    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.675ns  (logic 0.438ns (6.562%)  route 6.237ns (93.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.678ns = ( 39.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X13Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[4]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.729    36.436    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.226    39.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.542    
                         clock uncertainty           -0.215    39.328    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.744    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.900ns  (logic 0.535ns (7.753%)  route 6.365ns (92.247%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 39.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X13Y42         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[15]/Q
                         net (fo=5, routed)           0.378    30.482    box/edge_detection/image_memory_read_addr[15]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.579 f  box/edge_detection/frame_buffer_1_i_4/O
                         net (fo=69, routed)          5.452    36.030    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[12]
    SLICE_X78Y138        LUT5 (Prop_lut5_I2_O)        0.097    36.127 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.536    36.663    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.227    39.323    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.543    
                         clock uncertainty           -0.215    39.329    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.981    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                         -36.663    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.655ns  (logic 0.438ns (6.582%)  route 6.217ns (93.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 39.315 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.500    36.416    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.219    39.315    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.535    
                         clock uncertainty           -0.215    39.321    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.737    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.737    
                         arrival time                         -36.416    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.871ns  (logic 0.535ns (7.786%)  route 6.336ns (92.214%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.495    36.303    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y122        LUT5 (Prop_lut5_I1_O)        0.097    36.400 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.234    36.634    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/enb_array[35]
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.209    39.305    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.525    
                         clock uncertainty           -0.215    39.311    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.963    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.963    
                         arrival time                         -36.634    
  -------------------------------------------------------------------
                         slack                                  2.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.375%)  route 0.547ns (74.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.547     0.085    sd_read_write/sd_addr[10]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.130 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.130    sd_read_write/cmd_out[27]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.287%)  route 0.550ns (74.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.550     0.087    sd_read_write/sd_addr[19]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.132 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.132    sd_read_write/cmd_out[36]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.233%)  route 0.551ns (74.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y108        FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.551     0.089    sd_read_write/sd_addr[15]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.134 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.134    sd_read_write/cmd_out[32]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.173%)  route 0.553ns (74.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.553     0.091    sd_read_write/sd_addr[8]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.136 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.136    sd_read_write/cmd_out[25]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.281%)  route 0.580ns (75.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.580     0.119    sd_read_write/sd_addr[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.164 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[18]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.120     0.049    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.564     0.101    sd_read_write/sd_addr[16]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.146    sd_read_write/cmd_out[33]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.091     0.020    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.775%)  route 0.565ns (75.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.560    -0.604    audio_stuff/clk_out2
    SLICE_X44Y110        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.565     0.102    sd_read_write/sd_addr[21]
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.830    -0.843    sd_read_write/clk_out1
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.092     0.020    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.783%)  route 0.596ns (76.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y106        FDRE                                         r  audio_stuff/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.596     0.135    sd_read_write/sd_addr[4]
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[21]
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     0.049    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.585%)  route 0.571ns (75.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[18]/Q
                         net (fo=2, routed)           0.571     0.108    sd_read_write/sd_addr[9]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  sd_read_write/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.153    sd_read_write/cmd_out[26]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.091     0.020    sd_read_write/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.656%)  route 0.600ns (76.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.600     0.139    sd_read_write/sd_addr[0]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.184 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[17]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.121     0.050    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack       28.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[4]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[6]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 2.076ns (19.209%)  route 8.731ns (80.791%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.589    10.631    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.416    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.416    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                 28.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.772%)  route 0.058ns (31.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.411    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.025    -0.465    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.050    -0.381    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[8]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[8]
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.095    -0.488    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.091    -0.397    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.349    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.071    -0.416    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[8]
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.838    -0.835    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.075    -0.412    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.353    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[2]
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.063    -0.422    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/p_1_out[3]
    SLICE_X37Y58         LUT1 (Prop_lut1_I0_O)        0.045    -0.301 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[0]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.301    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[0]
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.095    -0.464    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092    -0.372    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.570    -0.594    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.375    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[9]
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.841    -0.832    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.095    -0.500    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.053    -0.447    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.566    -0.598    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[2]
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.070    -0.417    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.628%)  route 0.064ns (20.372%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.568    -0.596    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.391    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[1]_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.281 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.281    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]_1[2]
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.134    -0.355    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.323%)  route 0.114ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.342    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[3]
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.837    -0.836    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.070    -0.420    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        1.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.624ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        7.278ns  (logic 0.438ns (6.018%)  route 6.840ns (93.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 39.242 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.333    37.040    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.146    39.242    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.462    
                         clock uncertainty           -0.215    39.248    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.664    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.664    
                         arrival time                         -37.040    
  -------------------------------------------------------------------
                         slack                                  1.624    

Slack (MET) :             1.898ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.998ns  (logic 0.438ns (6.259%)  route 6.560ns (93.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.053    36.760    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.215    39.242    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.658    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.658    
                         arrival time                         -36.760    
  -------------------------------------------------------------------
                         slack                                  1.898    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.826ns  (logic 0.438ns (6.417%)  route 6.388ns (93.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 39.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.672    36.588    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.154    39.250    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.470    
                         clock uncertainty           -0.215    39.256    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.672    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.672    
                         arrival time                         -36.588    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.438ns (6.520%)  route 6.280ns (93.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.773    36.480    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.145    39.241    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.461    
                         clock uncertainty           -0.215    39.247    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.663    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.663    
                         arrival time                         -36.480    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.239ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.727ns  (logic 0.438ns (6.511%)  route 6.289ns (93.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 39.306 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.782    36.489    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.210    39.306    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.526    
                         clock uncertainty           -0.215    39.312    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.728    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.728    
                         arrival time                         -36.489    
  -------------------------------------------------------------------
                         slack                                  2.239    

Slack (MET) :             2.252ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.879ns  (logic 0.535ns (7.778%)  route 6.344ns (92.222%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.501    36.310    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y127        LUT5 (Prop_lut5_I1_O)        0.097    36.407 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.235    36.642    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.215    39.242    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.894    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.894    
                         arrival time                         -36.642    
  -------------------------------------------------------------------
                         slack                                  2.252    

Slack (MET) :             2.307ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.675ns  (logic 0.438ns (6.562%)  route 6.237ns (93.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.678ns = ( 39.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X13Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[4]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.729    36.436    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.226    39.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.542    
                         clock uncertainty           -0.215    39.328    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.744    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.744    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                  2.307    

Slack (MET) :             2.318ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.900ns  (logic 0.535ns (7.753%)  route 6.365ns (92.247%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 39.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X13Y42         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[15]/Q
                         net (fo=5, routed)           0.378    30.482    box/edge_detection/image_memory_read_addr[15]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.579 f  box/edge_detection/frame_buffer_1_i_4/O
                         net (fo=69, routed)          5.452    36.030    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[12]
    SLICE_X78Y138        LUT5 (Prop_lut5_I2_O)        0.097    36.127 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.536    36.663    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.227    39.323    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.543    
                         clock uncertainty           -0.215    39.329    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.981    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.981    
                         arrival time                         -36.663    
  -------------------------------------------------------------------
                         slack                                  2.318    

Slack (MET) :             2.320ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.655ns  (logic 0.438ns (6.582%)  route 6.217ns (93.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 39.315 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.500    36.416    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.219    39.315    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.535    
                         clock uncertainty           -0.215    39.321    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.737    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.737    
                         arrival time                         -36.416    
  -------------------------------------------------------------------
                         slack                                  2.320    

Slack (MET) :             2.329ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.871ns  (logic 0.535ns (7.786%)  route 6.336ns (92.214%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.495    36.303    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y122        LUT5 (Prop_lut5_I1_O)        0.097    36.400 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.234    36.634    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/enb_array[35]
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.209    39.305    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.525    
                         clock uncertainty           -0.215    39.311    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.963    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.963    
                         arrival time                         -36.634    
  -------------------------------------------------------------------
                         slack                                  2.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.375%)  route 0.547ns (74.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.547     0.085    sd_read_write/sd_addr[10]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.130 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.130    sd_read_write/cmd_out[27]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.287%)  route 0.550ns (74.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.550     0.087    sd_read_write/sd_addr[19]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.132 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.132    sd_read_write/cmd_out[36]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.233%)  route 0.551ns (74.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y108        FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.551     0.089    sd_read_write/sd_addr[15]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.134 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.134    sd_read_write/cmd_out[32]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.173%)  route 0.553ns (74.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.553     0.091    sd_read_write/sd_addr[8]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.136 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.136    sd_read_write/cmd_out[25]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.021    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.281%)  route 0.580ns (75.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.580     0.119    sd_read_write/sd_addr[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.164 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[18]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.120     0.049    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.564     0.101    sd_read_write/sd_addr[16]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.146    sd_read_write/cmd_out[33]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.091     0.020    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.775%)  route 0.565ns (75.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.560    -0.604    audio_stuff/clk_out2
    SLICE_X44Y110        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.565     0.102    sd_read_write/sd_addr[21]
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.830    -0.843    sd_read_write/clk_out1
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.215    -0.072    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.092     0.020    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.783%)  route 0.596ns (76.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y106        FDRE                                         r  audio_stuff/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.596     0.135    sd_read_write/sd_addr[4]
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[21]
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     0.049    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.049    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.585%)  route 0.571ns (75.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[18]/Q
                         net (fo=2, routed)           0.571     0.108    sd_read_write/sd_addr[9]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  sd_read_write/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.153    sd_read_write/cmd_out[26]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.091     0.020    sd_read_write/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.656%)  route 0.600ns (76.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.600     0.139    sd_read_write/sd_addr[0]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.184 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[17]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.121     0.050    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.050    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.134    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 1.359ns (18.092%)  route 6.152ns (81.908%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.662     6.711    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.097     6.808 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.335     7.143    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.215     9.244    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.039     9.205    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.359ns (18.162%)  route 6.124ns (81.838%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.641     6.680    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.777 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.337     7.114    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.215     9.244    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.049     9.195    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.363ns (17.962%)  route 6.225ns (82.038%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          1.080     7.119    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.101     7.220 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.220    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.400ns (18.721%)  route 6.078ns (81.279%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.994     6.997    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.113     7.110 r  box/edge_detection/bw_pixel0[3]_i_2/O
                         net (fo=1, routed)           0.000     7.110    box/edge_detection/bw_pixel0[3]_i_2_n_0
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.398ns (18.821%)  route 6.030ns (81.179%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.946     6.948    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.111     7.059 r  box/edge_detection/bw_pixel5[3]_i_2/O
                         net (fo=1, routed)           0.000     7.059    box/edge_detection/bw_pixel5[3]_i_2_n_0
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel5_reg[3]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 1.400ns (18.949%)  route 5.988ns (81.051%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.904     6.907    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.020 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.020    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.215     9.243    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.064     9.307    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.359ns (18.475%)  route 5.997ns (81.525%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.842     6.890    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.987    box/edge_detection/bw_pixel2[1]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.030     9.276    box/edge_detection/bw_pixel2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 1.375ns (18.636%)  route 6.003ns (81.364%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.857     6.897    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.010 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.010    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.143     9.239    box/edge_detection/clk_out2
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.459    
                         clock uncertainty           -0.215     9.245    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.064     9.309    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.374ns (18.540%)  route 6.037ns (81.460%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.891     6.930    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.112     7.042 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.042    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X46Y59         FDRE (Setup_fdre_C_D)        0.098     9.344    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.399ns (18.952%)  route 5.983ns (81.048%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.899     6.901    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.112     7.013 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.013    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.215     9.243    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.098     9.341    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_64_127_0_2/DIB
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    audio_stuff/myfifo/fifo_reg_64_127_0_2/WCLK
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X38Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.085    audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.715%)  route 0.703ns (83.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[0]/Q
                         net (fo=8, routed)           0.703     0.241    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIA
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.079    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.698%)  route 0.703ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIA
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.077    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.654%)  route 0.706ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.706     0.244    audio_stuff/myfifo/fifo_reg_0_63_0_2/DIB
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_0_63_0_2/WCLK
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X38Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.078    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 up/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_up/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.203%)  route 0.634ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    up/clk_out1
    SLICE_X31Y89         FDRE                                         r  up/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  up/clean_reg/Q
                         net (fo=3, routed)           0.634     0.179    julian_color/pulse_up/btn_up
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    julian_color/pulse_up/clk_out2
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.071     0.010    julian_color/pulse_up/lev_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.128ns (16.134%)  route 0.665ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.665     0.191    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.021    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.128ns (16.079%)  route 0.668ns (83.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.668     0.194    audio_stuff/myfifo/fifo_reg_448_511_6_6/D
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_448_511_6_6/WCLK
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.020    audio_stuff/myfifo/fifo_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.494%)  route 0.714ns (83.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y104        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.714     0.253    audio_stuff/myfifo/fifo_reg_0_63_7_7/D
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.075    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.409%)  route 0.718ns (83.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.718     0.257    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.078    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.753%)  route 0.685ns (84.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.685     0.210    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIB
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.022    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 1.359ns (18.092%)  route 6.152ns (81.908%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.662     6.711    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.097     6.808 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.335     7.143    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.211     9.247    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.039     9.208    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.359ns (18.162%)  route 6.124ns (81.838%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.641     6.680    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.777 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.337     7.114    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.211     9.247    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.049     9.198    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.363ns (17.962%)  route 6.225ns (82.038%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          1.080     7.119    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.101     7.220 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.220    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.064     9.313    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.400ns (18.721%)  route 6.078ns (81.279%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.994     6.997    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.113     7.110 r  box/edge_detection/bw_pixel0[3]_i_2/O
                         net (fo=1, routed)           0.000     7.110    box/edge_detection/bw_pixel0[3]_i_2_n_0
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.064     9.313    box/edge_detection/bw_pixel0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.398ns (18.821%)  route 6.030ns (81.179%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.946     6.948    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.111     7.059 r  box/edge_detection/bw_pixel5[3]_i_2/O
                         net (fo=1, routed)           0.000     7.059    box/edge_detection/bw_pixel5[3]_i_2_n_0
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.064     9.313    box/edge_detection/bw_pixel5_reg[3]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 1.400ns (18.949%)  route 5.988ns (81.051%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.904     6.907    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.020 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.020    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.211     9.246    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.359ns (18.475%)  route 5.997ns (81.525%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.842     6.890    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.987    box/edge_detection/bw_pixel2[1]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.030     9.279    box/edge_detection/bw_pixel2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 1.375ns (18.636%)  route 6.003ns (81.364%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.857     6.897    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.010 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.010    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.143     9.239    box/edge_detection/clk_out2
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.459    
                         clock uncertainty           -0.211     9.248    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.064     9.312    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.374ns (18.540%)  route 6.037ns (81.460%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.891     6.930    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.112     7.042 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.042    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X46Y59         FDRE (Setup_fdre_C_D)        0.098     9.347    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.399ns (18.952%)  route 5.983ns (81.048%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.899     6.901    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.112     7.013 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.013    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.211     9.246    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.098     9.344    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_64_127_0_2/DIB
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    audio_stuff/myfifo/fifo_reg_64_127_0_2/WCLK
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.064    
    SLICE_X38Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.082    audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.715%)  route 0.703ns (83.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[0]/Q
                         net (fo=8, routed)           0.703     0.241    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIA
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.075    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.698%)  route 0.703ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIA
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.073    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.654%)  route 0.706ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.706     0.244    audio_stuff/myfifo/fifo_reg_0_63_0_2/DIB
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_0_63_0_2/WCLK
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X38Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.074    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 up/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_up/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.203%)  route 0.634ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    up/clk_out1
    SLICE_X31Y89         FDRE                                         r  up/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  up/clean_reg/Q
                         net (fo=3, routed)           0.634     0.179    julian_color/pulse_up/btn_up
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    julian_color/pulse_up/clk_out2
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.064    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.071     0.007    julian_color/pulse_up/lev_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.128ns (16.134%)  route 0.665ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.665     0.191    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.017    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.128ns (16.079%)  route 0.668ns (83.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.668     0.194    audio_stuff/myfifo/fifo_reg_448_511_6_6/D
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_448_511_6_6/WCLK
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.016    audio_stuff/myfifo/fifo_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.494%)  route 0.714ns (83.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y104        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.714     0.253    audio_stuff/myfifo/fifo_reg_0_63_7_7/D
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.071    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.409%)  route 0.718ns (83.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.718     0.257    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.074    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.753%)  route 0.685ns (84.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.685     0.210    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIB
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.018    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.192    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out2_clk_manager

Setup :            0  Failing Endpoints,  Worst Slack        2.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.341ns (5.132%)  route 6.304ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 9.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.304     6.245    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/ce_w2c
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.201     9.297    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/aclk
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.346     9.643    
                         clock uncertainty           -0.074     9.568    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     9.208    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager rise@10.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.341ns (5.217%)  route 6.195ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.195     6.136    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.122     9.218    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/C
                         clock pessimism              0.346     9.564    
                         clock uncertainty           -0.074     9.489    
    SLICE_X9Y123         FDRE (Setup_fdre_C_CE)      -0.150     9.339    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X29Y108        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/Q
                         net (fo=1, routed)           0.124    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[9]
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.839    -0.834    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.376    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X13Y106        FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.357    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[4]
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X14Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.403    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X32Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=2, routed)           0.100    -0.361    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[2]
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.409    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.410%)  route 0.071ns (27.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.652    -0.512    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/CLK
    SLICE_X13Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/Q
                         net (fo=6, routed)           0.071    -0.300    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw_re[1]
    SLICE_X12Y150        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br_i_1__1/O
                         net (fo=1, routed)           0.000    -0.255    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[3]
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.927    -0.746    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/C
                         clock pessimism              0.247    -0.499    
                         clock uncertainty            0.074    -0.424    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.121    -0.303    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X14Y144        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/Q
                         net (fo=1, routed)           0.097    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[8]
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.388    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.097%)  route 0.102ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.554    -0.610    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X36Y122        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/Q
                         net (fo=1, routed)           0.102    -0.367    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16][1]
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.822    -0.851    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X34Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.421    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X14Y136        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.338    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.835    -0.838    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X12Y135        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.395    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X31Y135        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.419    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[5]
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X30Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.476    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X35Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.350    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[4]
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X34Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.407    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.530%)  route 0.127ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.559    -0.605    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X9Y127         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/Q
                         net (fo=2, routed)           0.127    -0.337    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/gated_incr_regs[7].ff[1]
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.828    -0.845    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X10Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.394    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack       28.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.533ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.894ns  (logic 2.076ns (19.057%)  route 8.818ns (80.943%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.667    10.718    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_R)       -0.314    39.251    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.251    
                         arrival time                         -10.718    
  -------------------------------------------------------------------
                         slack                                 28.533    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[4]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[4]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.645ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.783ns  (logic 2.076ns (19.252%)  route 8.707ns (80.748%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.846     8.954    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I4_O)        0.097     9.051 r  box/separate/bram_write[2]_i_1__1/O
                         net (fo=22, routed)          1.556    10.607    box/separate/bram_write[2]_i_1__1_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[6]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_R)       -0.314    39.252    box/separate/edge_addr_write_reg[6]
  -------------------------------------------------------------------
                         required time                         39.252    
                         arrival time                         -10.607    
  -------------------------------------------------------------------
                         slack                                 28.645    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[1]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[1]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[2]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[2]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.662ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.929ns  (logic 2.076ns (18.996%)  route 8.853ns (81.004%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.640ns = ( 39.360 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.711    10.753    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.265    39.360    box/separate/clk_out1
    SLICE_X22Y35         FDRE                                         r  box/separate/edge_addr_write_reg[5]/C
                         clock pessimism              0.299    39.659    
                         clock uncertainty           -0.095    39.565    
    SLICE_X22Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.415    box/separate/edge_addr_write_reg[5]
  -------------------------------------------------------------------
                         required time                         39.415    
                         arrival time                         -10.753    
  -------------------------------------------------------------------
                         slack                                 28.662    

Slack (MET) :             28.785ns  (required time - arrival time)
  Source:                 xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/edge_addr_write_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 2.076ns (19.209%)  route 8.731ns (80.791%))
  Logic Levels:           7  (LUT3=2 LUT6=3 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.639ns = ( 39.361 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.176ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.441    -0.176    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_CASCADEOUTB)
                                                      0.811     0.635 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CASCADEOUTB
                         net (fo=1, routed)           0.065     0.700    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/CASCADEINB
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CASCADEINB_DOBDO[0])
                                                      0.343     1.043 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/DOBDO[0]
                         net (fo=1, routed)           2.669     3.712    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9[0]
    SLICE_X9Y35          LUT6 (Prop_lut6_I5_O)        0.097     3.809 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     3.809    xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0_i_1_n_0
    SLICE_X9Y35          MUXF7 (Prop_muxf7_I0_O)      0.163     3.972 r  xy_edge/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0]_INST_0/O
                         net (fo=39, routed)          2.448     6.420    box/separate/bbstub_doutb[2][0]
    SLICE_X27Y49         LUT3 (Prop_lut3_I2_O)        0.229     6.649 f  box/separate/addr_start[18]_i_2/O
                         net (fo=7, routed)           0.236     6.886    box/separate/addr_start[18]_i_2_n_0
    SLICE_X26Y48         LUT6 (Prop_lut6_I0_O)        0.239     7.125 r  box/separate/addr_start[18]_i_1__0/O
                         net (fo=20, routed)          0.887     8.011    box/separate/addr_start[18]_i_1__0_n_0
    SLICE_X29Y45         LUT3 (Prop_lut3_I0_O)        0.097     8.108 r  box/separate/addr_curr[18]_i_1/O
                         net (fo=21, routed)          0.837     8.945    box/separate/addr_curr
    SLICE_X30Y41         LUT6 (Prop_lut6_I0_O)        0.097     9.042 r  box/separate/bram_write[2]_i_2__0/O
                         net (fo=22, routed)          1.589    10.631    box/separate/bram_write[2]_i_2__0_n_0
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.266    39.361    box/separate/clk_out1
    SLICE_X19Y35         FDRE                                         r  box/separate/edge_addr_write_reg[3]/C
                         clock pessimism              0.299    39.660    
                         clock uncertainty           -0.095    39.566    
    SLICE_X19Y35         FDRE (Setup_fdre_C_CE)      -0.150    39.416    box/separate/edge_addr_write_reg[3]
  -------------------------------------------------------------------
                         required time                         39.416    
                         arrival time                         -10.631    
  -------------------------------------------------------------------
                         slack                                 28.785    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.186ns  (logic 0.128ns (68.772%)  route 0.058ns (31.228%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.469 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.058    -0.411    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]_0[1]
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/aclk
    SLICE_X40Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.250    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X40Y58         FDRE (Hold_fdre_C_D)         0.025    -0.465    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.411    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.209ns (80.693%)  route 0.050ns (19.307%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164    -0.431 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.050    -0.381    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/quot_o[11]_11[8]
    SLICE_X31Y60         LUT1 (Prop_lut1_I0_O)        0.045    -0.336 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.336    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[8]
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X31Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.095    -0.488    
    SLICE_X31Y60         FDRE (Hold_fdre_C_D)         0.091    -0.397    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.775%)  route 0.107ns (43.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.107    -0.349    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]_0[1]
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/aclk
    SLICE_X41Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X41Y58         FDRE (Hold_fdre_C_D)         0.071    -0.416    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[9].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.761%)  route 0.112ns (44.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[10].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[7]/Q
                         net (fo=1, routed)           0.112    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/D[8]
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.838    -0.835    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y62         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]/C
                         clock pessimism              0.254    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X32Y62         FDRE (Hold_fdre_C_D)         0.075    -0.412    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[8]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.260%)  route 0.101ns (41.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=1, routed)           0.101    -0.353    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[2]
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X30Y60         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.095    -0.485    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.063    -0.422    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.724%)  route 0.111ns (37.276%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X39Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.456 f  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[11].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[3]/Q
                         net (fo=1, routed)           0.111    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/p_1_out[3]
    SLICE_X37Y58         LUT1 (Prop_lut1_I0_O)        0.045    -0.301 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/opt_has_pipe.first_q[0]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.301    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/D[0]
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.840    -0.833    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/aclk
    SLICE_X37Y58         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.275    -0.558    
                         clock uncertainty            0.095    -0.464    
    SLICE_X37Y58         FDRE (Hold_fdre_C_D)         0.092    -0.372    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/reg_quot_out.reg_quot/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.935%)  route 0.055ns (25.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.570    -0.594    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.430 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.055    -0.375    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[10]_0[9]
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.841    -0.832    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/aclk
    SLICE_X30Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.238    -0.594    
                         clock uncertainty            0.095    -0.500    
    SLICE_X30Y59         FDRE (Hold_fdre_C_D)         0.053    -0.447    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.375    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.362%)  route 0.114ns (44.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.566    -0.598    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[7].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.344    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[3]_1[2]
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/aclk
    SLICE_X39Y59         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.253    -0.581    
                         clock uncertainty            0.095    -0.487    
    SLICE_X39Y59         FDRE (Hold_fdre_C_D)         0.070    -0.417    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[8].num_stages.numerator_gen.del_numer/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.251ns (79.628%)  route 0.064ns (20.372%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.568    -0.596    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X35Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[1]/Q
                         net (fo=2, routed)           0.064    -0.391    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/first_q[1]
    SLICE_X34Y61         LUT3 (Prop_lut3_I0_O)        0.045    -0.346 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[0].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    -0.346    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/opt_has_pipe.first_q_reg[1]_0
    SLICE_X34Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.281 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_simple_model.carrymux0_CARRY4/O[2]
                         net (fo=1, routed)           0.000    -0.281    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]_1[2]
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.839    -0.834    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/aclk
    SLICE_X34Y61         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]/C
                         clock pessimism              0.251    -0.583    
                         clock uncertainty            0.095    -0.489    
    SLICE_X34Y61         FDRE (Hold_fdre_C_D)         0.134    -0.355    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[1].adder_gen.reg_req.adsu_mod/add1/no_pipelining.the_addsub/i_q_simple.qreg/opt_has_pipe.first_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.323%)  route 0.114ns (44.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.567    -0.597    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X33Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[5].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[2]/Q
                         net (fo=1, routed)           0.114    -0.342    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[4]_0[3]
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.837    -0.836    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/aclk
    SLICE_X32Y63         FDRE                                         r  box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]/C
                         clock pessimism              0.252    -0.584    
                         clock uncertainty            0.095    -0.490    
    SLICE_X32Y63         FDRE (Hold_fdre_C_D)         0.070    -0.420    box/separate/your_instance_name/U0/i_synth/i_nonzero_fract.i_synth/i_algo_r2_or_lutmult.i_nonzero_fract.i_sdivider/i_sdivider.divider_blk/div_loop[6].quot_gen.quot_reg.i_div1.quot_out/opt_has_pipe.first_q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.420    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        7.278ns  (logic 0.438ns (6.018%)  route 6.840ns (93.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 39.242 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.333    37.040    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.146    39.242    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.462    
                         clock uncertainty           -0.211    39.251    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.667    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                         -37.040    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.998ns  (logic 0.438ns (6.259%)  route 6.560ns (93.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.053    36.760    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.211    39.245    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.661    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -36.760    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.826ns  (logic 0.438ns (6.417%)  route 6.388ns (93.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 39.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.672    36.588    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.154    39.250    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.470    
                         clock uncertainty           -0.211    39.259    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.675    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -36.588    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.438ns (6.520%)  route 6.280ns (93.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.773    36.480    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.145    39.241    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.461    
                         clock uncertainty           -0.211    39.250    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.666    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -36.480    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.727ns  (logic 0.438ns (6.511%)  route 6.289ns (93.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 39.306 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.782    36.489    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.210    39.306    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.526    
                         clock uncertainty           -0.211    39.315    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.731    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                         -36.489    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.879ns  (logic 0.535ns (7.778%)  route 6.344ns (92.222%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.501    36.310    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y127        LUT5 (Prop_lut5_I1_O)        0.097    36.407 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.235    36.642    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.211    39.245    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.897    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -36.642    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.675ns  (logic 0.438ns (6.562%)  route 6.237ns (93.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.678ns = ( 39.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X13Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[4]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.729    36.436    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.226    39.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.542    
                         clock uncertainty           -0.211    39.331    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.747    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.900ns  (logic 0.535ns (7.753%)  route 6.365ns (92.247%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 39.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X13Y42         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[15]/Q
                         net (fo=5, routed)           0.378    30.482    box/edge_detection/image_memory_read_addr[15]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.579 f  box/edge_detection/frame_buffer_1_i_4/O
                         net (fo=69, routed)          5.452    36.030    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[12]
    SLICE_X78Y138        LUT5 (Prop_lut5_I2_O)        0.097    36.127 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.536    36.663    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.227    39.323    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.543    
                         clock uncertainty           -0.211    39.332    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.984    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                         -36.663    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.655ns  (logic 0.438ns (6.582%)  route 6.217ns (93.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 39.315 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.500    36.416    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.219    39.315    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.535    
                         clock uncertainty           -0.211    39.324    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.740    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                         -36.416    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager rise@30.000ns)
  Data Path Delay:        6.871ns  (logic 0.535ns (7.786%)  route 6.336ns (92.214%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.495    36.303    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y122        LUT5 (Prop_lut5_I1_O)        0.097    36.400 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.234    36.634    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/enb_array[35]
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.209    39.305    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.525    
                         clock uncertainty           -0.211    39.314    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.966    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                         -36.634    
  -------------------------------------------------------------------
                         slack                                  2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.375%)  route 0.547ns (74.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.547     0.085    sd_read_write/sd_addr[10]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.130 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.130    sd_read_write/cmd_out[27]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.287%)  route 0.550ns (74.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.550     0.087    sd_read_write/sd_addr[19]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.132 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.132    sd_read_write/cmd_out[36]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.233%)  route 0.551ns (74.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y108        FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.551     0.089    sd_read_write/sd_addr[15]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.134 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.134    sd_read_write/cmd_out[32]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.173%)  route 0.553ns (74.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.553     0.091    sd_read_write/sd_addr[8]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.136 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.136    sd_read_write/cmd_out[25]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.281%)  route 0.580ns (75.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.580     0.119    sd_read_write/sd_addr[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.164 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[18]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.120     0.045    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.564     0.101    sd_read_write/sd_addr[16]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.146    sd_read_write/cmd_out[33]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.091     0.016    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.775%)  route 0.565ns (75.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.560    -0.604    audio_stuff/clk_out2
    SLICE_X44Y110        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.565     0.102    sd_read_write/sd_addr[21]
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.830    -0.843    sd_read_write/clk_out1
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.211    -0.076    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.092     0.016    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.783%)  route 0.596ns (76.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y106        FDRE                                         r  audio_stuff/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.596     0.135    sd_read_write/sd_addr[4]
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[21]
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     0.045    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.585%)  route 0.571ns (75.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[18]/Q
                         net (fo=2, routed)           0.571     0.108    sd_read_write/sd_addr[9]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  sd_read_write/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.153    sd_read_write/cmd_out[26]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.091     0.016    sd_read_write/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.656%)  route 0.600ns (76.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.600     0.139    sd_read_write/sd_addr[0]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.184 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[17]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.121     0.046    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager_1
  To Clock:  clk_out1_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        1.627ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.112ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.627ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        7.278ns  (logic 0.438ns (6.018%)  route 6.840ns (93.982%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.758ns = ( 39.242 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.333    37.040    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.146    39.242    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/clkb
    RAMB36_X1Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.462    
                         clock uncertainty           -0.211    39.251    
    RAMB36_X1Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.667    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.667    
                         arrival time                         -37.040    
  -------------------------------------------------------------------
                         slack                                  1.627    

Slack (MET) :             1.901ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.998ns  (logic 0.438ns (6.259%)  route 6.560ns (93.741%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          6.053    36.760    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.211    39.245    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.661    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.661    
                         arrival time                         -36.760    
  -------------------------------------------------------------------
                         slack                                  1.901    

Slack (MET) :             2.087ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.826ns  (logic 0.438ns (6.417%)  route 6.388ns (93.583%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.750ns = ( 39.250 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.672    36.588    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.154    39.250    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clkb
    RAMB36_X1Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.470    
                         clock uncertainty           -0.211    39.259    
    RAMB36_X1Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.675    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.675    
                         arrival time                         -36.588    
  -------------------------------------------------------------------
                         slack                                  2.087    

Slack (MET) :             2.186ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.718ns  (logic 0.438ns (6.520%)  route 6.280ns (93.480%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.301ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.759ns = ( 39.241 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.773    36.480    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/addrb[5]
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.145    39.241    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.461    
                         clock uncertainty           -0.211    39.250    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.666    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.666    
                         arrival time                         -36.480    
  -------------------------------------------------------------------
                         slack                                  2.186    

Slack (MET) :             2.242ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.727ns  (logic 0.438ns (6.511%)  route 6.289ns (93.489%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.694ns = ( 39.306 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[5]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[5]
    SLICE_X15Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_14/O
                         net (fo=75, routed)          5.782    36.489    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/addrb[5]
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.210    39.306    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/clkb
    RAMB36_X2Y26         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.526    
                         clock uncertainty           -0.211    39.315    
    RAMB36_X2Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.584    38.731    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.731    
                         arrival time                         -36.489    
  -------------------------------------------------------------------
                         slack                                  2.242    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.879ns  (logic 0.535ns (7.778%)  route 6.344ns (92.222%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.764ns = ( 39.236 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.501    36.310    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/addrb[15]
    SLICE_X62Y127        LUT5 (Prop_lut5_I1_O)        0.097    36.407 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__27/O
                         net (fo=1, routed)           0.235    36.642    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/enb_array[28]
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.140    39.236    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/clkb
    RAMB36_X1Y25         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.456    
                         clock uncertainty           -0.211    39.245    
    RAMB36_X1Y25         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.897    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.897    
                         arrival time                         -36.642    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.675ns  (logic 0.438ns (6.562%)  route 6.237ns (93.438%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.678ns = ( 39.322 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X13Y40         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[4]/Q
                         net (fo=4, routed)           0.507    30.610    box/edge_detection/image_memory_read_addr[4]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.707 r  box/edge_detection/frame_buffer_1_i_15/O
                         net (fo=75, routed)          5.729    36.436    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.226    39.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/clkb
    RAMB36_X3Y28         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.542    
                         clock uncertainty           -0.211    39.331    
    RAMB36_X3Y28         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.584    38.747    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[47].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.747    
                         arrival time                         -36.436    
  -------------------------------------------------------------------
                         slack                                  2.311    

Slack (MET) :             2.321ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.900ns  (logic 0.535ns (7.753%)  route 6.365ns (92.247%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.677ns = ( 39.323 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X13Y42         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[15]/Q
                         net (fo=5, routed)           0.378    30.482    box/edge_detection/image_memory_read_addr[15]
    SLICE_X13Y40         LUT3 (Prop_lut3_I1_O)        0.097    30.579 f  box/edge_detection/frame_buffer_1_i_4/O
                         net (fo=69, routed)          5.452    36.030    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/addrb[12]
    SLICE_X78Y138        LUT5 (Prop_lut5_I2_O)        0.097    36.127 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__11/O
                         net (fo=1, routed)           0.536    36.663    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/enb_array[18]
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.227    39.323    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.543    
                         clock uncertainty           -0.211    39.332    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.984    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.984    
                         arrival time                         -36.663    
  -------------------------------------------------------------------
                         slack                                  2.321    

Slack (MET) :             2.324ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.655ns  (logic 0.438ns (6.582%)  route 6.217ns (93.418%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.685ns = ( 39.315 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.238ns = ( 29.762 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.379    29.762    box/edge_detection/clk_out2
    SLICE_X15Y41         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y41         FDRE (Prop_fdre_C_Q)         0.341    30.103 r  box/edge_detection/pic_memory_addr_reg[7]/Q
                         net (fo=5, routed)           0.717    30.819    box/edge_detection/image_memory_read_addr[7]
    SLICE_X15Y38         LUT3 (Prop_lut3_I1_O)        0.097    30.916 r  box/edge_detection/frame_buffer_1_i_12/O
                         net (fo=75, routed)          5.500    36.416    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addrb[7]
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.219    39.315    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.535    
                         clock uncertainty           -0.211    39.324    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.584    38.740    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.740    
                         arrival time                         -36.416    
  -------------------------------------------------------------------
                         slack                                  2.324    

Slack (MET) :             2.332ns  (required time - arrival time)
  Source:                 box/edge_detection/pic_memory_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_manager_1 rise@40.000ns - clk_out2_clk_manager_1 rise@30.000ns)
  Data Path Delay:        6.871ns  (logic 0.535ns (7.786%)  route 6.336ns (92.214%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.695ns = ( 39.305 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.237ns = ( 29.763 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                     30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    30.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330    31.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974    32.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    27.010 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    28.307    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    28.383 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.380    29.763    box/edge_detection/clk_out2
    SLICE_X15Y43         FDRE                                         r  box/edge_detection/pic_memory_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y43         FDRE (Prop_fdre_C_Q)         0.341    30.104 f  box/edge_detection/pic_memory_addr_reg[18]/Q
                         net (fo=4, routed)           0.607    30.711    box/edge_detection/image_memory_read_addr[18]
    SLICE_X15Y39         LUT3 (Prop_lut3_I1_O)        0.097    30.808 f  box/edge_detection/frame_buffer_1_i_1/O
                         net (fo=69, routed)          5.495    36.303    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/addrb[15]
    SLICE_X72Y122        LUT5 (Prop_lut5_I1_O)        0.097    36.400 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_i_2__59/O
                         net (fo=1, routed)           0.234    36.634    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/enb_array[35]
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    40.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    41.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    42.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390    36.790 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234    38.024    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.072    38.096 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.209    39.305    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/clkb
    RAMB36_X2Y24         RAMB36E1                                     r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.220    39.525    
                         clock uncertainty           -0.211    39.314    
    RAMB36_X2Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.348    38.966    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                         -36.634    
  -------------------------------------------------------------------
                         slack                                  2.332    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.733ns  (logic 0.186ns (25.375%)  route 0.547ns (74.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[19]/Q
                         net (fo=2, routed)           0.547     0.085    sd_read_write/sd_addr[10]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.130 r  sd_read_write/cmd_out[27]_i_1/O
                         net (fo=1, routed)           0.000     0.130    sd_read_write/cmd_out[27]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[27]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.186ns (25.287%)  route 0.550ns (74.713%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[28]/Q
                         net (fo=2, routed)           0.550     0.087    sd_read_write/sd_addr[19]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.132 r  sd_read_write/cmd_out[36]_i_1/O
                         net (fo=1, routed)           0.000     0.132    sd_read_write/cmd_out[36]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[36]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.186ns (25.233%)  route 0.551ns (74.767%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y108        FDRE                                         r  audio_stuff/sd_addr_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[24]/Q
                         net (fo=2, routed)           0.551     0.089    sd_read_write/sd_addr[15]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.134 r  sd_read_write/cmd_out[32]_i_1/O
                         net (fo=1, routed)           0.000     0.134    sd_read_write/cmd_out[32]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[32]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.134    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.739ns  (logic 0.186ns (25.173%)  route 0.553ns (74.827%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[17]/Q
                         net (fo=2, routed)           0.553     0.091    sd_read_write/sd_addr[8]
    SLICE_X45Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.136 r  sd_read_write/cmd_out[25]_i_1/O
                         net (fo=1, routed)           0.000     0.136    sd_read_write/cmd_out[25]
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y107        FDRE                                         r  sd_read_write/cmd_out_reg[25]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y107        FDRE (Hold_fdre_C_D)         0.092     0.017    sd_read_write/cmd_out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.136    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.186ns (24.281%)  route 0.580ns (75.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[10]/Q
                         net (fo=2, routed)           0.580     0.119    sd_read_write/sd_addr[1]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.164 r  sd_read_write/cmd_out[18]_i_1/O
                         net (fo=1, routed)           0.000     0.164    sd_read_write/cmd_out[18]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[18]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.120     0.045    sd_read_write/cmd_out_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.164    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.814%)  route 0.564ns (75.186%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y109        FDRE                                         r  audio_stuff/sd_addr_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[25]/Q
                         net (fo=2, routed)           0.564     0.101    sd_read_write/sd_addr[16]
    SLICE_X45Y109        LUT6 (Prop_lut6_I2_O)        0.045     0.146 r  sd_read_write/cmd_out[33]_i_1/O
                         net (fo=1, routed)           0.000     0.146    sd_read_write/cmd_out[33]
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X45Y109        FDRE                                         r  sd_read_write/cmd_out_reg[33]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X45Y109        FDRE (Hold_fdre_C_D)         0.091     0.016    sd_read_write/cmd_out_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.146    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.775%)  route 0.565ns (75.225%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.560    -0.604    audio_stuff/clk_out2
    SLICE_X44Y110        FDRE                                         r  audio_stuff/sd_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  audio_stuff/sd_addr_reg[30]/Q
                         net (fo=2, routed)           0.565     0.102    sd_read_write/sd_addr[21]
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.045     0.147 r  sd_read_write/cmd_out[38]_i_1/O
                         net (fo=1, routed)           0.000     0.147    sd_read_write/cmd_out[38]
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.830    -0.843    sd_read_write/clk_out1
    SLICE_X45Y110        FDRE                                         r  sd_read_write/cmd_out_reg[38]/C
                         clock pessimism              0.557    -0.287    
                         clock uncertainty            0.211    -0.076    
    SLICE_X45Y110        FDRE (Hold_fdre_C_D)         0.092     0.016    sd_read_write/cmd_out_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.147    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.783%)  route 0.596ns (76.217%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y106        FDRE                                         r  audio_stuff/sd_addr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[13]/Q
                         net (fo=2, routed)           0.596     0.135    sd_read_write/sd_addr[4]
    SLICE_X46Y106        LUT6 (Prop_lut6_I2_O)        0.045     0.180 r  sd_read_write/cmd_out[21]_i_1/O
                         net (fo=1, routed)           0.000     0.180    sd_read_write/cmd_out[21]
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y106        FDRE                                         r  sd_read_write/cmd_out_reg[21]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y106        FDRE (Hold_fdre_C_D)         0.120     0.045    sd_read_write/cmd_out_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.045    
                         arrival time                           0.180    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.757ns  (logic 0.186ns (24.585%)  route 0.571ns (75.415%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/clk_out2
    SLICE_X44Y107        FDRE                                         r  audio_stuff/sd_addr_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y107        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/sd_addr_reg[18]/Q
                         net (fo=2, routed)           0.571     0.108    sd_read_write/sd_addr[9]
    SLICE_X43Y107        LUT6 (Prop_lut6_I2_O)        0.045     0.153 r  sd_read_write/cmd_out[26]_i_1/O
                         net (fo=1, routed)           0.000     0.153    sd_read_write/cmd_out[26]
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X43Y107        FDRE                                         r  sd_read_write/cmd_out_reg[26]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.091     0.016    sd_read_write/cmd_out_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.153    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 audio_stuff/sd_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sd_read_write/cmd_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_manager_1 rise@0.000ns - clk_out2_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.186ns (23.656%)  route 0.600ns (76.344%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/clk_out2
    SLICE_X44Y105        FDRE                                         r  audio_stuff/sd_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/sd_addr_reg[9]/Q
                         net (fo=2, routed)           0.600     0.139    sd_read_write/sd_addr[0]
    SLICE_X46Y105        LUT6 (Prop_lut6_I2_O)        0.045     0.184 r  sd_read_write/cmd_out[17]_i_1/O
                         net (fo=1, routed)           0.000     0.184    sd_read_write/cmd_out[17]
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.831    -0.842    sd_read_write/clk_out1
    SLICE_X46Y105        FDRE                                         r  sd_read_write/cmd_out_reg[17]/C
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.121     0.046    sd_read_write/cmd_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.046    
                         arrival time                           0.184    
  -------------------------------------------------------------------
                         slack                                  0.138    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.062ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.062ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 1.359ns (18.092%)  route 6.152ns (81.908%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.662     6.711    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.097     6.808 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.335     7.143    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.215     9.244    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.039     9.205    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.205    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  2.062    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.359ns (18.162%)  route 6.124ns (81.838%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.641     6.680    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.777 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.337     7.114    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.215     9.244    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.049     9.195    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.195    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.090ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.363ns (17.962%)  route 6.225ns (82.038%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          1.080     7.119    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.101     7.220 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.220    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  2.090    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.400ns (18.721%)  route 6.078ns (81.279%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.994     6.997    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.113     7.110 r  box/edge_detection/bw_pixel0[3]_i_2/O
                         net (fo=1, routed)           0.000     7.110    box/edge_detection/bw_pixel0[3]_i_2_n_0
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.398ns (18.821%)  route 6.030ns (81.179%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.946     6.948    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.111     7.059 r  box/edge_detection/bw_pixel5[3]_i_2/O
                         net (fo=1, routed)           0.000     7.059    box/edge_detection/bw_pixel5[3]_i_2_n_0
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel5_reg[3]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.287ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 1.400ns (18.949%)  route 5.988ns (81.051%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.904     6.907    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.020 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.020    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.215     9.243    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.064     9.307    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.307    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  2.287    

Slack (MET) :             2.288ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.359ns (18.475%)  route 5.997ns (81.525%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.842     6.890    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.987    box/edge_detection/bw_pixel2[1]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.030     9.276    box/edge_detection/bw_pixel2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.276    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  2.288    

Slack (MET) :             2.299ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 1.375ns (18.636%)  route 6.003ns (81.364%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.857     6.897    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.010 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.010    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.143     9.239    box/edge_detection/clk_out2
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.459    
                         clock uncertainty           -0.215     9.245    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.064     9.309    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.309    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.299    

Slack (MET) :             2.301ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.374ns (18.540%)  route 6.037ns (81.460%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.891     6.930    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.112     7.042 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.042    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.215     9.246    
    SLICE_X46Y59         FDRE (Setup_fdre_C_D)        0.098     9.344    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  2.301    

Slack (MET) :             2.327ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.399ns (18.952%)  route 5.983ns (81.048%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.899     6.901    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.112     7.013 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.013    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.215     9.243    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.098     9.341    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.341    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_64_127_0_2/DIB
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    audio_stuff/myfifo/fifo_reg_64_127_0_2/WCLK
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X38Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.085    audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.085    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.715%)  route 0.703ns (83.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[0]/Q
                         net (fo=8, routed)           0.703     0.241    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIA
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.079    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.079    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.698%)  route 0.703ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIA
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.077    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.077    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.654%)  route 0.706ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.706     0.244    audio_stuff/myfifo/fifo_reg_0_63_0_2/DIB
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_0_63_0_2/WCLK
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X38Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.078    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 up/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_up/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.203%)  route 0.634ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    up/clk_out1
    SLICE_X31Y89         FDRE                                         r  up/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  up/clean_reg/Q
                         net (fo=3, routed)           0.634     0.179    julian_color/pulse_up/btn_up
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    julian_color/pulse_up/clk_out2
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.215    -0.061    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.071     0.010    julian_color/pulse_up/lev_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.128ns (16.134%)  route 0.665ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.665     0.191    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.021    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.021    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.128ns (16.079%)  route 0.668ns (83.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.668     0.194    audio_stuff/myfifo/fifo_reg_448_511_6_6/D
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_448_511_6_6/WCLK
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.020    audio_stuff/myfifo/fifo_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.020    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.494%)  route 0.714ns (83.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y104        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.714     0.253    audio_stuff/myfifo/fifo_reg_0_63_7_7/D
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.215    -0.071    
    SLICE_X46Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.075    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.409%)  route 0.718ns (83.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.718     0.257    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.215    -0.068    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.078    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.078    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.753%)  route 0.685ns (84.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.685     0.210    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIB
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.215    -0.070    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.022    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.022    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.188    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_manager
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.963ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.963ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.645ns  (logic 0.341ns (5.132%)  route 6.304ns (94.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 9.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.304     6.245    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/ce_w2c
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CEP
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.201     9.297    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/aclk
    DSP48_X0Y48          DSP48E1                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1/CLK
                         clock pessimism              0.346     9.643    
                         clock uncertainty           -0.074     9.568    
    DSP48_X0Y48          DSP48E1 (Setup_dsp48e1_CLK_CEP)
                                                     -0.360     9.208    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult2_preadder_d_plus_a.mult2/mult/use_prim.appDSP48[0].bppDSP48[0].use_dsp.use_dsp48e1.iDSP48E1
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -6.245    
  -------------------------------------------------------------------
                         slack                                  2.963    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[3]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iAdelx[0].iAdely[0].use_delay_line.Adelay/d1.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[1][2]
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[0].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[1].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[2].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.570ns  (logic 0.341ns (5.191%)  route 6.229ns (94.809%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.781ns = ( 9.219 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.229     6.170    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/ce_w2c
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.123     9.219    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/aclk
    SLICE_X11Y123        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg/C
                         clock pessimism              0.346     9.565    
                         clock uncertainty           -0.074     9.490    
    SLICE_X11Y123        FDRE (Setup_fdre_C_CE)      -0.150     9.340    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.TW/MUX0/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[3].latency1.reg
  -------------------------------------------------------------------
                         required time                          9.340    
                         arrival time                          -6.170    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 0.341ns (5.217%)  route 6.195ns (94.783%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.782ns = ( 9.218 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.400ns
    Clock Pessimism Removal (CPR):    0.346ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.217    -0.400    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/aclk
    SLICE_X37Y121        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y121        FDRE (Prop_fdre_C_Q)         0.341    -0.059 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/gen_ce_non_real_time.ce_predicted_reg/Q
                         net (fo=3445, routed)        6.195     6.136    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/ce_w2c
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.122     9.218    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/aclk
    SLICE_X9Y123         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]/C
                         clock pessimism              0.346     9.564    
                         clock uncertainty           -0.074     9.489    
    SLICE_X9Y123         FDRE (Setup_fdre_C_CE)      -0.150     9.339    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/mult1_preadder_d_plus_a.mult1/mult/use_prim.iBdelx[0].iBdely[0].need_delay_line.Bdelay/dN.std_srl.shift_reg_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.339    
                         arrival time                          -6.136    
  -------------------------------------------------------------------
                         slack                                  3.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.272%)  route 0.124ns (46.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/aclk
    SLICE_X29Y108        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y108        FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/no_bit_reverse.pe_rev_out_im_srl/no_sclr_lut.depth1_shift_ram.without_sclr.Qsr_reg[0]/Q
                         net (fo=1, routed)           0.124    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/wr_data[9]
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.839    -0.834    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/aclk
    SLICE_X14Y108        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16/CLK
                         clock pessimism              0.275    -0.559    
                         clock uncertainty            0.074    -0.485    
    SLICE_X14Y108        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.376    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_out_channel/gen_non_real_time.fifo/fifo0/fifo_1_reg[15][9]_srl16
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.322%)  route 0.097ns (40.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/aclk
    SLICE_X13Y106        FDRE                                         r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_data_in_int/gen_rtl.gen_reg.d_reg_reg[4]/Q
                         net (fo=1, routed)           0.097    -0.357    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_reg.d_reg_reg[4]
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/aclk
    SLICE_X14Y105        SRL16E                                       r  audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X14Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.403    audio_stuff/my_fft/cordic_0/U0/i_synth/i_synth/gen_sqrt.square_root/gen_iterations[7].gen_post_mid.gen_rem/gen_data_int/gen_rtl.gen_dly.gen_shiftreg.delay_bus_reg[2][0]_srl3
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.497%)  route 0.100ns (41.503%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.562    -0.602    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/aclk
    SLICE_X32Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/scaling2bits.scaler_re/scale_mux/four_inputs.use_lut6.no_lut_sclr.four_to_one_mux[10].latency1.reg/Q
                         net (fo=2, routed)           0.100    -0.361    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/Q[2]
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/aclk
    SLICE_X30Y111        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1/CLK
                         clock pessimism              0.254    -0.585    
                         clock uncertainty            0.074    -0.511    
    SLICE_X30Y111        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.409    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/rounding.ROUND_0/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[1].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.186ns (72.410%)  route 0.071ns (27.590%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.512ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.652    -0.512    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/CLK
    SLICE_X13Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y150        FDRE (Prop_fdre_C_Q)         0.141    -0.371 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw2.twgen2/COSINE_reg[1]/Q
                         net (fo=6, routed)           0.071    -0.300    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/tw_re[1]
    SLICE_X12Y150        LUT6 (Prop_lut6_I2_O)        0.045    -0.255 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.TW/twiddle_generator/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br_i_1__1/O
                         net (fo=1, routed)           0.000    -0.255    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/br_inv_i[3]
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.927    -0.746    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/aclk
    SLICE_X12Y150        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br/C
                         clock pessimism              0.247    -0.499    
                         clock uncertainty            0.074    -0.424    
    SLICE_X12Y150        FDRE (Hold_fdre_C_D)         0.121    -0.303    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/has_TW_mult.MULT/i_cmpy/three_mult_structure.use_dsp.i_dsp48/optionally_negate_inputs/apply_negation.registered_twos_comp_hblknm.gen_full_slices[1].gen_fdre[0].ff_br
  -------------------------------------------------------------------
                         required time                          0.303    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.569    -0.595    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X14Y144        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y144        FDRE (Prop_fdre_C_Q)         0.164    -0.431 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[8]/Q
                         net (fo=1, routed)           0.097    -0.334    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/Q[8]
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.840    -0.833    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X12Y145        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0/CLK
                         clock pessimism              0.254    -0.579    
                         clock uncertainty            0.074    -0.505    
    SLICE_X12Y145        SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.388    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[4].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.097%)  route 0.102ns (41.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.554    -0.610    audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/aclk
    SLICE_X36Y122        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y122        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  audio_stuff/my_fft/xfft_0/U0/i_synth/axi_wrapper/data_in_channel_fifo/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[10]/Q
                         net (fo=1, routed)           0.102    -0.367    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/gen_non_real_time.gen_has_skid_buffer.data_out_2_reg[16][1]
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.822    -0.851    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/aclk
    SLICE_X34Y122        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.254    -0.597    
                         clock uncertainty            0.074    -0.523    
    SLICE_X34Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.421    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/input_delay_im/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.164ns (62.911%)  route 0.097ns (37.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.565    -0.599    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/aclk
    SLICE_X14Y136        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y136        FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.mux/use_lut6_2.latency1.Q_reg[0]/Q
                         net (fo=1, routed)           0.097    -0.338    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/d[0]
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.835    -0.838    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/clk
    SLICE_X12Y135        SRLC32E                                      r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29/CLK
                         clock pessimism              0.254    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X12Y135        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115    -0.395    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/MEM/dist_ram.srlram.ram/fixed_length.shift_ram/i_bb_inst/f0.srl_sig_reg[28][0]_srl29
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.629%)  route 0.056ns (30.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X31Y135        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y135        FDRE (Prop_fdre_C_Q)         0.128    -0.475 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.419    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[5]
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X30Y135        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1/CLK
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X30Y135        SRL16E (Hold_srl16e_CLK_D)
                                                      0.040    -0.476    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.561    -0.603    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/aclk
    SLICE_X35Y112        FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/mux_in_A/use_lut6_2.latency1.Q_reg[4]/Q
                         net (fo=1, routed)           0.112    -0.350    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/D[4]
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/aclk
    SLICE_X34Y112        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0/CLK
                         clock pessimism              0.252    -0.590    
                         clock uncertainty            0.074    -0.516    
    SLICE_X34Y112        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.407    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/FW_1.BF_1/in_commutator_A/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[2].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                          -0.350    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out2_clk_manager rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.530%)  route 0.127ns (47.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_manager rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.559    -0.605    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/aclk
    SLICE_X9Y127         FDRE                                         r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y127         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/rounding.ROUND_0/gated_incr_regs[1].ff/Q
                         net (fo=2, routed)           0.127    -0.337    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/gated_incr_regs[7].ff[1]
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.828    -0.845    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/aclk
    SLICE_X10Y128        SRL16E                                       r  audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1/CLK
                         clock pessimism              0.275    -0.570    
                         clock uncertainty            0.074    -0.496    
    SLICE_X10Y128        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.394    audio_stuff/my_fft/xfft_0/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/no_twos_cmp.REG_lower_re/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[0].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.337    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_manager_1
  To Clock:  clk_out2_clk_manager_1

Setup :            0  Failing Endpoints,  Worst Slack        2.065ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.511ns  (logic 1.359ns (18.092%)  route 6.152ns (81.908%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.662     6.711    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.097     6.808 r  box/edge_detection/bw_pixel7[1]_i_1/O
                         net (fo=1, routed)           0.335     7.143    box/edge_detection/bw_pixel7[1]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[1]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.211     9.247    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.039     9.208    box/edge_detection/bw_pixel7_reg[1]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                          -7.143    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.084ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel7_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 1.359ns (18.162%)  route 6.124ns (81.838%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.762ns = ( 9.238 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.641     6.680    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.777 r  box/edge_detection/bw_pixel7[2]_i_1/O
                         net (fo=1, routed)           0.337     7.114    box/edge_detection/bw_pixel7[2]_i_1_n_0
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.142     9.238    box/edge_detection/clk_out2
    SLICE_X49Y61         FDRE                                         r  box/edge_detection/bw_pixel7_reg[2]/C
                         clock pessimism              0.220     9.458    
                         clock uncertainty           -0.211     9.247    
    SLICE_X49Y61         FDRE (Setup_fdre_C_D)       -0.049     9.198    box/edge_detection/bw_pixel7_reg[2]
  -------------------------------------------------------------------
                         required time                          9.198    
                         arrival time                          -7.114    
  -------------------------------------------------------------------
                         slack                                  2.084    

Slack (MET) :             2.093ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.588ns  (logic 1.363ns (17.962%)  route 6.225ns (82.038%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          1.080     7.119    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.101     7.220 r  box/edge_detection/bw_pixel2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.220    box/edge_detection/bw_pixel2[2]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.064     9.313    box/edge_detection/bw_pixel2_reg[2]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  2.093    

Slack (MET) :             2.203ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 1.400ns (18.721%)  route 6.078ns (81.279%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.994     6.997    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I2_O)        0.113     7.110 r  box/edge_detection/bw_pixel0[3]_i_2/O
                         net (fo=1, routed)           0.000     7.110    box/edge_detection/bw_pixel0[3]_i_2_n_0
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X49Y59         FDRE                                         r  box/edge_detection/bw_pixel0_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X49Y59         FDRE (Setup_fdre_C_D)        0.064     9.313    box/edge_detection/bw_pixel0_reg[3]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.110    
  -------------------------------------------------------------------
                         slack                                  2.203    

Slack (MET) :             2.254ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.428ns  (logic 1.398ns (18.821%)  route 6.030ns (81.179%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.946     6.948    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X47Y59         LUT3 (Prop_lut3_I2_O)        0.111     7.059 r  box/edge_detection/bw_pixel5[3]_i_2/O
                         net (fo=1, routed)           0.000     7.059    box/edge_detection/bw_pixel5[3]_i_2_n_0
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X47Y59         FDRE                                         r  box/edge_detection/bw_pixel5_reg[3]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X47Y59         FDRE (Setup_fdre_C_D)        0.064     9.313    box/edge_detection/bw_pixel5_reg[3]
  -------------------------------------------------------------------
                         required time                          9.313    
                         arrival time                          -7.059    
  -------------------------------------------------------------------
                         slack                                  2.254    

Slack (MET) :             2.290ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.388ns  (logic 1.400ns (18.949%)  route 5.988ns (81.051%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.904     6.907    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.020 r  box/edge_detection/bw_pixel4[3]_i_2/O
                         net (fo=1, routed)           0.000     7.020    box/edge_detection/bw_pixel4[3]_i_2_n_0
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X51Y60         FDRE                                         r  box/edge_detection/bw_pixel4_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.211     9.246    
    SLICE_X51Y60         FDRE (Setup_fdre_C_D)        0.064     9.310    box/edge_detection/bw_pixel4_reg[3]
  -------------------------------------------------------------------
                         required time                          9.310    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  2.290    

Slack (MET) :             2.292ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 1.359ns (18.475%)  route 5.997ns (81.525%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.311     5.833    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.048 r  box/edge_detection/bw_pixel_load0[1]_i_1/O
                         net (fo=12, routed)          0.842     6.890    box/edge_detection/bw_pixel_load0[1]_i_1_n_0
    SLICE_X45Y61         LUT3 (Prop_lut3_I2_O)        0.097     6.987 r  box/edge_detection/bw_pixel2[1]_i_1/O
                         net (fo=1, routed)           0.000     6.987    box/edge_detection/bw_pixel2[1]_i_1_n_0
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X45Y61         FDRE                                         r  box/edge_detection/bw_pixel2_reg[1]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X45Y61         FDRE (Setup_fdre_C_D)        0.030     9.279    box/edge_detection/bw_pixel2_reg[1]
  -------------------------------------------------------------------
                         required time                          9.279    
                         arrival time                          -6.987    
  -------------------------------------------------------------------
                         slack                                  2.292    

Slack (MET) :             2.303ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 1.375ns (18.636%)  route 6.003ns (81.364%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.761ns = ( 9.239 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.857     6.897    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X49Y60         LUT3 (Prop_lut3_I2_O)        0.113     7.010 r  box/edge_detection/bw_pixel1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.010    box/edge_detection/bw_pixel1[2]_i_1_n_0
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.143     9.239    box/edge_detection/clk_out2
    SLICE_X49Y60         FDRE                                         r  box/edge_detection/bw_pixel1_reg[2]/C
                         clock pessimism              0.220     9.459    
                         clock uncertainty           -0.211     9.248    
    SLICE_X49Y60         FDRE (Setup_fdre_C_D)        0.064     9.312    box/edge_detection/bw_pixel1_reg[2]
  -------------------------------------------------------------------
                         required time                          9.312    
                         arrival time                          -7.010    
  -------------------------------------------------------------------
                         slack                                  2.303    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.374ns (18.540%)  route 6.037ns (81.460%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.760ns = ( 9.240 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.252     2.225    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X62Y138        LUT6 (Prop_lut6_I2_O)        0.097     2.322 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     2.322    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_29_n_0
    SLICE_X62Y138        MUXF7 (Prop_muxf7_I0_O)      0.156     2.478 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.478    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_14_n_0
    SLICE_X62Y138        MUXF8 (Prop_muxf8_I1_O)      0.067     2.545 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5/O
                         net (fo=1, routed)           1.592     4.137    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_5_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I3_O)        0.230     4.367 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.367    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0_i_1_n_0
    SLICE_X62Y83         MUXF7 (Prop_muxf7_I0_O)      0.156     4.523 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0/O
                         net (fo=13, routed)          1.302     5.824    box/edge_detection/doutb[4]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.039 r  box/edge_detection/bw_pixel_load0[2]_i_1/O
                         net (fo=12, routed)          0.891     6.930    box/edge_detection/bw_pixel_load0[2]_i_1_n_0
    SLICE_X46Y59         LUT3 (Prop_lut3_I2_O)        0.112     7.042 r  box/edge_detection/bw_pixel3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.042    box/edge_detection/bw_pixel3[2]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.144     9.240    box/edge_detection/clk_out2
    SLICE_X46Y59         FDRE                                         r  box/edge_detection/bw_pixel3_reg[2]/C
                         clock pessimism              0.220     9.460    
                         clock uncertainty           -0.211     9.249    
    SLICE_X46Y59         FDRE (Setup_fdre_C_D)        0.098     9.347    box/edge_detection/bw_pixel3_reg[2]
  -------------------------------------------------------------------
                         required time                          9.347    
                         arrival time                          -7.042    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.331ns  (required time - arrival time)
  Source:                 frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            box/edge_detection/bw_pixel8_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_manager_1 rise@10.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 1.399ns (18.952%)  route 5.983ns (81.048%))
  Logic Levels:           7  (LUT3=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.763ns = ( 9.237 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.368ns
    Clock Pessimism Removal (CPR):    0.220ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        1.249    -0.368    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X41Y86         FDRE                                         r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y86         FDRE (Prop_fdre_C_Q)         0.341    -0.027 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=114, routed)         2.317     2.289    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X63Y135        LUT6 (Prop_lut6_I2_O)        0.097     2.386 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30/O
                         net (fo=1, routed)           0.000     2.386    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_30_n_0
    SLICE_X63Y135        MUXF7 (Prop_muxf7_I1_O)      0.167     2.553 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     2.553    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_14_n_0
    SLICE_X63Y135        MUXF8 (Prop_muxf8_I1_O)      0.072     2.625 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5/O
                         net (fo=1, routed)           1.500     4.125    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_5_n_0
    SLICE_X62Y82         LUT6 (Prop_lut6_I3_O)        0.239     4.364 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     4.364    frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0_i_1_n_0
    SLICE_X62Y82         MUXF7 (Prop_muxf7_I0_O)      0.156     4.520 r  frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3]_INST_0/O
                         net (fo=13, routed)          1.268     5.787    box/edge_detection/doutb[0]
    SLICE_X56Y69         LUT6 (Prop_lut6_I0_O)        0.215     6.002 r  box/edge_detection/bw_pixel_load0[3]_i_2/O
                         net (fo=12, routed)          0.899     6.901    box/edge_detection/bw_pixel_load0[3]_i_2_n_0
    SLICE_X50Y60         LUT3 (Prop_lut3_I2_O)        0.112     7.013 r  box/edge_detection/bw_pixel8[3]_i_2/O
                         net (fo=1, routed)           0.000     7.013    box/edge_detection/bw_pixel8[3]_i_2_n_0
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.390     6.790 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.234     8.024    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        1.141     9.237    box/edge_detection/clk_out2
    SLICE_X50Y60         FDRE                                         r  box/edge_detection/bw_pixel8_reg[3]/C
                         clock pessimism              0.220     9.457    
                         clock uncertainty           -0.211     9.246    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)        0.098     9.344    box/edge_detection/bw_pixel8_reg[3]
  -------------------------------------------------------------------
                         required time                          9.344    
                         arrival time                          -7.013    
  -------------------------------------------------------------------
                         slack                                  2.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.711%)  route 0.703ns (83.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.327ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_64_127_0_2/DIB
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    audio_stuff/myfifo/fifo_reg_64_127_0_2/WCLK
    SLICE_X38Y98         RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.064    
    SLICE_X38Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.082    audio_stuff/myfifo/fifo_reg_64_127_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.715%)  route 0.703ns (83.285%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[0]/Q
                         net (fo=8, routed)           0.703     0.241    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIA
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.075    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.075    
                         arrival time                           0.241    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.141ns (16.698%)  route 0.703ns (83.302%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[3]/Q
                         net (fo=8, routed)           0.703     0.242    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIA
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.147     0.073    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.073    
                         arrival time                           0.242    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.847ns  (logic 0.141ns (16.654%)  route 0.706ns (83.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.706     0.244    audio_stuff/myfifo/fifo_reg_0_63_0_2/DIB
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_0_63_0_2/WCLK
    SLICE_X38Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X38Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.074    audio_stuff/myfifo/fifo_reg_0_63_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.244    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 up/clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            julian_color/pulse_up/lev_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.775ns  (logic 0.141ns (18.203%)  route 0.634ns (81.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.569    -0.595    up/clk_out1
    SLICE_X31Y89         FDRE                                         r  up/clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  up/clean_reg/Q
                         net (fo=3, routed)           0.634     0.179    julian_color/pulse_up/btn_up
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.841    -0.832    julian_color/pulse_up/clk_out2
    SLICE_X33Y92         FDRE                                         r  julian_color/pulse_up/lev_prev_reg/C
                         clock pessimism              0.557    -0.276    
                         clock uncertainty            0.211    -0.064    
    SLICE_X33Y92         FDRE (Hold_fdre_C_D)         0.071     0.007    julian_color/pulse_up/lev_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.007    
                         arrival time                           0.179    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.793ns  (logic 0.128ns (16.134%)  route 0.665ns (83.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[5]/Q
                         net (fo=8, routed)           0.665     0.191    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIC
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.017    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -0.017    
                         arrival time                           0.191    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.796ns  (logic 0.128ns (16.079%)  route 0.668ns (83.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[6]/Q
                         net (fo=16, routed)          0.668     0.194    audio_stuff/myfifo/fifo_reg_448_511_6_6/D
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_448_511_6_6/WCLK
    SLICE_X46Y103        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_6_6/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y103        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.091     0.016    audio_stuff/myfifo/fifo_reg_448_511_6_6/SP
  -------------------------------------------------------------------
                         required time                         -0.016    
                         arrival time                           0.194    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.855ns  (logic 0.141ns (16.494%)  route 0.714ns (83.506%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y104        FDRE                                         r  sd_read_write/dout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[7]/Q
                         net (fo=16, routed)          0.714     0.253    audio_stuff/myfifo/fifo_reg_0_63_7_7/D
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.842    audio_stuff/myfifo/fifo_reg_0_63_7_7/WCLK
    SLICE_X46Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_7_7/SP/CLK
                         clock pessimism              0.557    -0.286    
                         clock uncertainty            0.211    -0.075    
    SLICE_X46Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.071    audio_stuff/myfifo/fifo_reg_0_63_7_7/SP
  -------------------------------------------------------------------
                         required time                         -0.071    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.141ns (16.409%)  route 0.718ns (83.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  sd_read_write/dout_reg[1]/Q
                         net (fo=8, routed)           0.718     0.257    audio_stuff/myfifo/fifo_reg_448_511_0_2/DIB
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.834    -0.839    audio_stuff/myfifo/fifo_reg_448_511_0_2/WCLK
    SLICE_X38Y104        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB/CLK
                         clock pessimism              0.557    -0.283    
                         clock uncertainty            0.211    -0.072    
    SLICE_X38Y104        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     0.074    audio_stuff/myfifo/fifo_reg_448_511_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.074    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 sd_read_write/dout_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_manager_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
                            (rising edge-triggered cell RAMD64E clocked by clk_out2_clk_manager_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_clk_manager_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_manager_1 rise@0.000ns - clk_out1_clk_manager_1 rise@0.000ns)
  Data Path Delay:        0.813ns  (logic 0.128ns (15.753%)  route 0.685ns (84.247%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.211ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.168ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/clk_out1_clk_manager
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=1100, routed)        0.562    -0.602    sd_read_write/clk_out1
    SLICE_X45Y105        FDRE                                         r  sd_read_write/dout_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_fdre_C_Q)         0.128    -0.474 r  sd_read_write/dout_reg[4]/Q
                         net (fo=8, routed)           0.685     0.210    audio_stuff/myfifo/fifo_reg_0_63_3_5/DIB
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_manager_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/clk_in1_clk_manager
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/clk_out2_clk_manager
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout2_buf/O
                         net (fo=4467, routed)        0.831    -0.841    audio_stuff/myfifo/fifo_reg_0_63_3_5/WCLK
    SLICE_X42Y105        RAMD64E                                      r  audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB/CLK
                         clock pessimism              0.557    -0.285    
                         clock uncertainty            0.211    -0.074    
    SLICE_X42Y105        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.092     0.018    audio_stuff/myfifo/fifo_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -0.018    
                         arrival time                           0.210    
  -------------------------------------------------------------------
                         slack                                  0.192    





