   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f10x_exmc.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "../system/src/gd32f10x/gd32f10x_exmc.c"
  18              		.section	.text.exmc_norsram_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	exmc_norsram_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	exmc_norsram_deinit:
  26              	.LVL0:
  27              	.LFB56:
   1:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
   2:../system/src/gd32f10x/gd32f10x_exmc.c ****     \file    gd32f10x_exmc.c
   3:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief   EXMC driver
   4:../system/src/gd32f10x/gd32f10x_exmc.c **** 
   5:../system/src/gd32f10x/gd32f10x_exmc.c ****     \version 2014-12-26, V1.0.0, firmware for GD32F10x
   6:../system/src/gd32f10x/gd32f10x_exmc.c ****     \version 2017-06-20, V2.0.0, firmware for GD32F10x
   7:../system/src/gd32f10x/gd32f10x_exmc.c ****     \version 2018-07-31, V2.1.0, firmware for GD32F10x
   8:../system/src/gd32f10x/gd32f10x_exmc.c ****     \version 2020-09-30, V2.2.0, firmware for GD32F10x
   9:../system/src/gd32f10x/gd32f10x_exmc.c **** */
  10:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  11:../system/src/gd32f10x/gd32f10x_exmc.c **** /*
  12:../system/src/gd32f10x/gd32f10x_exmc.c ****     Copyright (c) 2020, GigaDevice Semiconductor Inc.
  13:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  14:../system/src/gd32f10x/gd32f10x_exmc.c ****     Redistribution and use in source and binary forms, with or without modification, 
  15:../system/src/gd32f10x/gd32f10x_exmc.c **** are permitted provided that the following conditions are met:
  16:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  17:../system/src/gd32f10x/gd32f10x_exmc.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  18:../system/src/gd32f10x/gd32f10x_exmc.c ****        list of conditions and the following disclaimer.
  19:../system/src/gd32f10x/gd32f10x_exmc.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  20:../system/src/gd32f10x/gd32f10x_exmc.c ****        this list of conditions and the following disclaimer in the documentation 
  21:../system/src/gd32f10x/gd32f10x_exmc.c ****        and/or other materials provided with the distribution.
  22:../system/src/gd32f10x/gd32f10x_exmc.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  23:../system/src/gd32f10x/gd32f10x_exmc.c ****        may be used to endorse or promote products derived from this software without 
  24:../system/src/gd32f10x/gd32f10x_exmc.c ****        specific prior written permission.
  25:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  26:../system/src/gd32f10x/gd32f10x_exmc.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  27:../system/src/gd32f10x/gd32f10x_exmc.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  28:../system/src/gd32f10x/gd32f10x_exmc.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  29:../system/src/gd32f10x/gd32f10x_exmc.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  30:../system/src/gd32f10x/gd32f10x_exmc.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  31:../system/src/gd32f10x/gd32f10x_exmc.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  32:../system/src/gd32f10x/gd32f10x_exmc.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  33:../system/src/gd32f10x/gd32f10x_exmc.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  34:../system/src/gd32f10x/gd32f10x_exmc.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  35:../system/src/gd32f10x/gd32f10x_exmc.c **** OF SUCH DAMAGE.
  36:../system/src/gd32f10x/gd32f10x_exmc.c **** */
  37:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  38:../system/src/gd32f10x/gd32f10x_exmc.c **** #include "gd32f10x_exmc.h"
  39:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  40:../system/src/gd32f10x/gd32f10x_exmc.c **** /* EXMC bank0 register reset value */
  41:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK0_SNCTL0_REGION_RESET         ((uint32_t)0x000030DBU)
  42:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK0_SNCTL1_2_3_REGION_RESET     ((uint32_t)0x000030D2U)
  43:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK0_SNTCFG_RESET                ((uint32_t)0x0FFFFFFFU)
  44:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK0_SNWTCFG_RESET               ((uint32_t)0x0FFFFFFFU)
  45:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  46:../system/src/gd32f10x/gd32f10x_exmc.c **** /* EXMC bank1/2 register reset mask*/
  47:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK1_2_NPCTL_RESET               ((uint32_t)0x00000018U)
  48:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK1_2_NPINTEN_RESET             ((uint32_t)0x00000040U)
  49:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK1_2_NPCTCFG_RESET             ((uint32_t)0xFCFCFCFCU)
  50:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK1_2_NPATCFG_RESET             ((uint32_t)0xFCFCFCFCU)
  51:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  52:../system/src/gd32f10x/gd32f10x_exmc.c **** /* EXMC bank3 register reset mask*/
  53:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK3_NPCTL_RESET                 ((uint32_t)0x00000018U)
  54:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK3_NPINTEN_RESET               ((uint32_t)0x00000040U)
  55:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK3_NPCTCFG_RESET               ((uint32_t)0xFCFCFCFCU)
  56:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK3_NPATCFG_RESET               ((uint32_t)0xFCFCFCFCU)
  57:../system/src/gd32f10x/gd32f10x_exmc.c **** #define BANK3_PIOTCFG3_RESET              ((uint32_t)0xFCFCFCFCU)
  58:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  59:../system/src/gd32f10x/gd32f10x_exmc.c **** /* EXMC register bit offset */
  60:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_NRMUX_OFFSET                ((uint32_t)1U)
  61:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_SBRSTEN_OFFSET              ((uint32_t)8U)
  62:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_WRAPEN_OFFSET               ((uint32_t)10U)
  63:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_WREN_OFFSET                 ((uint32_t)12U)
  64:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_NRWTEN_OFFSET               ((uint32_t)13U)
  65:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_EXMODEN_OFFSET              ((uint32_t)14U)
  66:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNCTL_ASYNCWAIT_OFFSET            ((uint32_t)15U)
  67:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  68:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNTCFG_AHLD_OFFSET                ((uint32_t)4U)
  69:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNTCFG_DSET_OFFSET                ((uint32_t)8U)
  70:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNTCFG_BUSLAT_OFFSET              ((uint32_t)16U)
  71:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  72:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNWTCFG_WAHLD_OFFSET              ((uint32_t)4U)
  73:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNWTCFG_WDSET_OFFSET              ((uint32_t)8U)
  74:../system/src/gd32f10x/gd32f10x_exmc.c **** #define SNWTCFG_WBUSLAT_OFFSET            ((uint32_t)16U)
  75:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  76:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPCTL_NDWTEN_OFFSET               ((uint32_t)1U)
  77:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPCTL_ECCEN_OFFSET                ((uint32_t)6U)
  78:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  79:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPCTCFG_COMWAIT_OFFSET            ((uint32_t)8U)
  80:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPCTCFG_COMHLD_OFFSET             ((uint32_t)16U)
  81:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPCTCFG_COMHIZ_OFFSET             ((uint32_t)24U)
  82:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  83:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPATCFG_ATTWAIT_OFFSET            ((uint32_t)8U)
  84:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPATCFG_ATTHLD_OFFSET             ((uint32_t)16U)
  85:../system/src/gd32f10x/gd32f10x_exmc.c **** #define NPATCFG_ATTHIZ_OFFSET             ((uint32_t)24U)
  86:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  87:../system/src/gd32f10x/gd32f10x_exmc.c **** #define PIOTCFG_IOWAIT_OFFSET             ((uint32_t)8U)
  88:../system/src/gd32f10x/gd32f10x_exmc.c **** #define PIOTCFG_IOHLD_OFFSET              ((uint32_t)16U)
  89:../system/src/gd32f10x/gd32f10x_exmc.c **** #define PIOTCFG_IOHIZ_OFFSET              ((uint32_t)24U)
  90:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  91:../system/src/gd32f10x/gd32f10x_exmc.c **** #define INTEN_INTS_OFFSET                 ((uint32_t)3U)
  92:../system/src/gd32f10x/gd32f10x_exmc.c **** 
  93:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
  94:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      deinitialize EXMC NOR/SRAM region
  95:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  norsram_region: select the region of bank0
  96:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
  97:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
  98:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
  99:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 100:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_norsram_deinit(uint32_t norsram_region)
 101:../system/src/gd32f10x/gd32f10x_exmc.c **** {
  28              		.loc 1 101 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              		@ link register save eliminated.
 102:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* reset the registers */
 103:../system/src/gd32f10x/gd32f10x_exmc.c ****     if(EXMC_BANK0_NORSRAM_REGION0 == norsram_region){
  33              		.loc 1 103 5 view .LVU1
  34              		.loc 1 103 7 is_stmt 0 view .LVU2
  35 0000 0346     		mov	r3, r0
  36 0002 70B9     		cbnz	r0, .L2
 104:../system/src/gd32f10x/gd32f10x_exmc.c ****         EXMC_SNCTL(norsram_region) = BANK0_SNCTL0_REGION_RESET;
  37              		.loc 1 104 9 is_stmt 1 view .LVU3
  38 0004 00F1A052 		add	r2, r0, #335544320
  39 0008 D200     		lsls	r2, r2, #3
  40              		.loc 1 104 36 is_stmt 0 view .LVU4
  41 000a 43F2DB01 		movw	r1, #12507
  42 000e 1160     		str	r1, [r2]
  43              	.L3:
 105:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 106:../system/src/gd32f10x/gd32f10x_exmc.c ****         EXMC_SNCTL(norsram_region) = BANK0_SNCTL1_2_3_REGION_RESET;
 107:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 108:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 109:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNTCFG(norsram_region) = BANK0_SNTCFG_RESET;
  44              		.loc 1 109 5 is_stmt 1 view .LVU5
  45 0010 DB00     		lsls	r3, r3, #3
  46 0012 03F12043 		add	r3, r3, #-1610612736
  47              		.loc 1 109 33 is_stmt 0 view .LVU6
  48 0016 6FF07042 		mvn	r2, #-268435456
  49 001a 5A60     		str	r2, [r3, #4]
 110:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNWTCFG(norsram_region) = BANK0_SNWTCFG_RESET;
  50              		.loc 1 110 5 is_stmt 1 view .LVU7
  51              		.loc 1 110 34 is_stmt 0 view .LVU8
  52 001c C3F80421 		str	r2, [r3, #260]
 111:../system/src/gd32f10x/gd32f10x_exmc.c **** }
  53              		.loc 1 111 1 view .LVU9
  54 0020 7047     		bx	lr
  55              	.L2:
 106:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
  56              		.loc 1 106 9 is_stmt 1 view .LVU10
  57 0022 00F1A052 		add	r2, r0, #335544320
  58 0026 D200     		lsls	r2, r2, #3
 106:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
  59              		.loc 1 106 36 is_stmt 0 view .LVU11
  60 0028 43F2D201 		movw	r1, #12498
  61 002c 1160     		str	r1, [r2]
  62 002e EFE7     		b	.L3
  63              		.cfi_endproc
  64              	.LFE56:
  66              		.section	.text.exmc_norsram_init,"ax",%progbits
  67              		.align	1
  68              		.global	exmc_norsram_init
  69              		.syntax unified
  70              		.thumb
  71              		.thumb_func
  73              	exmc_norsram_init:
  74              	.LVL1:
  75              	.LFB57:
 112:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 113:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 114:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      initialize EXMC NOR/SRAM region
 115:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  exmc_norsram_parameter_struct: configure the EXMC NOR/SRAM parameter
 116:../system/src/gd32f10x/gd32f10x_exmc.c ****                   norsram_region: EXMC_BANK0_NORSRAM_REGIONx,x=0..3
 117:../system/src/gd32f10x/gd32f10x_exmc.c ****                   write_mode: EXMC_ASYN_WRITE,EXMC_SYN_WRITE
 118:../system/src/gd32f10x/gd32f10x_exmc.c ****                   extended_mode: ENABLE or DISABLE 
 119:../system/src/gd32f10x/gd32f10x_exmc.c ****                   asyn_wait: ENABLE or DISABLE
 120:../system/src/gd32f10x/gd32f10x_exmc.c ****                   nwait_signal: ENABLE or DISABLE
 121:../system/src/gd32f10x/gd32f10x_exmc.c ****                   memory_write: ENABLE or DISABLE
 122:../system/src/gd32f10x/gd32f10x_exmc.c ****                   nwait_config: EXMC_NWAIT_CONFIG_BEFORE,EXMC_NWAIT_CONFIG_DURING
 123:../system/src/gd32f10x/gd32f10x_exmc.c ****                   wrap_burst_mode: ENABLE or DISABLE
 124:../system/src/gd32f10x/gd32f10x_exmc.c ****                   nwait_polarity: EXMC_NWAIT_POLARITY_LOW,EXMC_NWAIT_POLARITY_HIGH
 125:../system/src/gd32f10x/gd32f10x_exmc.c ****                   burst_mode: ENABLE or DISABLE
 126:../system/src/gd32f10x/gd32f10x_exmc.c ****                   databus_width: EXMC_NOR_DATABUS_WIDTH_8B,EXMC_NOR_DATABUS_WIDTH_16B
 127:../system/src/gd32f10x/gd32f10x_exmc.c ****                   memory_type: EXMC_MEMORY_TYPE_SRAM,EXMC_MEMORY_TYPE_PSRAM,EXMC_MEMORY_TYPE_NOR
 128:../system/src/gd32f10x/gd32f10x_exmc.c ****                   address_data_mux: ENABLE or DISABLE
 129:../system/src/gd32f10x/gd32f10x_exmc.c ****                   read_write_timing: struct exmc_norsram_timing_parameter_struct set the time
 130:../system/src/gd32f10x/gd32f10x_exmc.c ****                   write_timing: struct exmc_norsram_timing_parameter_struct set the time
 131:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 132:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 133:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 134:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_norsram_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 135:../system/src/gd32f10x/gd32f10x_exmc.c **** {
  76              		.loc 1 135 1 is_stmt 1 view -0
  77              		.cfi_startproc
  78              		@ args = 0, pretend = 0, frame = 0
  79              		@ frame_needed = 0, uses_anonymous_args = 0
  80              		@ link register save eliminated.
  81              		.loc 1 135 1 is_stmt 0 view .LVU13
  82 0000 F0B4     		push	{r4, r5, r6, r7}
  83              		.cfi_def_cfa_offset 16
  84              		.cfi_offset 4, -16
  85              		.cfi_offset 5, -12
  86              		.cfi_offset 6, -8
  87              		.cfi_offset 7, -4
 136:../system/src/gd32f10x/gd32f10x_exmc.c ****     uint32_t snctl = 0x00000000U, sntcfg = 0x00000000U, snwtcfg = 0x00000000U;
  88              		.loc 1 136 5 is_stmt 1 view .LVU14
  89              	.LVL2:
 137:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 138:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* get the register value */
 139:../system/src/gd32f10x/gd32f10x_exmc.c ****     snctl = EXMC_SNCTL(exmc_norsram_init_struct->norsram_region);
  90              		.loc 1 139 5 view .LVU15
  91              		.loc 1 139 13 is_stmt 0 view .LVU16
  92 0002 0268     		ldr	r2, [r0]
  93 0004 02F1A052 		add	r2, r2, #335544320
  94 0008 D200     		lsls	r2, r2, #3
  95              		.loc 1 139 11 view .LVU17
  96 000a 1368     		ldr	r3, [r2]
  97              	.LVL3:
 140:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 141:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* clear relative bits */
 142:../system/src/gd32f10x/gd32f10x_exmc.c ****     snctl &= ((uint32_t)~(EXMC_SNCTL_NREN | EXMC_SNCTL_NRTP | EXMC_SNCTL_NRW | EXMC_SNCTL_SBRSTEN |
  98              		.loc 1 142 5 is_stmt 1 view .LVU18
  99              		.loc 1 142 11 is_stmt 0 view .LVU19
 100 000c 374C     		ldr	r4, .L11
 101 000e 1C40     		ands	r4, r4, r3
 102              	.LVL4:
 143:../system/src/gd32f10x/gd32f10x_exmc.c ****                           EXMC_SNCTL_NRWTPOL | EXMC_SNCTL_WRAPEN | EXMC_SNCTL_NRWTCFG | EXMC_SNCTL_
 144:../system/src/gd32f10x/gd32f10x_exmc.c ****                           EXMC_SNCTL_NRWTEN | EXMC_SNCTL_EXMODEN | EXMC_SNCTL_ASYNCWAIT | EXMC_SNCT
 145:../system/src/gd32f10x/gd32f10x_exmc.c ****                           EXMC_SNCTL_NRMUX ));
 146:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 147:../system/src/gd32f10x/gd32f10x_exmc.c ****     snctl |= (uint32_t)(exmc_norsram_init_struct->address_data_mux << SNCTL_NRMUX_OFFSET) |
 103              		.loc 1 147 5 is_stmt 1 view .LVU20
 104              		.loc 1 147 49 is_stmt 0 view .LVU21
 105 0010 036B     		ldr	r3, [r0, #48]
 148:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 106              		.loc 1 148 49 view .LVU22
 107 0012 C16A     		ldr	r1, [r0, #44]
 147:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 108              		.loc 1 147 91 view .LVU23
 109 0014 41EA4303 		orr	r3, r1, r3, lsl #1
 149:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 110              		.loc 1 149 49 view .LVU24
 111 0018 856A     		ldr	r5, [r0, #40]
 148:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 112              		.loc 1 148 63 view .LVU25
 113 001a 2B43     		orrs	r3, r3, r5
 150:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 114              		.loc 1 150 49 view .LVU26
 115 001c 456A     		ldr	r5, [r0, #36]
 149:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->databus_width |
 116              		.loc 1 149 65 view .LVU27
 117 001e 43EA0523 		orr	r3, r3, r5, lsl #8
 151:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 118              		.loc 1 151 49 view .LVU28
 119 0022 056A     		ldr	r5, [r0, #32]
 150:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->burst_mode << SNCTL_SBRSTEN_OFFSET) |
 120              		.loc 1 150 87 view .LVU29
 121 0024 2B43     		orrs	r3, r3, r5
 152:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 122              		.loc 1 152 49 view .LVU30
 123 0026 C569     		ldr	r5, [r0, #28]
 151:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_polarity |
 124              		.loc 1 151 66 view .LVU31
 125 0028 43EA8523 		orr	r3, r3, r5, lsl #10
 153:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_config |
 126              		.loc 1 153 49 view .LVU32
 127 002c 8569     		ldr	r5, [r0, #24]
 152:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->wrap_burst_mode << SNCTL_WRAPEN_OFFSET) |
 128              		.loc 1 152 91 view .LVU33
 129 002e 2B43     		orrs	r3, r3, r5
 154:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 130              		.loc 1 154 49 view .LVU34
 131 0030 4569     		ldr	r5, [r0, #20]
 153:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->nwait_config |
 132              		.loc 1 153 64 view .LVU35
 133 0032 43EA0533 		orr	r3, r3, r5, lsl #12
 155:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 134              		.loc 1 155 49 view .LVU36
 135 0036 0569     		ldr	r5, [r0, #16]
 154:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->memory_write << SNCTL_WREN_OFFSET) |
 136              		.loc 1 154 86 view .LVU37
 137 0038 43EA4533 		orr	r3, r3, r5, lsl #13
 156:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 138              		.loc 1 156 49 view .LVU38
 139 003c 8568     		ldr	r5, [r0, #8]
 155:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->nwait_signal << SNCTL_NRWTEN_OFFSET) |
 140              		.loc 1 155 88 view .LVU39
 141 003e 43EA8533 		orr	r3, r3, r5, lsl #14
 157:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 142              		.loc 1 157 49 view .LVU40
 143 0042 C668     		ldr	r6, [r0, #12]
 156:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->extended_mode << SNCTL_EXMODEN_OFFSET) |
 144              		.loc 1 156 90 view .LVU41
 145 0044 43EAC633 		orr	r3, r3, r6, lsl #15
 158:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->write_mode;
 146              		.loc 1 158 49 view .LVU42
 147 0048 4668     		ldr	r6, [r0, #4]
 157:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (exmc_norsram_init_struct->asyn_wait << SNCTL_ASYNCWAIT_OFFSET) |
 148              		.loc 1 157 88 view .LVU43
 149 004a 3343     		orrs	r3, r3, r6
 147:../system/src/gd32f10x/gd32f10x_exmc.c ****                         exmc_norsram_init_struct->memory_type |
 150              		.loc 1 147 11 view .LVU44
 151 004c 2343     		orrs	r3, r3, r4
 152              	.LVL5:
 159:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 160:../system/src/gd32f10x/gd32f10x_exmc.c ****     sntcfg = (uint32_t)((exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime - 1U )
 153              		.loc 1 160 5 is_stmt 1 view .LVU45
 154              		.loc 1 160 50 is_stmt 0 view .LVU46
 155 004e 466B     		ldr	r6, [r0, #52]
 156              		.loc 1 160 69 view .LVU47
 157 0050 B469     		ldr	r4, [r6, #24]
 158              		.loc 1 160 94 view .LVU48
 159 0052 013C     		subs	r4, r4, #1
 160              		.loc 1 160 14 view .LVU49
 161 0054 04F00F04 		and	r4, r4, #15
 161:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 162              		.loc 1 161 94 view .LVU50
 163 0058 7769     		ldr	r7, [r6, #20]
 164 005a 07F1FF3C 		add	ip, r7, #-1
 165              		.loc 1 161 101 view .LVU51
 166 005e 4FEA0C1C 		lsl	ip, ip, #4
 167              		.loc 1 161 125 view .LVU52
 168 0062 5FFA8CFC 		uxtb	ip, ip
 160:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 169              		.loc 1 160 121 view .LVU53
 170 0066 44EA0C04 		orr	r4, r4, ip
 162:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 171              		.loc 1 162 92 view .LVU54
 172 006a 3769     		ldr	r7, [r6, #16]
 173 006c 07F1FF3C 		add	ip, r7, #-1
 174              		.loc 1 162 99 view .LVU55
 175 0070 4FEA0C2C 		lsl	ip, ip, #8
 176              		.loc 1 162 123 view .LVU56
 177 0074 1FFA8CFC 		uxth	ip, ip
 161:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 178              		.loc 1 161 146 view .LVU57
 179 0078 44EA0C04 		orr	r4, r4, ip
 163:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->bus_latency - 1U ) << SNTCFG
 180              		.loc 1 163 84 view .LVU58
 181 007c F768     		ldr	r7, [r6, #12]
 182 007e 07F1FF3C 		add	ip, r7, #-1
 183              		.loc 1 163 91 view .LVU59
 184 0082 4FEA0C4C 		lsl	ip, ip, #16
 185              		.loc 1 163 117 view .LVU60
 186 0086 0CF4702C 		and	ip, ip, #983040
 162:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime - 1U ) <
 187              		.loc 1 162 144 view .LVU61
 188 008a 44EA0C04 		orr	r4, r4, ip
 189              		.loc 1 163 139 view .LVU62
 190 008e B768     		ldr	r7, [r6, #8]
 191 0090 3C43     		orrs	r4, r4, r7
 164:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_clk_division |
 192              		.loc 1 164 86 view .LVU63
 193 0092 7768     		ldr	r7, [r6, #4]
 194 0094 3C43     		orrs	r4, r4, r7
 165:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->syn_data_latency |
 166:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_norsram_init_struct->read_write_timing->asyn_access_mode;
 195              		.loc 1 166 67 view .LVU64
 196 0096 3668     		ldr	r6, [r6]
 160:../system/src/gd32f10x/gd32f10x_exmc.c ****                        (((exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime - 1U )
 197              		.loc 1 160 12 view .LVU65
 198 0098 3443     		orrs	r4, r4, r6
 199              	.LVL6:
 167:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 168:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* nor flash access enable */
 169:../system/src/gd32f10x/gd32f10x_exmc.c ****     if(EXMC_MEMORY_TYPE_NOR == exmc_norsram_init_struct->memory_type){
 200              		.loc 1 169 5 is_stmt 1 view .LVU66
 201              		.loc 1 169 7 is_stmt 0 view .LVU67
 202 009a 0829     		cmp	r1, #8
 203 009c 11D0     		beq	.L9
 204              	.L5:
 170:../system/src/gd32f10x/gd32f10x_exmc.c ****         snctl |= (uint32_t)EXMC_SNCTL_NREN;
 171:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 172:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 173:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* extended mode configure */
 174:../system/src/gd32f10x/gd32f10x_exmc.c ****     if(ENABLE == exmc_norsram_init_struct->extended_mode){
 205              		.loc 1 174 5 is_stmt 1 view .LVU68
 206              		.loc 1 174 7 is_stmt 0 view .LVU69
 207 009e 012D     		cmp	r5, #1
 208 00a0 12D0     		beq	.L10
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****         snwtcfg = (uint32_t)(((exmc_norsram_init_struct->write_timing->asyn_address_setuptime - 1U)
 176:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 177:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 178:../system/src/gd32f10x/gd32f10x_exmc.c ****                               exmc_norsram_init_struct->write_timing->asyn_access_mode);
 179:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 180:../system/src/gd32f10x/gd32f10x_exmc.c ****         snwtcfg = BANK0_SNWTCFG_RESET;
 209              		.loc 1 180 17 view .LVU70
 210 00a2 6FF07041 		mvn	r1, #-268435456
 211              	.LVL7:
 212              	.L6:
 181:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 182:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 183:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the registers */
 184:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNCTL(exmc_norsram_init_struct->norsram_region) = snctl;
 213              		.loc 1 184 5 is_stmt 1 view .LVU71
 214              		.loc 1 184 58 is_stmt 0 view .LVU72
 215 00a6 1360     		str	r3, [r2]
 185:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNTCFG(exmc_norsram_init_struct->norsram_region) = sntcfg;
 216              		.loc 1 185 5 is_stmt 1 view .LVU73
 217 00a8 0368     		ldr	r3, [r0]
 218              	.LVL8:
 219              		.loc 1 185 5 is_stmt 0 view .LVU74
 220 00aa DB00     		lsls	r3, r3, #3
 221 00ac 03F12043 		add	r3, r3, #-1610612736
 222              		.loc 1 185 59 view .LVU75
 223 00b0 5C60     		str	r4, [r3, #4]
 224              	.LVL9:
 186:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNWTCFG(exmc_norsram_init_struct->norsram_region) = snwtcfg;
 225              		.loc 1 186 5 is_stmt 1 view .LVU76
 226 00b2 0368     		ldr	r3, [r0]
 227 00b4 DB00     		lsls	r3, r3, #3
 228 00b6 03F12043 		add	r3, r3, #-1610612736
 229              		.loc 1 186 60 is_stmt 0 view .LVU77
 230 00ba C3F80411 		str	r1, [r3, #260]
 187:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 231              		.loc 1 187 1 view .LVU78
 232 00be F0BC     		pop	{r4, r5, r6, r7}
 233              		.cfi_remember_state
 234              		.cfi_restore 7
 235              		.cfi_restore 6
 236              		.cfi_restore 5
 237              		.cfi_restore 4
 238              		.cfi_def_cfa_offset 0
 239              	.LVL10:
 240              		.loc 1 187 1 view .LVU79
 241 00c0 7047     		bx	lr
 242              	.LVL11:
 243              	.L9:
 244              		.cfi_restore_state
 170:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 245              		.loc 1 170 9 is_stmt 1 view .LVU80
 170:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 246              		.loc 1 170 15 is_stmt 0 view .LVU81
 247 00c2 43F04003 		orr	r3, r3, #64
 248              	.LVL12:
 170:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 249              		.loc 1 170 15 view .LVU82
 250 00c6 EAE7     		b	.L5
 251              	.L10:
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 252              		.loc 1 175 9 is_stmt 1 view .LVU83
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 253              		.loc 1 175 56 is_stmt 0 view .LVU84
 254 00c8 866B     		ldr	r6, [r0, #56]
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 255              		.loc 1 175 70 view .LVU85
 256 00ca B169     		ldr	r1, [r6, #24]
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 257              		.loc 1 175 95 view .LVU86
 258 00cc 0139     		subs	r1, r1, #1
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 259              		.loc 1 175 101 view .LVU87
 260 00ce 01F00F01 		and	r1, r1, #15
 176:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 261              		.loc 1 176 71 view .LVU88
 262 00d2 7569     		ldr	r5, [r6, #20]
 176:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 263              		.loc 1 176 95 view .LVU89
 264 00d4 013D     		subs	r5, r5, #1
 176:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 265              		.loc 1 176 101 view .LVU90
 266 00d6 2D01     		lsls	r5, r5, #4
 176:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 267              		.loc 1 176 125 view .LVU91
 268 00d8 EDB2     		uxtb	r5, r5
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 269              		.loc 1 175 123 view .LVU92
 270 00da 2943     		orrs	r1, r1, r5
 177:../system/src/gd32f10x/gd32f10x_exmc.c ****                               exmc_norsram_init_struct->write_timing->asyn_access_mode);
 271              		.loc 1 177 71 view .LVU93
 272 00dc 3569     		ldr	r5, [r6, #16]
 177:../system/src/gd32f10x/gd32f10x_exmc.c ****                               exmc_norsram_init_struct->write_timing->asyn_access_mode);
 273              		.loc 1 177 93 view .LVU94
 274 00de 013D     		subs	r5, r5, #1
 177:../system/src/gd32f10x/gd32f10x_exmc.c ****                               exmc_norsram_init_struct->write_timing->asyn_access_mode);
 275              		.loc 1 177 99 view .LVU95
 276 00e0 2D02     		lsls	r5, r5, #8
 177:../system/src/gd32f10x/gd32f10x_exmc.c ****                               exmc_norsram_init_struct->write_timing->asyn_access_mode);
 277              		.loc 1 177 122 view .LVU96
 278 00e2 ADB2     		uxth	r5, r5
 176:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_data_setuptime - 1U) <
 279              		.loc 1 176 146 view .LVU97
 280 00e4 2943     		orrs	r1, r1, r5
 178:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 281              		.loc 1 178 69 view .LVU98
 282 00e6 3568     		ldr	r5, [r6]
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 283              		.loc 1 175 17 view .LVU99
 284 00e8 2943     		orrs	r1, r1, r5
 285              	.LVL13:
 175:../system/src/gd32f10x/gd32f10x_exmc.c ****                              (((exmc_norsram_init_struct->write_timing->asyn_address_holdtime - 1U)
 286              		.loc 1 175 17 view .LVU100
 287 00ea DCE7     		b	.L6
 288              	.L12:
 289              		.align	2
 290              	.L11:
 291 00ec 8100F7FF 		.word	-589695
 292              		.cfi_endproc
 293              	.LFE57:
 295              		.section	.text.exmc_norsram_struct_para_init,"ax",%progbits
 296              		.align	1
 297              		.global	exmc_norsram_struct_para_init
 298              		.syntax unified
 299              		.thumb
 300              		.thumb_func
 302              	exmc_norsram_struct_para_init:
 303              	.LVL14:
 304              	.LFB58:
 188:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 189:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 190:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      initialize the struct exmc_norsram_parameter_struct
 191:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  none
 192:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] exmc_norsram_init_struct: the initialized struct exmc_norsram_parameter_struct poin
 193:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 194:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 195:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_norsram_struct_para_init(exmc_norsram_parameter_struct* exmc_norsram_init_struct)
 196:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 305              		.loc 1 196 1 is_stmt 1 view -0
 306              		.cfi_startproc
 307              		@ args = 0, pretend = 0, frame = 0
 308              		@ frame_needed = 0, uses_anonymous_args = 0
 309              		@ link register save eliminated.
 310              		.loc 1 196 1 is_stmt 0 view .LVU102
 311 0000 30B4     		push	{r4, r5}
 312              		.cfi_def_cfa_offset 8
 313              		.cfi_offset 4, -8
 314              		.cfi_offset 5, -4
 197:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the structure with default value */
 198:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->norsram_region = EXMC_BANK0_NORSRAM_REGION0;
 315              		.loc 1 198 5 is_stmt 1 view .LVU103
 316              		.loc 1 198 46 is_stmt 0 view .LVU104
 317 0002 0023     		movs	r3, #0
 318 0004 0360     		str	r3, [r0]
 199:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->address_data_mux = ENABLE;
 319              		.loc 1 199 5 is_stmt 1 view .LVU105
 320              		.loc 1 199 48 is_stmt 0 view .LVU106
 321 0006 0122     		movs	r2, #1
 322 0008 0263     		str	r2, [r0, #48]
 200:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->memory_type = EXMC_MEMORY_TYPE_SRAM;
 323              		.loc 1 200 5 is_stmt 1 view .LVU107
 324              		.loc 1 200 43 is_stmt 0 view .LVU108
 325 000a C362     		str	r3, [r0, #44]
 201:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->databus_width = EXMC_NOR_DATABUS_WIDTH_8B;
 326              		.loc 1 201 5 is_stmt 1 view .LVU109
 327              		.loc 1 201 45 is_stmt 0 view .LVU110
 328 000c 8362     		str	r3, [r0, #40]
 202:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->burst_mode = DISABLE;
 329              		.loc 1 202 5 is_stmt 1 view .LVU111
 330              		.loc 1 202 42 is_stmt 0 view .LVU112
 331 000e 4362     		str	r3, [r0, #36]
 203:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->nwait_polarity = EXMC_NWAIT_POLARITY_LOW;
 332              		.loc 1 203 5 is_stmt 1 view .LVU113
 333              		.loc 1 203 46 is_stmt 0 view .LVU114
 334 0010 0362     		str	r3, [r0, #32]
 204:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->wrap_burst_mode = DISABLE;
 335              		.loc 1 204 5 is_stmt 1 view .LVU115
 336              		.loc 1 204 47 is_stmt 0 view .LVU116
 337 0012 C361     		str	r3, [r0, #28]
 205:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->nwait_config = EXMC_NWAIT_CONFIG_BEFORE;
 338              		.loc 1 205 5 is_stmt 1 view .LVU117
 339              		.loc 1 205 44 is_stmt 0 view .LVU118
 340 0014 8361     		str	r3, [r0, #24]
 206:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->memory_write = ENABLE;
 341              		.loc 1 206 5 is_stmt 1 view .LVU119
 342              		.loc 1 206 44 is_stmt 0 view .LVU120
 343 0016 4261     		str	r2, [r0, #20]
 207:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->nwait_signal = ENABLE;
 344              		.loc 1 207 5 is_stmt 1 view .LVU121
 345              		.loc 1 207 44 is_stmt 0 view .LVU122
 346 0018 0261     		str	r2, [r0, #16]
 208:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->extended_mode = DISABLE;
 347              		.loc 1 208 5 is_stmt 1 view .LVU123
 348              		.loc 1 208 45 is_stmt 0 view .LVU124
 349 001a 8360     		str	r3, [r0, #8]
 209:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->asyn_wait = DISABLE;
 350              		.loc 1 209 5 is_stmt 1 view .LVU125
 351              		.loc 1 209 41 is_stmt 0 view .LVU126
 352 001c C360     		str	r3, [r0, #12]
 210:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_mode = EXMC_ASYN_WRITE;
 353              		.loc 1 210 5 is_stmt 1 view .LVU127
 354              		.loc 1 210 42 is_stmt 0 view .LVU128
 355 001e 4360     		str	r3, [r0, #4]
 211:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 212:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* read/write timing configure */
 213:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_setuptime = 0xFU;
 356              		.loc 1 213 5 is_stmt 1 view .LVU129
 357              		.loc 1 213 29 is_stmt 0 view .LVU130
 358 0020 416B     		ldr	r1, [r0, #52]
 359              		.loc 1 213 73 view .LVU131
 360 0022 0F22     		movs	r2, #15
 361 0024 8A61     		str	r2, [r1, #24]
 214:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_address_holdtime = 0xFU;
 362              		.loc 1 214 5 is_stmt 1 view .LVU132
 363              		.loc 1 214 29 is_stmt 0 view .LVU133
 364 0026 416B     		ldr	r1, [r0, #52]
 365              		.loc 1 214 72 view .LVU134
 366 0028 4A61     		str	r2, [r1, #20]
 215:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_data_setuptime = 0xFFU;
 367              		.loc 1 215 5 is_stmt 1 view .LVU135
 368              		.loc 1 215 29 is_stmt 0 view .LVU136
 369 002a 446B     		ldr	r4, [r0, #52]
 370              		.loc 1 215 70 view .LVU137
 371 002c FF21     		movs	r1, #255
 372 002e 2161     		str	r1, [r4, #16]
 216:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->bus_latency = 0xFU;
 373              		.loc 1 216 5 is_stmt 1 view .LVU138
 374              		.loc 1 216 29 is_stmt 0 view .LVU139
 375 0030 446B     		ldr	r4, [r0, #52]
 376              		.loc 1 216 62 view .LVU140
 377 0032 E260     		str	r2, [r4, #12]
 217:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_clk_division = EXMC_SYN_CLOCK_RATIO_16_CLK;
 378              		.loc 1 217 5 is_stmt 1 view .LVU141
 379              		.loc 1 217 29 is_stmt 0 view .LVU142
 380 0034 446B     		ldr	r4, [r0, #52]
 381              		.loc 1 217 67 view .LVU143
 382 0036 4FF47005 		mov	r5, #15728640
 383 003a A560     		str	r5, [r4, #8]
 218:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->syn_data_latency = EXMC_DATALAT_17_CLK;
 384              		.loc 1 218 5 is_stmt 1 view .LVU144
 385              		.loc 1 218 67 is_stmt 0 view .LVU145
 386 003c 4FF07064 		mov	r4, #251658240
 387 0040 456B     		ldr	r5, [r0, #52]
 388 0042 6C60     		str	r4, [r5, #4]
 219:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->read_write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 389              		.loc 1 219 5 is_stmt 1 view .LVU146
 390              		.loc 1 219 67 is_stmt 0 view .LVU147
 391 0044 446B     		ldr	r4, [r0, #52]
 392 0046 2360     		str	r3, [r4]
 220:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 221:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* write timing configure, when extended mode is used */
 222:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_setuptime = 0xFU;
 393              		.loc 1 222 5 is_stmt 1 view .LVU148
 394              		.loc 1 222 68 is_stmt 0 view .LVU149
 395 0048 846B     		ldr	r4, [r0, #56]
 396 004a A261     		str	r2, [r4, #24]
 223:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_address_holdtime = 0xFU;
 397              		.loc 1 223 5 is_stmt 1 view .LVU150
 398              		.loc 1 223 67 is_stmt 0 view .LVU151
 399 004c 846B     		ldr	r4, [r0, #56]
 400 004e 6261     		str	r2, [r4, #20]
 224:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_data_setuptime = 0xFFU;
 401              		.loc 1 224 5 is_stmt 1 view .LVU152
 402              		.loc 1 224 65 is_stmt 0 view .LVU153
 403 0050 846B     		ldr	r4, [r0, #56]
 404 0052 2161     		str	r1, [r4, #16]
 225:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->bus_latency = 0xFU;
 405              		.loc 1 225 5 is_stmt 1 view .LVU154
 406              		.loc 1 225 29 is_stmt 0 view .LVU155
 407 0054 816B     		ldr	r1, [r0, #56]
 408              		.loc 1 225 57 view .LVU156
 409 0056 CA60     		str	r2, [r1, #12]
 226:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_norsram_init_struct->write_timing->asyn_access_mode = EXMC_ACCESS_MODE_A;
 410              		.loc 1 226 5 is_stmt 1 view .LVU157
 411              		.loc 1 226 29 is_stmt 0 view .LVU158
 412 0058 826B     		ldr	r2, [r0, #56]
 413              		.loc 1 226 62 view .LVU159
 414 005a 1360     		str	r3, [r2]
 227:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 415              		.loc 1 227 1 view .LVU160
 416 005c 30BC     		pop	{r4, r5}
 417              		.cfi_restore 5
 418              		.cfi_restore 4
 419              		.cfi_def_cfa_offset 0
 420 005e 7047     		bx	lr
 421              		.cfi_endproc
 422              	.LFE58:
 424              		.section	.text.exmc_norsram_enable,"ax",%progbits
 425              		.align	1
 426              		.global	exmc_norsram_enable
 427              		.syntax unified
 428              		.thumb
 429              		.thumb_func
 431              	exmc_norsram_enable:
 432              	.LVL15:
 433              	.LFB59:
 228:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 229:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 230:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      enable EXMC NOR/PSRAM bank region
 231:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  norsram_region: specifie the region of NOR/PSRAM bank
 232:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 233:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 234:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 235:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 236:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_norsram_enable(uint32_t norsram_region)
 237:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 434              		.loc 1 237 1 is_stmt 1 view -0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 0, uses_anonymous_args = 0
 438              		@ link register save eliminated.
 238:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNCTL(norsram_region) |= (uint32_t)EXMC_SNCTL_NRBKEN;
 439              		.loc 1 238 5 view .LVU162
 440 0000 00F1A050 		add	r0, r0, #335544320
 441              	.LVL16:
 442              		.loc 1 238 5 is_stmt 0 view .LVU163
 443 0004 C000     		lsls	r0, r0, #3
 444              	.LVL17:
 445              		.loc 1 238 5 view .LVU164
 446 0006 0368     		ldr	r3, [r0]
 447              		.loc 1 238 32 view .LVU165
 448 0008 43F00103 		orr	r3, r3, #1
 449 000c 0360     		str	r3, [r0]
 239:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 450              		.loc 1 239 1 view .LVU166
 451 000e 7047     		bx	lr
 452              		.cfi_endproc
 453              	.LFE59:
 455              		.section	.text.exmc_norsram_disable,"ax",%progbits
 456              		.align	1
 457              		.global	exmc_norsram_disable
 458              		.syntax unified
 459              		.thumb
 460              		.thumb_func
 462              	exmc_norsram_disable:
 463              	.LVL18:
 464              	.LFB60:
 240:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 241:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 242:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      disable EXMC NOR/PSRAM bank region
 243:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  norsram_region: specifie the region of NOR/PSRAM Bank
 244:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK0_NORSRAM_REGIONx(x=0..3)
 245:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 246:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 247:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 248:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_norsram_disable(uint32_t norsram_region)
 249:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 465              		.loc 1 249 1 is_stmt 1 view -0
 466              		.cfi_startproc
 467              		@ args = 0, pretend = 0, frame = 0
 468              		@ frame_needed = 0, uses_anonymous_args = 0
 469              		@ link register save eliminated.
 250:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_SNCTL(norsram_region) &= ~(uint32_t)EXMC_SNCTL_NRBKEN;
 470              		.loc 1 250 5 view .LVU168
 471 0000 00F1A050 		add	r0, r0, #335544320
 472              	.LVL19:
 473              		.loc 1 250 5 is_stmt 0 view .LVU169
 474 0004 C000     		lsls	r0, r0, #3
 475              	.LVL20:
 476              		.loc 1 250 5 view .LVU170
 477 0006 0368     		ldr	r3, [r0]
 478              		.loc 1 250 32 view .LVU171
 479 0008 23F00103 		bic	r3, r3, #1
 480 000c 0360     		str	r3, [r0]
 251:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 481              		.loc 1 251 1 view .LVU172
 482 000e 7047     		bx	lr
 483              		.cfi_endproc
 484              	.LFE60:
 486              		.section	.text.exmc_nand_deinit,"ax",%progbits
 487              		.align	1
 488              		.global	exmc_nand_deinit
 489              		.syntax unified
 490              		.thumb
 491              		.thumb_func
 493              	exmc_nand_deinit:
 494              	.LVL21:
 495              	.LFB61:
 252:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 253:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 254:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      deinitialize EXMC NAND bank
 255:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  nand_bank: select the bank of NAND
 256:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1..2)
 257:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 258:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 259:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 260:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_nand_deinit(uint32_t nand_bank)
 261:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 496              		.loc 1 261 1 is_stmt 1 view -0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              		@ link register save eliminated.
 262:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND */
 263:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL(nand_bank) = BANK1_2_NPCTL_RESET;
 501              		.loc 1 263 5 view .LVU174
 502 0000 00F1A063 		add	r3, r0, #83886080
 503 0004 0233     		adds	r3, r3, #2
 504 0006 5B01     		lsls	r3, r3, #5
 505              		.loc 1 263 27 is_stmt 0 view .LVU175
 506 0008 1822     		movs	r2, #24
 507 000a 1A60     		str	r2, [r3]
 264:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPINTEN(nand_bank) = BANK1_2_NPINTEN_RESET;
 508              		.loc 1 264 5 is_stmt 1 view .LVU176
 509 000c 4001     		lsls	r0, r0, #5
 510              	.LVL22:
 511              		.loc 1 264 5 is_stmt 0 view .LVU177
 512 000e 00F12040 		add	r0, r0, #-1610612736
 513              		.loc 1 264 29 view .LVU178
 514 0012 4023     		movs	r3, #64
 515 0014 4364     		str	r3, [r0, #68]
 265:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTCFG(nand_bank) = BANK1_2_NPCTCFG_RESET;
 516              		.loc 1 265 5 is_stmt 1 view .LVU179
 517              		.loc 1 265 29 is_stmt 0 view .LVU180
 518 0016 4FF0FC33 		mov	r3, #-50529028
 519 001a 8364     		str	r3, [r0, #72]
 266:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPATCFG(nand_bank) = BANK1_2_NPATCFG_RESET;
 520              		.loc 1 266 5 is_stmt 1 view .LVU181
 521              		.loc 1 266 29 is_stmt 0 view .LVU182
 522 001c C364     		str	r3, [r0, #76]
 267:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 523              		.loc 1 267 1 view .LVU183
 524 001e 7047     		bx	lr
 525              		.cfi_endproc
 526              	.LFE61:
 528              		.section	.text.exmc_nand_init,"ax",%progbits
 529              		.align	1
 530              		.global	exmc_nand_init
 531              		.syntax unified
 532              		.thumb
 533              		.thumb_func
 535              	exmc_nand_init:
 536              	.LVL23:
 537              	.LFB62:
 268:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 269:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 270:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      initialize EXMC NAND bank
 271:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  exmc_nand_parameter_struct: configure the EXMC NAND parameter
 272:../system/src/gd32f10x/gd32f10x_exmc.c ****                   nand_bank: EXMC_BANK1_NAND,EXMC_BANK2_NAND
 273:../system/src/gd32f10x/gd32f10x_exmc.c ****                   ecc_size: EXMC_ECC_SIZE_xBYTES,x=256,512,1024,2048,4096
 274:../system/src/gd32f10x/gd32f10x_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 275:../system/src/gd32f10x/gd32f10x_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 276:../system/src/gd32f10x/gd32f10x_exmc.c ****                   ecc_logic: ENABLE or DISABLE
 277:../system/src/gd32f10x/gd32f10x_exmc.c ****                   databus_width: EXMC_NAND_DATABUS_WIDTH_8B,EXMC_NAND_DATABUS_WIDTH_16B
 278:../system/src/gd32f10x/gd32f10x_exmc.c ****                   wait_feature: ENABLE or DISABLE
 279:../system/src/gd32f10x/gd32f10x_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 280:../system/src/gd32f10x/gd32f10x_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 281:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 282:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 283:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 284:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_nand_init(exmc_nand_parameter_struct* exmc_nand_init_struct)
 285:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 538              		.loc 1 285 1 is_stmt 1 view -0
 539              		.cfi_startproc
 540              		@ args = 0, pretend = 0, frame = 0
 541              		@ frame_needed = 0, uses_anonymous_args = 0
 542              		@ link register save eliminated.
 543              		.loc 1 285 1 is_stmt 0 view .LVU185
 544 0000 10B4     		push	{r4}
 545              		.cfi_def_cfa_offset 4
 546              		.cfi_offset 4, -4
 286:../system/src/gd32f10x/gd32f10x_exmc.c ****     uint32_t npctl = 0x00000000U, npctcfg = 0x00000000U, npatcfg = 0x00000000U;
 547              		.loc 1 286 5 is_stmt 1 view .LVU186
 548              	.LVL24:
 287:../system/src/gd32f10x/gd32f10x_exmc.c ****     
 288:../system/src/gd32f10x/gd32f10x_exmc.c ****     npctl = (uint32_t)(exmc_nand_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET)|
 549              		.loc 1 288 5 view .LVU187
 550              		.loc 1 288 45 is_stmt 0 view .LVU188
 551 0002 8269     		ldr	r2, [r0, #24]
 289:../system/src/gd32f10x/gd32f10x_exmc.c ****                        EXMC_NPCTL_NDTP |
 290:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_nand_init_struct->databus_width |
 552              		.loc 1 290 45 view .LVU189
 553 0004 4369     		ldr	r3, [r0, #20]
 289:../system/src/gd32f10x/gd32f10x_exmc.c ****                        EXMC_NPCTL_NDTP |
 554              		.loc 1 289 40 view .LVU190
 555 0006 43EA4202 		orr	r2, r3, r2, lsl #1
 291:../system/src/gd32f10x/gd32f10x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 556              		.loc 1 291 45 view .LVU191
 557 000a 0369     		ldr	r3, [r0, #16]
 290:../system/src/gd32f10x/gd32f10x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 558              		.loc 1 290 61 view .LVU192
 559 000c 42EA8312 		orr	r2, r2, r3, lsl #6
 292:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ecc_size |
 560              		.loc 1 292 45 view .LVU193
 561 0010 4368     		ldr	r3, [r0, #4]
 291:../system/src/gd32f10x/gd32f10x_exmc.c ****                       (exmc_nand_init_struct->ecc_logic << NPCTL_ECCEN_OFFSET)|
 562              		.loc 1 291 79 view .LVU194
 563 0012 1A43     		orrs	r2, r2, r3
 293:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ctr_latency |
 564              		.loc 1 293 45 view .LVU195
 565 0014 C368     		ldr	r3, [r0, #12]
 292:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ecc_size |
 566              		.loc 1 292 56 view .LVU196
 567 0016 1A43     		orrs	r2, r2, r3
 294:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_nand_init_struct->atr_latency;
 568              		.loc 1 294 45 view .LVU197
 569 0018 8368     		ldr	r3, [r0, #8]
 293:../system/src/gd32f10x/gd32f10x_exmc.c ****                        exmc_nand_init_struct->ctr_latency |
 570              		.loc 1 293 59 view .LVU198
 571 001a 1A43     		orrs	r2, r2, r3
 288:../system/src/gd32f10x/gd32f10x_exmc.c ****                        EXMC_NPCTL_NDTP |
 572              		.loc 1 288 11 view .LVU199
 573 001c 42F00802 		orr	r2, r2, #8
 574              	.LVL25:
 295:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 296:../system/src/gd32f10x/gd32f10x_exmc.c ****     npctcfg = (uint32_t)((exmc_nand_init_struct->common_space_timing->setuptime - 1U) & EXMC_NPCTCF
 575              		.loc 1 296 5 is_stmt 1 view .LVU200
 576              		.loc 1 296 48 is_stmt 0 view .LVU201
 577 0020 C469     		ldr	r4, [r0, #28]
 578              		.loc 1 296 69 view .LVU202
 579 0022 E368     		ldr	r3, [r4, #12]
 580              		.loc 1 296 81 view .LVU203
 581 0024 591E     		subs	r1, r3, #1
 582              		.loc 1 296 15 view .LVU204
 583 0026 C9B2     		uxtb	r1, r1
 297:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 584              		.loc 1 297 70 view .LVU205
 585 0028 A368     		ldr	r3, [r4, #8]
 586              		.loc 1 297 81 view .LVU206
 587 002a 013B     		subs	r3, r3, #1
 588              		.loc 1 297 87 view .LVU207
 589 002c 1B02     		lsls	r3, r3, #8
 590              		.loc 1 297 114 view .LVU208
 591 002e 9BB2     		uxth	r3, r3
 296:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 592              		.loc 1 296 111 view .LVU209
 593 0030 1943     		orrs	r1, r1, r3
 298:../system/src/gd32f10x/gd32f10x_exmc.c ****                         ((exmc_nand_init_struct->common_space_timing->holdtime << NPCTCFG_COMHLD_OF
 594              		.loc 1 298 69 view .LVU210
 595 0032 6368     		ldr	r3, [r4, #4]
 596              		.loc 1 298 80 view .LVU211
 597 0034 1B04     		lsls	r3, r3, #16
 598              		.loc 1 298 106 view .LVU212
 599 0036 03F47F03 		and	r3, r3, #16711680
 297:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 600              		.loc 1 297 139 view .LVU213
 601 003a 1943     		orrs	r1, r1, r3
 299:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->databus_hiztime - 1U) << NPC
 602              		.loc 1 299 70 view .LVU214
 603 003c 2368     		ldr	r3, [r4]
 604              		.loc 1 299 88 view .LVU215
 605 003e 013B     		subs	r3, r3, #1
 296:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->common_space_timing->waittime - 1U) << NPCTCFG_CO
 606              		.loc 1 296 13 view .LVU216
 607 0040 41EA0361 		orr	r1, r1, r3, lsl #24
 608              	.LVL26:
 300:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 301:../system/src/gd32f10x/gd32f10x_exmc.c ****     npatcfg = (uint32_t)((exmc_nand_init_struct->attribute_space_timing->setuptime - 1U) & EXMC_NPA
 609              		.loc 1 301 5 is_stmt 1 view .LVU217
 610              		.loc 1 301 48 is_stmt 0 view .LVU218
 611 0044 046A     		ldr	r4, [r0, #32]
 612              		.loc 1 301 72 view .LVU219
 613 0046 E368     		ldr	r3, [r4, #12]
 614              		.loc 1 301 84 view .LVU220
 615 0048 013B     		subs	r3, r3, #1
 616              		.loc 1 301 15 view .LVU221
 617 004a DBB2     		uxtb	r3, r3
 302:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 618              		.loc 1 302 84 view .LVU222
 619 004c D4F808C0 		ldr	ip, [r4, #8]
 620 0050 0CF1FF3C 		add	ip, ip, #-1
 621              		.loc 1 302 90 view .LVU223
 622 0054 4FEA0C2C 		lsl	ip, ip, #8
 623              		.loc 1 302 117 view .LVU224
 624 0058 1FFA8CFC 		uxth	ip, ip
 301:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 625              		.loc 1 301 114 view .LVU225
 626 005c 43EA0C03 		orr	r3, r3, ip
 303:../system/src/gd32f10x/gd32f10x_exmc.c ****                         ((exmc_nand_init_struct->attribute_space_timing->holdtime << NPATCFG_ATTHLD
 627              		.loc 1 303 83 view .LVU226
 628 0060 D4F804C0 		ldr	ip, [r4, #4]
 629 0064 4FEA0C4C 		lsl	ip, ip, #16
 630              		.loc 1 303 109 view .LVU227
 631 0068 0CF47F0C 		and	ip, ip, #16711680
 302:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 632              		.loc 1 302 142 view .LVU228
 633 006c 43EA0C03 		orr	r3, r3, ip
 304:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->databus_hiztime -1U) << N
 634              		.loc 1 304 73 view .LVU229
 635 0070 2468     		ldr	r4, [r4]
 636              		.loc 1 304 91 view .LVU230
 637 0072 013C     		subs	r4, r4, #1
 301:../system/src/gd32f10x/gd32f10x_exmc.c ****                         (((exmc_nand_init_struct->attribute_space_timing->waittime - 1U) << NPATCFG
 638              		.loc 1 301 13 view .LVU231
 639 0074 43EA0463 		orr	r3, r3, r4, lsl #24
 640              	.LVL27:
 305:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 306:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* EXMC_BANK1_NAND or EXMC_BANK2_NAND initialize */
 307:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL(exmc_nand_init_struct->nand_bank) = npctl;
 641              		.loc 1 307 5 is_stmt 1 view .LVU232
 642 0078 0468     		ldr	r4, [r0]
 643 007a 04F1A06C 		add	ip, r4, #83886080
 644 007e 0CF1020C 		add	ip, ip, #2
 645 0082 4FEA4C1C 		lsl	ip, ip, #5
 646              		.loc 1 307 50 is_stmt 0 view .LVU233
 647 0086 CCF80020 		str	r2, [ip]
 308:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTCFG(exmc_nand_init_struct->nand_bank) = npctcfg;
 648              		.loc 1 308 5 is_stmt 1 view .LVU234
 649 008a 0268     		ldr	r2, [r0]
 650              	.LVL28:
 651              		.loc 1 308 5 is_stmt 0 view .LVU235
 652 008c 5201     		lsls	r2, r2, #5
 653 008e 02F12042 		add	r2, r2, #-1610612736
 654              		.loc 1 308 52 view .LVU236
 655 0092 9164     		str	r1, [r2, #72]
 656              	.LVL29:
 309:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPATCFG(exmc_nand_init_struct->nand_bank) = npatcfg;
 657              		.loc 1 309 5 is_stmt 1 view .LVU237
 658 0094 0268     		ldr	r2, [r0]
 659 0096 5201     		lsls	r2, r2, #5
 660 0098 02F12042 		add	r2, r2, #-1610612736
 661              		.loc 1 309 52 is_stmt 0 view .LVU238
 662 009c D364     		str	r3, [r2, #76]
 310:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 663              		.loc 1 310 1 view .LVU239
 664 009e 10BC     		pop	{r4}
 665              		.cfi_restore 4
 666              		.cfi_def_cfa_offset 0
 667 00a0 7047     		bx	lr
 668              		.cfi_endproc
 669              	.LFE62:
 671              		.section	.text.exmc_nand_struct_para_init,"ax",%progbits
 672              		.align	1
 673              		.global	exmc_nand_struct_para_init
 674              		.syntax unified
 675              		.thumb
 676              		.thumb_func
 678              	exmc_nand_struct_para_init:
 679              	.LVL30:
 680              	.LFB63:
 311:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 312:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 313:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      initialize the struct exmc_nand_init_struct
 314:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  none
 315:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] the initialized struct exmc_nand_init_struct pointer
 316:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 317:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 318:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_nand_struct_para_init(exmc_nand_parameter_struct* exmc_nand_init_struct)
 319:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 681              		.loc 1 319 1 is_stmt 1 view -0
 682              		.cfi_startproc
 683              		@ args = 0, pretend = 0, frame = 0
 684              		@ frame_needed = 0, uses_anonymous_args = 0
 685              		@ link register save eliminated.
 320:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the structure with default value */
 321:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->nand_bank = EXMC_BANK1_NAND;
 686              		.loc 1 321 5 view .LVU241
 687              		.loc 1 321 38 is_stmt 0 view .LVU242
 688 0000 0123     		movs	r3, #1
 689 0002 0360     		str	r3, [r0]
 322:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->wait_feature = DISABLE;
 690              		.loc 1 322 5 is_stmt 1 view .LVU243
 691              		.loc 1 322 41 is_stmt 0 view .LVU244
 692 0004 0023     		movs	r3, #0
 693 0006 8361     		str	r3, [r0, #24]
 323:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->databus_width = EXMC_NAND_DATABUS_WIDTH_8B;
 694              		.loc 1 323 5 is_stmt 1 view .LVU245
 695              		.loc 1 323 42 is_stmt 0 view .LVU246
 696 0008 4361     		str	r3, [r0, #20]
 324:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->ecc_logic = DISABLE;
 697              		.loc 1 324 5 is_stmt 1 view .LVU247
 698              		.loc 1 324 38 is_stmt 0 view .LVU248
 699 000a 0361     		str	r3, [r0, #16]
 325:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->ecc_size = EXMC_ECC_SIZE_256BYTES;
 700              		.loc 1 325 5 is_stmt 1 view .LVU249
 701              		.loc 1 325 37 is_stmt 0 view .LVU250
 702 000c 4360     		str	r3, [r0, #4]
 326:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->ctr_latency = 0x0U;
 703              		.loc 1 326 5 is_stmt 1 view .LVU251
 704              		.loc 1 326 40 is_stmt 0 view .LVU252
 705 000e C360     		str	r3, [r0, #12]
 327:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->atr_latency = 0x0U;
 706              		.loc 1 327 5 is_stmt 1 view .LVU253
 707              		.loc 1 327 40 is_stmt 0 view .LVU254
 708 0010 8360     		str	r3, [r0, #8]
 328:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->setuptime = 0xFCU;
 709              		.loc 1 328 5 is_stmt 1 view .LVU255
 710              		.loc 1 328 26 is_stmt 0 view .LVU256
 711 0012 C269     		ldr	r2, [r0, #28]
 712              		.loc 1 328 59 view .LVU257
 713 0014 FC23     		movs	r3, #252
 714 0016 D360     		str	r3, [r2, #12]
 329:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->waittime = 0xFCU;
 715              		.loc 1 329 5 is_stmt 1 view .LVU258
 716              		.loc 1 329 26 is_stmt 0 view .LVU259
 717 0018 C269     		ldr	r2, [r0, #28]
 718              		.loc 1 329 58 view .LVU260
 719 001a 9360     		str	r3, [r2, #8]
 330:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->holdtime = 0xFCU;
 720              		.loc 1 330 5 is_stmt 1 view .LVU261
 721              		.loc 1 330 26 is_stmt 0 view .LVU262
 722 001c C269     		ldr	r2, [r0, #28]
 723              		.loc 1 330 58 view .LVU263
 724 001e 5360     		str	r3, [r2, #4]
 331:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 725              		.loc 1 331 5 is_stmt 1 view .LVU264
 726              		.loc 1 331 26 is_stmt 0 view .LVU265
 727 0020 C269     		ldr	r2, [r0, #28]
 728              		.loc 1 331 65 view .LVU266
 729 0022 1360     		str	r3, [r2]
 332:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->setuptime = 0xFCU;
 730              		.loc 1 332 5 is_stmt 1 view .LVU267
 731              		.loc 1 332 26 is_stmt 0 view .LVU268
 732 0024 026A     		ldr	r2, [r0, #32]
 733              		.loc 1 332 62 view .LVU269
 734 0026 D360     		str	r3, [r2, #12]
 333:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->waittime = 0xFCU;
 735              		.loc 1 333 5 is_stmt 1 view .LVU270
 736              		.loc 1 333 26 is_stmt 0 view .LVU271
 737 0028 026A     		ldr	r2, [r0, #32]
 738              		.loc 1 333 61 view .LVU272
 739 002a 9360     		str	r3, [r2, #8]
 334:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->holdtime = 0xFCU;
 740              		.loc 1 334 5 is_stmt 1 view .LVU273
 741              		.loc 1 334 26 is_stmt 0 view .LVU274
 742 002c 026A     		ldr	r2, [r0, #32]
 743              		.loc 1 334 61 view .LVU275
 744 002e 5360     		str	r3, [r2, #4]
 335:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_nand_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 745              		.loc 1 335 5 is_stmt 1 view .LVU276
 746              		.loc 1 335 26 is_stmt 0 view .LVU277
 747 0030 026A     		ldr	r2, [r0, #32]
 748              		.loc 1 335 68 view .LVU278
 749 0032 1360     		str	r3, [r2]
 336:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 750              		.loc 1 336 1 view .LVU279
 751 0034 7047     		bx	lr
 752              		.cfi_endproc
 753              	.LFE63:
 755              		.section	.text.exmc_nand_enable,"ax",%progbits
 756              		.align	1
 757              		.global	exmc_nand_enable
 758              		.syntax unified
 759              		.thumb
 760              		.thumb_func
 762              	exmc_nand_enable:
 763              	.LVL31:
 764              	.LFB64:
 337:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 338:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 339:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      enable NAND bank
 340:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 341:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 342:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 343:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 344:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 345:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_nand_enable(uint32_t nand_bank)
 346:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 765              		.loc 1 346 1 is_stmt 1 view -0
 766              		.cfi_startproc
 767              		@ args = 0, pretend = 0, frame = 0
 768              		@ frame_needed = 0, uses_anonymous_args = 0
 769              		@ link register save eliminated.
 347:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL(nand_bank) |= EXMC_NPCTL_NDBKEN;
 770              		.loc 1 347 5 view .LVU281
 771 0000 00F1A060 		add	r0, r0, #83886080
 772              	.LVL32:
 773              		.loc 1 347 5 is_stmt 0 view .LVU282
 774 0004 0230     		adds	r0, r0, #2
 775              	.LVL33:
 776              		.loc 1 347 5 view .LVU283
 777 0006 4001     		lsls	r0, r0, #5
 778              	.LVL34:
 779              		.loc 1 347 5 view .LVU284
 780 0008 0368     		ldr	r3, [r0]
 781              		.loc 1 347 27 view .LVU285
 782 000a 43F00403 		orr	r3, r3, #4
 783 000e 0360     		str	r3, [r0]
 348:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 784              		.loc 1 348 1 view .LVU286
 785 0010 7047     		bx	lr
 786              		.cfi_endproc
 787              	.LFE64:
 789              		.section	.text.exmc_nand_disable,"ax",%progbits
 790              		.align	1
 791              		.global	exmc_nand_disable
 792              		.syntax unified
 793              		.thumb
 794              		.thumb_func
 796              	exmc_nand_disable:
 797              	.LVL35:
 798              	.LFB65:
 349:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 350:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 351:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      disable NAND bank
 352:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 353:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 354:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 355:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 356:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 357:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_nand_disable(uint32_t nand_bank)
 358:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 799              		.loc 1 358 1 is_stmt 1 view -0
 800              		.cfi_startproc
 801              		@ args = 0, pretend = 0, frame = 0
 802              		@ frame_needed = 0, uses_anonymous_args = 0
 803              		@ link register save eliminated.
 359:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL(nand_bank) &= ~EXMC_NPCTL_NDBKEN;
 804              		.loc 1 359 5 view .LVU288
 805 0000 00F1A060 		add	r0, r0, #83886080
 806              	.LVL36:
 807              		.loc 1 359 5 is_stmt 0 view .LVU289
 808 0004 0230     		adds	r0, r0, #2
 809              	.LVL37:
 810              		.loc 1 359 5 view .LVU290
 811 0006 4001     		lsls	r0, r0, #5
 812              	.LVL38:
 813              		.loc 1 359 5 view .LVU291
 814 0008 0368     		ldr	r3, [r0]
 815              		.loc 1 359 27 view .LVU292
 816 000a 23F00403 		bic	r3, r3, #4
 817 000e 0360     		str	r3, [r0]
 360:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 818              		.loc 1 360 1 view .LVU293
 819 0010 7047     		bx	lr
 820              		.cfi_endproc
 821              	.LFE65:
 823              		.section	.text.exmc_nand_ecc_config,"ax",%progbits
 824              		.align	1
 825              		.global	exmc_nand_ecc_config
 826              		.syntax unified
 827              		.thumb
 828              		.thumb_func
 830              	exmc_nand_ecc_config:
 831              	.LVL39:
 832              	.LFB66:
 361:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 362:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 363:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      enable or disable the EXMC NAND ECC function
 364:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 365:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 366:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  newvalue: ENABLE or DISABLE
 367:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 368:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 369:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 370:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_nand_ecc_config(uint32_t nand_bank, ControlStatus newvalue)
 371:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 833              		.loc 1 371 1 is_stmt 1 view -0
 834              		.cfi_startproc
 835              		@ args = 0, pretend = 0, frame = 0
 836              		@ frame_needed = 0, uses_anonymous_args = 0
 837              		@ link register save eliminated.
 372:../system/src/gd32f10x/gd32f10x_exmc.c ****     if (ENABLE == newvalue){
 838              		.loc 1 372 5 view .LVU295
 839              		.loc 1 372 8 is_stmt 0 view .LVU296
 840 0000 0129     		cmp	r1, #1
 841 0002 08D0     		beq	.L26
 373:../system/src/gd32f10x/gd32f10x_exmc.c ****         /* enable the selected NAND bank ECC function */
 374:../system/src/gd32f10x/gd32f10x_exmc.c ****         EXMC_NPCTL(nand_bank) |= EXMC_NPCTL_ECCEN;
 375:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 376:../system/src/gd32f10x/gd32f10x_exmc.c ****         /* disable the selected NAND bank ECC function */
 377:../system/src/gd32f10x/gd32f10x_exmc.c ****         EXMC_NPCTL(nand_bank) &= ~EXMC_NPCTL_ECCEN;
 842              		.loc 1 377 9 is_stmt 1 view .LVU297
 843 0004 00F1A060 		add	r0, r0, #83886080
 844              	.LVL40:
 845              		.loc 1 377 9 is_stmt 0 view .LVU298
 846 0008 0230     		adds	r0, r0, #2
 847              	.LVL41:
 848              		.loc 1 377 9 view .LVU299
 849 000a 4001     		lsls	r0, r0, #5
 850              	.LVL42:
 851              		.loc 1 377 9 view .LVU300
 852 000c 0368     		ldr	r3, [r0]
 853              		.loc 1 377 31 view .LVU301
 854 000e 23F04003 		bic	r3, r3, #64
 855 0012 0360     		str	r3, [r0]
 378:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 379:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 856              		.loc 1 379 1 view .LVU302
 857 0014 7047     		bx	lr
 858              	.LVL43:
 859              	.L26:
 374:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 860              		.loc 1 374 9 is_stmt 1 view .LVU303
 861 0016 00F1A060 		add	r0, r0, #83886080
 862              	.LVL44:
 374:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 863              		.loc 1 374 9 is_stmt 0 view .LVU304
 864 001a 0230     		adds	r0, r0, #2
 865              	.LVL45:
 374:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 866              		.loc 1 374 9 view .LVU305
 867 001c 4001     		lsls	r0, r0, #5
 868              	.LVL46:
 374:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 869              		.loc 1 374 9 view .LVU306
 870 001e 0368     		ldr	r3, [r0]
 374:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 871              		.loc 1 374 31 view .LVU307
 872 0020 43F04003 		orr	r3, r3, #64
 873 0024 0360     		str	r3, [r0]
 874 0026 7047     		bx	lr
 875              		.cfi_endproc
 876              	.LFE66:
 878              		.section	.text.exmc_ecc_get,"ax",%progbits
 879              		.align	1
 880              		.global	exmc_ecc_get
 881              		.syntax unified
 882              		.thumb
 883              		.thumb_func
 885              	exmc_ecc_get:
 886              	.LVL47:
 887              	.LFB67:
 380:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 381:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 382:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      get the EXMC ECC value
 383:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  nand_bank: specifie the NAND bank
 384:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANKx_NAND(x=1,2)
 385:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 386:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     the error correction code(ECC) value
 387:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 388:../system/src/gd32f10x/gd32f10x_exmc.c **** uint32_t exmc_ecc_get(uint32_t nand_bank)
 389:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 888              		.loc 1 389 1 is_stmt 1 view -0
 889              		.cfi_startproc
 890              		@ args = 0, pretend = 0, frame = 0
 891              		@ frame_needed = 0, uses_anonymous_args = 0
 892              		@ link register save eliminated.
 390:../system/src/gd32f10x/gd32f10x_exmc.c ****     return (EXMC_NECC(nand_bank));
 893              		.loc 1 390 5 view .LVU309
 894              		.loc 1 390 13 is_stmt 0 view .LVU310
 895 0000 4001     		lsls	r0, r0, #5
 896              	.LVL48:
 897              		.loc 1 390 13 view .LVU311
 898 0002 00F12040 		add	r0, r0, #-1610612736
 899 0006 406D     		ldr	r0, [r0, #84]
 391:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 900              		.loc 1 391 1 view .LVU312
 901 0008 7047     		bx	lr
 902              		.cfi_endproc
 903              	.LFE67:
 905              		.section	.text.exmc_pccard_deinit,"ax",%progbits
 906              		.align	1
 907              		.global	exmc_pccard_deinit
 908              		.syntax unified
 909              		.thumb
 910              		.thumb_func
 912              	exmc_pccard_deinit:
 913              	.LFB68:
 392:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 393:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 394:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      deinitialize EXMC PC card bank
 395:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  none
 396:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 397:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 398:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 399:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_pccard_deinit(void)
 400:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 914              		.loc 1 400 1 is_stmt 1 view -0
 915              		.cfi_startproc
 916              		@ args = 0, pretend = 0, frame = 0
 917              		@ frame_needed = 0, uses_anonymous_args = 0
 918              		@ link register save eliminated.
 401:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* EXMC_BANK3_PCCARD */
 402:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL3 = BANK3_NPCTL_RESET;
 919              		.loc 1 402 5 view .LVU314
 920              		.loc 1 402 17 is_stmt 0 view .LVU315
 921 0000 4FF02043 		mov	r3, #-1610612736
 922 0004 1822     		movs	r2, #24
 923 0006 C3F8A020 		str	r2, [r3, #160]
 403:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPINTEN3 = BANK3_NPINTEN_RESET;
 924              		.loc 1 403 5 is_stmt 1 view .LVU316
 925              		.loc 1 403 19 is_stmt 0 view .LVU317
 926 000a 4022     		movs	r2, #64
 927 000c C3F8A420 		str	r2, [r3, #164]
 404:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTCFG3 = BANK3_NPCTCFG_RESET;
 928              		.loc 1 404 5 is_stmt 1 view .LVU318
 929              		.loc 1 404 19 is_stmt 0 view .LVU319
 930 0010 4FF0FC32 		mov	r2, #-50529028
 931 0014 C3F8A820 		str	r2, [r3, #168]
 405:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPATCFG3 = BANK3_NPATCFG_RESET;
 932              		.loc 1 405 5 is_stmt 1 view .LVU320
 933              		.loc 1 405 19 is_stmt 0 view .LVU321
 934 0018 C3F8AC20 		str	r2, [r3, #172]
 406:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_PIOTCFG3 = BANK3_PIOTCFG3_RESET;
 935              		.loc 1 406 5 is_stmt 1 view .LVU322
 936              		.loc 1 406 19 is_stmt 0 view .LVU323
 937 001c C3F8B020 		str	r2, [r3, #176]
 407:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 938              		.loc 1 407 1 view .LVU324
 939 0020 7047     		bx	lr
 940              		.cfi_endproc
 941              	.LFE68:
 943              		.section	.text.exmc_pccard_init,"ax",%progbits
 944              		.align	1
 945              		.global	exmc_pccard_init
 946              		.syntax unified
 947              		.thumb
 948              		.thumb_func
 950              	exmc_pccard_init:
 951              	.LVL49:
 952              	.LFB69:
 408:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 409:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 410:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      initialize EXMC PC card bank
 411:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  exmc_pccard_parameter_struct: configure the EXMC NAND parameter
 412:../system/src/gd32f10x/gd32f10x_exmc.c ****                   atr_latency: EXMC_ALE_RE_DELAY_x_HCLK,x=1..16
 413:../system/src/gd32f10x/gd32f10x_exmc.c ****                   ctr_latency: EXMC_CLE_RE_DELAY_x_HCLK,x=1..16
 414:../system/src/gd32f10x/gd32f10x_exmc.c ****                   wait_feature: ENABLE or DISABLE
 415:../system/src/gd32f10x/gd32f10x_exmc.c ****                   common_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the time
 416:../system/src/gd32f10x/gd32f10x_exmc.c ****                   attribute_space_timing: struct exmc_nand_pccard_timing_parameter_struct set the t
 417:../system/src/gd32f10x/gd32f10x_exmc.c ****                   io_space_timing: exmc_nand_pccard_timing_parameter_struct set the time
 418:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 419:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 420:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 421:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_pccard_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)
 422:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 953              		.loc 1 422 1 is_stmt 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957              		@ link register save eliminated.
 958              		.loc 1 422 1 is_stmt 0 view .LVU326
 959 0000 10B4     		push	{r4}
 960              		.cfi_def_cfa_offset 4
 961              		.cfi_offset 4, -4
 423:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card control register */
 424:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL3 = (uint32_t)(exmc_pccard_init_struct->wait_feature << NPCTL_NDWTEN_OFFSET) |
 962              		.loc 1 424 5 is_stmt 1 view .LVU327
 963              		.loc 1 424 53 is_stmt 0 view .LVU328
 964 0002 8268     		ldr	r2, [r0, #8]
 425:../system/src/gd32f10x/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 426:../system/src/gd32f10x/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->ctr_latency |
 965              		.loc 1 426 53 view .LVU329
 966 0004 4368     		ldr	r3, [r0, #4]
 425:../system/src/gd32f10x/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 967              		.loc 1 425 58 view .LVU330
 968 0006 43EA4203 		orr	r3, r3, r2, lsl #1
 427:../system/src/gd32f10x/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 969              		.loc 1 427 53 view .LVU331
 970 000a 0268     		ldr	r2, [r0]
 426:../system/src/gd32f10x/gd32f10x_exmc.c ****                              exmc_pccard_init_struct->atr_latency ;
 971              		.loc 1 426 67 view .LVU332
 972 000c 1343     		orrs	r3, r3, r2
 973 000e 43F01003 		orr	r3, r3, #16
 424:../system/src/gd32f10x/gd32f10x_exmc.c ****                              EXMC_NAND_DATABUS_WIDTH_16B |  
 974              		.loc 1 424 17 view .LVU333
 975 0012 4FF02042 		mov	r2, #-1610612736
 976 0016 C2F8A030 		str	r3, [r2, #160]
 428:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 429:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card common space timing configuration register */
 430:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTCFG3 = (uint32_t)((exmc_pccard_init_struct->common_space_timing->setuptime - 1U)& EXMC
 977              		.loc 1 430 5 is_stmt 1 view .LVU334
 978              		.loc 1 430 56 is_stmt 0 view .LVU335
 979 001a C468     		ldr	r4, [r0, #12]
 980              		.loc 1 430 77 view .LVU336
 981 001c E368     		ldr	r3, [r4, #12]
 982              		.loc 1 430 89 view .LVU337
 983 001e 013B     		subs	r3, r3, #1
 984              		.loc 1 430 21 view .LVU338
 985 0020 DBB2     		uxtb	r3, r3
 431:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 986              		.loc 1 431 78 view .LVU339
 987 0022 A168     		ldr	r1, [r4, #8]
 988              		.loc 1 431 89 view .LVU340
 989 0024 0139     		subs	r1, r1, #1
 990              		.loc 1 431 95 view .LVU341
 991 0026 0902     		lsls	r1, r1, #8
 992              		.loc 1 431 122 view .LVU342
 993 0028 89B2     		uxth	r1, r1
 430:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 994              		.loc 1 430 118 view .LVU343
 995 002a 0B43     		orrs	r3, r3, r1
 432:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_C
 996              		.loc 1 432 77 view .LVU344
 997 002c 6168     		ldr	r1, [r4, #4]
 998              		.loc 1 432 88 view .LVU345
 999 002e 0904     		lsls	r1, r1, #16
 1000              		.loc 1 432 114 view .LVU346
 1001 0030 01F47F01 		and	r1, r1, #16711680
 431:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1002              		.loc 1 431 147 view .LVU347
 1003 0034 0B43     		orrs	r3, r3, r1
 433:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->databus_hiztime - 1U
 1004              		.loc 1 433 78 view .LVU348
 1005 0036 2168     		ldr	r1, [r4]
 1006              		.loc 1 433 96 view .LVU349
 1007 0038 0139     		subs	r1, r1, #1
 432:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->common_space_timing->holdtime << NPCTCFG_C
 1008              		.loc 1 432 138 view .LVU350
 1009 003a 43EA0163 		orr	r3, r3, r1, lsl #24
 430:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->common_space_timing->waittime - 1U) << NP
 1010              		.loc 1 430 19 view .LVU351
 1011 003e C2F8A830 		str	r3, [r2, #168]
 434:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 435:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card attribute space timing configuration register */
 436:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPATCFG3 = (uint32_t)((exmc_pccard_init_struct->attribute_space_timing->setuptime - 1U) & 
 1012              		.loc 1 436 5 is_stmt 1 view .LVU352
 1013              		.loc 1 436 56 is_stmt 0 view .LVU353
 1014 0042 0469     		ldr	r4, [r0, #16]
 1015              		.loc 1 436 80 view .LVU354
 1016 0044 E368     		ldr	r3, [r4, #12]
 1017              		.loc 1 436 92 view .LVU355
 1018 0046 013B     		subs	r3, r3, #1
 1019              		.loc 1 436 21 view .LVU356
 1020 0048 DBB2     		uxtb	r3, r3
 437:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1021              		.loc 1 437 81 view .LVU357
 1022 004a A168     		ldr	r1, [r4, #8]
 1023              		.loc 1 437 92 view .LVU358
 1024 004c 0139     		subs	r1, r1, #1
 1025              		.loc 1 437 98 view .LVU359
 1026 004e 0902     		lsls	r1, r1, #8
 1027              		.loc 1 437 125 view .LVU360
 1028 0050 89B2     		uxth	r1, r1
 436:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1029              		.loc 1 436 122 view .LVU361
 1030 0052 0B43     		orrs	r3, r3, r1
 438:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCF
 1031              		.loc 1 438 80 view .LVU362
 1032 0054 6168     		ldr	r1, [r4, #4]
 1033              		.loc 1 438 91 view .LVU363
 1034 0056 0904     		lsls	r1, r1, #16
 1035              		.loc 1 438 117 view .LVU364
 1036 0058 01F47F01 		and	r1, r1, #16711680
 437:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1037              		.loc 1 437 150 view .LVU365
 1038 005c 0B43     		orrs	r3, r3, r1
 439:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->databus_hiztime -
 1039              		.loc 1 439 81 view .LVU366
 1040 005e 2168     		ldr	r1, [r4]
 1041              		.loc 1 439 99 view .LVU367
 1042 0060 0139     		subs	r1, r1, #1
 438:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->attribute_space_timing->holdtime << NPATCF
 1043              		.loc 1 438 140 view .LVU368
 1044 0062 43EA0163 		orr	r3, r3, r1, lsl #24
 436:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->attribute_space_timing->waittime - 1U) <<
 1045              		.loc 1 436 19 view .LVU369
 1046 0066 C2F8AC30 		str	r3, [r2, #172]
 440:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 441:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the EXMC bank3 PC card io space timing configuration register */
 442:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_PIOTCFG3 = (uint32_t)((exmc_pccard_init_struct->io_space_timing->setuptime - 1U) & EXMC_PI
 1047              		.loc 1 442 5 is_stmt 1 view .LVU370
 1048              		.loc 1 442 56 is_stmt 0 view .LVU371
 1049 006a 4069     		ldr	r0, [r0, #20]
 1050              	.LVL50:
 1051              		.loc 1 442 73 view .LVU372
 1052 006c C368     		ldr	r3, [r0, #12]
 1053              		.loc 1 442 85 view .LVU373
 1054 006e 013B     		subs	r3, r3, #1
 1055              		.loc 1 442 21 view .LVU374
 1056 0070 DBB2     		uxtb	r3, r3
 443:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1057              		.loc 1 443 74 view .LVU375
 1058 0072 8168     		ldr	r1, [r0, #8]
 1059              		.loc 1 443 85 view .LVU376
 1060 0074 0139     		subs	r1, r1, #1
 1061              		.loc 1 443 91 view .LVU377
 1062 0076 0902     		lsls	r1, r1, #8
 1063              		.loc 1 443 117 view .LVU378
 1064 0078 89B2     		uxth	r1, r1
 442:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1065              		.loc 1 442 115 view .LVU379
 1066 007a 0B43     		orrs	r3, r3, r1
 444:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD
 1067              		.loc 1 444 73 view .LVU380
 1068 007c 4168     		ldr	r1, [r0, #4]
 1069              		.loc 1 444 84 view .LVU381
 1070 007e 0904     		lsls	r1, r1, #16
 1071              		.loc 1 444 109 view .LVU382
 1072 0080 01F47F01 		and	r1, r1, #16711680
 443:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1073              		.loc 1 443 142 view .LVU383
 1074 0084 0B43     		orrs	r3, r3, r1
 445:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->databus_hiztime << PIOTCF
 1075              		.loc 1 445 73 view .LVU384
 1076 0086 0168     		ldr	r1, [r0]
 444:../system/src/gd32f10x/gd32f10x_exmc.c ****                               ((exmc_pccard_init_struct->io_space_timing->holdtime << PIOTCFG_IOHLD
 1077              		.loc 1 444 132 view .LVU385
 1078 0088 43EA0163 		orr	r3, r3, r1, lsl #24
 442:../system/src/gd32f10x/gd32f10x_exmc.c ****                               (((exmc_pccard_init_struct->io_space_timing->waittime - 1U) << PIOTCF
 1079              		.loc 1 442 19 view .LVU386
 1080 008c C2F8B030 		str	r3, [r2, #176]
 446:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1081              		.loc 1 446 1 view .LVU387
 1082 0090 10BC     		pop	{r4}
 1083              		.cfi_restore 4
 1084              		.cfi_def_cfa_offset 0
 1085 0092 7047     		bx	lr
 1086              		.cfi_endproc
 1087              	.LFE69:
 1089              		.section	.text.exmc_pccard_struct_para_init,"ax",%progbits
 1090              		.align	1
 1091              		.global	exmc_pccard_struct_para_init
 1092              		.syntax unified
 1093              		.thumb
 1094              		.thumb_func
 1096              	exmc_pccard_struct_para_init:
 1097              	.LVL51:
 1098              	.LFB70:
 447:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 448:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 449:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      initialize the struct exmc_pccard_parameter_struct
 450:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  none
 451:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] the initialized struct exmc_pccard_parameter_struct pointer
 452:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 453:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 454:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_pccard_struct_para_init(exmc_pccard_parameter_struct* exmc_pccard_init_struct)
 455:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1099              		.loc 1 455 1 is_stmt 1 view -0
 1100              		.cfi_startproc
 1101              		@ args = 0, pretend = 0, frame = 0
 1102              		@ frame_needed = 0, uses_anonymous_args = 0
 1103              		@ link register save eliminated.
 456:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* configure the structure with default value */
 457:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->wait_feature = DISABLE;
 1104              		.loc 1 457 5 view .LVU389
 1105              		.loc 1 457 43 is_stmt 0 view .LVU390
 1106 0000 0023     		movs	r3, #0
 1107 0002 8360     		str	r3, [r0, #8]
 458:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->ctr_latency = 0x0U;
 1108              		.loc 1 458 5 is_stmt 1 view .LVU391
 1109              		.loc 1 458 42 is_stmt 0 view .LVU392
 1110 0004 4360     		str	r3, [r0, #4]
 459:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->atr_latency = 0x0U;
 1111              		.loc 1 459 5 is_stmt 1 view .LVU393
 1112              		.loc 1 459 42 is_stmt 0 view .LVU394
 1113 0006 0360     		str	r3, [r0]
 460:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->setuptime = 0xFCU;
 1114              		.loc 1 460 5 is_stmt 1 view .LVU395
 1115              		.loc 1 460 28 is_stmt 0 view .LVU396
 1116 0008 C268     		ldr	r2, [r0, #12]
 1117              		.loc 1 460 61 view .LVU397
 1118 000a FC23     		movs	r3, #252
 1119 000c D360     		str	r3, [r2, #12]
 461:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->waittime = 0xFCU;
 1120              		.loc 1 461 5 is_stmt 1 view .LVU398
 1121              		.loc 1 461 28 is_stmt 0 view .LVU399
 1122 000e C268     		ldr	r2, [r0, #12]
 1123              		.loc 1 461 60 view .LVU400
 1124 0010 9360     		str	r3, [r2, #8]
 462:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->holdtime = 0xFCU;
 1125              		.loc 1 462 5 is_stmt 1 view .LVU401
 1126              		.loc 1 462 28 is_stmt 0 view .LVU402
 1127 0012 C268     		ldr	r2, [r0, #12]
 1128              		.loc 1 462 60 view .LVU403
 1129 0014 5360     		str	r3, [r2, #4]
 463:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->common_space_timing->databus_hiztime = 0xFCU;
 1130              		.loc 1 463 5 is_stmt 1 view .LVU404
 1131              		.loc 1 463 28 is_stmt 0 view .LVU405
 1132 0016 C268     		ldr	r2, [r0, #12]
 1133              		.loc 1 463 67 view .LVU406
 1134 0018 1360     		str	r3, [r2]
 464:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->setuptime = 0xFCU;
 1135              		.loc 1 464 5 is_stmt 1 view .LVU407
 1136              		.loc 1 464 28 is_stmt 0 view .LVU408
 1137 001a 0269     		ldr	r2, [r0, #16]
 1138              		.loc 1 464 64 view .LVU409
 1139 001c D360     		str	r3, [r2, #12]
 465:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->waittime = 0xFCU;
 1140              		.loc 1 465 5 is_stmt 1 view .LVU410
 1141              		.loc 1 465 28 is_stmt 0 view .LVU411
 1142 001e 0269     		ldr	r2, [r0, #16]
 1143              		.loc 1 465 63 view .LVU412
 1144 0020 9360     		str	r3, [r2, #8]
 466:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->holdtime = 0xFCU;
 1145              		.loc 1 466 5 is_stmt 1 view .LVU413
 1146              		.loc 1 466 28 is_stmt 0 view .LVU414
 1147 0022 0269     		ldr	r2, [r0, #16]
 1148              		.loc 1 466 63 view .LVU415
 1149 0024 5360     		str	r3, [r2, #4]
 467:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->attribute_space_timing->databus_hiztime = 0xFCU;
 1150              		.loc 1 467 5 is_stmt 1 view .LVU416
 1151              		.loc 1 467 28 is_stmt 0 view .LVU417
 1152 0026 0269     		ldr	r2, [r0, #16]
 1153              		.loc 1 467 70 view .LVU418
 1154 0028 1360     		str	r3, [r2]
 468:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->setuptime = 0xFCU;
 1155              		.loc 1 468 5 is_stmt 1 view .LVU419
 1156              		.loc 1 468 28 is_stmt 0 view .LVU420
 1157 002a 4269     		ldr	r2, [r0, #20]
 1158              		.loc 1 468 57 view .LVU421
 1159 002c D360     		str	r3, [r2, #12]
 469:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->waittime = 0xFCU;
 1160              		.loc 1 469 5 is_stmt 1 view .LVU422
 1161              		.loc 1 469 28 is_stmt 0 view .LVU423
 1162 002e 4269     		ldr	r2, [r0, #20]
 1163              		.loc 1 469 56 view .LVU424
 1164 0030 9360     		str	r3, [r2, #8]
 470:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->holdtime = 0xFCU;
 1165              		.loc 1 470 5 is_stmt 1 view .LVU425
 1166              		.loc 1 470 28 is_stmt 0 view .LVU426
 1167 0032 4269     		ldr	r2, [r0, #20]
 1168              		.loc 1 470 56 view .LVU427
 1169 0034 5360     		str	r3, [r2, #4]
 471:../system/src/gd32f10x/gd32f10x_exmc.c ****     exmc_pccard_init_struct->io_space_timing->databus_hiztime = 0xFCU;
 1170              		.loc 1 471 5 is_stmt 1 view .LVU428
 1171              		.loc 1 471 28 is_stmt 0 view .LVU429
 1172 0036 4269     		ldr	r2, [r0, #20]
 1173              		.loc 1 471 63 view .LVU430
 1174 0038 1360     		str	r3, [r2]
 472:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1175              		.loc 1 472 1 view .LVU431
 1176 003a 7047     		bx	lr
 1177              		.cfi_endproc
 1178              	.LFE70:
 1180              		.section	.text.exmc_pccard_enable,"ax",%progbits
 1181              		.align	1
 1182              		.global	exmc_pccard_enable
 1183              		.syntax unified
 1184              		.thumb
 1185              		.thumb_func
 1187              	exmc_pccard_enable:
 1188              	.LFB71:
 473:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 474:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 475:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      enable PC Card Bank
 476:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  none
 477:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 478:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 479:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 480:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_pccard_enable(void)
 481:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1189              		.loc 1 481 1 is_stmt 1 view -0
 1190              		.cfi_startproc
 1191              		@ args = 0, pretend = 0, frame = 0
 1192              		@ frame_needed = 0, uses_anonymous_args = 0
 1193              		@ link register save eliminated.
 482:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPCTL3 |= EXMC_NPCTL_NDBKEN;
 1194              		.loc 1 482 5 view .LVU433
 1195 0000 4FF02042 		mov	r2, #-1610612736
 1196 0004 D2F8A030 		ldr	r3, [r2, #160]
 1197              		.loc 1 482 17 is_stmt 0 view .LVU434
 1198 0008 43F00403 		orr	r3, r3, #4
 1199 000c C2F8A030 		str	r3, [r2, #160]
 483:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1200              		.loc 1 483 1 view .LVU435
 1201 0010 7047     		bx	lr
 1202              		.cfi_endproc
 1203              	.LFE71:
 1205              		.section	.text.exmc_pccard_disable,"ax",%progbits
 1206              		.align	1
 1207              		.global	exmc_pccard_disable
 1208              		.syntax unified
 1209              		.thumb
 1210              		.thumb_func
 1212              	exmc_pccard_disable:
 1213              	.LFB72:
 484:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 485:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 486:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      disable PC Card Bank
 487:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  none
 488:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 489:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 490:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 491:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_pccard_disable(void)
 492:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1214              		.loc 1 492 1 is_stmt 1 view -0
 1215              		.cfi_startproc
 1216              		@ args = 0, pretend = 0, frame = 0
 1217              		@ frame_needed = 0, uses_anonymous_args = 0
 1218              		@ link register save eliminated.
 493:../system/src/gd32f10x/gd32f10x_exmc.c ****    EXMC_NPCTL3 &= ~EXMC_NPCTL_NDBKEN;
 1219              		.loc 1 493 4 view .LVU437
 1220 0000 4FF02042 		mov	r2, #-1610612736
 1221 0004 D2F8A030 		ldr	r3, [r2, #160]
 1222              		.loc 1 493 16 is_stmt 0 view .LVU438
 1223 0008 23F00403 		bic	r3, r3, #4
 1224 000c C2F8A030 		str	r3, [r2, #160]
 494:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1225              		.loc 1 494 1 view .LVU439
 1226 0010 7047     		bx	lr
 1227              		.cfi_endproc
 1228              	.LFE72:
 1230              		.section	.text.exmc_interrupt_enable,"ax",%progbits
 1231              		.align	1
 1232              		.global	exmc_interrupt_enable
 1233              		.syntax unified
 1234              		.thumb
 1235              		.thumb_func
 1237              	exmc_interrupt_enable:
 1238              	.LVL52:
 1239              	.LFB73:
 495:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 496:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 497:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      enable EXMC interrupt
 498:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 499:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 500:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 501:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 502:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 503:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 504:../system/src/gd32f10x/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 505:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 506:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 507:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 508:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 509:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 510:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 511:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_interrupt_enable(uint32_t bank, uint32_t interrupt_source)
 512:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1240              		.loc 1 512 1 is_stmt 1 view -0
 1241              		.cfi_startproc
 1242              		@ args = 0, pretend = 0, frame = 0
 1243              		@ frame_needed = 0, uses_anonymous_args = 0
 1244              		@ link register save eliminated.
 513:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* NAND bank1, bank2 or PC card bank3 */
 514:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) |= interrupt_source;
 1245              		.loc 1 514 5 view .LVU441
 1246 0000 4001     		lsls	r0, r0, #5
 1247              	.LVL53:
 1248              		.loc 1 514 5 is_stmt 0 view .LVU442
 1249 0002 00F12040 		add	r0, r0, #-1610612736
 1250 0006 436C     		ldr	r3, [r0, #68]
 1251              		.loc 1 514 24 view .LVU443
 1252 0008 0B43     		orrs	r3, r3, r1
 1253 000a 4364     		str	r3, [r0, #68]
 515:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1254              		.loc 1 515 1 view .LVU444
 1255 000c 7047     		bx	lr
 1256              		.cfi_endproc
 1257              	.LFE73:
 1259              		.section	.text.exmc_interrupt_disable,"ax",%progbits
 1260              		.align	1
 1261              		.global	exmc_interrupt_disable
 1262              		.syntax unified
 1263              		.thumb
 1264              		.thumb_func
 1266              	exmc_interrupt_disable:
 1267              	.LVL54:
 1268              	.LFB74:
 516:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 517:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 518:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      disable EXMC interrupt
 519:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 520:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 521:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 522:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 523:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 524:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 525:../system/src/gd32f10x/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 526:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 527:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 528:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 529:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 530:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 531:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 532:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_interrupt_disable(uint32_t bank, uint32_t interrupt_source)
 533:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1269              		.loc 1 533 1 is_stmt 1 view -0
 1270              		.cfi_startproc
 1271              		@ args = 0, pretend = 0, frame = 0
 1272              		@ frame_needed = 0, uses_anonymous_args = 0
 1273              		@ link register save eliminated.
 534:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 535:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) &= ~interrupt_source;
 1274              		.loc 1 535 5 view .LVU446
 1275 0000 4001     		lsls	r0, r0, #5
 1276              	.LVL55:
 1277              		.loc 1 535 5 is_stmt 0 view .LVU447
 1278 0002 00F12040 		add	r0, r0, #-1610612736
 1279 0006 436C     		ldr	r3, [r0, #68]
 1280              		.loc 1 535 24 view .LVU448
 1281 0008 23EA0103 		bic	r3, r3, r1
 1282 000c 4364     		str	r3, [r0, #68]
 536:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1283              		.loc 1 536 1 view .LVU449
 1284 000e 7047     		bx	lr
 1285              		.cfi_endproc
 1286              	.LFE74:
 1288              		.section	.text.exmc_flag_get,"ax",%progbits
 1289              		.align	1
 1290              		.global	exmc_flag_get
 1291              		.syntax unified
 1292              		.thumb
 1293              		.thumb_func
 1295              	exmc_flag_get:
 1296              	.LVL56:
 1297              	.LFB75:
 537:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 538:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 539:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      check EXMC flag is set or not
 540:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 541:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 542:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 543:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 544:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC Card bank
 545:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  flag: specify get which flag
 546:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 547:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
 548:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
 549:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
 550:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
 551:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 552:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     FlagStatus: SET or RESET
 553:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 554:../system/src/gd32f10x/gd32f10x_exmc.c **** FlagStatus exmc_flag_get(uint32_t bank, uint32_t flag)
 555:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1298              		.loc 1 555 1 is_stmt 1 view -0
 1299              		.cfi_startproc
 1300              		@ args = 0, pretend = 0, frame = 0
 1301              		@ frame_needed = 0, uses_anonymous_args = 0
 1302              		@ link register save eliminated.
 556:../system/src/gd32f10x/gd32f10x_exmc.c ****     uint32_t status = 0x00000000U;
 1303              		.loc 1 556 5 view .LVU451
 557:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 558:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 559:../system/src/gd32f10x/gd32f10x_exmc.c ****     status = EXMC_NPINTEN(bank);
 1304              		.loc 1 559 5 view .LVU452
 1305              		.loc 1 559 14 is_stmt 0 view .LVU453
 1306 0000 4001     		lsls	r0, r0, #5
 1307              	.LVL57:
 1308              		.loc 1 559 14 view .LVU454
 1309 0002 00F12040 		add	r0, r0, #-1610612736
 1310              		.loc 1 559 12 view .LVU455
 1311 0006 436C     		ldr	r3, [r0, #68]
 1312              	.LVL58:
 560:../system/src/gd32f10x/gd32f10x_exmc.c ****     
 561:../system/src/gd32f10x/gd32f10x_exmc.c ****     if ((status & flag) != (uint32_t)flag ){
 1313              		.loc 1 561 5 is_stmt 1 view .LVU456
 1314              		.loc 1 561 8 is_stmt 0 view .LVU457
 1315 0008 9943     		bics	r1, r1, r3
 1316              	.LVL59:
 1317              		.loc 1 561 8 view .LVU458
 1318 000a 01D0     		beq	.L38
 562:../system/src/gd32f10x/gd32f10x_exmc.c ****         /* flag is reset */
 563:../system/src/gd32f10x/gd32f10x_exmc.c ****         return RESET;
 1319              		.loc 1 563 16 view .LVU459
 1320 000c 0020     		movs	r0, #0
 1321 000e 7047     		bx	lr
 1322              	.L38:
 564:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 565:../system/src/gd32f10x/gd32f10x_exmc.c ****         /* flag is set */
 566:../system/src/gd32f10x/gd32f10x_exmc.c ****         return SET;
 1323              		.loc 1 566 16 view .LVU460
 1324 0010 0120     		movs	r0, #1
 567:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 568:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1325              		.loc 1 568 1 view .LVU461
 1326 0012 7047     		bx	lr
 1327              		.cfi_endproc
 1328              	.LFE75:
 1330              		.section	.text.exmc_flag_clear,"ax",%progbits
 1331              		.align	1
 1332              		.global	exmc_flag_clear
 1333              		.syntax unified
 1334              		.thumb
 1335              		.thumb_func
 1337              	exmc_flag_clear:
 1338              	.LVL60:
 1339              	.LFB76:
 569:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 570:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 571:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      clear EXMC flag
 572:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  bank: specifie the NAND bank, PCCARD bank
 573:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 574:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 575:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 576:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 577:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  flag: specify get which flag
 578:../system/src/gd32f10x/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 579:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_RISE: interrupt rising edge status
 580:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_LEVEL: interrupt high-level status
 581:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FALL: interrupt falling edge status
 582:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_FLAG_FIFOE: FIFO empty flag
 583:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 584:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 585:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 586:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_flag_clear(uint32_t bank, uint32_t flag)
 587:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1340              		.loc 1 587 1 is_stmt 1 view -0
 1341              		.cfi_startproc
 1342              		@ args = 0, pretend = 0, frame = 0
 1343              		@ frame_needed = 0, uses_anonymous_args = 0
 1344              		@ link register save eliminated.
 588:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 589:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) &= ~flag;
 1345              		.loc 1 589 5 view .LVU463
 1346 0000 4001     		lsls	r0, r0, #5
 1347              	.LVL61:
 1348              		.loc 1 589 5 is_stmt 0 view .LVU464
 1349 0002 00F12040 		add	r0, r0, #-1610612736
 1350 0006 436C     		ldr	r3, [r0, #68]
 1351              		.loc 1 589 24 view .LVU465
 1352 0008 23EA0103 		bic	r3, r3, r1
 1353 000c 4364     		str	r3, [r0, #68]
 590:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1354              		.loc 1 590 1 view .LVU466
 1355 000e 7047     		bx	lr
 1356              		.cfi_endproc
 1357              	.LFE76:
 1359              		.section	.text.exmc_interrupt_flag_get,"ax",%progbits
 1360              		.align	1
 1361              		.global	exmc_interrupt_flag_get
 1362              		.syntax unified
 1363              		.thumb
 1364              		.thumb_func
 1366              	exmc_interrupt_flag_get:
 1367              	.LVL62:
 1368              	.LFB77:
 591:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 592:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 593:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      check EXMC interrupt flag is set or not
 594:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 595:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 596:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 597:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 598:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 599:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 600:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 601:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 602:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 603:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 604:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 605:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     FlagStatus: SET or RESET
 606:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 607:../system/src/gd32f10x/gd32f10x_exmc.c **** FlagStatus exmc_interrupt_flag_get(uint32_t bank, uint32_t interrupt_source)
 608:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1369              		.loc 1 608 1 is_stmt 1 view -0
 1370              		.cfi_startproc
 1371              		@ args = 0, pretend = 0, frame = 0
 1372              		@ frame_needed = 0, uses_anonymous_args = 0
 1373              		@ link register save eliminated.
 609:../system/src/gd32f10x/gd32f10x_exmc.c ****     uint32_t status = 0x00000000U,interrupt_enable = 0x00000000U,interrupt_state = 0x00000000U;
 1374              		.loc 1 609 5 view .LVU468
 610:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 611:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* NAND bank1,bank2 or PC card bank3 */
 612:../system/src/gd32f10x/gd32f10x_exmc.c ****     status = EXMC_NPINTEN(bank);
 1375              		.loc 1 612 5 view .LVU469
 1376              		.loc 1 612 14 is_stmt 0 view .LVU470
 1377 0000 4001     		lsls	r0, r0, #5
 1378              	.LVL63:
 1379              		.loc 1 612 14 view .LVU471
 1380 0002 00F12040 		add	r0, r0, #-1610612736
 1381              		.loc 1 612 12 view .LVU472
 1382 0006 436C     		ldr	r3, [r0, #68]
 1383              	.LVL64:
 613:../system/src/gd32f10x/gd32f10x_exmc.c ****     interrupt_state = (status & (interrupt_source >> INTEN_INTS_OFFSET));
 1384              		.loc 1 613 5 is_stmt 1 view .LVU473
 1385              		.loc 1 613 21 is_stmt 0 view .LVU474
 1386 0008 03EAD102 		and	r2, r3, r1, lsr #3
 1387              	.LVL65:
 614:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 615:../system/src/gd32f10x/gd32f10x_exmc.c ****     interrupt_enable = (status & interrupt_source);
 1388              		.loc 1 615 5 is_stmt 1 view .LVU475
 616:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 617:../system/src/gd32f10x/gd32f10x_exmc.c ****     if ((interrupt_enable) && (interrupt_state)){
 1389              		.loc 1 617 5 view .LVU476
 1390              		.loc 1 617 8 is_stmt 0 view .LVU477
 1391 000c 0B42     		tst	r3, r1
 1392 000e 02D0     		beq	.L42
 1393              		.loc 1 617 28 discriminator 1 view .LVU478
 1394 0010 1AB9     		cbnz	r2, .L43
 618:../system/src/gd32f10x/gd32f10x_exmc.c ****         /* interrupt flag is set */
 619:../system/src/gd32f10x/gd32f10x_exmc.c ****         return SET;
 620:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 621:../system/src/gd32f10x/gd32f10x_exmc.c ****         /* interrupt flag is reset */
 622:../system/src/gd32f10x/gd32f10x_exmc.c ****         return RESET;
 1395              		.loc 1 622 16 view .LVU479
 1396 0012 0020     		movs	r0, #0
 1397 0014 7047     		bx	lr
 1398              	.L42:
 1399 0016 0020     		movs	r0, #0
 1400 0018 7047     		bx	lr
 1401              	.L43:
 619:../system/src/gd32f10x/gd32f10x_exmc.c ****     }else{
 1402              		.loc 1 619 16 view .LVU480
 1403 001a 0120     		movs	r0, #1
 623:../system/src/gd32f10x/gd32f10x_exmc.c ****     }
 624:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1404              		.loc 1 624 1 view .LVU481
 1405 001c 7047     		bx	lr
 1406              		.cfi_endproc
 1407              	.LFE77:
 1409              		.section	.text.exmc_interrupt_flag_clear,"ax",%progbits
 1410              		.align	1
 1411              		.global	exmc_interrupt_flag_clear
 1412              		.syntax unified
 1413              		.thumb
 1414              		.thumb_func
 1416              	exmc_interrupt_flag_clear:
 1417              	.LVL66:
 1418              	.LFB78:
 625:../system/src/gd32f10x/gd32f10x_exmc.c **** 
 626:../system/src/gd32f10x/gd32f10x_exmc.c **** /*!
 627:../system/src/gd32f10x/gd32f10x_exmc.c ****     \brief      clear EXMC interrupt flag
 628:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  bank: specifies the NAND bank, PC card bank
 629:../system/src/gd32f10x/gd32f10x_exmc.c ****                 only one parameter can be selected which is shown as below:
 630:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK1_NAND: the NAND bank1
 631:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK2_NAND: the NAND bank2
 632:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_BANK3_PCCARD: the PC card bank
 633:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[in]  interrupt_source: specify get which interrupt flag
 634:../system/src/gd32f10x/gd32f10x_exmc.c ****                 one or more parameters can be selected which is shown as below:
 635:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_RISE: interrupt source of rising edge
 636:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_LEVEL: interrupt source of high-level
 637:../system/src/gd32f10x/gd32f10x_exmc.c ****       \arg        EXMC_NAND_PCCARD_INT_FALL: interrupt source of falling edge
 638:../system/src/gd32f10x/gd32f10x_exmc.c ****     \param[out] none
 639:../system/src/gd32f10x/gd32f10x_exmc.c ****     \retval     none
 640:../system/src/gd32f10x/gd32f10x_exmc.c **** */
 641:../system/src/gd32f10x/gd32f10x_exmc.c **** void exmc_interrupt_flag_clear(uint32_t bank, uint32_t interrupt_source)
 642:../system/src/gd32f10x/gd32f10x_exmc.c **** {
 1419              		.loc 1 642 1 is_stmt 1 view -0
 1420              		.cfi_startproc
 1421              		@ args = 0, pretend = 0, frame = 0
 1422              		@ frame_needed = 0, uses_anonymous_args = 0
 1423              		@ link register save eliminated.
 643:../system/src/gd32f10x/gd32f10x_exmc.c ****     /* NAND bank1, bank2 or PC card bank3 */
 644:../system/src/gd32f10x/gd32f10x_exmc.c ****     EXMC_NPINTEN(bank) &= ~(interrupt_source >> INTEN_INTS_OFFSET);
 1424              		.loc 1 644 5 view .LVU483
 1425 0000 4001     		lsls	r0, r0, #5
 1426              	.LVL67:
 1427              		.loc 1 644 5 is_stmt 0 view .LVU484
 1428 0002 00F12040 		add	r0, r0, #-1610612736
 1429 0006 436C     		ldr	r3, [r0, #68]
 1430              		.loc 1 644 24 view .LVU485
 1431 0008 23EAD103 		bic	r3, r3, r1, lsr #3
 1432 000c 4364     		str	r3, [r0, #68]
 645:../system/src/gd32f10x/gd32f10x_exmc.c **** }
 1433              		.loc 1 645 1 view .LVU486
 1434 000e 7047     		bx	lr
 1435              		.cfi_endproc
 1436              	.LFE78:
 1438              		.text
 1439              	.Letext0:
 1440              		.file 2 "c:\\users\\dmitriy\\appdata\\roaming\\xpacks\\@xpack-dev-tools\\arm-none-eabi-gcc\\12.3.1
 1441              		.file 3 "../system/inc/cmsis/gd32f10x.h"
 1442              		.file 4 "../system/inc/gd32f10x/gd32f10x_exmc.h"
DEFINED SYMBOLS
                            *ABS*:00000000 gd32f10x_exmc.c
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:19     .text.exmc_norsram_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:25     .text.exmc_norsram_deinit:00000000 exmc_norsram_deinit
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:67     .text.exmc_norsram_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:73     .text.exmc_norsram_init:00000000 exmc_norsram_init
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:291    .text.exmc_norsram_init:000000ec $d
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:296    .text.exmc_norsram_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:302    .text.exmc_norsram_struct_para_init:00000000 exmc_norsram_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:425    .text.exmc_norsram_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:431    .text.exmc_norsram_enable:00000000 exmc_norsram_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:456    .text.exmc_norsram_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:462    .text.exmc_norsram_disable:00000000 exmc_norsram_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:487    .text.exmc_nand_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:493    .text.exmc_nand_deinit:00000000 exmc_nand_deinit
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:529    .text.exmc_nand_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:535    .text.exmc_nand_init:00000000 exmc_nand_init
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:672    .text.exmc_nand_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:678    .text.exmc_nand_struct_para_init:00000000 exmc_nand_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:756    .text.exmc_nand_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:762    .text.exmc_nand_enable:00000000 exmc_nand_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:790    .text.exmc_nand_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:796    .text.exmc_nand_disable:00000000 exmc_nand_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:824    .text.exmc_nand_ecc_config:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:830    .text.exmc_nand_ecc_config:00000000 exmc_nand_ecc_config
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:879    .text.exmc_ecc_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:885    .text.exmc_ecc_get:00000000 exmc_ecc_get
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:906    .text.exmc_pccard_deinit:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:912    .text.exmc_pccard_deinit:00000000 exmc_pccard_deinit
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:944    .text.exmc_pccard_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:950    .text.exmc_pccard_init:00000000 exmc_pccard_init
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1090   .text.exmc_pccard_struct_para_init:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1096   .text.exmc_pccard_struct_para_init:00000000 exmc_pccard_struct_para_init
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1181   .text.exmc_pccard_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1187   .text.exmc_pccard_enable:00000000 exmc_pccard_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1206   .text.exmc_pccard_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1212   .text.exmc_pccard_disable:00000000 exmc_pccard_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1231   .text.exmc_interrupt_enable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1237   .text.exmc_interrupt_enable:00000000 exmc_interrupt_enable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1260   .text.exmc_interrupt_disable:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1266   .text.exmc_interrupt_disable:00000000 exmc_interrupt_disable
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1289   .text.exmc_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1295   .text.exmc_flag_get:00000000 exmc_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1331   .text.exmc_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1337   .text.exmc_flag_clear:00000000 exmc_flag_clear
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1360   .text.exmc_interrupt_flag_get:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1366   .text.exmc_interrupt_flag_get:00000000 exmc_interrupt_flag_get
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1410   .text.exmc_interrupt_flag_clear:00000000 $t
C:\Users\Dmitriy\AppData\Local\Temp\cc3t0X1Q.s:1416   .text.exmc_interrupt_flag_clear:00000000 exmc_interrupt_flag_clear
                           .group:00000000 wm4.0.3ac34e011645c1b8d95761511e5c0518
                           .group:00000000 wm4.gd32f10x.h.39.34aa79a68d44b3fc31805fff8eeec626
                           .group:00000000 wm4.core_cm3.h.47.f403a0b1a9e3f5bd328e41f4fa5fc23b
                           .group:00000000 wm4.stdintgcc.h.29.6d480f4ba0f60596e88234283d42444f
                           .group:00000000 wm4.core_cmInstr.h.39.c66a1c911732cf6be44e58f2bee25308
                           .group:00000000 wm4.core_cm3.h.155.db3dfdf4b365cc230a717221b218ddd5
                           .group:00000000 wm4.gd32f10x.h.320.528bbe72ec64ad23b6e5473e267247b4
                           .group:00000000 wm4.gd32f10x_adc.h.44.619483e99e32c90a5f7c6ed512bbf95b
                           .group:00000000 wm4.gd32f10x_bkp.h.39.4da6e92b74c7310fa25e26e16145cf9d
                           .group:00000000 wm4.gd32f10x_can.h.41.99143e9b2de50f71c3392eea2d9e706b
                           .group:00000000 wm4.gd32f10x_crc.h.39.4c0c7ace19ba22146d7643de7dde24e0
                           .group:00000000 wm4.gd32f10x_dac.h.39.a3dd044652013a67f3cc1bbd4333b1f5
                           .group:00000000 wm4.gd32f10x_dma.h.40.e0e420e6b56a4398ac3aa49fe3f1eb37
                           .group:00000000 wm4.ieeefp.h.77.0ee3146e9d892bb10bc0066c30189af1
                           .group:00000000 wm4._newlib_version.h.4.6d111ab2e95434b664b53815e5c8ccba
                           .group:00000000 wm4.newlib.h.27.d4bf77c18f14f545101dac22f0b54118
                           .group:00000000 wm4.features.h.22.7877b139107948f7dadcf3660cc79cfd
                           .group:00000000 wm4.config.h.224.10ee1ad185d877c6e334e6581faab44d
                           .group:00000000 wm4._ansi.h.31.de524f58584151836e90d8620a16f8e8
                           .group:00000000 wm4.stdlib.h.13.4ed386f5c1a80d71e72172885d946ef2
                           .group:00000000 wm4.stddef.h.185.882514a1a6169ceba9142f401cbe27c6
                           .group:00000000 wm4.stddef.h.39.f07083f9b666a9e5c52a336c758fdd72
                           .group:00000000 wm4._types.h.20.dd0d04dca3800a0d2a6129b87f3adbb2
                           .group:00000000 wm4.stddef.h.158.5f30652bb2ea05b142c1bbee9108c999
                           .group:00000000 wm4._default_types.h.6.959254cf5f09734ea7516c89e8bb21bd
                           .group:00000000 wm4._types.h.127.3bdfe3ff8ea2d0985b03d9cbe93480e3
                           .group:00000000 wm4.reent.h.17.e292bf8b0bec6c96e131a54347145a30
                           .group:00000000 wm4.lock.h.2.1461d1fff82dffe8bfddc23307f6484f
                           .group:00000000 wm4.reent.h.77.89f7dde66c62b1f1dee32bdb6ab2d544
                           .group:00000000 wm4.cdefs.h.49.f93868eb904b9ca05b5c0257d31128ca
                           .group:00000000 wm4.alloca.h.8.dfc0c703c47ec3e69746825b17d9e66d
                           .group:00000000 wm4.stdlib.h.56.f4862cfbf4363a1db01842d5bdf72c18
                           .group:00000000 wm4.gd32f10x_enet.h.44.638fb20a727f17a9f45c8bef0e4dc155
                           .group:00000000 wm4.gd32f10x_exti.h.39.f641ba5efef75aed967e0eca0d908b22
                           .group:00000000 wm4.gd32f10x_fmc.h.39.7e6aa836f91030dd1ff3782a069962bf
                           .group:00000000 wm4.gd32f10x_gpio.h.39.80b4d0c5aa2b4bb9a76b4f0ed7eb4f37
                           .group:00000000 wm4.gd32f10x_i2c.h.40.8897e5891a1cbe807de60657ffffdeb4
                           .group:00000000 wm4.gd32f10x_fwdgt.h.39.98d7bcc523d52c51b47267d3aa630510
                           .group:00000000 wm4.gd32f10x_dbg.h.40.7f011e3bfaf652db4fef79974773282c
                           .group:00000000 wm4.gd32f10x_misc.h.39.02269a148ed2e3625e137e1efd69eb5b
                           .group:00000000 wm4.gd32f10x_pmu.h.39.74926372d4607639ac6680132fe98aa1
                           .group:00000000 wm4.gd32f10x_rcu.h.39.8a90a017c64bad5f5bd02c211060734d
                           .group:00000000 wm4.gd32f10x_rtc.h.39.8a002d392eec882fcd681ea51f1c73a0
                           .group:00000000 wm4.gd32f10x_sdio.h.39.f2faa8e3b059e0ddee4e4ee996fe3269
                           .group:00000000 wm4.gd32f10x_spi.h.39.902664de8fc67c732b453548a8b810bf
                           .group:00000000 wm4.gd32f10x_timer.h.39.bb5f06befe0b01a2e83ec1dec4ea7722
                           .group:00000000 wm4.gd32f10x_usart.h.39.77325e272b5abf9a7b4cf37f2c34644a
                           .group:00000000 wm4.gd32f10x_wwdgt.h.39.3fa1c00ac1b6c8ed1fb1e9f65bb3835a
                           .group:00000000 wm4.gd32f10x_exmc.h.44.15e2f634ce9fdaedcd8e800dc89a57c5

NO UNDEFINED SYMBOLS
