
*** Running vivado
    with args -log design_1_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_xbar_0.tcl


****** Vivado v2021.2.1 (64-bit)
  **** SW Build 3414424 on Sun Dec 19 10:57:14 MST 2021
  **** IP Build 3405791 on Sun Dec 19 15:54:35 MST 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_xbar_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Latch_v2'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Latch_v3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Interlock_v3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v3/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Trigger_v2/ip_repo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/opt/Xilinx/Projects/Proyecto_TFM/1/ip_repo/Interlock_v2/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top design_1_xbar_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30533
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2799.969 ; gain = 0.000 ; free physical = 208 ; free virtual = 1714
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (2#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (4#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' (5#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (6#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' (6#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (8#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' (9#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (10#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (11#1) [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/synth/design_1_xbar_0.v:59]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[35] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[34] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[33] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[32] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[31] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[30] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[29] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[28] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[27] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[26] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[25] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[24] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[23] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[22] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[21] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[20] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[19] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[18] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[17] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[16] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[15] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[14] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[13] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[12] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[11] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[10] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[9] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[8] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[7] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[6] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[5] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[4] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[3] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[35] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[34] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[33] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[32] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[31] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[30] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[29] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[28] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[27] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[26] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[25] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[24] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[23] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[22] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[21] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[20] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[19] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[18] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[17] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[16] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[15] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[14] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[13] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[12] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[11] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[10] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[9] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[8] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[7] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[6] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[5] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[4] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[3] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[2] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[8] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.969 ; gain = 0.000 ; free physical = 2907 ; free virtual = 4504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.969 ; gain = 0.000 ; free physical = 3043 ; free virtual = 4646
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2799.969 ; gain = 0.000 ; free physical = 3043 ; free virtual = 4646
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2799.969 ; gain = 0.000 ; free physical = 3045 ; free virtual = 4646
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.runs/design_1_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2869.832 ; gain = 0.000 ; free physical = 2961 ; free virtual = 4568
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2869.832 ; gain = 0.000 ; free physical = 2955 ; free virtual = 4561
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2973 ; free virtual = 4619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2977 ; free virtual = 4623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.runs/design_1_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2985 ; free virtual = 4631
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2940 ; free virtual = 4587
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	               75 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input   75 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 44    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.gen/sources_1/bd/design_1/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[11] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[10] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[9] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2914 ; free virtual = 4568
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2651 ; free virtual = 4329
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2670 ; free virtual = 4357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2738 ; free virtual = 4428
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     8|
|3     |LUT3 |    21|
|4     |LUT4 |    85|
|5     |LUT5 |    39|
|6     |LUT6 |    74|
|7     |FDRE |   176|
|8     |FDSE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2791 ; free virtual = 4497
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 94 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2869.832 ; gain = 0.000 ; free physical = 2829 ; free virtual = 4535
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2869.832 ; gain = 69.863 ; free physical = 2829 ; free virtual = 4535
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.832 ; gain = 0.000 ; free physical = 2911 ; free virtual = 4617
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2869.832 ; gain = 0.000 ; free physical = 2847 ; free virtual = 4553
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 1c6daf84
INFO: [Common 17-83] Releasing license: Synthesis
59 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2869.832 ; gain = 69.969 ; free physical = 3046 ; free virtual = 4751
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_xbar_0, cache-ID = ff0db37082117282
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/opt/Xilinx/Projects/Proyecto_TFM/1/Prueba_5/project_1/project_1.runs/design_1_xbar_0_synth_1/design_1_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_xbar_0_utilization_synth.rpt -pb design_1_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jun 11 12:02:55 2024...
