// PTX kernel code for CUDA frb beamformer
// This file has been generated automatically by `frb.jl`.
// Do not modify this file, your changes will be lost.

// PTX CompilerJob of MethodInstance for frb(::Int32, ::Int32, ::Int32, ::Int32, ::CuDeviceVector{Int16x2, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int4x8, 1}, ::CuDeviceVector{Float16x2, 1}, ::CuDeviceVector{Int32, 1}) for sm_86, minthreads=768, blocks_per_sm=1

//
// Generated by LLVM NVPTX Back-End
//

.version 8.2
.target sm_86
.address_size 64

	// .globl	_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE // -- Begin function _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.func gpu_report_exception
(
	.param .b64 gpu_report_exception_param_0
)
.noreturn
{
	trap;
}
.func gpu_signal_exception
(
	.param .align 8 .b8 gpu_signal_exception_param_0[16]
)
.noreturn
{
	trap;
}
.extern .shared .align 32 .b8 shmem[];
.global .align 1 .b8 exception2823[6] = {101, 114, 114, 111, 114, 0};
.global .align 1 .b8 exception1[10] = {101, 120, 99, 101, 112, 116, 105, 111, 110, 0};
                                        // @_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE
.visible .entry _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE(
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0[16],
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3,
	.param .u32 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4,
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8[32],
	.param .align 8 .b8 _Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9[32]
)
.reqntid 768, 1, 1
.minnctapersm 1
{
	.reg .pred 	%p<276>;
	.reg .b16 	%rs<249>;
	.reg .b32 	%r<3736>;
	.reg .f32 	%f<787>;
	.reg .b64 	%rd<293>;

// %bb.0:                               // %conversion
	ld.param.u32 	%r310, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0+8];
	ld.param.u64 	%rd40, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_0];
	// begin inline asm
	mov.u32 %r315, %dynamic_smem_size;
	// end inline asm
	setp.gt.u32 	%p3, %r315, 76895;
	@%p3 bra 	$L__BB0_2;
	bra.uni 	$L__BB0_1;
$L__BB0_2:                              // %L16
	ld.param.u64 	%rd41, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_9];
	ld.param.u32 	%r311, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_1];
	mov.u32 	%r1, %tid.x;
	mov.u32 	%r2, %tid.y;
	shl.b32 	%r3, %r2, 5;
	mov.u32 	%r4, %ctaid.x;
	or.b32  	%r316, %r3, %r1;
	mad.lo.s32 	%r317, %r4, 768, %r316;
	mul.wide.u32 	%rd47, %r317, 4;
	add.s64 	%rd5, %rd41, %rd47;
	mov.u32 	%r318, 1;
	st.global.u32 	[%rd5], %r318;
	setp.lt.s32 	%p4, %r311, 0;
	@%p4 bra 	$L__BB0_6;
// %bb.3:                               // %L117
	ld.param.u32 	%r312, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_2];
	setp.lt.s32 	%p5, %r312, %r311;
	setp.gt.s32 	%p6, %r312, 2048;
	or.pred  	%p7, %p5, %p6;
	@%p7 bra 	$L__BB0_6;
// %bb.4:                               // %L127
	ld.param.u32 	%r313, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_3];
	sub.s32 	%r5, %r312, %r311;
	mad.lo.s32 	%r319, %r5, -1431655765, 715827872;
	shf.r.wrap.b32 	%r320, %r319, %r319, 4;
	setp.gt.u32 	%p8, %r320, 89478484;
	setp.lt.s32 	%p9, %r313, 0;
	or.pred  	%p10, %p8, %p9;
	@%p10 bra 	$L__BB0_6;
// %bb.5:                               // %L133
	ld.param.u32 	%r314, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_4];
	setp.ge.s32 	%p11, %r314, %r313;
	setp.lt.s32 	%p12, %r314, 65;
	and.pred  	%p13, %p11, %p12;
	@%p13 bra 	$L__BB0_167;
	bra.uni 	$L__BB0_6;
$L__BB0_167:                            // %pass51
	sub.s32 	%r321, %r314, %r313;
	mul.hi.s32 	%r322, %r5, 1717986919;
	shr.u32 	%r323, %r322, 31;
	shr.s32 	%r324, %r322, 4;
	add.s32 	%r325, %r324, %r323;
	setp.ne.s32 	%p14, %r321, %r325;
	@%p14 bra 	$L__BB0_6;
// %bb.168:                             // %pass102
	and.b32  	%r220, %r1, 3;
	shr.u32 	%r221, %r1, 2;
	mul.lo.s32 	%r326, %r220, %r221;
	and.b32  	%r327, %r326, 7;
	cvt.rn.f32.s32 	%f201, %r327;
	mov.f32 	%f202, 0f40800000;
	div.approx.f32 	%f169, %f201, %f202;
	abs.f32 	%f785, %f169;
	setp.lt.f32 	%p15, %f785, 0f40000000;
	setp.gtu.f32 	%p275, %f785, 0f4B800000;
	mov.f32 	%f781, %f785;
	@%p15 bra 	$L__BB0_180;
// %bb.169:
	@%p275 bra 	$L__BB0_176;
	bra.uni 	$L__BB0_170;
$L__BB0_176:
	mov.b32 	%r223, %f785;
	and.b32  	%r328, %r223, 8388607;
	or.b32  	%r3731, %r328, 1065353216;
	mov.b32 	%f780, %r3731;
	add.s32 	%r329, %r223, -1073741824;
	and.b32  	%r3732, %r329, -8388608;
	setp.eq.s32 	%p22, %r3732, 0;
	@%p22 bra 	$L__BB0_179;
// %bb.177:                             // %__nv_fmaf_rn.exit4.i.i.i.preheader
	mov.f32 	%f212, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f211,%f212;
	// end inline asm
$L__BB0_178:                            // %__nv_fmaf_rn.exit4.i.i.i
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r330, %r3732, 192937984;
	add.s32 	%r331, %r3731, %r330;
	mov.b32 	%f213, %r331;
	mul.f32 	%f214, %f211, %f213;
	sub.f32 	%f215, %f213, %f214;
	fma.rn.f32 	%f216, %f215, %f211, %f214;
	sub.f32 	%f217, %f213, %f216;
	fma.rz.f32 	%f218, %f217, %f211, %f216;
	cvt.rzi.f32.f32 	%f219, %f218;
	sub.f32 	%f780, %f213, %f219;
	sub.s32 	%r3732, %r3732, %r330;
	mov.b32 	%r3731, %f780;
	setp.ne.s32 	%p23, %r3732, 0;
	setp.ne.s32 	%p24, %r3731, 0;
	and.pred  	%p25, %p23, %p24;
	@%p25 bra 	$L__BB0_178;
$L__BB0_179:                            // %__internal_fmodf_slowpath_mod.exit.i.i
	setp.gt.u32 	%p26, %r223, 2139095039;
	selp.f32 	%f220, 0f7FFFFFFF, 0f4B800000, %p26;
	mul.f32 	%f221, %f780, 0f34000000;
	mul.f32 	%f781, %f220, %f221;
	bra.uni 	$L__BB0_180;
$L__BB0_170:                            // %__nv_fast_fdividef.exit.i.i.i
	mov.f32 	%f203, 0f40000000;
	div.approx.f32 	%f204, %f785, %f203;
	cvt.rzi.f32.f32 	%f779, %f204;
	fma.rn.f32 	%f172, %f779, 0fC0000000, %f785;
	mov.b32 	%r222, %f172;
	setp.lt.u32 	%p17, %r222, 1073741824;
	@%p17 bra 	$L__BB0_175;
// %bb.171:
	setp.lt.u32 	%p18, %r222, -2147483647;
	@%p18 bra 	$L__BB0_173;
// %bb.172:
	add.f32 	%f209, %f779, 0fBF800000;
	setp.lt.f32 	%p21, %f172, 0fC0000000;
	add.f32 	%f210, %f209, 0fBF800000;
	selp.f32 	%f779, %f210, %f209, %p21;
	bra.uni 	$L__BB0_175;
$L__BB0_173:
	add.f32 	%f779, %f779, 0f3F800000;
	setp.ltu.f32 	%p19, %f172, 0f40800000;
	@%p19 bra 	$L__BB0_175;
// %bb.174:                             // %__nv_fmaf_rn.exit.i.i.i
	add.f32 	%f205, %f779, 0f3F800000;
	fma.rn.f32 	%f207, %f203, 0fC0400000, %f172;
	setp.ge.f32 	%p20, %f207, 0f00000000;
	add.f32 	%f208, %f205, 0f3F800000;
	selp.f32 	%f779, %f208, %f205, %p20;
$L__BB0_175:                            // %__internal_fmodf_fastpath_quot.exit.i.i
	fma.rn.f32 	%f781, %f779, 0fC0000000, %f785;
$L__BB0_180:                            // %__internal_fmodf_kernel.exit.i
	abs.f32 	%f222, %f781;
	setp.gtu.f32 	%p27, %f222, 0f7F800000;
	mov.b32 	%r332, %f169;
	and.b32  	%r230, %r332, -2147483648;
	@%p27 bra 	$L__BB0_182;
// %bb.181:
	mov.b32 	%r333, %f781;
	or.b32  	%r334, %r230, %r333;
	mov.b32 	%f781, %r334;
$L__BB0_182:                            // %__nv_fmodf.exit
	add.f32 	%f224, %f781, %f781;
	mov.b32 	%r341, %f224;
	and.b32  	%r342, %r341, -2147483648;
	or.b32  	%r343, %r342, 1056964608;
	mov.b32 	%f225, %r343;
	add.f32 	%f226, %f224, %f225;
	cvt.rzi.f32.f32 	%f227, %f226;
	abs.f32 	%f228, %f224;
	setp.gt.f32 	%p28, %f228, 0f4B000000;
	selp.f32 	%f229, %f224, %f227, %p28;
	cvt.rzi.f32.f32 	%f230, %f224;
	setp.lt.f32 	%p29, %f228, 0f3F000000;
	selp.f32 	%f231, %f230, %f229, %p29;
	fma.rn.f32 	%f232, %f231, 0fBF000000, %f781;
	mul.f32 	%f233, %f232, %f232;
	fma.rn.f32 	%f234, %f233, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f235, %f233, 0f3E684E12, 0fBFAAD2E0;
	mov.f32 	%f223, 0f00000000;
	shl.b32 	%r233, %r1, 1;
	and.b32  	%r234, %r233, 6;
	or.b32  	%r235, %r234, 1;
	setp.eq.s32 	%p35, %r234, 6;
	mov.f32 	%f729, 0f41C00000;
	mul.lo.s32 	%r3628, %r234, %r221;
	mov.f32 	%f735, %f223;
	mov.f32 	%f736, %f223;
	@%p35 bra 	$L__BB0_22;
// %bb.7:                               // %L340
	cvt.u16.u32 	%rs1, %r3628;
	and.b16  	%rs2, %rs1, 255;
	mul.lo.s16 	%rs3, %rs2, 171;
	shr.u16 	%rs4, %rs3, 13;
	mul.lo.s16 	%rs5, %rs4, 48;
	sub.s16 	%rs6, %rs1, %rs5;
	and.b16  	%rs7, %rs6, 255;
	cvt.rn.f32.u16 	%f255, %rs7;
	div.approx.f32 	%f1, %f255, %f729;
	abs.f32 	%f733, %f1;
	setp.lt.f32 	%p36, %f733, 0f40000000;
	@%p36 bra 	$L__BB0_19;
// %bb.8:
	setp.gtu.f32 	%p37, %f733, 0f4B800000;
	@%p37 bra 	$L__BB0_15;
	bra.uni 	$L__BB0_9;
$L__BB0_15:
	mov.b32 	%r7, %f733;
	and.b32  	%r350, %r7, 8388607;
	or.b32  	%r3632, %r350, 1065353216;
	mov.b32 	%f732, %r3632;
	add.s32 	%r351, %r7, -1073741824;
	and.b32  	%r3633, %r351, -8388608;
	setp.eq.s32 	%p43, %r3633, 0;
	@%p43 bra 	$L__BB0_18;
// %bb.16:                              // %__nv_fmaf_rn.exit4.i.i.i991.preheader
	mov.f32 	%f266, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f265,%f266;
	// end inline asm
$L__BB0_17:                             // %__nv_fmaf_rn.exit4.i.i.i991
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r352, %r3633, 192937984;
	add.s32 	%r353, %r3632, %r352;
	mov.b32 	%f267, %r353;
	mul.f32 	%f268, %f265, %f267;
	sub.f32 	%f269, %f267, %f268;
	fma.rn.f32 	%f270, %f269, %f265, %f268;
	sub.f32 	%f271, %f267, %f270;
	fma.rz.f32 	%f272, %f271, %f265, %f270;
	cvt.rzi.f32.f32 	%f273, %f272;
	sub.f32 	%f732, %f267, %f273;
	sub.s32 	%r3633, %r3633, %r352;
	mov.b32 	%r3632, %f732;
	setp.ne.s32 	%p44, %r3633, 0;
	setp.ne.s32 	%p45, %r3632, 0;
	and.pred  	%p46, %p44, %p45;
	@%p46 bra 	$L__BB0_17;
$L__BB0_18:                             // %__internal_fmodf_slowpath_mod.exit.i.i993
	setp.gt.u32 	%p47, %r7, 2139095039;
	selp.f32 	%f274, 0f7FFFFFFF, 0f4B800000, %p47;
	mul.f32 	%f275, %f732, 0f34000000;
	mul.f32 	%f733, %f274, %f275;
	bra.uni 	$L__BB0_19;
$L__BB0_9:                              // %__nv_fast_fdividef.exit.i.i.i970
	mov.f32 	%f257, 0f40000000;
	div.approx.f32 	%f258, %f733, %f257;
	cvt.rzi.f32.f32 	%f731, %f258;
	fma.rn.f32 	%f4, %f731, 0fC0000000, %f733;
	mov.b32 	%r6, %f4;
	setp.lt.u32 	%p38, %r6, 1073741824;
	@%p38 bra 	$L__BB0_14;
// %bb.10:
	setp.lt.u32 	%p39, %r6, -2147483647;
	@%p39 bra 	$L__BB0_12;
// %bb.11:
	add.f32 	%f263, %f731, 0fBF800000;
	setp.lt.f32 	%p42, %f4, 0fC0000000;
	add.f32 	%f264, %f263, 0fBF800000;
	selp.f32 	%f731, %f264, %f263, %p42;
	bra.uni 	$L__BB0_14;
$L__BB0_12:
	add.f32 	%f731, %f731, 0f3F800000;
	setp.ltu.f32 	%p40, %f4, 0f40800000;
	@%p40 bra 	$L__BB0_14;
// %bb.13:                              // %__nv_fmaf_rn.exit.i.i.i974
	add.f32 	%f259, %f731, 0f3F800000;
	fma.rn.f32 	%f261, %f257, 0fC0400000, %f4;
	setp.ge.f32 	%p41, %f261, 0f00000000;
	add.f32 	%f262, %f259, 0f3F800000;
	selp.f32 	%f731, %f262, %f259, %p41;
$L__BB0_14:                             // %__internal_fmodf_fastpath_quot.exit.i.i977
	fma.rn.f32 	%f733, %f731, 0fC0000000, %f733;
$L__BB0_19:                             // %__internal_fmodf_kernel.exit.i996
	abs.f32 	%f276, %f733;
	setp.gtu.f32 	%p48, %f276, 0f7F800000;
	@%p48 bra 	$L__BB0_21;
// %bb.20:
	mov.b32 	%r354, %f1;
	and.b32  	%r355, %r354, -2147483648;
	mov.b32 	%r356, %f733;
	or.b32  	%r357, %r355, %r356;
	mov.b32 	%f733, %r357;
$L__BB0_21:                             // %__nv_fmodf.exit997
	add.f32 	%f277, %f733, %f733;
	mov.b32 	%r358, %f277;
	and.b32  	%r359, %r358, -2147483648;
	or.b32  	%r360, %r359, 1056964608;
	mov.b32 	%f278, %r360;
	add.f32 	%f279, %f277, %f278;
	cvt.rzi.f32.f32 	%f280, %f279;
	abs.f32 	%f281, %f277;
	setp.gt.f32 	%p49, %f281, 0f4B000000;
	selp.f32 	%f282, %f277, %f280, %p49;
	cvt.rzi.f32.f32 	%f283, %f277;
	setp.lt.f32 	%p50, %f281, 0f3F000000;
	selp.f32 	%f284, %f283, %f282, %p50;
	cvt.rzi.s32.f32 	%r361, %f284;
	fma.rn.f32 	%f285, %f284, 0fBF000000, %f733;
	mul.f32 	%f286, %f285, %f285;
	fma.rn.f32 	%f287, %f286, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f288, %f286, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f289, %f287, %f286, 0fC0A55DF6;
	fma.rn.f32 	%f290, %f288, %f286, 0f4081E0CF;
	fma.rn.f32 	%f291, %f286, %f285, 0f00000000;
	fma.rn.f32 	%f292, %f290, %f286, 0fC09DE9E6;
	fma.rn.f32 	%f293, %f289, %f291, 0f00000000;
	fma.rn.f32 	%f294, %f292, %f286, 0f3F800000;
	fma.rn.f32 	%f295, %f285, 0f40490FDB, %f293;
	and.b32  	%r362, %r361, 1;
	setp.eq.b32 	%p51, %r362, 1;
	selp.f32 	%f296, %f294, %f295, %p51;
	selp.f32 	%f297, %f295, %f294, %p51;
	and.b32  	%r363, %r361, 2;
	setp.eq.s32 	%p52, %r363, 0;
	neg.f32 	%f298, %f296;
	selp.f32 	%f299, %f296, %f298, %p52;
	add.s32 	%r364, %r361, 1;
	and.b32  	%r365, %r364, 2;
	setp.eq.s32 	%p53, %r365, 0;
	mov.f32 	%f300, 0f00000000;
	sub.f32 	%f301, %f300, %f297;
	selp.f32 	%f302, %f297, %f301, %p53;
	cvt.rzi.f32.f32 	%f303, %f733;
	setp.eq.f32 	%p54, %f303, %f733;
	mul.f32 	%f304, %f733, 0f00000000;
	selp.f32 	%f736, %f304, %f299, %p54;
	abs.f32 	%f305, %f733;
	setp.gt.f32 	%p55, %f305, 0f4B800000;
	add.f32 	%f306, %f736, 0f3F800000;
	selp.f32 	%f735, %f306, %f302, %p55;
$L__BB0_22:                             // %L374
	cvt.rzi.s32.f32 	%r344, %f231;
	fma.rn.f32 	%f236, %f234, %f233, 0fC0A55DF6;
	fma.rn.f32 	%f237, %f235, %f233, 0f4081E0CF;
	fma.rn.f32 	%f238, %f233, %f232, 0f00000000;
	setp.gt.u32 	%p56, %r235, 5;
	mul.lo.s32 	%r3629, %r235, %r221;
	mov.f32 	%f741, %f223;
	mov.f32 	%f742, %f223;
	@%p56 bra 	$L__BB0_38;
// %bb.23:                              // %L378
	mul.hi.u32 	%r367, %r3629, -1431655765;
	shr.u32 	%r368, %r367, 5;
	mul.lo.s32 	%r369, %r368, 48;
	sub.s32 	%r370, %r3629, %r369;
	cvt.rn.f32.s32 	%f308, %r370;
	div.approx.f32 	%f22, %f308, %f729;
	abs.f32 	%f739, %f22;
	setp.lt.f32 	%p57, %f739, 0f40000000;
	@%p57 bra 	$L__BB0_35;
// %bb.24:
	setp.gtu.f32 	%p58, %f739, 0f4B800000;
	@%p58 bra 	$L__BB0_31;
	bra.uni 	$L__BB0_25;
$L__BB0_31:
	mov.b32 	%r15, %f739;
	and.b32  	%r371, %r15, 8388607;
	or.b32  	%r3634, %r371, 1065353216;
	mov.b32 	%f738, %r3634;
	add.s32 	%r372, %r15, -1073741824;
	and.b32  	%r3635, %r372, -8388608;
	setp.eq.s32 	%p64, %r3635, 0;
	@%p64 bra 	$L__BB0_34;
// %bb.32:                              // %__nv_fmaf_rn.exit4.i.i.i1022.preheader
	mov.f32 	%f319, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f318,%f319;
	// end inline asm
$L__BB0_33:                             // %__nv_fmaf_rn.exit4.i.i.i1022
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r373, %r3635, 192937984;
	add.s32 	%r374, %r3634, %r373;
	mov.b32 	%f320, %r374;
	mul.f32 	%f321, %f318, %f320;
	sub.f32 	%f322, %f320, %f321;
	fma.rn.f32 	%f323, %f322, %f318, %f321;
	sub.f32 	%f324, %f320, %f323;
	fma.rz.f32 	%f325, %f324, %f318, %f323;
	cvt.rzi.f32.f32 	%f326, %f325;
	sub.f32 	%f738, %f320, %f326;
	sub.s32 	%r3635, %r3635, %r373;
	mov.b32 	%r3634, %f738;
	setp.ne.s32 	%p65, %r3635, 0;
	setp.ne.s32 	%p66, %r3634, 0;
	and.pred  	%p67, %p65, %p66;
	@%p67 bra 	$L__BB0_33;
$L__BB0_34:                             // %__internal_fmodf_slowpath_mod.exit.i.i1024
	setp.gt.u32 	%p68, %r15, 2139095039;
	selp.f32 	%f327, 0f7FFFFFFF, 0f4B800000, %p68;
	mul.f32 	%f328, %f738, 0f34000000;
	mul.f32 	%f739, %f327, %f328;
	bra.uni 	$L__BB0_35;
$L__BB0_25:                             // %__nv_fast_fdividef.exit.i.i.i1001
	mov.f32 	%f310, 0f40000000;
	div.approx.f32 	%f311, %f739, %f310;
	cvt.rzi.f32.f32 	%f737, %f311;
	fma.rn.f32 	%f25, %f737, 0fC0000000, %f739;
	mov.b32 	%r14, %f25;
	setp.lt.u32 	%p59, %r14, 1073741824;
	@%p59 bra 	$L__BB0_30;
// %bb.26:
	setp.lt.u32 	%p60, %r14, -2147483647;
	@%p60 bra 	$L__BB0_28;
// %bb.27:
	add.f32 	%f316, %f737, 0fBF800000;
	setp.lt.f32 	%p63, %f25, 0fC0000000;
	add.f32 	%f317, %f316, 0fBF800000;
	selp.f32 	%f737, %f317, %f316, %p63;
	bra.uni 	$L__BB0_30;
$L__BB0_28:
	add.f32 	%f737, %f737, 0f3F800000;
	setp.ltu.f32 	%p61, %f25, 0f40800000;
	@%p61 bra 	$L__BB0_30;
// %bb.29:                              // %__nv_fmaf_rn.exit.i.i.i1005
	add.f32 	%f312, %f737, 0f3F800000;
	fma.rn.f32 	%f314, %f310, 0fC0400000, %f25;
	setp.ge.f32 	%p62, %f314, 0f00000000;
	add.f32 	%f315, %f312, 0f3F800000;
	selp.f32 	%f737, %f315, %f312, %p62;
$L__BB0_30:                             // %__internal_fmodf_fastpath_quot.exit.i.i1008
	fma.rn.f32 	%f739, %f737, 0fC0000000, %f739;
$L__BB0_35:                             // %__internal_fmodf_kernel.exit.i1027
	abs.f32 	%f329, %f739;
	setp.gtu.f32 	%p69, %f329, 0f7F800000;
	@%p69 bra 	$L__BB0_37;
// %bb.36:
	mov.b32 	%r375, %f22;
	and.b32  	%r376, %r375, -2147483648;
	mov.b32 	%r377, %f739;
	or.b32  	%r378, %r376, %r377;
	mov.b32 	%f739, %r378;
$L__BB0_37:                             // %__nv_fmodf.exit1028
	add.f32 	%f330, %f739, %f739;
	mov.b32 	%r379, %f330;
	and.b32  	%r380, %r379, -2147483648;
	or.b32  	%r381, %r380, 1056964608;
	mov.b32 	%f331, %r381;
	add.f32 	%f332, %f330, %f331;
	cvt.rzi.f32.f32 	%f333, %f332;
	abs.f32 	%f334, %f330;
	setp.gt.f32 	%p70, %f334, 0f4B000000;
	selp.f32 	%f335, %f330, %f333, %p70;
	cvt.rzi.f32.f32 	%f336, %f330;
	setp.lt.f32 	%p71, %f334, 0f3F000000;
	selp.f32 	%f337, %f336, %f335, %p71;
	cvt.rzi.s32.f32 	%r382, %f337;
	fma.rn.f32 	%f338, %f337, 0fBF000000, %f739;
	mul.f32 	%f339, %f338, %f338;
	fma.rn.f32 	%f340, %f339, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f341, %f339, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f342, %f340, %f339, 0fC0A55DF6;
	fma.rn.f32 	%f343, %f341, %f339, 0f4081E0CF;
	fma.rn.f32 	%f344, %f339, %f338, 0f00000000;
	fma.rn.f32 	%f345, %f343, %f339, 0fC09DE9E6;
	fma.rn.f32 	%f346, %f342, %f344, 0f00000000;
	fma.rn.f32 	%f347, %f345, %f339, 0f3F800000;
	fma.rn.f32 	%f348, %f338, 0f40490FDB, %f346;
	and.b32  	%r383, %r382, 1;
	setp.eq.b32 	%p72, %r383, 1;
	selp.f32 	%f349, %f347, %f348, %p72;
	selp.f32 	%f350, %f348, %f347, %p72;
	and.b32  	%r384, %r382, 2;
	setp.eq.s32 	%p73, %r384, 0;
	neg.f32 	%f351, %f349;
	selp.f32 	%f352, %f349, %f351, %p73;
	add.s32 	%r385, %r382, 1;
	and.b32  	%r386, %r385, 2;
	setp.eq.s32 	%p74, %r386, 0;
	mov.f32 	%f353, 0f00000000;
	sub.f32 	%f354, %f353, %f350;
	selp.f32 	%f355, %f350, %f354, %p74;
	cvt.rzi.f32.f32 	%f356, %f739;
	setp.eq.f32 	%p75, %f356, %f739;
	mul.f32 	%f357, %f739, 0f00000000;
	selp.f32 	%f742, %f357, %f352, %p75;
	abs.f32 	%f358, %f739;
	setp.gt.f32 	%p76, %f358, 0f4B800000;
	add.f32 	%f359, %f742, 0f3F800000;
	selp.f32 	%f741, %f359, %f355, %p76;
$L__BB0_38:                             // %L412
	fma.rn.f32 	%f239, %f237, %f233, 0fC09DE9E6;
	fma.rn.f32 	%f240, %f236, %f238, 0f00000000;
	and.b32  	%r345, %r344, 1;
	setp.gt.u32 	%p78, %r1, 23;
	or.pred  	%p1, %p35, %p78;
	mov.f32 	%f730, 0f40400000;
	mov.f32 	%f747, %f223;
	mov.f32 	%f748, %f223;
	@%p1 bra 	$L__BB0_54;
// %bb.39:                              // %L450
	cvt.u16.u32 	%rs8, %r3628;
	and.b16  	%rs9, %rs8, 255;
	mul.lo.s16 	%rs10, %rs9, 171;
	shr.u16 	%rs11, %rs10, 10;
	mul.lo.s16 	%rs12, %rs11, 6;
	sub.s16 	%rs13, %rs8, %rs12;
	and.b16  	%rs14, %rs13, 255;
	cvt.rn.f32.u16 	%f361, %rs14;
	div.approx.f32 	%f43, %f361, %f730;
	abs.f32 	%f745, %f43;
	setp.lt.f32 	%p79, %f745, 0f40000000;
	@%p79 bra 	$L__BB0_51;
// %bb.40:
	setp.gtu.f32 	%p80, %f745, 0f4B800000;
	@%p80 bra 	$L__BB0_47;
	bra.uni 	$L__BB0_41;
$L__BB0_47:
	mov.b32 	%r25, %f745;
	and.b32  	%r394, %r25, 8388607;
	or.b32  	%r3636, %r394, 1065353216;
	mov.b32 	%f744, %r3636;
	add.s32 	%r395, %r25, -1073741824;
	and.b32  	%r3637, %r395, -8388608;
	setp.eq.s32 	%p86, %r3637, 0;
	@%p86 bra 	$L__BB0_50;
// %bb.48:                              // %__nv_fmaf_rn.exit4.i.i.i1053.preheader
	mov.f32 	%f372, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f371,%f372;
	// end inline asm
$L__BB0_49:                             // %__nv_fmaf_rn.exit4.i.i.i1053
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r396, %r3637, 192937984;
	add.s32 	%r397, %r3636, %r396;
	mov.b32 	%f373, %r397;
	mul.f32 	%f374, %f371, %f373;
	sub.f32 	%f375, %f373, %f374;
	fma.rn.f32 	%f376, %f375, %f371, %f374;
	sub.f32 	%f377, %f373, %f376;
	fma.rz.f32 	%f378, %f377, %f371, %f376;
	cvt.rzi.f32.f32 	%f379, %f378;
	sub.f32 	%f744, %f373, %f379;
	sub.s32 	%r3637, %r3637, %r396;
	mov.b32 	%r3636, %f744;
	setp.ne.s32 	%p87, %r3637, 0;
	setp.ne.s32 	%p88, %r3636, 0;
	and.pred  	%p89, %p87, %p88;
	@%p89 bra 	$L__BB0_49;
$L__BB0_50:                             // %__internal_fmodf_slowpath_mod.exit.i.i1055
	setp.gt.u32 	%p90, %r25, 2139095039;
	selp.f32 	%f380, 0f7FFFFFFF, 0f4B800000, %p90;
	mul.f32 	%f381, %f744, 0f34000000;
	mul.f32 	%f745, %f380, %f381;
	bra.uni 	$L__BB0_51;
$L__BB0_41:                             // %__nv_fast_fdividef.exit.i.i.i1032
	mov.f32 	%f363, 0f40000000;
	div.approx.f32 	%f364, %f745, %f363;
	cvt.rzi.f32.f32 	%f743, %f364;
	fma.rn.f32 	%f46, %f743, 0fC0000000, %f745;
	mov.b32 	%r24, %f46;
	setp.lt.u32 	%p81, %r24, 1073741824;
	@%p81 bra 	$L__BB0_46;
// %bb.42:
	setp.lt.u32 	%p82, %r24, -2147483647;
	@%p82 bra 	$L__BB0_44;
// %bb.43:
	add.f32 	%f369, %f743, 0fBF800000;
	setp.lt.f32 	%p85, %f46, 0fC0000000;
	add.f32 	%f370, %f369, 0fBF800000;
	selp.f32 	%f743, %f370, %f369, %p85;
	bra.uni 	$L__BB0_46;
$L__BB0_44:
	add.f32 	%f743, %f743, 0f3F800000;
	setp.ltu.f32 	%p83, %f46, 0f40800000;
	@%p83 bra 	$L__BB0_46;
// %bb.45:                              // %__nv_fmaf_rn.exit.i.i.i1036
	add.f32 	%f365, %f743, 0f3F800000;
	fma.rn.f32 	%f367, %f363, 0fC0400000, %f46;
	setp.ge.f32 	%p84, %f367, 0f00000000;
	add.f32 	%f368, %f365, 0f3F800000;
	selp.f32 	%f743, %f368, %f365, %p84;
$L__BB0_46:                             // %__internal_fmodf_fastpath_quot.exit.i.i1039
	fma.rn.f32 	%f745, %f743, 0fC0000000, %f745;
$L__BB0_51:                             // %__internal_fmodf_kernel.exit.i1058
	abs.f32 	%f382, %f745;
	setp.gtu.f32 	%p91, %f382, 0f7F800000;
	@%p91 bra 	$L__BB0_53;
// %bb.52:
	mov.b32 	%r398, %f43;
	and.b32  	%r399, %r398, -2147483648;
	mov.b32 	%r400, %f745;
	or.b32  	%r401, %r399, %r400;
	mov.b32 	%f745, %r401;
$L__BB0_53:                             // %__nv_fmodf.exit1059
	add.f32 	%f383, %f745, %f745;
	mov.b32 	%r402, %f383;
	and.b32  	%r403, %r402, -2147483648;
	or.b32  	%r404, %r403, 1056964608;
	mov.b32 	%f384, %r404;
	add.f32 	%f385, %f383, %f384;
	cvt.rzi.f32.f32 	%f386, %f385;
	abs.f32 	%f387, %f383;
	setp.gt.f32 	%p92, %f387, 0f4B000000;
	selp.f32 	%f388, %f383, %f386, %p92;
	cvt.rzi.f32.f32 	%f389, %f383;
	setp.lt.f32 	%p93, %f387, 0f3F000000;
	selp.f32 	%f390, %f389, %f388, %p93;
	cvt.rzi.s32.f32 	%r405, %f390;
	fma.rn.f32 	%f391, %f390, 0fBF000000, %f745;
	mul.f32 	%f392, %f391, %f391;
	fma.rn.f32 	%f393, %f392, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f394, %f392, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f395, %f393, %f392, 0fC0A55DF6;
	fma.rn.f32 	%f396, %f394, %f392, 0f4081E0CF;
	fma.rn.f32 	%f397, %f392, %f391, 0f00000000;
	fma.rn.f32 	%f398, %f396, %f392, 0fC09DE9E6;
	fma.rn.f32 	%f399, %f395, %f397, 0f00000000;
	fma.rn.f32 	%f400, %f398, %f392, 0f3F800000;
	fma.rn.f32 	%f401, %f391, 0f40490FDB, %f399;
	and.b32  	%r406, %r405, 1;
	setp.eq.b32 	%p94, %r406, 1;
	selp.f32 	%f402, %f400, %f401, %p94;
	selp.f32 	%f403, %f401, %f400, %p94;
	and.b32  	%r407, %r405, 2;
	setp.eq.s32 	%p95, %r407, 0;
	neg.f32 	%f404, %f402;
	selp.f32 	%f405, %f402, %f404, %p95;
	add.s32 	%r408, %r405, 1;
	and.b32  	%r409, %r408, 2;
	setp.eq.s32 	%p96, %r409, 0;
	mov.f32 	%f406, 0f00000000;
	sub.f32 	%f407, %f406, %f403;
	selp.f32 	%f408, %f403, %f407, %p96;
	cvt.rzi.f32.f32 	%f409, %f745;
	setp.eq.f32 	%p97, %f409, %f745;
	mul.f32 	%f410, %f745, 0f00000000;
	selp.f32 	%f748, %f410, %f405, %p97;
	abs.f32 	%f411, %f745;
	setp.gt.f32 	%p98, %f411, 0f4B800000;
	add.f32 	%f412, %f748, 0f3F800000;
	selp.f32 	%f747, %f412, %f408, %p98;
$L__BB0_54:                             // %L484
	fma.rn.f32 	%f241, %f239, %f233, 0f3F800000;
	fma.rn.f32 	%f242, %f232, 0f40490FDB, %f240;
	setp.eq.b32 	%p30, %r345, 1;
	or.pred  	%p2, %p56, %p78;
	mov.f32 	%f753, %f223;
	mov.f32 	%f754, %f223;
	@%p2 bra 	$L__BB0_70;
// %bb.55:                              // %L492
	mul.hi.u32 	%r411, %r3629, -1431655765;
	shr.u32 	%r412, %r411, 2;
	mul.lo.s32 	%r413, %r412, 6;
	sub.s32 	%r414, %r3629, %r413;
	cvt.rn.f32.s32 	%f414, %r414;
	div.approx.f32 	%f64, %f414, %f730;
	abs.f32 	%f751, %f64;
	setp.lt.f32 	%p101, %f751, 0f40000000;
	@%p101 bra 	$L__BB0_67;
// %bb.56:
	setp.gtu.f32 	%p102, %f751, 0f4B800000;
	@%p102 bra 	$L__BB0_63;
	bra.uni 	$L__BB0_57;
$L__BB0_63:
	mov.b32 	%r33, %f751;
	and.b32  	%r415, %r33, 8388607;
	or.b32  	%r3638, %r415, 1065353216;
	mov.b32 	%f750, %r3638;
	add.s32 	%r416, %r33, -1073741824;
	and.b32  	%r3639, %r416, -8388608;
	setp.eq.s32 	%p108, %r3639, 0;
	@%p108 bra 	$L__BB0_66;
// %bb.64:                              // %__nv_fmaf_rn.exit4.i.i.i1084.preheader
	mov.f32 	%f425, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f424,%f425;
	// end inline asm
$L__BB0_65:                             // %__nv_fmaf_rn.exit4.i.i.i1084
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r417, %r3639, 192937984;
	add.s32 	%r418, %r3638, %r417;
	mov.b32 	%f426, %r418;
	mul.f32 	%f427, %f424, %f426;
	sub.f32 	%f428, %f426, %f427;
	fma.rn.f32 	%f429, %f428, %f424, %f427;
	sub.f32 	%f430, %f426, %f429;
	fma.rz.f32 	%f431, %f430, %f424, %f429;
	cvt.rzi.f32.f32 	%f432, %f431;
	sub.f32 	%f750, %f426, %f432;
	sub.s32 	%r3639, %r3639, %r417;
	mov.b32 	%r3638, %f750;
	setp.ne.s32 	%p109, %r3639, 0;
	setp.ne.s32 	%p110, %r3638, 0;
	and.pred  	%p111, %p109, %p110;
	@%p111 bra 	$L__BB0_65;
$L__BB0_66:                             // %__internal_fmodf_slowpath_mod.exit.i.i1086
	setp.gt.u32 	%p112, %r33, 2139095039;
	selp.f32 	%f433, 0f7FFFFFFF, 0f4B800000, %p112;
	mul.f32 	%f434, %f750, 0f34000000;
	mul.f32 	%f751, %f433, %f434;
	bra.uni 	$L__BB0_67;
$L__BB0_57:                             // %__nv_fast_fdividef.exit.i.i.i1063
	mov.f32 	%f416, 0f40000000;
	div.approx.f32 	%f417, %f751, %f416;
	cvt.rzi.f32.f32 	%f749, %f417;
	fma.rn.f32 	%f67, %f749, 0fC0000000, %f751;
	mov.b32 	%r32, %f67;
	setp.lt.u32 	%p103, %r32, 1073741824;
	@%p103 bra 	$L__BB0_62;
// %bb.58:
	setp.lt.u32 	%p104, %r32, -2147483647;
	@%p104 bra 	$L__BB0_60;
// %bb.59:
	add.f32 	%f422, %f749, 0fBF800000;
	setp.lt.f32 	%p107, %f67, 0fC0000000;
	add.f32 	%f423, %f422, 0fBF800000;
	selp.f32 	%f749, %f423, %f422, %p107;
	bra.uni 	$L__BB0_62;
$L__BB0_60:
	add.f32 	%f749, %f749, 0f3F800000;
	setp.ltu.f32 	%p105, %f67, 0f40800000;
	@%p105 bra 	$L__BB0_62;
// %bb.61:                              // %__nv_fmaf_rn.exit.i.i.i1067
	add.f32 	%f418, %f749, 0f3F800000;
	fma.rn.f32 	%f420, %f416, 0fC0400000, %f67;
	setp.ge.f32 	%p106, %f420, 0f00000000;
	add.f32 	%f421, %f418, 0f3F800000;
	selp.f32 	%f749, %f421, %f418, %p106;
$L__BB0_62:                             // %__internal_fmodf_fastpath_quot.exit.i.i1070
	fma.rn.f32 	%f751, %f749, 0fC0000000, %f751;
$L__BB0_67:                             // %__internal_fmodf_kernel.exit.i1089
	abs.f32 	%f435, %f751;
	setp.gtu.f32 	%p113, %f435, 0f7F800000;
	@%p113 bra 	$L__BB0_69;
// %bb.68:
	mov.b32 	%r419, %f64;
	and.b32  	%r420, %r419, -2147483648;
	mov.b32 	%r421, %f751;
	or.b32  	%r422, %r420, %r421;
	mov.b32 	%f751, %r422;
$L__BB0_69:                             // %__nv_fmodf.exit1090
	add.f32 	%f436, %f751, %f751;
	mov.b32 	%r423, %f436;
	and.b32  	%r424, %r423, -2147483648;
	or.b32  	%r425, %r424, 1056964608;
	mov.b32 	%f437, %r425;
	add.f32 	%f438, %f436, %f437;
	cvt.rzi.f32.f32 	%f439, %f438;
	abs.f32 	%f440, %f436;
	setp.gt.f32 	%p114, %f440, 0f4B000000;
	selp.f32 	%f441, %f436, %f439, %p114;
	cvt.rzi.f32.f32 	%f442, %f436;
	setp.lt.f32 	%p115, %f440, 0f3F000000;
	selp.f32 	%f443, %f442, %f441, %p115;
	cvt.rzi.s32.f32 	%r426, %f443;
	fma.rn.f32 	%f444, %f443, 0fBF000000, %f751;
	mul.f32 	%f445, %f444, %f444;
	fma.rn.f32 	%f446, %f445, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f447, %f445, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f448, %f446, %f445, 0fC0A55DF6;
	fma.rn.f32 	%f449, %f447, %f445, 0f4081E0CF;
	fma.rn.f32 	%f450, %f445, %f444, 0f00000000;
	fma.rn.f32 	%f451, %f449, %f445, 0fC09DE9E6;
	fma.rn.f32 	%f452, %f448, %f450, 0f00000000;
	fma.rn.f32 	%f453, %f451, %f445, 0f3F800000;
	fma.rn.f32 	%f454, %f444, 0f40490FDB, %f452;
	and.b32  	%r427, %r426, 1;
	setp.eq.b32 	%p116, %r427, 1;
	selp.f32 	%f455, %f453, %f454, %p116;
	selp.f32 	%f456, %f454, %f453, %p116;
	and.b32  	%r428, %r426, 2;
	setp.eq.s32 	%p117, %r428, 0;
	neg.f32 	%f457, %f455;
	selp.f32 	%f458, %f455, %f457, %p117;
	add.s32 	%r429, %r426, 1;
	and.b32  	%r430, %r429, 2;
	setp.eq.s32 	%p118, %r430, 0;
	mov.f32 	%f459, 0f00000000;
	sub.f32 	%f460, %f459, %f456;
	selp.f32 	%f461, %f456, %f460, %p118;
	cvt.rzi.f32.f32 	%f462, %f751;
	setp.eq.f32 	%p119, %f462, %f751;
	mul.f32 	%f463, %f751, 0f00000000;
	selp.f32 	%f754, %f463, %f458, %p119;
	abs.f32 	%f464, %f751;
	setp.gt.f32 	%p120, %f464, 0f4B800000;
	add.f32 	%f465, %f754, 0f3F800000;
	selp.f32 	%f753, %f465, %f461, %p120;
$L__BB0_70:                             // %L526
	selp.f32 	%f243, %f241, %f242, %p30;
	and.b32  	%r346, %r344, 2;
	@%p15 bra 	$L__BB0_190;
// %bb.71:
	@%p275 bra 	$L__BB0_186;
	bra.uni 	$L__BB0_72;
$L__BB0_186:
	mov.b32 	%r237, %f785;
	and.b32  	%r443, %r237, 8388607;
	or.b32  	%r3733, %r443, 1065353216;
	mov.b32 	%f784, %r3733;
	add.s32 	%r444, %r237, -1073741824;
	and.b32  	%r3734, %r444, -8388608;
	setp.eq.s32 	%p128, %r3734, 0;
	@%p128 bra 	$L__BB0_189;
// %bb.187:                             // %__nv_fmaf_rn.exit4.i.i.i1115.preheader
	mov.f32 	%f475, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f474,%f475;
	// end inline asm
$L__BB0_188:                            // %__nv_fmaf_rn.exit4.i.i.i1115
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r445, %r3734, 192937984;
	add.s32 	%r446, %r3733, %r445;
	mov.b32 	%f476, %r446;
	mul.f32 	%f477, %f474, %f476;
	sub.f32 	%f478, %f476, %f477;
	fma.rn.f32 	%f479, %f478, %f474, %f477;
	sub.f32 	%f480, %f476, %f479;
	fma.rz.f32 	%f481, %f480, %f474, %f479;
	cvt.rzi.f32.f32 	%f482, %f481;
	sub.f32 	%f784, %f476, %f482;
	sub.s32 	%r3734, %r3734, %r445;
	mov.b32 	%r3733, %f784;
	setp.ne.s32 	%p129, %r3734, 0;
	setp.ne.s32 	%p130, %r3733, 0;
	and.pred  	%p131, %p129, %p130;
	@%p131 bra 	$L__BB0_188;
$L__BB0_189:                            // %__internal_fmodf_slowpath_mod.exit.i.i1117
	setp.gt.u32 	%p132, %r237, 2139095039;
	selp.f32 	%f483, 0f7FFFFFFF, 0f4B800000, %p132;
	mul.f32 	%f484, %f784, 0f34000000;
	mul.f32 	%f785, %f483, %f484;
	bra.uni 	$L__BB0_190;
$L__BB0_72:                             // %__nv_fast_fdividef.exit.i.i.i1094
	mov.f32 	%f466, 0f40000000;
	div.approx.f32 	%f467, %f785, %f466;
	cvt.rzi.f32.f32 	%f783, %f467;
	fma.rn.f32 	%f187, %f783, 0fC0000000, %f785;
	mov.b32 	%r236, %f187;
	setp.lt.u32 	%p123, %r236, 1073741824;
	@%p123 bra 	$L__BB0_185;
// %bb.73:
	setp.lt.u32 	%p124, %r236, -2147483647;
	@%p124 bra 	$L__BB0_183;
// %bb.74:
	add.f32 	%f472, %f783, 0fBF800000;
	setp.lt.f32 	%p127, %f187, 0fC0000000;
	add.f32 	%f473, %f472, 0fBF800000;
	selp.f32 	%f783, %f473, %f472, %p127;
	bra.uni 	$L__BB0_185;
$L__BB0_183:
	add.f32 	%f783, %f783, 0f3F800000;
	setp.ltu.f32 	%p125, %f187, 0f40800000;
	@%p125 bra 	$L__BB0_185;
// %bb.184:                             // %__nv_fmaf_rn.exit.i.i.i1098
	add.f32 	%f468, %f783, 0f3F800000;
	fma.rn.f32 	%f470, %f466, 0fC0400000, %f187;
	setp.ge.f32 	%p126, %f470, 0f00000000;
	add.f32 	%f471, %f468, 0f3F800000;
	selp.f32 	%f783, %f471, %f468, %p126;
$L__BB0_185:                            // %__internal_fmodf_fastpath_quot.exit.i.i1101
	fma.rn.f32 	%f785, %f783, 0fC0000000, %f785;
$L__BB0_190:                            // %__internal_fmodf_kernel.exit.i1120
	setp.eq.s32 	%p31, %r346, 0;
	neg.f32 	%f245, %f243;
	add.s32 	%r347, %r344, 1;
	cvt.rzi.f32.f32 	%f249, %f781;
	abs.f32 	%f485, %f785;
	setp.gtu.f32 	%p133, %f485, 0f7F800000;
	@%p133 bra 	$L__BB0_192;
// %bb.191:
	mov.b32 	%r447, %f785;
	or.b32  	%r448, %r230, %r447;
	mov.b32 	%f785, %r448;
$L__BB0_192:                            // %__nv_fmodf.exit1121
	selp.f32 	%f244, %f242, %f241, %p30;
	selp.f32 	%f246, %f243, %f245, %p31;
	and.b32  	%r348, %r347, 2;
	setp.eq.f32 	%p33, %f249, %f781;
	mul.f32 	%f250, %f781, 0f00000000;
	add.f32 	%f487, %f785, %f785;
	mov.b32 	%r455, %f487;
	and.b32  	%r456, %r455, -2147483648;
	or.b32  	%r457, %r456, 1056964608;
	mov.b32 	%f488, %r457;
	add.f32 	%f489, %f487, %f488;
	cvt.rzi.f32.f32 	%f490, %f489;
	abs.f32 	%f491, %f487;
	setp.gt.f32 	%p135, %f491, 0f4B000000;
	selp.f32 	%f492, %f487, %f490, %p135;
	cvt.rzi.f32.f32 	%f493, %f487;
	setp.lt.f32 	%p136, %f491, 0f3F000000;
	selp.f32 	%f494, %f493, %f492, %p136;
	cvt.rzi.s32.f32 	%r458, %f494;
	fma.rn.f32 	%f495, %f494, 0fBF000000, %f785;
	mul.f32 	%f496, %f495, %f495;
	fma.rn.f32 	%f497, %f496, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f498, %f496, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f499, %f497, %f496, 0fC0A55DF6;
	fma.rn.f32 	%f500, %f498, %f496, 0f4081E0CF;
	fma.rn.f32 	%f501, %f496, %f495, 0f00000000;
	fma.rn.f32 	%f502, %f500, %f496, 0fC09DE9E6;
	fma.rn.f32 	%f503, %f499, %f501, 0f00000000;
	fma.rn.f32 	%f504, %f502, %f496, 0f3F800000;
	fma.rn.f32 	%f505, %f495, 0f40490FDB, %f503;
	and.b32  	%r459, %r458, 1;
	setp.eq.b32 	%p137, %r459, 1;
	selp.f32 	%f506, %f504, %f505, %p137;
	selp.f32 	%f507, %f505, %f504, %p137;
	and.b32  	%r460, %r458, 2;
	setp.eq.s32 	%p138, %r460, 0;
	neg.f32 	%f508, %f506;
	selp.f32 	%f509, %f506, %f508, %p138;
	add.s32 	%r461, %r458, 1;
	and.b32  	%r462, %r461, 2;
	mov.f32 	%f777, 0f00000000;
	cvt.rzi.f32.f32 	%f512, %f785;
	setp.eq.f32 	%p140, %f512, %f785;
	mul.f32 	%f513, %f785, 0f00000000;
	mov.f32 	%f759, %f777;
	mov.f32 	%f760, %f777;
	@%p35 bra 	$L__BB0_90;
// %bb.75:                              // %L628
	cvt.u16.u32 	%rs15, %r3628;
	and.b16  	%rs16, %rs15, 255;
	mul.lo.s16 	%rs17, %rs16, 171;
	shr.u16 	%rs18, %rs17, 13;
	mul.lo.s16 	%rs19, %rs18, 48;
	sub.s16 	%rs20, %rs15, %rs19;
	and.b16  	%rs21, %rs20, 255;
	cvt.rn.f32.u16 	%f518, %rs21;
	div.approx.f32 	%f85, %f518, %f729;
	abs.f32 	%f757, %f85;
	setp.lt.f32 	%p142, %f757, 0f40000000;
	@%p142 bra 	$L__BB0_87;
// %bb.76:
	setp.gtu.f32 	%p143, %f757, 0f4B800000;
	@%p143 bra 	$L__BB0_83;
	bra.uni 	$L__BB0_77;
$L__BB0_83:
	mov.b32 	%r45, %f757;
	and.b32  	%r464, %r45, 8388607;
	or.b32  	%r3640, %r464, 1065353216;
	mov.b32 	%f756, %r3640;
	add.s32 	%r465, %r45, -1073741824;
	and.b32  	%r3641, %r465, -8388608;
	setp.eq.s32 	%p149, %r3641, 0;
	@%p149 bra 	$L__BB0_86;
// %bb.84:                              // %__nv_fmaf_rn.exit4.i.i.i1146.preheader
	mov.f32 	%f529, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f528,%f529;
	// end inline asm
$L__BB0_85:                             // %__nv_fmaf_rn.exit4.i.i.i1146
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r466, %r3641, 192937984;
	add.s32 	%r467, %r3640, %r466;
	mov.b32 	%f530, %r467;
	mul.f32 	%f531, %f528, %f530;
	sub.f32 	%f532, %f530, %f531;
	fma.rn.f32 	%f533, %f532, %f528, %f531;
	sub.f32 	%f534, %f530, %f533;
	fma.rz.f32 	%f535, %f534, %f528, %f533;
	cvt.rzi.f32.f32 	%f536, %f535;
	sub.f32 	%f756, %f530, %f536;
	sub.s32 	%r3641, %r3641, %r466;
	mov.b32 	%r3640, %f756;
	setp.ne.s32 	%p150, %r3641, 0;
	setp.ne.s32 	%p151, %r3640, 0;
	and.pred  	%p152, %p150, %p151;
	@%p152 bra 	$L__BB0_85;
$L__BB0_86:                             // %__internal_fmodf_slowpath_mod.exit.i.i1148
	setp.gt.u32 	%p153, %r45, 2139095039;
	selp.f32 	%f537, 0f7FFFFFFF, 0f4B800000, %p153;
	mul.f32 	%f538, %f756, 0f34000000;
	mul.f32 	%f757, %f537, %f538;
	bra.uni 	$L__BB0_87;
$L__BB0_77:                             // %__nv_fast_fdividef.exit.i.i.i1125
	mov.f32 	%f520, 0f40000000;
	div.approx.f32 	%f521, %f757, %f520;
	cvt.rzi.f32.f32 	%f755, %f521;
	fma.rn.f32 	%f88, %f755, 0fC0000000, %f757;
	mov.b32 	%r44, %f88;
	setp.lt.u32 	%p144, %r44, 1073741824;
	@%p144 bra 	$L__BB0_82;
// %bb.78:
	setp.lt.u32 	%p145, %r44, -2147483647;
	@%p145 bra 	$L__BB0_80;
// %bb.79:
	add.f32 	%f526, %f755, 0fBF800000;
	setp.lt.f32 	%p148, %f88, 0fC0000000;
	add.f32 	%f527, %f526, 0fBF800000;
	selp.f32 	%f755, %f527, %f526, %p148;
	bra.uni 	$L__BB0_82;
$L__BB0_80:
	add.f32 	%f755, %f755, 0f3F800000;
	setp.ltu.f32 	%p146, %f88, 0f40800000;
	@%p146 bra 	$L__BB0_82;
// %bb.81:                              // %__nv_fmaf_rn.exit.i.i.i1129
	add.f32 	%f522, %f755, 0f3F800000;
	fma.rn.f32 	%f524, %f520, 0fC0400000, %f88;
	setp.ge.f32 	%p147, %f524, 0f00000000;
	add.f32 	%f525, %f522, 0f3F800000;
	selp.f32 	%f755, %f525, %f522, %p147;
$L__BB0_82:                             // %__internal_fmodf_fastpath_quot.exit.i.i1132
	fma.rn.f32 	%f757, %f755, 0fC0000000, %f757;
$L__BB0_87:                             // %__internal_fmodf_kernel.exit.i1151
	abs.f32 	%f539, %f757;
	setp.gtu.f32 	%p154, %f539, 0f7F800000;
	@%p154 bra 	$L__BB0_89;
// %bb.88:
	mov.b32 	%r468, %f85;
	and.b32  	%r469, %r468, -2147483648;
	mov.b32 	%r470, %f757;
	or.b32  	%r471, %r469, %r470;
	mov.b32 	%f757, %r471;
$L__BB0_89:                             // %__nv_fmodf.exit1152
	add.f32 	%f540, %f757, %f757;
	mov.b32 	%r472, %f540;
	and.b32  	%r473, %r472, -2147483648;
	or.b32  	%r474, %r473, 1056964608;
	mov.b32 	%f541, %r474;
	add.f32 	%f542, %f540, %f541;
	cvt.rzi.f32.f32 	%f543, %f542;
	abs.f32 	%f544, %f540;
	setp.gt.f32 	%p155, %f544, 0f4B000000;
	selp.f32 	%f545, %f540, %f543, %p155;
	cvt.rzi.f32.f32 	%f546, %f540;
	setp.lt.f32 	%p156, %f544, 0f3F000000;
	selp.f32 	%f547, %f546, %f545, %p156;
	cvt.rzi.s32.f32 	%r475, %f547;
	fma.rn.f32 	%f548, %f547, 0fBF000000, %f757;
	mul.f32 	%f549, %f548, %f548;
	fma.rn.f32 	%f550, %f549, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f551, %f549, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f552, %f550, %f549, 0fC0A55DF6;
	fma.rn.f32 	%f553, %f551, %f549, 0f4081E0CF;
	fma.rn.f32 	%f554, %f549, %f548, 0f00000000;
	fma.rn.f32 	%f555, %f553, %f549, 0fC09DE9E6;
	fma.rn.f32 	%f556, %f552, %f554, 0f00000000;
	fma.rn.f32 	%f557, %f555, %f549, 0f3F800000;
	fma.rn.f32 	%f558, %f548, 0f40490FDB, %f556;
	and.b32  	%r476, %r475, 1;
	setp.eq.b32 	%p157, %r476, 1;
	selp.f32 	%f559, %f557, %f558, %p157;
	selp.f32 	%f560, %f558, %f557, %p157;
	and.b32  	%r477, %r475, 2;
	setp.eq.s32 	%p158, %r477, 0;
	neg.f32 	%f561, %f559;
	selp.f32 	%f562, %f559, %f561, %p158;
	add.s32 	%r478, %r475, 1;
	and.b32  	%r479, %r478, 2;
	setp.eq.s32 	%p159, %r479, 0;
	mov.f32 	%f563, 0f00000000;
	sub.f32 	%f564, %f563, %f560;
	selp.f32 	%f565, %f560, %f564, %p159;
	cvt.rzi.f32.f32 	%f566, %f757;
	setp.eq.f32 	%p160, %f566, %f757;
	mul.f32 	%f567, %f757, 0f00000000;
	selp.f32 	%f760, %f567, %f562, %p160;
	abs.f32 	%f568, %f757;
	setp.gt.f32 	%p161, %f568, 0f4B800000;
	add.f32 	%f569, %f760, 0f3F800000;
	selp.f32 	%f759, %f569, %f565, %p161;
$L__BB0_90:                             // %L662
	setp.eq.s32 	%p32, %r348, 0;
	sub.f32 	%f247, %f223, %f244;
	selp.f32 	%f251, %f250, %f246, %p33;
	abs.f32 	%f252, %f781;
	setp.eq.s32 	%p139, %r462, 0;
	sub.f32 	%f510, %f777, %f507;
	selp.f32 	%f514, %f513, %f509, %p140;
	abs.f32 	%f515, %f785;
	mov.f32 	%f765, %f777;
	mov.f32 	%f766, %f777;
	@%p56 bra 	$L__BB0_106;
// %bb.91:                              // %L666
	mul.hi.u32 	%r481, %r3629, -1431655765;
	shr.u32 	%r482, %r481, 5;
	mul.lo.s32 	%r483, %r482, 48;
	sub.s32 	%r484, %r3629, %r483;
	cvt.rn.f32.s32 	%f571, %r484;
	div.approx.f32 	%f106, %f571, %f729;
	abs.f32 	%f763, %f106;
	setp.lt.f32 	%p163, %f763, 0f40000000;
	@%p163 bra 	$L__BB0_103;
// %bb.92:
	setp.gtu.f32 	%p164, %f763, 0f4B800000;
	@%p164 bra 	$L__BB0_99;
	bra.uni 	$L__BB0_93;
$L__BB0_99:
	mov.b32 	%r53, %f763;
	and.b32  	%r485, %r53, 8388607;
	or.b32  	%r3642, %r485, 1065353216;
	mov.b32 	%f762, %r3642;
	add.s32 	%r486, %r53, -1073741824;
	and.b32  	%r3643, %r486, -8388608;
	setp.eq.s32 	%p170, %r3643, 0;
	@%p170 bra 	$L__BB0_102;
// %bb.100:                             // %__nv_fmaf_rn.exit4.i.i.i1177.preheader
	mov.f32 	%f582, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f581,%f582;
	// end inline asm
$L__BB0_101:                            // %__nv_fmaf_rn.exit4.i.i.i1177
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r487, %r3643, 192937984;
	add.s32 	%r488, %r3642, %r487;
	mov.b32 	%f583, %r488;
	mul.f32 	%f584, %f581, %f583;
	sub.f32 	%f585, %f583, %f584;
	fma.rn.f32 	%f586, %f585, %f581, %f584;
	sub.f32 	%f587, %f583, %f586;
	fma.rz.f32 	%f588, %f587, %f581, %f586;
	cvt.rzi.f32.f32 	%f589, %f588;
	sub.f32 	%f762, %f583, %f589;
	sub.s32 	%r3643, %r3643, %r487;
	mov.b32 	%r3642, %f762;
	setp.ne.s32 	%p171, %r3643, 0;
	setp.ne.s32 	%p172, %r3642, 0;
	and.pred  	%p173, %p171, %p172;
	@%p173 bra 	$L__BB0_101;
$L__BB0_102:                            // %__internal_fmodf_slowpath_mod.exit.i.i1179
	setp.gt.u32 	%p174, %r53, 2139095039;
	selp.f32 	%f590, 0f7FFFFFFF, 0f4B800000, %p174;
	mul.f32 	%f591, %f762, 0f34000000;
	mul.f32 	%f763, %f590, %f591;
	bra.uni 	$L__BB0_103;
$L__BB0_93:                             // %__nv_fast_fdividef.exit.i.i.i1156
	mov.f32 	%f573, 0f40000000;
	div.approx.f32 	%f574, %f763, %f573;
	cvt.rzi.f32.f32 	%f761, %f574;
	fma.rn.f32 	%f109, %f761, 0fC0000000, %f763;
	mov.b32 	%r52, %f109;
	setp.lt.u32 	%p165, %r52, 1073741824;
	@%p165 bra 	$L__BB0_98;
// %bb.94:
	setp.lt.u32 	%p166, %r52, -2147483647;
	@%p166 bra 	$L__BB0_96;
// %bb.95:
	add.f32 	%f579, %f761, 0fBF800000;
	setp.lt.f32 	%p169, %f109, 0fC0000000;
	add.f32 	%f580, %f579, 0fBF800000;
	selp.f32 	%f761, %f580, %f579, %p169;
	bra.uni 	$L__BB0_98;
$L__BB0_96:
	add.f32 	%f761, %f761, 0f3F800000;
	setp.ltu.f32 	%p167, %f109, 0f40800000;
	@%p167 bra 	$L__BB0_98;
// %bb.97:                              // %__nv_fmaf_rn.exit.i.i.i1160
	add.f32 	%f575, %f761, 0f3F800000;
	fma.rn.f32 	%f577, %f573, 0fC0400000, %f109;
	setp.ge.f32 	%p168, %f577, 0f00000000;
	add.f32 	%f578, %f575, 0f3F800000;
	selp.f32 	%f761, %f578, %f575, %p168;
$L__BB0_98:                             // %__internal_fmodf_fastpath_quot.exit.i.i1163
	fma.rn.f32 	%f763, %f761, 0fC0000000, %f763;
$L__BB0_103:                            // %__internal_fmodf_kernel.exit.i1182
	abs.f32 	%f592, %f763;
	setp.gtu.f32 	%p175, %f592, 0f7F800000;
	@%p175 bra 	$L__BB0_105;
// %bb.104:
	mov.b32 	%r489, %f106;
	and.b32  	%r490, %r489, -2147483648;
	mov.b32 	%r491, %f763;
	or.b32  	%r492, %r490, %r491;
	mov.b32 	%f763, %r492;
$L__BB0_105:                            // %__nv_fmodf.exit1183
	add.f32 	%f593, %f763, %f763;
	mov.b32 	%r493, %f593;
	and.b32  	%r494, %r493, -2147483648;
	or.b32  	%r495, %r494, 1056964608;
	mov.b32 	%f594, %r495;
	add.f32 	%f595, %f593, %f594;
	cvt.rzi.f32.f32 	%f596, %f595;
	abs.f32 	%f597, %f593;
	setp.gt.f32 	%p176, %f597, 0f4B000000;
	selp.f32 	%f598, %f593, %f596, %p176;
	cvt.rzi.f32.f32 	%f599, %f593;
	setp.lt.f32 	%p177, %f597, 0f3F000000;
	selp.f32 	%f600, %f599, %f598, %p177;
	cvt.rzi.s32.f32 	%r496, %f600;
	fma.rn.f32 	%f601, %f600, 0fBF000000, %f763;
	mul.f32 	%f602, %f601, %f601;
	fma.rn.f32 	%f603, %f602, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f604, %f602, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f605, %f603, %f602, 0fC0A55DF6;
	fma.rn.f32 	%f606, %f604, %f602, 0f4081E0CF;
	fma.rn.f32 	%f607, %f602, %f601, 0f00000000;
	fma.rn.f32 	%f608, %f606, %f602, 0fC09DE9E6;
	fma.rn.f32 	%f609, %f605, %f607, 0f00000000;
	fma.rn.f32 	%f610, %f608, %f602, 0f3F800000;
	fma.rn.f32 	%f611, %f601, 0f40490FDB, %f609;
	and.b32  	%r497, %r496, 1;
	setp.eq.b32 	%p178, %r497, 1;
	selp.f32 	%f612, %f610, %f611, %p178;
	selp.f32 	%f613, %f611, %f610, %p178;
	and.b32  	%r498, %r496, 2;
	setp.eq.s32 	%p179, %r498, 0;
	neg.f32 	%f614, %f612;
	selp.f32 	%f615, %f612, %f614, %p179;
	add.s32 	%r499, %r496, 1;
	and.b32  	%r500, %r499, 2;
	setp.eq.s32 	%p180, %r500, 0;
	mov.f32 	%f616, 0f00000000;
	sub.f32 	%f617, %f616, %f613;
	selp.f32 	%f618, %f613, %f617, %p180;
	cvt.rzi.f32.f32 	%f619, %f763;
	setp.eq.f32 	%p181, %f619, %f763;
	mul.f32 	%f620, %f763, 0f00000000;
	selp.f32 	%f766, %f620, %f615, %p181;
	abs.f32 	%f621, %f763;
	setp.gt.f32 	%p182, %f621, 0f4B800000;
	add.f32 	%f622, %f766, 0f3F800000;
	selp.f32 	%f765, %f622, %f618, %p182;
$L__BB0_106:                            // %L700
	selp.f32 	%f248, %f244, %f247, %p32;
	setp.gt.f32 	%p34, %f252, 0f4B800000;
	add.f32 	%f253, %f251, 0f3F800000;
	selp.f32 	%f511, %f507, %f510, %p139;
	setp.gt.f32 	%p141, %f515, 0f4B800000;
	add.f32 	%f516, %f514, 0f3F800000;
	mov.f32 	%f771, %f777;
	mov.f32 	%f772, %f777;
	@%p1 bra 	$L__BB0_122;
// %bb.107:                             // %L738
	cvt.u16.u32 	%rs22, %r3628;
	and.b16  	%rs23, %rs22, 255;
	mul.lo.s16 	%rs24, %rs23, 171;
	shr.u16 	%rs25, %rs24, 10;
	mul.lo.s16 	%rs26, %rs25, 6;
	sub.s16 	%rs27, %rs22, %rs26;
	and.b16  	%rs28, %rs27, 255;
	cvt.rn.f32.u16 	%f624, %rs28;
	div.approx.f32 	%f127, %f624, %f730;
	abs.f32 	%f769, %f127;
	setp.lt.f32 	%p183, %f769, 0f40000000;
	@%p183 bra 	$L__BB0_119;
// %bb.108:
	setp.gtu.f32 	%p184, %f769, 0f4B800000;
	@%p184 bra 	$L__BB0_115;
	bra.uni 	$L__BB0_109;
$L__BB0_115:
	mov.b32 	%r63, %f769;
	and.b32  	%r508, %r63, 8388607;
	or.b32  	%r3644, %r508, 1065353216;
	mov.b32 	%f768, %r3644;
	add.s32 	%r509, %r63, -1073741824;
	and.b32  	%r3645, %r509, -8388608;
	setp.eq.s32 	%p190, %r3645, 0;
	@%p190 bra 	$L__BB0_118;
// %bb.116:                             // %__nv_fmaf_rn.exit4.i.i.i1208.preheader
	mov.f32 	%f635, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f634,%f635;
	// end inline asm
$L__BB0_117:                            // %__nv_fmaf_rn.exit4.i.i.i1208
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r510, %r3645, 192937984;
	add.s32 	%r511, %r3644, %r510;
	mov.b32 	%f636, %r511;
	mul.f32 	%f637, %f634, %f636;
	sub.f32 	%f638, %f636, %f637;
	fma.rn.f32 	%f639, %f638, %f634, %f637;
	sub.f32 	%f640, %f636, %f639;
	fma.rz.f32 	%f641, %f640, %f634, %f639;
	cvt.rzi.f32.f32 	%f642, %f641;
	sub.f32 	%f768, %f636, %f642;
	sub.s32 	%r3645, %r3645, %r510;
	mov.b32 	%r3644, %f768;
	setp.ne.s32 	%p191, %r3645, 0;
	setp.ne.s32 	%p192, %r3644, 0;
	and.pred  	%p193, %p191, %p192;
	@%p193 bra 	$L__BB0_117;
$L__BB0_118:                            // %__internal_fmodf_slowpath_mod.exit.i.i1210
	setp.gt.u32 	%p194, %r63, 2139095039;
	selp.f32 	%f643, 0f7FFFFFFF, 0f4B800000, %p194;
	mul.f32 	%f644, %f768, 0f34000000;
	mul.f32 	%f769, %f643, %f644;
	bra.uni 	$L__BB0_119;
$L__BB0_109:                            // %__nv_fast_fdividef.exit.i.i.i1187
	mov.f32 	%f626, 0f40000000;
	div.approx.f32 	%f627, %f769, %f626;
	cvt.rzi.f32.f32 	%f767, %f627;
	fma.rn.f32 	%f130, %f767, 0fC0000000, %f769;
	mov.b32 	%r62, %f130;
	setp.lt.u32 	%p185, %r62, 1073741824;
	@%p185 bra 	$L__BB0_114;
// %bb.110:
	setp.lt.u32 	%p186, %r62, -2147483647;
	@%p186 bra 	$L__BB0_112;
// %bb.111:
	add.f32 	%f632, %f767, 0fBF800000;
	setp.lt.f32 	%p189, %f130, 0fC0000000;
	add.f32 	%f633, %f632, 0fBF800000;
	selp.f32 	%f767, %f633, %f632, %p189;
	bra.uni 	$L__BB0_114;
$L__BB0_112:
	add.f32 	%f767, %f767, 0f3F800000;
	setp.ltu.f32 	%p187, %f130, 0f40800000;
	@%p187 bra 	$L__BB0_114;
// %bb.113:                             // %__nv_fmaf_rn.exit.i.i.i1191
	add.f32 	%f628, %f767, 0f3F800000;
	fma.rn.f32 	%f630, %f626, 0fC0400000, %f130;
	setp.ge.f32 	%p188, %f630, 0f00000000;
	add.f32 	%f631, %f628, 0f3F800000;
	selp.f32 	%f767, %f631, %f628, %p188;
$L__BB0_114:                            // %__internal_fmodf_fastpath_quot.exit.i.i1194
	fma.rn.f32 	%f769, %f767, 0fC0000000, %f769;
$L__BB0_119:                            // %__internal_fmodf_kernel.exit.i1213
	abs.f32 	%f645, %f769;
	setp.gtu.f32 	%p195, %f645, 0f7F800000;
	@%p195 bra 	$L__BB0_121;
// %bb.120:
	mov.b32 	%r512, %f127;
	and.b32  	%r513, %r512, -2147483648;
	mov.b32 	%r514, %f769;
	or.b32  	%r515, %r513, %r514;
	mov.b32 	%f769, %r515;
$L__BB0_121:                            // %__nv_fmodf.exit1214
	add.f32 	%f646, %f769, %f769;
	mov.b32 	%r516, %f646;
	and.b32  	%r517, %r516, -2147483648;
	or.b32  	%r518, %r517, 1056964608;
	mov.b32 	%f647, %r518;
	add.f32 	%f648, %f646, %f647;
	cvt.rzi.f32.f32 	%f649, %f648;
	abs.f32 	%f650, %f646;
	setp.gt.f32 	%p196, %f650, 0f4B000000;
	selp.f32 	%f651, %f646, %f649, %p196;
	cvt.rzi.f32.f32 	%f652, %f646;
	setp.lt.f32 	%p197, %f650, 0f3F000000;
	selp.f32 	%f653, %f652, %f651, %p197;
	cvt.rzi.s32.f32 	%r519, %f653;
	fma.rn.f32 	%f654, %f653, 0fBF000000, %f769;
	mul.f32 	%f655, %f654, %f654;
	fma.rn.f32 	%f656, %f655, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f657, %f655, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f658, %f656, %f655, 0fC0A55DF6;
	fma.rn.f32 	%f659, %f657, %f655, 0f4081E0CF;
	fma.rn.f32 	%f660, %f655, %f654, 0f00000000;
	fma.rn.f32 	%f661, %f659, %f655, 0fC09DE9E6;
	fma.rn.f32 	%f662, %f658, %f660, 0f00000000;
	fma.rn.f32 	%f663, %f661, %f655, 0f3F800000;
	fma.rn.f32 	%f664, %f654, 0f40490FDB, %f662;
	and.b32  	%r520, %r519, 1;
	setp.eq.b32 	%p198, %r520, 1;
	selp.f32 	%f665, %f663, %f664, %p198;
	selp.f32 	%f666, %f664, %f663, %p198;
	and.b32  	%r521, %r519, 2;
	setp.eq.s32 	%p199, %r521, 0;
	neg.f32 	%f667, %f665;
	selp.f32 	%f668, %f665, %f667, %p199;
	add.s32 	%r522, %r519, 1;
	and.b32  	%r523, %r522, 2;
	setp.eq.s32 	%p200, %r523, 0;
	mov.f32 	%f669, 0f00000000;
	sub.f32 	%f670, %f669, %f666;
	selp.f32 	%f671, %f666, %f670, %p200;
	cvt.rzi.f32.f32 	%f672, %f769;
	setp.eq.f32 	%p201, %f672, %f769;
	mul.f32 	%f673, %f769, 0f00000000;
	selp.f32 	%f772, %f673, %f668, %p201;
	abs.f32 	%f674, %f769;
	setp.gt.f32 	%p202, %f674, 0f4B800000;
	add.f32 	%f675, %f772, 0f3F800000;
	selp.f32 	%f771, %f675, %f671, %p202;
$L__BB0_122:                            // %L772
	selp.f32 	%f254, %f253, %f248, %p34;
	selp.f32 	%f517, %f516, %f511, %p141;
	mov.f32 	%f778, %f777;
	@%p2 bra 	$L__BB0_138;
// %bb.123:                             // %L780
	mul.hi.u32 	%r525, %r3629, -1431655765;
	shr.u32 	%r526, %r525, 2;
	mul.lo.s32 	%r527, %r526, 6;
	sub.s32 	%r528, %r3629, %r527;
	cvt.rn.f32.s32 	%f677, %r528;
	div.approx.f32 	%f148, %f677, %f730;
	abs.f32 	%f775, %f148;
	setp.lt.f32 	%p203, %f775, 0f40000000;
	@%p203 bra 	$L__BB0_135;
// %bb.124:
	setp.gtu.f32 	%p204, %f775, 0f4B800000;
	@%p204 bra 	$L__BB0_131;
	bra.uni 	$L__BB0_125;
$L__BB0_131:
	mov.b32 	%r71, %f775;
	and.b32  	%r529, %r71, 8388607;
	or.b32  	%r3646, %r529, 1065353216;
	mov.b32 	%f774, %r3646;
	add.s32 	%r530, %r71, -1073741824;
	and.b32  	%r3647, %r530, -8388608;
	setp.eq.s32 	%p210, %r3647, 0;
	@%p210 bra 	$L__BB0_134;
// %bb.132:                             // %__nv_fmaf_rn.exit4.i.i.i1239.preheader
	mov.f32 	%f688, 0f3F800000;
	// begin inline asm
	rcp.approx.ftz.f32 %f687,%f688;
	// end inline asm
$L__BB0_133:                            // %__nv_fmaf_rn.exit4.i.i.i1239
                                        // =>This Inner Loop Header: Depth=1
	min.u32 	%r531, %r3647, 192937984;
	add.s32 	%r532, %r3646, %r531;
	mov.b32 	%f689, %r532;
	mul.f32 	%f690, %f687, %f689;
	sub.f32 	%f691, %f689, %f690;
	fma.rn.f32 	%f692, %f691, %f687, %f690;
	sub.f32 	%f693, %f689, %f692;
	fma.rz.f32 	%f694, %f693, %f687, %f692;
	cvt.rzi.f32.f32 	%f695, %f694;
	sub.f32 	%f774, %f689, %f695;
	sub.s32 	%r3647, %r3647, %r531;
	mov.b32 	%r3646, %f774;
	setp.ne.s32 	%p211, %r3647, 0;
	setp.ne.s32 	%p212, %r3646, 0;
	and.pred  	%p213, %p211, %p212;
	@%p213 bra 	$L__BB0_133;
$L__BB0_134:                            // %__internal_fmodf_slowpath_mod.exit.i.i1241
	setp.gt.u32 	%p214, %r71, 2139095039;
	selp.f32 	%f696, 0f7FFFFFFF, 0f4B800000, %p214;
	mul.f32 	%f697, %f774, 0f34000000;
	mul.f32 	%f775, %f696, %f697;
	bra.uni 	$L__BB0_135;
$L__BB0_125:                            // %__nv_fast_fdividef.exit.i.i.i1218
	mov.f32 	%f679, 0f40000000;
	div.approx.f32 	%f680, %f775, %f679;
	cvt.rzi.f32.f32 	%f773, %f680;
	fma.rn.f32 	%f151, %f773, 0fC0000000, %f775;
	mov.b32 	%r70, %f151;
	setp.lt.u32 	%p205, %r70, 1073741824;
	@%p205 bra 	$L__BB0_130;
// %bb.126:
	setp.lt.u32 	%p206, %r70, -2147483647;
	@%p206 bra 	$L__BB0_128;
// %bb.127:
	add.f32 	%f685, %f773, 0fBF800000;
	setp.lt.f32 	%p209, %f151, 0fC0000000;
	add.f32 	%f686, %f685, 0fBF800000;
	selp.f32 	%f773, %f686, %f685, %p209;
	bra.uni 	$L__BB0_130;
$L__BB0_128:
	add.f32 	%f773, %f773, 0f3F800000;
	setp.ltu.f32 	%p207, %f151, 0f40800000;
	@%p207 bra 	$L__BB0_130;
// %bb.129:                             // %__nv_fmaf_rn.exit.i.i.i1222
	add.f32 	%f681, %f773, 0f3F800000;
	fma.rn.f32 	%f683, %f679, 0fC0400000, %f151;
	setp.ge.f32 	%p208, %f683, 0f00000000;
	add.f32 	%f684, %f681, 0f3F800000;
	selp.f32 	%f773, %f684, %f681, %p208;
$L__BB0_130:                            // %__internal_fmodf_fastpath_quot.exit.i.i1225
	fma.rn.f32 	%f775, %f773, 0fC0000000, %f775;
$L__BB0_135:                            // %__internal_fmodf_kernel.exit.i1244
	abs.f32 	%f698, %f775;
	setp.gtu.f32 	%p215, %f698, 0f7F800000;
	@%p215 bra 	$L__BB0_137;
// %bb.136:
	mov.b32 	%r533, %f148;
	and.b32  	%r534, %r533, -2147483648;
	mov.b32 	%r535, %f775;
	or.b32  	%r536, %r534, %r535;
	mov.b32 	%f775, %r536;
$L__BB0_137:                            // %__nv_fmodf.exit1245
	add.f32 	%f699, %f775, %f775;
	mov.b32 	%r537, %f699;
	and.b32  	%r538, %r537, -2147483648;
	or.b32  	%r539, %r538, 1056964608;
	mov.b32 	%f700, %r539;
	add.f32 	%f701, %f699, %f700;
	cvt.rzi.f32.f32 	%f702, %f701;
	abs.f32 	%f703, %f699;
	setp.gt.f32 	%p216, %f703, 0f4B000000;
	selp.f32 	%f704, %f699, %f702, %p216;
	cvt.rzi.f32.f32 	%f705, %f699;
	setp.lt.f32 	%p217, %f703, 0f3F000000;
	selp.f32 	%f706, %f705, %f704, %p217;
	cvt.rzi.s32.f32 	%r540, %f706;
	fma.rn.f32 	%f707, %f706, 0fBF000000, %f775;
	mul.f32 	%f708, %f707, %f707;
	fma.rn.f32 	%f709, %f708, 0fBF17ACC9, 0f40233590;
	fma.rn.f32 	%f710, %f708, 0f3E684E12, 0fBFAAD2E0;
	fma.rn.f32 	%f711, %f709, %f708, 0fC0A55DF6;
	fma.rn.f32 	%f712, %f710, %f708, 0f4081E0CF;
	fma.rn.f32 	%f713, %f708, %f707, 0f00000000;
	fma.rn.f32 	%f714, %f712, %f708, 0fC09DE9E6;
	fma.rn.f32 	%f715, %f711, %f713, 0f00000000;
	fma.rn.f32 	%f716, %f714, %f708, 0f3F800000;
	fma.rn.f32 	%f717, %f707, 0f40490FDB, %f715;
	and.b32  	%r541, %r540, 1;
	setp.eq.b32 	%p218, %r541, 1;
	selp.f32 	%f718, %f716, %f717, %p218;
	selp.f32 	%f719, %f717, %f716, %p218;
	and.b32  	%r542, %r540, 2;
	setp.eq.s32 	%p219, %r542, 0;
	neg.f32 	%f720, %f718;
	selp.f32 	%f721, %f718, %f720, %p219;
	add.s32 	%r543, %r540, 1;
	and.b32  	%r544, %r543, 2;
	setp.eq.s32 	%p220, %r544, 0;
	mov.f32 	%f722, 0f00000000;
	sub.f32 	%f723, %f722, %f719;
	selp.f32 	%f724, %f719, %f723, %p220;
	cvt.rzi.f32.f32 	%f725, %f775;
	setp.eq.f32 	%p221, %f725, %f775;
	mul.f32 	%f726, %f775, 0f00000000;
	selp.f32 	%f778, %f726, %f721, %p221;
	abs.f32 	%f727, %f775;
	setp.gt.f32 	%p222, %f727, 0f4B800000;
	add.f32 	%f728, %f778, 0f3F800000;
	selp.f32 	%f777, %f728, %f724, %p222;
$L__BB0_138:                            // %L814
	mov.b32 	%r337, %f254;
	mov.b32 	%r340, %f251;
	mov.b32 	%r432, %f747;
	mov.b32 	%r433, %f753;
	mov.b32 	%r438, %f748;
	mov.b32 	%r439, %f754;
	mov.b32 	%r451, %f517;
	mov.b32 	%r454, %f514;
	mov.b32 	%r546, %f771;
	mov.b32 	%r547, %f777;
	mov.b32 	%r552, %f772;
	mov.b32 	%r553, %f778;
	mov.u32 	%r3735, 999999999;
	cvt.u16.u32 	%rs247, %r1;
	@%p78 bra 	$L__BB0_140;
// %bb.139:                             // %L850
	ld.param.u64 	%rd1, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_5];
	and.b16  	%rs30, %rs247, 255;
	mul.lo.s16 	%rs31, %rs30, 171;
	shr.u16 	%rs32, %rs31, 12;
	mul.lo.s16 	%rs33, %rs32, 24;
	sub.s16 	%rs34, %rs247, %rs33;
	cvt.u32.u16 	%r558, %rs34;
	and.b32  	%r559, %r558, 255;
	mad.lo.s32 	%r560, %r559, 24, %r2;
	cvt.u16.u32 	%rs35, %r560;
	mul.hi.u16 	%rs36, %rs35, -7281;
	shr.u16 	%rs37, %rs36, 9;
	mul.lo.s16 	%rs38, %rs37, 576;
	sub.s16 	%rs39, %rs35, %rs38;
	cvt.u32.u16 	%r561, %rs39;
	mul.wide.u32 	%rd48, %r561, 4;
	add.s64 	%rd49, %rd1, %rd48;
	ld.global.u32 	%r562, [%rd49];
	cvt.s32.s16 	%r563, %r562;
	shr.s32 	%r564, %r562, 16;
	mul.lo.s32 	%r565, %r564, 801;
	mad.lo.s32 	%r3735, %r563, 33, %r565;
$L__BB0_140:                            // %pass400
	xor.b32  	%r336, %r340, -2147483648;
	mov.b32 	%r388, %f735;
	mov.b32 	%r389, %f741;
	mov.b32 	%r391, %f736;
	mov.b32 	%r392, %f742;
	xor.b32  	%r435, %r438, -2147483648;
	xor.b32  	%r436, %r439, -2147483648;
	xor.b32  	%r450, %r454, -2147483648;
	mov.b32 	%r502, %f759;
	mov.b32 	%r503, %f765;
	mov.b32 	%r505, %f760;
	mov.b32 	%r506, %f766;
	xor.b32  	%r549, %r552, -2147483648;
	xor.b32  	%r550, %r553, -2147483648;
	and.b32  	%r566, %r1, 24;
	setp.ne.s32 	%p224, %r566, 24;
	cvt.u16.u32 	%rs248, %r221;
	mul.lo.s32 	%r3648, %r4, 1152;
	@%p224 bra 	$L__BB0_141;
// %bb.193:                             // %pass400.L1184_crit_edge
	mul.lo.s16 	%rs47, %rs248, 171;
	shr.u16 	%rs48, %rs47, 10;
	mul.lo.s16 	%rs49, %rs48, 6;
	sub.s16 	%rs50, %rs248, %rs49;
	cvt.u32.u16 	%r578, %rs50;
	and.b32  	%r3649, %r578, 255;
	mov.u32 	%r3650, 0;
	mov.u32 	%r3651, %r3650;
	bra.uni 	$L__BB0_142;
$L__BB0_141:                            // %pass437
	ld.param.u64 	%rd2, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_6];
	mul.lo.s32 	%r567, %r220, 144;
	mul.lo.s16 	%rs41, %rs248, 171;
	shr.u16 	%rs42, %rs41, 10;
	mul.lo.s16 	%rs43, %rs42, 6;
	sub.s16 	%rs44, %rs248, %rs43;
	cvt.u32.u16 	%r568, %rs44;
	and.b32  	%r3649, %r568, 255;
	and.b16  	%rs45, %rs44, 255;
	mul.wide.u16 	%r569, %rs45, 24;
	or.b32  	%r570, %r3648, %r2;
	add.s32 	%r571, %r570, %r567;
	add.s32 	%r572, %r571, %r569;
	mul.wide.u32 	%rd50, %r572, 4;
	add.s64 	%rd51, %rd2, %rd50;
	ld.global.u32 	%r3650, [%rd51];
	or.b32  	%r573, %r2, 576;
	add.s32 	%r574, %r573, %r3648;
	add.s32 	%r575, %r574, %r567;
	add.s32 	%r576, %r575, %r569;
	mul.wide.u32 	%rd52, %r576, 4;
	add.s64 	%rd53, %rd2, %rd52;
	ld.global.u32 	%r3651, [%rd53];
$L__BB0_142:                            // %L1184
	ld.param.u64 	%rd3, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_7];
	ld.param.u64 	%rd4, [_Z3frb5Int32S_S_S_13CuDeviceArrayI7Int16x2Li1ELi1EES0_I9Float16x2Li1ELi1EES0_I6Int4x8Li1ELi1EES0_IS2_Li1ELi1EES0_IS_Li1ELi1EE_param_8];
	// begin inline asm
	cvt.rn.f16x2.f32 %r335, %r337, %r336;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r338, %r340, %r337;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r387, %r389, %r388;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r390, %r392, %r391;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r431, %r433, %r432;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r434, %r436, %r435;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r437, %r439, %r438;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r440, %r433, %r432;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r449, %r451, %r450;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r452, %r454, %r451;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r501, %r503, %r502;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r504, %r506, %r505;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r545, %r547, %r546;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r548, %r550, %r549;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r551, %r553, %r552;
	// end inline asm
	// begin inline asm
	cvt.rn.f16x2.f32 %r554, %r547, %r546;
	// end inline asm
	mov.u32 	%r3652, 0;
	shl.b32 	%r87, %r311, 19;
	shl.b32 	%r580, %r1, 3;
	and.b32  	%r581, %r580, 128;
	shl.b32 	%r582, %r4, 8;
	or.b32  	%r583, %r581, %r582;
	shl.b32 	%r584, %r1, 2;
	and.b32  	%r585, %r584, 60;
	or.b32  	%r88, %r583, %r585;
	or.b32  	%r586, %r584, %r583;
	or.b32  	%r89, %r586, 64;
	add.s32 	%r90, %r2, 24;
	and.b32  	%r587, %r233, 30;
	shr.u32 	%r588, %r1, 4;
	or.b32  	%r589, %r587, %r588;
	mul.lo.s32 	%r91, %r589, 257;
	or.b32  	%r590, %r588, %r233;
	or.b32  	%r591, %r590, 32;
	mul.lo.s32 	%r92, %r591, 257;
	and.b32  	%r592, %r3, 224;
	and.b16  	%rs52, %rs247, 255;
	mul.lo.s16 	%rs53, %rs52, 171;
	shr.u16 	%rs54, %rs53, 12;
	mul.lo.s16 	%rs55, %rs54, 24;
	sub.s16 	%rs56, %rs247, %rs55;
	cvt.u32.u16 	%r593, %rs56;
	and.b32  	%r93, %r593, 255;
	shr.u32 	%r594, %r2, 3;
	mad.lo.s32 	%r94, %r594, 257, %r592;
	shr.u32 	%r595, %r90, 3;
	mad.lo.s32 	%r95, %r595, 257, %r592;
	add.s32 	%r596, %r2, 48;
	shr.u32 	%r597, %r596, 3;
	mad.lo.s32 	%r96, %r597, 257, %r592;
	add.s32 	%r598, %r2, 72;
	shr.u32 	%r599, %r598, 3;
	mad.lo.s32 	%r97, %r599, 257, %r592;
	or.b32  	%r600, %r594, 12;
	mad.lo.s32 	%r98, %r600, 257, %r592;
	add.s32 	%r601, %r2, 120;
	shr.u32 	%r602, %r601, 3;
	mad.lo.s32 	%r99, %r602, 257, %r592;
	add.s32 	%r603, %r2, 144;
	shr.u32 	%r604, %r603, 3;
	mad.lo.s32 	%r100, %r604, 257, %r592;
	add.s32 	%r605, %r2, 168;
	shr.u32 	%r606, %r605, 3;
	mad.lo.s32 	%r101, %r606, 257, %r592;
	or.b32  	%r607, %r594, 24;
	mad.lo.s32 	%r102, %r607, 257, %r592;
	add.s32 	%r608, %r2, 216;
	shr.u32 	%r609, %r608, 3;
	mad.lo.s32 	%r103, %r609, 257, %r592;
	add.s32 	%r610, %r2, 240;
	shr.u32 	%r611, %r610, 3;
	mad.lo.s32 	%r104, %r611, 257, %r592;
	add.s32 	%r612, %r2, 264;
	shr.u32 	%r613, %r612, 3;
	mad.lo.s32 	%r105, %r613, 257, %r592;
	or.b32  	%r614, %r594, 36;
	mad.lo.s32 	%r106, %r614, 257, %r592;
	add.s32 	%r615, %r2, 312;
	shr.u32 	%r616, %r615, 3;
	mad.lo.s32 	%r107, %r616, 257, %r592;
	add.s32 	%r617, %r2, 336;
	shr.u32 	%r618, %r617, 3;
	mad.lo.s32 	%r108, %r618, 257, %r592;
	add.s32 	%r619, %r2, 360;
	shr.u32 	%r620, %r619, 3;
	mad.lo.s32 	%r109, %r620, 257, %r592;
	or.b32  	%r621, %r594, 48;
	mad.lo.s32 	%r110, %r621, 257, %r592;
	add.s32 	%r622, %r2, 408;
	shr.u32 	%r623, %r622, 3;
	mad.lo.s32 	%r111, %r623, 257, %r592;
	add.s32 	%r624, %r2, 432;
	shr.u32 	%r625, %r624, 3;
	mad.lo.s32 	%r112, %r625, 257, %r592;
	add.s32 	%r626, %r2, 456;
	shr.u32 	%r627, %r626, 3;
	mad.lo.s32 	%r113, %r627, 257, %r592;
	or.b32  	%r628, %r594, 60;
	mad.lo.s32 	%r114, %r628, 257, %r592;
	add.s32 	%r629, %r2, 504;
	bfe.u32 	%r630, %r629, 3, 6;
	mad.lo.s32 	%r115, %r630, 257, %r592;
	mul.lo.s32 	%r631, %r2, 33;
	mad.lo.s32 	%r632, %r220, 4806, %r631;
	mad.lo.s32 	%r633, %r3649, 801, %r632;
	bfe.s32 	%r634, %r1, 3, 1;
	and.b32  	%r635, %r634, 514;
	and.b32  	%r636, %r1, 1;
	neg.s32 	%r637, %r636;
	and.b32  	%r638, %r637, 4112;
	bfe.s32 	%r639, %r1, 1, 1;
	and.b32  	%r640, %r639, 2056;
	bfe.s32 	%r641, %r1, 2, 1;
	and.b32  	%r642, %r641, 1028;
	mul.lo.s32 	%r643, %r588, 257;
	add.s32 	%r644, %r643, %r2;
	add.s32 	%r645, %r644, %r635;
	add.s32 	%r646, %r645, %r638;
	add.s32 	%r647, %r646, %r640;
	add.s32 	%r648, %r647, %r642;
	mul.wide.u32 	%rd54, %r648, 4;
	mov.u64 	%rd55, shmem;
	add.s64 	%rd6, %rd55, %rd54;
	or.b32  	%r649, %r2, 8256;
	add.s32 	%r650, %r649, %r643;
	add.s32 	%r651, %r650, %r635;
	add.s32 	%r652, %r651, %r638;
	add.s32 	%r653, %r652, %r640;
	add.s32 	%r654, %r653, %r642;
	mul.wide.u32 	%rd56, %r654, 4;
	add.s64 	%rd7, %rd55, %rd56;
	or.b32  	%r655, %r2, 32;
	add.s32 	%r656, %r655, %r643;
	add.s32 	%r657, %r656, %r635;
	add.s32 	%r658, %r657, %r638;
	add.s32 	%r659, %r658, %r640;
	add.s32 	%r660, %r659, %r642;
	mul.wide.u32 	%rd57, %r660, 4;
	add.s64 	%rd8, %rd55, %rd57;
	or.b32  	%r661, %r2, 8288;
	add.s32 	%r662, %r661, %r643;
	add.s32 	%r663, %r662, %r635;
	add.s32 	%r664, %r663, %r638;
	add.s32 	%r665, %r664, %r640;
	add.s32 	%r666, %r665, %r642;
	mul.wide.u32 	%rd58, %r666, 4;
	add.s64 	%rd9, %rd55, %rd58;
	mul.lo.s32 	%r667, %r220, 6;
	shr.u32 	%r668, %r2, 4;
	bfe.s32 	%r669, %r2, 1, 1;
	and.b32  	%r670, %r669, 4112;
	bfe.s32 	%r671, %r2, 2, 1;
	and.b32  	%r672, %r671, 2056;
	and.b32  	%r673, %r2, 1;
	neg.s32 	%r674, %r673;
	and.b32  	%r675, %r674, 8256;
	bfe.s32 	%r676, %r2, 3, 1;
	and.b32  	%r677, %r2, 8;
	setp.eq.s32 	%p225, %r677, 0;
	and.b32  	%r678, %r676, 1028;
	mad.lo.s32 	%r679, %r668, 514, %r667;
	add.s32 	%r680, %r679, %r670;
	add.s32 	%r681, %r680, %r672;
	add.s32 	%r682, %r681, %r678;
	add.s32 	%r683, %r682, %r675;
	add.s32 	%r684, %r683, %r3649;
	mul.wide.u32 	%rd59, %r684, 4;
	add.s64 	%rd10, %rd55, %rd59;
	bfe.s32 	%r685, %r90, 4, 1;
	and.b32  	%r686, %r685, 514;
	selp.b32 	%r687, 1028, 0, %p225;
	shr.u32 	%r688, %r90, 5;
	add.s32 	%r689, %r670, %r667;
	add.s32 	%r690, %r689, %r672;
	add.s32 	%r691, %r690, %r687;
	add.s32 	%r692, %r691, %r675;
	mad.lo.s32 	%r693, %r688, 257, %r692;
	add.s32 	%r694, %r693, %r686;
	add.s32 	%r695, %r694, %r3649;
	mul.wide.u32 	%rd60, %r695, 4;
	add.s64 	%rd11, %rd55, %rd60;
	add.s32 	%r696, %r684, 32;
	mul.wide.u32 	%rd61, %r696, 4;
	add.s64 	%rd12, %rd55, %rd61;
	add.s32 	%r697, %r695, 32;
	mul.wide.u32 	%rd62, %r697, 4;
	add.s64 	%rd13, %rd55, %rd62;
	mul.lo.s32 	%r698, %r313, 2359296;
	mad.lo.s32 	%r699, %r2, 24, %r3648;
	add.s32 	%r116, %r699, %r93;
	cvt.s64.s32 	%rd14, %r698;
	cvt.u16.u32 	%rs57, %r90;
	and.b16  	%rs58, %rs57, 255;
	mul.lo.s16 	%rs59, %rs58, 171;
	shr.u16 	%rs60, %rs59, 13;
	mul.lo.s16 	%rs61, %rs60, 48;
	sub.s16 	%rs62, %rs57, %rs61;
	cvt.u32.u16 	%r700, %rs62;
	and.b32  	%r701, %r700, 255;
	or.b32  	%r702, %r3648, %r93;
	mad.lo.s32 	%r117, %r701, 24, %r702;
	mul.wide.u32 	%rd63, %r633, 4;
	add.s64 	%rd15, %rd55, %rd63;
	add.s32 	%r703, %r648, 64;
	mul.wide.u32 	%rd64, %r703, 4;
	add.s64 	%rd16, %rd55, %rd64;
	add.s32 	%r704, %r654, 64;
	mul.wide.u32 	%rd65, %r704, 4;
	add.s64 	%rd17, %rd55, %rd65;
	add.s32 	%r705, %r660, 64;
	mul.wide.u32 	%rd66, %r705, 4;
	add.s64 	%rd18, %rd55, %rd66;
	add.s32 	%r706, %r666, 64;
	mul.wide.u32 	%rd67, %r706, 4;
	add.s64 	%rd19, %rd55, %rd67;
	add.s32 	%r707, %r648, 128;
	mul.wide.u32 	%rd68, %r707, 4;
	add.s64 	%rd20, %rd55, %rd68;
	add.s32 	%r708, %r654, 128;
	mul.wide.u32 	%rd69, %r708, 4;
	add.s64 	%rd21, %rd55, %rd69;
	add.s32 	%r709, %r660, 128;
	mul.wide.u32 	%rd70, %r709, 4;
	add.s64 	%rd22, %rd55, %rd70;
	add.s32 	%r710, %r666, 128;
	mul.wide.u32 	%rd71, %r710, 4;
	add.s64 	%rd23, %rd55, %rd71;
	add.s32 	%r711, %r648, 192;
	mul.wide.u32 	%rd72, %r711, 4;
	add.s64 	%rd24, %rd55, %rd72;
	add.s32 	%r712, %r654, 192;
	mul.wide.u32 	%rd73, %r712, 4;
	add.s64 	%rd25, %rd55, %rd73;
	add.s32 	%r713, %r660, 192;
	mul.wide.u32 	%rd74, %r713, 4;
	add.s64 	%rd26, %rd55, %rd74;
	add.s32 	%r714, %r666, 192;
	mul.wide.u32 	%rd75, %r714, 4;
	add.s64 	%rd27, %rd55, %rd75;
	add.s32 	%r715, %r684, 64;
	mul.wide.u32 	%rd76, %r715, 4;
	add.s64 	%rd28, %rd55, %rd76;
	add.s32 	%r716, %r695, 64;
	mul.wide.u32 	%rd77, %r716, 4;
	add.s64 	%rd29, %rd55, %rd77;
	add.s32 	%r717, %r684, 96;
	mul.wide.u32 	%rd78, %r717, 4;
	add.s64 	%rd30, %rd55, %rd78;
	add.s32 	%r718, %r695, 96;
	mul.wide.u32 	%rd79, %r718, 4;
	add.s64 	%rd31, %rd55, %rd79;
	add.s32 	%r719, %r684, 128;
	mul.wide.u32 	%rd80, %r719, 4;
	add.s64 	%rd32, %rd55, %rd80;
	add.s32 	%r720, %r695, 128;
	mul.wide.u32 	%rd81, %r720, 4;
	add.s64 	%rd33, %rd55, %rd81;
	add.s32 	%r721, %r684, 160;
	mul.wide.u32 	%rd82, %r721, 4;
	add.s64 	%rd34, %rd55, %rd82;
	add.s32 	%r722, %r695, 160;
	mul.wide.u32 	%rd83, %r722, 4;
	add.s64 	%rd35, %rd55, %rd83;
	add.s32 	%r723, %r684, 192;
	mul.wide.u32 	%rd84, %r723, 4;
	add.s64 	%rd36, %rd55, %rd84;
	add.s32 	%r724, %r695, 192;
	mul.wide.u32 	%rd85, %r724, 4;
	add.s64 	%rd37, %rd55, %rd85;
	add.s32 	%r725, %r684, 224;
	mul.wide.u32 	%rd86, %r725, 4;
	add.s64 	%rd38, %rd55, %rd86;
	add.s32 	%r726, %r695, 224;
	mul.wide.u32 	%rd87, %r726, 4;
	add.s64 	%rd39, %rd55, %rd87;
	setp.gt.u32 	%p227, %r2, 7;
	setp.lt.u32 	%p228, %r1, 16;
	setp.lt.u32 	%p236, %r1, 24;
	mov.u32 	%r3682, %r3652;
	mov.u32 	%r3683, %r3652;
	mov.u32 	%r3684, %r3652;
	mov.u32 	%r3685, %r3652;
	bra.uni 	$L__BB0_143;
$L__BB0_165:                            // %L30549
                                        //   in Loop: Header=BB0_143 Depth=1
	add.s32 	%r219, %r3652, 48;
	setp.ne.s32 	%p274, %r3652, 960;
	mov.u32 	%r3652, %r219;
	@%p274 bra 	$L__BB0_143;
	bra.uni 	$L__BB0_166;
$L__BB0_143:                            // %L1187
                                        // =>This Loop Header: Depth=1
                                        //     Child Loop BB0_146 Depth 2
                                        //     Child Loop BB0_156 Depth 2
	add.s32 	%r727, %r3652, %r311;
	setp.lt.s32 	%p226, %r727, %r312;
	@%p226 bra 	$L__BB0_144;
	bra.uni 	$L__BB0_166;
$L__BB0_144:                            // %oksrem587
                                        //   in Loop: Header=BB0_143 Depth=1
	mul.hi.u32 	%r921, %r3652, -1431655765;
	shr.u32 	%r922, %r921, 5;
	mul.lo.s32 	%r253, %r922, 48;
	add.s32 	%r923, %r253, %r2;
	cvt.u16.u32 	%rs63, %r923;
	shr.s16 	%rs64, %rs63, 15;
	shr.u16 	%rs65, %rs64, 6;
	add.s16 	%rs66, %rs63, %rs65;
	and.b16  	%rs67, %rs66, 7168;
	sub.s16 	%rs68, %rs63, %rs67;
	cvt.u32.u16 	%r924, %rs68;
	shl.b32 	%r925, %r924, 19;
	or.b32  	%r926, %r88, %r925;
	add.s32 	%r927, %r926, %r87;
	shr.s32 	%r928, %r927, 31;
	shr.u32 	%r929, %r928, 3;
	add.s32 	%r930, %r927, %r929;
	shr.s32 	%r931, %r930, 29;
	setp.lt.s32 	%p230, %r927, 0;
	and.b32  	%r932, %r930, -536870912;
	setp.ne.s32 	%p231, %r932, %r927;
	and.pred  	%p232, %p230, %p231;
	selp.u32 	%r933, 1, 0, %p232;
	sub.s32 	%r934, %r933, %r931;
	shl.b32 	%r935, %r934, 29;
	add.s32 	%r936, %r935, %r927;
	mul.wide.s32 	%rd88, %r936, 4;
	add.s64 	%rd89, %rd3, %rd88;
	ld.global.v4.u32 	{%r937, %r938, %r939, %r940}, [%rd89];
	or.b32  	%r941, %r89, %r925;
	add.s32 	%r942, %r941, %r87;
	shr.s32 	%r943, %r942, 31;
	shr.u32 	%r944, %r943, 3;
	add.s32 	%r945, %r942, %r944;
	shr.u32 	%r946, %r945, 29;
	shr.u32 	%r947, %r942, 31;
	sub.s32 	%r948, %r947, %r946;
	shl.b32 	%r949, %r948, 29;
	add.s32 	%r950, %r949, %r942;
	mul.wide.s32 	%rd90, %r950, 4;
	add.s64 	%rd91, %rd3, %rd90;
	ld.global.v4.u32 	{%r951, %r952, %r953, %r954}, [%rd91];
	add.s32 	%r955, %r90, %r253;
	cvt.u16.u32 	%rs69, %r955;
	shr.s16 	%rs70, %rs69, 15;
	shr.u16 	%rs71, %rs70, 6;
	add.s16 	%rs72, %rs69, %rs71;
	and.b16  	%rs73, %rs72, 7168;
	sub.s16 	%rs74, %rs69, %rs73;
	cvt.u32.u16 	%r956, %rs74;
	shl.b32 	%r957, %r956, 19;
	or.b32  	%r958, %r88, %r957;
	add.s32 	%r959, %r958, %r87;
	shr.s32 	%r960, %r959, 31;
	shr.u32 	%r961, %r960, 3;
	add.s32 	%r962, %r959, %r961;
	shr.s32 	%r963, %r962, 29;
	setp.lt.s32 	%p233, %r959, 0;
	and.b32  	%r964, %r962, -536870912;
	setp.ne.s32 	%p234, %r964, %r959;
	and.pred  	%p235, %p233, %p234;
	selp.u32 	%r965, 1, 0, %p235;
	sub.s32 	%r966, %r965, %r963;
	shl.b32 	%r967, %r966, 29;
	add.s32 	%r968, %r967, %r959;
	mul.wide.s32 	%rd92, %r968, 4;
	add.s64 	%rd93, %rd3, %rd92;
	ld.global.v4.u32 	{%r969, %r970, %r971, %r972}, [%rd93];
	or.b32  	%r973, %r89, %r957;
	add.s32 	%r974, %r973, %r87;
	shr.s32 	%r975, %r974, 31;
	shr.u32 	%r976, %r975, 3;
	add.s32 	%r977, %r974, %r976;
	shr.u32 	%r978, %r977, 29;
	shr.u32 	%r979, %r974, 31;
	sub.s32 	%r980, %r979, %r978;
	shl.b32 	%r981, %r980, 29;
	add.s32 	%r982, %r981, %r974;
	mul.wide.s32 	%rd94, %r982, 4;
	add.s64 	%rd95, %rd3, %rd94;
	ld.global.v4.u32 	{%r983, %r984, %r985, %r986}, [%rd95];
	selp.b32 	%r987, %r939, %r937, %p228;
	shfl.sync.bfly.b32	%r988, %r987, 16, 31, -1;
	selp.b32 	%r730, %r937, %r988, %p228;
	selp.b32 	%r735, %r988, %r939, %p228;
	selp.b32 	%r989, %r940, %r938, %p228;
	shfl.sync.bfly.b32	%r990, %r989, 16, 31, -1;
	selp.b32 	%r738, %r938, %r990, %p228;
	selp.b32 	%r743, %r990, %r940, %p228;
	selp.b32 	%r991, %r953, %r951, %p228;
	shfl.sync.bfly.b32	%r992, %r991, 16, 31, -1;
	selp.b32 	%r746, %r951, %r992, %p228;
	selp.b32 	%r751, %r992, %r953, %p228;
	selp.b32 	%r993, %r954, %r952, %p228;
	shfl.sync.bfly.b32	%r994, %r993, 16, 31, -1;
	selp.b32 	%r754, %r952, %r994, %p228;
	selp.b32 	%r759, %r994, %r954, %p228;
	selp.b32 	%r995, %r971, %r969, %p228;
	shfl.sync.bfly.b32	%r996, %r995, 16, 31, -1;
	selp.b32 	%r762, %r969, %r996, %p228;
	selp.b32 	%r767, %r996, %r971, %p228;
	selp.b32 	%r997, %r972, %r970, %p228;
	shfl.sync.bfly.b32	%r998, %r997, 16, 31, -1;
	selp.b32 	%r770, %r970, %r998, %p228;
	selp.b32 	%r775, %r998, %r972, %p228;
	selp.b32 	%r999, %r985, %r983, %p228;
	shfl.sync.bfly.b32	%r1000, %r999, 16, 31, -1;
	selp.b32 	%r778, %r983, %r1000, %p228;
	selp.b32 	%r783, %r1000, %r985, %p228;
	selp.b32 	%r1001, %r986, %r984, %p228;
	shfl.sync.bfly.b32	%r1002, %r1001, 16, 31, -1;
	selp.b32 	%r786, %r984, %r1002, %p228;
	selp.b32 	%r791, %r1002, %r986, %p228;
	shl.b32 	%r731, %r735, 4;
	mov.u32 	%r729, 252645135;
	// begin inline asm
	lop3.b32 %r793, %r729, %r730, %r731, 202;
	// end inline asm
	shr.u32 	%r734, %r730, 4;
	// begin inline asm
	lop3.b32 %r809, %r729, %r734, %r735, 202;
	// end inline asm
	shl.b32 	%r739, %r743, 4;
	// begin inline asm
	lop3.b32 %r801, %r729, %r738, %r739, 202;
	// end inline asm
	shr.u32 	%r742, %r738, 4;
	// begin inline asm
	lop3.b32 %r817, %r729, %r742, %r743, 202;
	// end inline asm
	shl.b32 	%r747, %r751, 4;
	// begin inline asm
	lop3.b32 %r825, %r729, %r746, %r747, 202;
	// end inline asm
	shr.u32 	%r750, %r746, 4;
	// begin inline asm
	lop3.b32 %r841, %r729, %r750, %r751, 202;
	// end inline asm
	shl.b32 	%r755, %r759, 4;
	// begin inline asm
	lop3.b32 %r833, %r729, %r754, %r755, 202;
	// end inline asm
	shr.u32 	%r758, %r754, 4;
	// begin inline asm
	lop3.b32 %r849, %r729, %r758, %r759, 202;
	// end inline asm
	shl.b32 	%r763, %r767, 4;
	// begin inline asm
	lop3.b32 %r794, %r729, %r762, %r763, 202;
	// end inline asm
	shr.u32 	%r766, %r762, 4;
	// begin inline asm
	lop3.b32 %r810, %r729, %r766, %r767, 202;
	// end inline asm
	shl.b32 	%r771, %r775, 4;
	// begin inline asm
	lop3.b32 %r802, %r729, %r770, %r771, 202;
	// end inline asm
	shr.u32 	%r774, %r770, 4;
	// begin inline asm
	lop3.b32 %r818, %r729, %r774, %r775, 202;
	// end inline asm
	shl.b32 	%r779, %r783, 4;
	// begin inline asm
	lop3.b32 %r826, %r729, %r778, %r779, 202;
	// end inline asm
	shr.u32 	%r782, %r778, 4;
	// begin inline asm
	lop3.b32 %r842, %r729, %r782, %r783, 202;
	// end inline asm
	shl.b32 	%r787, %r791, 4;
	// begin inline asm
	lop3.b32 %r834, %r729, %r786, %r787, 202;
	// end inline asm
	shr.u32 	%r790, %r786, 4;
	// begin inline asm
	lop3.b32 %r850, %r729, %r790, %r791, 202;
	// end inline asm
	mov.u32 	%r795, 25152;
	// begin inline asm
	prmt.b32 %r857, %r793, %r794, %r795;
	// end inline asm
	mov.u32 	%r799, 29521;
	// begin inline asm
	prmt.b32 %r889, %r793, %r794, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r865, %r801, %r802, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r897, %r801, %r802, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r858, %r809, %r810, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r890, %r809, %r810, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r866, %r817, %r818, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r898, %r817, %r818, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r873, %r825, %r826, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r905, %r825, %r826, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r881, %r833, %r834, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r913, %r833, %r834, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r874, %r841, %r842, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r906, %r841, %r842, %r799;
	// end inline asm
	// begin inline asm
	prmt.b32 %r882, %r849, %r850, %r795;
	// end inline asm
	// begin inline asm
	prmt.b32 %r914, %r849, %r850, %r799;
	// end inline asm
	mov.u32 	%r915, 21520;
	// begin inline asm
	prmt.b32 %r856, %r857, %r858, %r915;
	// end inline asm
	mov.u32 	%r919, 30258;
	// begin inline asm
	prmt.b32 %r860, %r857, %r858, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r864, %r865, %r866, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r868, %r865, %r866, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r872, %r873, %r874, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r876, %r873, %r874, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r880, %r881, %r882, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r884, %r881, %r882, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r888, %r889, %r890, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r892, %r889, %r890, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r896, %r897, %r898, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r900, %r897, %r898, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r904, %r905, %r906, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r908, %r905, %r906, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r912, %r913, %r914, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r916, %r913, %r914, %r919;
	// end inline asm
	mul.hi.s16 	%rs75, %rs63, 10923;
	shr.u16 	%rs76, %rs75, 15;
	shr.s16 	%rs77, %rs75, 2;
	add.s16 	%rs78, %rs77, %rs76;
	mul.lo.s16 	%rs79, %rs78, 24;
	sub.s16 	%rs80, %rs63, %rs79;
	cvt.s32.s16 	%r1003, %rs80;
	add.s32 	%r1004, %r91, %r1003;
	mul.wide.s32 	%rd96, %r1004, 4;
	add.s64 	%rd98, %rd55, %rd96;
	st.shared.u32 	[%rd98], %r856;
	add.s32 	%r1005, %r1004, 128;
	mul.wide.u32 	%rd99, %r1005, 4;
	add.s64 	%rd100, %rd55, %rd99;
	st.shared.u32 	[%rd100], %r864;
	add.s32 	%r1006, %r1004, 64;
	mul.wide.u32 	%rd101, %r1006, 4;
	add.s64 	%rd102, %rd55, %rd101;
	st.shared.u32 	[%rd102], %r860;
	add.s32 	%r1007, %r1004, 192;
	mul.wide.u32 	%rd103, %r1007, 4;
	add.s64 	%rd104, %rd55, %rd103;
	st.shared.u32 	[%rd104], %r868;
	add.s32 	%r1008, %r92, %r1003;
	mul.wide.u32 	%rd105, %r1008, 4;
	add.s64 	%rd106, %rd55, %rd105;
	st.shared.u32 	[%rd106], %r872;
	add.s32 	%r1009, %r1008, 128;
	mul.wide.u32 	%rd107, %r1009, 4;
	add.s64 	%rd108, %rd55, %rd107;
	st.shared.u32 	[%rd108], %r880;
	add.s32 	%r1010, %r1008, 64;
	mul.wide.u32 	%rd109, %r1010, 4;
	add.s64 	%rd110, %rd55, %rd109;
	st.shared.u32 	[%rd110], %r876;
	add.s32 	%r1011, %r1008, 192;
	mul.wide.u32 	%rd111, %r1011, 4;
	add.s64 	%rd112, %rd55, %rd111;
	st.shared.u32 	[%rd112], %r884;
	add.s32 	%r1012, %r1004, 32;
	mul.wide.u32 	%rd113, %r1012, 4;
	add.s64 	%rd114, %rd55, %rd113;
	st.shared.u32 	[%rd114], %r888;
	add.s32 	%r1013, %r1004, 160;
	mul.wide.u32 	%rd115, %r1013, 4;
	add.s64 	%rd116, %rd55, %rd115;
	st.shared.u32 	[%rd116], %r896;
	add.s32 	%r1014, %r1004, 96;
	mul.wide.u32 	%rd117, %r1014, 4;
	add.s64 	%rd118, %rd55, %rd117;
	st.shared.u32 	[%rd118], %r892;
	add.s32 	%r1015, %r1004, 224;
	mul.wide.u32 	%rd119, %r1015, 4;
	add.s64 	%rd120, %rd55, %rd119;
	st.shared.u32 	[%rd120], %r900;
	add.s32 	%r1016, %r1008, 32;
	mul.wide.u32 	%rd121, %r1016, 4;
	add.s64 	%rd122, %rd55, %rd121;
	st.shared.u32 	[%rd122], %r904;
	add.s32 	%r1017, %r1008, 160;
	mul.wide.u32 	%rd123, %r1017, 4;
	add.s64 	%rd124, %rd55, %rd123;
	st.shared.u32 	[%rd124], %r912;
	add.s32 	%r1018, %r1008, 96;
	mul.wide.u32 	%rd125, %r1018, 4;
	add.s64 	%rd126, %rd55, %rd125;
	st.shared.u32 	[%rd126], %r908;
	add.s32 	%r1019, %r1008, 224;
	mul.wide.u32 	%rd127, %r1019, 4;
	add.s64 	%rd128, %rd55, %rd127;
	st.shared.u32 	[%rd128], %r916;
	bar.sync 	0;
	add.s32 	%r1020, %r253, %r93;
	cvt.u16.u32 	%rs81, %r1020;
	mul.hi.s16 	%rs82, %rs81, 10923;
	shr.u16 	%rs83, %rs82, 15;
	shr.s16 	%rs84, %rs82, 2;
	add.s16 	%rs85, %rs84, %rs83;
	mul.lo.s16 	%rs86, %rs85, 24;
	sub.s16 	%rs87, %rs81, %rs86;
	cvt.s32.s16 	%r1021, %rs87;
	add.s32 	%r1022, %r94, %r1021;
	mul.wide.s32 	%rd129, %r1022, 4;
	add.s64 	%rd130, %rd55, %rd129;
	ld.shared.u32 	%r1023, [%rd130];
	add.s32 	%r1024, %r95, %r1021;
	mul.wide.u32 	%rd131, %r1024, 4;
	add.s64 	%rd132, %rd55, %rd131;
	ld.shared.u32 	%r1025, [%rd132];
	add.s32 	%r1026, %r96, %r1021;
	mul.wide.u32 	%rd133, %r1026, 4;
	add.s64 	%rd134, %rd55, %rd133;
	ld.shared.u32 	%r1027, [%rd134];
	add.s32 	%r1028, %r97, %r1021;
	mul.wide.u32 	%rd135, %r1028, 4;
	add.s64 	%rd136, %rd55, %rd135;
	ld.shared.u32 	%r1029, [%rd136];
	add.s32 	%r1030, %r98, %r1021;
	mul.wide.u32 	%rd137, %r1030, 4;
	add.s64 	%rd138, %rd55, %rd137;
	ld.shared.u32 	%r1031, [%rd138];
	add.s32 	%r1032, %r99, %r1021;
	mul.wide.u32 	%rd139, %r1032, 4;
	add.s64 	%rd140, %rd55, %rd139;
	ld.shared.u32 	%r1033, [%rd140];
	add.s32 	%r1034, %r100, %r1021;
	mul.wide.u32 	%rd141, %r1034, 4;
	add.s64 	%rd142, %rd55, %rd141;
	ld.shared.u32 	%r1035, [%rd142];
	add.s32 	%r1036, %r101, %r1021;
	mul.wide.u32 	%rd143, %r1036, 4;
	add.s64 	%rd144, %rd55, %rd143;
	ld.shared.u32 	%r1037, [%rd144];
	add.s32 	%r1038, %r102, %r1021;
	mul.wide.u32 	%rd145, %r1038, 4;
	add.s64 	%rd146, %rd55, %rd145;
	ld.shared.u32 	%r1039, [%rd146];
	add.s32 	%r1040, %r103, %r1021;
	mul.wide.u32 	%rd147, %r1040, 4;
	add.s64 	%rd148, %rd55, %rd147;
	ld.shared.u32 	%r1041, [%rd148];
	add.s32 	%r1042, %r104, %r1021;
	mul.wide.u32 	%rd149, %r1042, 4;
	add.s64 	%rd150, %rd55, %rd149;
	ld.shared.u32 	%r1043, [%rd150];
	add.s32 	%r1044, %r105, %r1021;
	mul.wide.u32 	%rd151, %r1044, 4;
	add.s64 	%rd152, %rd55, %rd151;
	ld.shared.u32 	%r1045, [%rd152];
	add.s32 	%r1046, %r106, %r1021;
	mul.wide.u32 	%rd153, %r1046, 4;
	add.s64 	%rd154, %rd55, %rd153;
	ld.shared.u32 	%r1047, [%rd154];
	add.s32 	%r1048, %r107, %r1021;
	mul.wide.u32 	%rd155, %r1048, 4;
	add.s64 	%rd156, %rd55, %rd155;
	ld.shared.u32 	%r1049, [%rd156];
	add.s32 	%r1050, %r108, %r1021;
	mul.wide.u32 	%rd157, %r1050, 4;
	add.s64 	%rd158, %rd55, %rd157;
	ld.shared.u32 	%r1051, [%rd158];
	add.s32 	%r1052, %r109, %r1021;
	mul.wide.u32 	%rd159, %r1052, 4;
	add.s64 	%rd160, %rd55, %rd159;
	ld.shared.u32 	%r1053, [%rd160];
	add.s32 	%r1054, %r110, %r1021;
	mul.wide.u32 	%rd161, %r1054, 4;
	add.s64 	%rd162, %rd55, %rd161;
	ld.shared.u32 	%r1055, [%rd162];
	add.s32 	%r1056, %r111, %r1021;
	mul.wide.u32 	%rd163, %r1056, 4;
	add.s64 	%rd164, %rd55, %rd163;
	ld.shared.u32 	%r1057, [%rd164];
	add.s32 	%r1058, %r112, %r1021;
	mul.wide.u32 	%rd165, %r1058, 4;
	add.s64 	%rd166, %rd55, %rd165;
	ld.shared.u32 	%r1059, [%rd166];
	add.s32 	%r1060, %r113, %r1021;
	mul.wide.u32 	%rd167, %r1060, 4;
	add.s64 	%rd168, %rd55, %rd167;
	ld.shared.u32 	%r1061, [%rd168];
	add.s32 	%r1062, %r114, %r1021;
	mul.wide.u32 	%rd169, %r1062, 4;
	add.s64 	%rd170, %rd55, %rd169;
	ld.shared.u32 	%r1063, [%rd170];
	add.s32 	%r1064, %r115, %r1021;
	mul.wide.s32 	%rd171, %r1064, 4;
	add.s64 	%rd172, %rd55, %rd171;
	ld.shared.u32 	%r1065, [%rd172];
	bar.sync 	0;
	shfl.sync.idx.b32	%r1066, %r3735, 0, 31, -1;
	shfl.sync.idx.b32	%r1067, %r3735, 1, 31, -1;
	shfl.sync.idx.b32	%r1068, %r3735, 2, 31, -1;
	shfl.sync.idx.b32	%r1069, %r3735, 3, 31, -1;
	shfl.sync.idx.b32	%r1070, %r3735, 4, 31, -1;
	shfl.sync.idx.b32	%r1071, %r3735, 5, 31, -1;
	shfl.sync.idx.b32	%r1072, %r3735, 6, 31, -1;
	shfl.sync.idx.b32	%r1073, %r3735, 7, 31, -1;
	shfl.sync.idx.b32	%r1074, %r3735, 8, 31, -1;
	shfl.sync.idx.b32	%r1075, %r3735, 9, 31, -1;
	shfl.sync.idx.b32	%r1076, %r3735, 10, 31, -1;
	shfl.sync.idx.b32	%r1077, %r3735, 11, 31, -1;
	shfl.sync.idx.b32	%r1078, %r3735, 12, 31, -1;
	shfl.sync.idx.b32	%r1079, %r3735, 13, 31, -1;
	shfl.sync.idx.b32	%r1080, %r3735, 14, 31, -1;
	shfl.sync.idx.b32	%r1081, %r3735, 15, 31, -1;
	shfl.sync.idx.b32	%r1082, %r3735, 16, 31, -1;
	shfl.sync.idx.b32	%r1083, %r3735, 17, 31, -1;
	shfl.sync.idx.b32	%r1084, %r3735, 18, 31, -1;
	shfl.sync.idx.b32	%r1085, %r3735, 19, 31, -1;
	shfl.sync.idx.b32	%r1086, %r3735, 20, 31, -1;
	shfl.sync.idx.b32	%r1087, %r3735, 21, 31, -1;
	shfl.sync.idx.b32	%r1088, %r3735, 22, 31, -1;
	shfl.sync.idx.b32	%r1089, %r3735, 23, 31, -1;
	add.s32 	%r1090, %r1066, %r1021;
	mul.wide.s32 	%rd173, %r1090, 4;
	add.s64 	%rd174, %rd55, %rd173;
	st.shared.u32 	[%rd174], %r1023;
	add.s32 	%r1091, %r1067, %r1021;
	mul.wide.s32 	%rd175, %r1091, 4;
	add.s64 	%rd176, %rd55, %rd175;
	st.shared.u32 	[%rd176], %r1025;
	add.s32 	%r1092, %r1068, %r1021;
	mul.wide.s32 	%rd177, %r1092, 4;
	add.s64 	%rd178, %rd55, %rd177;
	st.shared.u32 	[%rd178], %r1027;
	add.s32 	%r1093, %r1069, %r1021;
	mul.wide.s32 	%rd179, %r1093, 4;
	add.s64 	%rd180, %rd55, %rd179;
	st.shared.u32 	[%rd180], %r1029;
	add.s32 	%r1094, %r1070, %r1021;
	mul.wide.s32 	%rd181, %r1094, 4;
	add.s64 	%rd182, %rd55, %rd181;
	st.shared.u32 	[%rd182], %r1031;
	add.s32 	%r1095, %r1071, %r1021;
	mul.wide.s32 	%rd183, %r1095, 4;
	add.s64 	%rd184, %rd55, %rd183;
	st.shared.u32 	[%rd184], %r1033;
	add.s32 	%r1096, %r1072, %r1021;
	mul.wide.s32 	%rd185, %r1096, 4;
	add.s64 	%rd186, %rd55, %rd185;
	st.shared.u32 	[%rd186], %r1035;
	add.s32 	%r1097, %r1073, %r1021;
	mul.wide.s32 	%rd187, %r1097, 4;
	add.s64 	%rd188, %rd55, %rd187;
	st.shared.u32 	[%rd188], %r1037;
	add.s32 	%r1098, %r1074, %r1021;
	mul.wide.s32 	%rd189, %r1098, 4;
	add.s64 	%rd190, %rd55, %rd189;
	st.shared.u32 	[%rd190], %r1039;
	add.s32 	%r1099, %r1075, %r1021;
	mul.wide.s32 	%rd191, %r1099, 4;
	add.s64 	%rd192, %rd55, %rd191;
	st.shared.u32 	[%rd192], %r1041;
	add.s32 	%r1100, %r1076, %r1021;
	mul.wide.s32 	%rd193, %r1100, 4;
	add.s64 	%rd194, %rd55, %rd193;
	st.shared.u32 	[%rd194], %r1043;
	add.s32 	%r1101, %r1077, %r1021;
	mul.wide.s32 	%rd195, %r1101, 4;
	add.s64 	%rd196, %rd55, %rd195;
	st.shared.u32 	[%rd196], %r1045;
	add.s32 	%r1102, %r1078, %r1021;
	mul.wide.s32 	%rd197, %r1102, 4;
	add.s64 	%rd198, %rd55, %rd197;
	st.shared.u32 	[%rd198], %r1047;
	add.s32 	%r1103, %r1079, %r1021;
	mul.wide.s32 	%rd199, %r1103, 4;
	add.s64 	%rd200, %rd55, %rd199;
	st.shared.u32 	[%rd200], %r1049;
	add.s32 	%r1104, %r1080, %r1021;
	mul.wide.s32 	%rd201, %r1104, 4;
	add.s64 	%rd202, %rd55, %rd201;
	st.shared.u32 	[%rd202], %r1051;
	add.s32 	%r1105, %r1081, %r1021;
	mul.wide.s32 	%rd203, %r1105, 4;
	add.s64 	%rd204, %rd55, %rd203;
	st.shared.u32 	[%rd204], %r1053;
	add.s32 	%r1106, %r1082, %r1021;
	mul.wide.s32 	%rd205, %r1106, 4;
	add.s64 	%rd206, %rd55, %rd205;
	st.shared.u32 	[%rd206], %r1055;
	add.s32 	%r1107, %r1083, %r1021;
	mul.wide.s32 	%rd207, %r1107, 4;
	add.s64 	%rd208, %rd55, %rd207;
	st.shared.u32 	[%rd208], %r1057;
	add.s32 	%r1108, %r1084, %r1021;
	mul.wide.s32 	%rd209, %r1108, 4;
	add.s64 	%rd210, %rd55, %rd209;
	st.shared.u32 	[%rd210], %r1059;
	add.s32 	%r1109, %r1085, %r1021;
	mul.wide.s32 	%rd211, %r1109, 4;
	add.s64 	%rd212, %rd55, %rd211;
	st.shared.u32 	[%rd212], %r1061;
	add.s32 	%r1110, %r1086, %r1021;
	mul.wide.s32 	%rd213, %r1110, 4;
	add.s64 	%rd214, %rd55, %rd213;
	st.shared.u32 	[%rd214], %r1063;
	selp.b32 	%r1111, 0, %r1065, %p227;
	add.s32 	%r1112, %r1087, %r1021;
	mul.wide.s32 	%rd215, %r1112, 4;
	add.s64 	%rd216, %rd55, %rd215;
	st.shared.u32 	[%rd216], %r1111;
	add.s32 	%r1113, %r1088, %r1021;
	mul.wide.s32 	%rd217, %r1113, 4;
	add.s64 	%rd218, %rd55, %rd217;
	mov.u32 	%r3657, 0;
	st.shared.u32 	[%rd218], %r3657;
	add.s32 	%r1114, %r1089, %r1021;
	mul.wide.s32 	%rd219, %r1114, 4;
	add.s64 	%rd220, %rd55, %rd219;
	st.shared.u32 	[%rd220], %r3657;
	bar.sync 	0;
	mov.u32 	%r3658, %r3657;
	mov.u32 	%r3659, %r3657;
	mov.u32 	%r3660, %r3657;
	mov.u32 	%r3661, %r3657;
	mov.u32 	%r3662, %r3657;
	mov.u32 	%r3663, %r3657;
	mov.u32 	%r3664, %r3657;
	mov.u32 	%r3665, %r3657;
	mov.u32 	%r3666, %r3657;
	mov.u32 	%r3667, %r3657;
	mov.u32 	%r3668, %r3657;
	mov.u32 	%r3669, %r3657;
	mov.u32 	%r3670, %r3657;
	mov.u32 	%r3671, %r3657;
	mov.u32 	%r3672, %r3657;
	mov.u32 	%r3673, %r3657;
	mov.u32 	%r3674, %r3657;
	mov.u32 	%r3675, %r3657;
	mov.u32 	%r3676, %r3657;
	mov.u32 	%r3677, %r3657;
	mov.u32 	%r3678, %r3657;
	mov.u32 	%r3679, %r3657;
	mov.u32 	%r3680, %r3657;
	@%p78 bra 	$L__BB0_145;
// %bb.194:                             // %oksrem3893
                                        //   in Loop: Header=BB0_143 Depth=1
	cvt.u16.u32 	%rs88, %r253;
	mul.hi.s16 	%rs89, %rs88, 10923;
	shr.u16 	%rs90, %rs89, 15;
	shr.s16 	%rs91, %rs89, 2;
	add.s16 	%rs92, %rs91, %rs90;
	mul.lo.s16 	%rs93, %rs92, 24;
	sub.s16 	%rs94, %rs88, %rs93;
	cvt.s32.s16 	%r1115, %rs94;
	mul.wide.s32 	%rd221, %r1115, 4;
	add.s64 	%rd222, %rd15, %rd221;
	ld.shared.u32 	%r3657, [%rd222];
	ld.shared.u32 	%r3658, [%rd15+4];
	ld.shared.u32 	%r3659, [%rd15+8];
	ld.shared.u32 	%r3660, [%rd15+12];
	ld.shared.u32 	%r3661, [%rd15+16];
	ld.shared.u32 	%r3662, [%rd15+20];
	ld.shared.u32 	%r3663, [%rd15+24];
	ld.shared.u32 	%r3664, [%rd15+28];
	ld.shared.u32 	%r3665, [%rd15+32];
	ld.shared.u32 	%r3666, [%rd15+36];
	ld.shared.u32 	%r3667, [%rd15+40];
	ld.shared.u32 	%r3668, [%rd15+44];
	ld.shared.u32 	%r3669, [%rd15+48];
	ld.shared.u32 	%r3670, [%rd15+52];
	ld.shared.u32 	%r3671, [%rd15+56];
	ld.shared.u32 	%r3672, [%rd15+60];
	add.s16 	%rs95, %rs88, 16;
	mul.hi.s16 	%rs96, %rs95, 10923;
	shr.u16 	%rs97, %rs96, 15;
	shr.s16 	%rs98, %rs96, 2;
	add.s16 	%rs99, %rs98, %rs97;
	mul.lo.s16 	%rs100, %rs99, 24;
	sub.s16 	%rs101, %rs95, %rs100;
	cvt.s32.s16 	%r1116, %rs101;
	mul.wide.s32 	%rd223, %r1116, 4;
	add.s64 	%rd224, %rd15, %rd223;
	ld.shared.u32 	%r3673, [%rd224];
	add.s16 	%rs102, %rs88, 17;
	mul.hi.s16 	%rs103, %rs102, 10923;
	shr.u16 	%rs104, %rs103, 15;
	shr.s16 	%rs105, %rs103, 2;
	add.s16 	%rs106, %rs105, %rs104;
	mul.lo.s16 	%rs107, %rs106, 24;
	sub.s16 	%rs108, %rs102, %rs107;
	cvt.s32.s16 	%r1117, %rs108;
	mul.wide.s32 	%rd225, %r1117, 4;
	add.s64 	%rd226, %rd15, %rd225;
	ld.shared.u32 	%r3674, [%rd226];
	add.s16 	%rs109, %rs88, 18;
	mul.hi.s16 	%rs110, %rs109, 10923;
	shr.u16 	%rs111, %rs110, 15;
	shr.s16 	%rs112, %rs110, 2;
	add.s16 	%rs113, %rs112, %rs111;
	mul.lo.s16 	%rs114, %rs113, 24;
	sub.s16 	%rs115, %rs109, %rs114;
	cvt.s32.s16 	%r1118, %rs115;
	mul.wide.s32 	%rd227, %r1118, 4;
	add.s64 	%rd228, %rd15, %rd227;
	ld.shared.u32 	%r3675, [%rd228];
	add.s16 	%rs116, %rs88, 19;
	mul.hi.s16 	%rs117, %rs116, 10923;
	shr.u16 	%rs118, %rs117, 15;
	shr.s16 	%rs119, %rs117, 2;
	add.s16 	%rs120, %rs119, %rs118;
	mul.lo.s16 	%rs121, %rs120, 24;
	sub.s16 	%rs122, %rs116, %rs121;
	cvt.s32.s16 	%r1119, %rs122;
	mul.wide.s32 	%rd229, %r1119, 4;
	add.s64 	%rd230, %rd15, %rd229;
	ld.shared.u32 	%r3676, [%rd230];
	add.s16 	%rs123, %rs88, 20;
	mul.hi.s16 	%rs124, %rs123, 10923;
	shr.u16 	%rs125, %rs124, 15;
	shr.s16 	%rs126, %rs124, 2;
	add.s16 	%rs127, %rs126, %rs125;
	mul.lo.s16 	%rs128, %rs127, 24;
	sub.s16 	%rs129, %rs123, %rs128;
	cvt.s32.s16 	%r1120, %rs129;
	mul.wide.s32 	%rd231, %r1120, 4;
	add.s64 	%rd232, %rd15, %rd231;
	ld.shared.u32 	%r3677, [%rd232];
	add.s16 	%rs130, %rs88, 21;
	mul.hi.s16 	%rs131, %rs130, 10923;
	shr.u16 	%rs132, %rs131, 15;
	shr.s16 	%rs133, %rs131, 2;
	add.s16 	%rs134, %rs133, %rs132;
	mul.lo.s16 	%rs135, %rs134, 24;
	sub.s16 	%rs136, %rs130, %rs135;
	cvt.s32.s16 	%r1121, %rs136;
	mul.wide.s32 	%rd233, %r1121, 4;
	add.s64 	%rd234, %rd15, %rd233;
	ld.shared.u32 	%r3678, [%rd234];
	add.s16 	%rs137, %rs88, 22;
	mul.hi.s16 	%rs138, %rs137, 10923;
	shr.u16 	%rs139, %rs138, 15;
	shr.s16 	%rs140, %rs138, 2;
	add.s16 	%rs141, %rs140, %rs139;
	mul.lo.s16 	%rs142, %rs141, 24;
	sub.s16 	%rs143, %rs137, %rs142;
	cvt.s32.s16 	%r1122, %rs143;
	mul.wide.s32 	%rd235, %r1122, 4;
	add.s64 	%rd236, %rd15, %rd235;
	ld.shared.u32 	%r3679, [%rd236];
	add.s16 	%rs144, %rs88, 23;
	mul.hi.s16 	%rs145, %rs144, 10923;
	shr.u16 	%rs146, %rs145, 15;
	shr.s16 	%rs147, %rs145, 2;
	add.s16 	%rs148, %rs147, %rs146;
	mul.lo.s16 	%rs149, %rs148, 24;
	sub.s16 	%rs150, %rs144, %rs149;
	cvt.s32.s16 	%r1123, %rs150;
	mul.wide.s32 	%rd237, %r1123, 4;
	add.s64 	%rd238, %rd15, %rd237;
	ld.shared.u32 	%r3680, [%rd238];
$L__BB0_145:                            // %L11334
                                        //   in Loop: Header=BB0_143 Depth=1
	bar.sync 	0;
	mov.u32 	%r3681, 12;
	bra.uni 	$L__BB0_146;
$L__BB0_153:                            // %L20932
                                        //   in Loop: Header=BB0_146 Depth=2
	add.s32 	%r3683, %r3683, 1;
	mov.u32 	%r3682, 0;
	mov.u32 	%r3684, %r3682;
	mov.u32 	%r3685, %r3682;
$L__BB0_154:                            // %L20933
                                        //   in Loop: Header=BB0_146 Depth=2
	bar.sync 	0;
	add.s32 	%r3681, %r3681, -4;
	setp.ne.s32 	%p254, %r3681, -12;
	@%p254 bra 	$L__BB0_146;
	bra.uni 	$L__BB0_155;
$L__BB0_146:                            // %L11360
                                        //   Parent Loop BB0_143 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p237, %r3681, 12;
	selp.b32 	%r1662, %r3657, 0, %p237;
	setp.eq.s32 	%p238, %r3681, 8;
	selp.b32 	%r1663, %r3661, %r1662, %p238;
	setp.eq.s32 	%p239, %r3681, 4;
	selp.b32 	%r1664, %r3665, %r1663, %p239;
	setp.eq.s32 	%p240, %r3681, 0;
	selp.b32 	%r1665, %r3669, %r1664, %p240;
	setp.eq.s32 	%p241, %r3681, -4;
	selp.b32 	%r1666, %r3673, %r1665, %p241;
	setp.eq.s32 	%p242, %r3681, -8;
	selp.b32 	%r1667, %r3677, %r1666, %p242;
	selp.b32 	%r1668, %r3658, 0, %p237;
	selp.b32 	%r1669, %r3662, %r1668, %p238;
	selp.b32 	%r1670, %r3666, %r1669, %p239;
	selp.b32 	%r1671, %r3670, %r1670, %p240;
	selp.b32 	%r1672, %r3674, %r1671, %p241;
	selp.b32 	%r1673, %r3678, %r1672, %p242;
	selp.b32 	%r1674, %r3659, 0, %p237;
	selp.b32 	%r1675, %r3663, %r1674, %p238;
	selp.b32 	%r1676, %r3667, %r1675, %p239;
	selp.b32 	%r1677, %r3671, %r1676, %p240;
	selp.b32 	%r1678, %r3675, %r1677, %p241;
	selp.b32 	%r1679, %r3679, %r1678, %p242;
	selp.b32 	%r1680, %r3660, 0, %p237;
	selp.b32 	%r1681, %r3664, %r1680, %p238;
	selp.b32 	%r1682, %r3668, %r1681, %p239;
	selp.b32 	%r1683, %r3672, %r1682, %p240;
	selp.b32 	%r1684, %r3676, %r1683, %p241;
	selp.b32 	%r1685, %r3680, %r1684, %p242;
	mov.u16 	%rs188, 25600;
	// begin inline asm
	mov.b32 %r1130, {%rs188, %rs188};
	// end inline asm
	mov.u16 	%rs190, 21504;
	// begin inline asm
	mov.b32 %r1141, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1129, %r1667, -2004318072;
	mov.u32 	%r1266, 983055;
	// begin inline asm
	lop3.b32 %r1127, %r1266, %r1129, %r1130, 202;
	// end inline asm
	mov.u16 	%rs194, 18432;
	// begin inline asm
	mov.b32 %r1131, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1132, %r1130, %r1131;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1135, %r1127, %r1132;
	// end inline asm
	mov.u32 	%r1277, 15728880;
	// begin inline asm
	lop3.b32 %r1138, %r1277, %r1129, %r1141, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1142, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1143, %r1141, %r1142;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1146, %r1138, %r1143;
	// end inline asm
	// begin inline asm
	mov.b32 %r1176, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1187, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1175, %r1673, -2004318072;
	// begin inline asm
	lop3.b32 %r1173, %r1266, %r1175, %r1176, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1177, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1178, %r1176, %r1177;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1181, %r1173, %r1178;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1184, %r1277, %r1175, %r1187, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1188, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1189, %r1187, %r1188;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1192, %r1184, %r1189;
	// end inline asm
	// begin inline asm
	mov.b32 %r1222, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1233, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1221, %r1679, -2004318072;
	// begin inline asm
	lop3.b32 %r1219, %r1266, %r1221, %r1222, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1223, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1224, %r1222, %r1223;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1227, %r1219, %r1224;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1230, %r1277, %r1221, %r1233, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1234, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1235, %r1233, %r1234;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1238, %r1230, %r1235;
	// end inline asm
	// begin inline asm
	mov.b32 %r1268, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r1279, {%rs190, %rs190};
	// end inline asm
	xor.b32  	%r1267, %r1685, -2004318072;
	// begin inline asm
	lop3.b32 %r1265, %r1266, %r1267, %r1268, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1269, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1270, %r1268, %r1269;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1273, %r1265, %r1270;
	// end inline asm
	// begin inline asm
	lop3.b32 %r1276, %r1277, %r1267, %r1279, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r1280, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r1281, %r1279, %r1280;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r1284, %r1276, %r1281;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r1135;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1309, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1146;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1312, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r1181;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1315, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1192;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1318, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r1227;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1321, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1238;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1324, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r1273;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1327, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r1284;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r1330, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r1661, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1396, %r1393}, {%r335, %r338}, {%r1309}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1405, %r1402}, {%r335, %r338}, {%r1312}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1414, %r1411}, {%r335, %r338}, {%r1315}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1423, %r1420}, {%r335, %r338}, {%r1318}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1432, %r1429}, {%r335, %r338}, {%r1321}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1441, %r1438}, {%r335, %r338}, {%r1324}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1450, %r1447}, {%r335, %r338}, {%r1327}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1459, %r1456}, {%r335, %r338}, {%r1330}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1389, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1391, %r1389, %r1393;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1394, %r387, %r1396, %r1391;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1398, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1400, %r1398, %r1402;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1403, %r387, %r1405, %r1400;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1407, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1409, %r1407, %r1411;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1412, %r387, %r1414, %r1409;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1416, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1418, %r1416, %r1420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1421, %r387, %r1423, %r1418;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1425, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1427, %r1425, %r1429;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1430, %r387, %r1432, %r1427;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1434, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1436, %r1434, %r1438;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1439, %r387, %r1441, %r1436;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1443, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1445, %r1443, %r1447;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1448, %r387, %r1450, %r1445;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1452, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1454, %r1452, %r1456;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1457, %r387, %r1459, %r1454;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1461, %r390, %r1396;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1464, %r387, %r1393, %r1461;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1468, %r390, %r1405;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1471, %r387, %r1402, %r1468;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1475, %r390, %r1414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1478, %r387, %r1411, %r1475;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1482, %r390, %r1423;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1485, %r387, %r1420, %r1482;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1489, %r390, %r1432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1492, %r387, %r1429, %r1489;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1496, %r390, %r1441;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1499, %r387, %r1438, %r1496;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1503, %r390, %r1450;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1506, %r387, %r1447, %r1503;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1510, %r390, %r1459;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1513, %r387, %r1456, %r1510;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1598, %r1599}, {%r431, %r437, %r434, %r440}, {%r1394, %r1464}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1606, %r1607}, {%r431, %r437, %r434, %r440}, {%r1403, %r1471}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1614, %r1615}, {%r431, %r437, %r434, %r440}, {%r1412, %r1478}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1622, %r1623}, {%r431, %r437, %r434, %r440}, {%r1421, %r1485}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1630, %r1631}, {%r431, %r437, %r434, %r440}, {%r1430, %r1492}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1638, %r1639}, {%r431, %r437, %r434, %r440}, {%r1439, %r1499}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1646, %r1647}, {%r431, %r437, %r434, %r440}, {%r1448, %r1506}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1654, %r1655}, {%r431, %r437, %r434, %r440}, {%r1457, %r1513}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	prmt.b32 %r1597, %r1598, %r1599, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1601, %r1598, %r1599, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1605, %r1606, %r1607, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1609, %r1606, %r1607, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1613, %r1614, %r1615, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1617, %r1614, %r1615, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1621, %r1622, %r1623, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1625, %r1622, %r1623, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1629, %r1630, %r1631, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1633, %r1630, %r1631, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1637, %r1638, %r1639, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1641, %r1638, %r1639, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1645, %r1646, %r1647, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1649, %r1646, %r1647, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1653, %r1654, %r1655, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r1657, %r1654, %r1655, %r919;
	// end inline asm
	st.shared.u32 	[%rd6], %r1597;
	st.shared.u32 	[%rd7], %r1601;
	st.shared.u32 	[%rd8], %r1605;
	st.shared.u32 	[%rd9], %r1609;
	st.shared.u32 	[%rd16], %r1613;
	st.shared.u32 	[%rd17], %r1617;
	st.shared.u32 	[%rd18], %r1621;
	st.shared.u32 	[%rd19], %r1625;
	st.shared.u32 	[%rd20], %r1629;
	st.shared.u32 	[%rd21], %r1633;
	st.shared.u32 	[%rd22], %r1637;
	st.shared.u32 	[%rd23], %r1641;
	st.shared.u32 	[%rd24], %r1645;
	st.shared.u32 	[%rd25], %r1649;
	st.shared.u32 	[%rd26], %r1653;
	st.shared.u32 	[%rd27], %r1657;
	bar.sync 	0;
	mov.u32 	%r3686, %r1661;
	mov.u32 	%r3687, %r1661;
	mov.u32 	%r3688, %r1661;
	mov.u32 	%r3689, %r1661;
	@%p236 bra 	$L__BB0_195;
	bra.uni 	$L__BB0_147;
$L__BB0_195:                            // %pass7517
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3686, [%rd10];
	ld.shared.u32 	%r3687, [%rd11];
	ld.shared.u32 	%r3688, [%rd12];
	ld.shared.u32 	%r3689, [%rd13];
$L__BB0_147:                            // %L16849
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1721, %r1718}, {%r449, %r452}, {%r3686}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1730, %r1727}, {%r449, %r452}, {%r3687}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1739, %r1736}, {%r449, %r452}, {%r3688}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1748, %r1745}, {%r449, %r452}, {%r3689}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1714, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1716, %r1714, %r1718;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1719, %r501, %r1721, %r1716;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1723, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1725, %r1723, %r1727;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1728, %r501, %r1730, %r1725;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1732, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1734, %r1732, %r1736;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1737, %r501, %r1739, %r1734;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1741, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1743, %r1741, %r1745;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1746, %r501, %r1748, %r1743;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1750, %r504, %r1721;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1753, %r501, %r1718, %r1750;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1757, %r504, %r1730;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1760, %r501, %r1727, %r1757;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1764, %r504, %r1739;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1767, %r501, %r1736, %r1764;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1771, %r504, %r1748;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1774, %r501, %r1745, %r1771;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1819, %r1822}, {%r545, %r551, %r548, %r554}, {%r1719, %r1753}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1838, %r1841}, {%r545, %r551, %r548, %r554}, {%r1728, %r1760}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1826, %r1830}, {%r545, %r551, %r548, %r554}, {%r1737, %r1767}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1845, %r1849}, {%r545, %r551, %r548, %r554}, {%r1746, %r1774}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1818, %r1819, %r1819;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1821, %r1822, %r1822, %r1818;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1825, %r1826, %r1826, %r1821;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1829, %r1830, %r1830, %r1825;
	// end inline asm
	mov.u32 	%r1853, 442899046;
	// begin inline asm
	fma.rn.f16x2 %r1833, %r1853, %r1829, %r3685;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1837, %r1838, %r1838;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1840, %r1841, %r1841, %r1837;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1844, %r1845, %r1845, %r1840;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1848, %r1849, %r1849, %r1844;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1852, %r1853, %r1848, %r3684;
	// end inline asm
	mov.u32 	%r3690, %r1661;
	mov.u32 	%r3691, %r1661;
	mov.u32 	%r3692, %r1661;
	mov.u32 	%r3693, %r1661;
	@%p236 bra 	$L__BB0_196;
	bra.uni 	$L__BB0_148;
$L__BB0_196:                            // %pass8122
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3690, [%rd28];
	ld.shared.u32 	%r3691, [%rd29];
	ld.shared.u32 	%r3692, [%rd30];
	ld.shared.u32 	%r3693, [%rd31];
$L__BB0_148:                            // %L18052
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1892, %r1889}, {%r449, %r452}, {%r3690}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1901, %r1898}, {%r449, %r452}, {%r3691}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1910, %r1907}, {%r449, %r452}, {%r3692}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r1919, %r1916}, {%r449, %r452}, {%r3693}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1885, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1887, %r1885, %r1889;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1890, %r501, %r1892, %r1887;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1894, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1896, %r1894, %r1898;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1899, %r501, %r1901, %r1896;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1903, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1905, %r1903, %r1907;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1908, %r501, %r1910, %r1905;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r1912, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1914, %r1912, %r1916;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1917, %r501, %r1919, %r1914;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1921, %r504, %r1892;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1924, %r501, %r1889, %r1921;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1928, %r504, %r1901;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1931, %r501, %r1898, %r1928;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1935, %r504, %r1910;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1938, %r501, %r1907, %r1935;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1942, %r504, %r1919;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1945, %r501, %r1916, %r1942;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1990, %r1993}, {%r545, %r551, %r548, %r554}, {%r1890, %r1924}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2009, %r2012}, {%r545, %r551, %r548, %r554}, {%r1899, %r1931}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r1997, %r2001}, {%r545, %r551, %r548, %r554}, {%r1908, %r1938}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2016, %r2020}, {%r545, %r551, %r548, %r554}, {%r1917, %r1945}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r1989, %r1990, %r1990;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1992, %r1993, %r1993, %r1989;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r1996, %r1997, %r1997, %r1992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2000, %r2001, %r2001, %r1996;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2004, %r1853, %r2000, %r1833;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2008, %r2009, %r2009;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2011, %r2012, %r2012, %r2008;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2015, %r2016, %r2016, %r2011;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2019, %r2020, %r2020, %r2015;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2023, %r1853, %r2019, %r1852;
	// end inline asm
	mov.u32 	%r3694, %r1661;
	mov.u32 	%r3695, %r1661;
	mov.u32 	%r3696, %r1661;
	mov.u32 	%r3697, %r1661;
	@%p236 bra 	$L__BB0_197;
	bra.uni 	$L__BB0_149;
$L__BB0_197:                            // %pass8727
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3694, [%rd32];
	ld.shared.u32 	%r3695, [%rd33];
	ld.shared.u32 	%r3696, [%rd34];
	ld.shared.u32 	%r3697, [%rd35];
$L__BB0_149:                            // %L19255
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2063, %r2060}, {%r449, %r452}, {%r3694}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2072, %r2069}, {%r449, %r452}, {%r3695}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2081, %r2078}, {%r449, %r452}, {%r3696}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2090, %r2087}, {%r449, %r452}, {%r3697}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2056, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2058, %r2056, %r2060;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2061, %r501, %r2063, %r2058;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2065, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2067, %r2065, %r2069;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2070, %r501, %r2072, %r2067;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2074, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2076, %r2074, %r2078;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2079, %r501, %r2081, %r2076;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2083, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2085, %r2083, %r2087;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2088, %r501, %r2090, %r2085;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2092, %r504, %r2063;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2095, %r501, %r2060, %r2092;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2099, %r504, %r2072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2102, %r501, %r2069, %r2099;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2106, %r504, %r2081;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2109, %r501, %r2078, %r2106;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2113, %r504, %r2090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2116, %r501, %r2087, %r2113;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2161, %r2164}, {%r545, %r551, %r548, %r554}, {%r2061, %r2095}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2180, %r2183}, {%r545, %r551, %r548, %r554}, {%r2070, %r2102}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2168, %r2172}, {%r545, %r551, %r548, %r554}, {%r2079, %r2109}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2187, %r2191}, {%r545, %r551, %r548, %r554}, {%r2088, %r2116}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2160, %r2161, %r2161;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2163, %r2164, %r2164, %r2160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2167, %r2168, %r2168, %r2163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2171, %r2172, %r2172, %r2167;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2175, %r1853, %r2171, %r2004;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2179, %r2180, %r2180;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2182, %r2183, %r2183, %r2179;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2186, %r2187, %r2187, %r2182;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2190, %r2191, %r2191, %r2186;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2194, %r1853, %r2190, %r2023;
	// end inline asm
	mov.u32 	%r3698, %r1661;
	mov.u32 	%r3699, %r1661;
	mov.u32 	%r3700, %r1661;
	mov.u32 	%r3701, %r1661;
	@%p236 bra 	$L__BB0_198;
	bra.uni 	$L__BB0_150;
$L__BB0_198:                            // %pass9332
                                        //   in Loop: Header=BB0_146 Depth=2
	ld.shared.u32 	%r3698, [%rd36];
	ld.shared.u32 	%r3699, [%rd37];
	ld.shared.u32 	%r3700, [%rd38];
	ld.shared.u32 	%r3701, [%rd39];
$L__BB0_150:                            // %L20458
                                        //   in Loop: Header=BB0_146 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2234, %r2231}, {%r449, %r452}, {%r3698}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2243, %r2240}, {%r449, %r452}, {%r3699}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2252, %r2249}, {%r449, %r452}, {%r3700}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2261, %r2258}, {%r449, %r452}, {%r3701}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2227, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2229, %r2227, %r2231;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2232, %r501, %r2234, %r2229;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2236, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2238, %r2236, %r2240;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2241, %r501, %r2243, %r2238;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2245, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2247, %r2245, %r2249;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2250, %r501, %r2252, %r2247;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2254, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2256, %r2254, %r2258;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2259, %r501, %r2261, %r2256;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2263, %r504, %r2234;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2266, %r501, %r2231, %r2263;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2270, %r504, %r2243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2273, %r501, %r2240, %r2270;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2277, %r504, %r2252;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2280, %r501, %r2249, %r2277;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2284, %r504, %r2261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2287, %r501, %r2258, %r2284;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2332, %r2335}, {%r545, %r551, %r548, %r554}, {%r2232, %r2266}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2351, %r2354}, {%r545, %r551, %r548, %r554}, {%r2241, %r2273}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2339, %r2343}, {%r545, %r551, %r548, %r554}, {%r2250, %r2280}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2358, %r2362}, {%r545, %r551, %r548, %r554}, {%r2259, %r2287}, {%r1661, %r1661};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2331, %r2332, %r2332;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2334, %r2335, %r2335, %r2331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2338, %r2339, %r2339, %r2334;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2342, %r2343, %r2343, %r2338;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3685, %r1853, %r2342, %r2175;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2350, %r2351, %r2351;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2353, %r2354, %r2354, %r2350;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2357, %r2358, %r2358, %r2353;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2361, %r2362, %r2362, %r2357;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3684, %r1853, %r2361, %r2194;
	// end inline asm
	add.s32 	%r3682, %r3682, 4;
	setp.ne.s32 	%p246, %r3682, 40;
	@%p246 bra 	$L__BB0_154;
// %bb.151:                             // %L20608
                                        //   in Loop: Header=BB0_146 Depth=2
	@%p78 bra 	$L__BB0_153;
// %bb.152:                             // %L20668
                                        //   in Loop: Header=BB0_146 Depth=2
	mul.lo.s32 	%r2369, %r3683, 2359296;
	add.s32 	%r2370, %r116, %r2369;
	cvt.s64.s32 	%rd239, %r2370;
	add.s64 	%rd240, %rd239, %rd14;
	mul.hi.s64 	%rd241, %rd240, 1024819115206086201;
	shr.u64 	%rd242, %rd241, 63;
	shr.s64 	%rd243, %rd241, 22;
	add.s64 	%rd244, %rd243, %rd242;
	setp.lt.s64 	%p248, %rd240, 0;
	mul.lo.s64 	%rd245, %rd244, 75497472;
	setp.ne.s64 	%p249, %rd245, %rd240;
	and.pred  	%p250, %p248, %p249;
	selp.s64 	%rd246, -1, 0, %p250;
	add.s64 	%rd247, %rd244, %rd246;
	mul.lo.s64 	%rd248, %rd247, -75497472;
	add.s64 	%rd249, %rd248, %rd240;
	shl.b64 	%rd250, %rd249, 2;
	add.s64 	%rd251, %rd4, %rd250;
	st.global.u32 	[%rd251], %r3685;
	add.s32 	%r2371, %r117, %r2369;
	cvt.s64.s32 	%rd252, %r2371;
	add.s64 	%rd253, %rd252, %rd14;
	mul.hi.s64 	%rd254, %rd253, 1024819115206086201;
	shr.u64 	%rd255, %rd254, 63;
	shr.s64 	%rd256, %rd254, 22;
	add.s64 	%rd257, %rd256, %rd255;
	setp.lt.s64 	%p251, %rd253, 0;
	mul.lo.s64 	%rd258, %rd257, 75497472;
	setp.ne.s64 	%p252, %rd258, %rd253;
	and.pred  	%p253, %p251, %p252;
	selp.s64 	%rd259, -1, 0, %p253;
	add.s64 	%rd260, %rd257, %rd259;
	mul.lo.s64 	%rd261, %rd260, -75497472;
	add.s64 	%rd262, %rd261, %rd253;
	shl.b64 	%rd263, %rd262, 2;
	add.s64 	%rd264, %rd4, %rd263;
	st.global.u32 	[%rd264], %r3684;
	bra.uni 	$L__BB0_153;
$L__BB0_155:                            // %L20958.preheader
                                        //   in Loop: Header=BB0_143 Depth=1
	mov.u32 	%r3706, 12;
	bra.uni 	$L__BB0_156;
$L__BB0_163:                            // %L30530
                                        //   in Loop: Header=BB0_156 Depth=2
	add.s32 	%r3683, %r3683, 1;
	mov.u32 	%r3682, 0;
	mov.u32 	%r3684, %r3682;
	mov.u32 	%r3685, %r3682;
$L__BB0_164:                            // %L30531
                                        //   in Loop: Header=BB0_156 Depth=2
	bar.sync 	0;
	add.s32 	%r3706, %r3706, -4;
	setp.ne.s32 	%p273, %r3706, -12;
	@%p273 bra 	$L__BB0_156;
	bra.uni 	$L__BB0_165;
$L__BB0_156:                            // %L20958
                                        //   Parent Loop BB0_143 Depth=1
                                        // =>  This Inner Loop Header: Depth=2
	setp.eq.s32 	%p256, %r3706, 12;
	selp.b32 	%r2911, %r3657, 0, %p256;
	setp.eq.s32 	%p257, %r3706, 8;
	selp.b32 	%r2912, %r3661, %r2911, %p257;
	setp.eq.s32 	%p258, %r3706, 4;
	selp.b32 	%r2913, %r3665, %r2912, %p258;
	setp.eq.s32 	%p259, %r3706, 0;
	selp.b32 	%r2914, %r3669, %r2913, %p259;
	setp.eq.s32 	%p260, %r3706, -4;
	selp.b32 	%r2915, %r3673, %r2914, %p260;
	setp.eq.s32 	%p261, %r3706, -8;
	selp.b32 	%r2916, %r3677, %r2915, %p261;
	selp.b32 	%r2917, %r3658, 0, %p256;
	selp.b32 	%r2918, %r3662, %r2917, %p257;
	selp.b32 	%r2919, %r3666, %r2918, %p258;
	selp.b32 	%r2920, %r3670, %r2919, %p259;
	selp.b32 	%r2921, %r3674, %r2920, %p260;
	selp.b32 	%r2922, %r3678, %r2921, %p261;
	selp.b32 	%r2923, %r3659, 0, %p256;
	selp.b32 	%r2924, %r3663, %r2923, %p257;
	selp.b32 	%r2925, %r3667, %r2924, %p258;
	selp.b32 	%r2926, %r3671, %r2925, %p259;
	selp.b32 	%r2927, %r3675, %r2926, %p260;
	selp.b32 	%r2928, %r3679, %r2927, %p261;
	selp.b32 	%r2929, %r3660, 0, %p256;
	selp.b32 	%r2930, %r3664, %r2929, %p257;
	selp.b32 	%r2931, %r3668, %r2930, %p258;
	selp.b32 	%r2932, %r3672, %r2931, %p259;
	selp.b32 	%r2933, %r3676, %r2932, %p260;
	selp.b32 	%r2934, %r3680, %r2933, %p261;
	// begin inline asm
	mov.b32 %r2401, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2412, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2935, %r2916, 8;
	xor.b32  	%r2411, %r2935, 8947848;
	// begin inline asm
	lop3.b32 %r2398, %r1266, %r2411, %r2401, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2402, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2403, %r2401, %r2402;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2406, %r2398, %r2403;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2409, %r1277, %r2411, %r2412, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2413, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2414, %r2412, %r2413;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2417, %r2409, %r2414;
	// end inline asm
	// begin inline asm
	mov.b32 %r2447, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2458, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2936, %r2922, 8;
	xor.b32  	%r2457, %r2936, 8947848;
	// begin inline asm
	lop3.b32 %r2444, %r1266, %r2457, %r2447, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2448, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2449, %r2447, %r2448;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2452, %r2444, %r2449;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2455, %r1277, %r2457, %r2458, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2459, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2460, %r2458, %r2459;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2463, %r2455, %r2460;
	// end inline asm
	// begin inline asm
	mov.b32 %r2493, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2504, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2937, %r2928, 8;
	xor.b32  	%r2503, %r2937, 8947848;
	// begin inline asm
	lop3.b32 %r2490, %r1266, %r2503, %r2493, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2494, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2495, %r2493, %r2494;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2498, %r2490, %r2495;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2501, %r1277, %r2503, %r2504, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2505, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2506, %r2504, %r2505;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2509, %r2501, %r2506;
	// end inline asm
	// begin inline asm
	mov.b32 %r2539, {%rs188, %rs188};
	// end inline asm
	// begin inline asm
	mov.b32 %r2550, {%rs190, %rs190};
	// end inline asm
	shr.u32 	%r2938, %r2934, 8;
	xor.b32  	%r2549, %r2938, 8947848;
	// begin inline asm
	lop3.b32 %r2536, %r1266, %r2549, %r2539, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2540, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2541, %r2539, %r2540;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2544, %r2536, %r2541;
	// end inline asm
	// begin inline asm
	lop3.b32 %r2547, %r1277, %r2549, %r2550, 202;
	// end inline asm
	// begin inline asm
	mov.b32 %r2551, {%rs194, %rs194};
	// end inline asm
	// begin inline asm
	add.rn.f16x2 %r2552, %r2550, %r2551;
	// end inline asm
	// begin inline asm
	sub.rn.f16x2 %r2555, %r2547, %r2552;
	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r2406;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2558, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2417;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2561, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r2452;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2564, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2463;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2567, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r2498;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2570, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2509;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2573, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3650;
    mov.b32 {%r2re, %r2im}, %r2544;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2576, {%r0re, %r0im};
}

	// end inline asm
	// begin inline asm
	{
    .reg .f16 %r1re, %r1im, %r2re, %r2im, %r1imneg, %retmp, %r0re, %imtmp, %r0im;
    mov.b32 {%r1re, %r1im}, %r3651;
    mov.b32 {%r2re, %r2im}, %r2555;
    mul.f16 %retmp, %r1re, %r2re;
    mul.f16 %imtmp, %r1re, %r2im;
    neg.f16 %r1imneg, %r1im;
    fma.rn.f16 %r0re, %r1imneg, %r2im, %retmp;
    fma.rn.f16 %r0im, %r1im, %r2re, %imtmp;
    mov.b32 %r2579, {%r0re, %r0im};
}

	// end inline asm
	mov.u32 	%r2910, 0;
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2645, %r2642}, {%r335, %r338}, {%r2558}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2654, %r2651}, {%r335, %r338}, {%r2561}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2663, %r2660}, {%r335, %r338}, {%r2564}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2672, %r2669}, {%r335, %r338}, {%r2567}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2681, %r2678}, {%r335, %r338}, {%r2570}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2690, %r2687}, {%r335, %r338}, {%r2573}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2699, %r2696}, {%r335, %r338}, {%r2576}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2708, %r2705}, {%r335, %r338}, {%r2579}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2638, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2640, %r2638, %r2642;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2643, %r387, %r2645, %r2640;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2647, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2649, %r2647, %r2651;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2652, %r387, %r2654, %r2649;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2656, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2658, %r2656, %r2660;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2661, %r387, %r2663, %r2658;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2665, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2667, %r2665, %r2669;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2670, %r387, %r2672, %r2667;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2674, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2676, %r2674, %r2678;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2679, %r387, %r2681, %r2676;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2683, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2685, %r2683, %r2687;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2688, %r387, %r2690, %r2685;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2692, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2694, %r2692, %r2696;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2697, %r387, %r2699, %r2694;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2701, %r390;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2703, %r2701, %r2705;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2706, %r387, %r2708, %r2703;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2710, %r390, %r2645;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2713, %r387, %r2642, %r2710;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2717, %r390, %r2654;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2720, %r387, %r2651, %r2717;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2724, %r390, %r2663;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2727, %r387, %r2660, %r2724;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2731, %r390, %r2672;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2734, %r387, %r2669, %r2731;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2738, %r390, %r2681;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2741, %r387, %r2678, %r2738;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2745, %r390, %r2690;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2748, %r387, %r2687, %r2745;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2752, %r390, %r2699;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2755, %r387, %r2696, %r2752;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2759, %r390, %r2708;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2762, %r387, %r2705, %r2759;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2847, %r2848}, {%r431, %r437, %r434, %r440}, {%r2643, %r2713}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2855, %r2856}, {%r431, %r437, %r434, %r440}, {%r2652, %r2720}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2863, %r2864}, {%r431, %r437, %r434, %r440}, {%r2661, %r2727}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2871, %r2872}, {%r431, %r437, %r434, %r440}, {%r2670, %r2734}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2879, %r2880}, {%r431, %r437, %r434, %r440}, {%r2679, %r2741}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2887, %r2888}, {%r431, %r437, %r434, %r440}, {%r2688, %r2748}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2895, %r2896}, {%r431, %r437, %r434, %r440}, {%r2697, %r2755}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r2903, %r2904}, {%r431, %r437, %r434, %r440}, {%r2706, %r2762}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	prmt.b32 %r2846, %r2847, %r2848, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2850, %r2847, %r2848, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2854, %r2855, %r2856, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2858, %r2855, %r2856, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2862, %r2863, %r2864, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2866, %r2863, %r2864, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2870, %r2871, %r2872, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2874, %r2871, %r2872, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2878, %r2879, %r2880, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2882, %r2879, %r2880, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2886, %r2887, %r2888, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2890, %r2887, %r2888, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2894, %r2895, %r2896, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2898, %r2895, %r2896, %r919;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2902, %r2903, %r2904, %r915;
	// end inline asm
	// begin inline asm
	prmt.b32 %r2906, %r2903, %r2904, %r919;
	// end inline asm
	st.shared.u32 	[%rd6], %r2846;
	st.shared.u32 	[%rd7], %r2850;
	st.shared.u32 	[%rd8], %r2854;
	st.shared.u32 	[%rd9], %r2858;
	st.shared.u32 	[%rd16], %r2862;
	st.shared.u32 	[%rd17], %r2866;
	st.shared.u32 	[%rd18], %r2870;
	st.shared.u32 	[%rd19], %r2874;
	st.shared.u32 	[%rd20], %r2878;
	st.shared.u32 	[%rd21], %r2882;
	st.shared.u32 	[%rd22], %r2886;
	st.shared.u32 	[%rd23], %r2890;
	st.shared.u32 	[%rd24], %r2894;
	st.shared.u32 	[%rd25], %r2898;
	st.shared.u32 	[%rd26], %r2902;
	st.shared.u32 	[%rd27], %r2906;
	bar.sync 	0;
	mov.u32 	%r3711, %r2910;
	mov.u32 	%r3712, %r2910;
	mov.u32 	%r3713, %r2910;
	mov.u32 	%r3714, %r2910;
	@%p236 bra 	$L__BB0_199;
	bra.uni 	$L__BB0_157;
$L__BB0_199:                            // %pass12213
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3714, [%rd10];
	ld.shared.u32 	%r3713, [%rd11];
	ld.shared.u32 	%r3712, [%rd12];
	ld.shared.u32 	%r3711, [%rd13];
$L__BB0_157:                            // %L26447
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2974, %r2971}, {%r449, %r452}, {%r3714}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2983, %r2980}, {%r449, %r452}, {%r3713}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r2992, %r2989}, {%r449, %r452}, {%r3712}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3001, %r2998}, {%r449, %r452}, {%r3711}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2967, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2969, %r2967, %r2971;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2972, %r501, %r2974, %r2969;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2976, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2978, %r2976, %r2980;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2981, %r501, %r2983, %r2978;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2985, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2987, %r2985, %r2989;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2990, %r501, %r2992, %r2987;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r2994, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r2996, %r2994, %r2998;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r2999, %r501, %r3001, %r2996;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3003, %r504, %r2974;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3006, %r501, %r2971, %r3003;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3010, %r504, %r2983;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3013, %r501, %r2980, %r3010;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3017, %r504, %r2992;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3020, %r501, %r2989, %r3017;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3024, %r504, %r3001;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3027, %r501, %r2998, %r3024;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3072, %r3075}, {%r545, %r551, %r548, %r554}, {%r2972, %r3006}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3091, %r3094}, {%r545, %r551, %r548, %r554}, {%r2981, %r3013}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3079, %r3083}, {%r545, %r551, %r548, %r554}, {%r2990, %r3020}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3098, %r3102}, {%r545, %r551, %r548, %r554}, {%r2999, %r3027}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3071, %r3072, %r3072;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3074, %r3075, %r3075, %r3071;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3078, %r3079, %r3079, %r3074;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3082, %r3083, %r3083, %r3078;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3086, %r1853, %r3082, %r3685;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3090, %r3091, %r3091;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3093, %r3094, %r3094, %r3090;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3097, %r3098, %r3098, %r3093;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3101, %r3102, %r3102, %r3097;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3105, %r1853, %r3101, %r3684;
	// end inline asm
	mov.u32 	%r3715, %r2910;
	mov.u32 	%r3716, %r2910;
	mov.u32 	%r3717, %r2910;
	mov.u32 	%r3718, %r2910;
	@%p236 bra 	$L__BB0_200;
	bra.uni 	$L__BB0_158;
$L__BB0_200:                            // %pass12818
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3718, [%rd28];
	ld.shared.u32 	%r3717, [%rd29];
	ld.shared.u32 	%r3716, [%rd30];
	ld.shared.u32 	%r3715, [%rd31];
$L__BB0_158:                            // %L27650
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3145, %r3142}, {%r449, %r452}, {%r3718}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3154, %r3151}, {%r449, %r452}, {%r3717}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3163, %r3160}, {%r449, %r452}, {%r3716}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3172, %r3169}, {%r449, %r452}, {%r3715}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3138, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3140, %r3138, %r3142;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3143, %r501, %r3145, %r3140;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3147, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3149, %r3147, %r3151;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3152, %r501, %r3154, %r3149;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3156, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3158, %r3156, %r3160;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3161, %r501, %r3163, %r3158;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3165, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3167, %r3165, %r3169;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3170, %r501, %r3172, %r3167;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3174, %r504, %r3145;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3177, %r501, %r3142, %r3174;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3181, %r504, %r3154;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3184, %r501, %r3151, %r3181;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3188, %r504, %r3163;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3191, %r501, %r3160, %r3188;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3195, %r504, %r3172;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3198, %r501, %r3169, %r3195;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3243, %r3246}, {%r545, %r551, %r548, %r554}, {%r3143, %r3177}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3262, %r3265}, {%r545, %r551, %r548, %r554}, {%r3152, %r3184}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3250, %r3254}, {%r545, %r551, %r548, %r554}, {%r3161, %r3191}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3269, %r3273}, {%r545, %r551, %r548, %r554}, {%r3170, %r3198}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3242, %r3243, %r3243;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3245, %r3246, %r3246, %r3242;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3249, %r3250, %r3250, %r3245;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3253, %r3254, %r3254, %r3249;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3257, %r1853, %r3253, %r3086;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3261, %r3262, %r3262;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3264, %r3265, %r3265, %r3261;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3268, %r3269, %r3269, %r3264;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3272, %r3273, %r3273, %r3268;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3276, %r1853, %r3272, %r3105;
	// end inline asm
	mov.u32 	%r3719, %r2910;
	mov.u32 	%r3720, %r2910;
	mov.u32 	%r3721, %r2910;
	mov.u32 	%r3722, %r2910;
	@%p236 bra 	$L__BB0_201;
	bra.uni 	$L__BB0_159;
$L__BB0_201:                            // %pass13423
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3722, [%rd32];
	ld.shared.u32 	%r3721, [%rd33];
	ld.shared.u32 	%r3720, [%rd34];
	ld.shared.u32 	%r3719, [%rd35];
$L__BB0_159:                            // %L28853
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3316, %r3313}, {%r449, %r452}, {%r3722}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3325, %r3322}, {%r449, %r452}, {%r3721}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3334, %r3331}, {%r449, %r452}, {%r3720}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3343, %r3340}, {%r449, %r452}, {%r3719}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3309, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3311, %r3309, %r3313;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3314, %r501, %r3316, %r3311;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3318, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3320, %r3318, %r3322;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3323, %r501, %r3325, %r3320;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3327, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3329, %r3327, %r3331;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3332, %r501, %r3334, %r3329;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3336, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3338, %r3336, %r3340;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3341, %r501, %r3343, %r3338;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3345, %r504, %r3316;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3348, %r501, %r3313, %r3345;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3352, %r504, %r3325;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3355, %r501, %r3322, %r3352;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3359, %r504, %r3334;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3362, %r501, %r3331, %r3359;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3366, %r504, %r3343;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3369, %r501, %r3340, %r3366;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3414, %r3417}, {%r545, %r551, %r548, %r554}, {%r3314, %r3348}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3433, %r3436}, {%r545, %r551, %r548, %r554}, {%r3323, %r3355}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3421, %r3425}, {%r545, %r551, %r548, %r554}, {%r3332, %r3362}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3440, %r3444}, {%r545, %r551, %r548, %r554}, {%r3341, %r3369}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3413, %r3414, %r3414;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3416, %r3417, %r3417, %r3413;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3420, %r3421, %r3421, %r3416;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3424, %r3425, %r3425, %r3420;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3428, %r1853, %r3424, %r3257;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3432, %r3433, %r3433;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3435, %r3436, %r3436, %r3432;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3439, %r3440, %r3440, %r3435;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3443, %r3444, %r3444, %r3439;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3447, %r1853, %r3443, %r3276;
	// end inline asm
	mov.u32 	%r3723, %r2910;
	mov.u32 	%r3724, %r2910;
	mov.u32 	%r3725, %r2910;
	mov.u32 	%r3726, %r2910;
	@%p236 bra 	$L__BB0_202;
	bra.uni 	$L__BB0_160;
$L__BB0_202:                            // %pass14028
                                        //   in Loop: Header=BB0_156 Depth=2
	ld.shared.u32 	%r3726, [%rd36];
	ld.shared.u32 	%r3725, [%rd37];
	ld.shared.u32 	%r3724, [%rd38];
	ld.shared.u32 	%r3723, [%rd39];
$L__BB0_160:                            // %L30056
                                        //   in Loop: Header=BB0_156 Depth=2
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3487, %r3484}, {%r449, %r452}, {%r3726}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3496, %r3493}, {%r449, %r452}, {%r3725}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3505, %r3502}, {%r449, %r452}, {%r3724}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k8.row.col.f16.f16.f16.f16 {%r3514, %r3511}, {%r449, %r452}, {%r3723}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3480, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3482, %r3480, %r3484;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3485, %r501, %r3487, %r3482;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3489, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3491, %r3489, %r3493;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3494, %r501, %r3496, %r3491;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3498, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3500, %r3498, %r3502;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3503, %r501, %r3505, %r3500;
	// end inline asm
	// begin inline asm
	neg.f16x2 %r3507, %r504;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3509, %r3507, %r3511;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3512, %r501, %r3514, %r3509;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3516, %r504, %r3487;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3519, %r501, %r3484, %r3516;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3523, %r504, %r3496;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3526, %r501, %r3493, %r3523;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3530, %r504, %r3505;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3533, %r501, %r3502, %r3530;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3537, %r504, %r3514;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3540, %r501, %r3511, %r3537;
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3585, %r3588}, {%r545, %r551, %r548, %r554}, {%r3485, %r3519}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3604, %r3607}, {%r545, %r551, %r548, %r554}, {%r3494, %r3526}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3592, %r3596}, {%r545, %r551, %r548, %r554}, {%r3503, %r3533}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mma.sync.aligned.m16n8k16.row.col.f16.f16.f16.f16 {%r3611, %r3615}, {%r545, %r551, %r548, %r554}, {%r3512, %r3540}, {%r2910, %r2910};
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3584, %r3585, %r3585;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3587, %r3588, %r3588, %r3584;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3591, %r3592, %r3592, %r3587;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3595, %r3596, %r3596, %r3591;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3685, %r1853, %r3595, %r3428;
	// end inline asm
	// begin inline asm
	mul.rn.f16x2 %r3603, %r3604, %r3604;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3606, %r3607, %r3607, %r3603;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3610, %r3611, %r3611, %r3606;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3614, %r3615, %r3615, %r3610;
	// end inline asm
	// begin inline asm
	fma.rn.f16x2 %r3684, %r1853, %r3614, %r3447;
	// end inline asm
	add.s32 	%r3682, %r3682, 4;
	setp.ne.s32 	%p265, %r3682, 40;
	@%p265 bra 	$L__BB0_164;
// %bb.161:                             // %L30206
                                        //   in Loop: Header=BB0_156 Depth=2
	@%p78 bra 	$L__BB0_163;
// %bb.162:                             // %L30266
                                        //   in Loop: Header=BB0_156 Depth=2
	mul.lo.s32 	%r3622, %r3683, 2359296;
	add.s32 	%r3623, %r116, %r3622;
	cvt.s64.s32 	%rd265, %r3623;
	add.s64 	%rd266, %rd265, %rd14;
	mul.hi.s64 	%rd267, %rd266, 1024819115206086201;
	shr.u64 	%rd268, %rd267, 63;
	shr.s64 	%rd269, %rd267, 22;
	add.s64 	%rd270, %rd269, %rd268;
	setp.lt.s64 	%p267, %rd266, 0;
	mul.lo.s64 	%rd271, %rd270, 75497472;
	setp.ne.s64 	%p268, %rd271, %rd266;
	and.pred  	%p269, %p267, %p268;
	selp.s64 	%rd272, -1, 0, %p269;
	add.s64 	%rd273, %rd270, %rd272;
	mul.lo.s64 	%rd274, %rd273, -75497472;
	add.s64 	%rd275, %rd274, %rd266;
	shl.b64 	%rd276, %rd275, 2;
	add.s64 	%rd277, %rd4, %rd276;
	st.global.u32 	[%rd277], %r3685;
	add.s32 	%r3624, %r117, %r3622;
	cvt.s64.s32 	%rd278, %r3624;
	add.s64 	%rd279, %rd278, %rd14;
	mul.hi.s64 	%rd280, %rd279, 1024819115206086201;
	shr.u64 	%rd281, %rd280, 63;
	shr.s64 	%rd282, %rd280, 22;
	add.s64 	%rd283, %rd282, %rd281;
	setp.lt.s64 	%p270, %rd279, 0;
	mul.lo.s64 	%rd284, %rd283, 75497472;
	setp.ne.s64 	%p271, %rd284, %rd279;
	and.pred  	%p272, %p270, %p271;
	selp.s64 	%rd285, -1, 0, %p272;
	add.s64 	%rd286, %rd283, %rd285;
	mul.lo.s64 	%rd287, %rd286, -75497472;
	add.s64 	%rd288, %rd287, %rd279;
	shl.b64 	%rd289, %rd288, 2;
	add.s64 	%rd290, %rd4, %rd289;
	st.global.u32 	[%rd290], %r3684;
	bra.uni 	$L__BB0_163;
$L__BB0_166:                            // %L30566
	mov.u32 	%r3626, 0;
	st.global.u32 	[%rd5], %r3626;
	ret;
$L__BB0_6:                              // %L159
	mov.u32 	%r3627, 2;
	st.global.u32 	[%rd5], %r3627;
	mov.u64 	%rd291, exception2823;
	cvta.global.u64 	%rd292, %rd291;
	{ // callseq 8, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd292;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 8
	{ // callseq 9, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd40;
	st.param.b32 	[param0+8], %r310;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 9
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
$L__BB0_1:                              // %L8
	mov.u64 	%rd45, exception1;
	cvta.global.u64 	%rd46, %rd45;
	{ // callseq 6, 0
	.reg .b32 temp_param_reg;
	.param .b64 param0;
	st.param.b64 	[param0+0], %rd46;
	call.uni 
	gpu_report_exception, 
	(
	param0
	);
	} // callseq 6
	{ // callseq 7, 0
	.reg .b32 temp_param_reg;
	.param .align 8 .b8 param0[16];
	st.param.b64 	[param0+0], %rd40;
	st.param.b32 	[param0+8], %r310;
	call.uni 
	gpu_signal_exception, 
	(
	param0
	);
	} // callseq 7
	trap;
	trap;
	// begin inline asm
	exit;
	// end inline asm
                                        // -- End function
}
