#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Dec 15 22:29:34 2025
# Process ID: 41124
# Current directory: E:/source/VIVADOScource/CPU/CPU.runs/synth_1
# Command line: vivado.exe -log SOC.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SOC.tcl
# Log file: E:/source/VIVADOScource/CPU/CPU.runs/synth_1/SOC.vds
# Journal file: E:/source/VIVADOScource/CPU/CPU.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SOC.tcl -notrace
Command: synth_design -top SOC -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14028 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 805.383 ; gain = 178.188
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SOC' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:3]
INFO: [Synth 8-6157] synthesizing module 'VGAClock' [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/VGAClock_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'VGAClock' (1#1) [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/VGAClock_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'TimeDisplay' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/TimeDisplay.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TimeDisplay' (2#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/TimeDisplay.v:7]
WARNING: [Synth 8-689] width (32) of port connection 'n1' does not match port width (4) of module 'TimeDisplay' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:54]
WARNING: [Synth 8-689] width (32) of port connection 'n2' does not match port width (4) of module 'TimeDisplay' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'n3' does not match port width (4) of module 'TimeDisplay' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:56]
WARNING: [Synth 8-689] width (32) of port connection 'n4' does not match port width (4) of module 'TimeDisplay' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:57]
INFO: [Synth 8-6157] synthesizing module 'CPUTop' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPUTop.v:3]
INFO: [Synth 8-6157] synthesizing module 'Control' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Control.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Control' (3#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Control.v:2]
INFO: [Synth 8-6157] synthesizing module 'Fetch' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Fetch.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Fetch' (4#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Fetch.v:4]
INFO: [Synth 8-6157] synthesizing module 'FetchDecode' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/FetchDecode.v:3]
INFO: [Synth 8-6155] done synthesizing module 'FetchDecode' (5#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/FetchDecode.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/RegisterFile.v:3]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (6#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/RegisterFile.v:3]
INFO: [Synth 8-6157] synthesizing module 'Decode' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'Padding' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Padding.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Padding' (7#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Padding.v:4]
INFO: [Synth 8-6157] synthesizing module 'Forwarding' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Forwarding.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Forwarding' (8#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Forwarding.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Decode' (9#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:2]
INFO: [Synth 8-6157] synthesizing module 'DecodeExecute' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:2]
INFO: [Synth 8-6155] done synthesizing module 'DecodeExecute' (10#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:2]
INFO: [Synth 8-6157] synthesizing module 'Division' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Division.v:3]
WARNING: [Synth 8-5788] Register num_reg in module Division is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Division.v:81]
WARNING: [Synth 8-5788] Register currentDigit_reg in module Division is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Division.v:83]
INFO: [Synth 8-6155] done synthesizing module 'Division' (11#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Division.v:3]
INFO: [Synth 8-6157] synthesizing module 'Execute' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Execute' (12#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:3]
INFO: [Synth 8-6157] synthesizing module 'ExecuteMemory' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/ExecuteMemory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'ExecuteMemory' (13#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/ExecuteMemory.v:4]
INFO: [Synth 8-6157] synthesizing module 'Memory' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Memory' (14#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v:4]
INFO: [Synth 8-6157] synthesizing module 'MemoryWriteback' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryWriteback.v:3]
INFO: [Synth 8-6155] done synthesizing module 'MemoryWriteback' (15#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryWriteback.v:3]
INFO: [Synth 8-6157] synthesizing module 'HiLo' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/HiLo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'HiLo' (16#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/HiLo.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CPUTop' (17#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPUTop.v:3]
INFO: [Synth 8-6157] synthesizing module 'CPURam' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPURam.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram' [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram' (18#1) [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/ram_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'CPURam' (19#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPURam.v:3]
INFO: [Synth 8-6157] synthesizing module 'StdOutRam' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/StdOutRam.v:3]
INFO: [Synth 8-6157] synthesizing module 'ram8' [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/ram8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'ram8' (20#1) [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/ram8_stub.v:6]
WARNING: [Synth 8-6014] Unused sequential element localStdOutEnable_reg was removed.  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/StdOutRam.v:20]
INFO: [Synth 8-6155] done synthesizing module 'StdOutRam' (21#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/StdOutRam.v:3]
INFO: [Synth 8-6157] synthesizing module 'Console' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGATop.v:1]
INFO: [Synth 8-6157] synthesizing module 'VGADesign' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGADesign.v:1]
	Parameter h_a bound to: 11'b00001100000 
	Parameter h_b bound to: 11'b00000110000 
	Parameter h_c bound to: 11'b01010000000 
	Parameter h_d bound to: 11'b00000010000 
	Parameter h_all bound to: 11'b01100100000 
	Parameter v_a bound to: 11'b00000000010 
	Parameter v_b bound to: 11'b00000100001 
	Parameter v_c bound to: 11'b00111100000 
	Parameter v_d bound to: 11'b00000001010 
	Parameter v_all bound to: 11'b01000001101 
	Parameter width bound to: 11'b01010000000 
	Parameter height bound to: 11'b00111100000 
INFO: [Synth 8-6157] synthesizing module 'FontRom' [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/FontRom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'FontRom' (22#1) [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/realtime/FontRom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'VGADesign' (23#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGADesign.v:1]
INFO: [Synth 8-6157] synthesizing module 'CharStream' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:3]
	Parameter WIDTH bound to: 64 - type: integer 
	Parameter HEIGHT bound to: 20 - type: integer 
WARNING: [Synth 8-5856] 3D RAM chars_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5788] Register chars_reg[31][63] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][62] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][61] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][60] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][59] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][58] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][57] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][56] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][55] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][54] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][53] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][52] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][51] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][50] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][49] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][48] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][47] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][46] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][45] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][44] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][43] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][42] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][41] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][40] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][39] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][38] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][37] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][36] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][35] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][34] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][33] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][32] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][31] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][30] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][29] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][28] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][27] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][26] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][25] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][24] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][23] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][22] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][21] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][20] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][19] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][18] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][17] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][16] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][15] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][14] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][13] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][12] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][11] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][10] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][9] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][8] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][7] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][6] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][5] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][4] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][3] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][2] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][1] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[31][0] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][63] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][62] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][61] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][60] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][59] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][58] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][57] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][56] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][55] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][54] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][53] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][52] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][51] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][50] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][49] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][48] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][47] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][46] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][45] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][44] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][43] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][42] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][41] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][40] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][39] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][38] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][37] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][36] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][35] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][34] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][33] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][32] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][31] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
WARNING: [Synth 8-5788] Register chars_reg[30][30] in module CharStream is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:50]
INFO: [Common 17-14] Message 'Synth 8-5788' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'CharStream' (24#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CharStream.v:3]
WARNING: [Synth 8-6014] Unused sequential element clks_reg was removed.  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGATop.v:19]
INFO: [Synth 8-6155] done synthesizing module 'Console' (25#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGATop.v:1]
WARNING: [Synth 8-7023] instance 'console' of module 'Console' has 11 connections declared, but only 10 given [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:110]
INFO: [Synth 8-6157] synthesizing module 'MemoryTransmitter' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v:7]
INFO: [Synth 8-6157] synthesizing module 'MemoryReceiverAutomation' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryReceiverAutomation.v:13]
INFO: [Synth 8-6155] done synthesizing module 'MemoryReceiverAutomation' (26#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryReceiverAutomation.v:13]
WARNING: [Synth 8-7023] instance 'memoryReceiverAutomation' of module 'MemoryReceiverAutomation' has 9 connections declared, but only 8 given [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v:60]
INFO: [Synth 8-6157] synthesizing module 'USBReceiver' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/USBReceiver.v:86]
	Parameter BPS bound to: 9600 - type: integer 
	Parameter FREQ bound to: 25000000 - type: integer 
	Parameter BPS_CNT bound to: 2604 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'USBReceiver' (27#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/USBReceiver.v:86]
WARNING: [Synth 8-6014] Unused sequential element rxMemEnabled_reg was removed.  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v:27]
WARNING: [Synth 8-6014] Unused sequential element clks_reg was removed.  [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v:51]
WARNING: [Synth 8-3848] Net tx in module/entity MemoryTransmitter does not have driver. [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v:11]
INFO: [Synth 8-6155] done synthesizing module 'MemoryTransmitter' (28#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryTransmitter.v:7]
WARNING: [Synth 8-7023] instance 'memoryTransmitter' of module 'MemoryTransmitter' has 9 connections declared, but only 8 given [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:123]
INFO: [Synth 8-6155] done synthesizing module 'SOC' (29#1) [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/SOC.v:3]
WARNING: [Synth 8-3331] design MemoryTransmitter has unconnected port tx
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[31]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[30]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[29]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[28]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[27]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[26]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[25]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[24]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[23]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[22]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[21]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[20]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[19]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[18]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[17]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[16]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[15]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[14]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[1]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrA[0]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[31]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[30]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[29]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[28]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[27]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[26]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[25]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[24]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[23]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[22]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[21]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[20]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[19]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[18]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[17]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[16]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[15]
WARNING: [Synth 8-3331] design CPURam has unconnected port rAddrB[14]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[31]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[30]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[29]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[28]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[27]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[26]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[25]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[24]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[23]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[22]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[21]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[20]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[19]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[18]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[17]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[16]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[15]
WARNING: [Synth 8-3331] design CPURam has unconnected port wAddrB[14]
WARNING: [Synth 8-3331] design Execute has unconnected port regWriteEnable
WARNING: [Synth 8-3331] design FetchDecode has unconnected port branchEnable
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 1290.141 ; gain = 662.945
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1290.141 ; gain = 662.945
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1290.141 ; gain = 662.945
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/ram8/ram8/ram8_in_context.xdc] for cell 'stdOutRam/stdOutRam'
Finished Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/ram8/ram8/ram8_in_context.xdc] for cell 'stdOutRam/stdOutRam'
Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock/VGAClock_in_context.xdc] for cell 'clk60'
Finished Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock/VGAClock_in_context.xdc] for cell 'clk60'
Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/FontRom/FontRom/FontRom_in_context.xdc] for cell 'console/design1/fontrom'
Finished Parsing XDC File [e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/FontRom/FontRom/FontRom_in_context.xdc] for cell 'console/design1/fontrom'
Parsing XDC File [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/ram/ram/ram_in_context.xdc] for cell 'cpuRam/ram1'
Finished Parsing XDC File [E:/source/VIVADOScource/CPU/CPU.runs/synth_1/.Xil/Vivado-41124-zwfpc/ram/ram/ram_in_context.xdc] for cell 'cpuRam/ram1'
Parsing XDC File [E:/source/VIVADOScource/CPU/CPU.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [E:/source/VIVADOScource/CPU/CPU.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/source/VIVADOScource/CPU/CPU.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SOC_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SOC_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1397.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.313 . Memory (MB): peak = 1397.059 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for CLK. (constraint file  e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock/VGAClock_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for CLK. (constraint file  e:/source/VIVADOScource/CPU/CPU.srcs/sources_1/ip/VGAClock/VGAClock/VGAClock_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for stdOutRam/stdOutRam. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for clk60. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for console/design1/fontrom. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for cpuRam/ram1. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:10 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "regEnable1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regWriteEnable" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "branchEnable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "hlt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "regAddr2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "regEnable2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "padType2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "padIn2" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5587] ROM size for "padTypeOffset" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "loadRequest" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Division.v:90]
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'Division'
INFO: [Synth 8-5587] ROM size for "writeEnable" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "writeHiData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "writeLoData" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "writeMemEnable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "writeMemAddr" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "divStart" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'hlt_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Control.v:40]
WARNING: [Synth 8-327] inferring latch for variable 'regTarget_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:125]
WARNING: [Synth 8-327] inferring latch for variable 'regAddr1_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:90]
WARNING: [Synth 8-327] inferring latch for variable 'regAddr2_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:101]
WARNING: [Synth 8-327] inferring latch for variable 'regEnable2_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:103]
WARNING: [Synth 8-327] inferring latch for variable 'branchAddr_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:127]
WARNING: [Synth 8-327] inferring latch for variable 'loadRequest_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:135]
WARNING: [Synth 8-327] inferring latch for variable 'padInOffset_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:84]
WARNING: [Synth 8-327] inferring latch for variable 'padTypeOffset_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:86]
WARNING: [Synth 8-327] inferring latch for variable 'padIn1_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:71]
WARNING: [Synth 8-327] inferring latch for variable 'padType1_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:73]
WARNING: [Synth 8-327] inferring latch for variable 'padIn2_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:75]
WARNING: [Synth 8-327] inferring latch for variable 'padType2_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Decode.v:77]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                               00 |                               00
                 iSTATE0 |                               01 |                               11
                 iSTATE1 |                               10 |                               01
                 iSTATE2 |                               11 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'sequential' in module 'Division'
WARNING: [Synth 8-327] inferring latch for variable 'divData1_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:67]
WARNING: [Synth 8-327] inferring latch for variable 'divData2_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:68]
WARNING: [Synth 8-327] inferring latch for variable 'divStart_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:65]
WARNING: [Synth 8-327] inferring latch for variable 'writeData_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'writeEnable_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'writeAddr_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'writeHiData_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'writeHiEnable_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'writeLoData_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'writeLoEnable_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'writeMemEnable_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'writeMemAddr_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:63]
WARNING: [Synth 8-327] inferring latch for variable 'executeRequest_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:66]
WARNING: [Synth 8-327] inferring latch for variable 'readMemAddr_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v:54]
WARNING: [Synth 8-327] inferring latch for variable 'readMemType_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'writeMemType_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'stdOutData_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Memory.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'rDataB_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPURam.v:42]
WARNING: [Synth 8-327] inferring latch for variable 'writeDataB_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/CPURam.v:34]
WARNING: [Synth 8-327] inferring latch for variable 'nextStatus_reg' [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/MemoryReceiverAutomation.v:117]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:32 ; elapsed = 00:01:35 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |CharStream__GB0 |           1|     36845|
|2     |CharStream__GB1 |           1|     15285|
|3     |CharStream__GB2 |           1|     14365|
|4     |VGADesign       |           1|       677|
|5     |SOC__GC0        |           1|     18083|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 9     
	   3 Input     32 Bit       Adders := 3     
	   2 Input     22 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 36    
	               22 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 5     
	                8 Bit    Registers := 2051  
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 69    
	  19 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 4     
	  12 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 10    
	  11 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 12    
	   8 Input      5 Bit        Muxes := 1     
	  19 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  11 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	  19 Input      4 Bit        Muxes := 3     
	  15 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	  19 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 7     
	  15 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 9     
	   4 Input      2 Bit        Muxes := 4     
	   9 Input      2 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2297  
	   7 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 14    
	  15 Input      1 Bit        Muxes := 14    
	  19 Input      1 Bit        Muxes := 8     
	   5 Input      1 Bit        Muxes := 1     
	  17 Input      1 Bit        Muxes := 11    
	  10 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SOC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     22 Bit       Adders := 1     
+---Registers : 
	               22 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module VGADesign 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 3     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 10    
Module CharStream 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 2048  
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2240  
Module TimeDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   5 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
Module Control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   8 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 1     
Module Fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
Module FetchDecode 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module Padding__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Padding__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Padding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Forwarding__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Forwarding 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Decode 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Muxes : 
	  19 Input     32 Bit        Muxes := 2     
	   3 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	  19 Input      5 Bit        Muxes := 1     
	  15 Input      5 Bit        Muxes := 1     
	  19 Input      4 Bit        Muxes := 3     
	  19 Input      3 Bit        Muxes := 1     
	  19 Input      2 Bit        Muxes := 7     
	  15 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module DecodeExecute 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module Division 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 6     
	   4 Input      2 Bit        Muxes := 3     
	   9 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 5     
Module Execute 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
	  12 Input     32 Bit        Muxes := 1     
	   9 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	  15 Input      4 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	  17 Input      2 Bit        Muxes := 2     
	  15 Input      2 Bit        Muxes := 1     
	  15 Input      1 Bit        Muxes := 6     
	  17 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
Module ExecuteMemory 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 4     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module Padding__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
Module Memory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   2 Input      5 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   7 Input      1 Bit        Muxes := 1     
	  10 Input      1 Bit        Muxes := 1     
Module MemoryWriteback 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module HiLo 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
Module CPURam 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 1     
Module StdOutRam 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
+---Registers : 
	               11 Bit    Registers := 1     
Module MemoryReceiverAutomation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   9 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 4     
	  11 Input      5 Bit        Muxes := 1     
	  13 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
Module USBReceiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module MemoryTransmitter 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP fontAddr1, operation Mode is: (A:0x500)*B.
DSP Report: operator fontAddr1 is absorbed into DSP fontAddr1.
DSP Report: Generating DSP fontAddr0, operation Mode is: PCIN+(A:0x0):B+C.
DSP Report: operator fontAddr0 is absorbed into DSP fontAddr0.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/Execute.v:146]
DSP Report: Generating DSP writeData0, operation Mode is: A*B.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: Generating DSP writeData0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: Generating DSP writeData0, operation Mode is: A*B.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: Generating DSP writeData0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
DSP Report: operator writeData0 is absorbed into DSP writeData0.
INFO: [Synth 8-3886] merging instance 'i_0/memoryTransmitter/usbReceiver/bps_cnt_reg[14]' (FDC) to 'i_0/memoryTransmitter/usbReceiver/bps_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/memoryTransmitter/usbReceiver/bps_cnt_reg[15]' (FDC) to 'i_0/memoryTransmitter/usbReceiver/bps_cnt_reg[12]'
INFO: [Synth 8-3886] merging instance 'i_0/memoryTransmitter/usbReceiver/bps_cnt_reg[13]' (FDC) to 'i_0/memoryTransmitter/usbReceiver/bps_cnt_reg[12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/memoryTransmitter/\usbReceiver/bps_cnt_reg[12] )
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[16]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[17]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[18]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[19]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[20]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[21]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[22]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[23]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[24]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[26]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[25]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[27]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[28]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[29]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[30]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padInOffset_reg[31]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padTypeOffset_reg[0]' (LDC) to 'i_0/cpuTop/decode/padTypeOffset_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/cpuTop/decode/\padTypeOffset_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_0/memoryTransmitter/memoryReceiverAutomation/rxMemAddr_reg[0]' (FDCE) to 'i_0/memoryTransmitter/memoryReceiverAutomation/rxMemAddr_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/memoryTransmitter/\memoryReceiverAutomation/rxMemAddr_reg[1] )
INFO: [Synth 8-3886] merging instance 'i_0/cpuTop/decode/padType2_reg[1]' (LDC) to 'i_0/cpuTop/decode/padType2_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/cpuTop/decode/\padType2_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/cpuTop/decode/\padType1_reg[3] )
WARNING: [Synth 8-3332] Sequential element (padType1_reg[3]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (padType2_reg[3]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (padTypeOffset_reg[3]) is unused and will be removed from module Decode.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[31]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[30]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[29]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[28]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[27]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[26]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[25]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[24]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[23]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[22]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[21]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[20]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[19]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[18]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[17]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[16]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[15]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (writeMemAddr_reg[14]) is unused and will be removed from module Execute.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[31]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[30]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[29]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[28]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[27]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[26]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[25]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[24]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[23]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[22]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[21]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[20]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[19]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[18]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[17]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[16]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[15]) is unused and will be removed from module Memory.
WARNING: [Synth 8-3332] Sequential element (readMemAddr_reg[14]) is unused and will be removed from module Memory.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:40 ; elapsed = 00:02:44 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|VGADesign   | (A:0x500)*B      | 5      | 11     | -      | -      | 16     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|VGADesign   | PCIN+(A:0x0):B+C | 30     | 5      | 12     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|Execute     | A*B              | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | (PCIN>>17)+A*B   | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | A*B              | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Execute     | (PCIN>>17)+A*B   | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGADesign.v:58]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGADesign.v:59]

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |CharStream__GB0 |           1|     22455|
|2     |CharStream__GB1 |           1|      9262|
|3     |CharStream__GB2 |           1|      8657|
|4     |VGADesign       |           1|       433|
|5     |SOC__GC0        |           1|     16368|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk60/clk_out1' to pin 'clk60/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:51 ; elapsed = 00:02:55 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:54 ; elapsed = 00:02:59 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |CharStream__GB0 |           1|     22455|
|2     |CharStream__GB1 |           1|      9262|
|3     |CharStream__GB2 |           1|      8657|
|4     |VGADesign       |           1|       435|
|5     |SOC__GC0        |           1|     16368|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGADesign.v:58]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/VGADesign.v:59]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:26]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:26]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:27]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:26]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [E:/source/VIVADOScource/CPU/CPU.srcs/sources_1/new/DecodeExecute.v:27]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:13 ; elapsed = 00:03:18 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:19 ; elapsed = 00:03:24 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:23 ; elapsed = 00:03:28 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:23 ; elapsed = 00:03:28 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:24 ; elapsed = 00:03:29 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:24 ; elapsed = 00:03:29 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |ram           |         1|
|2     |VGAClock      |         1|
|3     |FontRom       |         1|
|4     |ram8          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |FontRom   |     1|
|2     |VGAClock  |     1|
|3     |ram       |     1|
|4     |ram8      |     1|
|5     |BUFG      |    10|
|6     |CARRY4    |   475|
|7     |DSP48E1   |     4|
|8     |DSP48E1_1 |     1|
|9     |LUT1      |    86|
|10    |LUT2      |   843|
|11    |LUT3      |   911|
|12    |LUT4      |   497|
|13    |LUT5      |   851|
|14    |LUT6      |  8200|
|15    |MUXF7     |  2209|
|16    |MUXF8     |   624|
|17    |FDCE      | 17814|
|18    |FDPE      |    19|
|19    |FDRE      |    44|
|20    |FDSE      |     3|
|21    |LDC       |   413|
|22    |LDCP      |     2|
|23    |LDP       |     1|
|24    |IBUF      |     3|
|25    |OBUF      |    37|
+------+----------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------+------+
|      |Instance                     |Module                   |Cells |
+------+-----------------------------+-------------------------+------+
|1     |top                          |                         | 33136|
|2     |  cpuRam                     |CPURam                   |   128|
|3     |  console                    |Console                  | 26546|
|4     |    design1                  |VGADesign                |   433|
|5     |    stream                   |CharStream               | 26113|
|6     |  cpuTop                     |CPUTop                   |  5320|
|7     |    control                  |Control                  |    17|
|8     |    decode                   |Decode                   |   378|
|9     |    decodeExecute            |DecodeExecute            |   498|
|10    |    division                 |Division                 |   519|
|11    |    excuteMemory             |ExecuteMemory            |   333|
|12    |    execute                  |Execute                  |   300|
|13    |    fetch                    |Fetch                    |    43|
|14    |    fetchDecode              |FetchDecode              |   387|
|15    |    hilo                     |HiLo                     |    64|
|16    |    memory                   |Memory                   |    59|
|17    |    memoryWriteback          |MemoryWriteback          |   119|
|18    |    registerFile             |RegisterFile             |  2603|
|19    |  memoryTransmitter          |MemoryTransmitter        |   353|
|20    |    memoryReceiverAutomation |MemoryReceiverAutomation |   265|
|21    |    usbReceiver              |USBReceiver              |    88|
|22    |  stdOutRam                  |StdOutRam                |    33|
|23    |  timeDisplay                |TimeDisplay              |    38|
+------+-----------------------------+-------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:24 ; elapsed = 00:03:29 . Memory (MB): peak = 1397.059 ; gain = 769.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:22 ; elapsed = 00:03:19 . Memory (MB): peak = 1397.059 ; gain = 662.945
Synthesis Optimization Complete : Time (s): cpu = 00:03:24 ; elapsed = 00:03:30 . Memory (MB): peak = 1397.059 ; gain = 769.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3729 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1397.059 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 416 instances were transformed.
  LDC => LDCE: 413 instances
  LDCP => LDCP (GND, LUT3, LUT3, LDCE, VCC): 2 instances
  LDP => LDPE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
131 Infos, 244 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:36 ; elapsed = 00:03:43 . Memory (MB): peak = 1397.059 ; gain = 1010.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1397.059 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/source/VIVADOScource/CPU/CPU.runs/synth_1/SOC.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1397.059 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file SOC_utilization_synth.rpt -pb SOC_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Dec 15 22:33:34 2025...
