// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s (
        ap_clk,
        ap_rst,
        p_read,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [167:0] p_read;
output  [15:0] ap_return_0;
output  [15:0] ap_return_1;
output  [15:0] ap_return_2;
input   ap_ce;

reg[15:0] ap_return_0;
reg[15:0] ap_return_1;
reg[15:0] ap_return_2;

wire  signed [7:0] trunc_ln38_fu_7425_p1;
reg  signed [7:0] trunc_ln38_reg_9539;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_pp0_stage0_11001;
reg  signed [7:0] trunc_ln38_reg_9539_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_1_reg_9547;
reg  signed [7:0] trunc_ln38_1_reg_9547_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_2_reg_9553;
reg  signed [7:0] trunc_ln38_3_reg_9561;
reg  signed [7:0] trunc_ln38_4_reg_9568;
reg  signed [7:0] trunc_ln38_5_reg_9576;
reg  signed [7:0] trunc_ln38_5_reg_9576_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_6_reg_9583;
reg  signed [7:0] trunc_ln38_6_reg_9583_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_7_reg_9590;
reg  signed [7:0] trunc_ln38_7_reg_9590_pp0_iter1_reg;
reg  signed [7:0] trunc_ln38_8_reg_9596;
reg   [7:0] trunc_ln38_9_reg_9602;
reg  signed [7:0] trunc_ln38_s_reg_9607;
reg  signed [7:0] trunc_ln38_10_reg_9615;
reg  signed [7:0] trunc_ln38_11_reg_9623;
wire  signed [7:0] trunc_ln38_12_fu_7549_p4;
reg  signed [7:0] trunc_ln38_12_reg_9632;
wire  signed [7:0] trunc_ln38_13_fu_7559_p4;
reg  signed [7:0] trunc_ln38_13_reg_9639;
reg   [10:0] trunc_ln717_39_reg_9645;
wire  signed [7:0] trunc_ln38_14_fu_7584_p4;
reg  signed [7:0] trunc_ln38_14_reg_9650;
reg   [10:0] trunc_ln717_42_reg_9656;
reg  signed [7:0] trunc_ln38_15_reg_9661;
wire  signed [7:0] trunc_ln38_16_fu_7629_p4;
reg  signed [7:0] trunc_ln38_16_reg_9669;
reg   [11:0] trunc_ln717_47_reg_9675;
reg   [4:0] trunc_ln717_48_reg_9680;
reg   [8:0] trunc_ln717_50_reg_9685;
reg   [12:0] trunc_ln717_51_reg_9690;
reg   [12:0] trunc_ln717_52_reg_9695;
reg   [12:0] trunc_ln717_53_reg_9700;
reg   [12:0] trunc_ln717_54_reg_9705;
reg   [11:0] trunc_ln717_56_reg_9710;
reg   [11:0] trunc_ln717_57_reg_9715;
wire   [9:0] add_ln740_25_fu_7937_p2;
reg   [9:0] add_ln740_25_reg_9720;
reg   [9:0] add_ln740_25_reg_9720_pp0_iter1_reg;
wire   [9:0] add_ln740_64_fu_7943_p2;
reg   [9:0] add_ln740_64_reg_9725;
reg   [10:0] trunc_ln717_4_reg_9730;
reg   [12:0] trunc_ln717_5_reg_9735;
reg   [10:0] trunc_ln717_6_reg_9740;
reg   [12:0] trunc_ln717_7_reg_9745;
reg   [12:0] trunc_ln717_8_reg_9750;
reg   [11:0] trunc_ln717_10_reg_9755;
reg   [11:0] trunc_ln717_11_reg_9760;
reg   [9:0] trunc_ln717_12_reg_9765;
reg   [10:0] trunc_ln717_13_reg_9770;
reg   [12:0] trunc_ln717_18_reg_9775;
reg   [12:0] trunc_ln717_19_reg_9780;
reg   [12:0] trunc_ln717_20_reg_9785;
reg   [11:0] trunc_ln717_21_reg_9790;
reg   [12:0] trunc_ln717_22_reg_9795;
reg   [12:0] trunc_ln717_23_reg_9800;
reg   [12:0] trunc_ln717_24_reg_9805;
reg   [12:0] trunc_ln717_25_reg_9810;
reg   [12:0] trunc_ln717_26_reg_9815;
reg   [12:0] trunc_ln717_27_reg_9820;
reg   [10:0] trunc_ln717_28_reg_9825;
reg   [9:0] trunc_ln717_29_reg_9830;
reg   [11:0] trunc_ln717_30_reg_9835;
reg   [10:0] trunc_ln717_31_reg_9840;
reg   [6:0] trunc_ln717_32_reg_9845;
reg   [9:0] trunc_ln717_33_reg_9850;
reg   [10:0] trunc_ln717_34_reg_9855;
reg   [11:0] trunc_ln717_35_reg_9860;
reg   [11:0] trunc_ln717_37_reg_9865;
reg   [7:0] trunc_ln717_40_reg_9870;
reg   [11:0] trunc_ln717_43_reg_9875;
reg   [10:0] trunc_ln717_44_reg_9880;
reg   [9:0] trunc_ln717_45_reg_9885;
reg   [12:0] trunc_ln717_46_reg_9890;
reg   [11:0] trunc_ln717_49_reg_9895;
wire   [9:0] add_ln740_19_fu_8771_p2;
reg   [9:0] add_ln740_19_reg_9900;
wire   [13:0] add_ln740_22_fu_8777_p2;
reg   [13:0] add_ln740_22_reg_9905;
wire   [11:0] add_ln740_39_fu_8783_p2;
reg   [11:0] add_ln740_39_reg_9910;
wire   [13:0] add_ln740_42_fu_8789_p2;
reg   [13:0] add_ln740_42_reg_9915;
wire   [12:0] add_ln740_45_fu_8805_p2;
reg   [12:0] add_ln740_45_reg_9920;
wire   [13:0] add_ln740_62_fu_8811_p2;
reg   [13:0] add_ln740_62_reg_9925;
wire   [12:0] add_ln740_65_fu_8820_p2;
reg   [12:0] add_ln740_65_reg_9930;
reg   [11:0] trunc_ln5_reg_9935;
reg   [12:0] trunc_ln717_9_reg_9940;
reg   [9:0] trunc_ln717_s_reg_9945;
reg   [12:0] trunc_ln717_1_reg_9950;
reg   [12:0] trunc_ln717_2_reg_9955;
reg   [12:0] trunc_ln717_3_reg_9960;
reg   [10:0] trunc_ln717_14_reg_9965;
reg   [9:0] trunc_ln717_15_reg_9970;
reg   [10:0] trunc_ln717_16_reg_9975;
reg   [12:0] trunc_ln717_17_reg_9980;
wire   [13:0] add_ln740_11_fu_9161_p2;
reg   [13:0] add_ln740_11_reg_9985;
wire   [13:0] add_ln740_15_fu_9173_p2;
reg   [13:0] add_ln740_15_reg_9990;
wire   [13:0] add_ln740_18_fu_9179_p2;
reg   [13:0] add_ln740_18_reg_9995;
wire   [10:0] add_ln740_20_fu_9188_p2;
reg   [10:0] add_ln740_20_reg_10000;
wire   [13:0] add_ln740_26_fu_9202_p2;
reg   [13:0] add_ln740_26_reg_10005;
wire   [13:0] add_ln740_30_fu_9214_p2;
reg   [13:0] add_ln740_30_reg_10010;
wire   [13:0] add_ln740_32_fu_9220_p2;
reg   [13:0] add_ln740_32_reg_10015;
wire   [13:0] add_ln740_35_fu_9232_p2;
reg   [13:0] add_ln740_35_reg_10020;
wire   [11:0] add_ln740_38_fu_9238_p2;
reg   [11:0] add_ln740_38_reg_10025;
wire   [12:0] add_ln740_40_fu_9247_p2;
reg   [12:0] add_ln740_40_reg_10030;
wire   [13:0] add_ln740_46_fu_9261_p2;
reg   [13:0] add_ln740_46_reg_10035;
wire   [12:0] add_ln740_50_fu_9273_p2;
reg   [12:0] add_ln740_50_reg_10040;
wire   [13:0] add_ln740_52_fu_9279_p2;
reg   [13:0] add_ln740_52_reg_10045;
wire   [13:0] add_ln740_55_fu_9291_p2;
reg   [13:0] add_ln740_55_reg_10050;
wire   [12:0] add_ln740_58_fu_9297_p2;
reg   [12:0] add_ln740_58_reg_10055;
wire   [13:0] add_ln740_60_fu_9309_p2;
reg   [13:0] add_ln740_60_reg_10060;
wire   [13:0] add_ln740_66_fu_9323_p2;
reg   [13:0] add_ln740_66_reg_10065;
wire   [13:0] add_ln740_12_fu_9365_p2;
reg   [13:0] add_ln740_12_reg_10070;
wire   [13:0] add_ln740_16_fu_9376_p2;
reg   [13:0] add_ln740_16_reg_10075;
wire   [13:0] add_ln740_27_fu_9389_p2;
reg   [13:0] add_ln740_27_reg_10080;
wire   [13:0] add_ln740_31_fu_9400_p2;
reg   [13:0] add_ln740_31_reg_10085;
wire   [13:0] add_ln740_36_fu_9410_p2;
reg   [13:0] add_ln740_36_reg_10090;
wire   [13:0] add_ln740_47_fu_9427_p2;
reg   [13:0] add_ln740_47_reg_10095;
wire   [13:0] add_ln740_51_fu_9441_p2;
reg   [13:0] add_ln740_51_reg_10100;
wire   [13:0] add_ln740_56_fu_9452_p2;
reg   [13:0] add_ln740_56_reg_10105;
wire   [13:0] add_ln740_67_fu_9465_p2;
reg   [13:0] add_ln740_67_reg_10110;
wire  signed [7:0] mul_ln1171_4_fu_247_p0;
wire  signed [15:0] r_V_3_fu_8038_p1;
wire  signed [7:0] mul_ln1171_4_fu_247_p1;
wire    ap_block_pp0_stage0;
wire  signed [7:0] mul_ln1171_12_fu_248_p0;
wire  signed [15:0] r_V_77_fu_8173_p1;
wire   [7:0] mul_ln1171_12_fu_248_p1;
wire  signed [7:0] mul_ln1171_30_fu_251_p0;
wire  signed [14:0] sext_ln1171_57_fu_7857_p1;
wire  signed [6:0] mul_ln1171_30_fu_251_p1;
wire   [6:0] mul_ln1171_28_fu_252_p1;
wire  signed [7:0] mul_ln1171_11_fu_254_p0;
wire  signed [7:0] mul_ln1171_11_fu_254_p1;
wire   [6:0] mul_ln1171_6_fu_255_p1;
wire  signed [7:0] mul_ln1171_31_fu_256_p0;
wire  signed [6:0] mul_ln1171_31_fu_256_p1;
wire  signed [7:0] mul_ln1171_17_fu_262_p0;
wire  signed [15:0] r_V_9_fu_8237_p1;
wire   [7:0] mul_ln1171_17_fu_262_p1;
wire  signed [7:0] mul_ln1171_8_fu_264_p0;
wire  signed [13:0] sext_ln1171_19_fu_8952_p1;
wire  signed [5:0] mul_ln1171_8_fu_264_p1;
wire   [7:0] mul_ln1171_1_fu_265_p1;
wire  signed [5:0] mul_ln1171_20_fu_266_p1;
wire   [7:0] mul_ln1171_10_fu_270_p1;
wire  signed [7:0] mul_ln1171_27_fu_272_p1;
wire  signed [6:0] mul_ln1171_fu_274_p1;
wire  signed [7:0] mul_ln1171_18_fu_279_p0;
wire  signed [7:0] mul_ln1171_18_fu_279_p1;
wire   [6:0] mul_ln1171_5_fu_280_p1;
wire   [6:0] mul_ln1171_13_fu_281_p1;
wire   [6:0] mul_ln1171_23_fu_282_p1;
wire  signed [7:0] mul_ln1171_14_fu_283_p0;
wire  signed [15:0] r_V_8_fu_8198_p1;
wire  signed [7:0] mul_ln1171_14_fu_283_p1;
wire   [7:0] mul_ln1171_29_fu_284_p1;
wire   [5:0] mul_ln1171_3_fu_286_p1;
wire   [6:0] mul_ln1171_21_fu_288_p1;
wire  signed [5:0] mul_ln1171_24_fu_289_p1;
wire  signed [7:0] mul_ln1171_9_fu_291_p0;
wire   [5:0] mul_ln1171_9_fu_291_p1;
wire  signed [7:0] mul_ln1171_15_fu_293_p0;
wire   [7:0] mul_ln1171_15_fu_293_p1;
wire   [7:0] mul_ln1171_19_fu_294_p1;
wire  signed [7:0] mul_ln1171_16_fu_296_p0;
wire  signed [7:0] mul_ln1171_16_fu_296_p1;
wire  signed [6:0] mul_ln1171_22_fu_297_p1;
wire   [4:0] mul_ln1171_7_fu_298_p1;
wire  signed [5:0] mul_ln1171_25_fu_299_p1;
wire  signed [7:0] mul_ln1171_2_fu_302_p0;
wire  signed [15:0] r_V_1_fu_8892_p1;
wire  signed [7:0] mul_ln1171_2_fu_302_p1;
wire   [5:0] mul_ln1171_26_fu_303_p1;
wire   [13:0] mul_ln1171_24_fu_289_p2;
wire   [13:0] mul_ln1171_25_fu_299_p2;
wire   [14:0] mul_ln1171_28_fu_252_p2;
wire   [7:0] tmp_2_fu_7664_p4;
wire   [10:0] shl_ln1171_24_fu_7674_p3;
wire   [8:0] shl_ln1171_25_fu_7686_p3;
wire  signed [11:0] sext_ln1171_50_fu_7682_p1;
wire  signed [11:0] sext_ln1171_51_fu_7694_p1;
wire   [11:0] sub_ln1171_23_fu_7698_p2;
wire   [14:0] shl_ln1171_26_fu_7714_p3;
wire   [9:0] shl_ln1171_27_fu_7726_p3;
wire  signed [15:0] sext_ln1171_53_fu_7734_p1;
wire  signed [15:0] sext_ln1171_52_fu_7722_p1;
wire   [15:0] sub_ln1171_24_fu_7738_p2;
wire  signed [7:0] trunc_ln38_17_fu_7754_p4;
wire   [14:0] shl_ln1171_28_fu_7769_p3;
wire   [8:0] shl_ln1171_29_fu_7781_p3;
wire  signed [15:0] sext_ln1171_55_fu_7789_p1;
wire  signed [15:0] sext_ln1171_54_fu_7777_p1;
wire   [15:0] sub_ln1171_25_fu_7793_p2;
wire   [15:0] mul_ln1171_29_fu_284_p2;
wire   [9:0] shl_ln1171_30_fu_7819_p3;
wire  signed [15:0] sext_ln1171_56_fu_7827_p1;
wire   [15:0] sub_ln1171_26_fu_7831_p2;
wire  signed [7:0] trunc_ln38_18_fu_7847_p4;
wire   [9:0] shl_ln1171_31_fu_7867_p3;
wire  signed [10:0] sext_ln1171_59_fu_7875_p1;
wire  signed [10:0] sext_ln1171_58_fu_7863_p1;
wire   [10:0] sub_ln1171_27_fu_7879_p2;
wire   [14:0] mul_ln1171_30_fu_251_p2;
wire   [14:0] mul_ln1171_31_fu_256_p2;
wire   [6:0] trunc_ln717_41_fu_7599_p4;
wire   [7:0] trunc_ln717_55_fu_7885_p4;
wire  signed [8:0] sext_ln712_48_fu_7919_p1;
wire   [8:0] add_ln740_24_fu_7927_p2;
wire   [9:0] zext_ln740_fu_7933_p1;
wire  signed [9:0] sext_ln712_62_fu_7923_p1;
wire  signed [9:0] sext_ln712_44_fu_7915_p1;
wire  signed [12:0] shl_ln1171_6_fu_7953_p3;
wire  signed [13:0] sext_ln1171_9_fu_7964_p1;
wire   [8:0] shl_ln1171_7_fu_7974_p3;
wire   [13:0] sub_ln1171_9_fu_7968_p2;
wire  signed [13:0] sext_ln1171_10_fu_7981_p1;
wire   [13:0] sub_ln1171_10_fu_7985_p2;
wire   [14:0] shl_ln1171_8_fu_8001_p3;
wire  signed [15:0] sext_ln1171_11_fu_8008_p1;
wire  signed [15:0] sext_ln1171_8_fu_7960_p1;
wire   [15:0] sub_ln1171_11_fu_8012_p2;
wire   [13:0] mul_ln1171_3_fu_286_p2;
wire   [14:0] shl_ln1171_9_fu_8046_p3;
wire  signed [15:0] sext_ln1171_13_fu_8053_p1;
wire   [15:0] sub_ln1171_12_fu_8057_p2;
wire   [15:0] mul_ln1171_4_fu_247_p2;
wire   [14:0] mul_ln1171_5_fu_280_p2;
wire   [14:0] mul_ln1171_6_fu_255_p2;
wire   [12:0] mul_ln1171_7_fu_298_p2;
wire   [12:0] shl_ln1171_s_fu_8121_p3;
wire   [9:0] shl_ln1171_1_fu_8132_p3;
wire  signed [13:0] sext_ln1171_16_fu_8128_p1;
wire  signed [13:0] sext_ln1171_17_fu_8139_p1;
wire   [13:0] add_ln1171_fu_8143_p2;
wire   [15:0] mul_ln1171_10_fu_270_p2;
wire   [15:0] mul_ln1171_11_fu_254_p2;
wire   [15:0] mul_ln1171_12_fu_248_p2;
wire   [14:0] mul_ln1171_13_fu_281_p2;
wire   [15:0] mul_ln1171_14_fu_283_p2;
wire   [15:0] mul_ln1171_15_fu_293_p2;
wire   [15:0] mul_ln1171_16_fu_296_p2;
wire   [15:0] mul_ln1171_17_fu_262_p2;
wire   [15:0] mul_ln1171_18_fu_279_p2;
wire   [15:0] mul_ln1171_19_fu_294_p2;
wire   [13:0] mul_ln1171_20_fu_266_p2;
wire   [11:0] shl_ln1171_11_fu_8301_p3;
wire   [9:0] shl_ln1171_12_fu_8312_p3;
wire  signed [12:0] sext_ln1171_26_fu_8319_p1;
wire  signed [12:0] sext_ln1171_25_fu_8308_p1;
wire   [12:0] sub_ln1171_14_fu_8323_p2;
wire   [14:0] mul_ln1171_21_fu_288_p2;
wire   [12:0] shl_ln1171_13_fu_8353_p3;
wire   [10:0] shl_ln1171_14_fu_8364_p3;
wire  signed [13:0] sext_ln1171_28_fu_8360_p1;
wire  signed [13:0] sext_ln1171_29_fu_8371_p1;
wire   [13:0] sub_ln1171_15_fu_8375_p2;
wire   [8:0] shl_ln1171_15_fu_8391_p3;
wire  signed [9:0] sext_ln1171_30_fu_8398_p1;
wire   [9:0] sub_ln1171_16_fu_8402_p2;
wire   [11:0] shl_ln1171_16_fu_8425_p3;
wire  signed [12:0] sext_ln1171_33_fu_8432_p1;
wire  signed [12:0] sext_ln1171_32_fu_8422_p1;
wire   [12:0] sub_ln1171_17_fu_8436_p2;
wire   [12:0] shl_ln1171_17_fu_8452_p3;
wire   [8:0] shl_ln1171_18_fu_8463_p3;
wire  signed [13:0] sext_ln1171_35_fu_8470_p1;
wire  signed [13:0] sext_ln1171_34_fu_8459_p1;
wire   [13:0] sub_ln1171_18_fu_8474_p2;
wire   [14:0] mul_ln1171_22_fu_297_p2;
wire   [10:0] tmp_s_fu_8507_p3;
wire  signed [11:0] sext_ln1171_37_fu_8504_p1;
wire  signed [11:0] sext_ln1171_38_fu_8514_p1;
wire   [11:0] sub_ln1171_28_fu_8518_p2;
wire   [14:0] mul_ln1171_23_fu_282_p2;
wire   [9:0] shl_ln1171_19_fu_8547_p3;
wire  signed [10:0] sext_ln1171_41_fu_8554_p1;
wire   [10:0] sub_ln1171_19_fu_8558_p2;
wire  signed [10:0] sext_ln1171_39_fu_8544_p1;
wire   [10:0] add_ln1171_2_fu_8574_p2;
wire   [13:0] shl_ln1171_20_fu_8590_p3;
wire   [11:0] shl_ln1171_21_fu_8601_p3;
wire  signed [14:0] sext_ln1171_42_fu_8597_p1;
wire  signed [14:0] sext_ln1171_43_fu_8608_p1;
wire   [14:0] sub_ln1171_20_fu_8612_p2;
wire   [13:0] mul_ln1171_26_fu_303_p2;
wire   [11:0] tmp_1_fu_8649_p3;
wire  signed [12:0] sext_ln1171_44_fu_8632_p1;
wire  signed [12:0] sext_ln1171_46_fu_8656_p1;
wire   [12:0] sub_ln1171_29_fu_8660_p2;
wire   [15:0] mul_ln1171_27_fu_272_p2;
wire   [13:0] shl_ln1171_22_fu_8686_p3;
wire  signed [14:0] sext_ln1171_48_fu_8693_p1;
wire   [9:0] shl_ln1171_23_fu_8703_p3;
wire   [14:0] sub_ln1171_21_fu_8697_p2;
wire  signed [14:0] sext_ln1171_49_fu_8710_p1;
wire   [14:0] sub_ln1171_22_fu_8714_p2;
wire   [8:0] trunc_ln717_36_fu_8524_p4;
wire   [7:0] trunc_ln717_38_fu_8564_p4;
wire  signed [9:0] sext_ln712_42_fu_8730_p1;
wire  signed [9:0] sext_ln712_45_fu_8734_p1;
wire  signed [13:0] sext_ln712_54_fu_8744_p1;
wire  signed [13:0] sext_ln712_59_fu_8756_p1;
wire  signed [11:0] sext_ln712_46_fu_8738_p1;
wire  signed [11:0] sext_ln712_49_fu_8741_p1;
wire  signed [13:0] sext_ln712_57_fu_8750_p1;
wire  signed [13:0] sext_ln712_60_fu_8759_p1;
wire  signed [5:0] sext_ln712_55_fu_8747_p1;
wire   [5:0] add_ln740_44_fu_8795_p2;
wire  signed [12:0] sext_ln740_11_fu_8801_p1;
wire  signed [12:0] sext_ln712_63_fu_8765_p1;
wire  signed [13:0] sext_ln712_58_fu_8753_p1;
wire  signed [13:0] sext_ln712_61_fu_8762_p1;
wire   [12:0] zext_ln740_4_fu_8817_p1;
wire  signed [12:0] sext_ln740_fu_8768_p1;
wire   [14:0] mul_ln1171_fu_274_p2;
wire   [15:0] mul_ln1171_1_fu_265_p2;
wire   [11:0] shl_ln_fu_8854_p3;
wire   [9:0] shl_ln1171_4_fu_8865_p3;
wire  signed [12:0] sext_ln1171_5_fu_8872_p1;
wire  signed [12:0] sext_ln1171_4_fu_8861_p1;
wire   [12:0] sub_ln1171_fu_8876_p2;
wire   [14:0] shl_ln1171_5_fu_8896_p3;
wire  signed [15:0] sext_ln1171_6_fu_8903_p1;
wire   [15:0] sub_ln1171_7_fu_8907_p2;
wire   [15:0] sub_ln1171_8_fu_8923_p2;
wire   [15:0] mul_ln1171_2_fu_302_p2;
wire   [13:0] mul_ln1171_8_fu_264_p2;
wire   [11:0] shl_ln1171_2_fu_8967_p3;
wire  signed [12:0] sext_ln1171_20_fu_8974_p1;
wire  signed [12:0] sext_ln1171_18_fu_8949_p1;
wire   [12:0] add_ln1171_1_fu_8978_p2;
wire   [13:0] mul_ln1171_9_fu_291_p2;
wire   [14:0] shl_ln1171_3_fu_9004_p3;
wire   [8:0] shl_ln1171_10_fu_9015_p3;
wire  signed [15:0] sext_ln1171_22_fu_9022_p1;
wire  signed [15:0] sext_ln1171_21_fu_9011_p1;
wire   [15:0] sub_ln1171_13_fu_9026_p2;
wire   [10:0] shl_ln2_fu_9042_p3;
wire  signed [13:0] sext_ln712_13_fu_9058_p1;
wire  signed [13:0] sext_ln712_16_fu_9067_p1;
wire   [13:0] add_ln740_10_fu_9155_p2;
wire  signed [13:0] sext_ln712_10_fu_9049_p1;
wire  signed [13:0] sext_ln712_27_fu_9089_p1;
wire  signed [13:0] sext_ln712_30_fu_9098_p1;
wire   [13:0] add_ln740_14_fu_9167_p2;
wire  signed [13:0] sext_ln712_24_fu_9079_p1;
wire  signed [13:0] sext_ln712_33_fu_9107_p1;
wire  signed [13:0] sext_ln712_36_fu_9116_p1;
wire  signed [10:0] sext_ln740_6_fu_9185_p1;
wire  signed [10:0] sext_ln712_39_fu_9125_p1;
wire  signed [13:0] sext_ln712_51_fu_9143_p1;
wire   [13:0] zext_ln740_3_fu_9199_p1;
wire   [13:0] add_ln740_23_fu_9194_p2;
wire  signed [13:0] sext_ln712_14_fu_9061_p1;
wire  signed [13:0] sext_ln712_17_fu_9070_p1;
wire   [13:0] add_ln740_29_fu_9208_p2;
wire  signed [13:0] sext_ln712_11_fu_9052_p1;
wire  signed [13:0] sext_ln712_23_fu_9076_p1;
wire  signed [13:0] sext_ln712_25_fu_9082_p1;
wire  signed [13:0] sext_ln712_31_fu_9101_p1;
wire  signed [13:0] sext_ln712_34_fu_9110_p1;
wire   [13:0] add_ln740_34_fu_9226_p2;
wire  signed [13:0] sext_ln712_28_fu_9092_p1;
wire  signed [11:0] sext_ln712_37_fu_9119_p1;
wire  signed [11:0] sext_ln712_40_fu_9128_p1;
wire  signed [12:0] sext_ln740_9_fu_9244_p1;
wire  signed [12:0] sext_ln712_43_fu_9134_p1;
wire  signed [13:0] sext_ln712_52_fu_9146_p1;
wire  signed [13:0] sext_ln740_12_fu_9258_p1;
wire   [13:0] add_ln740_43_fu_9253_p2;
wire  signed [12:0] sext_ln712_15_fu_9064_p1;
wire  signed [12:0] sext_ln712_18_fu_9073_p1;
wire   [12:0] add_ln740_49_fu_9267_p2;
wire  signed [12:0] sext_ln712_12_fu_9055_p1;
wire  signed [13:0] sext_ln712_26_fu_9085_p1;
wire  signed [13:0] sext_ln712_32_fu_9104_p1;
wire  signed [13:0] sext_ln712_35_fu_9113_p1;
wire   [13:0] add_ln740_54_fu_9285_p2;
wire  signed [13:0] sext_ln712_29_fu_9095_p1;
wire  signed [12:0] sext_ln712_38_fu_9122_p1;
wire  signed [12:0] sext_ln712_41_fu_9131_p1;
wire  signed [13:0] sext_ln712_50_fu_9140_p1;
wire  signed [13:0] sext_ln712_53_fu_9149_p1;
wire   [13:0] add_ln740_59_fu_9303_p2;
wire  signed [13:0] sext_ln712_47_fu_9137_p1;
wire  signed [13:0] sext_ln712_56_fu_9152_p1;
wire  signed [13:0] sext_ln740_15_fu_9320_p1;
wire   [13:0] add_ln740_63_fu_9315_p2;
wire  signed [13:0] sext_ln712_fu_9329_p1;
wire  signed [13:0] sext_ln712_7_fu_9338_p1;
wire   [13:0] add_ln740_9_fu_9359_p2;
wire  signed [13:0] sext_ln712_19_fu_9347_p1;
wire  signed [13:0] sext_ln712_22_fu_9356_p1;
wire   [13:0] add_ln740_13_fu_9370_p2;
wire  signed [13:0] sext_ln740_7_fu_9381_p1;
wire   [13:0] add_ln740_21_fu_9384_p2;
wire  signed [13:0] sext_ln712_5_fu_9332_p1;
wire  signed [13:0] sext_ln712_8_fu_9341_p1;
wire   [13:0] add_ln740_28_fu_9394_p2;
wire  signed [13:0] sext_ln712_20_fu_9350_p1;
wire   [13:0] add_ln740_33_fu_9405_p2;
wire  signed [13:0] sext_ln740_10_fu_9418_p1;
wire  signed [13:0] sext_ln740_8_fu_9415_p1;
wire   [13:0] add_ln740_41_fu_9421_p2;
wire  signed [13:0] sext_ln712_6_fu_9335_p1;
wire  signed [13:0] sext_ln712_9_fu_9344_p1;
wire  signed [13:0] sext_ln740_13_fu_9438_p1;
wire   [13:0] add_ln740_48_fu_9432_p2;
wire  signed [13:0] sext_ln712_21_fu_9353_p1;
wire   [13:0] add_ln740_53_fu_9447_p2;
wire  signed [13:0] sext_ln740_14_fu_9457_p1;
wire   [13:0] add_ln740_61_fu_9460_p2;
wire   [13:0] add_ln740_17_fu_9470_p2;
wire   [13:0] add_ln740_fu_9474_p2;
wire   [13:0] add_ln740_37_fu_9487_p2;
wire   [13:0] add_ln740_3_fu_9491_p2;
wire   [13:0] add_ln740_57_fu_9504_p2;
wire   [13:0] add_ln740_4_fu_9508_p2;
wire   [15:0] shl_ln3_fu_9479_p3;
wire   [15:0] shl_ln740_3_fu_9496_p3;
wire   [15:0] shl_ln740_4_fu_9513_p3;
reg    ap_ce_reg;
reg   [167:0] p_read_int_reg;
reg   [15:0] ap_return_0_int_reg;
reg   [15:0] ap_return_1_int_reg;
reg   [15:0] ap_return_2_int_reg;

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U1(
    .din0(mul_ln1171_4_fu_247_p0),
    .din1(mul_ln1171_4_fu_247_p1),
    .dout(mul_ln1171_4_fu_247_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U2(
    .din0(mul_ln1171_12_fu_248_p0),
    .din1(mul_ln1171_12_fu_248_p1),
    .dout(mul_ln1171_12_fu_248_p2)
);

myproject_mul_8s_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_0_U3(
    .din0(mul_ln1171_30_fu_251_p0),
    .din1(mul_ln1171_30_fu_251_p1),
    .dout(mul_ln1171_30_fu_251_p2)
);

myproject_mul_8s_7ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_0_U4(
    .din0(trunc_ln38_16_fu_7629_p4),
    .din1(mul_ln1171_28_fu_252_p1),
    .dout(mul_ln1171_28_fu_252_p2)
);

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U5(
    .din0(mul_ln1171_11_fu_254_p0),
    .din1(mul_ln1171_11_fu_254_p1),
    .dout(mul_ln1171_11_fu_254_p2)
);

myproject_mul_8s_7ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_0_U6(
    .din0(trunc_ln38_4_reg_9568),
    .din1(mul_ln1171_6_fu_255_p1),
    .dout(mul_ln1171_6_fu_255_p2)
);

myproject_mul_8s_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_0_U7(
    .din0(mul_ln1171_31_fu_256_p0),
    .din1(mul_ln1171_31_fu_256_p1),
    .dout(mul_ln1171_31_fu_256_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U8(
    .din0(mul_ln1171_17_fu_262_p0),
    .din1(mul_ln1171_17_fu_262_p1),
    .dout(mul_ln1171_17_fu_262_p2)
);

myproject_mul_8s_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_0_U9(
    .din0(mul_ln1171_8_fu_264_p0),
    .din1(mul_ln1171_8_fu_264_p1),
    .dout(mul_ln1171_8_fu_264_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U10(
    .din0(trunc_ln38_reg_9539_pp0_iter1_reg),
    .din1(mul_ln1171_1_fu_265_p1),
    .dout(mul_ln1171_1_fu_265_p2)
);

myproject_mul_8s_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_0_U11(
    .din0(trunc_ln38_s_reg_9607),
    .din1(mul_ln1171_20_fu_266_p1),
    .dout(mul_ln1171_20_fu_266_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U12(
    .din0(trunc_ln38_6_reg_9583),
    .din1(mul_ln1171_10_fu_270_p1),
    .dout(mul_ln1171_10_fu_270_p2)
);

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U13(
    .din0(trunc_ln38_15_reg_9661),
    .din1(mul_ln1171_27_fu_272_p1),
    .dout(mul_ln1171_27_fu_272_p2)
);

myproject_mul_8s_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_0_U14(
    .din0(trunc_ln38_reg_9539_pp0_iter1_reg),
    .din1(mul_ln1171_fu_274_p1),
    .dout(mul_ln1171_fu_274_p2)
);

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U15(
    .din0(mul_ln1171_18_fu_279_p0),
    .din1(mul_ln1171_18_fu_279_p1),
    .dout(mul_ln1171_18_fu_279_p2)
);

myproject_mul_8s_7ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_0_U16(
    .din0(trunc_ln38_3_reg_9561),
    .din1(mul_ln1171_5_fu_280_p1),
    .dout(mul_ln1171_5_fu_280_p2)
);

myproject_mul_8s_7ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_0_U17(
    .din0(trunc_ln38_8_reg_9596),
    .din1(mul_ln1171_13_fu_281_p1),
    .dout(mul_ln1171_13_fu_281_p2)
);

myproject_mul_8s_7ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_0_U18(
    .din0(trunc_ln38_12_reg_9632),
    .din1(mul_ln1171_23_fu_282_p1),
    .dout(mul_ln1171_23_fu_282_p2)
);

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U19(
    .din0(mul_ln1171_14_fu_283_p0),
    .din1(mul_ln1171_14_fu_283_p1),
    .dout(mul_ln1171_14_fu_283_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U20(
    .din0(trunc_ln38_17_fu_7754_p4),
    .din1(mul_ln1171_29_fu_284_p1),
    .dout(mul_ln1171_29_fu_284_p2)
);

myproject_mul_8s_6ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_0_U21(
    .din0(trunc_ln38_2_reg_9553),
    .din1(mul_ln1171_3_fu_286_p1),
    .dout(mul_ln1171_3_fu_286_p2)
);

myproject_mul_8s_7ns_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7ns_15_1_0_U22(
    .din0(trunc_ln38_10_reg_9615),
    .din1(mul_ln1171_21_fu_288_p1),
    .dout(mul_ln1171_21_fu_288_p2)
);

myproject_mul_8s_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_0_U23(
    .din0(trunc_ln38_13_fu_7559_p4),
    .din1(mul_ln1171_24_fu_289_p1),
    .dout(mul_ln1171_24_fu_289_p2)
);

myproject_mul_8s_6ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_0_U24(
    .din0(mul_ln1171_9_fu_291_p0),
    .din1(mul_ln1171_9_fu_291_p1),
    .dout(mul_ln1171_9_fu_291_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U25(
    .din0(mul_ln1171_15_fu_293_p0),
    .din1(mul_ln1171_15_fu_293_p1),
    .dout(mul_ln1171_15_fu_293_p2)
);

myproject_mul_8s_8ns_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8ns_16_1_0_U26(
    .din0(trunc_ln38_s_reg_9607),
    .din1(mul_ln1171_19_fu_294_p1),
    .dout(mul_ln1171_19_fu_294_p2)
);

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U27(
    .din0(mul_ln1171_16_fu_296_p0),
    .din1(mul_ln1171_16_fu_296_p1),
    .dout(mul_ln1171_16_fu_296_p2)
);

myproject_mul_8s_7s_15_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_0_U28(
    .din0(trunc_ln38_11_reg_9623),
    .din1(mul_ln1171_22_fu_297_p1),
    .dout(mul_ln1171_22_fu_297_p2)
);

myproject_mul_8s_5ns_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
mul_8s_5ns_13_1_0_U29(
    .din0(trunc_ln38_4_reg_9568),
    .din1(mul_ln1171_7_fu_298_p1),
    .dout(mul_ln1171_7_fu_298_p2)
);

myproject_mul_8s_6s_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6s_14_1_0_U30(
    .din0(trunc_ln38_14_fu_7584_p4),
    .din1(mul_ln1171_25_fu_299_p1),
    .dout(mul_ln1171_25_fu_299_p2)
);

myproject_mul_8s_8s_16_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
mul_8s_8s_16_1_0_U31(
    .din0(mul_ln1171_2_fu_302_p0),
    .din1(mul_ln1171_2_fu_302_p1),
    .dout(mul_ln1171_2_fu_302_p2)
);

myproject_mul_8s_6ns_14_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 14 ))
mul_8s_6ns_14_1_0_U32(
    .din0(trunc_ln38_15_reg_9661),
    .din1(mul_ln1171_26_fu_303_p1),
    .dout(mul_ln1171_26_fu_303_p2)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce_reg))) begin
        add_ln740_11_reg_9985 <= add_ln740_11_fu_9161_p2;
        add_ln740_12_reg_10070 <= add_ln740_12_fu_9365_p2;
        add_ln740_15_reg_9990 <= add_ln740_15_fu_9173_p2;
        add_ln740_16_reg_10075 <= add_ln740_16_fu_9376_p2;
        add_ln740_18_reg_9995 <= add_ln740_18_fu_9179_p2;
        add_ln740_19_reg_9900 <= add_ln740_19_fu_8771_p2;
        add_ln740_20_reg_10000 <= add_ln740_20_fu_9188_p2;
        add_ln740_22_reg_9905 <= add_ln740_22_fu_8777_p2;
        add_ln740_25_reg_9720 <= add_ln740_25_fu_7937_p2;
        add_ln740_25_reg_9720_pp0_iter1_reg <= add_ln740_25_reg_9720;
        add_ln740_26_reg_10005 <= add_ln740_26_fu_9202_p2;
        add_ln740_27_reg_10080 <= add_ln740_27_fu_9389_p2;
        add_ln740_30_reg_10010 <= add_ln740_30_fu_9214_p2;
        add_ln740_31_reg_10085 <= add_ln740_31_fu_9400_p2;
        add_ln740_32_reg_10015 <= add_ln740_32_fu_9220_p2;
        add_ln740_35_reg_10020 <= add_ln740_35_fu_9232_p2;
        add_ln740_36_reg_10090 <= add_ln740_36_fu_9410_p2;
        add_ln740_38_reg_10025 <= add_ln740_38_fu_9238_p2;
        add_ln740_39_reg_9910 <= add_ln740_39_fu_8783_p2;
        add_ln740_40_reg_10030 <= add_ln740_40_fu_9247_p2;
        add_ln740_42_reg_9915 <= add_ln740_42_fu_8789_p2;
        add_ln740_45_reg_9920 <= add_ln740_45_fu_8805_p2;
        add_ln740_46_reg_10035 <= add_ln740_46_fu_9261_p2;
        add_ln740_47_reg_10095 <= add_ln740_47_fu_9427_p2;
        add_ln740_50_reg_10040 <= add_ln740_50_fu_9273_p2;
        add_ln740_51_reg_10100 <= add_ln740_51_fu_9441_p2;
        add_ln740_52_reg_10045 <= add_ln740_52_fu_9279_p2;
        add_ln740_55_reg_10050 <= add_ln740_55_fu_9291_p2;
        add_ln740_56_reg_10105 <= add_ln740_56_fu_9452_p2;
        add_ln740_58_reg_10055 <= add_ln740_58_fu_9297_p2;
        add_ln740_60_reg_10060 <= add_ln740_60_fu_9309_p2;
        add_ln740_62_reg_9925 <= add_ln740_62_fu_8811_p2;
        add_ln740_64_reg_9725 <= add_ln740_64_fu_7943_p2;
        add_ln740_65_reg_9930 <= add_ln740_65_fu_8820_p2;
        add_ln740_66_reg_10065 <= add_ln740_66_fu_9323_p2;
        add_ln740_67_reg_10110 <= add_ln740_67_fu_9465_p2;
        trunc_ln38_10_reg_9615 <= {{p_read_int_reg[95:88]}};
        trunc_ln38_11_reg_9623 <= {{p_read_int_reg[103:96]}};
        trunc_ln38_12_reg_9632 <= {{p_read_int_reg[111:104]}};
        trunc_ln38_13_reg_9639 <= {{p_read_int_reg[119:112]}};
        trunc_ln38_14_reg_9650 <= {{p_read_int_reg[127:120]}};
        trunc_ln38_15_reg_9661 <= {{p_read_int_reg[135:128]}};
        trunc_ln38_16_reg_9669 <= {{p_read_int_reg[143:136]}};
        trunc_ln38_1_reg_9547 <= {{p_read_int_reg[15:8]}};
        trunc_ln38_1_reg_9547_pp0_iter1_reg <= trunc_ln38_1_reg_9547;
        trunc_ln38_2_reg_9553 <= {{p_read_int_reg[23:16]}};
        trunc_ln38_3_reg_9561 <= {{p_read_int_reg[31:24]}};
        trunc_ln38_4_reg_9568 <= {{p_read_int_reg[39:32]}};
        trunc_ln38_5_reg_9576 <= {{p_read_int_reg[47:40]}};
        trunc_ln38_5_reg_9576_pp0_iter1_reg <= trunc_ln38_5_reg_9576;
        trunc_ln38_6_reg_9583 <= {{p_read_int_reg[55:48]}};
        trunc_ln38_6_reg_9583_pp0_iter1_reg <= trunc_ln38_6_reg_9583;
        trunc_ln38_7_reg_9590 <= {{p_read_int_reg[63:56]}};
        trunc_ln38_7_reg_9590_pp0_iter1_reg <= trunc_ln38_7_reg_9590;
        trunc_ln38_8_reg_9596 <= {{p_read_int_reg[71:64]}};
        trunc_ln38_9_reg_9602 <= {{p_read_int_reg[79:72]}};
        trunc_ln38_reg_9539 <= trunc_ln38_fu_7425_p1;
        trunc_ln38_reg_9539_pp0_iter1_reg <= trunc_ln38_reg_9539;
        trunc_ln38_s_reg_9607 <= {{p_read_int_reg[87:80]}};
        trunc_ln5_reg_9935 <= {{mul_ln1171_fu_274_p2[14:3]}};
        trunc_ln717_10_reg_9755 <= {{mul_ln1171_5_fu_280_p2[14:3]}};
        trunc_ln717_11_reg_9760 <= {{mul_ln1171_6_fu_255_p2[14:3]}};
        trunc_ln717_12_reg_9765 <= {{mul_ln1171_7_fu_298_p2[12:3]}};
        trunc_ln717_13_reg_9770 <= {{add_ln1171_fu_8143_p2[13:3]}};
        trunc_ln717_14_reg_9965 <= {{mul_ln1171_8_fu_264_p2[13:3]}};
        trunc_ln717_15_reg_9970 <= {{add_ln1171_1_fu_8978_p2[12:3]}};
        trunc_ln717_16_reg_9975 <= {{mul_ln1171_9_fu_291_p2[13:3]}};
        trunc_ln717_17_reg_9980 <= {{sub_ln1171_13_fu_9026_p2[15:3]}};
        trunc_ln717_18_reg_9775 <= {{mul_ln1171_10_fu_270_p2[15:3]}};
        trunc_ln717_19_reg_9780 <= {{mul_ln1171_11_fu_254_p2[15:3]}};
        trunc_ln717_1_reg_9950 <= {{sub_ln1171_7_fu_8907_p2[15:3]}};
        trunc_ln717_20_reg_9785 <= {{mul_ln1171_12_fu_248_p2[15:3]}};
        trunc_ln717_21_reg_9790 <= {{mul_ln1171_13_fu_281_p2[14:3]}};
        trunc_ln717_22_reg_9795 <= {{mul_ln1171_14_fu_283_p2[15:3]}};
        trunc_ln717_23_reg_9800 <= {{mul_ln1171_15_fu_293_p2[15:3]}};
        trunc_ln717_24_reg_9805 <= {{mul_ln1171_16_fu_296_p2[15:3]}};
        trunc_ln717_25_reg_9810 <= {{mul_ln1171_17_fu_262_p2[15:3]}};
        trunc_ln717_26_reg_9815 <= {{mul_ln1171_18_fu_279_p2[15:3]}};
        trunc_ln717_27_reg_9820 <= {{mul_ln1171_19_fu_294_p2[15:3]}};
        trunc_ln717_28_reg_9825 <= {{mul_ln1171_20_fu_266_p2[13:3]}};
        trunc_ln717_29_reg_9830 <= {{sub_ln1171_14_fu_8323_p2[12:3]}};
        trunc_ln717_2_reg_9955 <= {{sub_ln1171_8_fu_8923_p2[15:3]}};
        trunc_ln717_30_reg_9835 <= {{mul_ln1171_21_fu_288_p2[14:3]}};
        trunc_ln717_31_reg_9840 <= {{sub_ln1171_15_fu_8375_p2[13:3]}};
        trunc_ln717_32_reg_9845 <= {{sub_ln1171_16_fu_8402_p2[9:3]}};
        trunc_ln717_33_reg_9850 <= {{sub_ln1171_17_fu_8436_p2[12:3]}};
        trunc_ln717_34_reg_9855 <= {{sub_ln1171_18_fu_8474_p2[13:3]}};
        trunc_ln717_35_reg_9860 <= {{mul_ln1171_22_fu_297_p2[14:3]}};
        trunc_ln717_37_reg_9865 <= {{mul_ln1171_23_fu_282_p2[14:3]}};
        trunc_ln717_39_reg_9645 <= {{mul_ln1171_24_fu_289_p2[13:3]}};
        trunc_ln717_3_reg_9960 <= {{mul_ln1171_2_fu_302_p2[15:3]}};
        trunc_ln717_40_reg_9870 <= {{add_ln1171_2_fu_8574_p2[10:3]}};
        trunc_ln717_42_reg_9656 <= {{mul_ln1171_25_fu_299_p2[13:3]}};
        trunc_ln717_43_reg_9875 <= {{sub_ln1171_20_fu_8612_p2[14:3]}};
        trunc_ln717_44_reg_9880 <= {{mul_ln1171_26_fu_303_p2[13:3]}};
        trunc_ln717_45_reg_9885 <= {{sub_ln1171_29_fu_8660_p2[12:3]}};
        trunc_ln717_46_reg_9890 <= {{mul_ln1171_27_fu_272_p2[15:3]}};
        trunc_ln717_47_reg_9675 <= {{mul_ln1171_28_fu_252_p2[14:3]}};
        trunc_ln717_48_reg_9680 <= {{p_read_int_reg[143:139]}};
        trunc_ln717_49_reg_9895 <= {{sub_ln1171_22_fu_8714_p2[14:3]}};
        trunc_ln717_4_reg_9730 <= {{sub_ln1171_10_fu_7985_p2[13:3]}};
        trunc_ln717_50_reg_9685 <= {{sub_ln1171_23_fu_7698_p2[11:3]}};
        trunc_ln717_51_reg_9690 <= {{sub_ln1171_24_fu_7738_p2[15:3]}};
        trunc_ln717_52_reg_9695 <= {{sub_ln1171_25_fu_7793_p2[15:3]}};
        trunc_ln717_53_reg_9700 <= {{mul_ln1171_29_fu_284_p2[15:3]}};
        trunc_ln717_54_reg_9705 <= {{sub_ln1171_26_fu_7831_p2[15:3]}};
        trunc_ln717_56_reg_9710 <= {{mul_ln1171_30_fu_251_p2[14:3]}};
        trunc_ln717_57_reg_9715 <= {{mul_ln1171_31_fu_256_p2[14:3]}};
        trunc_ln717_5_reg_9735 <= {{sub_ln1171_11_fu_8012_p2[15:3]}};
        trunc_ln717_6_reg_9740 <= {{mul_ln1171_3_fu_286_p2[13:3]}};
        trunc_ln717_7_reg_9745 <= {{sub_ln1171_12_fu_8057_p2[15:3]}};
        trunc_ln717_8_reg_9750 <= {{mul_ln1171_4_fu_247_p2[15:3]}};
        trunc_ln717_9_reg_9940 <= {{mul_ln1171_1_fu_265_p2[15:3]}};
        trunc_ln717_s_reg_9945 <= {{sub_ln1171_fu_8876_p2[12:3]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg[15 : 2] <= shl_ln3_fu_9479_p3[15 : 2];
        ap_return_1_int_reg[15 : 2] <= shl_ln740_3_fu_9496_p3[15 : 2];
        ap_return_2_int_reg[15 : 2] <= shl_ln740_4_fu_9513_p3[15 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read_int_reg <= p_read;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = shl_ln3_fu_9479_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = shl_ln740_3_fu_9496_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = shl_ln740_4_fu_9513_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

assign add_ln1171_1_fu_8978_p2 = ($signed(sext_ln1171_20_fu_8974_p1) + $signed(sext_ln1171_18_fu_8949_p1));

assign add_ln1171_2_fu_8574_p2 = ($signed(sext_ln1171_41_fu_8554_p1) + $signed(sext_ln1171_39_fu_8544_p1));

assign add_ln1171_fu_8143_p2 = ($signed(sext_ln1171_16_fu_8128_p1) + $signed(sext_ln1171_17_fu_8139_p1));

assign add_ln740_10_fu_9155_p2 = ($signed(sext_ln712_13_fu_9058_p1) + $signed(sext_ln712_16_fu_9067_p1));

assign add_ln740_11_fu_9161_p2 = ($signed(add_ln740_10_fu_9155_p2) + $signed(sext_ln712_10_fu_9049_p1));

assign add_ln740_12_fu_9365_p2 = (add_ln740_11_reg_9985 + add_ln740_9_fu_9359_p2);

assign add_ln740_13_fu_9370_p2 = ($signed(sext_ln712_19_fu_9347_p1) + $signed(sext_ln712_22_fu_9356_p1));

assign add_ln740_14_fu_9167_p2 = ($signed(sext_ln712_27_fu_9089_p1) + $signed(sext_ln712_30_fu_9098_p1));

assign add_ln740_15_fu_9173_p2 = ($signed(add_ln740_14_fu_9167_p2) + $signed(sext_ln712_24_fu_9079_p1));

assign add_ln740_16_fu_9376_p2 = (add_ln740_15_reg_9990 + add_ln740_13_fu_9370_p2);

assign add_ln740_17_fu_9470_p2 = (add_ln740_16_reg_10075 + add_ln740_12_reg_10070);

assign add_ln740_18_fu_9179_p2 = ($signed(sext_ln712_33_fu_9107_p1) + $signed(sext_ln712_36_fu_9116_p1));

assign add_ln740_19_fu_8771_p2 = ($signed(sext_ln712_42_fu_8730_p1) + $signed(sext_ln712_45_fu_8734_p1));

assign add_ln740_20_fu_9188_p2 = ($signed(sext_ln740_6_fu_9185_p1) + $signed(sext_ln712_39_fu_9125_p1));

assign add_ln740_21_fu_9384_p2 = ($signed(sext_ln740_7_fu_9381_p1) + $signed(add_ln740_18_reg_9995));

assign add_ln740_22_fu_8777_p2 = ($signed(sext_ln712_54_fu_8744_p1) + $signed(sext_ln712_59_fu_8756_p1));

assign add_ln740_23_fu_9194_p2 = ($signed(add_ln740_22_reg_9905) + $signed(sext_ln712_51_fu_9143_p1));

assign add_ln740_24_fu_7927_p2 = ($signed(sext_ln712_48_fu_7919_p1) + $signed(9'd384));

assign add_ln740_25_fu_7937_p2 = ($signed(zext_ln740_fu_7933_p1) + $signed(sext_ln712_62_fu_7923_p1));

assign add_ln740_26_fu_9202_p2 = (zext_ln740_3_fu_9199_p1 + add_ln740_23_fu_9194_p2);

assign add_ln740_27_fu_9389_p2 = (add_ln740_26_reg_10005 + add_ln740_21_fu_9384_p2);

assign add_ln740_28_fu_9394_p2 = ($signed(sext_ln712_5_fu_9332_p1) + $signed(sext_ln712_8_fu_9341_p1));

assign add_ln740_29_fu_9208_p2 = ($signed(sext_ln712_14_fu_9061_p1) + $signed(sext_ln712_17_fu_9070_p1));

assign add_ln740_30_fu_9214_p2 = ($signed(add_ln740_29_fu_9208_p2) + $signed(sext_ln712_11_fu_9052_p1));

assign add_ln740_31_fu_9400_p2 = (add_ln740_30_reg_10010 + add_ln740_28_fu_9394_p2);

assign add_ln740_32_fu_9220_p2 = ($signed(sext_ln712_23_fu_9076_p1) + $signed(sext_ln712_25_fu_9082_p1));

assign add_ln740_33_fu_9405_p2 = ($signed(add_ln740_32_reg_10015) + $signed(sext_ln712_20_fu_9350_p1));

assign add_ln740_34_fu_9226_p2 = ($signed(sext_ln712_31_fu_9101_p1) + $signed(sext_ln712_34_fu_9110_p1));

assign add_ln740_35_fu_9232_p2 = ($signed(add_ln740_34_fu_9226_p2) + $signed(sext_ln712_28_fu_9092_p1));

assign add_ln740_36_fu_9410_p2 = (add_ln740_35_reg_10020 + add_ln740_33_fu_9405_p2);

assign add_ln740_37_fu_9487_p2 = (add_ln740_36_reg_10090 + add_ln740_31_reg_10085);

assign add_ln740_38_fu_9238_p2 = ($signed(sext_ln712_37_fu_9119_p1) + $signed(sext_ln712_40_fu_9128_p1));

assign add_ln740_39_fu_8783_p2 = ($signed(sext_ln712_46_fu_8738_p1) + $signed(sext_ln712_49_fu_8741_p1));

assign add_ln740_3_fu_9491_p2 = (add_ln740_47_reg_10095 + add_ln740_37_fu_9487_p2);

assign add_ln740_40_fu_9247_p2 = ($signed(sext_ln740_9_fu_9244_p1) + $signed(sext_ln712_43_fu_9134_p1));

assign add_ln740_41_fu_9421_p2 = ($signed(sext_ln740_10_fu_9418_p1) + $signed(sext_ln740_8_fu_9415_p1));

assign add_ln740_42_fu_8789_p2 = ($signed(sext_ln712_57_fu_8750_p1) + $signed(sext_ln712_60_fu_8759_p1));

assign add_ln740_43_fu_9253_p2 = ($signed(add_ln740_42_reg_9915) + $signed(sext_ln712_52_fu_9146_p1));

assign add_ln740_44_fu_8795_p2 = ($signed(sext_ln712_55_fu_8747_p1) + $signed(6'd56));

assign add_ln740_45_fu_8805_p2 = ($signed(sext_ln740_11_fu_8801_p1) + $signed(sext_ln712_63_fu_8765_p1));

assign add_ln740_46_fu_9261_p2 = ($signed(sext_ln740_12_fu_9258_p1) + $signed(add_ln740_43_fu_9253_p2));

assign add_ln740_47_fu_9427_p2 = (add_ln740_46_reg_10035 + add_ln740_41_fu_9421_p2);

assign add_ln740_48_fu_9432_p2 = ($signed(sext_ln712_6_fu_9335_p1) + $signed(sext_ln712_9_fu_9344_p1));

assign add_ln740_49_fu_9267_p2 = ($signed(sext_ln712_15_fu_9064_p1) + $signed(sext_ln712_18_fu_9073_p1));

assign add_ln740_4_fu_9508_p2 = (add_ln740_67_reg_10110 + add_ln740_57_fu_9504_p2);

assign add_ln740_50_fu_9273_p2 = ($signed(add_ln740_49_fu_9267_p2) + $signed(sext_ln712_12_fu_9055_p1));

assign add_ln740_51_fu_9441_p2 = ($signed(sext_ln740_13_fu_9438_p1) + $signed(add_ln740_48_fu_9432_p2));

assign add_ln740_52_fu_9279_p2 = ($signed(sext_ln712_23_fu_9076_p1) + $signed(sext_ln712_26_fu_9085_p1));

assign add_ln740_53_fu_9447_p2 = ($signed(add_ln740_52_reg_10045) + $signed(sext_ln712_21_fu_9353_p1));

assign add_ln740_54_fu_9285_p2 = ($signed(sext_ln712_32_fu_9104_p1) + $signed(sext_ln712_35_fu_9113_p1));

assign add_ln740_55_fu_9291_p2 = ($signed(add_ln740_54_fu_9285_p2) + $signed(sext_ln712_29_fu_9095_p1));

assign add_ln740_56_fu_9452_p2 = (add_ln740_55_reg_10050 + add_ln740_53_fu_9447_p2);

assign add_ln740_57_fu_9504_p2 = (add_ln740_56_reg_10105 + add_ln740_51_reg_10100);

assign add_ln740_58_fu_9297_p2 = ($signed(sext_ln712_38_fu_9122_p1) + $signed(sext_ln712_41_fu_9131_p1));

assign add_ln740_59_fu_9303_p2 = ($signed(sext_ln712_50_fu_9140_p1) + $signed(sext_ln712_53_fu_9149_p1));

assign add_ln740_60_fu_9309_p2 = ($signed(add_ln740_59_fu_9303_p2) + $signed(sext_ln712_47_fu_9137_p1));

assign add_ln740_61_fu_9460_p2 = ($signed(add_ln740_60_reg_10060) + $signed(sext_ln740_14_fu_9457_p1));

assign add_ln740_62_fu_8811_p2 = ($signed(sext_ln712_58_fu_8753_p1) + $signed(sext_ln712_61_fu_8762_p1));

assign add_ln740_63_fu_9315_p2 = ($signed(add_ln740_62_reg_9925) + $signed(sext_ln712_56_fu_9152_p1));

assign add_ln740_64_fu_7943_p2 = ($signed(sext_ln712_44_fu_7915_p1) + $signed(10'd480));

assign add_ln740_65_fu_8820_p2 = ($signed(zext_ln740_4_fu_8817_p1) + $signed(sext_ln740_fu_8768_p1));

assign add_ln740_66_fu_9323_p2 = ($signed(sext_ln740_15_fu_9320_p1) + $signed(add_ln740_63_fu_9315_p2));

assign add_ln740_67_fu_9465_p2 = (add_ln740_66_reg_10065 + add_ln740_61_fu_9460_p2);

assign add_ln740_9_fu_9359_p2 = ($signed(sext_ln712_fu_9329_p1) + $signed(sext_ln712_7_fu_9338_p1));

assign add_ln740_fu_9474_p2 = (add_ln740_27_reg_10080 + add_ln740_17_fu_9470_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign mul_ln1171_10_fu_270_p1 = 16'd125;

assign mul_ln1171_11_fu_254_p0 = r_V_77_fu_8173_p1;

assign mul_ln1171_11_fu_254_p1 = 16'd65439;

assign mul_ln1171_12_fu_248_p0 = r_V_77_fu_8173_p1;

assign mul_ln1171_12_fu_248_p1 = 16'd104;

assign mul_ln1171_13_fu_281_p1 = 15'd47;

assign mul_ln1171_14_fu_283_p0 = r_V_8_fu_8198_p1;

assign mul_ln1171_14_fu_283_p1 = 16'd65446;

assign mul_ln1171_15_fu_293_p0 = r_V_8_fu_8198_p1;

assign mul_ln1171_15_fu_293_p1 = 16'd86;

assign mul_ln1171_16_fu_296_p0 = r_V_9_fu_8237_p1;

assign mul_ln1171_16_fu_296_p1 = 16'd65448;

assign mul_ln1171_17_fu_262_p0 = r_V_9_fu_8237_p1;

assign mul_ln1171_17_fu_262_p1 = 16'd117;

assign mul_ln1171_18_fu_279_p0 = r_V_9_fu_8237_p1;

assign mul_ln1171_18_fu_279_p1 = 16'd65450;

assign mul_ln1171_19_fu_294_p1 = 16'd91;

assign mul_ln1171_1_fu_265_p1 = 16'd111;

assign mul_ln1171_20_fu_266_p1 = 14'd16363;

assign mul_ln1171_21_fu_288_p1 = 15'd37;

assign mul_ln1171_22_fu_297_p1 = 15'd32710;

assign mul_ln1171_23_fu_282_p1 = 15'd38;

assign mul_ln1171_24_fu_289_p1 = 14'd16363;

assign mul_ln1171_25_fu_299_p1 = 14'd16363;

assign mul_ln1171_26_fu_303_p1 = 14'd22;

assign mul_ln1171_27_fu_272_p1 = 16'd65467;

assign mul_ln1171_28_fu_252_p1 = 15'd55;

assign mul_ln1171_29_fu_284_p1 = 16'd86;

assign mul_ln1171_2_fu_302_p0 = r_V_1_fu_8892_p1;

assign mul_ln1171_2_fu_302_p1 = 16'd65426;

assign mul_ln1171_30_fu_251_p0 = sext_ln1171_57_fu_7857_p1;

assign mul_ln1171_30_fu_251_p1 = 15'd32722;

assign mul_ln1171_31_fu_256_p0 = sext_ln1171_57_fu_7857_p1;

assign mul_ln1171_31_fu_256_p1 = 15'd32721;

assign mul_ln1171_3_fu_286_p1 = 14'd26;

assign mul_ln1171_4_fu_247_p0 = r_V_3_fu_8038_p1;

assign mul_ln1171_4_fu_247_p1 = 16'd65442;

assign mul_ln1171_5_fu_280_p1 = 15'd52;

assign mul_ln1171_6_fu_255_p1 = 15'd52;

assign mul_ln1171_7_fu_298_p1 = 13'd13;

assign mul_ln1171_8_fu_264_p0 = sext_ln1171_19_fu_8952_p1;

assign mul_ln1171_8_fu_264_p1 = 14'd16358;

assign mul_ln1171_9_fu_291_p0 = sext_ln1171_19_fu_8952_p1;

assign mul_ln1171_9_fu_291_p1 = 14'd19;

assign mul_ln1171_fu_274_p1 = 15'd32724;

assign r_V_1_fu_8892_p1 = trunc_ln38_1_reg_9547_pp0_iter1_reg;

assign r_V_3_fu_8038_p1 = trunc_ln38_3_reg_9561;

assign r_V_77_fu_8173_p1 = trunc_ln38_7_reg_9590;

assign r_V_8_fu_8198_p1 = trunc_ln38_8_reg_9596;

assign r_V_9_fu_8237_p1 = $signed(trunc_ln38_9_reg_9602);

assign sext_ln1171_10_fu_7981_p1 = $signed(shl_ln1171_7_fu_7974_p3);

assign sext_ln1171_11_fu_8008_p1 = $signed(shl_ln1171_8_fu_8001_p3);

assign sext_ln1171_13_fu_8053_p1 = $signed(shl_ln1171_9_fu_8046_p3);

assign sext_ln1171_16_fu_8128_p1 = $signed(shl_ln1171_s_fu_8121_p3);

assign sext_ln1171_17_fu_8139_p1 = $signed(shl_ln1171_1_fu_8132_p3);

assign sext_ln1171_18_fu_8949_p1 = trunc_ln38_5_reg_9576_pp0_iter1_reg;

assign sext_ln1171_19_fu_8952_p1 = trunc_ln38_5_reg_9576_pp0_iter1_reg;

assign sext_ln1171_20_fu_8974_p1 = $signed(shl_ln1171_2_fu_8967_p3);

assign sext_ln1171_21_fu_9011_p1 = $signed(shl_ln1171_3_fu_9004_p3);

assign sext_ln1171_22_fu_9022_p1 = $signed(shl_ln1171_10_fu_9015_p3);

assign sext_ln1171_25_fu_8308_p1 = $signed(shl_ln1171_11_fu_8301_p3);

assign sext_ln1171_26_fu_8319_p1 = $signed(shl_ln1171_12_fu_8312_p3);

assign sext_ln1171_28_fu_8360_p1 = $signed(shl_ln1171_13_fu_8353_p3);

assign sext_ln1171_29_fu_8371_p1 = $signed(shl_ln1171_14_fu_8364_p3);

assign sext_ln1171_30_fu_8398_p1 = $signed(shl_ln1171_15_fu_8391_p3);

assign sext_ln1171_32_fu_8422_p1 = trunc_ln38_11_reg_9623;

assign sext_ln1171_33_fu_8432_p1 = $signed(shl_ln1171_16_fu_8425_p3);

assign sext_ln1171_34_fu_8459_p1 = $signed(shl_ln1171_17_fu_8452_p3);

assign sext_ln1171_35_fu_8470_p1 = $signed(shl_ln1171_18_fu_8463_p3);

assign sext_ln1171_37_fu_8504_p1 = trunc_ln38_12_reg_9632;

assign sext_ln1171_38_fu_8514_p1 = $signed(tmp_s_fu_8507_p3);

assign sext_ln1171_39_fu_8544_p1 = trunc_ln38_13_reg_9639;

assign sext_ln1171_41_fu_8554_p1 = $signed(shl_ln1171_19_fu_8547_p3);

assign sext_ln1171_42_fu_8597_p1 = $signed(shl_ln1171_20_fu_8590_p3);

assign sext_ln1171_43_fu_8608_p1 = $signed(shl_ln1171_21_fu_8601_p3);

assign sext_ln1171_44_fu_8632_p1 = trunc_ln38_15_reg_9661;

assign sext_ln1171_46_fu_8656_p1 = $signed(tmp_1_fu_8649_p3);

assign sext_ln1171_48_fu_8693_p1 = $signed(shl_ln1171_22_fu_8686_p3);

assign sext_ln1171_49_fu_8710_p1 = $signed(shl_ln1171_23_fu_8703_p3);

assign sext_ln1171_4_fu_8861_p1 = $signed(shl_ln_fu_8854_p3);

assign sext_ln1171_50_fu_7682_p1 = $signed(shl_ln1171_24_fu_7674_p3);

assign sext_ln1171_51_fu_7694_p1 = $signed(shl_ln1171_25_fu_7686_p3);

assign sext_ln1171_52_fu_7722_p1 = $signed(shl_ln1171_26_fu_7714_p3);

assign sext_ln1171_53_fu_7734_p1 = $signed(shl_ln1171_27_fu_7726_p3);

assign sext_ln1171_54_fu_7777_p1 = $signed(shl_ln1171_28_fu_7769_p3);

assign sext_ln1171_55_fu_7789_p1 = $signed(shl_ln1171_29_fu_7781_p3);

assign sext_ln1171_56_fu_7827_p1 = $signed(shl_ln1171_30_fu_7819_p3);

assign sext_ln1171_57_fu_7857_p1 = trunc_ln38_18_fu_7847_p4;

assign sext_ln1171_58_fu_7863_p1 = trunc_ln38_18_fu_7847_p4;

assign sext_ln1171_59_fu_7875_p1 = $signed(shl_ln1171_31_fu_7867_p3);

assign sext_ln1171_5_fu_8872_p1 = $signed(shl_ln1171_4_fu_8865_p3);

assign sext_ln1171_6_fu_8903_p1 = $signed(shl_ln1171_5_fu_8896_p3);

assign sext_ln1171_8_fu_7960_p1 = shl_ln1171_6_fu_7953_p3;

assign sext_ln1171_9_fu_7964_p1 = shl_ln1171_6_fu_7953_p3;

assign sext_ln712_10_fu_9049_p1 = $signed(trunc_ln717_4_reg_9730);

assign sext_ln712_11_fu_9052_p1 = $signed(trunc_ln717_5_reg_9735);

assign sext_ln712_12_fu_9055_p1 = $signed(trunc_ln717_6_reg_9740);

assign sext_ln712_13_fu_9058_p1 = $signed(trunc_ln717_7_reg_9745);

assign sext_ln712_14_fu_9061_p1 = $signed(trunc_ln717_8_reg_9750);

assign sext_ln712_15_fu_9064_p1 = $signed(trunc_ln717_10_reg_9755);

assign sext_ln712_16_fu_9067_p1 = $signed(trunc_ln717_11_reg_9760);

assign sext_ln712_17_fu_9070_p1 = $signed(trunc_ln717_12_reg_9765);

assign sext_ln712_18_fu_9073_p1 = $signed(trunc_ln717_13_reg_9770);

assign sext_ln712_19_fu_9347_p1 = $signed(trunc_ln717_14_reg_9965);

assign sext_ln712_20_fu_9350_p1 = $signed(trunc_ln717_15_reg_9970);

assign sext_ln712_21_fu_9353_p1 = $signed(trunc_ln717_16_reg_9975);

assign sext_ln712_22_fu_9356_p1 = $signed(trunc_ln717_17_reg_9980);

assign sext_ln712_23_fu_9076_p1 = $signed(trunc_ln717_18_reg_9775);

assign sext_ln712_24_fu_9079_p1 = $signed(trunc_ln717_19_reg_9780);

assign sext_ln712_25_fu_9082_p1 = $signed(trunc_ln717_20_reg_9785);

assign sext_ln712_26_fu_9085_p1 = $signed(shl_ln2_fu_9042_p3);

assign sext_ln712_27_fu_9089_p1 = $signed(trunc_ln717_21_reg_9790);

assign sext_ln712_28_fu_9092_p1 = $signed(trunc_ln717_22_reg_9795);

assign sext_ln712_29_fu_9095_p1 = $signed(trunc_ln717_23_reg_9800);

assign sext_ln712_30_fu_9098_p1 = $signed(trunc_ln717_24_reg_9805);

assign sext_ln712_31_fu_9101_p1 = $signed(trunc_ln717_25_reg_9810);

assign sext_ln712_32_fu_9104_p1 = $signed(trunc_ln717_26_reg_9815);

assign sext_ln712_33_fu_9107_p1 = $signed(trunc_ln717_27_reg_9820);

assign sext_ln712_34_fu_9110_p1 = $signed(trunc_ln717_28_reg_9825);

assign sext_ln712_35_fu_9113_p1 = $signed(trunc_ln717_29_reg_9830);

assign sext_ln712_36_fu_9116_p1 = $signed(trunc_ln717_30_reg_9835);

assign sext_ln712_37_fu_9119_p1 = $signed(trunc_ln717_31_reg_9840);

assign sext_ln712_38_fu_9122_p1 = $signed(trunc_ln717_32_reg_9845);

assign sext_ln712_39_fu_9125_p1 = $signed(trunc_ln717_33_reg_9850);

assign sext_ln712_40_fu_9128_p1 = $signed(trunc_ln717_34_reg_9855);

assign sext_ln712_41_fu_9131_p1 = $signed(trunc_ln717_35_reg_9860);

assign sext_ln712_42_fu_8730_p1 = $signed(trunc_ln717_36_fu_8524_p4);

assign sext_ln712_43_fu_9134_p1 = $signed(trunc_ln717_37_reg_9865);

assign sext_ln712_44_fu_7915_p1 = trunc_ln38_12_fu_7549_p4;

assign sext_ln712_45_fu_8734_p1 = $signed(trunc_ln717_38_fu_8564_p4);

assign sext_ln712_46_fu_8738_p1 = $signed(trunc_ln717_39_reg_9645);

assign sext_ln712_47_fu_9137_p1 = $signed(trunc_ln717_40_reg_9870);

assign sext_ln712_48_fu_7919_p1 = $signed(trunc_ln717_41_fu_7599_p4);

assign sext_ln712_49_fu_8741_p1 = $signed(trunc_ln717_42_reg_9656);

assign sext_ln712_50_fu_9140_p1 = $signed(trunc_ln717_43_reg_9875);

assign sext_ln712_51_fu_9143_p1 = $signed(trunc_ln717_44_reg_9880);

assign sext_ln712_52_fu_9146_p1 = $signed(trunc_ln717_45_reg_9885);

assign sext_ln712_53_fu_9149_p1 = $signed(trunc_ln717_46_reg_9890);

assign sext_ln712_54_fu_8744_p1 = $signed(trunc_ln717_47_reg_9675);

assign sext_ln712_55_fu_8747_p1 = $signed(trunc_ln717_48_reg_9680);

assign sext_ln712_56_fu_9152_p1 = $signed(trunc_ln717_49_reg_9895);

assign sext_ln712_57_fu_8750_p1 = $signed(trunc_ln717_50_reg_9685);

assign sext_ln712_58_fu_8753_p1 = $signed(trunc_ln717_51_reg_9690);

assign sext_ln712_59_fu_8756_p1 = $signed(trunc_ln717_52_reg_9695);

assign sext_ln712_5_fu_9332_p1 = $signed(trunc_ln717_9_reg_9940);

assign sext_ln712_60_fu_8759_p1 = $signed(trunc_ln717_53_reg_9700);

assign sext_ln712_61_fu_8762_p1 = $signed(trunc_ln717_54_reg_9705);

assign sext_ln712_62_fu_7923_p1 = $signed(trunc_ln717_55_fu_7885_p4);

assign sext_ln712_63_fu_8765_p1 = $signed(trunc_ln717_56_reg_9710);

assign sext_ln712_6_fu_9335_p1 = $signed(trunc_ln717_s_reg_9945);

assign sext_ln712_7_fu_9338_p1 = $signed(trunc_ln717_1_reg_9950);

assign sext_ln712_8_fu_9341_p1 = $signed(trunc_ln717_2_reg_9955);

assign sext_ln712_9_fu_9344_p1 = $signed(trunc_ln717_3_reg_9960);

assign sext_ln712_fu_9329_p1 = $signed(trunc_ln5_reg_9935);

assign sext_ln740_10_fu_9418_p1 = $signed(add_ln740_40_reg_10030);

assign sext_ln740_11_fu_8801_p1 = $signed(add_ln740_44_fu_8795_p2);

assign sext_ln740_12_fu_9258_p1 = $signed(add_ln740_45_reg_9920);

assign sext_ln740_13_fu_9438_p1 = $signed(add_ln740_50_reg_10040);

assign sext_ln740_14_fu_9457_p1 = $signed(add_ln740_58_reg_10055);

assign sext_ln740_15_fu_9320_p1 = $signed(add_ln740_65_reg_9930);

assign sext_ln740_6_fu_9185_p1 = $signed(add_ln740_19_reg_9900);

assign sext_ln740_7_fu_9381_p1 = $signed(add_ln740_20_reg_10000);

assign sext_ln740_8_fu_9415_p1 = $signed(add_ln740_38_reg_10025);

assign sext_ln740_9_fu_9244_p1 = $signed(add_ln740_39_reg_9910);

assign sext_ln740_fu_8768_p1 = $signed(trunc_ln717_57_reg_9715);

assign shl_ln1171_10_fu_9015_p3 = {{trunc_ln38_6_reg_9583_pp0_iter1_reg}, {1'd0}};

assign shl_ln1171_11_fu_8301_p3 = {{trunc_ln38_s_reg_9607}, {4'd0}};

assign shl_ln1171_12_fu_8312_p3 = {{trunc_ln38_s_reg_9607}, {2'd0}};

assign shl_ln1171_13_fu_8353_p3 = {{trunc_ln38_10_reg_9615}, {5'd0}};

assign shl_ln1171_14_fu_8364_p3 = {{trunc_ln38_10_reg_9615}, {3'd0}};

assign shl_ln1171_15_fu_8391_p3 = {{trunc_ln38_10_reg_9615}, {1'd0}};

assign shl_ln1171_16_fu_8425_p3 = {{trunc_ln38_11_reg_9623}, {4'd0}};

assign shl_ln1171_17_fu_8452_p3 = {{trunc_ln38_11_reg_9623}, {5'd0}};

assign shl_ln1171_18_fu_8463_p3 = {{trunc_ln38_11_reg_9623}, {1'd0}};

assign shl_ln1171_19_fu_8547_p3 = {{trunc_ln38_13_reg_9639}, {2'd0}};

assign shl_ln1171_1_fu_8132_p3 = {{trunc_ln38_4_reg_9568}, {2'd0}};

assign shl_ln1171_20_fu_8590_p3 = {{trunc_ln38_14_reg_9650}, {6'd0}};

assign shl_ln1171_21_fu_8601_p3 = {{trunc_ln38_14_reg_9650}, {4'd0}};

assign shl_ln1171_22_fu_8686_p3 = {{trunc_ln38_16_reg_9669}, {6'd0}};

assign shl_ln1171_23_fu_8703_p3 = {{trunc_ln38_16_reg_9669}, {2'd0}};

assign shl_ln1171_24_fu_7674_p3 = {{tmp_2_fu_7664_p4}, {3'd0}};

assign shl_ln1171_25_fu_7686_p3 = {{tmp_2_fu_7664_p4}, {1'd0}};

assign shl_ln1171_26_fu_7714_p3 = {{tmp_2_fu_7664_p4}, {7'd0}};

assign shl_ln1171_27_fu_7726_p3 = {{tmp_2_fu_7664_p4}, {2'd0}};

assign shl_ln1171_28_fu_7769_p3 = {{trunc_ln38_17_fu_7754_p4}, {7'd0}};

assign shl_ln1171_29_fu_7781_p3 = {{trunc_ln38_17_fu_7754_p4}, {1'd0}};

assign shl_ln1171_2_fu_8967_p3 = {{trunc_ln38_5_reg_9576_pp0_iter1_reg}, {4'd0}};

assign shl_ln1171_30_fu_7819_p3 = {{trunc_ln38_17_fu_7754_p4}, {2'd0}};

assign shl_ln1171_31_fu_7867_p3 = {{trunc_ln38_18_fu_7847_p4}, {2'd0}};

assign shl_ln1171_3_fu_9004_p3 = {{trunc_ln38_6_reg_9583_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_4_fu_8865_p3 = {{trunc_ln38_reg_9539_pp0_iter1_reg}, {2'd0}};

assign shl_ln1171_5_fu_8896_p3 = {{trunc_ln38_1_reg_9547_pp0_iter1_reg}, {7'd0}};

assign shl_ln1171_6_fu_7953_p3 = {{trunc_ln38_2_reg_9553}, {5'd0}};

assign shl_ln1171_7_fu_7974_p3 = {{trunc_ln38_2_reg_9553}, {1'd0}};

assign shl_ln1171_8_fu_8001_p3 = {{trunc_ln38_2_reg_9553}, {7'd0}};

assign shl_ln1171_9_fu_8046_p3 = {{trunc_ln38_3_reg_9561}, {7'd0}};

assign shl_ln1171_s_fu_8121_p3 = {{trunc_ln38_4_reg_9568}, {5'd0}};

assign shl_ln2_fu_9042_p3 = {{trunc_ln38_7_reg_9590_pp0_iter1_reg}, {3'd0}};

assign shl_ln3_fu_9479_p3 = {{add_ln740_fu_9474_p2}, {2'd0}};

assign shl_ln740_3_fu_9496_p3 = {{add_ln740_3_fu_9491_p2}, {2'd0}};

assign shl_ln740_4_fu_9513_p3 = {{add_ln740_4_fu_9508_p2}, {2'd0}};

assign shl_ln_fu_8854_p3 = {{trunc_ln38_reg_9539_pp0_iter1_reg}, {4'd0}};

assign sub_ln1171_10_fu_7985_p2 = ($signed(sub_ln1171_9_fu_7968_p2) - $signed(sext_ln1171_10_fu_7981_p1));

assign sub_ln1171_11_fu_8012_p2 = ($signed(sext_ln1171_11_fu_8008_p1) - $signed(sext_ln1171_8_fu_7960_p1));

assign sub_ln1171_12_fu_8057_p2 = ($signed(sext_ln1171_13_fu_8053_p1) - $signed(r_V_3_fu_8038_p1));

assign sub_ln1171_13_fu_9026_p2 = ($signed(sext_ln1171_22_fu_9022_p1) - $signed(sext_ln1171_21_fu_9011_p1));

assign sub_ln1171_14_fu_8323_p2 = ($signed(sext_ln1171_26_fu_8319_p1) - $signed(sext_ln1171_25_fu_8308_p1));

assign sub_ln1171_15_fu_8375_p2 = ($signed(sext_ln1171_28_fu_8360_p1) - $signed(sext_ln1171_29_fu_8371_p1));

assign sub_ln1171_16_fu_8402_p2 = ($signed(10'd0) - $signed(sext_ln1171_30_fu_8398_p1));

assign sub_ln1171_17_fu_8436_p2 = ($signed(sext_ln1171_33_fu_8432_p1) - $signed(sext_ln1171_32_fu_8422_p1));

assign sub_ln1171_18_fu_8474_p2 = ($signed(sext_ln1171_35_fu_8470_p1) - $signed(sext_ln1171_34_fu_8459_p1));

assign sub_ln1171_19_fu_8558_p2 = ($signed(11'd0) - $signed(sext_ln1171_41_fu_8554_p1));

assign sub_ln1171_20_fu_8612_p2 = ($signed(sext_ln1171_42_fu_8597_p1) - $signed(sext_ln1171_43_fu_8608_p1));

assign sub_ln1171_21_fu_8697_p2 = ($signed(15'd0) - $signed(sext_ln1171_48_fu_8693_p1));

assign sub_ln1171_22_fu_8714_p2 = ($signed(sub_ln1171_21_fu_8697_p2) - $signed(sext_ln1171_49_fu_8710_p1));

assign sub_ln1171_23_fu_7698_p2 = ($signed(sext_ln1171_50_fu_7682_p1) - $signed(sext_ln1171_51_fu_7694_p1));

assign sub_ln1171_24_fu_7738_p2 = ($signed(sext_ln1171_53_fu_7734_p1) - $signed(sext_ln1171_52_fu_7722_p1));

assign sub_ln1171_25_fu_7793_p2 = ($signed(sext_ln1171_55_fu_7789_p1) - $signed(sext_ln1171_54_fu_7777_p1));

assign sub_ln1171_26_fu_7831_p2 = ($signed(sext_ln1171_54_fu_7777_p1) - $signed(sext_ln1171_56_fu_7827_p1));

assign sub_ln1171_27_fu_7879_p2 = ($signed(sext_ln1171_59_fu_7875_p1) - $signed(sext_ln1171_58_fu_7863_p1));

assign sub_ln1171_28_fu_8518_p2 = ($signed(sext_ln1171_37_fu_8504_p1) - $signed(sext_ln1171_38_fu_8514_p1));

assign sub_ln1171_29_fu_8660_p2 = ($signed(sext_ln1171_44_fu_8632_p1) - $signed(sext_ln1171_46_fu_8656_p1));

assign sub_ln1171_7_fu_8907_p2 = ($signed(sext_ln1171_6_fu_8903_p1) - $signed(r_V_1_fu_8892_p1));

assign sub_ln1171_8_fu_8923_p2 = ($signed(16'd0) - $signed(sext_ln1171_6_fu_8903_p1));

assign sub_ln1171_9_fu_7968_p2 = ($signed(14'd0) - $signed(sext_ln1171_9_fu_7964_p1));

assign sub_ln1171_fu_8876_p2 = ($signed(sext_ln1171_5_fu_8872_p1) - $signed(sext_ln1171_4_fu_8861_p1));

assign tmp_1_fu_8649_p3 = {{trunc_ln38_15_reg_9661}, {4'd0}};

assign tmp_2_fu_7664_p4 = {{p_read_int_reg[151:144]}};

assign tmp_s_fu_8507_p3 = {{trunc_ln38_12_reg_9632}, {3'd0}};

assign trunc_ln38_12_fu_7549_p4 = {{p_read_int_reg[111:104]}};

assign trunc_ln38_13_fu_7559_p4 = {{p_read_int_reg[119:112]}};

assign trunc_ln38_14_fu_7584_p4 = {{p_read_int_reg[127:120]}};

assign trunc_ln38_16_fu_7629_p4 = {{p_read_int_reg[143:136]}};

assign trunc_ln38_17_fu_7754_p4 = {{p_read_int_reg[159:152]}};

assign trunc_ln38_18_fu_7847_p4 = {{p_read_int_reg[167:160]}};

assign trunc_ln38_fu_7425_p1 = p_read_int_reg[7:0];

assign trunc_ln717_36_fu_8524_p4 = {{sub_ln1171_28_fu_8518_p2[11:3]}};

assign trunc_ln717_38_fu_8564_p4 = {{sub_ln1171_19_fu_8558_p2[10:3]}};

assign trunc_ln717_41_fu_7599_p4 = {{p_read_int_reg[127:121]}};

assign trunc_ln717_55_fu_7885_p4 = {{sub_ln1171_27_fu_7879_p2[10:3]}};

assign zext_ln740_3_fu_9199_p1 = add_ln740_25_reg_9720_pp0_iter1_reg;

assign zext_ln740_4_fu_8817_p1 = add_ln740_64_reg_9725;

assign zext_ln740_fu_7933_p1 = add_ln740_24_fu_7927_p2;

always @ (posedge ap_clk) begin
    ap_return_0_int_reg[1:0] <= 2'b00;
    ap_return_1_int_reg[1:0] <= 2'b00;
    ap_return_2_int_reg[1:0] <= 2'b00;
end

endmodule //myproject_dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s
