<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p136" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_136{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_136{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_136{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_136{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_136{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_136{left:69px;bottom:1062px;letter-spacing:-0.19px;}
#t7_136{left:233px;bottom:1062px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t8_136{left:233px;bottom:1045px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_136{left:233px;bottom:1028px;letter-spacing:-0.14px;word-spacing:-1.2px;}
#ta_136{left:233px;bottom:1011px;letter-spacing:-0.15px;word-spacing:-0.42px;}
#tb_136{left:69px;bottom:943px;letter-spacing:0.14px;}
#tc_136{left:150px;bottom:943px;letter-spacing:0.2px;word-spacing:-0.04px;}
#td_136{left:69px;bottom:918px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_136{left:69px;bottom:901px;letter-spacing:-0.13px;word-spacing:-1.02px;}
#tf_136{left:69px;bottom:877px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_136{left:69px;bottom:860px;letter-spacing:-0.14px;word-spacing:-0.67px;}
#th_136{left:69px;bottom:843px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_136{left:69px;bottom:826px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#tj_136{left:69px;bottom:802px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_136{left:69px;bottom:776px;}
#tl_136{left:95px;bottom:779px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tm_136{left:69px;bottom:753px;}
#tn_136{left:95px;bottom:756px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#to_136{left:69px;bottom:730px;}
#tp_136{left:95px;bottom:733px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tq_136{left:69px;bottom:707px;}
#tr_136{left:95px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#ts_136{left:69px;bottom:684px;}
#tt_136{left:95px;bottom:687px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tu_136{left:69px;bottom:661px;}
#tv_136{left:95px;bottom:664px;letter-spacing:-0.15px;word-spacing:-0.67px;}
#tw_136{left:69px;bottom:638px;}
#tx_136{left:95px;bottom:642px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ty_136{left:69px;bottom:615px;}
#tz_136{left:95px;bottom:619px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t10_136{left:69px;bottom:592px;}
#t11_136{left:95px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t12_136{left:69px;bottom:569px;}
#t13_136{left:95px;bottom:573px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_136{left:69px;bottom:546px;}
#t15_136{left:95px;bottom:550px;letter-spacing:-0.16px;word-spacing:-0.43px;}
#t16_136{left:69px;bottom:524px;}
#t17_136{left:95px;bottom:527px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_136{left:69px;bottom:501px;}
#t19_136{left:95px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1a_136{left:69px;bottom:480px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1b_136{left:69px;bottom:453px;}
#t1c_136{left:95px;bottom:457px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1d_136{left:95px;bottom:440px;letter-spacing:-0.15px;}
#t1e_136{left:69px;bottom:414px;}
#t1f_136{left:95px;bottom:417px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_136{left:69px;bottom:349px;letter-spacing:0.15px;}
#t1h_136{left:150px;bottom:349px;letter-spacing:0.19px;word-spacing:0.02px;}
#t1i_136{left:69px;bottom:325px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1j_136{left:69px;bottom:309px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1k_136{left:69px;bottom:292px;letter-spacing:-0.15px;word-spacing:-0.92px;}
#t1l_136{left:69px;bottom:275px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1m_136{left:69px;bottom:216px;letter-spacing:0.14px;}
#t1n_136{left:151px;bottom:216px;letter-spacing:0.14px;}
#t1o_136{left:69px;bottom:195px;letter-spacing:-0.15px;}
#t1p_136{left:234px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1q_136{left:69px;bottom:174px;letter-spacing:-0.17px;}
#t1r_136{left:234px;bottom:174px;letter-spacing:-0.14px;word-spacing:-0.45px;}

.s1_136{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_136{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_136{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_136{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_136{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_136{font-size:21px;font-family:TimesNewRoman_143;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts136" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_143;
	src: url("fonts/TimesNewRoman_143.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg136Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg136" style="-webkit-user-select: none;"><object width="935" height="1210" data="136/136.svg" type="image/svg+xml" id="pdf136" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_136" class="t s1_136">5-26 </span><span id="t2_136" class="t s1_136">Vol. 1 </span>
<span id="t3_136" class="t s2_136">INSTRUCTION SET SUMMARY </span>
<span id="t4_136" class="t s3_136">5.8.7 </span><span id="t5_136" class="t s3_136">Packed Align Right </span>
<span id="t6_136" class="t s4_136">PALIGNR </span><span id="t7_136" class="t s4_136">Source operand is appended after the destination operand forming an intermediate value </span>
<span id="t8_136" class="t s4_136">of twice the width of an operand. The result is extracted from the intermediate value into </span>
<span id="t9_136" class="t s4_136">the destination operand by selecting the 128 bit or 64 bit value that are right-aligned to the </span>
<span id="ta_136" class="t s4_136">byte offset specified by the immediate value. </span>
<span id="tb_136" class="t s5_136">5.9 </span><span id="tc_136" class="t s5_136">INTEL® SSE4 INSTRUCTIONS </span>
<span id="td_136" class="t s4_136">Intel Streaming SIMD Extensions 4 (Intel SSE4) introduces 54 new instructions. 47 of the Intel SSE4 instructions </span>
<span id="te_136" class="t s4_136">are referred to as Intel SSE4.1 in this document, and 7 new Intel SSE4 instructions are referred to as Intel SSE4.2. </span>
<span id="tf_136" class="t s4_136">Intel SSE4.1 is targeted to improve the performance of media, imaging, and 3D workloads. Intel SSE4.1 adds </span>
<span id="tg_136" class="t s4_136">instructions that improve compiler vectorization and significantly increase support for packed dword computation. </span>
<span id="th_136" class="t s4_136">The technology also provides a hint that can improve memory throughput when reading from uncacheable WC </span>
<span id="ti_136" class="t s4_136">memory type. </span>
<span id="tj_136" class="t s4_136">The 47 Intel SSE4.1 instructions include: </span>
<span id="tk_136" class="t s6_136">• </span><span id="tl_136" class="t s4_136">Two instructions perform packed dword multiplies. </span>
<span id="tm_136" class="t s6_136">• </span><span id="tn_136" class="t s4_136">Two instructions perform floating-point dot products with input/output selects. </span>
<span id="to_136" class="t s6_136">• </span><span id="tp_136" class="t s4_136">One instruction performs a load with a streaming hint. </span>
<span id="tq_136" class="t s6_136">• </span><span id="tr_136" class="t s4_136">Six instructions simplify packed blending. </span>
<span id="ts_136" class="t s6_136">• </span><span id="tt_136" class="t s4_136">Eight instructions expand support for packed integer MIN/MAX. </span>
<span id="tu_136" class="t s6_136">• </span><span id="tv_136" class="t s4_136">Four instructions support floating-point round with selectable rounding mode and precision exception override. </span>
<span id="tw_136" class="t s6_136">• </span><span id="tx_136" class="t s4_136">Seven instructions improve data insertion and extractions from XMM registers </span>
<span id="ty_136" class="t s6_136">• </span><span id="tz_136" class="t s4_136">Twelve instructions improve packed integer format conversions (sign and zero extensions). </span>
<span id="t10_136" class="t s6_136">• </span><span id="t11_136" class="t s4_136">One instruction improves SAD (sum absolute difference) generation for small block sizes. </span>
<span id="t12_136" class="t s6_136">• </span><span id="t13_136" class="t s4_136">One instruction aids horizontal searching operations. </span>
<span id="t14_136" class="t s6_136">• </span><span id="t15_136" class="t s4_136">One instruction improves masked comparisons. </span>
<span id="t16_136" class="t s6_136">• </span><span id="t17_136" class="t s4_136">One instruction adds qword packed equality comparisons. </span>
<span id="t18_136" class="t s6_136">• </span><span id="t19_136" class="t s4_136">One instruction adds dword packing with unsigned saturation. </span>
<span id="t1a_136" class="t s4_136">The Intel SSE4.2 instructions operating on XMM registers include: </span>
<span id="t1b_136" class="t s6_136">• </span><span id="t1c_136" class="t s4_136">String and text processing that can take advantage of single-instruction multiple-data programming </span>
<span id="t1d_136" class="t s4_136">techniques. </span>
<span id="t1e_136" class="t s6_136">• </span><span id="t1f_136" class="t s4_136">A SIMD integer instruction that enhances the capability of the 128-bit integer SIMD capability in SSE4.1. </span>
<span id="t1g_136" class="t s5_136">5.10 </span><span id="t1h_136" class="t s5_136">INTEL® SSE4.1 INSTRUCTIONS </span>
<span id="t1i_136" class="t s4_136">Intel SSE4.1 instructions can use an XMM register as a source or destination. Programming Intel SSE4.1 is similar </span>
<span id="t1j_136" class="t s4_136">to programming 128-bit Integer SIMD and floating-point SIMD instructions in Intel SSE/SSE2/SSE3/SSSE3. Intel </span>
<span id="t1k_136" class="t s4_136">SSE4.1 does not provide any 64-bit integer SIMD instructions operating on MMX registers. The sections that follow </span>
<span id="t1l_136" class="t s4_136">describe each subgroup. </span>
<span id="t1m_136" class="t s3_136">5.10.1 </span><span id="t1n_136" class="t s3_136">Dword Multiply Instructions </span>
<span id="t1o_136" class="t s4_136">PMULLD </span><span id="t1p_136" class="t s4_136">Returns four lower 32-bits of the 64-bit results of signed 32-bit integer multiplies. </span>
<span id="t1q_136" class="t s4_136">PMULDQ </span><span id="t1r_136" class="t s4_136">Returns two 64-bit signed result of signed 32-bit integer multiplies. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
