// Seed: 2610262431
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(id_6) begin : LABEL_0
    if (1) if (1) id_6 <= 1;
  end
  module_0 modCall_1 (
      id_2,
      id_1,
      id_4
  );
  wire id_7;
  id_9(
      .id_0(id_6 ^ 1'b0), .id_1(id_2), .id_2(1)
  );
endmodule
