{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 28 10:15:01 2016 " "Info: Processing started: Mon Mar 28 10:15:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LAB4 -c LAB4" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "LAB4.vhd 4 2 " "Warning: Using design file LAB4.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegment-Behavioral " "Info: Found design unit 1: SevenSegment-Behavioral" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 19 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Lab4-SimpleCircuit " "Info: Found design unit 2: Lab4-SimpleCircuit" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegment " "Info: Found entity 1: SevenSegment" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 Lab4 " "Info: Found entity 2: Lab4" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 58 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LAB4 " "Info: Elaborating entity \"LAB4\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod_TerminalTenHz LAB4.vhd(93) " "Warning (10036): Verilog HDL or VHDL warning at LAB4.vhd(93): object \"mod_TerminalTenHz\" assigned a value but never read" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TenHzModCLK LAB4.vhd(187) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(187): signal \"TenHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(191) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(191): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(203) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(203): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 203 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TenHzModCLK LAB4.vhd(211) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(211): signal \"TenHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 211 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(215) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(215): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 215 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EWSide LAB4.vhd(216) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(216): signal \"EWSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NightMode LAB4.vhd(216) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(216): signal \"NightMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carEW LAB4.vhd(216) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(216): signal \"carEW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 216 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TenHzModCLK LAB4.vhd(228) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(228): signal \"TenHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 228 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(230) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(230): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 230 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(242) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(242): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 242 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "TenHzModCLK LAB4.vhd(251) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(251): signal \"TenHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 251 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(255) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(255): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 255 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "EWSide LAB4.vhd(256) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(256): signal \"EWSide\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NightMode LAB4.vhd(256) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(256): signal \"NightMode\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "carNS LAB4.vhd(256) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(256): signal \"carNS\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 256 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(271) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(271): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 271 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_counter LAB4.vhd(285) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(285): signal \"state_counter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 285 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "OneHzModCLK LAB4.vhd(297) " "Warning (10492): VHDL Process Statement warning at LAB4.vhd(297): signal \"OneHzModCLK\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 297 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[13\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[13\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[12\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[12\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[10\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[10\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[9\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[9\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[8\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[8\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[7\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[7\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[6\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[6\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[5\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[5\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[4\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[4\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[3\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[3\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[2\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[2\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledr\[1\] LAB4.vhd(64) " "Warning (10873): Using initial value X (don't care) for net \"ledr\[1\]\" at LAB4.vhd(64)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[6\] LAB4.vhd(65) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[6\]\" at LAB4.vhd(65)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[5\] LAB4.vhd(65) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[5\]\" at LAB4.vhd(65)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[4\] LAB4.vhd(65) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[4\]\" at LAB4.vhd(65)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "ledg\[2\] LAB4.vhd(65) " "Warning (10873): Using initial value X (don't care) for net \"ledg\[2\]\" at LAB4.vhd(65)" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevenSegment SevenSegment:D7S0 " "Info: Elaborating entity \"SevenSegment\" for hierarchy \"SevenSegment:D7S0\"" {  } { { "LAB4.vhd" "D7S0" { Text "N:/ECE124/lab 4/LAB4.vhd" 337 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[2\] GND " "Warning (13410): Pin \"ledr\[2\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[3\] GND " "Warning (13410): Pin \"ledr\[3\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[4\] GND " "Warning (13410): Pin \"ledr\[4\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[5\] GND " "Warning (13410): Pin \"ledr\[5\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[6\] GND " "Warning (13410): Pin \"ledr\[6\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[7\] GND " "Warning (13410): Pin \"ledr\[7\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[8\] GND " "Warning (13410): Pin \"ledr\[8\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[10\] GND " "Warning (13410): Pin \"ledr\[10\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[12\] GND " "Warning (13410): Pin \"ledr\[12\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[13\] GND " "Warning (13410): Pin \"ledr\[13\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 64 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[2\] GND " "Warning (13410): Pin \"ledg\[2\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[4\] GND " "Warning (13410): Pin \"ledg\[4\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[5\] GND " "Warning (13410): Pin \"ledg\[5\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "ledg\[6\] GND " "Warning (13410): Pin \"ledg\[6\]\" is stuck at GND" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "14 " "Warning: Design contains 14 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[0\] " "Warning (15610): No output dependent on input pin \"sw\[0\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[1\] " "Warning (15610): No output dependent on input pin \"sw\[1\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[2\] " "Warning (15610): No output dependent on input pin \"sw\[2\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[3\] " "Warning (15610): No output dependent on input pin \"sw\[3\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[4\] " "Warning (15610): No output dependent on input pin \"sw\[4\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[8\] " "Warning (15610): No output dependent on input pin \"sw\[8\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[9\] " "Warning (15610): No output dependent on input pin \"sw\[9\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[10\] " "Warning (15610): No output dependent on input pin \"sw\[10\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[11\] " "Warning (15610): No output dependent on input pin \"sw\[11\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[12\] " "Warning (15610): No output dependent on input pin \"sw\[12\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[13\] " "Warning (15610): No output dependent on input pin \"sw\[13\]\"" {  } { { "LAB4.vhd" "" { Text "N:/ECE124/lab 4/LAB4.vhd" 62 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "188 " "Info: Implemented 188 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Info: Implemented 19 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "55 " "Info: Implemented 55 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Info: Implemented 114 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 69 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 69 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 28 10:15:03 2016 " "Info: Processing ended: Mon Mar 28 10:15:03 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
