{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.91937",
   "Default View_TopLeft":"5316,377",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.7.1 2023-07-26 3bc4126617 VDI=43 GEI=38 GUI=JA:21.0 threadsafe
#  -string -flagsOSRD
preplace port port-id_Reset -pg 1 -lvl 0 -x -610 -y 680 -defaultsOSRD
preplace port port-id_RX_UART_IN -pg 1 -lvl 0 -x -610 -y 280 -defaultsOSRD
preplace port port-id_TX_UART_OUT -pg 1 -lvl 14 -x 7790 -y 120 -defaultsOSRD
preplace port port-id_ioe -pg 1 -lvl 14 -x 7790 -y 1080 -defaultsOSRD
preplace port port-id_h_sync -pg 1 -lvl 14 -x 7790 -y 1110 -defaultsOSRD
preplace port port-id_v_sync -pg 1 -lvl 14 -x 7790 -y 1140 -defaultsOSRD
preplace port port-id_fault_reset -pg 1 -lvl 0 -x -610 -y 500 -defaultsOSRD
preplace port port-id_led00 -pg 1 -lvl 14 -x 7790 -y 1730 -defaultsOSRD
preplace port port-id_led01 -pg 1 -lvl 14 -x 7790 -y 1760 -defaultsOSRD
preplace port port-id_led02 -pg 1 -lvl 14 -x 7790 -y 1790 -defaultsOSRD
preplace port port-id_led03 -pg 1 -lvl 14 -x 7790 -y 1820 -defaultsOSRD
preplace port port-id_btn00 -pg 1 -lvl 0 -x -610 -y 1840 -defaultsOSRD
preplace port port-id_btn01 -pg 1 -lvl 0 -x -610 -y 1870 -defaultsOSRD
preplace port port-id_btn02 -pg 1 -lvl 0 -x -610 -y 1900 -defaultsOSRD
preplace port port-id_btn03 -pg 1 -lvl 0 -x -610 -y 1930 -defaultsOSRD
preplace port port-id_clk100mhzIn -pg 1 -lvl 0 -x -610 -y -1290 -defaultsOSRD
preplace port port-id_btn04 -pg 1 -lvl 0 -x -610 -y 1960 -defaultsOSRD
preplace port port-id_btn05 -pg 1 -lvl 0 -x -610 -y 1990 -defaultsOSRD
preplace port port-id_btn06 -pg 1 -lvl 0 -x -610 -y 2020 -defaultsOSRD
preplace port port-id_btn07 -pg 1 -lvl 0 -x -610 -y 2050 -defaultsOSRD
preplace portBus r -pg 1 -lvl 14 -x 7790 -y 990 -defaultsOSRD
preplace portBus g -pg 1 -lvl 14 -x 7790 -y 1020 -defaultsOSRD
preplace portBus b -pg 1 -lvl 14 -x 7790 -y 1050 -defaultsOSRD
preplace portBus rgb0 -pg 1 -lvl 14 -x 7790 -y 2130 -defaultsOSRD
preplace portBus rgb1 -pg 1 -lvl 14 -x 7790 -y 2160 -defaultsOSRD
preplace portBus rgb2 -pg 1 -lvl 14 -x 7790 -y 2190 -defaultsOSRD
preplace portBus rgb3 -pg 1 -lvl 14 -x 7790 -y 2220 -defaultsOSRD
preplace inst Pipelining_Controller_0 -pg 1 -lvl 2 -x 590 -y 560 -defaultsOSRD
preplace inst ProgramCounter_0 -pg 1 -lvl 2 -x 590 -y 1070 -defaultsOSRD
preplace inst CU_Decoder_0 -pg 1 -lvl 3 -x 1120 -y 730 -defaultsOSRD
preplace inst Decoder_0 -pg 1 -lvl 3 -x 1120 -y 440 -defaultsOSRD
preplace inst RegFile_0 -pg 1 -lvl 4 -x 1740 -y 570 -defaultsOSRD
preplace inst Pipelining_Forwarder_0 -pg 1 -lvl 5 -x 2250 -y 520 -defaultsOSRD
preplace inst Pipelining_Execution_0 -pg 1 -lvl 6 -x 2970 -y 840 -defaultsOSRD
preplace inst CU_RAMAddressControl_0 -pg 1 -lvl 7 -x 3680 -y 1360 -defaultsOSRD
preplace inst ALU_0 -pg 1 -lvl 9 -x 5630 -y 710 -defaultsOSRD
preplace inst CU_ImmediateManipula_0 -pg 1 -lvl 9 -x 5630 -y 440 -defaultsOSRD
preplace inst CU_JumpDestinationSe_0 -pg 1 -lvl 7 -x 3680 -y 1180 -defaultsOSRD
preplace inst CU_JumpController_0 -pg 1 -lvl 9 -x 5630 -y 1140 -defaultsOSRD
preplace inst CU_WriteSelector_0 -pg 1 -lvl 11 -x 6720 -y 600 -defaultsOSRD
preplace inst Pipelining_WriteBack_0 -pg 1 -lvl 12 -x 7190 -y 780 -defaultsOSRD
preplace inst ALU_FLAG_PACKER_0 -pg 1 -lvl 10 -x 6230 -y 720 -defaultsOSRD
preplace inst clockcontroller_0 -pg 1 -lvl 1 -x -110 -y 530 -defaultsOSRD
preplace inst mmu_0 -pg 1 -lvl 9 -x 5630 -y 1560 -defaultsOSRD
preplace inst mmio_0 -pg 1 -lvl 10 -x 6230 -y 1990 -defaultsOSRD
preplace inst vram_bram -pg 1 -lvl 10 -x 6230 -y 1530 -defaultsOSRD
preplace inst Debugger_0 -pg 1 -lvl 8 -x 4470 -y -400 -defaultsOSRD
preplace inst RX_UART_0 -pg 1 -lvl 7 -x 3680 -y -380 -defaultsOSRD
preplace inst TX_UART_0 -pg 1 -lvl 9 -x 5630 -y 130 -defaultsOSRD
preplace inst VGA_CPU_Bridge_0 -pg 1 -lvl 7 -x 3680 -y 2070 -defaultsOSRD
preplace inst GPU_0 -pg 1 -lvl 9 -x 5630 -y 2050 -defaultsOSRD
preplace inst VGA_Controller_0 -pg 1 -lvl 11 -x 6720 -y 1110 -defaultsOSRD
preplace inst CU_WriteBackSelector_0 -pg 1 -lvl 13 -x 7590 -y 790 -defaultsOSRD
preplace netloc ALU_0_ALU_OUT 1 9 2 5860 580 6520
preplace netloc ALU_0_BIGGER_ZERO_FLAG 1 9 1 N 720
preplace netloc ALU_0_CARRY_FLAG 1 9 1 N 660
preplace netloc ALU_0_NOT_ZERO_FLAG 1 9 1 N 780
preplace netloc ALU_0_OVERFLOW_FLAG 1 9 1 N 740
preplace netloc ALU_0_RHO_FLAG 1 9 1 N 760
preplace netloc ALU_0_SMALLER_ZERO_FLAG 1 9 1 N 700
preplace netloc ALU_0_ZERO_FLAG 1 9 1 N 680
preplace netloc ALU_FLAG_PACKER_0_ALU_FLAGS 1 4 8 2050J 1120 N 1120 3230 560 4100J 530 N 530 N 530 6480 770 N
preplace netloc CU_Decoder_0_JMP 1 1 5 370 1200 N 1200 1340 910 N 910 N
preplace netloc CU_Decoder_0_RF_WLB 1 3 3 1400 700 N 700 2750
preplace netloc CU_Decoder_0_Write_Data_Sel 1 3 3 1380 710 N 710 2720
preplace netloc CU_Decoder_0_isALUOp 1 3 3 NJ 840 NJ 840 2650
preplace netloc CU_Decoder_0_isGPUOp 1 3 3 NJ 880 NJ 880 2450
preplace netloc CU_Decoder_0_isRAMOp 1 3 3 1320J 850 2000J 850 2640
preplace netloc CU_Decoder_0_jmpConditional 1 3 3 NJ 780 NJ 780 2690
preplace netloc CU_Decoder_0_jmpDestinationSource 1 3 3 NJ 820 NJ 820 2660
preplace netloc CU_Decoder_0_jmpRelative 1 3 3 1320J 790 NJ 790 2680
preplace netloc CU_Decoder_0_ramAddressSrc 1 3 3 1360J 830 NJ 830 N
preplace netloc CU_Decoder_0_ramRead 1 1 5 420 950 N 950 1330J 860 NJ 860 2720
preplace netloc CU_Decoder_0_ramWrite 1 3 3 1350J 870 NJ 870 N
preplace netloc CU_Decoder_0_rfWHB 1 3 3 1390J 720 NJ 720 2740
preplace netloc CU_ImmediateManipula_0_manipulatedImmediate 1 9 2 NJ 440 6530
preplace netloc CU_JumpController_0_PC_Load 1 1 9 380 1170 N 1170 1520 1160 1900 1130 N 1130 3300 1010 N 1010 N 1010 5820
preplace netloc CU_JumpController_0_PC_Next 1 1 9 420 1220 N 1220 N 1220 N 1220 N 1220 3490 1000 4070 990 N 990 5830
preplace netloc CU_JumpDestinationSe_0_jmpAddress 1 7 2 3870 1190 NJ
preplace netloc CU_RAMAddressControl_0_ramAddress 1 7 2 NJ 1360 4750
preplace netloc CU_WriteSelector_0_Write_Data 1 4 8 2040 1140 N 1140 3250 860 N 860 N 860 5870 590 6470 730 6930
preplace netloc Debugger_0_ccDebugMockClk 1 0 9 -310 1190 NJ 1190 NJ 1190 1530J 1170 1930J 1160 NJ 1160 3440J 1100 NJ 1100 4720
preplace netloc Debugger_0_ccDebugReset 1 0 9 -290 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 NJ 300 4710
preplace netloc Debugger_0_debugEnable 1 0 9 -290 930 N 930 790 940 1390 730 N 730 2650 550 N 550 N 550 4930
preplace netloc Debugger_0_mmuDebugAddr 1 8 1 4850 -360n
preplace netloc Debugger_0_mmuDebugBank 1 8 1 4780 -320n
preplace netloc Debugger_0_mmuDebugDin 1 8 1 4820 -340n
preplace netloc Debugger_0_mmuDebugOverrideEn 1 0 9 -300 940 NJ 940 770J 960 1520J 740 NJ 740 2640J 540 3180J 570 NJ 570 4860
preplace netloc Debugger_0_mmuDebugWe 1 8 1 4760 -300n
preplace netloc Debugger_0_txData 1 8 1 5000 -500n
preplace netloc Debugger_0_txDataValid 1 8 1 4990 -480n
preplace netloc Decoder_0_Immediate 1 3 3 1370J 410 1960J 340 2760
preplace netloc Decoder_0_Register1 1 3 5 1550J 400 1950 -220 N -220 N -220 4110
preplace netloc Decoder_0_Register2 1 3 5 1540J 420 1970 -210 N -210 N -210 N
preplace netloc Decoder_0_WriteBackRegister 1 3 3 1330J 320 NJ 320 2780
preplace netloc Decoder_0_jmpCondition 1 3 3 1360J 330 NJ 330 2730
preplace netloc GPU_0_VRAM_Addr 1 8 2 5380 2160 5820
preplace netloc GPU_0_VRAM_CLK 1 8 2 5370 1910 5820
preplace netloc GPU_0_VRAM_Dout 1 8 2 5400 1890 5830
preplace netloc GPU_0_VRAM_WE 1 8 2 4800 2170 5840
preplace netloc Net 1 1 8 70 290 N 290 N 290 1920 -230 N -230 3430 -230 4060 150 N
preplace netloc Pipelining_Controller_0_InstructionForwardConfiguration 1 7 1 N -650
preplace netloc Pipelining_Controller_0_InstructionToExecute 1 2 6 920J 270 N 270 1900 -250 N -250 3170 -460 3880
preplace netloc Pipelining_Controller_0_Stalled 1 1 7 390 700 770 -670 N -670 N -670 N -670 N -670 N
preplace netloc Pipelining_Controller_0_rfReadBuffer 1 7 1 NJ -290
preplace netloc Pipelining_Execution_0_Immediate_out 1 6 3 3460 430 4160 430 5410
preplace netloc Pipelining_Execution_0_Is_GPU_OP_out 1 6 1 3210 1030n
preplace netloc Pipelining_Execution_0_JMP_out 1 1 11 400 970 N 970 N 970 N 970 2460 560 3170 580 4080 590 5380 900 5950 890 6490 870 N
preplace netloc Pipelining_Execution_0_Operand1_out 1 6 5 3430 320 4040J 320 4910 870 N 870 6440
preplace netloc Pipelining_Execution_0_Operand2_out 1 6 3 3260 670 4050 670 4900
preplace netloc Pipelining_Execution_0_WriteAddress_out 1 4 8 2010 1230 N 1230 3190 880 N 880 N 880 N 880 N 880 6940
preplace netloc Pipelining_Execution_0_isALUOpOut 1 4 8 2020 1170 N 1170 3270J 890 NJ 890 NJ 890 5890J 860 NJ 860 6950
preplace netloc Pipelining_Execution_0_jmpConditionOut 1 6 3 3240J 950 4130J 950 4790
preplace netloc Pipelining_Execution_0_jmpConditionalOut 1 6 3 NJ 910 NJ 910 4710
preplace netloc Pipelining_Execution_0_jmpDestinationSelectOut 1 6 1 3220 950n
preplace netloc Pipelining_Execution_0_jmpRelativeOut 1 6 3 3280J 940 NJ 940 4840
preplace netloc Pipelining_Execution_0_ramBankIDOut 1 6 3 NJ 870 4150J 870 4800
preplace netloc Pipelining_Execution_0_ramReadOut 1 1 11 360 1240 N 1240 N 1240 N 1240 N 1240 3180J 900 4140J 900 4770 910 N 910 N 910 6960
preplace netloc Pipelining_Execution_0_ramSrcOut 1 6 2 3450 -450 N
preplace netloc Pipelining_Execution_0_ramWriteOut 1 6 3 NJ 850 4120J 850 4810
preplace netloc Pipelining_Execution_0_whbOut 1 6 6 N 730 NJ 730 5400J 850 N 850 6450 820 6910
preplace netloc Pipelining_Execution_0_wlbOut 1 6 6 N 750 NJ 750 5420J 840 N 840 N 840 6950
preplace netloc Pipelining_Execution_0_writeDataSelOut 1 6 5 N 790 4170J 930 4920J 940 NJ 940 6460J
preplace netloc Pipelining_Forwarder_0_ForwardedOperand1 1 5 1 2770 500n
preplace netloc Pipelining_Forwarder_0_ForwardedOperand2 1 5 1 2750 520n
preplace netloc Pipelining_WriteBack_0_Flags_out 1 3 10 1570 750 N 750 2680 570 3160 610 N 610 5390 950 N 950 N 950 N 950 7370
preplace netloc Pipelining_WriteBack_0_Is_ALU_OP_out 1 3 10 1580 1180 NJ 1180 N 1180 3290 920 4200J 920 4940 930 N 930 N 930 N 930 7360
preplace netloc Pipelining_WriteBack_0_JMP_out 1 12 1 N 840
preplace netloc Pipelining_WriteBack_0_RF_WE_out 1 3 10 1560 1190 NJ 1190 2660 1200 3170 960 4220J 960 4870 970 N 970 N 970 N 970 7380
preplace netloc Pipelining_WriteBack_0_WriteAddress_out 1 3 10 1540 1200 NJ 1200 2630 1210 3470 970 4210J 970 4830 980 N 980 N 980 N 980 7390
preplace netloc ProgramCounter_0_Dout 1 2 7 N 1070 N 1070 N 1070 2780 1190 3480 1020 4190J 1020 4740
preplace netloc RX_UART_0_dataOutput 1 7 1 3870 -730n
preplace netloc RX_UART_0_dataValid 1 7 1 3890 -710n
preplace netloc RX_UART_IN_1 1 0 7 NJ 280 N 280 N 280 N 280 1910 -240 N -240 3200
preplace netloc RegFile_0_BankID 1 5 3 2630 -70 N -70 N
preplace netloc RegFile_0_Reg1Data 1 4 4 1980 -110 NJ -110 NJ -110 NJ
preplace netloc RegFile_0_Reg2Data 1 4 4 1990 -90 NJ -90 NJ -90 NJ
preplace netloc Reset_1 1 0 12 NJ 680 350 1210 NJ 1210 NJ 1210 N 1210 2620 1440 3410 1440 N 1440 4880 570 N 570 6490 710 N
preplace netloc TX_UART_0_sendValid 1 7 3 4230 -810 NJ -810 5820
preplace netloc TX_UART_0_tx_output 1 9 5 N 120 N 120 N 120 N 120 N
preplace netloc VGA_CPU_Bridge_0_Arg1_out 1 7 2 N 2080 N
preplace netloc VGA_CPU_Bridge_0_Arg2_out 1 7 2 N 2100 N
preplace netloc VGA_CPU_Bridge_0_GPU_Command_out 1 7 2 N 2060 N
preplace netloc VGA_CPU_Bridge_0_IsGPU_OP_out 1 7 2 N 2040 N
preplace netloc VGA_Controller_0_VRAM_Addr 1 8 4 5420 920 5960 900 N 900 6910
preplace netloc VGA_Controller_0_VRAM_Clk 1 8 4 5440 960 N 960 N 960 6900
preplace netloc VGA_Controller_0_b 1 11 3 6950 1050 N 1050 N
preplace netloc VGA_Controller_0_g 1 11 3 6930 1020 N 1020 N
preplace netloc VGA_Controller_0_h_sync 1 11 3 6960 1110 N 1110 N
preplace netloc VGA_Controller_0_ioe 1 11 3 6960 1080 N 1080 N
preplace netloc VGA_Controller_0_r 1 11 3 6920 990 N 990 N
preplace netloc VGA_Controller_0_v_sync 1 11 3 N 1140 N 1140 N
preplace netloc btn00_1 1 0 10 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 4710 1860 N
preplace netloc btn01_1 1 0 10 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 NJ 1870 4710 1880 N
preplace netloc btn02_1 1 0 10 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 NJ 1900 N 1900 N
preplace netloc btn03_1 1 0 10 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 NJ 1930 N 1930 6000
preplace netloc clk100mhzIn_1 1 0 1 -590 -1290n
preplace netloc clockcontroller_0_clk100mhzOut 1 1 9 70J 690 780J 1250 NJ 1250 NJ 1250 NJ 1250 3240J 1260 NJ 1260 4750J 1270 5950
preplace netloc clockcontroller_0_loadClk 1 1 11 340 1180 790 1160 1510 1110 N 1110 2710 1450 3400 1450 N 1450 4730 1000 6030 600 6430 700 6920
preplace netloc clockcontroller_0_vga_clk 1 1 10 80 310 N 310 N 310 N 310 N 310 N 310 N 310 N 310 N 310 6510
preplace netloc fault_reset_1 1 0 1 NJ 500
preplace netloc mmio_0_dout 1 8 3 5440 2300 N 2300 6410
preplace netloc mmio_0_led00 1 10 4 6460 1730 NJ 1730 NJ 1730 N
preplace netloc mmio_0_led01 1 10 4 6530 1760 NJ 1760 NJ 1760 N
preplace netloc mmio_0_led02 1 10 4 6530 1790 NJ 1790 NJ 1790 N
preplace netloc mmio_0_led03 1 10 4 N 1820 NJ 1820 NJ 1820 N
preplace netloc mmio_0_rgb0 1 10 4 6460 2130 NJ 2130 NJ 2130 N
preplace netloc mmio_0_rgb1 1 10 4 6530 2160 NJ 2160 NJ 2160 N
preplace netloc mmio_0_rgb2 1 10 4 6530 2190 NJ 2190 NJ 2190 N
preplace netloc mmio_0_rgb3 1 10 4 N 2220 NJ 2220 NJ 2220 N
preplace netloc mmio_0_rho 1 8 3 5430 550 NJ 550 6420
preplace netloc mmu_0_debugDout 1 7 3 4230 560 NJ 560 5850
preplace netloc mmu_0_iramDout 1 1 9 410 960 760 980 N 980 N 980 2670 530 N 530 4090 580 N 580 5840
preplace netloc mmu_0_mmio_mem_addr 1 9 1 5840 1700n
preplace netloc mmu_0_mmio_mem_ck 1 9 1 5910 1660n
preplace netloc mmu_0_mmio_mem_din 1 9 1 5820 1720n
preplace netloc mmu_0_mmio_mem_we 1 9 1 5870 1680n
preplace netloc mmu_0_vga_dout 1 9 2 5890 1120 N
preplace netloc mmu_0_vrama_mem_addr 1 9 1 5900 1440n
preplace netloc mmu_0_vrama_mem_ck 1 9 1 5910 1460n
preplace netloc mmu_0_vrama_mem_din 1 9 1 5920 1480n
preplace netloc mmu_0_vrama_mem_we 1 9 1 5930 1520n
preplace netloc mmu_0_vramb_mem_addr 1 9 1 5940 1560n
preplace netloc mmu_0_vramb_mem_ck 1 9 1 5970 1580n
preplace netloc mmu_0_vramb_mem_din 1 9 1 6040 1600n
preplace netloc mmu_0_vramb_mem_we 1 9 1 N 1640
preplace netloc vram_bram_douta 1 8 2 5420 1870 5960
preplace netloc vram_bram_doutb 1 8 2 5430 1850 6050
preplace netloc Debugger_0_mmuDebugClk 1 8 1 4890J -400n
preplace netloc RegFile_0_BankID1 1 4 1 1900 590n
preplace netloc CU_Decoder_0_reg2Read 1 3 2 1410 430 1900J
preplace netloc CU_Decoder_0_reg1Read 1 3 2 1420 440 NJ
preplace netloc CU_Decoder_0_rfWrite 1 3 3 1370J 800 NJ 800 2700
preplace netloc Pipelining_Execution_0_rfWriteOut 1 4 3 2030 1150 NJ 1150 3160
preplace netloc Pipelining_Execution_0_isRAMOpOut 1 6 1 NJ 1010
preplace netloc Pipelining_WriteBack_0_writeDataOut 1 12 1 7410 740n
preplace netloc CU_WriteBackSelector_0_writeData 1 3 11 1550 1100 NJ 1100 2770J 1110 3200J 540 4180J 540 NJ 540 NJ 540 6500J 720 6910J 630 NJ 630 7770
preplace netloc Pipelining_WriteBack_0_ramReadOut 1 12 1 7400 800n
preplace netloc btn04_1 1 0 10 -590J 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 NJ 1940 4740J 2180 5880
preplace netloc btn05_1 1 0 10 -580J 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 NJ 1950 4710J 2190 5940
preplace netloc btn06_1 1 0 10 -570J 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 NJ 1960 4770J 1940 5850
preplace netloc btn07_1 1 0 10 NJ 2050 NJ 2050 NJ 2050 NJ 2050 NJ 2050 NJ 2050 3160J 2200 NJ 2200 NJ 2200 6000
preplace netloc mmu_0_gramDout 1 9 2 5880J 560 N
levelinfo -pg 1 -610 -110 590 1120 1740 2250 2970 3680 4470 5630 6230 6720 7190 7590 7790
pagesize -pg 1 -db -bbox -sgen -750 -1340 7950 2400
"
}
{
   "da_clkrst_cnt":"7"
}
