// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "06/09/2023 12:18:18"

// 
// Device: Altera 5CGXFC7C7F23C8 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module address_flash_sim (
	clk,
	sych_clk,
	out_signal,
	finish,
	in_data,
	add_start,
	add_read,
	add_finish,
	address,
	byteenable,
	out_data);
input 	clk;
input 	sych_clk;
input 	[2:0] out_signal;
input 	finish;
input 	[31:0] in_data;
output 	add_start;
output 	add_read;
output 	add_finish;
output 	[22:0] address;
output 	[3:0] byteenable;
output 	[7:0] out_data;

// Design Ports Information
// in_data[8]	=>  Location: PIN_R15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[9]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[10]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[11]	=>  Location: PIN_A8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[12]	=>  Location: PIN_E14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[13]	=>  Location: PIN_J21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[14]	=>  Location: PIN_J8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[15]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[16]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[17]	=>  Location: PIN_B7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[18]	=>  Location: PIN_P18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[19]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[20]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[21]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[22]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[23]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_start	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_read	=>  Location: PIN_U13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// add_finish	=>  Location: PIN_U8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[0]	=>  Location: PIN_M7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[1]	=>  Location: PIN_R6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[2]	=>  Location: PIN_R5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[3]	=>  Location: PIN_P6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[4]	=>  Location: PIN_W8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[5]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[6]	=>  Location: PIN_W9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[7]	=>  Location: PIN_U6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[8]	=>  Location: PIN_V9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[9]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[10]	=>  Location: PIN_P7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[11]	=>  Location: PIN_V10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[12]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[13]	=>  Location: PIN_N9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[14]	=>  Location: PIN_M6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[15]	=>  Location: PIN_V6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[16]	=>  Location: PIN_AB6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[17]	=>  Location: PIN_T7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[18]	=>  Location: PIN_P8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[19]	=>  Location: PIN_Y11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[20]	=>  Location: PIN_AA7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[21]	=>  Location: PIN_T8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// address[22]	=>  Location: PIN_AB5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteenable[0]	=>  Location: PIN_N20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteenable[1]	=>  Location: PIN_B6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteenable[2]	=>  Location: PIN_E9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// byteenable[3]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[0]	=>  Location: PIN_R12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[1]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[2]	=>  Location: PIN_P12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[3]	=>  Location: PIN_U11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[4]	=>  Location: PIN_T10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[5]	=>  Location: PIN_AA9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[6]	=>  Location: PIN_M9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_data[7]	=>  Location: PIN_Y9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_signal[0]	=>  Location: PIN_F7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// finish	=>  Location: PIN_E7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_M16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_signal[2]	=>  Location: PIN_R7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[24]	=>  Location: PIN_AB10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// out_signal[1]	=>  Location: PIN_AB7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[0]	=>  Location: PIN_AA8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[25]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[1]	=>  Location: PIN_AB8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[26]	=>  Location: PIN_D9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[2]	=>  Location: PIN_P9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[27]	=>  Location: PIN_M8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[3]	=>  Location: PIN_R9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[28]	=>  Location: PIN_U10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[4]	=>  Location: PIN_AB11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[29]	=>  Location: PIN_R11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[5]	=>  Location: PIN_AA10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[30]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[6]	=>  Location: PIN_T9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[31]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// in_data[7]	=>  Location: PIN_R10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// sych_clk	=>  Location: PIN_N8,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \in_data[8]~input_o ;
wire \in_data[9]~input_o ;
wire \in_data[10]~input_o ;
wire \in_data[11]~input_o ;
wire \in_data[12]~input_o ;
wire \in_data[13]~input_o ;
wire \in_data[14]~input_o ;
wire \in_data[15]~input_o ;
wire \in_data[16]~input_o ;
wire \in_data[17]~input_o ;
wire \in_data[18]~input_o ;
wire \in_data[19]~input_o ;
wire \in_data[20]~input_o ;
wire \in_data[21]~input_o ;
wire \in_data[22]~input_o ;
wire \in_data[23]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \out_signal[0]~input_o ;
wire \finish~input_o ;
wire \out_signal[1]~input_o ;
wire \state~0_combout ;
wire \Selector1~0_combout ;
wire \Selector4~3_combout ;
wire \sych_clk~input_o ;
wire \Selector4~4_combout ;
wire \Selector4~2_combout ;
wire \Selector4~5_combout ;
wire \Selector3~0_combout ;
wire \Selector0~0_combout ;
wire \Selector2~0_combout ;
wire \Selector2~1_combout ;
wire \state~1_combout ;
wire \Selector4~0_combout ;
wire \Selector4~1_combout ;
wire \out_signal[2]~input_o ;
wire \Add1~2 ;
wire \Add1~5_sumout ;
wire \Selector26~0_combout ;
wire \Add1~42 ;
wire \Add1~45_sumout ;
wire \Selector16~0_combout ;
wire \address[11]~6_combout ;
wire \address[11]~reg0_q ;
wire \Add1~46 ;
wire \Add1~49_sumout ;
wire \Selector15~0_combout ;
wire \address[12]~reg0_q ;
wire \Add1~50 ;
wire \Add1~53_sumout ;
wire \Selector14~0_combout ;
wire \address[13]~reg0_q ;
wire \Add1~54 ;
wire \Add1~57_sumout ;
wire \Selector13~0_combout ;
wire \address[14]~reg0_q ;
wire \Add1~58 ;
wire \Add1~61_sumout ;
wire \Selector12~0_combout ;
wire \address[15]~reg0_q ;
wire \Add1~62 ;
wire \Add1~65_sumout ;
wire \Selector11~0_combout ;
wire \address[16]~reg0_q ;
wire \Add1~66 ;
wire \Add1~69_sumout ;
wire \Selector10~0_combout ;
wire \address[17]~reg0_q ;
wire \Add1~70 ;
wire \Add1~73_sumout ;
wire \Selector9~0_combout ;
wire \address[18]~reg0_q ;
wire \Add1~74 ;
wire \Add1~77_sumout ;
wire \Selector8~0_combout ;
wire \address[19]~reg0_q ;
wire \Add1~78 ;
wire \Add1~81_sumout ;
wire \Selector7~0_combout ;
wire \address[20]~reg0_q ;
wire \Add1~82 ;
wire \Add1~85_sumout ;
wire \Selector6~0_combout ;
wire \address[21]~reg0_q ;
wire \Add1~86 ;
wire \Add1~89_sumout ;
wire \Selector5~0_combout ;
wire \address[22]~reg0_q ;
wire \address[11]~5_combout ;
wire \address[1]~reg0_q ;
wire \Add1~6 ;
wire \Add1~9_sumout ;
wire \Selector25~0_combout ;
wire \address[2]~reg0_q ;
wire \Add1~10 ;
wire \Add1~13_sumout ;
wire \Selector24~0_combout ;
wire \address[3]~reg0_q ;
wire \Add1~14 ;
wire \Add1~17_sumout ;
wire \Selector23~0_combout ;
wire \address[4]~reg0_q ;
wire \Add1~18 ;
wire \Add1~21_sumout ;
wire \Selector22~0_combout ;
wire \address[5]~reg0_q ;
wire \Add1~22 ;
wire \Add1~25_sumout ;
wire \Selector21~0_combout ;
wire \address[6]~reg0_q ;
wire \Add1~26 ;
wire \Add1~29_sumout ;
wire \Selector20~0_combout ;
wire \address[7]~reg0_q ;
wire \address[11]~0_combout ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~37_sumout ;
wire \Selector18~0_combout ;
wire \address[9]~reg0_q ;
wire \Add1~38 ;
wire \Add1~41_sumout ;
wire \Selector17~0_combout ;
wire \address[10]~reg0_q ;
wire \address[11]~3_combout ;
wire \address[11]~1_combout ;
wire \address[11]~2_combout ;
wire \address[11]~4_combout ;
wire \Add1~33_sumout ;
wire \Selector19~0_combout ;
wire \address[8]~reg0_q ;
wire \Add1~1_sumout ;
wire \Selector27~0_combout ;
wire \address[0]~reg0_q ;
wire \in_data[0]~input_o ;
wire \in_data[24]~input_o ;
wire \Selector35~0_combout ;
wire \out_data[2]~0_combout ;
wire \out_data[0]~reg0_q ;
wire \in_data[25]~input_o ;
wire \in_data[1]~input_o ;
wire \Selector34~0_combout ;
wire \out_data[1]~reg0_q ;
wire \in_data[26]~input_o ;
wire \in_data[2]~input_o ;
wire \Selector33~0_combout ;
wire \out_data[2]~reg0_q ;
wire \in_data[27]~input_o ;
wire \in_data[3]~input_o ;
wire \Selector32~0_combout ;
wire \out_data[3]~reg0_q ;
wire \in_data[4]~input_o ;
wire \in_data[28]~input_o ;
wire \Selector31~0_combout ;
wire \out_data[4]~reg0_q ;
wire \in_data[5]~input_o ;
wire \in_data[29]~input_o ;
wire \Selector30~0_combout ;
wire \out_data[5]~reg0_q ;
wire \in_data[6]~input_o ;
wire \in_data[30]~input_o ;
wire \Selector29~0_combout ;
wire \out_data[6]~reg0_q ;
wire \in_data[7]~input_o ;
wire \in_data[31]~input_o ;
wire \Selector28~0_combout ;
wire \out_data[7]~reg0_q ;
wire [5:0] state;


// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \add_start~output (
	.i(state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add_start),
	.obar());
// synopsys translate_off
defparam \add_start~output .bus_hold = "false";
defparam \add_start~output .open_drain_output = "false";
defparam \add_start~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \add_read~output (
	.i(state[1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add_read),
	.obar());
// synopsys translate_off
defparam \add_read~output .bus_hold = "false";
defparam \add_read~output .open_drain_output = "false";
defparam \add_read~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \add_finish~output (
	.i(state[0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(add_finish),
	.obar());
// synopsys translate_off
defparam \add_finish~output .bus_hold = "false";
defparam \add_finish~output .open_drain_output = "false";
defparam \add_finish~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \address[0]~output (
	.i(\address[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[0]),
	.obar());
// synopsys translate_off
defparam \address[0]~output .bus_hold = "false";
defparam \address[0]~output .open_drain_output = "false";
defparam \address[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \address[1]~output (
	.i(\address[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[1]),
	.obar());
// synopsys translate_off
defparam \address[1]~output .bus_hold = "false";
defparam \address[1]~output .open_drain_output = "false";
defparam \address[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \address[2]~output (
	.i(\address[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[2]),
	.obar());
// synopsys translate_off
defparam \address[2]~output .bus_hold = "false";
defparam \address[2]~output .open_drain_output = "false";
defparam \address[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \address[3]~output (
	.i(\address[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[3]),
	.obar());
// synopsys translate_off
defparam \address[3]~output .bus_hold = "false";
defparam \address[3]~output .open_drain_output = "false";
defparam \address[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N53
cyclonev_io_obuf \address[4]~output (
	.i(\address[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[4]),
	.obar());
// synopsys translate_off
defparam \address[4]~output .bus_hold = "false";
defparam \address[4]~output .open_drain_output = "false";
defparam \address[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N2
cyclonev_io_obuf \address[5]~output (
	.i(\address[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[5]),
	.obar());
// synopsys translate_off
defparam \address[5]~output .bus_hold = "false";
defparam \address[5]~output .open_drain_output = "false";
defparam \address[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \address[6]~output (
	.i(\address[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[6]),
	.obar());
// synopsys translate_off
defparam \address[6]~output .bus_hold = "false";
defparam \address[6]~output .open_drain_output = "false";
defparam \address[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \address[7]~output (
	.i(\address[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[7]),
	.obar());
// synopsys translate_off
defparam \address[7]~output .bus_hold = "false";
defparam \address[7]~output .open_drain_output = "false";
defparam \address[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \address[8]~output (
	.i(\address[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[8]),
	.obar());
// synopsys translate_off
defparam \address[8]~output .bus_hold = "false";
defparam \address[8]~output .open_drain_output = "false";
defparam \address[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \address[9]~output (
	.i(\address[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[9]),
	.obar());
// synopsys translate_off
defparam \address[9]~output .bus_hold = "false";
defparam \address[9]~output .open_drain_output = "false";
defparam \address[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \address[10]~output (
	.i(\address[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[10]),
	.obar());
// synopsys translate_off
defparam \address[10]~output .bus_hold = "false";
defparam \address[10]~output .open_drain_output = "false";
defparam \address[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \address[11]~output (
	.i(\address[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[11]),
	.obar());
// synopsys translate_off
defparam \address[11]~output .bus_hold = "false";
defparam \address[11]~output .open_drain_output = "false";
defparam \address[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \address[12]~output (
	.i(\address[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[12]),
	.obar());
// synopsys translate_off
defparam \address[12]~output .bus_hold = "false";
defparam \address[12]~output .open_drain_output = "false";
defparam \address[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \address[13]~output (
	.i(\address[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[13]),
	.obar());
// synopsys translate_off
defparam \address[13]~output .bus_hold = "false";
defparam \address[13]~output .open_drain_output = "false";
defparam \address[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \address[14]~output (
	.i(\address[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[14]),
	.obar());
// synopsys translate_off
defparam \address[14]~output .bus_hold = "false";
defparam \address[14]~output .open_drain_output = "false";
defparam \address[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \address[15]~output (
	.i(\address[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[15]),
	.obar());
// synopsys translate_off
defparam \address[15]~output .bus_hold = "false";
defparam \address[15]~output .open_drain_output = "false";
defparam \address[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \address[16]~output (
	.i(\address[16]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[16]),
	.obar());
// synopsys translate_off
defparam \address[16]~output .bus_hold = "false";
defparam \address[16]~output .open_drain_output = "false";
defparam \address[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \address[17]~output (
	.i(\address[17]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[17]),
	.obar());
// synopsys translate_off
defparam \address[17]~output .bus_hold = "false";
defparam \address[17]~output .open_drain_output = "false";
defparam \address[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \address[18]~output (
	.i(\address[18]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[18]),
	.obar());
// synopsys translate_off
defparam \address[18]~output .bus_hold = "false";
defparam \address[18]~output .open_drain_output = "false";
defparam \address[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \address[19]~output (
	.i(\address[19]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[19]),
	.obar());
// synopsys translate_off
defparam \address[19]~output .bus_hold = "false";
defparam \address[19]~output .open_drain_output = "false";
defparam \address[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \address[20]~output (
	.i(\address[20]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[20]),
	.obar());
// synopsys translate_off
defparam \address[20]~output .bus_hold = "false";
defparam \address[20]~output .open_drain_output = "false";
defparam \address[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \address[21]~output (
	.i(\address[21]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[21]),
	.obar());
// synopsys translate_off
defparam \address[21]~output .bus_hold = "false";
defparam \address[21]~output .open_drain_output = "false";
defparam \address[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \address[22]~output (
	.i(\address[22]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(address[22]),
	.obar());
// synopsys translate_off
defparam \address[22]~output .bus_hold = "false";
defparam \address[22]~output .open_drain_output = "false";
defparam \address[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y35_N79
cyclonev_io_obuf \byteenable[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteenable[0]),
	.obar());
// synopsys translate_off
defparam \byteenable[0]~output .bus_hold = "false";
defparam \byteenable[0]~output .open_drain_output = "false";
defparam \byteenable[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N36
cyclonev_io_obuf \byteenable[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteenable[1]),
	.obar());
// synopsys translate_off
defparam \byteenable[1]~output .bus_hold = "false";
defparam \byteenable[1]~output .open_drain_output = "false";
defparam \byteenable[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \byteenable[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteenable[2]),
	.obar());
// synopsys translate_off
defparam \byteenable[2]~output .bus_hold = "false";
defparam \byteenable[2]~output .open_drain_output = "false";
defparam \byteenable[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y81_N2
cyclonev_io_obuf \byteenable[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(byteenable[3]),
	.obar());
// synopsys translate_off
defparam \byteenable[3]~output .bus_hold = "false";
defparam \byteenable[3]~output .open_drain_output = "false";
defparam \byteenable[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \out_data[0]~output (
	.i(\out_data[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[0]),
	.obar());
// synopsys translate_off
defparam \out_data[0]~output .bus_hold = "false";
defparam \out_data[0]~output .open_drain_output = "false";
defparam \out_data[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \out_data[1]~output (
	.i(\out_data[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[1]),
	.obar());
// synopsys translate_off
defparam \out_data[1]~output .bus_hold = "false";
defparam \out_data[1]~output .open_drain_output = "false";
defparam \out_data[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \out_data[2]~output (
	.i(\out_data[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[2]),
	.obar());
// synopsys translate_off
defparam \out_data[2]~output .bus_hold = "false";
defparam \out_data[2]~output .open_drain_output = "false";
defparam \out_data[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \out_data[3]~output (
	.i(\out_data[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[3]),
	.obar());
// synopsys translate_off
defparam \out_data[3]~output .bus_hold = "false";
defparam \out_data[3]~output .open_drain_output = "false";
defparam \out_data[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \out_data[4]~output (
	.i(\out_data[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[4]),
	.obar());
// synopsys translate_off
defparam \out_data[4]~output .bus_hold = "false";
defparam \out_data[4]~output .open_drain_output = "false";
defparam \out_data[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \out_data[5]~output (
	.i(\out_data[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[5]),
	.obar());
// synopsys translate_off
defparam \out_data[5]~output .bus_hold = "false";
defparam \out_data[5]~output .open_drain_output = "false";
defparam \out_data[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \out_data[6]~output (
	.i(\out_data[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[6]),
	.obar());
// synopsys translate_off
defparam \out_data[6]~output .bus_hold = "false";
defparam \out_data[6]~output .open_drain_output = "false";
defparam \out_data[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \out_data[7]~output (
	.i(\out_data[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(out_data[7]),
	.obar());
// synopsys translate_off
defparam \out_data[7]~output .bus_hold = "false";
defparam \out_data[7]~output .open_drain_output = "false";
defparam \out_data[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N61
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N75
cyclonev_io_ibuf \out_signal[0]~input (
	.i(out_signal[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\out_signal[0]~input_o ));
// synopsys translate_off
defparam \out_signal[0]~input .bus_hold = "false";
defparam \out_signal[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X26_Y81_N92
cyclonev_io_ibuf \finish~input (
	.i(finish),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\finish~input_o ));
// synopsys translate_off
defparam \finish~input .bus_hold = "false";
defparam \finish~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \out_signal[1]~input (
	.i(out_signal[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\out_signal[1]~input_o ));
// synopsys translate_off
defparam \out_signal[1]~input .bus_hold = "false";
defparam \out_signal[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N12
cyclonev_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = ( !state[0] & ( !state[1] ) )

	.dataa(!state[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~0 .extended_lut = "off";
defparam \state~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \state~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N0
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( state[4] & ( \state~0_combout  & ( (!state[5] & ((!state[3]) # ((\out_signal[1]~input_o  & !state[2])))) ) ) ) # ( !state[4] & ( \state~0_combout  & ( (!state[5] & (state[2] & state[3])) ) ) )

	.dataa(!state[5]),
	.datab(!\out_signal[1]~input_o ),
	.datac(!state[2]),
	.datad(!state[3]),
	.datae(!state[4]),
	.dataf(!\state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h00000000000AAA20;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N2
dffeas \state[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[4]),
	.prn(vcc));
// synopsys translate_off
defparam \state[4] .is_wysiwyg = "true";
defparam \state[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N15
cyclonev_lcell_comb \Selector4~3 (
// Equation(s):
// \Selector4~3_combout  = ( !state[4] & ( (state[1] & (!state[0] & (!state[5] & !\finish~input_o ))) ) )

	.dataa(!state[1]),
	.datab(!state[0]),
	.datac(!state[5]),
	.datad(!\finish~input_o ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~3 .extended_lut = "off";
defparam \Selector4~3 .lut_mask = 64'h4000400000000000;
defparam \Selector4~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \sych_clk~input (
	.i(sych_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\sych_clk~input_o ));
// synopsys translate_off
defparam \sych_clk~input .bus_hold = "false";
defparam \sych_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N54
cyclonev_lcell_comb \Selector4~4 (
// Equation(s):
// \Selector4~4_combout  = ( \sych_clk~input_o  & ( !state[0] & ( (!state[1] & (!state[5] & ((!state[4]) # (\out_signal[1]~input_o )))) ) ) ) # ( !\sych_clk~input_o  & ( !state[0] & ( (state[4] & (\out_signal[1]~input_o  & (!state[1] & !state[5]))) ) ) )

	.dataa(!state[4]),
	.datab(!\out_signal[1]~input_o ),
	.datac(!state[1]),
	.datad(!state[5]),
	.datae(!\sych_clk~input_o ),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~4 .extended_lut = "off";
defparam \Selector4~4 .lut_mask = 64'h1000B00000000000;
defparam \Selector4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N6
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( !state[4] & ( state[5] & ( (!state[0] & !state[1]) ) ) ) # ( state[4] & ( !state[5] & ( (\sych_clk~input_o  & (!state[0] & !state[1])) ) ) ) # ( !state[4] & ( !state[5] & ( (!state[0] & (!state[1] & \out_signal[0]~input_o )) ) ) 
// )

	.dataa(!\sych_clk~input_o ),
	.datab(!state[0]),
	.datac(!state[1]),
	.datad(!\out_signal[0]~input_o ),
	.datae(!state[4]),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h00C04040C0C00000;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N30
cyclonev_lcell_comb \Selector4~5 (
// Equation(s):
// \Selector4~5_combout  = ( !state[0] & ( (!state[1] & (state[4] & !state[5])) ) )

	.dataa(!state[1]),
	.datab(gnd),
	.datac(!state[4]),
	.datad(!state[5]),
	.datae(gnd),
	.dataf(!state[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~5 .extended_lut = "off";
defparam \Selector4~5 .lut_mask = 64'h0A000A0000000000;
defparam \Selector4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N48
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( state[2] & ( \Selector4~5_combout  & ( (\Selector4~3_combout ) # (state[3]) ) ) ) # ( !state[2] & ( \Selector4~5_combout  & ( (!state[3] & ((\Selector4~2_combout ))) # (state[3] & (\Selector4~4_combout )) ) ) ) # ( state[2] & ( 
// !\Selector4~5_combout  & ( (!state[3] & \Selector4~3_combout ) ) ) ) # ( !state[2] & ( !\Selector4~5_combout  & ( (!state[3] & ((\Selector4~2_combout ))) # (state[3] & (\Selector4~4_combout )) ) ) )

	.dataa(!state[3]),
	.datab(!\Selector4~3_combout ),
	.datac(!\Selector4~4_combout ),
	.datad(!\Selector4~2_combout ),
	.datae(!state[2]),
	.dataf(!\Selector4~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h05AF222205AF7777;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N50
dffeas \state[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N18
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( !state[5] & ( state[3] & ( (\state~0_combout  & (state[4] & ((!\out_signal[1]~input_o ) # (state[2])))) ) ) ) # ( state[5] & ( !state[3] & ( (!state[2] & (\state~0_combout  & !state[4])) ) ) )

	.dataa(!state[2]),
	.datab(!\out_signal[1]~input_o ),
	.datac(!\state~0_combout ),
	.datad(!state[4]),
	.datae(!state[5]),
	.dataf(!state[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h00000A00000D0000;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N14
dffeas \state[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[5]),
	.prn(vcc));
// synopsys translate_off
defparam \state[5] .is_wysiwyg = "true";
defparam \state[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N24
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \out_signal[1]~input_o  & ( state[1] & ( (!state[4] & (\finish~input_o  & (state[2] & !state[3]))) ) ) ) # ( !\out_signal[1]~input_o  & ( state[1] & ( (!state[4] & (\finish~input_o  & (state[2] & !state[3]))) ) ) ) # ( 
// \out_signal[1]~input_o  & ( !state[1] & ( (!state[2] & ((state[3]))) # (state[2] & (state[4] & !state[3])) ) ) ) # ( !\out_signal[1]~input_o  & ( !state[1] & ( (!state[4] & (!state[2] & state[3])) # (state[4] & (state[2] & !state[3])) ) ) )

	.dataa(!state[4]),
	.datab(!\finish~input_o ),
	.datac(!state[2]),
	.datad(!state[3]),
	.datae(!\out_signal[1]~input_o ),
	.dataf(!state[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h05A005F002000200;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N45
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \Selector2~0_combout  & ( (!state[5] & !state[0]) ) )

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!state[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h00000000C0C0C0C0;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N47
dffeas \state[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[3]),
	.prn(vcc));
// synopsys translate_off
defparam \state[3] .is_wysiwyg = "true";
defparam \state[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N21
cyclonev_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = ( state[4] & ( state[2] & ( (!state[0] & (state[3] & (!state[5] & !state[1]))) ) ) ) # ( !state[4] & ( !state[2] & ( (!state[0] & (!state[3] & (state[5] & !state[1]))) ) ) )

	.dataa(!state[0]),
	.datab(!state[3]),
	.datac(!state[5]),
	.datad(!state[1]),
	.datae(!state[4]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\state~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \state~1 .extended_lut = "off";
defparam \state~1 .lut_mask = 64'h0800000000002000;
defparam \state~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N11
dffeas \state[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\state~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X18_Y4_N51
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( !state[4] & ( !state[5] & ( (!state[0] & !state[3]) ) ) )

	.dataa(!state[0]),
	.datab(gnd),
	.datac(!state[3]),
	.datad(gnd),
	.datae(!state[4]),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'hA0A0000000000000;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N33
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( state[2] & ( (state[1] & (\Selector4~0_combout  & !\finish~input_o )) ) ) # ( !state[2] & ( (!state[1] & (\out_signal[0]~input_o  & \Selector4~0_combout )) ) )

	.dataa(!state[1]),
	.datab(!\out_signal[0]~input_o ),
	.datac(!\Selector4~0_combout ),
	.datad(!\finish~input_o ),
	.datae(gnd),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h0202020205000500;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N35
dffeas \state[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X8_Y0_N52
cyclonev_io_ibuf \out_signal[2]~input (
	.i(out_signal[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\out_signal[2]~input_o ));
// synopsys translate_off
defparam \out_signal[2]~input .bus_hold = "false";
defparam \out_signal[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N30
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \address[0]~reg0_q  ) + ( VCC ) + ( !VCC ))
// \Add1~2  = CARRY(( \address[0]~reg0_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\address[0]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N33
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \address[1]~reg0_q  ) + ( !state[5] ) + ( \Add1~2  ))
// \Add1~6  = CARRY(( \address[1]~reg0_q  ) + ( !state[5] ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[5]),
	.datad(!\address[1]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(\Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h00000F0F000000FF;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N27
cyclonev_lcell_comb \Selector26~0 (
// Equation(s):
// \Selector26~0_combout  = ( \address[8]~reg0_q  & ( \Add1~5_sumout  ) ) # ( !\address[8]~reg0_q  & ( \Add1~5_sumout  ) ) # ( \address[8]~reg0_q  & ( !\Add1~5_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) ) # ( !\address[8]~reg0_q  & ( 
// !\Add1~5_sumout  & ( (!\out_signal[2]~input_o  & (((\address[11]~0_combout  & \address[11]~4_combout )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((\address[11]~0_combout  & \address[11]~4_combout )))) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\address[11]~4_combout ),
	.datae(!\address[8]~reg0_q ),
	.dataf(!\Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector26~0 .extended_lut = "off";
defparam \Selector26~0 .lut_mask = 64'h444F4444FFFFFFFF;
defparam \Selector26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N0
cyclonev_lcell_comb \Add1~41 (
// Equation(s):
// \Add1~41_sumout  = SUM(( \address[10]~reg0_q  ) + ( !state[5] ) + ( \Add1~38  ))
// \Add1~42  = CARRY(( \address[10]~reg0_q  ) + ( !state[5] ) + ( \Add1~38  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!\address[10]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~41_sumout ),
	.cout(\Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \Add1~41 .extended_lut = "off";
defparam \Add1~41 .lut_mask = 64'h0000333300000F0F;
defparam \Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N3
cyclonev_lcell_comb \Add1~45 (
// Equation(s):
// \Add1~45_sumout  = SUM(( \address[11]~reg0_q  ) + ( !state[5] ) + ( \Add1~42  ))
// \Add1~46  = CARRY(( \address[11]~reg0_q  ) + ( !state[5] ) + ( \Add1~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[5]),
	.datad(!\address[11]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~45_sumout ),
	.cout(\Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \Add1~45 .extended_lut = "off";
defparam \Add1~45 .lut_mask = 64'h00000F0F000000FF;
defparam \Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N54
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( \address[11]~0_combout  & ( \address[11]~4_combout  & ( (!\address[8]~reg0_q ) # (((!state[5] & \out_signal[2]~input_o )) # (\Add1~45_sumout )) ) ) ) # ( !\address[11]~0_combout  & ( \address[11]~4_combout  & ( ((!state[5] & 
// \out_signal[2]~input_o )) # (\Add1~45_sumout ) ) ) ) # ( \address[11]~0_combout  & ( !\address[11]~4_combout  & ( ((!state[5] & \out_signal[2]~input_o )) # (\Add1~45_sumout ) ) ) ) # ( !\address[11]~0_combout  & ( !\address[11]~4_combout  & ( ((!state[5] 
// & \out_signal[2]~input_o )) # (\Add1~45_sumout ) ) ) )

	.dataa(!state[5]),
	.datab(!\address[8]~reg0_q ),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\Add1~45_sumout ),
	.datae(!\address[11]~0_combout ),
	.dataf(!\address[11]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0AFF0AFF0AFFCEFF;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N42
cyclonev_lcell_comb \address[11]~6 (
// Equation(s):
// \address[11]~6_combout  = ( \state~0_combout  & ( (!state[4] & (state[5] & (!state[2] & !state[3]))) # (state[4] & (!state[5] & (state[2] & state[3]))) ) )

	.dataa(!state[4]),
	.datab(!state[5]),
	.datac(!state[2]),
	.datad(!state[3]),
	.datae(gnd),
	.dataf(!\state~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~6 .extended_lut = "off";
defparam \address[11]~6 .lut_mask = 64'h0000000020042004;
defparam \address[11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N56
dffeas \address[11]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[11]~reg0 .is_wysiwyg = "true";
defparam \address[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N6
cyclonev_lcell_comb \Add1~49 (
// Equation(s):
// \Add1~49_sumout  = SUM(( !state[5] ) + ( \address[12]~reg0_q  ) + ( \Add1~46  ))
// \Add1~50  = CARRY(( !state[5] ) + ( \address[12]~reg0_q  ) + ( \Add1~46  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[12]~reg0_q ),
	.datag(gnd),
	.cin(\Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~49_sumout ),
	.cout(\Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \Add1~49 .extended_lut = "off";
defparam \Add1~49 .lut_mask = 64'h0000FF000000CCCC;
defparam \Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N24
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( \address[11]~4_combout  & ( \Add1~49_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~49_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~49_sumout  & ( (!state[5] & (((!\address[8]~reg0_q  & \address[11]~0_combout )) # 
// (\out_signal[2]~input_o ))) # (state[5] & (!\address[8]~reg0_q  & ((\address[11]~0_combout )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~49_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!state[5]),
	.datab(!\address[8]~reg0_q ),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~49_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "off";
defparam \Selector15~0 .lut_mask = 64'h0A0A0ACEFFFFFFFF;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N26
dffeas \address[12]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[12]~reg0 .is_wysiwyg = "true";
defparam \address[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N9
cyclonev_lcell_comb \Add1~53 (
// Equation(s):
// \Add1~53_sumout  = SUM(( \address[13]~reg0_q  ) + ( !state[5] ) + ( \Add1~50  ))
// \Add1~54  = CARRY(( \address[13]~reg0_q  ) + ( !state[5] ) + ( \Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[5]),
	.datad(!\address[13]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~53_sumout ),
	.cout(\Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \Add1~53 .extended_lut = "off";
defparam \Add1~53 .lut_mask = 64'h00000F0F000000FF;
defparam \Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N9
cyclonev_lcell_comb \Selector14~0 (
// Equation(s):
// \Selector14~0_combout  = ( \address[8]~reg0_q  & ( \address[11]~4_combout  & ( ((\out_signal[2]~input_o  & !state[5])) # (\Add1~53_sumout ) ) ) ) # ( !\address[8]~reg0_q  & ( \address[11]~4_combout  & ( (((\out_signal[2]~input_o  & !state[5])) # 
// (\address[11]~0_combout )) # (\Add1~53_sumout ) ) ) ) # ( \address[8]~reg0_q  & ( !\address[11]~4_combout  & ( ((\out_signal[2]~input_o  & !state[5])) # (\Add1~53_sumout ) ) ) ) # ( !\address[8]~reg0_q  & ( !\address[11]~4_combout  & ( 
// ((\out_signal[2]~input_o  & !state[5])) # (\Add1~53_sumout ) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!\Add1~53_sumout ),
	.datac(!\address[11]~0_combout ),
	.datad(!state[5]),
	.datae(!\address[8]~reg0_q ),
	.dataf(!\address[11]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~0 .extended_lut = "off";
defparam \Selector14~0 .lut_mask = 64'h773377337F3F7733;
defparam \Selector14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N11
dffeas \address[13]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[13]~reg0 .is_wysiwyg = "true";
defparam \address[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N12
cyclonev_lcell_comb \Add1~57 (
// Equation(s):
// \Add1~57_sumout  = SUM(( \address[14]~reg0_q  ) + ( !state[5] ) + ( \Add1~54  ))
// \Add1~58  = CARRY(( \address[14]~reg0_q  ) + ( !state[5] ) + ( \Add1~54  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!\address[14]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~57_sumout ),
	.cout(\Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \Add1~57 .extended_lut = "off";
defparam \Add1~57 .lut_mask = 64'h0000333300000F0F;
defparam \Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N51
cyclonev_lcell_comb \Selector13~0 (
// Equation(s):
// \Selector13~0_combout  = ( \address[11]~4_combout  & ( \Add1~57_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~57_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~57_sumout  & ( (!state[5] & (((!\address[8]~reg0_q  & \address[11]~0_combout )) # 
// (\out_signal[2]~input_o ))) # (state[5] & (!\address[8]~reg0_q  & (\address[11]~0_combout ))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~57_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!state[5]),
	.datab(!\address[8]~reg0_q ),
	.datac(!\address[11]~0_combout ),
	.datad(!\out_signal[2]~input_o ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~0 .extended_lut = "off";
defparam \Selector13~0 .lut_mask = 64'h00AA0CAEFFFFFFFF;
defparam \Selector13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N53
dffeas \address[14]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[14]~reg0 .is_wysiwyg = "true";
defparam \address[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N15
cyclonev_lcell_comb \Add1~61 (
// Equation(s):
// \Add1~61_sumout  = SUM(( \address[15]~reg0_q  ) + ( !state[5] ) + ( \Add1~58  ))
// \Add1~62  = CARRY(( \address[15]~reg0_q  ) + ( !state[5] ) + ( \Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[5]),
	.datad(!\address[15]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~61_sumout ),
	.cout(\Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \Add1~61 .extended_lut = "off";
defparam \Add1~61 .lut_mask = 64'h00000F0F000000FF;
defparam \Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N27
cyclonev_lcell_comb \Selector12~0 (
// Equation(s):
// \Selector12~0_combout  = ( \address[11]~4_combout  & ( \Add1~61_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~61_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~61_sumout  & ( (!state[5] & (((!\address[8]~reg0_q  & \address[11]~0_combout )) # 
// (\out_signal[2]~input_o ))) # (state[5] & (!\address[8]~reg0_q  & (\address[11]~0_combout ))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~61_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!state[5]),
	.datab(!\address[8]~reg0_q ),
	.datac(!\address[11]~0_combout ),
	.datad(!\out_signal[2]~input_o ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector12~0 .extended_lut = "off";
defparam \Selector12~0 .lut_mask = 64'h00AA0CAEFFFFFFFF;
defparam \Selector12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N29
dffeas \address[15]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[15]~reg0 .is_wysiwyg = "true";
defparam \address[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N18
cyclonev_lcell_comb \Add1~65 (
// Equation(s):
// \Add1~65_sumout  = SUM(( \address[16]~reg0_q  ) + ( !state[5] ) + ( \Add1~62  ))
// \Add1~66  = CARRY(( \address[16]~reg0_q  ) + ( !state[5] ) + ( \Add1~62  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[16]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~65_sumout ),
	.cout(\Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \Add1~65 .extended_lut = "off";
defparam \Add1~65 .lut_mask = 64'h00003333000000FF;
defparam \Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N48
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = ( \address[11]~4_combout  & ( \Add1~65_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~65_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~65_sumout  & ( (!state[5] & (((!\address[8]~reg0_q  & \address[11]~0_combout )) # 
// (\out_signal[2]~input_o ))) # (state[5] & (!\address[8]~reg0_q  & ((\address[11]~0_combout )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~65_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!state[5]),
	.datab(!\address[8]~reg0_q ),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~65_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'h0A0A0ACEFFFFFFFF;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N50
dffeas \address[16]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[16]~reg0 .is_wysiwyg = "true";
defparam \address[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N21
cyclonev_lcell_comb \Add1~69 (
// Equation(s):
// \Add1~69_sumout  = SUM(( \address[17]~reg0_q  ) + ( !state[5] ) + ( \Add1~66  ))
// \Add1~70  = CARRY(( \address[17]~reg0_q  ) + ( !state[5] ) + ( \Add1~66  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[17]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~69_sumout ),
	.cout(\Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \Add1~69 .extended_lut = "off";
defparam \Add1~69 .lut_mask = 64'h00003333000000FF;
defparam \Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N54
cyclonev_lcell_comb \Selector10~0 (
// Equation(s):
// \Selector10~0_combout  = ( \address[11]~4_combout  & ( \Add1~69_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~69_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~69_sumout  & ( (!\address[8]~reg0_q  & (((!state[5] & \out_signal[2]~input_o )) # 
// (\address[11]~0_combout ))) # (\address[8]~reg0_q  & (!state[5] & ((\out_signal[2]~input_o )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~69_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\out_signal[2]~input_o ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector10~0 .extended_lut = "off";
defparam \Selector10~0 .lut_mask = 64'h00CC0ACEFFFFFFFF;
defparam \Selector10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N56
dffeas \address[17]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[17]~reg0 .is_wysiwyg = "true";
defparam \address[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N24
cyclonev_lcell_comb \Add1~73 (
// Equation(s):
// \Add1~73_sumout  = SUM(( \address[18]~reg0_q  ) + ( !state[5] ) + ( \Add1~70  ))
// \Add1~74  = CARRY(( \address[18]~reg0_q  ) + ( !state[5] ) + ( \Add1~70  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[18]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~73_sumout ),
	.cout(\Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \Add1~73 .extended_lut = "off";
defparam \Add1~73 .lut_mask = 64'h00003333000000FF;
defparam \Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N57
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \address[11]~4_combout  & ( \Add1~73_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~73_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~73_sumout  & ( (!\address[8]~reg0_q  & (((!state[5] & \out_signal[2]~input_o )) # 
// (\address[11]~0_combout ))) # (\address[8]~reg0_q  & (!state[5] & (\out_signal[2]~input_o ))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~73_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0C0C0CAEFFFFFFFF;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N59
dffeas \address[18]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector9~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[18]~reg0 .is_wysiwyg = "true";
defparam \address[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N27
cyclonev_lcell_comb \Add1~77 (
// Equation(s):
// \Add1~77_sumout  = SUM(( !state[5] ) + ( \address[19]~reg0_q  ) + ( \Add1~74  ))
// \Add1~78  = CARRY(( !state[5] ) + ( \address[19]~reg0_q  ) + ( \Add1~74  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[19]~reg0_q ),
	.datag(gnd),
	.cin(\Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~77_sumout ),
	.cout(\Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \Add1~77 .extended_lut = "off";
defparam \Add1~77 .lut_mask = 64'h0000FF000000CCCC;
defparam \Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N48
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \address[11]~4_combout  & ( \Add1~77_sumout  & ( (!\address[8]~reg0_q  & (!\address[11]~0_combout  & ((!\out_signal[2]~input_o ) # (state[5])))) # (\address[8]~reg0_q  & (((!\out_signal[2]~input_o )) # (state[5]))) ) ) ) # ( 
// !\address[11]~4_combout  & ( \Add1~77_sumout  & ( (!\out_signal[2]~input_o ) # (state[5]) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\out_signal[2]~input_o ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'h00000000FF33F531;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N50
dffeas \address[19]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[19]~reg0 .is_wysiwyg = "true";
defparam \address[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N30
cyclonev_lcell_comb \Add1~81 (
// Equation(s):
// \Add1~81_sumout  = SUM(( \address[20]~reg0_q  ) + ( !state[5] ) + ( \Add1~78  ))
// \Add1~82  = CARRY(( \address[20]~reg0_q  ) + ( !state[5] ) + ( \Add1~78  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[20]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~81_sumout ),
	.cout(\Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \Add1~81 .extended_lut = "off";
defparam \Add1~81 .lut_mask = 64'h00003333000000FF;
defparam \Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N45
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \address[11]~4_combout  & ( \Add1~81_sumout  & ( (!\address[8]~reg0_q  & (!\address[11]~0_combout  & ((!\out_signal[2]~input_o ) # (state[5])))) # (\address[8]~reg0_q  & (((!\out_signal[2]~input_o )) # (state[5]))) ) ) ) # ( 
// !\address[11]~4_combout  & ( \Add1~81_sumout  & ( (!\out_signal[2]~input_o ) # (state[5]) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h00000000F3F3F351;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N47
dffeas \address[20]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[20]~reg0 .is_wysiwyg = "true";
defparam \address[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N33
cyclonev_lcell_comb \Add1~85 (
// Equation(s):
// \Add1~85_sumout  = SUM(( !state[5] ) + ( \address[21]~reg0_q  ) + ( \Add1~82  ))
// \Add1~86  = CARRY(( !state[5] ) + ( \address[21]~reg0_q  ) + ( \Add1~82  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\address[21]~reg0_q ),
	.datag(gnd),
	.cin(\Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~85_sumout ),
	.cout(\Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \Add1~85 .extended_lut = "off";
defparam \Add1~85 .lut_mask = 64'h0000FF000000CCCC;
defparam \Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N51
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \address[11]~4_combout  & ( \Add1~85_sumout  & ( (!\address[8]~reg0_q  & (!\address[11]~0_combout  & ((!\out_signal[2]~input_o ) # (state[5])))) # (\address[8]~reg0_q  & (((!\out_signal[2]~input_o )) # (state[5]))) ) ) ) # ( 
// !\address[11]~4_combout  & ( \Add1~85_sumout  & ( (!\out_signal[2]~input_o ) # (state[5]) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h00000000F3F3F351;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N53
dffeas \address[21]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[21]~reg0 .is_wysiwyg = "true";
defparam \address[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N36
cyclonev_lcell_comb \Add1~89 (
// Equation(s):
// \Add1~89_sumout  = SUM(( \address[22]~reg0_q  ) + ( !state[5] ) + ( \Add1~86  ))

	.dataa(gnd),
	.datab(!\address[22]~reg0_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[5]),
	.datag(gnd),
	.cin(\Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~89_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~89 .extended_lut = "off";
defparam \Add1~89 .lut_mask = 64'h000000FF00003333;
defparam \Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y3_N42
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \address[11]~4_combout  & ( \Add1~89_sumout  & ( (!\address[8]~reg0_q  & (!\address[11]~0_combout  & ((!\out_signal[2]~input_o ) # (state[5])))) # (\address[8]~reg0_q  & (((!\out_signal[2]~input_o )) # (state[5]))) ) ) ) # ( 
// !\address[11]~4_combout  & ( \Add1~89_sumout  & ( (!\out_signal[2]~input_o ) # (state[5]) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\out_signal[2]~input_o ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h00000000FF33F531;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y3_N44
dffeas \address[22]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[22]~reg0 .is_wysiwyg = "true";
defparam \address[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N30
cyclonev_lcell_comb \address[11]~5 (
// Equation(s):
// \address[11]~5_combout  = ( state[5] & ( \address[21]~reg0_q  ) ) # ( state[5] & ( !\address[21]~reg0_q  & ( (((\address[20]~reg0_q ) # (\address[22]~reg0_q )) # (\address[19]~reg0_q )) # (\out_signal[2]~input_o ) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!\address[19]~reg0_q ),
	.datac(!\address[22]~reg0_q ),
	.datad(!\address[20]~reg0_q ),
	.datae(!state[5]),
	.dataf(!\address[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~5 .extended_lut = "off";
defparam \address[11]~5 .lut_mask = 64'h00007FFF0000FFFF;
defparam \address[11]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N29
dffeas \address[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector26~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[1]~reg0 .is_wysiwyg = "true";
defparam \address[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N36
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \address[2]~reg0_q  ) + ( !state[5] ) + ( \Add1~6  ))
// \Add1~10  = CARRY(( \address[2]~reg0_q  ) + ( !state[5] ) + ( \Add1~6  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[2]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h00003333000000FF;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N0
cyclonev_lcell_comb \Selector25~0 (
// Equation(s):
// \Selector25~0_combout  = ( \address[11]~4_combout  & ( \Add1~9_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~9_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~9_sumout  & ( (!\out_signal[2]~input_o  & (((!\address[8]~reg0_q  & 
// \address[11]~0_combout )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((!\address[8]~reg0_q  & \address[11]~0_combout )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~9_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[8]~reg0_q ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector25~0 .extended_lut = "off";
defparam \Selector25~0 .lut_mask = 64'h444444F4FFFFFFFF;
defparam \Selector25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N2
dffeas \address[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector25~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[2]~reg0 .is_wysiwyg = "true";
defparam \address[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N39
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \address[3]~reg0_q  ) + ( !state[5] ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \address[3]~reg0_q  ) + ( !state[5] ) + ( \Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!state[5]),
	.datad(!\address[3]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h00000F0F000000FF;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N21
cyclonev_lcell_comb \Selector24~0 (
// Equation(s):
// \Selector24~0_combout  = ( \address[11]~4_combout  & ( \Add1~13_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~13_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~13_sumout  & ( (!\address[8]~reg0_q  & (((!state[5] & \out_signal[2]~input_o )) # 
// (\address[11]~0_combout ))) # (\address[8]~reg0_q  & (!state[5] & ((\out_signal[2]~input_o )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~13_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\out_signal[2]~input_o ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector24~0 .extended_lut = "off";
defparam \Selector24~0 .lut_mask = 64'h00CC0ACEFFFFFFFF;
defparam \Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N23
dffeas \address[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[3]~reg0 .is_wysiwyg = "true";
defparam \address[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N42
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \address[4]~reg0_q  ) + ( !state[5] ) + ( \Add1~14  ))
// \Add1~18  = CARRY(( \address[4]~reg0_q  ) + ( !state[5] ) + ( \Add1~14  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[4]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h00003333000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N3
cyclonev_lcell_comb \Selector23~0 (
// Equation(s):
// \Selector23~0_combout  = ( \address[11]~4_combout  & ( \Add1~17_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~17_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~17_sumout  & ( (!\out_signal[2]~input_o  & (((\address[11]~0_combout  & 
// !\address[8]~reg0_q )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((\address[11]~0_combout  & !\address[8]~reg0_q )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~17_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\address[8]~reg0_q ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector23~0 .extended_lut = "off";
defparam \Selector23~0 .lut_mask = 64'h44444F44FFFFFFFF;
defparam \Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N5
dffeas \address[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector23~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[4]~reg0 .is_wysiwyg = "true";
defparam \address[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N45
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \address[5]~reg0_q  ) + ( !state[5] ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \address[5]~reg0_q  ) + ( !state[5] ) + ( \Add1~18  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!\address[5]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000333300000F0F;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N9
cyclonev_lcell_comb \Selector22~0 (
// Equation(s):
// \Selector22~0_combout  = ( \address[11]~4_combout  & ( \Add1~21_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~21_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~21_sumout  & ( (!\out_signal[2]~input_o  & (((\address[11]~0_combout  & 
// !\address[8]~reg0_q )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((\address[11]~0_combout  & !\address[8]~reg0_q )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~21_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[11]~0_combout ),
	.datad(!\address[8]~reg0_q ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector22~0 .extended_lut = "off";
defparam \Selector22~0 .lut_mask = 64'h44444F44FFFFFFFF;
defparam \Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N11
dffeas \address[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[5]~reg0 .is_wysiwyg = "true";
defparam \address[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N48
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \address[6]~reg0_q  ) + ( !state[5] ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \address[6]~reg0_q  ) + ( !state[5] ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(gnd),
	.datad(!\address[6]~reg0_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h00003333000000FF;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X15_Y4_N27
cyclonev_lcell_comb \Selector21~0 (
// Equation(s):
// \Selector21~0_combout  = ( state[5] & ( \address[8]~reg0_q  & ( \Add1~25_sumout  ) ) ) # ( !state[5] & ( \address[8]~reg0_q  & ( (\Add1~25_sumout ) # (\out_signal[2]~input_o ) ) ) ) # ( state[5] & ( !\address[8]~reg0_q  & ( ((\address[11]~0_combout  & 
// \address[11]~4_combout )) # (\Add1~25_sumout ) ) ) ) # ( !state[5] & ( !\address[8]~reg0_q  & ( (((\address[11]~0_combout  & \address[11]~4_combout )) # (\Add1~25_sumout )) # (\out_signal[2]~input_o ) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!\address[11]~0_combout ),
	.datac(!\address[11]~4_combout ),
	.datad(!\Add1~25_sumout ),
	.datae(!state[5]),
	.dataf(!\address[8]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector21~0 .extended_lut = "off";
defparam \Selector21~0 .lut_mask = 64'h57FF03FF55FF00FF;
defparam \Selector21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X15_Y4_N29
dffeas \address[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector21~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[6]~reg0 .is_wysiwyg = "true";
defparam \address[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N51
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \address[7]~reg0_q  ) + ( !state[5] ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \address[7]~reg0_q  ) + ( !state[5] ) + ( \Add1~26  ))

	.dataa(!\address[7]~reg0_q ),
	.datab(!state[5]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000333300005555;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N18
cyclonev_lcell_comb \Selector20~0 (
// Equation(s):
// \Selector20~0_combout  = ( \address[11]~4_combout  & ( \Add1~29_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~29_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~29_sumout  & ( (!\address[8]~reg0_q  & (((!state[5] & \out_signal[2]~input_o )) # 
// (\address[11]~0_combout ))) # (\address[8]~reg0_q  & (!state[5] & (\out_signal[2]~input_o ))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~29_sumout  & ( (!state[5] & \out_signal[2]~input_o ) ) ) )

	.dataa(!\address[8]~reg0_q ),
	.datab(!state[5]),
	.datac(!\out_signal[2]~input_o ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~29_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector20~0 .extended_lut = "off";
defparam \Selector20~0 .lut_mask = 64'h0C0C0CAEFFFFFFFF;
defparam \Selector20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N20
dffeas \address[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[7]~reg0 .is_wysiwyg = "true";
defparam \address[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N12
cyclonev_lcell_comb \address[11]~0 (
// Equation(s):
// \address[11]~0_combout  = ( !\address[4]~reg0_q  & ( !\address[5]~reg0_q  & ( (!\address[7]~reg0_q  & (!\address[6]~reg0_q  & !\address[3]~reg0_q )) ) ) )

	.dataa(!\address[7]~reg0_q ),
	.datab(!\address[6]~reg0_q ),
	.datac(!\address[3]~reg0_q ),
	.datad(gnd),
	.datae(!\address[4]~reg0_q ),
	.dataf(!\address[5]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~0 .extended_lut = "off";
defparam \address[11]~0 .lut_mask = 64'h8080000000000000;
defparam \address[11]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N54
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \address[8]~reg0_q  ) + ( !state[5] ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \address[8]~reg0_q  ) + ( !state[5] ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!\address[8]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000333300000F0F;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N57
cyclonev_lcell_comb \Add1~37 (
// Equation(s):
// \Add1~37_sumout  = SUM(( \address[9]~reg0_q  ) + ( !state[5] ) + ( \Add1~34  ))
// \Add1~38  = CARRY(( \address[9]~reg0_q  ) + ( !state[5] ) + ( \Add1~34  ))

	.dataa(gnd),
	.datab(!state[5]),
	.datac(!\address[9]~reg0_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~37_sumout ),
	.cout(\Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \Add1~37 .extended_lut = "off";
defparam \Add1~37 .lut_mask = 64'h0000333300000F0F;
defparam \Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N6
cyclonev_lcell_comb \Selector18~0 (
// Equation(s):
// \Selector18~0_combout  = ( \address[11]~4_combout  & ( \Add1~37_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~37_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~37_sumout  & ( (!\out_signal[2]~input_o  & (((!\address[8]~reg0_q  & 
// \address[11]~0_combout )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((!\address[8]~reg0_q  & \address[11]~0_combout )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~37_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[8]~reg0_q ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~37_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector18~0 .extended_lut = "off";
defparam \Selector18~0 .lut_mask = 64'h444444F4FFFFFFFF;
defparam \Selector18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N8
dffeas \address[9]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector18~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[9]~reg0 .is_wysiwyg = "true";
defparam \address[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N3
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( \address[8]~reg0_q  & ( \address[11]~4_combout  & ( ((\out_signal[2]~input_o  & !state[5])) # (\Add1~41_sumout ) ) ) ) # ( !\address[8]~reg0_q  & ( \address[11]~4_combout  & ( (((\out_signal[2]~input_o  & !state[5])) # 
// (\address[11]~0_combout )) # (\Add1~41_sumout ) ) ) ) # ( \address[8]~reg0_q  & ( !\address[11]~4_combout  & ( ((\out_signal[2]~input_o  & !state[5])) # (\Add1~41_sumout ) ) ) ) # ( !\address[8]~reg0_q  & ( !\address[11]~4_combout  & ( 
// ((\out_signal[2]~input_o  & !state[5])) # (\Add1~41_sumout ) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!\Add1~41_sumout ),
	.datac(!\address[11]~0_combout ),
	.datad(!state[5]),
	.datae(!\address[8]~reg0_q ),
	.dataf(!\address[11]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'h773377337F3F7733;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y3_N5
dffeas \address[10]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[10]~reg0 .is_wysiwyg = "true";
defparam \address[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N42
cyclonev_lcell_comb \address[11]~3 (
// Equation(s):
// \address[11]~3_combout  = ( !\address[9]~reg0_q  & ( !\address[21]~reg0_q  & ( (!\address[10]~reg0_q  & (!\address[20]~reg0_q  & (!\address[22]~reg0_q  & !\address[19]~reg0_q ))) ) ) )

	.dataa(!\address[10]~reg0_q ),
	.datab(!\address[20]~reg0_q ),
	.datac(!\address[22]~reg0_q ),
	.datad(!\address[19]~reg0_q ),
	.datae(!\address[9]~reg0_q ),
	.dataf(!\address[21]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~3 .extended_lut = "off";
defparam \address[11]~3 .lut_mask = 64'h8000000000000000;
defparam \address[11]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N18
cyclonev_lcell_comb \address[11]~1 (
// Equation(s):
// \address[11]~1_combout  = ( !\address[0]~reg0_q  & ( !\address[1]~reg0_q  & ( (!\address[15]~reg0_q  & (!\address[18]~reg0_q  & !\address[17]~reg0_q )) ) ) )

	.dataa(!\address[15]~reg0_q ),
	.datab(gnd),
	.datac(!\address[18]~reg0_q ),
	.datad(!\address[17]~reg0_q ),
	.datae(!\address[0]~reg0_q ),
	.dataf(!\address[1]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~1 .extended_lut = "off";
defparam \address[11]~1 .lut_mask = 64'hA000000000000000;
defparam \address[11]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N36
cyclonev_lcell_comb \address[11]~2 (
// Equation(s):
// \address[11]~2_combout  = ( !\address[11]~reg0_q  & ( !\address[12]~reg0_q  & ( (!\address[13]~reg0_q  & (!\address[14]~reg0_q  & !state[5])) ) ) )

	.dataa(gnd),
	.datab(!\address[13]~reg0_q ),
	.datac(!\address[14]~reg0_q ),
	.datad(!state[5]),
	.datae(!\address[11]~reg0_q ),
	.dataf(!\address[12]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~2 .extended_lut = "off";
defparam \address[11]~2 .lut_mask = 64'hC000000000000000;
defparam \address[11]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y3_N12
cyclonev_lcell_comb \address[11]~4 (
// Equation(s):
// \address[11]~4_combout  = ( \address[11]~2_combout  & ( !\address[16]~reg0_q  & ( (\address[11]~3_combout  & (\address[11]~1_combout  & !\address[2]~reg0_q )) ) ) )

	.dataa(gnd),
	.datab(!\address[11]~3_combout ),
	.datac(!\address[11]~1_combout ),
	.datad(!\address[2]~reg0_q ),
	.datae(!\address[11]~2_combout ),
	.dataf(!\address[16]~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\address[11]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \address[11]~4 .extended_lut = "off";
defparam \address[11]~4 .lut_mask = 64'h0000030000000000;
defparam \address[11]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y4_N24
cyclonev_lcell_comb \Selector19~0 (
// Equation(s):
// \Selector19~0_combout  = ( \address[8]~reg0_q  & ( \Add1~33_sumout  ) ) # ( !\address[8]~reg0_q  & ( \Add1~33_sumout  ) ) # ( \address[8]~reg0_q  & ( !\Add1~33_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) ) # ( !\address[8]~reg0_q  & ( 
// !\Add1~33_sumout  & ( (!\out_signal[2]~input_o  & (((\address[11]~4_combout  & \address[11]~0_combout )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((\address[11]~4_combout  & \address[11]~0_combout )))) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[11]~4_combout ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[8]~reg0_q ),
	.dataf(!\Add1~33_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector19~0 .extended_lut = "off";
defparam \Selector19~0 .lut_mask = 64'h444F4444FFFFFFFF;
defparam \Selector19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y4_N26
dffeas \address[8]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector19~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[8]~reg0 .is_wysiwyg = "true";
defparam \address[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N21
cyclonev_lcell_comb \Selector27~0 (
// Equation(s):
// \Selector27~0_combout  = ( \address[11]~4_combout  & ( \Add1~1_sumout  ) ) # ( !\address[11]~4_combout  & ( \Add1~1_sumout  ) ) # ( \address[11]~4_combout  & ( !\Add1~1_sumout  & ( (!\out_signal[2]~input_o  & (((!\address[8]~reg0_q  & 
// \address[11]~0_combout )))) # (\out_signal[2]~input_o  & ((!state[5]) # ((!\address[8]~reg0_q  & \address[11]~0_combout )))) ) ) ) # ( !\address[11]~4_combout  & ( !\Add1~1_sumout  & ( (\out_signal[2]~input_o  & !state[5]) ) ) )

	.dataa(!\out_signal[2]~input_o ),
	.datab(!state[5]),
	.datac(!\address[8]~reg0_q ),
	.datad(!\address[11]~0_combout ),
	.datae(!\address[11]~4_combout ),
	.dataf(!\Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector27~0 .extended_lut = "off";
defparam \Selector27~0 .lut_mask = 64'h444444F4FFFFFFFF;
defparam \Selector27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y4_N23
dffeas \address[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector27~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\address[11]~5_combout ),
	.sload(gnd),
	.ena(\address[11]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\address[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \address[0]~reg0 .is_wysiwyg = "true";
defparam \address[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \in_data[0]~input (
	.i(in_data[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[0]~input_o ));
// synopsys translate_off
defparam \in_data[0]~input .bus_hold = "false";
defparam \in_data[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \in_data[24]~input (
	.i(in_data[24]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[24]~input_o ));
// synopsys translate_off
defparam \in_data[24]~input .bus_hold = "false";
defparam \in_data[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N12
cyclonev_lcell_comb \Selector35~0 (
// Equation(s):
// \Selector35~0_combout  = ( \in_data[24]~input_o  & ( state[4] & ( (!\out_signal[1]~input_o ) # (\in_data[0]~input_o ) ) ) ) # ( !\in_data[24]~input_o  & ( state[4] & ( (\out_signal[1]~input_o  & \in_data[0]~input_o ) ) ) ) # ( \in_data[24]~input_o  & ( 
// !state[4] & ( (\in_data[0]~input_o ) # (\out_signal[1]~input_o ) ) ) ) # ( !\in_data[24]~input_o  & ( !state[4] & ( (!\out_signal[1]~input_o  & \in_data[0]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\out_signal[1]~input_o ),
	.datac(!\in_data[0]~input_o ),
	.datad(gnd),
	.datae(!\in_data[24]~input_o ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector35~0 .extended_lut = "off";
defparam \Selector35~0 .lut_mask = 64'h0C0C3F3F0303CFCF;
defparam \Selector35~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y4_N36
cyclonev_lcell_comb \out_data[2]~0 (
// Equation(s):
// \out_data[2]~0_combout  = ( state[4] & ( state[2] & ( (!state[1] & (!state[0] & (!state[3] & !state[5]))) ) ) ) # ( !state[4] & ( state[2] & ( (!state[1] & (!state[0] & (state[3] & !state[5]))) ) ) )

	.dataa(!state[1]),
	.datab(!state[0]),
	.datac(!state[3]),
	.datad(!state[5]),
	.datae(!state[4]),
	.dataf(!state[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\out_data[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \out_data[2]~0 .extended_lut = "off";
defparam \out_data[2]~0 .lut_mask = 64'h0000000008008000;
defparam \out_data[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N13
dffeas \out_data[0]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector35~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[0]~reg0 .is_wysiwyg = "true";
defparam \out_data[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N92
cyclonev_io_ibuf \in_data[25]~input (
	.i(in_data[25]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[25]~input_o ));
// synopsys translate_off
defparam \in_data[25]~input .bus_hold = "false";
defparam \in_data[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \in_data[1]~input (
	.i(in_data[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[1]~input_o ));
// synopsys translate_off
defparam \in_data[1]~input .bus_hold = "false";
defparam \in_data[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N21
cyclonev_lcell_comb \Selector34~0 (
// Equation(s):
// \Selector34~0_combout  = ( state[4] & ( (!\out_signal[1]~input_o  & (\in_data[25]~input_o )) # (\out_signal[1]~input_o  & ((\in_data[1]~input_o ))) ) ) # ( !state[4] & ( (!\out_signal[1]~input_o  & ((\in_data[1]~input_o ))) # (\out_signal[1]~input_o  & 
// (\in_data[25]~input_o )) ) )

	.dataa(!\in_data[25]~input_o ),
	.datab(!\in_data[1]~input_o ),
	.datac(!\out_signal[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector34~0 .extended_lut = "off";
defparam \Selector34~0 .lut_mask = 64'h3535353553535353;
defparam \Selector34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N22
dffeas \out_data[1]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector34~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[1]~reg0 .is_wysiwyg = "true";
defparam \out_data[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X28_Y81_N18
cyclonev_io_ibuf \in_data[26]~input (
	.i(in_data[26]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[26]~input_o ));
// synopsys translate_off
defparam \in_data[26]~input .bus_hold = "false";
defparam \in_data[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \in_data[2]~input (
	.i(in_data[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[2]~input_o ));
// synopsys translate_off
defparam \in_data[2]~input .bus_hold = "false";
defparam \in_data[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N39
cyclonev_lcell_comb \Selector33~0 (
// Equation(s):
// \Selector33~0_combout  = ( state[4] & ( (!\out_signal[1]~input_o  & (\in_data[26]~input_o )) # (\out_signal[1]~input_o  & ((\in_data[2]~input_o ))) ) ) # ( !state[4] & ( (!\out_signal[1]~input_o  & ((\in_data[2]~input_o ))) # (\out_signal[1]~input_o  & 
// (\in_data[26]~input_o )) ) )

	.dataa(!\in_data[26]~input_o ),
	.datab(gnd),
	.datac(!\out_signal[1]~input_o ),
	.datad(!\in_data[2]~input_o ),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector33~0 .extended_lut = "off";
defparam \Selector33~0 .lut_mask = 64'h05F505F5505F505F;
defparam \Selector33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N40
dffeas \out_data[2]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector33~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[2]~reg0 .is_wysiwyg = "true";
defparam \out_data[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \in_data[27]~input (
	.i(in_data[27]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[27]~input_o ));
// synopsys translate_off
defparam \in_data[27]~input .bus_hold = "false";
defparam \in_data[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \in_data[3]~input (
	.i(in_data[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[3]~input_o ));
// synopsys translate_off
defparam \in_data[3]~input .bus_hold = "false";
defparam \in_data[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N45
cyclonev_lcell_comb \Selector32~0 (
// Equation(s):
// \Selector32~0_combout  = ( state[4] & ( (!\out_signal[1]~input_o  & (\in_data[27]~input_o )) # (\out_signal[1]~input_o  & ((\in_data[3]~input_o ))) ) ) # ( !state[4] & ( (!\out_signal[1]~input_o  & ((\in_data[3]~input_o ))) # (\out_signal[1]~input_o  & 
// (\in_data[27]~input_o )) ) )

	.dataa(!\in_data[27]~input_o ),
	.datab(!\in_data[3]~input_o ),
	.datac(!\out_signal[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector32~0 .extended_lut = "off";
defparam \Selector32~0 .lut_mask = 64'h3535353553535353;
defparam \Selector32~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N46
dffeas \out_data[3]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector32~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[3]~reg0 .is_wysiwyg = "true";
defparam \out_data[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \in_data[4]~input (
	.i(in_data[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[4]~input_o ));
// synopsys translate_off
defparam \in_data[4]~input .bus_hold = "false";
defparam \in_data[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \in_data[28]~input (
	.i(in_data[28]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[28]~input_o ));
// synopsys translate_off
defparam \in_data[28]~input .bus_hold = "false";
defparam \in_data[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N48
cyclonev_lcell_comb \Selector31~0 (
// Equation(s):
// \Selector31~0_combout  = ( \in_data[28]~input_o  & ( state[4] & ( (!\out_signal[1]~input_o ) # (\in_data[4]~input_o ) ) ) ) # ( !\in_data[28]~input_o  & ( state[4] & ( (\out_signal[1]~input_o  & \in_data[4]~input_o ) ) ) ) # ( \in_data[28]~input_o  & ( 
// !state[4] & ( (\in_data[4]~input_o ) # (\out_signal[1]~input_o ) ) ) ) # ( !\in_data[28]~input_o  & ( !state[4] & ( (!\out_signal[1]~input_o  & \in_data[4]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\out_signal[1]~input_o ),
	.datac(!\in_data[4]~input_o ),
	.datad(gnd),
	.datae(!\in_data[28]~input_o ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector31~0 .extended_lut = "off";
defparam \Selector31~0 .lut_mask = 64'h0C0C3F3F0303CFCF;
defparam \Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N49
dffeas \out_data[4]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector31~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[4]~reg0 .is_wysiwyg = "true";
defparam \out_data[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \in_data[5]~input (
	.i(in_data[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[5]~input_o ));
// synopsys translate_off
defparam \in_data[5]~input .bus_hold = "false";
defparam \in_data[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N1
cyclonev_io_ibuf \in_data[29]~input (
	.i(in_data[29]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[29]~input_o ));
// synopsys translate_off
defparam \in_data[29]~input .bus_hold = "false";
defparam \in_data[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N9
cyclonev_lcell_comb \Selector30~0 (
// Equation(s):
// \Selector30~0_combout  = ( state[4] & ( (!\out_signal[1]~input_o  & ((\in_data[29]~input_o ))) # (\out_signal[1]~input_o  & (\in_data[5]~input_o )) ) ) # ( !state[4] & ( (!\out_signal[1]~input_o  & (\in_data[5]~input_o )) # (\out_signal[1]~input_o  & 
// ((\in_data[29]~input_o ))) ) )

	.dataa(!\in_data[5]~input_o ),
	.datab(!\in_data[29]~input_o ),
	.datac(!\out_signal[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector30~0 .extended_lut = "off";
defparam \Selector30~0 .lut_mask = 64'h5353535335353535;
defparam \Selector30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N10
dffeas \out_data[5]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector30~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[5]~reg0 .is_wysiwyg = "true";
defparam \out_data[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \in_data[6]~input (
	.i(in_data[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[6]~input_o ));
// synopsys translate_off
defparam \in_data[6]~input .bus_hold = "false";
defparam \in_data[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \in_data[30]~input (
	.i(in_data[30]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[30]~input_o ));
// synopsys translate_off
defparam \in_data[30]~input .bus_hold = "false";
defparam \in_data[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N24
cyclonev_lcell_comb \Selector29~0 (
// Equation(s):
// \Selector29~0_combout  = ( \in_data[30]~input_o  & ( state[4] & ( (!\out_signal[1]~input_o ) # (\in_data[6]~input_o ) ) ) ) # ( !\in_data[30]~input_o  & ( state[4] & ( (\out_signal[1]~input_o  & \in_data[6]~input_o ) ) ) ) # ( \in_data[30]~input_o  & ( 
// !state[4] & ( (\in_data[6]~input_o ) # (\out_signal[1]~input_o ) ) ) ) # ( !\in_data[30]~input_o  & ( !state[4] & ( (!\out_signal[1]~input_o  & \in_data[6]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\out_signal[1]~input_o ),
	.datac(!\in_data[6]~input_o ),
	.datad(gnd),
	.datae(!\in_data[30]~input_o ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector29~0 .extended_lut = "off";
defparam \Selector29~0 .lut_mask = 64'h0C0C3F3F0303CFCF;
defparam \Selector29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N25
dffeas \out_data[6]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector29~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[6]~reg0 .is_wysiwyg = "true";
defparam \out_data[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \in_data[7]~input (
	.i(in_data[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[7]~input_o ));
// synopsys translate_off
defparam \in_data[7]~input .bus_hold = "false";
defparam \in_data[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \in_data[31]~input (
	.i(in_data[31]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[31]~input_o ));
// synopsys translate_off
defparam \in_data[31]~input .bus_hold = "false";
defparam \in_data[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X27_Y4_N54
cyclonev_lcell_comb \Selector28~0 (
// Equation(s):
// \Selector28~0_combout  = ( \in_data[31]~input_o  & ( state[4] & ( (!\out_signal[1]~input_o ) # (\in_data[7]~input_o ) ) ) ) # ( !\in_data[31]~input_o  & ( state[4] & ( (\out_signal[1]~input_o  & \in_data[7]~input_o ) ) ) ) # ( \in_data[31]~input_o  & ( 
// !state[4] & ( (\in_data[7]~input_o ) # (\out_signal[1]~input_o ) ) ) ) # ( !\in_data[31]~input_o  & ( !state[4] & ( (!\out_signal[1]~input_o  & \in_data[7]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\out_signal[1]~input_o ),
	.datac(gnd),
	.datad(!\in_data[7]~input_o ),
	.datae(!\in_data[31]~input_o ),
	.dataf(!state[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector28~0 .extended_lut = "off";
defparam \Selector28~0 .lut_mask = 64'h00CC33FF0033CCFF;
defparam \Selector28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y4_N55
dffeas \out_data[7]~reg0 (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\Selector28~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\out_data[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\out_data[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \out_data[7]~reg0 .is_wysiwyg = "true";
defparam \out_data[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X89_Y6_N21
cyclonev_io_ibuf \in_data[8]~input (
	.i(in_data[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[8]~input_o ));
// synopsys translate_off
defparam \in_data[8]~input .bus_hold = "false";
defparam \in_data[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y81_N1
cyclonev_io_ibuf \in_data[9]~input (
	.i(in_data[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[9]~input_o ));
// synopsys translate_off
defparam \in_data[9]~input .bus_hold = "false";
defparam \in_data[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y81_N35
cyclonev_io_ibuf \in_data[10]~input (
	.i(in_data[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[10]~input_o ));
// synopsys translate_off
defparam \in_data[10]~input .bus_hold = "false";
defparam \in_data[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X30_Y81_N1
cyclonev_io_ibuf \in_data[11]~input (
	.i(in_data[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[11]~input_o ));
// synopsys translate_off
defparam \in_data[11]~input .bus_hold = "false";
defparam \in_data[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y81_N41
cyclonev_io_ibuf \in_data[12]~input (
	.i(in_data[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[12]~input_o ));
// synopsys translate_off
defparam \in_data[12]~input .bus_hold = "false";
defparam \in_data[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X84_Y81_N1
cyclonev_io_ibuf \in_data[13]~input (
	.i(in_data[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[13]~input_o ));
// synopsys translate_off
defparam \in_data[13]~input .bus_hold = "false";
defparam \in_data[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X38_Y81_N18
cyclonev_io_ibuf \in_data[14]~input (
	.i(in_data[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[14]~input_o ));
// synopsys translate_off
defparam \in_data[14]~input .bus_hold = "false";
defparam \in_data[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X50_Y81_N92
cyclonev_io_ibuf \in_data[15]~input (
	.i(in_data[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[15]~input_o ));
// synopsys translate_off
defparam \in_data[15]~input .bus_hold = "false";
defparam \in_data[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \in_data[16]~input (
	.i(in_data[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[16]~input_o ));
// synopsys translate_off
defparam \in_data[16]~input .bus_hold = "false";
defparam \in_data[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X32_Y81_N52
cyclonev_io_ibuf \in_data[17]~input (
	.i(in_data[17]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[17]~input_o ));
// synopsys translate_off
defparam \in_data[17]~input .bus_hold = "false";
defparam \in_data[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N55
cyclonev_io_ibuf \in_data[18]~input (
	.i(in_data[18]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[18]~input_o ));
// synopsys translate_off
defparam \in_data[18]~input .bus_hold = "false";
defparam \in_data[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y35_N95
cyclonev_io_ibuf \in_data[19]~input (
	.i(in_data[19]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[19]~input_o ));
// synopsys translate_off
defparam \in_data[19]~input .bus_hold = "false";
defparam \in_data[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \in_data[20]~input (
	.i(in_data[20]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[20]~input_o ));
// synopsys translate_off
defparam \in_data[20]~input .bus_hold = "false";
defparam \in_data[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \in_data[21]~input (
	.i(in_data[21]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[21]~input_o ));
// synopsys translate_off
defparam \in_data[21]~input .bus_hold = "false";
defparam \in_data[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X76_Y81_N1
cyclonev_io_ibuf \in_data[22]~input (
	.i(in_data[22]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[22]~input_o ));
// synopsys translate_off
defparam \in_data[22]~input .bus_hold = "false";
defparam \in_data[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \in_data[23]~input (
	.i(in_data[23]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\in_data[23]~input_o ));
// synopsys translate_off
defparam \in_data[23]~input .bus_hold = "false";
defparam \in_data[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X40_Y80_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
