// Seed: 1362409797
module module_0 (
    input  wire  id_0,
    input  wand  id_1,
    input  tri0  id_2,
    input  uwire id_3
    , id_7,
    output tri1  id_4,
    output tri   id_5
);
  supply0 id_8 = id_7;
  assign id_5 = id_3 & id_8;
endmodule
macromodule module_1 (
    input wire id_0,
    input wand id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output tri0 id_7,
    output logic id_8,
    output wor id_9
);
  always id_8 <= 1'b0;
  module_0(
      id_2, id_6, id_5, id_1, id_9, id_3
  );
endmodule
