Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1.2 (win64) Build 5164865 Thu Sep  5 14:37:11 MDT 2024
| Date         : Sat Nov  8 19:55:02 2025
| Host         : EggRoll running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_core_timing_summary_routed.rpt -pb riscv_core_timing_summary_routed.pb -rpx riscv_core_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_core
| Device       : 7a100t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            6           
TIMING-18  Warning   Missing input or output delay                           197         
TIMING-20  Warning   Non-clocked latch                                       1000        
XDCC-7     Warning   Scoped Clock constraint overwritten on the same source  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (232168)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (18022)
5. checking no_input_delay (95)
6. checking no_output_delay (99)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (11)

1. checking no_clock (232168)
-----------------------------
 There are 63 register/latch pins with no clock driven by root clock pin: nib_hold_req_i (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_csr_dma/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_csr_dma/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: u_csr_dma/FSM_sequential_state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_csr_dma/sparse_store_done_reg/Q (HIGH)

 There are 1048 register/latch pins with no clock driven by root clock pin: u_sparse_buf/data_ready_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: u_vex/cal_stationary_done_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/compute_row_data_num_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/compute_row_data_num_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/compute_row_data_num_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/compute_row_data_num_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/compute_row_data_num_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[0][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[0][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[0][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[0][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[3][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[3][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[3][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[3][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[4][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[4][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[4][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[4][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[5][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[5][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[5][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[5][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[6][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[6][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[6][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[6][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[7][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[7][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[7][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/compute_rows_id_reg[7][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[0][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[0][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[0][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[0][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[3][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[3][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[3][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[3][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[4][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[4][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[4][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[4][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[5][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[5][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[5][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[5][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[6][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[6][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[6][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[6][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[7][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[7][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[7][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/extra_rows_id_reg[7][3]/Q (HIGH)

 There are 74 register/latch pins with no clock driven by root clock pin: u_vex/index_ready_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/load_index_count_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/load_index_count_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/load_index_count_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/load_index_count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vex/load_matrix_num_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vex/load_matrix_num_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vex/load_matrix_num_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vex/load_matrix_num_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vex/load_matrix_num_reg[4]/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u_vex/load_row_index_r_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/next_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/next_state_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[0]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[10]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[11]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[12]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[13]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[14]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[15]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[1]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[2]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[3]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[4]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[5]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[6]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[7]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[8]/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: u_vex/row_index_dense_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[12]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[13]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[14]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[15]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[2]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[4]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[5]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[6]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[7]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[8]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_vex/row_index_r_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/row_index_ready_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[0][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[0][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[0][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[0][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[1][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[1][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[1][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[1][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[2][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[2][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[2][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[2][3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[3][0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[3][1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[3][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vex/sorted_top_rows_reg[3][3]/Q (HIGH)

 There are 7688 register/latch pins with no clock driven by root clock pin: u_vex/spmm_compute_done_r_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[0][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[10][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[11][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[12][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[13][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[14][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[15][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[1][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[2][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[3][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[4][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[5][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[6][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[7][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[8][9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_vex/spmm_total_index_buf_reg[9][9]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_vex/state_reg[0]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u_vex/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vid/compute_cnt_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vid/compute_cnt_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vid/compute_cnt_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vid/compute_cnt_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vid/compute_cnt_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/compute_done_r_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: u_vid/compute_load_done_reg/Q (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: u_vid/compute_load_extra_reg/Q (HIGH)

 There are 137 register/latch pins with no clock driven by root clock pin: u_vid/compute_load_stationary_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/compute_valid_reg_P/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: u_vid/dense_buf_write_addr_o_reg[0]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: u_vid/dense_buf_write_addr_o_reg[1]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: u_vid/dense_buf_write_addr_o_reg[2]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: u_vid/dense_buf_write_addr_o_reg[3]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: u_vid/dense_buf_write_addr_o_reg[4]/Q (HIGH)

 There are 7680 register/latch pins with no clock driven by root clock pin: u_vid/dense_buf_write_addr_o_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vid/dma_instr_valid_o_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/extra_load_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/extra_load_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/extra_load_count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vid/extra_load_valid_reg/Q (HIGH)

 There are 7686 register/latch pins with no clock driven by root clock pin: u_vid/funct3_reg[0]/Q (HIGH)

 There are 7686 register/latch pins with no clock driven by root clock pin: u_vid/funct3_reg[1]/Q (HIGH)

 There are 7686 register/latch pins with no clock driven by root clock pin: u_vid/funct3_reg[2]/Q (HIGH)

 There are 8920 register/latch pins with no clock driven by root clock pin: u_vid/funct6_reg[0]/Q (HIGH)

 There are 8920 register/latch pins with no clock driven by root clock pin: u_vid/funct6_reg[1]/Q (HIGH)

 There are 8918 register/latch pins with no clock driven by root clock pin: u_vid/funct6_reg[2]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/funct6_reg[3]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/funct6_reg[4]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/funct6_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vid/load_index_ready_r_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vid/load_vector_count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vid/load_vector_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/nib_hold_req_r_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/number_rows_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/number_rows_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/number_rows_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/number_rows_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/number_rows_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u_vid/number_rows_reg[5]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[0]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[1]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[2]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[3]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[4]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[5]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/opcode_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_vid/scalar_operand_ready_reg/Q (HIGH)

 There are 1174 register/latch pins with no clock driven by root clock pin: u_vid/sparse_load_reg/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/state_reg[0]/Q (HIGH)

 There are 8921 register/latch pins with no clock driven by root clock pin: u_vid/state_reg[1]/Q (HIGH)

 There are 7682 register/latch pins with no clock driven by root clock pin: u_vlsu/FSM_onehot_current_state_reg[2]/Q (HIGH)

 There are 7682 register/latch pins with no clock driven by root clock pin: u_vlsu/FSM_onehot_current_state_reg[6]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (18022)
----------------------------------------------------
 There are 18022 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (95)
-------------------------------
 There are 95 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (99)
--------------------------------
 There are 99 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (11)
-----------------------------
 There are 11 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.969        0.000                      0                 9304        0.109        0.000                      0                 9304        7.000        0.000                       0                  4777  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
clk_main                {0.000 10.000}     20.000          50.000          
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_main                                                                                                                                                                  7.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.969        0.000                      0                 9304        0.109        0.000                      0                 9304        9.500        0.000                       0                  4773  
  clkfbout_clk_wiz_0_1                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_main
  To Clock:  clk_main

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_main
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.109ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.969ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][8][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.754ns  (logic 3.305ns (20.978%)  route 12.449ns (79.022%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.118    13.411    u_vrf/vd_data[31]
    SLICE_X44Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X44Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][8][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X44Y52         FDCE (Setup_fdce_C_D)       -0.081    17.380    u_vrf/vrf_banks_reg[0][8][31]
  -------------------------------------------------------------------
                         required time                         17.380    
                         arrival time                         -13.411    
  -------------------------------------------------------------------
                         slack                                  3.969    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.726ns  (logic 3.305ns (21.016%)  route 12.421ns (78.984%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.090    13.384    u_vrf/vd_data[31]
    SLICE_X43Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X43Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][0][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X43Y56         FDCE (Setup_fdce_C_D)       -0.059    17.402    u_vrf/vrf_banks_reg[0][0][31]
  -------------------------------------------------------------------
                         required time                         17.402    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.021ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][9][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.711ns  (logic 3.305ns (21.036%)  route 12.406ns (78.964%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.075    13.368    u_vrf/vd_data[31]
    SLICE_X40Y53         FDCE                                         r  u_vrf/vrf_banks_reg[0][9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.269    18.025    u_vrf/clk_out1
    SLICE_X40Y53         FDCE                                         r  u_vrf/vrf_banks_reg[0][9][31]/C
                         clock pessimism             -0.460    17.565    
                         clock uncertainty           -0.103    17.462    
    SLICE_X40Y53         FDCE (Setup_fdce_C_D)       -0.073    17.389    u_vrf/vrf_banks_reg[0][9][31]
  -------------------------------------------------------------------
                         required time                         17.389    
                         arrival time                         -13.368    
  -------------------------------------------------------------------
                         slack                                  4.021    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.709ns  (logic 3.305ns (21.039%)  route 12.404ns (78.961%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.073    13.366    u_vrf/vd_data[31]
    SLICE_X40Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.269    18.025    u_vrf/clk_out1
    SLICE_X40Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][1][31]/C
                         clock pessimism             -0.460    17.565    
                         clock uncertainty           -0.103    17.462    
    SLICE_X40Y55         FDCE (Setup_fdce_C_D)       -0.059    17.403    u_vrf/vrf_banks_reg[0][1][31]
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                         -13.366    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.055ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 3.305ns (21.064%)  route 12.386ns (78.936%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.054    13.348    u_vrf/vd_data[31]
    SLICE_X43Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X43Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][7][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X43Y55         FDCE (Setup_fdce_C_D)       -0.059    17.402    u_vrf/vrf_banks_reg[0][7][31]
  -------------------------------------------------------------------
                         required time                         17.402    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                  4.055    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][6][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.691ns  (logic 3.305ns (21.064%)  route 12.386ns (78.936%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.054    13.348    u_vrf/vd_data[31]
    SLICE_X42Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X42Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][6][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X42Y55         FDCE (Setup_fdce_C_D)       -0.027    17.434    u_vrf/vrf_banks_reg[0][6][31]
  -------------------------------------------------------------------
                         required time                         17.434    
                         arrival time                         -13.348    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.096ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][4][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.661ns  (logic 3.305ns (21.103%)  route 12.356ns (78.897%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.025    13.318    u_vrf/vd_data[31]
    SLICE_X43Y54         FDCE                                         r  u_vrf/vrf_banks_reg[0][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X43Y54         FDCE                                         r  u_vrf/vrf_banks_reg[0][4][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X43Y54         FDCE (Setup_fdce_C_D)       -0.047    17.414    u_vrf/vrf_banks_reg[0][4][31]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -13.318    
  -------------------------------------------------------------------
                         slack                                  4.096    

Slack (MET) :             4.104ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][10][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.667ns  (logic 3.305ns (21.095%)  route 12.362ns (78.905%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.031    13.324    u_vrf/vd_data[31]
    SLICE_X42Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X42Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][10][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X42Y52         FDCE (Setup_fdce_C_D)       -0.033    17.428    u_vrf/vrf_banks_reg[0][10][31]
  -------------------------------------------------------------------
                         required time                         17.428    
                         arrival time                         -13.324    
  -------------------------------------------------------------------
                         slack                                  4.104    

Slack (MET) :             4.131ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][3][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.615ns  (logic 3.305ns (21.166%)  route 12.310ns (78.834%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.975ns = ( 18.025 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          0.979    13.272    u_vrf/vd_data[31]
    SLICE_X41Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.269    18.025    u_vrf/clk_out1
    SLICE_X41Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][3][31]/C
                         clock pessimism             -0.460    17.565    
                         clock uncertainty           -0.103    17.462    
    SLICE_X41Y55         FDCE (Setup_fdce_C_D)       -0.059    17.403    u_vrf/vrf_banks_reg[0][3][31]
  -------------------------------------------------------------------
                         required time                         17.403    
                         arrival time                         -13.272    
  -------------------------------------------------------------------
                         slack                                  4.131    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 u_vid/state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vrf/vrf_banks_reg[0][2][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        15.596ns  (logic 3.305ns (21.192%)  route 12.291ns (78.808%))
  Logic Levels:           15  (CARRY4=4 LUT2=2 LUT4=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.976ns = ( 18.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.343ns
    Clock Pessimism Removal (CPR):    -0.460ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.367    -2.343    u_vid/clk_out1
    SLICE_X52Y58         FDCE                                         r  u_vid/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y58         FDCE (Prop_fdce_C_Q)         0.348    -1.995 r  u_vid/state_reg[1]/Q
                         net (fo=59, routed)          0.597    -1.398    u_vid/state_1[1]
    SLICE_X48Y56         LUT6 (Prop_lut6_I5_O)        0.242    -1.156 r  u_vid/vs1_data_reg[15][7]_i_3/O
                         net (fo=131, routed)         0.802    -0.353    u_vex/lane_gen_0[0].lane_inst/id_vrf_load_o
    SLICE_X55Y72         LUT6 (Prop_lut6_I0_O)        0.105    -0.248 r  u_vex/lane_gen_0[0].lane_inst/spmm_compute_indice_base[6]_i_5/O
                         net (fo=5, routed)           1.130     0.882    u_vid/spmm_compute_indice_ptr1344_out
    SLICE_X43Y52         LUT2 (Prop_lut2_I1_O)        0.105     0.987 r  u_vid/tmp_reg[0][7]_i_65/O
                         net (fo=120, routed)         2.183     3.170    u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][7]_i_51_1
    SLICE_X59Y85         LUT6 (Prop_lut6_I0_O)        0.105     3.275 r  u_vex/lane_gen_0[0].lane_inst/tmp_reg[0][3]_i_36/O
                         net (fo=144, routed)         2.159     5.435    u_vid/tmp_reg[0][7]_i_54
    SLICE_X30Y41         LUT4 (Prop_lut4_I1_O)        0.106     5.541 r  u_vid/tmp_reg[3][3]_i_38/O
                         net (fo=4, routed)           0.696     6.237    u_vid/state_reg[0]_175
    SLICE_X29Y41         LUT5 (Prop_lut5_I3_O)        0.292     6.529 r  u_vid/tmp_reg[3][3]_i_20/O
                         net (fo=1, routed)           0.478     7.007    u_vex/lane_gen_0[3].lane_inst/mem_reg[0][24]_i_3[1]
    SLICE_X28Y41         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.487     7.494 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.494    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][3]_i_11_n_9
    SLICE_X28Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     7.694 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_21/O[2]
                         net (fo=3, routed)           0.715     8.409    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_46_0[0]
    SLICE_X27Y43         LUT2 (Prop_lut2_I0_O)        0.253     8.662 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20/O
                         net (fo=1, routed)           0.490     9.152    u_vex/lane_gen_0[3].lane_inst/tmp_reg[3][7]_i_20_n_9
    SLICE_X28Y43         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.318     9.470 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11/CO[3]
                         net (fo=1, routed)           0.000     9.470    u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_11_n_9
    SLICE_X28Y44         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     9.650 r  u_vex/lane_gen_0[3].lane_inst/tmp_reg_reg[3][7]_i_10/O[0]
                         net (fo=2, routed)           0.550    10.200    u_vid/tmp_reg_reg[3][7]_0[0]
    SLICE_X27Y40         LUT6 (Prop_lut6_I2_O)        0.249    10.449 r  u_vid/mem_reg[0][31]_i_3/O
                         net (fo=2, routed)           0.828    11.277    u_vid/u_vex/pe_out[3][7]
    SLICE_X50Y36         LUT6 (Prop_lut6_I0_O)        0.105    11.382 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_22/O
                         net (fo=2, routed)           0.358    11.741    u_vid/nib_ex_data_o_OBUF[31]_inst_i_22_n_9
    SLICE_X50Y34         LUT6 (Prop_lut6_I1_O)        0.105    11.846 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    12.188    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    12.293 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          0.959    13.253    u_vrf/vd_data[31]
    SLICE_X44Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    W19                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837    20.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    21.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    15.309 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    16.679    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    16.756 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    18.024    u_vrf/clk_out1
    SLICE_X44Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][2][31]/C
                         clock pessimism             -0.460    17.564    
                         clock uncertainty           -0.103    17.461    
    SLICE_X44Y56         FDCE (Setup_fdce_C_D)       -0.047    17.414    u_vrf/vrf_banks_reg[0][2][31]
  -------------------------------------------------------------------
                         required time                         17.414    
                         arrival time                         -13.253    
  -------------------------------------------------------------------
                         slack                                  4.162    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 u_vlsu/data_rdata_r_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vlsu/tr/temp_reg_reg[15][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.317%)  route 0.285ns (57.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.235ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.629    -0.468    u_vlsu/clk_out1
    SLICE_X56Y43         FDCE                                         r  u_vlsu/data_rdata_r_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y43         FDCE (Prop_fdce_C_Q)         0.164    -0.304 r  u_vlsu/data_rdata_r_reg[28]/Q
                         net (fo=4, routed)           0.285    -0.019    u_vlsu/tr/temp_reg_reg[15][7]_0[28]
    SLICE_X50Y40         LUT6 (Prop_lut6_I4_O)        0.045     0.026 r  u_vlsu/tr/temp_reg[15][4]_i_1/O
                         net (fo=1, routed)           0.000     0.026    u_vlsu/tr/temp_reg[15][4]_i_1_n_9
    SLICE_X50Y40         FDCE                                         r  u_vlsu/tr/temp_reg_reg[15][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.902    -0.235    u_vlsu/tr/clk_out1
    SLICE_X50Y40         FDCE                                         r  u_vlsu/tr/temp_reg_reg[15][4]/C
                         clock pessimism              0.031    -0.204    
    SLICE_X50Y40         FDCE (Hold_fdce_C_D)         0.121    -0.083    u_vlsu/tr/temp_reg_reg[15][4]
  -------------------------------------------------------------------
                         required time                          0.083    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_vex/spmm_row_index_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_total_index_buf_reg[4][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.141ns (30.770%)  route 0.317ns (69.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.565    -0.533    u_vex/I57
    SLICE_X39Y91         FDCE                                         r  u_vex/spmm_row_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  u_vex/spmm_row_index_reg[9]/Q
                         net (fo=17, routed)          0.317    -0.074    u_vex/spmm_row_index[9]
    SLICE_X43Y100        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.834    -0.302    u_vex/I57
    SLICE_X43Y100        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][9]/C
                         clock pessimism              0.040    -0.263    
    SLICE_X43Y100        FDCE (Hold_fdce_C_D)         0.066    -0.197    u_vex/spmm_total_index_buf_reg[4][9]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 u_vid/dense_buf_read_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vid/dense_read_addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.227ns (47.526%)  route 0.251ns (52.474%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.564    -0.534    u_vid/clk_out1
    SLICE_X48Y53         FDCE                                         r  u_vid/dense_buf_read_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.128    -0.406 r  u_vid/dense_buf_read_count_reg[1]/Q
                         net (fo=9, routed)           0.251    -0.155    u_vid/dense_buf_read_count_reg_n_9_[1]
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.099    -0.056 r  u_vid/dense_read_addr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.056    u_vid/dense_read_addr[1]_i_1_n_9
    SLICE_X52Y54         FDCE                                         r  u_vid/dense_read_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.832    -0.305    u_vid/clk_out1
    SLICE_X52Y54         FDCE                                         r  u_vid/dense_read_addr_reg[1]/C
                         clock pessimism              0.035    -0.271    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.091    -0.180    u_vid/dense_read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.056    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 u_vex/spmm_row_index_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_total_index_buf_reg[12][10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.164ns (34.833%)  route 0.307ns (65.167%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.565    -0.533    u_vex/I57
    SLICE_X38Y91         FDCE                                         r  u_vex/spmm_row_index_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y91         FDCE (Prop_fdce_C_Q)         0.164    -0.369 r  u_vex/spmm_row_index_reg[10]/Q
                         net (fo=17, routed)          0.307    -0.062    u_vex/spmm_row_index[10]
    SLICE_X41Y100        FDCE                                         r  u_vex/spmm_total_index_buf_reg[12][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.837    -0.300    u_vex/I57
    SLICE_X41Y100        FDCE                                         r  u_vex/spmm_total_index_buf_reg[12][10]/C
                         clock pessimism              0.040    -0.261    
    SLICE_X41Y100        FDCE (Hold_fdce_C_D)         0.070    -0.191    u_vex/spmm_total_index_buf_reg[12][10]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 u_vex/compute_matrix_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/compute_matrix_num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.178%)  route 0.095ns (33.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.553    -0.545    u_vex/I57
    SLICE_X55Y70         FDCE                                         r  u_vex/compute_matrix_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_vex/compute_matrix_num_reg[4]/Q
                         net (fo=6, routed)           0.095    -0.309    u_vex/compute_matrix_num_reg[4]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.264 r  u_vex/compute_matrix_num[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    u_vex/p_0_in__1[3]
    SLICE_X54Y70         FDCE                                         r  u_vex/compute_matrix_num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.821    -0.316    u_vex/I57
    SLICE_X54Y70         FDCE                                         r  u_vex/compute_matrix_num_reg[3]/C
                         clock pessimism             -0.215    -0.532    
    SLICE_X54Y70         FDCE (Hold_fdce_C_D)         0.121    -0.411    u_vex/compute_matrix_num_reg[3]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_vex/compute_matrix_num_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/compute_matrix_num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.710%)  route 0.097ns (34.290%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.553    -0.545    u_vex/I57
    SLICE_X55Y70         FDCE                                         r  u_vex/compute_matrix_num_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.404 r  u_vex/compute_matrix_num_reg[4]/Q
                         net (fo=6, routed)           0.097    -0.307    u_vex/compute_matrix_num_reg[4]
    SLICE_X54Y70         LUT6 (Prop_lut6_I0_O)        0.045    -0.262 r  u_vex/compute_matrix_num[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    u_vex/p_0_in__1[2]
    SLICE_X54Y70         FDCE                                         r  u_vex/compute_matrix_num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.821    -0.316    u_vex/I57
    SLICE_X54Y70         FDCE                                         r  u_vex/compute_matrix_num_reg[2]/C
                         clock pessimism             -0.215    -0.532    
    SLICE_X54Y70         FDCE (Hold_fdce_C_D)         0.120    -0.412    u_vex/compute_matrix_num_reg[2]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 u_vex/spmm_row_index_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_total_index_buf_reg[14][9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.617%)  route 0.352ns (71.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.565    -0.533    u_vex/I57
    SLICE_X39Y91         FDCE                                         r  u_vex/spmm_row_index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y91         FDCE (Prop_fdce_C_Q)         0.141    -0.392 r  u_vex/spmm_row_index_reg[9]/Q
                         net (fo=17, routed)          0.352    -0.040    u_vex/spmm_row_index[9]
    SLICE_X44Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[14][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.834    -0.302    u_vex/I57
    SLICE_X44Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[14][9]/C
                         clock pessimism              0.040    -0.263    
    SLICE_X44Y101        FDCE (Hold_fdce_C_D)         0.066    -0.197    u_vex/spmm_total_index_buf_reg[14][9]
  -------------------------------------------------------------------
                         required time                          0.197    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 u_vlsu/byte_track_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vlsu/tr/temp_reg_reg[10][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.227ns (43.971%)  route 0.289ns (56.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.565    -0.533    u_vlsu/clk_out1
    SLICE_X47Y52         FDCE                                         r  u_vlsu/byte_track_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y52         FDCE (Prop_fdce_C_Q)         0.128    -0.405 r  u_vlsu/byte_track_reg[2]/Q
                         net (fo=116, routed)         0.289    -0.115    u_vlsu/tr/temp_reg_reg[0][7]_i_4_0[0]
    SLICE_X52Y52         LUT6 (Prop_lut6_I4_O)        0.099    -0.016 r  u_vlsu/tr/temp_reg[10][5]_i_1/O
                         net (fo=1, routed)           0.000    -0.016    u_vlsu/tr/temp_reg[10][5]_i_1_n_9
    SLICE_X52Y52         FDCE                                         r  u_vlsu/tr/temp_reg_reg[10][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.833    -0.304    u_vlsu/tr/clk_out1
    SLICE_X52Y52         FDCE                                         r  u_vlsu/tr/temp_reg_reg[10][5]/C
                         clock pessimism              0.035    -0.270    
    SLICE_X52Y52         FDCE (Hold_fdce_C_D)         0.092    -0.178    u_vlsu/tr/temp_reg_reg[10][5]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_vid/dense_buf_read_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vid/dense_read_addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.186ns (35.745%)  route 0.334ns (64.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.305ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.564    -0.534    u_vid/clk_out1
    SLICE_X48Y53         FDCE                                         r  u_vid/dense_buf_read_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y53         FDCE (Prop_fdce_C_Q)         0.141    -0.393 r  u_vid/dense_buf_read_count_reg[2]/Q
                         net (fo=10, routed)          0.334    -0.058    u_vid/dense_buf_read_count_reg_n_9_[2]
    SLICE_X52Y54         LUT2 (Prop_lut2_I1_O)        0.045    -0.013 r  u_vid/dense_read_addr[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.013    u_vid/dense_read_addr[2]_i_1_n_9
    SLICE_X52Y54         FDCE                                         r  u_vid/dense_read_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.832    -0.305    u_vid/clk_out1
    SLICE_X52Y54         FDCE                                         r  u_vid/dense_read_addr_reg[2]/C
                         clock pessimism              0.035    -0.271    
    SLICE_X52Y54         FDCE (Hold_fdce_C_D)         0.092    -0.179    u_vid/dense_read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.013    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 u_vex/store_data_count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/csr_data_reg_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.186ns (35.399%)  route 0.339ns (64.601%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.316ns
    Source Clock Delay      (SCD):    -0.546ns
    Clock Pessimism Removal (CPR):    -0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.265     0.265 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.705    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.633 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.123    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.097 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.552    -0.546    u_vex/I57
    SLICE_X55Y77         FDCE                                         r  u_vex/store_data_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y77         FDCE (Prop_fdce_C_Q)         0.141    -0.405 f  u_vex/store_data_count_reg[1]/Q
                         net (fo=108, routed)         0.339    -0.065    u_vex/store_data_count_reg_n_9_[1]
    SLICE_X51Y78         LUT4 (Prop_lut4_I1_O)        0.045    -0.020 r  u_vex/csr_data_reg[1065]_i_1/O
                         net (fo=4, routed)           0.000    -0.020    u_vex/csr_data_reg0[1065]
    SLICE_X51Y78         FDCE                                         r  u_vex/csr_data_reg_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.821    -0.316    u_vex/I57
    SLICE_X51Y78         FDCE                                         r  u_vex/csr_data_reg_reg[41]/C
                         clock pessimism              0.035    -0.282    
    SLICE_X51Y78         FDCE (Hold_fdce_C_D)         0.091    -0.191    u_vex/csr_data_reg_reg[41]
  -------------------------------------------------------------------
                         required time                          0.191    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0   instance_name/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y65    u_csr_dma/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X57Y66    u_csr_dma/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X55Y62    u_csr_dma/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X47Y59    u_csr_dma/addr_reg_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y63    u_csr_dma/addr_reg_reg[10]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y59    u_csr_dma/addr_reg_reg[11]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y62    u_csr_dma/addr_reg_reg[12]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X56Y63    u_csr_dma/addr_reg_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y65    u_csr_dma/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y65    u_csr_dma/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X57Y66    u_csr_dma/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X57Y66    u_csr_dma/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X55Y62    u_csr_dma/FSM_sequential_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X55Y62    u_csr_dma/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X47Y59    u_csr_dma/addr_reg_reg[0]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X47Y59    u_csr_dma/addr_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y63    u_csr_dma/addr_reg_reg[10]/C
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y63    u_csr_dma/addr_reg_reg[10]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y65    u_csr_dma/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y65    u_csr_dma/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X57Y66    u_csr_dma/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X57Y66    u_csr_dma/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X55Y62    u_csr_dma/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X55Y62    u_csr_dma/FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X47Y59    u_csr_dma/addr_reg_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X47Y59    u_csr_dma/addr_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y63    u_csr_dma/addr_reg_reg[10]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X56Y63    u_csr_dma/addr_reg_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y13  instance_name/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  instance_name/inst/plle2_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay         16911 Endpoints
Min Delay         16911 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.202ns  (logic 3.802ns (11.807%)  route 28.400ns (88.193%))
  Logic Levels:           9  (LDCE=1 LUT6=5 MUXF7=1 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.566    22.371    u_vid/nib_ex_data_o_OBUF[31]_inst_i_7_2
    SLICE_X76Y26         LUT6 (Prop_lut6_I5_O)        0.105    22.476 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_21/O
                         net (fo=1, routed)           1.565    24.042    u_vid/nib_ex_data_o_OBUF[31]_inst_i_21_n_9
    SLICE_X53Y34         LUT6 (Prop_lut6_I1_O)        0.105    24.147 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_7/O
                         net (fo=1, routed)           0.812    24.958    u_vid/nib_ex_data_o_OBUF[31]_inst_i_7_n_9
    SLICE_X54Y38         LUT6 (Prop_lut6_I5_O)        0.105    25.063 r  u_vid/nib_ex_data_o_OBUF[31]_inst_i_1/O
                         net (fo=1, routed)           4.745    29.809    nib_ex_data_o_OBUF[31]
    J2                   OBUF (Prop_obuf_I_O)         2.393    32.202 r  nib_ex_data_o_OBUF[31]_inst/O
                         net (fo=0)                   0.000    32.202    nib_ex_data_o[31]
    J2                                                                r  nib_ex_data_o[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.730ns  (logic 3.900ns (12.291%)  route 27.830ns (87.709%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       18.615    19.079    u_dense_buf/Q[0]
    SLICE_X78Y13         LUT6 (Prop_lut6_I4_O)        0.105    19.184 r  u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_78/O
                         net (fo=1, routed)           0.000    19.184    u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_78_n_9
    SLICE_X78Y13         MUXF7 (Prop_muxf7_I0_O)      0.173    19.357 r  u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_41/O
                         net (fo=1, routed)           0.825    20.182    u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_41_n_9
    SLICE_X73Y12         LUT6 (Prop_lut6_I1_O)        0.241    20.423 r  u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_19/O
                         net (fo=1, routed)           0.000    20.423    u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_19_n_9
    SLICE_X73Y12         MUXF7 (Prop_muxf7_I0_O)      0.178    20.601 r  u_dense_buf/nib_ex_data_o_OBUF[30]_inst_i_11/O
                         net (fo=1, routed)           2.507    23.108    u_vid/mem[62]
    SLICE_X39Y39         LUT6 (Prop_lut6_I5_O)        0.252    23.360 r  u_vid/nib_ex_data_o_OBUF[30]_inst_i_4/O
                         net (fo=2, routed)           0.914    24.274    u_vid/dense_buf_read_data_o[62]
    SLICE_X38Y43         LUT6 (Prop_lut6_I3_O)        0.105    24.379 r  u_vid/nib_ex_data_o_OBUF[30]_inst_i_1/O
                         net (fo=1, routed)           4.969    29.348    nib_ex_data_o_OBUF[30]
    J5                   OBUF (Prop_obuf_I_O)         2.382    31.730 r  nib_ex_data_o_OBUF[30]_inst/O
                         net (fo=0)                   0.000    31.730    nib_ex_data_o[30]
    J5                                                                r  nib_ex_data_o[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[29]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.631ns  (logic 3.886ns (12.685%)  route 26.746ns (87.315%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       18.668    19.132    u_dense_buf/Q[0]
    SLICE_X80Y48         LUT6 (Prop_lut6_I4_O)        0.105    19.237 r  u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_62/O
                         net (fo=1, routed)           0.000    19.237    u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_62_n_9
    SLICE_X80Y48         MUXF7 (Prop_muxf7_I0_O)      0.173    19.410 r  u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_27/O
                         net (fo=1, routed)           1.305    20.715    u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_27_n_9
    SLICE_X78Y25         LUT6 (Prop_lut6_I5_O)        0.241    20.956 r  u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_14/O
                         net (fo=1, routed)           0.000    20.956    u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_14_n_9
    SLICE_X78Y25         MUXF7 (Prop_muxf7_I0_O)      0.173    21.129 r  u_dense_buf/nib_ex_data_o_OBUF[29]_inst_i_7/O
                         net (fo=1, routed)           1.862    22.992    u_vid/mem[125]
    SLICE_X52Y37         LUT6 (Prop_lut6_I5_O)        0.241    23.233 r  u_vid/nib_ex_data_o_OBUF[29]_inst_i_2/O
                         net (fo=2, routed)           0.354    23.587    u_vid/dense_buf_read_data_o[125]
    SLICE_X53Y37         LUT6 (Prop_lut6_I0_O)        0.105    23.692 r  u_vid/nib_ex_data_o_OBUF[29]_inst_i_1/O
                         net (fo=1, routed)           4.556    28.248    nib_ex_data_o_OBUF[29]
    H5                   OBUF (Prop_obuf_I_O)         2.384    30.631 r  nib_ex_data_o_OBUF[29]_inst/O
                         net (fo=0)                   0.000    30.631    nib_ex_data_o[29]
    H5                                                                r  nib_ex_data_o[29] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.250ns  (logic 3.918ns (12.953%)  route 26.332ns (87.047%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       18.183    18.647    u_dense_buf/Q[0]
    SLICE_X80Y3          LUT6 (Prop_lut6_I4_O)        0.105    18.752 r  u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_61/O
                         net (fo=1, routed)           0.000    18.752    u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_61_n_9
    SLICE_X80Y3          MUXF7 (Prop_muxf7_I1_O)      0.178    18.930 r  u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_26/O
                         net (fo=1, routed)           0.853    19.782    u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_26_n_9
    SLICE_X79Y10         LUT6 (Prop_lut6_I3_O)        0.241    20.023 r  u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_14/O
                         net (fo=1, routed)           0.000    20.023    u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_14_n_9
    SLICE_X79Y10         MUXF7 (Prop_muxf7_I0_O)      0.178    20.201 r  u_dense_buf/nib_ex_data_o_OBUF[8]_inst_i_7/O
                         net (fo=1, routed)           1.771    21.972    u_vid/mem[104]
    SLICE_X66Y40         LUT6 (Prop_lut6_I5_O)        0.252    22.224 r  u_vid/nib_ex_data_o_OBUF[8]_inst_i_2/O
                         net (fo=2, routed)           1.192    23.416    u_vid/dense_buf_read_data_o[104]
    SLICE_X55Y34         LUT6 (Prop_lut6_I0_O)        0.105    23.521 r  u_vid/nib_ex_data_o_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           4.333    27.855    nib_ex_data_o_OBUF[8]
    P5                   OBUF (Prop_obuf_I_O)         2.395    30.250 r  nib_ex_data_o_OBUF[8]_inst/O
                         net (fo=0)                   0.000    30.250    nib_ex_data_o[8]
    P5                                                                r  nib_ex_data_o[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.163ns  (logic 3.378ns (11.198%)  route 26.785ns (88.802%))
  Logic Levels:           7  (LDCE=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.076    19.540    u_dense_buf/Q[0]
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.105    19.645 r  u_dense_buf/nib_ex_data_o_OBUF[4]_inst_i_54/O
                         net (fo=1, routed)           1.231    20.876    u_dense_buf/nib_ex_data_o_OBUF[4]_inst_i_54_n_9
    SLICE_X76Y38         LUT6 (Prop_lut6_I3_O)        0.105    20.981 r  u_dense_buf/nib_ex_data_o_OBUF[4]_inst_i_23/O
                         net (fo=2, routed)           0.552    21.533    u_vid/nib_ex_data_o_OBUF[4]_inst_i_5_2
    SLICE_X76Y38         LUT6 (Prop_lut6_I5_O)        0.105    21.638 r  u_vid/nib_ex_data_o_OBUF[4]_inst_i_12/O
                         net (fo=1, routed)           1.421    23.059    u_vid/nib_ex_data_o_OBUF[4]_inst_i_12_n_9
    SLICE_X57Y41         LUT6 (Prop_lut6_I1_O)        0.105    23.164 r  u_vid/nib_ex_data_o_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.499    23.663    u_vid/nib_ex_data_o_OBUF[4]_inst_i_5_n_9
    SLICE_X56Y41         LUT6 (Prop_lut6_I5_O)        0.105    23.768 r  u_vid/nib_ex_data_o_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.006    27.774    nib_ex_data_o_OBUF[4]
    M6                   OBUF (Prop_obuf_I_O)         2.389    30.163 r  nib_ex_data_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    30.163    nib_ex_data_o[4]
    M6                                                                r  nib_ex_data_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.157ns  (logic 3.393ns (11.252%)  route 26.763ns (88.748%))
  Logic Levels:           7  (LDCE=1 LUT6=5 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.083    19.547    u_dense_buf/Q[0]
    SLICE_X80Y57         LUT6 (Prop_lut6_I4_O)        0.105    19.652 r  u_dense_buf/nib_ex_data_o_OBUF[6]_inst_i_38/O
                         net (fo=1, routed)           1.188    20.840    u_dense_buf/nib_ex_data_o_OBUF[6]_inst_i_38_n_9
    SLICE_X77Y40         LUT6 (Prop_lut6_I3_O)        0.105    20.945 r  u_dense_buf/nib_ex_data_o_OBUF[6]_inst_i_18/O
                         net (fo=2, routed)           0.547    21.493    u_vid/nib_ex_data_o_OBUF[6]_inst_i_3_2
    SLICE_X77Y40         LUT6 (Prop_lut6_I5_O)        0.105    21.598 r  u_vid/nib_ex_data_o_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.478    23.076    u_vid/nib_ex_data_o_OBUF[6]_inst_i_8_n_9
    SLICE_X55Y39         LUT6 (Prop_lut6_I1_O)        0.105    23.181 r  u_vid/nib_ex_data_o_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.343    23.523    u_vid/nib_ex_data_o_OBUF[6]_inst_i_3_n_9
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.105    23.628 r  u_vid/nib_ex_data_o_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.124    27.752    nib_ex_data_o_OBUF[6]
    P2                   OBUF (Prop_obuf_I_O)         2.404    30.157 r  nib_ex_data_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    30.157    nib_ex_data_o[6]
    P2                                                                r  nib_ex_data_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.108ns  (logic 4.022ns (13.357%)  route 26.086ns (86.643%))
  Logic Levels:           9  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       17.600    18.064    u_dense_buf/Q[0]
    SLICE_X75Y15         LUT6 (Prop_lut6_I4_O)        0.105    18.169 r  u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_99/O
                         net (fo=1, routed)           0.000    18.169    u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_99_n_9
    SLICE_X75Y15         MUXF7 (Prop_muxf7_I1_O)      0.182    18.351 r  u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_65/O
                         net (fo=1, routed)           0.000    18.351    u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_65_n_9
    SLICE_X75Y15         MUXF8 (Prop_muxf8_I1_O)      0.079    18.430 r  u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_28/O
                         net (fo=1, routed)           1.004    19.434    u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_28_n_9
    SLICE_X71Y17         LUT6 (Prop_lut6_I0_O)        0.264    19.698 r  u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_15/O
                         net (fo=1, routed)           0.000    19.698    u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_15_n_9
    SLICE_X71Y17         MUXF7 (Prop_muxf7_I1_O)      0.182    19.880 r  u_dense_buf/nib_ex_data_o_OBUF[28]_inst_i_7/O
                         net (fo=1, routed)           1.877    21.757    u_vid/mem[124]
    SLICE_X51Y40         LUT6 (Prop_lut6_I5_O)        0.252    22.009 r  u_vid/nib_ex_data_o_OBUF[28]_inst_i_2/O
                         net (fo=2, routed)           0.886    22.894    u_vid/dense_buf_read_data_o[124]
    SLICE_X41Y45         LUT6 (Prop_lut6_I0_O)        0.105    22.999 r  u_vid/nib_ex_data_o_OBUF[28]_inst_i_1/O
                         net (fo=1, routed)           4.720    27.719    nib_ex_data_o_OBUF[28]
    H3                   OBUF (Prop_obuf_I_O)         2.389    30.108 r  nib_ex_data_o_OBUF[28]_inst/O
                         net (fo=0)                   0.000    30.108    nib_ex_data_o[28]
    H3                                                                r  nib_ex_data_o[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.907ns  (logic 3.985ns (13.326%)  route 25.922ns (86.674%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       17.175    17.639    u_dense_buf/Q[0]
    SLICE_X73Y3          LUT6 (Prop_lut6_I4_O)        0.105    17.744 r  u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_63/O
                         net (fo=1, routed)           0.000    17.744    u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_63_n_9
    SLICE_X73Y3          MUXF7 (Prop_muxf7_I1_O)      0.206    17.950 r  u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_27/O
                         net (fo=1, routed)           1.058    19.008    u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_27_n_9
    SLICE_X68Y7          LUT6 (Prop_lut6_I5_O)        0.250    19.258 r  u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_14/O
                         net (fo=1, routed)           0.000    19.258    u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_14_n_9
    SLICE_X68Y7          MUXF7 (Prop_muxf7_I0_O)      0.199    19.457 r  u_dense_buf/nib_ex_data_o_OBUF[9]_inst_i_7/O
                         net (fo=1, routed)           2.024    21.481    u_vid/mem[105]
    SLICE_X68Y49         LUT6 (Prop_lut6_I5_O)        0.250    21.731 r  u_vid/nib_ex_data_o_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           1.440    23.171    u_vid/dense_buf_read_data_o[105]
    SLICE_X51Y34         LUT6 (Prop_lut6_I0_O)        0.105    23.276 r  u_vid/nib_ex_data_o_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           4.225    27.501    nib_ex_data_o_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         2.406    29.907 r  nib_ex_data_o_OBUF[9]_inst/O
                         net (fo=0)                   0.000    29.907    nib_ex_data_o[9]
    P1                                                                r  nib_ex_data_o[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.663ns  (logic 3.605ns (12.152%)  route 26.058ns (87.848%))
  Logic Levels:           7  (LDCE=1 LUT6=4 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       18.496    18.960    u_dense_buf/Q[0]
    SLICE_X79Y41         LUT6 (Prop_lut6_I4_O)        0.105    19.065 r  u_dense_buf/nib_ex_data_o_OBUF[7]_inst_i_31/O
                         net (fo=1, routed)           1.164    20.229    u_dense_buf/nib_ex_data_o_OBUF[7]_inst_i_31_n_9
    SLICE_X79Y25         LUT6 (Prop_lut6_I5_O)        0.105    20.334 r  u_dense_buf/nib_ex_data_o_OBUF[7]_inst_i_15/O
                         net (fo=1, routed)           0.000    20.334    u_dense_buf/nib_ex_data_o_OBUF[7]_inst_i_15_n_9
    SLICE_X79Y25         MUXF7 (Prop_muxf7_I1_O)      0.182    20.516 r  u_dense_buf/nib_ex_data_o_OBUF[7]_inst_i_7/O
                         net (fo=1, routed)           1.807    22.323    u_vid/mem[103]
    SLICE_X50Y41         LUT6 (Prop_lut6_I5_O)        0.252    22.575 r  u_vid/nib_ex_data_o_OBUF[7]_inst_i_2/O
                         net (fo=2, routed)           0.579    23.153    u_vid/dense_buf_read_data_o[103]
    SLICE_X51Y43         LUT6 (Prop_lut6_I0_O)        0.105    23.258 r  u_vid/nib_ex_data_o_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           4.013    27.271    nib_ex_data_o_OBUF[7]
    P4                   OBUF (Prop_obuf_I_O)         2.392    29.663 r  nib_ex_data_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    29.663    nib_ex_data_o[7]
    P4                                                                r  nib_ex_data_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            nib_ex_data_o[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        29.423ns  (logic 3.920ns (13.323%)  route 25.503ns (86.677%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       18.077    18.541    u_dense_buf/Q[0]
    SLICE_X59Y1          LUT6 (Prop_lut6_I4_O)        0.105    18.646 r  u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_79/O
                         net (fo=1, routed)           0.000    18.646    u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_79_n_9
    SLICE_X59Y1          MUXF7 (Prop_muxf7_I1_O)      0.182    18.828 r  u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_41/O
                         net (fo=1, routed)           0.691    19.518    u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_41_n_9
    SLICE_X61Y4          LUT6 (Prop_lut6_I1_O)        0.252    19.770 r  u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_19/O
                         net (fo=1, routed)           0.000    19.770    u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_19_n_9
    SLICE_X61Y4          MUXF7 (Prop_muxf7_I0_O)      0.178    19.948 r  u_dense_buf/nib_ex_data_o_OBUF[16]_inst_i_11/O
                         net (fo=1, routed)           2.234    22.183    u_vid/mem[48]
    SLICE_X55Y50         LUT6 (Prop_lut6_I5_O)        0.252    22.435 r  u_vid/nib_ex_data_o_OBUF[16]_inst_i_4/O
                         net (fo=2, routed)           0.602    23.036    u_vid/dense_buf_read_data_o[48]
    SLICE_X57Y49         LUT6 (Prop_lut6_I3_O)        0.105    23.141 r  u_vid/nib_ex_data_o_OBUF[16]_inst_i_1/O
                         net (fo=1, routed)           3.900    27.041    nib_ex_data_o_OBUF[16]
    K6                   OBUF (Prop_obuf_I_O)         2.382    29.423 r  nib_ex_data_o_OBUF[16]_inst/O
                         net (fo=0)                   0.000    29.423    nib_ex_data_o[16]
    K6                                                                r  nib_ex_data_o[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vid/core_activate_reg_i_1/I3
                            (internal path startpoint)
  Destination:            u_vid/core_activate_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.158ns  (logic 0.045ns (28.454%)  route 0.113ns (71.546%))
  Logic Levels:           1  (LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y58         LUT6                         0.000     0.000 r  u_vid/core_activate_reg_i_1/I3
    SLICE_X53Y58         LUT6 (Prop_lut6_I3_O)        0.045     0.045 r  u_vid/core_activate_reg_i_1/O
                         net (fo=1, routed)           0.113     0.158    u_vid/core_activate_reg_i_1_n_9
    SLICE_X53Y58         LDCE                                         r  u_vid/core_activate_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/extra_load_num_r_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vex/extra_load_num_r_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.419ns  (logic 0.223ns (53.204%)  route 0.196ns (46.796%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         LDCE                         0.000     0.000 r  u_vex/extra_load_num_r_reg[0]/G
    SLICE_X50Y70         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_vex/extra_load_num_r_reg[0]/Q
                         net (fo=28, routed)          0.196     0.374    u_vex/spmm_compute_done_r_reg_0[0]
    SLICE_X50Y70         LUT6 (Prop_lut6_I2_O)        0.045     0.419 r  u_vex/extra_load_num_r_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.419    u_vex/extra_load_num_r_reg[0]_i_1_n_9
    SLICE_X50Y70         LDCE                                         r  u_vex/extra_load_num_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/rs2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_vid/vs2_addr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.452ns  (logic 0.208ns (45.995%)  route 0.244ns (54.005%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  u_vid/rs2_reg[1]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_vid/rs2_reg[1]/Q
                         net (fo=3, routed)           0.244     0.407    u_vid/rs2[1]
    SLICE_X45Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.452 r  u_vid/vs2_addr_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.452    u_vid/vs2_addr_reg[1]_i_1_n_9
    SLICE_X45Y55         LDCE                                         r  u_vid/vs2_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/rs2_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_vid/vs2_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.467ns  (logic 0.208ns (44.537%)  route 0.259ns (55.463%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  u_vid/rs2_reg[3]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_vid/rs2_reg[3]/Q
                         net (fo=1, routed)           0.259     0.422    u_vid/rs2[3]
    SLICE_X44Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.467 r  u_vid/vs2_addr_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.467    u_vid/vs2_addr_reg[3]_i_1_n_9
    SLICE_X44Y55         LDCE                                         r  u_vid/vs2_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/extra_load_num_r_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_vex/extra_load_num_r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.268ns (55.213%)  route 0.217ns (44.787%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y70         LDCE                         0.000     0.000 r  u_vex/extra_load_num_r_reg[1]/G
    SLICE_X50Y70         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_vex/extra_load_num_r_reg[1]/Q
                         net (fo=24, routed)          0.142     0.320    u_vex/spmm_compute_done_r_reg_0[1]
    SLICE_X50Y71         LUT6 (Prop_lut6_I0_O)        0.045     0.365 r  u_vex/extra_load_num_r_reg[2]_i_3/O
                         net (fo=4, routed)           0.075     0.440    u_vex/extra_load_num_r_reg[2]_i_3_n_9
    SLICE_X50Y71         LUT6 (Prop_lut6_I1_O)        0.045     0.485 r  u_vex/extra_load_num_r_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.485    u_vex/extra_load_num_r_reg[2]_i_1_n_9
    SLICE_X50Y71         LDCE                                         r  u_vex/extra_load_num_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/rd_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vid/dense_buf_read_addr_o_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.226ns (44.966%)  route 0.277ns (55.034%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         LDCE                         0.000     0.000 r  u_vid/rd_reg[0]/G
    SLICE_X54Y56         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  u_vid/rd_reg[0]/Q
                         net (fo=4, routed)           0.164     0.345    u_vid/rd[0]
    SLICE_X52Y55         LUT4 (Prop_lut4_I0_O)        0.045     0.390 r  u_vid/dense_buf_read_addr_o_reg[0]_i_1/O
                         net (fo=1, routed)           0.113     0.503    u_vid/dense_buf_read_addr_o_reg[0]_i_1_n_9
    SLICE_X52Y56         LDCE                                         r  u_vid/dense_buf_read_addr_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/rd_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_vid/dense_buf_write_addr_o_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.536ns  (logic 0.226ns (42.169%)  route 0.310ns (57.831%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y54         LDCE                         0.000     0.000 r  u_vid/rd_reg[1]/G
    SLICE_X56Y54         LDCE (EnToQ_ldce_G_Q)        0.181     0.181 r  u_vid/rd_reg[1]/Q
                         net (fo=4, routed)           0.182     0.363    u_vid/rd[1]
    SLICE_X57Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.408 r  u_vid/dense_buf_write_addr_o_reg[1]_i_1/O
                         net (fo=1, routed)           0.128     0.536    u_vid/dense_buf_write_addr_o_reg[1]_i_1_n_9
    SLICE_X58Y52         LDCE                                         r  u_vid/dense_buf_write_addr_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/rs2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_vid/vs2_addr_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.208ns (36.857%)  route 0.356ns (63.143%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  u_vid/rs2_reg[1]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_vid/rs2_reg[1]/Q
                         net (fo=3, routed)           0.161     0.324    u_vid/rs2[1]
    SLICE_X45Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.369 r  u_vid/vs2_addr_reg[1]_rep_i_1/O
                         net (fo=1, routed)           0.195     0.564    u_vid/vs2_addr_reg[1]_rep_i_1_n_9
    SLICE_X45Y55         LDCE                                         r  u_vid/vs2_addr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/index_ready_reg/G
                            (positive level-sensitive latch)
  Destination:            u_vex/row_index_r_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.567ns  (logic 0.265ns (46.699%)  route 0.302ns (53.301%))
  Logic Levels:           2  (LDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y80         LDCE                         0.000     0.000 r  u_vex/index_ready_reg/G
    SLICE_X35Y80         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 f  u_vex/index_ready_reg/Q
                         net (fo=45, routed)          0.302     0.522    u_vex/ex_index_ready_o
    SLICE_X35Y79         LUT4 (Prop_lut4_I2_O)        0.045     0.567 r  u_vex/row_index_r_reg[13]_i_1/O
                         net (fo=1, routed)           0.000     0.567    u_vex/row_index_r_reg[13]_i_1_n_9
    SLICE_X35Y79         LDCE                                         r  u_vex/row_index_r_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vid/rs2_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_vid/vs2_addr_reg[1]_rep__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.208ns (36.609%)  route 0.360ns (63.391%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         LDCE                         0.000     0.000 r  u_vid/rs2_reg[1]/G
    SLICE_X43Y58         LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  u_vid/rs2_reg[1]/Q
                         net (fo=3, routed)           0.244     0.407    u_vid/rs2[1]
    SLICE_X45Y55         LUT5 (Prop_lut5_I0_O)        0.045     0.452 r  u_vid/vs2_addr_reg[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.116     0.568    u_vid/vs2_addr_reg[1]_rep__0_i_1_n_9
    SLICE_X45Y55         LDCE                                         r  u_vid/vs2_addr_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay          9233 Endpoints
Min Delay          9233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.905ns  (logic 10.892ns (12.391%)  route 77.013ns (87.609%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.106    81.012    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X33Y143        LUT6 (Prop_lut6_I3_O)        0.105    81.117 r  u_vex/top_rows_reg[1][3]_i_6/O
                         net (fo=1, routed)           0.836    81.952    u_vex/top_rows_reg[1][3]_i_6_n_9
    SLICE_X33Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.057 r  u_vex/top_rows_reg[1][3]_i_3/O
                         net (fo=2, routed)           0.828    82.885    u_vex/top_rows_reg[1][3]_i_3_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I1_O)        0.105    82.990 r  u_vex/top_rows_reg[1][3]_i_2/O
                         net (fo=4, routed)           0.680    83.670    u_vex/top_rows_reg[1][3]_i_2_n_9
    SLICE_X31Y140        LUT6 (Prop_lut6_I0_O)        0.105    83.775 r  u_vex/top_rows_reg[1][1]_i_1/O
                         net (fo=1, routed)           1.776    85.551    u_vex/top_rows_reg[1][1]_i_1_n_9
    SLICE_X30Y97         LDCE                                         r  u_vex/top_rows_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.857ns  (logic 10.892ns (12.397%)  route 76.966ns (87.603%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.106    81.012    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X33Y143        LUT6 (Prop_lut6_I3_O)        0.105    81.117 r  u_vex/top_rows_reg[1][3]_i_6/O
                         net (fo=1, routed)           0.836    81.952    u_vex/top_rows_reg[1][3]_i_6_n_9
    SLICE_X33Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.057 r  u_vex/top_rows_reg[1][3]_i_3/O
                         net (fo=2, routed)           0.828    82.885    u_vex/top_rows_reg[1][3]_i_3_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I1_O)        0.105    82.990 r  u_vex/top_rows_reg[1][3]_i_2/O
                         net (fo=4, routed)           0.680    83.670    u_vex/top_rows_reg[1][3]_i_2_n_9
    SLICE_X31Y140        LUT6 (Prop_lut6_I2_O)        0.105    83.775 r  u_vex/top_rows_reg[0][3]_i_1/O
                         net (fo=1, routed)           1.728    85.503    u_vex/top_rows_reg[0][3]_i_1_n_9
    SLICE_X31Y98         LDCE                                         r  u_vex/top_rows_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.764ns  (logic 10.892ns (12.411%)  route 76.872ns (87.589%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.106    81.012    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X33Y143        LUT6 (Prop_lut6_I3_O)        0.105    81.117 r  u_vex/top_rows_reg[1][3]_i_6/O
                         net (fo=1, routed)           0.836    81.952    u_vex/top_rows_reg[1][3]_i_6_n_9
    SLICE_X33Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.057 r  u_vex/top_rows_reg[1][3]_i_3/O
                         net (fo=2, routed)           0.828    82.885    u_vex/top_rows_reg[1][3]_i_3_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I1_O)        0.105    82.990 r  u_vex/top_rows_reg[1][3]_i_2/O
                         net (fo=4, routed)           0.684    83.674    u_vex/top_rows_reg[1][3]_i_2_n_9
    SLICE_X30Y140        LUT6 (Prop_lut6_I2_O)        0.105    83.779 r  u_vex/top_rows_reg[0][1]_i_1/O
                         net (fo=1, routed)           1.631    85.410    u_vex/top_rows_reg[0][1]_i_1_n_9
    SLICE_X31Y97         LDCE                                         r  u_vex/top_rows_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.743ns  (logic 10.892ns (12.414%)  route 76.851ns (87.586%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.500    81.406    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.105    81.511 f  u_vex/top_rows_reg[1][2]_i_18/O
                         net (fo=1, routed)           0.653    82.164    u_vex/top_rows_reg[1][2]_i_18_n_9
    SLICE_X31Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.269 f  u_vex/top_rows_reg[1][2]_i_5/O
                         net (fo=5, routed)           0.631    82.900    u_vex/top_rows_reg[1][2]_i_5_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I2_O)        0.105    83.005 r  u_vex/top_rows_reg[1][2]_i_6/O
                         net (fo=4, routed)           0.802    83.807    u_vex/top_rows_reg[1][2]_i_6_n_9
    SLICE_X29Y140        LUT6 (Prop_lut6_I2_O)        0.105    83.912 r  u_vex/top_rows_reg[1][0]_i_1/O
                         net (fo=1, routed)           1.476    85.388    u_vex/top_rows_reg[1][0]_i_1_n_9
    SLICE_X29Y97         LDCE                                         r  u_vex/top_rows_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.625ns  (logic 10.892ns (12.430%)  route 76.733ns (87.570%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.106    81.012    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X33Y143        LUT6 (Prop_lut6_I3_O)        0.105    81.117 r  u_vex/top_rows_reg[1][3]_i_6/O
                         net (fo=1, routed)           0.836    81.952    u_vex/top_rows_reg[1][3]_i_6_n_9
    SLICE_X33Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.057 r  u_vex/top_rows_reg[1][3]_i_3/O
                         net (fo=2, routed)           0.828    82.885    u_vex/top_rows_reg[1][3]_i_3_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I1_O)        0.105    82.990 r  u_vex/top_rows_reg[1][3]_i_2/O
                         net (fo=4, routed)           0.532    83.522    u_vex/top_rows_reg[1][3]_i_2_n_9
    SLICE_X31Y140        LUT6 (Prop_lut6_I0_O)        0.105    83.627 r  u_vex/top_rows_reg[1][3]_i_1/O
                         net (fo=1, routed)           1.644    85.271    u_vex/top_rows_reg[1][3]_i_1_n_9
    SLICE_X30Y96         LDCE                                         r  u_vex/top_rows_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.604ns  (logic 10.892ns (12.433%)  route 76.712ns (87.567%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.500    81.406    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.105    81.511 f  u_vex/top_rows_reg[1][2]_i_18/O
                         net (fo=1, routed)           0.653    82.164    u_vex/top_rows_reg[1][2]_i_18_n_9
    SLICE_X31Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.269 f  u_vex/top_rows_reg[1][2]_i_5/O
                         net (fo=5, routed)           0.631    82.900    u_vex/top_rows_reg[1][2]_i_5_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I2_O)        0.105    83.005 r  u_vex/top_rows_reg[1][2]_i_6/O
                         net (fo=4, routed)           0.682    83.687    u_vex/top_rows_reg[1][2]_i_6_n_9
    SLICE_X30Y140        LUT6 (Prop_lut6_I4_O)        0.105    83.792 r  u_vex/top_rows_reg[0][0]_i_1/O
                         net (fo=1, routed)           1.458    85.249    u_vex/top_rows_reg[0][0]_i_1_n_9
    SLICE_X31Y97         LDCE                                         r  u_vex/top_rows_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.550ns  (logic 10.892ns (12.441%)  route 76.658ns (87.559%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.500    81.406    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.105    81.511 f  u_vex/top_rows_reg[1][2]_i_18/O
                         net (fo=1, routed)           0.653    82.164    u_vex/top_rows_reg[1][2]_i_18_n_9
    SLICE_X31Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.269 f  u_vex/top_rows_reg[1][2]_i_5/O
                         net (fo=5, routed)           0.631    82.900    u_vex/top_rows_reg[1][2]_i_5_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I2_O)        0.105    83.005 r  u_vex/top_rows_reg[1][2]_i_6/O
                         net (fo=4, routed)           0.266    83.271    u_vex/top_rows_reg[1][2]_i_6_n_9
    SLICE_X30Y140        LUT6 (Prop_lut6_I4_O)        0.105    83.376 r  u_vex/top_rows_reg[1][2]_i_1/O
                         net (fo=1, routed)           1.820    85.195    u_vex/top_rows_reg[1][2]_i_1_n_9
    SLICE_X30Y97         LDCE                                         r  u_vex/top_rows_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        87.505ns  (logic 10.892ns (12.447%)  route 76.613ns (87.553%))
  Logic Levels:           80  (LUT2=1 LUT3=3 LUT4=7 LUT5=12 LUT6=57)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          1.072    78.284    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X34Y139        LUT5 (Prop_lut5_I1_O)        0.125    78.409 f  u_vex/top_rows_reg[1][0]_i_4/O
                         net (fo=4, routed)           0.724    79.133    u_vex/top_rows_reg[1][0]_i_4_n_9
    SLICE_X29Y141        LUT6 (Prop_lut6_I0_O)        0.264    79.397 r  u_vex/top_rows_reg[2][2]_i_4/O
                         net (fo=5, routed)           0.403    79.801    u_vex/top_rows_reg[2][2]_i_4_n_9
    SLICE_X32Y140        LUT6 (Prop_lut6_I0_O)        0.105    79.906 r  u_vex/top_rows_reg[2][3]_i_11/O
                         net (fo=16, routed)          1.500    81.406    u_vex/top_rows_reg[2][3]_i_11_n_9
    SLICE_X31Y142        LUT6 (Prop_lut6_I3_O)        0.105    81.511 f  u_vex/top_rows_reg[1][2]_i_18/O
                         net (fo=1, routed)           0.653    82.164    u_vex/top_rows_reg[1][2]_i_18_n_9
    SLICE_X31Y141        LUT6 (Prop_lut6_I0_O)        0.105    82.269 f  u_vex/top_rows_reg[1][2]_i_5/O
                         net (fo=5, routed)           0.631    82.900    u_vex/top_rows_reg[1][2]_i_5_n_9
    SLICE_X30Y141        LUT6 (Prop_lut6_I2_O)        0.105    83.005 r  u_vex/top_rows_reg[1][2]_i_6/O
                         net (fo=4, routed)           0.258    83.263    u_vex/top_rows_reg[1][2]_i_6_n_9
    SLICE_X30Y140        LUT6 (Prop_lut6_I4_O)        0.105    83.368 r  u_vex/top_rows_reg[0][2]_i_1/O
                         net (fo=1, routed)           1.782    85.150    u_vex/top_rows_reg[0][2]_i_1_n_9
    SLICE_X31Y98         LDCE                                         r  u_vex/top_rows_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.776ns  (logic 10.675ns (12.445%)  route 75.101ns (87.555%))
  Logic Levels:           78  (LUT2=1 LUT3=3 LUT4=7 LUT5=13 LUT6=54)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          0.576    77.788    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.893 f  u_vex/top_rows_reg[2][2]_i_25/O
                         net (fo=4, routed)           1.207    79.100    u_vex/top_rows_reg[2][2]_i_25_n_9
    SLICE_X30Y142        LUT6 (Prop_lut6_I0_O)        0.105    79.205 r  u_vex/top_rows_reg[2][2]_i_14/O
                         net (fo=4, routed)           0.700    79.905    u_vex/top_rows_reg[2][2]_i_14_n_9
    SLICE_X31Y142        LUT6 (Prop_lut6_I5_O)        0.105    80.010 r  u_vex/top_rows_reg[2][2]_i_3/O
                         net (fo=18, routed)          0.846    80.856    u_vex/top_rows_reg[2][2]_i_3_n_9
    SLICE_X32Y141        LUT5 (Prop_lut5_I0_O)        0.115    80.971 r  u_vex/top_rows_reg[2][3]_i_3/O
                         net (fo=8, routed)           0.524    81.495    u_vex/top_rows_reg[2][3]_i_3_n_9
    SLICE_X29Y139        LUT5 (Prop_lut5_I1_O)        0.267    81.762 r  u_vex/top_rows_reg[2][0]_i_1/O
                         net (fo=1, routed)           1.659    83.421    u_vex/top_rows_reg[2][0]_i_1_n_9
    SLICE_X29Y97         LDCE                                         r  u_vex/top_rows_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/spmm_total_index_buf_reg[4][1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/top_rows_reg[2][3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        85.709ns  (logic 10.675ns (12.455%)  route 75.034ns (87.545%))
  Logic Levels:           78  (LUT2=1 LUT3=3 LUT4=7 LUT5=13 LUT6=54)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.969     0.969 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.049    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.278    -5.229 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.439    -3.791    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.710 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.355    -2.354    u_vex/I57
    SLICE_X55Y101        FDCE                                         r  u_vex/spmm_total_index_buf_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y101        FDCE (Prop_fdce_C_Q)         0.379    -1.975 r  u_vex/spmm_total_index_buf_reg[4][1]/Q
                         net (fo=5, routed)           0.786    -1.189    u_vex/p_4_in225_in
    SLICE_X53Y100        LUT3 (Prop_lut3_I2_O)        0.119    -1.070 r  u_vex/top_rows_reg[3][3]_i_2005/O
                         net (fo=4, routed)           0.782    -0.288    u_vex/top_rows_reg[3][3]_i_2005_n_9
    SLICE_X52Y101        LUT6 (Prop_lut6_I5_O)        0.267    -0.021 r  u_vex/top_rows_reg[3][3]_i_1885/O
                         net (fo=9, routed)           1.065     1.044    u_vex/top_rows_reg[3][3]_i_1885_n_9
    SLICE_X54Y98         LUT6 (Prop_lut6_I0_O)        0.105     1.149 r  u_vex/top_rows_reg[2][0]_i_141/O
                         net (fo=2, routed)           1.316     2.464    u_vex/top_rows_reg[2][0]_i_141_n_9
    SLICE_X54Y101        LUT6 (Prop_lut6_I4_O)        0.105     2.569 f  u_vex/top_rows_reg[2][0]_i_120/O
                         net (fo=2, routed)           0.664     3.233    u_vex/top_rows_reg[2][0]_i_120_n_9
    SLICE_X56Y99         LUT6 (Prop_lut6_I1_O)        0.105     3.338 r  u_vex/top_rows_reg[2][0]_i_105/O
                         net (fo=31, routed)          0.980     4.318    u_vex/top_rows_reg[2][0]_i_105_n_9
    SLICE_X56Y102        LUT4 (Prop_lut4_I2_O)        0.105     4.423 r  u_vex/top_rows_reg[2][0]_i_184/O
                         net (fo=2, routed)           0.533     4.956    u_vex/top_rows_reg[2][0]_i_184_n_9
    SLICE_X56Y101        LUT6 (Prop_lut6_I4_O)        0.105     5.061 r  u_vex/top_rows_reg[2][0]_i_161/O
                         net (fo=24, routed)          0.865     5.926    u_vex/top_rows_reg[2][0]_i_161_n_9
    SLICE_X55Y101        LUT5 (Prop_lut5_I3_O)        0.119     6.045 r  u_vex/top_rows_reg[3][2]_i_2048/O
                         net (fo=10, routed)          0.663     6.708    u_vex/top_rows_reg[3][2]_i_2048_n_9
    SLICE_X58Y102        LUT2 (Prop_lut2_I1_O)        0.268     6.976 f  u_vex/top_rows_reg[3][2]_i_2037/O
                         net (fo=3, routed)           1.044     8.020    u_vex/top_rows_reg[3][2]_i_2037_n_9
    SLICE_X55Y102        LUT6 (Prop_lut6_I3_O)        0.283     8.303 r  u_vex/top_rows_reg[3][2]_i_2045/O
                         net (fo=21, routed)          0.850     9.153    u_vex/top_rows_reg[3][2]_i_2045_n_9
    SLICE_X59Y104        LUT3 (Prop_lut3_I1_O)        0.105     9.258 f  u_vex/top_rows_reg[3][2]_i_1760/O
                         net (fo=15, routed)          0.855    10.114    u_vex/top_rows_reg[3][2]_i_1760_n_9
    SLICE_X61Y103        LUT6 (Prop_lut6_I4_O)        0.105    10.219 r  u_vex/top_rows_reg[3][2]_i_1761/O
                         net (fo=31, routed)          1.266    11.485    u_vex/top_rows_reg[3][2]_i_1761_n_9
    SLICE_X60Y104        LUT6 (Prop_lut6_I4_O)        0.105    11.590 r  u_vex/top_rows_reg[2][0]_i_130/O
                         net (fo=1, routed)           0.674    12.264    u_vex/top_rows_reg[2][0]_i_130_n_9
    SLICE_X60Y102        LUT6 (Prop_lut6_I2_O)        0.105    12.369 r  u_vex/top_rows_reg[2][0]_i_107/O
                         net (fo=20, routed)          0.759    13.127    u_vex/top_rows_reg[2][0]_i_107_n_9
    SLICE_X61Y105        LUT3 (Prop_lut3_I1_O)        0.126    13.253 r  u_vex/top_rows_reg[3][2]_i_1610/O
                         net (fo=16, routed)          1.349    14.603    u_vex/top_rows_reg[3][2]_i_1610_n_9
    SLICE_X61Y106        LUT6 (Prop_lut6_I2_O)        0.267    14.870 r  u_vex/top_rows_reg[3][2]_i_1758/O
                         net (fo=12, routed)          1.401    16.271    u_vex/top_rows_reg[3][2]_i_1758_n_9
    SLICE_X60Y108        LUT6 (Prop_lut6_I2_O)        0.105    16.376 f  u_vex/top_rows_reg[3][2]_i_1281/O
                         net (fo=4, routed)           0.921    17.297    u_vex/top_rows_reg[3][2]_i_1281_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I4_O)        0.105    17.402 r  u_vex/top_rows_reg[3][2]_i_824/O
                         net (fo=1, routed)           0.528    17.930    u_vex/top_rows_reg[3][2]_i_824_n_9
    SLICE_X62Y108        LUT6 (Prop_lut6_I3_O)        0.105    18.035 r  u_vex/top_rows_reg[3][2]_i_519/O
                         net (fo=26, routed)          1.276    19.311    u_vex/top_rows_reg[3][2]_i_519_n_9
    SLICE_X60Y109        LUT5 (Prop_lut5_I1_O)        0.118    19.429 r  u_vex/top_rows_reg[3][2]_i_1202/O
                         net (fo=8, routed)           1.575    21.004    u_vex/top_rows_reg[3][2]_i_1202_n_9
    SLICE_X61Y111        LUT4 (Prop_lut4_I2_O)        0.274    21.278 r  u_vex/top_rows_reg[3][2]_i_1207/O
                         net (fo=10, routed)          0.817    22.095    u_vex/top_rows_reg[3][2]_i_1207_n_9
    SLICE_X60Y110        LUT6 (Prop_lut6_I2_O)        0.267    22.362 r  u_vex/top_rows_reg[3][2]_i_1203/O
                         net (fo=27, routed)          1.435    23.797    u_vex/top_rows_reg[3][2]_i_1203_n_9
    SLICE_X59Y112        LUT6 (Prop_lut6_I5_O)        0.105    23.902 f  u_vex/top_rows_reg[3][3]_i_2039/O
                         net (fo=2, routed)           0.430    24.332    u_vex/top_rows_reg[3][3]_i_2039_n_9
    SLICE_X58Y112        LUT6 (Prop_lut6_I2_O)        0.105    24.437 r  u_vex/top_rows_reg[3][3]_i_1958/O
                         net (fo=1, routed)           0.810    25.247    u_vex/top_rows_reg[3][3]_i_1958_n_9
    SLICE_X55Y112        LUT6 (Prop_lut6_I4_O)        0.105    25.352 r  u_vex/top_rows_reg[3][3]_i_1795/O
                         net (fo=6, routed)           0.875    26.228    u_vex/top_rows_reg[3][3]_i_1795_n_9
    SLICE_X55Y113        LUT6 (Prop_lut6_I5_O)        0.105    26.333 r  u_vex/top_rows_reg[3][3]_i_1602/O
                         net (fo=19, routed)          1.237    27.570    u_vex/top_rows_reg[3][3]_i_1602_n_9
    SLICE_X53Y113        LUT5 (Prop_lut5_I3_O)        0.115    27.685 f  u_vex/top_rows_reg[3][3]_i_1608/O
                         net (fo=8, routed)           0.949    28.634    u_vex/top_rows_reg[3][3]_i_1608_n_9
    SLICE_X56Y114        LUT6 (Prop_lut6_I3_O)        0.267    28.901 r  u_vex/top_rows_reg[3][2]_i_1175/O
                         net (fo=5, routed)           0.939    29.839    u_vex/top_rows_reg[3][2]_i_1175_n_9
    SLICE_X54Y116        LUT6 (Prop_lut6_I4_O)        0.105    29.944 r  u_vex/top_rows_reg[3][3]_i_1605/O
                         net (fo=4, routed)           0.367    30.311    u_vex/top_rows_reg[3][3]_i_1605_n_9
    SLICE_X53Y115        LUT6 (Prop_lut6_I1_O)        0.105    30.416 r  u_vex/top_rows_reg[3][2]_i_1159/O
                         net (fo=3, routed)           0.624    31.040    u_vex/top_rows_reg[3][2]_i_1159_n_9
    SLICE_X55Y116        LUT6 (Prop_lut6_I2_O)        0.105    31.145 r  u_vex/top_rows_reg[3][2]_i_748/O
                         net (fo=26, routed)          0.841    31.986    u_vex/top_rows_reg[3][2]_i_748_n_9
    SLICE_X54Y118        LUT5 (Prop_lut5_I1_O)        0.105    32.091 r  u_vex/top_rows_reg[3][3]_i_1324/O
                         net (fo=14, routed)          1.523    33.614    u_vex/top_rows_reg[3][3]_i_1324_n_9
    SLICE_X51Y117        LUT5 (Prop_lut5_I1_O)        0.105    33.719 r  u_vex/top_rows_reg[3][3]_i_1005/O
                         net (fo=15, routed)          1.289    35.009    u_vex/top_rows_reg[3][3]_i_1005_n_9
    SLICE_X51Y120        LUT6 (Prop_lut6_I4_O)        0.105    35.114 r  u_vex/top_rows_reg[3][3]_i_1425/O
                         net (fo=15, routed)          0.901    36.015    u_vex/top_rows_reg[3][3]_i_1425_n_9
    SLICE_X48Y117        LUT6 (Prop_lut6_I3_O)        0.105    36.120 r  u_vex/top_rows_reg[3][3]_i_1646/O
                         net (fo=2, routed)           0.839    36.960    u_vex/top_rows_reg[3][3]_i_1646_n_9
    SLICE_X48Y118        LUT6 (Prop_lut6_I4_O)        0.105    37.065 r  u_vex/top_rows_reg[3][3]_i_1441/O
                         net (fo=34, routed)          1.232    38.296    u_vex/top_rows_reg[3][3]_i_1441_n_9
    SLICE_X48Y119        LUT6 (Prop_lut6_I1_O)        0.105    38.401 f  u_vex/top_rows_reg[3][3]_i_1402/O
                         net (fo=5, routed)           0.671    39.072    u_vex/top_rows_reg[3][3]_i_1402_n_9
    SLICE_X46Y119        LUT6 (Prop_lut6_I2_O)        0.105    39.177 r  u_vex/top_rows_reg[3][3]_i_1249/O
                         net (fo=12, routed)          1.272    40.449    u_vex/top_rows_reg[3][3]_i_1249_n_9
    SLICE_X50Y122        LUT6 (Prop_lut6_I2_O)        0.105    40.554 f  u_vex/top_rows_reg[3][3]_i_1146/O
                         net (fo=7, routed)           0.801    41.355    u_vex/top_rows_reg[3][3]_i_1146_n_9
    SLICE_X54Y122        LUT6 (Prop_lut6_I5_O)        0.105    41.460 r  u_vex/top_rows_reg[3][3]_i_798/O
                         net (fo=9, routed)           1.048    42.508    u_vex/top_rows_reg[3][3]_i_798_n_9
    SLICE_X51Y123        LUT5 (Prop_lut5_I0_O)        0.105    42.613 r  u_vex/top_rows_reg[3][3]_i_942/O
                         net (fo=6, routed)           0.810    43.423    u_vex/top_rows_reg[3][3]_i_942_n_9
    SLICE_X52Y124        LUT4 (Prop_lut4_I2_O)        0.105    43.528 r  u_vex/top_rows_reg[3][3]_i_1403/O
                         net (fo=3, routed)           0.662    44.189    u_vex/top_rows_reg[3][3]_i_1403_n_9
    SLICE_X48Y124        LUT6 (Prop_lut6_I2_O)        0.105    44.294 r  u_vex/top_rows_reg[3][3]_i_1188/O
                         net (fo=5, routed)           0.702    44.996    u_vex/top_rows_reg[3][3]_i_1188_n_9
    SLICE_X47Y126        LUT6 (Prop_lut6_I3_O)        0.105    45.101 r  u_vex/top_rows_reg[3][3]_i_1110/O
                         net (fo=6, routed)           1.434    46.535    u_vex/top_rows_reg[3][3]_i_1110_n_9
    SLICE_X44Y123        LUT6 (Prop_lut6_I1_O)        0.105    46.640 r  u_vex/top_rows_reg[3][3]_i_1127/O
                         net (fo=5, routed)           0.842    47.482    u_vex/top_rows_reg[3][3]_i_1127_n_9
    SLICE_X43Y124        LUT5 (Prop_lut5_I3_O)        0.105    47.587 r  u_vex/top_rows_reg[3][3]_i_777/O
                         net (fo=44, routed)          1.166    48.753    u_vex/top_rows_reg[3][3]_i_777_n_9
    SLICE_X45Y126        LUT5 (Prop_lut5_I3_O)        0.119    48.872 r  u_vex/top_rows_reg[3][3]_i_1078/O
                         net (fo=8, routed)           0.792    49.664    u_vex/top_rows_reg[3][3]_i_1078_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I1_O)        0.267    49.931 r  u_vex/top_rows_reg[3][3]_i_740/O
                         net (fo=5, routed)           0.768    50.699    u_vex/top_rows_reg[3][3]_i_740_n_9
    SLICE_X39Y124        LUT6 (Prop_lut6_I5_O)        0.105    50.804 r  u_vex/top_rows_reg[3][3]_i_743/O
                         net (fo=27, routed)          1.842    52.647    u_vex/top_rows_reg[3][3]_i_743_n_9
    SLICE_X40Y126        LUT6 (Prop_lut6_I4_O)        0.105    52.752 r  u_vex/top_rows_reg[3][3]_i_764/O
                         net (fo=5, routed)           0.468    53.219    u_vex/top_rows_reg[3][3]_i_764_n_9
    SLICE_X41Y127        LUT5 (Prop_lut5_I4_O)        0.105    53.324 r  u_vex/top_rows_reg[3][3]_i_403/O
                         net (fo=5, routed)           0.785    54.110    u_vex/top_rows_reg[3][3]_i_403_n_9
    SLICE_X39Y128        LUT6 (Prop_lut6_I0_O)        0.105    54.215 r  u_vex/top_rows_reg[3][3]_i_442/O
                         net (fo=35, routed)          1.148    55.362    u_vex/top_rows_reg[3][3]_i_442_n_9
    SLICE_X42Y131        LUT6 (Prop_lut6_I4_O)        0.105    55.467 r  u_vex/top_rows_reg[3][3]_i_706/O
                         net (fo=2, routed)           0.831    56.298    u_vex/top_rows_reg[3][3]_i_706_n_9
    SLICE_X42Y129        LUT6 (Prop_lut6_I3_O)        0.105    56.403 f  u_vex/top_rows_reg[3][3]_i_382/O
                         net (fo=14, routed)          1.602    58.005    u_vex/top_rows_reg[3][3]_i_382_n_9
    SLICE_X40Y130        LUT6 (Prop_lut6_I1_O)        0.105    58.110 r  u_vex/top_rows_reg[3][3]_i_214/O
                         net (fo=33, routed)          1.429    59.539    u_vex/top_rows_reg[3][3]_i_214_n_9
    SLICE_X44Y133        LUT4 (Prop_lut4_I2_O)        0.126    59.665 r  u_vex/top_rows_reg[3][3]_i_455/O
                         net (fo=1, routed)           0.674    60.339    u_vex/top_rows_reg[3][3]_i_455_n_9
    SLICE_X44Y132        LUT6 (Prop_lut6_I2_O)        0.267    60.606 r  u_vex/top_rows_reg[3][3]_i_191/O
                         net (fo=4, routed)           0.835    61.440    u_vex/top_rows_reg[3][3]_i_191_n_9
    SLICE_X46Y133        LUT6 (Prop_lut6_I0_O)        0.105    61.545 r  u_vex/top_rows_reg[3][3]_i_216/O
                         net (fo=34, routed)          1.060    62.606    u_vex/top_rows_reg[3][3]_i_216_n_9
    SLICE_X47Y134        LUT4 (Prop_lut4_I2_O)        0.105    62.711 f  u_vex/top_rows_reg[3][3]_i_521/O
                         net (fo=2, routed)           0.557    63.267    u_vex/top_rows_reg[3][3]_i_521_n_9
    SLICE_X47Y134        LUT6 (Prop_lut6_I4_O)        0.105    63.372 r  u_vex/top_rows_reg[3][3]_i_222/O
                         net (fo=13, routed)          0.945    64.318    u_vex/top_rows_reg[3][3]_i_222_n_9
    SLICE_X45Y135        LUT6 (Prop_lut6_I4_O)        0.105    64.423 r  u_vex/top_rows_reg[3][3]_i_72/O
                         net (fo=35, routed)          1.230    65.653    u_vex/top_rows_reg[3][3]_i_72_n_9
    SLICE_X46Y136        LUT4 (Prop_lut4_I1_O)        0.115    65.768 f  u_vex/top_rows_reg[3][3]_i_575/O
                         net (fo=1, routed)           0.359    66.127    u_vex/top_rows_reg[3][3]_i_575_n_9
    SLICE_X46Y136        LUT6 (Prop_lut6_I5_O)        0.264    66.391 r  u_vex/top_rows_reg[3][3]_i_256/O
                         net (fo=7, routed)           0.887    67.278    u_vex/top_rows_reg[3][3]_i_256_n_9
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.105    67.383 r  u_vex/top_rows_reg[3][3]_i_97/O
                         net (fo=34, routed)          1.043    68.427    u_vex/top_rows_reg[3][3]_i_97_n_9
    SLICE_X45Y136        LUT6 (Prop_lut6_I1_O)        0.105    68.532 f  u_vex/top_rows_reg[3][3]_i_266/O
                         net (fo=1, routed)           0.674    69.206    u_vex/top_rows_reg[3][3]_i_266_n_9
    SLICE_X47Y136        LUT6 (Prop_lut6_I5_O)        0.105    69.311 r  u_vex/top_rows_reg[3][3]_i_101/O
                         net (fo=6, routed)           0.981    70.292    u_vex/top_rows_reg[3][3]_i_101_n_9
    SLICE_X44Y140        LUT6 (Prop_lut6_I2_O)        0.105    70.397 r  u_vex/top_rows_reg[3][3]_i_27/O
                         net (fo=29, routed)          1.253    71.650    u_vex/top_rows_reg[3][3]_i_27_n_9
    SLICE_X44Y138        LUT5 (Prop_lut5_I1_O)        0.119    71.769 r  u_vex/top_rows_reg[3][3]_i_81/O
                         net (fo=9, routed)           1.057    72.826    u_vex/top_rows_reg[3][3]_i_81_n_9
    SLICE_X40Y140        LUT4 (Prop_lut4_I3_O)        0.267    73.093 f  u_vex/top_rows_reg[3][3]_i_94/O
                         net (fo=3, routed)           0.662    73.756    u_vex/top_rows_reg[3][3]_i_94_n_9
    SLICE_X39Y140        LUT5 (Prop_lut5_I3_O)        0.105    73.861 r  u_vex/top_rows_reg[3][2]_i_22/O
                         net (fo=31, routed)          1.313    75.173    u_vex/top_rows_reg[3][2]_i_22_n_9
    SLICE_X38Y141        LUT6 (Prop_lut6_I2_O)        0.105    75.278 r  u_vex/top_rows_reg[2][3]_i_44/O
                         net (fo=3, routed)           0.860    76.138    u_vex/top_rows_reg[2][3]_i_44_n_9
    SLICE_X38Y142        LUT6 (Prop_lut6_I5_O)        0.105    76.243 f  u_vex/top_rows_reg[2][3]_i_15/O
                         net (fo=3, routed)           0.864    77.107    u_vex/top_rows_reg[2][3]_i_15_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.212 r  u_vex/top_rows_reg[2][3]_i_5/O
                         net (fo=27, routed)          0.576    77.788    u_vex/top_rows_reg[2][3]_i_5_n_9
    SLICE_X36Y142        LUT6 (Prop_lut6_I0_O)        0.105    77.893 f  u_vex/top_rows_reg[2][2]_i_25/O
                         net (fo=4, routed)           1.207    79.100    u_vex/top_rows_reg[2][2]_i_25_n_9
    SLICE_X30Y142        LUT6 (Prop_lut6_I0_O)        0.105    79.205 r  u_vex/top_rows_reg[2][2]_i_14/O
                         net (fo=4, routed)           0.700    79.905    u_vex/top_rows_reg[2][2]_i_14_n_9
    SLICE_X31Y142        LUT6 (Prop_lut6_I5_O)        0.105    80.010 r  u_vex/top_rows_reg[2][2]_i_3/O
                         net (fo=18, routed)          0.846    80.856    u_vex/top_rows_reg[2][2]_i_3_n_9
    SLICE_X32Y141        LUT5 (Prop_lut5_I0_O)        0.115    80.971 r  u_vex/top_rows_reg[2][3]_i_3/O
                         net (fo=8, routed)           0.504    81.475    u_vex/top_rows_reg[2][3]_i_3_n_9
    SLICE_X31Y140        LUT5 (Prop_lut5_I1_O)        0.267    81.742 r  u_vex/top_rows_reg[2][3]_i_1/O
                         net (fo=1, routed)           1.613    83.354    u_vex/top_rows_reg[2][3]_i_1_n_9
    SLICE_X31Y97         LDCE                                         r  u_vex/top_rows_reg[2][3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[409]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[249]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.401ns  (logic 0.279ns (69.539%)  route 0.122ns (30.461%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.255    -1.989    u_vex/I57
    SLICE_X69Y77         FDCE                                         r  u_vex/csr_data_reg_reg[409]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y77         FDCE (Prop_fdce_C_Q)         0.279    -1.710 r  u_vex/csr_data_reg_reg[409]/Q
                         net (fo=1, routed)           0.122    -1.588    u_vex/csr_data_reg__0[409]
    SLICE_X68Y77         LDCE                                         r  u_vex/spmm_data_reg[249]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[664]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[504]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.401ns  (logic 0.279ns (69.573%)  route 0.122ns (30.427%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.257    -1.987    u_vex/I57
    SLICE_X57Y87         FDCE                                         r  u_vex/csr_data_reg_reg[664]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDCE (Prop_fdce_C_Q)         0.279    -1.708 r  u_vex/csr_data_reg_reg[664]/Q
                         net (fo=1, routed)           0.122    -1.586    u_vex/csr_data_reg__0[664]
    SLICE_X56Y87         LDCE                                         r  u_vex/spmm_data_reg[504]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[439]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[279]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.401ns  (logic 0.279ns (69.539%)  route 0.122ns (30.461%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.264    -1.980    u_vex/I57
    SLICE_X68Y88         FDCE                                         r  u_vex/csr_data_reg_reg[439]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y88         FDCE (Prop_fdce_C_Q)         0.279    -1.701 r  u_vex/csr_data_reg_reg[439]/Q
                         net (fo=1, routed)           0.122    -1.579    u_vex/csr_data_reg__0[439]
    SLICE_X69Y88         LDCE                                         r  u_vex/spmm_data_reg[279]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[511]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[351]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.401ns  (logic 0.279ns (69.539%)  route 0.122ns (30.461%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.267    -1.977    u_vex/I57
    SLICE_X71Y93         FDCE                                         r  u_vex/csr_data_reg_reg[511]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y93         FDCE (Prop_fdce_C_Q)         0.279    -1.698 r  u_vex/csr_data_reg_reg[511]/Q
                         net (fo=1, routed)           0.122    -1.576    u_vex/csr_data_reg__0[511]
    SLICE_X70Y93         LDCE                                         r  u_vex/spmm_data_reg[351]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[563]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[403]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.441ns  (logic 0.319ns (72.350%)  route 0.122ns (27.650%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.257    -1.987    u_vex/I57
    SLICE_X66Y82         FDCE                                         r  u_vex/csr_data_reg_reg[563]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y82         FDCE (Prop_fdce_C_Q)         0.319    -1.668 r  u_vex/csr_data_reg_reg[563]/Q
                         net (fo=1, routed)           0.122    -1.546    u_vex/csr_data_reg__0[563]
    SLICE_X67Y82         LDCE                                         r  u_vex/spmm_data_reg[403]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_if_id/inst_ff0/din_r_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vid/funct6_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.481ns  (logic 0.304ns (63.143%)  route 0.177ns (36.857%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.262    -1.982    u_if_id/inst_ff0/clk_out1
    SLICE_X51Y57         FDCE                                         r  u_if_id/inst_ff0/din_r_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.304    -1.678 r  u_if_id/inst_ff0/din_r_reg[26]/Q
                         net (fo=1, routed)           0.177    -1.501    u_vid/core_bus_spare_OBUF_inst_i_2_0[24]
    SLICE_X50Y57         LDCE                                         r  u_vid/funct6_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_index_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.498ns  (logic 0.279ns (55.986%)  route 0.219ns (44.014%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.255    -1.989    u_vex/I57
    SLICE_X49Y80         FDCE                                         r  u_vex/csr_data_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y80         FDCE (Prop_fdce_C_Q)         0.279    -1.710 r  u_vex/csr_data_reg_reg[4]/Q
                         net (fo=1, routed)           0.219    -1.491    u_vex/csr_data_reg__0[4]
    SLICE_X48Y79         LDCE                                         r  u_vex/spmm_index_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[315]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[155]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.503ns  (logic 0.279ns (55.499%)  route 0.224ns (44.501%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.252    -1.992    u_vex/I57
    SLICE_X65Y78         FDCE                                         r  u_vex/csr_data_reg_reg[315]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y78         FDCE (Prop_fdce_C_Q)         0.279    -1.713 r  u_vex/csr_data_reg_reg[315]/Q
                         net (fo=1, routed)           0.224    -1.489    u_vex/csr_data_reg__0[315]
    SLICE_X66Y77         LDCE                                         r  u_vex/spmm_data_reg[155]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[821]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_indices_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.493ns  (logic 0.279ns (56.636%)  route 0.214ns (43.364%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.263    -1.981    u_vex/I57
    SLICE_X44Y85         FDCE                                         r  u_vex/csr_data_reg_reg[821]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y85         FDCE (Prop_fdce_C_Q)         0.279    -1.702 r  u_vex/csr_data_reg_reg[821]/Q
                         net (fo=1, routed)           0.214    -1.488    u_vex/csr_data_reg__0__0[821]
    SLICE_X44Y84         LDCE                                         r  u_vex/spmm_indices_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_vex/csr_data_reg_reg[639]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_vex/spmm_data_reg[479]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.495ns  (logic 0.279ns (56.407%)  route 0.216ns (43.593%))
  Logic Levels:           0  
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.267    -1.977    u_vex/I57
    SLICE_X69Y92         FDCE                                         r  u_vex/csr_data_reg_reg[639]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y92         FDCE (Prop_fdce_C_Q)         0.279    -1.698 r  u_vex/csr_data_reg_reg[639]/Q
                         net (fo=1, routed)           0.216    -1.482    u_vex/csr_data_reg__0[639]
    SLICE_X70Y92         LDCE                                         r  u_vex/spmm_data_reg[479]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.415ns  (logic 0.029ns (2.049%)  route 1.386ns (97.951%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     10.000    10.000 f  
    W19                                               0.000    10.000 f  clk (IN)
                         net (fo=0)                   0.000    10.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455    10.455 f  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.936    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.657     8.279 f  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.556     8.834    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.029     8.863 f  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           0.831     9.694    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    f  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 instance_name/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            instance_name/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.766ns  (logic 0.077ns (2.784%)  route 2.689ns (97.216%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.218ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y13       BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkf_buf/O
                         net (fo=1, routed)           1.319    -1.925    instance_name/inst/clkfbout_buf_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV                                    r  instance_name/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay         11390 Endpoints
Min Delay         11390 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][8][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.525ns  (logic 1.618ns (6.339%)  route 23.907ns (93.661%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.118    25.525    u_vrf/vd_data[31]
    SLICE_X44Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][8][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X44Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][8][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][0][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.498ns  (logic 1.618ns (6.346%)  route 23.880ns (93.654%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.090    25.498    u_vrf/vd_data[31]
    SLICE_X43Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][0][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X43Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][0][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][9][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.482ns  (logic 1.618ns (6.350%)  route 23.864ns (93.650%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.075    25.482    u_vrf/vd_data[31]
    SLICE_X40Y53         FDCE                                         r  u_vrf/vrf_banks_reg[0][9][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.269    -1.975    u_vrf/clk_out1
    SLICE_X40Y53         FDCE                                         r  u_vrf/vrf_banks_reg[0][9][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][1][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.480ns  (logic 1.618ns (6.350%)  route 23.862ns (93.650%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.073    25.480    u_vrf/vd_data[31]
    SLICE_X40Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][1][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.269    -1.975    u_vrf/clk_out1
    SLICE_X40Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][1][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][6][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.462ns  (logic 1.618ns (6.355%)  route 23.844ns (93.645%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.054    25.462    u_vrf/vd_data[31]
    SLICE_X42Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][6][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X42Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][6][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][7][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.462ns  (logic 1.618ns (6.355%)  route 23.844ns (93.645%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.054    25.462    u_vrf/vd_data[31]
    SLICE_X43Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][7][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X43Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][7][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][10][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.438ns  (logic 1.618ns (6.361%)  route 23.820ns (93.639%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.031    25.438    u_vrf/vd_data[31]
    SLICE_X42Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][10][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X42Y52         FDCE                                         r  u_vrf/vrf_banks_reg[0][10][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][4][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.432ns  (logic 1.618ns (6.362%)  route 23.814ns (93.638%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          1.025    25.432    u_vrf/vd_data[31]
    SLICE_X43Y54         FDCE                                         r  u_vrf/vrf_banks_reg[0][4][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X43Y54         FDCE                                         r  u_vrf/vrf_banks_reg[0][4][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][3][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.386ns  (logic 1.618ns (6.374%)  route 23.768ns (93.626%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          0.979    25.386    u_vrf/vd_data[31]
    SLICE_X41Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][3][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.269    -1.975    u_vrf/clk_out1
    SLICE_X41Y55         FDCE                                         r  u_vrf/vrf_banks_reg[0][3][31]/C

Slack:                    inf
  Source:                 u_vid/dense_buf_read_addr_o_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vrf/vrf_banks_reg[0][2][31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        25.367ns  (logic 1.618ns (6.378%)  route 23.749ns (93.622%))
  Logic Levels:           8  (LDCE=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y56         LDCE                         0.000     0.000 r  u_vid/dense_buf_read_addr_o_reg[0]/G
    SLICE_X52Y56         LDCE (EnToQ_ldce_G_Q)        0.464     0.464 r  u_vid/dense_buf_read_addr_o_reg[0]/Q
                         net (fo=1921, routed)       19.162    19.626    u_dense_buf/Q[0]
    SLICE_X79Y55         LUT6 (Prop_lut6_I4_O)        0.105    19.731 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126/O
                         net (fo=1, routed)           0.000    19.731    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_126_n_9
    SLICE_X79Y55         MUXF7 (Prop_muxf7_I1_O)      0.182    19.913 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110/O
                         net (fo=1, routed)           0.000    19.913    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_110_n_9
    SLICE_X79Y55         MUXF8 (Prop_muxf8_I1_O)      0.079    19.992 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67/O
                         net (fo=1, routed)           1.549    21.541    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_67_n_9
    SLICE_X76Y26         LUT6 (Prop_lut6_I0_O)        0.264    21.805 r  u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_36/O
                         net (fo=2, routed)           0.000    21.805    u_dense_buf/nib_ex_data_o_OBUF[31]_inst_i_70_0
    SLICE_X76Y26         MUXF7 (Prop_muxf7_I1_O)      0.178    21.983 r  u_dense_buf/vrf_banks_reg[0][1][31]_i_16/O
                         net (fo=1, routed)           1.736    23.719    u_vid/mem[31]
    SLICE_X50Y34         LUT6 (Prop_lut6_I5_O)        0.241    23.960 r  u_vid/vrf_banks[0][1][31]_i_9/O
                         net (fo=1, routed)           0.343    24.302    u_vid/dense_buf_read_data_o[31]
    SLICE_X50Y36         LUT6 (Prop_lut6_I4_O)        0.105    24.407 r  u_vid/vrf_banks[0][1][31]_i_2/O
                         net (fo=12, routed)          0.959    25.367    u_vrf/vd_data[31]
    SLICE_X44Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][2][31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.837     0.837 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019     1.856    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.547    -4.691 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.371    -3.321    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    -3.244 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        1.268    -1.976    u_vrf/clk_out1
    SLICE_X44Y56         FDCE                                         r  u_vrf/vrf_banks_reg[0][2][31]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_vex/next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_vex/state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.158ns (57.099%)  route 0.119ns (42.901%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         LDCE                         0.000     0.000 r  u_vex/next_state_reg[1]/G
    SLICE_X49Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_vex/next_state_reg[1]/Q
                         net (fo=4, routed)           0.119     0.277    u_vex/next_state[1]
    SLICE_X49Y82         FDCE                                         r  u_vex/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.827    -0.310    u_vex/I57
    SLICE_X49Y82         FDCE                                         r  u_vex/state_reg[1]/C

Slack:                    inf
  Source:                 u_vex/next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            u_vex/state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.287ns  (logic 0.158ns (54.989%)  route 0.129ns (45.011%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         LDCE                         0.000     0.000 r  u_vex/next_state_reg[0]/G
    SLICE_X49Y83         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_vex/next_state_reg[0]/Q
                         net (fo=4, routed)           0.129     0.287    u_vex/next_state[0]
    SLICE_X49Y82         FDCE                                         r  u_vex/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.827    -0.310    u_vex/I57
    SLICE_X49Y82         FDCE                                         r  u_vex/state_reg[0]/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[30]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[1118]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.203ns (67.287%)  route 0.099ns (32.713%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y63         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[30]/G
    SLICE_X72Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_csr_dma/load_data_o_reg[30]/Q
                         net (fo=29, routed)          0.099     0.257    u_sparse_buf/sparse_buf_reg[1055]_0[30]
    SLICE_X73Y63         LUT6 (Prop_lut6_I4_O)        0.045     0.302 r  u_sparse_buf/sparse_buf[1118]_i_1/O
                         net (fo=1, routed)           0.000     0.302    u_sparse_buf/sparse_buf[1118]_i_1_n_9
    SLICE_X73Y63         FDCE                                         r  u_sparse_buf/sparse_buf_reg[1118]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.860    -0.277    u_sparse_buf/I57
    SLICE_X73Y63         FDCE                                         r  u_sparse_buf/sparse_buf_reg[1118]/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[803]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.349ns  (logic 0.223ns (63.843%)  route 0.126ns (36.157%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[3]/G
    SLICE_X58Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_csr_dma/load_data_o_reg[3]/Q
                         net (fo=29, routed)          0.126     0.304    u_sparse_buf/sparse_buf_reg[1055]_0[3]
    SLICE_X61Y68         LUT6 (Prop_lut6_I2_O)        0.045     0.349 r  u_sparse_buf/sparse_buf[803]_i_1/O
                         net (fo=1, routed)           0.000     0.349    u_sparse_buf/sparse_buf[803]_i_1_n_9
    SLICE_X61Y68         FDCE                                         r  u_sparse_buf/sparse_buf_reg[803]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.826    -0.311    u_sparse_buf/I57
    SLICE_X61Y68         FDCE                                         r  u_sparse_buf/sparse_buf_reg[803]/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[961]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.355ns  (logic 0.223ns (62.893%)  route 0.132ns (37.107%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y56         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[1]/G
    SLICE_X70Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_csr_dma/load_data_o_reg[1]/Q
                         net (fo=29, routed)          0.132     0.310    u_sparse_buf/sparse_buf_reg[1055]_0[1]
    SLICE_X68Y56         LUT6 (Prop_lut6_I2_O)        0.045     0.355 r  u_sparse_buf/sparse_buf[961]_i_1/O
                         net (fo=1, routed)           0.000     0.355    u_sparse_buf/sparse_buf[961]_i_1_n_9
    SLICE_X68Y56         FDCE                                         r  u_sparse_buf/sparse_buf_reg[961]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.838    -0.299    u_sparse_buf/I57
    SLICE_X68Y56         FDCE                                         r  u_sparse_buf/sparse_buf_reg[961]/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[23]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[279]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.356ns  (logic 0.223ns (62.632%)  route 0.133ns (37.368%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y71         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[23]/G
    SLICE_X76Y71         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_csr_dma/load_data_o_reg[23]/Q
                         net (fo=29, routed)          0.133     0.311    u_sparse_buf/sparse_buf_reg[1055]_0[23]
    SLICE_X76Y73         LUT6 (Prop_lut6_I2_O)        0.045     0.356 r  u_sparse_buf/sparse_buf[279]_i_1/O
                         net (fo=1, routed)           0.000     0.356    u_sparse_buf/sparse_buf[279]_i_1_n_9
    SLICE_X76Y73         FDCE                                         r  u_sparse_buf/sparse_buf_reg[279]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.853    -0.284    u_sparse_buf/I57
    SLICE_X76Y73         FDCE                                         r  u_sparse_buf/sparse_buf_reg[279]/C

Slack:                    inf
  Source:                 u_vex/buf_load_en_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/data_ready_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.357ns  (logic 0.203ns (56.828%)  route 0.154ns (43.172%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         LDCE                         0.000     0.000 r  u_vex/buf_load_en_reg/L7/G
    SLICE_X57Y73         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 f  u_vex/buf_load_en_reg/L7/Q
                         net (fo=4, routed)           0.154     0.312    u_sparse_buf/buf_load_en
    SLICE_X57Y72         LUT5 (Prop_lut5_I0_O)        0.045     0.357 r  u_sparse_buf/data_ready_i_1/O
                         net (fo=1, routed)           0.000     0.357    u_sparse_buf/data_ready_i_1_n_9
    SLICE_X57Y72         FDCE                                         r  u_sparse_buf/data_ready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.820    -0.317    u_sparse_buf/I57
    SLICE_X57Y72         FDCE                                         r  u_sparse_buf/data_ready_reg/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[10]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[586]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.203ns (56.586%)  route 0.156ns (43.414%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y65         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[10]/G
    SLICE_X72Y65         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  u_csr_dma/load_data_o_reg[10]/Q
                         net (fo=29, routed)          0.156     0.314    u_sparse_buf/sparse_buf_reg[1055]_0[10]
    SLICE_X74Y65         LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  u_sparse_buf/sparse_buf[586]_i_1/O
                         net (fo=1, routed)           0.000     0.359    u_sparse_buf/sparse_buf[586]_i_1_n_9
    SLICE_X74Y65         FDCE                                         r  u_sparse_buf/sparse_buf_reg[586]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.862    -0.275    u_sparse_buf/I57
    SLICE_X74Y65         FDCE                                         r  u_sparse_buf/sparse_buf_reg[586]/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.223ns (62.050%)  route 0.136ns (37.950%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[4]/G
    SLICE_X58Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_csr_dma/load_data_o_reg[4]/Q
                         net (fo=29, routed)          0.136     0.314    u_sparse_buf/sparse_buf_reg[1055]_0[4]
    SLICE_X61Y67         LUT6 (Prop_lut6_I3_O)        0.045     0.359 r  u_sparse_buf/sparse_buf[68]_i_1/O
                         net (fo=1, routed)           0.000     0.359    u_sparse_buf/sparse_buf[68]_i_1_n_9
    SLICE_X61Y67         FDCE                                         r  u_sparse_buf/sparse_buf_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.827    -0.310    u_sparse_buf/I57
    SLICE_X61Y67         FDCE                                         r  u_sparse_buf/sparse_buf_reg[68]/C

Slack:                    inf
  Source:                 u_csr_dma/load_data_o_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            u_sparse_buf/sparse_buf_reg[579]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.223ns (61.738%)  route 0.138ns (38.262%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.255ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.156ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y67         LDCE                         0.000     0.000 r  u_csr_dma/load_data_o_reg[3]/G
    SLICE_X58Y67         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  u_csr_dma/load_data_o_reg[3]/Q
                         net (fo=29, routed)          0.138     0.316    u_sparse_buf/sparse_buf_reg[1055]_0[3]
    SLICE_X58Y69         LUT6 (Prop_lut6_I3_O)        0.045     0.361 r  u_sparse_buf/sparse_buf[579]_i_1/O
                         net (fo=1, routed)           0.000     0.361    u_sparse_buf/sparse_buf[579]_i_1_n_9
    SLICE_X58Y69         FDCE                                         r  u_sparse_buf/sparse_buf_reg[579]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    W19                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    instance_name/inst/clk_in1
    W19                  IBUF (Prop_ibuf_I_O)         0.455     0.455 r  instance_name/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.936    instance_name/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.721 r  instance_name/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.166    instance_name/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.137 r  instance_name/inst/clkout1_buf/O
                         net (fo=4771, routed)        0.825    -0.312    u_sparse_buf/I57
    SLICE_X58Y69         FDCE                                         r  u_sparse_buf/sparse_buf_reg[579]/C





