{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1701878538020 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1701878538021 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 06 23:02:17 2023 " "Processing started: Wed Dec 06 23:02:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1701878538021 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1701878538021 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeline -c pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1701878538022 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1701878538906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wrapper " "Found entity 1: wrapper" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_fetch_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_fetch_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_fetch_decode " "Found entity 1: reg_fetch_decode" {  } { { "../src/reg_fetch_decode.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/reg_fetch_decode.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_decode_execute.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_decode_execute.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_decode_execute " "Found entity 1: reg_decode_execute" {  } { { "../src/reg_decode_execute.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/reg_decode_execute.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_execute_memory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_execute_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_execute_memory " "Found entity 1: reg_execute_memory" {  } { { "../src/reg_execute_memory.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/reg_execute_memory.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_memory_writeback.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_memory_writeback.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_memory_writeback " "Found entity 1: reg_memory_writeback" {  } { { "../src/reg_memory_writeback.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/reg_memory_writeback.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/forward1mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/forward1mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward1mux " "Found entity 1: forward1mux" {  } { { "../src/forward1mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/forward1mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/forward2mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/forward2mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forward2mux " "Found entity 1: forward2mux" {  } { { "../src/forward2mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/forward2mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/rs1d_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/rs1d_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs1d_mux " "Found entity 1: rs1d_mux" {  } { { "../src/rs1d_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/rs1d_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/rs2d_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/rs2d_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rs2d_mux " "Found entity 1: rs2d_mux" {  } { { "../src/rs2d_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/rs2d_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/hazard_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/hazard_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazard_unit " "Found entity 1: hazard_unit" {  } { { "../src/hazard_unit.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/hazard_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/datamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/datamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 datamem " "Found entity 1: datamem" {  } { { "../src/datamem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/datamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/outmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/outmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 outmem " "Found entity 1: outmem" {  } { { "../src/outmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/outmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/inmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/inmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inmem " "Found entity 1: inmem" {  } { { "../src/inmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/inmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/instr_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/instr_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_rom " "Found entity 1: instr_rom" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/instr_rom.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/wb_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/wb_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 wb_mux " "Found entity 1: wb_mux" {  } { { "../src/wb_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/wb_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/pipeline.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/pipeline.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pipeline " "Found entity 1: pipeline" {  } { { "../src/pipeline.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../src/regfile.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/reg_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_dec " "Found entity 1: reg_dec" {  } { { "../src/reg_dec.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/reg_dec.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_reg " "Found entity 1: pc_reg" {  } { { "../src/pc_reg.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pc_reg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/op_b_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/op_b_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_b_mux " "Found entity 1: op_b_mux" {  } { { "../src/op_b_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/op_b_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/op_a_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/op_a_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 op_a_mux " "Found entity 1: op_a_mux" {  } { { "../src/op_a_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/op_a_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539113 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lsu.sv(121) " "Verilog HDL information at lsu.sv(121): always construct contains both blocking and non-blocking assignments" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 121 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1701878539117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/lsu.sv 6 6 " "Found 6 design units, including 6 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lsu " "Found entity 1: lsu" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""} { "Info" "ISGN_ENTITY_NAME" "2 addr_dec " "Found entity 2: addr_dec" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""} { "Info" "ISGN_ENTITY_NAME" "3 ld_mux " "Found entity 3: ld_mux" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""} { "Info" "ISGN_ENTITY_NAME" "4 latch32_cp " "Found entity 4: latch32_cp" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""} { "Info" "ISGN_ENTITY_NAME" "5 reg32_cp " "Found entity 5: reg32_cp" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""} { "Info" "ISGN_ENTITY_NAME" "6 ld_sel_mux " "Found entity 6: ld_sel_mux" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/immgen.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/immgen.sv" { { "Info" "ISGN_ENTITY_NAME" "1 immGen " "Found entity 1: immGen" {  } { { "../src/immGen.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/immGen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../src/ctrl_unit.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/ctrl_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/brcomp.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/brcomp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 brcomp " "Found entity 1: brcomp" {  } { { "../src/brcomp.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/brcomp.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/br_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/br_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 br_mux " "Found entity 1: br_mux" {  } { { "../src/br_mux.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/br_mux.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/alu.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../src/alu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539133 ""} { "Info" "ISGN_ENTITY_NAME" "2 arith_right_shift " "Found entity 2: arith_right_shift" {  } { { "../src/alu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/alu.sv" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/add4.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ngtph/onedrive/university courses/computer architecture (ee4423_tt01)/labs/ms3/src/add4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add4 " "Found entity 1: add4" {  } { { "../src/add4.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/add4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878539136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878539136 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "wrapper " "Elaborating entity \"wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1701878539337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline pipeline:rv32i " "Elaborating entity \"pipeline\" for hierarchy \"pipeline:rv32i\"" {  } { { "wrapper.sv" "rv32i" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/wrapper.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "br_mux pipeline:rv32i\|br_mux:brsel " "Elaborating entity \"br_mux\" for hierarchy \"pipeline:rv32i\|br_mux:brsel\"" {  } { { "../src/pipeline.sv" "brsel" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_reg pipeline:rv32i\|pc_reg:fetch_address " "Elaborating entity \"pc_reg\" for hierarchy \"pipeline:rv32i\|pc_reg:fetch_address\"" {  } { { "../src/pipeline.sv" "fetch_address" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add4 pipeline:rv32i\|add4:plus4 " "Elaborating entity \"add4\" for hierarchy \"pipeline:rv32i\|add4:plus4\"" {  } { { "../src/pipeline.sv" "plus4" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_rom pipeline:rv32i\|instr_rom:fetch_data " "Elaborating entity \"instr_rom\" for hierarchy \"pipeline:rv32i\|instr_rom:fetch_data\"" {  } { { "../src/pipeline.sv" "fetch_data" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539471 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "184 0 2047 instr_rom.v(8) " "Verilog HDL warning at instr_rom.v(8): number of words (184) in memory file does not match the number of elements in the address range \[0:2047\]" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/instr_rom.v" 8 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Quartus II" 0 -1 1701878539480 "|wrapper|pipeline:rv32i|instr_rom:fetch_data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_rom.v(6) " "Net \"mem.data_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1701878539604 "|wrapper|pipeline:rv32i|instr_rom:fetch_data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_rom.v(6) " "Net \"mem.waddr_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1701878539604 "|wrapper|pipeline:rv32i|instr_rom:fetch_data"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_rom.v(6) " "Net \"mem.we_a\" at instr_rom.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "../src/instr_rom.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/instr_rom.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1701878539604 "|wrapper|pipeline:rv32i|instr_rom:fetch_data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_fetch_decode pipeline:rv32i\|reg_fetch_decode:decode " "Elaborating entity \"reg_fetch_decode\" for hierarchy \"pipeline:rv32i\|reg_fetch_decode:decode\"" {  } { { "../src/pipeline.sv" "decode" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dec pipeline:rv32i\|reg_dec:regdec " "Elaborating entity \"reg_dec\" for hierarchy \"pipeline:rv32i\|reg_dec:regdec\"" {  } { { "../src/pipeline.sv" "regdec" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immGen pipeline:rv32i\|immGen:iG " "Elaborating entity \"immGen\" for hierarchy \"pipeline:rv32i\|immGen:iG\"" {  } { { "../src/pipeline.sv" "iG" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "brcomp pipeline:rv32i\|brcomp:brc " "Elaborating entity \"brcomp\" for hierarchy \"pipeline:rv32i\|brcomp:brc\"" {  } { { "../src/pipeline.sv" "brc" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_unit pipeline:rv32i\|ctrl_unit:cu " "Elaborating entity \"ctrl_unit\" for hierarchy \"pipeline:rv32i\|ctrl_unit:cu\"" {  } { { "../src/pipeline.sv" "cu" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile pipeline:rv32i\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"pipeline:rv32i\|regfile:rf\"" {  } { { "../src/pipeline.sv" "rf" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs1d_mux pipeline:rv32i\|rs1d_mux:rd1m " "Elaborating entity \"rs1d_mux\" for hierarchy \"pipeline:rv32i\|rs1d_mux:rd1m\"" {  } { { "../src/pipeline.sv" "rd1m" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rs2d_mux pipeline:rv32i\|rs2d_mux:rd2m " "Elaborating entity \"rs2d_mux\" for hierarchy \"pipeline:rv32i\|rs2d_mux:rd2m\"" {  } { { "../src/pipeline.sv" "rd2m" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_decode_execute pipeline:rv32i\|reg_decode_execute:execute " "Elaborating entity \"reg_decode_execute\" for hierarchy \"pipeline:rv32i\|reg_decode_execute:execute\"" {  } { { "../src/pipeline.sv" "execute" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward1mux pipeline:rv32i\|forward1mux:f1m " "Elaborating entity \"forward1mux\" for hierarchy \"pipeline:rv32i\|forward1mux:f1m\"" {  } { { "../src/pipeline.sv" "f1m" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward2mux pipeline:rv32i\|forward2mux:f2m " "Elaborating entity \"forward2mux\" for hierarchy \"pipeline:rv32i\|forward2mux:f2m\"" {  } { { "../src/pipeline.sv" "f2m" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_a_mux pipeline:rv32i\|op_a_mux:oam " "Elaborating entity \"op_a_mux\" for hierarchy \"pipeline:rv32i\|op_a_mux:oam\"" {  } { { "../src/pipeline.sv" "oam" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "op_b_mux pipeline:rv32i\|op_b_mux:obm " "Elaborating entity \"op_b_mux\" for hierarchy \"pipeline:rv32i\|op_b_mux:obm\"" {  } { { "../src/pipeline.sv" "obm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu pipeline:rv32i\|alu:al " "Elaborating entity \"alu\" for hierarchy \"pipeline:rv32i\|alu:al\"" {  } { { "../src/pipeline.sv" "al" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arith_right_shift pipeline:rv32i\|alu:al\|arith_right_shift:ars " "Elaborating entity \"arith_right_shift\" for hierarchy \"pipeline:rv32i\|alu:al\|arith_right_shift:ars\"" {  } { { "../src/alu.sv" "ars" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/alu.sv" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_execute_memory pipeline:rv32i\|reg_execute_memory:memory " "Elaborating entity \"reg_execute_memory\" for hierarchy \"pipeline:rv32i\|reg_execute_memory:memory\"" {  } { { "../src/pipeline.sv" "memory" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lsu pipeline:rv32i\|lsu:dmem " "Elaborating entity \"lsu\" for hierarchy \"pipeline:rv32i\|lsu:dmem\"" {  } { { "../src/pipeline.sv" "dmem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_dec pipeline:rv32i\|lsu:dmem\|addr_dec:ad " "Elaborating entity \"addr_dec\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|addr_dec:ad\"" {  } { { "../src/lsu.sv" "ad" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(73) " "Verilog HDL assignment warning at lsu.sv(73): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701878539971 "|wrapper|pipeline:rv32i|lsu:dmem|addr_dec:ad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(74) " "Verilog HDL assignment warning at lsu.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701878539971 "|wrapper|pipeline:rv32i|lsu:dmem|addr_dec:ad"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 lsu.sv(75) " "Verilog HDL assignment warning at lsu.sv(75): truncated value with size 32 to match size of target (1)" {  } { { "../src/lsu.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1701878539971 "|wrapper|pipeline:rv32i|lsu:dmem|addr_dec:ad"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch32_cp pipeline:rv32i\|lsu:dmem\|latch32_cp:sw " "Elaborating entity \"latch32_cp\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|latch32_cp:sw\"" {  } { { "../src/lsu.sv" "sw" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datamem pipeline:rv32i\|lsu:dmem\|datamem:dmem " "Elaborating entity \"datamem\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|datamem:dmem\"" {  } { { "../src/lsu.sv" "dmem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878539986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component\"" {  } { { "../src/datamem.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/datamem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540144 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component\"" {  } { { "../src/datamem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/datamem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878540163 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540165 ""}  } { { "../src/datamem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/datamem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701878540165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c3i1 " "Found entity 1: altsyncram_c3i1" {  } { { "db/altsyncram_c3i1.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/altsyncram_c3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878540248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878540248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_c3i1 pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component\|altsyncram_c3i1:auto_generated " "Elaborating entity \"altsyncram_c3i1\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|datamem:dmem\|altsyncram:altsyncram_component\|altsyncram_c3i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outmem pipeline:rv32i\|lsu:dmem\|outmem:omem " "Elaborating entity \"outmem\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|outmem:omem\"" {  } { { "../src/lsu.sv" "omem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component\"" {  } { { "../src/outmem.v" "altsyncram_component" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/outmem.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540282 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component\"" {  } { { "../src/outmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/outmem.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540295 ""}  } { { "../src/outmem.v" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/outmem.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701878540295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1i1 " "Found entity 1: altsyncram_r1i1" {  } { { "db/altsyncram_r1i1.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/altsyncram_r1i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878540349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878540349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1i1 pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component\|altsyncram_r1i1:auto_generated " "Elaborating entity \"altsyncram_r1i1\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|outmem:omem\|altsyncram:altsyncram_component\|altsyncram_r1i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inmem pipeline:rv32i\|lsu:dmem\|inmem:imem " "Elaborating entity \"inmem\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|inmem:imem\"" {  } { { "../src/lsu.sv" "imem" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32_cp pipeline:rv32i\|lsu:dmem\|reg32_cp:hex0 " "Elaborating entity \"reg32_cp\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|reg32_cp:hex0\"" {  } { { "../src/lsu.sv" "hex0" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ld_mux pipeline:rv32i\|lsu:dmem\|ld_mux:loader " "Elaborating entity \"ld_mux\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|ld_mux:loader\"" {  } { { "../src/lsu.sv" "loader" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ld_sel_mux pipeline:rv32i\|lsu:dmem\|ld_sel_mux:lsm " "Elaborating entity \"ld_sel_mux\" for hierarchy \"pipeline:rv32i\|lsu:dmem\|ld_sel_mux:lsm\"" {  } { { "../src/lsu.sv" "lsm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/lsu.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_memory_writeback pipeline:rv32i\|reg_memory_writeback:writeback " "Elaborating entity \"reg_memory_writeback\" for hierarchy \"pipeline:rv32i\|reg_memory_writeback:writeback\"" {  } { { "../src/pipeline.sv" "writeback" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wb_mux pipeline:rv32i\|wb_mux:wbm " "Elaborating entity \"wb_mux\" for hierarchy \"pipeline:rv32i\|wb_mux:wbm\"" {  } { { "../src/pipeline.sv" "wbm" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard_unit pipeline:rv32i\|hazard_unit:hu " "Elaborating entity \"hazard_unit\" for hierarchy \"pipeline:rv32i\|hazard_unit:hu\"" {  } { { "../src/pipeline.sv" "hu" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/src/pipeline.sv" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878540534 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/pipeline.ram0_instr_rom_8ff00d5e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/pipeline.ram0_instr_rom_8ff00d5e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1701878541362 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "pipeline:rv32i\|reg_decode_execute:execute\|wb_selE_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"pipeline:rv32i\|reg_decode_execute:execute\|wb_selE_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1701878543524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1701878543524 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 12 " "Parameter WIDTH set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1701878543524 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878543524 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1701878543524 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipeline:rv32i\|reg_decode_execute:execute\|altshift_taps:wb_selE_rtl_0 " "Elaborated megafunction instantiation \"pipeline:rv32i\|reg_decode_execute:execute\|altshift_taps:wb_selE_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878543657 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipeline:rv32i\|reg_decode_execute:execute\|altshift_taps:wb_selE_rtl_0 " "Instantiated megafunction \"pipeline:rv32i\|reg_decode_execute:execute\|altshift_taps:wb_selE_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878543657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878543657 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 12 " "Parameter \"WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1701878543657 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1701878543657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ofm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ofm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ofm " "Found entity 1: shift_taps_ofm" {  } { { "db/shift_taps_ofm.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/shift_taps_ofm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878543722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878543722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7461.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7461.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7461 " "Found entity 1: altsyncram_7461" {  } { { "db/altsyncram_7461.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/altsyncram_7461.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878543798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878543798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gvd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gvd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gvd " "Found entity 1: add_sub_gvd" {  } { { "db/add_sub_gvd.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/add_sub_gvd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878543892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878543892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kkf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kkf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kkf " "Found entity 1: cntr_kkf" {  } { { "db/cntr_kkf.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/cntr_kkf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878543965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878543965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6cc " "Found entity 1: cmpr_6cc" {  } { { "db/cmpr_6cc.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/cmpr_6cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878544069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878544069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_74h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_74h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_74h " "Found entity 1: cntr_74h" {  } { { "db/cntr_74h.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/cntr_74h.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1701878544143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1701878544143 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_ofm.tdf" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/db/shift_taps_ofm.tdf" 41 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1701878544698 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1701878544698 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/output_files/pipeline.map.smsg " "Generated suppressed messages file C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/output_files/pipeline.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1701878555574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1701878556717 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878556717 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878557214 "|wrapper|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878557214 "|wrapper|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878557214 "|wrapper|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "wrapper.sv" "" { Text "C:/Users/ngtph/OneDrive/university courses/Computer Architecture (EE4423_TT01)/Labs/MS3/quartus/wrapper.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1701878557214 "|wrapper|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1701878557214 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4931 " "Implemented 4931 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1701878557216 ""} { "Info" "ICUT_CUT_TM_OPINS" "95 " "Implemented 95 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1701878557216 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4705 " "Implemented 4705 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1701878557216 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1701878557216 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1701878557216 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4644 " "Peak virtual memory: 4644 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1701878557260 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 06 23:02:37 2023 " "Processing ended: Wed Dec 06 23:02:37 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1701878557260 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1701878557260 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1701878557260 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1701878557260 ""}
