{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667755860570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667755860570 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov  6 14:30:04 2022 " "Processing started: Sun Nov  6 14:30:04 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667755860570 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667755860570 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aula_9 -c Aula_9 " "Command: quartus_sta Aula_9 -c Aula_9" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667755860571 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667755860598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667755861025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861058 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861058 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula_9.sdc " "Synopsys Design Constraints File file not found: 'Aula_9.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667755861393 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861394 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667755861398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667755861398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667755861398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667755861398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667755861398 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[2\] KEY\[2\] " "create_clock -period 1.000 -name KEY\[2\] KEY\[2\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667755861398 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667755861398 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667755861402 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667755861402 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667755861404 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667755861408 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667755861409 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667755861414 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667755861524 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667755861524 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.202 " "Worst-case setup slack is -10.202" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861525 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.202           -4998.452 CLOCK_50  " "  -10.202           -4998.452 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861525 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861525 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.445 " "Worst-case hold slack is 0.445" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861534 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.445               0.000 CLOCK_50  " "    0.445               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861534 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861534 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.214 " "Worst-case recovery slack is -4.214" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.214              -4.214 KEY\[3\]  " "   -4.214              -4.214 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.144              -4.144 KEY\[1\]  " "   -4.144              -4.144 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.061              -4.061 FPGA_RESET_N  " "   -4.061              -4.061 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.991              -3.991 KEY\[2\]  " "   -3.991              -3.991 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.889              -3.889 KEY\[0\]  " "   -3.889              -3.889 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.220 " "Worst-case removal slack is 1.220" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.220               0.000 KEY\[1\]  " "    1.220               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.263               0.000 KEY\[0\]  " "    1.263               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.287               0.000 FPGA_RESET_N  " "    1.287               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.304               0.000 KEY\[2\]  " "    1.304               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.663               0.000 KEY\[3\]  " "    1.663               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861547 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861547 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.877 " "Worst-case minimum pulse width slack is -0.877" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.877              -1.547 KEY\[0\]  " "   -0.877              -1.547 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -625.866 CLOCK_50  " "   -0.538            -625.866 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.938 KEY\[1\]  " "   -0.538              -0.938 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.905 KEY\[2\]  " "   -0.538              -0.905 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.827 FPGA_RESET_N  " "   -0.538              -0.827 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.793 KEY\[3\]  " "   -0.538              -0.793 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755861548 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755861548 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667755861574 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667755861603 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667755862780 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667755862867 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667755862867 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667755862868 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667755862895 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667755862895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.381 " "Worst-case setup slack is -10.381" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.381           -4860.026 CLOCK_50  " "  -10.381           -4860.026 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755862896 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.451 " "Worst-case hold slack is 0.451" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.451               0.000 CLOCK_50  " "    0.451               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755862905 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.409 " "Worst-case recovery slack is -4.409" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.409              -4.409 KEY\[3\]  " "   -4.409              -4.409 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.275              -4.275 FPGA_RESET_N  " "   -4.275              -4.275 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.272              -4.272 KEY\[1\]  " "   -4.272              -4.272 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.150              -4.150 KEY\[2\]  " "   -4.150              -4.150 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.097              -4.097 KEY\[0\]  " "   -4.097              -4.097 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862910 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755862910 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.302 " "Worst-case removal slack is 1.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.302               0.000 KEY\[1\]  " "    1.302               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.416               0.000 KEY\[2\]  " "    1.416               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.452               0.000 FPGA_RESET_N  " "    1.452               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.523               0.000 KEY\[0\]  " "    1.523               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.821               0.000 KEY\[3\]  " "    1.821               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755862921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.895 " "Worst-case minimum pulse width slack is -0.895" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.895              -1.625 KEY\[0\]  " "   -0.895              -1.625 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -553.916 CLOCK_50  " "   -0.538            -553.916 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.957 KEY\[1\]  " "   -0.538              -0.957 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.924 KEY\[2\]  " "   -0.538              -0.924 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.814 FPGA_RESET_N  " "   -0.538              -0.814 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.783 KEY\[3\]  " "   -0.538              -0.783 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755862922 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755862922 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667755862934 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667755863069 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667755864045 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667755864137 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667755864137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667755864137 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667755864145 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667755864145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.674 " "Worst-case setup slack is -4.674" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864146 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.674           -2270.245 CLOCK_50  " "   -4.674           -2270.245 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864146 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864146 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 CLOCK_50  " "    0.180               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.622 " "Worst-case recovery slack is -1.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.622              -1.622 KEY\[0\]  " "   -1.622              -1.622 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.615              -1.615 KEY\[3\]  " "   -1.615              -1.615 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.543              -1.543 FPGA_RESET_N  " "   -1.543              -1.543 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.535              -1.535 KEY\[2\]  " "   -1.535              -1.535 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.453              -1.453 KEY\[1\]  " "   -1.453              -1.453 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.194 " "Worst-case removal slack is 0.194" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.194               0.000 KEY\[1\]  " "    0.194               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.323               0.000 FPGA_RESET_N  " "    0.323               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.366               0.000 KEY\[2\]  " "    0.366               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 KEY\[0\]  " "    0.466               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.526               0.000 KEY\[3\]  " "    0.526               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864163 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.931 " "Worst-case minimum pulse width slack is -0.931" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.931              -2.415 KEY\[0\]  " "   -0.931              -2.415 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.534              -1.575 KEY\[1\]  " "   -0.534              -1.575 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446              -1.330 KEY\[2\]  " "   -0.446              -1.330 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.410            -322.154 CLOCK_50  " "   -0.410            -322.154 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.388              -1.107 KEY\[3\]  " "   -0.388              -1.107 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.292              -0.839 FPGA_RESET_N  " "   -0.292              -0.839 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864165 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864165 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667755864178 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout " "Cell: muxClock\|saida_MUX\[0\]  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667755864329 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667755864329 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667755864330 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667755864342 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667755864342 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.206 " "Worst-case setup slack is -4.206" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.206           -1972.075 CLOCK_50  " "   -4.206           -1972.075 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864343 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864354 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 CLOCK_50  " "    0.132               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864354 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864354 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.480 " "Worst-case recovery slack is -1.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.480              -1.480 KEY\[0\]  " "   -1.480              -1.480 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.405              -1.405 KEY\[3\]  " "   -1.405              -1.405 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.365              -1.365 FPGA_RESET_N  " "   -1.365              -1.365 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.322              -1.322 KEY\[2\]  " "   -1.322              -1.322 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220              -1.220 KEY\[1\]  " "   -1.220              -1.220 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.149 " "Worst-case removal slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 KEY\[1\]  " "    0.149               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 FPGA_RESET_N  " "    0.294               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.309               0.000 KEY\[2\]  " "    0.309               0.000 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.472               0.000 KEY\[0\]  " "    0.472               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.479               0.000 KEY\[3\]  " "    0.479               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.893 " "Worst-case minimum pulse width slack is -0.893" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -2.423 KEY\[0\]  " "   -0.893              -2.423 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.605              -1.829 KEY\[1\]  " "   -0.605              -1.829 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.512              -1.586 KEY\[2\]  " "   -0.512              -1.586 KEY\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.451              -1.370 KEY\[3\]  " "   -0.451              -1.370 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446            -384.045 CLOCK_50  " "   -0.446            -384.045 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.366              -1.120 FPGA_RESET_N  " "   -0.366              -1.120 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667755864373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667755864373 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667755865711 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667755865712 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "794 " "Peak virtual memory: 794 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667755865748 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov  6 14:31:05 2022 " "Processing ended: Sun Nov  6 14:31:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667755865748 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:01 " "Elapsed time: 00:01:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667755865748 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667755865748 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667755865748 ""}
