

================================================================
== Vivado HLS Report for 'update_knn'
================================================================
* Date:           Tue Feb 20 21:16:54 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        5-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      5.84|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   63|   63|   63|   63|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   49|   49|         1|          -|          -|    49|    no    |
        |- Loop 2  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    185|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    105|
|Register         |        -|      -|     101|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     101|    290|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |dist_V_fu_187_p2    |     +    |      0|  0|  15|           6|           6|
    |grp_fu_122_p2       |     +    |      0|  0|  12|           3|           2|
    |i_fu_170_p2         |     +    |      0|  0|  15|           6|           1|
    |tmp_1_fu_144_p2     |     +    |      0|  0|  15|           7|           7|
    |tmp_2_fu_208_p2     |     +    |      0|  0|  15|           7|           7|
    |tmp_3_fu_232_p2     |     +    |      0|  0|  15|           7|           7|
    |exitcond_fu_164_p2  |   icmp   |      0|  0|  11|           6|           5|
    |tmp_4_fu_198_p2     |   icmp   |      0|  0|   9|           3|           1|
    |tmp_6_fu_222_p2     |   icmp   |      0|  0|  11|           6|           6|
    |tmp_9_fu_247_p2     |   icmp   |      0|  0|  11|           6|           6|
    |r_V_fu_154_p2       |    xor   |      0|  0|  56|          49|          49|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 185|         106|          97|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |bvh_d_index_reg_99           |   9|          2|    6|         12|
    |i1_reg_110                   |   9|          2|    3|          6|
    |min_distance_last_el_reg_88  |   9|          2|    6|         12|
    |min_distances_V_address0     |  21|          4|    6|         24|
    |min_distances_V_d0           |  15|          3|    6|         18|
    |temp_min_distance_la_fu_42   |   9|          2|    6|         12|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 105|         21|   34|         90|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   5|   0|    5|          0|
    |bvh_d_index_reg_99              |   6|   0|    6|          0|
    |i1_reg_110                      |   3|   0|    3|          0|
    |min_distance_last_el_1_reg_291  |   6|   0|    6|          0|
    |min_distance_last_el_reg_88     |   6|   0|    6|          0|
    |min_distances_V_addr_1_reg_301  |   6|   0|    6|          0|
    |min_distances_V_addr_reg_286    |   6|   0|    6|          0|
    |r_V_reg_258                     |  49|   0|   49|          0|
    |temp_min_distance_la_fu_42      |   6|   0|    6|          0|
    |tmp_1_reg_252                   |   7|   0|    7|          0|
    |tmp_6_reg_297                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 101|   0|  101|          0|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs |       update_knn       | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs |       update_knn       | return value |
|ap_start                  |  in |    1| ap_ctrl_hs |       update_knn       | return value |
|ap_done                   | out |    1| ap_ctrl_hs |       update_knn       | return value |
|ap_idle                   | out |    1| ap_ctrl_hs |       update_knn       | return value |
|ap_ready                  | out |    1| ap_ctrl_hs |       update_knn       | return value |
|test_inst_V               |  in |   49|   ap_none  |       test_inst_V      |    scalar    |
|train_inst_V              |  in |   48|   ap_none  |      train_inst_V      |    scalar    |
|min_distances_V_address0  | out |    6|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_ce0       | out |    1|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_we0       | out |    1|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_d0        | out |    6|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_q0        |  in |    6|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_address1  | out |    6|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_ce1       | out |    1|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_we1       | out |    1|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_d1        | out |    6|  ap_memory |     min_distances_V    |     array    |
|min_distances_V_offset    |  in |    4|   ap_none  | min_distances_V_offset |    scalar    |
+--------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!exitcond)
	3  / (exitcond)
3 --> 
	4  / (!tmp_4)
4 --> 
	5  / true
5 --> 
	3  / true

* FSM state operations: 

 <State 1> : 1.83ns
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%min_distances_V_offs = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %min_distances_V_offset)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%min_distances_V_offs_1 = zext i4 %min_distances_V_offs to i7"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %min_distances_V_offs, i2 0)"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i6 %tmp to i7" [digitrec.cpp:89]
ST_1 : Operation 12 [1/1] (1.82ns)   --->   "%tmp_1 = add i7 %min_distances_V_offs_1, %p_shl_cast" [digitrec.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%train_inst_V_cast = zext i48 %train_inst_V_read to i49"
ST_1 : Operation 14 [1/1] (1.27ns)   --->   "%r_V = xor i49 %train_inst_V_cast, %test_inst_V_read" [digitrec.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:63]

 <State 2> : 1.83ns
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%min_distance_last_el = phi i6 [ 0, %0 ], [ %dist_V, %2 ]"
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%index_assign_cast2 = zext i6 %bvh_d_index to i32" [digitrec.cpp:87]
ST_2 : Operation 19 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%i = add i6 %bvh_d_index, 1" [digitrec.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.preheader, label %2" [digitrec.cpp:63]
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 %index_assign_cast2)" [digitrec.cpp:64]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i1 %tmp_5 to i6" [digitrec.cpp:64]
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%dist_V = add i6 %min_distance_last_el, %tmp_1_cast" [digitrec.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:63]
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%temp_min_distance_la = alloca i6"
ST_2 : Operation 28 [1/1] (1.76ns)   --->   "store i6 %min_distance_last_el, i6* %temp_min_distance_la" [digitrec.cpp:64]
ST_2 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [digitrec.cpp:88]

 <State 3> : 4.19ns
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ %i_1, %7 ], [ -4, %.preheader.preheader ]"
ST_3 : Operation 31 [1/1] (1.13ns)   --->   "%tmp_4 = icmp eq i3 %i1, 0" [digitrec.cpp:88]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %8, label %3" [digitrec.cpp:88]
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i3 %i1 to i7" [digitrec.cpp:89]
ST_3 : Operation 35 [1/1] (1.87ns)   --->   "%tmp_2 = add i7 %tmp_1, %tmp_5_cast" [digitrec.cpp:89]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_2_cast = zext i7 %tmp_2 to i64" [digitrec.cpp:89]
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%min_distances_V_addr = getelementptr [50 x i6]* %min_distances_V, i64 0, i64 %tmp_2_cast" [digitrec.cpp:89]
ST_3 : Operation 38 [2/2] (2.32ns)   --->   "%min_distance_last_el_1 = load i6* %min_distances_V_addr, align 1" [digitrec.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:99]

 <State 4> : 5.84ns
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%temp_min_distance_la_1 = load i6* %temp_min_distance_la" [digitrec.cpp:89]
ST_4 : Operation 41 [1/2] (2.32ns)   --->   "%min_distance_last_el_1 = load i6* %min_distances_V_addr, align 1" [digitrec.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_4 : Operation 42 [1/1] (1.42ns)   --->   "%tmp_6 = icmp ult i6 %temp_min_distance_la_1, %min_distance_last_el_1" [digitrec.cpp:89]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %4, label %5" [digitrec.cpp:89]
ST_4 : Operation 44 [1/1] (1.65ns)   --->   "%tmp_7 = add i3 %i1, -1" [digitrec.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i3 %tmp_7 to i7" [digitrec.cpp:93]
ST_4 : Operation 46 [1/1] (1.87ns)   --->   "%tmp_3 = add i7 %tmp_1, %tmp_8_cast" [digitrec.cpp:93]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_3_cast = zext i7 %tmp_3 to i64" [digitrec.cpp:93]
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%min_distances_V_addr_1 = getelementptr [50 x i6]* %min_distances_V, i64 0, i64 %tmp_3_cast" [digitrec.cpp:93]
ST_4 : Operation 49 [2/2] (2.32ns)   --->   "%min_distances_V_load = load i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_4 : Operation 50 [1/1] (2.32ns)   --->   "store i6 %temp_min_distance_la_1, i6* %min_distances_V_addr, align 1" [digitrec.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_4 : Operation 51 [1/1] (1.76ns)   --->   "store i6 %min_distance_last_el_1, i6* %temp_min_distance_la" [digitrec.cpp:91]
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "br label %7" [digitrec.cpp:93]

 <State 5> : 4.64ns
ST_5 : Operation 53 [1/2] (2.32ns)   --->   "%min_distances_V_load = load i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_5 : Operation 54 [1/1] (1.42ns)   --->   "%tmp_9 = icmp ult i6 %min_distance_last_el_1, %min_distances_V_load" [digitrec.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %6, label %._crit_edge" [digitrec.cpp:93]
ST_5 : Operation 56 [1/1] (2.32ns)   --->   "store i6 %min_distances_V_load, i6* %min_distances_V_addr, align 1" [digitrec.cpp:95]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_5 : Operation 57 [1/1] (2.32ns)   --->   "store i6 %min_distance_last_el_1, i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:96]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge" [digitrec.cpp:97]
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "br label %7"
ST_5 : Operation 60 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i1, -1" [digitrec.cpp:88]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader" [digitrec.cpp:88]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ min_distances_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_distances_V_offs   (read             ) [ 000000]
train_inst_V_read      (read             ) [ 000000]
test_inst_V_read       (read             ) [ 000000]
min_distances_V_offs_1 (zext             ) [ 000000]
tmp                    (bitconcatenate   ) [ 000000]
p_shl_cast             (zext             ) [ 000000]
tmp_1                  (add              ) [ 001111]
train_inst_V_cast      (zext             ) [ 000000]
r_V                    (xor              ) [ 001000]
StgValue_15            (br               ) [ 011000]
min_distance_last_el   (phi              ) [ 001000]
bvh_d_index            (phi              ) [ 001000]
index_assign_cast2     (zext             ) [ 000000]
exitcond               (icmp             ) [ 001000]
empty                  (speclooptripcount) [ 000000]
i                      (add              ) [ 011000]
StgValue_22            (br               ) [ 000000]
tmp_5                  (bitselect        ) [ 000000]
tmp_1_cast             (zext             ) [ 000000]
dist_V                 (add              ) [ 011000]
StgValue_26            (br               ) [ 011000]
temp_min_distance_la   (alloca           ) [ 001111]
StgValue_28            (store            ) [ 000000]
StgValue_29            (br               ) [ 001111]
i1                     (phi              ) [ 000111]
tmp_4                  (icmp             ) [ 000111]
empty_3                (speclooptripcount) [ 000000]
StgValue_33            (br               ) [ 000000]
tmp_5_cast             (zext             ) [ 000000]
tmp_2                  (add              ) [ 000000]
tmp_2_cast             (zext             ) [ 000000]
min_distances_V_addr   (getelementptr    ) [ 000011]
StgValue_39            (ret              ) [ 000000]
temp_min_distance_la_1 (load             ) [ 000000]
min_distance_last_el_1 (load             ) [ 000001]
tmp_6                  (icmp             ) [ 000111]
StgValue_43            (br               ) [ 000000]
tmp_7                  (add              ) [ 000000]
tmp_8_cast             (zext             ) [ 000000]
tmp_3                  (add              ) [ 000000]
tmp_3_cast             (zext             ) [ 000000]
min_distances_V_addr_1 (getelementptr    ) [ 000001]
StgValue_50            (store            ) [ 000000]
StgValue_51            (store            ) [ 000000]
StgValue_52            (br               ) [ 000000]
min_distances_V_load   (load             ) [ 000000]
tmp_9                  (icmp             ) [ 000111]
StgValue_55            (br               ) [ 000000]
StgValue_56            (store            ) [ 000000]
StgValue_57            (store            ) [ 000000]
StgValue_58            (br               ) [ 000000]
StgValue_59            (br               ) [ 000000]
i_1                    (add              ) [ 001111]
StgValue_61            (br               ) [ 001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_distances_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i4.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="temp_min_distance_la_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="temp_min_distance_la/2 "/>
</bind>
</comp>

<comp id="46" class="1004" name="min_distances_V_offs_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="4" slack="0"/>
<pin id="48" dir="0" index="1" bw="4" slack="0"/>
<pin id="49" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_V_offs/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="train_inst_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="48" slack="0"/>
<pin id="54" dir="0" index="1" bw="48" slack="0"/>
<pin id="55" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="test_inst_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="49" slack="0"/>
<pin id="60" dir="0" index="1" bw="49" slack="0"/>
<pin id="61" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="min_distances_V_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="6" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="7" slack="0"/>
<pin id="68" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="grp_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="6" slack="0"/>
<pin id="73" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="0" index="3" bw="6" slack="1"/>
<pin id="86" dir="0" index="4" bw="6" slack="1"/>
<pin id="74" dir="1" index="2" bw="6" slack="0"/>
<pin id="87" dir="1" index="5" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_distance_last_el_1/3 min_distances_V_load/4 StgValue_50/4 StgValue_56/5 StgValue_57/5 "/>
</bind>
</comp>

<comp id="76" class="1004" name="min_distances_V_addr_1_gep_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="1" slack="0"/>
<pin id="79" dir="0" index="2" bw="7" slack="0"/>
<pin id="80" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr_1/4 "/>
</bind>
</comp>

<comp id="88" class="1005" name="min_distance_last_el_reg_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="1"/>
<pin id="90" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_last_el (phireg) "/>
</bind>
</comp>

<comp id="92" class="1004" name="min_distance_last_el_phi_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="1"/>
<pin id="94" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_distance_last_el/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="bvh_d_index_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="6" slack="1"/>
<pin id="101" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="bvh_d_index_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="6" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="i1_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="i1_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="1"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="3" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/3 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="3" slack="1"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 i_1/5 "/>
</bind>
</comp>

<comp id="128" class="1004" name="min_distances_V_offs_1_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="min_distances_V_offs_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="6" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="0" index="2" bw="1" slack="0"/>
<pin id="136" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_shl_cast_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_1_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="6" slack="0"/>
<pin id="147" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="train_inst_V_cast_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="48" slack="0"/>
<pin id="152" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="r_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="49" slack="0"/>
<pin id="156" dir="0" index="1" bw="49" slack="0"/>
<pin id="157" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="index_assign_cast2_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast2/2 "/>
</bind>
</comp>

<comp id="164" class="1004" name="exitcond_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="i_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="6" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_5_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="0" index="1" bw="49" slack="1"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="tmp_1_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dist_V_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="StgValue_28_store_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="6" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="tmp_4_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="3" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="tmp_5_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="3" slack="0"/>
<pin id="206" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_5_cast/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="tmp_2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="7" slack="2"/>
<pin id="210" dir="0" index="1" bw="3" slack="0"/>
<pin id="211" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="tmp_2_cast_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2_cast/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="temp_min_distance_la_1_load_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="6" slack="2"/>
<pin id="220" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_min_distance_la_1/4 "/>
</bind>
</comp>

<comp id="222" class="1004" name="tmp_6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="6" slack="0"/>
<pin id="224" dir="0" index="1" bw="6" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_8_cast_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="3" slack="0"/>
<pin id="230" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_cast/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="tmp_3_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="7" slack="3"/>
<pin id="234" dir="0" index="1" bw="3" slack="0"/>
<pin id="235" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_3_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="StgValue_51_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="6" slack="0"/>
<pin id="244" dir="0" index="1" bw="6" slack="2"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="tmp_9_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="6" slack="1"/>
<pin id="249" dir="0" index="1" bw="6" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/5 "/>
</bind>
</comp>

<comp id="252" class="1005" name="tmp_1_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="2"/>
<pin id="254" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="258" class="1005" name="r_V_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="49" slack="1"/>
<pin id="260" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="266" class="1005" name="i_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="271" class="1005" name="dist_V_reg_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="276" class="1005" name="temp_min_distance_la_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="6" slack="0"/>
<pin id="278" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="temp_min_distance_la "/>
</bind>
</comp>

<comp id="286" class="1005" name="min_distances_V_addr_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="6" slack="1"/>
<pin id="288" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr "/>
</bind>
</comp>

<comp id="291" class="1005" name="min_distance_last_el_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="6" slack="1"/>
<pin id="293" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_last_el_1 "/>
</bind>
</comp>

<comp id="297" class="1005" name="tmp_6_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="1"/>
<pin id="299" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="301" class="1005" name="min_distances_V_addr_1_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr_1 "/>
</bind>
</comp>

<comp id="310" class="1005" name="i_1_reg_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="3" slack="1"/>
<pin id="312" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="30" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="8" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="10" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="38" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="38" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="76" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="84"><net_src comp="71" pin="2"/><net_sink comp="71" pin=1"/></net>

<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="18" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="121"><net_src comp="114" pin="4"/><net_sink comp="110" pin=0"/></net>

<net id="126"><net_src comp="110" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="40" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="131"><net_src comp="46" pin="2"/><net_sink comp="128" pin=0"/></net>

<net id="137"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="46" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="16" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="143"><net_src comp="132" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="128" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="140" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="52" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="159"><net_src comp="58" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="163"><net_src comp="103" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="103" pin="4"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="20" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="103" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="181"><net_src comp="28" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="160" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="186"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="191"><net_src comp="92" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="183" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="92" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="202"><net_src comp="114" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="114" pin="4"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="204" pin="1"/><net_sink comp="208" pin=1"/></net>

<net id="216"><net_src comp="208" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="221"><net_src comp="218" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="226"><net_src comp="218" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="71" pin="2"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="122" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="236"><net_src comp="228" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="232" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="76" pin=2"/></net>

<net id="246"><net_src comp="71" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="71" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="255"><net_src comp="144" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="261"><net_src comp="154" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="176" pin=1"/></net>

<net id="269"><net_src comp="170" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="274"><net_src comp="187" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="275"><net_src comp="271" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="279"><net_src comp="42" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="289"><net_src comp="64" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="294"><net_src comp="71" pin="2"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="71" pin=4"/></net>

<net id="300"><net_src comp="222" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="76" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="71" pin=0"/></net>

<net id="306"><net_src comp="301" pin="1"/><net_sink comp="71" pin=3"/></net>

<net id="313"><net_src comp="122" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="114" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {4 5 }
 - Input state : 
	Port: update_knn : test_inst_V | {1 }
	Port: update_knn : train_inst_V | {1 }
	Port: update_knn : min_distances_V | {3 4 5 }
	Port: update_knn : min_distances_V_offset | {1 }
  - Chain level:
	State 1
		p_shl_cast : 1
		tmp_1 : 2
		r_V : 1
	State 2
		index_assign_cast2 : 1
		exitcond : 1
		i : 1
		StgValue_22 : 2
		tmp_5 : 2
		tmp_1_cast : 3
		dist_V : 4
		StgValue_28 : 1
	State 3
		tmp_4 : 1
		StgValue_33 : 2
		tmp_5_cast : 1
		tmp_2 : 2
		tmp_2_cast : 3
		min_distances_V_addr : 4
		min_distance_last_el_1 : 5
	State 4
		tmp_6 : 1
		StgValue_43 : 2
		tmp_8_cast : 1
		tmp_3 : 2
		tmp_3_cast : 3
		min_distances_V_addr_1 : 4
		min_distances_V_load : 5
		StgValue_50 : 1
		StgValue_51 : 1
	State 5
		tmp_9 : 1
		StgValue_55 : 2
		StgValue_56 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |            grp_fu_122           |    0    |    12   |
|          |           tmp_1_fu_144          |    0    |    15   |
|    add   |             i_fu_170            |    0    |    15   |
|          |          dist_V_fu_187          |    0    |    15   |
|          |           tmp_2_fu_208          |    0    |    15   |
|          |           tmp_3_fu_232          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|    xor   |            r_V_fu_154           |    0    |    56   |
|----------|---------------------------------|---------|---------|
|          |         exitcond_fu_164         |    0    |    11   |
|   icmp   |           tmp_4_fu_198          |    0    |    9    |
|          |           tmp_6_fu_222          |    0    |    11   |
|          |           tmp_9_fu_247          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          | min_distances_V_offs_read_fu_46 |    0    |    0    |
|   read   |   train_inst_V_read_read_fu_52  |    0    |    0    |
|          |   test_inst_V_read_read_fu_58   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |  min_distances_V_offs_1_fu_128  |    0    |    0    |
|          |        p_shl_cast_fu_140        |    0    |    0    |
|          |     train_inst_V_cast_fu_150    |    0    |    0    |
|          |    index_assign_cast2_fu_160    |    0    |    0    |
|   zext   |        tmp_1_cast_fu_183        |    0    |    0    |
|          |        tmp_5_cast_fu_204        |    0    |    0    |
|          |        tmp_2_cast_fu_213        |    0    |    0    |
|          |        tmp_8_cast_fu_228        |    0    |    0    |
|          |        tmp_3_cast_fu_237        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_132           |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|           tmp_5_fu_176          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   185   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bvh_d_index_reg_99      |    6   |
|        dist_V_reg_271        |    6   |
|          i1_reg_110          |    3   |
|          i_1_reg_310         |    3   |
|           i_reg_266          |    6   |
|min_distance_last_el_1_reg_291|    6   |
|  min_distance_last_el_reg_88 |    6   |
|min_distances_V_addr_1_reg_301|    6   |
| min_distances_V_addr_reg_286 |    6   |
|          r_V_reg_258         |   49   |
| temp_min_distance_la_reg_276 |    6   |
|         tmp_1_reg_252        |    7   |
|         tmp_6_reg_297        |    1   |
+------------------------------+--------+
|             Total            |   111  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_71 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_71 |  p1  |   2  |   6  |   12   ||    9    |
|    i1_reg_110    |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   42   ||  5.3985 ||    39   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   185  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   39   |
|  Register |    -   |   111  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   111  |   224  |
+-----------+--------+--------+--------+
