<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex_to_7Seg.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Hex_to_7Seg.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Hex_to_7Seg.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Hex_to_7Seg_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Lab3_topLvl.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Lab3_topLvl.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Lab3_topLvl.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab3_topLvl.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Lab3_topLvl.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Lab3_topLvl.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Lab3_topLvl.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Lab3_topLvl.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Lab3_topLvl.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Lab3_topLvl.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab3_topLvl.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Lab3_topLvl.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Lab3_topLvl.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Lab3_topLvl.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Lab3_topLvl.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Lab3_topLvl.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Lab3_topLvl.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Lab3_topLvl.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Lab3_topLvl.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Lab3_topLvl.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab3_topLvl_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Lab3_topLvl_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Lab3_topLvl_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab3_topLvl_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Lab3_topLvl_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Lab3_topLvl_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Lab3_topLvl_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab3_topLvl_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab3_topLvl_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Lab3_topLvl_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Lab3_topLvl_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab3_topLvl_par.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Lab3_topLvl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Lab3_topLvl_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Lab3_topLvl_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Lab3_topLvl_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Lab3_topLvl_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="lab3_toplvl.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="lab3_toplvl.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="lab3_toplvl.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="netgen"/>
    <file xil_pn:fileType="FILE_NETGEN_REPORT" xil_pn:name="netgen/synthesis/Lab3_topLvl_synthesis.nlf"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="netgen/synthesis/Lab3_topLvl_synthesis.v"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_2"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_3"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_4"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_5"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sequence__detector_010110_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequence__detector_010110_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequence_detector_010110.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="sequence_detector_010110.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="sequence_detector_010110.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequence_detector_010110_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequence_detector_010110_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sequence_detector_010110_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sequence_detector_010110_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sequence_detector_010110_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1518901721" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1518901721">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1523335505" xil_pn:in_ck="-501153183593087864" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1523335505">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Hex_to_7Seg.v"/>
      <outfile xil_pn:name="Lab3_topLvl.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="dff.v"/>
      <outfile xil_pn:name="sequence_detector_010110.v"/>
      <outfile xil_pn:name="sequence_detector_010110_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1519538946" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="170333529538943904" xil_pn:start_ts="1519538946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1519538946" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-6059217227655686722" xil_pn:start_ts="1519538946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1518920799" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-8889697172941112641" xil_pn:start_ts="1518920799">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519538946" xil_pn:in_ck="-501153183593087864" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1519538946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Hex_to_7Seg.v"/>
      <outfile xil_pn:name="Lab3_topLvl.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="debounce.v"/>
      <outfile xil_pn:name="dff.v"/>
      <outfile xil_pn:name="sequence_detector_010110.v"/>
      <outfile xil_pn:name="sequence_detector_010110_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1519538949" xil_pn:in_ck="-501153183593087864" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-766704615603551665" xil_pn:start_ts="1519538946">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="sequence_detector_010110_tb_beh.prj"/>
      <outfile xil_pn:name="sequence_detector_010110_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1519538950" xil_pn:in_ck="4343915977265368384" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4761499540004430446" xil_pn:start_ts="1519538949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="sequence_detector_010110_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3941378858831644695" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-8889697172941112641" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-427550340220634375" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519276911" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-103731596534564599" xil_pn:start_ts="1519276911">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519625456" xil_pn:in_ck="-933218103283149829" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-6055977056953396452" xil_pn:start_ts="1519625440">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab3_topLvl.lso"/>
      <outfile xil_pn:name="Lab3_topLvl.ngc"/>
      <outfile xil_pn:name="Lab3_topLvl.ngr"/>
      <outfile xil_pn:name="Lab3_topLvl.prj"/>
      <outfile xil_pn:name="Lab3_topLvl.stx"/>
      <outfile xil_pn:name="Lab3_topLvl.syr"/>
      <outfile xil_pn:name="Lab3_topLvl.xst"/>
      <outfile xil_pn:name="Lab3_topLvl_stx_beh.prj"/>
      <outfile xil_pn:name="Lab3_topLvl_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1519625456" xil_pn:in_ck="-6258364053473516754" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-5866161212415063004" xil_pn:start_ts="1519625456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1519625466" xil_pn:in_ck="1688517434137238550" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="2813909833090408720" xil_pn:start_ts="1519625456">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab3_topLvl.bld"/>
      <outfile xil_pn:name="Lab3_topLvl.ngd"/>
      <outfile xil_pn:name="Lab3_topLvl_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1519625510" xil_pn:in_ck="7162520817224581623" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="2100985583056581773" xil_pn:start_ts="1519625466">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Lab3_topLvl.pcf"/>
      <outfile xil_pn:name="Lab3_topLvl_map.map"/>
      <outfile xil_pn:name="Lab3_topLvl_map.mrp"/>
      <outfile xil_pn:name="Lab3_topLvl_map.ncd"/>
      <outfile xil_pn:name="Lab3_topLvl_map.ngm"/>
      <outfile xil_pn:name="Lab3_topLvl_map.xrpt"/>
      <outfile xil_pn:name="Lab3_topLvl_summary.xml"/>
      <outfile xil_pn:name="Lab3_topLvl_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1519625558" xil_pn:in_ck="5073014156182895088" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1519625510">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab3_topLvl.ncd"/>
      <outfile xil_pn:name="Lab3_topLvl.pad"/>
      <outfile xil_pn:name="Lab3_topLvl.par"/>
      <outfile xil_pn:name="Lab3_topLvl.ptwx"/>
      <outfile xil_pn:name="Lab3_topLvl.unroutes"/>
      <outfile xil_pn:name="Lab3_topLvl.xpi"/>
      <outfile xil_pn:name="Lab3_topLvl_pad.csv"/>
      <outfile xil_pn:name="Lab3_topLvl_pad.txt"/>
      <outfile xil_pn:name="Lab3_topLvl_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1519625605" xil_pn:in_ck="-6258364053473524379" xil_pn:name="TRANEXT_bitFile_virtex7" xil_pn:prop_ck="306664139534459597" xil_pn:start_ts="1519625558">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab3_topLvl.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="lab3_toplvl.bgn"/>
      <outfile xil_pn:name="lab3_toplvl.bit"/>
      <outfile xil_pn:name="lab3_toplvl.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1519625558" xil_pn:in_ck="4017093124367809011" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1519625543">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Lab3_topLvl.twr"/>
      <outfile xil_pn:name="Lab3_topLvl.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1519419526" xil_pn:in_ck="-6258364053473524248" xil_pn:name="TRAN_postSynthesisSimModel" xil_pn:prop_ck="-8802543800623419338" xil_pn:start_ts="1519419523">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="netgen"/>
      <outfile xil_pn:name="netgen/synthesis/Lab3_topLvl_synthesis.nlf"/>
      <outfile xil_pn:name="netgen/synthesis/Lab3_topLvl_synthesis.v"/>
    </transform>
  </transforms>

</generated_project>
