

================================================================
== Vitis HLS Report for 'decision_function_119'
================================================================
* Date:           Tue Mar 11 16:22:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        conifer_jettag
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.645 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  35.000 ns|  35.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.11>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read13" [firmware/BDT.h:86]   --->   Operation 9 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_read_91 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read12" [firmware/BDT.h:86]   --->   Operation 10 'read' 'p_read_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_read_92 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read11" [firmware/BDT.h:86]   --->   Operation 11 'read' 'p_read_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_read1013 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read10" [firmware/BDT.h:86]   --->   Operation 12 'read' 'p_read1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_read912 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read9" [firmware/BDT.h:86]   --->   Operation 13 'read' 'p_read912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read811 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read8" [firmware/BDT.h:86]   --->   Operation 14 'read' 'p_read811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read710 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read7" [firmware/BDT.h:86]   --->   Operation 15 'read' 'p_read710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read69 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read6" [firmware/BDT.h:86]   --->   Operation 16 'read' 'p_read69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read58 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read5" [firmware/BDT.h:86]   --->   Operation 17 'read' 'p_read58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_read47 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read4" [firmware/BDT.h:86]   --->   Operation 18 'read' 'p_read47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_read36 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read3" [firmware/BDT.h:86]   --->   Operation 19 'read' 'p_read36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_read25 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read2" [firmware/BDT.h:86]   --->   Operation 20 'read' 'p_read25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%p_read14 = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %p_read1" [firmware/BDT.h:86]   --->   Operation 21 'read' 'p_read14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (2.13ns)   --->   "%icmp_ln86 = icmp_slt  i18 %p_read912, i18 1623" [firmware/BDT.h:86]   --->   Operation 22 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (2.13ns)   --->   "%icmp_ln86_1606 = icmp_slt  i18 %p_read14, i18 262114" [firmware/BDT.h:86]   --->   Operation 23 'icmp' 'icmp_ln86_1606' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (2.13ns)   --->   "%icmp_ln86_1607 = icmp_slt  i18 %p_read1013, i18 1893" [firmware/BDT.h:86]   --->   Operation 24 'icmp' 'icmp_ln86_1607' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (2.13ns)   --->   "%icmp_ln86_1608 = icmp_slt  i18 %p_read1013, i18 260756" [firmware/BDT.h:86]   --->   Operation 25 'icmp' 'icmp_ln86_1608' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (2.13ns)   --->   "%icmp_ln86_1609 = icmp_slt  i18 %p_read58, i18 261875" [firmware/BDT.h:86]   --->   Operation 26 'icmp' 'icmp_ln86_1609' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (2.13ns)   --->   "%icmp_ln86_1610 = icmp_slt  i18 %p_read912, i18 1624" [firmware/BDT.h:86]   --->   Operation 27 'icmp' 'icmp_ln86_1610' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (2.13ns)   --->   "%icmp_ln86_1611 = icmp_slt  i18 %p_read47, i18 3316" [firmware/BDT.h:86]   --->   Operation 28 'icmp' 'icmp_ln86_1611' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (2.13ns)   --->   "%icmp_ln86_1612 = icmp_slt  i18 %p_read_91, i18 1388" [firmware/BDT.h:86]   --->   Operation 29 'icmp' 'icmp_ln86_1612' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (2.13ns)   --->   "%icmp_ln86_1613 = icmp_slt  i18 %p_read811, i18 261120" [firmware/BDT.h:86]   --->   Operation 30 'icmp' 'icmp_ln86_1613' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (2.13ns)   --->   "%icmp_ln86_1614 = icmp_slt  i18 %p_read36, i18 260872" [firmware/BDT.h:86]   --->   Operation 31 'icmp' 'icmp_ln86_1614' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.13ns)   --->   "%icmp_ln86_1615 = icmp_slt  i18 %p_read47, i18 261758" [firmware/BDT.h:86]   --->   Operation 32 'icmp' 'icmp_ln86_1615' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (2.13ns)   --->   "%icmp_ln86_1616 = icmp_slt  i18 %p_read36, i18 2483" [firmware/BDT.h:86]   --->   Operation 33 'icmp' 'icmp_ln86_1616' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (2.13ns)   --->   "%icmp_ln86_1617 = icmp_slt  i18 %p_read36, i18 3582" [firmware/BDT.h:86]   --->   Operation 34 'icmp' 'icmp_ln86_1617' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (2.13ns)   --->   "%icmp_ln86_1618 = icmp_slt  i18 %p_read69, i18 3713" [firmware/BDT.h:86]   --->   Operation 35 'icmp' 'icmp_ln86_1618' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (2.13ns)   --->   "%icmp_ln86_1619 = icmp_slt  i18 %p_read912, i18 1644" [firmware/BDT.h:86]   --->   Operation 36 'icmp' 'icmp_ln86_1619' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.13ns)   --->   "%icmp_ln86_1620 = icmp_slt  i18 %p_read69, i18 261573" [firmware/BDT.h:86]   --->   Operation 37 'icmp' 'icmp_ln86_1620' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (2.13ns)   --->   "%icmp_ln86_1621 = icmp_slt  i18 %p_read25, i18 479" [firmware/BDT.h:86]   --->   Operation 38 'icmp' 'icmp_ln86_1621' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (2.13ns)   --->   "%icmp_ln86_1622 = icmp_slt  i18 %p_read_91, i18 262114" [firmware/BDT.h:86]   --->   Operation 39 'icmp' 'icmp_ln86_1622' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (2.13ns)   --->   "%icmp_ln86_1623 = icmp_slt  i18 %p_read_92, i18 261196" [firmware/BDT.h:86]   --->   Operation 40 'icmp' 'icmp_ln86_1623' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (2.13ns)   --->   "%icmp_ln86_1624 = icmp_slt  i18 %p_read_91, i18 260794" [firmware/BDT.h:86]   --->   Operation 41 'icmp' 'icmp_ln86_1624' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (2.13ns)   --->   "%icmp_ln86_1625 = icmp_slt  i18 %p_read_91, i18 260800" [firmware/BDT.h:86]   --->   Operation 42 'icmp' 'icmp_ln86_1625' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (2.13ns)   --->   "%icmp_ln86_1626 = icmp_slt  i18 %p_read25, i18 216" [firmware/BDT.h:86]   --->   Operation 43 'icmp' 'icmp_ln86_1626' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (2.13ns)   --->   "%icmp_ln86_1627 = icmp_slt  i18 %p_read_91, i18 262046" [firmware/BDT.h:86]   --->   Operation 44 'icmp' 'icmp_ln86_1627' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (2.13ns)   --->   "%icmp_ln86_1628 = icmp_slt  i18 %p_read14, i18 260478" [firmware/BDT.h:86]   --->   Operation 45 'icmp' 'icmp_ln86_1628' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (2.13ns)   --->   "%icmp_ln86_1629 = icmp_slt  i18 %p_read69, i18 4896" [firmware/BDT.h:86]   --->   Operation 46 'icmp' 'icmp_ln86_1629' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (2.13ns)   --->   "%icmp_ln86_1630 = icmp_slt  i18 %p_read710, i18 262121" [firmware/BDT.h:86]   --->   Operation 47 'icmp' 'icmp_ln86_1630' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (2.13ns)   --->   "%icmp_ln86_1631 = icmp_slt  i18 %p_read69, i18 1827" [firmware/BDT.h:86]   --->   Operation 48 'icmp' 'icmp_ln86_1631' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (2.13ns)   --->   "%icmp_ln86_1632 = icmp_slt  i18 %p_read_92, i18 1409" [firmware/BDT.h:86]   --->   Operation 49 'icmp' 'icmp_ln86_1632' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (2.13ns)   --->   "%icmp_ln86_1633 = icmp_slt  i18 %p_read58, i18 3215" [firmware/BDT.h:86]   --->   Operation 50 'icmp' 'icmp_ln86_1633' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (2.13ns)   --->   "%icmp_ln86_1634 = icmp_slt  i18 %p_read, i18 2674" [firmware/BDT.h:86]   --->   Operation 51 'icmp' 'icmp_ln86_1634' <Predicate = true> <Delay = 2.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.13> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.97ns)   --->   "%xor_ln104 = xor i1 %icmp_ln86, i1 1" [firmware/BDT.h:104]   --->   Operation 52 'xor' 'xor_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.93>
ST_2 : Operation 53 [1/1] (0.97ns)   --->   "%and_ln102 = and i1 %icmp_ln86_1606, i1 %icmp_ln86" [firmware/BDT.h:102]   --->   Operation 53 'and' 'and_ln102' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.97ns)   --->   "%and_ln102_1771 = and i1 %icmp_ln86_1607, i1 %xor_ln104" [firmware/BDT.h:102]   --->   Operation 54 'and' 'and_ln102_1771' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_291)   --->   "%xor_ln104_762 = xor i1 %icmp_ln86_1607, i1 1" [firmware/BDT.h:104]   --->   Operation 55 'xor' 'xor_ln104_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_291 = and i1 %xor_ln104_762, i1 %xor_ln104" [firmware/BDT.h:104]   --->   Operation 56 'and' 'and_ln104_291' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.97ns)   --->   "%and_ln102_1772 = and i1 %icmp_ln86_1608, i1 %and_ln102" [firmware/BDT.h:102]   --->   Operation 57 'and' 'and_ln102_1772' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.97ns)   --->   "%and_ln102_1774 = and i1 %icmp_ln86_1610, i1 %and_ln102_1771" [firmware/BDT.h:102]   --->   Operation 58 'and' 'and_ln102_1774' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.97ns)   --->   "%and_ln102_1776 = and i1 %icmp_ln86_1612, i1 %and_ln102_1772" [firmware/BDT.h:102]   --->   Operation 59 'and' 'and_ln102_1776' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_296)   --->   "%xor_ln104_771 = xor i1 %icmp_ln86_1616, i1 1" [firmware/BDT.h:104]   --->   Operation 60 'xor' 'xor_ln104_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_296 = and i1 %and_ln102_1774, i1 %xor_ln104_771" [firmware/BDT.h:104]   --->   Operation 61 'and' 'and_ln104_296' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.95>
ST_3 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln104)   --->   "%xor_ln104_761 = xor i1 %icmp_ln86_1606, i1 1" [firmware/BDT.h:104]   --->   Operation 62 'xor' 'xor_ln104_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104 = and i1 %icmp_ln86, i1 %xor_ln104_761" [firmware/BDT.h:104]   --->   Operation 63 'and' 'and_ln104' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_292)   --->   "%xor_ln104_763 = xor i1 %icmp_ln86_1608, i1 1" [firmware/BDT.h:104]   --->   Operation 64 'xor' 'xor_ln104_763' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_292 = and i1 %and_ln102, i1 %xor_ln104_763" [firmware/BDT.h:104]   --->   Operation 65 'and' 'and_ln104_292' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.97ns)   --->   "%and_ln102_1773 = and i1 %icmp_ln86_1609, i1 %and_ln104" [firmware/BDT.h:102]   --->   Operation 66 'and' 'and_ln102_1773' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_293)   --->   "%xor_ln104_764 = xor i1 %icmp_ln86_1609, i1 1" [firmware/BDT.h:104]   --->   Operation 67 'xor' 'xor_ln104_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_293 = and i1 %and_ln104, i1 %xor_ln104_764" [firmware/BDT.h:104]   --->   Operation 68 'and' 'and_ln104_293' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1563)   --->   "%xor_ln104_767 = xor i1 %icmp_ln86_1612, i1 1" [firmware/BDT.h:104]   --->   Operation 69 'xor' 'xor_ln104_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.97ns)   --->   "%and_ln102_1777 = and i1 %icmp_ln86_1613, i1 %and_ln104_292" [firmware/BDT.h:102]   --->   Operation 70 'and' 'and_ln102_1777' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1561)   --->   "%and_ln102_1783 = and i1 %icmp_ln86_1620, i1 %and_ln102_1776" [firmware/BDT.h:102]   --->   Operation 71 'and' 'and_ln102_1783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1563)   --->   "%and_ln102_1784 = and i1 %icmp_ln86_1621, i1 %xor_ln104_767" [firmware/BDT.h:102]   --->   Operation 72 'and' 'and_ln102_1784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1563)   --->   "%and_ln102_1785 = and i1 %and_ln102_1784, i1 %and_ln102_1772" [firmware/BDT.h:102]   --->   Operation 73 'and' 'and_ln102_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1561)   --->   "%or_ln117 = or i1 %and_ln104_296, i1 %and_ln102_1783" [firmware/BDT.h:117]   --->   Operation 74 'or' 'or_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1561)   --->   "%xor_ln117 = xor i1 %and_ln102_1774, i1 1" [firmware/BDT.h:117]   --->   Operation 75 'xor' 'xor_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1561)   --->   "%or_ln117_1406 = or i1 %icmp_ln86_1616, i1 %xor_ln117" [firmware/BDT.h:117]   --->   Operation 76 'or' 'or_ln117_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1561)   --->   "%zext_ln117 = zext i1 %or_ln117_1406" [firmware/BDT.h:117]   --->   Operation 77 'zext' 'zext_ln117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.97ns)   --->   "%or_ln117_1407 = or i1 %and_ln104_296, i1 %and_ln102_1776" [firmware/BDT.h:117]   --->   Operation 78 'or' 'or_ln117_1407' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1561)   --->   "%select_ln117 = select i1 %or_ln117, i2 %zext_ln117, i2 2" [firmware/BDT.h:117]   --->   Operation 79 'select' 'select_ln117' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1563)   --->   "%or_ln117_1408 = or i1 %or_ln117_1407, i1 %and_ln102_1785" [firmware/BDT.h:117]   --->   Operation 80 'or' 'or_ln117_1408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln117_1561 = select i1 %or_ln117_1407, i2 %select_ln117, i2 3" [firmware/BDT.h:117]   --->   Operation 81 'select' 'select_ln117_1561' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1563)   --->   "%zext_ln117_166 = zext i2 %select_ln117_1561" [firmware/BDT.h:117]   --->   Operation 82 'zext' 'zext_ln117_166' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.97ns)   --->   "%or_ln117_1409 = or i1 %and_ln104_296, i1 %and_ln102_1772" [firmware/BDT.h:117]   --->   Operation 83 'or' 'or_ln117_1409' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1563)   --->   "%select_ln117_1562 = select i1 %or_ln117_1408, i3 %zext_ln117_166, i3 4" [firmware/BDT.h:117]   --->   Operation 84 'select' 'select_ln117_1562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1563 = select i1 %or_ln117_1409, i3 %select_ln117_1562, i3 5" [firmware/BDT.h:117]   --->   Operation 85 'select' 'select_ln117_1563' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.97ns)   --->   "%or_ln117_1411 = or i1 %or_ln117_1409, i1 %and_ln102_1777" [firmware/BDT.h:117]   --->   Operation 86 'or' 'or_ln117_1411' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.02>
ST_4 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1567)   --->   "%xor_ln104_768 = xor i1 %icmp_ln86_1613, i1 1" [firmware/BDT.h:104]   --->   Operation 87 'xor' 'xor_ln104_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 88 [1/1] (0.97ns)   --->   "%and_ln102_1778 = and i1 %icmp_ln86_1614, i1 %and_ln102_1773" [firmware/BDT.h:102]   --->   Operation 88 'and' 'and_ln102_1778' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.97ns)   --->   "%and_ln102_1779 = and i1 %icmp_ln86_1615, i1 %and_ln104_293" [firmware/BDT.h:102]   --->   Operation 89 'and' 'and_ln102_1779' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1565)   --->   "%and_ln102_1786 = and i1 %icmp_ln86_1622, i1 %and_ln102_1777" [firmware/BDT.h:102]   --->   Operation 90 'and' 'and_ln102_1786' <Predicate = (or_ln117_1411)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1567)   --->   "%and_ln102_1787 = and i1 %icmp_ln86_1623, i1 %xor_ln104_768" [firmware/BDT.h:102]   --->   Operation 91 'and' 'and_ln102_1787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1567)   --->   "%and_ln102_1788 = and i1 %and_ln102_1787, i1 %and_ln104_292" [firmware/BDT.h:102]   --->   Operation 92 'and' 'and_ln102_1788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1569)   --->   "%and_ln102_1789 = and i1 %icmp_ln86_1624, i1 %and_ln102_1778" [firmware/BDT.h:102]   --->   Operation 93 'and' 'and_ln102_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1565)   --->   "%or_ln117_1410 = or i1 %or_ln117_1409, i1 %and_ln102_1786" [firmware/BDT.h:117]   --->   Operation 94 'or' 'or_ln117_1410' <Predicate = (or_ln117_1411)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1565)   --->   "%select_ln117_1564 = select i1 %or_ln117_1410, i3 %select_ln117_1563, i3 6" [firmware/BDT.h:117]   --->   Operation 95 'select' 'select_ln117_1564' <Predicate = (or_ln117_1411)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1567)   --->   "%or_ln117_1412 = or i1 %or_ln117_1411, i1 %and_ln102_1788" [firmware/BDT.h:117]   --->   Operation 96 'or' 'or_ln117_1412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln117_1565 = select i1 %or_ln117_1411, i3 %select_ln117_1564, i3 7" [firmware/BDT.h:117]   --->   Operation 97 'select' 'select_ln117_1565' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1567)   --->   "%zext_ln117_167 = zext i3 %select_ln117_1565" [firmware/BDT.h:117]   --->   Operation 98 'zext' 'zext_ln117_167' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.97ns)   --->   "%or_ln117_1413 = or i1 %and_ln104_296, i1 %and_ln102" [firmware/BDT.h:117]   --->   Operation 99 'or' 'or_ln117_1413' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1567)   --->   "%select_ln117_1566 = select i1 %or_ln117_1412, i4 %zext_ln117_167, i4 8" [firmware/BDT.h:117]   --->   Operation 100 'select' 'select_ln117_1566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1569)   --->   "%or_ln117_1414 = or i1 %or_ln117_1413, i1 %and_ln102_1789" [firmware/BDT.h:117]   --->   Operation 101 'or' 'or_ln117_1414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1567 = select i1 %or_ln117_1413, i4 %select_ln117_1566, i4 9" [firmware/BDT.h:117]   --->   Operation 102 'select' 'select_ln117_1567' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%or_ln117_1415 = or i1 %or_ln117_1413, i1 %and_ln102_1778" [firmware/BDT.h:117]   --->   Operation 103 'or' 'or_ln117_1415' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1569)   --->   "%select_ln117_1568 = select i1 %or_ln117_1414, i4 %select_ln117_1567, i4 10" [firmware/BDT.h:117]   --->   Operation 104 'select' 'select_ln117_1568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1569 = select i1 %or_ln117_1415, i4 %select_ln117_1568, i4 11" [firmware/BDT.h:117]   --->   Operation 105 'select' 'select_ln117_1569' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.97ns)   --->   "%or_ln117_1417 = or i1 %or_ln117_1413, i1 %and_ln102_1773" [firmware/BDT.h:117]   --->   Operation 106 'or' 'or_ln117_1417' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.26>
ST_5 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_294)   --->   "%xor_ln104_765 = xor i1 %icmp_ln86_1610, i1 1" [firmware/BDT.h:104]   --->   Operation 107 'xor' 'xor_ln104_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_294 = and i1 %and_ln102_1771, i1 %xor_ln104_765" [firmware/BDT.h:104]   --->   Operation 108 'and' 'and_ln104_294' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1571)   --->   "%xor_ln104_769 = xor i1 %icmp_ln86_1614, i1 1" [firmware/BDT.h:104]   --->   Operation 109 'xor' 'xor_ln104_769' <Predicate = (or_ln117_1417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%xor_ln104_770 = xor i1 %icmp_ln86_1615, i1 1" [firmware/BDT.h:104]   --->   Operation 110 'xor' 'xor_ln104_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln102_1780 = and i1 %icmp_ln86_1617, i1 %and_ln104_294" [firmware/BDT.h:102]   --->   Operation 111 'and' 'and_ln102_1780' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1571)   --->   "%and_ln102_1790 = and i1 %icmp_ln86_1625, i1 %xor_ln104_769" [firmware/BDT.h:102]   --->   Operation 112 'and' 'and_ln102_1790' <Predicate = (or_ln117_1417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1571)   --->   "%and_ln102_1791 = and i1 %and_ln102_1790, i1 %and_ln102_1773" [firmware/BDT.h:102]   --->   Operation 113 'and' 'and_ln102_1791' <Predicate = (or_ln117_1417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1573)   --->   "%and_ln102_1792 = and i1 %icmp_ln86_1626, i1 %and_ln102_1779" [firmware/BDT.h:102]   --->   Operation 114 'and' 'and_ln102_1792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%and_ln102_1793 = and i1 %icmp_ln86_1627, i1 %xor_ln104_770" [firmware/BDT.h:102]   --->   Operation 115 'and' 'and_ln102_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%and_ln102_1794 = and i1 %and_ln102_1793, i1 %and_ln104_293" [firmware/BDT.h:102]   --->   Operation 116 'and' 'and_ln102_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1571)   --->   "%or_ln117_1416 = or i1 %or_ln117_1415, i1 %and_ln102_1791" [firmware/BDT.h:117]   --->   Operation 117 'or' 'or_ln117_1416' <Predicate = (or_ln117_1417)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1571)   --->   "%select_ln117_1570 = select i1 %or_ln117_1416, i4 %select_ln117_1569, i4 12" [firmware/BDT.h:117]   --->   Operation 118 'select' 'select_ln117_1570' <Predicate = (or_ln117_1417)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1573)   --->   "%or_ln117_1418 = or i1 %or_ln117_1417, i1 %and_ln102_1792" [firmware/BDT.h:117]   --->   Operation 119 'or' 'or_ln117_1418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1571 = select i1 %or_ln117_1417, i4 %select_ln117_1570, i4 13" [firmware/BDT.h:117]   --->   Operation 120 'select' 'select_ln117_1571' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (0.97ns)   --->   "%or_ln117_1419 = or i1 %or_ln117_1417, i1 %and_ln102_1779" [firmware/BDT.h:117]   --->   Operation 121 'or' 'or_ln117_1419' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1573)   --->   "%select_ln117_1572 = select i1 %or_ln117_1418, i4 %select_ln117_1571, i4 14" [firmware/BDT.h:117]   --->   Operation 122 'select' 'select_ln117_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%or_ln117_1420 = or i1 %or_ln117_1419, i1 %and_ln102_1794" [firmware/BDT.h:117]   --->   Operation 123 'or' 'or_ln117_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 124 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln117_1573 = select i1 %or_ln117_1419, i4 %select_ln117_1572, i4 15" [firmware/BDT.h:117]   --->   Operation 124 'select' 'select_ln117_1573' <Predicate = true> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%zext_ln117_168 = zext i4 %select_ln117_1573" [firmware/BDT.h:117]   --->   Operation 125 'zext' 'zext_ln117_168' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.97ns)   --->   "%or_ln117_1421 = or i1 %and_ln104_296, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 126 'or' 'or_ln117_1421' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1575)   --->   "%select_ln117_1574 = select i1 %or_ln117_1420, i5 %zext_ln117_168, i5 16" [firmware/BDT.h:117]   --->   Operation 127 'select' 'select_ln117_1574' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 128 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1575 = select i1 %or_ln117_1421, i5 %select_ln117_1574, i5 17" [firmware/BDT.h:117]   --->   Operation 128 'select' 'select_ln117_1575' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.97ns)   --->   "%or_ln117_1423 = or i1 %and_ln102_1774, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 129 'or' 'or_ln117_1423' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/1] (0.97ns)   --->   "%or_ln117_1427 = or i1 %and_ln102_1771, i1 %icmp_ln86" [firmware/BDT.h:117]   --->   Operation 130 'or' 'or_ln117_1427' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.64>
ST_6 : Operation 131 [1/1] (0.97ns)   --->   "%and_ln102_1775 = and i1 %icmp_ln86_1611, i1 %and_ln104_291" [firmware/BDT.h:102]   --->   Operation 131 'and' 'and_ln102_1775' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln104_295)   --->   "%xor_ln104_766 = xor i1 %icmp_ln86_1611, i1 1" [firmware/BDT.h:104]   --->   Operation 132 'xor' 'xor_ln104_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln104_295 = and i1 %and_ln104_291, i1 %xor_ln104_766" [firmware/BDT.h:104]   --->   Operation 133 'and' 'and_ln104_295' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1581)   --->   "%xor_ln104_772 = xor i1 %icmp_ln86_1617, i1 1" [firmware/BDT.h:104]   --->   Operation 134 'xor' 'xor_ln104_772' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 135 [1/1] (0.97ns)   --->   "%and_ln102_1781 = and i1 %icmp_ln86_1618, i1 %and_ln102_1775" [firmware/BDT.h:102]   --->   Operation 135 'and' 'and_ln102_1781' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%and_ln102_1795 = and i1 %and_ln102_1774, i1 %icmp_ln86_1628" [firmware/BDT.h:102]   --->   Operation 136 'and' 'and_ln102_1795' <Predicate = (or_ln117_1423 & or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%and_ln102_1796 = and i1 %and_ln102_1795, i1 %icmp_ln86_1616" [firmware/BDT.h:102]   --->   Operation 137 'and' 'and_ln102_1796' <Predicate = (or_ln117_1423 & or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1579)   --->   "%and_ln102_1797 = and i1 %icmp_ln86_1629, i1 %and_ln102_1780" [firmware/BDT.h:102]   --->   Operation 138 'and' 'and_ln102_1797' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1581)   --->   "%and_ln102_1798 = and i1 %icmp_ln86_1630, i1 %xor_ln104_772" [firmware/BDT.h:102]   --->   Operation 139 'and' 'and_ln102_1798' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1581)   --->   "%and_ln102_1799 = and i1 %and_ln102_1798, i1 %and_ln104_294" [firmware/BDT.h:102]   --->   Operation 140 'and' 'and_ln102_1799' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%or_ln117_1422 = or i1 %or_ln117_1421, i1 %and_ln102_1796" [firmware/BDT.h:117]   --->   Operation 141 'or' 'or_ln117_1422' <Predicate = (or_ln117_1423 & or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1577)   --->   "%select_ln117_1576 = select i1 %or_ln117_1422, i5 %select_ln117_1575, i5 18" [firmware/BDT.h:117]   --->   Operation 142 'select' 'select_ln117_1576' <Predicate = (or_ln117_1423 & or_ln117_1427)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1579)   --->   "%or_ln117_1424 = or i1 %or_ln117_1423, i1 %and_ln102_1797" [firmware/BDT.h:117]   --->   Operation 143 'or' 'or_ln117_1424' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1577 = select i1 %or_ln117_1423, i5 %select_ln117_1576, i5 19" [firmware/BDT.h:117]   --->   Operation 144 'select' 'select_ln117_1577' <Predicate = (or_ln117_1427)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.97ns)   --->   "%or_ln117_1425 = or i1 %or_ln117_1423, i1 %and_ln102_1780" [firmware/BDT.h:117]   --->   Operation 145 'or' 'or_ln117_1425' <Predicate = (or_ln117_1427)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1579)   --->   "%select_ln117_1578 = select i1 %or_ln117_1424, i5 %select_ln117_1577, i5 20" [firmware/BDT.h:117]   --->   Operation 146 'select' 'select_ln117_1578' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1581)   --->   "%or_ln117_1426 = or i1 %or_ln117_1425, i1 %and_ln102_1799" [firmware/BDT.h:117]   --->   Operation 147 'or' 'or_ln117_1426' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1579 = select i1 %or_ln117_1425, i5 %select_ln117_1578, i5 21" [firmware/BDT.h:117]   --->   Operation 148 'select' 'select_ln117_1579' <Predicate = (or_ln117_1427)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1581)   --->   "%select_ln117_1580 = select i1 %or_ln117_1426, i5 %select_ln117_1579, i5 22" [firmware/BDT.h:117]   --->   Operation 149 'select' 'select_ln117_1580' <Predicate = (or_ln117_1427)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1581 = select i1 %or_ln117_1427, i5 %select_ln117_1580, i5 23" [firmware/BDT.h:117]   --->   Operation 150 'select' 'select_ln117_1581' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.97ns)   --->   "%or_ln117_1429 = or i1 %or_ln117_1427, i1 %and_ln102_1781" [firmware/BDT.h:117]   --->   Operation 151 'or' 'or_ln117_1429' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.64>
ST_7 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1585)   --->   "%xor_ln104_773 = xor i1 %icmp_ln86_1618, i1 1" [firmware/BDT.h:104]   --->   Operation 152 'xor' 'xor_ln104_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 153 [1/1] (0.97ns)   --->   "%and_ln102_1782 = and i1 %icmp_ln86_1619, i1 %and_ln104_295" [firmware/BDT.h:102]   --->   Operation 153 'and' 'and_ln102_1782' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1583)   --->   "%and_ln102_1800 = and i1 %icmp_ln86_1631, i1 %and_ln102_1781" [firmware/BDT.h:102]   --->   Operation 154 'and' 'and_ln102_1800' <Predicate = (or_ln117_1429)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1585)   --->   "%and_ln102_1801 = and i1 %icmp_ln86_1632, i1 %xor_ln104_773" [firmware/BDT.h:102]   --->   Operation 155 'and' 'and_ln102_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1585)   --->   "%and_ln102_1802 = and i1 %and_ln102_1801, i1 %and_ln102_1775" [firmware/BDT.h:102]   --->   Operation 156 'and' 'and_ln102_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1587)   --->   "%and_ln102_1803 = and i1 %icmp_ln86_1633, i1 %and_ln102_1782" [firmware/BDT.h:102]   --->   Operation 157 'and' 'and_ln102_1803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1583)   --->   "%or_ln117_1428 = or i1 %or_ln117_1427, i1 %and_ln102_1800" [firmware/BDT.h:117]   --->   Operation 158 'or' 'or_ln117_1428' <Predicate = (or_ln117_1429)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1583)   --->   "%select_ln117_1582 = select i1 %or_ln117_1428, i5 %select_ln117_1581, i5 24" [firmware/BDT.h:117]   --->   Operation 159 'select' 'select_ln117_1582' <Predicate = (or_ln117_1429)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1585)   --->   "%or_ln117_1430 = or i1 %or_ln117_1429, i1 %and_ln102_1802" [firmware/BDT.h:117]   --->   Operation 160 'or' 'or_ln117_1430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 161 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1583 = select i1 %or_ln117_1429, i5 %select_ln117_1582, i5 25" [firmware/BDT.h:117]   --->   Operation 161 'select' 'select_ln117_1583' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 162 [1/1] (0.97ns)   --->   "%or_ln117_1431 = or i1 %or_ln117_1427, i1 %and_ln102_1775" [firmware/BDT.h:117]   --->   Operation 162 'or' 'or_ln117_1431' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1585)   --->   "%select_ln117_1584 = select i1 %or_ln117_1430, i5 %select_ln117_1583, i5 26" [firmware/BDT.h:117]   --->   Operation 163 'select' 'select_ln117_1584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1587)   --->   "%or_ln117_1432 = or i1 %or_ln117_1431, i1 %and_ln102_1803" [firmware/BDT.h:117]   --->   Operation 164 'or' 'or_ln117_1432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1585 = select i1 %or_ln117_1431, i5 %select_ln117_1584, i5 27" [firmware/BDT.h:117]   --->   Operation 165 'select' 'select_ln117_1585' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.97ns)   --->   "%or_ln117_1433 = or i1 %or_ln117_1431, i1 %and_ln102_1782" [firmware/BDT.h:117]   --->   Operation 166 'or' 'or_ln117_1433' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln117_1587)   --->   "%select_ln117_1586 = select i1 %or_ln117_1432, i5 %select_ln117_1585, i5 28" [firmware/BDT.h:117]   --->   Operation 167 'select' 'select_ln117_1586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 168 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln117_1587 = select i1 %or_ln117_1433, i5 %select_ln117_1586, i5 29" [firmware/BDT.h:117]   --->   Operation 168 'select' 'select_ln117_1587' <Predicate = true> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.20>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [firmware/BDT.h:53]   --->   Operation 169 'specpipeline' 'specpipeline_ln53' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%xor_ln104_774 = xor i1 %icmp_ln86_1619, i1 1" [firmware/BDT.h:104]   --->   Operation 170 'xor' 'xor_ln104_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1804 = and i1 %icmp_ln86_1634, i1 %xor_ln104_774" [firmware/BDT.h:102]   --->   Operation 171 'and' 'and_ln102_1804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%and_ln102_1805 = and i1 %and_ln102_1804, i1 %and_ln104_295" [firmware/BDT.h:102]   --->   Operation 172 'and' 'and_ln102_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%or_ln117_1434 = or i1 %or_ln117_1433, i1 %and_ln102_1805" [firmware/BDT.h:117]   --->   Operation 173 'or' 'or_ln117_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node agg_result)   --->   "%select_ln117_1588 = select i1 %or_ln117_1434, i5 %select_ln117_1587, i5 30" [firmware/BDT.h:117]   --->   Operation 174 'select' 'select_ln117_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 175 [1/1] (3.20ns) (out node of the LUT)   --->   "%agg_result = sparsemux i12 @_ssdm_op_SparseMux.ap_auto.31i12.i12.i5, i5 0, i12 3965, i5 1, i12 4059, i5 2, i12 425, i5 3, i12 423, i5 4, i12 3693, i5 5, i12 3841, i5 6, i12 4071, i5 7, i12 116, i5 8, i12 6, i5 9, i12 40, i5 10, i12 3937, i5 11, i12 1326, i5 12, i12 10, i5 13, i12 3908, i5 14, i12 3, i5 15, i12 153, i5 16, i12 4068, i5 17, i12 3062, i5 18, i12 3647, i5 19, i12 3993, i5 20, i12 3262, i5 21, i12 773, i5 22, i12 90, i5 23, i12 4060, i5 24, i12 179, i5 25, i12 373, i5 26, i12 3413, i5 27, i12 4046, i5 28, i12 2811, i5 29, i12 567, i5 30, i12 147, i12 0, i5 %select_ln117_1588" [firmware/BDT.h:118]   --->   Operation 175 'sparsemux' 'agg_result' <Predicate = true> <Delay = 3.20> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 137 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 3.20> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%ret_ln122 = ret i12 %agg_result" [firmware/BDT.h:122]   --->   Operation 176 'ret' 'ret_ln122' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 3.114ns
The critical path consists of the following:
	wire read operation ('p_read912', firmware/BDT.h:86) on port 'p_read9' (firmware/BDT.h:86) [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln86', firmware/BDT.h:86) [28]  (2.136 ns)
	'xor' operation 1 bit ('xor_ln104', firmware/BDT.h:104) [58]  (0.978 ns)

 <State 2>: 2.934ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102', firmware/BDT.h:102) [59]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1772', firmware/BDT.h:102) [65]  (0.978 ns)
	'and' operation 1 bit ('and_ln102_1776', firmware/BDT.h:102) [77]  (0.978 ns)

 <State 3>: 2.951ns
The critical path consists of the following:
	'or' operation 1 bit ('or_ln117_1407', firmware/BDT.h:117) [120]  (0.978 ns)
	'select' operation 2 bit ('select_ln117_1561', firmware/BDT.h:117) [123]  (0.993 ns)
	'select' operation 3 bit ('select_ln117_1562', firmware/BDT.h:117) [126]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1563', firmware/BDT.h:117) [128]  (0.980 ns)

 <State 4>: 3.028ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1786', firmware/BDT.h:102) [96]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1410', firmware/BDT.h:117) [127]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1564', firmware/BDT.h:117) [130]  (0.000 ns)
	'select' operation 3 bit ('select_ln117_1565', firmware/BDT.h:117) [132]  (0.980 ns)
	'select' operation 4 bit ('select_ln117_1566', firmware/BDT.h:117) [135]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1567', firmware/BDT.h:117) [137]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1568', firmware/BDT.h:117) [139]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1569', firmware/BDT.h:117) [141]  (1.024 ns)

 <State 5>: 3.263ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_769', firmware/BDT.h:104) [82]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1790', firmware/BDT.h:102) [100]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1791', firmware/BDT.h:102) [101]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1416', firmware/BDT.h:117) [140]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1570', firmware/BDT.h:117) [143]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1571', firmware/BDT.h:117) [145]  (1.024 ns)
	'select' operation 4 bit ('select_ln117_1572', firmware/BDT.h:117) [147]  (0.000 ns)
	'select' operation 4 bit ('select_ln117_1573', firmware/BDT.h:117) [149]  (1.024 ns)
	'select' operation 5 bit ('select_ln117_1574', firmware/BDT.h:117) [152]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1575', firmware/BDT.h:117) [154]  (1.215 ns)

 <State 6>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1795', firmware/BDT.h:102) [105]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1796', firmware/BDT.h:102) [106]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1422', firmware/BDT.h:117) [153]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1576', firmware/BDT.h:117) [156]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1577', firmware/BDT.h:117) [158]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1578', firmware/BDT.h:117) [160]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1579', firmware/BDT.h:117) [162]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1580', firmware/BDT.h:117) [164]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1581', firmware/BDT.h:117) [166]  (1.215 ns)

 <State 7>: 3.645ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln102_1800', firmware/BDT.h:102) [110]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1428', firmware/BDT.h:117) [165]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1582', firmware/BDT.h:117) [168]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1583', firmware/BDT.h:117) [170]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1584', firmware/BDT.h:117) [172]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1585', firmware/BDT.h:117) [174]  (1.215 ns)
	'select' operation 5 bit ('select_ln117_1586', firmware/BDT.h:117) [176]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1587', firmware/BDT.h:117) [178]  (1.215 ns)

 <State 8>: 3.205ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln104_774', firmware/BDT.h:104) [92]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1804', firmware/BDT.h:102) [114]  (0.000 ns)
	'and' operation 1 bit ('and_ln102_1805', firmware/BDT.h:102) [115]  (0.000 ns)
	'or' operation 1 bit ('or_ln117_1434', firmware/BDT.h:117) [177]  (0.000 ns)
	'select' operation 5 bit ('select_ln117_1588', firmware/BDT.h:117) [179]  (0.000 ns)
	'sparsemux' operation 12 bit ('agg_result', firmware/BDT.h:118) [180]  (3.205 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
