xpm_cdc.sv,systemverilog,xpm,../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/synth"
xpm_memory.sv,systemverilog,xpm,../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/synth"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../tools/Xilinx/Vivado/2021.1/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/synth"
ibert_ultrascale_gty_0_sim_netlist.v,verilog,xil_defaultlib,/home/dewei/Documents/vcu108/ibert_GTY_qsfp/project_1/project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/ibert_ultrascale_gty_0_sim_netlist.v,incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/hdl/verilog"incdir="../../../../project_1.gen/sources_1/ip/ibert_ultrascale_gty_0/synth"
glbl.v,Verilog,xil_defaultlib,glbl.v
