<!DOCTYPE HTML>
<html lang="zh-CN">


<head>
    <meta charset="utf-8">
    <meta name="keywords" content="Embedded IC Design, JackHCC">
    <meta name="description" content="数字集成电路设计笔记【更新中】">
    <meta http-equiv="X-UA-Compatible" content="IE=edge">
    <meta name="viewport" content="width=device-width, initial-scale=1.0, user-scalable=no">
    <meta name="renderer" content="webkit|ie-stand|ie-comp">
    <meta name="mobile-web-app-capable" content="yes">
    <meta name="format-detection" content="telephone=no">
    <meta name="apple-mobile-web-app-capable" content="yes">
    <meta name="apple-mobile-web-app-status-bar-style" content="black-translucent">
    <title>Embedded IC Design | JackHCC</title>
    <link rel="icon" type="image/png" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/favicon.png">

    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/awesome/css/all.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/materialize/materialize.min.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/aos/aos.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/animate/animate.min.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/lightGallery/css/lightgallery.min.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/css/matery.css">
    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/css/my.css">
    
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/jquery/jquery.min.js"></script>
    
<meta name="generator" content="Hexo 4.2.0"><link rel="stylesheet" href="/css/prism-hopscotch.css" type="text/css">
<link rel="stylesheet" href="/css/prism-line-numbers.css" type="text/css"><link rel="alternate" href="/atom.xml" title="JackHCC" type="application/atom+xml">
</head>


<body>
    <header class="navbar-fixed">
    <nav id="headNav" class="bg-color nav-transparent">
        <div id="navContainer" class="nav-wrapper head-container">
            <div class="brand-logo">
                <a href="/" class="waves-effect waves-light">
                    
                    <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/me.jpg" class="logo-img" alt="LOGO">
                    
                    <span class="logo-span">JackHCC</span>
                </a>
            </div>
            

<a href="#" data-target="mobile-nav" class="sidenav-trigger button-collapse"><i class="fas fa-bars"></i></a>
<ul class="right nav-menu">
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/" class="waves-effect waves-light">
      
      <i class="fas fa-home" style="zoom: 0.6;"></i>
      
      <span>首页</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/tags" class="waves-effect waves-light">
      
      <i class="fas fa-tags" style="zoom: 0.6;"></i>
      
      <span>标签</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/categories" class="waves-effect waves-light">
      
      <i class="fas fa-bookmark" style="zoom: 0.6;"></i>
      
      <span>分类</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/archives" class="waves-effect waves-light">
      
      <i class="fas fa-archive" style="zoom: 0.6;"></i>
      
      <span>归档</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/about" class="waves-effect waves-light">
      
      <i class="fas fa-user-circle" style="zoom: 0.6;"></i>
      
      <span>关于</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/contact" class="waves-effect waves-light">
      
      <i class="fas fa-comments" style="zoom: 0.6;"></i>
      
      <span>留言板</span>
    </a>
    
  </li>
  
  <li class="hide-on-med-and-down nav-item">
    
    <a href="/friends" class="waves-effect waves-light">
      
      <i class="fas fa-address-book" style="zoom: 0.6;"></i>
      
      <span>友情链接</span>
    </a>
    
  </li>
  
  <li>
    <a href="#searchModal" class="modal-trigger waves-effect waves-light">
      <i id="searchIcon" class="fas fa-search" title="搜索" style="zoom: 0.85;"></i>
    </a>
  </li>
</ul>

<div id="mobile-nav" class="side-nav sidenav">

    <div class="mobile-head bg-color">
        
        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/me.jpg" class="logo-img circle responsive-img">
        
        <div class="logo-name">JackHCC</div>
        <div class="logo-desc">
            
            Make the world betterrrr!!!
            
        </div>
    </div>

    

    <ul class="menu-list mobile-menu-list">
        
        <li class="m-nav-item">
	  
		<a href="/" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-home"></i>
			
			首页
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/tags" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-tags"></i>
			
			标签
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/categories" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-bookmark"></i>
			
			分类
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/archives" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-archive"></i>
			
			归档
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/about" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-user-circle"></i>
			
			关于
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/contact" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-comments"></i>
			
			留言板
		</a>
          
        </li>
        
        <li class="m-nav-item">
	  
		<a href="/friends" class="waves-effect waves-light">
			
			    <i class="fa-fw fas fa-address-book"></i>
			
			友情链接
		</a>
          
        </li>
        
        
        <li><div class="divider"></div></li>
        <li>
            <a href="https://github.com/JackHCC/JackHCC.github.io" class="waves-effect waves-light" target="_blank">
                <i class="fab fa-github-square fa-fw"></i>Fork Me
            </a>
        </li>
        
    </ul>
</div>

        </div>

        
            <style>
    .nav-transparent .github-corner {
        display: none !important;
    }

    .github-corner {
        position: absolute;
        z-index: 10;
        top: 0;
        right: 0;
        border: 0;
        transform: scale(1.1);
    }

    .github-corner svg {
        color: #0f9d58;
        fill: #fff;
        height: 64px;
        width: 64px;
    }

    .github-corner:hover .octo-arm {
        animation: a 0.56s ease-in-out;
    }

    .github-corner .octo-arm {
        animation: none;
    }

    @keyframes a {
        0%,
        to {
            transform: rotate(0);
        }
        20%,
        60% {
            transform: rotate(-25deg);
        }
        40%,
        80% {
            transform: rotate(10deg);
        }
    }
</style>

<a href="https://github.com/JackHCC/JackHCC.github.io" class="github-corner tooltipped hide-on-med-and-down" target="_blank"
   data-tooltip="Fork Me" data-position="left" data-delay="50">
    <svg viewBox="0 0 250 250" aria-hidden="true">
        <path d="M0,0 L115,115 L130,115 L142,142 L250,250 L250,0 Z"></path>
        <path d="M128.3,109.0 C113.8,99.7 119.0,89.6 119.0,89.6 C122.0,82.7 120.5,78.6 120.5,78.6 C119.2,72.0 123.4,76.3 123.4,76.3 C127.3,80.9 125.5,87.3 125.5,87.3 C122.9,97.6 130.6,101.9 134.4,103.2"
              fill="currentColor" style="transform-origin: 130px 106px;" class="octo-arm"></path>
        <path d="M115.0,115.0 C114.9,115.1 118.7,116.5 119.8,115.4 L133.7,101.6 C136.9,99.2 139.9,98.4 142.2,98.6 C133.8,88.0 127.5,74.4 143.8,58.0 C148.5,53.4 154.0,51.2 159.7,51.0 C160.3,49.4 163.2,43.6 171.4,40.1 C171.4,40.1 176.1,42.5 178.8,56.2 C183.1,58.6 187.2,61.8 190.9,65.4 C194.5,69.0 197.7,73.2 200.1,77.6 C213.8,80.2 216.3,84.9 216.3,84.9 C212.7,93.1 206.9,96.0 205.4,96.6 C205.1,102.4 203.0,107.8 198.3,112.5 C181.9,128.9 168.3,122.5 157.7,114.1 C157.9,116.9 156.7,120.9 152.7,124.9 L141.0,136.5 C139.8,137.7 141.6,141.9 141.8,141.8 Z"
              fill="currentColor" class="octo-body"></path>
    </svg>
</a>
        
    </nav>

</header>

    



<div class="bg-cover pd-header post-cover" style="background-image: url('https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/featureimages/18.jpg')">
    <div class="container" style="right: 0px;left: 0px;">
        <div class="row">
            <div class="col s12 m12 l12">
                <div class="brand">
                    <h1 class="description center-align post-title">Embedded IC Design</h1>
                </div>
            </div>
        </div>
    </div>
</div>




<main class="post-container content">

    
    <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/tocbot/tocbot.css">
<style>
    #articleContent h1::before,
    #articleContent h2::before,
    #articleContent h3::before,
    #articleContent h4::before,
    #articleContent h5::before,
    #articleContent h6::before {
        display: block;
        content: " ";
        height: 100px;
        margin-top: -100px;
        visibility: hidden;
    }

    #articleContent :focus {
        outline: none;
    }

    .toc-fixed {
        position: fixed;
        top: 64px;
    }

    .toc-widget {
        width: 345px;
        padding-left: 20px;
    }

    .toc-widget .toc-title {
        margin: 35px 0 15px 0;
        padding-left: 17px;
        font-size: 1.5rem;
        font-weight: bold;
        line-height: 1.5rem;
    }

    .toc-widget ol {
        padding: 0;
        list-style: none;
    }

    #toc-content {
        height: calc(100vh - 250px);
        overflow: auto;
    }

    #toc-content ol {
        padding-left: 10px;
    }

    #toc-content ol li {
        padding-left: 10px;
    }

    #toc-content .toc-link:hover {
        color: #42b983;
        font-weight: 700;
        text-decoration: underline;
    }

    #toc-content .toc-link::before {
        background-color: transparent;
        max-height: 25px;
    }

    #toc-content .is-active-link {
        color: #42b983;
    }

    #toc-content .is-active-link::before {
        background-color: #42b983;
    }

    #floating-toc-btn {
        position: fixed;
        right: 30px;
        bottom: 146px;
        padding-top: 15px;
        margin-bottom: 0;
        z-index: 998;
    }

    #floating-toc-btn .btn-floating {
        width: 48px;
        height: 48px;
    }

    #floating-toc-btn .btn-floating i {
        line-height: 48px;
        font-size: 1.4rem;
    }
</style>
<div class="row">
    <div id="main-content" class="col s12 m12 l9">
        <!-- 文章内容详情 -->
<div id="artDetail">
    <div class="card">
        <div class="card-content article-info">
            <div class="row tag-cate">
                <div class="col s7">
                    
                    <div class="article-tag">
                        
                            <a href="/tags/FPGA/">
                                <span class="chip bg-color">FPGA</span>
                            </a>
                        
                    </div>
                    
                </div>
                <div class="col s5 right-align">
                    
                    <div class="post-cate">
                        <i class="fas fa-bookmark fa-fw icon-category"></i>
                        
                            <a href="/categories/Embedded/" class="post-category">
                                Embedded
                            </a>
                        
                    </div>
                    
                </div>
            </div>

            <div class="post-info">
                
                <div class="post-date info-break-policy">
                    <i class="far fa-calendar-minus fa-fw"></i>发布日期:&nbsp;&nbsp;
                    2021-10-19
                </div>
                

                
                <div class="post-date info-break-policy">
                    <i class="far fa-calendar-check fa-fw"></i>更新日期:&nbsp;&nbsp;
                    2021-10-22
                </div>
                

                
                <div class="info-break-policy">
                    <i class="far fa-file-word fa-fw"></i>文章字数:&nbsp;&nbsp;
                    12.4k
                </div>
                

                
                <div class="info-break-policy">
                    <i class="far fa-clock fa-fw"></i>阅读时长:&nbsp;&nbsp;
                    50 分
                </div>
                

                
                    <div id="busuanzi_container_page_pv" class="info-break-policy">
                        <i class="far fa-eye fa-fw"></i>阅读次数:&nbsp;&nbsp;
                        <span id="busuanzi_value_page_pv"></span>
                    </div>
				
            </div>

        </div>
        <hr class="clearfix">
        <div class="card-content article-card-content">
            <div id="articleContent">
                <h1 id="集成电路设计流程"><a href="#集成电路设计流程" class="headerlink" title="集成电路设计流程"></a>集成电路设计流程</h1><h3 id="参考书目"><a href="#参考书目" class="headerlink" title="参考书目"></a>参考书目</h3><ul>
<li><p>《Verilog HDL 设计与验证》人民邮电出版社，EDA先锋工作室 吴继华 </p>
</li>
<li><p>《Verilog HDL数字设计与综合》 电子工业出版社，Samir Palnitkar，夏宇闻等译。</p>
</li>
<li><p>《硬件描述语言Verilog》 清华大学出版社，Thomas &amp;Moorby，刘明业等译</p>
</li>
</ul>
<h3 id="VMware虚拟机"><a href="#VMware虚拟机" class="headerlink" title="VMware虚拟机"></a>VMware虚拟机</h3><ul>
<li><p>VMWare虚拟机软件可以在一台机器上同时运行两个以上Windows、LINUX操作系统。多启动系统在一个时刻只能运行一个系统，在系统切换时需要重新启动机器。</p>
</li>
<li><p>VMWare是真正“同时”运行多个操作系统在主系统的平台上，就象标准Windows应用程序那样切换。而且每个操作系统你都可以进行虚拟的分区、配置而不影响真实硬盘的数据，可以通过网卡将几台虚拟机用网卡连接为一个局域网。</p>
</li>
</ul>
<h3 id="Icarus-仿真工具"><a href="#Icarus-仿真工具" class="headerlink" title="Icarus 仿真工具"></a>Icarus 仿真工具</h3><ul>
<li><p>Icarus仿真工具是一个轻量、免费、开源的Verilog编译器，基于C++实现。安装文件中已经包含 GTKWave，支持Verilog/VHDL文件的编译和仿真，以命令行方式操作，通过testbench文件可以生成对应的仿真波形数据文件，通过自带的GTKWave可以查看仿真波形图，支持将Verilog转换为VHDL文件。</p>
</li>
<li><p>可以检查Verilog文件的语法错误，并进行一些基本的时序仿真。Icarus Verilog 显得极其小巧，最新版安装包大小仅有17MB，支持全平台：Windows+ Linux+MacOS，并且源代码开源。</p>
</li>
</ul>
<h3 id="Yosys综合工具"><a href="#Yosys综合工具" class="headerlink" title="Yosys综合工具"></a>Yosys综合工具</h3><ul>
<li><p><a href="http://eduhub.cn" target="_blank" rel="noopener">http://eduhub.cn</a></p>
</li>
<li><p><a href="http://www.clifford.at/yosys/about.html" target="_blank" rel="noopener">http://www.clifford.at/yosys/about.html</a></p>
</li>
<li><p>支持 Verilog-2005 的可综合的设计</p>
</li>
<li><p>将Verilog转换为其他的设计格式（BLIF/EDIF/BTOR/ SMT-LIB/ simple RTL Verilog）</p>
</li>
<li><p>内建的Formal功能</p>
</li>
<li><p>将RTL综合为针对AISC标准单元库的门级网表（在有ASIC标准单元的Liberty库的前提下面）</p>
</li>
<li><p>将RTL设计综合映射为Xilinx 7系和Lattice iCE40 FPGA</p>
</li>
</ul>
<h3 id="IC设计的挑战-技术问题"><a href="#IC设计的挑战-技术问题" class="headerlink" title="IC设计的挑战-技术问题"></a>IC设计的挑战-技术问题</h3><ul>
<li>设计复杂度的提高<ul>
<li>硬件复杂度</li>
<li>软件复杂度</li>
</ul>
</li>
</ul>
<p><strong>规模</strong>，特征尺寸的缩小，时钟频率提高，低功耗问题，可测试性</p>
<p>IC设计方法的变化</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180019614.png" alt=""></p>
<h2 id="集成电路设计的一些基本概念"><a href="#集成电路设计的一些基本概念" class="headerlink" title="集成电路设计的一些基本概念"></a><strong>集成电路设计的一些基本概念</strong></h2><ul>
<li><p><strong>nonrecurring-engineering ( NRE )</strong>：集成电路产品的研制开发费，设计人工费，计算机软硬件设备折旧费以及试制过程中所需的制版、工艺加工、测试分析等研发过程中的一次性开支。</p>
</li>
<li><p><strong>wafer size</strong>： 4英寸， 6英寸，8英寸，12英寸</p>
</li>
<li><p><strong>feature size</strong>：特征尺寸</p>
</li>
<li><p><strong>die size</strong>：芯片棵柆尺寸</p>
</li>
<li><p><strong>Moore’s Law</strong>：加工能力每18个月翻一番</p>
</li>
<li><p><strong>等效门</strong>：一个等效门是一个二输入NAND门</p>
</li>
<li><p><strong>RTL</strong>：寄存器传输级</p>
</li>
<li><p><strong>HDL</strong>：硬件描述语言</p>
</li>
<li><p><strong>defect density</strong>：缺陷密度，影响成品率</p>
</li>
<li><p><strong>yield</strong>：成品率（良率）</p>
</li>
</ul>
<h3 id="集成电路设计方法分类"><a href="#集成电路设计方法分类" class="headerlink" title="集成电路设计方法分类"></a><strong>集成电路设计方法分类</strong></h3><ul>
<li><p>全定制设计</p>
</li>
<li><p>基于门阵列的设计</p>
</li>
<li><p>基于现场可编程阵列FPGA的设计  (Field Programmable Gate Array )</p>
</li>
<li><p>基于标准单元的设计</p>
</li>
</ul>
<h3 id="全定制设计-Full-custom"><a href="#全定制设计-Full-custom" class="headerlink" title="全定制设计(Full-custom)"></a>全定制设计(Full-custom)</h3><ul>
<li><p>全定制设计：从晶体管开始手工完成集成电路的电路设计、仿真、版图设计的一种方法。</p>
</li>
<li><p>设计的精度很高，可以最大程度优化芯片的性能，不会浪费太多芯片资源。</p>
</li>
<li><p>花费更多的人力和时间成本。</p>
</li>
</ul>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018180352840.png" style="zoom: 67%;">

<h3 id="基于门阵列的设计方法"><a href="#基于门阵列的设计方法" class="headerlink" title="基于门阵列的设计方法"></a><strong>基于门阵列的设计方法</strong></h3><ul>
<li><p>门阵列是指由半导体厂商准备出已经在硅片上形成了被称为基本单元的逻辑门的母板,通过按照用户希望的电路进行布线,在母板上形成电路的半客户定制品芯片。 </p>
</li>
<li><p>门阵列可分为有信道和无信道两种。 </p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180449272.png" alt=""></p>
<p><strong>特点</strong>：</p>
<ul>
<li><p>可大幅度的缩短生产工期；</p>
</li>
<li><p>低成本：即使是小批量的数字电路，仍能实现低成本，原因在于实现相同的功能，FPGA使用LUT等浪费的资源比较多，而门阵列则不存在这个问题，所以实现相同的功能，门阵列所使用的资源数量要远远小于FPGA，从而减少电路面积，降低总成本。  </p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180528227.png" alt=""></p>
<ul>
<li>安全性：FPGA的电路编程数据存储在ROM。可通过监控启动时ROM和FPGA之间的位流，截取和复制电路数据。门阵列的专用电路设计在半定制IC上硬连线实现，从而使其不可能被复制。</li>
</ul>
<p><strong>产品</strong>：</p>
<ul>
<li><p>瑞萨的门阵列产品</p>
</li>
<li><p>NEC电子近日推出了一种可将微控制器和门阵列封入到一个封装中的新型ASIC “PFESiP”</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180631589.png" alt=""></p>
<h3 id="现场可编程阵列-FPGA"><a href="#现场可编程阵列-FPGA" class="headerlink" title="现场可编程阵列 FPGA"></a>现场可编程阵列 FPGA</h3><ul>
<li>主要特点：</li>
</ul>
<ol>
<li><p>小批量系统提高系统集成度、可靠性的最佳选择之一。</p>
</li>
<li><p>不需要投片生产，就能得到合用的芯片。</p>
</li>
<li><p>可做其它全定制或半定制ASIC电路的中试样片。</p>
</li>
<li><p>设计周期短、开发费用最低、风险最小</p>
</li>
</ol>
<ul>
<li>主要提供商：</li>
</ul>
<ol>
<li><p>Altera PLD的发明者</p>
</li>
<li><p>Xilinx　FPGA的发明者</p>
</li>
<li><p>Actel  采用非易失工艺（反熔丝或Flash工艺）</p>
</li>
</ol>
<ul>
<li><p>结构</p>
<ul>
<li><p>FPGA芯片集成了丰富的门及各种IO</p>
</li>
<li><p>存储器SRAM</p>
</li>
<li><p>高速存储器接口DDR4</p>
</li>
<li><p>时钟 PLL 及DCM</p>
</li>
<li><p>DSP IP</p>
</li>
<li><p>XADC</p>
</li>
<li><p>高速通信接口PCIe</p>
</li>
<li><p>CPU</p>
</li>
<li><p>IP种类丰富</p>
</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180838022.png" alt=""></p>
<ul>
<li>Xilinx公司成立于1984年， 1985年推出第一片FPGA，已经有近30年的历史 </li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018180930707.png" alt=""></p>
<h3 id="标准单元库"><a href="#标准单元库" class="headerlink" title="标准单元库"></a>标准单元库</h3><ul>
<li><p>单元库是进行集成电路设计的一个重要部分，可由制造厂家，或第三方提供，也可自己开发。</p>
</li>
<li><p>为了支持不同层次的设计，单元库的内容包括：</p>
<ul>
<li>行为模型（behavioral model ）</li>
<li>Verilog/VHDL模型（verilog/VHDL model ）</li>
<li>电路原理图（circuit schematic ）</li>
<li>单元符号 （cell icon，symbol ）</li>
<li>详细的时序模型 （detailed timing model ）</li>
<li>测试策略 （test strategy）</li>
<li>线负载模型（wire-load model ）</li>
<li>布线模型（routing model ）</li>
<li>物理版图 （physical layout ）</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181037015.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181045628.png" alt=""></p>
<h3 id="EDA工具提供商"><a href="#EDA工具提供商" class="headerlink" title="EDA工具提供商"></a>EDA工具提供商</h3><ul>
<li><p>Cadence</p>
</li>
<li><p>Synopsys</p>
<ul>
<li>电路设计及仿真版图输出及验证、逻辑综合、版图自动设计</li>
</ul>
</li>
<li><p>Mentor</p>
<ul>
<li>FPGA设计、Modelsim、Calibre、DFT PCB设计</li>
</ul>
</li>
<li><p>华大九天</p>
<ul>
<li>电路设计及仿真版图输出及验证</li>
</ul>
</li>
</ul>
<h2 id="集成电路设计流程-1"><a href="#集成电路设计流程-1" class="headerlink" title="集成电路设计流程"></a><strong>集成电路设计流程</strong></h2><ul>
<li>IC设计涉及到大量的EDA工具，要求每个工程师对这些工具都有些了解</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181234454.png" alt=""></p>
<p>完成一个IC设计，从系统的角度来看，主要分为三个阶段：</p>
<ul>
<li><p>系统级设计：确定算法，完成行为级模型并对系统功能进行验证，完成系统软硬件划分，确定系统功能框图。由系统工程师完成。要求系统工程师熟悉硬件设计、软件设计、PCB设计等。主要工具：SPW、matlab等。</p>
</li>
<li><p>前端设计：根据系统框图和算法，完成RTL设计及其验证。将RTL设计进行综合，并完成综合后验证，得到门级网表。由前端工程师完成。主要工具：schematic editor、Verilog/VHDL simulator、Synopsys Design Compiler、Power Compiler、Prime Time、DFT、Formality等。</p>
</li>
<li><p>后端设计：根据网表及综合约束，完成版图设计及验证。由后端工程师完成，主要工具：ultra/SoC Encounter、 Prime Time /layout editor、DRC、ERC、LVS的Calibra。</p>
</li>
</ul>
<h3 id="软-硬件协同设计技术"><a href="#软-硬件协同设计技术" class="headerlink" title="软/硬件协同设计技术"></a>软/硬件协同设计技术</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181352405.png" alt=""></p>
<p>软硬件详细设计完成划分后的软件和硬件的设计实现。</p>
<p>硬件综合是在厂家综合库的支持下，完成行为级、RTL以及逻辑级的综合。</p>
<p>代码优化完成对设计实现后的系统进行优化，主要是与处理器相关的优化和与处理器无关的优化。与处理器相关的优化受不同的处理器类型影响很大，一般根据处理器进行代码选择、主要是指令的选择；指令的调度(并行、流水线等)、寄存器的分配策略等；与处理器无关的优化主要有常量优化、变量优化和代换、表达式优化、消除无用变量、控制流优化和循环内优化等。</p>
<p>软硬件协同仿真和验证完成设计好的系统的仿真和验证，保证目标系统的功能实现、满足性能要求和限制条件，从整体上验证整个系统。</p>
<p>软硬件协同设计在实际应用中表现为软硬件协同设计平台的开发。从系统组成的角度，可以用图1来表述软硬件协同设计平台的系统组成。其中设计空间搜索部分由体系结构库、设计库、成本库、系统功能描述和系统设计约束条件组成。设计空间搜索的任务是对不同的目标要求找到恰当的解决办法。体系结构库是存放协同设计支持的各种体系结构数据库，一般是通过不同的模型表现出来。到目前为止，使用较多的模型有状态转换模型(有限状态机)、事件驱动模型、物理结构组成模型、数据流程模型和混合模型等。</p>
<p>体系结构的丰富程度决定了对目标系统的软硬件协同设计的支持力度。设计库中包含可以使用的程序或网表的设计执行数据库，为新的设计提供参考依据。成本库中提供设计成本的计算方法以及由目标系统的资源消耗、电源消耗、芯片面积、实时要求等组成的数据库，是工作在给定平台上的明确界定。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181500049.png" alt=""></p>
<p>调度模型主要确定软件各个任务子程序之间执行次序。</p>
<p>通信模型主要确定硬件之间的通信和软件与硬件之间的通信模式。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181545363.png" alt=""></p>
<h3 id="基于标准单元的设计流程"><a href="#基于标准单元的设计流程" class="headerlink" title="基于标准单元的设计流程"></a><strong>基于标准单元的设计流程</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018181702398.png" alt=""></p>
<p>到目前为止，集成电路设计流程有发展有四个阶段在：</p>
<p>（1）基于逻辑图的设计流程</p>
<p>（2）基于RTL的设计流程，80年代之后</p>
<p>（3）深亚微米集成电路设计流程</p>
<p>（4）基于IP的设计流程</p>
<p>后三个流程大体相似，后两者需要更多的验证。</p>
<h4 id="RTL设计及验证"><a href="#RTL设计及验证" class="headerlink" title="RTL设计及验证"></a>RTL设计及验证</h4><ul>
<li><p>采用HDL(Hardware Description Language)完成电路设计</p>
</li>
<li><p>HDL主要有两种：Verilog和VHDL</p>
</li>
<li><p>Verilog 1983年由Phil Moorby所创</p>
<ul>
<li>1995年制定IEEE-1364标准。</li>
<li>2001年推出Verilog-2001标准</li>
<li>2005年推出Verilog-2005标准，即SystemVerilog</li>
</ul>
</li>
<li><p>VHDL：IEEE 1706-1985标准。</p>
</li>
</ul>
<p>什么是逻辑综合？</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182039674.png" alt=""></p>
<h4 id="逻辑综合-Synthesis"><a href="#逻辑综合-Synthesis" class="headerlink" title="逻辑综合-Synthesis"></a>逻辑综合-Synthesis</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182204444.png" alt=""></p>
<ul>
<li><p>RTL代码 + 设计约束 + 设计库</p>
</li>
<li><p>提交综合工具</p>
</li>
<li><p>综合工具主要：synopsys：design compiler/physical compiler</p>
</li>
</ul>
<p>​           cadence: build gates/RTL compiler</p>
<p>​           magma: blaster create</p>
<h4 id="物理综合"><a href="#物理综合" class="headerlink" title="物理综合"></a>物理综合</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182324718.png" alt=""></p>
<p>对于深亚微米（0.18um以下）设计，设计过程不同。在之前，延时主要在门上。连接线上的延时主要是按照wireload模型进行估算。</p>
<p>到0.18um,特别是0.13um以下，连接线延时占70％以上，而工作时钟频率往往也比较高，在400M以上。因此必须在综合时能够比较精确估算延时。</p>
<p>采用物理综合流程进行设计。</p>
<p>首先是进行预布局，得到门的位置后，再估算连接延时。这些延时反标注后，再进行电路综合。</p>
<p>预布局的过程是：面积估算、IP自动布局、手工调整。门逻辑预布局。这个时候，可以对电路性能进行初步估算。如果达不到性能要求-》修改设计，因为此时往往面积估得会小一些。</p>
<h4 id="版图设计（layout）"><a href="#版图设计（layout）" class="headerlink" title="版图设计（layout）"></a>版图设计（layout）</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182426957.png" alt=""></p>
<p>后端设计工具很多，synopsys:applo/ultra、cadence:SE/SocENcounter, magma/blaster fusion，都是很好的工具。没有优劣。差别再于细节处理不同。</p>
<p>Magma简单易用，内部有一个设计流程，并把设计流程中许多细节包括在一个大的命令（实际是TCL）中。对于专家，可以修改这些命令。</p>
<p>工艺支持最好的是synopsys的ultra。有人抱怨SE不好用，没有undo。</p>
<h4 id="后端Layout设计"><a href="#后端Layout设计" class="headerlink" title="后端Layout设计"></a>后端Layout设计</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182503634.png" alt=""></p>
<p>后端设计基本上包括以下几个步骤：</p>
<ul>
<li><p>设计准备</p>
</li>
<li><p>布局</p>
</li>
<li><p>时钟产生</p>
</li>
<li><p>布线</p>
</li>
<li><p>分析</p>
</li>
<li><p>验证</p>
</li>
</ul>
<h2 id="设计流程"><a href="#设计流程" class="headerlink" title="设计流程"></a>设计流程</h2><p>版图设计是一个基于时序的 floorplan, place、route工具</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182536187.png" alt=""></p>
<h3 id="设计准备"><a href="#设计准备" class="headerlink" title="设计准备"></a>设计准备</h3><ul>
<li>输入数据并对设计进行初始化</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182731736.png" alt=""></p>
<h3 id="导入网表及时序文件"><a href="#导入网表及时序文件" class="headerlink" title="导入网表及时序文件"></a>导入网表及时序文件</h3><ul>
<li>建立物理数据库：导入库，网表，以及时序信息</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018182759702.png" alt=""></p>
<h3 id="Floorplan"><a href="#Floorplan" class="headerlink" title="Floorplan"></a>Floorplan</h3><ul>
<li>不放置任何单元，只控制芯片的芯片的大小、长宽比率，建立横向或纵向的core和I/O row</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183058415.png" alt=""></p>
<h3 id="Building-the-Floorplan"><a href="#Building-the-Floorplan" class="headerlink" title="Building the Floorplan"></a>Building the Floorplan</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183113932.png" alt=""></p>
<h3 id="Placing-Block"><a href="#Placing-Block" class="headerlink" title="Placing Block"></a>Placing Block</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183140358.png" alt=""></p>
<h3 id="I-O-Placed"><a href="#I-O-Placed" class="headerlink" title="I/O Placed"></a>I/O Placed</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183154077.png" alt=""></p>
<h3 id="Power-Planning"><a href="#Power-Planning" class="headerlink" title="Power Planning"></a>Power Planning</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183209324.png" alt=""></p>
<h3 id="Plan-Power-–-Strips"><a href="#Plan-Power-–-Strips" class="headerlink" title="Plan Power – Strips"></a>Plan Power – Strips</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183229479.png" alt=""></p>
<h3 id="Place-Cells"><a href="#Place-Cells" class="headerlink" title="Place Cells"></a>Place Cells</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183257926.png" alt=""></p>
<h2 id="时钟树设计流程"><a href="#时钟树设计流程" class="headerlink" title="时钟树设计流程"></a>时钟树设计流程</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183324203.png" alt=""></p>
<h3 id="时钟树设计"><a href="#时钟树设计" class="headerlink" title="时钟树设计"></a>时钟树设计</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183341326.png" alt=""></p>
<h3 id="Using-the-CT-Gen-Integration-in-SE"><a href="#Using-the-CT-Gen-Integration-in-SE" class="headerlink" title="Using the CT- Gen Integration in SE"></a>Using the CT- Gen Integration in SE</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183419315.png" alt=""></p>
<h3 id="Setting-the-Clock-Tree-Constraints"><a href="#Setting-the-Clock-Tree-Constraints" class="headerlink" title="Setting the Clock Tree Constraints"></a>Setting the Clock Tree Constraints</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183437975.png" alt=""></p>
<h3 id="Routing-flow"><a href="#Routing-flow" class="headerlink" title="Routing flow"></a>Routing flow</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183453146.png" alt=""></p>
<h3 id="Routed-Design"><a href="#Routed-Design" class="headerlink" title="Routed Design"></a>Routed Design</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183537405.png" alt=""></p>
<h3 id="Verify"><a href="#Verify" class="headerlink" title="Verify"></a>Verify</h3><p>完成布线后，如果有violation，final router将在数据库中保留信息标记。这时，可以用Verify Connectivity和Verify Geometry命令来做进一步的检查。</p>
<ul>
<li><p>Verify Connectivity检查是否完成了所有的连接，并在连接线上加入信息（info)。</p>
</li>
<li><p>使用Report Info 来产生信息报告。</p>
</li>
<li><p>Verify Geometry检查短路和设计规则violation并产生图形化的信息标记。用户应在执行了 Verify Connectivity和Verify Geometry后产生一个报告。</p>
</li>
</ul>
<h3 id="Report-Delay-SDF"><a href="#Report-Delay-SDF" class="headerlink" title="Report Delay(SDF)"></a>Report Delay(SDF)</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183646381.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018183700422.png" alt=""></p>
<h2 id="MPW-Multi-Project-Wafer）"><a href="#MPW-Multi-Project-Wafer）" class="headerlink" title="MPW(Multi-Project Wafer）"></a>MPW(Multi-Project Wafer）</h2><ul>
<li><p>MPW将多种具有相同工艺的集成电路设计放在同一个硅圆片。</p>
</li>
<li><p>实验费用就由所有参加多项目晶圆的项目按照各自所占的芯片面积分摊，极大地降低了实验成本（90%）。</p>
</li>
<li><p>可以得到数十片芯片样品，用于设计开发阶段的实验、测试。</p>
</li>
<li><p>多项目晶圆提高了设计效率，降低了开发成本。</p>
</li>
</ul>
<h1 id="Verilog语言简介"><a href="#Verilog语言简介" class="headerlink" title="Verilog语言简介"></a><strong>Verilog语言简介</strong></h1><h2 id="术语定义-terms-and-definitions"><a href="#术语定义-terms-and-definitions" class="headerlink" title="术语定义(terms and definitions)"></a><strong>术语定义(terms and definitions)</strong></h2><ul>
<li><p>硬件描述语言HDL：描述电路硬件及时序的一种编程语言</p>
</li>
<li><p>仿真器：读入HDL并进行解释及执行的一种软件</p>
</li>
<li><p>抽象级：描述方式的详细程度，如行为级和门级</p>
</li>
<li><p>ASIC：专用集成电路(Application Specific Integrated Circuit)</p>
</li>
<li><p>ASIC Vender：芯片制造商，开发并提供单元库</p>
</li>
<li><p>Bottom-up design flow ：一种先构建底层单元，然后由底层单元构造更大的系统的设计方法 。</p>
</li>
<li><p>Top-down design flow ：一种设计方法，先用高抽象级构造系统，然后再设计下层单元。</p>
</li>
<li><p>RTL level：寄存器传输级(Register Transfer Level)，可综合的一种设计抽象级</p>
</li>
<li><p>Tcl：Tool command Language, 向交互程序输入命令的描述语言</p>
</li>
</ul>
<h3 id="什么是硬件描述语言HDL"><a href="#什么是硬件描述语言HDL" class="headerlink" title="什么是硬件描述语言HDL"></a>什么是硬件描述语言HDL</h3><ul>
<li><p>具有特殊结构能够对硬件逻辑电路的功能进行描述的一种高级编程语言</p>
</li>
<li><p>这种特殊结构能够：</p>
<ul>
<li>描述电路的连接</li>
<li>描述电路的功能</li>
<li>以不同的抽象级描述电路</li>
<li>描述电路的<strong>时序</strong></li>
<li>描述具有<strong>并行性</strong></li>
</ul>
</li>
<li><p>HDL主要有两种：Verilog和VHDL</p>
<ul>
<li>Verilog起源于C语言，因此非常类似于C语言，容易掌握</li>
<li>VHDL起源于ADA语言，格式严谨，不易学习</li>
<li>VHDL出现较晚，但标准化早。IEEE 1706-1985标准</li>
</ul>
</li>
</ul>
<h3 id="Verilog的历史"><a href="#Verilog的历史" class="headerlink" title="Verilog的历史"></a>Verilog的历史</h3><ul>
<li><p>Verilog HDL是在1983年由GDA(GateWay Design Automation)公司的Phil Moorby所创。Phil Moorby后来成为Verilog-XL的主要设计者和Cadence公司的第一个合伙人。</p>
</li>
<li><p>在1984~1985年间，Moorby设计出了第一个Verilog-XL的仿真器。</p>
</li>
<li><p>1986年，Moorby提出了用于快速门级仿真的XL算法。</p>
</li>
<li><p>1990年，Cadence公司收购了GDA公司</p>
</li>
<li><p>1991年，Cadence公司公开发表Verilog语言，成立了OVI(Open Verilog International)组织来负责Verilog HDL语言的发展。</p>
</li>
<li><p>1995年制定了Verilog HDL的IEEE标准，即IEEE1364。</p>
</li>
<li><p>2001年推出Verilog-2001标准</p>
</li>
<li><p>2005年推出Verilog-2005标准，即SystemVerilog</p>
</li>
<li><p>IEEE Std 1800-xxxx：SystemVerilog现行标准</p>
</li>
<li><p>Verilog-AMS：模拟及混合信号描述 的Verilog扩展</p>
</li>
</ul>
<h3 id="Verilog的用途"><a href="#Verilog的用途" class="headerlink" title="Verilog的用途"></a>Verilog的用途</h3><ul>
<li>Verilog的主要应用包括：<ul>
<li>ASIC和FPGA工程师编写可综合的RTL代码</li>
<li>使用高抽象级描述仿真系统，进行系统建模开发</li>
<li>测试工程师用于编写各种层次的测试程序</li>
<li>用于ASIC和FPGA单元或更高层次的模块的仿真模型开发</li>
</ul>
</li>
</ul>
<h3 id="抽象级-Levels-of-Abstraction"><a href="#抽象级-Levels-of-Abstraction" class="headerlink" title="抽象级(Levels of Abstraction)"></a>抽象级(Levels of Abstraction)</h3><ul>
<li><p>Verilog既是一种行为描述的语言也是一种结构描述语言。</p>
</li>
<li><p>Verilog模型可以是实际电路的不同级别的抽象。</p>
</li>
<li><p>这些抽象的级别包括：</p>
<ul>
<li>行为级(系统说明)：设计文档/算法描述</li>
<li>RTL/功能级：Verilog</li>
<li>门级/结构级：Verilog</li>
<li>版图/物理级：几何图形</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185005013.png" alt=""></p>
<p>Verilog可以在三种抽象级上进行描述：</p>
<ul>
<li><p>行为级</p>
<ul>
<li>用功能块之间的数据流对系统进行描述</li>
<li>在需要时在函数块之间进行调度赋值。</li>
</ul>
</li>
<li><p>RTL级/功能级</p>
<ul>
<li>用功能块内部或功能块之间的数据流和控制信号描述系统</li>
<li>基于一个已定义的时钟的周期来定义系统模型</li>
</ul>
</li>
<li><p>结构级/门级</p>
<ul>
<li>用基本单元(primitive)或低层元件(component)的连接来描述系统以得到更高的精确性，特别是时序方面。</li>
<li>逻辑综合时用特定工艺和低层元件将RTL描述映射到门级网表</li>
</ul>
</li>
</ul>
<h2 id="Verilog语言结构"><a href="#Verilog语言结构" class="headerlink" title="Verilog语言结构"></a>Verilog语言结构</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185237060.png" alt=""></p>
<h3 id="Verilog-2001语言结构"><a href="#Verilog-2001语言结构" class="headerlink" title="Verilog-2001语言结构"></a>Verilog-2001语言结构</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>    q   <span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span>  qb <span class="token punctuation">,</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>  d   <span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">// input data</span>
                          clk<span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">/*input clock */</span> 
                          clr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token punctuation">,</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="SystemVerilog"><a href="#SystemVerilog" class="headerlink" title="SystemVerilog"></a><strong>SystemVerilog</strong></h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>     q    <span class="token punctuation">,</span>
                <span class="token keyword">wire</span>   qb  <span class="token punctuation">,</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>   d    <span class="token punctuation">,</span>    <span class="token comment" spellcheck="true">// input data</span>
                           clk <span class="token punctuation">,</span>  <span class="token comment" spellcheck="true">/*input clock */</span> 
                           clr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="空白符和注释"><a href="#空白符和注释" class="headerlink" title="空白符和注释"></a>空白符和注释</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185421651.png" alt=""></p>
<h4 id="某标准制定的注释规则"><a href="#某标准制定的注释规则" class="headerlink" title="某标准制定的注释规则"></a>某标准制定的注释规则</h4><ol>
<li><p>注释每一个功能逻辑，说明该功能逻辑的功能以及意图；</p>
</li>
<li><p>注释的文本内容与注释符之间至少留有一个空格；</p>
</li>
<li><p>验证修改时产生的无用代码应删除，而不能仅与以变更为注释；</p>
</li>
<li><p>对所有的端口、信号、变量、函数、过程、常量、任务声明进行注释，应说明其意义、方向、有效值、作用等，宜注释与声明同行，如果注释过长，则将注释置于声明的上一行；</p>
</li>
<li><p>注释应放在靠近被注释的代码附近，注释应简洁、精练；</p>
</li>
<li><p>过程、任务、函数的注释应放在其代码之前，不应插入其中，避免中断代码的连贯性；</p>
</li>
<li><p>在结束标识符、关键字（end、endcase等）后注明当前结束哪一个程序段,注释与结束标识符之间留有适当的间隔；</p>
</li>
<li><p>局部区域内的注释应列对齐，以增强代码的可读性，如下图：</p>
</li>
</ol>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185526899.png" alt=""></p>
<h3 id="属性-Attributes"><a href="#属性-Attributes" class="headerlink" title="属性(Attributes)"></a>属性(Attributes)</h3><p>(* begins an attribute, terminated by a *).</p>
<ul>
<li><p>属性指定Verilog的对象或语句的特殊属性，供特定软件工具（如逻辑综合）使用。属性是在Verilog-2001标准增加的。</p>
</li>
<li><p>属性可以作为声明、module、语句或端口的前缀出现。</p>
</li>
<li><p>属性可以作为运算符的或对函数调用的后缀出现。</p>
</li>
<li><p>属性可以被赋值。如果未指定值，则默认值为1。</p>
</li>
<li><p>可以指定多个属性，用逗号隔开。</p>
</li>
<li><p>Verilog-2001标准没有定义标准属性；软件工具或其他标准可以根据需要定义属性。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185816958.png" alt=""></p>
<h3 id="标识符-identifiers"><a href="#标识符-identifiers" class="headerlink" title="标识符(identifiers)"></a>标识符(identifiers)</h3><ul>
<li><p>标识符是用户在描述时给Verilog对象 定义的名称</p>
</li>
<li><p>标识符必须以字母(a-z, A-Z)或( _ )开头，后面可以是字母、数字、$ 或 _ 。</p>
</li>
<li><p>最长可以是1023个字符；标识符<strong>区分大小写</strong>，sel和SEL是不同的标识符；模块、端口和实例的名称都是标识符</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018185922118.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog">有效标识符举例：
       shift_reg_a
       busa_index
       _bus3
无效标识符举例：
      <span class="token number">34</span>net        <span class="token comment" spellcheck="true">// 开头不是字母或“_”</span>
      a<span class="token operator">*</span>b_net   <span class="token comment" spellcheck="true">// 包含了非字母或数字， “$” “_”</span>
      n@<span class="token number">238</span>     <span class="token comment" spellcheck="true">//包含了非字母或数字， “$” “_”</span>
Verilog区分大小写，所有Verilog关键词使用小写字母。
转义符，主要是EDA工具使用
      \<span class="token number">34</span>net     <span class="token comment" spellcheck="true">// 合法</span>
      \a<span class="token operator">*</span>b_net   <span class="token comment" spellcheck="true">// 合法</span>
      \n@<span class="token number">238</span>     <span class="token comment" spellcheck="true">// 合法</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="某标准中的信号命名规则"><a href="#某标准中的信号命名规则" class="headerlink" title="某标准中的信号命名规则"></a>某标准中的信号命名规则</h4><ol>
<li><p>信号、变量名称不应超过32个（英文/数字）字符；</p>
</li>
<li><p>信号、变量名称一律采用小写英文字母或数字；clk_32M, mux4x1</p>
</li>
<li><p>同一个时钟源驱动的时钟在不同模块和设计层级采用相同的时钟信号名称；</p>
</li>
<li><p>使用同一复位信号的所有模块采用一致的复位信号名称；</p>
</li>
<li><p>定义总线时，采用一致的位排列顺序。对于Verilog，使用[x:0]；</p>
</li>
<li><p>低电平有效信号名称后缀为“_n”。例如：enable_n，reset_n；</p>
</li>
<li><p>时钟信号名称前缀为“clk”。例如：clk_cpu；</p>
</li>
<li><p>复位信号名称前缀为“rst”。例如：rst_n；</p>
</li>
<li><p>三态信号名称后缀为“_z”。例如：data_z；大写？</p>
</li>
<li><p>异步信号名称后缀为“_a”。例如：strobe_a；asyn</p>
</li>
<li><p>寄存器输出信号名称后缀为“_r”。例如：count_r；reg</p>
</li>
<li><p>状态变量命名使用不同的后缀。例如<name>_cs当前状态，<name>_ns下一状态；</name></name></p>
</li>
<li><p>寄存器数据输入信号如果与寄存器同名，则添加后缀“_i”或者“_in”；</p>
</li>
<li><p>测试相关信号名称后缀为“_t”；</p>
</li>
<li><p>模块输入信号添加前缀“_i”，输出信号添加前缀“_o”。</p>
</li>
</ol>
<h3 id="整数常数和实数常数"><a href="#整数常数和实数常数" class="headerlink" title="整数常数和实数常数"></a>整数常数和实数常数</h3><p>Verilog中，常量(literals)可是整数也可以是实数</p>
<ul>
<li>整数的大小可以定义也可以不定义。整数表示为：</li>
</ul>
<pre><code> &lt;size&gt;'&lt;base&gt;&lt;value&gt;</code></pre><p>​     其中 size ：十进制数表示的二进制位数(bit)，缺省为32位</p>
<p>​           base：数基，可为b、o、d、h进制，缺省为10进制</p>
<p>​           value：是所选数基内任意有效数字，包括X、Z。</p>
<ul>
<li>实数常量可以用十进制或科学表示法表示。</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018190127902.png" alt=""></p>
<ul>
<li><p>整数的大小可以定义也可以不定义。整数表示为：</p>
<ul>
<li>数字中（_）忽略，便于阅读，但不能出现在数字的首位。</li>
<li>没有定义大小(size)整数缺省为32位</li>
<li>缺省数基为十进制</li>
<li>数基(base)和数字(16进制)中的字母无大小写之分</li>
<li>当数值value大于指定的位数时，截去高位。如 2’b1101表示的是2’b01；小于指定的位数？</li>
</ul>
</li>
<li><p>实数常量</p>
<ul>
<li>实数可用科学表示法或十进制表示</li>
<li>科学表示法表示方式：</li>
</ul>
<p>​         &lt;尾数&gt;&lt;e或E&gt;&lt;指数&gt;， 表示： 尾数×10^指数</p>
</li>
</ul>
<h3 id="字符串（string"><a href="#字符串（string" class="headerlink" title="字符串（string)"></a>字符串（string)</h3><p>Verilog中，字符串大多用于显示信息的命令中。Verilog没有字符串数据类型.</p>
<ul>
<li><p>字符串要在一行中用<strong>双引号括起来,不能跨行</strong>。</p>
</li>
<li><p>字符串中可以使用一些C语言转义(escape)符，如\t \n</p>
</li>
<li><p>可以使用一些C语言格式符(如%b)在仿真时产生格式化输出：</p>
</li>
</ul>
<p>​      ” This is a normal string”</p>
<p>​      ”This string has a \t tab and ends with a new line\n”</p>
<p>​      ”This string formats a value: val = %b”</p>
<p>转义符及格式符将在验证支持部分讨论</p>
<p> <strong>格式符</strong></p>
<table>
<thead>
<tr>
<th><strong>%h</strong></th>
<th><strong>%o</strong></th>
<th><strong>%d</strong></th>
<th><strong>%b</strong></th>
<th><strong>%c</strong></th>
<th><strong>%s</strong></th>
<th><strong>%v</strong></th>
<th><strong>%m</strong></th>
<th><strong>%t</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>hex</strong></td>
<td><strong>oct</strong></td>
<td><strong>dec</strong></td>
<td><strong>bin</strong></td>
<td><strong>ACSII</strong></td>
<td><strong>string</strong></td>
<td><strong>strength</strong></td>
<td><strong>module</strong></td>
<td><strong>time</strong></td>
</tr>
</tbody></table>
<p><strong>转义符</strong></p>
<table>
<thead>
<tr>
<th><strong>\t</strong></th>
<th><strong>\n</strong></th>
<th><strong>\</strong></th>
<th><strong>\”</strong></th>
<th><strong>&lt;1-3 digit octal number&gt;</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>tab</strong></td>
<td><strong>换行</strong></td>
<td><strong>反斜杠</strong></td>
<td><strong>双引号</strong></td>
<td><strong>ASCII representation of above</strong></td>
</tr>
</tbody></table>
<p>格式符%0d表示没有前导0的十进制数</p>
<h3 id="输入输出信号及数据类型"><a href="#输入输出信号及数据类型" class="headerlink" title="输入输出信号及数据类型"></a>输入输出信号及数据类型</h3><p><strong>三种端口：</strong></p>
<ul>
<li>input</li>
<li>output</li>
<li>inout</li>
</ul>
<p><strong>三类(class)数据类型：</strong></p>
<ul>
<li><p>net（连线） : 表示器件之间的物理连接</p>
</li>
<li><p>register（寄存器） ：表示抽象存储元件</p>
</li>
<li><p>parameter(参数) : 运行时的常数(run-time constants)</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>
  <span class="token comment" spellcheck="true">// 端口说明</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span>    q   <span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">wire</span>  qb <span class="token punctuation">,</span>
    <span class="token keyword">input</span>   <span class="token keyword">wire</span>  d   <span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">// input data</span>
                  clk<span class="token punctuation">,</span>     <span class="token comment" spellcheck="true">/*input clock */</span> 
                  clr
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
  clk is posedge and clr is active low 
*/</span>
    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">!</span>q<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk ， <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="net的分类"><a href="#net的分类" class="headerlink" title="net的分类"></a>net的分类</h4><ul>
<li>有多种net类型用于设计(design-specific)建模和工艺(technology-specific)建模</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018190812256.png" alt=""></p>
<ul>
<li>没有声明的net的缺省类型为 1 位无符号wire类型。但这个缺省类型可由下面的编译指令改变：</li>
</ul>
<pre><code>   `default_nettype &lt;nettype&gt;</code></pre><h4 id="register类的类型"><a href="#register类的类型" class="headerlink" title="register类的类型"></a>register类的类型</h4><ul>
<li>寄存器类有五种数据类型</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018190917403.png" alt=""></p>
<ul>
<li>不要混淆寄存器数据类型与结构级存储元件，如udp_dff</li>
</ul>
<h4 id="Verilog中net和register声明语法"><a href="#Verilog中net和register声明语法" class="headerlink" title="Verilog中net和register声明语法"></a>Verilog中net和register声明语法</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191008770.png" alt=""></p>
<p>举例：</p>
<pre><code>    reg                a;              //一个标量寄存器
    wand            w;              // 一个标量wand类型net
    wire signed [3 : 0] d;     // 一个标量wand类型net
    reg   [ 3 :  0]  v;              // 从MSB到LSB的4位寄存器向量
    reg   signed [ 7 : 0]  m, n;         // 两个有符号的8位寄存器
    tri     [15:  0]  busa;        // 16位三态总线
    wire      [ 0: 31]  w1, w2;    // 两个32位wire，MSB为bit0
    integer  i;                               // 32位整数i</code></pre><h4 id="选择正确的数据类型"><a href="#选择正确的数据类型" class="headerlink" title="选择正确的数据类型"></a>选择正确的数据类型</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191213075.png" alt=""></p>
<ul>
<li>输入只能是net</li>
<li>输出没有限制</li>
<li>过程赋值必须reg</li>
</ul>
<h4 id="参数（parameters"><a href="#参数（parameters" class="headerlink" title="参数（parameters)"></a>参数（parameters)</h4><ul>
<li><p>用参数声明一个可变常量，常用于定义延时及宽度变量。</p>
</li>
<li><p>参数定义的语法：parameter &lt;赋值语句列表&gt;;</p>
</li>
<li><p>可一次定义多个参数，用逗号隔开。</p>
</li>
<li><p>在使用常数(literal)的地方都可以使用参数。</p>
</li>
<li><p>参数的定义是局部的，只在当前模块中有效。</p>
</li>
<li><p>参数定义可使用以前定义的整数和实数参数。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DFF <span class="token punctuation">(</span>q<span class="token punctuation">,</span> qb<span class="token punctuation">,</span> d<span class="token punctuation">,</span> clk<span class="token punctuation">,</span> clr<span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">parameter</span> n <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">,</span>
           m <span class="token operator">=</span> n<span class="token punctuation">;</span>
    <span class="token keyword">output</span> <span class="token punctuation">[</span>n <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">input</span>   <span class="token punctuation">[</span>m <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> d<span class="token punctuation">;</span>
    <span class="token keyword">input</span>  clk<span class="token punctuation">,</span>  clr<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span>n – <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> q<span class="token punctuation">,</span> qb<span class="token punctuation">;</span>
    <span class="token keyword">wire</span> <span class="token punctuation">[</span>m <span class="token operator">-</span> <span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> d<span class="token punctuation">;</span>
    <span class="token keyword">wire</span>  clk<span class="token punctuation">,</span> clr<span class="token punctuation">;</span>

    <span class="token keyword">assign</span> qb <span class="token operator">=</span> <span class="token operator">~</span>q<span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span><span class="token keyword">posedge</span> clk <span class="token keyword">or</span> <span class="token keyword">negedge</span> clr<span class="token punctuation">)</span>
        <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>clr<span class="token punctuation">)</span>
    q <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
        <span class="token keyword">else</span>
    q <span class="token operator">&lt;=</span> d<span class="token punctuation">;</span>

<span class="token keyword">endmodule</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191414557.png" alt=""></p>
<h4 id="参数重载（overriding"><a href="#参数重载（overriding" class="headerlink" title="参数重载（overriding)"></a>参数重载（overriding)</h4><p>Defparam语句（现在综合工具还不支持）</p>
<ul>
<li><p>可用defparam语句在编译时重载参数值。</p>
</li>
<li><p>defparam语句引用参数的层次化名称。</p>
</li>
<li><p>使用defparam语句可单独重载任何参数值。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191507038.png" alt=""></p>
<h2 id="功能描述"><a href="#功能描述" class="headerlink" title="功能描述"></a>功能描述</h2><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191543720.png" alt=""></p>
<h3 id="持续赋值-continuous-assignment"><a href="#持续赋值-continuous-assignment" class="headerlink" title="持续赋值(continuous assignment)"></a>持续赋值(continuous assignment)</h3><ul>
<li><p>描述的是<strong>组合逻辑</strong></p>
</li>
<li><p>在过程块外部使用。</p>
</li>
<li><p>对net类型的信号赋值。</p>
</li>
<li><p>在等式左边可以有一个简单延时说明。</p>
</li>
<li><p>只限于在表达式左边用#delay形式</p>
</li>
<li><p>可以是显式或隐含表示。</p>
</li>
</ul>
<p>语法：</p>
<pre><code>&lt;assign&gt; [#delay] [strength] &lt;net_name&gt; = &lt;expressions&gt;;</code></pre><pre><code>wire     out;
assign #2 out  = a &amp; b; // 显式
wire     inv  = ~in; // 隐含</code></pre><h3 id="过程块语句"><a href="#过程块语句" class="headerlink" title="过程块语句"></a>过程块语句</h3><p>块语句用来将多个语句组织在一起，使得他们在语法上如同一个语句。</p>
<p>块语句分为两类：</p>
<ul>
<li><p>顺序块：语句置于关键字begin和end之间，块中的语句以顺序方式执行。</p>
</li>
<li><p>并行块：关键字fork和join之间的是并行块语句，块中的语句并行执行。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191738386.png" alt=""></p>
<ul>
<li>Fork和join语句常用于test bench描述。这是因为可以一起给出矢量及其绝对时间，而不必描述所有先前事件的时间。</li>
</ul>
<h4 id="过程块-procedural-block"><a href="#过程块-procedural-block" class="headerlink" title="过程块(procedural block)"></a>过程块(procedural block)</h4><p><strong>过程语句有两种：</strong></p>
<ul>
<li><p><strong>initial</strong>  ：只执行一次</p>
</li>
<li><p><strong>always</strong> ：循环执行</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018191903588.png" alt=""></p>
<p>所有过程在时间0执行一次</p>
<ul>
<li><p>过程块之间</p>
</li>
<li><p>assign语句之间并行执行</p>
</li>
<li><p>过程块与assign语句</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192003586.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192018137.png" alt=""></p>
<h3 id="过程赋值-procedural-assignment"><a href="#过程赋值-procedural-assignment" class="headerlink" title="过程赋值(procedural assignment)"></a>过程赋值(procedural assignment)</h3><ul>
<li><p>在过程块中的赋值称为过程赋值。</p>
</li>
<li><p>表达式左边的信号必须是寄存器类型（如reg类型）</p>
</li>
<li><p>等式右边可以是任何有效的表达式，数据类型也没有限制。</p>
</li>
<li><p>如果信号没有声明则缺省为wire类型。使用过程赋值语句给wire赋值会产生错误。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192158915.png" alt=""></p>
<h3 id="持续赋值描述"><a href="#持续赋值描述" class="headerlink" title="持续赋值描述"></a>持续赋值描述</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> adder <span class="token punctuation">(</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>           a    <span class="token punctuation">,</span> 
                                   b    <span class="token punctuation">,</span>
                                   cin  <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>   out
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">//     reg               half_sum;</span>

    <span class="token keyword">assign</span>  half_sum   <span class="token operator">=</span> a <span class="token operator">^</span> b <span class="token operator">^</span> cin <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// OK</span>
    <span class="token keyword">assign</span>  half_carry  <span class="token operator">=</span> a <span class="token operator">&amp;</span> b <span class="token operator">|</span> a <span class="token operator">&amp;</span> <span class="token operator">!</span>b <span class="token operator">&amp;</span> cin <span class="token operator">|</span> <span class="token operator">!</span>a <span class="token operator">&amp;</span> b <span class="token operator">&amp;</span> cin <span class="token punctuation">;</span> 
    <span class="token keyword">assign</span>  out             <span class="token operator">=</span> <span class="token operator">{</span>half_carry<span class="token punctuation">,</span> half_sum<span class="token operator">}</span> <span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
   always @( a or b or cin)    begin
      half_sum  = a ^ b ^ cin ; // OK
      half_carry = a &amp; b | a &amp; !b &amp; cin | !a &amp; b &amp; cin ; 
      out            = {half_carry, half_sum} ;
   end
*/</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192330456.png" alt=""></p>
<h3 id="过程时序控制的种类"><a href="#过程时序控制的种类" class="headerlink" title="过程时序控制的种类"></a>过程时序控制的种类</h3><p>在过程块中可以说明过程时序。过程时序控制有三类：</p>
<ul>
<li><p>简单延时(#delay)：延迟指定时间步后执行</p>
</li>
<li><p>边沿敏感的时序控制：<code>@(&lt;signal&gt;)</code></p>
<ul>
<li>在信号发生翻转后执行。</li>
<li>可以说明信号有效沿是上升沿(posedge)还是下降沿(negedge)。</li>
<li>可以用关键字 or 或 ， 指定多个参数。</li>
</ul>
</li>
<li><p>电平敏感的时序控制：<code>wait(&lt;expr&gt;)</code></p>
<ul>
<li>直至expr值为真时（非零）才执行。</li>
<li>若expr已经为真则立即执行。</li>
</ul>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> wait_test<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> clk<span class="token punctuation">,</span>  waito<span class="token punctuation">,</span>  edgeo<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span> clk<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> edgeo<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> waito<span class="token operator">=</span><span class="token number">0</span><span class="token punctuation">;</span> <span class="token keyword">end</span>
    <span class="token important">always </span><span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token operator">~</span>clk<span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span>  <span class="token number">#2</span> edgeo <span class="token operator">=</span> <span class="token operator">~</span>edgeo<span class="token punctuation">;</span>
    <span class="token important">always </span><span class="token function">wait</span><span class="token punctuation">(</span>clk<span class="token punctuation">)</span>  <span class="token number">#2</span>  waito <span class="token operator">=</span> <span class="token operator">~</span>waito<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192453313.png" alt=""></p>
<h4 id="简单延时"><a href="#简单延时" class="headerlink" title="简单延时"></a>简单延时</h4><p>在test bench中使用简单延时（#延时）施加激励，或在行为模型中模拟实际延时。</p>
<pre><code>module muxtwo (
      input     a, b, sl;
      output  reg out
     );
always @( sl or a or b)
      if (! sl)
            #10 out = a; 
// 从a到out延时10个时间单位
      else
            #12 out = b;
//从b到out延时12个时间单位
endmodule</code></pre><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018192658475.png" alt=""></p>
<h4 id="编译指令-Compiler-Directives"><a href="#编译指令-Compiler-Directives" class="headerlink" title="编译指令(Compiler Directives)"></a>编译指令(Compiler Directives)</h4><ul>
<li><p>( `)符号说明一个编译指令</p>
</li>
<li><p>这些编译指令使仿真编译器进行一些特殊的操作</p>
</li>
<li><p>编译指令一直保持有效直到被覆盖或解除</p>
</li>
<li><p><strong>`</strong>resetall 复位所有的编译指令为缺省值，应该在其它编译指令之前使用</p>
</li>
</ul>
<h4 id="timescale"><a href="#timescale" class="headerlink" title="`timescale"></a>`timescale</h4><ul>
<li><p>`timescale 说明时间单位及精度</p>
<p>格式：`timescale <time_unit> / <time_precision></time_precision></time_unit></p>
<p>如：`timescale 1 ns / 100 ps</p>
</li>
</ul>
<p>​     time_unit: 延时或时间的测量单位</p>
<p>​     time_precision: 延时值超出精度要先舍入后使用</p>
<ul>
<li>`timescale必须在模块之前出现</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018193100148.png" alt=""></p>
<ul>
<li><p>time_precision不能大于time_unit</p>
</li>
<li><p>time_precision和time_unit的表示方法：integer unit_string</p>
<ul>
<li>integer : 可以是1， 10， 100</li>
<li>unit_string: 可以是s(second), ms(millisecond), us(microsecond), ns(nanosecond), ps(picosecond), fs(femtosecond)</li>
<li>以上integer和unit_string可任意组合</li>
</ul>
</li>
<li><p>precision的时间单位应尽量与设计的实际精度相同。</p>
<ul>
<li>precision是仿真器的仿真时间步。</li>
<li>若time_unit与precision_unit差别很大将严重影响仿真速度。</li>
<li>如说明一个<code>timescale 1s / 1ps，则仿真器在1秒内要扫描其事件序列1012次；而</code>timescale 1s/1ms则只需扫描103次。</li>
</ul>
</li>
<li><p>如果没有timescale说明将使用缺省值，一般是s。</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018193229619.png" alt=""></p>
<h4 id="边沿敏感时序"><a href="#边沿敏感时序" class="headerlink" title="边沿敏感时序"></a>边沿敏感时序</h4><p>时序控制@可以用在RTL级或行为级组合逻辑或时序逻辑描述中。可以用关键字<em>posedge</em>和<em>negedge</em>限定信号敏感边沿。敏感表中可以有多个信号，用关键字<em>or</em>或 ，连接。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> reg_ adder <span class="token punctuation">(</span>out<span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> clk<span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">input</span> clk<span class="token punctuation">;</span>
      <span class="token keyword">input</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
      <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span>
   <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 若a或b发生任何变化，执行</span>
      <span class="token number">#5</span> sum <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
   <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 在clk上升沿执行</span>
           out <span class="token operator">=</span> sum<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：事件控制符or和位或操作符|及逻辑或操作符||没有任何关系。</p>
<p>注2：如果信号列表中一个信号指定了边沿，则其它信号也必须指定边沿。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> reg_adder <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> clk<span class="token punctuation">,</span> rst<span class="token punctuation">;</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">2</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
      <span class="token keyword">output</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  sum<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">/*
     always @( posedge clk, rst) // 错误
           if(!rst)  out &lt;= 0;
           else       out &lt;= a + b;
*/</span>
     <span class="token important">always @</span><span class="token punctuation">(</span> <span class="token keyword">posedge</span> clk<span class="token punctuation">,</span> <span class="token keyword">negedge</span> rst<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 正确</span>
           <span class="token function">if</span><span class="token punctuation">(</span><span class="token operator">!</span>rst<span class="token punctuation">)</span>  out <span class="token operator">&lt;=</span> <span class="token number">0</span><span class="token punctuation">;</span>
           <span class="token keyword">else</span>       out <span class="token operator">&lt;=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="wait语句"><a href="#wait语句" class="headerlink" title="wait语句"></a>wait语句</h4><p>wait用于行为级代码中电平敏感的时序控制。</p>
<p>下面 的输出锁存的加法器的行为描述中，使用了用关键字or的边沿敏感时序以及用wait语句描述的电平敏感时序。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> latch_adder <span class="token punctuation">(</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>            enable<span class="token punctuation">,</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>  <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  a<span class="token punctuation">,</span> 
                           b<span class="token punctuation">,</span>
      <span class="token keyword">output</span>  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>   out
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
   <span class="token important">always @</span><span class="token punctuation">(</span> a <span class="token keyword">or</span> b<span class="token punctuation">)</span>   <span class="token keyword">begin</span>
            <span class="token keyword">wait</span> <span class="token punctuation">(</span><span class="token operator">!</span>enable<span class="token punctuation">)</span>   <span class="token comment" spellcheck="true">// 当enable为低电平时执行加法</span>
            out <span class="token operator">=</span> a <span class="token operator">+</span> b<span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：综合工具还不支持wait语句。</p>
<h3 id="条件语句（if分支语句）"><a href="#条件语句（if分支语句）" class="headerlink" title="条件语句（if分支语句）"></a>条件语句（if分支语句）</h3><p><strong><em>if</em> 和 <em>if-else</em> 语句：</strong></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token important">always </span><span class="token number">#20</span>
      <span class="token keyword">if</span> <span class="token punctuation">(</span>index <span class="token operator">></span> <span class="token number">0</span><span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 开始外层 if</span>
               <span class="token keyword">if</span> <span class="token punctuation">(</span>rega <span class="token operator">></span> regb<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 开始内层第一层 if</span>
                     result <span class="token operator">=</span> rega<span class="token punctuation">;</span>
                  <span class="token keyword">else</span>
                     result <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 结束内层第一层 if</span>
          <span class="token keyword">else</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>index <span class="token operator">==</span> <span class="token number">0</span><span class="token punctuation">)</span>  
                   <span class="token keyword">begin</span>
                      <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">" Note : Index is zero"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
                      result <span class="token operator">=</span> regb<span class="token punctuation">;</span>
                   <span class="token keyword">end</span>
                <span class="token keyword">else</span>
                    <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">" Note : Index is negative"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018193638891.png" style="zoom:50%;">

<ul>
<li><p>可以多层嵌套。在嵌套<em>if</em>序列中，<em>else</em>和前面最近的if相关。</p>
</li>
<li><p>为提高可读性及确保正确关联，使用begin…end块语句指定其作用域。</p>
</li>
</ul>
<h3 id="条件语句（case分支语句）"><a href="#条件语句（case分支语句）" class="headerlink" title="条件语句（case分支语句）"></a>条件语句（case分支语句）</h3><p>在Verilog中重复说明case项是合法的，因为Verilog的case语句只执行第一个符合项。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> compute <span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>  <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega     <span class="token punctuation">,</span> 
                       regb     <span class="token punctuation">,</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span>  <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> opcode <span class="token punctuation">,</span>
    <span class="token keyword">output</span>  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> result
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token important">always @</span><span class="token punctuation">(</span> rega <span class="token punctuation">,</span> regb <span class="token punctuation">,</span> opcode<span class="token punctuation">)</span>
      <span class="token keyword">case</span> <span class="token punctuation">(</span>opcode<span class="token punctuation">)</span>
            <span class="token number">3'b000</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>
            <span class="token number">3'b001</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">-</span> regb<span class="token punctuation">;</span>
            <span class="token number">3'b010</span> <span class="token punctuation">,</span>                 <span class="token comment" spellcheck="true">// 多个case有同一个结果</span>
            <span class="token number">3'b100</span> <span class="token punctuation">:</span>   result <span class="token operator">=</span> rega <span class="token operator">/</span> regb<span class="token punctuation">;</span>
            <span class="token keyword">default</span> <span class="token punctuation">:</span>  <span class="token keyword">begin</span>
                 result <span class="token operator">=</span> <span class="token number">'bx</span><span class="token punctuation">;</span>
                 <span class="token property">$display</span> <span class="token punctuation">(</span><span class="token string">" no match"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
             <span class="token keyword">end</span>
       <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>case语句是测试表达式与另外一系列表达式分支是否匹配的多路条件语句。</p>
<ul>
<li><p>case语句进行逐位比较以求完全匹配（包括x和z）。</p>
</li>
<li><p>default语句可选，在没有任何条件成立时执行。此时如果未说明default，Verilog不执行任何动作。</p>
</li>
<li><p>多个default语句是非法的。</p>
</li>
</ul>
<p>重要内容：</p>
<p>使用default语句是一个很好的编程习惯，特别是用于检测x和z。</p>
<p>Casez和casex为case语句的变体，允许比较无关(don‘t-care）值。</p>
<ul>
<li><p>case表达式的任何位为无关值时，在比较过程中该位不予考虑。</p>
</li>
<li><p>在casez语句中，? 和 z 被当作无关值。</p>
</li>
<li><p>在casex语句中，?，z 和 x 被当作无关值。</p>
</li>
</ul>
<pre><code>case (表达式)
        &lt;表达式&gt;, &lt;表达式&gt;：赋值语句或空语句；
        &lt;表达式&gt;, &lt;表达式&gt;：赋值语句或空语句；
                                default：赋值语句或空语句；
endcase</code></pre><h4 id="casez语句"><a href="#casez语句" class="headerlink" title="casez语句"></a>casez语句</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">coding3_8</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> o
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
        <span class="token function">casez</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
            <span class="token number">8'b1???_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
            <span class="token number">8'b01??_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
            <span class="token number">8'b001?_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b101</span><span class="token punctuation">;</span>
            <span class="token number">8'b0001_????</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_1???</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_01??</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_001?</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b001</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_0001</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span>         o <span class="token operator">=</span> <span class="token number">3'bx</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h4 id="casex语句"><a href="#casex语句" class="headerlink" title="casex语句"></a>casex语句</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">coding3_8</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>
    <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> o
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
        <span class="token function">casex</span><span class="token punctuation">(</span>a<span class="token punctuation">)</span>
            <span class="token number">8'b1xxx_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b111</span><span class="token punctuation">;</span>
            <span class="token number">8'b01xx_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b110</span><span class="token punctuation">;</span>
            <span class="token number">8'b001x_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b101</span><span class="token punctuation">;</span>
            <span class="token number">8'b0001_xxxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b100</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_1xxx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b011</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_01xx</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b010</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_001x</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b001</span><span class="token punctuation">;</span>
            <span class="token number">8'b0000_0001</span><span class="token punctuation">:</span>    o <span class="token operator">=</span> <span class="token number">3'b000</span><span class="token punctuation">;</span>
            <span class="token keyword">default</span><span class="token punctuation">:</span>                o <span class="token operator">=</span> <span class="token number">3'bx</span><span class="token punctuation">;</span>
        <span class="token keyword">endcase</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="循环-looping-语句"><a href="#循环-looping-语句" class="headerlink" title="循环(looping)语句"></a>循环(looping)语句</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018194024001.png" alt=""></p>
<h4 id="循环-looping-语句-repeat"><a href="#循环-looping-语句-repeat" class="headerlink" title="循环(looping)语句-repeat"></a>循环(looping)语句-repeat</h4><p><em>repeat</em>：将一块语句循环执行确定次数。</p>
<p>repeat (次数表达式） 语句</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> multiplier #<span class="token punctuation">(</span>
      <span class="token keyword">parameter</span> size <span class="token operator">=</span> <span class="token number">8</span>
      <span class="token punctuation">)</span> <span class="token punctuation">(</span>
      <span class="token keyword">input</span>   <span class="token keyword">wire</span> <span class="token punctuation">[</span>size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span>        op_a<span class="token punctuation">,</span> op_b<span class="token punctuation">,</span>
      <span class="token keyword">output</span>  <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span> <span class="token operator">*</span> size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span>   result
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">2</span> <span class="token operator">*</span> size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span> shift_opa<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span>size <span class="token punctuation">:</span> <span class="token number">1</span><span class="token punctuation">]</span> shift_opb<span class="token punctuation">;</span>
      <span class="token important">always @</span><span class="token punctuation">(</span> op_a <span class="token keyword">or</span> op_b<span class="token punctuation">)</span> <span class="token keyword">begin</span>
            result <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
            shift_opa <span class="token operator">=</span> op_a<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 零扩展至16位</span>
            shift_opb <span class="token operator">=</span> op_b<span class="token punctuation">;</span>
            <span class="token keyword">repeat</span> <span class="token punctuation">(</span>size<span class="token punctuation">)</span> <span class="token keyword">begin</span>
                  <span class="token number">#10</span> <span class="token keyword">if</span> <span class="token punctuation">(</span>shift_opb<span class="token punctuation">[</span><span class="token number">1</span><span class="token punctuation">]</span><span class="token punctuation">)</span> result <span class="token operator">=</span> result <span class="token operator">+</span> shift_opa<span class="token punctuation">;</span>
                  shift_opa <span class="token operator">=</span> shift_opa <span class="token operator">&lt;&lt;</span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Shift left</span>
                  shift_opb <span class="token operator">=</span> shift_opb <span class="token operator">>></span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// Shift right</span>
            <span class="token keyword">end</span>
      <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>上述程序是模拟手工乘法</p>
<pre><code>    5  0 1 0 1   opa
    3  0 0 1 1   opb -&gt; shift_opb
----------------------
       0 1 0 1   shift_opa
     0 1 0 1        
   0 0 0 0
 0 0 0 0
----------------------
0 0 0 0 1 1 1 1    15 &lt;- result</code></pre><h4 id="循环语句–while"><a href="#循环语句–while" class="headerlink" title="循环语句–while"></a>循环语句–while</h4><p><em>while</em>：只要表达式为真(不为0)，则重复执行一条语句(或语句块)</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">tmp</span><span class="token punctuation">(</span>
     <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">,</span>
     <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> count
     <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> tempreg<span class="token punctuation">;</span>

     <span class="token important">always @</span><span class="token punctuation">(</span><span class="token operator">*</span><span class="token punctuation">)</span> <span class="token keyword">begin</span>
          count <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
          tempreg <span class="token operator">=</span> a<span class="token punctuation">;</span>
          <span class="token keyword">while</span> <span class="token punctuation">(</span>tempreg<span class="token punctuation">)</span> <span class="token comment" spellcheck="true">// 统计tempreg中 1 的个数</span>
          <span class="token keyword">begin</span>
                <span class="token keyword">if</span> <span class="token punctuation">(</span>tempreg<span class="token punctuation">[</span> <span class="token number">0</span><span class="token punctuation">]</span><span class="token punctuation">)</span> count <span class="token operator">=</span> count <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>
                tempreg <span class="token operator">=</span> tempreg <span class="token operator">>></span> <span class="token number">1</span><span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 右移</span>
          <span class="token keyword">end</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注：While(A): A如果是个二进制串，中每一位都不为1的时候跳出</p>
<h4 id="循环语句–forever"><a href="#循环语句–forever" class="headerlink" title="循环语句–forever"></a>循环语句–forever</h4><p><em>forever</em>：一直执行到仿真结束</p>
<p>​    forever应该是过程块中最后一条语句。其后的语句将永远不会执行。</p>
<p>​    forever语句不可综合，通常用于test bench描述。</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span>
<span class="token keyword">reg</span> clk<span class="token punctuation">;</span>
<span class="token keyword">initial</span>
      <span class="token keyword">begin</span>
      clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token keyword">forever</span>
            <span class="token keyword">begin</span>
                 <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
                 <span class="token number">#10</span> clk <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
<span class="token keyword">end</span>
<span class="token punctuation">.</span><span class="token punctuation">.</span><span class="token punctuation">.</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>这种行为描述方式可以非常灵活的描述时钟，可以控制时钟的开始时间及周期占空比。仿真效率也高。</p>
</li>
<li><p>Forever 可以实现各种占空比的时钟信号</p>
</li>
</ul>
<h4 id="循环语句–for"><a href="#循环语句–for" class="headerlink" title="循环语句–for"></a>循环语句–for</h4><p><em>for</em>：只要条件为真就一直执行</p>
<p>  条件表达式若是简单的与0比较通常处理得更快一些。但综合工具可能不支持与0的比较。(循环变量可以声明为integer或reg矢量）</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">integer</span> index<span class="token punctuation">,</span> i<span class="token punctuation">,</span> j<span class="token punctuation">;</span>
<span class="token comment" spellcheck="true">// X检测</span>
Initial <span class="token keyword">begin</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>index <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span> index <span class="token operator">&lt;</span> size<span class="token punctuation">;</span> index <span class="token operator">=</span> index <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">)</span>
          <span class="token keyword">if</span> <span class="token punctuation">(</span>val<span class="token punctuation">[</span> index<span class="token punctuation">]</span> <span class="token operator">===</span> <span class="token number">1'bx</span><span class="token punctuation">)</span>
                <span class="token property">$display</span> <span class="token punctuation">(</span><span class="token string">" found an X"</span><span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token comment" spellcheck="true">// 存储器初始化; “!= 0”仿真效率高</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>i <span class="token operator">=</span> size<span class="token punctuation">;</span> i <span class="token operator">!=</span> <span class="token number">0</span><span class="token punctuation">;</span> i <span class="token operator">=</span> i <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
          memory<span class="token punctuation">[</span> i<span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">]</span> <span class="token operator">=</span> <span class="token number">0</span><span class="token punctuation">;</span>

    <span class="token comment" spellcheck="true">// 阶乘序列</span>
    factorial <span class="token operator">=</span> <span class="token number">1</span><span class="token punctuation">;</span>
    <span class="token keyword">for</span> <span class="token punctuation">(</span>j <span class="token operator">=</span> num<span class="token punctuation">;</span> j <span class="token operator">!=</span> <span class="token number">0</span><span class="token punctuation">;</span> j <span class="token operator">=</span> j <span class="token operator">-</span> <span class="token number">1</span><span class="token punctuation">)</span>
          factorial <span class="token operator">=</span> factorial <span class="token operator">*</span> j<span class="token punctuation">;</span>
<span class="token keyword">end</span>
<span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注意：verilog 不支持 i++ 的写法， i=i+1 代替</p>
<h3 id="模块实例化（module-instances）"><a href="#模块实例化（module-instances）" class="headerlink" title="模块实例化（module instances）"></a>模块实例化（<strong>module instances</strong>）</h3><p>通过模块实例化构造设计的层次体系</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018194631085.png" alt=""></p>
<h1 id="Verilog操作符"><a href="#Verilog操作符" class="headerlink" title="Verilog操作符"></a>Verilog操作符</h1><h2 id="操作符类型"><a href="#操作符类型" class="headerlink" title="操作符类型"></a>操作符类型</h2><p>下表以优先级顺序列出了Verilog操作符。注意“与”操作符的优先级总是比相同类型的“或”操作符高。本章将对每个操作符用一个例子作出解释。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018194809664.png" alt=""></p>
<h3 id="变量的位数与符号"><a href="#变量的位数与符号" class="headerlink" title="变量的位数与符号"></a>变量的位数与符号</h3><ul>
<li><p>Verilog根据表达式中变量的长度对表达式的值自动地进行调整。</p>
</li>
<li><p>Verilog自动截断或扩展赋值语句中右边的值以适应左边变量的长度。</p>
</li>
<li><p>当一个负数赋值给无符号变量如reg时，Verilog自动完成二进制补码计算</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> sign_size<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span>  a<span class="token punctuation">,</span> 
                b<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">15</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> c<span class="token punctuation">;</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// a是无符号数，因此其值为4’b1111</span>
         b <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> c <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">// b = c = 4’b1000</span>
     <span class="token number">#10</span> b <span class="token operator">=</span> b <span class="token operator">+</span> a<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// 结果4’b10111截断, b=4’b0111</span>
     <span class="token number">#10</span> c <span class="token operator">=</span> c <span class="token operator">+</span> a<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// c = 16’b0000_0000_0001_0111</span>
     <span class="token number">#10</span> c <span class="token operator">=</span> b <span class="token operator">+</span> a<span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> sign_size<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span> <span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> a<span class="token punctuation">;</span>
     <span class="token keyword">reg</span> <span class="token keyword">signed</span> <span class="token punctuation">[</span><span class="token number">15</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> c<span class="token punctuation">;</span>
<span class="token keyword">initial</span> <span class="token keyword">begin</span>
       a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">;</span> 
       c  <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> 
       c  <span class="token operator">=</span> c <span class="token operator">+</span> a<span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="算术操作符"><a href="#算术操作符" class="headerlink" title="算术操作符"></a>算术操作符</h3><pre><code>+    加
-    减
*    乘
/    除
%    模</code></pre><ul>
<li><p>将负数赋值给reg或其它无符号变量使用2的补码算术。</p>
</li>
<li><p>如果操作数的某一位是x或z，则结果为x</p>
</li>
<li><p>在整数除法中，余数舍弃</p>
</li>
<li><p>模运算中使用第一个操作数的符号</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> arithops<span class="token punctuation">;</span>
      <span class="token keyword">parameter</span> five <span class="token operator">=</span> <span class="token number">5</span><span class="token punctuation">;</span>
      <span class="token keyword">integer</span> ans<span class="token punctuation">,</span> <span class="token keyword">int</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">;</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      rega <span class="token operator">=</span> <span class="token number">3</span><span class="token punctuation">;</span>
      regb <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
      <span class="token keyword">int</span>    <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">3</span><span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">//int = 1111……1111_1101</span>
   <span class="token keyword">end</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> ans   <span class="token operator">=</span> five <span class="token operator">*</span> <span class="token keyword">int</span><span class="token punctuation">;</span>         <span class="token comment" spellcheck="true">// ans = -15</span>
      <span class="token number">#10</span> ans   <span class="token operator">=</span> <span class="token punctuation">(</span><span class="token keyword">int</span> <span class="token operator">+</span> <span class="token number">5</span><span class="token punctuation">)</span> <span class="token operator">/</span> <span class="token number">2</span><span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// ans = 1</span>
      <span class="token number">#10</span> ans   <span class="token operator">=</span> five <span class="token operator">/</span> <span class="token keyword">int</span><span class="token punctuation">;</span>          <span class="token comment" spellcheck="true">// ans = -1</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// num = 1101</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">+</span> <span class="token number">1</span><span class="token punctuation">;</span>          <span class="token comment" spellcheck="true">// num = 0100</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> <span class="token keyword">int</span><span class="token punctuation">;</span>                   <span class="token comment" spellcheck="true">// num = 1101</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> regb <span class="token operator">%</span> rega<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 1</span>
      <span class="token number">#80</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p>注意：integer和reg类型在算术运算时的差别。integer是有符号数，而reg是无符号数。</p>
<h4 id="除法及模余"><a href="#除法及模余" class="headerlink" title="除法及模余"></a>除法及模余</h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span> ns <span class="token operator">/</span> <span class="token number">1</span> ns

<span class="token keyword">module</span> divider <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">integer</span> a<span class="token punctuation">,</span> b<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
        a <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        a <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">7</span><span class="token punctuation">;</span> b <span class="token operator">=</span> <span class="token operator">-</span><span class="token number">4</span><span class="token punctuation">;</span>
        <span class="token property">$display</span><span class="token punctuation">(</span><span class="token string">"%0d/%0d quot and rem is %0d %0d"</span><span class="token punctuation">,</span> a<span class="token punctuation">,</span> b<span class="token punctuation">,</span> a<span class="token operator">/</span>b<span class="token punctuation">,</span> a<span class="token operator">%</span>b<span class="token punctuation">)</span><span class="token punctuation">;</span>
        <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p> 7/ 4 quotient and remainder is 1 3</p>
<p> 7/-4 quotient and remainder is -1 3</p>
<p> -7/ 4 quotient and remainder is -1 -3</p>
<p> -7/-4 quotient and remainder is 1 -3</p>
<ul>
<li><p>在整数除法中，余数舍弃</p>
</li>
<li><p>模运算中使用第一个操作数的符号</p>
</li>
</ul>
<h4 id="有符号数与无符号数混合运算"><a href="#有符号数与无符号数混合运算" class="headerlink" title="有符号数与无符号数混合运算"></a><strong>有符号数与无符号数混合运算</strong></h4><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> operate <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>            <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regc<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// -8'd7, 0扩展至8'b0000_1001</span>
         regb <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// 8'd14, 0扩展至8'b0000_1110</span>
         regc <span class="token operator">=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
         <span class="token number">#100</span>    regc <span class="token operator">=</span> rega <span class="token operator">+</span> regb<span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">//regc = 8'b0001_0111</span>
         <span class="token property">$display</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token string">" regc = %d %b"</span><span class="token punctuation">,</span> regc<span class="token punctuation">,</span> regc<span class="token punctuation">)</span><span class="token punctuation">;</span> 
        <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>进行有有符号数计算，强制regb 是有符号数</p>
<p>如果在设计中regb虽然声明为无符号数，但它实际上是有符号数。在这种情况下，我们需要使用系统函数$signed将其转换为有符号数再参与计算。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> operate <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>            <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regc<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">//-8'd7, 符号扩展至8'b1111_1001</span>
         regb <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">//-8'd2, 符号扩展至8'b1111_1110</span>
         regc <span class="token operator">=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
         <span class="token number">#100</span>    regc <span class="token operator">=</span> rega <span class="token operator">+</span> <span class="token property">$signed</span> <span class="token punctuation">(</span>regb<span class="token punctuation">)</span> <span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">//regc = 8'b1111_0111</span>
         <span class="token property">$display</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token string">" regc = %d %b"</span><span class="token punctuation">,</span> regc<span class="token punctuation">,</span> regc<span class="token punctuation">)</span><span class="token punctuation">;</span> 
        <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>进行有符号数计算，但regb 是无符号数，即正数</p>
<p>如果无符号数要与有符号数进行计算，由于无符号数是正数，因此我们需要将无符号数扩展1位，即高位补0，这个补入的0作为符号参与计算。如前例中，regb是一个无符号数，即正数，要参与计算需先0扩展，再转换为有符号数，如下例所示，regc的计算结果为7。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token constant">`timescale</span> <span class="token number">1</span>ns<span class="token operator">/</span><span class="token number">1</span>ns
<span class="token keyword">module</span> operate <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">;</span>
    <span class="token keyword">reg</span>            <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regb<span class="token punctuation">;</span>
    <span class="token keyword">reg</span> <span class="token keyword">signed</span><span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> regc<span class="token punctuation">;</span>
    <span class="token keyword">initial</span> <span class="token keyword">begin</span>
         rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">//-8'd7, 符号扩展至8'b1111_1001</span>
         regb <span class="token operator">=</span> <span class="token number">4'b1110</span><span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// 8'd14, 符号扩展至8'b0000_1110</span>
         regc <span class="token operator">=</span> <span class="token number">8'b0</span><span class="token punctuation">;</span>
         <span class="token number">#100</span>    regc <span class="token operator">=</span> rega <span class="token operator">+</span> <span class="token property">$signed</span> <span class="token punctuation">(</span><span class="token operator">{</span><span class="token number">1</span>’b0<span class="token punctuation">,</span> regb<span class="token operator">}</span><span class="token punctuation">)</span> <span class="token punctuation">;</span>  <span class="token comment" spellcheck="true">//regc = 8'b0000_0111</span>
         <span class="token property">$display</span><span class="token punctuation">(</span><span class="token property">$time</span><span class="token punctuation">,</span><span class="token string">" regc = %d %b"</span><span class="token punctuation">,</span> regc<span class="token punctuation">,</span> regc<span class="token punctuation">)</span><span class="token punctuation">;</span> 
        <span class="token number">#100</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span> <span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="SYNOPSYS-DesignWare-Library"><a href="#SYNOPSYS-DesignWare-Library" class="headerlink" title="SYNOPSYS DesignWare Library"></a>SYNOPSYS DesignWare Library</h2><ul>
<li><p>DesignWare Library是一组可重用的、可综合的IP块，集成在Synopsys综合环境中。</p>
</li>
<li><p>缺省的DesignWare库是standard.sldb，包括：</p>
<ul>
<li>adder: + , +1</li>
<li>substractor: -, -1</li>
<li>comparator: ==, !=, &lt;, &lt;=, &gt;, &gt;=</li>
<li>mulpilier, divider</li>
<li>sin cos tan</li>
<li>Sqrt FIR IIR</li>
</ul>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200134093.png" alt=""></p>
<h3 id="Usage-Through-Operator-Inferencing"><a href="#Usage-Through-Operator-Inferencing" class="headerlink" title="Usage Through Operator Inferencing"></a><strong>Usage Through Operator Inferencing</strong></h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DW01_add_oper <span class="token punctuation">(</span>in1<span class="token punctuation">,</span>  in2<span class="token punctuation">,</span> sum<span class="token punctuation">)</span><span class="token punctuation">;</span> 
    <span class="token keyword">parameter</span> wordlength <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> 
    <span class="token keyword">input</span> <span class="token punctuation">[</span>wordlength<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> in1<span class="token punctuation">,</span> in2<span class="token punctuation">;</span> 
    <span class="token keyword">output</span> <span class="token punctuation">[</span>wordlength<span class="token operator">-</span><span class="token number">1</span><span class="token punctuation">:</span><span class="token number">0</span><span class="token punctuation">]</span> sum<span class="token punctuation">;</span> 

     <span class="token keyword">assign</span> sum <span class="token operator">=</span> in1 <span class="token operator">+</span>  in2<span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">DW01_add_inst</span><span class="token punctuation">(</span> inst_A<span class="token punctuation">,</span> inst_B<span class="token punctuation">,</span> inst_CI<span class="token punctuation">,</span> SUM_inst<span class="token punctuation">,</span> CO_inst <span class="token punctuation">)</span><span class="token punctuation">;</span> 
    <span class="token keyword">parameter</span> width <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">;</span> 
    <span class="token keyword">input</span> <span class="token punctuation">[</span>width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_A<span class="token punctuation">;</span> 
    <span class="token keyword">input</span> <span class="token punctuation">[</span>width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_B<span class="token punctuation">;</span> 
    <span class="token keyword">input</span> inst_CI<span class="token punctuation">;</span> 
    <span class="token keyword">output</span> <span class="token punctuation">[</span>width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> SUM_inst<span class="token punctuation">;</span> 
    <span class="token keyword">output</span> CO_inst<span class="token punctuation">;</span> 

<span class="token comment" spellcheck="true">// Instance of DW01_add </span>
DW01_add #<span class="token punctuation">(</span>width<span class="token punctuation">)</span> 
           U1 <span class="token punctuation">(</span><span class="token punctuation">.</span><span class="token function">A</span><span class="token punctuation">(</span>inst_A<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">B</span><span class="token punctuation">(</span>inst_B<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">CI</span><span class="token punctuation">(</span>inst_CI<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">SUM</span><span class="token punctuation">(</span>SUM_inst<span class="token punctuation">)</span><span class="token punctuation">,</span> <span class="token punctuation">.</span><span class="token function">CO</span><span class="token punctuation">(</span>CO_inst<span class="token punctuation">)</span> <span class="token punctuation">)</span><span class="token punctuation">;</span>

<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200239305.png" alt=""></p>
<h2 id="加法器设计"><a href="#加法器设计" class="headerlink" title="加法器设计"></a>加法器设计</h2><h3 id="行波进位加法器（RPL-RCA）"><a href="#行波进位加法器（RPL-RCA）" class="headerlink" title="行波进位加法器（RPL/RCA）"></a>行波进位加法器（RPL/RCA）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200319727.png" alt=""></p>
<h3 id="超前进位加法器"><a href="#超前进位加法器" class="headerlink" title="超前进位加法器"></a><strong>超前进位加法器</strong></h3><p>CLA(Carry Look-ahead Adder)</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200343258.png" alt=""></p>
<h4 id="4位超前进位加法器（CLA）"><a href="#4位超前进位加法器（CLA）" class="headerlink" title="4位超前进位加法器（CLA）"></a>4位超前进位加法器（CLA）</h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200415190.png" alt=""></p>
<h4 id="16位CLA加法器"><a href="#16位CLA加法器" class="headerlink" title="16位CLA加法器"></a><strong>16位CLA加法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200432160.png" alt=""></p>
<h4 id="块间超前进位加法器"><a href="#块间超前进位加法器" class="headerlink" title="块间超前进位加法器"></a><strong>块间超前进位加法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200447348.png" alt=""></p>
<h4 id="快速16位CLA加法器"><a href="#快速16位CLA加法器" class="headerlink" title="快速16位CLA加法器"></a><strong>快速16位CLA加法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200506606.png" alt=""></p>
<h3 id="16位选择进位加法器（CSA）"><a href="#16位选择进位加法器（CSA）" class="headerlink" title="16位选择进位加法器（CSA）"></a><strong>16位选择进位加法器（CSA）</strong></h3><p>CSA（Carry Select Adder)</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200527367.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200541818.png" alt=""></p>
<h2 id="定点乘法器设计"><a href="#定点乘法器设计" class="headerlink" title="定点乘法器设计"></a><strong>定点乘法器设计</strong></h2><ul>
<li>乘法器是高性能微处理器中的关键部件，是进行高速计算特别是信号处理等方面应用时所必须的。</li>
</ul>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018200644027.png" style="zoom:67%;">

<h3 id="乘法计算方法"><a href="#乘法计算方法" class="headerlink" title="乘法计算方法"></a><strong>乘法计算方法</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200753402.png" alt=""></p>
<ul>
<li>乘法计算过程<ul>
<li>部分积产生</li>
<li>部分积相加</li>
</ul>
</li>
</ul>
<h4 id="乘法运算的关键"><a href="#乘法运算的关键" class="headerlink" title="乘法运算的关键"></a><strong>乘法运算的关键</strong></h4><ul>
<li>要提高乘法计算速度，需要：<ul>
<li>加快部分积的形成</li>
<li>减少部分积数目<ul>
<li>采用多位扫描、跳过连续的0/1串和对乘数重编码（如Booth算法）等处理方法</li>
</ul>
</li>
<li>加快部分积加法运算的速度<ul>
<li>一般是利用进位保留加法器（CSA， Carry Save Adder ）先使参与操作的部分积形成两个数（这两个数分别是伪和与局部进位） </li>
</ul>
</li>
</ul>
</li>
</ul>
<h3 id="二阶Booth算法"><a href="#二阶Booth算法" class="headerlink" title="二阶Booth算法"></a>二阶Booth算法</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200932013.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018200947795.png" alt=""></p>
<p>67×67位乘法器的改进四阶Booth算法实现西安交通大学电子与信息工程学院 </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201011209.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201019490.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201033072.png" alt=""></p>
<h3 id="加法器树-保留进位加法器"><a href="#加法器树-保留进位加法器" class="headerlink" title="加法器树-保留进位加法器"></a>加法器树-保留进位加法器</h3><ul>
<li>基本的加法器单元多采用(2,2)计数器（半加器）、(3,2)计数器、(5,3)计数器和(7,3)计数器等</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201115153.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201335909.png" alt=""></p>
<h4 id="加法器树—4-2压缩加法器"><a href="#加法器树—4-2压缩加法器" class="headerlink" title="加法器树—4-2压缩加法器"></a>加法器树—4-2压缩加法器</h4><ul>
<li>4-2压缩器的加法器单元在乘法器的设计中得到了广泛采用。它可以较快地完成中间伪和的产生，而逻辑又比较简单</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201203978.png" alt=""></p>
<h4 id="加法器树—线性阵列"><a href="#加法器树—线性阵列" class="headerlink" title="加法器树—线性阵列"></a>加法器树—线性阵列</h4><ul>
<li><p>结构最简单规整，速度最慢，需要8级4-2加法器串联</p>
<p>18个部分积：18-4-2-2-2-2-2-2-2=0，共8级</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201248448.png" alt=""></p>
<p>!<img src="/images/loading.gif" data-original="../images/basic/image-20211018201323552.png" alt=""></p>
<h4 id="加法器树—Wallace-Tree"><a href="#加法器树—Wallace-Tree" class="headerlink" title="加法器树—Wallace Tree"></a>加法器树—Wallace Tree</h4><ul>
<li><p>速度最快，但结构不规则</p>
<p>18=4×4+2 -&gt; 8+2 =4×2+2 -&gt; 4+2 -&gt; 2+2 -&gt; 2， 共4级</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201404440.png" alt=""></p>
<h4 id="加法器树—折衷结构"><a href="#加法器树—折衷结构" class="headerlink" title="加法器树—折衷结构"></a>加法器树—折衷结构</h4><ul>
<li><p>32位乘法器只有18个部分积，可以采用折衷结构：在速度和规则性进行折衷</p>
<p>共5级</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201432269.png" alt=""></p>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018201449426.png" style="zoom:67%;">

<h3 id="乘法器结构示意图"><a href="#乘法器结构示意图" class="headerlink" title="乘法器结构示意图"></a><strong>乘法器结构示意图</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201521185.png" alt=""></p>
<h4 id="二级流水乘法器"><a href="#二级流水乘法器" class="headerlink" title="二级流水乘法器"></a><strong>二级流水乘法器</strong></h4><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201540566.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201547109.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> DW02_mult_2_stage_inst  #<span class="token punctuation">(</span>
        <span class="token keyword">parameter</span>  A_width <span class="token operator">=</span> <span class="token number">8</span><span class="token punctuation">,</span> 
                            B_width <span class="token operator">=</span> <span class="token number">8</span>  
    <span class="token punctuation">)</span><span class="token punctuation">(</span> 
        <span class="token keyword">input</span> <span class="token punctuation">[</span>A_width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_A<span class="token punctuation">,</span> 
        <span class="token keyword">input</span> <span class="token punctuation">[</span>B_width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> inst_B<span class="token punctuation">,</span> 
        <span class="token keyword">input</span>                            inst_TC<span class="token punctuation">,</span> 
        <span class="token keyword">input</span>                            inst_CLK<span class="token punctuation">,</span> 
        <span class="token keyword">output</span> <span class="token punctuation">[</span>A_width<span class="token operator">+</span>B_width<span class="token operator">-</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> PRODUCT_inst
    <span class="token punctuation">)</span><span class="token punctuation">;</span> 
      <span class="token comment" spellcheck="true">// Instance of DW02_mult_2_stage </span>
    DW02_mult_2_stage #<span class="token punctuation">(</span>A_width<span class="token punctuation">,</span> B_width<span class="token punctuation">)</span> U1 <span class="token punctuation">(</span> 
    <span class="token punctuation">.</span>A     <span class="token punctuation">(</span>inst_A        <span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span>B       <span class="token punctuation">(</span>inst_B        <span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span>TC    <span class="token punctuation">(</span>inst_TC    <span class="token punctuation">)</span><span class="token punctuation">,</span> 
    <span class="token punctuation">.</span>CLK    <span class="token punctuation">(</span>inst_CLK    <span class="token punctuation">)</span><span class="token punctuation">,</span>
    <span class="token punctuation">.</span><span class="token function">PRODUCT</span><span class="token punctuation">(</span>PRODUCT_inst<span class="token punctuation">)</span> 
    <span class="token punctuation">)</span><span class="token punctuation">;</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="除法器设计"><a href="#除法器设计" class="headerlink" title="除法器设计"></a>除法器设计</h2><h3 id="串行除法-恢复余数除法"><a href="#串行除法-恢复余数除法" class="headerlink" title="串行除法- 恢复余数除法"></a>串行除法- 恢复余数除法</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201705757.png" alt=""></p>
<p>恢复余数除法（Restoring Division Algorithm）：</p>
<ol>
<li><p>将被除数最高位移入，作为被减数R</p>
</li>
<li><p>R = R – D。如果R为负，恢复被减数R。若R为正，则保留余数。</p>
</li>
</ol>
<h3 id="恢复余数除法计算流程"><a href="#恢复余数除法计算流程" class="headerlink" title="恢复余数除法计算流程"></a>恢复余数除法计算流程</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201739070.png" alt=""></p>
<h3 id="不恢复余数除法-Non-RDA"><a href="#不恢复余数除法-Non-RDA" class="headerlink" title="不恢复余数除法(Non-RDA)"></a>不恢复余数除法(Non-RDA)</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201828543.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201838735.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201853861.png" alt=""></p>
<h3 id="脉动阵列除法-加法单元"><a href="#脉动阵列除法-加法单元" class="headerlink" title="脉动阵列除法-加法单元"></a>脉动阵列除法-加法单元</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201918048.png" alt=""></p>
<img src="/images/loading.gif" data-original="../images/basic/image-20211018201927732.png" style="zoom:50%;">

<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018201946003.png" alt=""></p>
<h3 id="并行除法器"><a href="#并行除法器" class="headerlink" title="并行除法器"></a><strong>并行除法器</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202006021.png" alt=""></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202014839.png" alt=""></p>
<h2 id="算术运算的性能"><a href="#算术运算的性能" class="headerlink" title="算术运算的性能"></a><strong>算术运算的性能</strong></h2><ul>
<li><p>SMIC 130nm CMOS工艺32位加法器</p>
</li>
<li><p>门数是以最小2输入与非门的面积统计的（面积：5.0922）</p>
</li>
</ul>
<table>
<thead>
<tr>
<th></th>
<th><strong>最慢</strong></th>
<th><strong>6ns</strong></th>
<th><strong>3ns</strong></th>
<th><strong>最快</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>面积(um2)</strong></td>
<td>1071</td>
<td>1468</td>
<td>1660</td>
<td><strong>3792</strong></td>
</tr>
<tr>
<td><strong>门数</strong></td>
<td>210</td>
<td>288</td>
<td>326</td>
<td><strong>745</strong></td>
</tr>
<tr>
<td><strong>速度(ns)</strong></td>
<td><strong>13.56</strong></td>
<td><strong>6</strong></td>
<td><strong>3</strong></td>
<td><strong>1.23</strong></td>
</tr>
</tbody></table>
<ul>
<li>SMIC 130nm CMOS工艺32位 乘法器</li>
</ul>
<table>
<thead>
<tr>
<th></th>
<th><strong>最慢</strong></th>
<th><strong>8ns</strong></th>
<th><strong>4ns</strong></th>
<th><strong>最快</strong></th>
</tr>
</thead>
<tbody><tr>
<td><strong>面积(um2)</strong></td>
<td>14003</td>
<td>15140</td>
<td>28215</td>
<td><strong>36268</strong></td>
</tr>
<tr>
<td><strong>门数</strong></td>
<td>2750</td>
<td>2793</td>
<td>5541</td>
<td><strong>7122</strong></td>
</tr>
<tr>
<td><strong>速度(ns)</strong></td>
<td><strong>15</strong></td>
<td><strong>7.75</strong></td>
<td><strong>3.83</strong></td>
<td><strong>3.31</strong></td>
</tr>
</tbody></table>
<h2 id="按位逻辑操作符"><a href="#按位逻辑操作符" class="headerlink" title="按位逻辑操作符"></a>按位逻辑操作符</h2><pre><code>~    not
&amp;    and
|    or
^    xor
~ ^    xnor
^ ~    xnor</code></pre><p>按位操作符对矢量中相对应位运算。</p>
<pre><code>regb = 4'b1 0 1 0
regc = 4'b1 x 1 0
num = regb &amp; regc = 1 0 1 0 ;</code></pre><p> 位值为x时不一定产生x结果。如#50时的or计算。</p>
<p><strong>当两个操作数位数不同时，位数少的操作数零扩展到相同位数。</strong></p>
<pre><code>a = 4'b1011;
b = 8'b01010011;
c = a | b; // a零扩展为 8'b00001011</code></pre><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> bitwise <span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> regc<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">;</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      rega <span class="token operator">=</span> <span class="token number">4'b1001</span><span class="token punctuation">;</span>
      regb <span class="token operator">=</span> <span class="token number">4'b1010</span><span class="token punctuation">;</span>
      regc <span class="token operator">=</span> <span class="token number">4'b11x0</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">&amp;</span> <span class="token number">0</span><span class="token punctuation">;</span>         <span class="token comment" spellcheck="true">// num = 0000</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">&amp;</span> regb<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 1000</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega  <span class="token operator">|</span>  regb<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 1011</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> regb <span class="token operator">&amp;</span> regc<span class="token punctuation">;</span>   <span class="token comment" spellcheck="true">// num = 10x0</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> regb   <span class="token operator">|</span> regc<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// num = 1110</span>
    <span class="token number">#10</span> num <span class="token operator">=</span> rega  <span class="token operator">|</span>  regc<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// num = ?</span>
      <span class="token number">#10</span> <span class="token property">$finish</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> bitwise <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                  regb <span class="token punctuation">,</span> 
                                  regc <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num
      <span class="token punctuation">)</span><span class="token punctuation">;</span>
    <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> regc<span class="token punctuation">)</span> <span class="token keyword">begin</span>
         num <span class="token operator">=</span> <span class="token operator">~</span>rega<span class="token punctuation">;</span> 
         num <span class="token operator">=</span>    rega <span class="token operator">&amp;</span> regb<span class="token punctuation">;</span> 
         num <span class="token operator">=</span>    rega <span class="token operator">^</span> regb<span class="token punctuation">;</span>          num <span class="token operator">=</span>    rega <span class="token operator">|</span>   regb    <span class="token operator">|</span> regc<span class="token punctuation">;</span> 
         num <span class="token operator">=</span>    rega <span class="token operator">|</span>   regb  <span class="token operator">&amp;</span> regc<span class="token punctuation">;</span> 
         num <span class="token operator">=</span> <span class="token punctuation">(</span>  rega <span class="token operator">|</span>  regb<span class="token punctuation">)</span> <span class="token operator">&amp;</span> regc<span class="token punctuation">;</span> 
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="逻辑操作符"><a href="#逻辑操作符" class="headerlink" title="逻辑操作符"></a>逻辑操作符</h2><pre><code>！    not
&amp;&amp;    and
||    or</code></pre><ul>
<li><p>逻辑操作符的结果为一位1，0或x。</p>
</li>
<li><p>逻辑操作符只对逻辑值运算。</p>
</li>
<li><p>如操作数为全0，则其逻辑值为false</p>
</li>
<li><p>如操作数有一位为1，则其逻辑值为true</p>
</li>
<li><p>若操作数只包含0、x、z，则逻辑值为x</p>
</li>
</ul>
<p>逻辑反操作符将操作数的逻辑值取反。例如，若操作数为全0，则其逻辑值为0，逻辑反操作值为1。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202509573.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> logical <span class="token punctuation">(</span>
   <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                 regb <span class="token punctuation">,</span> 
   <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  ans
   <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span> <span class="token keyword">begin</span>
      ans <span class="token operator">=</span> regb <span class="token operator">&amp;&amp;</span> rega<span class="token punctuation">;</span>
      ans <span class="token operator">=</span> regb <span class="token operator">||</span> rega<span class="token punctuation">;</span>
      ans <span class="token operator">=</span> <span class="token operator">!</span> regb
    <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="逻辑反与位反的对比"><a href="#逻辑反与位反的对比" class="headerlink" title="逻辑反与位反的对比"></a>逻辑反与位反的对比</h3><pre><code>！ logical  not    逻辑反
~   bit-wise not      位反</code></pre><p>逻辑反的结果为一位1，0或x。位反的结果与操作数的位数相同</p>
<p>逻辑反操作符将操作数的逻辑值取反。例如，若操作数为全0，则其逻辑值为0，逻辑反操作值为1。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202619849.png" alt=""></p>
<h3 id="一元归约操作符"><a href="#一元归约操作符" class="headerlink" title="一元归约操作符"></a>一元归约操作符</h3><pre><code>&amp;    and
|    or
^    xor
~ ^    xnor
^ ~    xnor</code></pre><ul>
<li><p>归约操作符的操作数只有一个。</p>
</li>
<li><p>对操作数的所有位进行位操作。</p>
</li>
<li><p>结果只有一位，可以是0, 1, X。</p>
</li>
</ul>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">reduction</span><span class="token punctuation">(</span><span class="token punctuation">)</span><span class="token punctuation">;</span>
      <span class="token keyword">reg</span> val<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span> regc<span class="token punctuation">;</span>
      <span class="token keyword">initial</span> <span class="token keyword">begin</span>
            rega <span class="token operator">=</span> <span class="token number">4'b0100</span><span class="token punctuation">;</span>
            regb <span class="token operator">=</span> <span class="token number">4'b1111</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
      <span class="token keyword">initial</span> <span class="token keyword">begin</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">&amp;</span> rega <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 0</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">|</span>  rega <span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">&amp;</span> regb <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">|</span>  regb <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">^</span> rega <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span>  <span class="token operator">^</span> regb <span class="token punctuation">;</span>     <span class="token comment" spellcheck="true">// val = 0</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">~|</span> rega<span class="token punctuation">;</span>      <span class="token comment" spellcheck="true">// (nor) val = 0</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">~&amp;</span> rega<span class="token punctuation">;</span>    <span class="token comment" spellcheck="true">// (nand) val = 1</span>
           <span class="token number">#10</span> val <span class="token operator">=</span> <span class="token operator">^</span>rega <span class="token operator">&amp;&amp;</span> <span class="token operator">&amp;</span>regb<span class="token punctuation">;</span> <span class="token comment" spellcheck="true">// val = 1</span>
                  <span class="token property">$finish</span><span class="token punctuation">;</span>
      <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> <span class="token function">reduction</span><span class="token punctuation">(</span>
    <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                  regb <span class="token punctuation">,</span> 
    <span class="token keyword">output</span>  <span class="token keyword">reg</span>           val
    <span class="token punctuation">)</span><span class="token punctuation">;</span>

    <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span>  <span class="token keyword">begin</span>
           val <span class="token operator">=</span> <span class="token operator">&amp;</span> rega <span class="token punctuation">;</span>
           val <span class="token operator">=</span>  <span class="token operator">|</span>   rega <span class="token punctuation">;</span>
           val <span class="token operator">=</span> <span class="token operator">^</span>   rega <span class="token punctuation">;</span>
           val <span class="token operator">=</span> <span class="token operator">^</span>   rega <span class="token operator">&amp;&amp;</span> <span class="token operator">&amp;</span> regb<span class="token punctuation">;</span>
     <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h2 id="移位操作种类"><a href="#移位操作种类" class="headerlink" title="移位操作种类"></a><strong>移位操作种类</strong></h2><pre><code>&gt;&gt;      逻辑右移
&lt;&lt;      逻辑左移
&gt;&gt;&gt;    算术右移
&lt;&lt;&lt;    算术左移</code></pre><p>第二个操作数（移位位数）是无符号数</p>
<p>若第二个操作数是x或z则结果为x</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202804196.png" alt=""></p>
<p>举例：</p>
<p>​                                 1000_1110</p>
<p>​     算术右移两位： 1110_0011</p>
<p>​     逻辑右移两位： 0010_0011</p>
<p>​     逻辑左移两位： 0011_1000</p>
<p>​     循环右移两位： 1010_0011</p>
<p>若=左右符号位数不一致，则先全部扩展</p>
<p>建议：表达式左右位数一致</p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> shift <span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">9</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> num<span class="token punctuation">,</span> num1<span class="token punctuation">;</span>
      <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">7</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega<span class="token punctuation">,</span> regb<span class="token punctuation">;</span>
   <span class="token keyword">initial</span>      rega <span class="token operator">=</span> <span class="token number">8'b00001100</span><span class="token punctuation">;</span> 
   <span class="token keyword">initial</span> <span class="token keyword">begin</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;</span> <span class="token number">5</span> <span class="token punctuation">;</span>            <span class="token comment" spellcheck="true">// num = 01_1000_0000</span>
      <span class="token number">#10</span> regb <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;</span> <span class="token number">5</span> <span class="token punctuation">;</span>            <span class="token comment" spellcheck="true">// regb =      1000_0000</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> rega <span class="token operator">>></span> <span class="token number">3</span><span class="token punctuation">;</span>             <span class="token comment" spellcheck="true">// num = 00_0000_0001</span>
      <span class="token number">#10</span> regb  <span class="token operator">=</span> rega <span class="token operator">>></span> <span class="token number">3</span> <span class="token punctuation">;</span>            <span class="token comment" spellcheck="true">// regb =      0000_0001</span>
      <span class="token number">#10</span> num <span class="token operator">=</span> <span class="token number">10'b11_1111_0000</span><span class="token punctuation">;</span>
      <span class="token number">#10</span> rega <span class="token operator">=</span> num <span class="token operator">&lt;&lt;</span> <span class="token number">2</span><span class="token punctuation">;</span>             <span class="token comment" spellcheck="true">//rega =       1100_0000</span>
      <span class="token number">#10</span>  num1 <span class="token operator">=</span> num <span class="token operator">&lt;&lt;</span> <span class="token number">2</span><span class="token punctuation">;</span>          <span class="token comment" spellcheck="true">//num1=11_1100_0000</span>
      <span class="token number">#10</span> rega <span class="token operator">=</span> num <span class="token operator">>></span> <span class="token number">2</span><span class="token punctuation">;</span>             <span class="token comment" spellcheck="true">//rega =       1111_1100</span>
      <span class="token number">#10</span>  num1 <span class="token operator">=</span> num <span class="token operator">>></span> <span class="token number">2</span><span class="token punctuation">;</span><span class="token comment" spellcheck="true">//num1= ?</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202925689.png" alt=""></p>
<ul>
<li>算术右移必须等式左右两边的变量都是有符号数，如果都是无符号数相当于逻辑右移，尽量不要在无符号数使用算术右移</li>
<li>移位的电路实现</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018202940459.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> shift <span class="token punctuation">(</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>   <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega    <span class="token punctuation">,</span> 
      <span class="token keyword">output</span>  <span class="token keyword">reg</span>   <span class="token punctuation">[</span><span class="token number">7</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  num1 <span class="token punctuation">,</span>
      <span class="token keyword">input</span>  <span class="token keyword">wire</span>   <span class="token punctuation">[</span> <span class="token number">2</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span>  index
       <span class="token punctuation">)</span><span class="token punctuation">;</span>         
    <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">,</span>  index<span class="token punctuation">)</span>  <span class="token keyword">begin</span>
         num1 <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;</span>    <span class="token number">2</span><span class="token punctuation">;</span>  
         num1 <span class="token operator">=</span> rega <span class="token operator">>></span>    <span class="token number">2</span> <span class="token punctuation">;</span>  
         num1 <span class="token operator">=</span> rega <span class="token operator">>>></span>  <span class="token number">2</span> <span class="token punctuation">;</span>  
         num1 <span class="token operator">=</span> rega <span class="token operator">&lt;&lt;&lt;</span>  <span class="token number">2</span> <span class="token punctuation">;</span>  
         num2 <span class="token operator">=</span> rega <span class="token operator">>></span>  index <span class="token punctuation">;</span>  
     <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<h3 id="循环右移"><a href="#循环右移" class="headerlink" title="循环右移"></a><strong>循环右移</strong></h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203016115.png" alt=""></p>
<h3 id="BS的实现（全译码）"><a href="#BS的实现（全译码）" class="headerlink" title="BS的实现（全译码）"></a>BS的实现（全译码）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203138183.png" alt=""></p>
<ul>
<li><p>1位：8选1</p>
</li>
<li><p>8位：8个8选1</p>
</li>
<li><p>用管逻辑电路实现</p>
</li>
</ul>
<p><strong>循环右移</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203157330.png" alt=""></p>
<ul>
<li>CMOS电路本质是对电容充放电的过程</li>
</ul>
<p><strong>逻辑右移</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203222931.png" alt=""></p>
<p><strong>算术右移</strong> </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203235007.png" alt=""></p>
<p><strong>右移控制</strong></p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203251031.png" alt=""></p>
<p><strong>逻辑左移</strong> </p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203319377.png" alt=""></p>
<h3 id="全译码方式"><a href="#全译码方式" class="headerlink" title="全译码方式"></a><strong>全译码方式</strong></h3><ul>
<li><p>对表示移位次数的二进制位进行完全译码，分别给出各种移位的单独控制线。</p>
</li>
<li><p>对于32位字长来说，移位部分有32根控制线SC31~ SC0分别控制移31~0位时的操作</p>
</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203355014.png" alt=""></p>
<ul>
<li>桶形移位寄存器，开关阵列规则，电路最规则，最慢</li>
</ul>
<h3 id="BS的实现（全编码）"><a href="#BS的实现（全编码）" class="headerlink" title="BS的实现（全编码）"></a>BS的实现（全编码）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203428382.png" alt=""></p>
<ul>
<li>5个叠加就是要移位位数，电路最不规则，最快</li>
</ul>
<h3 id="BS的实现（部分译码）"><a href="#BS的实现（部分译码）" class="headerlink" title="BS的实现（部分译码）"></a>BS的实现（部分译码）</h3><p><img src="/images/loading.gif" data-original="../images/basic/image-20211018203455409.png" alt=""></p>
<ul>
<li>折衷：4×32和8×32的开关阵列组成，快位移每次固定移动四位</li>
</ul>
<h3 id="数据通路"><a href="#数据通路" class="headerlink" title="数据通路"></a><strong>数据通路</strong></h3><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104423535.png" alt=""></p>
<h3 id="桶式移位器BS-Barrel-Shifter"><a href="#桶式移位器BS-Barrel-Shifter" class="headerlink" title="桶式移位器BS(Barrel Shifter)"></a>桶式移位器BS(Barrel Shifter)</h3><ul>
<li><p>是高速微处理器中的常用部件</p>
</li>
<li><p>能在单周期内完成多种方式、各种位数的移位操作。</p>
</li>
<li><p>用于实现移位指令、浮点计算中的小数点对齐等。</p>
</li>
</ul>
<h2 id="关系操作符"><a href="#关系操作符" class="headerlink" title="关系操作符"></a>关系操作符</h2><pre><code>&gt;    大于
&lt;    小于
&gt;=    大于等于
&lt;=    小于等于</code></pre><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104641922.png" alt=""></p>
<pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> relationals <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">3</span><span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span> 
                                   regb <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">reg</span>           val
      <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        val <span class="token operator">=</span> rega <span class="token operator">></span>    regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位0，且不是全零</span>
        val <span class="token operator">=</span> rega <span class="token operator">&lt;</span>    regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位1</span>
        val <span class="token operator">=</span> rega <span class="token operator">=</span> <span class="token operator">=</span> regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//全0</span>
        val <span class="token operator">=</span> rega <span class="token operator">></span> <span class="token operator">=</span> regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位0</span>
        val <span class="token operator">=</span> rega <span class="token operator">&lt;=</span> regb <span class="token punctuation">;</span> <span class="token comment" spellcheck="true">//符号位1，或全零</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<ul>
<li><p>判断大小的电路是减法器来实现</p>
</li>
<li><p>上述代码的实现电路需要5位来实现，增加一位符号位</p>
</li>
</ul>
<h2 id="相等操作符"><a href="#相等操作符" class="headerlink" title="相等操作符"></a>相等操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104800590.png" alt=""></p>
<ul>
<li>== 的电路规模小</li>
</ul>
<h2 id="相同操作符"><a href="#相同操作符" class="headerlink" title="相同操作符"></a>相同操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104832479.png" alt=""></p>
<ul>
<li>=== 字母比较</li>
<li>=== 唯一一个不能综合的操作符</li>
</ul>
<p><img src="/images/loading.gif" data-original="../images/ML/image-20211022104855978.png" alt=""></p>
<h2 id="条件操作符"><a href="#条件操作符" class="headerlink" title="条件操作符"></a>条件操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022105028002.png" alt=""></p>
<ul>
<li><p>三态门实现</p>
</li>
<li><p>数据总线上后来用二选一电路替代三态门</p>
</li>
<li><p>三态门给双向数据端口建模</p>
</li>
</ul>
<p><strong>条件操作符的语法为：</strong></p>
<pre><code>   &lt;LHS&gt; = &lt;condition&gt; ? &lt;true_expression&gt; : &lt;false_expression&gt;</code></pre><p>其意思是：if condition为真, 则 LHS=true_expression, 否则 LHS = false_expression</p>
<p><strong>每个条件操作符必须有三个参数，缺少任何一个都会产生错误。</strong></p>
<pre><code>registger = condition ? true_value : false_value；</code></pre><p>上式中，若condition为真则register等于true_value；若condition为假则register等于false_value。一个很有意思的地方是，如果条件值不确定，且true_value和false_value不相等，则</p>
<pre><code>例如：assign out = (sel == 0) ? a : b;</code></pre><p>若sel为0则out =a；若sel为1则out = b。如果sel为x或z，若a = b =0，则out = 0；若a≠b，则out值不确定。</p>
<h2 id="级联操作符"><a href="#级联操作符" class="headerlink" title="级联操作符"></a>级联操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022105409462.png" alt=""></p>
<ul>
<li>必须指定位数，不能缺省！如‘b0</li>
</ul>
<h2 id="复制操作符"><a href="#复制操作符" class="headerlink" title="复制操作符"></a>复制操作符</h2><p><img src="/images/loading.gif" data-original="../images/ML/image-20211022105517516.png" alt=""></p>
<h3 id="拼接与复制"><a href="#拼接与复制" class="headerlink" title="拼接与复制"></a>拼接与复制</h3><pre class="line-numbers language-verilog"><code class="language-verilog"><span class="token keyword">module</span> replicate <span class="token punctuation">(</span>
      <span class="token keyword">input</span> <span class="token keyword">wire</span> <span class="token punctuation">[</span><span class="token number">1</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> rega <span class="token punctuation">,</span>
                                   regb <span class="token punctuation">,</span>
      <span class="token keyword">output</span> <span class="token keyword">reg</span> <span class="token punctuation">[</span><span class="token number">3</span> <span class="token punctuation">:</span> <span class="token number">0</span><span class="token punctuation">]</span> out   <span class="token punctuation">,</span> 
                                    bus
      <span class="token punctuation">)</span><span class="token punctuation">;</span>

   <span class="token important">always @</span><span class="token punctuation">(</span>rega<span class="token punctuation">,</span> regb<span class="token punctuation">)</span> <span class="token keyword">begin</span>
        bus <span class="token operator">=</span> <span class="token operator">{</span><span class="token number">2</span><span class="token operator">{</span> regb<span class="token operator">}}</span><span class="token punctuation">;</span> 

        out <span class="token operator">=</span>  <span class="token operator">{</span>rega<span class="token punctuation">,</span>  regb<span class="token operator">}</span><span class="token punctuation">;</span>
   <span class="token keyword">end</span>
<span class="token keyword">endmodule</span><span aria-hidden="true" class="line-numbers-rows"><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span><span></span></span></code></pre>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211022105618380.png" alt=""></p>
<h2 id="作业1"><a href="#作业1" class="headerlink" title="作业1"></a>作业1</h2><p>请使用verilog描述一个16位CSA加法器adder_16，如下图所示。其中：</p>
<p>a_in和b_in是输入数据，sum_o是和输出信号，</p>
<p>c_in是进位输入，c_o是进位输出信号。</p>
<p>要求：4位一组，组内使用CLA进位链。</p>
<p><img src="/images/loading.gif" data-original="../images/basic/image-20211022105657124.png" alt=""></p>
<p>仿真工具：</p>
<ul>
<li>Modesim</li>
<li>ActiveHDL</li>
<li>iverilog</li>
</ul>
<script>
        document.querySelectorAll('.github-emoji')
          .forEach(el => {
            if (!el.dataset.src) { return; }
            const img = document.createElement('img');
            img.style = 'display:none !important;';
            img.src = el.dataset.src;
            img.addEventListener('error', () => {
              img.remove();
              el.style.color = 'inherit';
              el.style.backgroundImage = 'none';
              el.style.background = 'none';
            });
            img.addEventListener('load', () => {
              img.remove();
            });
            document.body.appendChild(img);
          });
      </script>
            </div>
            <hr/>

            

    <div class="reprint" id="reprint-statement">
        
            <div class="reprint__author">
                <span class="reprint-meta" style="font-weight: bold;">
                    <i class="fas fa-user">
                        文章作者:
                    </i>
                </span>
                <span class="reprint-info">
                    <a href="https://jackhcc.github.io" rel="external nofollow noreferrer">杰克成</a>
                </span>
            </div>
            <div class="reprint__type">
                <span class="reprint-meta" style="font-weight: bold;">
                    <i class="fas fa-link">
                        文章链接:
                    </i>
                </span>
                <span class="reprint-info">
                    <a href="https://jackhcc.github.io/posts/embedded-ic-design.html">https://jackhcc.github.io/posts/embedded-ic-design.html</a>
                </span>
            </div>
            <div class="reprint__notice">
                <span class="reprint-meta" style="font-weight: bold;">
                    <i class="fas fa-copyright">
                        版权声明:
                    </i>
                </span>
                <span class="reprint-info">
                    本博客所有文章除特別声明外，均采用
                    <a href="https://creativecommons.org/licenses/by/4.0/deed.zh" rel="external nofollow noreferrer" target="_blank">CC BY 4.0</a>
                    许可协议。转载请注明来源
                    <a href="https://jackhcc.github.io" target="_blank">杰克成</a>
                    !
                </span>
            </div>
        
    </div>

    <script async defer>
      document.addEventListener("copy", function (e) {
        let toastHTML = '<span>复制成功，请遵循本文的转载规则</span><button class="btn-flat toast-action" onclick="navToReprintStatement()" style="font-size: smaller">查看</a>';
        M.toast({html: toastHTML})
      });

      function navToReprintStatement() {
        $("html, body").animate({scrollTop: $("#reprint-statement").offset().top - 80}, 800);
      }
    </script>



            <div class="tag_share" style="display: block;">
                <div class="post-meta__tag-list" style="display: inline-block;">
                    
                        <div class="article-tag">
                            
                                <a href="/tags/FPGA/">
                                    <span class="chip bg-color">FPGA</span>
                                </a>
                            
                        </div>
                    
                </div>
                <div class="post_share" style="zoom: 80%; width: fit-content; display: inline-block; float: right; margin: -0.15rem 0;">
                    <link rel="stylesheet" type="text/css" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/share/css/share.min.css">

<div id="article-share">
    
    
    <div class="social-share" data-sites="twitter,facebook,google,qq,qzone,wechat,weibo,douban,linkedin" data-wechat-qrcode-helper="<p>微信扫一扫即可分享！</p>"></div>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/share/js/social-share.min.js"></script>
    

    

</div>

                </div>
            </div>
            
                <style>
    #reward {
        margin: 40px 0;
        text-align: center;
    }

    #reward .reward-link {
        font-size: 1.4rem;
        line-height: 38px;
    }

    #reward .btn-floating:hover {
        box-shadow: 0 6px 12px rgba(0, 0, 0, 0.2), 0 5px 15px rgba(0, 0, 0, 0.2);
    }

    #rewardModal {
        width: 320px;
        height: 350px;
    }

    #rewardModal .reward-title {
        margin: 15px auto;
        padding-bottom: 5px;
    }

    #rewardModal .modal-content {
        padding: 10px;
    }

    #rewardModal .close {
        position: absolute;
        right: 15px;
        top: 15px;
        color: rgba(0, 0, 0, 0.5);
        font-size: 1.3rem;
        line-height: 20px;
        cursor: pointer;
    }

    #rewardModal .close:hover {
        color: #ef5350;
        transform: scale(1.3);
        -moz-transform:scale(1.3);
        -webkit-transform:scale(1.3);
        -o-transform:scale(1.3);
    }

    #rewardModal .reward-tabs {
        margin: 0 auto;
        width: 210px;
    }

    .reward-tabs .tabs {
        height: 38px;
        margin: 10px auto;
        padding-left: 0;
    }

    .reward-content ul {
        padding-left: 0 !important;
    }

    .reward-tabs .tabs .tab {
        height: 38px;
        line-height: 38px;
    }

    .reward-tabs .tab a {
        color: #fff;
        background-color: #ccc;
    }

    .reward-tabs .tab a:hover {
        background-color: #ccc;
        color: #fff;
    }

    .reward-tabs .wechat-tab .active {
        color: #fff !important;
        background-color: #22AB38 !important;
    }

    .reward-tabs .alipay-tab .active {
        color: #fff !important;
        background-color: #019FE8 !important;
    }

    .reward-tabs .reward-img {
        width: 210px;
        height: 210px;
    }
</style>

<div id="reward">
    <a href="#rewardModal" class="reward-link modal-trigger btn-floating btn-medium waves-effect waves-light red">赏</a>

    <!-- Modal Structure -->
    <div id="rewardModal" class="modal">
        <div class="modal-content">
            <a class="close modal-close"><i class="fas fa-times"></i></a>
            <h4 class="reward-title">你的赏识是我前进的动力</h4>
            <div class="reward-content">
                <div class="reward-tabs">
                    <ul class="tabs row">
                        <li class="tab col s6 alipay-tab waves-effect waves-light"><a href="#alipay">支付宝</a></li>
                        <li class="tab col s6 wechat-tab waves-effect waves-light"><a href="#wechat">微 信</a></li>
                    </ul>
                    <div id="alipay">
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/reward/aliqr.png" class="reward-img" alt="支付宝打赏二维码">
                    </div>
                    <div id="wechat">
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/reward/wxqr.png" class="reward-img" alt="微信打赏二维码">
                    </div>
                </div>
            </div>
        </div>
    </div>
</div>

<script>
    $(function () {
        $('.tabs').tabs();
    });
</script>
            
        </div>
    </div>

    
        <link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/gitalk/gitalk.css">
<link rel="stylesheet" href="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/css/my-gitalk.css">

<div class="card gitalk-card" data-aos="fade-up">
    <div class="comment_headling" style="font-size: 20px; font-weight: 700; position: relative; left: 20px; top: 15px; padding-bottom: 5px;">
        <i class="fas fa-comments fa-fw" aria-hidden="true"></i>
        <span>评论</span>
    </div>
    <div id="gitalk-container" class="card-content"></div>
</div>

<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/gitalk/gitalk.min.js"></script>
<script>
    let gitalk = new Gitalk({
        clientID: '3821a0bbb773038a51fc',
        clientSecret: '4b30b507d67ec5497ec0e77f43f80cb3e0d7dd3a',
        repo: 'JackHCC.github.io',
        owner: 'JackHCC',
        admin: "JackHCC",
        id: '2021-10-19T16-00-03',
        distractionFreeMode: false  // Facebook-like distraction free mode
    });

    gitalk.render('gitalk-container');
</script>
    

    

    

    

    

    

<article id="prenext-posts" class="prev-next articles">
    <div class="row article-row">
        
        <div class="article col s12 m6" data-aos="fade-up">
            <div class="article-badge left-badge text-color">
                <i class="fas fa-chevron-left"></i>&nbsp;上一篇</div>
            <div class="card">
                <a href="/posts/dl-series13.html">
                    <div class="card-image">
                        
                        
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/featureimages/2.jpg" class="responsive-img" alt="DL专栏13>Attention机制总结">
                        
                        <span class="card-title">DL专栏13>Attention机制总结</span>
                    </div>
                </a>
                <div class="card-content article-content">
                    <div class="summary block-with-text">
                        
                            各类Attention原理与实现
                        
                    </div>
                    <div class="publish-info">
                        <span class="publish-date">
                            <i class="far fa-clock fa-fw icon-date"></i>2021-10-20
                        </span>
                        <span class="publish-author">
                            
                            <i class="fas fa-bookmark fa-fw icon-category"></i>
                            
                            <a href="/categories/Deep-Learning/" class="post-category">
                                    Deep Learning
                                </a>
                            
                            
                        </span>
                    </div>
                </div>
                
                <div class="card-action article-tags">
                    
                    <a href="/tags/Attention/">
                        <span class="chip bg-color">Attention</span>
                    </a>
                    
                </div>
                
            </div>
        </div>
        
        
        <div class="article col s12 m6" data-aos="fade-up">
            <div class="article-badge right-badge text-color">
                下一篇&nbsp;<i class="fas fa-chevron-right"></i>
            </div>
            <div class="card">
                <a href="/posts/dl-series12.html">
                    <div class="card-image">
                        
                        
                        <img src="/images/loading.gif" data-original="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/medias/featureimages/10.jpg" class="responsive-img" alt="DL专栏12>Computer Vision Tasks">
                        
                        <span class="card-title">DL专栏12>Computer Vision Tasks</span>
                    </div>
                </a>
                <div class="card-content article-content">
                    <div class="summary block-with-text">
                        
                            计算机视觉领域任务汇总
                        
                    </div>
                    <div class="publish-info">
                            <span class="publish-date">
                                <i class="far fa-clock fa-fw icon-date"></i>2021-10-18
                            </span>
                        <span class="publish-author">
                            
                            <i class="fas fa-bookmark fa-fw icon-category"></i>
                            
                            <a href="/categories/Deep-Learning/" class="post-category">
                                    Deep Learning
                                </a>
                            
                            
                        </span>
                    </div>
                </div>
                
                <div class="card-action article-tags">
                    
                    <a href="/tags/Computer-Vision/">
                        <span class="chip bg-color">Computer Vision</span>
                    </a>
                    
                </div>
                
            </div>
        </div>
        
    </div>
</article>

</div>



<!-- 代码块功能依赖 -->
<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeBlockFuction.js"></script>

<!-- 代码语言 -->

<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeLang.js"></script>


<!-- 代码块复制 -->

<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeCopy.js"></script>


<!-- 代码块收缩 -->

<script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/codeBlock/codeShrink.js"></script>


<!-- 代码块折行 -->

<style type="text/css">
code[class*="language-"], pre[class*="language-"] { white-space: pre !important; }
</style>


    </div>
    <div id="toc-aside" class="expanded col l3 hide-on-med-and-down">
        <div class="toc-widget">
            <div class="toc-title"><i class="far fa-list-alt"></i>&nbsp;&nbsp;目录</div>
            <div id="toc-content"></div>
        </div>
    </div>
</div>

<!-- TOC 悬浮按钮. -->

<div id="floating-toc-btn" class="hide-on-med-and-down">
    <a class="btn-floating btn-large bg-color">
        <i class="fas fa-list-ul"></i>
    </a>
</div>


<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/tocbot/tocbot.min.js"></script>
<script>
    $(function () {
        tocbot.init({
            tocSelector: '#toc-content',
            contentSelector: '#articleContent',
            headingsOffset: -($(window).height() * 0.4 - 45),
            collapseDepth: Number('4'),
            headingSelector: 'h1, h2, h3, h4'
        });

        // modify the toc link href to support Chinese.
        let i = 0;
        let tocHeading = 'toc-heading-';
        $('#toc-content a').each(function () {
            $(this).attr('href', '#' + tocHeading + (++i));
        });

        // modify the heading title id to support Chinese.
        i = 0;
        $('#articleContent').children('h1, h2, h3, h4').each(function () {
            $(this).attr('id', tocHeading + (++i));
        });

        // Set scroll toc fixed.
        let tocHeight = parseInt($(window).height() * 0.4 - 64);
        let $tocWidget = $('.toc-widget');
        $(window).scroll(function () {
            let scroll = $(window).scrollTop();
            /* add post toc fixed. */
            if (scroll > tocHeight) {
                $tocWidget.addClass('toc-fixed');
            } else {
                $tocWidget.removeClass('toc-fixed');
            }
        });

        
        /* 修复文章卡片 div 的宽度. */
        let fixPostCardWidth = function (srcId, targetId) {
            let srcDiv = $('#' + srcId);
            if (srcDiv.length === 0) {
                return;
            }

            let w = srcDiv.width();
            if (w >= 450) {
                w = w + 21;
            } else if (w >= 350 && w < 450) {
                w = w + 18;
            } else if (w >= 300 && w < 350) {
                w = w + 16;
            } else {
                w = w + 14;
            }
            $('#' + targetId).width(w);
        };

        // 切换TOC目录展开收缩的相关操作.
        const expandedClass = 'expanded';
        let $tocAside = $('#toc-aside');
        let $mainContent = $('#main-content');
        $('#floating-toc-btn .btn-floating').click(function () {
            if ($tocAside.hasClass(expandedClass)) {
                $tocAside.removeClass(expandedClass).hide();
                $mainContent.removeClass('l9');
            } else {
                $tocAside.addClass(expandedClass).show();
                $mainContent.addClass('l9');
            }
            fixPostCardWidth('artDetail', 'prenext-posts');
        });
        
    });
</script>

    

</main>



    <footer class="page-footer bg-color">
    <div class="container row center-align" style="margin-bottom: 15px !important;">
        <div class="col s12 m8 l8 copy-right">
            Copyright&nbsp;&copy;
            <span id="year">2020</span>
            <a href="https://jackhcc.github.io" target="_blank">杰克成</a>
            |&nbsp;Powered by&nbsp;<a href="https://hexo.io/" target="_blank">Hexo</a>
            |&nbsp;Theme&nbsp;<a href="https://github.com/blinkfox/hexo-theme-matery" target="_blank">Matery</a>
            <br>
            
            &nbsp;<i class="fas fa-chart-area"></i>&nbsp;站点总字数:&nbsp;<span
                class="white-color">1938.2k</span>&nbsp;字
            
            
            
            
            
            
            <span id="busuanzi_container_site_pv">
                |&nbsp;<i class="far fa-eye"></i>&nbsp;总访问量:&nbsp;<span id="busuanzi_value_site_pv"
                    class="white-color"></span>&nbsp;次
            </span>
            
            
            <span id="busuanzi_container_site_uv">
                |&nbsp;<i class="fas fa-users"></i>&nbsp;总访问人数:&nbsp;<span id="busuanzi_value_site_uv"
                    class="white-color"></span>&nbsp;人
            </span>
            
            <br>
            
            <span id="sitetime">载入运行时间...</span>
            <script>
                function siteTime() {
                    var seconds = 1000;
                    var minutes = seconds * 60;
                    var hours = minutes * 60;
                    var days = hours * 24;
                    var years = days * 365;
                    var today = new Date();
                    var startYear = "2020";
                    var startMonth = "2";
                    var startDate = "27";
                    var startHour = "6";
                    var startMinute = "30";
                    var startSecond = "0";
                    var todayYear = today.getFullYear();
                    var todayMonth = today.getMonth() + 1;
                    var todayDate = today.getDate();
                    var todayHour = today.getHours();
                    var todayMinute = today.getMinutes();
                    var todaySecond = today.getSeconds();
                    var t1 = Date.UTC(startYear, startMonth, startDate, startHour, startMinute, startSecond);
                    var t2 = Date.UTC(todayYear, todayMonth, todayDate, todayHour, todayMinute, todaySecond);
                    var diff = t2 - t1;
                    var diffYears = Math.floor(diff / years);
                    var diffDays = Math.floor((diff / days) - diffYears * 365);
                    var diffHours = Math.floor((diff - (diffYears * 365 + diffDays) * days) / hours);
                    var diffMinutes = Math.floor((diff - (diffYears * 365 + diffDays) * days - diffHours * hours) /
                        minutes);
                    var diffSeconds = Math.floor((diff - (diffYears * 365 + diffDays) * days - diffHours * hours -
                        diffMinutes * minutes) / seconds);
                    if (startYear == todayYear) {
                        document.getElementById("year").innerHTML = todayYear;
                        document.getElementById("sitetime").innerHTML = "本站已安全运行 " + diffDays + " 天 " + diffHours +
                            " 小时 " + diffMinutes + " 分钟 " + diffSeconds + " 秒";
                    } else {
                        document.getElementById("year").innerHTML = startYear + " - " + todayYear;
                        document.getElementById("sitetime").innerHTML = "本站已安全运行 " + diffYears + " 年 " + diffDays +
                            " 天 " + diffHours + " 小时 " + diffMinutes + " 分钟 " + diffSeconds + " 秒";
                    }
                }
                setInterval(siteTime, 1000);
            </script>
            
            <br>
            
        </div>
        <div class="col s12 m4 l4 social-link social-statis">
    <a href="https://github.com/JackHCC" class="tooltipped" target="_blank" data-tooltip="访问我的GitHub" data-position="top" data-delay="50">
        <i class="fab fa-github"></i>
    </a>



    <a href="mailto:jackcc0701@163.com" class="tooltipped" target="_blank" data-tooltip="邮件联系我" data-position="top" data-delay="50">
        <i class="fas fa-envelope-open"></i>
    </a>



    <a href="https://www.facebook.com/profile.php?id=100046343443643" class="tooltipped" target="_blank" data-tooltip="关注我的Facebook: https://www.facebook.com/profile.php?id=100046343443643" data-position="top" data-delay="50">
        <i class="fab fa-facebook-f"></i>
    </a>



    <a href="https://twitter.com/JackChe66021834" class="tooltipped" target="_blank" data-tooltip="关注我的Twitter: https://twitter.com/JackChe66021834" data-position="top" data-delay="50">
        <i class="fab fa-twitter"></i>
    </a>



    <a href="tencent://AddContact/?fromId=50&fromSubId=1&subcmd=all&uin=2508074836" class="tooltipped" target="_blank" data-tooltip="QQ联系我: 2508074836" data-position="top" data-delay="50">
        <i class="fab fa-qq"></i>
    </a>



    <a href="https://weibo.com/u/6885584679" class="tooltipped" target="_blank" data-tooltip="关注我的微博: https://weibo.com/u/6885584679" data-position="top" data-delay="50">
        <i class="fab fa-weibo"></i>
    </a>



    <a href="https://www.zhihu.com/people/8f8482f01f0d6a04e844efe32e0f0710" class="tooltipped" target="_blank" data-tooltip="关注我的知乎: https://www.zhihu.com/people/8f8482f01f0d6a04e844efe32e0f0710" data-position="top" data-delay="50">
        <i class="fab fa-zhihu1">知</i>
    </a>



</div>
    </div>
</footer>

<div class="progress-bar"></div>


    <!-- 搜索遮罩框 -->
<div id="searchModal" class="modal">
    <div class="modal-content">
        <div class="search-header">
            <span class="title"><i class="fas fa-search"></i>&nbsp;&nbsp;搜索</span>
            <input type="search" id="searchInput" name="s" placeholder="请输入搜索的关键字"
                   class="search-input">
        </div>
        <div id="searchResult"></div>
    </div>
</div>

<script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/js/search.js"></script>
<script type="text/javascript">
$(function () {
    searchFunc("https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/" + "search.xml", 'searchInput', 'searchResult');
});
</script>
    <!-- 回到顶部按钮 -->
<div id="backTop" class="top-scroll">
    <a class="btn-floating btn-large waves-effect waves-light" href="#!">
        <i class="fas fa-arrow-up"></i>
    </a>
</div>


    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/materialize/materialize.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/masonry/masonry.pkgd.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/aos/aos.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/scrollprogress/scrollProgress.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/lightGallery/js/lightgallery-all.min.js"></script>
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/js/matery.js"></script>

    <canvas class="fireworks" style="position: fixed;left: 0;top: 0;z-index: 1; pointer-events: none;" ></canvas>
    <script type="text/javascript" src="//cdn.bootcss.com/animejs/2.2.0/anime.min.js"></script>
    <script type="text/javascript" src="/js/fireworks.js"></script>

    <script type="text/javascript">
        //只在桌面版网页启用特效
        var windowWidth = $(window).width();
        if (windowWidth > 768) {
            document.write('<script type="text/javascript" src="/js/sakura.js"><\/script>'); }
    </script>

    <!-- weather -->
	<script type="text/javascript">
	WIDGET = {FID: 'TToslpmkVO'}
	</script>
	<script type="text/javascript" src="https://apip.weatherdt.com/float/static/js/r.js?v=1111"></script>


    <!-- Global site tag (gtag.js) - Google Analytics -->


    <!-- Baidu Analytics -->

<script>
    var _hmt = _hmt || [];
    (function () {
        var hm = document.createElement("script");
        hm.src = "https://hm.baidu.com/hm.js?";
        var s = document.getElementsByTagName("script")[0];
        s.parentNode.insertBefore(hm, s);
    })();
</script>

    <!-- Baidu Push -->

    
    
    <script async src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/others/busuanzi.pure.mini.js"></script>
    

    
        <script src="//code.tidio.co/kqhlkxviiccyoa0czpfpu4ijuey9hfre.js"></script>
        <script> 
            $(document).ready(function () {
                setInterval(change_Tidio, 50);  
                function change_Tidio() { 
                    var tidio=$("#tidio-chat iframe");
                    if(tidio.css("display")=="block"&& $(window).width()>977 ){
                        document.getElementById("tidio-chat-iframe").style.bottom= ($("div#backTop.top-scroll").css("display")=="none" &&$(window).width()>977)>0? "-40px" : ($("div.toc-title").length&&$(window).width()>977)>0?"85px":"20px";   
                        document.getElementById("tidio-chat-iframe").style.right="-15px";   
                        document.getElementById("tidio-chat-iframe").style.height=parseInt(tidio.css("height"))>=520?"520px":tidio.css("height");
                        document.getElementById("tidio-chat-iframe").style.zIndex="997";
                    } 
                    else if(tidio.css("display")=="block"&&$(window).width()>601 &&$(window).width()<992 ){
                        document.getElementById("tidio-chat-iframe").style.bottom= ($("div#backTop.top-scroll").css("display")=="none" && 601< $(window).width()<992)>0? "-40px":"20px" ;   
                        document.getElementById("tidio-chat-iframe").style.right="-15px"; 
                        document.getElementById("tidio-chat-iframe").style.zIndex="997";
                    }
                    else if(tidio.css("display")=="block"&&$(window).width()<601 && parseInt(tidio.css("height"))<230){
                        document.getElementById("tidio-chat-iframe").style.bottom= ($("div#backTop.top-scroll").css("display")=="none" && $(window).width()<601)>0? "-10px":"45px" ;   
                        document.getElementById("tidio-chat-iframe").style.zIndex="997";
                    }
                    if( tidio.css("display")=="block"&&$(window).width()<601 && parseInt(tidio.css("height"))>=230){
                        document.getElementById("tidio-chat-iframe").style.zIndex="998";
                    }
                } 
            }); 
        </script>
    

    

    
    <script type="text/javascript" color="0,0,255"
        pointColor="0,0,255" opacity='0.7'
        zIndex="-1" count="99"
        src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/background/canvas-nest.js"></script>
    

    

    
    <script type="text/javascript" src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/background/ribbon-dynamic.js" async="async"></script>
    
    
    
    <script src="https://cdn.jsdelivr.net/gh/JackHCC/JackHCC.github.io/libs/instantpage/instantpage.js" type="module"></script>
    
<script>!function(e){var c=Array.prototype.slice.call(document.querySelectorAll("img[data-original]"));function i(){for(var r=0;r<c.length;r++)t=c[r],0<=(n=t.getBoundingClientRect()).bottom&&0<=n.left&&n.top<=(e.innerHeight||document.documentElement.clientHeight)&&function(){var t,n,e,i,o=c[r];t=o,n=function(){c=c.filter(function(t){return o!==t})},e=new Image,i=t.getAttribute("data-original"),e.onload=function(){t.src=i,n&&n()},e.src=i}();var t,n}i(),e.addEventListener("scroll",function(){var t,n;t=i,n=e,clearTimeout(t.tId),t.tId=setTimeout(function(){t.call(n)},500)})}(this);</script><script>window.addEventListener("load",function(){var t=/\.(gif|jpg|jpeg|tiff|png)$/i,r=/^data:image\/[a-z]+;base64,/;Array.prototype.slice.call(document.querySelectorAll("img[data-original]")).forEach(function(a){var e=a.parentNode;"A"===e.tagName&&(e.href.match(t)||e.href.match(r))&&(e.href=a.dataset.original)})});</script>
        <script src="//cdn.jsdelivr.net/npm/js-base64/base64.min.js"></script>
        <script>
        $('a').each(function() {
          const $this = $(this);
          const href = $this.attr('href');
          if (href && href.match('^((http|https|thunder|qqdl|ed2k|Flashget|qbrowser|ftp|rtsp|mms)://)')) {
            const strs = href.split('/');
            if (strs.length >= 3) {
                const host = strs[2];
                if (host !== 'your_domain' || window.location.host) {
                    $this.attr('href', '/go.html?u='+Base64.encode(href)+'').attr('rel', 'external nofollow noopener noreferrer');
                    if (true) {
                        $this.attr('target', '_blank');
                    }
                }
            }
          }
        });
        </script></body>

</html>

