==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2018.2
Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [HLS 200-10] Setting target device to 'xc7k160tfbg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 2.5ns.
INFO: [HLS 200-10] Analyzing design file 'fdtd-2d.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2508 ; free virtual = 9338
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 372.707 ; gain = 0.105 ; free physical = 2508 ; free virtual = 9338
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 373.090 ; gain = 0.488 ; free physical = 2493 ; free virtual = 9324
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 501.004 ; gain = 128.402 ; free physical = 2485 ; free virtual = 9317
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 501.004 ; gain = 128.402 ; free physical = 2455 ; free virtual = 9289
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 501.004 ; gain = 128.402 ; free physical = 2452 ; free virtual = 9286
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kernel_fdtd_2d' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_fdtd_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 15.32 seconds; current allocated memory: 92.335 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 8 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.26 seconds; current allocated memory: 93.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_fdtd_2d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/tmax' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/nx' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/ny' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/ex' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/ey' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/hz' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kernel_fdtd_2d/p_fict_s' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kernel_fdtd_2d' to 'ap_ctrl_hs'.
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_dadddsub_64ns_64ns_64_14_no_dsp_1' to 'kernel_fdtd_2d_dabkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_dmul_64ns_64ns_64_18_max_dsp_1' to 'kernel_fdtd_2d_dmcud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'kernel_fdtd_2d_mul_mul_10ns_11ns_20_4_1' to 'kernel_fdtd_2d_mudEe' due to the length limit 20
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d/tmax' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d/nx' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kernel_fdtd_2d/ny' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_dabkb': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_dmcud': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'kernel_fdtd_2d_mudEe': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_fdtd_2d'.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 95.986 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 501.004 ; gain = 128.402 ; free physical = 2432 ; free virtual = 9269
INFO: [SYSC 207-301] Generating SystemC RTL for kernel_fdtd_2d.
INFO: [VHDL 208-304] Generating VHDL RTL for kernel_fdtd_2d.
INFO: [VLOG 209-307] Generating Verilog RTL for kernel_fdtd_2d.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-10] Opening and resetting project '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj'.
INFO: [HLS 200-10] Adding design file 'fdtd-2d.cpp' to the project
INFO: [HLS 200-10] Adding design file 'fdtd-2d.h' to the project
INFO: [HLS 200-10] Adding design file 'polybench.h' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/fdtd-2d/fir_prj/my_version'.
INFO: [HLS 200-10] Cleaning up the solution database.
