{"vcs1":{"timestamp_begin":1694384222.996944807, "rt":0.51, "ut":0.21, "st":0.19}}
{"vcselab":{"timestamp_begin":1694384223.620167838, "rt":0.57, "ut":0.42, "st":0.09}}
{"link":{"timestamp_begin":1694384224.283057254, "rt":0.51, "ut":0.23, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1694384222.356479325}
{"VCS_COMP_START_TIME": 1694384222.356479325}
{"VCS_COMP_END_TIME": 1694384224.911148384}
{"VCS_USER_OPTIONS": "-sverilog hw1.sv -debug"}
{"vcs1": {"peak_mem": 336164}}
{"stitch_vcselab": {"peak_mem": 222564}}
