Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Mon Oct  3 18:59:20 2022
| Host         : DESKTOP-BDA8VGJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fpga_top_U_timing_summary_routed.rpt -pb fpga_top_U_timing_summary_routed.pb -rpx fpga_top_U_timing_summary_routed.rpx -warn_on_violation
| Design       : fpga_top_U
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                             Violations  
---------  --------  ------------------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                            3           
TIMING-18  Warning   Missing input or output delay                           5           
TIMING-20  Warning   Non-clocked latch                                       1           
XDCC-1     Warning   Scoped Clock constraint overwritten with the same name  1           
LATCH-1    Advisory  Existing latches in the design                          1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Series_recombination_loop/FFT_RESET_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.739        0.000                      0                16815        0.015        0.000                      0                16815        3.000        0.000                       0                  8227  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk_100M              {0.000 5.000}      10.000          100.000         
  clk_sys_clk_wiz_0   {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100M                                                                                                                                                                3.000        0.000                       0                     1  
  clk_sys_clk_wiz_0         0.739        0.000                      0                15858        0.015        0.000                      0                15858        4.020        0.000                       0                  8223  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_sys_clk_wiz_0  clk_sys_clk_wiz_0        2.478        0.000                      0                  957        0.513        0.000                      0                  957  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_sys_clk_wiz_0                       
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_sys_clk_wiz_0   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100M
  To Clock:  clk_100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[79]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 0.718ns (18.392%)  route 3.186ns (81.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.422     8.003    inputs/count116_out
    SLICE_X3Y75          FDCE                                         r  inputs/Mic_shift_reg_input_reg[79]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.489     8.537    inputs/clk_sys
    SLICE_X3Y75          FDCE                                         r  inputs/Mic_shift_reg_input_reg[79]/C
                         clock pessimism              0.485     9.022    
                         clock uncertainty           -0.074     8.947    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205     8.742    inputs/Mic_shift_reg_input_reg[79]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[80]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 0.718ns (18.392%)  route 3.186ns (81.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.422     8.003    inputs/count116_out
    SLICE_X3Y75          FDCE                                         r  inputs/Mic_shift_reg_input_reg[80]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.489     8.537    inputs/clk_sys
    SLICE_X3Y75          FDCE                                         r  inputs/Mic_shift_reg_input_reg[80]/C
                         clock pessimism              0.485     9.022    
                         clock uncertainty           -0.074     8.947    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205     8.742    inputs/Mic_shift_reg_input_reg[80]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.739ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[81]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.904ns  (logic 0.718ns (18.392%)  route 3.186ns (81.608%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.485ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.422     8.003    inputs/count116_out
    SLICE_X3Y75          FDCE                                         r  inputs/Mic_shift_reg_input_reg[81]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.489     8.537    inputs/clk_sys
    SLICE_X3Y75          FDCE                                         r  inputs/Mic_shift_reg_input_reg[81]/C
                         clock pessimism              0.485     9.022    
                         clock uncertainty           -0.074     8.947    
    SLICE_X3Y75          FDCE (Setup_fdce_C_CE)      -0.205     8.742    inputs/Mic_shift_reg_input_reg[81]
  -------------------------------------------------------------------
                         required time                          8.742    
                         arrival time                          -8.003    
  -------------------------------------------------------------------
                         slack                                  0.739    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1184]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.358     7.940    inputs/count116_out
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1184]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.456     8.505    inputs/clk_sys
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1184]/C
                         clock pessimism              0.492     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.717    inputs/Mic_shift_reg_input_reg[1184]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1185]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.358     7.940    inputs/count116_out
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1185]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.456     8.505    inputs/clk_sys
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1185]/C
                         clock pessimism              0.492     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.717    inputs/Mic_shift_reg_input_reg[1185]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1186]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.358     7.940    inputs/count116_out
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1186]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.456     8.505    inputs/clk_sys
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1186]/C
                         clock pessimism              0.492     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.717    inputs/Mic_shift_reg_input_reg[1186]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.777ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1204]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.840ns  (logic 0.718ns (18.696%)  route 3.122ns (81.304%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.358     7.940    inputs/count116_out
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1204]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.456     8.505    inputs/clk_sys
    SLICE_X53Y1          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1204]/C
                         clock pessimism              0.492     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X53Y1          FDCE (Setup_fdce_C_CE)      -0.205     8.717    inputs/Mic_shift_reg_input_reg[1204]
  -------------------------------------------------------------------
                         required time                          8.717    
                         arrival time                          -7.940    
  -------------------------------------------------------------------
                         slack                                  0.777    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1112]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.898ns  (logic 0.718ns (18.421%)  route 3.180ns (81.579%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.430ns = ( 8.570 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.416     7.997    inputs/count116_out
    SLICE_X62Y7          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1112]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.521     8.570    inputs/clk_sys
    SLICE_X62Y7          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1112]/C
                         clock pessimism              0.492     9.061    
                         clock uncertainty           -0.074     8.987    
    SLICE_X62Y7          FDCE (Setup_fdce_C_CE)      -0.205     8.782    inputs/Mic_shift_reg_input_reg[1112]
  -------------------------------------------------------------------
                         required time                          8.782    
                         arrival time                          -7.997    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1209]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.846ns  (logic 0.718ns (18.670%)  route 3.128ns (81.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.364     7.945    inputs/count116_out
    SLICE_X54Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1209]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.456     8.505    inputs/clk_sys
    SLICE_X54Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1209]/C
                         clock pessimism              0.492     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y0          FDCE (Setup_fdce_C_CE)      -0.169     8.753    inputs/Mic_shift_reg_input_reg[1209]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 inputs/read_en_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1210]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 fall@5.000ns)
  Data Path Delay:        3.846ns  (logic 0.718ns (18.670%)  route 3.128ns (81.330%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.495ns = ( 8.505 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.901ns = ( 4.099 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/read_en_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.422     4.521 r  inputs/read_en_reg/Q
                         net (fo=6, routed)           0.764     5.285    inputs/read_en_reg_n_0
    SLICE_X30Y43         LUT2 (Prop_lut2_I0_O)        0.296     5.581 r  inputs/Mic_shift_reg_input[2047]_i_1/O
                         net (fo=2048, routed)        2.364     7.945    inputs/count116_out
    SLICE_X54Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1210]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.456     8.505    inputs/clk_sys
    SLICE_X54Y0          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1210]/C
                         clock pessimism              0.492     8.996    
                         clock uncertainty           -0.074     8.922    
    SLICE_X54Y0          FDCE (Setup_fdce_C_CE)      -0.169     8.753    inputs/Mic_shift_reg_input_reg[1210]
  -------------------------------------------------------------------
                         required time                          8.753    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                  0.808    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 FFT_RAM1_UART/UART_IN_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FFT_RAM1_UART/UART_TX_1/tx_data_sr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.657%)  route 0.181ns (49.343%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.555    -0.592    FFT_RAM1_UART/clk_sys
    SLICE_X36Y22         FDRE                                         r  FFT_RAM1_UART/UART_IN_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  FFT_RAM1_UART/UART_IN_reg[6]/Q
                         net (fo=1, routed)           0.181    -0.270    FFT_RAM1_UART/UART_TX_1/Q[6]
    SLICE_X35Y22         LUT3 (Prop_lut3_I2_O)        0.045    -0.225 r  FFT_RAM1_UART/UART_TX_1/tx_data_sr[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    FFT_RAM1_UART/UART_TX_1/tx_data_sr[7]_i_1_n_0
    SLICE_X35Y22         FDRE                                         r  FFT_RAM1_UART/UART_TX_1/tx_data_sr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.820    -0.835    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X35Y22         FDRE                                         r  FFT_RAM1_UART/UART_TX_1/tx_data_sr_reg[7]/C
                         clock pessimism              0.503    -0.332    
    SLICE_X35Y22         FDRE (Hold_fdre_C_D)         0.092    -0.240    FFT_RAM1_UART/UART_TX_1/tx_data_sr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.240    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1398]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1397]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.239%)  route 0.218ns (60.761%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X32Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1398]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  inputs/Mic_shift_reg_input_reg[1398]/Q
                         net (fo=1, routed)           0.218    -0.225    inputs/p_1_in[7542]
    SLICE_X36Y38         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1397]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.832    -0.823    inputs/clk_sys
    SLICE_X36Y38         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1397]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X36Y38         FDCE (Hold_fdce_C_D)         0.075    -0.245    inputs/Mic_shift_reg_input_reg[1397]
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1891]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1890]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.128ns (43.484%)  route 0.166ns (56.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X33Y47         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1891]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDCE (Prop_fdce_C_Q)         0.128    -0.453 r  inputs/Mic_shift_reg_input_reg[1891]/Q
                         net (fo=1, routed)           0.166    -0.287    inputs/p_1_in[8035]
    SLICE_X30Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1890]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.828    -0.826    inputs/clk_sys
    SLICE_X30Y50         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1890]/C
                         clock pessimism              0.508    -0.318    
    SLICE_X30Y50         FDCE (Hold_fdce_C_D)         0.011    -0.307    inputs/Mic_shift_reg_input_reg[1890]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1671]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1670]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.542%)  route 0.216ns (60.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X37Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1671]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  inputs/Mic_shift_reg_input_reg[1671]/Q
                         net (fo=1, routed)           0.216    -0.228    inputs/p_1_in[7815]
    SLICE_X35Y41         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1670]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.832    -0.823    inputs/clk_sys
    SLICE_X35Y41         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1670]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X35Y41         FDCE (Hold_fdce_C_D)         0.071    -0.249    inputs/Mic_shift_reg_input_reg[1670]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[2018]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[2017]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.495%)  route 0.225ns (61.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    inputs/clk_sys
    SLICE_X39Y43         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2018]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.441 r  inputs/Mic_shift_reg_input_reg[2018]/Q
                         net (fo=1, routed)           0.225    -0.216    inputs/p_1_in[8162]
    SLICE_X32Y41         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2017]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X32Y41         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2017]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X32Y41         FDCE (Hold_fdce_C_D)         0.078    -0.241    inputs/Mic_shift_reg_input_reg[2017]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1292]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1291]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.234%)  route 0.228ns (61.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.566    -0.581    inputs/clk_sys
    SLICE_X36Y48         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1292]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDCE (Prop_fdce_C_Q)         0.141    -0.440 r  inputs/Mic_shift_reg_input_reg[1292]/Q
                         net (fo=1, routed)           0.228    -0.212    inputs/p_1_in[7436]
    SLICE_X31Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1291]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.835    -0.820    inputs/clk_sys
    SLICE_X31Y49         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1291]/C
                         clock pessimism              0.503    -0.317    
    SLICE_X31Y49         FDCE (Hold_fdce_C_D)         0.076    -0.241    inputs/Mic_shift_reg_input_reg[1291]
  -------------------------------------------------------------------
                         required time                          0.241    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inputs/shift_reg_buffer_reg[2195]_inputs_shift_reg_buffer_reg_c_1/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/shift_reg_buffer_reg[147]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.253ns (63.301%)  route 0.147ns (36.699%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.598    -0.549    inputs/clk_sys
    SLICE_X2Y49          FDRE                                         r  inputs/shift_reg_buffer_reg[2195]_inputs_shift_reg_buffer_reg_c_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.148    -0.401 r  inputs/shift_reg_buffer_reg[2195]_inputs_shift_reg_buffer_reg_c_1/Q
                         net (fo=1, routed)           0.147    -0.255    inputs/shift_reg_buffer_reg[2195]_inputs_shift_reg_buffer_reg_c_1_n_0
    SLICE_X5Y50          LUT2 (Prop_lut2_I0_O)        0.105    -0.150 r  inputs/shift_reg_buffer_reg_gate__875/O
                         net (fo=1, routed)           0.000    -0.150    inputs/shift_reg_buffer_reg_gate__875_n_0
    SLICE_X5Y50          FDCE                                         r  inputs/shift_reg_buffer_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.861    -0.794    inputs/clk_sys
    SLICE_X5Y50          FDCE                                         r  inputs/shift_reg_buffer_reg[147]/C
                         clock pessimism              0.508    -0.286    
    SLICE_X5Y50          FDCE (Hold_fdce_C_D)         0.107    -0.179    inputs/shift_reg_buffer_reg[147]
  -------------------------------------------------------------------
                         required time                          0.179    
                         arrival time                          -0.150    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2i_S_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.202%)  route 0.228ns (61.798%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X32Y7          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2i_S_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2i_S_reg[0]/Q
                         net (fo=1, routed)           0.228    -0.214    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/step2i_S[0]
    SLICE_X37Y9          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.833    -0.822    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X37Y9          FDCE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X37Y9          FDCE (Hold_fdce_C_D)         0.075    -0.244    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/FFT_outI2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.214    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1958]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1957]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.128ns (39.987%)  route 0.192ns (60.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.563    -0.584    inputs/clk_sys
    SLICE_X28Y38         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1958]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDCE (Prop_fdce_C_Q)         0.128    -0.456 r  inputs/Mic_shift_reg_input_reg[1958]/Q
                         net (fo=1, routed)           0.192    -0.264    inputs/p_1_in[8102]
    SLICE_X36Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1957]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.832    -0.823    inputs/clk_sys
    SLICE_X36Y39         FDCE                                         r  inputs/Mic_shift_reg_input_reg[1957]/C
                         clock pessimism              0.503    -0.320    
    SLICE_X36Y39         FDCE (Hold_fdce_C_D)         0.025    -0.295    inputs/Mic_shift_reg_input_reg[1957]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 inputs/Mic_shift_reg_input_reg[1139]/C
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/Mic_shift_reg_input_reg[1138]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_sys_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.433%)  route 0.226ns (61.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564    -0.583    inputs/clk_sys
    SLICE_X41Y7          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1139]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.442 r  inputs/Mic_shift_reg_input_reg[1139]/Q
                         net (fo=1, routed)           0.226    -0.216    inputs/p_1_in[7283]
    SLICE_X35Y6          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.833    -0.822    inputs/clk_sys
    SLICE_X35Y6          FDCE                                         r  inputs/Mic_shift_reg_input_reg[1138]/C
                         clock pessimism              0.503    -0.319    
    SLICE_X35Y6          FDCE (Hold_fdce_C_D)         0.070    -0.249    inputs/Mic_shift_reg_input_reg[1138]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_sys_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y14      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y16      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y15      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y12      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y7       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult1_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y6       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y5       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult3_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.884         10.000      6.116      DSP48_X1Y2       Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult4_S_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y13      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/first/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Min Period        n/a     DSP48E1/CLK         n/a            3.687         10.000      6.313      DSP48_X1Y11      Series_recombination_loop/DFT_TD_DSPs[1].DFT_TD_DSP/firstI/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4096]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y61      inputs/shift_reg_buffer_reg[4097]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X6Y62      inputs/shift_reg_buffer_reg[4098]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4099]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X2Y62      inputs/shift_reg_buffer_reg[4100]_srl2_inputs_shift_reg_buffer_reg_c_0/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   CLOCK/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  CLOCK/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_sys_clk_wiz_0
  To Clock:  clk_sys_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        2.478ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI21_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.276%)  route 6.429ns (91.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253     6.109    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[12]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X49Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI21_reg[12]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI21_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.276%)  route 6.429ns (91.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253     6.109    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[13]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X49Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI21_reg[13]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI21_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.276%)  route 6.429ns (91.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253     6.109    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[14]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X49Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI21_reg[14]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI21_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.009ns  (logic 0.580ns (8.276%)  route 6.429ns (91.724%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253     6.109    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[15]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X49Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI21_reg[15]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.109    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI12_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.580ns (8.289%)  route 6.417ns (91.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242     6.098    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[12]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X48Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI12_reg[12]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI12_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.580ns (8.289%)  route 6.417ns (91.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242     6.098    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[13]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X48Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI12_reg[13]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI12_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.580ns (8.289%)  route 6.417ns (91.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242     6.098    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[14]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X48Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI12_reg[14]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             2.489ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI12_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.997ns  (logic 0.580ns (8.289%)  route 6.417ns (91.711%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 8.503 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242     6.098    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454     8.503    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[15]/C
                         clock pessimism              0.564     9.066    
                         clock uncertainty           -0.074     8.992    
    SLICE_X48Y3          FDCE (Recov_fdce_C_CLR)     -0.405     8.587    DFTBD_RAMs/DFTBDI12_reg[15]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -6.098    
  -------------------------------------------------------------------
                         slack                                  2.489    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI13_reg[0]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 0.580ns (9.752%)  route 5.368ns (90.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         4.193     5.048    DFTBD_RAMs/count20
    SLICE_X8Y3           FDCE                                         f  DFTBD_RAMs/DFTBDI13_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.453     8.502    DFTBD_RAMs/clk_sys
    SLICE_X8Y3           FDCE                                         r  DFTBD_RAMs/DFTBDI13_reg[0]/C
                         clock pessimism              0.492     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X8Y3           FDCE (Recov_fdce_C_CLR)     -0.319     8.600    DFTBD_RAMs/DFTBDI13_reg[0]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  3.552    

Slack (MET) :             3.552ns  (required time - arrival time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DFTBD_RAMs/DFTBDI13_reg[1]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_sys_clk_wiz_0 rise@10.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.948ns  (logic 0.580ns (9.752%)  route 5.368ns (90.248%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.498ns = ( 8.502 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.900ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.567    -0.900    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.444 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           1.175     0.732    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.124     0.856 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         4.193     5.048    DFTBD_RAMs/count20
    SLICE_X8Y3           FDCE                                         f  DFTBD_RAMs/DFTBDI13_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_100M (IN)
                         net (fo=0)                   0.000    10.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.376 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.957    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.048 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.453     8.502    DFTBD_RAMs/clk_sys
    SLICE_X8Y3           FDCE                                         r  DFTBD_RAMs/DFTBDI13_reg[1]/C
                         clock pessimism              0.492     8.993    
                         clock uncertainty           -0.074     8.919    
    SLICE_X8Y3           FDCE (Recov_fdce_C_CLR)     -0.319     8.600    DFTBD_RAMs/DFTBDI13_reg[1]
  -------------------------------------------------------------------
                         required time                          8.600    
                         arrival time                          -5.048    
  -------------------------------------------------------------------
                         slack                                  3.552    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/start_count_reg[0]_P/PRE
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.615ns  (logic 0.190ns (30.918%)  route 0.425ns (69.082%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.235    -0.206    Series_recombination_loop/FFT_RESETs
    SLICE_X31Y45         LUT2 (Prop_lut2_I1_O)        0.049    -0.157 f  Series_recombination_loop/start_count_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.189     0.032    inputs/start_count_reg[0]_P_0
    SLICE_X31Y45         FDPE                                         f  inputs/start_count_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X31Y45         FDPE                                         r  inputs/start_count_reg[0]_P/C
                         clock pessimism              0.503    -0.318    
    SLICE_X31Y45         FDPE (Remov_fdpe_C_PRE)     -0.162    -0.480    inputs/start_count_reg[0]_P
  -------------------------------------------------------------------
                         required time                          0.480    
                         arrival time                           0.032    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/start_count_reg[1]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.267     0.305    inputs/AS[0]
    SLICE_X30Y44         FDCE                                         f  inputs/start_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X30Y44         FDCE                                         r  inputs/start_count_reg[1]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X30Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    inputs/start_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             0.690ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/start_count_reg[2]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.887ns  (logic 0.186ns (20.973%)  route 0.701ns (79.027%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.267     0.305    inputs/AS[0]
    SLICE_X30Y44         FDCE                                         f  inputs/start_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X30Y44         FDCE                                         r  inputs/start_count_reg[2]/C
                         clock pessimism              0.503    -0.318    
    SLICE_X30Y44         FDCE (Remov_fdce_C_CLR)     -0.067    -0.385    inputs/start_count_reg[2]
  -------------------------------------------------------------------
                         required time                          0.385    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.690    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[20]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.663%)  route 1.001ns (84.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.567     0.605    inputs/AS[0]
    SLICE_X13Y40         FDCE                                         f  inputs/count2_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[20]/C
                         clock pessimism              0.503    -0.315    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    inputs/count2_reg[20]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[21]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.663%)  route 1.001ns (84.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.567     0.605    inputs/AS[0]
    SLICE_X13Y40         FDCE                                         f  inputs/count2_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[21]/C
                         clock pessimism              0.503    -0.315    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    inputs/count2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[22]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.663%)  route 1.001ns (84.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.567     0.605    inputs/AS[0]
    SLICE_X13Y40         FDCE                                         f  inputs/count2_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[22]/C
                         clock pessimism              0.503    -0.315    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    inputs/count2_reg[22]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.012ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[23]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.187ns  (logic 0.186ns (15.663%)  route 1.001ns (84.337%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.567     0.605    inputs/AS[0]
    SLICE_X13Y40         FDCE                                         f  inputs/count2_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[23]/C
                         clock pessimism              0.503    -0.315    
    SLICE_X13Y40         FDCE (Remov_fdce_C_CLR)     -0.092    -0.407    inputs/count2_reg[23]
  -------------------------------------------------------------------
                         required time                          0.407    
                         arrival time                           0.605    
  -------------------------------------------------------------------
                         slack                                  1.012    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[16]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.186ns (14.741%)  route 1.076ns (85.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.642     0.680    inputs/AS[0]
    SLICE_X13Y39         FDCE                                         f  inputs/count2_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X13Y39         FDCE                                         r  inputs/count2_reg[16]/C
                         clock pessimism              0.503    -0.316    
    SLICE_X13Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    inputs/count2_reg[16]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[17]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.186ns (14.741%)  route 1.076ns (85.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.642     0.680    inputs/AS[0]
    SLICE_X13Y39         FDCE                                         f  inputs/count2_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X13Y39         FDCE                                         r  inputs/count2_reg[17]/C
                         clock pessimism              0.503    -0.316    
    SLICE_X13Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    inputs/count2_reg[17]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  1.088    

Slack (MET) :             1.088ns  (arrival time - required time)
  Source:                 Series_recombination_loop/FFT_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inputs/count2_reg[18]/CLR
                            (removal check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_sys_clk_wiz_0 rise@0.000ns - clk_sys_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.262ns  (logic 0.186ns (14.741%)  route 1.076ns (85.259%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.565    -0.582    Series_recombination_loop/clk_sys
    SLICE_X39Y44         FDRE                                         r  Series_recombination_loop/FFT_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  Series_recombination_loop/FFT_RESET_reg/Q
                         net (fo=5, routed)           0.434    -0.007    Series_recombination_loop/FFT_RESETs
    SLICE_X36Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.038 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         0.642     0.680    inputs/AS[0]
    SLICE_X13Y39         FDCE                                         f  inputs/count2_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.836    -0.819    inputs/clk_sys
    SLICE_X13Y39         FDCE                                         r  inputs/count2_reg[18]/C
                         clock pessimism              0.503    -0.316    
    SLICE_X13Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.408    inputs/count2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.408    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  1.088    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.624ns  (logic 1.638ns (24.722%)  route 4.986ns (75.278%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         1.676     3.190    inputs/rst_IBUF
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.124     3.314 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)        3.310     6.624    inputs/PPsig22
    SLICE_X31Y44         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            inputs/start_count_reg[0]_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.488ns  (logic 0.326ns (13.103%)  route 2.162ns (86.897%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         0.281     0.281 r  rst_IBUF_inst/O
                         net (fo=226, routed)         0.710     0.991    inputs/rst_IBUF
    SLICE_X52Y63         LUT1 (Prop_lut1_I0_O)        0.045     1.036 f  inputs/ord_diffis[30]_i_3/O
                         net (fo=4340, routed)        1.452     2.488    inputs/PPsig22
    SLICE_X31Y44         LDCE                                         f  inputs/start_count_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_sys_clk_wiz_0
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.728ns  (logic 3.990ns (59.311%)  route 2.738ns (40.689%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     6.489 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     7.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946     0.776 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661     2.437    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     2.533 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.566     4.099    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.459     4.558 r  inputs/mic_clock_reg/Q
                         net (fo=4, routed)           2.738     7.296    MIC_clock_OBUF
    P18                  OBUF (Prop_obuf_I_O)         3.531    10.827 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000    10.827    MIC_clock
    P18                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.538ns  (logic 4.039ns (47.308%)  route 4.499ns (52.692%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.553    -0.914    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X30Y28         FDSE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDSE (Prop_fdse_C_Q)         0.518    -0.396 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=1, routed)           4.499     4.104    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.521     7.625 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     7.625    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sig_chip_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Chip_select
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.412ns  (logic 4.000ns (62.391%)  route 2.411ns (37.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.722    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.224 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.563    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.467 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.563    -0.904    clk_sys
    SLICE_X28Y35         FDRE                                         r  sig_chip_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.456    -0.448 r  sig_chip_select_reg/Q
                         net (fo=2, routed)           2.411     1.964    Chip_select_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.544     5.508 r  Chip_select_OBUF_inst/O
                         net (fo=0)                   0.000     5.508    Chip_select
    R18                                                               r  Chip_select (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sig_chip_select_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Chip_select
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.122ns  (logic 1.386ns (65.336%)  route 0.735ns (34.664%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.561    -0.586    clk_sys
    SLICE_X28Y35         FDRE                                         r  sig_chip_select_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  sig_chip_select_reg/Q
                         net (fo=2, routed)           0.735     0.290    Chip_select_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.245     1.535 r  Chip_select_OBUF_inst/O
                         net (fo=0)                   0.000     1.535    Chip_select
    R18                                                               r  Chip_select (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.956ns  (logic 1.386ns (46.892%)  route 1.570ns (53.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.659 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.173    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.147 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.555    -0.592    FFT_RAM1_UART/UART_TX_1/clk_sys
    SLICE_X30Y28         FDSE                                         r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDSE (Prop_fdse_C_Q)         0.164    -0.428 r  FFT_RAM1_UART/UART_TX_1/tx_r_reg/Q
                         net (fo=1, routed)           1.570     1.142    uart_tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.222     2.364 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     2.364    uart_tx
    D10                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inputs/mic_clock_reg/C
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            MIC_clock
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.378ns (60.643%)  route 0.895ns (39.357%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.257     5.257 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     5.697    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356     3.341 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486     3.827    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     3.853 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.564     4.417    inputs/clk_sys
    SLICE_X29Y40         FDCE                                         r  inputs/mic_clock_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDCE (Prop_fdce_C_Q)         0.146     4.563 r  inputs/mic_clock_reg/Q
                         net (fo=4, routed)           0.895     5.457    MIC_clock_OBUF
    P18                  OBUF (Prop_obuf_I_O)         1.232     6.690 r  MIC_clock_OBUF_inst/O
                         net (fo=0)                   0.000     6.690    MIC_clock
    P18                                                               r  MIC_clock (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.371ns  (logic 0.029ns (2.115%)  route 1.342ns (97.885%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           0.813     4.158    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CLOCK/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.508    CLOCK/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  CLOCK/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_sys_clk_wiz_0

Max Delay          6569 Endpoints
Min Delay          6569 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI21_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.857ns  (logic 1.638ns (11.022%)  route 13.220ns (88.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253    14.857    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI21_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.857ns  (logic 1.638ns (11.022%)  route 13.220ns (88.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253    14.857    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI21_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.857ns  (logic 1.638ns (11.022%)  route 13.220ns (88.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253    14.857    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI21_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.857ns  (logic 1.638ns (11.022%)  route 13.220ns (88.978%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.253    14.857    DFTBD_RAMs/count20
    SLICE_X49Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI21_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X49Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI21_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI12_reg[12]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.846ns  (logic 1.638ns (11.030%)  route 13.208ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242    14.846    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI12_reg[13]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.846ns  (logic 1.638ns (11.030%)  route 13.208ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242    14.846    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[13]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI12_reg[14]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.846ns  (logic 1.638ns (11.030%)  route 13.208ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242    14.846    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            DFTBD_RAMs/DFTBDI12_reg[15]/CLR
                            (recovery check against rising-edge clock clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.846ns  (logic 1.638ns (11.030%)  route 13.208ns (88.970%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.966     9.480    Series_recombination_loop/rst_IBUF
    SLICE_X36Y40         LUT2 (Prop_lut2_I1_O)        0.124     9.604 f  Series_recombination_loop/DFTBD14[24]_i_2/O
                         net (fo=622, routed)         5.242    14.846    DFTBD_RAMs/count20
    SLICE_X48Y3          FDCE                                         f  DFTBD_RAMs/DFTBDI12_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.454    -1.497    DFTBD_RAMs/clk_sys
    SLICE_X48Y3          FDCE                                         r  DFTBD_RAMs/DFTBDI12_reg[15]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 2.116ns (14.630%)  route 12.345ns (85.370%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.803     9.316    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_IBUF
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.150     9.466 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg_i_1/O
                         net (fo=28, routed)          1.775    11.242    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsig20
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.328    11.570 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_2__0/O
                         net (fo=65, routed)          1.303    12.873    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi0
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.124    12.997 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_1__0/O
                         net (fo=62, routed)          1.464    14.461    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_1__0_n_0
    SLICE_X51Y14         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.450    -1.501    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X51Y14         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.461ns  (logic 2.116ns (14.630%)  route 12.345ns (85.370%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C2                                                0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C2                   IBUF (Prop_ibuf_I_O)         1.514     1.514 r  rst_IBUF_inst/O
                         net (fo=226, routed)         7.803     9.316    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/rst_IBUF
    SLICE_X38Y41         LUT3 (Prop_lut3_I1_O)        0.150     9.466 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/mult2_S_reg_i_1/O
                         net (fo=28, routed)          1.775    11.242    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/PPsig20
    SLICE_X56Y18         LUT6 (Prop_lut6_I5_O)        0.328    11.570 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_2__0/O
                         net (fo=65, routed)          1.303    12.873    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi0
    SLICE_X42Y24         LUT2 (Prop_lut2_I1_O)        0.124    12.997 r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_1__0/O
                         net (fo=62, routed)          1.464    14.461    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/order2I[31]_i_1__0_n_0
    SLICE_X51Y14         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.580    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.624 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -3.043    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -2.952 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        1.450    -1.501    Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/clk_sys
    SLICE_X51Y14         FDRE                                         r  Series_recombination_loop/DFT_TD_DSPs[2].DFT_TD_DSP/orderi_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.270ns (59.198%)  route 0.186ns (40.802%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.186     0.411    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y43         LUT5 (Prop_lut5_I2_O)        0.045     0.456 r  inputs/start_count[0]_C_i_1/O
                         net (fo=1, routed)           0.000     0.456    inputs/start_count[0]_C_i_1_n_0
    SLICE_X30Y43         FDCE                                         r  inputs/start_count_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X30Y43         FDCE                                         r  inputs/start_count_reg[0]_C/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/D
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.622ns  (logic 0.270ns (43.400%)  route 0.352ns (56.600%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.352     0.577    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X31Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.622 r  inputs/start_count[0]_P_i_2/O
                         net (fo=1, routed)           0.000     0.622    inputs/plusOp_0[0]
    SLICE_X31Y45         FDPE                                         r  inputs/start_count_reg[0]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X31Y45         FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.646ns  (logic 0.269ns (41.638%)  route 0.377ns (58.362%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.377     0.602    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.044     0.646 r  inputs/start_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.646    inputs/start_count[2]_i_1_n_0
    SLICE_X30Y44         FDCE                                         r  inputs/start_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X30Y44         FDCE                                         r  inputs/start_count_reg[2]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.270ns (41.728%)  route 0.377ns (58.272%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.377     0.602    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.647 r  inputs/start_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.647    inputs/start_count[1]_i_1_n_0
    SLICE_X30Y44         FDCE                                         r  inputs/start_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X30Y44         FDCE                                         r  inputs/start_count_reg[1]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/start_count_reg[0]_P/CE
                            (rising edge-triggered cell FDPE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.756ns  (logic 0.270ns (35.712%)  route 0.486ns (64.288%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.372     0.597    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.642 r  inputs/start_count[0]_P_i_1/O
                         net (fo=1, routed)           0.114     0.756    inputs/p_2_in
    SLICE_X31Y45         FDPE                                         r  inputs/start_count_reg[0]_P/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.834    -0.821    inputs/clk_sys
    SLICE_X31Y45         FDPE                                         r  inputs/start_count_reg[0]_P/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.274%)  route 0.720ns (72.726%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.372     0.597    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.642 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.348     0.990    inputs/hold[1]_i_1__0_n_0
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[20]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.274%)  route 0.720ns (72.726%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.372     0.597    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.642 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.348     0.990    inputs/hold[1]_i_1__0_n_0
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[21]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.274%)  route 0.720ns (72.726%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.372     0.597    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.642 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.348     0.990    inputs/hold[1]_i_1__0_n_0
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[22]/C

Slack:                    inf
  Source:                 inputs/start_count_reg[0]_LDC/G
                            (positive level-sensitive latch)
  Destination:            inputs/count2_reg[23]/CE
                            (rising edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.990ns  (logic 0.270ns (27.274%)  route 0.720ns (72.726%))
  Logic Levels:           2  (LDCE=1 LUT5=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y44         LDCE                         0.000     0.000 r  inputs/start_count_reg[0]_LDC/G
    SLICE_X31Y44         LDCE (EnToQ_ldce_G_Q)        0.225     0.225 r  inputs/start_count_reg[0]_LDC/Q
                         net (fo=6, routed)           0.372     0.597    inputs/start_count_reg[0]_LDC_n_0
    SLICE_X30Y44         LUT5 (Prop_lut5_I2_O)        0.045     0.642 r  inputs/hold[1]_i_1__0/O
                         net (fo=38, routed)          0.348     0.990    inputs/hold[1]_i_1__0_n_0
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_100M (IN)
                         net (fo=0)                   0.000     0.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.213 r  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.684    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.655 r  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.837    -0.818    inputs/clk_sys
    SLICE_X13Y40         FDCE                                         r  inputs/count2_reg[23]/C

Slack:                    inf
  Source:                 bit_input
                            (input port)
  Destination:            inputs/Mic_shift_reg_input_reg[2048]/D
                            (falling edge-triggered cell FDCE clocked by clk_sys_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.238ns (22.467%)  route 0.823ns (77.533%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.827ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns = ( 4.173 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  bit_input (IN)
                         net (fo=0)                   0.000     0.000    bit_input
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  bit_input_IBUF_inst/O
                         net (fo=1, routed)           0.823     1.061    inputs/bit_input_IBUF
    SLICE_X28Y33         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_sys_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  clk_100M (IN)
                         net (fo=0)                   0.000     5.000    CLOCK/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.445     5.445 f  CLOCK/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.925    CLOCK/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138     2.787 f  CLOCK/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530     3.316    CLOCK/inst/clk_sys_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     3.345 f  CLOCK/inst/clkout1_buf/O
                         net (fo=8221, routed)        0.828     4.173    inputs/clk_sys
    SLICE_X28Y33         FDCE                                         r  inputs/Mic_shift_reg_input_reg[2048]/C  (IS_INVERTED)





