$date
	Wed Sep 12 18:48:14 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! Sum $end
$var wire 1 " Cout $end
$var reg 1 # A $end
$var reg 1 $ B $end
$var reg 1 % Cin $end
$scope module DUT $end
$var wire 1 # A $end
$var wire 1 $ B $end
$var wire 1 % Cin $end
$var wire 1 " Cout $end
$var wire 1 ! Sum $end
$var wire 1 & t1 $end
$var wire 1 ' t2 $end
$var wire 1 ( t3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#5
0"
0&
0!
0'
0(
0%
0$
0#
#10
1!
1%
#15
0%
1$
#20
1"
0!
1&
1%
#25
0"
0&
1!
0%
0$
1#
#30
1"
0!
1'
1%
#35
0'
1(
0%
1$
#40
1!
1&
1'
1%
#45
