

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Sun Jun 16 23:48:08 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  2.447 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
    |        2|     1922|  13.468 ns|  12.943 us|    1|  1921|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 6 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 7 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_28"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video_V_strb_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i4 %s_axis_video_V_keep_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_axis_video_V_data_V, void @empty_11, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i30 %srcYUV, void @empty_29, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 17 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%tmp = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %empty"   --->   Operation 18 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_data_6_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %axi_data_6"   --->   Operation 19 'read' 'axi_data_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2"   --->   Operation 20 'read' 'axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sof_4_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_4"   --->   Operation 21 'read' 'sof_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln825 = store i1 %axi_last_2_read, i1 %axi_last" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 22 'store' 'store_ln825' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln825 = store i30 %axi_data_6_read, i30 %axi_data" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 23 'store' 'store_ln825' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln850 = store i11 0, i11 %j" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 24 'store' 'store_ln850' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%br_ln850 = br void %for.body12" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 25 'br' 'br_ln850' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%eol = phi i1 0, void %newFuncRoot, i1 %axi_last_4, void %if.end"   --->   Operation 26 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sof = phi i1 %sof_4_read, void %newFuncRoot, i1 0, void %if.end"   --->   Operation 27 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%j_3 = load i11 %j" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 28 'load' 'j_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.79ns)   --->   "%icmp_ln850 = icmp_eq  i11 %j_3, i11 %tmp" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 29 'icmp' 'icmp_ln850' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.79ns)   --->   "%j_4 = add i11 %j_3, i11 1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 31 'add' 'j_4' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln850 = br i1 %icmp_ln850, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 32 'br' 'br_ln850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln853 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:853]   --->   Operation 33 'specpipeline' 'specpipeline_ln853' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln850 = specloopname void @_ssdm_op_SpecLoopName, void @empty_32" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 34 'specloopname' 'specloopname_ln850' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.28ns)   --->   "%or_ln854 = or i1 %sof, i1 %eol" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:854]   --->   Operation 35 'or' 'or_ln854' <Predicate = (!icmp_ln850)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln854 = br i1 %or_ln854, void %if.else, void %if.end" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:854]   --->   Operation 36 'br' 'br_ln854' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.07ns)   --->   "%empty_138 = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %s_axis_video_V_data_V, i4 %s_axis_video_V_keep_V, i4 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 37 'read' 'empty_138' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_cast9 = extractvalue i44 %empty_138" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 38 'extractvalue' 'p_cast9' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%axi_last_5 = extractvalue i44 %empty_138" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 39 'extractvalue' 'axi_last_5' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%axi_data_4 = trunc i32 %p_cast9" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861]   --->   Operation 40 'trunc' 'axi_data_4' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln825 = store i1 %axi_last_5, i1 %axi_last" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 41 'store' 'store_ln825' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln825 = store i30 %axi_data_4, i30 %axi_data" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825]   --->   Operation 42 'store' 'store_ln825' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end"   --->   Operation 43 'br' 'br_ln0' <Predicate = (!icmp_ln850 & !or_ln854)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln850 = store i11 %j_4, i11 %j" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 44 'store' 'store_ln850' <Predicate = (!icmp_ln850)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln850 = br void %for.body12" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850]   --->   Operation 45 'br' 'br_ln850' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%axi_data_load = load i30 %axi_data"   --->   Operation 56 'load' 'axi_data_load' <Predicate = (icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 57 'write' 'write_ln0' <Predicate = (icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i30P0A, i30 %axi_data_7_out, i30 %axi_data_load"   --->   Operation 58 'write' 'write_ln0' <Predicate = (icmp_ln850)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 59 'ret' 'ret_ln0' <Predicate = (icmp_ln850)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.44>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%axi_data_7 = load i30 %axi_data" [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878]   --->   Operation 46 'load' 'axi_data_7' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%axi_last_4 = load i1 %axi_last"   --->   Operation 47 'load' 'axi_last_4' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %axi_data_7, i32 20, i32 29" [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:877]   --->   Operation 48 'partselect' 'tmp_s' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i30 %axi_data_7" [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878]   --->   Operation 49 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.40ns)   --->   "%select_ln880 = select i1 %cond_read, i10 %tmp_s, i10 %trunc_ln63" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 50 'select' 'select_ln880' <Predicate = (!icmp_ln850)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i10 @_ssdm_op_PartSelect.i10.i30.i32.i32, i30 %axi_data_7, i32 10, i32 19" [f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878]   --->   Operation 51 'partselect' 'tmp_1' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.40ns)   --->   "%select_ln880_1 = select i1 %cond_read, i10 %trunc_ln63, i10 %tmp_1" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 52 'select' 'select_ln880_1' <Predicate = (!icmp_ln850)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.40ns)   --->   "%select_ln880_2 = select i1 %cond_read, i10 %tmp_1, i10 %tmp_s" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880]   --->   Operation 53 'select' 'select_ln880_2' <Predicate = (!icmp_ln850)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln894_3 = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i10.i10.i10, i10 %select_ln880_2, i10 %select_ln880_1, i10 %select_ln880" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:894]   --->   Operation 54 'bitconcatenate' 'or_ln894_3' <Predicate = (!icmp_ln850)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.04ns)   --->   "%write_ln894 = write void @_ssdm_op_Write.ap_fifo.volatile.i30P0A, i30 %srcYUV, i30 %or_ln894_3" [F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:894]   --->   Operation 55 'write' 'write_ln894' <Predicate = (!icmp_ln850)> <Delay = 2.04> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.04> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 30> <Depth = 16> <FIFO>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.734ns, clock uncertainty: 1.818ns.

 <State 1>: 1.731ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln850', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850) of constant 0 on local variable 'j', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850 [35]  (0.427 ns)
	'load' operation 11 bit ('j', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850) on local variable 'j', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850 [40]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln850', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:850) [41]  (0.798 ns)
	axis read operation ('empty_138', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861) on port 's_axis_video_V_data_V' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861) [51]  (0.079 ns)
	'store' operation 0 bit ('store_ln825', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825) of variable 'axi.last', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:861 on local variable 'axi.last', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825 [55]  (0.427 ns)

 <State 2>: 2.447ns
The critical path consists of the following:
	'load' operation 30 bit ('axi.data', f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:63->f:/Projects/Vivado/project_Scratch/project_Scratch.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/src/hls/hls_axi_io.h:85->F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:878) on local variable 'axi.data', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:825 [59]  (0.000 ns)
	'select' operation 10 bit ('select_ln880_1', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:880) [65]  (0.403 ns)
	fifo write operation ('write_ln894', F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:894) on port 'srcYUV' (F:/Projects/Vivado/project_Scratch/project_Scratch.runs/design_1_v_tpg_0_0_synth_1/prj/sol/.autopilot/db/v_tpg.cpp:894) [68]  (2.044 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
