-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity corr_accel_compute is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_0_ce0 : OUT STD_LOGIC;
    reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_2_1_ce0 : OUT STD_LOGIC;
    reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_0_ce0 : OUT STD_LOGIC;
    reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_3_1_ce0 : OUT STD_LOGIC;
    reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_0_ce0 : OUT STD_LOGIC;
    reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_4_1_ce0 : OUT STD_LOGIC;
    reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_0_ce0 : OUT STD_LOGIC;
    reg_file_5_0_we0 : OUT STD_LOGIC;
    reg_file_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_0_ce1 : OUT STD_LOGIC;
    reg_file_5_0_we1 : OUT STD_LOGIC;
    reg_file_5_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_1_ce0 : OUT STD_LOGIC;
    reg_file_5_1_we0 : OUT STD_LOGIC;
    reg_file_5_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    reg_file_5_1_ce1 : OUT STD_LOGIC;
    reg_file_5_1_we1 : OUT STD_LOGIC;
    reg_file_5_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of corr_accel_compute is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_done : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_idle : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_ready : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we1 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we1 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_idle : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_ready : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_we0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce1 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_we0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce1 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_1_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_0_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_1_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_0_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_1_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_0_ce0 : STD_LOGIC;
    signal grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component corr_accel_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_we0 : OUT STD_LOGIC;
        reg_file_5_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_we1 : OUT STD_LOGIC;
        reg_file_5_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_we0 : OUT STD_LOGIC;
        reg_file_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_we1 : OUT STD_LOGIC;
        reg_file_5_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component corr_accel_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        reg_file_5_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce0 : OUT STD_LOGIC;
        reg_file_5_1_we0 : OUT STD_LOGIC;
        reg_file_5_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_1_ce1 : OUT STD_LOGIC;
        reg_file_5_1_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce0 : OUT STD_LOGIC;
        reg_file_5_0_we0 : OUT STD_LOGIC;
        reg_file_5_0_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        reg_file_5_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_5_0_ce1 : OUT STD_LOGIC;
        reg_file_5_0_q1 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_1_ce0 : OUT STD_LOGIC;
        reg_file_4_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_4_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_4_0_ce0 : OUT STD_LOGIC;
        reg_file_4_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_1_ce0 : OUT STD_LOGIC;
        reg_file_3_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_3_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_3_0_ce0 : OUT STD_LOGIC;
        reg_file_3_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_1_ce0 : OUT STD_LOGIC;
        reg_file_2_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        reg_file_2_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        reg_file_2_0_ce0 : OUT STD_LOGIC;
        reg_file_2_0_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;



begin
    grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28 : component corr_accel_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start,
        ap_done => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_done,
        ap_idle => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_idle,
        ap_ready => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_ready,
        reg_file_5_1_address0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce0,
        reg_file_5_1_we0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we0,
        reg_file_5_1_d0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d0,
        reg_file_5_1_address1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce1,
        reg_file_5_1_we1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we1,
        reg_file_5_1_d1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d1,
        reg_file_5_0_address0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce0,
        reg_file_5_0_we0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we0,
        reg_file_5_0_d0 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d0,
        reg_file_5_0_address1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce1,
        reg_file_5_0_we1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we1,
        reg_file_5_0_d1 => grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d1);

    grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36 : component corr_accel_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start,
        ap_done => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done,
        ap_idle => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_idle,
        ap_ready => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_ready,
        reg_file_5_1_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address0,
        reg_file_5_1_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce0,
        reg_file_5_1_we0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_we0,
        reg_file_5_1_d0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_d0,
        reg_file_5_1_address1 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address1,
        reg_file_5_1_ce1 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce1,
        reg_file_5_1_q1 => reg_file_5_1_q1,
        reg_file_5_0_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address0,
        reg_file_5_0_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce0,
        reg_file_5_0_we0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_we0,
        reg_file_5_0_d0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_d0,
        reg_file_5_0_address1 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address1,
        reg_file_5_0_ce1 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce1,
        reg_file_5_0_q1 => reg_file_5_0_q1,
        reg_file_4_1_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_1_address0,
        reg_file_4_1_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_1_ce0,
        reg_file_4_1_q0 => reg_file_4_1_q0,
        reg_file_4_0_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_0_address0,
        reg_file_4_0_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_0_ce0,
        reg_file_4_0_q0 => reg_file_4_0_q0,
        reg_file_3_1_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_1_address0,
        reg_file_3_1_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_1_ce0,
        reg_file_3_1_q0 => reg_file_3_1_q0,
        reg_file_3_0_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_0_address0,
        reg_file_3_0_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_0_ce0,
        reg_file_3_0_q0 => reg_file_3_0_q0,
        reg_file_2_1_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_1_address0,
        reg_file_2_1_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_1_ce0,
        reg_file_2_1_q0 => reg_file_2_1_q0,
        reg_file_2_0_address0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_0_address0,
        reg_file_2_0_ce0 => grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_0_ce0,
        reg_file_2_0_q0 => reg_file_2_0_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_ready = ap_const_logic_1)) then 
                    grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                    grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_ready = ap_const_logic_1)) then 
                    grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_done, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_done)
    begin
        if ((grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;

    ap_ST_fsm_state4_blk_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done)
    begin
        if ((grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done, ap_CS_fsm_state4)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done, ap_CS_fsm_state4)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state4) and (grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_ap_start_reg;
    grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_ap_start_reg;
    reg_file_2_0_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_0_address0;
    reg_file_2_0_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_0_ce0;
    reg_file_2_1_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_1_address0;
    reg_file_2_1_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_2_1_ce0;
    reg_file_3_0_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_0_address0;
    reg_file_3_0_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_0_ce0;
    reg_file_3_1_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_1_address0;
    reg_file_3_1_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_3_1_ce0;
    reg_file_4_0_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_0_address0;
    reg_file_4_0_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_0_ce0;
    reg_file_4_1_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_1_address0;
    reg_file_4_1_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_4_1_ce0;

    reg_file_5_0_address0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_0_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_address0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address0;
        else 
            reg_file_5_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_0_address1_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address1, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_0_address1 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_address1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_address1;
        else 
            reg_file_5_0_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_0_ce0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_0_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_ce0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce0;
        else 
            reg_file_5_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_ce1_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce1, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_0_ce1 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_ce1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_ce1;
        else 
            reg_file_5_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_d0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_0_d0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_d0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d0;
        else 
            reg_file_5_0_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    reg_file_5_0_d1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_d1;

    reg_file_5_0_we0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_0_we0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_we0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we0;
        else 
            reg_file_5_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_0_we1_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_0_we1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_0_we1;
        else 
            reg_file_5_0_we1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_address0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_1_address0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_address0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address0;
        else 
            reg_file_5_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_1_address1_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address1, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_1_address1 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_address1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_address1;
        else 
            reg_file_5_1_address1 <= "XXXXXXXXXXX";
        end if; 
    end process;


    reg_file_5_1_ce0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_1_ce0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_ce0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce0;
        else 
            reg_file_5_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_ce1_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce1, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce1, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_1_ce1 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_ce1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_ce1;
        else 
            reg_file_5_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_d0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_d0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_1_d0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_d0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d0;
        else 
            reg_file_5_1_d0 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    reg_file_5_1_d1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_d1;

    reg_file_5_1_we0_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we0, grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_we0, ap_CS_fsm_state2, ap_CS_fsm_state4)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            reg_file_5_1_we0 <= grp_compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4_fu_36_reg_file_5_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_we0 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we0;
        else 
            reg_file_5_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    reg_file_5_1_we1_assign_proc : process(grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we1, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            reg_file_5_1_we1 <= grp_compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2_fu_28_reg_file_5_1_we1;
        else 
            reg_file_5_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
