
AVRASM ver. 2.2.6  C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm Mon Oct 09 12:46:23 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(15): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\utils.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(16): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\eeprom_prog.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(17): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\builtin_led.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(18): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\uart_comm.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(19): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\serial_prog.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(20): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm(158): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\score.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm(159): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\pause.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm(160): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\game.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(21): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\led_matrix.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(22): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\distance_sens.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(25): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\bitmaps.asm'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(13): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(15): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\utils.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(16): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\eeprom_prog.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(17): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\builtin_led.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(18): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\uart_comm.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(19): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\serial_prog.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(20): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm(158): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\score.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm(159): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\pause.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main_loop.asm(160): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\game.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(21): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\led_matrix.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(22): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\distance_sens.asm'
C:\Users\zocch\OneDrive\Unica\ARE\ARE\main.asm(25): Including file 'C:\Users\zocch\OneDrive\Unica\ARE\ARE\bitmaps.asm'
                                 
                                 ; Francesco Zoccheddu
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 ; ARE
                                 ; main
                                 
                                 ; assembler setup
                                 
                                 .cseg
                                 .nooverlap
                                 .org INT_VECTORS_SIZE
                                 
                                 #define FOSC 16000000
                                 
                                 #include "m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 #include "utils.asm"
                                 
                                 ; ARE
                                 ; utils
                                 
                                 ; interrupt registers
                                 ; immediate
                                 .def ria = r16
                                 .def rib = r17
                                 .def ric = r18
                                 .def rid = r19
                                 ; non-immediate
                                 .def ri0 = r2
                                 .def ri1 = r3
                                 .def ri2 = r4
                                 .def ri3 = r5
                                 .def ri4 = r6
                                 .def ri5 = r7
                                 .def ri6 = r8
                                 .def ri7 = r9
                                 ; main loop registers
                                 ; immediate
                                 .def rma = r20
                                 .def rmb = r21
                                 .def rmc = r22
                                 .def rmd = r23
                                 .def rme = r24
                                 .def rmf = r25
                                 ; non-immediate
                                 .def rm0 = r10
                                 .def rm1 = r11
                                 .def rm2 = r12
                                 .def rm3 = r13
                                 .def rm4 = r14
                                 .def rm5 = r15
                                 ; mul registers
                                 .def mulh = r1
                                 .def mull = r0
                                 
                                 ; [SOURCE] stack setup
                                 ; @0 (dirty immediate register)
                                 .macro STACK_SETUP
                                 	ldi @0, HIGH(RAMEND)
                                 	out SPH, @0
                                 	ldi @0, LOW(RAMEND)
                                 	out SPL, @0
                                 .endmacro
                                 
                                 ; define 16 bit register H / L macros
                                 ; @0 (name)
                                 ; @1 (value)
                                 .macro _U_16R_DEF
                                 	.equ @0H = @1H
                                 	.equ @0L = @1L
                                 .endmacro
                                 
                                 ; define ISR for interrupt address '@0'
                                 ; @0 (interrupt vector address)
                                 .macro ISR
                                 	.set ISR_PC = PC
                                 	.org @0
                                 		jmp ISR_PC
                                 	.org ISR_PC
                                 .endmacro
                                 
                                 ; define ISR entry '@1' for interrupt address '@0'
                                 ; @0 (interrupt vector address)
                                 ; @1 (ISR entry label)
                                 .macro ISRJ
                                 	.set ISR_PC = PC
                                 	.org @0
                                 		jmp @1
                                 	.org ISR_PC
                                 .endmacro
                                 
                                 ; timer
                                 
                                 #define _TPSCL_0 0
                                 #define _TPSCL_1 1
                                 #define _TPSCL_2 8
                                 #define _TPSCL_3 64
                                 #define _TPSCL_4 256
                                 #define _TPSCL_5 1024
                                 
                                 #define _TCS_0 0
                                 #define _TCS_1 1
                                 #define _TCS_8 2
                                 #define _TCS_64 3
                                 #define _TCS_256 4
                                 #define _TCS_1024 5
                                 
                                 #define TMS(s) (s / 1000.0)
                                 #define TUS(s) (s / 1000000.0)
                                 #define TNS(s) (s / 1000000000.0)
                                 
                                 #define TTOP(pscl, s) (s * FOSC / pscl)
                                 #define _TPSCL_OK(pscl, m, s) ((s * FOSC) < (pscl * m))
                                 #define _TPSCL_MIN(m, s) (_TPSCL_OK(_TPSCL_1, m, s) ? _TPSCL_1 : (_TPSCL_OK(_TPSCL_2, m, s) ? _TPSCL_2 : (_TPSCL_OK(_TPSCL_3, m, s) ? _TPSCL_3 : (_TPSCL_OK(_TPSCL_4, m, s) ? _TPSCL_4 : (_TPSCL_OK(_TPSCL_5, m, s) ? _TPSCL_5 : -1)))))
                                 #define TPSCL_MIN_8(s) _TPSCL_MIN(255, s)
                                 #define TPSCL_MIN_16(s) _TPSCL_MIN(65535, s)
                                 #define _TCS_MIN(m, s) (_TPSCL_OK(_TPSCL_1, m, s) ? 1 : (_TPSCL_OK(_TPSCL_2, m, s) ? 2 : (_TPSCL_OK(_TPSCL_3, m, s) ? 3 : (_TPSCL_OK(_TPSCL_4, m, s) ? 4 : (_TPSCL_OK(_TPSCL_5, m, s) ? 5 : -1)))))
                                 #define TCS_MIN_8(s) _TCS_MIN(255, s)
                                 #define TCS_MIN_16(s) _TCS_MIN(65535, s)
                                 
                                 #define COMA 6
                                 #define COMA_MSK(x) (x & 0b11)
                                 #define COMA_VAL(x) (COMA_MSK(x) << COMA)
                                 #define COMB 4
                                 #define COMB_MSK(x) (x & 0b11)
                                 #define COMB_VAL(x) (COMB_MSK(x) << COMB)
                                 #define COMC 2
                                 #define COMC_MSK(x) (x & 0b11)
                                 #define COMC_VAL(x) (COMC_MSK(x) << COMC)
                                 #define WGMA 0
                                 #define WGMA_MSK(x) (x & 0b11)
                                 #define WGMA_VAL(x) (WGMA_MSK(x) << WGMA)
                                 #define WGMB 3
                                 #define WGMB_MSK(x) (x >> 2)
                                 #define WGMB_VAL(x) (WGMB_MSK(x) << WGMB)
                                 #define CS 0
                                 #define CS_MSK(x) (x & 0b111)
                                 #define CS_VAL(x) (CS_MSK(x) << CS)
                                 #define ICN 7
                                 #define ICES 6
                                 #define FOCA 7
                                 #define FOCB 6
                                 #define FOCC 5
                                 #define ICIE 5
                                 #define OCIEC 3
                                 #define OCIEB 2
                                 #define OCIEA 1
                                 #define TOIE 0
                                 #define ICF 5
                                 #define OCFC 3
                                 #define OCFB 2
                                 #define OCFA 1
                                 #define TOV 0
                                 #define ICN_VAL (1 << 7)
                                 #define ICES_VAL (1 << 6)
                                 #define FOCA_VAL (1 << 7)
                                 #define FOCB_VAL (1 << 6)
                                 #define FOCC_VAL (1 << 5)
                                 #define ICIE_VAL (1 << 5)
                                 #define OCIEC_VAL (1 << 3)
                                 #define OCIEB_VAL (1 << 2)
                                 #define OCIEA_VAL (1 << 1)
                                 #define TOIE_VAL (1 << 0)
                                 #define ICF_VAL (1 << 5)
                                 #define OCFC_VAL (1 << 3)
                                 #define OCFB_VAL (1 << 2)
                                 #define OCFA_VAL (1 << 1)
                                 #define TOV_VAL (1 << 0)
                                 
                                 ; define timer macros
                                 ; @0 (prefix)
                                 ; @1 (timer index)
                                 .macro TIM_DEF
                                 	.if (@1 != 0) && (@1 != 1) && (@1 != 2) && (@1 != 3) && (@1 != 4) && (@1 != 5) 
                                 		.error "Bad timer index"
                                 	.else
                                 		.equ @0_TCCRA = TCCR@1A
                                 		.equ @0_TCCRB = TCCR@1B
                                 		.equ @0_TIMSK = TIMSK@1
                                 		.equ @0_TIFR = TIFR@1
                                 		.equ @0_OCAaddr = OC@1Aaddr
                                 		.equ @0_OCBaddr = OC@1Baddr
                                 		.equ @0_OVFaddr = OVF@1addr
                                 		.if (@1 == 0) || (@1 == 2)
                                 			.equ @0_TCNT = TCNT@1
                                 			.equ @0_OCRA = OCR@1A
                                 			.equ @0_OCRB = OCR@1B
                                 		.else
                                 			.equ @0_TCCRC = TCCR@1C
                                 			.equ @0_OCCaddr = OC@1Caddr
                                 			.equ @0_ICPaddr = ICP@1addr
                                 			_U_16R_DEF @0_ICR, ICR@1
                                 			_U_16R_DEF @0_TCNT, TCNT@1
                                 			_U_16R_DEF @0_OCRA, OCR@1A
                                 			_U_16R_DEF @0_OCRB, OCR@1B
                                 			_U_16R_DEF @0_OCRC, OCR@1C
                                 		.endif
                                 	.endif
                                 .endmacro
                                 
                                 #define T16_PROPF 15625
                                 #define T16_MAX 4.194304
                                 #define T8_PROPF 4000000
                                 #define T8_MAX 0.016384
                                 
                                 #define _t_tl @0
                                 #define _t_th @1
                                 #define _t_cs @2
                                 
                                 #define _t_comp1 64
                                 #define _t_comp2 512
                                 #define _t_comp3 4096
                                 #define _t_comp4 16384
                                 
                                 ; [SOURCE] calculate cs
                                 ; @0 (time * propf l)
                                 ; @1 (time * propf h)
                                 ; @2 (cs out)
                                 .macro T_SRC_SR_CALC
                                 	mov _t_cs, _t_tl
                                 	andi _t_tl, ~LOW(_t_comp1 - 1)
                                 	brne _t_src_cs_2m
                                 	tst _t_th
                                 	breq _t_src_cs_1
                                 _t_src_cs_2m:
                                 	mov _t_tl, _t_cs
                                 	mov _t_cs, _t_th 
                                 	andi _t_th, ~HIGH(_t_comp2 - 1)
                                 	breq _t_src_cs_2
                                 	andi _t_th, ~HIGH(_t_comp3 - 1)
                                 	breq _t_src_cs_3
                                 	andi _t_th, ~HIGH(_t_comp4 - 1)
                                 	breq _t_src_cs_4
                                 _t_src_cs_5:
                                 	mov _t_th, _t_cs
                                 	ldi _t_cs, 5
                                 	ret
                                 _t_src_cs_1:
                                 	mov _t_th, _t_cs
                                 	lsl _t_th
                                 	lsl _t_th
                                 	ldi _t_cs, 1
                                 	ret
                                 _t_src_cs_2:
                                 	bst _t_cs, 0
                                 	bld _t_th, 7
                                 	clr _t_cs
                                 	lsr _t_tl
                                 	ror _t_cs
                                 	or _t_th, _t_tl
                                 	mov _t_tl, _t_cs
                                 	ldi _t_cs, 2
                                 	ret
                                 _t_src_cs_3:
                                 	swap _t_tl 
                                 	mov _t_th, _t_tl
                                 	andi _t_th, 0b00001111
                                 	andi _t_tl, 0b11110000
                                 	swap _t_cs
                                 	andi _t_cs, 0b11110000
                                 	or _t_th, _t_cs
                                 	ldi _t_cs, 3
                                 	ret
                                 _t_src_cs_4:
                                 	mov _t_th, _t_cs
                                 	lsl _t_tl
                                 	rol _t_th
                                 	lsl _t_tl
                                 	rol _t_th
                                 	ldi _t_cs, 4
                                 	ret
                                 .endmacro
                                 
                                 #undef _t_comp1
                                 #undef _t_comp2
                                 #undef _t_comp3
                                 #undef _t_comp4
                                 
                                 #undef _t_tl
                                 #undef _t_th
                                 #undef _t_cs
                                 
                                 t_sr_calc:
000072 2f64
000073 7c40
000074 f411
000075 2355
000076 f059
000077 2f46
000078 2f65
000079 7f5e
00007a f061
00007b 7f50
00007c f099
00007d 7c50
00007e f0d1
00007f 2f56
000080 e065
000081 9508
000082 2f56
000083 0f55
000084 0f55
000085 e061
000086 9508
000087 fb60
000088 f957
000089 2766
00008a 9546
00008b 9567
00008c 2b54
00008d 2f46
00008e e062
00008f 9508
000090 9542
000091 2f54
000092 705f
000093 7f40
000094 9562
000095 7f60
000096 2b56
000097 e063
000098 9508
000099 2f56
00009a 0f44
00009b 1f55
00009c 0f44
00009d 1f55
00009e e064
00009f 9508                      	T_SRC_SR_CALC rma, rmb, rmc
                                 
                                 t_isr_calc:
0000a0 2f20
0000a1 7c00
0000a2 f411
0000a3 2311
0000a4 f059
0000a5 2f02
0000a6 2f21
0000a7 7f1e
0000a8 f061
0000a9 7f10
0000aa f099
0000ab 7c10
0000ac f0d1
0000ad 2f12
0000ae e025
0000af 9508
0000b0 2f12
0000b1 0f11
0000b2 0f11
0000b3 e021
0000b4 9508
0000b5 fb20
0000b6 f917
0000b7 2722
0000b8 9506
0000b9 9527
0000ba 2b10
0000bb 2f02
0000bc e022
0000bd 9508
0000be 9502
0000bf 2f10
0000c0 701f
0000c1 7f00
0000c2 9522
0000c3 7f20
0000c4 2b12
0000c5 e023
0000c6 9508
0000c7 2f12
0000c8 0f00
0000c9 1f11
0000ca 0f00
0000cb 1f11
0000cc e024
0000cd 9508                      	T_SRC_SR_CALC ria, rib, ric
                                 
                                 ; IO
                                 
                                 ; define IO macros
                                 ; @0 (prefix)
                                 ; @1 (IO letter)
                                 .macro IO_DEF
                                 	.equ @0_PIN = PIN@1
                                 	.equ @0_PORT = PORT@1
                                 	.equ @0_DDR = DDR@1
                                 .endmacro
                                 
                                 #include "eeprom_prog.asm"
                                 
                                 ; ARE
                                 ; EEPROM programming
                                 ; dirty EEPROM module and registers
                                 
                                 #define _ep_addrl @0
                                 #define _ep_addrh @1
                                 
                                 ; [SOURCE] set EEPROM address to '@1:@0'
                                 ; @0 (eeprom address l)
                                 ; @1 (eeprom address h)
                                 .macro EP_SRC_ADDR
                                 	out EEARL, _ep_addrl
                                 	out EEARH, _ep_addrh
                                 .endmacro
                                 
                                 ; [SOURCE] wait until EEPROM is ready
                                 .macro EP_SRC_WAIT
                                 _ep_l_src_wait:
                                 	sbic EECR, EEPE
                                 	rjmp _ep_l_src_wait
                                 .endmacro
                                 
                                 #define _ep_data @0
                                 
                                 ; [SOURCE] immediately write '@2' to EEPROM
                                 ; @0 (data)
                                 .macro EP_SRC_FWRITE
                                 	out EEDR, _ep_data
                                 	sbi EECR, EEMPE
                                 	sbi EECR, EEPE
                                 .endmacro
                                 
                                 ; [SOURCE] immediately read to '@2' register from EEPROM
                                 ; @0 (data out)
                                 .macro EP_SRC_FREAD
                                 	sbi EECR, EERE
                                 	in _ep_data, EEDR
                                 .endmacro
                                 
                                 #undef _ep_data
                                 #include "builtin_led.asm"
                                 
                                 ; ARE
                                 ; builtin LED
                                 ; dirty PORTB, DDRB, PINB
                                 
                                 #define _BL_IO B
                                 
                                 IO_DEF _BL, _BL_IO
                                 #define _BL_BIT 7
                                 
                                 #define _bl_tmp @0
                                 
                                 ; [SOURCE] setup
                                 ; @0 (dirty immediate register)
                                 .macro BL_SRC_SETUP
                                 	; set data direction register to output for LED pin
                                 	ldi _bl_tmp, 1 << _BL_BIT
                                 	out _BL_DDR, _bl_tmp
                                 .endmacro
                                 
                                 ; [SOURCE] turn builtin LED on
                                 ; @0 (dirty immediate register)
                                 .macro BL_SRC_ON
                                 	ser _bl_tmp
                                 	out _BL_PORT, _bl_tmp
                                 .endmacro
                                 
                                 ; [SOURCE] turn builtin LED off
                                 ; @0 (dirty immediate register)
                                 .macro BL_SRC_OFF
                                 	clr _bl_tmp
                                 	out _BL_PORT, _bl_tmp
                                 .endmacro
                                 
                                 ; [SOURCE] toggle builtin LED state
                                 ; @0 (dirty immediate register)
                                 .macro BL_SRC_TOGGLE
                                 	ser _bl_tmp
                                 	out _BL_PIN, _bl_tmp
                                 .endmacro
                                 
                                 ; [SOURCE] set builtin LED state (dirty all port pins)
                                 ; @0 (state on bit 7)
                                 .macro BL_SRC_OUT
                                 	out _BL_PORT, _bl_tmp
                                 .endmacro
                                 
                                 #undef _bl_tmp
                                 #include "uart_comm.asm"
                                 
                                 ; ARE
                                 ; UART communication
                                 ; dirty USART0 module and registers
                                 
                                 #define _UC_BAUDRATE 9600
                                 
                                 #define _UC_UCSRA_VAL 0
                                 #define _UC_UCSRB_VAL (1 << RXCIE0) | (1 << RXEN0) | (1 << TXEN0)
                                 #define _UC_UCSRC_VAL (2 << UMSEL0) | (3 << UCSZ00)
                                 #define _UC_UDRE_VAL (1 << UDRIE0)
                                 #define _UC_UBRR FOSC / 16 / _UC_BAUDRATE - 1
                                 
                                 #define UC_TREADY_INTaddr UDRE0addr
                                 #define UC_RCOMPLETE_INTaddr URXC0addr
                                 
                                 #define _uc_tmp @0
                                 
                                 ; [SOURCE] setup
                                 ; @0 (dirty immediate register)
                                 .macro UC_SRC_SETUP
                                 	; set UBRRR
                                 	ldi _uc_tmp, HIGH( _UC_UBRR )
                                 	sts UBRR0H, _uc_tmp
                                 	ldi _uc_tmp, LOW( _UC_UBRR )
                                 	sts UBRR0L, _uc_tmp
                                 	; set UCSRA
                                 	ldi _uc_tmp, _UC_UCSRA_VAL
                                 	sts UCSR0A, _uc_tmp
                                 	; set UCSRB
                                 	ldi _uc_tmp, _UC_UCSRB_VAL
                                 	sts UCSR0B, _uc_tmp
                                 	; set UCSRC
                                 	ldi _uc_tmp, _UC_UCSRC_VAL
                                 	sts UCSR0C, _uc_tmp
                                 .endmacro
                                 
                                 #undef _uc_tmp
                                 
                                 #define _uc_data @0
                                 #define _uc_tmp @1
                                 
                                 ; [SOURCE] transmit '_uc_data' data without checking whether the buffer is empty
                                 ; @0 (data register)
                                 .macro UC_SRC_FT
                                 	sts UDR0, _uc_data
                                 .endmacro
                                 
                                 ; [SOURCE] receive to '_uc_data' register without checking whether the buffer is not empty
                                 ; @0 (data register)
                                 .macro UC_SRC_FR
                                 	lds _uc_data, UDR0
                                 .endmacro
                                 
                                 ; [SOURCE] transmit '_uc_data' data as soon as the buffery is empty
                                 ; @0 (data register)
                                 ; @1 (dirty immediate register)
                                 .macro UC_SRC_T
                                 _uc_l_src_t:
                                 	lds _uc_tmp, UCSR0A
                                 	sbrs _uc_tmp, UDRE0
                                 	rjmp _uc_l_src_t
                                 	UC_SRC_FT _uc_data
                                 .endmacro
                                 
                                 ; [SOURCE] receive to '_uc_data' register as soon as the buffer is not empty
                                 ; @0 (data register)
                                 .macro UC_SRC_R
                                 _uc_l_src_r:
                                 	lds _uc_data, UCSR0A
                                 	sbrs _uc_data, RXC0
                                 	rjmp _uc_l_src_r
                                 	UC_SRC_FR _uc_data
                                 .endmacro
                                 
                                 ; [SOURCE] enable / disable transmit ready interrupt
                                 ; @0 (boolean interrupt state)
                                 ; @1 (dirty immediate register)
                                 .macro UC_SRC_TREADY_INTE
                                 	ldi _uc_tmp, _uc_data ? ( _UC_UCSRB_VAL | _UC_UDRE_VAL ) : _UC_UCSRB_VAL
                                 	sts UCSR0B, _uc_tmp
                                 .endmacro
                                 
                                 #undef _uc_data
                                 #undef _uc_tmp
                                 #include "serial_prog.asm"
                                 
                                 ; ARE
                                 ; serial programming
                                 ; dirty UART RX complete interrupt
                                 
                                 
                                 
                                 #define _sp_data ric
                                 #define _sp_tmp rib
                                 
                                 _sp_sr_ut:
0000ce 9110 00c0
0000d0 ff15
0000d1 cffc
0000d2 9320 00c6                 	UC_SRC_T _sp_data, _sp_tmp
0000d4 9508                      	ret
                                 
                                 _sp_sr_ur:
0000d5 9120 00c0
0000d7 ff27
0000d8 cffc
0000d9 9120 00c6                 	UC_SRC_R _sp_data
0000db 9508                      	ret
                                 
                                 #define _SP_OPCODE_MSK ~(1 << _SP_OPCODE_RW)
                                 #define _SP_OPCODE_RW 7
                                 
                                 #define _sp_b1 ri0
                                 #define _sp_b2 ria
                                 
000032 940c 00dc                 ISR UC_RCOMPLETE_INTaddr
0000dc 2711
0000dd b915                      	BL_SRC_OFF _sp_tmp
                                 	; store bit 1 in 'b1'
0000de dff6                      	rcall _sp_sr_ur 
0000df 2e22                      	mov _sp_b1, _sp_data
                                 	; store bit 2 in 'b2'
0000e0 dff4                      	rcall _sp_sr_ur 
0000e1 2f02                      	mov _sp_b2, _sp_data
                                 	; eventually store bit 3 in 'data'
0000e2 fc27                      	sbrc _sp_b1, _SP_OPCODE_RW
0000e3 c008                      	rjmp _sp_l_isr_write
0000e4 99f9
0000e5 cffe                      	EP_SRC_WAIT
0000e6 bd01
0000e7 bd12                      	EP_SRC_ADDR _sp_b2, _sp_tmp
0000e8 9af8
0000e9 b520                      	EP_SRC_FREAD _sp_data
0000ea dfe3                      	rcall _sp_sr_ut
0000eb 9518                      	reti
                                 _sp_l_isr_write:
0000ec dfe8                      	rcall _sp_sr_ur
0000ed 99f9
0000ee cffe                      	EP_SRC_WAIT
0000ef bd01
0000f0 bd12                      	EP_SRC_ADDR _sp_b2, _sp_tmp
0000f1 bd20
0000f2 9afa
0000f3 9af9                      	EP_SRC_FWRITE _sp_data
0000f4 9518                      	reti
                                 
                                 #undef _sp_b1
                                 #undef _sp_b2
                                 
                                 #undef _sp_data
                                 #undef _sp_tmp
                                 
                                 #define sp_data ria
                                 #define sp_addrh rib
                                 #define sp_addrl ric
                                 #define sp_size rid
                                 
                                 .macro SP_SRC_LOAD
                                 	ldi sp_addrl, LOW( @0 )
                                 	ldi sp_addrh, HIGH( @0 )
                                 	rcall sp_sr_load
                                 .endmacro
                                 
                                 .macro SP_SRC_LOAD_TO_RAM
                                 .if @2 == 1
                                 	SP_SRC_LOAD @0
                                 	sts @1, sp_data
                                 .elif @2 == 2
                                 	SP_SRC_LOAD @0
                                 	sts @1, sp_data
                                 	SP_SRC_LOAD @0 + 1
                                 	sts @1 + 1, sp_data
                                 .else
                                 	ldi sp_addrl, LOW( @0 )
                                 	ldi sp_addrh, HIGH( @0 )
                                 	ldi XL, LOW( @1 )
                                 	ldi XH, HIGH( @1 )
                                 	ldi sp_size, @2
                                 	rcall sp_sr_load_to_ram
                                 .endif
                                 .endmacro
                                 
                                 .macro SP_SRC_STORE
                                 	ldi sp_addrl, LOW( @0 )
                                 	ldi sp_addrh, HIGH( @0 )
                                 	rcall sp_sr_store
                                 .endmacro
                                 
                                 sp_sr_load:
0000f5 99f9
0000f6 cffe                      	EP_SRC_WAIT
0000f7 bd21
0000f8 bd12                      	EP_SRC_ADDR sp_addrl, sp_addrh
0000f9 9af8
0000fa b500                      	EP_SRC_FREAD sp_data
0000fb 9508                      	ret
                                 
                                 sp_sr_load_to_ram:
0000fc 99f9
0000fd cffe                      	EP_SRC_WAIT
0000fe bd21
0000ff bd12                      	EP_SRC_ADDR sp_addrl, sp_addrh
000100 9af8
000101 b500                      	EP_SRC_FREAD sp_data
000102 930d                      	st X+, sp_data
000103 9523                      	inc sp_addrl
000104 2700                      	clr sp_data
000105 1f10                      	adc sp_addrh, sp_data
000106 953a                      	dec sp_size
000107 f7a1                      	brne sp_sr_load_to_ram
000108 9508                      	ret
                                 
                                 sp_sr_store:
000109 99f9
00010a cffe                      	EP_SRC_WAIT
00010b bd21
00010c bd12                      	EP_SRC_ADDR sp_addrl, sp_addrh
00010d bd00
00010e 9afa
00010f 9af9                      	EP_SRC_FWRITE sp_data
000110 9508                      	ret
                                 
                                 #include "main_loop.asm"
                                 
                                 ; ARE
                                 ; EEPROM programming
                                 ; dirty timer 0 and registers
                                 
                                 
                                 #define _ML_TIMER 2
                                 
                                 TIM_DEF _ML, _ML_TIMER
                                 
                                 #define ML_SCREEN_PAUSE 2
                                 #define ML_SCREEN_SCORE 1
                                 #define ML_SCREEN_GAME 0
                                 
                                 #define _ml_setup_tmp @0
                                 
                                 ; [SOURCE] setup
                                 ; @0 (dirty immediate register)
                                 .macro ML_SRC_SETUP
                                 	; clear timer control registers
                                 	clr _ml_setup_tmp
                                 	sts _ML_TCCRA, _ml_setup_tmp
                                 	sts _ML_TCCRB, _ml_setup_tmp
                                 	; set timer interrupt mask
                                 	ldi _ml_setup_tmp, OCIEA_VAL
                                 	sts _ML_TIMSK, _ml_setup_tmp
                                 	; setup pause
                                 	clr _ml_setup_tmp
                                 	sts _ml_ram_pprog, _ml_setup_tmp
                                 	ldi _ml_setup_tmp, ML_SCREEN_PAUSE
                                 	sts ml_ram_screen, _ml_setup_tmp
                                 	; load
                                 	SP_SRC_LOAD_TO_RAM ee_ml_dsoff_add, _ml_ram_pabsnc_add, 1
                                 	SP_SRC_LOAD_TO_RAM ee_ml_dson_sub, _ml_ram_pprsnc_sub, 1
                                 
                                 	SP_SRC_LOAD ee_ml_tim_propf
                                 	mov rma, sp_data
                                 	SP_SRC_LOAD ee_ml_tim_propf + 1
                                 	mov rmb, sp_data
                                 	call t_sr_calc
                                 	sts _ML_OCRA, rmb
                                 	sts _ml_ram_tcs, rmc
                                 	; submodules
                                 	P_SRC_SETUP _ml_setup_tmp
                                 	G_SRC_SETUP _ml_setup_tmp, rmc
                                 	S_SRC_SETUP _ml_setup_tmp
                                 .endmacro
                                 
                                 #undef _ml_setup_tmp
                                 
                                 
                                 .dseg
000200                           _ml_ram_tcs: .byte 1
000201                           ml_ram_screen: .byte 1
000202                           _ml_ram_pprog: .byte 1
000203                           _ml_ram_pabsnc_add: .byte 1
000204                           _ml_ram_pprsnc_sub: .byte 1
                                 .cseg
                                 
                                 .eseg
000000 40 1f                     ee_ml_tim_propf: .dw int( 0.002 * T8_PROPF + 0.5 )
000002 04                        ee_ml_dsoff_add: .db 4
000003 10                        ee_ml_dson_sub: .db 16
                                 .cseg
                                 
                                 #define ml_col rmd
                                 #define ml_cl rme
                                 #define ml_ch rmf
                                 #define ml_tmp1 rma
                                 #define ml_tmp2 rmb
                                 #define ml_tmp3 rmc
                                 #define ml_tmp4 rm0
                                 
                                 ml_l_loop:
                                 s_l_set_done:
                                 _ml_l_loop_begin:
000111 e170                      	ldi ml_col, 16
                                 
000112 9140 0201                 	lds ml_tmp1, ml_ram_screen
000114 3040                      	cpi ml_tmp1, ML_SCREEN_GAME
000115 f4b9                      	brne _ml_l_loop_update_paused
                                 
000116 c0e7                      	rjmp g_l_update
                                 g_l_update_done:
                                 	
000117 9140 0316                 	lds ml_tmp1, ds_ram_out_state
000119 9150 0202                 	lds ml_tmp2, _ml_ram_pprog
00011b 2344                      	tst ml_tmp1
00011c f441                      	brne _ml_l_update_sub
00011d 9140 0203                 	lds ml_tmp1, _ml_ram_pabsnc_add
00011f 0f54                      	add ml_tmp2, ml_tmp1
000120 f448                      	brcc _ml_l_update_done
000121 e042                      	ldi ml_tmp1, ML_SCREEN_PAUSE
000122 9340 0201                 	sts ml_ram_screen, ml_tmp1
000124 c11c                      	rjmp g_l_pause
                                 _ml_l_update_sub:
000125 9140 0204                 	lds ml_tmp1, _ml_ram_pprsnc_sub
000127 1b54                      	sub ml_tmp2, ml_tmp1
000128 f408                      	brcc _ml_l_update_done
000129 2755                      	clr ml_tmp2
                                 g_l_pause_done:
                                 _ml_l_update_done:
00012a 9350 0202                 	sts _ml_ram_pprog, ml_tmp2
                                 	
00012c c003                      	rjmp _ml_l_loop_column
                                 _ml_l_loop_update_paused:
00012d 3042                      	cpi ml_tmp1, ML_SCREEN_PAUSE
00012e f409                      	brne _ml_l_loop_column
00012f c0a9                      	rjmp p_l_update
                                 
                                 p_l_update_done:
                                 _ml_l_loop_column:
000130 957a                      	dec ml_col
                                 
000131 9140 0201                 	lds ml_tmp1, ml_ram_screen
000133 3040                      	cpi ml_tmp1, ML_SCREEN_GAME
000134 f411                      	brne _ml_l_loop_draw_paused
000135 c0eb                      	rjmp g_l_draw
000136 c003                      	rjmp _ml_l_loop_flush
                                 _ml_l_loop_draw_paused:
000137 3042                      	cpi ml_tmp1, ML_SCREEN_PAUSE
000138 f4a9                      	brne s_l_draw
000139 c08c                      	rjmp p_l_draw
                                 
                                 s_l_draw_done:
                                 p_l_draw_done:
                                 g_l_draw_done:
                                 _ml_l_loop_flush:
00013a 94f8                      	cli
00013b c133                      	rjmp lm_l_sendcol
                                 
                                 ml_l_sendcol_done:
                                 
                                 #define _ml_lock ml_ch
                                 
00013c 2744                      	clr ml_tmp1
00013d 9340 00b2                 	sts _ML_TCNT, ml_tmp1
00013f 9140 0200                 	lds ml_tmp1, _ml_ram_tcs
000141 9340 00b1                 	sts _ML_TCCRB, ml_tmp1
000143 ef9f                      	ser _ml_lock
000144 9478                      	sei
                                 
                                 _ml_l_loop_wait:
000145 2399                      	tst _ml_lock
000146 f7f1                      	brne _ml_l_loop_wait
                                 
000147 2377                      	tst ml_col
000148 f739                      	brne _ml_l_loop_column
000149 cfc7                      	rjmp _ml_l_loop_begin
                                 
00001a 940c 014a                 ISR _ML_OCAaddr
00014a 2799                      	clr _ml_lock
00014b 9390 00b1                 	sts _ML_TCCRB, _ml_lock
00014d 9518                      	reti
                                 
                                 #undef _ml_lock
                                 
                                 #include "score.asm"
                                 
                                 
                                 TIM_DEF _S, _S_TIMER
                                 
                                 #define _s_setup_tmp @0
                                 #define _S_STATE_SCR 0
                                 
                                 .macro S_SRC_SETUP
                                 	; clear timer control registers
                                 	clr _s_setup_tmp
                                 	sts _S_TCCRA, _s_setup_tmp
                                 	sts _S_TCCRB, _s_setup_tmp
                                 	sts _S_TCCRC, _s_setup_tmp
                                 	; set timer interrupt mask
                                 	ldi _s_setup_tmp, OCIEA_VAL
                                 	sts _S_TIMSK, _s_setup_tmp
                                 	; set state
                                 	ldi _s_setup_tmp, _S_STATE_SCR
                                 	sts _s_ram_state, _s_setup_tmp
                                 	; load bitmaps
                                 	SP_SRC_LOAD_TO_RAM ee_s_bm_scr, _s_ram_bm_scr, 2*16
                                 	SP_SRC_LOAD_TO_RAM ee_s_bm_top, _s_ram_bm_top, 2*16
                                 	SP_SRC_LOAD_TO_RAM ee_s_bm_digits, _s_ram_bm_digits, 12*4
                                 	SP_SRC_LOAD ee_s_tim
                                 	mov rma, sp_data
                                 	SP_SRC_LOAD ee_s_tim + 1
                                 	mov rmb, sp_data
                                 	call t_sr_calc
                                 	sts _S_OCRAH, rmb
                                 	sts _S_OCRAL, rma
                                 	ori rmc, WGMB_VAL(4)
                                 	sts _s_ram_tccrb, rmc
                                 .endmacro
                                 
                                 #undef _s_setup_tmp
                                 
                                 .eseg
000004 09 3d                     ee_s_tim: .dw int( 1 * T16_PROPF + 0.5)
000006 0e 00                     ee_s_top: .dw 14
                                 .cseg
                                 
                                 .dseg
000205                           _s_ram_state: .byte 1
000206                           _s_ram_tccrb: .byte 1
000207                           _s_ram_bcd_top: .byte 4
00020b                           _s_ram_bcd_scr: .byte 4
00020f                           _s_ram_bm_top: .byte 2*16
00022f                           _s_ram_bm_scr: .byte 2*16
00024f                           _s_ram_bm_digits: .byte 12*4
                                 .cseg
                                 
                                 s_l_draw:
00014e 9140 0205                 	lds ml_tmp1, _s_ram_state
000150 3040                      	cpi ml_tmp1, _S_STATE_SCR
000151 f029                      	breq _s_l_draw_scr
000152 e0af                      	ldi XL, LOW( _s_ram_bm_top )
000153 e0b2                      	ldi XH, HIGH( _s_ram_bm_top )
000154 e0c7                      	ldi YL, LOW( _s_ram_bcd_top )
000155 e0d2                      	ldi YH, HIGH( _s_ram_bcd_top )
000156 c004                      	rjmp _s_l_draw_text
                                 _s_l_draw_scr:
000157 e2af                      	ldi XL, LOW( _s_ram_bm_scr )
000158 e0b2                      	ldi XH, HIGH( _s_ram_bm_scr )
000159 e0cb                      	ldi YL, LOW( _s_ram_bcd_scr )
00015a e0d2                      	ldi YH, HIGH( _s_ram_bcd_scr )
                                 _s_l_draw_text:
00015b 2744                      	clr ml_tmp1
00015c 0fa7                      	add XL, ml_col
00015d 1fb4                      	adc XH, ml_tmp1
00015e 919c                      	ld ml_ch, X
                                 	; draw score
00015f 2f47                      	mov ml_tmp1, ml_col
000160 9546                      	lsr ml_tmp1
000161 9546                      	lsr ml_tmp1
000162 0fc4                      	add YL, ml_tmp1
000163 2744                      	clr ml_tmp1
000164 1fd4                      	adc YH, ml_tmp1
000165 8148                      	ld ml_tmp1, Y
000166 0f44                      	lsl ml_tmp1
000167 0f44                      	lsl ml_tmp1
000168 2f57                      	mov ml_tmp2, ml_col
000169 7053                      	andi ml_tmp2, 0b11
00016a 0f45                      	add ml_tmp1, ml_tmp2
00016b e4cf                      	ldi YL, LOW( _s_ram_bm_digits )
00016c e0d2                      	ldi YH, HIGH( _s_ram_bm_digits )
00016d 0fc4                      	add YL, ml_tmp1
00016e 2744                      	clr ml_tmp1
00016f 1fd4                      	adc YH, ml_tmp1
000170 8188                      	ld ml_cl, Y
000171 cfc8                      	rjmp s_l_draw_done
                                 
                                 #define te1 ml_cl
                                 #define te2 ml_ch
                                 
                                 s_l_set:
                                 	; set timer
000172 9140 0206                 	lds ml_tmp1, _s_ram_tccrb
000174 9340 0121                 	sts _S_TCCRB, ml_tmp1
                                 	; save score
000176 e026
000177 e010
000178 df7c                      	SP_SRC_LOAD ee_s_top
000179 2f40                      	mov ml_tmp1, sp_data
00017a e027
00017b e010
00017c df78                      	SP_SRC_LOAD ee_s_top + 1
00017d 2f50                      	mov ml_tmp2, sp_data
00017e 9180 02fa                 	lds te1, g_ram_score
000180 9190 02fb                 	lds te2, g_ram_score + 1
000182 1748                      	cp ml_tmp1, te1
000183 0759                      	cpc ml_tmp2, te2
000184 f448                      	brsh _s_l_set_stored
000185 2f08                      	mov sp_data, te1
000186 e026
000187 e010
000188 df80                      	SP_SRC_STORE ee_s_top
000189 2f09                      	mov sp_data, te2
00018a e027
00018b e010
00018c df7c                      	SP_SRC_STORE ee_s_top + 1
00018d 01ac                      	movw ml_tmp2:ml_tmp1, te2:te1
                                 _s_l_set_stored:
                                 	; load score
00018e e0c7                      	ldi YL, LOW(_s_ram_bcd_top)
00018f e0d2                      	ldi YH, HIGH(_s_ram_bcd_top)
000190 d008                      	rcall _s_sr_tobcd
000191 e0cb                      	ldi YL, LOW(_s_ram_bcd_scr)
000192 e0d2                      	ldi YH, HIGH(_s_ram_bcd_scr)
000193 9140 02fa                 	lds ml_tmp1, g_ram_score
000195 9150 02fb                 	lds ml_tmp2, g_ram_score + 1
000197 d001                      	rcall _s_sr_tobcd
000198 cf78                      	rjmp s_l_set_done
                                 
                                 #define bcd_l ml_tmp1
                                 #define bcd_h ml_tmp2
                                 #define bcd_z ml_tmp3
                                 #define bcd_c ml_ch
                                 
                                 _s_sr_tobcd:
000199 e063                      	ldi bcd_z, HIGH(1000)
00019a 3e48                      	cpi bcd_l, LOW(1000)
00019b 0756                      	cpc bcd_h, bcd_z
00019c f4e0                      	brsh _s_l_sr_tobcd_overflow
00019d e06b                      	ldi bcd_z, 11
00019e 8369                      	std Y+1, bcd_z
00019f 836a                      	std Y+2, bcd_z
0001a0 836b                      	std Y+3, bcd_z
                                 _s_l_sr_tobcd_th_begin:
0001a1 e090                      	ldi bcd_c, 0
0001a2 2766                      	clr bcd_z
                                 _s_l_sr_tobcd_th_loop:
0001a3 3644                      	cpi bcd_l, 100
0001a4 0756                      	cpc bcd_h, bcd_z
0001a5 f020                      	brlo _s_l_sr_tobcd_th_done
0001a6 9593                      	inc bcd_c
0001a7 5644                      	subi bcd_l, 100
0001a8 0b56                      	sbc bcd_h, bcd_z
0001a9 cff9                      	rjmp _s_l_sr_tobcd_th_loop
                                 _s_l_sr_tobcd_th_done:
0001aa 2399                      	tst bcd_c
0001ab f011                      	breq _s_l_sr_tobcd_nd_loop
0001ac 9399                      	st Y+, bcd_c
0001ad e890                      	ldi bcd_c, 1 << 7
                                 _s_l_sr_tobcd_nd_loop:
0001ae 304a                      	cpi bcd_l, 10
0001af f018                      	brlo _s_l_sr_tobcd_nd_done
0001b0 9593                      	inc bcd_c
0001b1 504a                      	subi bcd_l, 10
0001b2 cffb                      	rjmp _s_l_sr_tobcd_nd_loop
                                 _s_l_sr_tobcd_nd_done:
0001b3 2399                      	tst bcd_c
0001b4 f011                      	breq _s_l_sr_tobcd_rd
0001b5 779f                      	andi bcd_c, ~(1 << 7)
0001b6 9399                      	st Y+, bcd_c
                                 _s_l_sr_tobcd_rd:
0001b7 9349                      	st Y+, bcd_l
0001b8 9508                      	ret
                                 _s_l_sr_tobcd_overflow:
0001b9 e069                      	ldi bcd_z, 9
0001ba 9369                      	st Y+, bcd_z
0001bb 9369                      	st Y+, bcd_z
0001bc 9369                      	st Y+, bcd_z
0001bd e06a                      	ldi bcd_z, 10
0001be 8368                      	st Y, bcd_z
0001bf 9508                      	ret
                                 
00005e 940c 01c0                 ISR _S_OCAaddr
0001c0 9100 0205                 	lds ria, _s_ram_state
0001c2 9500                      	com ria
0001c3 9300 0205                 	sts _s_ram_state, ria
0001c5 9518                      	reti
                                 #include "pause.asm"
                                 
                                 .dseg
00027f                           _p_ram_prog: .byte 1
000280                           _p_ram_prsnc_add: .byte 1
000281                           _p_ram_absnc_sub: .byte 1
                                 
000282                           _p_ram_bm_paused: .byte 2*16
0002a2                           _p_ram_bm_resuming: .byte 2*16
                                 .cseg
                                 
                                 .eseg
000008 08                        ee_p_dsoff_sub: .db 8
000009 04                        ee_p_dson_add: .db 4
                                 .cseg
                                 
                                 #define _p_setup_tmp @0
                                 
                                 .macro P_SRC_SETUP
                                 	clr _p_setup_tmp
                                 	sts _p_ram_prog, _p_setup_tmp
                                 	; load
                                 	SP_SRC_LOAD_TO_RAM ee_p_dsoff_sub, _p_ram_absnc_sub, 1
                                 	SP_SRC_LOAD_TO_RAM ee_p_dson_add, _p_ram_prsnc_add, 1
                                 	SP_SRC_LOAD_TO_RAM ee_p_bm_paused, _p_ram_bm_paused, 2*16
                                 	SP_SRC_LOAD_TO_RAM ee_p_bm_resuming, _p_ram_bm_resuming, 2*16
                                 .endmacro
                                 
                                 #undef _p_setup_tmp
                                 
                                 #define _P_PROGRESS_COL 0b00000011
                                 
                                 #define _p_col ml_col
                                 #define _p_cl ml_cl
                                 #define _p_ch ml_ch
                                 #define _p_tmp ml_tmp1
                                 
                                 p_l_draw:
0001c6 9140 027f                 	lds _p_tmp, _p_ram_prog
0001c8 9542                      	swap _p_tmp
0001c9 704f                      	andi _p_tmp, 0b1111
0001ca 1774                      	cp _p_col, _p_tmp
0001cb f418                      	brsh _p_l_src_draw_pause
0001cc e0b2                      	ldi XH, HIGH(_p_ram_bm_resuming)
0001cd eaa2                      	ldi XL, LOW(_p_ram_bm_resuming)
0001ce c002                      	rjmp _p_l_src_draw_begin
                                 _p_l_src_draw_pause:
0001cf e0b2                      	ldi XH, HIGH(_p_ram_bm_paused)
0001d0 e8a2                      	ldi XL, LOW(_p_ram_bm_paused)
                                 _p_l_src_draw_begin:
0001d1 2f47                      	mov _p_tmp, _p_col
0001d2 0f44                      	lsl _p_tmp
0001d3 0fa4                      	add XL, _p_tmp
0001d4 2744                      	clr _p_tmp
0001d5 1fb4                      	adc XH, _p_tmp
0001d6 919d                      	ld _p_ch, X+
0001d7 918c                      	ld _p_cl, X
                                 _p_l_src_draw_done:
0001d8 cf61                      	rjmp p_l_draw_done
                                 
                                 #undef _p_col
                                 #undef _p_cl
                                 #undef _p_ch
                                 #undef _p_tmp
                                 
                                 #define _p_tmp1 ml_tmp1
                                 #define _p_tmp2 ml_tmp2
                                 
                                 p_l_update:
0001d9 9140 0316                 	lds _p_tmp1, ds_ram_out_state
0001db 9150 027f                 	lds _p_tmp2, _p_ram_prog
0001dd 2344                      	tst _p_tmp1
0001de f039                      	breq _p_l_src_update_sub
0001df 9140 0280                 	lds _p_tmp1, _p_ram_prsnc_add
0001e1 0f54                      	add _p_tmp2, _p_tmp1
0001e2 f440                      	brcc _p_l_src_update_done
0001e3 9350 0201                 	sts ml_ram_screen, _p_tmp2
0001e5 c05f                      	rjmp g_l_resume
                                 _p_l_src_update_sub:
0001e6 9140 0281                 	lds _p_tmp1, _p_ram_absnc_sub
0001e8 1b54                      	sub _p_tmp2, _p_tmp1
0001e9 f408                      	brcc _p_l_src_update_done
0001ea 2755                      	clr _p_tmp2
                                 g_l_resume_done:
                                 _p_l_src_update_done:
0001eb 9350 027f                 	sts _p_ram_prog, _p_tmp2
0001ed cf42                      	rjmp p_l_update_done
                                 
                                 #undef _p_tmp1
                                 #undef _p_tmp2
                                 #include "game.asm"
                                 
                                 
                                 #define _G_TIMER 3
                                 
                                 TIM_DEF _G, _G_TIMER
                                 
                                 #define _g_setup_tmp1 @0
                                 #define _g_setup_tmp2 @1
                                 
                                 .macro G_SRC_SETUP
                                 	; clear timer control registers
                                 	clr _g_setup_tmp1
                                 	sts _G_TCCRA, _g_setup_tmp1
                                 	sts _G_TCCRB, _g_setup_tmp1
                                 	sts _G_TCCRC, _g_setup_tmp1
                                 	; set timer interrupt mask
                                 	ldi _g_setup_tmp1, OCIEA_VAL
                                 	sts _G_TIMSK, _g_setup_tmp1
                                 	; clear frame
                                 	ldi XL, LOW( _g_ram_frame )
                                 	ldi XH, HIGH( _g_ram_frame )
                                 	clr _g_setup_tmp2
                                 	ldi _g_setup_tmp1, 16*3
                                 _g_l_setup_clear_loop:
                                 	st X+, _g_setup_tmp2
                                 	dec _g_setup_tmp1
                                 	brne _g_l_setup_clear_loop
                                 	;set empty
                                 	ldi _g_setup_tmp1, 1
                                 	sts _g_ram_spawn_countdown, _g_setup_tmp1
                                 	clr _g_setup_tmp1
                                 	sts g_ram_score, _g_setup_tmp1
                                 	sts g_ram_score + 1, _g_setup_tmp1
                                 	; load
                                 	SP_SRC_LOAD_TO_RAM ee_g_bm_player, _g_ram_bm_player, 16
                                 	SP_SRC_LOAD_TO_RAM ee_g_spawn_period, _g_ram_spawn_period, 1
                                 	SP_SRC_LOAD_TO_RAM ee_g_smooth, _g_ram_smooth, 1
                                 	SP_SRC_LOAD_TO_RAM ee_g_smooth_slow, _g_ram_smooth_slow, 1
                                 	SP_SRC_LOAD ee_g_tim_propf
                                 	mov rma, sp_data
                                 	SP_SRC_LOAD ee_g_tim_propf + 1
                                 	mov rmb, sp_data
                                 	rcall t_sr_calc
                                 	sts _G_OCRAH, rmb
                                 	sts _G_OCRAL, rma
                                 	ori rmc, WGMB_VAL(4)
                                 	sts _g_ram_tccrb, rmc
                                 .endmacro
                                 
                                 .dseg
0002c2                           _g_ram_smooth: .byte 1
0002c3                           _g_ram_smooth_slow: .byte 1
0002c4                           _g_ram_dsval: .byte 1
0002c5                           _g_ram_dsval_slow: .byte 1
0002c6                           _g_ram_col: .byte 1
0002c7                           _g_ram_frame: .byte 16*3
0002f7                           _g_ram_tccrb: .byte 1
0002f8                           _g_ram_spawn_countdown: .byte 1
0002f9                           _g_ram_spawn_period: .byte 1
0002fa                           g_ram_score: .byte 2
0002fc                           _g_ram_bm_player: .byte 16
                                 .cseg
                                 
                                 .eseg
00000a 03                        ee_g_spawn_period: .db 3
00000b 08                        ee_g_smooth: .db 8
00000c 03                        ee_g_smooth_slow: .db 3
00000d 35 0c                     ee_g_tim_propf: .dw int( 0.2 * T16_PROPF + 0.5 )
                                 .cseg
                                 
                                 #undef _g_setup_tmp1
                                 #undef _g_setup_tmp2
                                 
                                 #define _g_tmp1 ml_tmp1
                                 #define _g_tmp2 ml_tmp2
                                 #define _g_tmp3 ml_tmp3
                                 #define _g_tmp4 ml_tmp4
                                 
                                 ; tmp1 (a)
                                 ; tmp2 (b)
                                 ; tmp3 (prog)
                                 _g_l_smooth:
0001ee 1745                      	cp _g_tmp1, _g_tmp2
0001ef f430                      	brsh _g_l_smooth_greater
0001f0 2ea5                      	mov _g_tmp4, _g_tmp2
0001f1 1aa4                      	sub _g_tmp4, _g_tmp1
0001f2 16a6                      	cp _g_tmp4, _g_tmp3
0001f3 f040                      	brlo _g_l_smooth_clamp
0001f4 0f46                      	add _g_tmp1, _g_tmp3
0001f5 9508                      	ret
                                 _g_l_smooth_greater:
0001f6 2ea4                      	mov _g_tmp4, _g_tmp1
0001f7 1aa5                      	sub _g_tmp4, _g_tmp2
0001f8 16a6                      	cp _g_tmp4, _g_tmp3
0001f9 f010                      	brlo _g_l_smooth_clamp
0001fa 1b46                      	sub _g_tmp1, _g_tmp3
0001fb 9508                      	ret
                                 _g_l_smooth_clamp:
0001fc 2f45                      	mov _g_tmp1, _g_tmp2
0001fd 9508                      	ret
                                 
                                 g_l_update:
                                 	; smooth
0001fe 9140 0316                 	lds _g_tmp1, ds_ram_out_state
000200 2344                      	tst _g_tmp1
000201 f089                      	breq _g_l_update_smooth_zombie
000202 9150 0315                 	lds _g_tmp2, ds_ram_out_val
                                 	; svals = svals * smooths + rval * (1-smooths)
000204 9140 02c5                 	lds _g_tmp1, _g_ram_dsval_slow
000206 9160 02c3                 	lds _g_tmp3, _g_ram_smooth_slow
000208 dfe5                      	rcall _g_l_smooth
000209 9340 02c5                 	sts _g_ram_dsval_slow, _g_tmp1
                                 	; sval = sval * smooth + rval * (1-smooth)
00020b 9140 02c4                 	lds _g_tmp1, _g_ram_dsval
00020d 9160 02c2                 	lds _g_tmp3, _g_ram_smooth
00020f dfde                      	rcall _g_l_smooth
000210 9340 02c4                 	sts _g_ram_dsval, _g_tmp1
000212 c009                      	rjmp _g_l_update_smooth_done
                                 _g_l_update_smooth_zombie:
                                 	; sval = sval * smooth + svals * (1-smooth)
000213 9140 02c4                 	lds _g_tmp1, _g_ram_dsval
000215 9150 02c5                 	lds _g_tmp2, _g_ram_dsval_slow
000217 9160 02c2                 	lds _g_tmp3, _g_ram_smooth
000219 dfd4                      	rcall _g_l_smooth
00021a 9340 02c4                 	sts _g_ram_dsval, _g_tmp1
                                 _g_l_update_smooth_done:
00021c 9542                      	swap _g_tmp1
00021d 704f                      	andi _g_tmp1, 0b00001111
00021e 9340 02c6                 	sts _g_ram_col, _g_tmp1
000220 cef6                      	rjmp g_l_update_done
                                 
                                 #define _g_col ml_col
                                 #define _g_cl ml_cl
                                 #define _g_ch ml_ch
                                 
                                 g_l_draw:
                                 	; draw frame
000221 e0b2                      	ldi XH, HIGH(_g_ram_frame + 1)
000222 eca8                      	ldi XL, LOW(_g_ram_frame + 1)
000223 e043                      	ldi _g_tmp1, 3
000224 9f47                      	mul _g_tmp1, _g_col
000225 2744                      	clr _g_tmp1
000226 0da0                      	add XL, mull
000227 1fb4                      	adc XH, _g_tmp1
000228 919d                      	ld _g_ch, X+
000229 918c                      	ld _g_cl, X
                                 	; draw ship
00022a 9140 02c6                 	lds _g_tmp1, _g_ram_col
00022c 1b47                      	sub _g_tmp1, _g_col
00022d f40a                      	brpl _g_l_draw_abs_done
00022e 9541                      	neg _g_tmp1
                                 _g_l_draw_abs_done:
00022f e0b2                      	ldi XH, HIGH( _g_ram_bm_player )
000230 efac                      	ldi XL, LOW( _g_ram_bm_player )
000231 0fa4                      	add XL, _g_tmp1
000232 2744                      	clr _g_tmp1
000233 1fb4                      	adc XH, _g_tmp1
000234 914c                      	ld _g_tmp1, X
000235 2f58                      	mov _g_tmp2, _g_cl
000236 2354                      	and _g_tmp2, _g_tmp1
000237 f411                      	brne _g_l_over
000238 2b84                      	or _g_cl, _g_tmp1
000239 cf00                      	rjmp g_l_draw_done
                                 
                                 _g_l_over:
00023a e041                      	ldi _g_tmp1, ML_SCREEN_SCORE
00023b 9340 0201                 	sts ml_ram_screen, _g_tmp1
00023d 2744                      	clr _g_tmp1
00023e 9340 0091                 	sts _G_TCCRB, _g_tmp1
000240 cf31                      	rjmp s_l_set
                                 
                                 #undef _g_col
                                 #undef _g_cl
                                 #undef _g_ch
                                 
                                 g_l_pause:
000241 2744                      	clr _g_tmp1
000242 9340 0091                 	sts _G_TCCRB, _g_tmp1
000244 cee5                      	rjmp g_l_pause_done
                                 
                                 g_l_resume:
                                 	/*lds _g_tmp1, ds_ram_out_val
                                 	sts _g_ram_dsval, _g_tmp1
                                 	sts _g_ram_dsval_slow, _g_tmp1*/
                                 	; start timer
000245 9140 02f7                 	lds _g_tmp1, _g_ram_tccrb
000247 9340 0091                 	sts _G_TCCRB, _g_tmp1
000249 cfa1                      	rjmp g_l_resume_done
                                 
                                 #undef _g_tmp1
                                 #undef _g_tmp2
                                 #undef _g_tmp3
                                 
                                 #define _g_tmp1 ria
                                 #define _g_tmp2 rib
                                 #define _g_tmp3 ric
                                 
000040 940c 024a                 ISR _G_OCAaddr
                                 	; score
00024a 91a0 02fa                 	lds XL, g_ram_score
00024c 91b0 02fb                 	lds XH, g_ram_score + 1
00024e 9611                      	adiw XH:XL, 1
00024f 93a0 02fa                 	sts g_ram_score, XL
000251 93b0 02fb                 	sts g_ram_score + 1, XH
                                 	; spawn
000253 9100 02f8                 	lds _g_tmp1, _g_ram_spawn_countdown
000255 950a                      	dec _g_tmp1
000256 f439                      	brne _g_l_oca_vframe_done
                                 	; spawn begin
000257 e003                      	ldi _g_tmp1, 3
000258 9300 02c7                 	sts _g_ram_frame, _g_tmp1
00025a 9300 02cd                 	sts _g_ram_frame + 6, _g_tmp1
                                 	; spawn end
00025c 9100 02f9                 	lds _g_tmp1, _g_ram_spawn_period
                                 _g_l_oca_vframe_done:
00025e 9300 02f8                 	sts _g_ram_spawn_countdown, _g_tmp1
                                 	; shift
000260 eca7                      	ldi XL, LOW( _g_ram_frame )
000261 e0b2                      	ldi XH, HIGH( _g_ram_frame )
000262 e100                      	ldi _g_tmp1, 16
                                 _g_l_oca_shift_loop:
000263 911c                      	ld _g_tmp2, X
000264 9516                      	lsr _g_tmp2
000265 931d                      	st X+, _g_tmp2
000266 911c                      	ld _g_tmp2, X
000267 9517                      	ror _g_tmp2
000268 931d                      	st X+, _g_tmp2
000269 911c                      	ld _g_tmp2, X
00026a 9517                      	ror _g_tmp2
00026b 931d                      	st X+, _g_tmp2
00026c 950a                      	dec _g_tmp1
00026d f7a9                      	brne _g_l_oca_shift_loop
00026e 9518                      	reti
                                 
                                 #undef _g_tmp1
                                 #undef _g_tmp2
                                 #undef _g_tmp3
                                 
                                 
                                 #include "led_matrix.asm"
                                 
                                 ; ARE
                                 ; LED matrix
                                 ; dirty PORTC, DDRC, PINC
                                 
                                 #define _LM_IO C
                                 
                                 IO_DEF _LM, _LM_IO
                                 #define _LM_BIT_ABCD 0 ; digital pin 34-37
                                 #define _LM_BIT_G 4 ; digital pin 33
                                 #define _LM_BIT_DI 5 ; digital pin 32
                                 #define _LM_BIT_CLK 6 ; digital pin 31
                                 #define _LM_BIT_LAT 7 ; digital pin 30
                                 
                                 #define _lm_setup_tmp @0
                                 
                                 ; [SOURCE] setup
                                 ; @0 (dirty immediate register)
                                 .macro LM_SRC_SETUP
                                 	ser _lm_setup_tmp
                                 	out _LM_DDR, _lm_setup_tmp
                                 .endmacro
                                 
                                 #undef _lm_setup_tmp
                                 
                                 #define _lm_cl ml_cl
                                 #define _lm_ch ml_ch
                                 #define _lm_col ml_col
                                 #define _lm_tmp1 ml_tmp1
                                 #define _lm_tmp2 ml_tmp2
                                 
                                 lm_l_sendcol:
00026f e140                      	ldi _lm_tmp1, 16
                                 _lm_l_src_send_col_row:
000270 e350                      	ldi _lm_tmp2, (1 << _LM_BIT_G) | (1 << _LM_BIT_DI)
000271 9596                      	lsr _lm_ch
000272 9587                      	ror _lm_cl
000273 f408                      	brcc _lm_l_src_send_col_out_dot
000274 e150                      	ldi _lm_tmp2, (1 << _LM_BIT_G)
                                 _lm_l_src_send_col_out_dot:
000275 b958                      	out _LM_PORT, _lm_tmp2
000276 6450                      	ori _lm_tmp2, 1 << _LM_BIT_CLK
000277 b958                      	out _LM_PORT, _lm_tmp2
000278 7b5f                      	andi _lm_tmp2, ~(1 << _LM_BIT_CLK)
000279 b958                      	out _LM_PORT, _lm_tmp2
                                 	;loop
00027a 954a                      	dec _lm_tmp1
00027b f7a1                      	brne _lm_l_src_send_col_row
                                 	;send LAT
00027c e950                      	ldi _lm_tmp2, (1 << _LM_BIT_G) | (1 << _LM_BIT_LAT)
00027d b958                      	out _LM_PORT, _lm_tmp2
00027e e150                      	ldi _lm_tmp2, (1 << _LM_BIT_G)
00027f b958                      	out _LM_PORT, _lm_tmp2
                                 	;send col
000280 e04f                      	ldi _lm_tmp1, 15
000281 1b47                      	sub _lm_tmp1, _lm_col
000282 2b54                      	or _lm_tmp2, _lm_tmp1
000283 b958                      	out _LM_PORT, _lm_tmp2
                                 	;end G
000284 b948                      	out _LM_PORT, _lm_tmp1
000285 ceb6                      	rjmp ml_l_sendcol_done
                                 
                                 #undef _lm_cl
                                 #undef _lm_ch
                                 #undef _lm_col
                                 #undef _lm_tmp1
                                 #undef _lm_tmp2
                                 #include "distance_sens.asm"
                                 
                                 ; ARE
                                 ; distance sensor
                                 ; dirty timer 4 module and registers
                                 
                                 #define _DS_TIMER 4
                                 #define _DS_IO L
                                 
                                 TIM_DEF _DS, _DS_TIMER
                                 IO_DEF _DS, _DS_IO
                                 
                                 #define _DS_ICP_BIT 0 ; digital pin 49
                                 #define _DS_TRIG_BIT 6 ; digital pin 43
                                 
                                 #define _ds_tmp @0
                                 
                                 ; [SOURCE] setup
                                 ; @0 (dirty immediate register)
                                 .macro DS_SRC_SETUP
                                 	; clear timer control registers
                                 	clr _ds_tmp
                                 	sts _DS_TCCRA, _ds_tmp
                                 	sts _DS_TCCRB, _ds_tmp
                                 	sts _DS_TCCRC, _ds_tmp
                                 	; set timer interrupt mask
                                 	ldi _ds_tmp, ICIE_VAL | OCIEA_VAL
                                 	sts _DS_TIMSK, _ds_tmp
                                 	; set data direction register to output for trig pin
                                 	ldi _ds_tmp, 1 << _DS_TRIG_BIT
                                 	sts _DS_DDR, _ds_tmp
                                 	; load ee
                                 	SP_SRC_LOAD_TO_RAM ee_ds_min_ic, _ds_ram_min, 2
                                 	SP_SRC_LOAD_TO_RAM ee_ds_max_ic, _ds_ram_max, 2
                                 	SP_SRC_LOAD_TO_RAM ee_ds_emax_ic, _ds_ram_emax, 2
                                 	SP_SRC_LOAD ee_ds_period_propf
                                 	mov rma, sp_data
                                 	SP_SRC_LOAD ee_ds_period_propf + 1
                                 	mov rmb, sp_data
                                 	call t_sr_calc
                                 	ori rmc, ICN_VAL | ICES_VAL
                                 	sts _DS_OCRAH, rmb
                                 	sts _DS_OCRAL, rma
                                 	sts _ds_ram_tccrb, rmc
                                 .endmacro
                                 
                                 #undef _ds_tmp
                                 
                                 .eseg
00000f aa 03                     ee_ds_period_propf: .dw int( 0.06 * T16_PROPF + 0.5)
000011 46 00                     ee_ds_min_ic: .dw 70
000013 fa 00                     ee_ds_max_ic: .dw 250
000015 2c 01                     ee_ds_emax_ic: .dw 300
                                 .cseg
                                 
                                 .dseg
00030c                           _ds_ram_tccrb: .byte 1
00030d                           _ds_ram_min: .byte 2
00030f                           _ds_ram_max: .byte 2
000311                           _ds_ram_emax: .byte 2
000313                           _ds_ram_ltime: .byte 2
000315                           ds_ram_out_val: .byte 1
000316                           ds_ram_out_state: .byte 1
                                 .cseg
                                 
000054 940c 0286                 ISR _DS_OCAaddr
                                 ds_isr_trig:
                                 
                                 #define _ds_tmp ria
                                 
                                 	; start trig
000286 e400                      	ldi _ds_tmp, 1 << _DS_TRIG_BIT
000287 9300 010b                 	sts _DS_PORT, _ds_tmp
                                 	; stop timer
000289 2700                      	clr _ds_tmp
00028a 9300 00a1                 	sts _DS_TCCRB, _ds_tmp
                                 	; clear counter
00028c 9300 00a5                 	sts _DS_TCNTH, _ds_tmp
00028e 9300 00a4                 	sts _DS_TCNTL, _ds_tmp
                                 	; skip if not measured
000290 9100 0072                 	lds _ds_tmp, _DS_TIMSK
000292 fd05                      	sbrc _ds_tmp, ICIE
000293 c039                      	rjmp _ds_isr_trig_bad
                                 
                                 #undef _ds_tmp
                                 
                                 #define _ds_cursl ria
                                 #define _ds_cursh rib
                                 #define _ds_inl ri0
                                 #define _ds_inh ri1
                                 
                                 	; skip if greater than max
000294 9100 0311                 	lds _ds_cursl, _ds_ram_emax
000296 9110 0312                 	lds _ds_cursh, _ds_ram_emax + 1
000298 9020 0313                 	lds _ds_inl, _ds_ram_ltime
00029a 9030 0314                 	lds _ds_inh, _ds_ram_ltime + 1
00029c 1620                      	cp _ds_inl, _ds_cursl
00029d 0631                      	cpc _ds_inh, _ds_cursh
00029e f570                      	brsh _ds_isr_trig_bad
                                 
                                 #define _ds_in_lol ri2
                                 #define _ds_in_loh ri3
                                 #define _ds_in_hil ri4
                                 #define _ds_in_hih ri5
                                 #define _ds_out_lo ric
                                 #define _ds_out_hi rid
                                 #define _ds_out ri6
                                 
                                 	; clamp
                                 	; setup clamp parameters
00029f 9040 030d                 	lds _ds_in_lol, _ds_ram_min
0002a1 9050 030e                 	lds _ds_in_loh, _ds_ram_min + 1
0002a3 9060 030f                 	lds _ds_in_hil, _ds_ram_max
0002a5 9070 0310                 	lds _ds_in_hih, _ds_ram_max + 1
0002a7 2722                      	clr _ds_out_lo
0002a8 ef3f                      	ser _ds_out_hi
                                 	; start clamping
                                 _ds_l_isr_trig_clamp_start:
0002a9 0183                      	movw _ds_cursh:_ds_cursl, _ds_in_hih:_ds_in_hil
0002aa 2e83                      	mov _ds_out, _ds_out_hi
                                 _ds_l_isr_trig_clamp_loop:
0002ab 1b32                      	sub _ds_out_hi, _ds_out_lo
0002ac 3032                      	cpi _ds_out_hi, 2
0002ad f0b8                      	brlo _ds_l_isr_trig_clamp_stop
0002ae 0f32                      	add _ds_out_hi, _ds_out_lo
0002af 1502                      	cp _ds_cursl, _ds_inl
0002b0 0513                      	cpc _ds_cursh, _ds_inh
0002b1 f099                      	breq _ds_l_isr_trig_clamp_stop
0002b2 f448                      	brsh _ds_l_isr_trig_clamp_smaller
                                 _ds_l_isr_trig_clamp_greater:
0002b3 0128                      	movw _ds_in_loh:_ds_in_lol, _ds_cursh:_ds_cursl
0002b4 2d28                      	mov _ds_out_lo, _ds_out
0002b5 0d06                      	add _ds_cursl, _ds_in_hil
0002b6 1d17                      	adc _ds_cursh, _ds_in_hih
0002b7 9517                      	ror _ds_cursh
0002b8 9507                      	ror _ds_cursl
0002b9 0e83                      	add _ds_out, _ds_out_hi
0002ba 9487                      	ror _ds_out
0002bb cfef                      	rjmp _ds_l_isr_trig_clamp_loop
                                 _ds_l_isr_trig_clamp_smaller:
0002bc 0138                      	movw _ds_in_hih:_ds_in_hil, _ds_cursh:_ds_cursl
0002bd 2d38                      	mov _ds_out_hi, _ds_out
0002be 0d04                      	add _ds_cursl, _ds_in_lol
0002bf 1d15                      	adc _ds_cursh, _ds_in_loh
0002c0 9517                      	ror _ds_cursh
0002c1 9507                      	ror _ds_cursl
0002c2 0e82                      	add _ds_out, _ds_out_lo
0002c3 9487                      	ror _ds_out
0002c4 cfe6                      	rjmp _ds_l_isr_trig_clamp_loop
                                 
                                 #undef _ds_cursl
                                 #undef _ds_cursh
                                 #undef _ds_inl
                                 #undef _ds_inh
                                 #undef _ds_in_lol
                                 #undef _ds_in_loh
                                 #undef _ds_in_hil
                                 #undef _ds_in_hih
                                 #undef _ds_out_lo
                                 #undef _ds_out_hi
                                 
                                 #define _ds_tmp1 ria
                                 #define _ds_tmp2 rib
                                 
                                 _ds_l_isr_trig_clamp_stop:
                                 	; write output value
0002c5 9100 0315                 	lds _ds_tmp1, ds_ram_out_val
0002c7 0d08                      	add _ds_tmp1, _ds_out
0002c8 9507                      	ror _ds_tmp1
0002c9 9300 0315                 	sts ds_ram_out_val, _ds_tmp1
                                 	; set output state to true
0002cb ef0f                      	ser _ds_tmp1
0002cc c004                      	rjmp _ds_isr_trig_done
                                 
                                 #undef _ds_out
                                 
                                 _ds_isr_trig_bad:
                                 	; wait
0002cd e305                      	ldi _ds_tmp1, 53
                                 _ds_isr_trig_bad_wait:
0002ce 950a                      	dec _ds_tmp1
0002cf f7f1                          brne _ds_isr_trig_bad_wait
                                 	; set output state to false
0002d0 2700                      	clr _ds_tmp1
                                 _ds_isr_trig_done:
                                 	; write output state
0002d1 9300 0316                 	sts ds_ram_out_state, _ds_tmp1
0002d3 b905                      	BL_SRC_OUT _ds_tmp1
                                 	; cancel pending interrupts
0002d4 e202                      	ldi _ds_tmp1, ICF_VAL | OCFA_VAL
0002d5 bb09                      	out _DS_TIFR, _ds_tmp1
                                 	; enable interrupts
0002d6 e202                      	ldi _ds_tmp1, ICIE_VAL | OCIEA_VAL
0002d7 9300 0072                 	sts _DS_TIMSK, _ds_tmp1
                                 	; stop trig
0002d9 2700                      	clr _ds_tmp1
0002da 9300 010b                 	sts _DS_PORT, _ds_tmp1
                                 	; start timer
0002dc 9100 030c                 	lds _ds_tmp1, _ds_ram_tccrb
0002de 9300 00a1                 	sts _DS_TCCRB, _ds_tmp1
0002e0 9518                      	reti
                                 
                                 #undef _ds_tmp1
                                 #undef _ds_tmp2
                                 
                                 #define _ds_icrl ri0
                                 #define _ds_icrh ri1
                                 #define _ds_tmp1 ria
                                 #define _ds_tmp2 rib
                                 
000052 940c 02e1                 ISR _DS_ICPaddr
                                 	; load ICR
0002e1 9020 00a6                 	lds _ds_icrl, _DS_ICRL
0002e3 9030 00a7                 	lds _ds_icrh, _DS_ICRH
                                 	; check if rising or falling edge
0002e5 9100 00a1                 	lds _ds_tmp1, _DS_TCCRB
0002e7 ff06                      	sbrs _ds_tmp1, ICES
0002e8 c00a                      	rjmp _ds_l_isr_icp_falling
                                 _ds_l_isr_icp_rising:
                                 	; save ICR to sram
0002e9 9220 0313                 	sts _ds_ram_ltime, _ds_icrl
0002eb 9230 0314                 	sts _ds_ram_ltime + 1, _ds_icrh
                                 	; set input capture to falling edge
0002ed 9100 00a1                 	lds _ds_tmp1, _DS_TCCRB
0002ef 7b0f                      	andi _ds_tmp1, ~(ICES_VAL)
0002f0 9300 00a1                 	sts _DS_TCCRB, _ds_tmp1
0002f2 9518                      	reti
                                 _ds_l_isr_icp_falling:
                                 	; save difference to sram
0002f3 9100 0313                 	lds _ds_tmp1, _ds_ram_ltime
0002f5 9110 0314                 	lds _ds_tmp2, _ds_ram_ltime + 1
0002f7 1a20                      	sub _ds_icrl, _ds_tmp1
0002f8 0a31                      	sbc _ds_icrh, _ds_tmp2
0002f9 9220 0313                 	sts _ds_ram_ltime, _ds_icrl
0002fb 9230 0314                 	sts _ds_ram_ltime + 1, _ds_icrh
                                 	; disable input capture interrupt
0002fd e002                      	ldi _ds_tmp1, OCIEA_VAL
0002fe 9300 0072                 	sts _DS_TIMSK, _ds_tmp1
000300 9518                      	reti
                                 
                                 #undef _ds_icrh
                                 #undef _ds_icrl
                                 #undef _ds_tmp1
                                 #undef _ds_tmp2
                                 
                                 
                                 .eseg
                                 #include "bitmaps.asm"
                                 
000017 0d
000018 06
000019 03
00001a 01
00001b 00
00001c 00
00001d 00
00001e 00
00001f 00
000020 00
000021 00
000022 00
000023 00
000024 00
000025 00
000026 00                        .db 0b00001101,0b00000110,0b00000011,0b00000001,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000
                                 ee_g_bm_player_end:
                                 ee_p_bm_paused: ; p_bm_paused 16x16
000027 00
000028 00
000029 00
00002a 00
00002b 00
00002c 00
00002d 00
00002e 00
00002f 07
000030 e0
000031 07
000032 e0
000033 07
000034 e0
000035 00
000036 00
000037 00
000038 00
000039 07
00003a e0
00003b 07
00003c e0
00003d 07
00003e e0
00003f 00
000040 00
000041 00
000042 00
000043 00
000044 00
000045 00
000046 00                        .db 0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000111,0b11100000,0b00000111,0b11100000,0b00000111,0b11100000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000111,0b11100000,0b00000111,0b11100000,0b0000011                                 1,0b11100000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000,0b00000000
                                 ee_p_bm_paused_end:
000047 ff
000048 ff
000049 ff
00004a ff
00004b ff
00004c ff
00004d ff
00004e ff
00004f f8
000050 1f
000051 f8
000052 1f
000053 f8
000054 1f
000055 ff
000056 ff
000057 ff
000058 ff
000059 f8
00005a 1f
00005b f8
00005c 1f
00005d f8
00005e 1f
00005f ff
000060 ff
000061 ff
000062 ff
000063 ff
000064 ff
000065 ff
000066 ff                        ee_p_bm_resuming: ; p_bm_resuming 16x16
                                 .db 0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111000,0b00011111,0b11111000,0b00011111,0b11111000,0b00011111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111000,0b00011111,0b11111000,0b00011111,0b1111100                                 0,0b00011111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111,0b11111111
000067 00
000068 3e
000069 22
00006a 3e
00006b 00
00006c 00
00006d 00
00006e 3e
00006f 00
000070 2e
000071 2a
000072 3a
000073 00
000074 2a
000075 2a
000076 3e
000077 00
000078 38
000079 08
00007a 3e
00007b 00
00007c 3a
00007d 2a
00007e 2e
00007f 00
000080 3e
000081 2a
000082 2e
000083 00
000084 30
000085 20
000086 3e
000087 00
000088 3e
000089 2a
00008a 3e
00008b 00
00008c 3a
00008d 2a
00008e 3e
00008f 00
000090 20
000091 20
000092 00
000093 00
000094 00
000095 00
000096 00                        ee_p_bm_resuming_end:
                                 ee_s_bm_digits: ; s_bm_digits 48x8
                                 .db 0b00000000,0b00111110,0b00100010,0b00111110,0b00000000,0b00000000,0b00000000,0b00111110,0b00000000,0b00101110,0b00101010,0b00111010,0b00000000,0b00101010,0b00101010,0b00111110,0b00000000,0b00111000,0b00001000,0b00111110,0b00000000,0b00111010,0b0010101000097 00
000098 3a
000099 2a
00009a 2e
00009b 00
00009c 3e
00009d 22
00009e 22
00009f 00
0000a0 3e
0000a1 2c
0000a2 3a
0000a3 00
0000a4 12
0000a5 00
0000a6 00                        0,0b00101110,0b00000000,0b00111110,0b00101010,0b00101110,0b00000000,0b00110000,0b00100000,0b00111110,0b00000000,0b00111110,0b00101010,0b00111110,0b00000000,0b00111010,0b00101010,0b00111110,0b00000000,0b00100000,0b00100000,0b00000000,0b00000000,0b00000000,                                 0b00000000,0b00000000
                                 ee_s_bm_digits_end:
0000a7 00
0000a8 20
0000a9 3e
0000aa 20
0000ab 00
0000ac 3e
0000ad 22
0000ae 3e
0000af 00
0000b0 3e
0000b1 28
0000b2 38
0000b3 00
0000b4 12
0000b5 00
0000b6 00                        ee_s_bm_scr: ; s_bm_scr 16x8
                                 .db 0b00000000,0b00111010,0b00101010,0b00101110,0b00000000,0b00111110,0b00100010,0b00100010,0b00000000,0b00111110,0b00101100,0b00111010,0b00000000,0b00010010,0b00000000,0b00000000
                                 .cseg
                                 
                                 ; main
                                 
                                 #define m_tmp rma
                                 
000000 940c 0301                 ISR 0
                                 m_l_reset:
000301 94f8                      	cli
                                 	; setup stack
000302 e241
000303 bf4e
000304 ef4f
000305 bf4d                      	STACK_SETUP m_tmp
                                 	; setup builtin LED
000306 e840
000307 b944                      	BL_SRC_SETUP m_tmp
000308 2744
000309 b945                      	BL_SRC_OFF m_tmp
                                 	; setup LED matrix
00030a ef4f
00030b b947                      	LM_SRC_SETUP m_tmp
                                 	; setup UART communication
00030c e040
00030d 9340 00c5
00030f e647
000310 9340 00c4
000312 e040
000313 9340 00c0
000315 e948
000316 9340 00c1
000318 e846
000319 9340 00c2                 	UC_SRC_SETUP m_tmp
                                 	;setup distance sensor
00031b 2744
00031c 9340 00a0
00031e 9340 00a1
000320 9340 00a2
000322 e242
000323 9340 0072
000325 e440
000326 9340 010a
000328 e121
000329 e010
00032a ddca
00032b 9300 030d
00032d e122
00032e e010
00032f ddc5
000330 9300 030e
000332 e123
000333 e010
000334 ddc0
000335 9300 030f
000337 e124
000338 e010
000339 ddbb
00033a 9300 0310
00033c e125
00033d e010
00033e ddb6
00033f 9300 0311
000341 e126
000342 e010
000343 ddb1
000344 9300 0312
000346 e02f
000347 e010
000348 ddac
000349 2f40
00034a e120
00034b e010
00034c dda8
00034d 2f50
00034e 940e 0072
000350 6c60
000351 9350 00a9
000353 9340 00a8
000355 9360 030c                 	DS_SRC_SETUP m_tmp
000357 940e 0286                 	call ds_isr_trig
                                 	; setup draw loop
000359 2744
00035a 9340 00b0
00035c 9340 00b1
00035e e042
00035f 9340 0070
000361 2744
000362 9340 0202
000364 e042
000365 9340 0201
000367 e022
000368 e010
000369 dd8b
00036a 9300 0203
00036c e023
00036d e010
00036e dd86
00036f 9300 0204
000371 e020
000372 e010
000373 dd81
000374 2f40
000375 e021
000376 e010
000377 dd7d
000378 2f50
000379 940e 0072
00037b 9350 00b3
00037d 9360 0200
00037f 2744
000380 9340 027f
000382 e028
000383 e010
000384 dd70
000385 9300 0281
000387 e029
000388 e010
000389 dd6b
00038a 9300 0280
00038c e227
00038d e010
00038e e8a2
00038f e0b2
000390 e230
000391 dd6a
000392 e427
000393 e010
000394 eaa2
000395 e0b2
000396 e230
000397 dd64
000398 2744
000399 9340 0090
00039b 9340 0091
00039d 9340 0092
00039f e042
0003a0 9340 0071
0003a2 eca7
0003a3 e0b2
0003a4 2766
0003a5 e340
0003a6 936d
0003a7 954a
0003a8 f7e9
0003a9 e041
0003aa 9340 02f8
0003ac 2744
0003ad 9340 02fa
0003af 9340 02fb
0003b1 e127
0003b2 e010
0003b3 efac
0003b4 e0b2
0003b5 e130
0003b6 dd45
0003b7 e02a
0003b8 e010
0003b9 dd3b
0003ba 9300 02f9
0003bc e02b
0003bd e010
0003be dd36
0003bf 9300 02c2
0003c1 e02c
0003c2 e010
0003c3 dd31
0003c4 9300 02c3
0003c6 e02d
0003c7 e010
0003c8 dd2c
0003c9 2f40
0003ca e02e
0003cb e010
0003cc dd28
0003cd 2f50
0003ce dca3
0003cf 9350 0099
0003d1 9340 0098
0003d3 6068
0003d4 9360 02f7
0003d6 2744
0003d7 9340 0120
0003d9 9340 0121
0003db 9340 0122
0003dd e042
0003de 9340 0073
0003e0 e040
0003e1 9340 0205
0003e3 e927
0003e4 e010
0003e5 e2af
0003e6 e0b2
0003e7 e230
0003e8 dd13
0003e9 ea27
0003ea e010
0003eb e0af
0003ec e0b2
0003ed e230
0003ee dd0d
0003ef e627
0003f0 e010
0003f1 e4af
0003f2 e0b2
0003f3 e330
0003f4 dd07
0003f5 e024
0003f6 e010
0003f7 dcfd
0003f8 2f40
0003f9 e025
0003fa e010
0003fb dcf9
0003fc 2f50
0003fd 940e 0072
0003ff 9350 0129
000401 9340 0128
000403 6068
000404 9360 0206                 	ML_SRC_SETUP m_tmp
000406 9478                      	sei
                                 	; enter main loop
000407 cd09                      	rjmp ml_l_loop
                                 
                                 #undef m_tmp
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :  14 y  :  12 z  :   0 r0 :   1 r1 :   0 r2 :   9 r3 :   7 r4 :   3 
r5 :   3 r6 :   4 r7 :   4 r8 :   8 r9 :   0 r10:   6 r11:   0 r12:   0 
r13:   0 r14:   0 r15:   0 r16: 102 r17:  79 r18:  66 r19:  14 r20: 184 
r21:  67 r22:  49 r23:  11 r24:  10 r25:  21 r26:  21 r27:  21 r28:   7 
r29:   7 r30:   0 r31:   0 
Registers used: 25 out of 35 (71.4%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   9 add   :  16 adiw  :   1 and   :   1 
andi  :  20 asr   :   0 bclr  :   0 bld   :   2 brbc  :   0 brbs  :   0 
brcc  :   5 brcs  :   0 break :   0 breq  :  14 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   5 brlt  :   0 brmi  :   0 
brne  :  16 brpl  :   1 brsh  :   6 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   2 call  :   4 cbi   :   0 cbr   :   0 
clc   :   0 clh   :   0 cli   :   2 cln   :   0 clr   :  30 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   1 cp    :   7 cpc   :   5 
cpi   :   9 cpse  :   0 dec   :   7 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   3 inc   :   3 jmp   :   7 ld    :  11 ldd   :   0 ldi   : 156 
lds   :  54 lpm   :   0 lsl   :  11 lsr   :   6 mov   :  40 movw  :   4 
mul   :   1 muls  :   0 mulsu :   0 neg   :   1 nop   :   0 or    :   6 
ori   :   4 out   :  27 pop   :   0 push  :   0 rcall :  41 ret   :  20 
reti  :   8 rjmp  :  39 rol   :   4 ror   :  12 sbc   :   2 sbci  :   0 
sbi   :   7 sbic  :   5 sbis  :   0 sbiw  :   0 sbr   :   0 sbrc  :   2 
sbrs  :   3 sec   :   0 seh   :   0 sei   :   2 sen   :   0 ser   :   4 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :  12 std   :   3 sts   :  90 sub   :   9 subi  :   2 swap  :   6 
tst   :   9 wdr   :   0 
Instructions used: 56 out of 116 (48.3%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000810   1864      0   1864  262144   0.7%
[.dseg] 0x000200 0x000317      0    279    279    8192   3.4%
[.eseg] 0x000000 0x0000b7      0    183    183    4096   4.5%

Assembly complete, 0 errors, 0 warnings
