# Implementation Options: Tang Nano 9K vs Raspberry Pi Pico

This document compares implementation approaches for the SPIQuadCopter project:

1. **Tang Nano 9K + Pure SystemVerilog** - Hardware state machines (current approach)
2. **Tang Nano 9K + SERV RISC-V** - Soft CPU firmware on FPGA
3. **Raspberry Pi Pico (RP2040)** - ARM Cortex-M0+ with PIO state machines

---

# Part 1: SystemVerilog vs SERV on Tang Nano 9K

## Executive Summary

| Aspect | SystemVerilog | SERV + C Firmware |
|--------|---------------|-------------------|
| **FPGA Resources** | ~200-400 LUTs | ~400-600 LUTs (incl. RAM) |
| **Code Size** | ~500 lines Verilog | ~300 LUTs + 100 lines C |
| **Debugging** | Waveforms, assertions | printf, GDB, waveforms |
| **Flexibility** | Recompile FPGA | Recompile C only |
| **Latency** | 1-2 cycles/byte | ~32 cycles/byte (bit-serial) |
| **Development Time** | Longer | Shorter for complex logic |

---

## 1. Code Size Comparison

### SystemVerilog Approach (Current)

```
src/msp_v2/
‚îú‚îÄ‚îÄ msp_rx.sv          ~180 lines  (packet receiver FSM)
‚îú‚îÄ‚îÄ msp_responder.sv   ~175 lines  (command handler FSM)
‚îú‚îÄ‚îÄ msp_tx.sv          ~165 lines  (response transmitter FSM)
‚îî‚îÄ‚îÄ msp_handler_v2.sv  ~130 lines  (pipeline wrapper)
                       ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
                       ~650 lines total
```

Each module is a hand-crafted state machine with:
- Explicit state encoding
- Timeout counters
- Checksum calculation
- Packed array management for payload

### SERV + C Firmware Approach

**Hardware (Verilog):**
```
serv/                  ~300 LUTs (SERV core)
‚îú‚îÄ‚îÄ servile.sv         Wishbone wrapper (from FuseSoC)
‚îú‚îÄ‚îÄ wb_ram.sv          2KB instruction RAM
‚îî‚îÄ‚îÄ wb_ram.sv          2KB data RAM
                       ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ
                       ~500 LUTs + 2 BRAMs
```

**Firmware (C):**
```c
// msp_handler.c - ~100 lines
#include <stdint.h>

#define UART_RX  (*(volatile uint8_t*)0x80000000)
#define UART_TX  (*(volatile uint8_t*)0x80000004)
#define UART_ST  (*(volatile uint8_t*)0x80000008)

typedef struct {
    uint8_t cmd;
    uint8_t len;
    uint8_t payload[16];
} msp_packet_t;

// Simple MSP parser
int msp_receive(msp_packet_t *pkt) {
    if (uart_getc() != '$') return -1;
    if (uart_getc() != 'M') return -1;
    if (uart_getc() != '<') return -1;
    
    pkt->len = uart_getc();
    pkt->cmd = uart_getc();
    
    uint8_t crc = pkt->len ^ pkt->cmd;
    for (int i = 0; i < pkt->len; i++) {
        pkt->payload[i] = uart_getc();
        crc ^= pkt->payload[i];
    }
    
    return (uart_getc() == crc) ? 0 : -1;
}

void msp_send_response(uint8_t cmd, uint8_t *data, uint8_t len) {
    uart_putc('$');
    uart_putc('M');
    uart_putc('>');
    uart_putc(len);
    uart_putc(cmd);
    
    uint8_t crc = len ^ cmd;
    for (int i = 0; i < len; i++) {
        uart_putc(data[i]);
        crc ^= data[i];
    }
    uart_putc(crc);
}

void main(void) {
    msp_packet_t pkt;
    
    while (1) {
        if (msp_receive(&pkt) == 0) {
            switch (pkt.cmd) {
                case MSP_IDENT:
                    uint8_t resp[] = {0x01, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00};
                    msp_send_response(MSP_IDENT, resp, 7);
                    break;
                // ... other commands
            }
        }
    }
}
```

---

## 2. Debugging Comparison

### SystemVerilog Debugging

**Tools:**
- GTKWave / Surfer for waveform viewing
- Icarus Verilog / Verilator for simulation
- Hardware debug pins (current approach)

**Challenges:**
- Must add explicit debug signals to RTL
- State machine transitions visible only in waveforms
- Adding `$display` requires rebuild
- Protocol errors hard to trace through FSM

**Example Debug Session:**
```bash
# Run testbench
cd src/msp_v2
make sim

# View waveforms
gtkwave msp_handler_v2_tb.vcd &

# Check state transitions manually in waveform viewer
```

**Pros:**
- Cycle-accurate visibility
- See all signal transitions
- Can catch race conditions

**Cons:**
- Steep learning curve for complex FSMs
- Every debug point requires RTL changes
- No breakpoints or stepping

### SERV + C Firmware Debugging

**Tools:**
- GDB with RISC-V target (via JTAG or simulation)
- printf debugging (via UART)
- Verilator + C firmware co-simulation
- Standard C debuggers

**Debug Approaches:**

#### 1. Printf Debugging (Easiest)
```c
void msp_receive(msp_packet_t *pkt) {
    uint8_t c = uart_getc();
    printf("Got: 0x%02X\n", c);  // Debug output
    if (c != '$') return -1;
    // ...
}
```

#### 2. GDB Debugging (Most Powerful)
```bash
# Start Verilator simulation with GDB stub
./Vservant --gdb-port 3333 &

# Connect GDB
riscv32-unknown-elf-gdb firmware.elf
(gdb) target remote :3333
(gdb) break msp_receive
(gdb) continue
(gdb) print pkt->cmd
(gdb) step
```

#### 3. Memory Inspection
```c
// Dump state at any point
volatile uint32_t *debug_reg = (uint32_t*)0x90000000;
*debug_reg = current_state;  // Visible on Wishbone bus
```

**Pros:**
- Familiar C debugging workflow
- Breakpoints, watchpoints, stepping
- printf without FPGA rebuild
- Easy protocol-level debugging

**Cons:**
- Hardware timing less visible
- SERV is slow (32 cycles/instruction)
- Additional abstraction layer

---

## 3. Testing & Simulation

### SystemVerilog Testing

**Testbench Structure:**
```
src/msp_v2/
‚îú‚îÄ‚îÄ msp_handler_v2_tb.sv    # Main testbench
‚îú‚îÄ‚îÄ Makefile                # Build rules
‚îî‚îÄ‚îÄ msp_handler_v2_tb.vcd   # Output waveforms
```

**Running Tests:**
```bash
cd src/msp_v2
make sim          # Compile and run
make waves        # Open GTKWave
```

**Example Testbench:**
```systemverilog
// Send MSP_IDENT command
task send_msp_ident();
    send_byte(8'h24);  // '$'
    send_byte(8'h4D);  // 'M'
    send_byte(8'h3C);  // '<'
    send_byte(8'h00);  // len=0
    send_byte(8'h64);  // cmd=MSP_IDENT (100)
    send_byte(8'h64);  // checksum
endtask

initial begin
    @(negedge rst);
    send_msp_ident();
    
    // Wait for response
    wait(tx_valid);
    // Check response...
end
```

### SERV + C Firmware Testing

**Directory Structure:**
```
serv/
‚îú‚îÄ‚îÄ firmware/
‚îÇ   ‚îú‚îÄ‚îÄ msp_handler.c       # Main firmware
‚îÇ   ‚îú‚îÄ‚îÄ msp_handler_test.c  # Unit tests (host)
‚îÇ   ‚îú‚îÄ‚îÄ Makefile
‚îÇ   ‚îî‚îÄ‚îÄ linker.ld
‚îú‚îÄ‚îÄ sim/
‚îÇ   ‚îî‚îÄ‚îÄ tb_servant.cpp      # Verilator testbench
‚îî‚îÄ‚îÄ rtl/
    ‚îî‚îÄ‚îÄ servant.sv          # SERV + peripherals
```

#### Testing C Code on Host (Fastest)

```c
// msp_handler_test.c - Runs on Linux, no FPGA needed
#include <stdio.h>
#include <assert.h>
#include "msp_handler.h"

// Mock UART for testing
static uint8_t rx_buffer[256];
static int rx_idx = 0;
uint8_t uart_getc(void) { return rx_buffer[rx_idx++]; }

void test_msp_ident(void) {
    // Setup: MSP_IDENT request
    rx_buffer[0] = '$';
    rx_buffer[1] = 'M';
    rx_buffer[2] = '<';
    rx_buffer[3] = 0;    // len
    rx_buffer[4] = 100;  // MSP_IDENT
    rx_buffer[5] = 100;  // checksum
    rx_idx = 0;
    
    msp_packet_t pkt;
    int result = msp_receive(&pkt);
    
    assert(result == 0);
    assert(pkt.cmd == 100);
    assert(pkt.len == 0);
    printf("PASS: test_msp_ident\n");
}

int main(void) {
    test_msp_ident();
    // More tests...
    return 0;
}
```

**Running Host Tests:**
```bash
cd serv/firmware
gcc -o test msp_handler_test.c msp_handler.c
./test
# PASS: test_msp_ident
```

#### Testing in Verilator Simulation

```bash
# Build SERV with firmware
cd serv
fusesoc run --target=verilator_tb servant \
    --firmware=firmware/msp_handler.bin \
    --uart_baudrate=115200 \
    --timeout=10000000

# Output appears on simulated UART
```

#### Testing on Real Hardware

```bash
# Build and flash
cd serv/firmware
make                    # Cross-compile for RISC-V
make flash              # Program to Tang Nano 9K

# Test via USB serial
python3 -c "
import serial
s = serial.Serial('/dev/ttyUSB1', 115200)
s.write(b'\$M<\x00\x64\x64')  # MSP_IDENT
print(s.read(10))              # Read response
"
```

---

## 4. Development Workflow Comparison

### SystemVerilog Workflow

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Edit .sv files  ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚îÇ
         ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Run simulation  ‚îÇ ‚óÑ‚îÄ‚îÄ‚îÄ Fix bugs
‚îÇ (iverilog/veri) ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚îÇ
         ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Synthesize      ‚îÇ ‚óÑ‚îÄ‚îÄ‚îÄ Fix timing
‚îÇ (yosys/nextpnr) ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚îÇ
         ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Program FPGA    ‚îÇ
‚îÇ Test on hardware‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò

Time per iteration: 2-5 minutes (synthesis)
```

### SERV + C Workflow

```
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Edit .c files   ‚îÇ     ‚îÇ Edit .sv (rare) ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò     ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚îÇ                       ‚îÇ
         ‚ñº                       ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê     ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Host unit tests ‚îÇ     ‚îÇ Full synthesis  ‚îÇ
‚îÇ (gcc, instant)  ‚îÇ     ‚îÇ (once per HW    ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò     ‚îÇ  change)        ‚îÇ
         ‚îÇ              ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚ñº                       ‚îÇ
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê              ‚îÇ
‚îÇ Cross-compile   ‚îÇ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
‚îÇ riscv32-gcc     ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚îÇ
         ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Upload firmware ‚îÇ ‚óÑ‚îÄ‚îÄ‚îÄ No FPGA rebuild!
‚îÇ via SPI/UART    ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
         ‚îÇ
         ‚ñº
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
‚îÇ Test on hardware‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò

Time per iteration: <10 seconds (firmware only)
```

---

## 5. When to Use Each Approach

### Use Pure SystemVerilog When:
- ‚úÖ Ultra-low latency required (1-2 cycles)
- ‚úÖ Minimal FPGA resources critical
- ‚úÖ Simple, fixed protocol
- ‚úÖ No future protocol changes expected
- ‚úÖ Team has strong RTL skills

### Use SERV + C Firmware When:
- ‚úÖ Protocol is complex or evolving
- ‚úÖ Multiple protocol variants needed
- ‚úÖ Rapid iteration important
- ‚úÖ Team has C experience
- ‚úÖ Debugging ease prioritized
- ‚úÖ Slight latency acceptable (32+ cycles/op)

### Hybrid Approach (Recommended):
- **Time-critical paths**: Pure RTL (DSHOT timing, SPI slave)
- **Protocol parsing**: SERV firmware (MSP handler, state management)
- **Configuration**: SERV reads config, writes to RTL registers

---

## 6. SERV Integration for This Project

### Proposed Architecture (SERV as SPI-Wishbone Bridge + MSP Handler)

SERV replaces `axis_wb_master` and `msp_handler_v2`, becoming the central processor:

```
                          ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                          ‚îÇ                   SERV CPU                      ‚îÇ
   SPI Master             ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê  ‚îÇ
   (STM32)                ‚îÇ  ‚îÇ  AXI-S  ‚îÇ    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îÇ Wishbone  ‚îÇ  ‚îÇ
      ‚îÇ                   ‚îÇ  ‚îÇ  RX     ‚îÇ    ‚îÇ Firmware ‚îÇ    ‚îÇ  Master   ‚îÇ  ‚îÇ
      ‚ñº                   ‚îÇ  ‚îÇ  FIFO   ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ  - SPI   ‚îÇ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ Interface ‚îÇ  ‚îÇ
‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    AXI-S     ‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îÇ  - MSP   ‚îÇ    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò  ‚îÇ
‚îÇspi_slave ‚îÇ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚ñ∫‚îÇ  - WB    ‚îÇ          ‚îÇ        ‚îÇ
‚îÇ   .sv    ‚îÇ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îº‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÇ  proto   ‚îÇ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò        ‚îÇ
‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    AXI-S TX  ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                   ‚îÇ
   10 MHz                 ‚îÇ  ‚îÇ  AXI-S  ‚îÇ          ‚îÇ                        ‚îÇ
                          ‚îÇ  ‚îÇ  TX     ‚îÇ‚óÑ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                        ‚îÇ
                          ‚îÇ  ‚îÇ  FIFO   ‚îÇ                                   ‚îÇ
                          ‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                                   ‚îÇ
                          ‚îÇ                                                 ‚îÇ
                          ‚îÇ  ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê                  ‚îÇ
                          ‚îÇ  ‚îÇ  2KB     ‚îÇ    ‚îÇ  2KB     ‚îÇ                  ‚îÇ
                          ‚îÇ  ‚îÇ  IRAM    ‚îÇ    ‚îÇ  DRAM    ‚îÇ                  ‚îÇ
                          ‚îÇ  ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò    ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò                  ‚îÇ
                          ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                                                  ‚îÇ
                    ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îê
                    ‚îÇ                    Wishbone Bus                       ‚îÇ
                    ‚îî‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚î¨‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
                        ‚îÇ       ‚îÇ       ‚îÇ       ‚îÇ       ‚îÇ       ‚îÇ
                   ‚îå‚îÄ‚îÄ‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê ‚îå‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê ‚îå‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê ‚îå‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê ‚îå‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê ‚îå‚îÄ‚îÄ‚î¥‚îÄ‚îÄ‚îê
                   ‚îÇ  LED  ‚îÇ ‚îÇ PWM ‚îÇ ‚îÇDSHOT‚îÇ ‚îÇ Neo ‚îÇ ‚îÇ Ver ‚îÇ ‚îÇUART ‚îÇ
                   ‚îÇ Ctrl  ‚îÇ ‚îÇDecod‚îÇ ‚îÇCtrl ‚îÇ ‚îÇ Px  ‚îÇ ‚îÇ Reg ‚îÇ ‚îÇWrap ‚îÇ
                   ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò ‚îî‚îÄ‚îÄ‚îÄ‚îÄ‚îÄ‚îò
```

### What SERV Replaces

| Current Module | Function | SERV Equivalent |
|----------------|----------|-----------------|
| `axis_wb_master` | SPI‚ÜíWB protocol | C firmware function |
| `msp_handler_v2` | MSP parsing | C firmware function |
| `msp_rx.sv` | MSP RX state machine | C code (~30 lines) |
| `msp_responder.sv` | MSP command handler | C switch statement |
| `msp_tx.sv` | MSP TX framing | C code (~20 lines) |

### What Stays in RTL

| Module | Reason |
|--------|--------|
| `spi_slave.sv` | Bit-level timing at 10 MHz |
| `wb_dshot_controller.sv` | Microsecond-accurate motor timing |
| `wb_neoPx.sv` | 800 kHz LED protocol timing |
| `pwmdecoder.sv` | Edge detection timing |
| `wb_led_controller.sv` | Simple, no benefit from SW |
| `wb_version.sv` | Simple register |
| `uart_rx.sv` / `uart_tx.sv` | Bit-level UART timing |

### SERV Firmware Overview

```c
// main.c - SERV firmware for SPI-Wishbone bridge + MSP handler
#include <stdint.h>

// Memory-mapped peripherals
#define AXIS_RX_FIFO  (*(volatile uint8_t*)0x80000000)
#define AXIS_RX_STAT  (*(volatile uint8_t*)0x80000004)
#define AXIS_TX_FIFO  (*(volatile uint8_t*)0x80000008)
#define WB_ADDR       (*(volatile uint32_t*)0x80001000)
#define WB_DATA       (*(volatile uint32_t*)0x80001004)
#define WB_CTRL       (*(volatile uint32_t*)0x80001008)

// Protocol commands
#define CMD_WB_READ   0xA1
#define CMD_WB_WRITE  0xA2
#define CMD_MSP_START 0x24  // '$'

static inline uint8_t fifo_read(void) {
    while (!(AXIS_RX_STAT & 0x01));  // Wait for data
    return AXIS_RX_FIFO;
}

static inline void fifo_write(uint8_t b) {
    AXIS_TX_FIFO = b;
}

void handle_wb_read(void) {
    // Read address (4 bytes, big-endian)
    uint32_t addr = (fifo_read() << 24) | (fifo_read() << 16) |
                    (fifo_read() << 8)  | fifo_read();
    uint16_t len = (fifo_read() << 8) | fifo_read();
    fifo_read();  // Skip pad
    
    // Perform Wishbone read
    WB_ADDR = addr;
    WB_CTRL = 0x01;  // Start read
    while (WB_CTRL & 0x80);  // Wait for completion
    
    // Send response (little-endian)
    uint32_t data = WB_DATA;
    for (int i = 0; i < len; i++) {
        fifo_write(data & 0xFF);
        data >>= 8;
    }
}

void handle_wb_write(void) {
    uint32_t addr = (fifo_read() << 24) | (fifo_read() << 16) |
                    (fifo_read() << 8)  | fifo_read();
    uint16_t len = (fifo_read() << 8) | fifo_read();
    
    // Read data (little-endian)
    uint32_t data = 0;
    for (int i = 0; i < len; i++) {
        data |= ((uint32_t)fifo_read() << (i * 8));
    }
    fifo_read();  // Skip pad
    
    // Perform Wishbone write
    WB_ADDR = addr;
    WB_DATA = data;
    WB_CTRL = 0x02;  // Start write
    while (WB_CTRL & 0x80);
}

void handle_msp_packet(void) {
    if (fifo_read() != 'M') return;
    if (fifo_read() != '<') return;
    
    uint8_t len = fifo_read();
    uint8_t cmd = fifo_read();
    uint8_t crc = len ^ cmd;
    
    uint8_t payload[16];
    for (int i = 0; i < len; i++) {
        payload[i] = fifo_read();
        crc ^= payload[i];
    }
    
    if (fifo_read() != crc) return;  // CRC error
    
    // Process and respond
    msp_respond(cmd, payload, len);
}

void main(void) {
    while (1) {
        if (AXIS_RX_STAT & 0x01) {
            uint8_t cmd = fifo_read();
            
            switch (cmd) {
                case CMD_WB_READ:
                    handle_wb_read();
                    break;
                case CMD_WB_WRITE:
                    handle_wb_write();
                    break;
                case CMD_MSP_START:  // '$'
                    handle_msp_packet();
                    break;
            }
        }
    }
}
```

### Resource Estimate

| Component | LUTs | BRAMs |
|-----------|------|-------|
| Current design | ~3500 | 4 |
| SERV core | +300 | - |
| Instruction RAM 2KB | - | +1 |
| Data RAM 2KB | - | +1 |
| **Total** | ~3800 | 6 |
| Tang Nano 9K capacity | 8640 | 26 |
| **Utilization** | 44% | 23% |

Plenty of headroom for SERV integration.

---

## 7. SERV Performance: SPI-Wishbone Protocol Analysis

This section analyzes SERV's ability to replace `axis_wb_master` and handle the SPI-to-Wishbone protocol.

### Current Protocol Format

| Operation | TX Bytes | RX Bytes |
|-----------|----------|----------|
| **Read (0xA1)** | 8 (cmd+addr+len+pad) | N (data) |
| **Write (0xA2)** | 8+N (cmd+addr+len+data+pad) | 0 |

### SERV Instruction Count per Operation

At 72 MHz, SERV executes **1 instruction per 32 clocks = 444 ns/instruction**

#### Read Command (0xA1) - 4-byte register read

| Step | Instructions | Time |
|------|--------------|------|
| Poll FIFO for byte | 4 | 1.8 ¬µs |
| Check cmd == 0xA1 | 2 | 0.9 ¬µs |
| Read 4 addr bytes, assemble | 20 | 8.9 ¬µs |
| Read 2 len bytes | 10 | 4.4 ¬µs |
| Skip pad byte | 4 | 1.8 ¬µs |
| Wishbone read (32-bit) | 8 | 3.6 ¬µs |
| Write 4 bytes to TX FIFO | 16 | 7.1 ¬µs |
| **Total** | **~64** | **~29 ¬µs** |

#### Write Command (0xA2) - 4-byte register write

| Step | Instructions | Time |
|------|--------------|------|
| Poll FIFO for byte | 4 | 1.8 ¬µs |
| Check cmd == 0xA2 | 2 | 0.9 ¬µs |
| Read 4 addr bytes | 20 | 8.9 ¬µs |
| Read 2 len bytes | 10 | 4.4 ¬µs |
| Read 4 data bytes | 20 | 8.9 ¬µs |
| Skip pad byte | 4 | 1.8 ¬µs |
| Wishbone write | 6 | 2.7 ¬µs |
| **Total** | **~66** | **~30 ¬µs** |

### Throughput Comparison

| Metric | RTL (axis_wb_master) | SERV Firmware |
|--------|---------------------|---------------|
| Read latency (4B) | ~1 ¬µs | ~29 ¬µs |
| Write latency (4B) | ~1 ¬µs | ~30 ¬µs |
| Max reads/sec | ~1,000,000 | ~34,000 |
| Max writes/sec | ~1,000,000 | ~33,000 |

### Practical Impact

**Typical flight controller use case:**
- Motor update rate: 1000 Hz (4 motors √ó 2 bytes = 8 writes/loop)
- Time budget per loop: 1 ms
- SERV write overhead: 8 √ó 30 ¬µs = **240 ¬µs** (24% of budget)
- **Verdict: ‚úÖ Acceptable**

**Worst case (burst reads):**
- Reading all 6 PWM channels + 4 motor statuses = 10 reads
- Time: 10 √ó 29 ¬µs = **290 ¬µs**
- **Verdict: ‚úÖ Still fast enough**

**SPI wire time vs SERV processing:**
- At 10 MHz SPI: 8 bytes = 6.4 ¬µs wire time
- SERV processing: 29 ¬µs
- SERV is the bottleneck, but **still under 50 ¬µs per transaction**

### Capability Matrix

| Use Case | SERV Support |
|----------|--------------|
| ‚úÖ Typical flight controller (1 kHz) | Works |
| ‚úÖ Configuration reads/writes | Works |
| ‚úÖ MSP protocol handling | Works |
| ‚úÖ Status queries | Works |
| ‚ö†Ô∏è High-frequency bursts (>30 kHz) | Marginal |
| ‚ùå Sub-microsecond response | Not suitable |

### Optimization Options (if needed)

1. **Use QERV (4-bit)**: ~4√ó faster ‚Üí ~7 ¬µs per transaction
2. **Batch commands**: Firmware processes multiple commands per poll
3. **DMA-style buffering**: Hardware prefills FIFO, SERV processes in batches
4. **Dedicated fast-path**: Critical registers in RTL, SERV handles complex ones

### Bottom Line

**SERV @ 72 MHz can handle ~33,000 Wishbone transactions/second**, which is plenty for:
- 1 kHz motor control loop with 10 transactions = 10,000 trans/sec
- MSP protocol (~50 Hz √ó ~10 transactions = 500 trans/sec)
- Configuration (occasional)

**Total utilization: ~30% of SERV capacity** at typical flight controller rates.

---

## 8. Quick Start: Testing SERV Locally

```bash
# 1. Install prerequisites
pip3 install fusesoc

# 2. Create workspace
mkdir serv_test && cd serv_test

# 3. Add FuseSoC libraries
fusesoc library add fusesoc-cores https://github.com/fusesoc/fusesoc-cores
fusesoc library add serv https://github.com/olofk/serv

# 4. Run Verilator simulation
fusesoc run --target=verilator_tb servant \
    --uart_baudrate=57600 \
    --timeout=10000000

# 5. See "Hello World" output from SERV running Zephyr
```

---

## 9. Conclusion

For the SPIQuadCopter project, SERV integration provides:

### Architecture Summary

**SERV replaces:**
- `axis_wb_master` (SPI‚ÜíWishbone protocol interpreter)
- `msp_handler_v2` (MSP parsing state machines)
- `msp_rx.sv`, `msp_responder.sv`, `msp_tx.sv`

**In RTL remain:**
- `spi_slave.sv` (bit-level timing)
- All Wishbone peripherals (DSHOT, NeoPixel, PWM, LED, Version)
- UART TX/RX (physical layer)

### Benefits

1. **Unified protocol handling** - SPI commands and MSP both processed in C firmware
2. **Easier debugging** - printf, GDB, host-side unit tests
3. **Rapid iteration** - Change firmware without FPGA rebuild
4. **Proven performance** - 33,000+ transactions/sec, sufficient for 1 kHz flight control

### Trade-offs

| Factor | RTL | SERV |
|--------|-----|------|
| Latency per transaction | ~1 ¬µs | ~30 ¬µs |
| Code flexibility | Resynthesize | Recompile C |
| Debug tools | Waveforms | printf + GDB |
| Learning curve | RTL expertise | C programming |

### Recommendation

Implement SERV as the SPI-Wishbone bridge with MSP handler in firmware. This gives software flexibility for protocol handling while keeping timing-critical peripherals (DSHOT, SPI, NeoPixel) in RTL where they belong.

---

# Part 2: Tang Nano 9K vs Raspberry Pi Pico

## Overview

The Raspberry Pi Pico (RP2040) offers an alternative architecture using ARM Cortex-M0+ cores with PIO (Programmable I/O) state machines for timing-critical tasks.

## Hardware Comparison

| Spec | Tang Nano 9K | Raspberry Pi Pico |
|------|--------------|-------------------|
| **Processor** | Gowin GW1NR-9C FPGA | RP2040 dual ARM Cortex-M0+ |
| **Clock** | 72 MHz (PLL) | 125 MHz |
| **Logic** | 8640 LUT4 | N/A (fixed silicon) |
| **BRAM** | 26 √ó 18Kbit | 264 KB SRAM |
| **Flash** | External | 2 MB onboard |
| **PIO State Machines** | N/A (use RTL) | 8 (2 blocks √ó 4) |
| **Price** | ~$15 | ~$4 |

## Feature Implementation Comparison

| Feature | Tang 9K (RTL) | Pico (PIO + C) |
|---------|---------------|----------------|
| **DSHOT √ó 4 motors** | `dshot_out.v` | ‚úÖ PIO state machines |
| **PWM Decode √ó 6 ch** | `pwmdecoder.v` | ‚úÖ PIO pulse measurement |
| **NeoPixel** | `wb_neoPx.v` | ‚úÖ PIO (standard library) |
| **SPI Slave 10MHz** | ‚úÖ `spi_slave.sv` | ‚ö†Ô∏è HW SPI (works, tighter) |
| **MSP Protocol** | Complex RTL FSM | ‚úÖ Simple C code |
| **BLHeli Passthrough** | Complex RTL | ‚úÖ PIO + C (~80 lines) |
| **All simultaneous** | ‚úÖ | ‚úÖ (8 PIO SMs) |

## SPI Slave: The Key Differentiator

| SPI Aspect | Tang 9K | Pico |
|------------|---------|------|
| **Max slave clock** | 36 MHz (half sys_clk) | ~10 MHz (HW SPI) |
| **Your target** | 10 MHz | 10 MHz |
| **Reliability** | ‚úÖ Rock solid RTL | ‚ö†Ô∏è Should work, less proven |
| **MISO timing** | Cycle-accurate | "Good enough" |
| **Deterministic** | ‚úÖ Always | ‚ö†Ô∏è Interrupt jitter possible |
| **Future: 20MHz SPI** | ‚úÖ Easy | ‚ùå Not possible |

## PIO Resource Allocation (Pico)

| PIO | SM | Function | Instructions |
|-----|-----|----------|--------------|
| PIO0 | SM0 | DSHOT Motor 1 | ~8 |
| PIO0 | SM1 | DSHOT Motor 2 | ~8 |
| PIO0 | SM2 | DSHOT Motor 3 | ~8 |
| PIO0 | SM3 | DSHOT Motor 4 | ~8 |
| PIO1 | SM0 | PWM Decode CH1-2 | ~10 |
| PIO1 | SM1 | PWM Decode CH3-4 | ~10 |
| PIO1 | SM2 | PWM Decode CH5-6 | ~10 |
| PIO1 | SM3 | NeoPixel | ~8 |

**All 8 state machines run in parallel with zero CPU intervention.**

## Performance Comparison

| Task | Tang 9K RTL | Pico PIO + ARM |
|------|-------------|----------------|
| DSHOT bit timing | Cycle-accurate | ‚úÖ PIO cycle-accurate |
| PWM measurement | Parallel capture | ‚úÖ PIO continuous |
| NeoPixel timing | RTL state machine | ‚úÖ PIO handles it |
| MSP parsing | RTL FSM (~800 lines) | ‚úÖ C code (~100 lines) |
| SPI Slave 10MHz | ‚úÖ Easy | ‚ö†Ô∏è Works but tighter |

## Development Comparison

| Aspect | Tang 9K | Pico |
|--------|---------|------|
| **Toolchain** | Yosys + nextpnr + (FuseSoC) | ARM GCC + SDK |
| **Build time** | 2-5 min (synthesis) | ~5 sec (compile) |
| **Debugging** | Waveforms, debug pins | printf, GDB, SWD |
| **Timing closure** | Can be challenging | N/A |
| **Learning curve** | RTL expertise required | Standard embedded C |

## Decision Matrix

| Factor | Tang 9K | Pico | Winner |
|--------|---------|------|--------|
| **SPI Slave 10MHz** | ‚úÖ Easy, proven | ‚ö†Ô∏è Works, tighter | üèÜ **Tang 9K** |
| **SPI reliability** | ‚úÖ Deterministic | ‚ö†Ô∏è Good enough | üèÜ **Tang 9K** |
| **Price** | ~$15 | ~$4 | üèÜ Pico |
| **DSHOT/PWM/Neo** | ‚úÖ RTL | ‚úÖ PIO | Tie |
| **MSP/Passthrough** | ‚ö†Ô∏è Complex RTL | ‚úÖ Easy C | üèÜ Pico |
| **Debugging** | ‚ö†Ô∏è Waveforms only | ‚úÖ GDB + printf | üèÜ Pico |
| **Development speed** | ‚ö†Ô∏è Slower | ‚úÖ Faster | üèÜ Pico |
| **Future scalability** | ‚úÖ More headroom | ‚ö†Ô∏è 8 SMs limit | üèÜ Tang 9K |
| **Timing closure** | ‚ö†Ô∏è Can struggle | ‚úÖ N/A | üèÜ Pico |

## Recommendations

### Choose Tang Nano 9K When:
- ‚úÖ SPI slave at 10+ MHz is required with deterministic timing
- ‚úÖ Future features may need more parallel I/O
- ‚úÖ You want to learn/demonstrate FPGA skills
- ‚úÖ Nanosecond-level timing precision matters
- ‚úÖ You enjoy RTL development

### Choose Raspberry Pi Pico When:
- ‚úÖ SPI at 5-10 MHz is acceptable (with slight timing flexibility)
- ‚úÖ Faster development iteration is priority
- ‚úÖ Debugging ease is important
- ‚úÖ Current feature set is final (8 PIO SMs is enough)
- ‚úÖ Cost matters (~$4 vs ~$15)
- ‚úÖ C development preferred over RTL

### For This Project: Trade-off Summary

**If SPI 10 MHz with rock-solid timing is non-negotiable:**
‚Üí **Stay with Tang Nano 9K**, accept RTL complexity

**If SPI speed can be reduced to 5 MHz, or slight timing jitter is acceptable:**
‚Üí **Consider Pico** for simpler development, easier debugging

---

# Part 3: SERV on Tang 9K vs Pico

## Why SERV Doesn't Bridge the Gap

| Factor | Tang 9K + SERV | Pico RP2040 |
|--------|----------------|-------------|
| **Processor speed** | ~2.25 MIPS (32 cyc/instr) | ~125 MIPS per core |
| **Speed ratio** | 1√ó | **55√ó faster** |
| **Still need RTL?** | ‚úÖ For timing-critical | ‚ùå PIO handles it |
| **Toolchain** | FPGA + RISC-V GCC | Just ARM GCC |
| **Debugging** | Limited UART printf | Full GDB + SWD |
| **Timing closure** | Still an issue | N/A |

**SERV adds complexity without removing FPGA disadvantages:**
- Still need FPGA synthesis for DSHOT, PWM, NeoPixel, SPI
- SERV is 55√ó slower than Pico's ARM cores
- Debugging is harder than both pure RTL and Pico
- Two toolchains to manage (FPGA + RISC-V)

**Bottom line:** If you're considering SERV to escape RTL complexity, Pico is a better choice. SERV makes sense only when you're committed to FPGA for other reasons and need a small control CPU.

---

# Final Recommendation

| Option | Verdict |
|--------|---------|
| **Pure RTL on Tang 9K** | üü¢ **Current approach** - Working, SPI is solid |
| **SERV on Tang 9K** | üî¥ Adds complexity, slow CPU, still need RTL |
| **Raspberry Pi Pico** | üü° Great alternative if SPI timing flexibility exists |

**For this project:** The Tang Nano 9K's SPI slave advantage justifies the RTL complexity. The timing closure issue (0.2% off) is solvable with minor optimizations. Continue with Tang 9K unless SPI requirements change.
