# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../AXI_SpaceWire_IP_1.0/hdl/AXI_SpaceWire_IP_v1_0_S00_AXI_TX.vhd" \

vhdl2008 work  \
"../../../../edit_AXI_SpaceWire_IP_v1_0.srcs/sim_1/new/fifointerface_tb.vhd" \

# Do not sort compile order
nosort
