
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.013206                       # Number of seconds simulated
sim_ticks                                 13206008000                       # Number of ticks simulated
final_tick                                13206008000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  71473                       # Simulator instruction rate (inst/s)
host_op_rate                                   117481                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76184420                       # Simulator tick rate (ticks/s)
host_mem_usage                                 677620                       # Number of bytes of host memory used
host_seconds                                   173.34                       # Real time elapsed on the host
sim_insts                                    12389360                       # Number of instructions simulated
sim_ops                                      20364513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          69760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1152960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1222720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        69760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         69760                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1090                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           18015                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19105                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           5282444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          87305717                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              92588161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      5282444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5282444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          5282444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         87305717                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             92588161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples      1090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               38441                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1222720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1222720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              1229                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1186                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              1216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              1183                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              1068                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              1101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              1090                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              1209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             1244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             1191                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             1167                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             1245                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   13205929500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17783                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     905                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     324                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1645                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    742.049848                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   560.437002                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.791494                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          179     10.88%     10.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          116      7.05%     17.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           52      3.16%     21.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           30      1.82%     22.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          237     14.41%     37.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           27      1.64%     38.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      0.91%     39.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           10      0.61%     40.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          979     59.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1645                       # Bytes accessed per row activation
system.mem_ctrls.masterReadBytes::.cpu.inst        69760                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1152960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 5282444.172379722819                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 87305717.215982303023                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        18015                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     37583250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    535532000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     34480.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     29727.01                       # Per-master read average memory access latency
system.mem_ctrls.totQLat                    214896500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               573115250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   95525000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11248.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29998.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        92.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     92.59                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    17447                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     691228.97                       # Average gap between requests
system.mem_ctrls.pageHitRate                    91.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6004740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3161235                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                66637620                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         87893520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            124422450                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              5836320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       328544010                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        43950240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       2907653460                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             3574203495                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            270.649805                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          12917767250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      6607500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      37180000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  12082787500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    114464500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     244411000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    720557500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  5833380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3081540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                69772080                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            129233820                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              6405120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       358092240                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        31555200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2893647420                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             3589202160                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            271.785551                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          12905807750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      7382000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      38740000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  12038456500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     82188000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     253962500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    785279000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2355835                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2355835                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8204                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2336936                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1801                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                418                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         2336936                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits            2294485                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            42451                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         4583                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      192448                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     2212740                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2342                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         41078                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      171527                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    32                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         26412017                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             205029                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       12671463                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2355835                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2296286                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      26120003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   16560                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                        149                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles                   45                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           463                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    171462                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2395                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           26334071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.793387                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.341513                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 23519532     89.31%     89.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     8156      0.03%     89.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     3893      0.01%     89.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    70681      0.27%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   238778      0.91%     90.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    69417      0.26%     90.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    10179      0.04%     90.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     5622      0.02%     90.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2407813      9.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             26334071                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.089196                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.479761                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   906140                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              22792736                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    716859                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1910056                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8280                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               20802112                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8280                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1354223                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 7121204                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2983                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2161286                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              15686095                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               20761261                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1834                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  58204                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    263                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               15176575                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30045466                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              51366379                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         28121773                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           4391894                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29546860                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   498606                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 98                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             71                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   9530477                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               204145                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             2217692                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads               871                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              364                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   20693189                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 123                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  20592631                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2666                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          328798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       455981                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      26334071                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.781977                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.789080                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            21021365     79.83%     79.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              885922      3.36%     83.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1020144      3.87%     87.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              223149      0.85%     87.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              641961      2.44%     90.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1095133      4.16%     94.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1232500      4.68%     99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              152711      0.58%     99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               61186      0.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        26334071                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   37649     14.61%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     14.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  77982     30.27%     44.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                  78032     30.29%     75.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 62466     24.24%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.41% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    974      0.38%     99.78% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   470      0.18%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                32      0.01%     99.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               53      0.02%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              4118      0.02%      0.02% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              16671920     80.96%     80.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1274      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1214      0.01%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 333      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd               500487      2.43%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     83.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126088      0.61%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    6      0.00%     84.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               126247      0.61%     84.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              750686      3.65%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                378      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     88.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                69157      0.34%     88.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             2213184     10.75%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          127039      0.62%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            500      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               20592631                       # Type of FU issued
system.cpu.iq.rate                           0.779669                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      257658                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012512                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           63547246                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          19007135                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     18555176                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4232411                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2015023                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2006161                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               18620729                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2225442                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads             2352                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        42777                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           21                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9114                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           331                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8280                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  363504                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               6670790                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            20693312                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               337                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                204145                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              2217692                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 77                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    937                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents               6669590                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             51                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           2244                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         8383                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                10627                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              20574579                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                192370                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18052                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2405107                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2307004                       # Number of branches executed
system.cpu.iew.exec_stores                    2212737                       # Number of stores executed
system.cpu.iew.exec_rate                     0.778986                       # Inst execution rate
system.cpu.iew.wb_sent                       20566761                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      20561337                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  11833181                       # num instructions producing a value
system.cpu.iew.wb_consumers                  17901259                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.778484                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.661025                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          329824                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              44                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8243                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     26285158                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.774753                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.845024                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     21010348     79.93%     79.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       817752      3.11%     83.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1009702      3.84%     86.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1032575      3.93%     90.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        37809      0.14%     90.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      1566289      5.96%     96.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        18626      0.07%     96.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1261      0.00%     96.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       790796      3.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     26285158                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12389360                       # Number of instructions committed
system.cpu.commit.committedOps               20364513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2369946                       # Number of memory references committed
system.cpu.commit.loads                        161368                       # Number of loads committed
system.cpu.commit.membars                           8                       # Number of memory barriers committed
system.cpu.commit.branches                    2292510                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2003575                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  18485923                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  664                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         1496      0.01%      0.01% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16488596     80.97%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1015      0.00%     80.98% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1142      0.01%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             29      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd          500322      2.46%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     83.44% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu          125493      0.62%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               6      0.00%     84.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt          125754      0.62%     84.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         750531      3.69%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           183      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     88.36% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           35558      0.17%     88.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        2208194     10.84%     99.38% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       125810      0.62%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          384      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          20364513                       # Class of committed instruction
system.cpu.commit.bw_lim_events                790796                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     46188699                       # The number of ROB reads
system.cpu.rob.rob_writes                    41438167                       # The number of ROB writes
system.cpu.timesIdled                             688                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77946                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12389360                       # Number of Instructions Simulated
system.cpu.committedOps                      20364513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.131831                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.131831                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.469080                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.469080                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 27788747                       # number of integer regfile reads
system.cpu.int_regfile_writes                14039590                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   4384478                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2005250                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  11553677                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 13741938                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 7039964                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.173120                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2337535                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            779285                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              2.999589                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.173120                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996263                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          936                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5572319                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5572319                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       110888                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          110888                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1447362                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1447362                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      1558250                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1558250                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1558250                       # number of overall hits
system.cpu.dcache.overall_hits::total         1558250                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        77051                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         77051                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data       761216                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       761216                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data       838267                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         838267                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       838267                       # number of overall misses
system.cpu.dcache.overall_misses::total        838267                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1578732000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1578732000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  11208108999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  11208108999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data  12786840999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12786840999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12786840999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12786840999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       187939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       187939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2208578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      2396517                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2396517                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2396517                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2396517                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.409979                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.409979                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.344663                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.344663                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.349786                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.349786                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.349786                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.349786                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20489.442058                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20489.442058                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 14723.953515                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 14723.953515                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15253.900009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15253.900009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15253.900009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15253.900009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        12279                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          690                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               247                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.712551                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    53.076923                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       776233                       # number of writebacks
system.cpu.dcache.writebacks::total            776233                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        58975                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        58975                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        58982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        58982                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        58982                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        58982                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        18076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        18076                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       761209                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       761209                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data       779285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       779285                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       779285                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       779285                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    348896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    348896500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10446597999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10446597999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10795494499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10795494499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10795494499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10795494499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.096180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.096180                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.344660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.344660                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.325174                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.325174                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.325174                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.325174                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 19301.643063                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19301.643063                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 13723.692178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 13723.692178                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13853.076216                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13853.076216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13853.076216                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13853.076216                       # average overall mshr miss latency
system.cpu.dcache.replacements                 778261                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           763.009952                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              171084                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1104                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            154.967391                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   763.009952                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.745127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.745127                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          853                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          179                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          629                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.833008                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            344028                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           344028                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       169980                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          169980                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       169980                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           169980                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       169980                       # number of overall hits
system.cpu.icache.overall_hits::total          169980                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1482                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1482                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1482                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1482                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1482                       # number of overall misses
system.cpu.icache.overall_misses::total          1482                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    117912998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    117912998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    117912998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    117912998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    117912998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    117912998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       171462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       171462                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       171462                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       171462                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       171462                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       171462                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008643                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008643                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008643                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008643                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008643                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008643                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79563.426451                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79563.426451                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79563.426451                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79563.426451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79563.426451                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79563.426451                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          860                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    78.181818                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          251                       # number of writebacks
system.cpu.icache.writebacks::total               251                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          378                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          378                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          378                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          378                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          378                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1104                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1104                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1104                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1104                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1104                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1104                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     89236498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89236498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     89236498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89236498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     89236498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89236498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006439                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006439                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006439                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006439                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006439                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 80830.161232                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80830.161232                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 80830.161232                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80830.161232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 80830.161232                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80830.161232                       # average overall mshr miss latency
system.cpu.icache.replacements                    251                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 17595.188592                       # Cycle average of tags in use
system.l2.tags.total_refs                     1558892                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     19105                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     81.596022                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     71500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       861.693337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16733.495255                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.026297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.510666                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.536963                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         19105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          194                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           47                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        18863                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.583038                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12490249                       # Number of tag accesses
system.l2.tags.data_accesses                 12490249                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::.writebacks       776233                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           776233                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::.writebacks          250                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              250                       # number of WritebackClean hits
system.l2.ReadExReq_hits::.cpu.data            745134                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                745134                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::.cpu.inst             14                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 14                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::.cpu.data         16135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             16135                       # number of ReadSharedReq hits
system.l2.demand_hits::.cpu.inst                   14                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               761269                       # number of demand (read+write) hits
system.l2.demand_hits::total                   761283                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  14                       # number of overall hits
system.l2.overall_hits::.cpu.data              761269                       # number of overall hits
system.l2.overall_hits::total                  761283                       # number of overall hits
system.l2.ReadExReq_misses::.cpu.data           16075                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               16075                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::.cpu.inst         1090                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1090                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::.cpu.data         1941                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1941                       # number of ReadSharedReq misses
system.l2.demand_misses::.cpu.inst               1090                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18016                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19106                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1090                       # number of overall misses
system.l2.overall_misses::.cpu.data             18016                       # number of overall misses
system.l2.overall_misses::total                 19106                       # number of overall misses
system.l2.ReadExReq_miss_latency::.cpu.data   1207726500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1207726500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu.inst     87418500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     87418500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu.data    152289500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    152289500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::.cpu.inst     87418500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1360016000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1447434500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     87418500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1360016000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1447434500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::.writebacks       776233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       776233                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::.writebacks          250                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          250                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu.data        761209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            761209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.inst         1104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1104                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu.data        18076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         18076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::.cpu.inst             1104                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           779285                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               780389                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1104                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          779285                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              780389                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::.cpu.data     0.021118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.021118                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.987319                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.987319                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.107380                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.107380                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::.cpu.inst        0.987319                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.023119                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.024483                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.987319                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.023119                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.024483                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75130.730949                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75130.730949                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 80200.458716                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 80200.458716                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78459.299330                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78459.299330                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::.cpu.inst 80200.458716                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75489.342806                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75758.112635                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 80200.458716                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75489.342806                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75758.112635                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data        16075                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          16075                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1090                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1090                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1940                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1940                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::.cpu.inst          1090                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18015                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1090                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18015                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19105                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1046976500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1046976500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     76518500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     76518500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    132290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    132290000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.inst     76518500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1179266500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1255785000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     76518500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1179266500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1255785000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.021118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.021118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.987319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.987319                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.107325                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.107325                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::.cpu.inst     0.987319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.023117                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.024481                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.987319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.023117                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.024481                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65130.730949                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65130.730949                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 70200.458716                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70200.458716                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68190.721649                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68190.721649                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 70200.458716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65460.255343                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65730.698770                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 70200.458716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65460.255343                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65730.698770                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.membus.snoop_filter.tot_requests         19105                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3030                       # Transaction distribution
system.membus.trans_dist::ReadExReq             16075                       # Transaction distribution
system.membus.trans_dist::ReadExResp            16075                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        38210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        38210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38210                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1222720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1222720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1222720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19105                       # Request fanout histogram
system.membus.reqLayer2.occupancy             9552500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           52204750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      1558901                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       778515                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            8                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  13206008000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             19180                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       776233                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          251                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2028                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           761209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          761209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1104                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        18076                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2336831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2339290                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        86720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     99553152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               99639872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           780389                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003754                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 780378    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             780389                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1555934500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1656000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1168927999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             8.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
