###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       117973   # Number of WRITE/WRITEP commands
num_reads_done                 =       510166   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       378734   # Number of read row buffer hits
num_read_cmds                  =       510166   # Number of READ/READP commands
num_writes_done                =       118004   # Number of read requests issued
num_write_row_hits             =        94374   # Number of write row buffer hits
num_act_cmds                   =       155454   # Number of ACT commands
num_pre_cmds                   =       155422   # Number of PRE commands
num_ondemand_pres              =       133826   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9294702   # Cyles of rank active rank.0
rank_active_cycles.1           =      9029070   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       705298   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       970930   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       580847   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         6003   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1539   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2035   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2109   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         2980   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5052   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9699   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1336   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          229   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16366   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            9   # Write cmd latency (cycles)
write_latency[20-39]           =          226   # Write cmd latency (cycles)
write_latency[40-59]           =          462   # Write cmd latency (cycles)
write_latency[60-79]           =          792   # Write cmd latency (cycles)
write_latency[80-99]           =         1693   # Write cmd latency (cycles)
write_latency[100-119]         =         2549   # Write cmd latency (cycles)
write_latency[120-139]         =         3752   # Write cmd latency (cycles)
write_latency[140-159]         =         5133   # Write cmd latency (cycles)
write_latency[160-179]         =         6297   # Write cmd latency (cycles)
write_latency[180-199]         =         6692   # Write cmd latency (cycles)
write_latency[200-]            =        90368   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       222710   # Read request latency (cycles)
read_latency[40-59]            =        59869   # Read request latency (cycles)
read_latency[60-79]            =        84158   # Read request latency (cycles)
read_latency[80-99]            =        24799   # Read request latency (cycles)
read_latency[100-119]          =        20917   # Read request latency (cycles)
read_latency[120-139]          =        18311   # Read request latency (cycles)
read_latency[140-159]          =         9403   # Read request latency (cycles)
read_latency[160-179]          =         7251   # Read request latency (cycles)
read_latency[180-199]          =         5627   # Read request latency (cycles)
read_latency[200-]             =        57120   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  5.88921e+08   # Write energy
read_energy                    =  2.05699e+09   # Read energy
act_energy                     =  4.25322e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.38543e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.66046e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.79989e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63414e+09   # Active standby energy rank.1
average_read_latency           =      99.8228   # Average read request latency (cycles)
average_interarrival           =      15.9186   # Average request interarrival latency (cycles)
total_energy                   =  1.60145e+10   # Total energy (pJ)
average_power                  =      1601.45   # Average power (mW)
average_bandwidth              =      5.36038   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145026   # Number of WRITE/WRITEP commands
num_reads_done                 =       546988   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       401035   # Number of read row buffer hits
num_read_cmds                  =       546992   # Number of READ/READP commands
num_writes_done                =       145101   # Number of read requests issued
num_write_row_hits             =       110507   # Number of write row buffer hits
num_act_cmds                   =       181082   # Number of ACT commands
num_pre_cmds                   =       181052   # Number of PRE commands
num_ondemand_pres              =       158691   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9160864   # Cyles of rank active rank.0
rank_active_cycles.1           =      9112931   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       839136   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       887069   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       646184   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4757   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1492   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2095   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2133   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3063   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         5286   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         9557   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1061   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          238   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        16290   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           14   # Write cmd latency (cycles)
write_latency[20-39]           =          289   # Write cmd latency (cycles)
write_latency[40-59]           =          427   # Write cmd latency (cycles)
write_latency[60-79]           =          969   # Write cmd latency (cycles)
write_latency[80-99]           =         2197   # Write cmd latency (cycles)
write_latency[100-119]         =         3048   # Write cmd latency (cycles)
write_latency[120-139]         =         4343   # Write cmd latency (cycles)
write_latency[140-159]         =         5975   # Write cmd latency (cycles)
write_latency[160-179]         =         7275   # Write cmd latency (cycles)
write_latency[180-199]         =         8202   # Write cmd latency (cycles)
write_latency[200-]            =       112287   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       220929   # Read request latency (cycles)
read_latency[40-59]            =        65253   # Read request latency (cycles)
read_latency[60-79]            =        93197   # Read request latency (cycles)
read_latency[80-99]            =        28505   # Read request latency (cycles)
read_latency[100-119]          =        22412   # Read request latency (cycles)
read_latency[120-139]          =        20081   # Read request latency (cycles)
read_latency[140-159]          =        10597   # Read request latency (cycles)
read_latency[160-179]          =         8047   # Read request latency (cycles)
read_latency[180-199]          =         6418   # Read request latency (cycles)
read_latency[200-]             =        71548   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   7.2397e+08   # Write energy
read_energy                    =  2.20547e+09   # Read energy
act_energy                     =   4.9544e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.02785e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.25793e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.71638e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.68647e+09   # Active standby energy rank.1
average_read_latency           =      114.478   # Average read request latency (cycles)
average_interarrival           =      14.4476   # Average request interarrival latency (cycles)
total_energy                   =   1.6361e+10   # Total energy (pJ)
average_power                  =       1636.1   # Average power (mW)
average_bandwidth              =      5.90583   # Average bandwidth
