

================================================================
== Synthesis Summary Report of 'setup_marginal_aie'
================================================================
+ General Information: 
    * Date:           Fri May 31 12:47:29 2024
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        setup_marginal_aie
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: versal
    * Target device:  xcvc1902-vsvd1760-2MP-e-S
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+------------+-----------+-----+
    |                     Modules                    |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |      |    |            |           |     |
    |                     & Loops                    |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |    LUT    | URAM|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+------------+-----------+-----+
    |+ setup_marginal_aie                            |  Timing|  -0.00|      588|  1.960e+03|         -|      589|     -|        no|     -|   -|  6124 (~0%)|  9028 (1%)|    -|
    | + setup_marginal_aie_Pipeline_VITIS_LOOP_43_1  |  Timing|  -0.00|      515|  1.716e+03|         -|      515|     -|        no|     -|   -|  1275 (~0%)|  485 (~0%)|    -|
    |  o VITIS_LOOP_43_1                             |      II|   2.43|      513|  1.710e+03|        10|        8|    64|       yes|     -|   -|           -|          -|    -|
    +------------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem0 | 32 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+-------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | image_size       | 0x10   | 32    | W      | Data signal of image_size        |                                                                                    |
| s_axi_control | histogram_rows_1 | 0x18   | 32    | W      | Data signal of histogram_rows    |                                                                                    |
| s_axi_control | histogram_rows_2 | 0x1c   | 32    | W      | Data signal of histogram_rows    |                                                                                    |
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+-----------+---------------+-------+--------+--------+
| Interface | Register Mode | TDATA | TREADY | TVALID |
+-----------+---------------+-------+--------+--------+
| s         | both          | 32    | 1      | 1      |
+-----------+---------------+-------+--------+--------+

* Other Ports
+-------------+----------+
| Interface   | Bitwidth |
+-------------+----------+
| event_done  | 1        |
| event_start | 1        |
+-------------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+-----------------+
| Argument       | Direction | Datatype        |
+----------------+-----------+-----------------+
| image_size     | in        | int             |
| histogram_rows | in        | int*            |
| s              | out       | stream<int, 0>& |
+----------------+-----------+-----------------+

* SW-to-HW Mapping
+----------------+---------------+-----------+----------+--------------------------------------------+
| Argument       | HW Interface  | HW Type   | HW Usage | HW Info                                    |
+----------------+---------------+-----------+----------+--------------------------------------------+
| image_size     | s_axi_control | register  |          | name=image_size offset=0x10 range=32       |
| histogram_rows | m_axi_gmem0   | interface |          |                                            |
| histogram_rows | s_axi_control | register  | offset   | name=histogram_rows_1 offset=0x18 range=32 |
| histogram_rows | s_axi_control | register  | offset   | name=histogram_rows_2 offset=0x1c range=32 |
| s              | s             | interface |          |                                            |
+----------------+---------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                              |
+--------------+-----------+--------+-------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem0  | read      | 32     | 512   | /home/users/francesco.santambrogio/Downloads/Hpps24-fpga2aie/data_movers/setup_marginal_aie.cpp:43:19 |
+--------------+-----------+--------+-------+-------------------------------------------------------------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+------------------------------------------------+-----+--------+----------+-----+--------+---------+
| Name                                           | DSP | Pragma | Variable | Op  | Impl   | Latency |
+------------------------------------------------+-----+--------+----------+-----+--------+---------+
| + setup_marginal_aie                           | 0   |        |          |     |        |         |
|  + setup_marginal_aie_Pipeline_VITIS_LOOP_43_1 | 0   |        |          |     |        |         |
|    add_ln43_fu_146_p2                          | -   |        | add_ln43 | add | fabric | 0       |
+------------------------------------------------+-----+--------+----------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------------------------+--------------------------------------------------------------------------+
| Type      | Options                                                       | Location                                                                 |
+-----------+---------------------------------------------------------------+--------------------------------------------------------------------------+
| interface | m_axi port=histogram_rows depth=100 offset=slave bundle=gmem0 | ../../../setup_marginal_aie.cpp:36 in setup_marginal_aie, histogram_rows |
| interface | axis port=s                                                   | ../../../setup_marginal_aie.cpp:37 in setup_marginal_aie, s              |
| interface | s_axilite port=histogram_rows bundle=control                  | ../../../setup_marginal_aie.cpp:38 in setup_marginal_aie, histogram_rows |
| interface | s_axilite port=image_size bundle=control                      | ../../../setup_marginal_aie.cpp:39 in setup_marginal_aie, image_size     |
| interface | s_axilite port=return bundle=control                          | ../../../setup_marginal_aie.cpp:40 in setup_marginal_aie, return         |
+-----------+---------------------------------------------------------------+--------------------------------------------------------------------------+


