$date
	Fri Oct 08 17:41:05 2010
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exercicio02 $end
$var wire 1 ! clk $end
$upscope $end
$scope module Exercicio02 $end
$var wire 1 " p1 $end
$upscope $end
$scope module Exercicio02 $end
$var reg 1 # p $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#60
1#
1!
#120
0!
#180
1!
0#
1"
#240
0!
#300
1!
#360
0!
1#
0"
#420
1!
#480
0!
#540
1!
1"
#600
0!
0#
#660
1!
#720
0!
0"
#780
1!
#840
0!
#900
1!
1"
1#
#960
0!
#1020
1!
#1080
0!
0"
#1140
1!
#1200
0!
#1260
1!
1"
0#
#1320
0!
#1380
1!
#1440
0!
0"
#1500
1!
#1560
0!
#1620
1!
1"
#1636
