/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [25:0] _00_;
  reg [11:0] _01_;
  wire [9:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire [3:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [16:0] celloutsig_0_20z;
  wire [12:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire [20:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [26:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire [2:0] celloutsig_0_42z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_50z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [9:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [2:0] celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire [9:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [10:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [7:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_12z = celloutsig_1_11z[1] ? celloutsig_1_4z : celloutsig_1_6z[1];
  assign celloutsig_1_16z = celloutsig_1_14z[8] ? celloutsig_1_2z[4] : celloutsig_1_6z[1];
  assign celloutsig_0_11z = celloutsig_0_8z ? celloutsig_0_0z[2] : celloutsig_0_1z;
  assign celloutsig_0_31z = celloutsig_0_24z ? celloutsig_0_23z : celloutsig_0_21z[9];
  assign celloutsig_0_6z = celloutsig_0_3z | ~(in_data[45]);
  assign celloutsig_1_10z = celloutsig_1_9z[2] | ~(celloutsig_1_9z[3]);
  assign celloutsig_0_5z = { in_data[34], celloutsig_0_2z, celloutsig_0_2z } + { in_data[30:29], celloutsig_0_1z };
  assign celloutsig_1_6z = { in_data[112:104], celloutsig_1_0z } + { celloutsig_1_1z[9:5], celloutsig_1_2z };
  assign celloutsig_0_26z = { celloutsig_0_15z[2:1], celloutsig_0_20z, celloutsig_0_8z, celloutsig_0_1z } + { celloutsig_0_21z[10:1], celloutsig_0_0z, celloutsig_0_1z };
  reg [25:0] _11_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_18z[0])
    if (!celloutsig_1_18z[0]) _11_ <= 26'h0000000;
    else _11_ <= { celloutsig_0_26z[18:7], celloutsig_0_41z, celloutsig_0_18z, _00_[8:4], celloutsig_0_5z, celloutsig_0_10z };
  assign out_data[57:32] = _11_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _01_ <= 12'h000;
    else _01_ <= { celloutsig_0_11z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_8z };
  reg [4:0] _13_;
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _13_ <= 5'h00;
    else _13_ <= { celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_28z, celloutsig_0_12z };
  assign _00_[8:4] = _13_;
  assign celloutsig_0_0z = in_data[87:78] & in_data[82:73];
  assign celloutsig_0_34z = { celloutsig_0_20z[9:4], celloutsig_0_26z } & { celloutsig_0_8z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_10z, celloutsig_0_17z, celloutsig_0_1z, celloutsig_0_27z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_31z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_1_2z = { celloutsig_1_1z[3:0], celloutsig_1_0z } & { in_data[124:122], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_11z = in_data[100:97] & { celloutsig_1_2z[2:0], celloutsig_1_8z };
  assign celloutsig_1_18z = { celloutsig_1_13z, celloutsig_1_7z, celloutsig_1_16z, celloutsig_1_4z } & { celloutsig_1_1z[10:5], celloutsig_1_13z, celloutsig_1_4z };
  assign celloutsig_0_16z = { in_data[24:22], celloutsig_0_12z } & celloutsig_0_14z[3:0];
  assign celloutsig_0_27z = celloutsig_0_16z & { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_24z };
  assign celloutsig_0_4z = { in_data[79:62], celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z } >= { in_data[71:69], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_1z = in_data[74:68] >= in_data[21:15];
  assign celloutsig_0_28z = { celloutsig_0_15z, celloutsig_0_23z, celloutsig_0_27z, celloutsig_0_3z, _01_, celloutsig_0_4z, celloutsig_0_18z } >= { celloutsig_0_25z[1:0], celloutsig_0_11z, celloutsig_0_25z, celloutsig_0_24z, celloutsig_0_7z, celloutsig_0_16z, celloutsig_0_24z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_1_0z = in_data[122:120] < in_data[129:127];
  assign celloutsig_1_5z = in_data[189:183] < { celloutsig_1_3z[2], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_19z = { celloutsig_1_14z, celloutsig_1_8z } < in_data[142:133];
  assign celloutsig_0_10z = { celloutsig_0_9z[5:1], celloutsig_0_1z } < { in_data[74:71], celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_8z = celloutsig_0_3z & ~(celloutsig_0_1z);
  assign celloutsig_0_12z = celloutsig_0_2z & ~(celloutsig_0_2z);
  assign celloutsig_0_13z = celloutsig_0_6z & ~(celloutsig_0_12z);
  assign celloutsig_0_22z = celloutsig_0_3z & ~(celloutsig_0_17z[2]);
  assign celloutsig_0_3z = celloutsig_0_2z & ~(celloutsig_0_0z[3]);
  assign celloutsig_0_42z = { _00_[5:4], celloutsig_0_40z } % { 1'h1, celloutsig_0_17z[3:2] };
  assign celloutsig_1_1z = in_data[123:113] % { 1'h1, in_data[181:172] };
  assign celloutsig_1_14z = { celloutsig_1_1z[8:1], celloutsig_1_10z } % { 1'h1, celloutsig_1_3z[6:2], celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[68:60], celloutsig_0_6z } % { 1'h1, in_data[81:73] };
  assign celloutsig_0_14z = celloutsig_0_0z[6:2] % { 1'h1, celloutsig_0_7z[4:2], celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_7z[3:1] % { 1'h1, celloutsig_0_5z[0], celloutsig_0_11z };
  assign celloutsig_0_17z = { celloutsig_0_14z[2:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_1z } % { 1'h1, celloutsig_0_16z };
  assign celloutsig_0_25z = { celloutsig_0_24z, celloutsig_0_16z } % { 1'h1, celloutsig_0_0z[4:1] };
  assign celloutsig_0_40z = { celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_22z } != { _00_[7:6], celloutsig_0_12z };
  assign celloutsig_1_8z = in_data[99:98] != in_data[162:161];
  assign celloutsig_0_24z = { celloutsig_0_9z[4:3], celloutsig_0_18z, celloutsig_0_2z } != { celloutsig_0_20z[11:6], celloutsig_0_22z };
  assign celloutsig_0_41z = ^ { celloutsig_0_0z[9:4], celloutsig_0_23z };
  assign celloutsig_1_4z = ^ celloutsig_1_2z[4:1];
  assign celloutsig_0_2z = ^ in_data[95:87];
  assign celloutsig_0_23z = ^ celloutsig_0_20z[16:4];
  assign celloutsig_1_13z = in_data[135:133] << { celloutsig_1_1z[5:4], celloutsig_1_5z };
  assign celloutsig_0_9z = { celloutsig_0_0z[6:1], celloutsig_0_1z } << { celloutsig_0_7z[6:3], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_1_9z = { in_data[132:130], celloutsig_1_7z } >> { celloutsig_1_6z[9:4], celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_20z = { celloutsig_0_14z[3:0], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_11z } >> { in_data[84:79], celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_12z };
  assign celloutsig_0_21z = { celloutsig_0_20z[8:7], celloutsig_0_11z, celloutsig_0_0z } >> { celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_0_50z = { celloutsig_0_17z, celloutsig_0_42z } >>> celloutsig_0_34z[17:10];
  assign celloutsig_1_3z = { in_data[172:166], celloutsig_1_0z } >>> { celloutsig_1_2z[2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_7z = in_data[189:185] >>> in_data[189:185];
  assign celloutsig_0_18z = { celloutsig_0_7z[2:0], celloutsig_0_11z } >>> { celloutsig_0_17z[4:2], celloutsig_0_1z };
  assign { _00_[25:9], _00_[3:0] } = { celloutsig_0_26z[18:7], celloutsig_0_41z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_10z };
  assign { out_data[137:128], out_data[96], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z };
endmodule
