<def f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/AMDGPUMCCodeEmitter.h' l='48' ll='52' type='unsigned int llvm::AMDGPUMCCodeEmitter::getSOPPBrEncoding(const llvm::MCInst &amp; MI, unsigned int OpNo, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/MCTargetDesc/SIMCCodeEmitter.cpp' l='345' c='_ZNK12_GLOBAL__N_115SIMCCodeEmitter17getSOPPBrEncodingERKN4llvm6MCInstEjRNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='21200' u='c' c='_ZNK4llvm19AMDGPUMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='21551' u='c' c='_ZNK4llvm19AMDGPUMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
<use f='llvm/build/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc' l='21687' u='c' c='_ZNK4llvm19AMDGPUMCCodeEmitter21getBinaryCodeForInstrERKNS_6MCInstERNS_15SmallVectorImplINS_7MCFixupEEERKNS_15MCSubtargetInfoE'/>
