module tb_div3();

reg [7:0] Atb;
wire Ytb