
NET "*/sys_clk_c" TNM_NET = "SYSCLK" ;
NET "*/pcie_clocking_i/clk_125" TNM_NET = "CLK_125" ;

TIMESPEC "TS_SYSCLK"  = PERIOD "SYSCLK" 100 MHz HIGH 50 %;
TIMESPEC "TS_CLK_125"  = PERIOD "CLK_125" TS_SYSCLK*1.25;

MODEL ui_rd_data max_fanout = 20;

BEGIN MODEL ui_wr_data
NET app_wdf_rdy_r max_fanout=20;
END;

BEGIN MODEL ui_cmd
NET app_rdy_r max_fanout=20;
END;

BEGIN MODEL phy_rdclk_gen
NET rst_oserdes max_fanout=10;
END;

BEGIN MODEL phy_data_io
NET rst_r max_fanout=1;
END;

BEGIN MODEL phy_control_io
NET rst_r max_fanout=1;
END;
