// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module case_9_case_9_Pipeline_L_s4_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m16_17,
        in_data_4_address0,
        in_data_4_ce0,
        in_data_4_q0,
        mul_i1148_phi,
        in_data_14_address0,
        in_data_14_ce0,
        in_data_14_q0,
        phi_ln130,
        sext_ln22_3,
        m16_19_out,
        m16_19_out_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] m16_17;
output  [3:0] in_data_4_address0;
output   in_data_4_ce0;
input  [2:0] in_data_4_q0;
input  [6:0] mul_i1148_phi;
output  [3:0] in_data_14_address0;
output   in_data_14_ce0;
input  [2:0] in_data_14_q0;
input  [9:0] phi_ln130;
input  [4:0] sext_ln22_3;
output  [31:0] m16_19_out;
output   m16_19_out_ap_vld;

reg ap_idle;
reg m16_19_out_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln265_fu_148_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_block_pp0_stage0_11001;
wire  signed [7:0] sext_ln22_3_cast_fu_131_p1;
reg  signed [7:0] sext_ln22_3_cast_reg_257;
reg   [0:0] icmp_ln265_reg_262;
reg   [2:0] in_data_14_load_reg_276;
wire   [7:0] add_ln269_fu_184_p2;
reg   [7:0] add_ln269_reg_281;
wire   [63:0] zext_ln265_fu_160_p1;
wire    ap_block_pp0_stage0;
reg   [31:0] m16_fu_66;
wire   [31:0] m16_1_fu_217_p2;
wire    ap_loop_init;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg   [3:0] i_s4_0_fu_70;
wire   [3:0] add_ln265_fu_154_p2;
reg   [3:0] ap_sig_allocacmp_i_s4_0_1;
wire    ap_block_pp0_stage0_01001;
reg    in_data_4_ce0_local;
reg    in_data_14_ce0_local;
wire  signed [6:0] sext_ln267_fu_171_p1;
wire  signed [6:0] m120_fu_175_p2;
wire  signed [7:0] sext_ln269_fu_180_p1;
wire  signed [9:0] sext_ln268_fu_192_p1;
wire   [9:0] m121_fu_195_p2;
wire  signed [10:0] sext_ln269_2_fu_204_p1;
wire  signed [10:0] sext_ln269_1_fu_200_p1;
wire   [10:0] add_ln269_1_fu_207_p2;
wire  signed [31:0] sext_ln269_3_fu_213_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 m16_fu_66 = 32'd0;
#0 i_s4_0_fu_70 = 4'd0;
#0 ap_done_reg = 1'b0;
end

case_9_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln265_fu_148_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_s4_0_fu_70 <= add_ln265_fu_154_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_s4_0_fu_70 <= 4'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
            m16_fu_66 <= m16_17;
        end else if ((ap_enable_reg_pp0_iter2 == 1'b1)) begin
            m16_fu_66 <= m16_1_fu_217_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln269_reg_281 <= add_ln269_fu_184_p2;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        icmp_ln265_reg_262 <= icmp_ln265_fu_148_p2;
        in_data_14_load_reg_276 <= in_data_14_q0;
        sext_ln22_3_cast_reg_257 <= sext_ln22_3_cast_fu_131_p1;
    end
end

always @ (*) begin
    if (((icmp_ln265_fu_148_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_s4_0_1 = 4'd0;
    end else begin
        ap_sig_allocacmp_i_s4_0_1 = i_s4_0_fu_70;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_14_ce0_local = 1'b1;
    end else begin
        in_data_14_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        in_data_4_ce0_local = 1'b1;
    end else begin
        in_data_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln265_reg_262 == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b1))) begin
        m16_19_out_ap_vld = 1'b1;
    end else begin
        m16_19_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln265_fu_154_p2 = (ap_sig_allocacmp_i_s4_0_1 + 4'd1);

assign add_ln269_1_fu_207_p2 = ($signed(sext_ln269_2_fu_204_p1) + $signed(sext_ln269_1_fu_200_p1));

assign add_ln269_fu_184_p2 = ($signed(sext_ln269_fu_180_p1) + $signed(sext_ln22_3_cast_reg_257));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_01001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign icmp_ln265_fu_148_p2 = ((ap_sig_allocacmp_i_s4_0_1 == 4'd8) ? 1'b1 : 1'b0);

assign in_data_14_address0 = zext_ln265_fu_160_p1;

assign in_data_14_ce0 = in_data_14_ce0_local;

assign in_data_4_address0 = zext_ln265_fu_160_p1;

assign in_data_4_ce0 = in_data_4_ce0_local;

assign m120_fu_175_p2 = ($signed(mul_i1148_phi) + $signed(sext_ln267_fu_171_p1));

assign m121_fu_195_p2 = ($signed(phi_ln130) + $signed(sext_ln268_fu_192_p1));

assign m16_19_out = m16_fu_66;

assign m16_1_fu_217_p2 = ($signed(m16_fu_66) + $signed(sext_ln269_3_fu_213_p1));

assign sext_ln22_3_cast_fu_131_p1 = $signed(sext_ln22_3);

assign sext_ln267_fu_171_p1 = $signed(in_data_4_q0);

assign sext_ln268_fu_192_p1 = $signed(in_data_14_load_reg_276);

assign sext_ln269_1_fu_200_p1 = $signed(m121_fu_195_p2);

assign sext_ln269_2_fu_204_p1 = $signed(add_ln269_reg_281);

assign sext_ln269_3_fu_213_p1 = $signed(add_ln269_1_fu_207_p2);

assign sext_ln269_fu_180_p1 = m120_fu_175_p2;

assign zext_ln265_fu_160_p1 = ap_sig_allocacmp_i_s4_0_1;

endmodule //case_9_case_9_Pipeline_L_s4_1
