
#Circuit Summary:
#---------------
#number of inputs = 60
#number of outputs = 26
#number of gates = 545
#number of wires = 605
#atpg: cputime for reading in circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for levelling circuit ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for rearranging gate inputs ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for creating dummy nodes ../sample_circuits/c880.ckt: 0.0s 0.0s
#atpg: cputime for generating fault list ../sample_circuits/c880.ckt: 0.0s 0.0s

#FAULT COVERAGE RESULTS :
#number of test vectors = 106
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1060
#total gate fault coverage = 50.38%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1054
#equivalent gate fault coverage = 52.65%

T'010110100000110001001000011000100011101100010110111000000101 1'
T'001110100001001000010000011101000110000011011110110001011100 1'
T'011011000100110110110001001001101000010100000100110001000101 1'
T'010111100000111110010001000001011100101011111111010000100101 0'
T'011000100010100011100011011011011101111110111101011110101110 1'
T'011001110000111001011101110010101110100110000110011000001001 0'
T'111111111111011111111110011111110110111111111111101101111100 1'
T'111111111111011111111101111111110011111111111111101101111101 1'
T'111011111111111111111110111111110111111101111111011111111111 1'
T'111111011111111111111111110111111111111111111111111101011100 0'
T'111111111111110111111111111111110011111011111111011111111110 1'
T'111111111110111111111111111101111111111111111111101101111001 0'
T'111111111110111111111111111011111111111111111111111101101101 0'
T'101111011110111100011000110001101100100010101110001100001000 1'
T'111111110011111111111111111011111111111111111111111101101101 1'
T'101101000100100010001100110000111101100000111010000100100001 0'
T'110111111111111111111110111111111110111110111111111111111110 1'
T'111111101111111111111111011111111111011111011111101111111111 1'
T'111111111111111111111110111111110111110110111111111111111101 1'
T'111111101111111111111111101111111111111111101111101111111101 1'
T'111111101111111111111101111111111111111101111111111111111111 1'
T'111001001111100101011100101000101011010111000100000110110011 1'
T'000100110010101000000000010100000110001101111111000010010010 0'
T'111111111111111011111111001111110111101111011111111111111111 1'
T'111110011110011110100111011110010011001011011101000110111100 1'
T'101110011001011110110110000101100001000111011011000111101001 1'
T'111111110110111111111111111011111111111111111111100000111110 1'
T'000100110100101001101000100100011100100001000110001001010001 1'
T'000010000010100110000010101001011110011010001111101001001101 0'
T'100100100000111111100101110010000101101011111010101001011001 1'
T'010000111111010011111101001110000110000010101010101001001101 1'
T'011010011001011110011000001100010100101101111111001001101101 1'
T'010011111110001110111000100001110101011011101100001000011100 1'
T'010101100010110111110011000000101010000101011100000100000100 1'
T'000000000000000000000000000000000000000000010000000100000001 0'
T'000001100101000111101010100100010001001011001111001101110001 0'
T'111111100101000010110000100110100001110010111111101101100001 0'
T'001101111110111111101000111110000001011111001101011110000101 1'
T'001100010100101000101111110010110110011001101110000101000100 1'
T'101111110110100001001001000001010000111101011110001100001101 1'
T'100111010110110100111001100101111000001011110011100001010011 0'
T'110111100010110110101100011010001000101001000100100001100110 0'
T'101110111000111010001001001110111111000011111110010010101011 1'
T'001100110111110100110111000000010110100101110011001000000001 0'
T'100011110110111111000011101100100101001110100011000001101011 1'
T'110100100101100011010111100111111100111111001001001001101010 0'
T'010110011110001110100010000000001000000011100001010110001101 1'
T'010110110100011111111110100000001000101011100000101110001001 1'
T'111100111101111111001000100000000101011011011000101110001100 1'
T'101100100111101111010101001001001000110100010101000001111110 1'
T'111110011001101111100110001001010100100001000010000011101110 1'
T'010011101001010011011101001101001001000100100101011101001110 0'
T'111000000100111001001000100011011000000010001001100000110101 1'
T'100111010100001011000110000101100100001100000001001111000100 1'
T'011111011111011110101101000100000111101101001010100010000110 1'
T'111101110100111110000110000101000011001011001111100010100001 1'
T'110101111100011111100110101110000010111000011101001010000101 1'
T'100000101101111101110010001111100100100001101111000010010101 1'
T'101011010111001100100000110011001001010001111101101101111011 1'
T'100101010000110001000001101110011000100000000011001010000001 0'
T'111111110111101000011000000110110100101000101110001010100000 1'
T'011110001111000100010000001001101111011011111100101101111010 0'
T'111000111011111011000111010010111100111111000111010101010010 0'

#FAULT COVERAGE RESULTS :
#number of test vectors = 63
#total number of gate faults (uncollapsed) = 2104
#total number of detected faults = 1060
#total gate fault coverage = 50.38%
#number of equivalent gate faults (collapsed) = 2002
#number of equivalent detected faults = 1054
#equivalent gate fault coverage = 52.65%

#atpg: cputime for test pattern generation ../sample_circuits/c880.ckt: 2.1s 2.1s
