INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Binary_to_Grey/Binary_to_Grey.srcs/sources_1/new/B_to_G.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module B_to_G
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/Binary_to_Grey/Binary_to_Grey.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
