# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/vhdl/ALU_sys_HDL_op_data_exe_wb_Pipeline_exe.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/vhdl/ALU_sys_HDL_sdiv_32s_32s_32_36_1.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/ALU_file_1000/dispatcher.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/ALU_file_1000/div.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/ALU_file_1000/mul.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/ALU_file_1000/pp_buf.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/ALU_file_1000/sub.vhd" \
"../../../../ALU_sys_HDL.srcs/sources_1/imports/imports/ALU_file_1000/sum.vhd" \
"../../../../ALU_sys_HDL.srcs/sim_1/imports/Desktop/tb.vhd" \

# Do not sort compile order
nosort
