`begin_keywords "1364-2001"
module Q_NEDECT ( Q, A, OE );
output wire  Q ;
input wire  A ;
input wire  OE ;
endmodule
`end_keywords
/**portGenericDumpBegin Q A OE portGenericDumpEnd**/
/**ParamPreferVectorBegin ParamPreferVectorEnd**/
