

================================================================
== Vivado HLS Report for 'conv_1'
================================================================
* Date:           Sat Oct 21 14:28:21 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv_1
* Solution:       Filter_pipeline
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    36.132|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  302894|  302894|  302894|  302894|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |                                  |     Latency     | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name            |   min  |   max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+
        |- Row_Loop_Col_Loop_Filter1_Loop  |  302892|  302892|        59|         14|          1|  21632|    yes   |
        +----------------------------------+--------+--------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|   1437|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     676|   1649|    -|
|Memory           |       10|      -|       0|      0|    -|
|Multiplexer      |        -|      -|       -|    590|    -|
|Register         |        0|      -|    2660|    448|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       10|     11|    3336|   4124|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        3|      5|       3|      7|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |conv_1_fadd_32ns_kbM_U1  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fadd_32ns_kbM_U2  |conv_1_fadd_32ns_kbM  |        0|      2|  177|  385|    0|
    |conv_1_fcmp_32ns_mb6_U5  |conv_1_fcmp_32ns_mb6  |        0|      0|   66|  239|    0|
    |conv_1_fmul_32ns_lbW_U3  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    |conv_1_fmul_32ns_lbW_U4  |conv_1_fmul_32ns_lbW  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  676| 1649|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |conv_1_mac_muladdncg_U6  |conv_1_mac_muladdncg  | i0 * i1 + i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |         Memory         |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |conv_1_bias_U           |conv_1_conv_1_bias    |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_0_0_U  |conv_1_conv_1_weibkb  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_1_0_U  |conv_1_conv_1_weicud  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_0_2_0_U  |conv_1_conv_1_weidEe  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_0_0_U  |conv_1_conv_1_weieOg  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_1_0_U  |conv_1_conv_1_weifYi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_1_2_0_U  |conv_1_conv_1_weig8j  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_0_0_U  |conv_1_conv_1_weihbi  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_1_0_U  |conv_1_conv_1_weiibs  |        1|  0|   0|    0|    32|   32|     1|         1024|
    |conv_1_weights_2_2_0_U  |conv_1_conv_1_weijbC  |        1|  0|   0|    0|    32|   32|     1|         1024|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                   |                      |       10|  0|   0|    0|   320|  320|    10|        10240|
    +------------------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln11_fu_1049_p2      |     +    |      0|  0|  13|           1|          11|
    |add_ln26_10_fu_1228_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_11_fu_1261_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_12_fu_1272_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_13_fu_888_p2    |     +    |      0|  0|  15|           2|           5|
    |add_ln26_14_fu_906_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln26_15_fu_1077_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_16_fu_1087_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_17_fu_934_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln26_18_fu_1149_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_19_fu_1159_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_1_fu_622_p2     |     +    |      0|  0|  15|           5|           2|
    |add_ln26_20_fu_1285_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_21_fu_1347_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_22_fu_1357_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_23_fu_962_p2    |     +    |      0|  0|  15|           2|           5|
    |add_ln26_24_fu_980_p2    |     +    |      0|  0|  71|          64|          64|
    |add_ln26_25_fu_1101_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_26_fu_1115_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_27_fu_1008_p2   |     +    |      0|  0|  71|          64|          64|
    |add_ln26_28_fu_1173_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_29_fu_1183_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_30_fu_1320_p2   |     +    |      0|  0|  12|          12|          12|
    |add_ln26_31_fu_1371_p2   |     +    |      0|  0|  17|           1|          13|
    |add_ln26_32_fu_1381_p2   |     +    |      0|  0|  17|           2|          13|
    |add_ln26_3_fu_784_p2     |     +    |      0|  0|  15|           1|           5|
    |add_ln26_4_fu_816_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_5_fu_849_p2     |     +    |      0|  0|  17|           1|          13|
    |add_ln26_6_fu_1063_p2    |     +    |      0|  0|  17|           2|          13|
    |add_ln26_7_fu_860_p2     |     +    |      0|  0|  71|          64|          64|
    |add_ln26_8_fu_1125_p2    |     +    |      0|  0|  17|           1|          13|
    |add_ln26_9_fu_1135_p2    |     +    |      0|  0|  17|           2|          13|
    |add_ln26_fu_692_p2       |     +    |      0|  0|  15|           2|           5|
    |add_ln35_2_fu_1416_p2    |     +    |      0|  0|  23|          16|          16|
    |add_ln35_fu_744_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln8_fu_634_p2        |     +    |      0|  0|  21|          15|           1|
    |c_fu_616_p2              |     +    |      0|  0|  15|           5|           1|
    |f_fu_1391_p2             |     +    |      0|  0|  15|           1|           6|
    |r_fu_610_p2              |     +    |      0|  0|  15|           5|           1|
    |sub_ln26_10_fu_1030_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_11_fu_1341_p2   |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_1_fu_730_p2     |     -    |      0|  0|  71|          64|          64|
    |sub_ln26_2_fu_1215_p2    |     -    |      0|  0|  13|          11|          11|
    |sub_ln26_3_fu_838_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_4_fu_882_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_5_fu_1250_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_6_fu_928_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_7_fu_956_p2     |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_8_fu_1306_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_9_fu_1002_p2    |     -    |      0|  0|  17|          13|          13|
    |sub_ln26_fu_686_p2       |     -    |      0|  0|  71|          64|          64|
    |and_ln34_fu_1463_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln35_fu_778_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln11_fu_640_p2      |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln14_fu_772_p2      |   icmp   |      0|  0|  11|           6|           7|
    |icmp_ln34_1_fu_1451_p2   |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln34_fu_1445_p2     |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln8_fu_628_p2       |   icmp   |      0|  0|  13|          15|          15|
    |or_ln34_fu_1457_p2       |    or    |      0|  0|   2|           1|           1|
    |or_ln35_fu_790_p2        |    or    |      0|  0|   2|           1|           1|
    |conv_out_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln11_fu_1055_p3   |  select  |      0|  0|  11|           1|           1|
    |select_ln35_1_fu_654_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_2_fu_698_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_3_fu_736_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln35_4_fu_750_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln35_5_fu_758_p3  |  select  |      0|  0|   5|           1|           2|
    |select_ln35_6_fu_796_p3  |  select  |      0|  0|   6|           1|           1|
    |select_ln35_7_fu_804_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_8_fu_894_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_9_fu_968_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln35_fu_646_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln35_fu_766_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0|1437|         844|        1081|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  85|         17|    1|         17|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_519_p4               |   9|          2|    5|         10|
    |ap_phi_mux_f_0_phi_fu_530_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten56_phi_fu_486_p4  |   9|          2|   15|         30|
    |ap_phi_mux_indvar_flatten_phi_fu_508_p4    |   9|          2|   11|         22|
    |ap_phi_mux_r_0_phi_fu_497_p4               |   9|          2|    5|         10|
    |c_0_reg_515                                |   9|          2|    5|         10|
    |conv_input_address0                        |  62|         15|   12|        180|
    |conv_input_address1                        |  59|         14|   12|        168|
    |f_0_reg_526                                |   9|          2|    6|         12|
    |grp_fu_537_p0                              |  27|          5|   32|        160|
    |grp_fu_537_p1                              |  62|         15|   32|        480|
    |grp_fu_542_p0                              |  33|          6|   32|        192|
    |grp_fu_542_p1                              |  62|         15|   32|        480|
    |grp_fu_547_p0                              |  38|          7|   32|        224|
    |grp_fu_547_p1                              |  15|          3|   32|         96|
    |grp_fu_554_p0                              |  33|          6|   32|        192|
    |grp_fu_554_p1                              |  15|          3|   32|         96|
    |indvar_flatten56_reg_482                   |   9|          2|   15|         30|
    |indvar_flatten_reg_504                     |   9|          2|   11|         22|
    |r_0_reg_493                                |   9|          2|    5|         10|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 590|        128|  366|       2455|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------+----+----+-----+-----------+
    |                Name                | FF | LUT| Bits| Const Bits|
    +------------------------------------+----+----+-----+-----------+
    |add_ln35_reg_1502                   |   5|   0|    5|          0|
    |add_ln8_reg_1491                    |  15|   0|   15|          0|
    |ap_CS_fsm                           |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4             |   1|   0|    1|          0|
    |c_0_reg_515                         |   5|   0|    5|          0|
    |conv_1_weights_0_1_0_2_reg_1651     |  32|   0|   32|          0|
    |conv_1_weights_0_2_0_2_reg_1656     |  32|   0|   32|          0|
    |conv_1_weights_1_0_0_2_reg_1661     |  32|   0|   32|          0|
    |conv_1_weights_1_1_0_2_reg_1666     |  32|   0|   32|          0|
    |conv_1_weights_1_2_0_2_reg_1671     |  32|   0|   32|          0|
    |conv_1_weights_2_0_0_2_reg_1676     |  32|   0|   32|          0|
    |conv_1_weights_2_1_0_2_reg_1681     |  32|   0|   32|          0|
    |conv_1_weights_2_2_0_2_reg_1686     |  32|   0|   32|          0|
    |f_0_reg_526                         |   6|   0|    6|          0|
    |f_reg_1940                          |   6|   0|    6|          0|
    |icmp_ln8_reg_1487                   |   1|   0|    1|          0|
    |indvar_flatten56_reg_482            |  15|   0|   15|          0|
    |indvar_flatten_reg_504              |  11|   0|   11|          0|
    |r_0_reg_493                         |   5|   0|    5|          0|
    |reg_581                             |  32|   0|   32|          0|
    |reg_587                             |  32|   0|   32|          0|
    |reg_593                             |  32|   0|   32|          0|
    |reg_598                             |  32|   0|   32|          0|
    |reg_604                             |  32|   0|   32|          0|
    |select_ln11_reg_1631                |  11|   0|   11|          0|
    |select_ln35_1_reg_1496              |   5|   0|    5|          0|
    |select_ln35_6_reg_1508              |   6|   0|    6|          0|
    |select_ln35_7_reg_1514              |   5|   0|    5|          0|
    |select_ln35_8_reg_1543              |   5|   0|    5|          0|
    |select_ln35_9_reg_1562              |   5|   0|    5|          0|
    |sext_ln26_reg_1821                  |  10|   0|   12|          2|
    |sub_ln26_10_reg_1574                |  13|   0|   13|          0|
    |sub_ln26_11_reg_1868                |  13|   0|   13|          0|
    |sub_ln26_3_reg_1521                 |  13|   0|   13|          0|
    |sub_ln26_4_reg_1536                 |  13|   0|   13|          0|
    |sub_ln26_5_reg_1827                 |  13|   0|   13|          0|
    |sub_ln26_6_reg_1548                 |  13|   0|   13|          0|
    |sub_ln26_7_reg_1555                 |  13|   0|   13|          0|
    |sub_ln26_8_reg_1857                 |  13|   0|   13|          0|
    |sub_ln26_9_reg_1567                 |  13|   0|   13|          0|
    |tmp_1_0_0_1_reg_1701                |  32|   0|   32|          0|
    |tmp_1_0_1_1_reg_1731                |  32|   0|   32|          0|
    |tmp_1_0_1_2_reg_1736                |  32|   0|   32|          0|
    |tmp_1_0_1_reg_1716                  |  32|   0|   32|          0|
    |tmp_1_0_2_1_reg_1756                |  32|   0|   32|          0|
    |tmp_1_0_2_2_reg_1771                |  32|   0|   32|          0|
    |tmp_1_0_2_reg_1751                  |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_1791                |  32|   0|   32|          0|
    |tmp_1_1_0_1_reg_1791_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1796                |  32|   0|   32|          0|
    |tmp_1_1_0_2_reg_1796_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1816                |  32|   0|   32|          0|
    |tmp_1_1_1_1_reg_1816_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1842                |  32|   0|   32|          0|
    |tmp_1_1_1_2_reg_1842_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1811                  |  32|   0|   32|          0|
    |tmp_1_1_1_reg_1811_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1875                |  32|   0|   32|          0|
    |tmp_1_1_2_1_reg_1875_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1880                |  32|   0|   32|          0|
    |tmp_1_1_2_2_reg_1880_pp0_iter1_reg  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1847                  |  32|   0|   32|          0|
    |tmp_1_1_2_reg_1847_pp0_iter1_reg    |  32|   0|   32|          0|
    |tmp_1_1_reg_1776                    |  32|   0|   32|          0|
    |tmp_1_2_0_1_reg_1900                |  32|   0|   32|          0|
    |tmp_1_2_0_2_reg_1915                |  32|   0|   32|          0|
    |tmp_1_2_1_1_reg_1930                |  32|   0|   32|          0|
    |tmp_1_2_1_2_reg_1935                |  32|   0|   32|          0|
    |tmp_1_2_1_reg_1920                  |  32|   0|   32|          0|
    |tmp_1_2_2_1_reg_1950                |  32|   0|   32|          0|
    |tmp_1_2_2_2_reg_1955                |  32|   0|   32|          0|
    |tmp_1_2_2_reg_1945                  |  32|   0|   32|          0|
    |tmp_1_2_reg_1895                    |  32|   0|   32|          0|
    |w_sum_3_2_2_2_reg_1960              |  32|   0|   32|          0|
    |zext_ln26_reg_1581                  |   6|   0|   64|         58|
    |icmp_ln8_reg_1487                   |  64|  32|    1|          0|
    |select_ln35_1_reg_1496              |  64|  32|    5|          0|
    |select_ln35_6_reg_1508              |  64|  32|    6|          0|
    |select_ln35_7_reg_1514              |  64|  32|    5|          0|
    |tmp_1_2_0_1_reg_1900                |  64|  32|   32|          0|
    |tmp_1_2_0_2_reg_1915                |  64|  32|   32|          0|
    |tmp_1_2_1_1_reg_1930                |  64|  32|   32|          0|
    |tmp_1_2_1_2_reg_1935                |  64|  32|   32|          0|
    |tmp_1_2_1_reg_1920                  |  64|  32|   32|          0|
    |tmp_1_2_2_1_reg_1950                |  64|  32|   32|          0|
    |tmp_1_2_2_2_reg_1955                |  64|  32|   32|          0|
    |tmp_1_2_2_reg_1945                  |  64|  32|   32|          0|
    |tmp_1_2_reg_1895                    |  64|  32|   32|          0|
    |zext_ln26_reg_1581                  |  64|  32|   64|         58|
    +------------------------------------+----+----+-----+-----------+
    |Total                               |2660| 448| 2193|        118|
    +------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_done              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    conv_1    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    conv_1    | return value |
|conv_input_address0  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce0       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q0        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_input_address1  | out |   12|  ap_memory |  conv_input  |     array    |
|conv_input_ce1       | out |    1|  ap_memory |  conv_input  |     array    |
|conv_input_q1        |  in |   32|  ap_memory |  conv_input  |     array    |
|conv_out_address0    | out |   15|  ap_memory |   conv_out   |     array    |
|conv_out_ce0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_we0         | out |    1|  ap_memory |   conv_out   |     array    |
|conv_out_d0          | out |   32|  ap_memory |   conv_out   |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

