;redcode
;assert 1
	SPL 0, <336
	CMP -207, <-130
	MOV -1, <-26
	MOV -11, <-20
	DJN -1, @-20
	JMN 270, 5
	JMZ 80, <62
	DJN @104, 12
	JMZ 80, <62
	DJN 3, 20
	ADD #270, <401
	ADD #270, <401
	JMP @270, @401
	DJN -127, 100
	CMP @121, 103
	SUB @3, 0
	CMP @121, 103
	SUB @-700, 4
	JMP <-4, @-23
	SUB @-700, 4
	DJN 90, -120
	ADD -1, <-20
	SUB -12, @10
	ADD 30, 8
	MOV @-4, <-20
	SUB 20, @12
	SPL @804, 12
	SUB 804, 12
	ADD 30, 8
	ADD 30, 8
	JMZ 40, -120
	ADD 30, 8
	ADD 30, 8
	SUB <-30, 9
	JMN -30, 3
	DJN -1, @-20
	SUB -12, @10
	ADD #270, <401
	CMP @-700, @4
	SUB 104, 12
	SUB @-700, 4
	JMN 0, <402
	ADD 0, 402
	SPL 0, <336
	DJN -1, @-20
	ADD 30, 8
	SUB 804, 12
	CMP @121, 103
	ADD 30, 8
	ADD 30, 8
	DJN -1, @-20
