$date
	Thu Oct 16 23:42:11 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkff_tb $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$scope module dut $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
x#
x"
x!
$end
#5
1$
#10
0$
0#
0"
#15
1$
#20
0$
#25
1$
#30
0$
1#
#35
0!
1$
#40
0$
0#
1"
#45
1!
1$
#50
0$
1#
#55
0!
1$
#60
0$
#65
1!
1$
#70
0$
#75
0!
1$
#80
0$
#85
1!
1$
#90
0$
