INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/spring_lab/lab3_fir/lab03_material/sim/bram32.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram32
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
WARNING: [VRFC 10-3676] redeclaration of ansi port 'tap_cnt' is not allowed [D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v:189]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x_w_cnt' is not allowed [D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v:238]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x_r_cnt' is not allowed [D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v:257]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'x' is not allowed [D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v:286]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'h' is not allowed [D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v:287]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'y' is not allowed [D:/project/SoC/spring_lab/lab3_fir/lab03_material/hdl/fir.v:290]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/SoC/spring_lab/lab3_fir/lab03_material/sim/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_tb
