
*** Running vivado
    with args -log modsystem_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source modsystem_wrapper.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source modsystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top modsystem_wrapper -part xc7a12ticsg325-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a12ti'
INFO: [Device 21-403] Loading part xc7a12ticsg325-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6632
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'modsystem_wrapper' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'modsystem' declared at 'c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:14' bound to instance 'modsystem_i' of component 'modsystem' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'modsystem' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:27]
INFO: [Synth 8-3491] module 'modsystem_c_counter_binary_0_0' declared at 'C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/.Xil/Vivado-13612-DESKTOP-L2NDSED/realtime/modsystem_c_counter_binary_0_0_stub.vhdl:5' bound to instance 'c_counter_binary_0' of component 'modsystem_c_counter_binary_0_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:80]
INFO: [Synth 8-638] synthesizing module 'modsystem_c_counter_binary_0_0' [C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/.Xil/Vivado-13612-DESKTOP-L2NDSED/realtime/modsystem_c_counter_binary_0_0_stub.vhdl:13]
INFO: [Synth 8-3491] module 'modsystem_modulator_0_0' declared at 'C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/.Xil/Vivado-13612-DESKTOP-L2NDSED/realtime/modsystem_modulator_0_0_stub.vhdl:5' bound to instance 'modulator_0' of component 'modsystem_modulator_0_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:85]
INFO: [Synth 8-638] synthesizing module 'modsystem_modulator_0_0' [C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/.Xil/Vivado-13612-DESKTOP-L2NDSED/realtime/modsystem_modulator_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'modsystem_xbip_dsp48_macro_0_0' declared at 'C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/.Xil/Vivado-13612-DESKTOP-L2NDSED/realtime/modsystem_xbip_dsp48_macro_0_0_stub.vhdl:5' bound to instance 'xbip_dsp48_macro_0' of component 'modsystem_xbip_dsp48_macro_0_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:91]
INFO: [Synth 8-638] synthesizing module 'modsystem_xbip_dsp48_macro_0_0' [C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/.Xil/Vivado-13612-DESKTOP-L2NDSED/realtime/modsystem_xbip_dsp48_macro_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'modsystem_xlslice_0_0' declared at 'c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xlslice_0_0/synth/modsystem_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'modsystem_xlslice_0_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:105]
INFO: [Synth 8-6157] synthesizing module 'modsystem_xlslice_0_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xlslice_0_0/synth/modsystem_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 16 - type: integer 
	Parameter DIN_FROM bound to: 15 - type: integer 
	Parameter DIN_TO bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice' (1#1) [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'modsystem_xlslice_0_0' (2#1) [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xlslice_0_0/synth/modsystem_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'modsystem_xlslice_1_0' declared at 'c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xlslice_1_0/synth/modsystem_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'modsystem_xlslice_1_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:110]
INFO: [Synth 8-6157] synthesizing module 'modsystem_xlslice_1_0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xlslice_1_0/synth/modsystem_xlslice_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 3 - type: integer 
	Parameter DIN_TO bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_2_xlslice__parameterized0' (2#1) [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ipshared/11d0/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'modsystem_xlslice_1_0' (3#1) [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xlslice_1_0/synth/modsystem_xlslice_1_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'modsystem' (4#1) [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/synth/modsystem.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'modsystem_wrapper' (5#1) [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/hdl/modsystem_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xbip_dsp48_macro_0_0/modsystem_xbip_dsp48_macro_0_0/modsystem_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'modsystem_i/xbip_dsp48_macro_0'
Finished Parsing XDC File [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_xbip_dsp48_macro_0_0/modsystem_xbip_dsp48_macro_0_0/modsystem_xbip_dsp48_macro_0_0_in_context.xdc] for cell 'modsystem_i/xbip_dsp48_macro_0'
Parsing XDC File [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_c_counter_binary_0_0/modsystem_c_counter_binary_0_0/modsystem_c_counter_binary_0_0_in_context.xdc] for cell 'modsystem_i/c_counter_binary_0'
Finished Parsing XDC File [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_c_counter_binary_0_0/modsystem_c_counter_binary_0_0/modsystem_c_counter_binary_0_0_in_context.xdc] for cell 'modsystem_i/c_counter_binary_0'
Parsing XDC File [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_modulator_0_0/modsystem_modulator_0_0/modsystem_modulator_0_0_in_context.xdc] for cell 'modsystem_i/modulator_0'
Finished Parsing XDC File [c:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.gen/sources_1/bd/modsystem/ip/modsystem_modulator_0_0/modsystem_modulator_0_0/modsystem_modulator_0_0_in_context.xdc] for cell 'modsystem_i/modulator_0'
Parsing XDC File [C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a12ticsg325-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for modsystem_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for modsystem_i/xbip_dsp48_macro_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for modsystem_i/xlslice_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for modsystem_i/c_counter_binary_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for modsystem_i/xlslice_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for modsystem_i/modulator_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------+----------+
|      |BlackBox name                  |Instances |
+------+-------------------------------+----------+
|1     |modsystem_c_counter_binary_0_0 |         1|
|2     |modsystem_modulator_0_0        |         1|
|3     |modsystem_xbip_dsp48_macro_0_0 |         1|
+------+-------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------+------+
|      |Cell                                |Count |
+------+------------------------------------+------+
|1     |modsystem_c_counter_binary_0_0_bbox |     1|
|2     |modsystem_modulator_0_0_bbox        |     1|
|3     |modsystem_xbip_dsp48_macro_0_0_bbox |     1|
|4     |IBUF                                |     3|
|5     |OBUF                                |     8|
+------+------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.254 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1000.254 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 1000.254 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.254 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1000.254 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 1000.254 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Maciek/Documents/uklady_programowalne/ipintegrator/ipintegrator.runs/synth_1/modsystem_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file modsystem_wrapper_utilization_synth.rpt -pb modsystem_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 18:00:36 2022...
