// Seed: 1217482335
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  output id_3;
  input id_2;
  input id_1;
  logic id_3 = (1);
endmodule
