0.7
2020.1
May 27 2020
20:09:33
C:/Users/Santiago/Documentos/GitHub/Robotic-Proyects/Laboratorio-Electronica-Analogica-Digital/Experiencia_1/Experiencia01_init/Experiencia01_init.sim/sim_1/impl/timing/xsim/uart_tb_time_impl.v,1693665844,verilog,,C:/Users/Santiago/Documentos/GitHub/Robotic-Proyects/Laboratorio-Electronica-Analogica-Digital/Experiencia_1/Experiencia01_init/Experiencia01_init.srcs/sim_1/new/uart_tb.v,,SevenSegController;glbl;top,,,,,,,,
C:/Users/Santiago/Documentos/GitHub/Robotic-Proyects/Laboratorio-Electronica-Analogica-Digital/Experiencia_1/Experiencia01_init/Experiencia01_init.srcs/sim_1/new/uart_tb.v,1693609686,verilog,,,,uart_tb,,,,,,,,
