Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jan 23 18:50:39 2021
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   356 |
|    Minimum number of control sets                        |   289 |
|    Addition due to synthesis replication                 |    67 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1069 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   356 |
| >= 0 to < 4        |    48 |
| >= 4 to < 6        |    98 |
| >= 6 to < 8        |    43 |
| >= 8 to < 10       |    28 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    13 |
| >= 14 to < 16      |     3 |
| >= 16              |   112 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3708 |         1050 |
| No           | No                    | Yes                    |             194 |           65 |
| No           | Yes                   | No                     |            1231 |          475 |
| Yes          | No                    | No                     |            1378 |          444 |
| Yes          | No                    | Yes                    |              82 |           18 |
| Yes          | Yes                   | No                     |            1162 |          389 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                              Clock Signal                              |                                                                                                                                     Enable Signal                                                                                                                                    |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                    | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                       |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                                 | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                                   | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                                 | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                           |                1 |              1 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                           |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              2 |         1.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[1]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                   |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                    | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                       |                2 |              3 |         1.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                                                    |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                       |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                       |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |         1.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                        |                2 |              4 |         2.00 |
|  ddr_clock/inst/clk_out2                                               |                                                                                                                                                                                                                                                                                      | rst                                                                                                                                                                                                                                     |                3 |              4 |         1.33 |
|  ddr_clock/inst/clk_out2                                               | mem_cont/nstate[3]_i_1_n_0                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  ddr_clock/inst/clk_out2                                               | mem_cont/mem_bank[3]_i_1_n_0                                                                                                                                                                                                                                                         | rst                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ddr_clock/inst/clk_out2                                               | mem_cont/pstate[3]_i_1_n_0                                                                                                                                                                                                                                                           | rst                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                          |                1 |              4 |         4.00 |
|  ddr_clock/inst/clk_out1                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                              |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_1_n_0                                                                                          |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |                3 |              4 |         1.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                     |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                                                   | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                                                            |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                         |                2 |              4 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                |                                                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                              |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg_0[0]                                                                                                                                                   |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                       |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                        |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                        |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                    |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                3 |              4 |         1.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                           |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__17_n_0                                                                                                                                                                   |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                              |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                         |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                                          | debug_core/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                             |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                                                     |                2 |              4 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                              |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                              |                2 |              4 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/pre_bm_end_r_reg_0                                                                                              |                3 |              4 |         1.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                           |                1 |              4 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                       |                4 |              4 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                     |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                      |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                     |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                            |                3 |              5 |         1.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                                                                |                3 |              5 |         1.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                4 |              5 |         1.25 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                        |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                       |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                       |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              5 |         1.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                     |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                            | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                4 |              5 |         1.25 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                   |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                              |                3 |              5 |         1.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                     |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                       |                2 |              5 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                          |                1 |              5 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0                                                   |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                  |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                       |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                   | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                4 |              6 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                        | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                               |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                          |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                 |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                           |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt                                                                                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                       | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |                4 |              6 |         1.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                    | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                4 |              6 |         1.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                       |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                                             |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                       |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                  |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                        |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                       |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[127]_i_1_n_0                                                                 |                2 |              6 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                                         |                6 |              6 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                    |                3 |              6 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/FSM_onehot_cState[5]_i_1_n_0                                                                                                                                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                           |                2 |              6 |         3.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                               |                2 |              7 |         3.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                4 |              7 |         1.75 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                3 |              7 |         2.33 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                                 | debug_core/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                                 | debug_core/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                          |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                  |                2 |              7 |         3.50 |
|  ddr_clock/inst/clk_out1                                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |              8 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                3 |              8 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/cmp_err_pb_4to1.genblk1[0].compare_err_pb_reg0                                        |                6 |              8 |         1.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                     |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                  |                3 |              8 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                              |                3 |              8 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                          |                3 |              8 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                     |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                     |                3 |              8 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                     |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                     |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                             | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                     |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                     |                2 |              8 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              9 |         2.25 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                                           | debug_core/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                                          |                2 |              9 |         4.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                       |                4 |              9 |         2.25 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r[7]_i_1_n_0                                                                                       |                4 |              9 |         2.25 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                              |                2 |              9 |         4.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                       |                2 |              9 |         4.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                          |                5 |              9 |         1.80 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                     |                5 |             10 |         2.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                                             | debug_core/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                        |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |         5.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                     |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                                             | debug_core/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                             |                2 |             10 |         5.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                        |                5 |             11 |         2.20 |
|  ddr_clock/inst/clk_out1                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                                                      |                3 |             11 |         3.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/p_45_out                                                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                       |                2 |             12 |         6.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                        |                5 |             12 |         2.40 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[46]_i_1_n_0                                                                  |                6 |             12 |         2.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                                                  | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                               |                3 |             12 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                               |                3 |             12 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               12 |             12 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                                            | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                        |                4 |             12 |         3.00 |
|  ddr_clock/inst/clk_out1                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                 |                5 |             12 |         2.40 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0                        | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                     |                6 |             13 |         2.17 |
|  ddr_clock/inst/clk_out2                                               |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             13 |         1.63 |
|  ddr_clock/inst/clk_out1                                               |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                 |                5 |             13 |         2.60 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0                           | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                     |                6 |             15 |         2.50 |
|  ddr_clock/inst/clk_out1                                               |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                        |                4 |             15 |         3.75 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                     | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                        |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/xsdb_memory_read_inst/multiple_enable_latency.enable_out_reg[3]_0[0]                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             16 |         1.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                     |                6 |             16 |         2.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb_reg0                                                          |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |         5.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |                4 |             16 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                2 |             16 |         8.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                                            |                                                                                                                                                                                                                                         |                6 |             16 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                     |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                6 |             17 |         2.83 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                        |               14 |             17 |         1.21 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                5 |             18 |         3.60 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                       |                9 |             18 |         2.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_regs/reg_srl_fff/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                                         |               14 |             19 |         1.36 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                        |               11 |             19 |         1.73 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                  |               11 |             20 |         1.82 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                      |                5 |             20 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                                                 | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                  |                7 |             20 |         2.86 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                       |                9 |             21 |         2.33 |
|  ddr_clock/inst/clk_out2                                               | mem_cont/mix_data                                                                                                                                                                                                                                                                    | mem_cont/addrblock[21]_i_1_n_0                                                                                                                                                                                                          |                6 |             22 |         3.67 |
|  ddr_clock/inst/clk_out2                                               | mem_cont/delete_address                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             22 |         3.67 |
|  ddr_clock/inst/clk_out2                                               | mem_cont/max_delete_block[21]_i_2_n_0                                                                                                                                                                                                                                                | mem_cont/max_delete_block[21]_i_1_n_0                                                                                                                                                                                                   |                9 |             22 |         2.44 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                                          | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                       |                9 |             24 |         2.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                       |               12 |             24 |         2.00 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                            |                                                                                                                                                                                                                                         |                3 |             24 |         8.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             25 |         2.78 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                            |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             25 |         3.13 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                        |               10 |             25 |         2.50 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                       |                4 |             26 |         6.50 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                             |               11 |             26 |         2.36 |
|  clk_IBUF_BUFG                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                       |               18 |             28 |         1.56 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |         7.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                        |               14 |             31 |         2.21 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                7 |             31 |         4.43 |
|  ddr_clock/inst/clk_out2                                               |                                                                                                                                                                                                                                                                                      | mem_cont/counter[0]_i_1_n_0                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               11 |             32 |         2.91 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             33 |         4.71 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             33 |         3.67 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                                                      |               10 |             34 |         3.40 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               13 |             34 |         2.62 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             34 |         3.09 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                           |               22 |             40 |         1.82 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               18 |             41 |         2.28 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                7 |             41 |         5.86 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                                     |                                                                                                                                                                                                                                         |               10 |             41 |         4.10 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             41 |         3.73 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                        |               24 |             44 |         1.83 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                        |               19 |             47 |         2.47 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                        |               14 |             48 |         3.43 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                        |               17 |             48 |         2.82 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                       |               24 |             60 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |               27 |             63 |         2.33 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                     |                                                                                                                                                                                                                                         |               16 |             64 |         4.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb1157_out                                                                                                               | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                   |               17 |             64 |         3.76 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/mem_wdf_mask                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             64 |         4.57 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/ram_dq_o0                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |               10 |             64 |         6.40 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                                           |                                                                                                                                                                                                                                         |               23 |             64 |         2.78 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                                                         |               20 |             64 |         3.20 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               13 |             81 |         6.23 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             81 |         6.75 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_fifo.fifo_out_data_r_reg[6]                                                                                                                                |                                                                                                                                                                                                                                         |               11 |             88 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                                                         |               12 |             96 |         8.00 |
|  clk_IBUF_BUFG                                                         | debug_core/U0/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                         |               26 |            103 |         3.96 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_2                                                  |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                                                  |                                                                                                                                                                                                                                         |               13 |            104 |         8.00 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                                                         |               36 |            136 |         3.78 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               24 |            192 |         8.00 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      | debug_core/U0/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                     |               68 |            226 |         3.32 |
|  clk_IBUF_BUFG                                                         |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |              387 |           1882 |         4.86 |
|  ddr_controller/Inst_DDR/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                         |              625 |           2020 |         3.23 |
+------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


