

================================================================
== Vitis HLS Report for 'aes256_encrypt_ecb_Pipeline_ecb2'
================================================================
* Date:           Mon Oct  6 15:08:38 2025

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       solution (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.268 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      178|      178|  1.780 us|  1.780 us|  178|  178|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |                            |                  |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |          Instance          |      Module      |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_expandEncKey_fu_72  |aes_expandEncKey  |       24|       24|  0.240 us|  0.240 us|    1|    1|      yes|
        +----------------------------+------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- ecb2    |      176|      176|        27|         25|          1|     7|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      21|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     219|    -|
|Register         |        -|     -|    1588|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|    1588|     240|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln185_fu_114_p2   |         +|   0|  0|  11|           3|           2|
    |icmp_ln185_fu_100_p2  |      icmp|   0|  0|   8|           3|           1|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  21|           7|           5|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  129|         26|    1|         26|
    |ap_done_int                   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg   |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_sig_allocacmp_ctx5_load_1  |    9|          2|  768|       1536|
    |ap_sig_allocacmp_i            |    9|          2|    3|          6|
    |ap_sig_allocacmp_rcon_2_load  |    9|          2|    8|         16|
    |ctx5_fu_48                    |    9|          2|  768|       1536|
    |i_1_fu_40                     |    9|          2|    3|          6|
    |rcon_2_fu_44                  |    9|          2|    8|         16|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  219|         46| 1563|       3150|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                |   25|   0|   25|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ctx5_fu_48                               |  768|   0|  768|          0|
    |ctx_ret_reg_176                          |  768|   0|  768|          0|
    |grp_aes_expandEncKey_fu_72_ap_start_reg  |    1|   0|    1|          0|
    |i_1_fu_40                                |    3|   0|    3|          0|
    |i_reg_167                                |    3|   0|    3|          0|
    |icmp_ln185_reg_172                       |    1|   0|    1|          0|
    |rcon_2_fu_44                             |    8|   0|    8|          0|
    |rcon_reg_181                             |    8|   0|    8|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    | 1588|   0| 1588|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+----------------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+---------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_din1     |  out|  768|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_din2     |  out|   10|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_din3     |  out|    8|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_dout0_0  |   in|  768|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_dout0_1  |   in|    8|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_start    |  out|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_ready    |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_done     |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|grp_aes_expandEncKey_fu_135_p_idle     |   in|    1|  ap_ctrl_hs|  aes256_encrypt_ecb_Pipeline_ecb2|  return value|
|p_reload                               |   in|  768|     ap_none|                          p_reload|        scalar|
|ctx                                    |  out|  768|      ap_vld|                               ctx|       pointer|
|ctx_ap_vld                             |  out|    1|      ap_vld|                               ctx|       pointer|
|ctx5_out                               |  out|  768|      ap_vld|                          ctx5_out|       pointer|
|ctx5_out_ap_vld                        |  out|    1|      ap_vld|                          ctx5_out|       pointer|
+---------------------------------------+-----+-----+------------+----------------------------------+--------------+

