<HTML>
<HEADER>
<TITLE>common/cpu/vectors_860.s</TITLE>
</HEADER>
<BODY BGCOLOR = #f0f0f0>
<PRE>
<BODY>
    .file "vectors_860.s"

#include "masks860.h"
#include "arch_ppc.h"

/* vectors.s:
    Each exception handler assumes that R27, R28 & R29 are scratch
    (change the .equ lines below if this is a bad assumption!).
    The excpetion handler loads a value into R28, then branches to 
    saveregs.  The saveregs code stores all registers to regtbl[], then
    jumps to exception() with r3 loaded with the id of the exception handler.
    The function vinit() copies the code from vectortable_start thru
    vectortable_end to the base of the vector table (0x100).
*/

    .equ    RSCR1,r27
    .equ    RSCR2,r28
    .equ    RSCR3,r29

    .globl  vectortable_start
    .globl  vectortable_end
    .extern exception
    .extern regtbl

    .text

vectortable_start:
system_reset_exception:
    li      RSCR2,0x100
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
machine_check_exception:
    li      RSCR2,0x200
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
dsi_exception:
    li      RSCR2,0x300
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
isi_exception:
    li      RSCR2,0x400
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
external_interrupt_exception:
    li      RSCR2,0x500
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
alignment_exception:
    li      RSCR2,0x600
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
program_exception:
    li      RSCR2,0x700
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
floating_point_unavailable_exception:
    li      RSCR2,0x800
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
decrementer_exception:
    li      RSCR2,0x900
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved1_exception:
    li      RSCR2,0xa00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved2_exception:
    li      RSCR2,0xb00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr

    .balign 0x100
system_call_exception:
    li      RSCR2,0xc00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
trace_exception:
    li      RSCR2,0xd00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
floating_point_assist_exception:
    li      RSCR2,0xe00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved3_exception:
    li      RSCR2,0xf00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
software_emulation_exception:
    li      RSCR2,0x1000
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
instruction_tlbmiss_exception:
    li      RSCR2,0x1100
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
data_tlbmiss_exception:
    li      RSCR2,0x1200
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
instruction_tlberror_exception:
    li      RSCR2,0x1300
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
data_tlberror_exception:
    li      RSCR2,0x1400
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved4_exception:
    li      RSCR2,0x1500
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved5_exception:
    li      RSCR2,0x1600
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved6_exception:
    li      RSCR2,0x1700
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved7_exception:
    li      RSCR2,0x1800
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved8_exception:
    li      RSCR2,0x1900
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reserved9_exception:
    li      RSCR2,0x1a00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
reservedA_exception:
    li      RSCR2,0x1b00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
data_breakpoint_exception:
    li      RSCR2,0x1c00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
instruction_breakpoint_exception:
    li      RSCR2,0x1d00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
peripheral_breakpoint_exception:
    li      RSCR2,0x1e00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

    .balign 0x100
nonmaskable_development_port_exception:
    li      RSCR2,0x1f00
    lis     RSCR1,(saveregs)@ha
    addi    RSCR1,RSCR1,(saveregs)@l
    mtctr   RSCR1
    bctr    

vectortable_end:

/* savregs:
 * This function simply copies all pertinent registers from the
 * context of the CPU to a local cache accessible by the monitor.
 * Note that the storage of these registers must be coordinated with
 * regs_860.c
 */
saveregs:
    lis     RSCR3,(regtbl)@ha
    addi    RSCR3,RSCR3,(regtbl)@l
    stw     r0,<A NAME="0">0</A>(RSCR3)
    stw     r1,<A NAME="4">4</A>(RSCR3)
    stw     r2,<A NAME="8">8</A>(RSCR3)
    stw     r3,<A NAME="12">12</A>(RSCR3)
    stw     r4,<A NAME="16">16</A>(RSCR3)
    stw     r5,<A NAME="20">20</A>(RSCR3)
    stw     r6,<A NAME="24">24</A>(RSCR3)
    stw     r7,<A NAME="28">28</A>(RSCR3)
    stw     r8,<A NAME="32">32</A>(RSCR3)
    stw     r9,<A NAME="36">36</A>(RSCR3)
    stw     r10,<A NAME="40">40</A>(RSCR3)
    stw     r11,<A NAME="44">44</A>(RSCR3)
    stw     r12,<A NAME="48">48</A>(RSCR3)
    stw     r13,<A NAME="52">52</A>(RSCR3)
    stw     r14,<A NAME="56">56</A>(RSCR3)
    stw     r15,<A NAME="60">60</A>(RSCR3)
    stw     r16,<A NAME="64">64</A>(RSCR3)
    stw     r17,<A NAME="68">68</A>(RSCR3)
    stw     r18,<A NAME="72">72</A>(RSCR3)
    stw     r19,<A NAME="76">76</A>(RSCR3)
    stw     r20,<A NAME="80">80</A>(RSCR3)
    stw     r21,<A NAME="84">84</A>(RSCR3)
    stw     r22,<A NAME="88">88</A>(RSCR3)
    stw     r23,<A NAME="92">92</A>(RSCR3)
    stw     r24,<A NAME="96">96</A>(RSCR3)
    stw     r25,<A NAME="100">100</A>(RSCR3)
    stw     r26,<A NAME="104">104</A>(RSCR3)
    stw     RSCR1,<A NAME="108">108</A>(RSCR3)
    stw     RSCR2,<A NAME="112">112</A>(RSCR3)
    stw     RSCR3,<A NAME="116">116</A>(RSCR3)
    stw     r30,<A NAME="120">120</A>(RSCR3)
    stw     r31,<A NAME="124">124</A>(RSCR3)

    mfmsr   r3              /* MSR */
    stw     r3, <A NAME="128">128</A>(RSCR3)
    mfcr    r3              /* CR */
    stw     r3, <A NAME="132">132</A>(RSCR3)
    mfspr   r3, 8           /* LR */
    stw     r3, <A NAME="136">136</A>(RSCR3)
    mfspr   r3, 1           /* XER */
    stw     r3, <A NAME="140">140</A>(RSCR3)

    mfspr   r3, 19          /* DAR */
    stw     r3, <A NAME="144">144</A>(RSCR3)
    mfspr   r3, 18          /* DSISR */
    stw     r3, <A NAME="148">148</A>(RSCR3)
    mfspr   r3, 26          /* SRR0 */
    stw     r3, <A NAME="152">152</A>(RSCR3)
    mfspr   r3, 27          /* SRR1 */
    stw     r3, <A NAME="156">156</A>(RSCR3)

    mfspr   r3, 9           /* CTR */
    stw     r3, <A NAME="160">160</A>(RSCR3)
    mfspr   r3, 22          /* DEC */
    stw     r3, <A NAME="164">164</A>(RSCR3)
    mftb    r3              /* TBL */
    stw     r3, <A NAME="168">168</A>(RSCR3)
    mftbu   r3              /* TBU */
    stw     r3, <A NAME="172">172</A>(RSCR3)

    mfspr   r3, 272         /* SPRG0 */
    stw     r3, <A NAME="176">176</A>(RSCR3)
    mfspr   r3, 273         /* SPRG1 */
    stw     r3, <A NAME="180">180</A>(RSCR3)
    mfspr   r3, 274         /* SPRG2 */
    stw     r3, <A NAME="184">184</A>(RSCR3)
    mfspr   r3, 275         /* SPRG3 */
    stw     r3, <A NAME="188">188</A>(RSCR3)

    mr      r3,RSCR2
    lis     RSCR1,(exception)@ha
    addi    RSCR1,RSCR1,(exception)@l
    mtctr   RSCR1
    bctr    
</HTML>
</PRE>
</BODY>
