#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x259c590 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x259c720 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x258f2d0 .functor NOT 1, L_0x25e9640, C4<0>, C4<0>, C4<0>;
L_0x25e9420 .functor XOR 2, L_0x25e92c0, L_0x25e9380, C4<00>, C4<00>;
L_0x25e9530 .functor XOR 2, L_0x25e9420, L_0x25e9490, C4<00>, C4<00>;
v0x25e51a0_0 .net *"_ivl_10", 1 0, L_0x25e9490;  1 drivers
v0x25e52a0_0 .net *"_ivl_12", 1 0, L_0x25e9530;  1 drivers
v0x25e5380_0 .net *"_ivl_2", 1 0, L_0x25e8560;  1 drivers
v0x25e5440_0 .net *"_ivl_4", 1 0, L_0x25e92c0;  1 drivers
v0x25e5520_0 .net *"_ivl_6", 1 0, L_0x25e9380;  1 drivers
v0x25e5650_0 .net *"_ivl_8", 1 0, L_0x25e9420;  1 drivers
v0x25e5730_0 .net "a", 0 0, v0x25e2490_0;  1 drivers
v0x25e57d0_0 .net "b", 0 0, v0x25e2530_0;  1 drivers
v0x25e5870_0 .net "c", 0 0, v0x25e25d0_0;  1 drivers
v0x25e5910_0 .var "clk", 0 0;
v0x25e59b0_0 .net "d", 0 0, v0x25e2710_0;  1 drivers
v0x25e5a50_0 .net "out_pos_dut", 0 0, L_0x25e9140;  1 drivers
v0x25e5af0_0 .net "out_pos_ref", 0 0, L_0x25e7020;  1 drivers
v0x25e5b90_0 .net "out_sop_dut", 0 0, L_0x25e7f80;  1 drivers
v0x25e5c30_0 .net "out_sop_ref", 0 0, L_0x25bcc40;  1 drivers
v0x25e5cd0_0 .var/2u "stats1", 223 0;
v0x25e5d70_0 .var/2u "strobe", 0 0;
v0x25e5e10_0 .net "tb_match", 0 0, L_0x25e9640;  1 drivers
v0x25e5ee0_0 .net "tb_mismatch", 0 0, L_0x258f2d0;  1 drivers
v0x25e5f80_0 .net "wavedrom_enable", 0 0, v0x25e29e0_0;  1 drivers
v0x25e6050_0 .net "wavedrom_title", 511 0, v0x25e2a80_0;  1 drivers
L_0x25e8560 .concat [ 1 1 0 0], L_0x25e7020, L_0x25bcc40;
L_0x25e92c0 .concat [ 1 1 0 0], L_0x25e7020, L_0x25bcc40;
L_0x25e9380 .concat [ 1 1 0 0], L_0x25e9140, L_0x25e7f80;
L_0x25e9490 .concat [ 1 1 0 0], L_0x25e7020, L_0x25bcc40;
L_0x25e9640 .cmp/eeq 2, L_0x25e8560, L_0x25e9530;
S_0x259c8b0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x259c720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x258f6b0 .functor AND 1, v0x25e25d0_0, v0x25e2710_0, C4<1>, C4<1>;
L_0x258fa90 .functor NOT 1, v0x25e2490_0, C4<0>, C4<0>, C4<0>;
L_0x258fe70 .functor NOT 1, v0x25e2530_0, C4<0>, C4<0>, C4<0>;
L_0x25900f0 .functor AND 1, L_0x258fa90, L_0x258fe70, C4<1>, C4<1>;
L_0x25a7120 .functor AND 1, L_0x25900f0, v0x25e25d0_0, C4<1>, C4<1>;
L_0x25bcc40 .functor OR 1, L_0x258f6b0, L_0x25a7120, C4<0>, C4<0>;
L_0x25e64a0 .functor NOT 1, v0x25e2530_0, C4<0>, C4<0>, C4<0>;
L_0x25e6510 .functor OR 1, L_0x25e64a0, v0x25e2710_0, C4<0>, C4<0>;
L_0x25e6620 .functor AND 1, v0x25e25d0_0, L_0x25e6510, C4<1>, C4<1>;
L_0x25e66e0 .functor NOT 1, v0x25e2490_0, C4<0>, C4<0>, C4<0>;
L_0x25e67b0 .functor OR 1, L_0x25e66e0, v0x25e2530_0, C4<0>, C4<0>;
L_0x25e6820 .functor AND 1, L_0x25e6620, L_0x25e67b0, C4<1>, C4<1>;
L_0x25e69a0 .functor NOT 1, v0x25e2530_0, C4<0>, C4<0>, C4<0>;
L_0x25e6a10 .functor OR 1, L_0x25e69a0, v0x25e2710_0, C4<0>, C4<0>;
L_0x25e6930 .functor AND 1, v0x25e25d0_0, L_0x25e6a10, C4<1>, C4<1>;
L_0x25e6ba0 .functor NOT 1, v0x25e2490_0, C4<0>, C4<0>, C4<0>;
L_0x25e6ca0 .functor OR 1, L_0x25e6ba0, v0x25e2710_0, C4<0>, C4<0>;
L_0x25e6d60 .functor AND 1, L_0x25e6930, L_0x25e6ca0, C4<1>, C4<1>;
L_0x25e6f10 .functor XNOR 1, L_0x25e6820, L_0x25e6d60, C4<0>, C4<0>;
v0x258ec00_0 .net *"_ivl_0", 0 0, L_0x258f6b0;  1 drivers
v0x258f000_0 .net *"_ivl_12", 0 0, L_0x25e64a0;  1 drivers
v0x258f3e0_0 .net *"_ivl_14", 0 0, L_0x25e6510;  1 drivers
v0x258f7c0_0 .net *"_ivl_16", 0 0, L_0x25e6620;  1 drivers
v0x258fba0_0 .net *"_ivl_18", 0 0, L_0x25e66e0;  1 drivers
v0x258ff80_0 .net *"_ivl_2", 0 0, L_0x258fa90;  1 drivers
v0x2590200_0 .net *"_ivl_20", 0 0, L_0x25e67b0;  1 drivers
v0x25e0a00_0 .net *"_ivl_24", 0 0, L_0x25e69a0;  1 drivers
v0x25e0ae0_0 .net *"_ivl_26", 0 0, L_0x25e6a10;  1 drivers
v0x25e0bc0_0 .net *"_ivl_28", 0 0, L_0x25e6930;  1 drivers
v0x25e0ca0_0 .net *"_ivl_30", 0 0, L_0x25e6ba0;  1 drivers
v0x25e0d80_0 .net *"_ivl_32", 0 0, L_0x25e6ca0;  1 drivers
v0x25e0e60_0 .net *"_ivl_36", 0 0, L_0x25e6f10;  1 drivers
L_0x7f3583906018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x25e0f20_0 .net *"_ivl_38", 0 0, L_0x7f3583906018;  1 drivers
v0x25e1000_0 .net *"_ivl_4", 0 0, L_0x258fe70;  1 drivers
v0x25e10e0_0 .net *"_ivl_6", 0 0, L_0x25900f0;  1 drivers
v0x25e11c0_0 .net *"_ivl_8", 0 0, L_0x25a7120;  1 drivers
v0x25e12a0_0 .net "a", 0 0, v0x25e2490_0;  alias, 1 drivers
v0x25e1360_0 .net "b", 0 0, v0x25e2530_0;  alias, 1 drivers
v0x25e1420_0 .net "c", 0 0, v0x25e25d0_0;  alias, 1 drivers
v0x25e14e0_0 .net "d", 0 0, v0x25e2710_0;  alias, 1 drivers
v0x25e15a0_0 .net "out_pos", 0 0, L_0x25e7020;  alias, 1 drivers
v0x25e1660_0 .net "out_sop", 0 0, L_0x25bcc40;  alias, 1 drivers
v0x25e1720_0 .net "pos0", 0 0, L_0x25e6820;  1 drivers
v0x25e17e0_0 .net "pos1", 0 0, L_0x25e6d60;  1 drivers
L_0x25e7020 .functor MUXZ 1, L_0x7f3583906018, L_0x25e6820, L_0x25e6f10, C4<>;
S_0x25e1960 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x259c720;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x25e2490_0 .var "a", 0 0;
v0x25e2530_0 .var "b", 0 0;
v0x25e25d0_0 .var "c", 0 0;
v0x25e2670_0 .net "clk", 0 0, v0x25e5910_0;  1 drivers
v0x25e2710_0 .var "d", 0 0;
v0x25e2800_0 .var/2u "fail", 0 0;
v0x25e28a0_0 .var/2u "fail1", 0 0;
v0x25e2940_0 .net "tb_match", 0 0, L_0x25e9640;  alias, 1 drivers
v0x25e29e0_0 .var "wavedrom_enable", 0 0;
v0x25e2a80_0 .var "wavedrom_title", 511 0;
E_0x259af00/0 .event negedge, v0x25e2670_0;
E_0x259af00/1 .event posedge, v0x25e2670_0;
E_0x259af00 .event/or E_0x259af00/0, E_0x259af00/1;
S_0x25e1c90 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x25e1960;
 .timescale -12 -12;
v0x25e1ed0_0 .var/2s "i", 31 0;
E_0x259ada0 .event posedge, v0x25e2670_0;
S_0x25e1fd0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x25e1960;
 .timescale -12 -12;
v0x25e21d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25e22b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x25e1960;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25e2c60 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x259c720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25e71d0 .functor NOT 1, v0x25e2490_0, C4<0>, C4<0>, C4<0>;
L_0x25e7260 .functor NOT 1, v0x25e2530_0, C4<0>, C4<0>, C4<0>;
L_0x25e7400 .functor AND 1, L_0x25e71d0, L_0x25e7260, C4<1>, C4<1>;
L_0x25e7510 .functor NOT 1, v0x25e25d0_0, C4<0>, C4<0>, C4<0>;
L_0x25e76c0 .functor AND 1, L_0x25e7400, L_0x25e7510, C4<1>, C4<1>;
L_0x25e77d0 .functor AND 1, L_0x25e76c0, v0x25e2710_0, C4<1>, C4<1>;
L_0x25e79e0 .functor AND 1, v0x25e2490_0, v0x25e2530_0, C4<1>, C4<1>;
L_0x25e7b60 .functor NOT 1, v0x25e25d0_0, C4<0>, C4<0>, C4<0>;
L_0x25e7c20 .functor AND 1, L_0x25e79e0, L_0x25e7b60, C4<1>, C4<1>;
L_0x25e7d30 .functor AND 1, L_0x25e7c20, v0x25e2710_0, C4<1>, C4<1>;
L_0x25e7e50 .functor OR 1, L_0x25e77d0, L_0x25e7d30, C4<0>, C4<0>;
L_0x25e7f10 .functor AND 1, v0x25e2490_0, v0x25e2530_0, C4<1>, C4<1>;
L_0x25e7ff0 .functor AND 1, L_0x25e7f10, v0x25e25d0_0, C4<1>, C4<1>;
L_0x25e80b0 .functor AND 1, L_0x25e7ff0, v0x25e2710_0, C4<1>, C4<1>;
L_0x25e7f80 .functor OR 1, L_0x25e7e50, L_0x25e80b0, C4<0>, C4<0>;
L_0x25e82e0 .functor NOT 1, v0x25e2490_0, C4<0>, C4<0>, C4<0>;
L_0x25e83e0 .functor NOT 1, v0x25e2530_0, C4<0>, C4<0>, C4<0>;
L_0x25e8450 .functor OR 1, L_0x25e82e0, L_0x25e83e0, C4<0>, C4<0>;
L_0x25e8600 .functor OR 1, L_0x25e8450, v0x25e25d0_0, C4<0>, C4<0>;
L_0x25e86c0 .functor NOT 1, v0x25e2490_0, C4<0>, C4<0>, C4<0>;
L_0x25e87e0 .functor OR 1, L_0x25e86c0, v0x25e2530_0, C4<0>, C4<0>;
L_0x25e88a0 .functor NOT 1, v0x25e25d0_0, C4<0>, C4<0>, C4<0>;
L_0x25e89d0 .functor OR 1, L_0x25e87e0, L_0x25e88a0, C4<0>, C4<0>;
L_0x25e8ae0 .functor AND 1, L_0x25e8600, L_0x25e89d0, C4<1>, C4<1>;
L_0x25e8cc0 .functor NOT 1, v0x25e2530_0, C4<0>, C4<0>, C4<0>;
L_0x25e8d30 .functor OR 1, v0x25e2490_0, L_0x25e8cc0, C4<0>, C4<0>;
L_0x25e8ed0 .functor NOT 1, v0x25e25d0_0, C4<0>, C4<0>, C4<0>;
L_0x25e8f40 .functor OR 1, L_0x25e8d30, L_0x25e8ed0, C4<0>, C4<0>;
L_0x25e9140 .functor AND 1, L_0x25e8ae0, L_0x25e8f40, C4<1>, C4<1>;
v0x25e2e20_0 .net *"_ivl_0", 0 0, L_0x25e71d0;  1 drivers
v0x25e2f00_0 .net *"_ivl_10", 0 0, L_0x25e77d0;  1 drivers
v0x25e2fe0_0 .net *"_ivl_12", 0 0, L_0x25e79e0;  1 drivers
v0x25e30d0_0 .net *"_ivl_14", 0 0, L_0x25e7b60;  1 drivers
v0x25e31b0_0 .net *"_ivl_16", 0 0, L_0x25e7c20;  1 drivers
v0x25e32e0_0 .net *"_ivl_18", 0 0, L_0x25e7d30;  1 drivers
v0x25e33c0_0 .net *"_ivl_2", 0 0, L_0x25e7260;  1 drivers
v0x25e34a0_0 .net *"_ivl_20", 0 0, L_0x25e7e50;  1 drivers
v0x25e3580_0 .net *"_ivl_22", 0 0, L_0x25e7f10;  1 drivers
v0x25e36f0_0 .net *"_ivl_24", 0 0, L_0x25e7ff0;  1 drivers
v0x25e37d0_0 .net *"_ivl_26", 0 0, L_0x25e80b0;  1 drivers
v0x25e38b0_0 .net *"_ivl_30", 0 0, L_0x25e82e0;  1 drivers
v0x25e3990_0 .net *"_ivl_32", 0 0, L_0x25e83e0;  1 drivers
v0x25e3a70_0 .net *"_ivl_34", 0 0, L_0x25e8450;  1 drivers
v0x25e3b50_0 .net *"_ivl_36", 0 0, L_0x25e8600;  1 drivers
v0x25e3c30_0 .net *"_ivl_38", 0 0, L_0x25e86c0;  1 drivers
v0x25e3d10_0 .net *"_ivl_4", 0 0, L_0x25e7400;  1 drivers
v0x25e3f00_0 .net *"_ivl_40", 0 0, L_0x25e87e0;  1 drivers
v0x25e3fe0_0 .net *"_ivl_42", 0 0, L_0x25e88a0;  1 drivers
v0x25e40c0_0 .net *"_ivl_44", 0 0, L_0x25e89d0;  1 drivers
v0x25e41a0_0 .net *"_ivl_46", 0 0, L_0x25e8ae0;  1 drivers
v0x25e4280_0 .net *"_ivl_48", 0 0, L_0x25e8cc0;  1 drivers
v0x25e4360_0 .net *"_ivl_50", 0 0, L_0x25e8d30;  1 drivers
v0x25e4440_0 .net *"_ivl_52", 0 0, L_0x25e8ed0;  1 drivers
v0x25e4520_0 .net *"_ivl_54", 0 0, L_0x25e8f40;  1 drivers
v0x25e4600_0 .net *"_ivl_6", 0 0, L_0x25e7510;  1 drivers
v0x25e46e0_0 .net *"_ivl_8", 0 0, L_0x25e76c0;  1 drivers
v0x25e47c0_0 .net "a", 0 0, v0x25e2490_0;  alias, 1 drivers
v0x25e4860_0 .net "b", 0 0, v0x25e2530_0;  alias, 1 drivers
v0x25e4950_0 .net "c", 0 0, v0x25e25d0_0;  alias, 1 drivers
v0x25e4a40_0 .net "d", 0 0, v0x25e2710_0;  alias, 1 drivers
v0x25e4b30_0 .net "out_pos", 0 0, L_0x25e9140;  alias, 1 drivers
v0x25e4bf0_0 .net "out_sop", 0 0, L_0x25e7f80;  alias, 1 drivers
S_0x25e4f80 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x259c720;
 .timescale -12 -12;
E_0x25849f0 .event anyedge, v0x25e5d70_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25e5d70_0;
    %nor/r;
    %assign/vec4 v0x25e5d70_0, 0;
    %wait E_0x25849f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25e1960;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25e2800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25e28a0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x25e1960;
T_4 ;
    %wait E_0x259af00;
    %load/vec4 v0x25e2940_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x25e2800_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x25e1960;
T_5 ;
    %wait E_0x259ada0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %wait E_0x259ada0;
    %load/vec4 v0x25e2800_0;
    %store/vec4 v0x25e28a0_0, 0, 1;
    %fork t_1, S_0x25e1c90;
    %jmp t_0;
    .scope S_0x25e1c90;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x25e1ed0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x25e1ed0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x259ada0;
    %load/vec4 v0x25e1ed0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25e1ed0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x25e1ed0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x25e1960;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x259af00;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x25e2710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e25d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x25e2530_0, 0;
    %assign/vec4 v0x25e2490_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x25e2800_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x25e28a0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x259c720;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25e5910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25e5d70_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x259c720;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x25e5910_0;
    %inv;
    %store/vec4 v0x25e5910_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x259c720;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25e2670_0, v0x25e5ee0_0, v0x25e5730_0, v0x25e57d0_0, v0x25e5870_0, v0x25e59b0_0, v0x25e5c30_0, v0x25e5b90_0, v0x25e5af0_0, v0x25e5a50_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x259c720;
T_9 ;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x259c720;
T_10 ;
    %wait E_0x259af00;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25e5cd0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
    %load/vec4 v0x25e5e10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25e5cd0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x25e5c30_0;
    %load/vec4 v0x25e5c30_0;
    %load/vec4 v0x25e5b90_0;
    %xor;
    %load/vec4 v0x25e5c30_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x25e5af0_0;
    %load/vec4 v0x25e5af0_0;
    %load/vec4 v0x25e5a50_0;
    %xor;
    %load/vec4 v0x25e5af0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x25e5cd0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25e5cd0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/ece241_2013_q2/iter0/response2/top_module.sv";
