<h1> Single Cycle RISC-V Processor </h1>

Design and implementation of RISC-V processor with a single-cycle datapath and controller.

**Commands**:

```ruby
R_Type:  add,sub,and,or,slt
```
```ruby
I_Type:  lw,addi,xori,ori,slti,jalr
```
```ruby
S_Type:  sw
```
```ruby
J_Type:  jal
```
```ruby
B_Type:  beq,bne,blt,bge
```
```ruby
U_Type:  lui
```
