{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1663771457875 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1663771457875 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 21 20:14:17 2022 " "Processing started: Wed Sep 21 20:14:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1663771457875 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771457875 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Comparator -c Comparator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Comparator -c Comparator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771457875 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1663771458073 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1663771458073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 19 9 " "Found 19 design units, including 9 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 98 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 110 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 132 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 FULL_ADDER-Equations " "Found design unit 10: FULL_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 106 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 117 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""} { "Info" "ISGN_ENTITY_NAME" "9 FULL_ADDER " "Found entity 9: FULL_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Gates.vhdl" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771464225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/DUT.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464227 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/DUT.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771464227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 10 5 " "Found 10 design units, including 5 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-trivial " "Found design unit 1: halfadder-trivial" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fulladder-trivial " "Found design unit 2: fulladder-trivial" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 fourbitas-trivial " "Found design unit 3: fourbitas-trivial" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 82 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ZNVLG-Struct " "Found design unit 4: ZNVLG-Struct" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 138 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 alpha-subtractor " "Found design unit 5: alpha-subtractor" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 221 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_ENTITY_NAME" "2 fulladder " "Found entity 2: fulladder" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_ENTITY_NAME" "3 fourbitas " "Found entity 3: fourbitas" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 74 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_ENTITY_NAME" "4 ZNVLG " "Found entity 4: ZNVLG" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""} { "Info" "ISGN_ENTITY_NAME" "5 alpha " "Found entity 5: alpha" {  } { { "Comparator.vhd" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/Comparator.vhd" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1663771464228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771464228 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "s DUT.vhdl(28) " "VHDL Association List error at DUT.vhdl(28): formal \"s\" does not exist" {  } { { "DUT.vhdl" "" { Text "C:/Users/aryav/Desktop/Quartus_Dada/LABs/Midsem/DUT.vhdl" 28 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1663771464230 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4768 " "Peak virtual memory: 4768 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1663771464309 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Sep 21 20:14:24 2022 " "Processing ended: Wed Sep 21 20:14:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1663771464309 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1663771464309 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1663771464309 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771464309 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1663771464907 ""}
