// Seed: 2614822891
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  inout supply0 id_3;
  input wire id_2;
  inout wire id_1;
  assign module_1.id_1 = 0;
  assign id_3 = 1;
  assign id_3 = 1 ? 1 : -1;
  always @(-1 or posedge id_4) begin : LABEL_0
    $signed(49);
    ;
  end
endmodule
module module_1 #(
    parameter id_11 = 32'd72,
    parameter id_6  = 32'd36,
    parameter id_7  = 32'd11
) (
    input  uwire id_0
    , id_5,
    input  wor   id_1,
    output wor   id_2,
    input  uwire id_3
    , _id_6
);
  wire [1 'd0 -  id_6  &  1 : -1] _id_7, id_8, id_9, id_10, _id_11, id_12, id_13;
  parameter id_14 = 1;
  wire id_15;
  logic [id_11 : id_7] id_16;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_15,
      id_12
  );
  assign id_5  = 1;
  assign id_16 = id_10;
endmodule
