/RAID2/COURSE/iclab/iclab143/Lab08/EXERCISE_wocg/03_GATE_SIM/PATTERN.v
/RAID2/COURSE/iclab/iclab143/Lab08/EXERCISE_wocg/03_GATE_SIM/SA_SYN.v
/RAID2/COURSE/iclab/iclab143/Lab08/EXERCISE_wocg/03_GATE_SIM/TESTBED.v
/RAID2/COURSE/iclab/iclabTA01/UMC018_CBDK/CIC/Verilog/fsa0m_a_generic_core_30.lib.src
