// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

input AND( 
    input a, 
    input b, 
    output out );

    // design a module that implements an OR gate

module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out

input OR( 
    input a, 
    input b, 
    output out );

    // design a module that implements an NAND gate

module not_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out

input NAND( 
    input a, 
    input b, 
    output out );

    // design a module that implements an NOR gate

module nor_gate( 
    input a, 
    input b, 
endmodule
