(name 'AsmJit-x86-MartinMcClure.12' message 'Added a dummy external label class just so the broken test would compile.' id '5c5e3f30-f6cb-4374-b486-2f588c594ef9' date '9 February 2013' time '2:04:11.118 pm' author 'MartinMcClure' ancestors ((name 'AsmJit-x86-MartinMcClure.11' message 'Removed the no-longer-necessary #upperBankHighByteGuard.' id '08bfa37d-9b1f-4132-9d35-6cb39ca241ed' date '30 January 2013' time '10:16:41.377 pm' author 'MartinMcClure' ancestors ((name 'AsmJit-x86-MartinMcClure.10' message 'General-purpose registers no longer claim to require a REX prefix just because they''re 64-bit, since for some instructions (e.g. call) REX.W is not required. This required some adjustment in other areas.Reworked register width and highByte/lowByte conversions to work with the new code bits, and to stop sending #code:.' id '31c48f51-27f4-450c-985c-bee3ed6d561f' date '30 January 2013' time '10:10:03.143 pm' author 'MartinMcClure' ancestors ((name 'AsmJit-x86-MartinMcClure.9' message 'Added accessors for BPL, DIL, SIL, SPL.Added operand conflict checking at instruction creation time, rather than waiting until code generation. Not all conflicts can be checked early, and not all that can be checked early are checked early at this point.Fixed a couple of bugs in the emitting of the test instruction -- it wouldn''t accept a nil size for the memory operand, and emitted opcode 85 even if it was a byte transfer due to checking the wrong operand for whether it was a byte register.' id 'a2fb604b-08c7-4476-a393-5bb0882223f1' date '27 January 2013' time '9:42:22.058 pm' author 'MartinMcClure' ancestors ((name 'AsmJit-x86-MartinMcClure.8' message 'Added two bits to the register code, to keep track of whether use of the register requires a REX prefix, or prohibits it, or can be used with or without a REX prefix.Added 8-bit registers SPL, BPL, SIL, DIL.Regularized #isX86, which was incorrectly answering false for MMX registers, and may have given incorrect answers for some XMM registers.A REX prefix of 0x40 can now be emitted, when it is required (only for registers SPL and so on).' id 'ba7e4cce-7cd6-406e-9da1-0f59f050cef7' date '27 January 2013' time '5:00:12.862 pm' author 'MartinMcClure' ancestors ((name 'AsmJit-x86-MartinMcClure.7' message 'Added the register names for the REX-enabled 8-bit registers SPL, BPL, SIL, DIL. This is so I can write failing tests that reference these names -- actual handling of the names is yet to come.' id '9bf08b62-dff7-4087-866e-13757cfba253' date '26 January 2013' time '11:10:21.826 am' author 'MartinMcClure' ancestors ((name 'AsmJit-x86-CamilloBruni.5' message 'use #is32' id 'af594d72-f4d8-456d-8946-34e24f0727d9' date '11 January 2013' time '5:01:31.71 pm' author 'CamilloBruni' ancestors ((name 'AsmJit-x86-IgorStasenko.3' message 'addedrepe repz repne repnz cmpsb cmpsdinstructions' id '88df4d27-4a6d-41df-a1a5-cd885b492a4f' date '20 September 2012' time '2:07:04.037 pm' author 'IgorStasenko' ancestors ((name 'AsmJit-x86-CamilloBruni.2' message 'remove register accessors auto initialization' id 'af49a2b7-c54d-446d-b90b-1a5717b715fc' date '23 August 2012' time '5:12:36.505 pm' author 'CamilloBruni' ancestors ((name 'AsmJit-x86-CamilloBruni.1' message 'splitting packages' id 'a5df98b1-1242-413d-a409-eae9fd763fd5' date '23 August 2012' time '4:44:46.136 pm' author 'CamilloBruni' ancestors () stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())) stepChildren ())