Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.2 (win64) Build 2348494 Mon Oct  1 18:25:44 MDT 2018
| Date         : Sun Mar 31 10:56:36 2019
| Host         : MIRICOLT001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file minized_petalinux_wrapper_timing_summary_routed.rpt -pb minized_petalinux_wrapper_timing_summary_routed.pb -rpx minized_petalinux_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : minized_petalinux_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: minized_petalinux_i/processing_system7_0/inst/PS7_i/EMIOSDIO0CLK (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.736        0.000                      0                24178        0.015        0.000                      0                23906        3.000        0.000                       0                 10147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                       ------------         ----------      --------------
clk_fpga_0                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                  {0.000 10.313}       20.625          48.485          
clk_fpga_2                                  {0.000 3.125}        6.250           160.000         
minized_petalinux_i/clk_wiz/inst/clk_in1    {0.000 5.000}        10.000          100.000         
  clk_out1_minized_petalinux_clk_wiz_1_1    {0.000 5.000}        10.000          100.000         
  clkfbout_minized_petalinux_clk_wiz_1_1    {0.000 5.000}        10.000          100.000         
minized_petalinux_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_minized_petalinux_clk_wiz_0_0    {0.000 3.814}        7.628           131.090         
  clk_out2_minized_petalinux_clk_wiz_0_0    {0.000 7.628}        15.257          65.545          
  clkfbout_minized_petalinux_clk_wiz_0_0    {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                        1.736        0.000                      0                10725        0.015        0.000                      0                10725        3.750        0.000                       0                  4726  
clk_fpga_1                                                                                                                                                                                   18.470        0.000                       0                     1  
minized_petalinux_i/clk_wiz/inst/clk_in1                                                                                                                                                      3.000        0.000                       0                     1  
  clk_out1_minized_petalinux_clk_wiz_1_1          3.143        0.000                      0                 6473        0.026        0.000                      0                 6473        3.750        0.000                       0                  2959  
  clkfbout_minized_petalinux_clk_wiz_1_1                                                                                                                                                      7.845        0.000                       0                     3  
minized_petalinux_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_minized_petalinux_clk_wiz_0_0          5.198        0.000                      0                   93        0.153        0.000                      0                   93        3.314        0.000                       0                    48  
  clk_out2_minized_petalinux_clk_wiz_0_0          6.281        0.000                      0                 5785        0.027        0.000                      0                 5785        6.378        0.000                       0                  2405  
  clkfbout_minized_petalinux_clk_wiz_0_0                                                                                                                                                     40.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_minized_petalinux_clk_wiz_1_1  clk_fpga_0                                    8.460        0.000                      0                   60                                                                        
clk_out2_minized_petalinux_clk_wiz_0_0  clk_fpga_0                                   28.521        0.000                      0                   72                                                                        
clk_fpga_0                              clk_out1_minized_petalinux_clk_wiz_1_1        8.498        0.000                      0                   60                                                                        
clk_fpga_0                              clk_out2_minized_petalinux_clk_wiz_0_0       44.129        0.000                      0                   80                                                                        
clk_out1_minized_petalinux_clk_wiz_0_0  clk_out2_minized_petalinux_clk_wiz_0_0        3.294        0.000                      0                  202        0.136        0.000                      0                  202  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                              From Clock                              To Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                              ----------                              --------                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                       clk_fpga_0                              clk_fpga_0                                    7.289        0.000                      0                  333        0.179        0.000                      0                  333  
**async_default**                       clk_out1_minized_petalinux_clk_wiz_1_1  clk_out1_minized_petalinux_clk_wiz_1_1        7.329        0.000                      0                  327        0.235        0.000                      0                  327  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.696ns  (logic 0.456ns (5.925%)  route 7.240ns (94.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.337ns = ( 13.337 - 10.000 ) 
    Source Clock Delay      (SCD):    3.859ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.726     3.859    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y43          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.456     4.315 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60]/Q
                         net (fo=32, routed)          7.240    11.554    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC0
    SLICE_X12Y83         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.487    13.337    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X12Y83         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC/CLK
                         clock pessimism              0.282    13.619    
                         clock uncertainty           -0.154    13.465    
    SLICE_X12Y83         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    13.290    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC
  -------------------------------------------------------------------
                         required time                         13.290    
                         arrival time                         -11.554    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.689ns  (logic 0.456ns (5.931%)  route 7.233ns (94.069%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.327ns = ( 13.327 - 10.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.725     3.858    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y41          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     4.314 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/Q
                         net (fo=55, routed)          7.233    11.546    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA0
    SLICE_X34Y81         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.477    13.327    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X34Y81         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.282    13.609    
                         clock uncertainty           -0.154    13.455    
    SLICE_X34Y81         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.294    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         13.294    
                         arrival time                         -11.546    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.860ns  (required time - arrival time)
  Source:                 minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.583ns  (logic 1.450ns (19.123%)  route 6.133ns (80.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 13.376 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.768     3.900    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     5.350 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=24, routed)          6.133    11.483    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X0Y67          RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.526    13.376    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X0Y67          RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.282    13.658    
                         clock uncertainty           -0.154    13.504    
    SLICE_X0Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.343    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         13.343    
                         arrival time                         -11.483    
  -------------------------------------------------------------------
                         slack                                  1.860    

Slack (MET) :             1.963ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.486ns  (logic 0.456ns (6.091%)  route 7.030ns (93.909%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.339ns = ( 13.339 - 10.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.725     3.858    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y41          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     4.314 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/Q
                         net (fo=55, routed)          7.030    11.344    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA0
    SLICE_X12Y86         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.489    13.339    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X12Y86         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.282    13.621    
                         clock uncertainty           -0.154    13.467    
    SLICE_X12Y86         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.306    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         13.306    
                         arrival time                         -11.344    
  -------------------------------------------------------------------
                         slack                                  1.963    

Slack (MET) :             2.112ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.328ns  (logic 0.456ns (6.222%)  route 6.872ns (93.778%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.331ns = ( 13.331 - 10.000 ) 
    Source Clock Delay      (SCD):    3.858ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.725     3.858    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y41          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.456     4.314 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[47]/Q
                         net (fo=55, routed)          6.872    11.186    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/DIA0
    SLICE_X28Y85         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.481    13.331    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/WCLK
    SLICE_X28Y85         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
                         clock pessimism              0.282    13.613    
                         clock uncertainty           -0.154    13.459    
    SLICE_X28Y85         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    13.298    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         13.298    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  2.112    

Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.552ns  (logic 1.069ns (16.316%)  route 5.483ns (83.684%))
  Logic Levels:           5  (LUT1=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 13.443 - 10.000 ) 
    Source Clock Delay      (SCD):    3.768ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.635     3.768    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X25Y74         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y74         FDPE (Prop_fdpe_C_Q)         0.456     4.224 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/Q
                         net (fo=1, routed)           1.248     5.471    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i
    SLICE_X18Y59         LUT1 (Prop_lut1_I0_O)        0.124     5.595 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.760     6.356    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_wready[0]
    SLICE_X15Y51         LUT6 (Prop_lut6_I1_O)        0.124     6.480 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_7/O
                         net (fo=1, routed)           0.751     7.231    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_7_n_0
    SLICE_X15Y41         LUT5 (Prop_lut5_I2_O)        0.124     7.355 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_3/O
                         net (fo=2, routed)           0.926     8.281    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X18Y51         LUT6 (Prop_lut6_I5_O)        0.124     8.405 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.906     9.310    minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/f_mux_return__1
    SLICE_X10Y45         LUT5 (Prop_lut5_I4_O)        0.117     9.427 r  minized_petalinux_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.892    10.319    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.592    13.443    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.282    13.725    
                         clock uncertainty           -0.154    13.571    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -1.090    12.481    minized_petalinux_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -10.319    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.163ns  (logic 1.450ns (20.242%)  route 5.713ns (79.758%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 13.376 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.768     3.900    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     5.350 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=24, routed)          5.713    11.064    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X0Y67          RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.526    13.376    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X0Y67          RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.282    13.658    
                         clock uncertainty           -0.154    13.504    
    SLICE_X0Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    13.246    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -11.064    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.416ns  (logic 1.574ns (21.225%)  route 5.842ns (78.775%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.404ns = ( 13.404 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.768     3.900    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     5.350 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=26, routed)          5.273    10.624    minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X38Y67         LUT4 (Prop_lut4_I0_O)        0.124    10.748 r  minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPO_GEN.gpo_i[31]_i_2/O
                         net (fo=1, routed)           0.568    11.316    minized_petalinux_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]
    SLICE_X38Y67         FDRE                                         r  minized_petalinux_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.554    13.404    minized_petalinux_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/s_axi_aclk
    SLICE_X38Y67         FDRE                                         r  minized_petalinux_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]/C
                         clock pessimism              0.282    13.686    
                         clock uncertainty           -0.154    13.532    
    SLICE_X38Y67         FDRE (Setup_fdre_C_D)       -0.016    13.516    minized_petalinux_i/axi_iic_0/U0/X_IIC/REG_INTERFACE_I/GPO_GEN.gpo_i_reg[31]
  -------------------------------------------------------------------
                         required time                         13.516    
                         arrival time                         -11.316    
  -------------------------------------------------------------------
                         slack                                  2.200    

Slack (MET) :             2.260ns  (required time - arrival time)
  Source:                 minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 1.450ns (20.376%)  route 5.666ns (79.624%))
  Logic Levels:           0  
  Clock Path Skew:        -0.242ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.376ns = ( 13.376 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.768     3.900    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     5.350 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=21, routed)          5.666    11.017    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X0Y67          RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.526    13.376    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X0Y67          RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism              0.282    13.658    
                         clock uncertainty           -0.154    13.504    
    SLICE_X0Y67          RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    13.276    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.276    
                         arrival time                         -11.017    
  -------------------------------------------------------------------
                         slack                                  2.260    

Slack (MET) :             2.311ns  (required time - arrival time)
  Source:                 minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.326ns  (logic 1.698ns (23.178%)  route 5.628ns (76.822%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.286ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.332ns = ( 13.332 - 10.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.768     3.900    minized_petalinux_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.450     5.350 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=24, routed)          5.302    10.652    minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[3]
    SLICE_X35Y64         LUT6 (Prop_lut6_I5_O)        0.124    10.776 r  minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond_d1_i_1/O
                         net (fo=2, routed)           0.326    11.102    minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sw_rst_cond
    SLICE_X32Y64         LUT2 (Prop_lut2_I0_O)        0.124    11.226 r  minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/reset_trig_i_1/O
                         net (fo=1, routed)           0.000    11.226    minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig0
    SLICE_X32Y64         FDRE                                         r  minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.482    13.332    minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/s_axi_aclk
    SLICE_X32Y64         FDRE                                         r  minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg/C
                         clock pessimism              0.282    13.614    
                         clock uncertainty           -0.154    13.460    
    SLICE_X32Y64         FDRE (Setup_fdre_C_D)        0.077    13.537    minized_petalinux_i/axi_iic_0/U0/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/reset_trig_reg
  -------------------------------------------------------------------
                         required time                         13.537    
                         arrival time                         -11.226    
  -------------------------------------------------------------------
                         slack                                  2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.566%)  route 0.170ns (53.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.567     1.487    minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y42          FDRE                                         r  minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.148     1.635 r  minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[25].bram_wrdata_int_reg[25]/Q
                         net (fo=1, routed)           0.170     1.805    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X0Y8          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.878     1.917    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.370     1.547    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.243     1.790    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.790    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.148ns (46.484%)  route 0.170ns (53.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.917ns
    Source Clock Delay      (SCD):    1.487ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.567     1.487    minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/s_axi_aclk
    SLICE_X6Y42          FDRE                                         r  minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y42          FDRE (Prop_fdre_C_Q)         0.148     1.635 r  minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[27].bram_wrdata_int_reg[27]/Q
                         net (fo=1, routed)           0.170     1.806    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/dina[9]
    RAMB36_X0Y8          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.878     1.917    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y8          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.370     1.547    
    RAMB36_X0Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[10])
                                                      0.242     1.789    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.789    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/dlm_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/baudCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.209ns (51.664%)  route 0.196ns (48.336%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.593     1.513    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X38Y49         FDRE                                         r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/dlm_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/dlm_reg[4]/Q
                         net (fo=3, routed)           0.196     1.873    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/clockDiv[12]
    SLICE_X38Y50         LUT4 (Prop_lut4_I2_O)        0.045     1.918 r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/baudCounter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.918    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/baudCounter[12]_i_1_n_0
    SLICE_X38Y50         FDRE                                         r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/baudCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.857     1.896    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X38Y50         FDRE                                         r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/baudCounter_reg[12]/C
                         clock pessimism             -0.118     1.778    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.120     1.898    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/baudCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.898    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.595     1.515    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/s_axi_aclk
    SLICE_X41Y48         FDSE                                         r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDSE (Prop_fdse_C_Q)         0.141     1.656 r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/Thr_reg[0]/Q
                         net (fo=2, routed)           0.101     1.757    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/Thr_reg[7][0]
    SLICE_X42Y47         SRL16E                                       r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.864     1.903    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/s_axi_aclk
    SLICE_X42Y47         SRL16E                                       r  minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism             -0.371     1.531    
    SLICE_X42Y47         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.714    minized_petalinux_i/bluetooth_uart/U0/XUART_I_1/UART16550_I_1/GENERATING_FIFOS.tx_fifo_block_1/srl_fifo_rbu_f_i1/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.714    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.164ns (37.149%)  route 0.277ns (62.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.555     1.475    minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X24Y57         FDRE                                         r  minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/Q
                         net (fo=2, routed)           0.277     1.917    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[0]
    SLICE_X20Y54         SRLC32E                                      r  minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.827     1.866    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y54         SRLC32E                                      r  minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.123     1.743    
    SLICE_X20Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.860    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.164ns (36.857%)  route 0.281ns (63.143%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.555     1.475    minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X24Y57         FDRE                                         r  minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=32, routed)          0.281     1.920    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[1]
    SLICE_X20Y52         SRLC32E                                      r  minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.828     1.867    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y52         SRLC32E                                      r  minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
                         clock pessimism             -0.123     1.744    
    SLICE_X20Y52         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.861    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.164ns (36.692%)  route 0.283ns (63.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.866ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.555     1.475    minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X24Y57         FDRE                                         r  minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y57         FDRE (Prop_fdre_C_Q)         0.164     1.639 r  minized_petalinux_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/Q
                         net (fo=32, routed)          0.283     1.922    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[2]
    SLICE_X20Y54         SRLC32E                                      r  minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.827     1.866    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X20Y54         SRLC32E                                      r  minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32/CLK
                         clock pessimism             -0.123     1.743    
    SLICE_X20Y54         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.858    minized_petalinux_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.209ns (49.440%)  route 0.214ns (50.560%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.561     1.481    minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X24Y42         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg/Q
                         net (fo=76, routed)          0.214     1.859    minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.045     1.904 r  minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1/O
                         net (fo=1, routed)           0.000     1.904    minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[33]_i_1__1_n_0
    SLICE_X21Y42         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.831     1.870    minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X21Y42         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]/C
                         clock pessimism             -0.123     1.747    
    SLICE_X21Y42         FDRE (Hold_fdre_C_D)         0.092     1.839    minized_petalinux_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.016%)  route 0.179ns (55.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.546     1.466    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X22Y78         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.179     1.787    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X24Y79         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     1.853    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X24Y79         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA/CLK
                         clock pessimism             -0.371     1.481    
    SLICE_X24Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.721    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.016%)  route 0.179ns (55.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.853ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.371ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.546     1.466    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X22Y78         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=42, routed)          0.179     1.787    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/ADDRD3
    SLICE_X24Y79         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     1.853    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/WCLK
    SLICE_X24Y79         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1/CLK
                         clock pessimism             -0.371     1.481    
    SLICE_X24Y79         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.721    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_36_41/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.721    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y7     minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y8     minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5     minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6     minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5     minized_petalinux_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y6     minized_petalinux_i/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X6Y34     minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X8Y34     minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X9Y33     minized_petalinux_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/ADDR_SNG_PORT.bram_addr_int_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y67     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y83    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y83    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X4Y66     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y68     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X0Y68     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_24_29/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.470ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 10.313 }
Period(ns):         20.625
Sources:            { minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type  Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I   n/a            2.155         20.625      18.470     BUFGCTRL_X0Y19  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I



---------------------------------------------------------------------------------------------------
From Clock:  minized_petalinux_i/clk_wiz/inst/clk_in1
  To Clock:  minized_petalinux_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         minized_petalinux_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { minized_petalinux_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_minized_petalinux_clk_wiz_1_1
  To Clock:  clk_out1_minized_petalinux_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        3.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.390     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.488    11.488    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]/C
                         clock pessimism              0.004    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    10.893    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[14]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.390     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.488    11.488    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]/C
                         clock pessimism              0.004    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    10.893    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[16]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.390     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.488    11.488    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/C
                         clock pessimism              0.004    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    10.893    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.390     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.488    11.488    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]/C
                         clock pessimism              0.004    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    10.893    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[27]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.390     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.488    11.488    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]/C
                         clock pessimism              0.004    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    10.893    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[29]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.143ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.651%)  route 5.430ns (90.349%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 11.488 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.390     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.488    11.488    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]/C
                         clock pessimism              0.004    11.492    
                         clock uncertainty           -0.074    11.417    
    SLICE_X8Y65          FDRE (Setup_fdre_C_R)       -0.524    10.893    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[31]
  -------------------------------------------------------------------
                         required time                         10.893    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.143    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.650%)  route 5.430ns (90.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.391     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.487    11.487    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]/C
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.074    11.416    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.429    10.987    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[11]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.650%)  route 5.430ns (90.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.391     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.487    11.487    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[12]/C
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.074    11.416    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.429    10.987    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[12]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.650%)  route 5.430ns (90.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.391     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.487    11.487    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]/C
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.074    11.416    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.429    10.987    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[13]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.236    

Slack (MET) :             3.236ns  (required time - arrival time)
  Source:                 minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.010ns  (logic 0.580ns (9.650%)  route 5.430ns (90.350%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.741ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.741     1.741    minized_petalinux_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y52         FDRE                                         r  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.456     2.197 f  minized_petalinux_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=27, routed)          4.040     6.237    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aresetn
    SLICE_X5Y76          LUT3 (Prop_lut3_I1_O)        0.124     6.361 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int[31]_i_1/O
                         net (fo=46, routed)          1.391     7.751    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.487    11.487    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X9Y66          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[17]/C
                         clock pessimism              0.004    11.491    
                         clock uncertainty           -0.074    11.416    
    SLICE_X9Y66          FDRE (Setup_fdre_C_R)       -0.429    10.987    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[17]
  -------------------------------------------------------------------
                         required time                         10.987    
                         arrival time                          -7.751    
  -------------------------------------------------------------------
                         slack                                  3.236    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (41.035%)  route 0.184ns (58.965%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.818ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X22Y81         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y81         FDRE (Prop_fdre_C_Q)         0.128     0.677 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[4]/Q
                         net (fo=1, routed)           0.184     0.861    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/dest_out
    SLICE_X21Y81         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.818     0.818    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.005     0.813    
    SLICE_X21Y81         FDCE (Hold_fdce_C_D)         0.022     0.835    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.835    
                         arrival time                           0.861    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.128ns (39.737%)  route 0.194ns (60.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.552     0.552    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X22Y86         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y86         FDRE (Prop_fdre_C_Q)         0.128     0.680 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=3, routed)           0.194     0.874    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    SLICE_X21Y86         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.822     0.822    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X21Y86         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X21Y86         FDRE (Hold_fdre_C_D)         0.022     0.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.555     0.555    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X6Y68          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     0.719 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[23]/Q
                         net (fo=1, routed)           0.106     0.825    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[23]
    RAMB36_X0Y13         RAMB36E1                                     r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.866     0.866    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X0Y13         RAMB36E1                                     r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[17])
                                                      0.155     0.768    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.825    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.164ns (60.558%)  route 0.107ns (39.442%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.555     0.555    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X6Y68          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y68          FDRE (Prop_fdre_C_Q)         0.164     0.719 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[15]/Q
                         net (fo=1, routed)           0.107     0.826    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[15]
    RAMB36_X0Y13         RAMB36E1                                     r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.866     0.866    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X0Y13         RAMB36E1                                     r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.253     0.613    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.155     0.768    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.768    
                         arrival time                           0.826    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.164ns (56.737%)  route 0.125ns (43.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.558     0.558    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/s_axi_aclk
    SLICE_X8Y65          FDRE                                         r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y65          FDRE (Prop_fdre_C_Q)         0.164     0.722 r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.gmm2s.wr_data_int_reg[26]/Q
                         net (fo=1, routed)           0.125     0.847    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[26]
    RAMB36_X0Y13         RAMB36E1                                     r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIBDI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.866     0.866    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/s_axi_aclk
    RAMB36_X0Y13         RAMB36E1                                     r  minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism             -0.234     0.632    
    RAMB36_X0Y13         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[20])
                                                      0.155     0.787    minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.584     0.584    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X41Y64         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     0.916    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.853     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.584     0.584    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X41Y64         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     0.916    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.853     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.584     0.584    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X41Y64         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     0.916    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.853     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.584     0.584    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X41Y64         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     0.916    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.853     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.408%)  route 0.191ns (57.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.584     0.584    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X41Y64         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y64         FDCE (Prop_fdce_C_Q)         0.141     0.725 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=10, routed)          0.191     0.916    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/ADDRD2
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.853     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/WCLK
    SLICE_X42Y63         RAMD32                                       r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC/CLK
                         clock pessimism             -0.254     0.599    
    SLICE_X42Y63         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     0.853    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_2/RAMC
  -------------------------------------------------------------------
                         required time                         -0.853    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_minized_petalinux_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12     minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y12     minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y13     minized_petalinux_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   minized_petalinux_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X12Y52     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X12Y50     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X12Y50     minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y48     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y46     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X20Y46     minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_minized_petalinux_clk_wiz_1_1
  To Clock:  clkfbout_minized_petalinux_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_minized_petalinux_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   minized_petalinux_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  minized_petalinux_i/clk_wiz_0/inst/clk_in1
  To Clock:  minized_petalinux_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         minized_petalinux_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { minized_petalinux_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_minized_petalinux_clk_wiz_0_0
  To Clock:  clk_out1_minized_petalinux_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.198ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.091%)  route 1.414ns (70.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 9.202 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/Q
                         net (fo=2, routed)           0.448     2.658    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/relational2_op_net
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/fd_prim_array[15].bit_is_0.fdre_comp_i_1/O
                         net (fo=17, routed)          0.965     3.748    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570     9.202    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                         clock pessimism              0.105     9.306    
                         clock uncertainty           -0.156     9.151    
    SLICE_X39Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.946    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.091%)  route 1.414ns (70.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 9.202 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/Q
                         net (fo=2, routed)           0.448     2.658    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/relational2_op_net
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/fd_prim_array[15].bit_is_0.fdre_comp_i_1/O
                         net (fo=17, routed)          0.965     3.748    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570     9.202    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                         clock pessimism              0.105     9.306    
                         clock uncertainty           -0.156     9.151    
    SLICE_X39Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.946    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.091%)  route 1.414ns (70.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 9.202 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/Q
                         net (fo=2, routed)           0.448     2.658    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/relational2_op_net
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/fd_prim_array[15].bit_is_0.fdre_comp_i_1/O
                         net (fo=17, routed)          0.965     3.748    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570     9.202    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                         clock pessimism              0.105     9.306    
                         clock uncertainty           -0.156     9.151    
    SLICE_X39Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.946    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.091%)  route 1.414ns (70.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 9.202 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/Q
                         net (fo=2, routed)           0.448     2.658    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/relational2_op_net
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/fd_prim_array[15].bit_is_0.fdre_comp_i_1/O
                         net (fo=17, routed)          0.965     3.748    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570     9.202    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism              0.105     9.306    
                         clock uncertainty           -0.156     9.151    
    SLICE_X39Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.946    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.091%)  route 1.414ns (70.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 9.202 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/Q
                         net (fo=2, routed)           0.448     2.658    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/relational2_op_net
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/fd_prim_array[15].bit_is_0.fdre_comp_i_1/O
                         net (fo=17, routed)          0.965     3.748    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570     9.202    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp/C
                         clock pessimism              0.105     9.306    
                         clock uncertainty           -0.156     9.151    
    SLICE_X39Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.946    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[8].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.994ns  (logic 0.580ns (29.091%)  route 1.414ns (70.909%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 9.202 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y11         FDRE (Prop_fdre_C_Q)         0.456     2.210 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/op_mem_37_22_reg[0]/Q
                         net (fo=2, routed)           0.448     2.658    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/relational2_op_net
    SLICE_X40Y11         LUT2 (Prop_lut2_I0_O)        0.124     2.782 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational2/fd_prim_array[15].bit_is_0.fdre_comp_i_1/O
                         net (fo=17, routed)          0.965     3.748    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.570     9.202    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp/C
                         clock pessimism              0.105     9.306    
                         clock uncertainty           -0.156     9.151    
    SLICE_X39Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.946    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[9].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                          -3.748    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.642ns (32.376%)  route 1.341ns (67.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.203 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/clk
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=1, routed)           0.653     2.925    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/relational1_op_net
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124     3.049 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1/O
                         net (fo=16, routed)          0.688     3.737    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.571     9.203    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                         clock pessimism              0.143     9.345    
                         clock uncertainty           -0.156     9.190    
    SLICE_X42Y13         FDRE (Setup_fdre_C_CE)      -0.169     9.021    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.642ns (32.376%)  route 1.341ns (67.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.203 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/clk
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=1, routed)           0.653     2.925    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/relational1_op_net
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124     3.049 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1/O
                         net (fo=16, routed)          0.688     3.737    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.571     9.203    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                         clock pessimism              0.143     9.345    
                         clock uncertainty           -0.156     9.190    
    SLICE_X42Y13         FDRE (Setup_fdre_C_CE)      -0.169     9.021    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.983ns  (logic 0.642ns (32.376%)  route 1.341ns (67.624%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.203 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/clk
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=1, routed)           0.653     2.925    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/relational1_op_net
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124     3.049 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1/O
                         net (fo=16, routed)          0.688     3.737    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.571     9.203    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                         clock pessimism              0.143     9.345    
                         clock uncertainty           -0.156     9.190    
    SLICE_X42Y13         FDRE (Setup_fdre_C_CE)      -0.169     9.021    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          9.021    
                         arrival time                          -3.737    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.932ns  (logic 0.642ns (33.223%)  route 1.290ns (66.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.574ns = ( 9.203 - 7.628 ) 
    Source Clock Delay      (SCD):    1.754ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.303ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.751     1.754    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/clk
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.518     2.272 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational1/op_mem_37_22_reg[0]/Q
                         net (fo=1, routed)           0.653     2.925    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/relational1_op_net
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.124     3.049 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/fd_prim_array[0].bit_is_0.fdre_comp_i_1/O
                         net (fo=16, routed)          0.637     3.686    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/ce
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490     9.119    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     5.941 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.540    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.571     9.203    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                         clock pessimism              0.143     9.345    
                         clock uncertainty           -0.156     9.190    
    SLICE_X41Y13         FDRE (Setup_fdre_C_CE)      -0.205     8.985    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                          8.985    
                         arrival time                          -3.686    
  -------------------------------------------------------------------
                         slack                                  5.298    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.629%)  route 0.071ns (33.371%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.071     0.801    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[12]
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.856     0.858    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                         clock pessimism             -0.255     0.603    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.046     0.649    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.801    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.112     0.843    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[12]
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.856     0.858    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp/C
                         clock pessimism             -0.253     0.605    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.059     0.664    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[13].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.664    
                         arrival time                           0.843    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.498%)  route 0.128ns (47.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.589     0.591    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y12         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y12         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.128     0.859    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[3]
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.856     0.858    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism             -0.253     0.605    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.075     0.680    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.680    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.128     0.859    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[5]
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.856     0.858    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp/C
                         clock pessimism             -0.255     0.603    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.076     0.679    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[5].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.679    
                         arrival time                           0.859    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/monostable2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590     0.592    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/monostable2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/monostable2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y11         FDRE (Prop_fdre_C_Q)         0.148     0.740 f  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/monostable2/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.059     0.799    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/delay1_q_net
    SLICE_X42Y11         LUT2 (Prop_lut2_I1_O)        0.098     0.897 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/reg_array[0].fde_used.u2_i_1/O
                         net (fo=1, routed)           0.000     0.897    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/i_no_async_controls.output_reg[2]
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859     0.861    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X42Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism             -0.269     0.592    
    SLICE_X42Y11         FDRE (Hold_fdre_C_D)         0.120     0.712    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/op_mem_37_22_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.861ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.590     0.592    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X40Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y11         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/Q
                         net (fo=5, routed)           0.121     0.854    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/Q[3]
    SLICE_X41Y11         LUT5 (Prop_lut5_I3_O)        0.045     0.899 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/result_22_3_rel/O
                         net (fo=1, routed)           0.000     0.899    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/result_22_3_rel__0
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/op_mem_37_22_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.859     0.861    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/clk
    SLICE_X41Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/op_mem_37_22_reg[0]/C
                         clock pessimism             -0.256     0.605    
    SLICE_X41Y11         FDRE (Hold_fdre_C_D)         0.092     0.697    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/relational/op_mem_37_22_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.798%)  route 0.116ns (45.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[10].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.116     0.847    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[10]
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.856     0.858    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                         clock pessimism             -0.268     0.590    
    SLICE_X41Y13         FDRE (Hold_fdre_C_D)         0.047     0.637    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.783%)  route 0.134ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y13         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.134     0.852    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[7]
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.854     0.856    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                         clock pessimism             -0.233     0.623    
    SLICE_X39Y13         FDRE (Hold_fdre_C_D)         0.019     0.642    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.642    
                         arrival time                           0.852    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.068%)  route 0.179ns (55.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.857ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.589     0.591    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X41Y12         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y12         FDRE (Prop_fdre_C_Q)         0.141     0.732 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.179     0.911    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[0]
    SLICE_X39Y12         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.855     0.857    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y12         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism             -0.233     0.624    
    SLICE_X39Y12         FDRE (Hold_fdre_C_D)         0.070     0.694    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.669%)  route 0.116ns (41.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.858ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X42Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y13         FDRE (Prop_fdre_C_Q)         0.164     0.754 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/Q
                         net (fo=2, routed)           0.116     0.869    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/o[14]
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.856     0.858    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                         clock pessimism             -0.253     0.605    
    SLICE_X40Y13         FDRE (Hold_fdre_C_D)         0.047     0.652    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.869    
  -------------------------------------------------------------------
                         slack                                  0.218    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_minized_petalinux_clk_wiz_0_0
Waveform(ns):       { 0.000 3.814 }
Period(ns):         7.628
Sources:            { minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         7.628       5.473      BUFGCTRL_X0Y1    minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         7.628       6.379      MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X40Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X40Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X39Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
Min Period        n/a     FDRE/C              n/a            1.000         7.628       6.628      SLICE_X42Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       7.628       205.732    MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X41Y12     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y12     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y12     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y12     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y12     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y10     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.814       3.314      SLICE_X40Y11     minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/counter/comp0.core_instance0/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_minized_petalinux_clk_wiz_0_0
  To Clock:  clk_out2_minized_petalinux_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.378ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.281ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.281ns  (logic 1.410ns (17.027%)  route 6.871ns (82.973%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.747 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=24, routed)          2.104     4.708    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRB0
    SLICE_X10Y29         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.860 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMB/O
                         net (fo=13, routed)          1.572     6.431    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[0].second_operand.out_port_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.376     6.807 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[0].second_operand.out_port_lut/LUT5/O
                         net (fo=15, routed)          3.195    10.002    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[0]
    SLICE_X31Y28         FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.487    16.747    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X31Y28         FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.004    16.751    
                         clock uncertainty           -0.171    16.580    
    SLICE_X31Y28         FDRE (Setup_fdre_C_D)       -0.297    16.283    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem24/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         16.283    
                         arrival time                         -10.002    
  -------------------------------------------------------------------
                         slack                                  6.281    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.315ns  (logic 1.410ns (16.957%)  route 6.905ns (83.043%))
  Logic Levels:           2  (LUT5=1 RAMD32=1)
  Clock Path Skew:        -0.225ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns = ( 16.749 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[0])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOPBDOP[0]
                         net (fo=24, routed)          2.104     4.708    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/lower_reg_banks/ADDRB0
    SLICE_X10Y29         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     4.860 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/lower_reg_banks/RAMB/O
                         net (fo=13, routed)          1.572     6.431    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[0].second_operand.out_port_lut/I0
    SLICE_X11Y28         LUT5 (Prop_lut5_I0_O)        0.376     6.807 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[0].second_operand.out_port_lut/LUT5/O
                         net (fo=15, routed)          3.230    10.037    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/out_port[0]
    SLICE_X32Y19         FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.489    16.749    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X32Y19         FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp/C
                         clock pessimism              0.004    16.753    
                         clock uncertainty           -0.171    16.582    
    SLICE_X32Y19         FDRE (Setup_fdre_C_D)       -0.258    16.324    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/outputregister/subsystem7/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         16.324    
                         arrival time                         -10.037    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.288ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/subsystem14_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_1.fdse_comp/CE
                            (rising edge-triggered cell FDSE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 1.850ns (21.839%)  route 6.621ns (78.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 16.743 - 15.257 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.709     1.712    minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.594 r  minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.837     4.432    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.585 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.194     5.779    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X3Y24          LUT5 (Prop_lut5_I0_O)        0.359     6.138 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=51, routed)          1.890     8.028    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/picoblaze1_port_id_net[6]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.332     8.360 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/fd_prim_array[3].bit_is_1.fdse_comp_i_2/O
                         net (fo=5, routed)           0.854     9.215    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/fd_prim_array[4].bit_is_1.fdse_comp_i_1/O
                         net (fo=2, routed)           0.845    10.183    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/subsystem14_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/logical_y_net_x1
    SLICE_X17Y24         FDSE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/subsystem14_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_1.fdse_comp/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.483    16.743    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/subsystem14_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y24         FDSE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/subsystem14_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_1.fdse_comp/C
                         clock pessimism              0.105    16.848    
                         clock uncertainty           -0.171    16.677    
    SLICE_X17Y24         FDSE (Setup_fdse_C_CE)      -0.205    16.472    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/subsystem14_x0/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_1.fdse_comp
  -------------------------------------------------------------------
                         required time                         16.472    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  6.288    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.471ns  (logic 1.850ns (21.839%)  route 6.621ns (78.161%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 16.743 - 15.257 ) 
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.709     1.712    minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y5          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      0.882     2.594 r  minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=14, routed)          1.837     4.432    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/upper_reg_banks/ADDRC1
    SLICE_X6Y24          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.153     4.585 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/upper_reg_banks/RAMC/O
                         net (fo=3, routed)           1.194     5.779    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/I0
    SLICE_X3Y24          LUT5 (Prop_lut5_I0_O)        0.359     6.138 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/data_path_loop[6].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=51, routed)          1.890     8.028    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/picoblaze1_port_id_net[6]
    SLICE_X11Y22         LUT4 (Prop_lut4_I0_O)        0.332     8.360 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/fd_prim_array[3].bit_is_1.fdse_comp_i_2/O
                         net (fo=5, routed)           0.854     9.215    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/fd_prim_array[3].bit_is_1.fdse_comp_i_2_n_0
    SLICE_X13Y24         LUT6 (Prop_lut6_I4_O)        0.124     9.339 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/fd_prim_array[4].bit_is_1.fdse_comp_i_1/O
                         net (fo=2, routed)           0.845    10.183    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/logical_y_net_x1
    SLICE_X16Y24         FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.483    16.743    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y24         FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.105    16.848    
                         clock uncertainty           -0.171    16.677    
    SLICE_X16Y24         FDRE (Setup_fdre_C_D)       -0.045    16.632    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/outputregister/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         16.632    
                         arrival time                         -10.183    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.064ns (26.144%)  route 5.831ns (73.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.747 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=14, routed)          1.954     4.557    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRA2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.705 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.873     5.578    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.356     5.934 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.434     7.368    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/picoblaze6_port_id_net[4]
    SLICE_X16Y26         LUT4 (Prop_lut4_I3_O)        0.350     7.718 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.610     8.328    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.656 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0/O
                         net (fo=43, routed)          0.960     9.616    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/newphasevalue[0]
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.487    16.747    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/clk
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]/C
                         clock pessimism              0.004    16.751    
                         clock uncertainty           -0.171    16.580    
    SLICE_X27Y21         FDRE (Setup_fdre_C_R)       -0.429    16.151    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[12]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.064ns (26.144%)  route 5.831ns (73.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.747 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=14, routed)          1.954     4.557    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRA2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.705 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.873     5.578    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.356     5.934 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.434     7.368    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/picoblaze6_port_id_net[4]
    SLICE_X16Y26         LUT4 (Prop_lut4_I3_O)        0.350     7.718 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.610     8.328    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.656 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0/O
                         net (fo=43, routed)          0.960     9.616    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/newphasevalue[0]
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.487    16.747    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/clk
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]/C
                         clock pessimism              0.004    16.751    
                         clock uncertainty           -0.171    16.580    
    SLICE_X27Y21         FDRE (Setup_fdre_C_R)       -0.429    16.151    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[13]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.064ns (26.144%)  route 5.831ns (73.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.747 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=14, routed)          1.954     4.557    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRA2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.705 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.873     5.578    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.356     5.934 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.434     7.368    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/picoblaze6_port_id_net[4]
    SLICE_X16Y26         LUT4 (Prop_lut4_I3_O)        0.350     7.718 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.610     8.328    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.656 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0/O
                         net (fo=43, routed)          0.960     9.616    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/newphasevalue[0]
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.487    16.747    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/clk
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[14]/C
                         clock pessimism              0.004    16.751    
                         clock uncertainty           -0.171    16.580    
    SLICE_X27Y21         FDRE (Setup_fdre_C_R)       -0.429    16.151    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[14]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.535ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.895ns  (logic 2.064ns (26.144%)  route 5.831ns (73.856%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 16.747 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=14, routed)          1.954     4.557    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRA2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.705 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.873     5.578    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.356     5.934 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.434     7.368    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/picoblaze6_port_id_net[4]
    SLICE_X16Y26         LUT4 (Prop_lut4_I3_O)        0.350     7.718 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.610     8.328    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.656 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0/O
                         net (fo=43, routed)          0.960     9.616    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/newphasevalue[0]
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.487    16.747    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/clk
    SLICE_X27Y21         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[15]/C
                         clock pessimism              0.004    16.751    
                         clock uncertainty           -0.171    16.580    
    SLICE_X27Y21         FDRE (Setup_fdre_C_R)       -0.429    16.151    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[15]
  -------------------------------------------------------------------
                         required time                         16.151    
                         arrival time                          -9.616    
  -------------------------------------------------------------------
                         slack                                  6.535    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 2.064ns (26.182%)  route 5.819ns (73.818%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.748 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=14, routed)          1.954     4.557    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRA2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.705 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.873     5.578    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.356     5.934 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.434     7.368    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/picoblaze6_port_id_net[4]
    SLICE_X16Y26         LUT4 (Prop_lut4_I3_O)        0.350     7.718 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.610     8.328    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.656 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0/O
                         net (fo=43, routed)          0.949     9.605    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/newphasevalue[0]
    SLICE_X27Y20         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.488    16.748    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/clk
    SLICE_X27Y20         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[10]/C
                         clock pessimism              0.004    16.752    
                         clock uncertainty           -0.171    16.581    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.429    16.152    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[10]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  6.548    

Slack (MET) :             6.548ns  (required time - arrival time)
  Source:                 minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.257ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.883ns  (logic 2.064ns (26.182%)  route 5.819ns (73.818%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 RAMD32=1)
  Clock Path Skew:        -0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.748 - 15.257 ) 
    Source Clock Delay      (SCD):    1.721ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.171ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     1.680    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.538    -1.858 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -0.098    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.718     1.721    minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y7          RAMB36E1                                     r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.882     2.603 r  minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=14, routed)          1.954     4.557    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/ADDRA2
    SLICE_X10Y30         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     4.705 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/upper_reg_banks/RAMA/O
                         net (fo=3, routed)           0.873     5.578    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/I0
    SLICE_X11Y30         LUT5 (Prop_lut5_I0_O)        0.356     5.934 f  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[4].output_data.sy_kk_mux_lut/LUT5/O
                         net (fo=40, routed)          1.434     7.368    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/picoblaze6_port_id_net[4]
    SLICE_X16Y26         LUT4 (Prop_lut4_I3_O)        0.350     7.718 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1/O
                         net (fo=11, routed)          0.610     8.328    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0_i_1_n_0
    SLICE_X19Y22         LUT6 (Prop_lut6_I4_O)        0.328     8.656 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/update_phase[0]_INST_0/O
                         net (fo=43, routed)          0.949     9.605    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/newphasevalue[0]
    SLICE_X27Y20         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.488    16.748    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/clk
    SLICE_X27Y20         FDRE                                         r  minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[11]/C
                         clock pessimism              0.004    16.752    
                         clock uncertainty           -0.171    16.581    
    SLICE_X27Y20         FDRE (Setup_fdre_C_R)       -0.429    16.152    minized_petalinux_i/minizedssbmodulator_0/U0/minizedssbmodulator_struct/ssbmodulator/accumulator/accum_reg_39_23_reg[11]
  -------------------------------------------------------------------
                         required time                         16.152    
                         arrival time                          -9.605    
  -------------------------------------------------------------------
                         slack                                  6.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/slv_reg_array_reg[0][27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.757%)  route 0.158ns (55.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.559     0.561    minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/clk
    SLICE_X22Y40         FDRE                                         r  minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/slv_reg_array_reg[0][27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/slv_reg_array_reg[0][27]/Q
                         net (fo=1, routed)           0.158     0.847    minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/slv_reg_array_reg_n_0_[0][27]
    SLICE_X21Y40         FDRE                                         r  minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.829     0.831    minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/clk
    SLICE_X21Y40         FDRE                                         r  minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X21Y40         FDRE (Hold_fdre_C_D)        -0.006     0.820    minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_axi_lite_interface/inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.820    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.106%)  route 0.229ns (61.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.560     0.562    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X25Y4          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][6]/Q
                         net (fo=1, routed)           0.229     0.932    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[6]
    SLICE_X17Y5          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.831     0.833    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y5          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.828    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.075     0.903    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[6].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.903    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.573%)  route 0.245ns (63.427%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.561     0.563    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X25Y2          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y2          FDRE (Prop_fdre_C_Q)         0.141     0.704 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][2]/Q
                         net (fo=1, routed)           0.245     0.948    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[2]
    SLICE_X17Y5          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.831     0.833    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y5          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.828    
    SLICE_X17Y5          FDRE (Hold_fdre_C_D)         0.070     0.898    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.898    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.575%)  route 0.245ns (63.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.560     0.562    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X25Y4          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y4          FDRE (Prop_fdre_C_Q)         0.141     0.703 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][3]/Q
                         net (fo=1, routed)           0.245     0.947    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/i[3]
    SLICE_X18Y6          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.831     0.833    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X18Y6          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp/C
                         clock pessimism             -0.005     0.828    
    SLICE_X18Y6          FDRE (Hold_fdre_C_D)         0.066     0.894    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[3].bit_is_0.fdre_comp
  -------------------------------------------------------------------
                         required time                         -0.894    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.561     0.563    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X17Y11         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y11         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/register_x0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[23].bit_is_0.fdre_comp/Q
                         net (fo=1, routed)           0.112     0.816    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/o[23]
    SLICE_X16Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X16Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1/CLK
                         clock pessimism             -0.252     0.577    
    SLICE_X16Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     0.760    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay4/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[23].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -0.760    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.033%)  route 0.079ns (35.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.839ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.572     0.574    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/clk
    SLICE_X5Y24          FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.715 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/address_loop[4].pc_flop/Q
                         net (fo=4, routed)           0.079     0.794    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/stack_ram_high/DIA0
    SLICE_X4Y24          RAMD32                                       r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.837     0.839    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/stack_ram_high/WCLK
    SLICE_X4Y24          RAMD32                                       r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.252     0.587    
    SLICE_X4Y24          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.734    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/user_interface/picoblaze1/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.734    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/address_loop[4].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.116%)  route 0.082ns (36.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.558     0.560    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/clk
    SLICE_X9Y30          FDRE                                         r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/address_loop[4].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y30          FDRE (Prop_fdre_C_Q)         0.141     0.701 r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/address_loop[4].pc_flop/Q
                         net (fo=4, routed)           0.082     0.783    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/stack_ram_high/DIA0
    SLICE_X8Y30          RAMD32                                       r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.824     0.826    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/stack_ram_high/WCLK
    SLICE_X8Y30          RAMD32                                       r  minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA/CLK
                         clock pessimism             -0.253     0.573    
    SLICE_X8Y30          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.720    minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.783    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator1/accum_reg_39_23_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.248ns (53.352%)  route 0.217ns (46.648%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.556     0.558    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator1/clk
    SLICE_X23Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator1/accum_reg_39_23_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y13         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator1/accum_reg_39_23_reg[22]/Q
                         net (fo=2, routed)           0.217     0.915    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/Q[22]
    SLICE_X20Y11         LUT6 (Prop_lut6_I5_O)        0.045     0.960 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22[0][22]_i_2/O
                         net (fo=1, routed)           0.000     0.960    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22[0][22]_i_2_n_0
    SLICE_X20Y11         MUXF7 (Prop_muxf7_I0_O)      0.062     1.022 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22_reg[0][22]_i_1/O
                         net (fo=1, routed)           0.000     1.022    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/D[22]
    SLICE_X20Y11         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.828     0.830    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X20Y11         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]/C
                         clock pessimism             -0.005     0.825    
    SLICE_X20Y11         FDRE (Hold_fdre_C_D)         0.134     0.959    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][22]
  -------------------------------------------------------------------
                         required time                         -0.959    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator4/accum_reg_39_23_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.250ns (53.287%)  route 0.219ns (46.713%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.558     0.560    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator4/clk
    SLICE_X22Y11         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator4/accum_reg_39_23_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y11         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator4/accum_reg_39_23_reg[13]/Q
                         net (fo=2, routed)           0.219     0.920    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/accum_reg_39_23_reg_3[13]
    SLICE_X20Y8          LUT6 (Prop_lut6_I3_O)        0.045     0.965 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22[0][13]_i_3/O
                         net (fo=1, routed)           0.000     0.965    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22[0][13]_i_3_n_0
    SLICE_X20Y8          MUXF7 (Prop_muxf7_I1_O)      0.064     1.029 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22_reg[0][13]_i_1/O
                         net (fo=1, routed)           0.000     1.029    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/D[13]
    SLICE_X20Y8          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.829     0.831    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X20Y8          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][13]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X20Y8          FDRE (Hold_fdre_C_D)         0.134     0.960    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][13]
  -------------------------------------------------------------------
                         required time                         -0.960    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator2/accum_reg_39_23_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.261ns (55.600%)  route 0.208ns (44.400%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.559     0.561    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator2/clk
    SLICE_X25Y7          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator2/accum_reg_39_23_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/accumulator2/accum_reg_39_23_reg[8]/Q
                         net (fo=2, routed)           0.208     0.910    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/accum_reg_39_23_reg_5[8]
    SLICE_X20Y6          LUT6 (Prop_lut6_I0_O)        0.045     0.955 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22[0][8]_i_3/O
                         net (fo=1, routed)           0.000     0.955    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22[0][8]_i_3_n_0
    SLICE_X20Y6          MUXF7 (Prop_muxf7_I1_O)      0.075     1.030 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/pipe_28_22_reg[0][8]_i_1/O
                         net (fo=1, routed)           0.000     1.030    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/D[8]
    SLICE_X20Y6          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.830     0.832    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/clk
    SLICE_X20Y6          FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][8]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X20Y6          FDRE (Hold_fdre_C_D)         0.134     0.961    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/filterstreamintegration/mux/pipe_28_22_reg[0][8]
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.069    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_minized_petalinux_clk_wiz_0_0
Waveform(ns):       { 0.000 7.628 }
Period(ns):         15.257
Sources:            { minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y7      minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y2      minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/delayhalfsec/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y2      minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/delayhalfsec/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y8      minized_petalinux_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y3      minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/delayhalfsec/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y3      minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/delayhalfsec/single_port_ram/comp0.core_instance0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y5      minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y1      minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/rom/comp1.core_instance1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y1      minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/rom/comp1.core_instance1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.257      12.681     RAMB36_X0Y6      minized_petalinux_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.257      198.103    MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X12Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X12Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X12Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X12Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X10Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X10Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X10Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X10Y27     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[2].large_spm.spm_ram/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X16Y29     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X16Y29     minized_petalinux_i/minized_user_dsp_pic_0/inst/minized_user_dsp_picos_struct/dsprocessor1/picoblaze6/data_path_loop[3].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X20Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X20Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X20Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X20Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[0].large_spm.spm_ram/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X24Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X24Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X24Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X24Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X24Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         7.628       6.378      SLICE_X24Y20     minized_petalinux_i/minizedtonedetect_0/inst/minizedtonedetect_struct/tonedetect/picoblaze6/data_path_loop[1].large_spm.spm_ram/RAMS64E_C/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_minized_petalinux_clk_wiz_0_0
  To Clock:  clkfbout_minized_petalinux_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_minized_petalinux_clk_wiz_0_0
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         60.000      57.845     BUFGCTRL_X0Y2    minized_petalinux_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         60.000      58.751     MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       60.000      40.000     MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       60.000      153.360    MMCME2_ADV_X0Y0  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_minized_petalinux_clk_wiz_1_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.460ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.460ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.479ns  (logic 0.518ns (35.023%)  route 0.961ns (64.977%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y80                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X32Y80         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.961     1.479    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X32Y78         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)       -0.061     9.939    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.939    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  8.460    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.254ns  (logic 0.456ns (36.359%)  route 0.798ns (63.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y71                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y71         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.798     1.254    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X25Y70         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y70         FDRE (Setup_fdre_C_D)       -0.105     9.895    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.254    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.652ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.074ns  (logic 0.478ns (44.500%)  route 0.596ns (55.500%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.596     1.074    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y48         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y48         FDRE (Setup_fdre_C_D)       -0.274     9.726    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.726    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.652    

Slack (MET) :             8.672ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.110ns  (logic 0.419ns (37.743%)  route 0.691ns (62.257%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.691     1.110    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y76         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y76         FDRE (Setup_fdre_C_D)       -0.218     9.782    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.110    
  -------------------------------------------------------------------
                         slack                                  8.672    

Slack (MET) :             8.683ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.053ns  (logic 0.478ns (45.409%)  route 0.575ns (54.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y81                                       0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X8Y81          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.575     1.053    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X9Y81          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y81          FDRE (Setup_fdre_C_D)       -0.264     9.736    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.736    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  8.683    

Slack (MET) :             8.728ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.007ns  (logic 0.419ns (41.606%)  route 0.588ns (58.394%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y84                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X13Y84         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.588     1.007    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X14Y84         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y84         FDRE (Setup_fdre_C_D)       -0.265     9.735    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -1.007    
  -------------------------------------------------------------------
                         slack                                  8.728    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.003ns  (logic 0.419ns (41.773%)  route 0.584ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y81                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y81         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.584     1.003    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y80         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y80         FDRE (Setup_fdre_C_D)       -0.268     9.732    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.729ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.176ns  (logic 0.518ns (44.055%)  route 0.658ns (55.945%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y48                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X16Y48         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.658     1.176    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X14Y49         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X14Y49         FDRE (Setup_fdre_C_D)       -0.095     9.905    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.176    
  -------------------------------------------------------------------
                         slack                                  8.729    

Slack (MET) :             8.731ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.002ns  (logic 0.419ns (41.814%)  route 0.583ns (58.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64                                       0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.583     1.002    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X2Y63          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X2Y63          FDRE (Setup_fdre_C_D)       -0.267     9.733    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.002    
  -------------------------------------------------------------------
                         slack                                  8.731    

Slack (MET) :             8.733ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.049ns  (logic 0.419ns (39.952%)  route 0.630ns (60.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49                                       0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.630     1.049    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X10Y50         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y50         FDRE (Setup_fdre_C_D)       -0.218     9.782    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.049    
  -------------------------------------------------------------------
                         slack                                  8.733    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_minized_petalinux_clk_wiz_0_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.521ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.521ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.250ns  (logic 0.478ns (38.249%)  route 0.772ns (61.751%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/C
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[30]/Q
                         net (fo=1, routed)           0.772     1.250    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[30]
    SLICE_X21Y41         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)       -0.229    29.771    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[30]
  -------------------------------------------------------------------
                         required time                         29.771    
                         arrival time                          -1.250    
  -------------------------------------------------------------------
                         slack                                 28.521    

Slack (MET) :             28.575ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.203ns  (logic 0.419ns (34.818%)  route 0.784ns (65.182%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y38                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/C
    SLICE_X17Y38         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[20]/Q
                         net (fo=1, routed)           0.784     1.203    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[20]
    SLICE_X17Y37         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X17Y37         FDRE (Setup_fdre_C_D)       -0.222    29.778    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[20]
  -------------------------------------------------------------------
                         required time                         29.778    
                         arrival time                          -1.203    
  -------------------------------------------------------------------
                         slack                                 28.575    

Slack (MET) :             28.590ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.158ns  (logic 0.478ns (41.293%)  route 0.680ns (58.707%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y37                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X30Y37         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.680     1.158    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X31Y38         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X31Y38         FDRE (Setup_fdre_C_D)       -0.252    29.748    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.748    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 28.590    

Slack (MET) :             28.605ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.158ns  (logic 0.419ns (36.187%)  route 0.739ns (63.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y28                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X29Y28         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.739     1.158    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X25Y31         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X25Y31         FDRE (Setup_fdre_C_D)       -0.237    29.763    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         29.763    
                         arrival time                          -1.158    
  -------------------------------------------------------------------
                         slack                                 28.605    

Slack (MET) :             28.610ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.175ns  (logic 0.419ns (35.670%)  route 0.756ns (64.330%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y31                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X31Y31         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.756     1.175    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X31Y32         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)       -0.215    29.785    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         29.785    
                         arrival time                          -1.175    
  -------------------------------------------------------------------
                         slack                                 28.610    

Slack (MET) :             28.622ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.316ns  (logic 0.456ns (34.656%)  route 0.860ns (65.344%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.860     1.316    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X31Y32         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X31Y32         FDRE (Setup_fdre_C_D)       -0.062    29.938    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.938    
                         arrival time                          -1.316    
  -------------------------------------------------------------------
                         slack                                 28.622    

Slack (MET) :             28.634ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.150ns  (logic 0.478ns (41.574%)  route 0.672ns (58.426%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y32                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X34Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.672     1.150    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X34Y34         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X34Y34         FDRE (Setup_fdre_C_D)       -0.216    29.784    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.784    
                         arrival time                          -1.150    
  -------------------------------------------------------------------
                         slack                                 28.634    

Slack (MET) :             28.635ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.141ns  (logic 0.478ns (41.893%)  route 0.663ns (58.107%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.663     1.141    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[31]
    SLICE_X21Y41         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X21Y41         FDRE (Setup_fdre_C_D)       -0.224    29.776    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         29.776    
                         arrival time                          -1.141    
  -------------------------------------------------------------------
                         slack                                 28.635    

Slack (MET) :             28.642ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.291ns  (logic 0.518ns (40.132%)  route 0.773ns (59.868%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y31                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/C
    SLICE_X30Y31         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[13]/Q
                         net (fo=1, routed)           0.773     1.291    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[13]
    SLICE_X29Y31         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X29Y31         FDRE (Setup_fdre_C_D)       -0.067    29.933    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[13]
  -------------------------------------------------------------------
                         required time                         29.933    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                 28.642    

Slack (MET) :             28.644ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.140%)  route 0.842ns (64.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y24                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X31Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.842     1.298    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[5]
    SLICE_X26Y32         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X26Y32         FDRE (Setup_fdre_C_D)       -0.058    29.942    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         29.942    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                 28.644    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_minized_petalinux_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.498ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.444ns  (logic 0.456ns (31.576%)  route 0.988ns (68.424%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.988     1.444    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X28Y84         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X28Y84         FDRE (Setup_fdre_C_D)       -0.058     9.942    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.942    
                         arrival time                          -1.444    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.544ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.188ns  (logic 0.419ns (35.273%)  route 0.769ns (64.727%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.769     1.188    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X25Y80         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y80         FDRE (Setup_fdre_C_D)       -0.268     9.732    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.188    
  -------------------------------------------------------------------
                         slack                                  8.544    

Slack (MET) :             8.569ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.163ns  (logic 0.419ns (36.024%)  route 0.744ns (63.976%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.744     1.163    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X21Y49         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X21Y49         FDRE (Setup_fdre_C_D)       -0.268     9.732    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.163    
  -------------------------------------------------------------------
                         slack                                  8.569    

Slack (MET) :             8.609ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.288ns  (logic 0.456ns (35.392%)  route 0.832ns (64.608%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.832     1.288    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X17Y50         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y50         FDRE (Setup_fdre_C_D)       -0.103     9.897    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.897    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  8.609    

Slack (MET) :             8.622ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.831%)  route 0.817ns (64.169%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y61                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X17Y61         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.817     1.273    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y61         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X15Y61         FDRE (Setup_fdre_C_D)       -0.105     9.895    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                  8.622    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.106ns  (logic 0.419ns (37.896%)  route 0.687ns (62.104%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48                                       0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.687     1.106    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X8Y47          FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y47          FDRE (Setup_fdre_C_D)       -0.229     9.771    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.771    
                         arrival time                          -1.106    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.682ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.051ns  (logic 0.419ns (39.848%)  route 0.632ns (60.152%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y49                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y49         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.632     1.051    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X19Y50         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X19Y50         FDRE (Setup_fdre_C_D)       -0.267     9.733    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.051    
  -------------------------------------------------------------------
                         slack                                  8.682    

Slack (MET) :             8.692ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.213ns  (logic 0.456ns (37.591%)  route 0.757ns (62.409%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y79                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y79         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.757     1.213    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X25Y80         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y80         FDRE (Setup_fdre_C_D)       -0.095     9.905    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                  8.692    

Slack (MET) :             8.698ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.032ns  (logic 0.419ns (40.612%)  route 0.613ns (59.388%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y63                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y63         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.613     1.032    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X41Y63         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X41Y63         FDRE (Setup_fdre_C_D)       -0.270     9.730    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.730    
                         arrival time                          -1.032    
  -------------------------------------------------------------------
                         slack                                  8.698    

Slack (MET) :             8.700ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_minized_petalinux_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.205ns  (logic 0.456ns (37.854%)  route 0.749ns (62.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y67                                      0.000     0.000 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X17Y67         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.749     1.205    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X17Y68         FDRE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X17Y68         FDRE (Setup_fdre_C_D)       -0.095     9.905    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.205    
  -------------------------------------------------------------------
                         slack                                  8.700    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out2_minized_petalinux_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       44.129ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             44.129ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.447ns  (logic 0.478ns (33.029%)  route 0.969ns (66.971%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/C
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[28]/Q
                         net (fo=1, routed)           0.969     1.447    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[28]
    SLICE_X32Y30         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X32Y30         FDRE (Setup_fdre_C_D)       -0.195    45.576    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[28]
  -------------------------------------------------------------------
                         required time                         45.576    
                         arrival time                          -1.447    
  -------------------------------------------------------------------
                         slack                                 44.129    

Slack (MET) :             44.210ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.345ns  (logic 0.419ns (31.147%)  route 0.926ns (68.853%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X15Y39         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           0.926     1.345    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[22]
    SLICE_X14Y39         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X14Y39         FDRE (Setup_fdre_C_D)       -0.216    45.555    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         45.555    
                         arrival time                          -1.345    
  -------------------------------------------------------------------
                         slack                                 44.210    

Slack (MET) :             44.343ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.194ns  (logic 0.419ns (35.078%)  route 0.775ns (64.922%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.775     1.194    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[7]
    SLICE_X23Y30         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X23Y30         FDRE (Setup_fdre_C_D)       -0.234    45.537    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         45.537    
                         arrival time                          -1.194    
  -------------------------------------------------------------------
                         slack                                 44.343    

Slack (MET) :             44.349ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.327%)  route 0.799ns (60.673%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.799     1.317    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[11]
    SLICE_X31Y27         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.105    45.666    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         45.666    
                         arrival time                          -1.317    
  -------------------------------------------------------------------
                         slack                                 44.349    

Slack (MET) :             44.357ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.180ns  (logic 0.419ns (35.512%)  route 0.761ns (64.488%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.761     1.180    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[29]
    SLICE_X22Y41         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X22Y41         FDRE (Setup_fdre_C_D)       -0.234    45.537    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         45.537    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                 44.357    

Slack (MET) :             44.358ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.308ns  (logic 0.518ns (39.597%)  route 0.790ns (60.403%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y27                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/C
    SLICE_X28Y27         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[10]/Q
                         net (fo=1, routed)           0.790     1.308    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[10]
    SLICE_X31Y27         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.105    45.666    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[10]
  -------------------------------------------------------------------
                         required time                         45.666    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 44.358    

Slack (MET) :             44.393ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.273ns  (logic 0.456ns (35.816%)  route 0.817ns (64.184%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.817     1.273    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[1]
    SLICE_X41Y30         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X41Y30         FDRE (Setup_fdre_C_D)       -0.105    45.666    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         45.666    
                         arrival time                          -1.273    
  -------------------------------------------------------------------
                         slack                                 44.393    

Slack (MET) :             44.398ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.315ns  (logic 0.456ns (34.678%)  route 0.859ns (65.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/C
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[14]/Q
                         net (fo=1, routed)           0.859     1.315    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[14]
    SLICE_X31Y27         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X31Y27         FDRE (Setup_fdre_C_D)       -0.058    45.713    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[14]
  -------------------------------------------------------------------
                         required time                         45.713    
                         arrival time                          -1.315    
  -------------------------------------------------------------------
                         slack                                 44.398    

Slack (MET) :             44.405ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.308ns  (logic 0.518ns (39.616%)  route 0.790ns (60.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y32                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/C
    SLICE_X24Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[21]/Q
                         net (fo=1, routed)           0.790     1.308    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[21]
    SLICE_X25Y30         FDRE                                         r  minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)       -0.058    45.713    minized_petalinux_i/axi_clock_converter_0/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[21]
  -------------------------------------------------------------------
                         required time                         45.713    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                 44.405    

Slack (MET) :             44.416ns  (required time - arrival time)
  Source:                 minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            45.771ns  (MaxDelay Path 45.771ns)
  Data Path Delay:        1.099ns  (logic 0.419ns (38.111%)  route 0.680ns (61.889%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 45.771ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y33                                      0.000     0.000 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/C
    SLICE_X25Y33         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[35]/Q
                         net (fo=1, routed)           0.680     1.099    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[35]
    SLICE_X25Y35         FDRE                                         r  minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   45.771    45.771    
    SLICE_X25Y35         FDRE (Setup_fdre_C_D)       -0.256    45.515    minized_petalinux_i/axi_clock_converter_1/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[35]
  -------------------------------------------------------------------
                         required time                         45.515    
                         arrival time                          -1.099    
  -------------------------------------------------------------------
                         slack                                 44.416    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_minized_petalinux_clk_wiz_0_0
  To Clock:  clk_out2_minized_petalinux_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.294ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.680ns  (logic 1.543ns (41.928%)  route 2.137ns (58.072%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 16.754 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.723 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.723    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.837 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.837    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_15
    SLICE_X35Y15         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.060 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    13.060    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[16]
    SLICE_X35Y15         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.494    16.754    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y15         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism             -0.171    16.583    
                         clock uncertainty           -0.291    16.292    
    SLICE_X35Y15         FDRE (Setup_fdre_C_D)        0.062    16.354    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         16.354    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                  3.294    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.677ns  (logic 1.540ns (41.881%)  route 2.137ns (58.119%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.723 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.723    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.057 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    13.057    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[13]
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[14]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -13.057    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.656ns  (logic 1.519ns (41.547%)  route 2.137ns (58.453%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.723 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.723    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    13.036 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    13.036    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -13.036    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.582ns  (logic 1.445ns (40.340%)  route 2.137ns (59.661%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.723 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.723    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.962 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.962    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[14]
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[15]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -12.962    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.409ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.566ns  (logic 1.429ns (40.072%)  route 2.137ns (59.928%))
  Logic Levels:           5  (CARRY4=4 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.723 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.723    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_11
    SLICE_X35Y14         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.946 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.946    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y14         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -12.946    
  -------------------------------------------------------------------
                         slack                                  3.409    

Slack (MET) :             3.412ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.563ns  (logic 1.426ns (40.021%)  route 2.137ns (59.979%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.943 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[1]
                         net (fo=1, routed)           0.000    12.943    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[9]
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[10]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -12.943    
  -------------------------------------------------------------------
                         slack                                  3.412    

Slack (MET) :             3.433ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.542ns  (logic 1.405ns (39.666%)  route 2.137ns (60.334%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.922 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=1, routed)           0.000    12.922    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -12.922    
  -------------------------------------------------------------------
                         slack                                  3.433    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.560ns  (logic 0.610ns (17.133%)  route 2.950ns (82.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.348ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.573ns = ( 16.830 - 15.257 ) 
    Source Clock Delay      (SCD):    1.750ns = ( 9.378 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.747     9.378    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.456     9.834 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[15].bit_is_0.fdre_comp/Q
                         net (fo=5, routed)           2.950    12.785    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub3/adc_in[15]
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.154    12.939 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub3/pipe_16_22[0][15]_i_1/O
                         net (fo=1, routed)           0.000    12.939    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/D[15]
    SLICE_X39Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.570    16.830    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/clk
    SLICE_X39Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][15]/C
                         clock pessimism             -0.171    16.659    
                         clock uncertainty           -0.291    16.368    
    SLICE_X39Y14         FDRE (Setup_fdre_C_D)        0.075    16.443    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][15]
  -------------------------------------------------------------------
                         required time                         16.443    
                         arrival time                         -12.939    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.507ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.468ns  (logic 1.331ns (38.378%)  route 2.137ns (61.622%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.848 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[2]
                         net (fo=1, routed)           0.000    12.848    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[10]
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[11]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -12.848    
  -------------------------------------------------------------------
                         slack                                  3.507    

Slack (MET) :             3.523ns  (required time - arrival time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.628ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@15.257ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@7.628ns)
  Data Path Delay:        3.452ns  (logic 1.315ns (38.093%)  route 2.137ns (61.907%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 16.755 - 15.257 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 9.380 - 7.628 ) 
    Clock Pessimism Removal (CPR):    -0.171ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      7.628     7.628 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     7.628 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.680     9.308    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538     5.770 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760     7.530    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     7.631 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          1.749     9.380    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.456     9.836 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           2.137    11.973    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[2]
    SLICE_X35Y11         LUT2 (Prop_lut2_I0_O)        0.124    12.097 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1/O
                         net (fo=1, routed)           0.000    12.097    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[2].carrymux_i_1_n_0
    SLICE_X35Y11         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.495 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.495    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_3
    SLICE_X35Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.609 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/CO[3]
                         net (fo=1, routed)           0.000    12.609    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/carry_simple_7
    SLICE_X35Y13         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.832 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000    12.832    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[8]
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                     15.257    15.257 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.257 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.490    16.747    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.177    13.570 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    15.169    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.260 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        1.495    16.755    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y13         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]/C
                         clock pessimism             -0.171    16.584    
                         clock uncertainty           -0.291    16.293    
    SLICE_X35Y13         FDRE (Setup_fdre_C_D)        0.062    16.355    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[9]
  -------------------------------------------------------------------
                         required time                         16.355    
                         arrival time                         -12.832    
  -------------------------------------------------------------------
                         slack                                  3.523    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.851ns  (logic 0.183ns (21.496%)  route 0.668ns (78.504%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.586     0.588    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[11].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.668     1.397    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub3/adc_in[11]
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.042     1.439 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub3/pipe_16_22[0][11]_i_1/O
                         net (fo=1, routed)           0.000     1.439    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/D[11]
    SLICE_X39Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.854     0.856    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/clk
    SLICE_X39Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][11]/C
                         clock pessimism              0.049     0.905    
                         clock uncertainty            0.291     1.196    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.107     1.303    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][11]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.439    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.824ns  (logic 0.141ns (17.107%)  route 0.683ns (82.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[2].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.683     1.414    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/adc_in[2]
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1/CLK
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.291     1.169    
    SLICE_X32Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.263    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[2].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.414    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.729%)  route 0.670ns (78.271%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[14].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.670     1.401    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub3/adc_in[14]
    SLICE_X39Y14         LUT3 (Prop_lut3_I1_O)        0.045     1.446 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub3/pipe_16_22[0][14]_i_1/O
                         net (fo=1, routed)           0.000     1.446    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/D[14]
    SLICE_X39Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.854     0.856    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/clk
    SLICE_X39Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][14]/C
                         clock pessimism              0.049     0.905    
                         clock uncertainty            0.291     1.196    
    SLICE_X39Y14         FDRE (Hold_fdre_C_D)         0.092     1.288    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/mux1/pipe_16_22_reg[0][14]
  -------------------------------------------------------------------
                         required time                         -1.288    
                         arrival time                           1.446    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.948ns  (logic 0.141ns (14.868%)  route 0.807ns (85.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.588ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.586     0.588    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y13         FDRE (Prop_fdre_C_Q)         0.141     0.729 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[7].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.807     1.536    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/adc_in[7]
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1/CLK
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.291     1.169    
    SLICE_X32Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.352    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.352    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.886ns  (logic 0.256ns (28.879%)  route 0.630ns (71.121%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.630     1.361    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[12]
    SLICE_X35Y14         LUT2 (Prop_lut2_I0_O)        0.045     1.406 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.406    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_i_1_n_0
    SLICE_X35Y14         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.476 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.476    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[12]
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y14         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]/C
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.291     1.169    
    SLICE_X35Y14         FDRE (Hold_fdre_C_D)         0.105     1.274    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.274    
                         arrival time                           1.476    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.892ns  (logic 0.141ns (15.804%)  route 0.751ns (84.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.587     0.589    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X39Y12         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[1].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.751     1.481    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/adc_in[1]
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1/CLK
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.291     1.169    
    SLICE_X32Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.278    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[1].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.481    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.888ns  (logic 0.296ns (33.320%)  route 0.592ns (66.680%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.592     1.310    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/B[4]
    SLICE_X35Y12         LUT2 (Prop_lut2_I0_O)        0.098     1.408 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1/O
                         net (fo=1, routed)           0.000     1.408    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_i_1_n_0
    SLICE_X35Y12         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.478 r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[0]
                         net (fo=1, routed)           0.000     1.478    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[4]
    SLICE_X35Y12         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.828     0.830    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y12         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]/C
                         clock pessimism              0.049     0.879    
                         clock uncertainty            0.291     1.170    
    SLICE_X35Y12         FDRE (Hold_fdre_C_D)         0.105     1.275    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.275    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.141ns (15.518%)  route 0.768ns (84.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[12].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.768     1.498    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/adc_in[12]
    SLICE_X34Y13         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X34Y13         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1/CLK
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.291     1.169    
    SLICE_X34Y13         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.286    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[12].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.498    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.128ns (14.891%)  route 0.732ns (85.109%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/clk
    SLICE_X40Y13         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y13         FDRE (Prop_fdre_C_Q)         0.128     0.718 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[4].bit_is_0.fdre_comp/Q
                         net (fo=3, routed)           0.732     1.449    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/adc_in[4]
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.827     0.829    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X32Y12         SRL16E                                       r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1/CLK
                         clock pessimism              0.049     0.878    
                         clock uncertainty            0.291     1.169    
    SLICE_X32Y12         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.233    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].srlc32_used.u1
  -------------------------------------------------------------------
                         required time                         -1.233    
                         arrival time                           1.449    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@3.814ns period=7.628ns})
  Destination:            minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_minized_petalinux_clk_wiz_0_0  {rise@0.000ns fall@7.628ns period=15.257ns})
  Path Group:             clk_out2_minized_petalinux_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_minized_petalinux_clk_wiz_0_0 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.141ns (18.649%)  route 0.615ns (81.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    -0.049ns
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.334ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.548     0.548    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    minized_petalinux_i/clk_wiz_0/inst/clk_out1_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=46, routed)          0.588     0.590    minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X39Y11         FDRE                                         r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y11         FDRE (Prop_fdre_C_Q)         0.141     0.731 r  minized_petalinux_i/max11105_adc_0/U0/max11105_adc_struct/adcread/subsystem1/delay3/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=154, routed)         0.615     1.346    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CE
    SLICE_X35Y15         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_minized_petalinux_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.814     0.814    minized_petalinux_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.369    -0.555 r  minized_petalinux_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.027    minized_petalinux_i/clk_wiz_0/inst/clk_out2_minized_petalinux_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  minized_petalinux_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=2403, routed)        0.826     0.828    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X35Y15         FDRE                                         r  minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]/C
                         clock pessimism              0.049     0.877    
                         clock uncertainty            0.291     1.168    
    SLICE_X35Y15         FDRE (Hold_fdre_C_CE)       -0.039     1.129    minized_petalinux_i/minized_demodulate_0/U0/minized_demodulate_struct/demodulationssb1/subsystem/addsub/comp3.core_instance3/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.129    
                         arrival time                           1.346    
  -------------------------------------------------------------------
                         slack                                  0.217    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.289ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.408%)  route 1.579ns (77.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.579     5.874    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X18Y78         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X18Y78         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X18Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.162    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.408%)  route 1.579ns (77.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.579     5.874    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X18Y78         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X18Y78         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X18Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.162    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.289ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.408%)  route 1.579ns (77.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.579     5.874    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X18Y78         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X18Y78         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X18Y78         FDCE (Recov_fdce_C_CLR)     -0.405    13.162    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.162    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  7.289    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.456ns (22.343%)  route 1.585ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 13.336 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.733     3.866    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X36Y64         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.456     4.322 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.585     5.906    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X33Y57         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.486    13.336    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X33Y57         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.396    13.733    
                         clock uncertainty           -0.154    13.578    
    SLICE_X33Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    13.219    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.456ns (22.343%)  route 1.585ns (77.657%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.336ns = ( 13.336 - 10.000 ) 
    Source Clock Delay      (SCD):    3.866ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.733     3.866    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X36Y64         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y64         FDPE (Prop_fdpe_C_Q)         0.456     4.322 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.585     5.906    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X33Y57         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.486    13.336    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X33Y57         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.396    13.733    
                         clock uncertainty           -0.154    13.578    
    SLICE_X33Y57         FDPE (Recov_fdpe_C_PRE)     -0.359    13.219    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.219    
                         arrival time                          -5.906    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.335ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.035ns  (logic 0.456ns (22.408%)  route 1.579ns (77.592%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.579     5.874    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X18Y78         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X18Y78         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X18Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    13.208    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -5.874    
  -------------------------------------------------------------------
                         slack                                  7.335    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.456%)  route 1.575ns (77.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.575     5.869    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X19Y78         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y78         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X19Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    13.208    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.456%)  route 1.575ns (77.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.575     5.869    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X19Y78         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y78         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X19Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    13.208    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.456%)  route 1.575ns (77.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.575     5.869    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X19Y78         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y78         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X19Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    13.208    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  7.339    

Slack (MET) :             7.339ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.031ns  (logic 0.456ns (22.456%)  route 1.575ns (77.544%))
  Logic Levels:           0  
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.325ns = ( 13.325 - 10.000 ) 
    Source Clock Delay      (SCD):    3.839ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.032     2.032    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.133 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.706     3.839    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y83          FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDPE (Prop_fdpe_C_Q)         0.456     4.295 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          1.575     5.869    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X19Y78         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.760    11.760    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.851 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.475    13.325    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X19Y78         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.396    13.722    
                         clock uncertainty           -0.154    13.567    
    SLICE_X19Y78         FDPE (Recov_fdpe_C_PRE)     -0.359    13.208    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.208    
                         arrival time                          -5.869    
  -------------------------------------------------------------------
                         slack                                  7.339    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.322%)  route 0.167ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.546     1.466    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X21Y71         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.167     1.762    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y71         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.813     1.852    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X22Y71         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.123     1.729    
    SLICE_X22Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.583    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.322%)  route 0.167ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.546     1.466    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X21Y71         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.167     1.762    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y71         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.813     1.852    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X22Y71         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.123     1.729    
    SLICE_X22Y71         FDCE (Remov_fdce_C_CLR)     -0.146     1.583    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.128ns (43.322%)  route 0.167ns (56.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.852ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.546     1.466    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X21Y71         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y71         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.167     1.762    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X22Y71         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.813     1.852    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X22Y71         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.123     1.729    
    SLICE_X22Y71         FDPE (Remov_fdpe_C_PRE)     -0.149     1.580    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.820%)  route 0.171ns (57.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.763    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y76         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y76         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.123     1.726    
    SLICE_X23Y76         FDCE (Remov_fdce_C_CLR)     -0.146     1.580    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.820%)  route 0.171ns (57.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.763    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y76         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y76         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.123     1.726    
    SLICE_X23Y76         FDCE (Remov_fdce_C_CLR)     -0.146     1.580    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.820%)  route 0.171ns (57.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.763    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y76         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y76         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]/C
                         clock pessimism             -0.123     1.726    
    SLICE_X23Y76         FDCE (Remov_fdce_C_CLR)     -0.146     1.580    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.820%)  route 0.171ns (57.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.763    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y76         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.123     1.726    
    SLICE_X23Y76         FDPE (Remov_fdpe_C_PRE)     -0.149     1.577    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.128ns (42.820%)  route 0.171ns (57.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.171     1.763    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X23Y76         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X23Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.123     1.726    
    SLICE_X23Y76         FDPE (Remov_fdpe_C_PRE)     -0.149     1.577    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.206%)  route 0.175ns (57.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.768    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y76         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X22Y76         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.123     1.726    
    SLICE_X22Y76         FDCE (Remov_fdce_C_CLR)     -0.146     1.580    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.128ns (42.206%)  route 0.175ns (57.794%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.849ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.895     0.895    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.921 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.544     1.464    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X21Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDPE (Prop_fdpe_C_Q)         0.128     1.592 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.175     1.768    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X22Y76         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.010     1.010    minized_petalinux_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.039 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.810     1.849    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X22Y76         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.123     1.726    
    SLICE_X22Y76         FDPE (Remov_fdpe_C_PRE)     -0.149     1.577    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.191    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_minized_petalinux_clk_wiz_1_1
  To Clock:  clk_out1_minized_petalinux_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        7.329ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.235ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.329ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.211ns  (logic 0.456ns (20.626%)  route 1.755ns (79.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.557ns = ( 11.557 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.141ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.755     3.936    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X36Y85         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.557    11.557    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X36Y85         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.141    11.698    
                         clock uncertainty           -0.074    11.624    
    SLICE_X36Y85         FDPE (Recov_fdpe_C_PRE)     -0.359    11.265    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.265    
                         arrival time                          -3.936    
  -------------------------------------------------------------------
                         slack                                  7.329    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y84         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X35Y84         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    11.106    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y84         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X35Y84         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    11.106    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.458ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y84         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X35Y84         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X35Y84         FDCE (Recov_fdce_C_CLR)     -0.405    11.106    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         11.106    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.458    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X34Y84         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X34Y84         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X34Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    11.150    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         11.150    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X34Y84         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X34Y84         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X34Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    11.150    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.150    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.502ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X34Y84         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X34Y84         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X34Y84         FDPE (Recov_fdpe_C_PRE)     -0.361    11.150    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         11.150    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.502    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y84         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X35Y84         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X35Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    11.152    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.504ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X35Y84         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X35Y84         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X35Y84         FDPE (Recov_fdpe_C_PRE)     -0.359    11.152    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         11.152    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.504    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@10.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.922ns  (logic 0.456ns (23.724%)  route 1.466ns (76.276%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.725ns
    Clock Pessimism Removal (CPR):    0.104ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.663     1.663    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.524    -1.861 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.725     1.725    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X36Y79         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y79         FDPE (Prop_fdpe_C_Q)         0.456     2.181 f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.466     3.647    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X34Y84         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        1.474    11.474    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.164     8.310 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.909    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        1.481    11.481    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X34Y84         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.104    11.585    
                         clock uncertainty           -0.074    11.511    
    SLICE_X34Y84         FDPE (Recov_fdpe_C_PRE)     -0.319    11.192    minized_petalinux_i/ps7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         11.192    
                         arrival time                          -3.647    
  -------------------------------------------------------------------
                         slack                                  7.544    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.050%)  route 0.279ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.563     0.563    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X12Y50         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDPE (Prop_fdpe_C_Q)         0.164     0.727 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.279     1.005    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X10Y49         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.837     0.837    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X10Y49         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.770    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.050%)  route 0.279ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.563     0.563    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X12Y50         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDPE (Prop_fdpe_C_Q)         0.164     0.727 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.279     1.005    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X10Y49         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.837     0.837    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X10Y49         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDCE (Remov_fdce_C_CLR)     -0.067     0.770    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -0.770    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.266     0.956    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X23Y82         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.817     0.817    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X23Y82         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X23Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.720    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.266     0.956    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X23Y82         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.817     0.817    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X23Y82         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X23Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.720    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.266     0.956    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X23Y82         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.817     0.817    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X23Y82         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X23Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.720    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.266     0.956    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X23Y82         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.817     0.817    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X23Y82         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X23Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.720    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.266     0.956    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X23Y82         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.817     0.817    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X23Y82         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X23Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.720    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.654%)  route 0.266ns (65.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.549     0.549    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X21Y81         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y81         FDPE (Prop_fdpe_C_Q)         0.141     0.690 f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.266     0.956    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X23Y82         FDCE                                         f  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.817     0.817    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X23Y82         FDCE                                         r  minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.005     0.812    
    SLICE_X23Y82         FDCE (Remov_fdce_C_CLR)     -0.092     0.720    minized_petalinux_i/ps7_0_axi_periph/m06_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.720    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.050%)  route 0.279ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.563     0.563    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X12Y50         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDPE (Prop_fdpe_C_Q)         0.164     0.727 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.279     1.005    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X10Y49         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.837     0.837    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X10Y49         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     0.766    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_minized_petalinux_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns - clk_out1_minized_petalinux_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.164ns (37.050%)  route 0.279ns (62.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.542     0.542    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.050    -0.508 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.563     0.563    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X12Y50         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDPE (Prop_fdpe_C_Q)         0.164     0.727 f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.279     1.005    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
    SLICE_X10Y49         FDPE                                         f  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_minized_petalinux_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  minized_petalinux_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4728, routed)        0.809     0.809    minized_petalinux_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.366    -0.557 r  minized_petalinux_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    minized_petalinux_i/clk_wiz/inst/clk_out1_minized_petalinux_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.000 r  minized_petalinux_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=2957, routed)        0.837     0.837    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X10Y49         FDPE                                         r  minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.000     0.837    
    SLICE_X10Y49         FDPE (Remov_fdpe_C_PRE)     -0.071     0.766    minized_petalinux_i/ps7_0_axi_periph/m07_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.239    





