<stg><name>syr2k</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="116" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="19" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %indvars_iv73 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv73"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32">
<![CDATA[
entry:1 %indvars_iv75 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv75"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32">
<![CDATA[
entry:2 %indvars_iv77 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv77"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32">
<![CDATA[
entry:3 %indvars_iv79 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv79"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32">
<![CDATA[
entry:4 %indvars_iv81 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv81"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %beta_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %beta

]]></Node>
<StgValue><ssdm name="beta_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:19 %alpha_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %alpha

]]></Node>
<StgValue><ssdm name="alpha_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %tmp = fmul i32 %alpha_read, i32 5.36871e+08

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %tmp_1 = fmul i32 %beta_read, i32 5.36871e+08

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:27 %store_ln0 = store i5 0, i5 %indvars_iv81

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:28 %store_ln0 = store i5 1, i5 %indvars_iv79

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:29 %store_ln0 = store i5 2, i5 %indvars_iv77

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:30 %store_ln0 = store i5 3, i5 %indvars_iv75

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:31 %store_ln0 = store i5 4, i5 %indvars_iv73

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="34" st_id="2" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:23 %tmp = fmul i32 %alpha_read, i32 5.36871e+08

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="2" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %empty = fptoui i32 %tmp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:25 %tmp_1 = fmul i32 %beta_read, i32 5.36871e+08

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="2" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %empty_93 = fptoui i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:5 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_8

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 0, i32 256, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %A, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:11 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %B, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_2, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_7, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:13 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:14 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %alpha

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:15 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %alpha, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:16 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %beta

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:17 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %beta, void @empty_13, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:20 %C_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %C

]]></Node>
<StgValue><ssdm name="C_read"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:21 %B_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %B

]]></Node>
<StgValue><ssdm name="B_read"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:22 %A_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %A

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32">
<![CDATA[
entry:24 %empty = fptoui i32 %tmp

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>Float2Int</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32">
<![CDATA[
entry:26 %empty_93 = fptoui i32 %tmp_1

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
entry:32 %br_ln0 = br void %VITIS_LOOP_48_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_2:0 %indvars_iv81_load = load i5 %indvars_iv81

]]></Node>
<StgValue><ssdm name="indvars_iv81_load"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="1" op_1_bw="5" op_2_bw="32">
<![CDATA[
VITIS_LOOP_48_2:1 %tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i5.i32, i5 %indvars_iv81_load, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_48_2:2 %empty_94 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_48_2:3 %br_ln0 = br i1 %tmp_2, void %VITIS_LOOP_48_2.split, void %for.end53

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:3 %indvars_iv79_load = load i5 %indvars_iv79

]]></Node>
<StgValue><ssdm name="indvars_iv79_load"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_48_2.split:5 %empty_95 = trunc i5 %indvars_iv81_load

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="4" op_4_bw="64" op_5_bw="32">
<![CDATA[
VITIS_LOOP_48_2.split:7 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_2, i32 %gmem, i5 %indvars_iv79_load, i4 %empty_95, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_48_2.split:25 %indvars_iv_next82 = add i5 %indvars_iv81_load, i5 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next82"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_48_2.split:26 %indvars_iv_next80 = add i5 %indvars_iv79_load, i5 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next80"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:30 %store_ln0 = store i5 %indvars_iv_next82, i5 %indvars_iv81

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:31 %store_ln0 = store i5 %indvars_iv_next80, i5 %indvars_iv79

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0">
<![CDATA[
for.end53:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="69" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="4" op_4_bw="64" op_5_bw="32">
<![CDATA[
VITIS_LOOP_48_2.split:7 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_2, i32 %gmem, i5 %indvars_iv79_load, i4 %empty_95, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_48_2.split:8 %tmp_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv79_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="5" op_6_bw="9" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:9 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i32 %gmem, i4 %empty_95, i64 %B_read, i64 %A_read, i5 %indvars_iv79_load, i9 %tmp_5, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="5" op_6_bw="9" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:9 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_4, i32 %gmem, i4 %empty_95, i64 %B_read, i64 %A_read, i5 %indvars_iv79_load, i9 %tmp_5, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="73" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:2 %indvars_iv77_load = load i5 %indvars_iv77

]]></Node>
<StgValue><ssdm name="indvars_iv77_load"/></StgValue>
</operation>

<operation id="74" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="8" op_1_bw="4" op_2_bw="4">
<![CDATA[
VITIS_LOOP_48_2.split:6 %tmp_3 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %empty_95, i4 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_48_2.split:10 %empty_96 = or i8 %tmp_3, i8 16

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="8" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:11 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_21, i32 %gmem, i5 %indvars_iv77_load, i8 %empty_96, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_48_2.split:13 %tmp_8 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %empty_96, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_48_2.split:27 %indvars_iv_next78 = add i5 %indvars_iv77_load, i5 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next78"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:32 %store_ln0 = store i5 %indvars_iv_next78, i5 %indvars_iv77

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="80" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="8" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:11 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_21, i32 %gmem, i5 %indvars_iv77_load, i8 %empty_96, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_48_2.split:12 %tmp_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv77_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="5" op_6_bw="9" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:14 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, i32 %gmem, i4 %tmp_8, i64 %B_read, i64 %A_read, i5 %indvars_iv77_load, i9 %tmp_20, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="5" op_6_bw="9" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:14 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_42, i32 %gmem, i4 %tmp_8, i64 %B_read, i64 %A_read, i5 %indvars_iv77_load, i9 %tmp_20, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:1 %indvars_iv75_load = load i5 %indvars_iv75

]]></Node>
<StgValue><ssdm name="indvars_iv75_load"/></StgValue>
</operation>

<operation id="85" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_48_2.split:15 %empty_97 = or i8 %tmp_3, i8 32

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="86" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="8" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:16 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_23, i32 %gmem, i5 %indvars_iv75_load, i8 %empty_97, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="87" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_48_2.split:18 %tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %empty_97, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="88" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_48_2.split:28 %indvars_iv_next76 = add i5 %indvars_iv75_load, i5 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next76"/></StgValue>
</operation>

<operation id="89" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:33 %store_ln0 = store i5 %indvars_iv_next76, i5 %indvars_iv75

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="90" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="8" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:16 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_23, i32 %gmem, i5 %indvars_iv75_load, i8 %empty_97, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_48_2.split:17 %tmp_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv75_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="5" op_6_bw="9" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:19 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, i32 %gmem, i4 %tmp_s, i64 %B_read, i64 %A_read, i5 %indvars_iv75_load, i9 %tmp_22, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="93" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="5" op_6_bw="9" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:19 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_44, i32 %gmem, i4 %tmp_s, i64 %B_read, i64 %A_read, i5 %indvars_iv75_load, i9 %tmp_22, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="94" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:0 %indvars_iv73_load = load i5 %indvars_iv73

]]></Node>
<StgValue><ssdm name="indvars_iv73_load"/></StgValue>
</operation>

<operation id="95" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
VITIS_LOOP_48_2.split:20 %empty_98 = or i8 %tmp_3, i8 48

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="96" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="8" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:21 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_25, i32 %gmem, i5 %indvars_iv73_load, i8 %empty_98, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="97" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
VITIS_LOOP_48_2.split:23 %tmp_15 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %empty_98, i32 4, i32 7

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="98" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_48_2.split:29 %indvars_iv_next74 = add i5 %indvars_iv73_load, i5 4

]]></Node>
<StgValue><ssdm name="indvars_iv_next74"/></StgValue>
</operation>

<operation id="99" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:34 %store_ln0 = store i5 %indvars_iv_next74, i5 %indvars_iv73

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="100" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="5" op_3_bw="8" op_4_bw="64" op_5_bw="32" op_6_bw="0" op_7_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:21 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_48_25, i32 %gmem, i5 %indvars_iv73_load, i8 %empty_98, i64 %C_read, i32 %empty_93

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="101" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
VITIS_LOOP_48_2.split:22 %tmp_23 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %indvars_iv73_load, i4 0

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="102" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="9" op_6_bw="5" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:24 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, i32 %gmem, i4 %tmp_15, i64 %B_read, i64 %A_read, i9 %tmp_23, i5 %indvars_iv73_load, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="103" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:4 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="104" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="64" op_4_bw="64" op_5_bw="9" op_6_bw="5" op_7_bw="32" op_8_bw="64" op_9_bw="0" op_10_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:24 %call_ln0 = call void @syr2k_Pipeline_VITIS_LOOP_52_3_VITIS_LOOP_54_46, i32 %gmem, i4 %tmp_15, i64 %B_read, i64 %A_read, i9 %tmp_23, i5 %indvars_iv73_load, i32 %empty, i64 %C_read

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="105" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_48_2.split:35 %br_ln0 = br void %VITIS_LOOP_48_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
