{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1481117401978 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1481117401983 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 07 13:30:01 2016 " "Processing started: Wed Dec 07 13:30:01 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1481117401983 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117401983 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex17 -c ex17_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117401984 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1481117402797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1481117402797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/spi2adc.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/spi2adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2adc " "Found entity 1: spi2adc" {  } { { "ex16file/spi2adc.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/spi2adc.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/spi2dac.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/spi2dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi2dac " "Found entity 1: spi2dac" {  } { { "ex16file/spi2dac.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/spi2dac.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "ex16file/pwm.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "ex16file/pulse_gen.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/pulse_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/multiply_k.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/multiply_k.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply_k " "Found entity 1: multiply_k" {  } { { "ex16file/multiply_k.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/multiply_k.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "ex16file/hex_to_7seg.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/hex_to_7seg.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/delay_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/delay_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_ram " "Found entity 1: delay_ram" {  } { { "ex16file/delay_ram.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/delay_ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/clktick_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/clktick_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 clktick_16 " "Found entity 1: clktick_16" {  } { { "ex16file/clktick_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/clktick_16.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411437 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411443 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411444 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411447 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411448 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a30 A30 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a30\" differs only in case from object \"A30\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a31 A31 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a31\" differs only in case from object \"A31\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a32 A32 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a32\" differs only in case from object \"A32\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a33 A33 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a33\" differs only in case from object \"A33\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411452 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a34 A34 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a34\" differs only in case from object \"A34\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a35 A35 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a35\" differs only in case from object \"A35\" in the same scope" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1481117411453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "ex16file/bin2bcd_16.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/bin2bcd_16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex16file/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file ex16file/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "ex16file/add3_ge5.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex16file/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.v 1 1 " "Found 1 design units, including 1 entities, in source file d_latch.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_latch " "Found entity 1: D_latch" {  } { { "d_latch.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/d_latch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/veri_experiment/mylib/fifo_noempty.v 1 1 " "Found 1 design units, including 1 entities, in source file /veri_experiment/mylib/fifo_noempty.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_noempty " "Found entity 1: FIFO_noempty" {  } { { "../../mylib/FIFO_noempty.v" "" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "allpass.v 1 1 " "Found 1 design units, including 1 entities, in source file allpass.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "allpass.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex18_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex18_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex18_top " "Found entity 1: ex18_top" {  } { { "ex18_top.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117411501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117411501 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex18_top " "Elaborating entity \"ex18_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1481117411891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clktick_16 clktick_16:GEN_10K " "Elaborating entity \"clktick_16\" for hierarchy \"clktick_16:GEN_10K\"" {  } { { "ex18_top.v" "GEN_10K" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117411902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2dac spi2dac:SPI_DAC " "Elaborating entity \"spi2dac\" for hierarchy \"spi2dac:SPI_DAC\"" {  } { { "ex18_top.v" "SPI_DAC" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117411917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm pwm:PWM_DC " "Elaborating entity \"pwm\" for hierarchy \"pwm:PWM_DC\"" {  } { { "ex18_top.v" "PWM_DC" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117411931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi2adc spi2adc:SPI_ADC " "Elaborating entity \"spi2adc\" for hierarchy \"spi2adc:SPI_ADC\"" {  } { { "ex18_top.v" "SPI_ADC" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117411946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:ALLPASS " "Elaborating entity \"processor\" for hierarchy \"processor:ALLPASS\"" {  } { { "ex18_top.v" "ALLPASS" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117411962 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 1 allpass.v(29) " "Verilog HDL assignment warning at allpass.v(29): truncated value with size 10 to match size of target (1)" {  } { { "allpass.v" "" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1481117411963 "|ex18_top|processor:ALLPASS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen processor:ALLPASS\|pulse_gen:pul " "Elaborating entity \"pulse_gen\" for hierarchy \"processor:ALLPASS\|pulse_gen:pul\"" {  } { { "allpass.v" "pul" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_latch processor:ALLPASS\|D_latch:Dres " "Elaborating entity \"D_latch\" for hierarchy \"processor:ALLPASS\|D_latch:Dres\"" {  } { { "allpass.v" "Dres" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_noempty processor:ALLPASS\|FIFO_noempty:fifoset " "Elaborating entity \"FIFO_noempty\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\"" {  } { { "allpass.v" "fifoset" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\"" {  } { { "../../mylib/FIFO_noempty.v" "scfifo_component" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\"" {  } { { "../../mylib/FIFO_noempty.v" "" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component " "Instantiated megafunction \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 8192 " "Parameter \"lpm_numwords\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 13 " "Parameter \"lpm_widthu\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1481117412270 ""}  } { { "../../mylib/FIFO_noempty.v" "" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1481117412270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_4l81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_4l81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_4l81 " "Found entity 1: scfifo_4l81" {  } { { "db/scfifo_4l81.tdf" "" { Text "H:/VERI_Experiment/Part_4/ex18/db/scfifo_4l81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117412319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117412319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_4l81 processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated " "Elaborating entity \"scfifo_4l81\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/16.0/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_br81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_br81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_br81 " "Found entity 1: a_dpfifo_br81" {  } { { "db/a_dpfifo_br81.tdf" "" { Text "H:/VERI_Experiment/Part_4/ex18/db/a_dpfifo_br81.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117412344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117412344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_br81 processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo " "Elaborating entity \"a_dpfifo_br81\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\"" {  } { { "db/scfifo_4l81.tdf" "dpfifo" { Text "H:/VERI_Experiment/Part_4/ex18/db/scfifo_4l81.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_4be.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_4be.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_4be " "Found entity 1: a_fefifo_4be" {  } { { "db/a_fefifo_4be.tdf" "" { Text "H:/VERI_Experiment/Part_4/ex18/db/a_fefifo_4be.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117412365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117412365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_4be processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|a_fefifo_4be:fifo_state " "Elaborating entity \"a_fefifo_4be\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|a_fefifo_4be:fifo_state\"" {  } { { "db/a_dpfifo_br81.tdf" "fifo_state" { Text "H:/VERI_Experiment/Part_4/ex18/db/a_dpfifo_br81.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_di7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_di7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_di7 " "Found entity 1: cntr_di7" {  } { { "db/cntr_di7.tdf" "" { Text "H:/VERI_Experiment/Part_4/ex18/db/cntr_di7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117412423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117412423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_di7 processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|a_fefifo_4be:fifo_state\|cntr_di7:count_usedw " "Elaborating entity \"cntr_di7\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|a_fefifo_4be:fifo_state\|cntr_di7:count_usedw\"" {  } { { "db/a_fefifo_4be.tdf" "count_usedw" { Text "H:/VERI_Experiment/Part_4/ex18/db/a_fefifo_4be.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_44t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_44t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_44t1 " "Found entity 1: altsyncram_44t1" {  } { { "db/altsyncram_44t1.tdf" "" { Text "H:/VERI_Experiment/Part_4/ex18/db/altsyncram_44t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117412479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117412479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_44t1 processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|altsyncram_44t1:FIFOram " "Elaborating entity \"altsyncram_44t1\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|altsyncram_44t1:FIFOram\"" {  } { { "db/a_dpfifo_br81.tdf" "FIFOram" { Text "H:/VERI_Experiment/Part_4/ex18/db/a_dpfifo_br81.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ib " "Found entity 1: cntr_1ib" {  } { { "db/cntr_1ib.tdf" "" { Text "H:/VERI_Experiment/Part_4/ex18/db/cntr_1ib.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1481117412530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117412530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ib processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|cntr_1ib:rd_ptr_count " "Elaborating entity \"cntr_1ib\" for hierarchy \"processor:ALLPASS\|FIFO_noempty:fifoset\|scfifo:scfifo_component\|scfifo_4l81:auto_generated\|a_dpfifo_br81:dpfifo\|cntr_1ib:rd_ptr_count\"" {  } { { "db/a_dpfifo_br81.tdf" "rd_ptr_count" { Text "H:/VERI_Experiment/Part_4/ex18/db/a_dpfifo_br81.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:SEG0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:SEG0\"" {  } { { "ex18_top.v" "SEG0" { Text "H:/VERI_Experiment/Part_4/ex18/ex18_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1481117412720 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[9\] " "Net \"processor:ALLPASS\|pulse\[9\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[9\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[8\] " "Net \"processor:ALLPASS\|pulse\[8\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[8\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[7\] " "Net \"processor:ALLPASS\|pulse\[7\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[7\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[6\] " "Net \"processor:ALLPASS\|pulse\[6\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[6\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[5\] " "Net \"processor:ALLPASS\|pulse\[5\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[5\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[4\] " "Net \"processor:ALLPASS\|pulse\[4\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[4\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[3\] " "Net \"processor:ALLPASS\|pulse\[3\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[3\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[2\] " "Net \"processor:ALLPASS\|pulse\[2\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[2\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "processor:ALLPASS\|pulse\[1\] " "Net \"processor:ALLPASS\|pulse\[1\]\" is missing source, defaulting to GND" {  } { { "allpass.v" "pulse\[1\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 13 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1481117412861 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1481117412861 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|full processor:ALLPASS\|D_latch:Dres\|D " "Net \"processor:ALLPASS\|full\", which fans out to \"processor:ALLPASS\|D_latch:Dres\|D\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|full " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|full\"" {  } { { "../../mylib/FIFO_noempty.v" "full" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 52 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|full " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|full\"" {  } { { "../../mylib/FIFO_noempty.v" "full" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 52 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413250 ""}  } { { "allpass.v" "full" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 16 -1 0 } } { "d_latch.v" "D" { Text "H:/VERI_Experiment/Part_4/ex18/d_latch.v" 4 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[9\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[9\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[9\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[9\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[9\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413250 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[9\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[9\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[9\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413250 ""}  } { { "allpass.v" "q\[9\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413250 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[8\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[8\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[8\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[8\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[8\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[8\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[8\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[8\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413251 ""}  } { { "allpass.v" "q\[8\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[7\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[7\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[7\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[7\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[7\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413251 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[7\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[7\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[7\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413251 ""}  } { { "allpass.v" "q\[7\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413251 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[6\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[6\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[6\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[6\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[6\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[6\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[6\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[6\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413253 ""}  } { { "allpass.v" "q\[6\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[5\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[5\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[5\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[5\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[5\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[5\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[5\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[5\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413253 ""}  } { { "allpass.v" "q\[5\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[4\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[4\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[4\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[4\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[4\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413253 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[4\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[4\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[4\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413253 ""}  } { { "allpass.v" "q\[4\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413253 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[3\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[3\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[3\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[3\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[3\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[3\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[3\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[3\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413260 ""}  } { { "allpass.v" "q\[3\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413260 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[2\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[2\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[2\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[2\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[2\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[2\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[2\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[2\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413260 ""}  } { { "allpass.v" "q\[2\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413260 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "processor:ALLPASS\|q\[1\] processor:ALLPASS\|Add1 " "Net \"processor:ALLPASS\|q\[1\]\", which fans out to \"processor:ALLPASS\|Add1\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifoset\|q\[1\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifoset\|q\[1\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[1\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413260 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[1\] " "Net is fed by \"processor:ALLPASS\|FIFO_noempty:fifosetnew\|q\[1\]\"" {  } { { "../../mylib/FIFO_noempty.v" "q\[1\]" { Text "H:/VERI_Experiment/mylib/FIFO_noempty.v" 53 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1481117413260 ""}  } { { "allpass.v" "q\[1\]" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 18 -1 0 } } { "allpass.v" "Add1" { Text "H:/VERI_Experiment/Part_4/ex18/allpass.v" 38 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1481117413260 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1481117413264 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "H:/VERI_Experiment/Part_4/ex18/output_files/ex17_top.map.smsg " "Generated suppressed messages file H:/VERI_Experiment/Part_4/ex18/output_files/ex17_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117413362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 30 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 30 errors, 13 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "851 " "Peak virtual memory: 851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1481117413690 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 07 13:30:13 2016 " "Processing ended: Wed Dec 07 13:30:13 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1481117413690 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1481117413690 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1481117413690 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117413690 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 32 s 13 s " "Quartus Prime Full Compilation was unsuccessful. 32 errors, 13 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1481117415634 ""}
