{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1698431249774 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1698431249774 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 27 23:57:29 2023 " "Processing started: Fri Oct 27 23:57:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1698431249774 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431249774 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off qsys_control -c qsys_control " "Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_control -c qsys_control" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431249774 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1698431250340 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1698431250340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/nios2_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/nios2_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control " "Found entity 1: nios2_control" {  } { { "nios2_control/synthesis/nios2_control.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_control/synthesis/submodules/altera_reset_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_control/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_irq_clock_crosser " "Found entity 1: altera_irq_clock_crosser" {  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_irq_mapper " "Found entity 1: nios2_control_irq_mapper" {  } { { "nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1 " "Found entity 1: nios2_control_mm_interconnect_1" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_rsp_mux " "Found entity 1: nios2_control_mm_interconnect_1_rsp_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255606 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_rsp_demux " "Found entity 1: nios2_control_mm_interconnect_1_rsp_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_cmd_mux " "Found entity 1: nios2_control_mm_interconnect_1_cmd_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_cmd_demux " "Found entity 1: nios2_control_mm_interconnect_1_cmd_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255612 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255615 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_router_001_default_decode " "Found entity 1: nios2_control_mm_interconnect_1_router_001_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255616 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_1_router_001 " "Found entity 2: nios2_control_mm_interconnect_1_router_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255616 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255617 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_1_router_default_decode " "Found entity 1: nios2_control_mm_interconnect_1_router_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255617 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_1_router " "Found entity 2: nios2_control_mm_interconnect_1_router" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0 " "Found entity 1: nios2_control_mm_interconnect_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_mux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_mux " "Found entity 1: nios2_control_mm_interconnect_0_rsp_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_003" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_rsp_demux " "Found entity 1: nios2_control_mm_interconnect_0_rsp_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios2_control_mm_interconnect_0_cmd_mux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_mux " "Found entity 1: nios2_control_mm_interconnect_0_cmd_mux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios2_control_mm_interconnect_0_cmd_demux_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_cmd_demux " "Found entity 1: nios2_control_mm_interconnect_0_cmd_demux" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255640 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_003_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255641 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_003 " "Found entity 2: nios2_control_mm_interconnect_0_router_003" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255641 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_002_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255642 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_002 " "Found entity 2: nios2_control_mm_interconnect_0_router_002" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255642 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255643 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_001_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255644 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router_001 " "Found entity 2: nios2_control_mm_interconnect_0_router_001" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255644 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_control_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255645 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_control_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios2_control_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1698431255645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_mm_interconnect_0_router_default_decode " "Found entity 1: nios2_control_mm_interconnect_0_router_default_decode" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255645 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_mm_interconnect_0_router " "Found entity 2: nios2_control_mm_interconnect_0_router" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_timer_0 " "Found entity 1: nios2_control_timer_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_timer_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_sysid " "Found entity 1: nios2_control_sysid" {  } { { "nios2_control/synthesis/submodules/nios2_control_sysid.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_clock_crossing_bridge " "Found entity 1: altera_avalon_mm_clock_crossing_bridge" {  } { { "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_dc_fifo " "Found entity 1: altera_avalon_dc_fifo" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_dcfifo_synchronizer_bundle " "Found entity 1: altera_dcfifo_synchronizer_bundle" {  } { { "nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_onchip_ram " "Found entity 1: nios2_control_onchip_ram" {  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash_util.v 7 7 " "Found 7 design units, including 7 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_util.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_address_range_check " "Found entity 1: altera_onchip_flash_address_range_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_onchip_flash_address_write_protection_check " "Found entity 2: altera_onchip_flash_address_write_protection_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_onchip_flash_s_address_write_protection_check " "Found entity 3: altera_onchip_flash_s_address_write_protection_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_onchip_flash_a_address_write_protection_check " "Found entity 4: altera_onchip_flash_a_address_write_protection_check" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_onchip_flash_convert_address " "Found entity 5: altera_onchip_flash_convert_address" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_onchip_flash_convert_sector " "Found entity 6: altera_onchip_flash_convert_sector" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_onchip_flash_counter " "Found entity 7: altera_onchip_flash_counter" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_util.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v" 244 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash " "Found entity 1: altera_onchip_flash" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_data_controller " "Found entity 1: altera_onchip_flash_avmm_data_controller" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_avmm_csr_controller " "Found entity 1: altera_onchip_flash_avmm_csr_controller" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_onchip_flash_block " "Found entity 1: altera_onchip_flash_block" {  } { { "nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu " "Found entity 1: nios2_control_nios2_cpu" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_ic_data_module " "Found entity 1: nios2_control_nios2_cpu_cpu_ic_data_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_nios2_cpu_cpu_ic_tag_module " "Found entity 2: nios2_control_nios2_cpu_cpu_ic_tag_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_nios2_cpu_cpu_bht_module " "Found entity 3: nios2_control_nios2_cpu_cpu_bht_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_nios2_cpu_cpu_register_bank_a_module " "Found entity 4: nios2_control_nios2_cpu_cpu_register_bank_a_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_control_nios2_cpu_cpu_register_bank_b_module " "Found entity 5: nios2_control_nios2_cpu_cpu_register_bank_b_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_control_nios2_cpu_cpu_dc_tag_module " "Found entity 6: nios2_control_nios2_cpu_cpu_dc_tag_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_control_nios2_cpu_cpu_dc_data_module " "Found entity 7: nios2_control_nios2_cpu_cpu_dc_data_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_control_nios2_cpu_cpu_dc_victim_module " "Found entity 8: nios2_control_nios2_cpu_cpu_dc_victim_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_control_nios2_cpu_cpu_nios2_oci_debug " "Found entity 9: nios2_control_nios2_cpu_cpu_nios2_oci_debug" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_control_nios2_cpu_cpu_nios2_oci_break " "Found entity 10: nios2_control_nios2_cpu_cpu_nios2_oci_break" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 721 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_control_nios2_cpu_cpu_nios2_oci_xbrk " "Found entity 11: nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_control_nios2_cpu_cpu_nios2_oci_dbrk " "Found entity 12: nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_control_nios2_cpu_cpu_nios2_oci_itrace " "Found entity 13: nios2_control_nios2_cpu_cpu_nios2_oci_itrace" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_control_nios2_cpu_cpu_nios2_oci_td_mode " "Found entity 14: nios2_control_nios2_cpu_cpu_nios2_oci_td_mode" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1707 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_control_nios2_cpu_cpu_nios2_oci_dtrace " "Found entity 15: nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1775 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1972 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_control_nios2_cpu_cpu_nios2_oci_fifo " "Found entity 19: nios2_control_nios2_cpu_cpu_nios2_oci_fifo" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_control_nios2_cpu_cpu_nios2_oci_pib " "Found entity 20: nios2_control_nios2_cpu_cpu_nios2_oci_pib" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_control_nios2_cpu_cpu_nios2_oci_im " "Found entity 21: nios2_control_nios2_cpu_cpu_nios2_oci_im" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios2_control_nios2_cpu_cpu_nios2_performance_monitors " "Found entity 22: nios2_control_nios2_cpu_cpu_nios2_performance_monitors" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios2_control_nios2_cpu_cpu_nios2_avalon_reg " "Found entity 23: nios2_control_nios2_cpu_cpu_nios2_avalon_reg" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2615 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios2_control_nios2_cpu_cpu_ociram_sp_ram_module " "Found entity 24: nios2_control_nios2_cpu_cpu_ociram_sp_ram_module" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios2_control_nios2_cpu_cpu_nios2_ocimem " "Found entity 25: nios2_control_nios2_cpu_cpu_nios2_ocimem" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios2_control_nios2_cpu_cpu_nios2_oci " "Found entity 26: nios2_control_nios2_cpu_cpu_nios2_oci" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios2_control_nios2_cpu_cpu " "Found entity 27: nios2_control_nios2_cpu_cpu" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3505 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_sysclk " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_sysclk" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_tck " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_tck" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_debug_slave_wrapper " "Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_wrapper" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_mult_cell " "Found entity 1: nios2_control_nios2_cpu_cpu_mult_cell" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_nios2_cpu_cpu_test_bench " "Found entity 1: nios2_control_nios2_cpu_cpu_test_bench" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_nios2_gen2_rtl_module " "Found entity 1: altera_nios2_gen2_rtl_module" {  } { { "nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_led_pio " "Found entity 1: nios2_control_led_pio" {  } { { "nios2_control/synthesis/submodules/nios2_control_led_pio.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_control_jtag_uart_0_sim_scfifo_w" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255804 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_jtag_uart_0_scfifo_w " "Found entity 2: nios2_control_jtag_uart_0_scfifo_w" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255804 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_control_jtag_uart_0_sim_scfifo_r" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255804 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_jtag_uart_0_scfifo_r " "Found entity 4: nios2_control_jtag_uart_0_scfifo_r" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255804 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_control_jtag_uart_0 " "Found entity 5: nios2_control_jtag_uart_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_button_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_button_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_button_pio " "Found entity 1: nios2_control_button_pio" {  } { { "nios2_control/synthesis/submodules/nios2_control_button_pio.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_control/synthesis/submodules/nios2_control_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file nios2_control/synthesis/submodules/nios2_control_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_control_altpll_0_dffpipe_l2c " "Found entity 1: nios2_control_altpll_0_dffpipe_l2c" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255807 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_control_altpll_0_stdsync_sv6 " "Found entity 2: nios2_control_altpll_0_stdsync_sv6" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255807 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_control_altpll_0_altpll_jb92 " "Found entity 3: nios2_control_altpll_0_altpll_jb92" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255807 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_control_altpll_0 " "Found entity 4: nios2_control_altpll_0" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys_control_top.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys_control_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 qsys_control_top " "Found entity 1: qsys_control_top" {  } { { "qsys_control_top.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431255808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431255808 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "qsys_control_top " "Elaborating entity \"qsys_control_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1698431255897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control nios2_control:u0 " "Elaborating entity \"nios2_control\" for hierarchy \"nios2_control:u0\"" {  } { { "qsys_control_top.v" "u0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0 nios2_control:u0\|nios2_control_altpll_0:altpll_0 " "Elaborating entity \"nios2_control_altpll_0\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "altpll_0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_stdsync_sv6 nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"nios2_control_altpll_0_stdsync_sv6\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "stdsync2" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_dffpipe_l2c nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\|nios2_control_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"nios2_control_altpll_0_dffpipe_l2c\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_stdsync_sv6:stdsync2\|nios2_control_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "dffpipe3" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_altpll_0_altpll_jb92 nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1 " "Elaborating entity \"nios2_control_altpll_0_altpll_jb92\" for hierarchy \"nios2_control:u0\|nios2_control_altpll_0:altpll_0\|nios2_control_altpll_0_altpll_jb92:sd1\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "sd1" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_button_pio nios2_control:u0\|nios2_control_button_pio:button_pio " "Elaborating entity \"nios2_control_button_pio\" for hierarchy \"nios2_control:u0\|nios2_control_button_pio:button_pio\"" {  } { { "nios2_control/synthesis/nios2_control.v" "button_pio" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_control_jtag_uart_0\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "jtag_uart_0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0_scfifo_w nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_control_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "the_nios2_control_jtag_uart_0_scfifo_w" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431255958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "wfifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256068 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256072 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256072 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431256072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431256103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431256103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431256113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431256113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431256122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431256122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431256155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431256155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_dtn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431256191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431256191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431256227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431256227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_jtag_uart_0_scfifo_r nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_control_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "the_nios2_control_jtag_uart_0_scfifo_r" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "nios2_control_jtag_uart_0_alt_jtag_atlantic" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256416 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256427 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256427 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431256427 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431256427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_control:u0\|nios2_control_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_led_pio nios2_control:u0\|nios2_control_led_pio:led_pio " "Elaborating entity \"nios2_control_led_pio\" for hierarchy \"nios2_control:u0\|nios2_control_led_pio:led_pio\"" {  } { { "nios2_control/synthesis/nios2_control.v" "led_pio" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu " "Elaborating entity \"nios2_control_nios2_cpu\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\"" {  } { { "nios2_control/synthesis/nios2_control.v" "nios2_cpu" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu " "Elaborating entity \"nios2_control_nios2_cpu_cpu\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" "cpu" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431256946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_test_bench nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench " "Elaborating entity \"nios2_control_nios2_cpu_cpu_test_bench\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_test_bench" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 6029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ic_data_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ic_data_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ic_data" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257228 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257235 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431257235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_koc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_koc1 " "Found entity 1: altsyncram_koc1" {  } { { "db/altsyncram_koc1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_koc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431257269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431257269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_koc1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated " "Elaborating entity \"altsyncram_koc1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_koc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ic_tag_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ic_tag_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ic_tag" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257298 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 19 " "Parameter \"width_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 19 " "Parameter \"width_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257299 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431257299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5ic1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5ic1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5ic1 " "Found entity 1: altsyncram_5ic1" {  } { { "db/altsyncram_5ic1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_5ic1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431257333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431257333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5ic1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated " "Elaborating entity \"altsyncram_5ic1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_5ic1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_bht_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht " "Elaborating entity \"nios2_control_nios2_cpu_cpu_bht_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_bht" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257356 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 256 " "Parameter \"numwords_b\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 8 " "Parameter \"widthad_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257356 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431257356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vhc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vhc1 " "Found entity 1: altsyncram_vhc1" {  } { { "db/altsyncram_vhc1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_vhc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431257389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431257389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vhc1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated " "Elaborating entity \"altsyncram_vhc1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_vhc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_register_bank_a_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a " "Elaborating entity \"nios2_control_nios2_cpu_cpu_register_bank_a_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_register_bank_a" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257409 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 264 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431257409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_5tb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431257443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431257443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_5tb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_register_bank_b_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b " "Elaborating entity \"nios2_control_nios2_cpu_cpu_register_bank_b_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_register_bank_b" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_mult_cell nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell " "Elaborating entity \"nios2_control_nios2_cpu_cpu_mult_cell\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_mult_cell" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 8711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "the_altmult_add_p1" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257479 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257484 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX10 " "Parameter \"selected_device_family\" = \"MAX10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257484 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431257484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_bbo2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_bbo2 " "Found entity 1: altera_mult_add_bbo2" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431257518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431257518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_bbo2 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated " "Elaborating entity \"altera_mult_add_bbo2\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "altera_mult_add_rtl1" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257548 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family MAX 10 " "Parameter \"selected_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431257585 ""}  } { { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431257585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257589 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257595 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257603 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257631 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257640 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257658 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257668 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257675 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257683 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257730 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257756 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257764 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257773 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257782 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_bbo2.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v" 117 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431257795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_tag_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_tag_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_tag" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258053 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 13 " "Parameter \"width_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 13 " "Parameter \"width_b\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258061 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_ftb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431258094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431258094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_ftb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_data_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_data_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_data" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258122 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 465 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoe1 " "Found entity 1: altsyncram_aoe1" {  } { { "db/altsyncram_aoe1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_aoe1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431258162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431258162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoe1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated " "Elaborating entity \"altsyncram_aoe1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_aoe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_dc_victim_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim " "Elaborating entity \"nios2_control_nios2_cpu_cpu_dc_victim_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_dc_victim" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9311 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258188 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258188 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 534 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hec1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hec1 " "Found entity 1: altsyncram_hec1" {  } { { "db/altsyncram_hec1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_hec1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431258223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431258223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hec1 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated " "Elaborating entity \"altsyncram_hec1\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_hec1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_nios2_gen2_rtl_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl " "Elaborating entity \"altera_nios2_gen2_rtl_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|altera_nios2_gen2_rtl_module:the_nios2_rtl\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_rtl" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 9890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 10173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_debug nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_debug\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_debug" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altera_std_synchronizer" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258384 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 634 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258387 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 634 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_break nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_break\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_break" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_xbrk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_xbrk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_dbrk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_dbrk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_itrace nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_itrace\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_dtrace nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_td_mode nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_td_mode\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace\|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 1825 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo\|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_pib nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_pib\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_pib" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_oci_im nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_oci_im\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_oci_im" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_avalon_reg nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_avalon_reg\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_nios2_ocimem nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem " "Elaborating entity \"nios2_control_nios2_cpu_cpu_nios2_ocimem\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_nios2_ocimem" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_ociram_sp_ram_module nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram " "Elaborating entity \"nios2_control_nios2_cpu_cpu_ociram_sp_ram_module\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "nios2_control_nios2_cpu_cpu_ociram_sp_ram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258516 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2748 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258525 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258525 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2748 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_0n61.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431258559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431258559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem\|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_wrapper nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_wrapper\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 3485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_tck nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_tck\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_tck" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_nios2_cpu_cpu_debug_slave_sysclk nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk " "Elaborating entity \"nios2_control_nios2_cpu_cpu_debug_slave_sysclk\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "nios2_control_nios2_cpu_cpu_debug_slave_phy" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258609 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258612 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258613 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v" 212 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci\|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash nios2_control:u0\|altera_onchip_flash:onchip_flash_0 " "Elaborating entity \"altera_onchip_flash\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "onchip_flash_0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_csr_controller nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller " "Elaborating entity \"altera_onchip_flash_avmm_csr_controller\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "avmm_csr_controller" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_avmm_data_controller nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller " "Elaborating entity \"altera_onchip_flash_avmm_data_controller\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "avmm_data_controller" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "stdsync_busy" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258687 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258691 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy " "Instantiated megafunction \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_std_synchronizer:stdsync_busy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258691 ""}  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "ufm_data_shiftreg" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1182 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258707 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg " "Instantiated megafunction \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|lpm_shiftreg:ufm_data_shiftreg\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258707 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258707 ""}  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1182 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_address_range_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker " "Elaborating entity \"altera_onchip_flash_address_range_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_address_range_check:address_range_checker\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_range_checker" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_address nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor " "Elaborating entity \"altera_onchip_flash_convert_address\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_address:address_convertor\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "address_convertor" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_a_address_write_protection_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_a_address_write_protection_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "access_address_write_protection_checker" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_s_address_write_protection_check nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker " "Elaborating entity \"altera_onchip_flash_s_address_write_protection_check\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_address_write_protection_checker" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_convert_sector nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor " "Elaborating entity \"altera_onchip_flash_convert_sector\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_avmm_data_controller:avmm_data_controller\|altera_onchip_flash_convert_sector:sector_convertor\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" "sector_convertor" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v" 1266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_onchip_flash_block nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block " "Elaborating entity \"altera_onchip_flash_block\" for hierarchy \"nios2_control:u0\|altera_onchip_flash:onchip_flash_0\|altera_onchip_flash_block:altera_onchip_flash_block\"" {  } { { "nios2_control/synthesis/submodules/altera_onchip_flash.v" "altera_onchip_flash_block" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_onchip_ram nios2_control:u0\|nios2_control_onchip_ram:onchip_ram " "Elaborating entity \"nios2_control_onchip_ram\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\"" {  } { { "nios2_control/synthesis/nios2_control.v" "onchip_ram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "the_altsyncram" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258800 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431258808 ""}  } { { "nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431258808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_skc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_skc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_skc1 " "Found entity 1: altsyncram_skc1" {  } { { "db/altsyncram_skc1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_skc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431258842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431258842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_skc1 nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_skc1:auto_generated " "Elaborating entity \"altsyncram_skc1\" for hierarchy \"nios2_control:u0\|nios2_control_onchip_ram:onchip_ram\|altsyncram:the_altsyncram\|altsyncram_skc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_mm_clock_crossing_bridge nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge " "Elaborating entity \"altera_avalon_mm_clock_crossing_bridge\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\"" {  } { { "nios2_control/synthesis/nios2_control.v" "slow_periph_bridge" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "cmd_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\|altera_std_synchronizer_nocut:sync\[0\].u\"" {  } { { "nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" "sync\[0\].u" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_dc_fifo nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo " "Elaborating entity \"altera_avalon_dc_fifo\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" "rsp_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_dcfifo_synchronizer_bundle nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser " "Elaborating entity \"altera_dcfifo_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altera_dcfifo_synchronizer_bundle:write_crosser\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "write_crosser" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_sysid nios2_control:u0\|nios2_control_sysid:sysid " "Elaborating entity \"nios2_control_sysid\" for hierarchy \"nios2_control:u0\|nios2_control_sysid:sysid\"" {  } { { "nios2_control/synthesis/nios2_control.v" "sysid" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_timer_0 nios2_control:u0\|nios2_control_timer_0:timer_0 " "Elaborating entity \"nios2_control_timer_0\" for hierarchy \"nios2_control:u0\|nios2_control_timer_0:timer_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "timer_0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios2_control_mm_interconnect_0\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios2_control/synthesis/nios2_control.v" "mm_interconnect_0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431258962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_data_master_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_cpu_instruction_master_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 665 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_csr_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 729 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_flash_0_data_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_data_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_debug_mem_slave_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 857 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 921 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slow_periph_bridge_s0_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:slow_periph_bridge_s0_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "slow_periph_bridge_s0_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 985 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_ram_s1_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_ram_s1_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_data_master_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_agent" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_cpu_instruction_master_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_agent" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_agent" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_csr_agent_rsp_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:onchip_flash_0_data_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "onchip_flash_0_data_agent" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "slow_periph_bridge_s0_agent_rsp_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 1877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router " "Elaborating entity \"nios2_control_mm_interconnect_0_router\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router:router\|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" "the_default_decode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_001" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2034 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_001_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_001:router_001\|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_002 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_002\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_002" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_002_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_002:router_002\|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_003 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios2_control_mm_interconnect_0_router_003\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "router_003" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_router_003_default_decode nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_router_003:router_003\|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_data_master_limiter" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "nios2_cpu_instruction_master_limiter" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_demux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_demux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_demux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_demux_001" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_mux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_mux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_cmd_mux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "cmd_mux_001" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux_001" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_demux_003 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_demux_003" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2506 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_mux nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_mux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" "arb" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_rsp_mux_001 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios2_control_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "rsp_mux_001" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "crosser" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2656 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_avalon_st_adapter nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios2_control_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" "avalon_st_adapter" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v" 2719 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_0:mm_interconnect_0\|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1 nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"nios2_control_mm_interconnect_1\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\"" {  } { { "nios2_control/synthesis/nios2_control.v" "mm_interconnect_1" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:slow_periph_bridge_m0_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:slow_periph_bridge_m0_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431259999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "sysid_control_slave_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "led_pio_s1_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "timer_0_s1_translator" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:slow_periph_bridge_m0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_agent:slow_periph_bridge_m0_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_agent" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 917 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router " "Elaborating entity \"nios2_control_mm_interconnect_1_router\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "router" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_default_decode nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_1_router_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router:router\|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" "the_default_decode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_001 nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001 " "Elaborating entity \"nios2_control_mm_interconnect_1_router_001\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "router_001" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_router_001_default_decode nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_control_mm_interconnect_1_router_001_default_decode\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_router_001:router_001\|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" "the_default_decode" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "slow_periph_bridge_m0_limiter" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1604 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_cmd_demux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"nios2_control_mm_interconnect_1_cmd_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "cmd_demux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_cmd_mux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"nios2_control_mm_interconnect_1_cmd_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "cmd_mux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_rsp_demux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"nios2_control_mm_interconnect_1_rsp_demux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "rsp_demux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_mm_interconnect_1_rsp_mux nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"nios2_control_mm_interconnect_1_rsp_mux\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" "rsp_mux" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v" 1856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" "arb" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_control:u0\|nios2_control_mm_interconnect_1:mm_interconnect_1\|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_control_irq_mapper nios2_control:u0\|nios2_control_irq_mapper:irq_mapper " "Elaborating entity \"nios2_control_irq_mapper\" for hierarchy \"nios2_control:u0\|nios2_control_irq_mapper:irq_mapper\"" {  } { { "nios2_control/synthesis/nios2_control.v" "irq_mapper" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_irq_clock_crosser nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer " "Elaborating entity \"altera_irq_clock_crosser\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\"" {  } { { "nios2_control/synthesis/nios2_control.v" "irq_synchronizer" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 467 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_bundle nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborating entity \"altera_std_synchronizer_bundle\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "sync" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260252 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Instantiated megafunction \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431260252 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431260252 ""}  } { { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431260252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\"" {  } { { "altera_std_synchronizer_bundle.v" "sync\[0\].u" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260253 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\|altera_std_synchronizer:sync\[0\].u\", which is child of megafunction instantiation \"nios2_control:u0\|altera_irq_clock_crosser:irq_synchronizer\|altera_std_synchronizer_bundle:sync\"" {  } { { "altera_std_synchronizer_bundle.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v" 41 0 0 } } { "nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv" 45 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_control:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\"" {  } { { "nios2_control/synthesis/nios2_control.v" "rst_controller" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 552 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_control/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios2_control/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_control:u0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_control:u0\|altera_reset_controller:rst_controller_002\"" {  } { { "nios2_control/synthesis/nios2_control.v" "rst_controller_002" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v" 678 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431260284 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698431262132 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2023.10.27.23:57:44 Progress: Loading sld6b1676fa/alt_sld_fab_wrapper_hw.tcl " "2023.10.27.23:57:44 Progress: Loading sld6b1676fa/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431264247 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431265635 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431265714 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431267432 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431267521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431267597 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431267691 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431267694 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431267694 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1698431268345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6b1676fa/alt_sld_fab.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431268509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431268585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431268595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431268644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268711 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431268711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431268761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431268761 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 23 " "Parameter WIDTH_A set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 23 " "Parameter WIDTH_B set to 23" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 27 " "Parameter WIDTH_A set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 27 " "Parameter WIDTH_B set to 27" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1698431272834 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1698431272834 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698431272834 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698431272836 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698431272836 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p3\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1698431272836 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1698431272836 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431272856 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:cmd_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 23 " "Parameter \"WIDTH_A\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 23 " "Parameter \"WIDTH_B\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272856 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431272856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c7c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c7c1 " "Found entity 1: altsyncram_c7c1" {  } { { "db/altsyncram_c7c1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_c7c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431272892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431272892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431272911 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios2_control:u0\|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge\|altera_avalon_dc_fifo:rsp_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 27 " "Parameter \"WIDTH_A\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 27 " "Parameter \"WIDTH_B\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272911 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431272911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_iac1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_iac1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_iac1 " "Found entity 1: altsyncram_iac1" {  } { { "db/altsyncram_iac1.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_iac1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431272946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431272946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431272974 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431272974 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431272974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9401.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9401.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9401 " "Found entity 1: mult_9401" {  } { { "db/mult_9401.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/mult_9401.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431273006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431273006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431273018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios2_control:u0\|nios2_control_nios2_cpu:nios2_cpu\|nios2_control_nios2_cpu_cpu:cpu\|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell\|altera_mult_add:the_altmult_add_p2\|altera_mult_add_bbo2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1698431273018 ""}  } { { "altera_mult_add_rtl.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1698431273018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_9b01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_9b01 " "Found entity 1: mult_9b01" {  } { { "db/mult_9b01.tdf" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/mult_9b01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1698431273050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431273050 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Embedded Processor Encrypted output " "\"Nios II Embedded Processor Encrypted output\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1698431273804 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1698431273804 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Nios II Processor will be deactivated when the evaluation time expires. " "Nios II Processor will be deactivated when the evaluation time expires." {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1698431273843 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1698431273843 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1698431273843 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1698431273843 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1698431273859 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 200 -1 0 } } { "nios2_control/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7701 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 352 -1 0 } } { "nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v" 180 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v" 398 -1 0 } } { "nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 2691 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 5953 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 7710 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v" 4111 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_altpll_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v" 273 -1 0 } } { "nios2_control/synthesis/submodules/nios2_control_timer_0.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698431274006 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698431274007 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431275899 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "206 " "206 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1698431278460 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431278683 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1698431278927 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1698431278927 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431279045 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/output_files/qsys_control.map.smsg " "Generated suppressed messages file E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/output_files/qsys_control.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431279738 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1698431282372 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1698431282372 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USER_CLK " "No output dependent on input pin \"USER_CLK\"" {  } { { "qsys_control_top.v" "" { Text "E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1698431282770 "|qsys_control_top|USER_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1698431282770 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5922 " "Implemented 5922 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1698431282770 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1698431282770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5571 " "Implemented 5571 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1698431282770 ""} { "Info" "ICUT_CUT_TM_RAMS" "324 " "Implemented 324 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1698431282770 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1698431282770 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1698431282770 ""} { "Info" "ICUT_CUT_TM_UFMS" "1 " "Implemented 1 User Flash Memory blocks" {  } {  } 0 21070 "Implemented %1!d! User Flash Memory blocks" 0 0 "Design Software" 0 -1 1698431282770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1698431282770 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5084 " "Peak virtual memory: 5084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1698431282860 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 27 23:58:02 2023 " "Processing ended: Fri Oct 27 23:58:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1698431282860 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1698431282860 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1698431282860 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1698431282860 ""}
