Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dist_mem_gen_v7_2'...
Applying external generics to 'dist_mem_gen_v7_2'...
Delivering associated files for 'dist_mem_gen_v7_2'...
Delivering EJava files for 'dist_mem_gen_v7_2'...
Generating implementation netlist for 'dist_mem_gen_v7_2'...
INFO:sim - Pre-processing HDL files for 'dist_mem_gen_v7_2'...
Running synthesis for 'dist_mem_gen_v7_2'
Running ngcbuild...
Writing VHO instantiation template for 'dist_mem_gen_v7_2'...
Writing VHDL behavioral simulation model for 'dist_mem_gen_v7_2'...
WARNING:sim - Overwriting existing file
   /home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist
   _mem_gen_v7_2/doc/dist_mem_gen_v7_2_vinfo.html with file from view
   xilinx_documentation
Delivered 2 files into directory
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_me
m_gen_v7_2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dist_mem_gen_v7_2'...
Generating ISE project...
XCO file found: dist_mem_gen_v7_2.xco
XMDF file found: dist_mem_gen_v7_2_xmdf.tcl
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_me
m_gen_v7_2.asy -view all -origin_type imported
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_me
m_gen_v7_2.ngc -view all -origin_type created
Checking file
"/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_m
em_gen_v7_2.ngc" for project device match ...
File
"/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_m
em_gen_v7_2.ngc" device information matches project device.
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_me
m_gen_v7_2.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dis
   t_mem_gen_v7_2.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/dist_me
m_gen_v7_2.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dist_mem_gen_v7_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'blk_mem_gen_v7_3'...
Applying external generics to 'blk_mem_gen_v7_3'...
Delivering associated files for 'blk_mem_gen_v7_3'...
Delivering EJava files for 'blk_mem_gen_v7_3'...
Generating implementation netlist for 'blk_mem_gen_v7_3'...
INFO:sim - Pre-processing HDL files for 'blk_mem_gen_v7_3'...
Running synthesis for 'blk_mem_gen_v7_3'
Running ngcbuild...
Writing VHO instantiation template for 'blk_mem_gen_v7_3'...
Writing VHDL behavioral simulation model for 'blk_mem_gen_v7_3'...
WARNING:sim - Overwriting existing file
   /home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_
   mem_gen_v7_3/doc/blk_mem_gen_v7_3_vinfo.html with file from view
   xilinx_documentation
Delivered 1 file into directory
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_mem
_gen_v7_3
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'blk_mem_gen_v7_3'...
Generating ISE project...
XCO file found: blk_mem_gen_v7_3.xco
XMDF file found: blk_mem_gen_v7_3_xmdf.tcl
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_mem
_gen_v7_3.asy -view all -origin_type imported
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_mem
_gen_v7_3.ngc -view all -origin_type created
Checking file
"/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_me
m_gen_v7_3.ngc" for project device match ...
File
"/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_me
m_gen_v7_3.ngc" device information matches project device.
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_mem
_gen_v7_3.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk
   _mem_gen_v7_3.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/bitmap_test2/ipcore_dir/tmp/_cg/blk_mem
_gen_v7_3.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/blk_mem_gen_v7_3"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
Wrote CGP file for project 'coregen'.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'dist_mem_gen_v7_2'...
Applying external generics to 'dist_mem_gen_v7_2'...
Delivering associated files for 'dist_mem_gen_v7_2'...
Delivering EJava files for 'dist_mem_gen_v7_2'...
Generating implementation netlist for 'dist_mem_gen_v7_2'...
INFO:sim - Pre-processing HDL files for 'dist_mem_gen_v7_2'...
Running synthesis for 'dist_mem_gen_v7_2'
Running ngcbuild...
Writing VHO instantiation template for 'dist_mem_gen_v7_2'...
Writing VHDL behavioral simulation model for 'dist_mem_gen_v7_2'...
WARNING:sim - Overwriting existing file
   /home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_
   mem_gen_v7_2/doc/dist_mem_gen_v7_2_vinfo.html with file from view
   xilinx_documentation
Delivered 2 files into directory
/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_mem
_gen_v7_2
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project file for 'dist_mem_gen_v7_2'...
Generating ISE project...
XCO file found: dist_mem_gen_v7_2.xco
XMDF file found: dist_mem_gen_v7_2_xmdf.tcl
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_mem
_gen_v7_2.asy -view all -origin_type imported
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_mem
_gen_v7_2.ngc -view all -origin_type created
Checking file
"/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_me
m_gen_v7_2.ngc" for project device match ...
File
"/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_me
m_gen_v7_2.ngc" device information matches project device.
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_mem
_gen_v7_2.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist
   _mem_gen_v7_2.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/dumbo/XilinxProjects/PhongVhdlBook/fullscreentext/coregen/tmp/_cg/dist_mem
_gen_v7_2.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/dist_mem_gen_v7_2"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
