
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001328                       # Number of seconds simulated
sim_ticks                                  1328297500                       # Number of ticks simulated
final_tick                                 1328297500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  90059                       # Simulator instruction rate (inst/s)
host_op_rate                                   170903                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              115568040                       # Simulator tick rate (ticks/s)
host_mem_usage                                 708236                       # Number of bytes of host memory used
host_seconds                                    11.49                       # Real time elapsed on the host
sim_insts                                     1035109                       # Number of instructions simulated
sim_ops                                       1964291                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          116544                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           35072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              151616                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       116544                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         116544                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::.cpu.inst             1821                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              548                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                 2369                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           87739381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data           26403724                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              114143104                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      87739381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          87739381                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          87739381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data          26403724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             114143104                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.avgPriority_.cpu.inst::samples      1821.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.avgPriority_.cpu.data::samples       548.00                       # Average QoS priority value for accepted requests
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrl.priorityMaxLatency       0.000001099750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrl.numReadWriteTurnArounds             0                       # Number of turnarounds from READ to WRITE
system.mem_ctrl.numWriteReadTurnArounds             0                       # Number of turnarounds from WRITE to READ
system.mem_ctrl.numStayReadState                 4852                       # Number of times bus staying in READ state
system.mem_ctrl.numStayWriteState                   0                       # Number of times bus staying in WRITE state
system.mem_ctrl.readReqs                         2369                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                       2369                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                  151616                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                   151616                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 64                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                236                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                260                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                273                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                186                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                161                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                124                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                162                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                150                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                121                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10               136                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                94                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12               166                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13               152                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                21                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                63                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                     1328204500                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                   2369                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                     1702                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      553                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                       98                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       12                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        4                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          584                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     257.095890                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    161.708579                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    271.423269                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127           232     39.73%     39.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255          151     25.86%     65.58% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           58      9.93%     75.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           41      7.02%     82.53% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           32      5.48%     88.01% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767           17      2.91%     90.92% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895           15      2.57%     93.49% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            7      1.20%     94.69% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           31      5.31%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           584                       # Bytes accessed per row activation
system.mem_ctrl.masterReadBytes::.cpu.inst       116544                       # Per-master bytes read from memory
system.mem_ctrl.masterReadBytes::.cpu.data        35072                       # Per-master bytes read from memory
system.mem_ctrl.masterReadRate::.cpu.inst 87739380.673380777240                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadRate::.cpu.data 26403723.563433643430                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrl.masterReadAccesses::.cpu.inst         1821                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadAccesses::.cpu.data          548                       # Per-master read serviced memory accesses
system.mem_ctrl.masterReadTotalLat::.cpu.inst     67166000                       # Per-master read total memory access latency
system.mem_ctrl.masterReadTotalLat::.cpu.data     35829500                       # Per-master read total memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.inst     36884.13                       # Per-master read average memory access latency
system.mem_ctrl.masterReadAvgLat::.cpu.data     65382.30                       # Per-master read average memory access latency
system.mem_ctrl.totQLat                      58576750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                102995500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                    11845000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      24726.36                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 43476.36                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                        114.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                     114.14                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.89                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.89                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.06                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                      1776                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  74.97                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                      560660.41                       # Average gap between requests
system.mem_ctrl.pageHitRate                     74.97                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                   2484720                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                   1301685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                 10467240                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          34419840.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy              23782680                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy               1809120                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy        123992100                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy         43326240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy         218880240                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy               460463865                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             346.657180                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime            1271189000                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE       3306500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF       14560000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF     886688000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN    112822750                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       38963250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN    271957000                       # Time in different power states
system.mem_ctrl_1.actEnergy                   1749300                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    914595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  6447420                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          70683600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy              24718620                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy               4915200                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy        235940670                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy        125023680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy         118614420                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy               589007505                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             443.430410                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime            1261254250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE      10025000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF       29900000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF     418299500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN    325585250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       27068500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN    517419250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  391408                       # Number of BP lookups
system.cpu.branchPred.condPredicted            391408                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             58722                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               206448                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  151031                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              25758                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          206448                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              74656                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           131792                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        28420                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      398775                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      303568                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          2066                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           330                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      352669                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           363                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2656596                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             201785                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        1972674                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      391408                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             225687                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2315117                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  118958                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  213                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2282                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    352428                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2327                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2578970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.523444                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             0.804356                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   512620     19.88%     19.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   203783      7.90%     27.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  1862567     72.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                2                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2578970                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.147334                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.742557                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   363582                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                275324                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1755852                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                124733                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  59479                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3459675                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                204137                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  59479                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   588205                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                   71649                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1741                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1651504                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                206392                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3249399                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                102107                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                    83                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  77091                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     50                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  76543                       # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents             1173                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands             2949956                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7707721                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          5678806                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              4685                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               1750547                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1199409                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 35                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             32                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    179272                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               565080                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              363459                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             63634                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            22562                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3042183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 757                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   2358590                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            116195                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1078648                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1865829                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            741                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2578970                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.914547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.762792                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              869895     33.73%     33.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1059560     41.08%     74.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              649515     25.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            2                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2578970                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  716567     79.74%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     79.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    231      0.03%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     21      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    21      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.77% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 129549     14.42%     94.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 52261      5.82%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             12001      0.51%      0.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1601055     67.88%     68.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1550      0.07%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    78      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   2      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   16      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     68.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  873      0.04%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     68.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  294      0.01%     68.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 286      0.01%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     68.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               430611     18.26%     86.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              310022     13.14%     99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1278      0.05%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            524      0.02%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2358590                       # Type of FU issued
system.cpu.iq.rate                           0.887824                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      898650                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.381012                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8303935                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           4116354                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      2210752                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                7060                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               5950                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         2687                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                3241685                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    3554                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           147477                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       225817                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          679                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          733                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        73219                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          105                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           245                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  59479                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   39337                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6002                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3042940                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             58943                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                565080                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               363459                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                276                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    457                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4878                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            733                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          26807                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        35322                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                62129                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               2235154                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                398501                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            123436                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       702013                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   197170                       # Number of branches executed
system.cpu.iew.exec_stores                     303512                       # Number of stores executed
system.cpu.iew.exec_rate                     0.841360                       # Inst execution rate
system.cpu.iew.wb_sent                        2218674                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       2213439                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   1517968                       # num instructions producing a value
system.cpu.iew.wb_consumers                   2695102                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.833186                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.563232                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          975114                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              16                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             58900                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2488269                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.789421                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.886285                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1294428     52.02%     52.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       423391     17.02%     69.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       770450     30.96%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2488269                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1035109                       # Number of instructions committed
system.cpu.commit.committedOps                1964291                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         629503                       # Number of memory references committed
system.cpu.commit.loads                        339263                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     187086                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       2460                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1947020                       # Number of committed integer instructions.
system.cpu.commit.function_calls                70179                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         5141      0.26%      0.26% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1326762     67.54%     67.81% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1481      0.08%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               56      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              2      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              16      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     67.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             764      0.04%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     67.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             284      0.01%     67.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            282      0.01%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     67.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          338635     17.24%     85.19% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         289764     14.75%     99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          628      0.03%     99.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          476      0.02%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           1964291                       # Class of committed instruction
system.cpu.commit.bw_lim_events                770450                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4657224                       # The number of ROB reads
system.cpu.rob.rob_writes                     5969650                       # The number of ROB writes
system.cpu.timesIdled                             923                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           77626                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1035109                       # Number of Instructions Simulated
system.cpu.committedOps                       1964291                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.566489                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.566489                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.389637                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.389637                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3902448                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1681202                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      3432                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     1909                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    332154                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   309269                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1046874                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            15.992411                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              532799                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12122                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             43.953061                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    15.992411                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999526                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4325842                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4325842                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       233660                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          233660                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       286990                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         286990                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       520650                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           520650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       520650                       # number of overall hits
system.cpu.dcache.overall_hits::total          520650                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15274                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15274                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         3291                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3291                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        18565                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          18565                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        18565                       # number of overall misses
system.cpu.dcache.overall_misses::total         18565                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    209720500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    209720500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     81412999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     81412999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    291133499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    291133499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    291133499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    291133499                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       248934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       248934                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       290281                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       539215                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       539215                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       539215                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       539215                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.061358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.061358                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011337                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011337                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034430                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034430                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034430                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034430                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13730.555192                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13730.555192                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 24738.073230                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24738.073230                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 15681.847509                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15681.847509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 15681.847509                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15681.847509                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2334                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               229                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    10.192140                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11288                       # number of writebacks
system.cpu.dcache.writebacks::total             11288                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         6338                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         6338                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           82                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           82                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data         6420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         6420                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         6420                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         6420                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         8936                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         8936                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         3209                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3209                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        12145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12145                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12145                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12145                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    123291501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    123291501                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     77607998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77607998                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    200899499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    200899499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    200899499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    200899499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.011055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011055                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.022523                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.022523                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.022523                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.022523                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13797.168868                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13797.168868                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24184.480524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24184.480524                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16541.745492                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16541.745492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16541.745492                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16541.745492                       # average overall mshr miss latency
system.cpu.dcache.replacements                  12106                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           498.058718                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              351806                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4245                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             82.875383                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   498.058718                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.972771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.972771                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          115                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          186                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2823661                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2823661                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       347561                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          347561                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       347561                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           347561                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       347561                       # number of overall hits
system.cpu.icache.overall_hits::total          347561                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4866                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4866                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         4866                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4866                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4866                       # number of overall misses
system.cpu.icache.overall_misses::total          4866                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    226227500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    226227500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    226227500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    226227500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    226227500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    226227500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       352427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       352427                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       352427                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       352427                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       352427                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       352427                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013807                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013807                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013807                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013807                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013807                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013807                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 46491.471434                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46491.471434                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 46491.471434                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46491.471434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 46491.471434                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46491.471434                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          416                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           83                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                12                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.666667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           83                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            1                       # number of writebacks
system.cpu.icache.writebacks::total                 1                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          620                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          620                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          620                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          620                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          620                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          620                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         4246                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4246                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         4246                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4246                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         4246                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4246                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    185828500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    185828500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    185828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    185828500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    185828500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    185828500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.012048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.012048                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.012048                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.012048                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.012048                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.012048                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 43765.544041                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43765.544041                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 43765.544041                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43765.544041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 43765.544041                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43765.544041                       # average overall mshr miss latency
system.cpu.icache.replacements                   3704                       # number of replacements
system.l2bus.snoop_filter.tot_requests          32203                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests        15827                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests          738                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               13181                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty         11289                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              4525                       # Transaction distribution
system.l2bus.trans_dist::UpgradeReq                25                       # Transaction distribution
system.l2bus.trans_dist::UpgradeResp               12                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               3186                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              3186                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          13182                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        12181                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        36351                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   48532                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       270848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1496704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1767552                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                54                       # Total snoops (count)
system.l2bus.snoopTraffic                        2432                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              16397                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045923                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.209325                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    15644     95.41%     95.41% # Request fanout histogram
system.l2bus.snoop_fanout::1                      753      4.59%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                16397                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy             38680997                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            10636452                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.8                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy            30312996                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             1992.915632                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  27618                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 2369                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                11.658084                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                79000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.cpu.inst  1513.737929                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data   479.177702                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.cpu.inst     0.369565                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.116987                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.486552                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024         2365                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2091                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.577393                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               223321                       # Number of tag accesses
system.l2cache.tags.data_accesses              223321                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::.writebacks        11289                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total        11289                       # number of WritebackDirty hits
system.l2cache.ReadExReq_hits::.cpu.data         2844                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total             2844                       # number of ReadExReq hits
system.l2cache.ReadSharedReq_hits::.cpu.inst         2410                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         8706                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        11116                       # number of ReadSharedReq hits
system.l2cache.demand_hits::.cpu.inst            2410                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data           11550                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               13960                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst           2410                       # number of overall hits
system.l2cache.overall_hits::.cpu.data          11550                       # number of overall hits
system.l2cache.overall_hits::total              13960                       # number of overall hits
system.l2cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::.cpu.inst         1822                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total         2031                       # number of ReadSharedReq misses
system.l2cache.demand_misses::.cpu.inst          1822                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l2cache.demand_misses::total              2370                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1822                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l2cache.overall_misses::total             2370                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     43484500                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     43484500                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    154963000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     18755000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    173718000                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::.cpu.inst    154963000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     62239500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    217202500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    154963000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     62239500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    217202500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::.writebacks        11289                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total        11289                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::.cpu.data         3183                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         3183                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.inst         4232                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data         8915                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        13147                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::.cpu.inst         4232                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12098                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           16330                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         4232                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12098                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          16330                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.106503                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.106503                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.430529                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.023444                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.154484                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.430529                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.045297                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.145132                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.430529                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.045297                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.145132                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 128272.861357                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 128272.861357                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 85051.042810                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 89736.842105                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 85533.234860                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::.cpu.inst 85051.042810                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 113575.729927                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 91646.624473                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 85051.042810                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 113575.729927                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 91646.624473                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1822                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total         2031                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::.cpu.inst         1822                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total         2370                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1822                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total         2370                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     42806500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     42806500                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    151321000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data     18337000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    169658000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.inst    151321000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     61143500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    212464500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    151321000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     61143500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    212464500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.106503                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.106503                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.430529                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.023444                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.154484                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.430529                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.045297                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.145132                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.430529                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.045297                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.145132                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 126272.861357                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 126272.861357                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 83052.140505                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 87736.842105                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 83534.219596                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 83052.140505                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 111575.729927                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 89647.468354                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 83052.140505                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 111575.729927                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 89647.468354                       # average overall mshr miss latency
system.l2cache.replacements                         4                       # number of replacements
system.l3bus.snoop_filter.tot_requests           2373                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.hit_single_requests            4                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.l3bus.trans_dist::ReadResp                2030                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict                 4                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq                339                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp               339                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq           2030                       # Transaction distribution
system.l3bus.pkt_count_system.l2cache.mem_side::system.l3cache.cpu_side         4742                       # Packet count per connected master and slave (bytes)
system.l3bus.pkt_size_system.l2cache.mem_side::system.l3cache.cpu_side       151616                       # Cumulative packet size per connected master and slave (bytes)
system.l3bus.snoops                                 0                       # Total snoops (count)
system.l3bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples               2369                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                     2369    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total                 2369                       # Request fanout histogram
system.l3bus.reqLayer0.occupancy              1186500                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                0.1                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy             5922500                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.4                       # Layer utilization (%)
system.l3cache.tags.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse             1993.115060                       # Cycle average of tags in use
system.l3cache.tags.total_refs                   2369                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs                 2369                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle                76000                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.cpu.inst  1513.931915                       # Average occupied blocks per requestor
system.l3cache.tags.occ_blocks::.cpu.data   479.183145                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.cpu.inst     0.046202                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::.cpu.data     0.014624                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.060825                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024         2369                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0           91                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1           43                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         2095                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.072296                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses                40273                       # Number of tag accesses
system.l3cache.tags.data_accesses               40273                       # Number of data accesses
system.l3cache.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.l3cache.ReadExReq_misses::.cpu.data          339                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total            339                       # number of ReadExReq misses
system.l3cache.ReadSharedReq_misses::.cpu.inst         1821                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data          209                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total         2030                       # number of ReadSharedReq misses
system.l3cache.demand_misses::.cpu.inst          1821                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data           548                       # number of demand (read+write) misses
system.l3cache.demand_misses::total              2369                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst         1821                       # number of overall misses
system.l3cache.overall_misses::.cpu.data          548                       # number of overall misses
system.l3cache.overall_misses::total             2369                       # number of overall misses
system.l3cache.ReadExReq_miss_latency::.cpu.data     39755500                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total     39755500                       # number of ReadExReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.inst    134932000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.cpu.data     16456000                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total    151388000                       # number of ReadSharedReq miss cycles
system.l3cache.demand_miss_latency::.cpu.inst    134932000                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.cpu.data     56211500                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total    191143500                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.cpu.inst    134932000                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.cpu.data     56211500                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total    191143500                       # number of overall miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total          339                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.inst         1821                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data          209                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total         2030                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.demand_accesses::.cpu.inst         1821                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data          548                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total            2369                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst         1821                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data          548                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total           2369                       # number of overall (read+write) accesses
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.l3cache.ReadExReq_avg_miss_latency::.cpu.data 117272.861357                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 117272.861357                       # average ReadExReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.inst 74097.748490                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.cpu.data 78736.842105                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 74575.369458                       # average ReadSharedReq miss latency
system.l3cache.demand_avg_miss_latency::.cpu.inst 74097.748490                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.cpu.data 102575.729927                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 80685.310257                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.inst 74097.748490                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.cpu.data 102575.729927                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 80685.310257                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.ReadExReq_mshr_misses::.cpu.data          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total          339                       # number of ReadExReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.inst         1821                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.cpu.data          209                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total         2030                       # number of ReadSharedReq MSHR misses
system.l3cache.demand_mshr_misses::.cpu.inst         1821                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.cpu.data          548                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total         2369                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.cpu.inst         1821                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.cpu.data          548                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total         2369                       # number of overall MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.cpu.data     39077500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total     39077500                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    131290000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.cpu.data     16038000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total    147328000                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.inst    131290000                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.cpu.data     55115500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total    186405500                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.inst    131290000                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.cpu.data     55115500                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total    186405500                       # number of overall MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 115272.861357                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 115272.861357                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 72097.748490                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76736.842105                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 72575.369458                       # average ReadSharedReq mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.inst 72097.748490                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.cpu.data 100575.729927                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 78685.310257                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.inst 72097.748490                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.cpu.data 100575.729927                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 78685.310257                       # average overall mshr miss latency
system.l3cache.replacements                         0                       # number of replacements
system.membus.snoop_filter.tot_requests          2369                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1328297500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2030                       # Transaction distribution
system.membus.trans_dist::ReadExReq               339                       # Transaction distribution
system.membus.trans_dist::ReadExResp              339                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2030                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side::system.mem_ctrl.port         4738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3cache.mem_side::total         4738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4738                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::system.mem_ctrl.port       151616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3cache.mem_side::total       151616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  151616                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2369                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2369    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2369                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1184500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer0.occupancy            6417500                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
