// Seed: 866229626
module module_0 (
    input supply0 id_0,
    output wand id_1,
    input wire id_2,
    output wor id_3,
    output supply0 id_4,
    input tri1 id_5,
    input tri1 id_6,
    input uwire id_7,
    output wire id_8,
    input wire id_9,
    output wor id_10
    , id_13,
    output uwire id_11
);
  wire  id_14;
  logic id_15;
  wire  id_16;
  logic id_17, id_18, id_19;
  assign module_1._id_14 = 0;
endmodule
module module_1 #(
    parameter id_14 = 32'd98,
    parameter id_2  = 32'd86
) (
    output wire id_0,
    output uwire id_1
    , id_28,
    input wire _id_2[id_2 : 1],
    output tri1 id_3,
    input tri1 id_4,
    output tri1 id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    input supply0 id_9,
    output wor id_10,
    inout supply1 id_11,
    input tri id_12,
    input tri id_13,
    input supply1 _id_14,
    input tri0 id_15,
    input tri id_16,
    input tri0 id_17,
    output supply0 id_18,
    input wand id_19,
    input uwire id_20,
    input tri1 id_21,
    input wire id_22,
    input supply1 id_23,
    output tri id_24,
    input supply0 id_25,
    output tri0 id_26
);
  parameter id_29 = -1'b0 - 1;
  assign id_24 = 1;
  wire [id_14 : -1] id_30;
  and primCall (
      id_7,
      id_29,
      id_13,
      id_8,
      id_20,
      id_15,
      id_21,
      id_22,
      id_30,
      id_16,
      id_9,
      id_17,
      id_28,
      id_4,
      id_12,
      id_11,
      id_6,
      id_23,
      id_19
  );
  module_0 modCall_1 (
      id_8,
      id_24,
      id_17,
      id_1,
      id_11,
      id_23,
      id_13,
      id_22,
      id_5,
      id_9,
      id_18,
      id_7
  );
endmodule : SymbolIdentifier
