_start:
#     li x5, 0
addi x5, x0, 0x0
#     li x6, 0
addi x6, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
beq x5, x6, L_beq_t_1      # Branch TAKEN
#     li x31, 2                  
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_beq_v_1
L_beq_t_1:
#     li x31, 1                  
addi x31, x0, 0x0
ori x31, x31, 0x1
L_beq_v_1:
#     li x30, 1                  
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 11
addi x6, x0, 0x0
ori x6, x6, 0xb
beq x5, x6, L_beq_nt_1     # Branch NOT Taken
#     li x31, 2                  
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_beq_v_2
L_beq_nt_1:
#     li x31, 1                  
addi x31, x0, 0x0
ori x31, x31, 0x1
L_beq_v_2:
#     li x30, 2                  
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -5
addi x5, x0, 0x0
ori x5, x5, 0x5
xori x5, x5, -1
addi x5, x5, 1
#     li x6, -5
addi x6, x0, 0x0
ori x6, x6, 0x5
xori x6, x6, -1
addi x6, x6, 1
beq x5, x6, L_beq_t_2      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_beq_v_3
L_beq_t_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_beq_v_3:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 11
addi x6, x0, 0x0
ori x6, x6, 0xb
bne x5, x6, L_bne_t_1      # Branch TAKEN
#     li x31, 2                  
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bne_v_1
L_bne_t_1:
#     li x31, 1                  
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bne_v_1:
#     li x30, 1                  
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bne x5, x6, L_bne_nt_1     # Branch NOT Taken
#     li x31, 2                  
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bne_v_2
L_bne_nt_1:
#     li x31, 1                  
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bne_v_2:
#     li x30, 2                  
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, -10
addi x6, x0, 0x0
ori x6, x6, 0xa
xori x6, x6, -1
addi x6, x6, 1
bne x5, x6, L_bne_t_2      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bne_v_3
L_bne_t_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bne_v_3:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
blt x5, x6, L_blt_t_1      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_1
L_blt_t_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_1:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
blt x5, x6, L_blt_nt_1     # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_2
L_blt_nt_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_2:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -5
addi x5, x0, 0x0
ori x5, x5, 0x5
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
blt x5, x6, L_blt_t_2      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_3
L_blt_t_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_3:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, -5
addi x6, x0, 0x0
ori x6, x6, 0x5
xori x6, x6, -1
addi x6, x6, 1
blt x5, x6, L_blt_nt_2     # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_4
L_blt_nt_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_4:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -10
addi x5, x0, 0x0
ori x5, x5, 0xa
xori x5, x5, -1
addi x5, x5, 1
#     li x6, -5
addi x6, x0, 0x0
ori x6, x6, 0x5
xori x6, x6, -1
addi x6, x6, 1
blt x5, x6, L_blt_t_3      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_5
L_blt_t_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_5:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
blt x5, x6, L_blt_nt_3     # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_6
L_blt_nt_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_6:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bge x5, x6, L_bge_nt_1     # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_1
L_bge_nt_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_1:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
bge x5, x6, L_bge_t_1      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_2
L_bge_t_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_2:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -5
addi x5, x0, 0x0
ori x5, x5, 0x5
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bge x5, x6, L_bge_nt_2     # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_3
L_bge_nt_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_3:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, -5
addi x6, x0, 0x0
ori x6, x6, 0x5
xori x6, x6, -1
addi x6, x6, 1
bge x5, x6, L_bge_t_2      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_4
L_bge_t_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_4:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -5
addi x5, x0, 0x0
ori x5, x5, 0x5
xori x5, x5, -1
addi x5, x5, 1
#     li x6, -10
addi x6, x0, 0x0
ori x6, x6, 0xa
xori x6, x6, -1
addi x6, x6, 1
bge x5, x6, L_bge_t_3      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_5
L_bge_t_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_5:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
bge x5, x6, L_bge_t_4      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_6
L_bge_t_4:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_6:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bltu x5, x6, L_bltu_t_1    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_1
L_bltu_t_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_1:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
bltu x5, x6, L_bltu_nt_1   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_2
L_bltu_nt_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_2:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -5                  
addi x5, x0, 0x0
ori x5, x5, 0x5
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bltu x5, x6, L_bltu_nt_2   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_3
L_bltu_nt_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_3:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, -5                  
addi x6, x0, 0x0
ori x6, x6, 0x5
xori x6, x6, -1
addi x6, x6, 1
bltu x5, x6, L_bltu_t_2    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_4
L_bltu_t_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_4:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -1                  
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bltu x5, x6, L_bltu_nt_3   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_5
L_bltu_nt_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_5:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bgeu x5, x6, L_bgeu_nt_1   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_1
L_bgeu_nt_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_1:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
bgeu x5, x6, L_bgeu_t_1    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_2
L_bgeu_t_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_2:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -5                  
addi x5, x0, 0x0
ori x5, x5, 0x5
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bgeu x5, x6, L_bgeu_t_2    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_3
L_bgeu_t_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_3:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 10
addi x5, x0, 0x0
ori x5, x5, 0xa
#     li x6, -5                  
addi x6, x0, 0x0
ori x6, x6, 0x5
xori x6, x6, -1
addi x6, x6, 1
bgeu x5, x6, L_bgeu_nt_2   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_4
L_bgeu_nt_2:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_4:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -1                  
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 10
addi x6, x0, 0x0
ori x6, x6, 0xa
bgeu x5, x6, L_bgeu_t_3    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_5
L_bgeu_t_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_5:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 5
addi x5, x0, 0x0
ori x5, x5, 0x5
#     li x6, 5
addi x6, x0, 0x0
ori x6, x6, 0x5
bgeu x5, x6, L_bgeu_t_4    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_6
L_bgeu_t_4:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_6:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x7FFFFFFFFFFFFFFF
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
#     li x6, 0x8000000000000000
addi x6, x0, 0x0
lui x6, 0x80000
srli x6, x6, 0x1
slli x6, x6, 0x21
blt x5, x6, L_blt_t_4      # Branch NOT Taken (Signed: Positive is not less than Negative)
#     li x31, 2                  
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_7
L_blt_t_4:
#     li x31, 1                  
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_7:
#     li x30, 2                  
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x8000000000000000
addi x5, x0, 0x0
lui x5, 0x80000
srli x5, x5, 0x1
slli x5, x5, 0x21
#     li x6, 0x7FFFFFFFFFFFFFFF
addi x6, x0, 0x0
lui x6, 0x7ffff
srli x6, x6, 0x1
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
blt x5, x6, L_blt_t_5      # Branch TAKEN (Signed: Negative is less than Positive)
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_8
L_blt_t_5:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_8:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x7FFFFFFFFFFFFFFF
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
#     li x6, 0x8000000000000000
addi x6, x0, 0x0
lui x6, 0x80000
srli x6, x6, 0x1
slli x6, x6, 0x21
bge x5, x6, L_bge_t_5      # Branch TAKEN (Signed: Positive is greater than Negative)
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_7
L_bge_t_5:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_7:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x8000000000000000
addi x5, x0, 0x0
lui x5, 0x80000
srli x5, x5, 0x1
slli x5, x5, 0x21
#     li x6, 0x7FFFFFFFFFFFFFFF
addi x6, x0, 0x0
lui x6, 0x7ffff
srli x6, x6, 0x1
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
bge x5, x6, L_bge_nt_3     # Branch NOT Taken (Signed: Negative is not >= Positive)
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_8
L_bge_nt_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_8:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 0
addi x6, x0, 0x0
blt x5, x6, L_blt_t_6      # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_blt_v_9
L_blt_t_6:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_blt_v_9:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 0
addi x6, x0, 0x0
bge x5, x6, L_bge_nt_4     # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bge_v_10
L_bge_nt_4:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bge_v_10:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x7FFFFFFFFFFFFFFF
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
#     li x6, 0x8000000000000000
addi x6, x0, 0x0
lui x6, 0x80000
srli x6, x6, 0x1
slli x6, x6, 0x21
bltu x5, x6, L_bltu_t_3    # Branch TAKEN (Unsigned: 0x7F... is less than 0x80...)
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_6
L_bltu_t_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_6:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x8000000000000000
addi x5, x0, 0x0
lui x5, 0x80000
srli x5, x5, 0x1
slli x5, x5, 0x21
#     li x6, 0x7FFFFFFFFFFFFFFF
addi x6, x0, 0x0
lui x6, 0x7ffff
srli x6, x6, 0x1
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
bltu x5, x6, L_bltu_nt_4   # Branch NOT Taken (Unsigned: 0x80... is not less than 0x7F...)
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_7
L_bltu_nt_4:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_7:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x7FFFFFFFFFFFFFFF
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
#     li x6, 0x8000000000000000
addi x6, x0, 0x0
lui x6, 0x80000
srli x6, x6, 0x1
slli x6, x6, 0x21
bgeu x5, x6, L_bgeu_nt_3   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_7
L_bgeu_nt_3:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_7:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x8000000000000000
addi x5, x0, 0x0
lui x5, 0x80000
srli x5, x5, 0x1
slli x5, x5, 0x21
#     li x6, 0x7FFFFFFFFFFFFFFF
addi x6, x0, 0x0
lui x6, 0x7ffff
srli x6, x6, 0x1
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
bgeu x5, x6, L_bgeu_t_5    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_8
L_bgeu_t_5:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_8:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -1                  
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 0
addi x6, x0, 0x0
bltu x5, x6, L_bltu_nt_5   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_8
L_bltu_nt_5:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_8:                 # Label typo fixed
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, -1                  
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
#     li x6, 0
addi x6, x0, 0x0
bgeu x5, x6, L_bgeu_t_6    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_9
L_bgeu_t_6:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_9:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x7FFFFFFFFFFFFFFF
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
#     li x6, -1                  
addi x6, x0, 0x0
ori x6, x6, 0x1
xori x6, x6, -1
addi x6, x6, 1
bltu x5, x6, L_bltu_t_4    # Branch TAKEN
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bltu_v_10
L_bltu_t_4:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bltu_v_10:
#     li x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x7FFFFFFFFFFFFFFF
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
#     li x6, -1                  
addi x6, x0, 0x0
ori x6, x6, 0x1
xori x6, x6, -1
addi x6, x6, 1
bgeu x5, x6, L_bgeu_nt_4   # Branch NOT Taken
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_bgeu_v_11
L_bgeu_nt_4:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_bgeu_v_11:
#     li x30, 2
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0
addi x5, x0, 0x0
#     li x7, 0x12345678        
addi x7, x0, 0x0
slli x7, x7, 0xb
ori x7, x7, 0x48
slli x7, x7, 0xb
ori x7, x7, 0x68a
slli x7, x7, 0xb
ori x7, x7, 0x678
lw x6, 8(x5)             # Load x6 = 0x12345678 (Value available AFTER MEM stage)
beq x6, x7, L_hlwb_t_1   # Branch condition depends on x6 (Needs value potentially before MEM stage)
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_hlwb_v_1
L_hlwb_t_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_hlwb_v_1:
#     li x30, 1                  
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0
addi x5, x0, 0x0
#     li x7, 0x12345678
addi x7, x0, 0x0
slli x7, x7, 0xb
ori x7, x7, 0x48
slli x7, x7, 0xb
ori x7, x7, 0x68a
slli x7, x7, 0xb
ori x7, x7, 0x678
lw x6, 8(x5)             # Load x6 = 0x12345678
bne x6, x7, L_hlwb_nt_1  # Branch condition depends on x6. NOT Taken.
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_hlwb_v_2
L_hlwb_nt_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_hlwb_v_2:
#     li x30, 2                  
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 999
addi x5, x0, 0x0
ori x5, x5, 0x3e7
#     li x7, 2000              
addi x7, x0, 0x0
ori x7, x7, 0x7d0
addi x6, x5, 1           # x6 = 1000 (Writeback happens late)
blt x6, x7, L_hablt_t_1  # Branch condition 1000 < 2000 (True). Depends on x6. TAKEN.
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_hablt_v_1
L_hablt_t_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_hablt_v_1:
#     li x30, 1                  
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li x5, 0x80000000        
addi x5, x0, 0x0
slli x5, x5, 0xb
ori x5, x5, 0x200
slli x5, x5, 0x16
#     li x6, -1                
addi x6, x0, 0x0
ori x6, x6, 0x1
xori x6, x6, -1
addi x6, x6, 1
#     li x8, 0x7FFFFFFF        
addi x8, x0, 0x0
slli x8, x8, 0xb
ori x8, x8, 0x1ff
slli x8, x8, 0xb
ori x8, x8, 0x7ff
slli x8, x8, 0xb
ori x8, x8, 0x7ff
addw x7, x5, x6          # x7 = 0x80000000 + 0xFFFFFFFF = 0x7FFFFFFF (32b result, sign ext to 0x7F...)
bgeu x7, x8, L_habwu_nt_1 # Branch condition 0x7F... >= 0x7F... (True because >=). TAKEN.
#     li x5, 0x70000000
addi x5, x0, 0x0
slli x5, x5, 0xb
ori x5, x5, 0x1c0
slli x5, x5, 0x16
#     li x6, 0x0FFFFFFF
addi x6, x0, 0x0
slli x6, x6, 0xb
ori x6, x6, 0x3f
slli x6, x6, 0xb
ori x6, x6, 0x7ff
slli x6, x6, 0xb
ori x6, x6, 0x7ff
addw x7, x5, x6          # x7 = 0x70000000 + 0x0FFFFFFF = 0x7FFFFFFF (32b). Sign ext -> 0x7FFFFFFF
#     li x8, 0x80000000        
addi x8, x0, 0x0
slli x8, x8, 0xb
ori x8, x8, 0x200
slli x8, x8, 0x16
bgeu x7, x8, L_habwu_nt_1 # Branch condition 0x7F... (unsigned) >= 0x80... (unsigned) -> False. NOT TAKEN.
#     li x31, 2
addi x31, x0, 0x0
ori x31, x31, 0x2
jal x0, L_habwu_v_1
L_habwu_nt_1:
#     li x31, 1
addi x31, x0, 0x0
ori x31, x31, 0x1
L_habwu_v_1:
#     li x30, 2                  
addi x30, x0, 0x0
ori x30, x30, 0x2
#     li x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li x11, 0
addi x11, x0, 0x0
#     li  x5, 0x3                 
addi x5, x0, 0x0
ori x5, x5, 0x3
slli x31, x5, 63           # Shift amount 63
#     li  x30, 0xC000000000000000 
addi x30, x0, 0x0
lui x30, 0xc0000
srli x30, x30, 0x1
slli x30, x30, 0x21
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0xFFFFFFFFFFFFFFFE 
addi x5, x0, 0x0
lui x5, 0xfffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7fe
srli x31, x5, 63           # Shift amount 63
#     li  x30, 0x1               
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0x7FFFFFFFFFFFFFFF 
addi x5, x0, 0x0
lui x5, 0x7ffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x7ff
srai x31, x5, 63           # Shift amount 63
#     li  x30, 0                 
addi x30, x0, 0x0
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0x8000000000000002 
addi x5, x0, 0x0
lui x5, 0x80000
srli x5, x5, 0x1
slli x5, x5, 0x21
ori x5, x5, 0x2
srai x31, x5, 63           # Shift amount 63
#     li  x30, -1                
addi x30, x0, 0x0
ori x30, x30, 0x1
xori x30, x30, -1
addi x30, x30, 1
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0xFFFFFFFF80000000 
addi x5, x0, 0x0
lui x5, 0xfffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x600
slli x5, x5, 0x16
slliw x31, x5, 16          # 32b op: 0x80000000 << 16 = 0. Sign extend -> 0
#     li  x30, 0
addi x30, x0, 0x0
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0xFFFFFFFF80000000 
addi x5, x0, 0x0
lui x5, 0xfffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x600
slli x5, x5, 0x16
srliw x31, x5, 16          # 32b op: 0x80000000 >> 16 = 0x8000. Sign extend -> 0xFFFF8000
#     li  x30, 0xFFFF8000        
addi x30, x0, 0x0
slli x30, x30, 0xb
ori x30, x30, 0x3ff
slli x30, x30, 0xb
ori x30, x30, 0x7f0
slli x30, x30, 0xb
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0xFFFFFFFF80000000 
addi x5, x0, 0x0
lui x5, 0xfffff
srli x5, x5, 0x1
ori x5, x5, 0x7ff
slli x5, x5, 0xb
ori x5, x5, 0x600
slli x5, x5, 0x16
sraiw x31, x5, 16          # 32b op: 0x80000000 >>> 16 = 0xFFFF8000 (-32768). Sign extend -> 0xFFFF...FFFF8000
#     li  x30, 0xFFFFFFFFFFF8000 
addi x30, x0, 0x0
lui x30, 0xffff
srli x30, x30, 0x1
ori x30, x30, 0x7ff
slli x30, x30, 0xb
ori x30, x30, 0x7ff
slli x30, x30, 0xb
ori x30, x30, 0x7f0
slli x30, x30, 0xb
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0x7ABCDEF0         
addi x5, x0, 0x0
slli x5, x5, 0xb
ori x5, x5, 0x1ea
slli x5, x5, 0xb
ori x5, x5, 0x79b
slli x5, x5, 0xb
ori x5, x5, 0x6f0
sraiw x31, x5, 16          # 32b op: 0x7ABCDEF0 >>> 16 = 0x00007ABC. Sign extend -> 0x7ABC
#     li  x30, 0x7ABC
addi x30, x0, 0x0
slli x30, x30, 0x16
ori x30, x30, 0xf
slli x30, x30, 0xb
ori x30, x30, 0x2bc
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0
addi x5, x0, 0x0
slli x31, x5, 63
#     li  x30, 0
addi x30, x0, 0x0
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0
addi x5, x0, 0x0
srliw x31, x5, 31
#     li  x30, 0
addi x30, x0, 0x0
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, 0
addi x5, x0, 0x0
sraiw x31, x5, 31
#     li  x30, 0
addi x30, x0, 0x0
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
slli x31, x5, 63
#     li  x30, 0x8000000000000000 
addi x30, x0, 0x0
lui x30, 0x80000
srli x30, x30, 0x1
slli x30, x30, 0x21
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
srli x31, x5, 63
#     li  x30, 0x1               
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
srai x31, x5, 63
#     li  x30, -1                
addi x30, x0, 0x0
ori x30, x30, 0x1
xori x30, x30, -1
addi x30, x30, 1
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
slliw x31, x5, 31          # 32b op: 0xFFFFFFFF << 31 = 0x80000000. Sign extend -> 0xFF...F80000000
#     li  x30, 0xFFFFFFFF80000000
addi x30, x0, 0x0
lui x30, 0xfffff
srli x30, x30, 0x1
ori x30, x30, 0x7ff
slli x30, x30, 0xb
ori x30, x30, 0x600
slli x30, x30, 0x16
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
srliw x31, x5, 31          # 32b op: 0xFFFFFFFF >> 31 = 0x1. Sign extend -> 1
#     li  x30, 1
addi x30, x0, 0x0
ori x30, x30, 0x1
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
#     li  x5, -1
addi x5, x0, 0x0
ori x5, x5, 0x1
xori x5, x5, -1
addi x5, x5, 1
sraiw x31, x5, 31          # 32b op: 0xFFFFFFFF >>> 31 = 0xFFFFFFFF (-1). Sign extend -> -1
#     li  x30, -1
addi x30, x0, 0x0
ori x30, x30, 0x1
xori x30, x30, -1
addi x30, x30, 1
#     li  x11, 1
addi x11, x0, 0x0
ori x11, x11, 0x1
#     li  x11, 0
addi x11, x0, 0x0
