

================================================================
== Vitis HLS Report for 'matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9'
================================================================
* Date:           Mon Sep 15 23:20:10 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matmul_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.666 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                   |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                     |
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_64_8_VITIS_LOOP_65_9  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.12>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [../matmul_hls.cpp:65]   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../matmul_hls.cpp:64]   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten20 = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 0, i1 %stream_out_V_last_V, i1 0, i1 0, void @empty_6"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 16 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %C_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_out_V_last_V, i4 %stream_out_V_strb_V, i4 %stream_out_V_keep_V, i32 %stream_out_V_data_V, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten20"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 0, i8 %i" [../matmul_hls.cpp:64]   --->   Operation 28 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln65 = store i8 0, i8 %j" [../matmul_hls.cpp:65]   --->   Operation 29 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body78"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten20_load = load i15 %indvar_flatten20" [../matmul_hls.cpp:64]   --->   Operation 31 'load' 'indvar_flatten20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.94ns)   --->   "%icmp_ln64 = icmp_eq  i15 %indvar_flatten20_load, i15 16384" [../matmul_hls.cpp:64]   --->   Operation 32 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.94ns)   --->   "%add_ln64_1 = add i15 %indvar_flatten20_load, i15 1" [../matmul_hls.cpp:64]   --->   Operation 33 'add' 'add_ln64_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln64 = br i1 %icmp_ln64, void %for.inc93, void %for.end95.exitStub" [../matmul_hls.cpp:64]   --->   Operation 34 'br' 'br_ln64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln64 = store i15 %add_ln64_1, i15 %indvar_flatten20" [../matmul_hls.cpp:64]   --->   Operation 35 'store' 'store_ln64' <Predicate = (!icmp_ln64)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.66>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [../matmul_hls.cpp:65]   --->   Operation 36 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%i_load = load i8 %i" [../matmul_hls.cpp:64]   --->   Operation 37 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.91ns)   --->   "%add_ln64 = add i8 %i_load, i8 1" [../matmul_hls.cpp:64]   --->   Operation 38 'add' 'add_ln64' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.91ns)   --->   "%icmp_ln65 = icmp_eq  i8 %j_load, i8 128" [../matmul_hls.cpp:65]   --->   Operation 39 'icmp' 'icmp_ln65' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (1.24ns)   --->   "%select_ln64 = select i1 %icmp_ln65, i8 0, i8 %j_load" [../matmul_hls.cpp:64]   --->   Operation 40 'select' 'select_ln64' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (1.24ns)   --->   "%select_ln64_1 = select i1 %icmp_ln65, i8 %add_ln64, i8 %i_load" [../matmul_hls.cpp:64]   --->   Operation 41 'select' 'select_ln64_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i8 %select_ln64_1" [../matmul_hls.cpp:64]   --->   Operation 42 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (1.91ns)   --->   "%cmp86 = icmp_eq  i8 %select_ln64_1, i8 127" [../matmul_hls.cpp:64]   --->   Operation 43 'icmp' 'cmp86' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln65 = trunc i8 %select_ln64" [../matmul_hls.cpp:65]   --->   Operation 44 'trunc' 'trunc_ln65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty, i3 %trunc_ln65" [../matmul_hls.cpp:68]   --->   Operation 45 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i10 %tmp_s" [../matmul_hls.cpp:68]   --->   Operation 46 'zext' 'zext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 47 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%C_1_addr = getelementptr i32 %C_1, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 48 'getelementptr' 'C_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%C_2_addr = getelementptr i32 %C_2, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 49 'getelementptr' 'C_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%C_3_addr = getelementptr i32 %C_3, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 50 'getelementptr' 'C_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%C_4_addr = getelementptr i32 %C_4, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 51 'getelementptr' 'C_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%C_5_addr = getelementptr i32 %C_5, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 52 'getelementptr' 'C_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%C_6_addr = getelementptr i32 %C_6, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 53 'getelementptr' 'C_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%C_7_addr = getelementptr i32 %C_7, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 54 'getelementptr' 'C_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%C_8_addr = getelementptr i32 %C_8, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 55 'getelementptr' 'C_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%C_9_addr = getelementptr i32 %C_9, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 56 'getelementptr' 'C_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%C_10_addr = getelementptr i32 %C_10, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 57 'getelementptr' 'C_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%C_11_addr = getelementptr i32 %C_11, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 58 'getelementptr' 'C_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%C_12_addr = getelementptr i32 %C_12, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 59 'getelementptr' 'C_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%C_13_addr = getelementptr i32 %C_13, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 60 'getelementptr' 'C_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%C_14_addr = getelementptr i32 %C_14, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 61 'getelementptr' 'C_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%C_15_addr = getelementptr i32 %C_15, i64 0, i64 %zext_ln68" [../matmul_hls.cpp:68]   --->   Operation 62 'getelementptr' 'C_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln65_2 = partselect i4 @_ssdm_op_PartSelect.i4.i8.i32.i32, i8 %select_ln64, i32 3, i32 6" [../matmul_hls.cpp:65]   --->   Operation 63 'partselect' 'trunc_ln65_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [2/2] (3.25ns)   --->   "%C_load = load i10 %C_addr" [../matmul_hls.cpp:68]   --->   Operation 64 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 65 [2/2] (3.25ns)   --->   "%C_1_load = load i10 %C_1_addr" [../matmul_hls.cpp:68]   --->   Operation 65 'load' 'C_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 66 [2/2] (3.25ns)   --->   "%C_2_load = load i10 %C_2_addr" [../matmul_hls.cpp:68]   --->   Operation 66 'load' 'C_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 67 [2/2] (3.25ns)   --->   "%C_3_load = load i10 %C_3_addr" [../matmul_hls.cpp:68]   --->   Operation 67 'load' 'C_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 68 [2/2] (3.25ns)   --->   "%C_4_load = load i10 %C_4_addr" [../matmul_hls.cpp:68]   --->   Operation 68 'load' 'C_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 69 [2/2] (3.25ns)   --->   "%C_5_load = load i10 %C_5_addr" [../matmul_hls.cpp:68]   --->   Operation 69 'load' 'C_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 70 [2/2] (3.25ns)   --->   "%C_6_load = load i10 %C_6_addr" [../matmul_hls.cpp:68]   --->   Operation 70 'load' 'C_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 71 [2/2] (3.25ns)   --->   "%C_7_load = load i10 %C_7_addr" [../matmul_hls.cpp:68]   --->   Operation 71 'load' 'C_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 72 [2/2] (3.25ns)   --->   "%C_8_load = load i10 %C_8_addr" [../matmul_hls.cpp:68]   --->   Operation 72 'load' 'C_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 73 [2/2] (3.25ns)   --->   "%C_9_load = load i10 %C_9_addr" [../matmul_hls.cpp:68]   --->   Operation 73 'load' 'C_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 74 [2/2] (3.25ns)   --->   "%C_10_load = load i10 %C_10_addr" [../matmul_hls.cpp:68]   --->   Operation 74 'load' 'C_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 75 [2/2] (3.25ns)   --->   "%C_11_load = load i10 %C_11_addr" [../matmul_hls.cpp:68]   --->   Operation 75 'load' 'C_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 76 [2/2] (3.25ns)   --->   "%C_12_load = load i10 %C_12_addr" [../matmul_hls.cpp:68]   --->   Operation 76 'load' 'C_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 77 [2/2] (3.25ns)   --->   "%C_13_load = load i10 %C_13_addr" [../matmul_hls.cpp:68]   --->   Operation 77 'load' 'C_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 78 [2/2] (3.25ns)   --->   "%C_14_load = load i10 %C_14_addr" [../matmul_hls.cpp:68]   --->   Operation 78 'load' 'C_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 79 [2/2] (3.25ns)   --->   "%C_15_load = load i10 %C_15_addr" [../matmul_hls.cpp:68]   --->   Operation 79 'load' 'C_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 80 [1/1] (1.91ns)   --->   "%icmp_ln69 = icmp_eq  i8 %select_ln64, i8 127" [../matmul_hls.cpp:69]   --->   Operation 80 'icmp' 'icmp_ln69' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.97ns)   --->   "%temp_last = and i1 %cmp86, i1 %icmp_ln69" [../matmul_hls.cpp:69]   --->   Operation 81 'and' 'temp_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (1.91ns)   --->   "%add_ln65 = add i8 %select_ln64, i8 1" [../matmul_hls.cpp:65]   --->   Operation 82 'add' 'add_ln65' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln64 = store i8 %select_ln64_1, i8 %i" [../matmul_hls.cpp:64]   --->   Operation 83 'store' 'store_ln64' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln65 = store i8 %add_ln65, i8 %j" [../matmul_hls.cpp:65]   --->   Operation 84 'store' 'store_ln65' <Predicate = true> <Delay = 1.58>
ST_2 : Operation 107 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln64)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.60>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_64_8_VITIS_LOOP_65_9_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 86 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%specpipeline_ln66 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [../matmul_hls.cpp:66]   --->   Operation 87 'specpipeline' 'specpipeline_ln66' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/2] (3.25ns)   --->   "%C_load = load i10 %C_addr" [../matmul_hls.cpp:68]   --->   Operation 88 'load' 'C_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 89 [1/2] (3.25ns)   --->   "%C_1_load = load i10 %C_1_addr" [../matmul_hls.cpp:68]   --->   Operation 89 'load' 'C_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 90 [1/2] (3.25ns)   --->   "%C_2_load = load i10 %C_2_addr" [../matmul_hls.cpp:68]   --->   Operation 90 'load' 'C_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 91 [1/2] (3.25ns)   --->   "%C_3_load = load i10 %C_3_addr" [../matmul_hls.cpp:68]   --->   Operation 91 'load' 'C_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 92 [1/2] (3.25ns)   --->   "%C_4_load = load i10 %C_4_addr" [../matmul_hls.cpp:68]   --->   Operation 92 'load' 'C_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 93 [1/2] (3.25ns)   --->   "%C_5_load = load i10 %C_5_addr" [../matmul_hls.cpp:68]   --->   Operation 93 'load' 'C_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 94 [1/2] (3.25ns)   --->   "%C_6_load = load i10 %C_6_addr" [../matmul_hls.cpp:68]   --->   Operation 94 'load' 'C_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 95 [1/2] (3.25ns)   --->   "%C_7_load = load i10 %C_7_addr" [../matmul_hls.cpp:68]   --->   Operation 95 'load' 'C_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%C_8_load = load i10 %C_8_addr" [../matmul_hls.cpp:68]   --->   Operation 96 'load' 'C_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 97 [1/2] (3.25ns)   --->   "%C_9_load = load i10 %C_9_addr" [../matmul_hls.cpp:68]   --->   Operation 97 'load' 'C_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 98 [1/2] (3.25ns)   --->   "%C_10_load = load i10 %C_10_addr" [../matmul_hls.cpp:68]   --->   Operation 98 'load' 'C_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 99 [1/2] (3.25ns)   --->   "%C_11_load = load i10 %C_11_addr" [../matmul_hls.cpp:68]   --->   Operation 99 'load' 'C_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 100 [1/2] (3.25ns)   --->   "%C_12_load = load i10 %C_12_addr" [../matmul_hls.cpp:68]   --->   Operation 100 'load' 'C_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 101 [1/2] (3.25ns)   --->   "%C_13_load = load i10 %C_13_addr" [../matmul_hls.cpp:68]   --->   Operation 101 'load' 'C_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 102 [1/2] (3.25ns)   --->   "%C_14_load = load i10 %C_14_addr" [../matmul_hls.cpp:68]   --->   Operation 102 'load' 'C_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 103 [1/2] (3.25ns)   --->   "%C_15_load = load i10 %C_15_addr" [../matmul_hls.cpp:68]   --->   Operation 103 'load' 'C_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_2P_BRAM">   --->   Core 90 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_3 : Operation 104 [1/1] (2.06ns)   --->   "%temp_data = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16i32.i32.i4, i4 0, i32 %C_load, i4 1, i32 %C_1_load, i4 2, i32 %C_2_load, i4 3, i32 %C_3_load, i4 4, i32 %C_4_load, i4 5, i32 %C_5_load, i4 6, i32 %C_6_load, i4 7, i32 %C_7_load, i4 8, i32 %C_8_load, i4 9, i32 %C_9_load, i4 10, i32 %C_10_load, i4 11, i32 %C_11_load, i4 12, i32 %C_12_load, i4 13, i32 %C_13_load, i4 14, i32 %C_14_load, i4 15, i32 %C_15_load, i32 0, i4 %trunc_ln65_2" [../matmul_hls.cpp:68]   --->   Operation 104 'sparsemux' 'temp_data' <Predicate = true> <Delay = 2.06> <CoreInst = "SparseMux">   --->   Core 132 'SparseMux' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.29ns)   --->   "%write_ln72 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %stream_out_V_data_V, i4 %stream_out_V_keep_V, i4 %stream_out_V_strb_V, i1 %stream_out_V_last_V, i32 %temp_data, i4 15, i4 15, i1 %temp_last" [../matmul_hls.cpp:72]   --->   Operation 105 'write' 'write_ln72' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 136 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln65 = br void %for.body78" [../matmul_hls.cpp:65]   --->   Operation 106 'br' 'br_ln65' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ C_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ stream_out_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ stream_out_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                       (alloca             ) [ 0110]
i                       (alloca             ) [ 0110]
indvar_flatten20        (alloca             ) [ 0100]
specaxissidechannel_ln0 (specaxissidechannel) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specmemcore_ln0         (specmemcore        ) [ 0000]
specinterface_ln0       (specinterface      ) [ 0000]
store_ln0               (store              ) [ 0000]
store_ln64              (store              ) [ 0000]
store_ln65              (store              ) [ 0000]
br_ln0                  (br                 ) [ 0000]
indvar_flatten20_load   (load               ) [ 0000]
icmp_ln64               (icmp               ) [ 0110]
add_ln64_1              (add                ) [ 0000]
br_ln64                 (br                 ) [ 0000]
store_ln64              (store              ) [ 0000]
j_load                  (load               ) [ 0000]
i_load                  (load               ) [ 0000]
add_ln64                (add                ) [ 0000]
icmp_ln65               (icmp               ) [ 0000]
select_ln64             (select             ) [ 0000]
select_ln64_1           (select             ) [ 0000]
empty                   (trunc              ) [ 0000]
cmp86                   (icmp               ) [ 0000]
trunc_ln65              (trunc              ) [ 0000]
tmp_s                   (bitconcatenate     ) [ 0000]
zext_ln68               (zext               ) [ 0000]
C_addr                  (getelementptr      ) [ 0101]
C_1_addr                (getelementptr      ) [ 0101]
C_2_addr                (getelementptr      ) [ 0101]
C_3_addr                (getelementptr      ) [ 0101]
C_4_addr                (getelementptr      ) [ 0101]
C_5_addr                (getelementptr      ) [ 0101]
C_6_addr                (getelementptr      ) [ 0101]
C_7_addr                (getelementptr      ) [ 0101]
C_8_addr                (getelementptr      ) [ 0101]
C_9_addr                (getelementptr      ) [ 0101]
C_10_addr               (getelementptr      ) [ 0101]
C_11_addr               (getelementptr      ) [ 0101]
C_12_addr               (getelementptr      ) [ 0101]
C_13_addr               (getelementptr      ) [ 0101]
C_14_addr               (getelementptr      ) [ 0101]
C_15_addr               (getelementptr      ) [ 0101]
trunc_ln65_2            (partselect         ) [ 0101]
icmp_ln69               (icmp               ) [ 0000]
temp_last               (and                ) [ 0101]
add_ln65                (add                ) [ 0000]
store_ln64              (store              ) [ 0000]
store_ln65              (store              ) [ 0000]
specloopname_ln0        (specloopname       ) [ 0000]
speclooptripcount_ln0   (speclooptripcount  ) [ 0000]
specpipeline_ln66       (specpipeline       ) [ 0000]
C_load                  (load               ) [ 0000]
C_1_load                (load               ) [ 0000]
C_2_load                (load               ) [ 0000]
C_3_load                (load               ) [ 0000]
C_4_load                (load               ) [ 0000]
C_5_load                (load               ) [ 0000]
C_6_load                (load               ) [ 0000]
C_7_load                (load               ) [ 0000]
C_8_load                (load               ) [ 0000]
C_9_load                (load               ) [ 0000]
C_10_load               (load               ) [ 0000]
C_11_load               (load               ) [ 0000]
C_12_load               (load               ) [ 0000]
C_13_load               (load               ) [ 0000]
C_14_load               (load               ) [ 0000]
C_15_load               (load               ) [ 0000]
temp_data               (sparsemux          ) [ 0000]
write_ln72              (write              ) [ 0000]
br_ln65                 (br                 ) [ 0000]
ret_ln0                 (ret                ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="C_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="C_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="C_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="C_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="C_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="C_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="C_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="C_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="C_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="C_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="C_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="C_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="C_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="C_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="stream_out_V_data_V">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="stream_out_V_keep_V">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="stream_out_V_strb_V">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="stream_out_V_last_V">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_64_8_VITIS_LOOP_65_9_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16i32.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="j_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="i_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="indvar_flatten20_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten20/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="write_ln72_write_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="0" index="3" bw="4" slack="0"/>
<pin id="157" dir="0" index="4" bw="1" slack="0"/>
<pin id="158" dir="0" index="5" bw="32" slack="0"/>
<pin id="159" dir="0" index="6" bw="1" slack="0"/>
<pin id="160" dir="0" index="7" bw="1" slack="0"/>
<pin id="161" dir="0" index="8" bw="1" slack="1"/>
<pin id="162" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln72/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="C_addr_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="10" slack="0"/>
<pin id="174" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="C_1_addr_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="10" slack="0"/>
<pin id="181" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_1_addr/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="C_2_addr_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="10" slack="0"/>
<pin id="188" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_2_addr/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="C_3_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="10" slack="0"/>
<pin id="195" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_3_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="C_4_addr_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="32" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="10" slack="0"/>
<pin id="202" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_4_addr/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="C_5_addr_gep_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="32" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="0" index="2" bw="10" slack="0"/>
<pin id="209" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_5_addr/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="C_6_addr_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="10" slack="0"/>
<pin id="216" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_6_addr/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="C_7_addr_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="10" slack="0"/>
<pin id="223" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_7_addr/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="C_8_addr_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="32" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_8_addr/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="C_9_addr_gep_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="0" index="1" bw="1" slack="0"/>
<pin id="236" dir="0" index="2" bw="10" slack="0"/>
<pin id="237" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_9_addr/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="C_10_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_10_addr/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="C_11_addr_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="10" slack="0"/>
<pin id="251" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_11_addr/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="C_12_addr_gep_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="32" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="0" index="2" bw="10" slack="0"/>
<pin id="258" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_12_addr/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="C_13_addr_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="32" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="10" slack="0"/>
<pin id="265" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_13_addr/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="C_14_addr_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="10" slack="0"/>
<pin id="272" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_14_addr/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="C_15_addr_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="32" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="10" slack="0"/>
<pin id="279" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_15_addr/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_1_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_2_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_3_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_4_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_5_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_6_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_7_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_8_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_9_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_10_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_11_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="10" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_12_load/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="10" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_13_load/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="10" slack="0"/>
<pin id="368" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_14_load/2 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_15_load/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln0_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="15" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln64_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="1" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="store_ln65_store_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/1 "/>
</bind>
</comp>

<comp id="393" class="1004" name="indvar_flatten20_load_load_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="15" slack="0"/>
<pin id="395" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten20_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln64_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="15" slack="0"/>
<pin id="398" dir="0" index="1" bw="15" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln64/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="add_ln64_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="15" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="store_ln64_store_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="15" slack="0"/>
<pin id="410" dir="0" index="1" bw="15" slack="0"/>
<pin id="411" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/1 "/>
</bind>
</comp>

<comp id="413" class="1004" name="j_load_load_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="8" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="i_load_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="1"/>
<pin id="418" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln64_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln64/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="icmp_ln65_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln65/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln64_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="0"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="0" index="2" bw="8" slack="0"/>
<pin id="435" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln64_1_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="8" slack="0"/>
<pin id="442" dir="0" index="2" bw="8" slack="0"/>
<pin id="443" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln64_1/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="empty_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="8" slack="0"/>
<pin id="449" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="451" class="1004" name="cmp86_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp86/2 "/>
</bind>
</comp>

<comp id="457" class="1004" name="trunc_ln65_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln65/2 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_s_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="10" slack="0"/>
<pin id="463" dir="0" index="1" bw="7" slack="0"/>
<pin id="464" dir="0" index="2" bw="3" slack="0"/>
<pin id="465" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="469" class="1004" name="zext_ln68_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="10" slack="0"/>
<pin id="471" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="trunc_ln65_2_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="4" slack="0"/>
<pin id="491" dir="0" index="1" bw="8" slack="0"/>
<pin id="492" dir="0" index="2" bw="3" slack="0"/>
<pin id="493" dir="0" index="3" bw="4" slack="0"/>
<pin id="494" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln65_2/2 "/>
</bind>
</comp>

<comp id="499" class="1004" name="icmp_ln69_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="0" index="1" bw="8" slack="0"/>
<pin id="502" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln69/2 "/>
</bind>
</comp>

<comp id="505" class="1004" name="temp_last_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="temp_last/2 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln65_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="0"/>
<pin id="513" dir="0" index="1" bw="1" slack="0"/>
<pin id="514" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln65/2 "/>
</bind>
</comp>

<comp id="517" class="1004" name="store_ln64_store_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="8" slack="0"/>
<pin id="519" dir="0" index="1" bw="8" slack="1"/>
<pin id="520" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln64/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln65_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="8" slack="0"/>
<pin id="524" dir="0" index="1" bw="8" slack="1"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln65/2 "/>
</bind>
</comp>

<comp id="527" class="1004" name="temp_data_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="32" slack="0"/>
<pin id="529" dir="0" index="1" bw="4" slack="0"/>
<pin id="530" dir="0" index="2" bw="32" slack="0"/>
<pin id="531" dir="0" index="3" bw="4" slack="0"/>
<pin id="532" dir="0" index="4" bw="32" slack="0"/>
<pin id="533" dir="0" index="5" bw="4" slack="0"/>
<pin id="534" dir="0" index="6" bw="32" slack="0"/>
<pin id="535" dir="0" index="7" bw="4" slack="0"/>
<pin id="536" dir="0" index="8" bw="32" slack="0"/>
<pin id="537" dir="0" index="9" bw="4" slack="0"/>
<pin id="538" dir="0" index="10" bw="32" slack="0"/>
<pin id="539" dir="0" index="11" bw="4" slack="0"/>
<pin id="540" dir="0" index="12" bw="32" slack="0"/>
<pin id="541" dir="0" index="13" bw="4" slack="0"/>
<pin id="542" dir="0" index="14" bw="32" slack="0"/>
<pin id="543" dir="0" index="15" bw="4" slack="0"/>
<pin id="544" dir="0" index="16" bw="32" slack="0"/>
<pin id="545" dir="0" index="17" bw="4" slack="0"/>
<pin id="546" dir="0" index="18" bw="32" slack="0"/>
<pin id="547" dir="0" index="19" bw="4" slack="0"/>
<pin id="548" dir="0" index="20" bw="32" slack="0"/>
<pin id="549" dir="0" index="21" bw="4" slack="0"/>
<pin id="550" dir="0" index="22" bw="32" slack="0"/>
<pin id="551" dir="0" index="23" bw="4" slack="0"/>
<pin id="552" dir="0" index="24" bw="32" slack="0"/>
<pin id="553" dir="0" index="25" bw="4" slack="0"/>
<pin id="554" dir="0" index="26" bw="32" slack="0"/>
<pin id="555" dir="0" index="27" bw="4" slack="0"/>
<pin id="556" dir="0" index="28" bw="32" slack="0"/>
<pin id="557" dir="0" index="29" bw="4" slack="0"/>
<pin id="558" dir="0" index="30" bw="32" slack="0"/>
<pin id="559" dir="0" index="31" bw="4" slack="0"/>
<pin id="560" dir="0" index="32" bw="32" slack="0"/>
<pin id="561" dir="0" index="33" bw="32" slack="0"/>
<pin id="562" dir="0" index="34" bw="4" slack="1"/>
<pin id="563" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="temp_data/3 "/>
</bind>
</comp>

<comp id="599" class="1005" name="j_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="8" slack="0"/>
<pin id="601" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="606" class="1005" name="i_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="8" slack="0"/>
<pin id="608" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="613" class="1005" name="indvar_flatten20_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="15" slack="0"/>
<pin id="615" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten20 "/>
</bind>
</comp>

<comp id="620" class="1005" name="icmp_ln64_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="1" slack="1"/>
<pin id="622" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln64 "/>
</bind>
</comp>

<comp id="624" class="1005" name="C_addr_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="10" slack="1"/>
<pin id="626" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="629" class="1005" name="C_1_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="10" slack="1"/>
<pin id="631" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_1_addr "/>
</bind>
</comp>

<comp id="634" class="1005" name="C_2_addr_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="10" slack="1"/>
<pin id="636" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_2_addr "/>
</bind>
</comp>

<comp id="639" class="1005" name="C_3_addr_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="10" slack="1"/>
<pin id="641" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_3_addr "/>
</bind>
</comp>

<comp id="644" class="1005" name="C_4_addr_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="10" slack="1"/>
<pin id="646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_4_addr "/>
</bind>
</comp>

<comp id="649" class="1005" name="C_5_addr_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="10" slack="1"/>
<pin id="651" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_5_addr "/>
</bind>
</comp>

<comp id="654" class="1005" name="C_6_addr_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="10" slack="1"/>
<pin id="656" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_6_addr "/>
</bind>
</comp>

<comp id="659" class="1005" name="C_7_addr_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="1"/>
<pin id="661" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_7_addr "/>
</bind>
</comp>

<comp id="664" class="1005" name="C_8_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="10" slack="1"/>
<pin id="666" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_8_addr "/>
</bind>
</comp>

<comp id="669" class="1005" name="C_9_addr_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="10" slack="1"/>
<pin id="671" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_9_addr "/>
</bind>
</comp>

<comp id="674" class="1005" name="C_10_addr_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="10" slack="1"/>
<pin id="676" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_10_addr "/>
</bind>
</comp>

<comp id="679" class="1005" name="C_11_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="10" slack="1"/>
<pin id="681" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_11_addr "/>
</bind>
</comp>

<comp id="684" class="1005" name="C_12_addr_reg_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="1"/>
<pin id="686" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_12_addr "/>
</bind>
</comp>

<comp id="689" class="1005" name="C_13_addr_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="1"/>
<pin id="691" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_13_addr "/>
</bind>
</comp>

<comp id="694" class="1005" name="C_14_addr_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="10" slack="1"/>
<pin id="696" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_14_addr "/>
</bind>
</comp>

<comp id="699" class="1005" name="C_15_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="C_15_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="trunc_ln65_2_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="1"/>
<pin id="706" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln65_2 "/>
</bind>
</comp>

<comp id="709" class="1005" name="temp_last_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="temp_last "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="143"><net_src comp="40" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="40" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="138" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="164"><net_src comp="32" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="152" pin=4"/></net>

<net id="168"><net_src comp="134" pin="0"/><net_sink comp="152" pin=6"/></net>

<net id="169"><net_src comp="134" pin="0"/><net_sink comp="152" pin=7"/></net>

<net id="175"><net_src comp="0" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="84" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="2" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="84" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="4" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="84" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="84" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="8" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="10" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="12" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="84" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="14" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="84" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="231"><net_src comp="16" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="84" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="18" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="84" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="245"><net_src comp="20" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="84" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="22" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="253"><net_src comp="84" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="259"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="260"><net_src comp="84" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="266"><net_src comp="26" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="84" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="28" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="274"><net_src comp="84" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="280"><net_src comp="30" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="281"><net_src comp="84" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="287"><net_src comp="170" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="177" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="184" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="191" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="198" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="205" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="212" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="219" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="226" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="233" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="240" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="247" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="254" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="261" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="268" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="275" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="70" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="392"><net_src comp="70" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="400"><net_src comp="393" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="72" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="393" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="74" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="402" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="423"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="76" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="413" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="78" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="436"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="438"><net_src comp="413" pin="1"/><net_sink comp="431" pin=2"/></net>

<net id="444"><net_src comp="425" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="419" pin="2"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="416" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="450"><net_src comp="439" pin="3"/><net_sink comp="447" pin=0"/></net>

<net id="455"><net_src comp="439" pin="3"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="80" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="460"><net_src comp="431" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="466"><net_src comp="82" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="447" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="457" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="474"><net_src comp="469" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="475"><net_src comp="469" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="476"><net_src comp="469" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="477"><net_src comp="469" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="479"><net_src comp="469" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="480"><net_src comp="469" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="481"><net_src comp="469" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="482"><net_src comp="469" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="483"><net_src comp="469" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="484"><net_src comp="469" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="485"><net_src comp="469" pin="1"/><net_sink comp="254" pin=2"/></net>

<net id="486"><net_src comp="469" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="487"><net_src comp="469" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="488"><net_src comp="469" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="495"><net_src comp="86" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="431" pin="3"/><net_sink comp="489" pin=1"/></net>

<net id="497"><net_src comp="88" pin="0"/><net_sink comp="489" pin=2"/></net>

<net id="498"><net_src comp="90" pin="0"/><net_sink comp="489" pin=3"/></net>

<net id="503"><net_src comp="431" pin="3"/><net_sink comp="499" pin=0"/></net>

<net id="504"><net_src comp="80" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="509"><net_src comp="451" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="499" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="431" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="76" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="439" pin="3"/><net_sink comp="517" pin=0"/></net>

<net id="526"><net_src comp="511" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="564"><net_src comp="102" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="565"><net_src comp="104" pin="0"/><net_sink comp="527" pin=1"/></net>

<net id="566"><net_src comp="282" pin="3"/><net_sink comp="527" pin=2"/></net>

<net id="567"><net_src comp="106" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="568"><net_src comp="288" pin="3"/><net_sink comp="527" pin=4"/></net>

<net id="569"><net_src comp="108" pin="0"/><net_sink comp="527" pin=5"/></net>

<net id="570"><net_src comp="294" pin="3"/><net_sink comp="527" pin=6"/></net>

<net id="571"><net_src comp="110" pin="0"/><net_sink comp="527" pin=7"/></net>

<net id="572"><net_src comp="300" pin="3"/><net_sink comp="527" pin=8"/></net>

<net id="573"><net_src comp="112" pin="0"/><net_sink comp="527" pin=9"/></net>

<net id="574"><net_src comp="306" pin="3"/><net_sink comp="527" pin=10"/></net>

<net id="575"><net_src comp="114" pin="0"/><net_sink comp="527" pin=11"/></net>

<net id="576"><net_src comp="312" pin="3"/><net_sink comp="527" pin=12"/></net>

<net id="577"><net_src comp="116" pin="0"/><net_sink comp="527" pin=13"/></net>

<net id="578"><net_src comp="318" pin="3"/><net_sink comp="527" pin=14"/></net>

<net id="579"><net_src comp="118" pin="0"/><net_sink comp="527" pin=15"/></net>

<net id="580"><net_src comp="324" pin="3"/><net_sink comp="527" pin=16"/></net>

<net id="581"><net_src comp="120" pin="0"/><net_sink comp="527" pin=17"/></net>

<net id="582"><net_src comp="330" pin="3"/><net_sink comp="527" pin=18"/></net>

<net id="583"><net_src comp="122" pin="0"/><net_sink comp="527" pin=19"/></net>

<net id="584"><net_src comp="336" pin="3"/><net_sink comp="527" pin=20"/></net>

<net id="585"><net_src comp="124" pin="0"/><net_sink comp="527" pin=21"/></net>

<net id="586"><net_src comp="342" pin="3"/><net_sink comp="527" pin=22"/></net>

<net id="587"><net_src comp="126" pin="0"/><net_sink comp="527" pin=23"/></net>

<net id="588"><net_src comp="348" pin="3"/><net_sink comp="527" pin=24"/></net>

<net id="589"><net_src comp="128" pin="0"/><net_sink comp="527" pin=25"/></net>

<net id="590"><net_src comp="354" pin="3"/><net_sink comp="527" pin=26"/></net>

<net id="591"><net_src comp="130" pin="0"/><net_sink comp="527" pin=27"/></net>

<net id="592"><net_src comp="360" pin="3"/><net_sink comp="527" pin=28"/></net>

<net id="593"><net_src comp="132" pin="0"/><net_sink comp="527" pin=29"/></net>

<net id="594"><net_src comp="366" pin="3"/><net_sink comp="527" pin=30"/></net>

<net id="595"><net_src comp="134" pin="0"/><net_sink comp="527" pin=31"/></net>

<net id="596"><net_src comp="372" pin="3"/><net_sink comp="527" pin=32"/></net>

<net id="597"><net_src comp="136" pin="0"/><net_sink comp="527" pin=33"/></net>

<net id="598"><net_src comp="527" pin="35"/><net_sink comp="152" pin=5"/></net>

<net id="602"><net_src comp="140" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="609"><net_src comp="144" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="612"><net_src comp="606" pin="1"/><net_sink comp="517" pin=1"/></net>

<net id="616"><net_src comp="148" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="618"><net_src comp="613" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="619"><net_src comp="613" pin="1"/><net_sink comp="408" pin=1"/></net>

<net id="623"><net_src comp="396" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="627"><net_src comp="170" pin="3"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="632"><net_src comp="177" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="637"><net_src comp="184" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="642"><net_src comp="191" pin="3"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="647"><net_src comp="198" pin="3"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="652"><net_src comp="205" pin="3"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="657"><net_src comp="212" pin="3"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="662"><net_src comp="219" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="667"><net_src comp="226" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="672"><net_src comp="233" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="677"><net_src comp="240" pin="3"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="682"><net_src comp="247" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="687"><net_src comp="254" pin="3"/><net_sink comp="684" pin=0"/></net>

<net id="688"><net_src comp="684" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="692"><net_src comp="261" pin="3"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="697"><net_src comp="268" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="702"><net_src comp="275" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="707"><net_src comp="489" pin="4"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="527" pin=34"/></net>

<net id="712"><net_src comp="505" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="152" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_V_data_V | {3 }
	Port: stream_out_V_keep_V | {3 }
	Port: stream_out_V_strb_V | {3 }
	Port: stream_out_V_last_V | {3 }
 - Input state : 
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_1 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_2 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_3 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_4 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_5 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_6 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_7 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_8 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_9 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_10 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_11 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_12 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_13 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_14 | {2 3 }
	Port: matmul_hls_Pipeline_VITIS_LOOP_64_8_VITIS_LOOP_65_9 : C_15 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln64 : 1
		store_ln65 : 1
		indvar_flatten20_load : 1
		icmp_ln64 : 2
		add_ln64_1 : 2
		br_ln64 : 3
		store_ln64 : 3
	State 2
		add_ln64 : 1
		icmp_ln65 : 1
		select_ln64 : 2
		select_ln64_1 : 2
		empty : 3
		cmp86 : 3
		trunc_ln65 : 3
		tmp_s : 4
		zext_ln68 : 5
		C_addr : 6
		C_1_addr : 6
		C_2_addr : 6
		C_3_addr : 6
		C_4_addr : 6
		C_5_addr : 6
		C_6_addr : 6
		C_7_addr : 6
		C_8_addr : 6
		C_9_addr : 6
		C_10_addr : 6
		C_11_addr : 6
		C_12_addr : 6
		C_13_addr : 6
		C_14_addr : 6
		C_15_addr : 6
		trunc_ln65_2 : 3
		C_load : 7
		C_1_load : 7
		C_2_load : 7
		C_3_load : 7
		C_4_load : 7
		C_5_load : 7
		C_6_load : 7
		C_7_load : 7
		C_8_load : 7
		C_9_load : 7
		C_10_load : 7
		C_11_load : 7
		C_12_load : 7
		C_13_load : 7
		C_14_load : 7
		C_15_load : 7
		icmp_ln69 : 3
		temp_last : 4
		add_ln65 : 3
		store_ln64 : 3
		store_ln65 : 4
	State 3
		temp_data : 1
		write_ln72 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln64_fu_396    |    0    |    20   |
|   icmp   |     icmp_ln65_fu_425    |    0    |    15   |
|          |       cmp86_fu_451      |    0    |    15   |
|          |     icmp_ln69_fu_499    |    0    |    15   |
|----------|-------------------------|---------|---------|
| sparsemux|     temp_data_fu_527    |    0    |    65   |
|----------|-------------------------|---------|---------|
|          |    add_ln64_1_fu_402    |    0    |    20   |
|    add   |     add_ln64_fu_419     |    0    |    15   |
|          |     add_ln65_fu_511     |    0    |    15   |
|----------|-------------------------|---------|---------|
|  select  |    select_ln64_fu_431   |    0    |    8    |
|          |   select_ln64_1_fu_439  |    0    |    8    |
|----------|-------------------------|---------|---------|
|    and   |     temp_last_fu_505    |    0    |    2    |
|----------|-------------------------|---------|---------|
|   write  | write_ln72_write_fu_152 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       empty_fu_447      |    0    |    0    |
|          |    trunc_ln65_fu_457    |    0    |    0    |
|----------|-------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_461      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |     zext_ln68_fu_469    |    0    |    0    |
|----------|-------------------------|---------|---------|
|partselect|   trunc_ln65_2_fu_489   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   198   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    C_10_addr_reg_674   |   10   |
|    C_11_addr_reg_679   |   10   |
|    C_12_addr_reg_684   |   10   |
|    C_13_addr_reg_689   |   10   |
|    C_14_addr_reg_694   |   10   |
|    C_15_addr_reg_699   |   10   |
|    C_1_addr_reg_629    |   10   |
|    C_2_addr_reg_634    |   10   |
|    C_3_addr_reg_639    |   10   |
|    C_4_addr_reg_644    |   10   |
|    C_5_addr_reg_649    |   10   |
|    C_6_addr_reg_654    |   10   |
|    C_7_addr_reg_659    |   10   |
|    C_8_addr_reg_664    |   10   |
|    C_9_addr_reg_669    |   10   |
|     C_addr_reg_624     |   10   |
|        i_reg_606       |    8   |
|    icmp_ln64_reg_620   |    1   |
|indvar_flatten20_reg_613|   15   |
|        j_reg_599       |    8   |
|    temp_last_reg_709   |    1   |
|  trunc_ln65_2_reg_704  |    4   |
+------------------------+--------+
|          Total         |   197  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_282 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_288 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_294 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_300 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_306 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_312 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_318 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_324 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_330 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_336 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_342 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_348 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_354 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_360 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_366 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
| grp_access_fu_372 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   320  ||  25.408 ||    0    ||   144   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   198  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|   25   |    0   |   144  |
|  Register |    -   |   197  |    -   |
+-----------+--------+--------+--------+
|   Total   |   25   |   197  |   342  |
+-----------+--------+--------+--------+
