# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xci
# IP: The module: 'ulp_hmss_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# Block Designs: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/bd_85ad.bd
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad || ORIG_REF_NAME==bd_85ad} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_hbm_inst_0 || ORIG_REF_NAME==bd_85ad_hbm_inst_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_hbm_reset_sync_SLR0_0 || ORIG_REF_NAME==bd_85ad_hbm_reset_sync_SLR0_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_hbm_reset_sync_SLR2_0 || ORIG_REF_NAME==bd_85ad_hbm_reset_sync_SLR2_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S00_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_vip_S00_0 || ORIG_REF_NAME==bd_85ad_vip_S00_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_axi_apb_bridge_inst_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_axi_apb_bridge_inst_0 || ORIG_REF_NAME==bd_85ad_axi_apb_bridge_inst_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_util_vector_logic_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_util_vector_logic_0 || ORIG_REF_NAME==bd_85ad_util_vector_logic_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect0_12_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_interconnect0_12_0 || ORIG_REF_NAME==bd_85ad_interconnect0_12_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice0_12_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_slice0_12_0 || ORIG_REF_NAME==bd_85ad_slice0_12_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_init_concat_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_init_concat_0 || ORIG_REF_NAME==bd_85ad_init_concat_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_init_reduce_0.xci
set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_init_reduce_0 || ORIG_REF_NAME==bd_85ad_init_reduce_0} -quiet] -quiet

# XDC: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/bd_85ad_ooc.xdc

# XDC: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'ulp_hmss_0_0'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.srcs/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xci
# IP: The module: 'ulp_hmss_0_0' is the root of the design. Do not add the DONT_TOUCH constraint.

# Block Designs: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/bd_85ad.bd
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad || ORIG_REF_NAME==bd_85ad} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_0/bd_85ad_hbm_inst_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_hbm_inst_0 || ORIG_REF_NAME==bd_85ad_hbm_inst_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_1/bd_85ad_hbm_reset_sync_SLR0_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_hbm_reset_sync_SLR0_0 || ORIG_REF_NAME==bd_85ad_hbm_reset_sync_SLR0_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_2/bd_85ad_hbm_reset_sync_SLR2_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_hbm_reset_sync_SLR2_0 || ORIG_REF_NAME==bd_85ad_hbm_reset_sync_SLR2_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_5/bd_85ad_vip_S00_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_vip_S00_0 || ORIG_REF_NAME==bd_85ad_vip_S00_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_6/bd_85ad_axi_apb_bridge_inst_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_axi_apb_bridge_inst_0 || ORIG_REF_NAME==bd_85ad_axi_apb_bridge_inst_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_9/bd_85ad_util_vector_logic_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_util_vector_logic_0 || ORIG_REF_NAME==bd_85ad_util_vector_logic_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_3/bd_85ad_interconnect0_12_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_interconnect0_12_0 || ORIG_REF_NAME==bd_85ad_interconnect0_12_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_4/bd_85ad_slice0_12_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_slice0_12_0 || ORIG_REF_NAME==bd_85ad_slice0_12_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_7/bd_85ad_init_concat_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_init_concat_0 || ORIG_REF_NAME==bd_85ad_init_concat_0} -quiet] -quiet

# IP: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/ip/ip_8/bd_85ad_init_reduce_0.xci
#dup# set_property KEEP_HIERARCHY SOFT [get_cells -hier -filter {REF_NAME==bd_85ad_init_reduce_0 || ORIG_REF_NAME==bd_85ad_init_reduce_0} -quiet] -quiet

# XDC: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/bd_0/bd_85ad_ooc.xdc

# XDC: /home/m2_2/shared/dat480-final/project_split.intf0.xilinx_u55c_gen3x16_xdma_3_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_hmss_0_0/ulp_hmss_0_0.xdc
# XDC: The top module name and the constraint reference have the same name: 'ulp_hmss_0_0'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells inst -quiet] -quiet
